{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733039175148 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733039175148 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 01 14:46:15 2024 " "Processing started: Sun Dec 01 14:46:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733039175148 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733039175148 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off audio_equalizer -c audio_equalizer " "Command: quartus_map --read_settings_files=on --write_settings_files=off audio_equalizer -c audio_equalizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733039175149 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1733039175694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constants.sv 0 0 " "Found 0 design units, including 0 entities, in source file constants.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733039175735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_equalizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_equalizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_equalizer " "Found entity 1: audio_equalizer" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733039175746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733039175746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir.sv 3 3 " "Found 3 design units, including 3 entities, in source file fir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIR " "Found entity 1: FIR" {  } { { "FIR.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733039175749 ""} { "Info" "ISGN_ENTITY_NAME" "2 multi " "Found entity 2: multi" {  } { { "FIR.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733039175749 ""} { "Info" "ISGN_ENTITY_NAME" "3 my_DFF " "Found entity 3: my_DFF" {  } { { "FIR.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733039175749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733039175749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_equalizer_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_equalizer_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_equalizer_tb " "Found entity 1: audio_equalizer_tb" {  } { { "audio_equalizer_tb.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733039175751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733039175751 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_data_out audio_equalizer.sv(130) " "Verilog HDL Implicit Net warning at audio_equalizer.sv(130): created implicit net for \"o_data_out\"" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733039175751 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "audio_equalizer " "Elaborating entity \"audio_equalizer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1733039178421 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o_data_out audio_equalizer.sv(130) " "Verilog HDL or VHDL warning at audio_equalizer.sv(130): object \"o_data_out\" assigned a value but never read" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1733039178422 "|audio_equalizer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 audio_equalizer.sv(107) " "Verilog HDL assignment warning at audio_equalizer.sv(107): truncated value with size 32 to match size of target (24)" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1733039178443 "|audio_equalizer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 audio_equalizer.sv(122) " "Verilog HDL assignment warning at audio_equalizer.sv(122): truncated value with size 32 to match size of target (28)" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1733039178444 "|audio_equalizer"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_data_audio audio_equalizer.sv(114) " "Verilog HDL Always Construct warning at audio_equalizer.sv(114): inferring latch(es) for variable \"o_data_audio\", which holds its previous value in one or more paths through the always construct" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733039178444 "|audio_equalizer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 1 audio_equalizer.sv(130) " "Verilog HDL assignment warning at audio_equalizer.sv(130): truncated value with size 28 to match size of target (1)" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1733039178444 "|audio_equalizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data_audio\[0\] audio_equalizer.sv(114) " "Inferred latch for \"o_data_audio\[0\]\" at audio_equalizer.sv(114)" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733039178490 "|audio_equalizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data_audio\[1\] audio_equalizer.sv(114) " "Inferred latch for \"o_data_audio\[1\]\" at audio_equalizer.sv(114)" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733039178490 "|audio_equalizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data_audio\[2\] audio_equalizer.sv(114) " "Inferred latch for \"o_data_audio\[2\]\" at audio_equalizer.sv(114)" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733039178490 "|audio_equalizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data_audio\[3\] audio_equalizer.sv(114) " "Inferred latch for \"o_data_audio\[3\]\" at audio_equalizer.sv(114)" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733039178490 "|audio_equalizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data_audio\[4\] audio_equalizer.sv(114) " "Inferred latch for \"o_data_audio\[4\]\" at audio_equalizer.sv(114)" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733039178490 "|audio_equalizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data_audio\[5\] audio_equalizer.sv(114) " "Inferred latch for \"o_data_audio\[5\]\" at audio_equalizer.sv(114)" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733039178490 "|audio_equalizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data_audio\[6\] audio_equalizer.sv(114) " "Inferred latch for \"o_data_audio\[6\]\" at audio_equalizer.sv(114)" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733039178490 "|audio_equalizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data_audio\[7\] audio_equalizer.sv(114) " "Inferred latch for \"o_data_audio\[7\]\" at audio_equalizer.sv(114)" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733039178490 "|audio_equalizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data_audio\[8\] audio_equalizer.sv(114) " "Inferred latch for \"o_data_audio\[8\]\" at audio_equalizer.sv(114)" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733039178490 "|audio_equalizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data_audio\[9\] audio_equalizer.sv(114) " "Inferred latch for \"o_data_audio\[9\]\" at audio_equalizer.sv(114)" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733039178490 "|audio_equalizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data_audio\[10\] audio_equalizer.sv(114) " "Inferred latch for \"o_data_audio\[10\]\" at audio_equalizer.sv(114)" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733039178490 "|audio_equalizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data_audio\[11\] audio_equalizer.sv(114) " "Inferred latch for \"o_data_audio\[11\]\" at audio_equalizer.sv(114)" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733039178490 "|audio_equalizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data_audio\[12\] audio_equalizer.sv(114) " "Inferred latch for \"o_data_audio\[12\]\" at audio_equalizer.sv(114)" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733039178491 "|audio_equalizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data_audio\[13\] audio_equalizer.sv(114) " "Inferred latch for \"o_data_audio\[13\]\" at audio_equalizer.sv(114)" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733039178491 "|audio_equalizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data_audio\[14\] audio_equalizer.sv(114) " "Inferred latch for \"o_data_audio\[14\]\" at audio_equalizer.sv(114)" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733039178491 "|audio_equalizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data_audio\[15\] audio_equalizer.sv(114) " "Inferred latch for \"o_data_audio\[15\]\" at audio_equalizer.sv(114)" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733039178491 "|audio_equalizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data_audio\[16\] audio_equalizer.sv(114) " "Inferred latch for \"o_data_audio\[16\]\" at audio_equalizer.sv(114)" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733039178491 "|audio_equalizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data_audio\[17\] audio_equalizer.sv(114) " "Inferred latch for \"o_data_audio\[17\]\" at audio_equalizer.sv(114)" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733039178491 "|audio_equalizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data_audio\[18\] audio_equalizer.sv(114) " "Inferred latch for \"o_data_audio\[18\]\" at audio_equalizer.sv(114)" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733039178491 "|audio_equalizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data_audio\[19\] audio_equalizer.sv(114) " "Inferred latch for \"o_data_audio\[19\]\" at audio_equalizer.sv(114)" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733039178491 "|audio_equalizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data_audio\[20\] audio_equalizer.sv(114) " "Inferred latch for \"o_data_audio\[20\]\" at audio_equalizer.sv(114)" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733039178491 "|audio_equalizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data_audio\[21\] audio_equalizer.sv(114) " "Inferred latch for \"o_data_audio\[21\]\" at audio_equalizer.sv(114)" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733039178491 "|audio_equalizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data_audio\[22\] audio_equalizer.sv(114) " "Inferred latch for \"o_data_audio\[22\]\" at audio_equalizer.sv(114)" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733039178491 "|audio_equalizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data_audio\[23\] audio_equalizer.sv(114) " "Inferred latch for \"o_data_audio\[23\]\" at audio_equalizer.sv(114)" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733039178491 "|audio_equalizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data_audio\[24\] audio_equalizer.sv(114) " "Inferred latch for \"o_data_audio\[24\]\" at audio_equalizer.sv(114)" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733039178491 "|audio_equalizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data_audio\[25\] audio_equalizer.sv(114) " "Inferred latch for \"o_data_audio\[25\]\" at audio_equalizer.sv(114)" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733039178491 "|audio_equalizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data_audio\[26\] audio_equalizer.sv(114) " "Inferred latch for \"o_data_audio\[26\]\" at audio_equalizer.sv(114)" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733039178491 "|audio_equalizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data_audio\[27\] audio_equalizer.sv(114) " "Inferred latch for \"o_data_audio\[27\]\" at audio_equalizer.sv(114)" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733039178491 "|audio_equalizer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR FIR:fir_low " "Elaborating entity \"FIR\" for hierarchy \"FIR:fir_low\"" {  } { { "audio_equalizer.sv" "fir_low" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733039178577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_DFF FIR:fir_low\|my_DFF:delayfirst\[0\].ff " "Elaborating entity \"my_DFF\" for hierarchy \"FIR:fir_low\|my_DFF:delayfirst\[0\].ff\"" {  } { { "FIR.sv" "delayfirst\[0\].ff" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733039178613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi FIR:fir_low\|multi:multi_coeff\[0\].mult " "Elaborating entity \"multi\" for hierarchy \"FIR:fir_low\|multi:multi_coeff\[0\].mult\"" {  } { { "FIR.sv" "multi_coeff\[0\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733039178647 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[63\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[63\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[63\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179701 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[63].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[63\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[63\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[63\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179701 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[63].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[62\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[62\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[62\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179702 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[62].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[62\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[62\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[62\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179703 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[62].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[61\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[61\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[61\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179703 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[61].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[61\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[61\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[61\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179703 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[61].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[60\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[60\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[60\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179704 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[60].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[60\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[60\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[60\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179704 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[60].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[59\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[59\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[59\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179704 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[59].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[59\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[59\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[59\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179704 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[59].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[58\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[58\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[58\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179705 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[58].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[58\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[58\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[58\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179705 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[58].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[57\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[57\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[57\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179705 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[57].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[57\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[57\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[57\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179705 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[57].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[56\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[56\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[56\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179707 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[56].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[56\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[56\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[56\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179707 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[56].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[55\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[55\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[55\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179707 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[55].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[55\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[55\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[55\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179707 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[55].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[54\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[54\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[54\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179708 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[54].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[54\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[54\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[54\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179708 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[54].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[53\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[53\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[53\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179709 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[53].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[53\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[53\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[53\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179709 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[53].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[52\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[52\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[52\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179709 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[52].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[52\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[52\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[52\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179709 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[52].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[51\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[51\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[51\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179710 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[51].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[51\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[51\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[51\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179711 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[51].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[50\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[50\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[50\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179711 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[50].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[50\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[50\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[50\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179712 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[50].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[49\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[49\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[49\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179712 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[49].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[49\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[49\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[49\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179712 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[49].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[48\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[48\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[48\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179713 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[48].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[48\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[48\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[48\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179713 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[48].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[47\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[47\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[47\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179714 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[47].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[47\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[47\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[47\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179714 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[47].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[46\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[46\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[46\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179715 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[46].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[46\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[46\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[46\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179715 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[46].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[45\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[45\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[45\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179716 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[45].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[45\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[45\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[45\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179716 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[45].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[44\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[44\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[44\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179717 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[44].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[44\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[44\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[44\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179717 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[44].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[43\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[43\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[43\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179717 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[43].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[43\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[43\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[43\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179718 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[43].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[42\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[42\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[42\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179718 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[42].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[42\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[42\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[42\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179718 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[42].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[41\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[41\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[41\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179719 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[41].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[41\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[41\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[41\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179719 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[41].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[40\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[40\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[40\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179720 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[40].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[40\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[40\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[40\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179720 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[40].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[39\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[39\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[39\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179721 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[39].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[39\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[39\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[39\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179721 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[39].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[38\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[38\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[38\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179722 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[38].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[38\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[38\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[38\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179723 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[38].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[37\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[37\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[37\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179723 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[37].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[37\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[37\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[37\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179724 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[37].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[36\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[36\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[36\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179724 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[36].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[36\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[36\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[36\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179725 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[36].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[35\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[35\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[35\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179725 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[35].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[35\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[35\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[35\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179726 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[35].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[34\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[34\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[34\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179727 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[34].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[34\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[34\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[34\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179727 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[34].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[33\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[33\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[33\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179729 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[33].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[33\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[33\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[33\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179729 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[33].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[32\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[32\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[32\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179730 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[32].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[32\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[32\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[32\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179731 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[32].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[31\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[31\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[31\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179732 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[31].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[31\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[31\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[31\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179732 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[31].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[30\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[30\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[30\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179733 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[30].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[30\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[30\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[30\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179733 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[30].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[29\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[29\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[29\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179734 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[29].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[29\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[29\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[29\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179734 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[29].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[28\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[28\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[28\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179734 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[28].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[28\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[28\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[28\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179736 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[28].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[27\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[27\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[27\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179736 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[27].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[27\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[27\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[27\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179736 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[27].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[26\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[26\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[26\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179737 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[26].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[26\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[26\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[26\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179737 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[26].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[25\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[25\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[25\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179738 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[25].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[25\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[25\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[25\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179738 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[25].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[24\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[24\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[24\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179739 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[24].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[24\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[24\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[24\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179739 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[24].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[23\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[23\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[23\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179739 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[23].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[23\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[23\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[23\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179739 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[23].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[22\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[22\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[22\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179740 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[22].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[22\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[22\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[22\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179740 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[22].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[21\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[21\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[21\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179741 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[21].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[21\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[21\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[21\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179741 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[21].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[20\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[20\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[20\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179741 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[20].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[20\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[20\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[20\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179742 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[20].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[19\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[19\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[19\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179742 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[19].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[19\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[19\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[19\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179742 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[19].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[18\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[18\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[18\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179743 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[18].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[18\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[18\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[18\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179743 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[18].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[17\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[17\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[17\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179744 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[17].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[17\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[17\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[17\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179744 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[17].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[16\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[16\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[16\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179744 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[16].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[16\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[16\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[16\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179745 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[16].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[15\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[15\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[15\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179745 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[15].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[15\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[15\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[15\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179745 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[15].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[14\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[14\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[14\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179746 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[14].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[14\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[14\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[14\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179746 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[14].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[13\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[13\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[13\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179746 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[13].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[13\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[13\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[13\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179747 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[13].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[12\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[12\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[12\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179747 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[12].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[12\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[12\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[12\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179747 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[12].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[11\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[11\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[11\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179748 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[11].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[11\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[11\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[11\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179748 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[11].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[10\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[10\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[10\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179749 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[10].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[10\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[10\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[10\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179749 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[10].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[9\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[9\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[9\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179749 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[9].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[9\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[9\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[9\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179750 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[9].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[8\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[8\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[8\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179750 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[8].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[8\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[8\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[8\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179750 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[8].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[7\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[7\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[7\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179751 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[7].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[7\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[7\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[7\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179751 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[7].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[6\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[6\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[6\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179752 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[6].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[6\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[6\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[6\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179752 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[6].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[5\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[5\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[5\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179752 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[5].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[5\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[5\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[5\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179753 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[5].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[4\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[4\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[4\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179753 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[4].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[4\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[4\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[4\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179753 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[4].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[3\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[3\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[3\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179754 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[3].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[3\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[3\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[3\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179754 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[3].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[2\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[2\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[2\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179755 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[2].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[2\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[2\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[2\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179755 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[2].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[1\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[1\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[1\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179755 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[1].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[1\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[1\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[1\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179756 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[1].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[0\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[0\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[0\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179756 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[0].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[0\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[0\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[0\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179756 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[0].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[63\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[63\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[63\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179815 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[63].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[63\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[63\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[63\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179816 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[63].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[62\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[62\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[62\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179816 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[62].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[62\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[62\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[62\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179817 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[62].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[61\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[61\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[61\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179817 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[61].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[61\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[61\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[61\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179817 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[61].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[60\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[60\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[60\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179818 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[60].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[60\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[60\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[60\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179818 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[60].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[59\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[59\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[59\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179819 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[59].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[59\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[59\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[59\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179819 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[59].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[58\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[58\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[58\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179819 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[58].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[58\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[58\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[58\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179819 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[58].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[57\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[57\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[57\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179820 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[57].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[57\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[57\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[57\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179820 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[57].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[56\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[56\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[56\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179821 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[56].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[56\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[56\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[56\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179821 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[56].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[55\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[55\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[55\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179823 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[55].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[55\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[55\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[55\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179823 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[55].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[54\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[54\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[54\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179823 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[54].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[54\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[54\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[54\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179823 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[54].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[53\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[53\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[53\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179824 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[53].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[53\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[53\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[53\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179824 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[53].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[52\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[52\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[52\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179824 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[52].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[52\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[52\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[52\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179825 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[52].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[51\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[51\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[51\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179825 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[51].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[51\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[51\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[51\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179825 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[51].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[50\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[50\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[50\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179826 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[50].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[50\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[50\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[50\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179826 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[50].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[49\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[49\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[49\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179826 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[49].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[49\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[49\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[49\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179827 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[49].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[48\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[48\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[48\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179828 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[48].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[48\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[48\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[48\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179828 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[48].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[47\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[47\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[47\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179829 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[47].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[47\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[47\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[47\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179829 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[47].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[46\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[46\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[46\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179830 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[46].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[46\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[46\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[46\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179830 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[46].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[45\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[45\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[45\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179831 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[45].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[45\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[45\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[45\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179831 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[45].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[44\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[44\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[44\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179832 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[44].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[44\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[44\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[44\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179832 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[44].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[43\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[43\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[43\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179833 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[43].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[43\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[43\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[43\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179833 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[43].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[42\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[42\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[42\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179834 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[42].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[42\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[42\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[42\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179834 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[42].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[41\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[41\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[41\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179835 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[41].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[41\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[41\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[41\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179836 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[41].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[40\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[40\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[40\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179836 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[40].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[40\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[40\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[40\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179837 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[40].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[39\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[39\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[39\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179837 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[39].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[39\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[39\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[39\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179837 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[39].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[38\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[38\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[38\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179839 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[38].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[38\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[38\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[38\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179839 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[38].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[37\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[37\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[37\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179840 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[37].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[37\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[37\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[37\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179840 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[37].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[36\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[36\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[36\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179842 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[36].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[36\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[36\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[36\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179842 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[36].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[35\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[35\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[35\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179843 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[35].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[35\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[35\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[35\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179843 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[35].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[34\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[34\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[34\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179843 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[34].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[34\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[34\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[34\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179845 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[34].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[33\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[33\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[33\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179845 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[33].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[33\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[33\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[33\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179846 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[33].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[32\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[32\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[32\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179846 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[32].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[32\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[32\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[32\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179846 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[32].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[31\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[31\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[31\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179846 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[31].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[31\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[31\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[31\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179847 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[31].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[30\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[30\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[30\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179848 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[30].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[30\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[30\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[30\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179848 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[30].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[29\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[29\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[29\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179848 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[29].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[29\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[29\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[29\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179849 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[29].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[28\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[28\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[28\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179849 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[28].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[28\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[28\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[28\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179850 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[28].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[27\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[27\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[27\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179851 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[27].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[27\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[27\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[27\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179851 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[27].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[26\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[26\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[26\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179852 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[26].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[26\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[26\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[26\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179852 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[26].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[25\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[25\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[25\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179853 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[25].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[25\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[25\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[25\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179853 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[25].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[24\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[24\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[24\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179853 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[24].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[24\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[24\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[24\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179853 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[24].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[23\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[23\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[23\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179855 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[23].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[23\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[23\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[23\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179855 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[23].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[22\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[22\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[22\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179855 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[22].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[22\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[22\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[22\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179855 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[22].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[21\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[21\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[21\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179856 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[21].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[21\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[21\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[21\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179856 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[21].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[20\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[20\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[20\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179857 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[20].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[20\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[20\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[20\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179857 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[20].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[19\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[19\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[19\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179858 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[19].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[19\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[19\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[19\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179858 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[19].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[18\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[18\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[18\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179858 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[18].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[18\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[18\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[18\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179859 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[18].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[17\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[17\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[17\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179859 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[17].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[17\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[17\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[17\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179859 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[17].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[16\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[16\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[16\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179860 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[16].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[16\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[16\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[16\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179860 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[16].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[15\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[15\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[15\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179861 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[15].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[15\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[15\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[15\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179861 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[15].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[14\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[14\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[14\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179861 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[14].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[14\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[14\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[14\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179862 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[14].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[13\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[13\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[13\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179862 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[13].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[13\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[13\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[13\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179862 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[13].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[12\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[12\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[12\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179863 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[12].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[12\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[12\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[12\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179863 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[12].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[11\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[11\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[11\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179864 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[11].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[11\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[11\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[11\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179864 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[11].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[10\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[10\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[10\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179865 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[10].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[10\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[10\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[10\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179865 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[10].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[9\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[9\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[9\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179866 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[9].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[9\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[9\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[9\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179866 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[9].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[8\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[8\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[8\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179867 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[8].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[8\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[8\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[8\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179867 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[8].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[7\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[7\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[7\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179868 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[7].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[7\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[7\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[7\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179868 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[7].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[6\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[6\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[6\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179869 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[6].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[6\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[6\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[6\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179870 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[6].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[5\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[5\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[5\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179870 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[5].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[5\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[5\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[5\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179870 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[5].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[4\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[4\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[4\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179871 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[4].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[4\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[4\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[4\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179871 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[4].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[3\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[3\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[3\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179872 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[3].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[3\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[3\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[3\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179872 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[3].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[2\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[2\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[2\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179873 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[2].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[2\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[2\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[2\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179874 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[2].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[1\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[1\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[1\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179874 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[1].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[1\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[1\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[1\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179875 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[1].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[0\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[0\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[0\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179875 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[0].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[0\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[0\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[0\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179875 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[0].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[63\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[63\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[63\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179940 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[63].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[63\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[63\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[63\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179941 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[63].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[62\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[62\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[62\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179942 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[62].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[62\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[62\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[62\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179942 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[62].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[61\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[61\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[61\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179942 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[61].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[61\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[61\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[61\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179943 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[61].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[60\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[60\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[60\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179943 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[60].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[60\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[60\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[60\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179943 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[60].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[59\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[59\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[59\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179944 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[59].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[59\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[59\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[59\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179944 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[59].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[58\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[58\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[58\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179945 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[58].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[58\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[58\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[58\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179945 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[58].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[57\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[57\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[57\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179946 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[57].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[57\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[57\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[57\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179946 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[57].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[56\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[56\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[56\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179947 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[56].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[56\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[56\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[56\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179947 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[56].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[55\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[55\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[55\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179947 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[55].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[55\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[55\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[55\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179947 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[55].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[54\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[54\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[54\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179949 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[54].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[54\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[54\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[54\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179949 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[54].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[53\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[53\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[53\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179951 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[53].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[53\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[53\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[53\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179951 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[53].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[52\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[52\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[52\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179952 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[52].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[52\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[52\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[52\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179952 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[52].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[51\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[51\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[51\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179953 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[51].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[51\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[51\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[51\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179953 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[51].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[50\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[50\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[50\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179954 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[50].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[50\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[50\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[50\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179954 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[50].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[49\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[49\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[49\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179954 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[49].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[49\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[49\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[49\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179955 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[49].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[48\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[48\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[48\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179955 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[48].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[48\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[48\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[48\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179955 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[48].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[47\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[47\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[47\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179956 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[47].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[47\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[47\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[47\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179956 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[47].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[46\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[46\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[46\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179956 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[46].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[46\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[46\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[46\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179957 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[46].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[45\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[45\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[45\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179957 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[45].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[45\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[45\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[45\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179957 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[45].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[44\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[44\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[44\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179958 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[44].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[44\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[44\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[44\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179958 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[44].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[43\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[43\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[43\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179959 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[43].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[43\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[43\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[43\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179959 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[43].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[42\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[42\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[42\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179960 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[42].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[42\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[42\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[42\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179960 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[42].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[41\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[41\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[41\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179961 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[41].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[41\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[41\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[41\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179961 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[41].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[40\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[40\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[40\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179961 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[40].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[40\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[40\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[40\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179962 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[40].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[39\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[39\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[39\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179962 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[39].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[39\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[39\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[39\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179963 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[39].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[38\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[38\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[38\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179963 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[38].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[38\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[38\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[38\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179963 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[38].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[37\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[37\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[37\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179964 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[37].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[37\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[37\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[37\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179964 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[37].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[36\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[36\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[36\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179965 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[36].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[36\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[36\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[36\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179965 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[36].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[35\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[35\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[35\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179965 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[35].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[35\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[35\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[35\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179966 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[35].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[34\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[34\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[34\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179966 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[34].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[34\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[34\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[34\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179966 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[34].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[33\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[33\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[33\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179967 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[33].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[33\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[33\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[33\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179967 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[33].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[32\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[32\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[32\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179967 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[32].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[32\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[32\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[32\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179968 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[32].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[31\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[31\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[31\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179968 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[31].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[31\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[31\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[31\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179969 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[31].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[30\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[30\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[30\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179970 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[30].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[30\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[30\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[30\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179970 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[30].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[29\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[29\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[29\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179971 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[29].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[29\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[29\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[29\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179971 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[29].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[28\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[28\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[28\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179972 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[28].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[28\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[28\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[28\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179972 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[28].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[27\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[27\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[27\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179972 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[27].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[27\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[27\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[27\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179972 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[27].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[26\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[26\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[26\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179973 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[26].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[26\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[26\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[26\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179973 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[26].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[25\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[25\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[25\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179974 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[25].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[25\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[25\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[25\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179974 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[25].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[24\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[24\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[24\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179974 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[24].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[24\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[24\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[24\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179974 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[24].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[23\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[23\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[23\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179975 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[23].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[23\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[23\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[23\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179975 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[23].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[22\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[22\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[22\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179975 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[22].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[22\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[22\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[22\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179976 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[22].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[21\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[21\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[21\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179976 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[21].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[21\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[21\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[21\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179976 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[21].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[20\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[20\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[20\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179977 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[20].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[20\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[20\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[20\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179977 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[20].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[19\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[19\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[19\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179978 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[19].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[19\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[19\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[19\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179978 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[19].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[18\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[18\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[18\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179979 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[18].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[18\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[18\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[18\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179979 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[18].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[17\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[17\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[17\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179980 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[17].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[17\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[17\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[17\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179980 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[17].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[16\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[16\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[16\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179980 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[16].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[16\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[16\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[16\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179981 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[16].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[15\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[15\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[15\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179981 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[15].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[15\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[15\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[15\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179981 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[15].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[14\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[14\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[14\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179982 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[14].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[14\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[14\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[14\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179982 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[14].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[13\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[13\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[13\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179982 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[13].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[13\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[13\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[13\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179983 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[13].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[12\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[12\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[12\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179983 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[12].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[12\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[12\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[12\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179984 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[12].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[11\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[11\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[11\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179984 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[11].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[11\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[11\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[11\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179984 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[11].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[10\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[10\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[10\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179985 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[10].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[10\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[10\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[10\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179985 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[10].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[9\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[9\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[9\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179986 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[9].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[9\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[9\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[9\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179986 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[9].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[8\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[8\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[8\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179986 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[8].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[8\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[8\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[8\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179987 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[8].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[7\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[7\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[7\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179987 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[7].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[7\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[7\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[7\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179987 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[7].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[6\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[6\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[6\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179988 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[6].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[6\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[6\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[6\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179988 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[6].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[5\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[5\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[5\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179988 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[5].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[5\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[5\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[5\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179989 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[5].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[4\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[4\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[4\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179989 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[4].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[4\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[4\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[4\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179989 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[4].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[3\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[3\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[3\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179990 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[3].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[3\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[3\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[3\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179990 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[3].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[2\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[2\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[2\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179990 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[2].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[2\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[2\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[2\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179991 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[2].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[1\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[1\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[1\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179991 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[1].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[1\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[1\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[1\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179991 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[1].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "b multi_coeff\[0\].mult 32 16 " "Port \"b\" on the entity instantiation of \"multi_coeff\[0\].mult\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "FIR.sv" "multi_coeff\[0\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1733039179992 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[0].mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out multi_coeff\[0\].mult 56 40 " "Port \"out\" on the entity instantiation of \"multi_coeff\[0\].mult\" is connected to a signal of width 56. The formal width of the signal in the module is 40.  The extra bits will be left dangling without any fan-out logic." {  } { { "FIR.sv" "multi_coeff\[0\].mult" { Text "C:/altera/13.1/test_audio_equalizer/FIR.sv" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1733039179992 "|audio_equalizer|FIR:fir_low|multi:multi_coeff[0].mult"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "64 " "64 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1733039182358 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_audio\[0\] GND " "Pin \"o_data_audio\[0\]\" is stuck at GND" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733039182605 "|audio_equalizer|o_data_audio[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_audio\[1\] GND " "Pin \"o_data_audio\[1\]\" is stuck at GND" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733039182605 "|audio_equalizer|o_data_audio[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_audio\[2\] GND " "Pin \"o_data_audio\[2\]\" is stuck at GND" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733039182605 "|audio_equalizer|o_data_audio[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_audio\[3\] GND " "Pin \"o_data_audio\[3\]\" is stuck at GND" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733039182605 "|audio_equalizer|o_data_audio[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_audio\[4\] GND " "Pin \"o_data_audio\[4\]\" is stuck at GND" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733039182605 "|audio_equalizer|o_data_audio[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_audio\[5\] GND " "Pin \"o_data_audio\[5\]\" is stuck at GND" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733039182605 "|audio_equalizer|o_data_audio[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_audio\[6\] GND " "Pin \"o_data_audio\[6\]\" is stuck at GND" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733039182605 "|audio_equalizer|o_data_audio[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_audio\[7\] GND " "Pin \"o_data_audio\[7\]\" is stuck at GND" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733039182605 "|audio_equalizer|o_data_audio[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_audio\[8\] GND " "Pin \"o_data_audio\[8\]\" is stuck at GND" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733039182605 "|audio_equalizer|o_data_audio[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_audio\[9\] GND " "Pin \"o_data_audio\[9\]\" is stuck at GND" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733039182605 "|audio_equalizer|o_data_audio[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_audio\[10\] GND " "Pin \"o_data_audio\[10\]\" is stuck at GND" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733039182605 "|audio_equalizer|o_data_audio[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_audio\[11\] GND " "Pin \"o_data_audio\[11\]\" is stuck at GND" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733039182605 "|audio_equalizer|o_data_audio[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_audio\[12\] GND " "Pin \"o_data_audio\[12\]\" is stuck at GND" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733039182605 "|audio_equalizer|o_data_audio[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_audio\[13\] GND " "Pin \"o_data_audio\[13\]\" is stuck at GND" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733039182605 "|audio_equalizer|o_data_audio[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_audio\[14\] GND " "Pin \"o_data_audio\[14\]\" is stuck at GND" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733039182605 "|audio_equalizer|o_data_audio[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_audio\[15\] GND " "Pin \"o_data_audio\[15\]\" is stuck at GND" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733039182605 "|audio_equalizer|o_data_audio[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_audio\[16\] GND " "Pin \"o_data_audio\[16\]\" is stuck at GND" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733039182605 "|audio_equalizer|o_data_audio[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_audio\[17\] GND " "Pin \"o_data_audio\[17\]\" is stuck at GND" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733039182605 "|audio_equalizer|o_data_audio[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_audio\[18\] GND " "Pin \"o_data_audio\[18\]\" is stuck at GND" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733039182605 "|audio_equalizer|o_data_audio[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_audio\[19\] GND " "Pin \"o_data_audio\[19\]\" is stuck at GND" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733039182605 "|audio_equalizer|o_data_audio[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_audio\[20\] GND " "Pin \"o_data_audio\[20\]\" is stuck at GND" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733039182605 "|audio_equalizer|o_data_audio[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_audio\[21\] GND " "Pin \"o_data_audio\[21\]\" is stuck at GND" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733039182605 "|audio_equalizer|o_data_audio[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_audio\[22\] GND " "Pin \"o_data_audio\[22\]\" is stuck at GND" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733039182605 "|audio_equalizer|o_data_audio[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_audio\[23\] GND " "Pin \"o_data_audio\[23\]\" is stuck at GND" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733039182605 "|audio_equalizer|o_data_audio[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_audio\[24\] GND " "Pin \"o_data_audio\[24\]\" is stuck at GND" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733039182605 "|audio_equalizer|o_data_audio[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_audio\[25\] GND " "Pin \"o_data_audio\[25\]\" is stuck at GND" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733039182605 "|audio_equalizer|o_data_audio[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_audio\[26\] GND " "Pin \"o_data_audio\[26\]\" is stuck at GND" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733039182605 "|audio_equalizer|o_data_audio[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_audio\[27\] GND " "Pin \"o_data_audio\[27\]\" is stuck at GND" {  } { { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733039182605 "|audio_equalizer|o_data_audio[27]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1733039182605 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1733039184997 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733039184997 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4927 " "Implemented 4927 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1733039185658 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1733039185658 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4785 " "Implemented 4785 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1733039185658 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "64 " "Implemented 64 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1733039185658 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1733039185658 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 421 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 421 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733039185764 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 01 14:46:25 2024 " "Processing ended: Sun Dec 01 14:46:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733039185764 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733039185764 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733039185764 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733039185764 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733039187311 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733039187311 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 01 14:46:26 2024 " "Processing started: Sun Dec 01 14:46:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733039187311 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1733039187311 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off audio_equalizer -c audio_equalizer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off audio_equalizer -c audio_equalizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1733039187312 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1733039187376 ""}
{ "Info" "0" "" "Project  = audio_equalizer" {  } {  } 0 0 "Project  = audio_equalizer" 0 0 "Fitter" 0 0 1733039187377 ""}
{ "Info" "0" "" "Revision = audio_equalizer" {  } {  } 0 0 "Revision = audio_equalizer" 0 0 "Fitter" 0 0 1733039187377 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1733039187706 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "audio_equalizer 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"audio_equalizer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1733039187779 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733039187818 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733039187818 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1733039188137 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1733039188158 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1733039188676 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "78 78 " "No exact pin location assignment(s) for 78 pins of 78 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data_audio\[0\] " "Pin o_data_audio\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_data_audio[0] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data_audio[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 542 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data_audio\[1\] " "Pin o_data_audio\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_data_audio[1] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data_audio[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 543 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data_audio\[2\] " "Pin o_data_audio\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_data_audio[2] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data_audio[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 544 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data_audio\[3\] " "Pin o_data_audio\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_data_audio[3] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data_audio[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 545 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data_audio\[4\] " "Pin o_data_audio\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_data_audio[4] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data_audio[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 546 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data_audio\[5\] " "Pin o_data_audio\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_data_audio[5] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data_audio[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 547 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data_audio\[6\] " "Pin o_data_audio\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_data_audio[6] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data_audio[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 548 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data_audio\[7\] " "Pin o_data_audio\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_data_audio[7] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data_audio[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 549 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data_audio\[8\] " "Pin o_data_audio\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_data_audio[8] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data_audio[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 550 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data_audio\[9\] " "Pin o_data_audio\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_data_audio[9] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data_audio[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 551 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data_audio\[10\] " "Pin o_data_audio\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_data_audio[10] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data_audio[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 552 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data_audio\[11\] " "Pin o_data_audio\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_data_audio[11] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data_audio[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 553 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data_audio\[12\] " "Pin o_data_audio\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_data_audio[12] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data_audio[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 554 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data_audio\[13\] " "Pin o_data_audio\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_data_audio[13] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data_audio[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 555 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data_audio\[14\] " "Pin o_data_audio\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_data_audio[14] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data_audio[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 556 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data_audio\[15\] " "Pin o_data_audio\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_data_audio[15] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data_audio[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 557 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data_audio\[16\] " "Pin o_data_audio\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_data_audio[16] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data_audio[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 558 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data_audio\[17\] " "Pin o_data_audio\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_data_audio[17] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data_audio[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 559 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data_audio\[18\] " "Pin o_data_audio\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_data_audio[18] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data_audio[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 560 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data_audio\[19\] " "Pin o_data_audio\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_data_audio[19] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data_audio[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 561 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data_audio\[20\] " "Pin o_data_audio\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_data_audio[20] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data_audio[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 562 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data_audio\[21\] " "Pin o_data_audio\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_data_audio[21] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data_audio[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 563 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data_audio\[22\] " "Pin o_data_audio\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_data_audio[22] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data_audio[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 564 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data_audio\[23\] " "Pin o_data_audio\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_data_audio[23] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data_audio[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 565 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data_audio\[24\] " "Pin o_data_audio\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_data_audio[24] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data_audio[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 566 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data_audio\[25\] " "Pin o_data_audio\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_data_audio[25] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data_audio[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 567 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data_audio\[26\] " "Pin o_data_audio\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_data_audio[26] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data_audio[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 568 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data_audio\[27\] " "Pin o_data_audio\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_data_audio[27] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 114 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data_audio[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 569 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data_single_band\[0\] " "Pin o_data_single_band\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_data_single_band[0] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data_single_band[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 570 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data_single_band\[1\] " "Pin o_data_single_band\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_data_single_band[1] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data_single_band[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 571 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data_single_band\[2\] " "Pin o_data_single_band\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_data_single_band[2] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data_single_band[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 572 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data_single_band\[3\] " "Pin o_data_single_band\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_data_single_band[3] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data_single_band[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 573 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data_single_band\[4\] " "Pin o_data_single_band\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_data_single_band[4] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data_single_band[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 574 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data_single_band\[5\] " "Pin o_data_single_band\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_data_single_band[5] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data_single_band[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 575 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data_single_band\[6\] " "Pin o_data_single_band\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_data_single_band[6] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data_single_band[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 576 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data_single_band\[7\] " "Pin o_data_single_band\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_data_single_band[7] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data_single_band[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 577 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data_single_band\[8\] " "Pin o_data_single_band\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_data_single_band[8] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data_single_band[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 578 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data_single_band\[9\] " "Pin o_data_single_band\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_data_single_band[9] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data_single_band[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 579 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data_single_band\[10\] " "Pin o_data_single_band\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_data_single_band[10] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data_single_band[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 580 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data_single_band\[11\] " "Pin o_data_single_band\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_data_single_band[11] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data_single_band[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 581 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data_single_band\[12\] " "Pin o_data_single_band\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_data_single_band[12] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data_single_band[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 582 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data_single_band\[13\] " "Pin o_data_single_band\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_data_single_band[13] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data_single_band[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 583 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data_single_band\[14\] " "Pin o_data_single_band\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_data_single_band[14] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data_single_band[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 584 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data_single_band\[15\] " "Pin o_data_single_band\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_data_single_band[15] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data_single_band[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 585 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data_single_band\[16\] " "Pin o_data_single_band\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_data_single_band[16] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data_single_band[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 586 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data_single_band\[17\] " "Pin o_data_single_band\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_data_single_band[17] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data_single_band[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 587 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data_single_band\[18\] " "Pin o_data_single_band\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_data_single_band[18] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data_single_band[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 588 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data_single_band\[19\] " "Pin o_data_single_band\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_data_single_band[19] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data_single_band[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 589 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data_single_band\[20\] " "Pin o_data_single_band\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_data_single_band[20] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data_single_band[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 590 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data_single_band\[21\] " "Pin o_data_single_band\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_data_single_band[21] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data_single_band[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 591 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data_single_band\[22\] " "Pin o_data_single_band\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_data_single_band[22] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data_single_band[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 592 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data_single_band\[23\] " "Pin o_data_single_band\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_data_single_band[23] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_data_single_band[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 593 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data_audio\[0\] " "Pin i_data_audio\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_data_audio[0] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 34 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_data_audio[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 518 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data_audio\[1\] " "Pin i_data_audio\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_data_audio[1] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 34 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_data_audio[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 519 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data_audio\[2\] " "Pin i_data_audio\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_data_audio[2] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 34 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_data_audio[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 520 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data_audio\[3\] " "Pin i_data_audio\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_data_audio[3] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 34 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_data_audio[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 521 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data_audio\[4\] " "Pin i_data_audio\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_data_audio[4] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 34 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_data_audio[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 522 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data_audio\[5\] " "Pin i_data_audio\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_data_audio[5] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 34 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_data_audio[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 523 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data_audio\[6\] " "Pin i_data_audio\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_data_audio[6] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 34 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_data_audio[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 524 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data_audio\[7\] " "Pin i_data_audio\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_data_audio[7] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 34 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_data_audio[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 525 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data_audio\[8\] " "Pin i_data_audio\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_data_audio[8] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 34 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_data_audio[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 526 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data_audio\[9\] " "Pin i_data_audio\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_data_audio[9] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 34 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_data_audio[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 527 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data_audio\[10\] " "Pin i_data_audio\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_data_audio[10] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 34 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_data_audio[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 528 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data_audio\[11\] " "Pin i_data_audio\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_data_audio[11] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 34 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_data_audio[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 529 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data_audio\[12\] " "Pin i_data_audio\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_data_audio[12] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 34 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_data_audio[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 530 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data_audio\[13\] " "Pin i_data_audio\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_data_audio[13] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 34 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_data_audio[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 531 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data_audio\[14\] " "Pin i_data_audio\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_data_audio[14] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 34 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_data_audio[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 532 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data_audio\[15\] " "Pin i_data_audio\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_data_audio[15] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 34 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_data_audio[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 533 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data_audio\[16\] " "Pin i_data_audio\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_data_audio[16] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 34 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_data_audio[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 534 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data_audio\[17\] " "Pin i_data_audio\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_data_audio[17] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 34 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_data_audio[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 535 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data_audio\[18\] " "Pin i_data_audio\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_data_audio[18] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 34 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_data_audio[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 536 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data_audio\[19\] " "Pin i_data_audio\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_data_audio[19] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 34 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_data_audio[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 537 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data_audio\[20\] " "Pin i_data_audio\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_data_audio[20] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 34 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_data_audio[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 538 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data_audio\[21\] " "Pin i_data_audio\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_data_audio[21] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 34 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_data_audio[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 539 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data_audio\[22\] " "Pin i_data_audio\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_data_audio[22] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 34 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_data_audio[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 540 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data_audio\[23\] " "Pin i_data_audio\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_data_audio[23] } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 34 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_data_audio[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 541 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_clk " "Pin i_clk not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_clk } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 594 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_reset_n " "Pin i_reset_n not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_reset_n } } } { "audio_equalizer.sv" "" { Text "C:/altera/13.1/test_audio_equalizer/audio_equalizer.sv" 33 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 0 { 0 ""} 0 595 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733039189140 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1733039189140 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSXFC6 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSXFC6 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1733039196924 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1733039196940 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSXFC6 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSXFC6 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1733039197764 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "i_clk~inputCLKENA0 1512 global CLKCTRL_G11 " "i_clk~inputCLKENA0 with 1512 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1733039197773 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1733039197773 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSXFC6 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSXFC6 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1733039197902 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733039197914 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "audio_equalizer.sdc " "Synopsys Design Constraints File file not found: 'audio_equalizer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1733039198924 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1733039198925 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1733039198982 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1733039198982 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1733039198983 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1733039199106 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733039199112 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733039199120 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1733039199126 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1733039199134 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1733039199142 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1733039199402 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "24 DSP block " "Packed 24 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1733039199409 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "24 " "Created 24 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1733039199409 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1733039199409 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733039199872 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1733039211260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733039213591 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1733039213607 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1733039230601 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:17 " "Fitter placement operations ending: elapsed time is 00:00:17" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733039230601 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1733039232649 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X22_Y23 X32_Y34 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X22_Y23 to location X32_Y34" {  } { { "loc" "" { Generic "C:/altera/13.1/test_audio_equalizer/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X22_Y23 to location X32_Y34"} { { 11 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X22_Y23 to location X32_Y34"} 22 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1733039243987 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1733039243987 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733039247944 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1733039247950 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1733039247950 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.98 " "Total time spent on timing analysis during the Fitter is 1.98 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1733039253096 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733039253243 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C6 " "Timing characteristics of device 5CSXFC6D6F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1733039253243 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733039261173 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733039261248 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C6 " "Timing characteristics of device 5CSXFC6D6F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1733039261248 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733039268619 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:25 " "Fitter post-fit operations ending: elapsed time is 00:00:25" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733039278601 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.1/test_audio_equalizer/output_files/audio_equalizer.fit.smsg " "Generated suppressed messages file C:/altera/13.1/test_audio_equalizer/output_files/audio_equalizer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1733039279663 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5774 " "Peak virtual memory: 5774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733039281603 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 01 14:48:01 2024 " "Processing ended: Sun Dec 01 14:48:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733039281603 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:35 " "Elapsed time: 00:01:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733039281603 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:31 " "Total CPU time (on all processors): 00:01:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733039281603 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1733039281603 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1733039282870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733039282870 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 01 14:48:02 2024 " "Processing started: Sun Dec 01 14:48:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733039282870 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1733039282870 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off audio_equalizer -c audio_equalizer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off audio_equalizer -c audio_equalizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1733039282870 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1733039291891 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733039294277 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 01 14:48:14 2024 " "Processing ended: Sun Dec 01 14:48:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733039294277 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733039294277 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733039294277 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1733039294277 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1733039294979 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1733039295766 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733039295766 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 01 14:48:15 2024 " "Processing started: Sun Dec 01 14:48:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733039295766 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733039295766 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta audio_equalizer -c audio_equalizer " "Command: quartus_sta audio_equalizer -c audio_equalizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733039295766 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1733039295834 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1733039297021 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1733039297061 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1733039297061 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "audio_equalizer.sdc " "Synopsys Design Constraints File file not found: 'audio_equalizer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1733039298648 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1733039298648 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_clk i_clk " "create_clock -period 1.000 -name i_clk i_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733039298661 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733039298661 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1733039298691 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1733039298691 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1733039298692 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1733039298707 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1733039298884 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1733039298884 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.120 " "Worst-case setup slack is -1.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733039298886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733039298886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.120            -284.958 i_clk  " "   -1.120            -284.958 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733039298886 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733039298886 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.271 " "Worst-case hold slack is 0.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733039298917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733039298917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 i_clk  " "    0.271               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733039298917 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733039298917 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733039298921 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733039298923 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733039298927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733039298927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225            -836.050 i_clk  " "   -2.225            -836.050 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733039298927 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733039298927 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1733039299206 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1733039299253 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C6 " "Timing characteristics of device 5CSXFC6D6F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1733039299253 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1733039307179 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1733039307630 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1733039307740 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1733039307740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.082 " "Worst-case setup slack is -1.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733039307745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733039307745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.082            -276.382 i_clk  " "   -1.082            -276.382 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733039307745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733039307745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.263 " "Worst-case hold slack is 0.263" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733039307779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733039307779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263               0.000 i_clk  " "    0.263               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733039307779 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733039307779 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733039307785 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733039307790 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733039307795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733039307795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225            -936.006 i_clk  " "   -2.225            -936.006 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733039307795 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733039307795 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1733039308111 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1733039308261 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C6 " "Timing characteristics of device 5CSXFC6D6F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1733039308261 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1733039316595 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1733039317046 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1733039317078 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1733039317078 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.368 " "Worst-case setup slack is -0.368" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733039317093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733039317093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.368             -15.911 i_clk  " "   -0.368             -15.911 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733039317093 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733039317093 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.168 " "Worst-case hold slack is 0.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733039317135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733039317135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 i_clk  " "    0.168               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733039317135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733039317135 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733039317142 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733039317151 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.702 " "Worst-case minimum pulse width slack is -1.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733039317161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733039317161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702            -145.676 i_clk  " "   -1.702            -145.676 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733039317161 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733039317161 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1733039317480 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1733039318259 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1733039318289 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1733039318289 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.255 " "Worst-case setup slack is -0.255" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733039318298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733039318298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.255              -6.490 i_clk  " "   -0.255              -6.490 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733039318298 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733039318298 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.157 " "Worst-case hold slack is 0.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733039318340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733039318340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 i_clk  " "    0.157               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733039318340 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733039318340 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733039318351 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733039318361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.702 " "Worst-case minimum pulse width slack is -1.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733039318374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733039318374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702            -151.866 i_clk  " "   -1.702            -151.866 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733039318374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733039318374 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1733039320577 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1733039320622 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5043 " "Peak virtual memory: 5043 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733039321045 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 01 14:48:41 2024 " "Processing ended: Sun Dec 01 14:48:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733039321045 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733039321045 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733039321045 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733039321045 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733039322484 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733039322485 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 01 14:48:42 2024 " "Processing started: Sun Dec 01 14:48:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733039322485 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733039322485 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off audio_equalizer -c audio_equalizer " "Command: quartus_eda --read_settings_files=off --write_settings_files=off audio_equalizer -c audio_equalizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733039322485 ""}
{ "Warning" "WQNETO_POST_COMPILATION_VHDL_SIMULATION_NOT_SUPPORTED" "Cyclone V " "Unable to generate the VHDL EDA simulation netlist files because the Quartus II software does not currently support VHDL post-compilation simulation for the Cyclone V devices." {  } {  } 0 11101 "Unable to generate the VHDL EDA simulation netlist files because the Quartus II software does not currently support VHDL post-compilation simulation for the %1!s! devices." 0 0 "Quartus II" 0 -1 1733039323912 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733039324066 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 01 14:48:44 2024 " "Processing ended: Sun Dec 01 14:48:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733039324066 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733039324066 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733039324066 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733039324066 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 440 s " "Quartus II Full Compilation was successful. 0 errors, 440 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733039324781 ""}
