Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Sep 27 16:44:50 2022
| Host         : DESKTOP-0KTBA50 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file keyboard_top_timing_summary_routed.rpt -pb keyboard_top_timing_summary_routed.pb -rpx keyboard_top_timing_summary_routed.rpx -warn_on_violation
| Design       : keyboard_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   11          
TIMING-20  Warning   Non-clocked latch               8           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (144)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (3)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (144)
--------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: segment_driver_inst/current_counter_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: segment_driver_inst/current_counter_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: segment_driver_inst/current_counter_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: segment_driver_inst/current_counter_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: segment_driver_inst/current_counter_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: segment_driver_inst/current_counter_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: segment_driver_inst/current_counter_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: segment_driver_inst/current_counter_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: segment_driver_inst/current_counter_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: segment_driver_inst/current_counter_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: segment_driver_inst/current_counter_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: segment_driver_inst/current_counter_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: segment_driver_inst/current_counter_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: segment_driver_inst/current_counter_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: segment_driver_inst/current_counter_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: segment_driver_inst/current_counter_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: segment_driver_inst/current_counter_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: segment_driver_inst/current_counter_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.181        0.000                      0                  134        0.164        0.000                      0                  134        4.500        0.000                       0                    83  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 7.181        0.000                      0                  134        0.164        0.000                      0                  134        4.500        0.000                       0                    83  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.181ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.181ns  (required time - arrival time)
  Source:                 segment_driver_inst/current_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment_driver_inst/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.786ns  (logic 0.766ns (27.490%)  route 2.020ns (72.510%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.721     5.324    segment_driver_inst/CLK
    SLICE_X84Y82         FDCE                                         r  segment_driver_inst/current_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y82         FDCE (Prop_fdce_C_Q)         0.518     5.842 f  segment_driver_inst/current_counter_reg[11]/Q
                         net (fo=2, routed)           1.075     6.917    segment_driver_inst/current_counter_reg[11]
    SLICE_X85Y82         LUT6 (Prop_lut6_I4_O)        0.124     7.041 r  segment_driver_inst/value_out_reg[3]_i_5/O
                         net (fo=3, routed)           0.945     7.986    segment_driver_inst/value_out_reg[3]_i_5_n_0
    SLICE_X85Y81         LUT4 (Prop_lut4_I2_O)        0.124     8.110 r  segment_driver_inst/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.110    segment_driver_inst/FSM_sequential_current_state[0]_i_1_n_0
    SLICE_X85Y81         FDCE                                         r  segment_driver_inst/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.600    15.023    segment_driver_inst/CLK
    SLICE_X85Y81         FDCE                                         r  segment_driver_inst/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X85Y81         FDCE (Setup_fdce_C_D)        0.029    15.291    segment_driver_inst/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                          -8.110    
  -------------------------------------------------------------------
                         slack                                  7.181    

Slack (MET) :             7.199ns  (required time - arrival time)
  Source:                 segment_driver_inst/current_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment_driver_inst/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 0.794ns (28.212%)  route 2.020ns (71.788%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.721     5.324    segment_driver_inst/CLK
    SLICE_X84Y82         FDCE                                         r  segment_driver_inst/current_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y82         FDCE (Prop_fdce_C_Q)         0.518     5.842 f  segment_driver_inst/current_counter_reg[11]/Q
                         net (fo=2, routed)           1.075     6.917    segment_driver_inst/current_counter_reg[11]
    SLICE_X85Y82         LUT6 (Prop_lut6_I4_O)        0.124     7.041 r  segment_driver_inst/value_out_reg[3]_i_5/O
                         net (fo=3, routed)           0.945     7.986    segment_driver_inst/value_out_reg[3]_i_5_n_0
    SLICE_X85Y81         LUT5 (Prop_lut5_I1_O)        0.152     8.138 r  segment_driver_inst/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     8.138    segment_driver_inst/FSM_sequential_current_state[1]_i_1_n_0
    SLICE_X85Y81         FDCE                                         r  segment_driver_inst/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.600    15.023    segment_driver_inst/CLK
    SLICE_X85Y81         FDCE                                         r  segment_driver_inst/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X85Y81         FDCE (Setup_fdce_C_D)        0.075    15.337    segment_driver_inst/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.337    
                         arrival time                          -8.138    
  -------------------------------------------------------------------
                         slack                                  7.199    

Slack (MET) :             7.545ns  (required time - arrival time)
  Source:                 edge_detector_inst/kb_clk_sync_edge_behind_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            convert_scancode_inst/current_serial_input_shifter_reg[2]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.773ns (35.395%)  route 1.411ns (64.605%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.721     5.324    edge_detector_inst/CLK
    SLICE_X88Y81         FDCE                                         r  edge_detector_inst/kb_clk_sync_edge_behind_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y81         FDCE (Prop_fdce_C_Q)         0.478     5.802 r  edge_detector_inst/kb_clk_sync_edge_behind_reg/Q
                         net (fo=2, routed)           0.483     6.285    edge_detector_inst/kb_clk_sync_edge_behind
    SLICE_X88Y81         LUT2 (Prop_lut2_I0_O)        0.295     6.580 r  edge_detector_inst/current_serial_input_shifter[10]_i_1/O
                         net (fo=18, routed)          0.928     7.508    convert_scancode_inst/E[0]
    SLICE_X89Y75         FDCE                                         r  convert_scancode_inst/current_serial_input_shifter_reg[2]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.595    15.018    convert_scancode_inst/CLK
    SLICE_X89Y75         FDCE                                         r  convert_scancode_inst/current_serial_input_shifter_reg[2]_lopt_replica/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X89Y75         FDCE (Setup_fdce_C_CE)      -0.205    15.052    convert_scancode_inst/current_serial_input_shifter_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -7.508    
  -------------------------------------------------------------------
                         slack                                  7.545    

Slack (MET) :             7.545ns  (required time - arrival time)
  Source:                 edge_detector_inst/kb_clk_sync_edge_behind_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            convert_scancode_inst/current_serial_input_shifter_reg[6]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.773ns (35.395%)  route 1.411ns (64.605%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.721     5.324    edge_detector_inst/CLK
    SLICE_X88Y81         FDCE                                         r  edge_detector_inst/kb_clk_sync_edge_behind_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y81         FDCE (Prop_fdce_C_Q)         0.478     5.802 r  edge_detector_inst/kb_clk_sync_edge_behind_reg/Q
                         net (fo=2, routed)           0.483     6.285    edge_detector_inst/kb_clk_sync_edge_behind
    SLICE_X88Y81         LUT2 (Prop_lut2_I0_O)        0.295     6.580 r  edge_detector_inst/current_serial_input_shifter[10]_i_1/O
                         net (fo=18, routed)          0.928     7.508    convert_scancode_inst/E[0]
    SLICE_X89Y75         FDCE                                         r  convert_scancode_inst/current_serial_input_shifter_reg[6]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.595    15.018    convert_scancode_inst/CLK
    SLICE_X89Y75         FDCE                                         r  convert_scancode_inst/current_serial_input_shifter_reg[6]_lopt_replica/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X89Y75         FDCE (Setup_fdce_C_CE)      -0.205    15.052    convert_scancode_inst/current_serial_input_shifter_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -7.508    
  -------------------------------------------------------------------
                         slack                                  7.545    

Slack (MET) :             7.545ns  (required time - arrival time)
  Source:                 edge_detector_inst/kb_clk_sync_edge_behind_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            convert_scancode_inst/current_serial_input_shifter_reg[7]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.773ns (35.395%)  route 1.411ns (64.605%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.721     5.324    edge_detector_inst/CLK
    SLICE_X88Y81         FDCE                                         r  edge_detector_inst/kb_clk_sync_edge_behind_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y81         FDCE (Prop_fdce_C_Q)         0.478     5.802 r  edge_detector_inst/kb_clk_sync_edge_behind_reg/Q
                         net (fo=2, routed)           0.483     6.285    edge_detector_inst/kb_clk_sync_edge_behind
    SLICE_X88Y81         LUT2 (Prop_lut2_I0_O)        0.295     6.580 r  edge_detector_inst/current_serial_input_shifter[10]_i_1/O
                         net (fo=18, routed)          0.928     7.508    convert_scancode_inst/E[0]
    SLICE_X89Y75         FDCE                                         r  convert_scancode_inst/current_serial_input_shifter_reg[7]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.595    15.018    convert_scancode_inst/CLK
    SLICE_X89Y75         FDCE                                         r  convert_scancode_inst/current_serial_input_shifter_reg[7]_lopt_replica/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X89Y75         FDCE (Setup_fdce_C_CE)      -0.205    15.052    convert_scancode_inst/current_serial_input_shifter_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -7.508    
  -------------------------------------------------------------------
                         slack                                  7.545    

Slack (MET) :             7.545ns  (required time - arrival time)
  Source:                 edge_detector_inst/kb_clk_sync_edge_behind_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            convert_scancode_inst/current_serial_input_shifter_reg[8]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.773ns (35.395%)  route 1.411ns (64.605%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.721     5.324    edge_detector_inst/CLK
    SLICE_X88Y81         FDCE                                         r  edge_detector_inst/kb_clk_sync_edge_behind_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y81         FDCE (Prop_fdce_C_Q)         0.478     5.802 r  edge_detector_inst/kb_clk_sync_edge_behind_reg/Q
                         net (fo=2, routed)           0.483     6.285    edge_detector_inst/kb_clk_sync_edge_behind
    SLICE_X88Y81         LUT2 (Prop_lut2_I0_O)        0.295     6.580 r  edge_detector_inst/current_serial_input_shifter[10]_i_1/O
                         net (fo=18, routed)          0.928     7.508    convert_scancode_inst/E[0]
    SLICE_X89Y75         FDCE                                         r  convert_scancode_inst/current_serial_input_shifter_reg[8]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.595    15.018    convert_scancode_inst/CLK
    SLICE_X89Y75         FDCE                                         r  convert_scancode_inst/current_serial_input_shifter_reg[8]_lopt_replica/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X89Y75         FDCE (Setup_fdce_C_CE)      -0.205    15.052    convert_scancode_inst/current_serial_input_shifter_reg[8]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -7.508    
  -------------------------------------------------------------------
                         slack                                  7.545    

Slack (MET) :             7.581ns  (required time - arrival time)
  Source:                 edge_detector_inst/kb_clk_sync_edge_behind_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            convert_scancode_inst/current_serial_input_shifter_reg[1]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.773ns (35.395%)  route 1.411ns (64.605%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.721     5.324    edge_detector_inst/CLK
    SLICE_X88Y81         FDCE                                         r  edge_detector_inst/kb_clk_sync_edge_behind_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y81         FDCE (Prop_fdce_C_Q)         0.478     5.802 r  edge_detector_inst/kb_clk_sync_edge_behind_reg/Q
                         net (fo=2, routed)           0.483     6.285    edge_detector_inst/kb_clk_sync_edge_behind
    SLICE_X88Y81         LUT2 (Prop_lut2_I0_O)        0.295     6.580 r  edge_detector_inst/current_serial_input_shifter[10]_i_1/O
                         net (fo=18, routed)          0.928     7.508    convert_scancode_inst/E[0]
    SLICE_X88Y75         FDCE                                         r  convert_scancode_inst/current_serial_input_shifter_reg[1]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.595    15.018    convert_scancode_inst/CLK
    SLICE_X88Y75         FDCE                                         r  convert_scancode_inst/current_serial_input_shifter_reg[1]_lopt_replica/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X88Y75         FDCE (Setup_fdce_C_CE)      -0.169    15.088    convert_scancode_inst/current_serial_input_shifter_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.508    
  -------------------------------------------------------------------
                         slack                                  7.581    

Slack (MET) :             7.581ns  (required time - arrival time)
  Source:                 edge_detector_inst/kb_clk_sync_edge_behind_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            convert_scancode_inst/current_serial_input_shifter_reg[3]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.773ns (35.395%)  route 1.411ns (64.605%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.721     5.324    edge_detector_inst/CLK
    SLICE_X88Y81         FDCE                                         r  edge_detector_inst/kb_clk_sync_edge_behind_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y81         FDCE (Prop_fdce_C_Q)         0.478     5.802 r  edge_detector_inst/kb_clk_sync_edge_behind_reg/Q
                         net (fo=2, routed)           0.483     6.285    edge_detector_inst/kb_clk_sync_edge_behind
    SLICE_X88Y81         LUT2 (Prop_lut2_I0_O)        0.295     6.580 r  edge_detector_inst/current_serial_input_shifter[10]_i_1/O
                         net (fo=18, routed)          0.928     7.508    convert_scancode_inst/E[0]
    SLICE_X88Y75         FDCE                                         r  convert_scancode_inst/current_serial_input_shifter_reg[3]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.595    15.018    convert_scancode_inst/CLK
    SLICE_X88Y75         FDCE                                         r  convert_scancode_inst/current_serial_input_shifter_reg[3]_lopt_replica/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X88Y75         FDCE (Setup_fdce_C_CE)      -0.169    15.088    convert_scancode_inst/current_serial_input_shifter_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.508    
  -------------------------------------------------------------------
                         slack                                  7.581    

Slack (MET) :             7.607ns  (required time - arrival time)
  Source:                 segment_driver_inst/current_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment_driver_inst/current_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.447ns  (logic 1.692ns (69.139%)  route 0.755ns (30.861%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.718     5.321    segment_driver_inst/CLK
    SLICE_X84Y80         FDCE                                         r  segment_driver_inst/current_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y80         FDCE (Prop_fdce_C_Q)         0.518     5.839 r  segment_driver_inst/current_counter_reg[3]/Q
                         net (fo=2, routed)           0.755     6.594    segment_driver_inst/current_counter_reg[3]
    SLICE_X84Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.094 r  segment_driver_inst/current_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.094    segment_driver_inst/current_counter_reg[0]_i_1_n_0
    SLICE_X84Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.211 r  segment_driver_inst/current_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.211    segment_driver_inst/current_counter_reg[4]_i_1_n_0
    SLICE_X84Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.328 r  segment_driver_inst/current_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.328    segment_driver_inst/current_counter_reg[8]_i_1_n_0
    SLICE_X84Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.445 r  segment_driver_inst/current_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.445    segment_driver_inst/current_counter_reg[12]_i_1_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.768 r  segment_driver_inst/current_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.768    segment_driver_inst/current_counter_reg[16]_i_1_n_6
    SLICE_X84Y84         FDCE                                         r  segment_driver_inst/current_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.604    15.027    segment_driver_inst/CLK
    SLICE_X84Y84         FDCE                                         r  segment_driver_inst/current_counter_reg[17]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X84Y84         FDCE (Setup_fdce_C_D)        0.109    15.375    segment_driver_inst/current_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                          -7.768    
  -------------------------------------------------------------------
                         slack                                  7.607    

Slack (MET) :             7.623ns  (required time - arrival time)
  Source:                 keyboard_ctrl_inst/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_ctrl_inst/current_scan_code_0_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 0.642ns (30.373%)  route 1.472ns (69.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.718     5.321    keyboard_ctrl_inst/CLK
    SLICE_X88Y78         FDCE                                         r  keyboard_ctrl_inst/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDCE (Prop_fdce_C_Q)         0.518     5.839 r  keyboard_ctrl_inst/current_state_reg/Q
                         net (fo=2, routed)           0.678     6.517    convert_scancode_inst/current_state
    SLICE_X88Y78         LUT2 (Prop_lut2_I1_O)        0.124     6.641 r  convert_scancode_inst/current_scan_code_0[7]_i_1/O
                         net (fo=32, routed)          0.793     7.434    keyboard_ctrl_inst/E[0]
    SLICE_X87Y78         FDCE                                         r  keyboard_ctrl_inst/current_scan_code_0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.600    15.023    keyboard_ctrl_inst/CLK
    SLICE_X87Y78         FDCE                                         r  keyboard_ctrl_inst/current_scan_code_0_reg[1]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X87Y78         FDCE (Setup_fdce_C_CE)      -0.205    15.057    keyboard_ctrl_inst/current_scan_code_0_reg[1]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -7.434    
  -------------------------------------------------------------------
                         slack                                  7.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 keyboard_ctrl_inst/current_scan_code_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_ctrl_inst/current_scan_code_3_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.499%)  route 0.128ns (47.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.598     1.517    keyboard_ctrl_inst/CLK
    SLICE_X87Y79         FDCE                                         r  keyboard_ctrl_inst/current_scan_code_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y79         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  keyboard_ctrl_inst/current_scan_code_2_reg[0]/Q
                         net (fo=5, routed)           0.128     1.786    keyboard_ctrl_inst/current_scan_code_2_reg_n_0_[0]
    SLICE_X85Y79         FDCE                                         r  keyboard_ctrl_inst/current_scan_code_3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.867     2.032    keyboard_ctrl_inst/CLK
    SLICE_X85Y79         FDCE                                         r  keyboard_ctrl_inst/current_scan_code_3_reg[0]/C
                         clock pessimism             -0.479     1.552    
    SLICE_X85Y79         FDCE (Hold_fdce_C_D)         0.070     1.622    keyboard_ctrl_inst/current_scan_code_3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 keyboard_ctrl_inst/current_scan_code_2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_ctrl_inst/current_scan_code_3_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.268%)  route 0.129ns (47.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.599     1.518    keyboard_ctrl_inst/CLK
    SLICE_X86Y80         FDCE                                         r  keyboard_ctrl_inst/current_scan_code_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y80         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  keyboard_ctrl_inst/current_scan_code_2_reg[6]/Q
                         net (fo=5, routed)           0.129     1.788    keyboard_ctrl_inst/current_scan_code_2_reg_n_0_[6]
    SLICE_X85Y79         FDCE                                         r  keyboard_ctrl_inst/current_scan_code_3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.867     2.032    keyboard_ctrl_inst/CLK
    SLICE_X85Y79         FDCE                                         r  keyboard_ctrl_inst/current_scan_code_3_reg[6]/C
                         clock pessimism             -0.479     1.552    
    SLICE_X85Y79         FDCE (Hold_fdce_C_D)         0.072     1.624    keyboard_ctrl_inst/current_scan_code_3_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 keyboard_ctrl_inst/current_scan_code_0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_ctrl_inst/current_scan_code_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.597     1.516    keyboard_ctrl_inst/CLK
    SLICE_X87Y78         FDCE                                         r  keyboard_ctrl_inst/current_scan_code_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  keyboard_ctrl_inst/current_scan_code_0_reg[1]/Q
                         net (fo=6, routed)           0.128     1.786    keyboard_ctrl_inst/current_scan_code_0_reg_n_0_[1]
    SLICE_X87Y80         FDCE                                         r  keyboard_ctrl_inst/current_scan_code_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.869     2.034    keyboard_ctrl_inst/CLK
    SLICE_X87Y80         FDCE                                         r  keyboard_ctrl_inst/current_scan_code_1_reg[1]/C
                         clock pessimism             -0.501     1.532    
    SLICE_X87Y80         FDCE (Hold_fdce_C_D)         0.070     1.602    keyboard_ctrl_inst/current_scan_code_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 convert_scancode_inst/current_serial_input_shifter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_ctrl_inst/current_scan_code_0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.403%)  route 0.128ns (47.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.597     1.516    convert_scancode_inst/CLK
    SLICE_X89Y78         FDCE                                         r  convert_scancode_inst/current_serial_input_shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y78         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  convert_scancode_inst/current_serial_input_shifter_reg[1]/Q
                         net (fo=3, routed)           0.128     1.785    keyboard_ctrl_inst/current_scan_code_0_reg[7]_0[0]
    SLICE_X86Y78         FDCE                                         r  keyboard_ctrl_inst/current_scan_code_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.867     2.032    keyboard_ctrl_inst/CLK
    SLICE_X86Y78         FDCE                                         r  keyboard_ctrl_inst/current_scan_code_0_reg[0]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X86Y78         FDCE (Hold_fdce_C_D)         0.070     1.600    keyboard_ctrl_inst/current_scan_code_0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 keyboard_ctrl_inst/current_scan_code_2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_ctrl_inst/current_scan_code_3_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.432%)  route 0.150ns (51.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.599     1.518    keyboard_ctrl_inst/CLK
    SLICE_X86Y80         FDCE                                         r  keyboard_ctrl_inst/current_scan_code_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y80         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  keyboard_ctrl_inst/current_scan_code_2_reg[3]/Q
                         net (fo=5, routed)           0.150     1.809    keyboard_ctrl_inst/current_scan_code_2_reg_n_0_[3]
    SLICE_X85Y79         FDCE                                         r  keyboard_ctrl_inst/current_scan_code_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.867     2.032    keyboard_ctrl_inst/CLK
    SLICE_X85Y79         FDCE                                         r  keyboard_ctrl_inst/current_scan_code_3_reg[3]/C
                         clock pessimism             -0.479     1.552    
    SLICE_X85Y79         FDCE (Hold_fdce_C_D)         0.066     1.618    keyboard_ctrl_inst/current_scan_code_3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 convert_scancode_inst/current_serial_input_shifter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_ctrl_inst/current_scan_code_0_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.208%)  route 0.134ns (48.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.597     1.516    convert_scancode_inst/CLK
    SLICE_X89Y78         FDCE                                         r  convert_scancode_inst/current_serial_input_shifter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y78         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  convert_scancode_inst/current_serial_input_shifter_reg[7]/Q
                         net (fo=5, routed)           0.134     1.792    keyboard_ctrl_inst/current_scan_code_0_reg[7]_0[6]
    SLICE_X86Y78         FDCE                                         r  keyboard_ctrl_inst/current_scan_code_0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.867     2.032    keyboard_ctrl_inst/CLK
    SLICE_X86Y78         FDCE                                         r  keyboard_ctrl_inst/current_scan_code_0_reg[6]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X86Y78         FDCE (Hold_fdce_C_D)         0.070     1.600    keyboard_ctrl_inst/current_scan_code_0_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 keyboard_ctrl_inst/current_scan_code_0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_ctrl_inst/current_scan_code_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.265%)  route 0.140ns (49.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.597     1.516    keyboard_ctrl_inst/CLK
    SLICE_X86Y78         FDCE                                         r  keyboard_ctrl_inst/current_scan_code_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y78         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  keyboard_ctrl_inst/current_scan_code_0_reg[0]/Q
                         net (fo=5, routed)           0.140     1.797    keyboard_ctrl_inst/current_scan_code_0_reg_n_0_[0]
    SLICE_X86Y79         FDCE                                         r  keyboard_ctrl_inst/current_scan_code_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.868     2.033    keyboard_ctrl_inst/CLK
    SLICE_X86Y79         FDCE                                         r  keyboard_ctrl_inst/current_scan_code_1_reg[0]/C
                         clock pessimism             -0.501     1.531    
    SLICE_X86Y79         FDCE (Hold_fdce_C_D)         0.070     1.601    keyboard_ctrl_inst/current_scan_code_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 convert_scancode_inst/current_serial_input_shifter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            convert_scancode_inst/current_serial_input_shifter_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.087%)  route 0.141ns (49.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.597     1.516    convert_scancode_inst/CLK
    SLICE_X89Y77         FDCE                                         r  convert_scancode_inst/current_serial_input_shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  convert_scancode_inst/current_serial_input_shifter_reg[3]/Q
                         net (fo=5, routed)           0.141     1.798    convert_scancode_inst/Q[2]
    SLICE_X89Y75         FDCE                                         r  convert_scancode_inst/current_serial_input_shifter_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.863     2.028    convert_scancode_inst/CLK
    SLICE_X89Y75         FDCE                                         r  convert_scancode_inst/current_serial_input_shifter_reg[2]_lopt_replica/C
                         clock pessimism             -0.501     1.526    
    SLICE_X89Y75         FDCE (Hold_fdce_C_D)         0.070     1.596    convert_scancode_inst/current_serial_input_shifter_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 keyboard_ctrl_inst/current_scan_code_1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_ctrl_inst/current_scan_code_2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.148%)  route 0.152ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.598     1.517    keyboard_ctrl_inst/CLK
    SLICE_X86Y79         FDCE                                         r  keyboard_ctrl_inst/current_scan_code_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y79         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  keyboard_ctrl_inst/current_scan_code_1_reg[4]/Q
                         net (fo=5, routed)           0.152     1.810    keyboard_ctrl_inst/current_scan_code_1_reg_n_0_[4]
    SLICE_X86Y80         FDCE                                         r  keyboard_ctrl_inst/current_scan_code_2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.869     2.034    keyboard_ctrl_inst/CLK
    SLICE_X86Y80         FDCE                                         r  keyboard_ctrl_inst/current_scan_code_2_reg[4]/C
                         clock pessimism             -0.501     1.532    
    SLICE_X86Y80         FDCE (Hold_fdce_C_D)         0.070     1.602    keyboard_ctrl_inst/current_scan_code_2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 keyboard_ctrl_inst/current_scan_code_1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_ctrl_inst/current_scan_code_2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.809%)  route 0.154ns (52.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.598     1.517    keyboard_ctrl_inst/CLK
    SLICE_X86Y79         FDCE                                         r  keyboard_ctrl_inst/current_scan_code_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y79         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  keyboard_ctrl_inst/current_scan_code_1_reg[6]/Q
                         net (fo=5, routed)           0.154     1.812    keyboard_ctrl_inst/current_scan_code_1_reg_n_0_[6]
    SLICE_X86Y80         FDCE                                         r  keyboard_ctrl_inst/current_scan_code_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.869     2.034    keyboard_ctrl_inst/CLK
    SLICE_X86Y80         FDCE                                         r  keyboard_ctrl_inst/current_scan_code_2_reg[6]/C
                         clock pessimism             -0.501     1.532    
    SLICE_X86Y80         FDCE (Hold_fdce_C_D)         0.072     1.604    keyboard_ctrl_inst/current_scan_code_2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y81    convert_scancode_inst/current_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y81    convert_scancode_inst/current_counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y81    convert_scancode_inst/current_counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y81    convert_scancode_inst/current_counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X89Y78    convert_scancode_inst/current_serial_input_shifter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X89Y78    convert_scancode_inst/current_serial_input_shifter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y75    convert_scancode_inst/current_serial_input_shifter_reg[1]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X89Y78    convert_scancode_inst/current_serial_input_shifter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X89Y75    convert_scancode_inst/current_serial_input_shifter_reg[2]_lopt_replica/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y81    convert_scancode_inst/current_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y81    convert_scancode_inst/current_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y81    convert_scancode_inst/current_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y81    convert_scancode_inst/current_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y81    convert_scancode_inst/current_counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y81    convert_scancode_inst/current_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y81    convert_scancode_inst/current_counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y81    convert_scancode_inst/current_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y78    convert_scancode_inst/current_serial_input_shifter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y78    convert_scancode_inst/current_serial_input_shifter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y81    convert_scancode_inst/current_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y81    convert_scancode_inst/current_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y81    convert_scancode_inst/current_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y81    convert_scancode_inst/current_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y81    convert_scancode_inst/current_counter_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y81    convert_scancode_inst/current_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y81    convert_scancode_inst/current_counter_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y81    convert_scancode_inst/current_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y78    convert_scancode_inst/current_serial_input_shifter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y78    convert_scancode_inst/current_serial_input_shifter_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segment_driver_inst/value_out_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            num[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.728ns  (logic 4.501ns (58.245%)  route 3.227ns (41.755%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         LDCE                         0.000     0.000 r  segment_driver_inst/value_out_reg[3]/G
    SLICE_X88Y80         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  segment_driver_inst/value_out_reg[3]/Q
                         net (fo=7, routed)           1.127     1.752    segment_driver_inst/value_out[3]
    SLICE_X87Y82         LUT4 (Prop_lut4_I0_O)        0.152     1.904 r  segment_driver_inst/num_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.100     4.004    num_OBUF[0]
    L3                   OBUF (Prop_obuf_I_O)         3.724     7.728 r  num_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.728    num[0]
    L3                                                                r  num[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_driver_inst/value_out_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            num[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.710ns  (logic 4.514ns (58.543%)  route 3.196ns (41.457%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         LDCE                         0.000     0.000 r  segment_driver_inst/value_out_reg[3]/G
    SLICE_X88Y80         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  segment_driver_inst/value_out_reg[3]/Q
                         net (fo=7, routed)           1.137     1.762    segment_driver_inst/value_out[3]
    SLICE_X87Y82         LUT4 (Prop_lut4_I0_O)        0.154     1.916 r  segment_driver_inst/num_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.059     3.975    num_OBUF[5]
    M2                   OBUF (Prop_obuf_I_O)         3.735     7.710 r  num_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.710    num[5]
    M2                                                                r  num[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_driver_inst/value_out_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            num[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.523ns  (logic 4.272ns (56.781%)  route 3.251ns (43.219%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         LDCE                         0.000     0.000 r  segment_driver_inst/value_out_reg[3]/G
    SLICE_X88Y80         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  segment_driver_inst/value_out_reg[3]/Q
                         net (fo=7, routed)           1.137     1.762    segment_driver_inst/value_out[3]
    SLICE_X87Y82         LUT4 (Prop_lut4_I0_O)        0.124     1.886 r  segment_driver_inst/num_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.114     4.000    num_OBUF[4]
    K3                   OBUF (Prop_obuf_I_O)         3.523     7.523 r  num_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.523    num[4]
    K3                                                                r  num[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_driver_inst/value_out_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            num[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.473ns  (logic 4.282ns (57.300%)  route 3.191ns (42.700%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         LDCE                         0.000     0.000 r  segment_driver_inst/value_out_reg[3]/G
    SLICE_X88Y80         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  segment_driver_inst/value_out_reg[3]/Q
                         net (fo=7, routed)           1.127     1.752    segment_driver_inst/value_out[3]
    SLICE_X87Y82         LUT4 (Prop_lut4_I0_O)        0.124     1.876 r  segment_driver_inst/num_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.064     3.940    num_OBUF[1]
    N1                   OBUF (Prop_obuf_I_O)         3.533     7.473 r  num_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.473    num[1]
    N1                                                                r  num[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_driver_inst/value_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            num[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.432ns  (logic 4.443ns (59.784%)  route 2.989ns (40.216%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y80         LDCE                         0.000     0.000 r  segment_driver_inst/value_out_reg[0]/G
    SLICE_X85Y80         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  segment_driver_inst/value_out_reg[0]/Q
                         net (fo=7, routed)           0.976     1.535    segment_driver_inst/value_out[0]
    SLICE_X87Y82         LUT4 (Prop_lut4_I2_O)        0.152     1.687 r  segment_driver_inst/num_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.012     3.700    num_OBUF[3]
    L4                   OBUF (Prop_obuf_I_O)         3.732     7.432 r  num_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.432    num[3]
    L4                                                                r  num[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_driver_inst/value_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            num[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.192ns  (logic 4.206ns (58.480%)  route 2.986ns (41.520%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y80         LDCE                         0.000     0.000 r  segment_driver_inst/value_out_reg[0]/G
    SLICE_X85Y80         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  segment_driver_inst/value_out_reg[0]/Q
                         net (fo=7, routed)           0.992     1.551    segment_driver_inst/value_out[0]
    SLICE_X87Y82         LUT4 (Prop_lut4_I1_O)        0.124     1.675 r  segment_driver_inst/num_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.994     3.669    num_OBUF[6]
    L6                   OBUF (Prop_obuf_I_O)         3.523     7.192 r  num_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.192    num[6]
    L6                                                                r  num[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_driver_inst/value_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            num[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.885ns  (logic 4.193ns (60.900%)  route 2.692ns (39.100%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y80         LDCE                         0.000     0.000 r  segment_driver_inst/value_out_reg[0]/G
    SLICE_X85Y80         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  segment_driver_inst/value_out_reg[0]/Q
                         net (fo=7, routed)           0.976     1.535    segment_driver_inst/value_out[0]
    SLICE_X87Y82         LUT4 (Prop_lut4_I1_O)        0.124     1.659 r  segment_driver_inst/num_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.716     3.375    num_OBUF[2]
    L5                   OBUF (Prop_obuf_I_O)         3.510     6.885 r  num_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.885    num[2]
    L5                                                                r  num[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_driver_inst/seg_en_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            seg_en[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.393ns  (logic 4.086ns (63.911%)  route 2.307ns (36.089%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         LDCE                         0.000     0.000 r  segment_driver_inst/seg_en_reg[0]/G
    SLICE_X86Y81         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  segment_driver_inst/seg_en_reg[0]/Q
                         net (fo=1, routed)           2.307     2.866    seg_en_OBUF[0]
    N6                   OBUF (Prop_obuf_I_O)         3.527     6.393 r  seg_en_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.393    seg_en[0]
    N6                                                                r  seg_en[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_driver_inst/seg_en_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            seg_en[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.382ns  (logic 4.090ns (64.083%)  route 2.292ns (35.917%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         LDCE                         0.000     0.000 r  segment_driver_inst/seg_en_reg[1]/G
    SLICE_X89Y81         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  segment_driver_inst/seg_en_reg[1]/Q
                         net (fo=1, routed)           2.292     2.851    seg_en_OBUF[1]
    M6                   OBUF (Prop_obuf_I_O)         3.531     6.382 r  seg_en_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.382    seg_en[1]
    M6                                                                r  seg_en[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_driver_inst/seg_en_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            seg_en[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.209ns  (logic 4.152ns (66.870%)  route 2.057ns (33.130%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y82         LDCE                         0.000     0.000 r  segment_driver_inst/seg_en_reg[2]/G
    SLICE_X88Y82         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  segment_driver_inst/seg_en_reg[2]/Q
                         net (fo=1, routed)           2.057     2.682    seg_en_OBUF[2]
    M3                   OBUF (Prop_obuf_I_O)         3.527     6.209 r  seg_en_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.209    seg_en[2]
    M3                                                                r  seg_en[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segment_driver_inst/seg_en_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            seg_en[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.839ns  (logic 1.390ns (75.624%)  route 0.448ns (24.376%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         LDCE                         0.000     0.000 r  segment_driver_inst/seg_en_reg[3]/G
    SLICE_X89Y81         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  segment_driver_inst/seg_en_reg[3]/Q
                         net (fo=1, routed)           0.448     0.606    seg_en_OBUF[3]
    N5                   OBUF (Prop_obuf_I_O)         1.232     1.839 r  seg_en_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.839    seg_en[3]
    N5                                                                r  seg_en[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_driver_inst/seg_en_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            seg_en[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.903ns  (logic 1.406ns (73.879%)  route 0.497ns (26.121%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y82         LDCE                         0.000     0.000 r  segment_driver_inst/seg_en_reg[2]/G
    SLICE_X88Y82         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  segment_driver_inst/seg_en_reg[2]/Q
                         net (fo=1, routed)           0.497     0.675    seg_en_OBUF[2]
    M3                   OBUF (Prop_obuf_I_O)         1.228     1.903 r  seg_en_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.903    seg_en[2]
    M3                                                                r  seg_en[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_driver_inst/seg_en_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            seg_en[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.999ns  (logic 1.390ns (69.519%)  route 0.609ns (30.481%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         LDCE                         0.000     0.000 r  segment_driver_inst/seg_en_reg[1]/G
    SLICE_X89Y81         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  segment_driver_inst/seg_en_reg[1]/Q
                         net (fo=1, routed)           0.609     0.767    seg_en_OBUF[1]
    M6                   OBUF (Prop_obuf_I_O)         1.232     1.999 r  seg_en_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.999    seg_en[1]
    M6                                                                r  seg_en[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_driver_inst/seg_en_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            seg_en[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.002ns  (logic 1.385ns (69.188%)  route 0.617ns (30.812%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         LDCE                         0.000     0.000 r  segment_driver_inst/seg_en_reg[0]/G
    SLICE_X86Y81         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  segment_driver_inst/seg_en_reg[0]/Q
                         net (fo=1, routed)           0.617     0.775    seg_en_OBUF[0]
    N6                   OBUF (Prop_obuf_I_O)         1.227     2.002 r  seg_en_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.002    seg_en[0]
    N6                                                                r  seg_en[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_driver_inst/value_out_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            num[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.033ns  (logic 1.414ns (69.549%)  route 0.619ns (30.451%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y80         LDCE                         0.000     0.000 r  segment_driver_inst/value_out_reg[2]/G
    SLICE_X89Y80         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  segment_driver_inst/value_out_reg[2]/Q
                         net (fo=7, routed)           0.275     0.433    segment_driver_inst/value_out[2]
    SLICE_X87Y82         LUT4 (Prop_lut4_I3_O)        0.045     0.478 r  segment_driver_inst/num_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.345     0.822    num_OBUF[2]
    L5                   OBUF (Prop_obuf_I_O)         1.211     2.033 r  num_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.033    num[2]
    L5                                                                r  num[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_driver_inst/value_out_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            num[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.168ns  (logic 1.447ns (66.751%)  route 0.721ns (33.249%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         LDCE                         0.000     0.000 r  segment_driver_inst/value_out_reg[3]/G
    SLICE_X88Y80         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  segment_driver_inst/value_out_reg[3]/Q
                         net (fo=7, routed)           0.260     0.438    segment_driver_inst/value_out[3]
    SLICE_X87Y82         LUT4 (Prop_lut4_I0_O)        0.045     0.483 r  segment_driver_inst/num_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.461     0.944    num_OBUF[6]
    L6                   OBUF (Prop_obuf_I_O)         1.224     2.168 r  num_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.168    num[6]
    L6                                                                r  num[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_driver_inst/value_out_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            num[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.215ns  (logic 1.437ns (64.858%)  route 0.779ns (35.142%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y80         LDCE                         0.000     0.000 r  segment_driver_inst/value_out_reg[2]/G
    SLICE_X89Y80         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  segment_driver_inst/value_out_reg[2]/Q
                         net (fo=7, routed)           0.273     0.431    segment_driver_inst/value_out[2]
    SLICE_X87Y82         LUT4 (Prop_lut4_I1_O)        0.045     0.476 r  segment_driver_inst/num_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.506     0.982    num_OBUF[1]
    N1                   OBUF (Prop_obuf_I_O)         1.234     2.215 r  num_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.215    num[1]
    N1                                                                r  num[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_driver_inst/value_out_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            num[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.226ns  (logic 1.493ns (67.077%)  route 0.733ns (32.923%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y80         LDCE                         0.000     0.000 r  segment_driver_inst/value_out_reg[2]/G
    SLICE_X89Y80         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  segment_driver_inst/value_out_reg[2]/Q
                         net (fo=7, routed)           0.275     0.433    segment_driver_inst/value_out[2]
    SLICE_X87Y82         LUT4 (Prop_lut4_I1_O)        0.043     0.476 r  segment_driver_inst/num_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.458     0.934    num_OBUF[3]
    L4                   OBUF (Prop_obuf_I_O)         1.292     2.226 r  num_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.226    num[3]
    L4                                                                r  num[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_driver_inst/value_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            num[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.243ns  (logic 1.427ns (63.620%)  route 0.816ns (36.380%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y80         LDCE                         0.000     0.000 r  segment_driver_inst/value_out_reg[0]/G
    SLICE_X85Y80         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  segment_driver_inst/value_out_reg[0]/Q
                         net (fo=7, routed)           0.288     0.446    segment_driver_inst/value_out[0]
    SLICE_X87Y82         LUT4 (Prop_lut4_I3_O)        0.045     0.491 r  segment_driver_inst/num_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.527     1.019    num_OBUF[4]
    K3                   OBUF (Prop_obuf_I_O)         1.224     2.243 r  num_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.243    num[4]
    K3                                                                r  num[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_driver_inst/value_out_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            num[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.276ns  (logic 1.485ns (65.265%)  route 0.790ns (34.735%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y80         LDCE                         0.000     0.000 r  segment_driver_inst/value_out_reg[2]/G
    SLICE_X89Y80         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  segment_driver_inst/value_out_reg[2]/Q
                         net (fo=7, routed)           0.273     0.431    segment_driver_inst/value_out[2]
    SLICE_X87Y82         LUT4 (Prop_lut4_I1_O)        0.042     0.473 r  segment_driver_inst/num_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.518     0.990    num_OBUF[0]
    L3                   OBUF (Prop_obuf_I_O)         1.285     2.276 r  num_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.276    num[0]
    L3                                                                r  num[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 convert_scancode_inst/current_serial_input_shifter_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.587ns  (logic 4.073ns (61.837%)  route 2.514ns (38.163%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.715     5.318    convert_scancode_inst/CLK
    SLICE_X88Y77         FDCE                                         r  convert_scancode_inst/current_serial_input_shifter_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDCE (Prop_fdce_C_Q)         0.518     5.836 r  convert_scancode_inst/current_serial_input_shifter_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           2.514     8.349    lopt_3
    T6                   OBUF (Prop_obuf_I_O)         3.555    11.904 r  sc_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.904    sc[3]
    T6                                                                r  sc[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 convert_scancode_inst/current_serial_input_shifter_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.583ns  (logic 4.070ns (61.819%)  route 2.514ns (38.181%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.712     5.315    convert_scancode_inst/CLK
    SLICE_X88Y75         FDCE                                         r  convert_scancode_inst/current_serial_input_shifter_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDCE (Prop_fdce_C_Q)         0.518     5.833 r  convert_scancode_inst/current_serial_input_shifter_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.514     8.346    lopt
    T8                   OBUF (Prop_obuf_I_O)         3.552    11.898 r  sc_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.898    sc[0]
    T8                                                                r  sc[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 convert_scancode_inst/current_serial_input_shifter_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.471ns  (logic 4.015ns (62.041%)  route 2.456ns (37.959%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.712     5.315    convert_scancode_inst/CLK
    SLICE_X89Y75         FDCE                                         r  convert_scancode_inst/current_serial_input_shifter_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDCE (Prop_fdce_C_Q)         0.456     5.771 r  convert_scancode_inst/current_serial_input_shifter_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.456     8.227    lopt_6
    U7                   OBUF (Prop_obuf_I_O)         3.559    11.786 r  sc_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.786    sc[6]
    U7                                                                r  sc[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 convert_scancode_inst/current_serial_input_shifter_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.466ns  (logic 4.018ns (62.146%)  route 2.448ns (37.854%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.712     5.315    convert_scancode_inst/CLK
    SLICE_X89Y75         FDCE                                         r  convert_scancode_inst/current_serial_input_shifter_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDCE (Prop_fdce_C_Q)         0.456     5.771 r  convert_scancode_inst/current_serial_input_shifter_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           2.448     8.218    lopt_7
    U6                   OBUF (Prop_obuf_I_O)         3.562    11.780 r  sc_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.780    sc[7]
    U6                                                                r  sc[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 convert_scancode_inst/current_serial_input_shifter_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.428ns  (logic 4.062ns (63.189%)  route 2.366ns (36.811%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.712     5.315    convert_scancode_inst/CLK
    SLICE_X88Y75         FDCE                                         r  convert_scancode_inst/current_serial_input_shifter_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDCE (Prop_fdce_C_Q)         0.518     5.833 r  convert_scancode_inst/current_serial_input_shifter_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.366     8.199    lopt_2
    R8                   OBUF (Prop_obuf_I_O)         3.544    11.742 r  sc_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.742    sc[2]
    R8                                                                r  sc[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 convert_scancode_inst/current_serial_input_shifter_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.326ns  (logic 4.023ns (63.603%)  route 2.302ns (36.397%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.712     5.315    convert_scancode_inst/CLK
    SLICE_X89Y75         FDCE                                         r  convert_scancode_inst/current_serial_input_shifter_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDCE (Prop_fdce_C_Q)         0.456     5.771 r  convert_scancode_inst/current_serial_input_shifter_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.302     8.073    lopt_1
    V9                   OBUF (Prop_obuf_I_O)         3.567    11.640 r  sc_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.640    sc[1]
    V9                                                                r  sc[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 convert_scancode_inst/current_serial_input_shifter_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.749ns  (logic 4.074ns (70.876%)  route 1.674ns (29.124%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.715     5.318    convert_scancode_inst/CLK
    SLICE_X88Y77         FDCE                                         r  convert_scancode_inst/current_serial_input_shifter_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDCE (Prop_fdce_C_Q)         0.518     5.836 r  convert_scancode_inst/current_serial_input_shifter_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.674     7.510    lopt_4
    T5                   OBUF (Prop_obuf_I_O)         3.556    11.066 r  sc_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.066    sc[4]
    T5                                                                r  sc[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 convert_scancode_inst/current_serial_input_shifter_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.533ns  (logic 4.007ns (72.428%)  route 1.526ns (27.572%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.712     5.315    convert_scancode_inst/CLK
    SLICE_X89Y75         FDCE                                         r  convert_scancode_inst/current_serial_input_shifter_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDCE (Prop_fdce_C_Q)         0.456     5.771 r  convert_scancode_inst/current_serial_input_shifter_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.526     7.296    lopt_5
    T4                   OBUF (Prop_obuf_I_O)         3.551    10.848 r  sc_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.848    sc[5]
    T4                                                                r  sc[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard_ctrl_inst/current_scan_code_2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment_driver_inst/value_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.342ns  (logic 1.010ns (30.218%)  route 2.332ns (69.782%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.719     5.322    keyboard_ctrl_inst/CLK
    SLICE_X87Y79         FDCE                                         r  keyboard_ctrl_inst/current_scan_code_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y79         FDCE (Prop_fdce_C_Q)         0.456     5.778 r  keyboard_ctrl_inst/current_scan_code_2_reg[5]/Q
                         net (fo=5, routed)           1.229     7.007    keyboard_ctrl_inst/current_scan_code_2_reg_n_0_[5]
    SLICE_X86Y80         LUT6 (Prop_lut6_I0_O)        0.124     7.131 r  keyboard_ctrl_inst/value_out_reg[2]_i_10/O
                         net (fo=1, routed)           1.103     8.234    keyboard_ctrl_inst/value_out_reg[2]_i_10_n_0
    SLICE_X89Y80         LUT3 (Prop_lut3_I1_O)        0.124     8.358 r  keyboard_ctrl_inst/value_out_reg[2]_i_6/O
                         net (fo=1, routed)           0.000     8.358    keyboard_ctrl_inst/value_out_reg[2]_i_6_n_0
    SLICE_X89Y80         MUXF7 (Prop_muxf7_I0_O)      0.212     8.570 r  keyboard_ctrl_inst/value_out_reg[2]_i_3/O
                         net (fo=1, routed)           0.000     8.570    keyboard_ctrl_inst/value_out_reg[2]_i_3_n_0
    SLICE_X89Y80         MUXF8 (Prop_muxf8_I1_O)      0.094     8.664 r  keyboard_ctrl_inst/value_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     8.664    segment_driver_inst/D[2]
    SLICE_X89Y80         LDCE                                         r  segment_driver_inst/value_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard_ctrl_inst/current_scan_code_2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment_driver_inst/value_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.184ns  (logic 1.001ns (31.434%)  route 2.183ns (68.566%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.719     5.322    keyboard_ctrl_inst/CLK
    SLICE_X87Y79         FDCE                                         r  keyboard_ctrl_inst/current_scan_code_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y79         FDCE (Prop_fdce_C_Q)         0.456     5.778 r  keyboard_ctrl_inst/current_scan_code_2_reg[5]/Q
                         net (fo=5, routed)           1.224     7.002    keyboard_ctrl_inst/current_scan_code_2_reg_n_0_[5]
    SLICE_X86Y80         LUT6 (Prop_lut6_I0_O)        0.124     7.126 r  keyboard_ctrl_inst/value_out_reg[3]_i_14/O
                         net (fo=1, routed)           0.959     8.085    keyboard_ctrl_inst/value_out_reg[3]_i_14_n_0
    SLICE_X88Y80         LUT3 (Prop_lut3_I1_O)        0.124     8.209 r  keyboard_ctrl_inst/value_out_reg[3]_i_10/O
                         net (fo=1, routed)           0.000     8.209    keyboard_ctrl_inst/value_out_reg[3]_i_10_n_0
    SLICE_X88Y80         MUXF7 (Prop_muxf7_I0_O)      0.209     8.418 r  keyboard_ctrl_inst/value_out_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     8.418    keyboard_ctrl_inst/value_out_reg[3]_i_4_n_0
    SLICE_X88Y80         MUXF8 (Prop_muxf8_I1_O)      0.088     8.506 r  keyboard_ctrl_inst/value_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     8.506    segment_driver_inst/D[3]
    SLICE_X88Y80         LDCE                                         r  segment_driver_inst/value_out_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 keyboard_ctrl_inst/current_scan_code_3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment_driver_inst/value_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.270ns (71.609%)  route 0.107ns (28.391%))
  Logic Levels:           3  (LUT4=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.598     1.517    keyboard_ctrl_inst/CLK
    SLICE_X83Y80         FDCE                                         r  keyboard_ctrl_inst/current_scan_code_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y80         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  keyboard_ctrl_inst/current_scan_code_3_reg[4]/Q
                         net (fo=4, routed)           0.107     1.765    keyboard_ctrl_inst/current_scan_code_3_reg_n_0_[4]
    SLICE_X85Y80         LUT4 (Prop_lut4_I1_O)        0.045     1.810 r  keyboard_ctrl_inst/value_out_reg[0]_i_7/O
                         net (fo=1, routed)           0.000     1.810    keyboard_ctrl_inst/value_out_reg[0]_i_7_n_0
    SLICE_X85Y80         MUXF7 (Prop_muxf7_I1_O)      0.065     1.875 r  keyboard_ctrl_inst/value_out_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     1.875    keyboard_ctrl_inst/value_out_reg[0]_i_3_n_0
    SLICE_X85Y80         MUXF8 (Prop_muxf8_I1_O)      0.019     1.894 r  keyboard_ctrl_inst/value_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.894    segment_driver_inst/D[0]
    SLICE_X85Y80         LDCE                                         r  segment_driver_inst/value_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard_ctrl_inst/current_scan_code_2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment_driver_inst/value_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.267ns (65.945%)  route 0.138ns (34.055%))
  Logic Levels:           3  (LUT3=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.599     1.518    keyboard_ctrl_inst/CLK
    SLICE_X87Y80         FDCE                                         r  keyboard_ctrl_inst/current_scan_code_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDCE (Prop_fdce_C_Q)         0.141     1.659 f  keyboard_ctrl_inst/current_scan_code_2_reg[2]/Q
                         net (fo=5, routed)           0.138     1.797    keyboard_ctrl_inst/current_scan_code_2_reg_n_0_[2]
    SLICE_X86Y81         LUT3 (Prop_lut3_I0_O)        0.045     1.842 r  keyboard_ctrl_inst/value_out_reg[1]_i_6/O
                         net (fo=1, routed)           0.000     1.842    keyboard_ctrl_inst/value_out_reg[1]_i_6_n_0
    SLICE_X86Y81         MUXF7 (Prop_muxf7_I0_O)      0.062     1.904 r  keyboard_ctrl_inst/value_out_reg[1]_i_3/O
                         net (fo=1, routed)           0.000     1.904    keyboard_ctrl_inst/value_out_reg[1]_i_3_n_0
    SLICE_X86Y81         MUXF8 (Prop_muxf8_I1_O)      0.019     1.923 r  keyboard_ctrl_inst/value_out_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.923    segment_driver_inst/D[1]
    SLICE_X86Y81         LDCE                                         r  segment_driver_inst/value_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_driver_inst/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment_driver_inst/value_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.449ns  (logic 0.245ns (54.507%)  route 0.204ns (45.493%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.599     1.518    segment_driver_inst/CLK
    SLICE_X85Y81         FDCE                                         r  segment_driver_inst/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y81         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  segment_driver_inst/FSM_sequential_current_state_reg[0]/Q
                         net (fo=14, routed)          0.204     1.864    keyboard_ctrl_inst/current_state_0[0]
    SLICE_X89Y80         MUXF7 (Prop_muxf7_S_O)       0.085     1.949 r  keyboard_ctrl_inst/value_out_reg[2]_i_3/O
                         net (fo=1, routed)           0.000     1.949    keyboard_ctrl_inst/value_out_reg[2]_i_3_n_0
    SLICE_X89Y80         MUXF8 (Prop_muxf8_I1_O)      0.019     1.968 r  keyboard_ctrl_inst/value_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.968    segment_driver_inst/D[2]
    SLICE_X89Y80         LDCE                                         r  segment_driver_inst/value_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_driver_inst/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment_driver_inst/value_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.515ns  (logic 0.250ns (48.567%)  route 0.265ns (51.433%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.599     1.518    segment_driver_inst/CLK
    SLICE_X85Y81         FDCE                                         r  segment_driver_inst/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y81         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  segment_driver_inst/FSM_sequential_current_state_reg[0]/Q
                         net (fo=14, routed)          0.265     1.924    keyboard_ctrl_inst/current_state_0[0]
    SLICE_X88Y80         MUXF7 (Prop_muxf7_S_O)       0.090     2.014 r  keyboard_ctrl_inst/value_out_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     2.014    keyboard_ctrl_inst/value_out_reg[3]_i_4_n_0
    SLICE_X88Y80         MUXF8 (Prop_muxf8_I1_O)      0.019     2.033 r  keyboard_ctrl_inst/value_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.033    segment_driver_inst/D[3]
    SLICE_X88Y80         LDCE                                         r  segment_driver_inst/value_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_driver_inst/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment_driver_inst/seg_en_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.673ns  (logic 0.189ns (28.092%)  route 0.484ns (71.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.599     1.518    segment_driver_inst/CLK
    SLICE_X85Y81         FDCE                                         r  segment_driver_inst/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y81         FDCE (Prop_fdce_C_Q)         0.141     1.659 f  segment_driver_inst/FSM_sequential_current_state_reg[0]/Q
                         net (fo=14, routed)          0.364     2.023    segment_driver_inst/current_state[0]
    SLICE_X88Y81         LUT2 (Prop_lut2_I0_O)        0.048     2.071 r  segment_driver_inst/seg_en_reg[3]_i_1/O
                         net (fo=1, routed)           0.120     2.191    segment_driver_inst/seg_en_reg[3]_i_1_n_0
    SLICE_X89Y81         LDCE                                         r  segment_driver_inst/seg_en_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_driver_inst/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment_driver_inst/seg_en_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.702ns  (logic 0.227ns (32.317%)  route 0.475ns (67.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.599     1.518    segment_driver_inst/CLK
    SLICE_X85Y81         FDCE                                         r  segment_driver_inst/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y81         FDCE (Prop_fdce_C_Q)         0.128     1.646 f  segment_driver_inst/FSM_sequential_current_state_reg[1]/Q
                         net (fo=9, routed)           0.318     1.965    segment_driver_inst/current_state[1]
    SLICE_X87Y81         LUT2 (Prop_lut2_I1_O)        0.099     2.064 r  segment_driver_inst/seg_en_reg[2]_i_1/O
                         net (fo=1, routed)           0.157     2.221    segment_driver_inst/seg_en_reg[2]_i_1_n_0
    SLICE_X88Y82         LDCE                                         r  segment_driver_inst/seg_en_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_driver_inst/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment_driver_inst/seg_en_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.716ns  (logic 0.226ns (31.545%)  route 0.490ns (68.455%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.599     1.518    segment_driver_inst/CLK
    SLICE_X85Y81         FDCE                                         r  segment_driver_inst/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y81         FDCE (Prop_fdce_C_Q)         0.128     1.646 r  segment_driver_inst/FSM_sequential_current_state_reg[1]/Q
                         net (fo=9, routed)           0.318     1.965    segment_driver_inst/current_state[1]
    SLICE_X87Y81         LUT2 (Prop_lut2_I1_O)        0.098     2.063 r  segment_driver_inst/seg_en_reg[0]_i_1/O
                         net (fo=1, routed)           0.172     2.235    segment_driver_inst/seg_en_reg[0]_i_1_n_0
    SLICE_X86Y81         LDCE                                         r  segment_driver_inst/seg_en_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_driver_inst/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment_driver_inst/seg_en_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.748ns  (logic 0.186ns (24.871%)  route 0.562ns (75.129%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.599     1.518    segment_driver_inst/CLK
    SLICE_X85Y81         FDCE                                         r  segment_driver_inst/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y81         FDCE (Prop_fdce_C_Q)         0.141     1.659 f  segment_driver_inst/FSM_sequential_current_state_reg[0]/Q
                         net (fo=14, routed)          0.364     2.023    segment_driver_inst/current_state[0]
    SLICE_X88Y81         LUT2 (Prop_lut2_I1_O)        0.045     2.068 r  segment_driver_inst/seg_en_reg[1]_i_1/O
                         net (fo=1, routed)           0.198     2.266    segment_driver_inst/seg_en_reg[1]_i_1_n_0
    SLICE_X89Y81         LDCE                                         r  segment_driver_inst/seg_en_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 convert_scancode_inst/current_serial_input_shifter_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.674ns  (logic 1.393ns (83.238%)  route 0.281ns (16.762%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.594     1.513    convert_scancode_inst/CLK
    SLICE_X89Y75         FDCE                                         r  convert_scancode_inst/current_serial_input_shifter_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  convert_scancode_inst/current_serial_input_shifter_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.281     1.935    lopt_5
    T4                   OBUF (Prop_obuf_I_O)         1.252     3.187 r  sc_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.187    sc[5]
    T4                                                                r  sc[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 convert_scancode_inst/current_serial_input_shifter_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.745ns  (logic 1.421ns (81.422%)  route 0.324ns (18.578%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.597     1.516    convert_scancode_inst/CLK
    SLICE_X88Y77         FDCE                                         r  convert_scancode_inst/current_serial_input_shifter_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDCE (Prop_fdce_C_Q)         0.164     1.680 r  convert_scancode_inst/current_serial_input_shifter_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.324     2.005    lopt_4
    T5                   OBUF (Prop_obuf_I_O)         1.257     3.262 r  sc_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.262    sc[4]
    T5                                                                r  sc[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            84 Endpoints
Min Delay            84 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            keyboard_ctrl_inst/current_scan_code_3_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.431ns  (logic 1.637ns (30.150%)  route 3.794ns (69.850%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U9                   IBUF (Prop_ibuf_I_O)         1.513     1.513 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.735     3.249    keyboard_ctrl_inst/rst_n_IBUF
    SLICE_X89Y75         LUT1 (Prop_lut1_I0_O)        0.124     3.373 f  keyboard_ctrl_inst/FSM_sequential_current_state[1]_i_2/O
                         net (fo=82, routed)          2.058     5.431    keyboard_ctrl_inst/rst_n
    SLICE_X85Y79         FDCE                                         f  keyboard_ctrl_inst/current_scan_code_3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.599     5.022    keyboard_ctrl_inst/CLK
    SLICE_X85Y79         FDCE                                         r  keyboard_ctrl_inst/current_scan_code_3_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            keyboard_ctrl_inst/current_scan_code_3_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.431ns  (logic 1.637ns (30.150%)  route 3.794ns (69.850%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U9                   IBUF (Prop_ibuf_I_O)         1.513     1.513 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.735     3.249    keyboard_ctrl_inst/rst_n_IBUF
    SLICE_X89Y75         LUT1 (Prop_lut1_I0_O)        0.124     3.373 f  keyboard_ctrl_inst/FSM_sequential_current_state[1]_i_2/O
                         net (fo=82, routed)          2.058     5.431    keyboard_ctrl_inst/rst_n
    SLICE_X85Y79         FDCE                                         f  keyboard_ctrl_inst/current_scan_code_3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.599     5.022    keyboard_ctrl_inst/CLK
    SLICE_X85Y79         FDCE                                         r  keyboard_ctrl_inst/current_scan_code_3_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            keyboard_ctrl_inst/current_scan_code_3_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.431ns  (logic 1.637ns (30.150%)  route 3.794ns (69.850%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U9                   IBUF (Prop_ibuf_I_O)         1.513     1.513 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.735     3.249    keyboard_ctrl_inst/rst_n_IBUF
    SLICE_X89Y75         LUT1 (Prop_lut1_I0_O)        0.124     3.373 f  keyboard_ctrl_inst/FSM_sequential_current_state[1]_i_2/O
                         net (fo=82, routed)          2.058     5.431    keyboard_ctrl_inst/rst_n
    SLICE_X85Y79         FDCE                                         f  keyboard_ctrl_inst/current_scan_code_3_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.599     5.022    keyboard_ctrl_inst/CLK
    SLICE_X85Y79         FDCE                                         r  keyboard_ctrl_inst/current_scan_code_3_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            keyboard_ctrl_inst/current_scan_code_3_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.431ns  (logic 1.637ns (30.150%)  route 3.794ns (69.850%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U9                   IBUF (Prop_ibuf_I_O)         1.513     1.513 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.735     3.249    keyboard_ctrl_inst/rst_n_IBUF
    SLICE_X89Y75         LUT1 (Prop_lut1_I0_O)        0.124     3.373 f  keyboard_ctrl_inst/FSM_sequential_current_state[1]_i_2/O
                         net (fo=82, routed)          2.058     5.431    keyboard_ctrl_inst/rst_n
    SLICE_X85Y79         FDCE                                         f  keyboard_ctrl_inst/current_scan_code_3_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.599     5.022    keyboard_ctrl_inst/CLK
    SLICE_X85Y79         FDCE                                         r  keyboard_ctrl_inst/current_scan_code_3_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            segment_driver_inst/current_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.382ns  (logic 1.637ns (30.425%)  route 3.745ns (69.575%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U9                   IBUF (Prop_ibuf_I_O)         1.513     1.513 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.735     3.249    keyboard_ctrl_inst/rst_n_IBUF
    SLICE_X89Y75         LUT1 (Prop_lut1_I0_O)        0.124     3.373 f  keyboard_ctrl_inst/FSM_sequential_current_state[1]_i_2/O
                         net (fo=82, routed)          2.009     5.382    segment_driver_inst/FSM_sequential_current_state_reg[0]_0
    SLICE_X84Y80         FDCE                                         f  segment_driver_inst/current_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.599     5.022    segment_driver_inst/CLK
    SLICE_X84Y80         FDCE                                         r  segment_driver_inst/current_counter_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            segment_driver_inst/current_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.382ns  (logic 1.637ns (30.425%)  route 3.745ns (69.575%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U9                   IBUF (Prop_ibuf_I_O)         1.513     1.513 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.735     3.249    keyboard_ctrl_inst/rst_n_IBUF
    SLICE_X89Y75         LUT1 (Prop_lut1_I0_O)        0.124     3.373 f  keyboard_ctrl_inst/FSM_sequential_current_state[1]_i_2/O
                         net (fo=82, routed)          2.009     5.382    segment_driver_inst/FSM_sequential_current_state_reg[0]_0
    SLICE_X84Y80         FDCE                                         f  segment_driver_inst/current_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.599     5.022    segment_driver_inst/CLK
    SLICE_X84Y80         FDCE                                         r  segment_driver_inst/current_counter_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            segment_driver_inst/current_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.382ns  (logic 1.637ns (30.425%)  route 3.745ns (69.575%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U9                   IBUF (Prop_ibuf_I_O)         1.513     1.513 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.735     3.249    keyboard_ctrl_inst/rst_n_IBUF
    SLICE_X89Y75         LUT1 (Prop_lut1_I0_O)        0.124     3.373 f  keyboard_ctrl_inst/FSM_sequential_current_state[1]_i_2/O
                         net (fo=82, routed)          2.009     5.382    segment_driver_inst/FSM_sequential_current_state_reg[0]_0
    SLICE_X84Y80         FDCE                                         f  segment_driver_inst/current_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.599     5.022    segment_driver_inst/CLK
    SLICE_X84Y80         FDCE                                         r  segment_driver_inst/current_counter_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            segment_driver_inst/current_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.382ns  (logic 1.637ns (30.425%)  route 3.745ns (69.575%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U9                   IBUF (Prop_ibuf_I_O)         1.513     1.513 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.735     3.249    keyboard_ctrl_inst/rst_n_IBUF
    SLICE_X89Y75         LUT1 (Prop_lut1_I0_O)        0.124     3.373 f  keyboard_ctrl_inst/FSM_sequential_current_state[1]_i_2/O
                         net (fo=82, routed)          2.009     5.382    segment_driver_inst/FSM_sequential_current_state_reg[0]_0
    SLICE_X84Y80         FDCE                                         f  segment_driver_inst/current_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.599     5.022    segment_driver_inst/CLK
    SLICE_X84Y80         FDCE                                         r  segment_driver_inst/current_counter_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            segment_driver_inst/current_counter_reg[16]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.378ns  (logic 1.637ns (30.449%)  route 3.740ns (69.551%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U9                   IBUF (Prop_ibuf_I_O)         1.513     1.513 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.735     3.249    keyboard_ctrl_inst/rst_n_IBUF
    SLICE_X89Y75         LUT1 (Prop_lut1_I0_O)        0.124     3.373 f  keyboard_ctrl_inst/FSM_sequential_current_state[1]_i_2/O
                         net (fo=82, routed)          2.005     5.378    segment_driver_inst/FSM_sequential_current_state_reg[0]_0
    SLICE_X84Y84         FDCE                                         f  segment_driver_inst/current_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.604     5.027    segment_driver_inst/CLK
    SLICE_X84Y84         FDCE                                         r  segment_driver_inst/current_counter_reg[16]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            segment_driver_inst/current_counter_reg[17]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.378ns  (logic 1.637ns (30.449%)  route 3.740ns (69.551%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U9                   IBUF (Prop_ibuf_I_O)         1.513     1.513 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.735     3.249    keyboard_ctrl_inst/rst_n_IBUF
    SLICE_X89Y75         LUT1 (Prop_lut1_I0_O)        0.124     3.373 f  keyboard_ctrl_inst/FSM_sequential_current_state[1]_i_2/O
                         net (fo=82, routed)          2.005     5.378    segment_driver_inst/FSM_sequential_current_state_reg[0]_0
    SLICE_X84Y84         FDCE                                         f  segment_driver_inst/current_counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.604     5.027    segment_driver_inst/CLK
    SLICE_X84Y84         FDCE                                         r  segment_driver_inst/current_counter_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kb_clk
                            (input port)
  Destination:            sync_keyboard_inst/kb_clk_sync_ff_1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.119ns  (logic 0.240ns (21.430%)  route 0.879ns (78.570%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F4                                                0.000     0.000 r  kb_clk (IN)
                         net (fo=0)                   0.000     0.000    kb_clk
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  kb_clk_IBUF_inst/O
                         net (fo=1, routed)           0.879     1.119    sync_keyboard_inst/kb_clk_IBUF
    SLICE_X85Y81         FDCE                                         r  sync_keyboard_inst/kb_clk_sync_ff_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.869     2.034    sync_keyboard_inst/CLK
    SLICE_X85Y81         FDCE                                         r  sync_keyboard_inst/kb_clk_sync_ff_1_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            convert_scancode_inst/current_serial_input_shifter_reg[1]_lopt_replica/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.235ns  (logic 0.326ns (26.394%)  route 0.909ns (73.606%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U9                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.717     0.998    keyboard_ctrl_inst/rst_n_IBUF
    SLICE_X89Y75         LUT1 (Prop_lut1_I0_O)        0.045     1.043 f  keyboard_ctrl_inst/FSM_sequential_current_state[1]_i_2/O
                         net (fo=82, routed)          0.192     1.235    convert_scancode_inst/current_serial_input_shifter_reg[10]_0
    SLICE_X88Y75         FDCE                                         f  convert_scancode_inst/current_serial_input_shifter_reg[1]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.863     2.028    convert_scancode_inst/CLK
    SLICE_X88Y75         FDCE                                         r  convert_scancode_inst/current_serial_input_shifter_reg[1]_lopt_replica/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            convert_scancode_inst/current_serial_input_shifter_reg[2]_lopt_replica/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.235ns  (logic 0.326ns (26.394%)  route 0.909ns (73.606%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U9                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.717     0.998    keyboard_ctrl_inst/rst_n_IBUF
    SLICE_X89Y75         LUT1 (Prop_lut1_I0_O)        0.045     1.043 f  keyboard_ctrl_inst/FSM_sequential_current_state[1]_i_2/O
                         net (fo=82, routed)          0.192     1.235    convert_scancode_inst/current_serial_input_shifter_reg[10]_0
    SLICE_X89Y75         FDCE                                         f  convert_scancode_inst/current_serial_input_shifter_reg[2]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.863     2.028    convert_scancode_inst/CLK
    SLICE_X89Y75         FDCE                                         r  convert_scancode_inst/current_serial_input_shifter_reg[2]_lopt_replica/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            convert_scancode_inst/current_serial_input_shifter_reg[3]_lopt_replica/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.235ns  (logic 0.326ns (26.394%)  route 0.909ns (73.606%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U9                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.717     0.998    keyboard_ctrl_inst/rst_n_IBUF
    SLICE_X89Y75         LUT1 (Prop_lut1_I0_O)        0.045     1.043 f  keyboard_ctrl_inst/FSM_sequential_current_state[1]_i_2/O
                         net (fo=82, routed)          0.192     1.235    convert_scancode_inst/current_serial_input_shifter_reg[10]_0
    SLICE_X88Y75         FDCE                                         f  convert_scancode_inst/current_serial_input_shifter_reg[3]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.863     2.028    convert_scancode_inst/CLK
    SLICE_X88Y75         FDCE                                         r  convert_scancode_inst/current_serial_input_shifter_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            convert_scancode_inst/current_serial_input_shifter_reg[6]_lopt_replica/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.235ns  (logic 0.326ns (26.394%)  route 0.909ns (73.606%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U9                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.717     0.998    keyboard_ctrl_inst/rst_n_IBUF
    SLICE_X89Y75         LUT1 (Prop_lut1_I0_O)        0.045     1.043 f  keyboard_ctrl_inst/FSM_sequential_current_state[1]_i_2/O
                         net (fo=82, routed)          0.192     1.235    convert_scancode_inst/current_serial_input_shifter_reg[10]_0
    SLICE_X89Y75         FDCE                                         f  convert_scancode_inst/current_serial_input_shifter_reg[6]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.863     2.028    convert_scancode_inst/CLK
    SLICE_X89Y75         FDCE                                         r  convert_scancode_inst/current_serial_input_shifter_reg[6]_lopt_replica/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            convert_scancode_inst/current_serial_input_shifter_reg[7]_lopt_replica/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.235ns  (logic 0.326ns (26.394%)  route 0.909ns (73.606%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U9                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.717     0.998    keyboard_ctrl_inst/rst_n_IBUF
    SLICE_X89Y75         LUT1 (Prop_lut1_I0_O)        0.045     1.043 f  keyboard_ctrl_inst/FSM_sequential_current_state[1]_i_2/O
                         net (fo=82, routed)          0.192     1.235    convert_scancode_inst/current_serial_input_shifter_reg[10]_0
    SLICE_X89Y75         FDCE                                         f  convert_scancode_inst/current_serial_input_shifter_reg[7]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.863     2.028    convert_scancode_inst/CLK
    SLICE_X89Y75         FDCE                                         r  convert_scancode_inst/current_serial_input_shifter_reg[7]_lopt_replica/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            convert_scancode_inst/current_serial_input_shifter_reg[8]_lopt_replica/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.235ns  (logic 0.326ns (26.394%)  route 0.909ns (73.606%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U9                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.717     0.998    keyboard_ctrl_inst/rst_n_IBUF
    SLICE_X89Y75         LUT1 (Prop_lut1_I0_O)        0.045     1.043 f  keyboard_ctrl_inst/FSM_sequential_current_state[1]_i_2/O
                         net (fo=82, routed)          0.192     1.235    convert_scancode_inst/current_serial_input_shifter_reg[10]_0
    SLICE_X89Y75         FDCE                                         f  convert_scancode_inst/current_serial_input_shifter_reg[8]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.863     2.028    convert_scancode_inst/CLK
    SLICE_X89Y75         FDCE                                         r  convert_scancode_inst/current_serial_input_shifter_reg[8]_lopt_replica/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            convert_scancode_inst/current_serial_input_shifter_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.292ns  (logic 0.326ns (25.235%)  route 0.966ns (74.765%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U9                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.717     0.998    keyboard_ctrl_inst/rst_n_IBUF
    SLICE_X89Y75         LUT1 (Prop_lut1_I0_O)        0.045     1.043 f  keyboard_ctrl_inst/FSM_sequential_current_state[1]_i_2/O
                         net (fo=82, routed)          0.249     1.292    convert_scancode_inst/current_serial_input_shifter_reg[10]_0
    SLICE_X89Y77         FDCE                                         f  convert_scancode_inst/current_serial_input_shifter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.866     2.031    convert_scancode_inst/CLK
    SLICE_X89Y77         FDCE                                         r  convert_scancode_inst/current_serial_input_shifter_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            convert_scancode_inst/current_serial_input_shifter_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.292ns  (logic 0.326ns (25.235%)  route 0.966ns (74.765%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U9                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.717     0.998    keyboard_ctrl_inst/rst_n_IBUF
    SLICE_X89Y75         LUT1 (Prop_lut1_I0_O)        0.045     1.043 f  keyboard_ctrl_inst/FSM_sequential_current_state[1]_i_2/O
                         net (fo=82, routed)          0.249     1.292    convert_scancode_inst/current_serial_input_shifter_reg[10]_0
    SLICE_X89Y77         FDCE                                         f  convert_scancode_inst/current_serial_input_shifter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.866     2.031    convert_scancode_inst/CLK
    SLICE_X89Y77         FDCE                                         r  convert_scancode_inst/current_serial_input_shifter_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            convert_scancode_inst/current_serial_input_shifter_reg[4]_lopt_replica/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.292ns  (logic 0.326ns (25.235%)  route 0.966ns (74.765%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U9                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.717     0.998    keyboard_ctrl_inst/rst_n_IBUF
    SLICE_X89Y75         LUT1 (Prop_lut1_I0_O)        0.045     1.043 f  keyboard_ctrl_inst/FSM_sequential_current_state[1]_i_2/O
                         net (fo=82, routed)          0.249     1.292    convert_scancode_inst/current_serial_input_shifter_reg[10]_0
    SLICE_X88Y77         FDCE                                         f  convert_scancode_inst/current_serial_input_shifter_reg[4]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.866     2.031    convert_scancode_inst/CLK
    SLICE_X88Y77         FDCE                                         r  convert_scancode_inst/current_serial_input_shifter_reg[4]_lopt_replica/C





