1. WO/2017/071426 IMAGE SENSING CHIP PACKAGING STRUCTURE AND PACKAGING METHOD
WO
04.05.2017
H01L 27/146 Loading...
H01L 27/146
Loading...
PCT/CN2016/099298
CHINA WAFER LEVEL CSP CO., LTD.
WANG, Zhiqi
H01L 27/146
Loading...
An image sensing chip packaging structure, comprising: an image sensing chip (100) having a first surface (1001) and a second surface (1002) arranged opposite one another, an image sensing area (102) and a solder pad (104) positioned around the image sensing area (102) being arranged on the first surface (1001); a through hole (105) penetrating from the first surface (1002) to the solder pad (104); an electrical connecting wire layer (108) arranged along the inner wall of the through hole (105) and extending to the second surface (1002), the electrical connecting wire layer (108) being electrically connected to the solder pad (104); a solder resist layer filling the through hole (105) and covering the electrical connecting wire layer (108), an opening (109) being formed in the solder resist layer (120), the bottom part of the opening (109) exposing the electrical connecting wire layer (108); a guide solder pad (107) covering the inner wall of the opening (109) and the bottom of the opening (109) and extending to the solder resist layer (120), the guide solder pad (107) being electrically connected to the electrical connecting wire layer (108); and a soldering bump (122) positioned on the guide solder pad (107), the soldering bump (122) being electrically connected to the guide solder pad (107). The present structure reduces the defects of the electrical connecting wire layer (108) of the image sensing chip (100).
2. WO/2017/071427 IMAGE SENSING CHIP PACKAGING STRUCTURE AND PACKAGING METHOD
WO
04.05.2017
H01L 27/146 Loading...
H01L 27/146
Loading...
PCT/CN2016/099325
CHINA WAFER LEVEL CSP CO., LTD.
WANG, Zhiqi
H01L 27/146
Loading...
An image sensing chip packaging structure and packaging method, the packaging structure (200) comprising: an image sensing chip (100) having a first surface (1001) and a second surface (1002) arranged opposite one another, an image sensing area (102) and a solder pad (104) positioned around the image sensing area (102) being arranged on the first surface (1001); a through hole (105) penetrating from the first surface (1002) to the solder pad (104); a passivation layer (106) arranged on the side wall of the through hole (105) and on the second surface; an electrical connecting wire layer (108) arranged on the bottom surface of the through hole (105) and on the passivation layer (106), the electrical connecting wire layer (108) being electrically connected to the solder pad (104); and a soldering bump (122) electrically connected to the electrical connecting wire layer (108). The present packaging structure (200) reduces potential defects of the image sensing chip packaging structure.
3. WO/2017/071649 PHOTOSENSITIVE CHIP PACKAGING STRUCTURE AND PACKAGING METHOD THEREOF
WO
04.05.2017
H01L 27/146 Loading...
H01L 27/146
Loading...
PCT/CN2016/103791
CHINA WAFER LEVEL CSP CO., LTD.
WANG, Zhiqi
H01L 27/146
Loading...
A photosensitive chip packaging structure and a packaging method thereof, the photosensitive chip packaging structure comprising: a photosensitive chip (210) provided with a first surface (210a) and a second surface (210b) arranged opposite one another, the first surface (210a) being provided with a photosensitive area (211); a protective cover plate (330) provided with a third surface (330a) and a fourth surface (330b) arranged opposite one another, the third surface (330a) covering the first surface (210a); a light shielding layer (511) arranged on the fourth surface (330b) of the protective cover plate (330), an opening being disposed on the light shielding layer (511), the opening exposing the photosensitive area (211); the light shielding layer (511) comprises a light absorbing layer (501) positioned on the fourth surface (330b) and a metal layer (502) positioned on the light absorbing layer (501); by means of forming a light shielding layer (511) on the protective cover plate (330) of the photosensitive chip packaging structure, defects of the photosensitive chip such as poor imaging and ghosting are eliminated, improving the imaging quality of the photosensitive chip.
4. 103762202 芯片封装方法及封装结构
CN
19.04.2017
H01L 23/31 Loading...
H01L 23/31
Loading...
102014000042062
苏州晶方半导体科技股份有限公司
王之奇
H01L 23/31
Loading...
一种芯片封装方法及封装结构，所述芯片封装方法包括：提供基底，所述基底包括：衬底和衬底表面的客户层，客户层的表面为基底的第一表面，与第一表面相对的衬底的表面为第二表面，客户层内形成有若干焊垫；刻蚀基底的第二表面，形成凹槽，所述凹槽具有第一子凹槽及位于第一子凹槽两侧的凸出的第二子凹槽，第一子凹槽和第二子凹槽连通，第二子凹槽暴露出焊垫的部分表面，并且所述第二子凹槽仅暴露出所述焊垫的一条边；在凹槽内壁及基底第二表面上形成绝缘层；形成位于焊垫内的通孔，穿透绝缘层和焊垫；形成布线金属层；形成阻焊层，阻焊层内具有开口，开口暴露出部分布线金属层表面；在开口内形成焊球。上述方法可以提高封装结构的可靠性。
5. 206116374 半导体芯片封装结构
CN
19.04.2017
H01L 23/12 Loading...
H01L 23/12
Loading...
202016000484861
苏州晶方半导体科技股份有限公司
王之奇
H01L 23/12
Loading...
本实用新型提供一种半导体芯片封装结构，包括：基底，具有彼此相对的第一表面以及第二表面；功能区以及焊垫，两者均位于所述基底第一表面侧；保护基板，与所述基底第一表面对位压合；支撑单元，设置于所述保护基板上，位于所述保护基板与所述基底之间，所述功能区位于所述支撑单元包围形成的密封腔内；所述支撑单元上设置有开孔，使所述晶圆的第一表面上对应焊垫的位置不接触所述支撑单元，有效防止支撑单元在后续的信赖性测试中产生的应力作用于焊垫，避免了焊垫损坏或者分层的情况。
6. 206116386 半导体芯片封装结构
CN
19.04.2017
H01L 23/488 Loading...
H01L 23/488
Loading...
201620876188.0
苏州晶方半导体科技股份有限公司
钱孝青
H01L 23/488
Loading...
本实用新型提供一种半导体芯片封装结构，包括：半导体芯片，具有彼此相对的第一表面以及第二表面；焊垫，位于所述第一表面侧或者所述第二表面侧；金属布线层，铺设于所述第二表面侧，用于将焊垫的电性导出；阻焊层，铺设于所述金属布线层上，所述阻焊层上具有开孔，所述开孔底部暴露所述金属布线层；焊接凸起，设置于所述开孔中，且所述焊接凸起与所述金属布线层电性连接；所述阻焊层上具有开口，所述开口避开所述阻焊层上对应所述金属布线层的区域。通过在阻焊层上设置开口，有效释放阻焊层在冷热冲击测试(TCT)时产生的应力，消除了阻焊层以及金属布线层分层、开裂的情况。
7. WO/2017/059777 PACKAGING METHOD AND PACKAGE STRUCTURE FOR IMAGE SENSING CHIP
WO
13.04.2017
H01L 23/31 Loading...
H01L 23/31
Loading...
PCT/CN2016/100559
CHINA WAFER LEVEL CSP CO., LTD.
WANG, Zhiqi
H01L 23/31
Loading...
Provided are a packaging method and package structure for an image sensing chip. The packaging method comprises: providing a wafer (100) having a first surface (101) and a second surface (102) opposite to the first surface (101), wherein the wafer (100) has multiple imaging sensing chips (110) arranged as a grid, the image sensing chip (110) has an image sensing region (111) and a solder pad (112), and the image sensing region (111) and the solder pad (112) are located at the side of the first surface (101); forming a cut recess (103) at the second surface (102) of the wafer (100) and an opening (113) corresponding to the solder pad (112), wherein the opening (113) exposes the solder pad (112); charging a first photosensitive ink (117) in the cut recess (103); and coating a second photosensitive ink (118) on the second surface (102) of the wafer (100), such that the second photosensitive ink (118) covers the opening (113) and forms a cavity (119) in the opening (113). The image sensing chip package structure formed by the above method can effectively prevent the second photosensitive ink from contacting the bottom of the opening, thereby improving the package yield rate of image sensing chips, and enhancing the reliability of the image sensing chip package structure.
8. WO/2017/059781 PACKAGING METHOD AND PACKAGE STRUCTURE FOR IMAGE SENSING CHIP
WO
13.04.2017
H01L 23/488 Loading...
H01L 23/488
Loading...
PCT/CN2016/100817
CHINA WAFER LEVEL CSP CO., LTD.
WANG, Zhiqi
H01L 23/488
Loading...
Provided are a packaging method and package structure for an image sensing chip. The method comprises: providing a wafer (100) having a first surface (101) and a second surface (102) opposite to the first surface (101), wherein the wafer (100) has multiple imaging sensing chips (110) arranged as a grid, the image sensing chip (110) has an image sensing region (111) and a solder pad (112), and the image sensing region (111) and the solder pad (112) are located at the side of the first surface (101) of the wafer (100); forming, at the second surface (102) of the wafer (100), an opening (113) extending towards the first surface (101), wherein the opening (113) exposes the solder pad (112); forming, at the second surface (102) of the wafer (100), a V-shaped cut recess (103) extending towards the first surface (101); and coating a photosensitive ink (117) on the second surface (102) of the wafer (100), such that the photosensitive ink (117) fills the V-shaped cut recess (103) and covers the opening (113), and a cavity (119) is formed between the opening (113) and the photosensitive ink (117). By forming the cavity (119) between the opening (113) and the photosensitive ink (117), the present invention effectively prevents separation of a wiring layer (115) from the solder pad (112), thereby improving the package yield rate of image sensing chips, and enhancing the reliability of the image sensing chip package structure.
9. 206098376 封装结构
CN
12.04.2017
H01L 23/31 Loading...
H01L 23/31
Loading...
201620692372.X
苏州晶方半导体科技股份有限公司
王之奇
H01L 23/31
Loading...
一种封装结构，包括：基板，所述基板上具有若干分立的电路布线层；位于所述电路布线层上的导电凸块；倒装在所述基板上方的半导体芯片，所述半导体芯片正面具有功能区域以及环绕所述功能区域的分立的焊盘，且所述焊盘与所述导电凸块电连接；位于所述基板上的密封层，所述密封层包围所述半导体芯片；位于所述基板上的阻挡结构，所述阻挡结构环绕所述功能区域，且适于阻挡所述密封层的材料溢入功能区域。本实用新型避免功能区域受到污染，从而提高封装结构的性能和良率。
10. 106548927 指纹识别芯片的封装方法以及封装结构
CN
29.03.2017
H01L 21/02 Loading...
H01L 21/02
Loading...
201610957138.X
苏州晶方半导体科技股份有限公司
王之奇
H01L 21/02
Loading...
本发明提供一种指纹识别芯片的封装方法以及封装结构，封装方法包括：提供晶圆，晶圆包括多颗网格状排布的指纹识别芯片，每一指纹识别芯片具有指纹识别区以及位于所述指纹识别区外围的焊垫，所述指纹识别区以及焊垫位于晶圆的第一表面；在晶圆的第二表面对应焊垫的位置形成凹槽，凹槽的深度小于晶圆的厚度，凹槽的长度小于凹槽所在的指纹识别芯片侧边的边长；在凹槽中形成通孔，每一通孔对应一个焊垫，通孔暴露所述焊垫；形成与焊垫电连接的导电结构；在晶圆的第二表面上形成与导电结构电连接的焊接凸起。降低了指纹识别芯片的封装结构尺寸从而提高指纹识别芯片的集成度，并且提高了指纹识别芯片的封装强度以及封装良率。
11. 106517085 MEMS传感器封装结构及其形成方法
CN
22.03.2017
B81C 1/00 Loading...
B81C 1/00
Loading...
102016001264764
苏州晶方半导体科技股份有限公司
王之奇
B81C 1/00
Loading...
一种MEMS传感器封装结构及其形成方法，其中封装结构包括：基板，包括第一表面和相对的第二表面，基板具有互连线路；陀螺仪传感器、加速度传感器和磁感应传感器，均包括正面和相对的背面，所述陀螺仪传感器的正面包括若干第一外接焊盘，加速度传感器的正面包括若干第二外接焊盘，磁感应传感器的正面包括若干第三外接焊盘；陀螺仪传感器和加速度传感器安装在基板的第一表面，陀螺仪传感器的第一外接焊盘与第一互连线路电连接，加速度传感器的第二外接焊盘与第二互连线路电连接；所述磁感应传感器安装在基板的第二表面，磁感应传感器的第三外接焊盘与互连线路电连接。本发明的结构实现对传感器的集成封装并减小了封装结构的体积。
12. 206040624 影像传感芯片封装结构
CN
22.03.2017
H01L 23/31 Loading...
H01L 23/31
Loading...
202016001077065
苏州晶方半导体科技股份有限公司
王之奇
H01L 23/31
Loading...
本实用新型提供一种影像传感芯片封装结构，包括：影像传感芯片，具有彼此相对的第一面以及第二面，所述第一面设置有感光区；透光基板，具有彼此相对的第一表面以及第二表面，所述第一表面覆盖至所述影像传感芯片的第一面；所述影像传感芯片封装结构还具有光吸收层，所述光吸收层覆盖所述透光基板的侧壁。通过至少在影像传感芯片封装结构的透光基板的侧壁上形成光吸收层，消除影像传感芯片成像不良以及鬼影等缺陷，提高影像传感芯片的成像质量。
13. 206040621 半导体芯片封装结构
CN
22.03.2017
H01L 23/31 Loading...
H01L 23/31
Loading...
202016000571708
苏州晶方半导体科技股份有限公司
王之奇
H01L 23/31
Loading...
本实用新型提供一种半导体芯片封装结构，该封装结构包括：第一半导体芯片，具有彼此相背的第一表面以及第二表面，所述第一表面具有多个第一焊垫；第二半导体芯片，具有彼此相背的第三表面以及第四表面，所述第三表面具有多个第二焊垫；所述第一半导体芯片与所述第二半导体芯片对位压合，所述第一表面与所述第三表面彼此相对且所述第一焊垫与所述第二焊垫的位置一一对应；所述第二表面上对应第一焊垫的位置具有通孔；所述通孔穿透所述第一焊垫以及所述第二焊垫，或者，所述通孔穿透所述第一焊垫且所述通孔的底部暴露所述第二焊垫；所述通孔中具有导电结构，使所述第一焊垫与所述第二焊垫电连接。实现半导体芯片与半导体芯片直接互连。
14. 103972159 三维封装结构及其形成方法
CN
22.03.2017
H01L 21/768 Loading...
H01L 21/768
Loading...
102014000128591
苏州晶方半导体科技股份有限公司
王文斌
H01L 21/768
Loading...
一种三维封装结构及其形成方法，所述三维封装结构的形成方法，包括：提供第一衬底，第一衬底上具有第一焊盘；在第一焊盘上形成第一键合层；在第一键合层周围形成保护墙，所述保护墙的顶部表面高于第一键合层的表面；提供第二衬底，所述第二衬底上具有第二焊盘；在所述第二焊盘上形成第二键合层；将第二衬底倒装在第一衬底上，将第二衬底上的第二键合层与第一衬底上的第一键合层键合连接，使得所述保护墙围绕所述第一键合层和第二键合层。本发明通过形成保护墙，在进行第一键合层和第二键合层的键合时，防止第一键合层或第二键合层材料向键合面两侧的溢出。
15. 106505075 双影像传感器封装模组及其形成方法
CN
15.03.2017
H01L 27/146 Loading...
H01L 27/146
Loading...
102016001228934
苏州晶方半导体科技股份有限公司
王之奇
H01L 27/146
Loading...
一种双影像传感器封装模组及其形成方法，所述形成方法包括：提供基板，包括第一表面和相对的第二表面，所述基板具有互连线路；提供第一影像传感器和第二影像传感器，第一影像传感器和第二影像传感器的正面均具有影像感应区和环绕影像感应区的焊盘；将第一影像传感器和第二影像传感器设置在基板的同一表面，第一影像传感器的焊盘与互连线路电连接，第二影像传感器的焊盘与互连线路电连接；在基板的第一表面或第二表面上形成焊接凸起，焊接凸起与互连线路电连接，所述焊接凸起用于与外部电路电连接，且所述焊接凸起的凸起方向与所述第一影像传感器与所述第二影像传感器的正面方向相反。本发明的方案提高了模组的集成度以及提高影像的获取精度。
16. WO/2017/036344 IMAGE SENSOR PACKAGE STRUCTURE AND PACKAGING METHOD THEREOF
WO
09.03.2017
H01L 27/146 Loading...
H01L 27/146
Loading...
PCT/CN2016/096737
CHINA WAFER LEVEL CSP CO., LTD.
WANG, Zhiqi
H01L 27/146
Loading...
Provided are an image sensor package structure and packaging method thereof, the package structure comprising: a chip to be packaged (21) comprising a first surface (21a) and a second surface (21b) respectively provided on two sides of the chip (21), wherein the first surface (21a) is provided with a photosensitive area (211) thereon and a first bonding pad (212) located around the photosensitive area (211); and a substrate (22) arranged at a side of the first surface (21a) of the chip (21), wherein the substrate (22) comprises a third surface (22a) and a fourth surface (22b) respectively provided on two sides of the substrate (22), and the third surface (22a) is provided with a second bonding pad (221) and a third bonding pad (222) thereon. The second bonding pad (221) is located at a side of the third bonding pad (222) opposite to the photosensitive area (211). The first surface (21a) of the chip (21) is opposite to the third surface (22a) of the substrate. The first bonding pad (212) and the third bonding pad (222) are connected together. The image sensor package structure provides a chip to be packaged with improved protection, and can avoid chip cracking.
17. WO/2017/036381 PACKAGE STRUCTURE AND PACKAGING METHOD
WO
09.03.2017
H01L 27/146 Loading...
H01L 27/146
Loading...
PCT/CN2016/097359
CHINA WAFER LEVEL CSP CO., LTD.
WANG, Zhiqi
H01L 27/146
Loading...
A package structure and packaging method. The package structure comprises: a chip unit (210), a first surface (210a) of the chip unit comprising a sensing region (211); an upper cover plate (330), a first surface (330a) of the upper cover plate having a support structure (320), the upper cover plate covering the first surface of the chip unit, the support structure being located between the upper cover plate and the chip unit, and the sensing region being located in a cavity enclosed by the support structure and the first surface of the chip unit; and a light shielding layer, the light shielding layer covering on a second surface (330b) of the upper cover plate opposite to the first surface and exposing a middle region of the second surface coinciding with the sensing region in a light transmissive direction. The package structure and packaging method of the present invention can reduce interference lights incident on the sensing region.
18. WO/2017/036410 PACKAGE STRUCTURE AND PACKAGING METHOD
WO
09.03.2017
H01L 27/146 Loading...
H01L 27/146
Loading...
PCT/CN2016/097797
CHINA WAFER LEVEL CSP CO., LTD.
WANG, Zhiqi
H01L 27/146
Loading...
A package structure and packaging method. The package structure comprises: a chip unit (210), a first surface (210a) of the chip unit (210) comprising a sensing region (211); an upper cover plate (330), a first surface (330a) of the upper cover plate (330) having a support structure (320), the upper cover plate (330) covering the first surface (210a) of the chip unit (210), the support structure (320) being located between the upper cover plate (330) and the chip unit (210), and the sensing region (211) being located in a cavity enclosed by the support structure (320) and the first surface (210a) of the chip unit (210). The upper cover plate (330) has a predetermined thickness, such that lights (I4, I5) reflected by a sidewall (330s) of the upper cover plate (330) are all prevented from being directly incident on the sensing region (211). The package structure and packaging method can reduce interference lights incident on the sensing region (211).
19. 103956370 影像传感器模组及其形成方法
CN
01.03.2017
H01L 27/146 Loading...
H01L 27/146
Loading...
102014000213814
苏州晶方半导体科技股份有限公司
王之奇
H01L 27/146
Loading...
一种影像传感器模组及其形成方法，其中影像传感器模组包括：PCB基板，所述PCB基板具有正面和与所述正面相对的背面，PCB基板内具有贯穿PCB基板的孔洞，且PCB基板内具有线路分布；位于所述PCB基板正面的金属层，且金属层与线路分布电连接；倒装在PCB基板正面上方的图像传感芯片，图像传感芯片具有影像感应区和环绕所述影像感应区的焊盘，其中，影像感应区位于孔洞上方，所述焊盘和金属层电连接；位于金属层表面的焊接凸起；位于所述PCB基板背面的信号处理芯片，且所述信号处理芯片与线路分布电连接。本发明通过分开设置图像传感芯片以及信号处理芯片，降低封装工艺难度以及封装成本，提高影像传感器模组的封装性能。
20. WO/2017/028778 SEMICONDUCTOR CHIP PACKAGE STRUCTURE AND PACKAGING METHOD THEREFOR
WO
23.02.2017
H01L 23/12 Loading...
H01L 23/12
Loading...
PCT/CN2016/095416
CHINA WAFER LEVEL CSP CO., LTD.
WANG, Zhiqi
H01L 23/12
Loading...
Provided are a semiconductor chip package structure and a packaging method therefor. The semiconductor chip package structure comprises: a semiconductor chip, having a function area (111); a protective substrate, located on one side of the semiconductor chip and covering the function area (111); and a support unit, located between the protective substrate and the semiconductor chip and enclosing the function area (111). The support unit comprises an outer support member (212) and an inner support member (211) located on the inner side of the outer support member (212). A receiving cavity (213) is formed between the inner support member (211), the semiconductor chip and the protective substrate. A hollow cavity (214) is formed between the inner support member (211), the outer support member (212), the semiconductor chip and the protective substrate. The inner support member (211) is provided with at least one first gas-permeable structure (21, 22), through which the receiving cavity (213) is communicated with the hollow cavity (214), so that pressure generated by instant vaporization and expansion of water vapor is effectively released, thereby preventing cracking of the support unit.
21. 106449551 半导体结构及其形成方法、封装结构及其形成方法
CN
22.02.2017
H01L 23/31 Loading...
H01L 23/31
Loading...
201611045346.9
苏州晶方半导体科技股份有限公司
王之奇
H01L 23/31
Loading...
一种半导体结构及其形成方法、封装结构及其形成方法，半导体结构包括：基板，所述基板上设置有焊球；设置在所述基板上的芯片，且所述芯片与所述焊球设置在基板的同一面上，所述芯片具有相对的第一面与第二面，所述第一面与所述基板相对，所述第二面上具有导热层。本发明改善了半导体结构以及封装结构中的散热效果，防止芯片内部以及周围的温度过高，保证芯片可靠有效的运行。
22. 106449546 影像传感芯片封装结构及其封装方法
CN
22.02.2017
H01L 23/31 Loading...
H01L 23/31
Loading...
201610846900.7
苏州晶方半导体科技股份有限公司
王之奇
H01L 23/31
Loading...
本发明提供一种影像传感芯片封装结构及其封装方法，封装结构包括：影像传感芯片，具有彼此相对的第一面以及第二面，所述第一面设置有感光区；透光基板，具有彼此相对的第一表面以及第二表面，所述第一表面覆盖至所述影像传感芯片的第一面；所述影像传感芯片封装结构还具有光吸收层，所述光吸收层覆盖所述透光基板的侧壁。通过至少在影像传感芯片封装结构的透光基板的侧壁上形成光吸收层，消除影像传感芯片成像不良以及鬼影等缺陷，提高影像传感芯片的成像质量。
23. WO/2017/024994 PACKAGING STRUCTURE AND PACKAGING METHOD
WO
16.02.2017
H01L 27/146 Loading...
H01L 27/146
Loading...
PCT/CN2016/093569
CHINA WAFER LEVEL CSP CO., LTD.
WANG, Zhiqi
H01L 27/146
Loading...
Disclosed are a packaging structure and a packaging method. The packaging structure comprises a chip unit (210) and an upper cover plate structure (330). A first surface (210a) of the chip unit (210) comprises a sensing region (211). A first surface (330a) of the upper cover plate structure (330) has a groove structure (310). The first surface (210a) of the chip unit (210) is engaged against the first surface (330a) of the upper cover plate structure (330). The sensing region (211) is located within a cavity enclosed by the groove structure (310) and the first surface (210a) of the chip unit (210). The upper cover plate structure (330) further comprises a second surface (330b) opposite to the first surface (330a), and the area of the second surface (330b) of the upper cover plate structure (330) is less than the area of the first surface (330a). The packaging structure and the packaging method can reduce disturbing light which is incident to the sensing region (211).
24. 106409771 半导体芯片的封装方法以及封装结构
CN
15.02.2017
H01L 21/98 Loading...
H01L 21/98
Loading...
201610351529.7
苏州晶方半导体科技股份有限公司
王之奇
H01L 21/98
Loading...
本发明提供一种半导体芯片的封装方法以及封装结构，所述封装方法包括：提供晶圆，所述晶圆具有多颗网格排布的半导体芯片，每一半导体芯片具有位于第一表面侧的功能区以及焊垫；提供保护基板，所述保护基板上设置多个网格排布的支撑单元；将所述晶圆的第一表面与所述保护基板对位压合，所述支撑单元位于所述晶圆与所述保护基板之间，所述功能区位于所述支撑单元包围形成的密封腔内；在将所述晶圆与所述保护基板对位压合之前，在所述支撑单元上形成开孔，使所述晶圆的第一表面上对应焊垫的位置不接触所述支撑单元。有效防止支撑单元在后续的信赖性测试中产生的应力作用于焊垫，避免了焊垫损坏或者分层的情况。
25. 205900510 挑拣装置
CN
18.01.2017
H01L 21/67 Loading...
H01L 21/67
Loading...
201620773246.7
苏州晶方半导体科技股份有限公司
王之奇
H01L 21/67
Loading...
一种挑拣装置，包括：第一置晶盘，所述第一置晶盘具有用于放置待挑拣晶粒的第一面；第二置晶盘，所述第二置晶盘具有用于放置已挑拣晶粒的第二面，所述第二面与所述第一面相对设置；挑拣机构，所述挑拣机构包括旋转部件以及与所述旋转部件相连的挑拣部件，其中，所述旋转部件绕旋转中心旋转，所述挑拣机构在进行挑拣工作时，所述旋转中心位于所述第一面与第二面之间，且所述挑拣部件经所述旋转部件的旋转在所述第一面与第二面之间移动。本实用新型提高晶粒挑拣效率，减小晶粒在挑拣工作中受到污染的概率。
26. 103762221 晶圆级封装结构及其形成方法、以及封装方法
CN
11.01.2017
H01L 27/146 Loading...
H01L 27/146
Loading...
102014000041994
苏州晶方半导体科技股份有限公司
刘张波
H01L 27/146
Loading...
一种晶圆级封装结构及其形成方法、以及封装方法，其中，晶圆级封装结构包括：包括若干芯片区域和位于芯片区域之间的切割道区域的待封装晶圆，且待封装晶圆包括第一面和与第一面相对的第二面；位于待封装晶圆芯片区域第一面的焊垫和感光元件；覆盖于焊垫和切割道区域表面的第一围堤结构，位于第一围堤结构上方的第二围堤结构，第二围堤结构的宽度小于第一围堤结构的宽度，且第二围堤结构的位置对应于切割道区域对应的位置；与所述待封装晶圆第一面相对设置的封装盖，且通过所述第一围堤结构和第二围堤结构将封装盖与待封装晶圆固定接合。本发明在封装工艺的最后使封装盖和待封装晶圆自动分离，使得封装工艺后形成的芯片的性能更优越。
27. 106298699 封装结构以及封装方法
CN
04.01.2017
H01L 23/31 Loading...
H01L 23/31
Loading...
102016000850385
苏州晶方半导体科技股份有限公司
王之奇
H01L 23/31
Loading...
一种封装结构以及封装方法，封装结构包括：基板，所述基板具有相对的第一面和第二面，且所述基板内具有线路层；位于所述基板第一面上的第一功能芯片，所述第一功能芯片具有相对的第一功能面和第一背面，所述第一功能面上具有焊盘，所述第一背面与所述第一面固定接合，且所述焊盘通过导线与所述线路层电连接；倒装设置在所述基板第二面上的第二功能芯片，所述第二功能芯片具有相对的第二功能面和第二背面，所述第二功能面与所述第二面相对，且所述第二功能面与所述基板第二面暴露出的线路层电连接；位于所述基板第二面上的焊接凸起，所述焊接凸起与所述基板第二面暴露出的线路层电连接。本发明减小了封装结构的尺寸，提高了封装结构的集成度。
28. 205810785 封装结构
CN
14.12.2016
H01L 23/31 Loading...
H01L 23/31
Loading...
202016000506547
苏州晶方半导体科技股份有限公司
王之奇
H01L 23/31
Loading...
一种封装结构，包括：芯片单元，所述芯片单元具有第一表面，所述第一表面包括器件区域；保护盖板，所述保护盖板具有第二表面，所述第二表面与所述芯片单元的第一表面相对；粘合单元，位于所述芯片单元的第一表面和所述保护盖板的第二表面之间，用于将所述芯片单元和所述保护盖板相粘结，其中，所述粘合单元包括具有不同粘度的第一区域和第二区域。本实用新型的封装结构，由于所述粘合单元具有不同粘度的第一区域与第二区域，使芯片单元与保护盖板之间的结合力降低但并未完全消除，在后续封装结构上板期间，保护盖板仍能保护封装结构不受污染或者损伤；而完成上板后，保护盖板容易被去除，避免影响芯片单元的性能。
29. WO/2016/183975 CHIP PACKAGING STRUCTURE AND PACKAGING METHOD
WO
24.11.2016
H01L 21/56 Loading...
H01L 21/56
Loading...
PCT/CN2015/089595
CHINA WAFER LEVEL CSP CO., LTD.
WANG, Zhiqi
H01L 21/56
Loading...
A chip packaging structure and packaging method. The packaging structure comprises: a substrate (300), a sensing chip (301) coupled to the substrate (300), and a plastic package layer (306) located on the substrate (300) and part of a first surface (310) of the sensing chip (301). The sensing chip (301) comprises the first surface (310) and a second surface (320) opposite to the first surface (310). The sensing chip (301) further comprises a sensing area (311) located on the first surface (310). The second surface (320) of the sensing chip (301) faces the substrate (300). The sensing area (311) is exposed from the plastic package layer (306).
30. WO/2016/183979 CHIP PACKAGING METHOD AND CHIP PACKAGING STRUCTURE
WO
24.11.2016
H01L 23/31 Loading...
H01L 23/31
Loading...
PCT/CN2015/089701
CHINA WAFER LEVEL CSP CO., LTD.
WANG, Zhiqi
H01L 23/31
Loading...
A chip packaging method and a chip packaging structure. The packaging structure comprises: a substrate (300); a sensing chip (301) coupled to the substrate (300), the sensing chip (301) comprising a first surface (310) and a second surface (320) opposite to the first surface (310), the sensing chip (301) further comprising a sensing area (311) located on the first surface (310), the second surface (320) of the sensing chip facing the substrate (300); a cover plate (303) located on the sensing area (311) of the sensing chip (301), the cover plate (303) having a third surface (330) in contact with the sensing area (311), and a fourth surface (340) opposite to the third surface; and a plastic package layer (305) located on the substrate (300), the plastic package layer (305) surrounding the sensing chip (301), the plastic package layer (305) covering part of the sidewall of the cover plate (303), the surface of the plastic package layer (305) being higher than the third surface (330) of the cover plate (303) and lower than the fourth surface (340) of the cover plate (303).
31. WO/2016/183978 CHIP PACKAGING STRUCTURE AND PACKAGING METHOD
WO
24.11.2016
H01L 23/31 Loading...
H01L 23/31
Loading...
PCT/CN2015/089700
CHINA WAFER LEVEL CSP CO., LTD.
WANG, Zhiqi
H01L 23/31
Loading...
A chip packaging structure and packaging method. The packaging structure comprises: a substrate (300), a sensing chip (301) coupled to the substrate (300), and a plastic package layer (303) located on the substrate (300). The sensing chip (301) comprises a first surface (310) and a second surface (320) opposite to the first surface (310), wherein the second surface (320) of the sensing chip (301) faces the substrate (300). The sensing chip (301) further comprises a sensing area (311) located on the first surface (310) and a peripheral area (312) surrounding the sensing area (311). A groove (313) is provided inside the peripheral area (312), the surfaces of the sidewall and bottom of the groove (313) and the surface of the peripheral area (312) are provided with a re-wiring layer (314), and the groove (313) is exposed from the side surface of the sensing chip (301). The plastic package layer (303) surrounds the sensing chip (301) and is filled in the groove (313), and the surface of the sensing area (311) is exposed from the plastic package layer (303).
32. 106098668 半导体芯片封装结构以及封装方法
CN
09.11.2016
H01L 23/488 Loading...
H01L 23/488
Loading...
201610663290.7
苏州晶方半导体科技股份有限公司
钱孝青
H01L 23/488
Loading...
本发明提供一种半导体芯片封装结构以及封装方法，封装结构包括：半导体芯片，具有彼此相对的第一表面以及第二表面；焊垫，位于所述第一表面侧或者所述第二表面侧；金属布线层，铺设于所述第二表面侧，用于将焊垫的电性导出；阻焊层，铺设于所述金属布线层上，所述阻焊层上具有开孔，所述开孔底部暴露所述金属布线层；焊接凸起，设置于所述开孔中，且所述焊接凸起与所述金属布线层电性连接；所述阻焊层上具有开口，所述开口避开所述阻焊层上对应所述金属布线层的区域。通过在阻焊层上设置开口，有效释放阻焊层在冷热冲击测试(TCT)时产生的应力，消除了阻焊层以及金属布线层分层、开裂的情况。
33. 106024679 挑拣装置以及挑拣方法
CN
12.10.2016
H01L 21/67 Loading...
H01L 21/67
Loading...
102016000578537
苏州晶方半导体科技股份有限公司
王之奇
H01L 21/67
Loading...
一种挑拣装置以及挑拣方法，挑拣装置包括：第一置晶盘，所述第一置晶盘具有用于放置待挑拣晶粒的第一面；第二置晶盘，所述第二置晶盘具有用于放置已挑拣晶粒的第二面，所述第二面与所述第一面相对设置；挑拣机构，所述挑拣机构包括旋转部件以及与所述旋转部件相连的挑拣部件，其中，所述旋转部件绕旋转中心旋转，所述挑拣机构在进行挑拣工作时，所述旋转中心位于所述第一面与第二面之间，且所述挑拣部件经所述旋转部件的旋转在所述第一面与第二面之间移动。本发明提高晶粒挑拣效率，减小晶粒在挑拣工作中受到污染的概率。
34. 105977225 封装结构以及封装方法
CN
28.09.2016
H01L 23/31 Loading...
H01L 23/31
Loading...
201610516699.6
苏州晶方半导体科技股份有限公司
王之奇
H01L 23/31
Loading...
一种封装结构以及封装方法，封装结构包括：基板，所述基板上具有若干分立的电路布线层；位于所述电路布线层上的导电凸块；倒装在所述基板上方的半导体芯片，所述半导体芯片正面具有功能区域以及环绕所述功能区域的分立的焊盘，且所述焊盘与所述导电凸块电连接；位于所述基板上的密封层，所述密封层包围所述半导体芯片；位于所述基板上的阻挡结构，所述阻挡结构环绕所述功能区域，且适于阻挡所述密封层的材料溢入功能区域。本发明避免功能区域受到污染，从而提高封装结构的性能和良率。
35. 105977271 封装结构及封装方法
CN
28.09.2016
H01L 27/146 Loading...
H01L 27/146
Loading...
102016000369670
苏州晶方半导体科技股份有限公司
王之奇
H01L 27/146
Loading...
一种封装结构及封装方法，其中，所述封装方法包括：提供芯片单元，所述芯片单元具有第一表面，所述第一表面包括器件区域；提供保护盖板，所述保护盖板具有第二表面；形成粘度可变的粘合单元，将所述芯片单元的第一表面与所述保护盖板的第二表面相对粘结；对所述粘合单元进行处理，在所述粘合单元内形成具有不同粘度的第一区域和第二区域。本发明实施例的封装方法，通过光源照射或者加热的方式，形成具有不同粘度的第一区域和第二区域，使芯片单元与保护盖板之间的结合力降低但并未完全消除，在后续封装结构上板期间，保护盖板仍能保护封装结构不受污染或者损伤；而完成上板后，保护盖板容易被去除，避免影响芯片单元的性能。
36. 103489802 芯片封装结构及形成方法
CN
28.09.2016
H01L 21/60 Loading...
H01L 21/60
Loading...
102013000428902
苏州晶方半导体科技股份有限公司
王之奇
H01L 21/60
Loading...
一种芯片封装结构及形成方法，所述芯片封装结构的形成方法包括：沿着待封装晶圆的切割道方向对待封装晶圆进行刻蚀，形成沟槽，所述沟槽的宽度大于切割道的宽度；在所述切割道两侧的沟槽底部表面形成第二焊盘和连接结构；利用所述连接结构将芯片和封装电路板固定连接。由于用于固定连接的连接结构位于所述沟槽内，因此本发明的芯片封装结构的总厚度小于芯片的厚度、连接结构的高度和封装电路板的厚度之和，从而有利于产品小型化。
37. 104037146 封装结构以及封装方法
CN
28.09.2016
H01L 23/488 Loading...
H01L 23/488
Loading...
102014000291048
苏州晶方半导体科技股份有限公司
王之奇
H01L 23/488
Loading...
一种封装结构以及封装方法，其中，封装结构包括：图像传感芯片，所述图像传感芯片具有第一面以及与所述第一面相对的第二面，图像传感芯片第一面具有感光元件和环绕所述感光元件的第一焊盘，图像传感芯片内具有金属柱，且金属柱的一端与第一焊盘电连接，与所述一端相对的另一端与图像传感芯片第二面齐平；信号处理芯片，信号处理芯片具有第三面和与所述第三面相对的第四面，信号处理芯片第三面具有第二焊盘，且所述信号处理芯片第三面与图像传感芯片第二面固定接合，所述第二焊盘与金属柱电连接；贯穿所述信号处理芯片第四面的通孔，且所述通孔暴露出第二焊盘表面。本发明通过分开设置图像传感芯片和信号处理芯片，提高封装性能。
38. 105977222 半导体芯片封装结构及封装方法
CN
28.09.2016
H01L 23/31 Loading...
H01L 23/31
Loading...
102016000416087
苏州晶方半导体科技股份有限公司
王之奇
H01L 23/31
Loading...
本发明提供一种半导体芯片封装结构及封装方法，该封装方法，包括如下步骤：提供第一晶圆，具有彼此相背的第一表面与第二表面，所述第一表面上具有多个第一焊垫；提供第二晶圆，具有彼此相背的第三表面与第四表面，所述第三表面上具有多个第二焊垫；将所述第一晶圆与所述第二晶圆对位压合，使所述第一表面与所述第三表面彼此相对，且所述第一焊垫与所述第二焊垫的位置一一对应；在所述第二表面上对应第一焊垫的位置形成通孔，所述通孔穿透所述第一焊垫以及所述第二焊垫，或者，所述通孔穿透所述第一焊垫且所述通孔的底部暴露所述第二焊垫；在所述通孔中形成导电结构，使所述第一焊垫与所述第二焊垫电连接。实现半导体芯片与半导体芯片直接互连。
39. 103779245 芯片封装方法及封装结构
CN
28.09.2016
H01L 21/60 Loading...
H01L 21/60
Loading...
102014000041992
苏州晶方半导体科技股份有限公司
王之奇
H01L 21/60
Loading...
一种芯片封装方法及封装结构，所述芯片封装方法包括：提供基底，所述基底包括：衬底和衬底表面的客户层，所述客户层的表面为第一表面，与所述第一表面相对的衬底表面为第二表面，所述客户层内形成有若干焊垫；刻蚀基底的第二表面，形成第一凹槽，所述第一凹槽底部暴露出若干焊垫及部分客户层的表面；在第一凹槽内壁表面形成绝缘层；形成第二凹槽，第二凹槽沿焊垫的排列方向，依次贯穿相邻焊垫以及相邻焊垫之间的客户层；在第一凹槽、第二凹槽以及绝缘层表面形成布线金属层；在所述布线金属层表面形成阻焊层，阻焊层内具有开口，开口暴露出部分布线金属层的表面；在开口内形成位于布线金属层表面的焊球。上述封装方法可以提高封装结构的可靠性。
40. WO/2016/145852 CHIP PACKAGING METHOD AND CHIP PACKAGING STRUCTURE
WO
22.09.2016
H01L 25/04 Loading...
H01L 25/04
Loading...
PCT/CN2015/092614
CHINA WAFER LEVEL CSP CO., LTD.
WANG, Zhiqi
H01L 25/04
Loading...
Disclosed are a packaging method and a packaging structure. The packaging method comprises: providing a first substrate and a second substrate, the second substrate having a first surface and a second surface opposite to the first surface, and a side surface of the first substrate being adhered to the first surface of the second substrate via an adhesive layer; forming a groove structure on the second surface of the second substrate; providing a base, the base having a first surface and a second surface opposite to the first surface, and the first surface of the base having a sensing area and a plurality of welding pads located around the sensing area; and laminating the second surface of the second substrate with the first surface of the base to form a cavity between the groove structure and the base, such that the sensing area is located inside the cavity.
41. 205508822 半导体芯片封装结构
CN
24.08.2016
H01L 27/146 Loading...
H01L 27/146
Loading...
202016000193449
苏州晶方半导体科技股份有限公司
段珍珍
H01L 27/146
Loading...
本实用新型提供一种半导体芯片封装结构，包括：半导体芯片，其一面设置有功能区；保护基板，覆盖所述半导体芯片具有功能区的一面；支撑结构，位于所述半导体芯片与所述保护基板之间，所述支撑结构包括多个首尾相接的支撑臂，所述支撑臂与所述半导体芯片以及所述保护基板包围形成密封空腔，所述功能区位于所述密封空腔内；至少一个支撑臂上具有至少一个朝向所述功能区方向延伸的支撑凸坝，本实用新型通过设置支撑凸坝，使得水汽在支撑凸坝的边角区域产生漩涡，漩涡与水汽之间发生碰撞摩擦从而产生能量损失，降低了水汽对支撑结构的冲击力，从而有效解决了支撑结构分层开裂的问题。
42. WO/2016/127645 PACKAGING METHOD AND PACKAGING STRUCTURE
WO
18.08.2016
H01L 27/146 Loading...
H01L 27/146
Loading...
PCT/CN2015/090085
CHINA WAFER LEVEL CSP CO., LTD.
WANG, Zhiqi
H01L 27/146
Loading...
A packaging method and a packaging structure. The packaging method comprises: providing a first substrate (100) and a second substrate (200), wherein the second substrate (200) is provided with a first surface (200a) and a second surface (200b) opposite to the first surface (200a); and bonding a side surface of the first substrate (100) with a first surface (200a) of the second substrate (200) by means of an adhesive layer (101); forming a groove structure (202) in the second surface (200b) of the second substrate (200); providing a base (300), wherein the base (300) is provided with a first surface (401) and a second surface (402) opposite to the first surface (401), and the first surface (401) of the base (300) is provided with an induction region (301) and a plurality of welding pads (302) disposed around the induction region; and pressing the second surface (200b) of the second substrate (200) with the first surface (401) of the base (300), wherein a cavity is formed between the groove structure (202) and the base (300), so that the induction region is located in the cavity.
43. 205452270 半导体芯片
CN
10.08.2016
H01L 23/488 Loading...
H01L 23/488
Loading...
201521116234.9
苏州晶方半导体科技股份有限公司
王之奇
H01L 23/488
Loading...
本实用新型提供一种半导体芯片，具有集成电路以及与所述集成电路电连接的焊垫，所述焊垫包括至少两层金属层以及位于相邻金属层之间的介质层；所述焊垫上具有激光打孔区域，介质层上对应所述激光打孔区域设置开口，在所述开口中设置金属塞，所述金属塞的两端分别与相邻的金属层接触，本实用新型提高了焊垫的激光打孔的质量且降低了激光打孔的难度，激光作用于金属物质上而避免与介质层接触，能够有效防止介质层热变形。
44. 205452287 影像传感芯片封装结构
CN
10.08.2016
H01L 27/146 Loading...
H01L 27/146
Loading...
201521117238.9
苏州晶方半导体科技股份有限公司
王之奇
H01L 27/146
Loading...
本实用新型提供一种影像传感芯片封装结构，该影像传感芯片封装结构具有影像传感芯片以及用于控制所述影像传感芯片的控制芯片，所述影像传感芯片封装结构还包括：基板，具有彼此相对的第一表面以及第二表面；所述影像传感芯片电连接至所述基板，且位于所述基板的第一表面；所述控制芯片电连接至所述基板，且位于所述基板的第二表面；所述影像传感芯片与所述控制芯片彼此相对，本实用新型通过将层叠封装技术融入影像传感芯片封装中，降低了影像传感芯片的封装结构尺寸，提高了影像传感芯片的集成度。
45. 103342338 微电子机械系统芯片的晶圆级封装方法及封装结构
CN
10.08.2016
B81C 1/00 Loading...
B81C 1/00
Loading...
102013000307972
苏州晶方半导体科技股份有限公司
王之奇
B81C 1/00
Loading...
本发明揭示了一种微电子机械系统芯片的晶圆级封装方法及封装结构，其中，所述封装结构包括：微电子机械系统芯片，其包括上表面及与上表面相背的下表面，所述芯片上设置有机械器件、第一电连接件，以及与所述机械器件连通的凹槽；第一保护外盖基板，与所述微电子机械系统芯片的上表面配合形成空腔，所述凹槽和所述空腔连通；第二保护外盖基板，与所述微电子机械系统芯片的下表面压合，封闭所述凹槽；第二电连接件，设置于所述微电子机械系统芯片的下表面一侧，所述第二电连接件电性连接所述第一电连接件。与现有技术相比，本发明可在对MEMS晶圆进行封装过程中形成机械器件，使得机械器件不易混入杂质，保证了封装结构的可靠性。
46. 102969286 半导体芯片封装结构及封装方法
CN
20.07.2016
H01L 23/31 Loading...
H01L 23/31
Loading...
102012000553812
苏州晶方半导体科技股份有限公司
王之奇
H01L 23/31
Loading...
本发明揭示了一种半导体芯片封装结构及封装方法，其中，所述封装结构包括芯片，所述芯片包括上表面、与上表面相背的下表面，所述下表面上设有感光区和焊垫；基底，所述基底包括上表面，与上表面相背的下表面，所述基底上表面与所述芯片下表面连接；焊球，所述焊球设置于所述芯片上表面；导电层，电连接所述焊垫和所述焊球；所述半导体芯片封装结构还包括覆盖于除基底下表面外的所有芯片封装体外表面的气相沉积高分子有机薄膜。本发明不仅可更好的保护芯片封装体，同时，优化了芯片封装体的成像质量。
47. 105655365 半导体芯片封装结构及其封装方法
CN
08.06.2016
H01L 27/146 Loading...
H01L 27/146
Loading...
201610146251.X
苏州晶方半导体科技股份有限公司
段珍珍
H01L 27/146
Loading...
本发明提供一种半导体芯片封装结构及其封装方法，包括：半导体芯片，其一面设置有功能区；保护基板，覆盖所述半导体芯片具有功能区的一面；支撑结构，位于所述半导体芯片与所述保护基板之间，所述支撑结构包括多个首尾相接的支撑臂，所述支撑臂与所述半导体芯片以及所述保护基板包围形成密封空腔，所述功能区位于所述密封空腔内；至少一个支撑臂上具有至少一个朝向所述功能区方向延伸的支撑凸坝，本发明通过设置支撑凸坝，使得水汽在支撑凸坝的边角区域产生漩涡，漩涡与水汽之间发生碰撞摩擦从而产生能量损失，降低了水汽对支撑结构的冲击力，从而有效解决了支撑结构分层开裂的问题。
48. 205248276 影像传感芯片封装结构
CN
18.05.2016
H01L 27/146 Loading...
H01L 27/146
Loading...
201520964409.5
苏州晶方半导体科技股份有限公司
王之奇
H01L 27/146
Loading...
本实用新型提供一种影像传感芯片封装结构，该影像传感芯片封装结构具有影像传感芯片、用于控制所述影像传感芯片的控制芯片、第一基板以及第二基板，所述影像传感芯片与所述第一基板电连接，所述控制芯片与所述第二基板电连接，所述第一基板堆叠于所述第二基板上且所述第一基板与所述第二基板电连接，本实用新型通过将层叠封装技术融入影像传感芯片封装中，降低了影像传感芯片的封装结构尺寸，提高了影像传感芯片的集成度。
49. 205159326 影像传感芯片封装结构
CN
13.04.2016
H01L 27/146 Loading...
H01L 27/146
Loading...
201520848168.8
苏州晶方半导体科技股份有限公司
王之奇
H01L 27/146
Loading...
本实用新型提供了一种影像传感芯片封装结构，包括：影像传感芯片，其具有相对的第一表面和第二表面，在第一表面上设置有影像传感区以及位于影像传感区周围的焊垫；从第二表面贯通至焊垫的通孔；沿通孔内壁设置并延伸至第二表面的电连线层，所述电连线层与所述焊垫电连接；填充通孔并覆盖电连线层的阻焊层，阻焊层中形成有开口，所述开口底部暴露出所述电连线层；覆盖所述开口内壁和开口底部并延伸至阻焊层上的导引焊垫，所述导引焊垫与所述电连线层电连接；位于导引焊垫上的焊接凸点，所述焊接凸点与所述导引焊垫电连接。该结构降低影像传感芯片电连线层的缺陷。
50. 205159328 感光芯片封装结构
CN
13.04.2016
H01L 27/146 Loading...
H01L 27/146
Loading...
201520857975.6
苏州晶方半导体科技股份有限公司
王之奇
H01L 27/146
Loading...
本实用新型提供感光芯片封装结构，所述感光芯片的封装结构包括：感光芯片，具有彼此相对的第一面以及第二面，所述第一面设置有感光区；保护盖板，具有彼此相对的第一表面以及第二表面，所述第一表面覆盖至所述第一面；遮光层，设置于所述保护盖板的第二表面，所述遮光层上设置有开口，所述开口暴露所述感光区；所述遮光层包括位于所述第二表面上的吸光层以及位于所述吸光层上的金属层，通过在感光芯片封装结构的保护盖板上形成遮光层，消除感光芯片成像不良以及鬼影等缺陷，提高感光芯片的成像质量。
51. 105489582 半导体芯片及其形成方法
CN
13.04.2016
H01L 23/488 Loading...
H01L 23/488
Loading...
201511009450.8
苏州晶方半导体科技股份有限公司
王之奇
H01L 23/488
Loading...
本发明提供一种半导体芯片及其形成方法，所述半导体芯片具有集成电路以及与所述集成电路电连接的焊垫，所述焊垫包括至少两层金属层以及位于相邻金属层之间的介质层；所述焊垫上具有激光打孔区域，介质层上对应所述激光打孔区域设置开口，在所述开口中设置金属塞，所述金属塞的两端分别与相邻的金属层接触，本发明提高了焊垫的激光打孔的质量且降低了激光打孔的难度，激光作用于金属物质上而避免与介质层接触，能够有效防止介质层热变形。
52. 205159327 影像传感芯片封装结构
CN
13.04.2016
H01L 27/146 Loading...
H01L 27/146
Loading...
201520848187.0
苏州晶方半导体科技股份有限公司
王之奇
H01L 27/146
Loading...
本实用新型提供了一种影像传感芯片封装结构，包括：影像传感芯片，其具有相对的第一表面和第二表面，在第一表面上设置有影像传感区以及位于影像传感区周围的焊垫；从第二表面贯通至焊垫的通孔；设置于通孔侧壁以及第二表面上的钝化层；设置于通孔底面以及钝化层上的电连线层；电连接于电连线层的焊接凸点；位于电连线层与钝化层之间的缓冲层。该封装结构降低了影像传感芯片封装结构的潜在缺陷。
53. 105448944 影像传感芯片封装结构及其封装方法
CN
30.03.2016
H01L 27/146 Loading...
H01L 27/146
Loading...
201511008692.5
苏州晶方半导体科技股份有限公司
王之奇
H01L 27/146
Loading...
本发明提供一种影像传感芯片封装结构及其封装方法，该影像传感芯片封装结构具有影像传感芯片以及用于控制所述影像传感芯片的控制芯片，所述影像传感芯片封装结构还包括：基板，具有彼此相对的第一表面以及第二表面；所述影像传感芯片电连接至所述基板，且位于所述基板的第一表面；所述控制芯片电连接至所述基板，且位于所述基板的第二表面；所述影像传感芯片与所述控制芯片彼此相对，本发明通过将层叠封装技术融入影像传感芯片封装中，降低了影像传感芯片的封装结构尺寸，提高了影像传感芯片的集成度。
54. 105428378 影像传感芯片封装结构及其封装方法
CN
23.03.2016
H01L 27/146 Loading...
H01L 27/146
Loading...
201510845832.8
苏州晶方半导体科技股份有限公司
王之奇
H01L 27/146
Loading...
本发明提供一种影像传感芯片封装结构及其封装方法，该影像传感芯片封装结构具有影像传感芯片、用于控制所述影像传感芯片的控制芯片、第一基板以及第二基板，所述影像传感芯片与所述第一基板电连接，所述控制芯片与所述第二基板电连接，所述第一基板堆叠于所述第二基板上且所述第一基板与所述第二基板电连接，本发明通过将层叠封装技术融入影像传感芯片封装中，降低了影像传感芯片的封装结构尺寸，提高了影像传感芯片的集成度。
55. WO/2016/037575 WAFER-LEVEL CHIP PACKAGE STRUCTURE AND PACKAGING METHOD
WO
17.03.2016
H01L 23/48 Loading...
H01L 23/48
Loading...
PCT/CN2015/089305
CHINA WAFER LEVEL CSP CO.,LTD.
WANG, Zhiqi
H01L 23/48
Loading...
A chip package structure and packaging method; the chip package structure comprises a sensing chip (201), a covering layer (203) located on the first surface (210) of the sensing chip (201), and a plug structure (204) located in the sensing chip (201); the sensing chip (201) comprises the first surface (210) and a second surface (220) opposite to the first surface (210), and further comprises a sensing area (211) located on the first surface (210); the second surface (220) of the sensing chip (201) faces towards a substrate (300); and one end of the plug structure (204) is electrically connected to the sensing area (211), and the other end of the plug structure (204) is exposed outside of the second surface (220) of the sensing chip (201).
56. WO/2016/037574 CHIP PACKAGING METHOD AND PACKAGE STRUCTURE
WO
17.03.2016
H01L 21/56 Loading...
H01L 21/56
Loading...
PCT/CN2015/089304
CHINA WAFER LEVEL CSP CO.,LTD.
WANG, Zhiqi
H01L 21/56
Loading...
A chip packaging method and package structure, the package structure comprising a substrate (200), a sensing chip (201) coupled to the substrate (200), a plastic package layer (202) located on the substrate (200), and a covering layer (203) located on the plastic package layer (202) and a first surface (210) of the sensing chip (201); the sensing chip (201) comprises the first surface (210) and a second surface (220) opposite to the first surface (210), and further comprises a sensing area (211) located on the first surface (210); the second surface (220) of the sensing chip (201) faces towards the substrate (200); and the plastic package layer (202) encloses the sensing chip (201), and the surface of the plastic package layer (202) is flush with the first surface (210) of the sensing chip (201).
57. 205050828 影像传感芯片封装结构
CN
24.02.2016
H01L 23/488 Loading...
H01L 23/488
Loading...
201520780135.4
苏州晶方半导体科技股份有限公司
王之奇
H01L 23/488
Loading...
本实用新型提供一种影像传感芯片封装结构，包括：基底，具有第一面以及与所述第一面相背的第二面；位于所述第一面的影像传感区以及焊垫；位于所述第二面并向所述第一面延伸的开孔，所述开孔暴露出所述焊垫；包覆所述基底侧面的感光油墨；所述感光油墨覆盖所述开孔并在所述开孔中形成空腔；所述基底侧面具有倾斜侧壁，所述倾斜侧壁的一端与所述第二面交接,通过在开孔中形成空腔，有效避免了再布线层与焊垫脱离的情况，提升了影像传感芯片的封装良率，提高了影像传感芯片封装结构的信赖性。
58. 205050824 封装结构
CN
24.02.2016
H01L 23/28 Loading...
H01L 23/28
Loading...
201520608933.9
苏州晶方半导体科技股份有限公司
王之奇
H01L 23/28
Loading...
本实用新型提供了一种封装结构，所述封装结构包括：芯片单元，所述芯片单元的第一表面包括感应区域；以及上盖板结构，所述上盖板结构的第一表面具有凹槽结构；其中，所述芯片单元的第一表面与所述上盖板结构的第一表面相对结合，所述感应区域位于所述凹槽结构和所述芯片单元的第一表面围成的空腔之内；所述上盖板结构还包括与第一表面相对的第二表面，且所述上盖板结构第二表面的面积小于第一表面的面积。本实用新型的封装结构可以减少入射至所述感应区域的干扰光线。
59. 205050839 影像传感芯片封装结构
CN
24.02.2016
H01L 27/146 Loading...
H01L 27/146
Loading...
201520780060.X
苏州晶方半导体科技股份有限公司
王之奇
H01L 27/146
Loading...
本实用新型提供一种影像传感芯片封装结构，包括：基底，具有第一面以及与所述第一面相背的第二面；位于所述基底第一面的影像传感区以及焊垫；位于所述第二面并向所述第一表面延伸的开口，所述开口与所述焊垫对应并暴露出所述焊垫；包覆所述基底侧面的第一感光油墨；所述封装结构还包括第二感光油墨，所述第二感光油墨覆盖所述开口并在所述开口中形成空腔,有效避免第二感光油墨与开孔的底部接触，提升了影像传感芯片的封装良率，提高了影像传感芯片封装结构的信赖性。
60. 204991681 半导体芯片封装结构
CN
20.01.2016
H01L 23/12 Loading...
H01L 23/12
Loading...
201520620396.X
苏州晶方半导体科技股份有限公司
王之奇
H01L 23/12
Loading...
本实用新型提供了半导体芯片封装结构，包括：半导体芯片，具有功能区域；保护基板，位于所述半导体芯片的一侧并覆盖所述功能区域；支撑单元，位于所述保护基板与所述半导体芯片之间，所述支撑单元包围所述功能区域；所述支撑单元包括外支撑件以及位于所述外支撑件内侧的内支撑件，所述内支撑件与所述半导体芯片以及保护基板之间形成收容腔，所述内支撑件与所述外支撑件、半导体芯片以及保护基板之间形成空腔；所述内支撑件上设置至少一个第一透气结构，使所述收容腔与所述空腔连通，有效释放了水汽瞬间气化膨胀产生的压力，消除了支撑单元开裂的情况。
61. 204991711 封装结构
CN
20.01.2016
H01L 27/146 Loading...
H01L 27/146
Loading...
201520673730.8
苏州晶方半导体科技股份有限公司
王之奇
H01L 27/146
Loading...
本实用新型提供了一种封装结构，包括：芯片单元，所述芯片单元的第一表面包括感应区域；上盖板，所述上盖板的第一表面具有支撑结构，所述上盖板覆盖所述芯片单元的第一表面，所述支撑结构位于所述上盖板和所述芯片单元之间，且所述感应区域位于所述支撑结构和所述芯片单元的第一表面围成的空腔之内；以及遮光层，所述遮光层覆盖在所述上盖板的与第一表面相对的第二表面上，并暴露出与所述感应区域相对的中间区域。本实用新型的封装结构可以减少入射至所述感应区域的干扰光线。
62. 204991710 封装结构
CN
20.01.2016
H01L 27/146 Loading...
H01L 27/146
Loading...
201520673688.X
苏州晶方半导体科技股份有限公司
王之奇
H01L 27/146
Loading...
本实用新型提供了一种封装结构，所述封装结构包括：芯片单元，所述芯片单元的第一表面包括感应区域；上盖板，所述上盖板的第一表面具有支撑结构，所述上盖板覆盖所述芯片单元的第一表面，所述支撑结构位于所述上盖板和所述芯片单元之间，且所述感应区域位于所述支撑结构和所述芯片单元的第一表面围成的空腔之内；其中，所述上盖板具有预设厚度，使得从所述上盖板的侧壁反射的光线不能直接照射所述感应区域。本实用新型的封装结构可以减少入射至所述感应区域的干扰光线。
63. 105244339 影像传感芯片的封装方法以及封装结构
CN
13.01.2016
H01L 23/488 Loading...
H01L 23/488
Loading...
201510650103.7
苏州晶方半导体科技股份有限公司
王之奇
H01L 23/488
Loading...
本发明提供影像传感芯片的封装方法以及封装结构，包括：提供晶圆，具有第一表面以及与所述第一表面相背的第二表面，所述晶圆具有多颗网格排布的影像传感芯片，具有影像传感区以及焊垫，所述影像传感区以及焊垫位于所述晶圆的第一表面侧；于所述晶圆的第二表面形成朝向第一表面延伸的开孔，所述开孔暴露出所述焊垫；于所述晶圆的第二表面形成朝向第一表面延伸的V型切割槽；在所述晶圆第二表面涂布感光油墨，使感光油墨充满所述V型切割槽,且所述感光油墨覆盖所述开孔并在所述开孔中形成空腔，通过在开孔中形成空腔，有效避免再布线层与焊垫脱离的情况，提升了影像传感芯片的封装良率，提高了影像传感芯片封装结构的信赖性。
64. 105244359 影像传感芯片封装结构及封装方法
CN
13.01.2016
H01L 27/146 Loading...
H01L 27/146
Loading...
201510712496.X
苏州晶方半导体科技股份有限公司
王之奇
H01L 27/146
Loading...
本发明提供了一种影像传感芯片封装结构，包括：影像传感芯片，其具有相对的第一表面和第二表面，在第一表面上设置有影像传感区以及位于影像传感区周围的焊垫；从第二表面贯通至焊垫的通孔；沿通孔内壁设置并延伸至第二表面的电连线层，所述电连线层与所述焊垫电连接；填充通孔并覆盖电连线层的阻焊层，阻焊层中形成有开口，所述开口底部暴露出所述电连线层；覆盖所述开口内壁和开口底部并延伸至阻焊层上的导引焊垫，所述导引焊垫与所述电连线层电连接；位于导引焊垫上的焊接凸点，所述焊接凸点与所述导引焊垫电连接。该结构降低影像传感芯片电连线层的缺陷。
65. 105244360 感光芯片封装结构及其封装方法
CN
13.01.2016
H01L 27/146 Loading...
H01L 27/146
Loading...
201510726417.0
苏州晶方半导体科技股份有限公司
王之奇
H01L 27/146
Loading...
本发明提供感光芯片的封装结构及其封装方法，所述感光芯片的封装结构包括：感光芯片，具有彼此相对的第一面以及第二面，所述第一面设置有感光区；保护盖板，具有彼此相对的第一表面以及第二表面，所述第一表面覆盖至所述第一面；遮光层，设置于所述保护盖板的第二表面，所述遮光层上设置有开口，所述开口暴露所述感光区；所述遮光层包括位于所述第二表面上的吸光层以及位于所述吸光层上的金属层，通过在感光芯片封装结构的保护盖板上形成遮光层，消除感光芯片成像不良以及鬼影等缺陷，提高感光芯片的成像质量。
66. WO/2016/000596 FINGERPRINT RECOGNITION CHIP PACKAGING STRUCTURE AND PACKAGING METHOD
WO
07.01.2016
H01L 23/31 Loading...
H01L 23/31
Loading...
PCT/CN2015/082714
CHINA WAFER LEVEL CSP CO., LTD.
WANG, Zhiqi
H01L 23/31
Loading...
A fingerprint recognition chip packaging structure and a packaging method. The packaging structure comprises: a substrate (200) provided with a substrate surface; a sensor chip (201) coupled on the surface of the substrate (200), where the sensor chip (201) is provided with a first surface (210) and a second surface (220) opposite the first surface (210), the first surface (210) of the sensor chip (201) is provided with a sensing area (211), and the second surface (220) of the sensor chip (201) is arranged on the surface of the substrate (200); a capping layer (202) arranged on the surface of the sensing area (211) of the sensor chip (201), where the material of the capping layer (202) is a polymer; and, a lamination layer (203) arranged on the surface of the substrate (200) and that of the sensor chip (201), where the lamination layer (203) exposes the capping layer (202). The packaging structure allows for reduced requirements on the sensitivity of the sensor chip, thus broadening applications.
67. WO/2016/000597 FINGERPRINT RECOGNITION CHIP PACKAGING STRUCTURE AND PACKAGING METHOD
WO
07.01.2016
H01L 23/31 Loading...
H01L 23/31
Loading...
PCT/CN2015/082715
CHINA WAFER LEVEL CSP CO., LTD.
WANG, Zhiqi
H01L 23/31
Loading...
A fingerprint recognition chip packaging structure and a packaging method. The packaging structure comprises: a substrate having a substrate surface, where the substrate surface is provided with a first solder pad layer; a sensor chip arranged on the substrate surface, where the sensor chip is provided with a first surface and a second surface, the second surface of the sensor chip is arranged on the substrate surface, the first surface of the sensor chip is provided with a sensing area and a peripheral area, and the surface of the sensor chip in the peripheral area is provided with a second soldering pad layer; several leads electrically connected at either end thereof respectively to the first soldering pad layer and to the second soldering pad layer, where the leads are provided with vertex farthest in distance from the substrate surface, and the distance between the vertex and the first surface of the sensor chip is a first distance; and, a lamination layer arranged on the substrate surface and on the first surface of the sensor chip, where the lamination layer surrounds the leads and the sensor chip, the distance running from the surface of the lamination layer to the first surface of the sensor chip is a second distance, and the second distance is greater than the first distance. The packaging structure allows for reduced requirements on the sensitivity of the sensor chip, thus broadening applications.
68. WO/2016/000598 FINGERPRINT RECOGNITION CHIP PACKAGING STRUCTURE AND PACKAGING METHOD
WO
07.01.2016
H01L 23/31 Loading...
H01L 23/31
Loading...
PCT/CN2015/082717
CHINA WAFER LEVEL CSP CO., LTD.
WANG, Zhiqi
H01L 23/31
Loading...
A fingerprint recognition chip packaging structure and a packaging method. The packaging structure comprises: a substrate (200), which is provided with a substrate surface; a sensor chip (201) coupled on the surface of the substrate (200), where the sensor chip (201) is provided with a first surface (210) and a second surface (220) opposite the first surface (210), the first surface (210) of the sensor chip (201) is provided with a sensing area (211), and the second surface (220) of the sensor chip (201) is arranged on the surface of the substrate (200); and, a lamination layer (203) arranged on the surface of the substrate (200) and on the surface of the sensor chip (201), where the lamination layer (203) covers the surface of the sensing area (211) of the sensor chip (201), a portion of the lamination layer (203) located at the surface of the sensing area (211) is of a preset thickness, and the material of the lamination layer (203) is a polymer. The packaging structure allows for reduced requirements on the sensitivity of the sensor chip, thus broadening applications.
69. 105226036 影像传感芯片的封装方法以及封装结构
CN
06.01.2016
H01L 23/31 Loading...
H01L 23/31
Loading...
201510649774.1
苏州晶方半导体科技股份有限公司
王之奇
H01L 23/31
Loading...
本发明提供影像传感芯片封装方法以及封装结构，该封装方法包括：提供晶圆，所述晶圆具有第一表面以及与所述第一表面相背的第二表面，所述晶圆具有多颗网格排布的影像传感芯片，影像传感芯片具有影像传感区以及焊垫，所述影像传感区以及焊垫位于所述第一表面侧；于所述晶圆的第二表面形成切割槽以及与所述焊垫对应的开孔，所述开孔暴露出所述焊垫；在所述切割槽中填充第一感光油墨；在所述晶圆的第二表面涂布第二感光油墨，使第二感光油墨覆盖所述开孔并在所述开孔中形成空腔，有效避免第二感光油墨与开孔的底部接触，提升了影像传感芯片的封装良率，提高了影像传感芯片封装结构的信赖性。
70. 105226074 影像传感芯片封装结构及封装方法
CN
06.01.2016
H01L 27/146 Loading...
H01L 27/146
Loading...
201510716297.6
苏州晶方半导体科技股份有限公司
王之奇
H01L 27/146
Loading...
本发明提供了一种影像传感芯片封装结构，包括：影像传感芯片，其具有相对的第一表面和第二表面，在第一表面上设置有影像传感区以及位于影像传感区周围的焊垫；从第二表面贯通至焊垫的通孔；设置于通孔侧壁以及第二表面上的钝化层；设置于通孔底面以及钝化层上的电连线层；电连接于电连线层的焊接凸点；位于电连线层与钝化层之间的缓冲层。该封装结构降低了影像传感芯片封装结构的潜在缺陷。
71. 105185751 半导体芯片封装结构及其封装方法
CN
23.12.2015
H01L 23/12 Loading...
H01L 23/12
Loading...
201510505195.X
苏州晶方半导体科技股份有限公司
王之奇
H01L 23/12
Loading...
本发明提供了半导体芯片封装结构及其封装方法，该半导体芯片封装结构包括：半导体芯片，具有功能区域；保护基板，位于所述半导体芯片的一侧并覆盖所述功能区域；支撑单元，位于所述保护基板与所述半导体芯片之间，所述支撑单元包围所述功能区域；所述支撑单元包括外支撑件以及位于所述外支撑件内侧的内支撑件，所述内支撑件与所述半导体芯片以及保护基板之间形成收容腔，所述内支撑件与所述外支撑件、半导体芯片以及保护基板之间形成空腔；所述内支撑件上设置至少一个第一透气结构，使所述收容腔与所述空腔连通，有效释放了水汽瞬间气化膨胀产生的压力，消除了支撑单元开裂的情况。
72. 105118843 封装结构及封装方法
CN
02.12.2015
H01L 27/146 Loading...
H01L 27/146
Loading...
201510552405.0
苏州晶方半导体科技股份有限公司
王之奇
H01L 27/146
Loading...
本发明提供了一种封装结构和封装方法，所述封装结构包括：芯片单元，所述芯片单元的第一表面包括感应区域；上盖板，所述上盖板的第一表面具有支撑结构，所述上盖板覆盖所述芯片单元的第一表面，所述支撑结构位于所述上盖板和所述芯片单元之间，且所述感应区域位于所述支撑结构和所述芯片单元的第一表面围成的空腔之内；其中，所述上盖板具有预设厚度，使得从所述上盖板的侧壁反射的光线不能直接照射所述感应区域。本发明的封装结构和封装方法可以减少入射至所述感应区域的干扰光线。
73. 105097724 封装结构及封装方法
CN
25.11.2015
H01L 23/28 Loading...
H01L 23/28
Loading...
201510496625.6
苏州晶方半导体科技股份有限公司
王之奇
H01L 23/28
Loading...
本发明提供了一种封装结构和封装方法，所述封装结构包括：芯片单元，所述芯片单元的第一表面包括感应区域；以及上盖板结构，所述上盖板结构的第一表面具有凹槽结构；其中，所述芯片单元的第一表面与所述上盖板结构的第一表面相对结合，所述感应区域位于所述凹槽结构和所述芯片单元的第一表面围成的空腔之内；所述上盖板结构还包括与第一表面相对的第二表面，且所述上盖板结构第二表面的面积小于第一表面的面积。本发明的封装结构和封装方法可以减少入射至所述感应区域的干扰光线。
74. 105097862 影像传感器封装结构及其封装方法
CN
25.11.2015
H01L 27/146 Loading...
H01L 27/146
Loading...
201510540994.0
苏州晶方半导体科技股份有限公司
王之奇
H01L 27/146
Loading...
本发明提供了一种影像传感器封装结构及其封装方法，封装结构包括：待封装芯片，待封装芯片包括相对的第一表面和第二表面，在第一表面上设置有感光区以及位于感光区周围的第一焊垫；设置于待封装芯片第一表面侧的基板，基板包括相对的第三表面和第四表面，第三表面上设置有第二焊垫和第三焊垫；第二焊垫位于第三焊垫的周围；待封装芯片的第一表面和基板的第三表面相对；第一焊垫和第三焊垫连接在一起。该影像传感器封装结构形成了对待封装芯片很好的保护，能够防止待封装芯片的断裂。
75. 105070734 封装结构及封装方法
CN
18.11.2015
H01L 27/146 Loading...
H01L 27/146
Loading...
201510552404.6
苏州晶方半导体科技股份有限公司
王之奇
H01L 27/146
Loading...
本发明提供了一种封装结构和封装方法，所述封装结构包括：芯片单元，所述芯片单元的第一表面包括感应区域；上盖板，所述上盖板的第一表面具有支撑结构，所述上盖板覆盖所述芯片单元的第一表面，所述支撑结构位于所述上盖板和所述芯片单元之间，且所述感应区域位于所述支撑结构和所述芯片单元的第一表面围成的空腔之内；以及遮光层，所述遮光层覆盖在所述上盖板的与第一表面相对的第二表面上，并暴露出与所述感应区域相对的中间区域。本发明的封装结构和封装方法可以减少入射至所述感应区域的干扰光线。
76. 104555907 Bonding method and bonding structure
CN
29.04.2015
B81C 3/00 Loading...
B81C 3/00
Loading...
201510047292.9
苏州晶方半导体科技股份有限公司
王之奇
B81C 3/00
Loading...
The invention provides a bonding method and a bonding structure. The bonding method comprises the following steps: providing to-be-bonded first substrate and second substrates, wherein the first substrate and the second substrate respectively have stress, and respectively comprise a bonding surface and a non-bonding surface opposite to the bonding surface; forming a material layer with the stress on the non-bonding surfaces of the first substrate and/or second substrate, and enabling the stress of the material layer to be reverse with the stress of the corresponding first substrate or second substrate in type; oppositely arranging the bonding surfaces of the first substrate and the second substrate after the material layer is formed; and bonding the first substrate and the second substrate. The bonding method has the beneficial effects that the bonding effect between the first substrate and the second substrate is improved; and the probability of scrapping of the substrates, caused by warping, is reduced, and the probability of crushing of the substrates in the bonding process, caused by the warping, is reduced.
77. 204289405 基底键合装置
CN
22.04.2015
H01L 21/67 Loading...
H01L 21/67
Loading...
201420713005.4
苏州晶方半导体科技股份有限公司
杨莹
H01L 21/67
Loading...
一种基底键合装置，包括：若干垫片，所述若干垫片沿基底的边缘均匀分布，所述若干垫片位于与基底表面对应的平面上，所述垫片包括相互连接的凸部和延伸部，所述凸部延伸至基底的边缘以外，所述延伸部自所述凸部开始沿基底的边缘延伸预设长度，所述延伸部包括用于接触基底表面的接触面，所述接触面包括第一边界和第二边界，所述第一边界为对应于基底周长的弧形，所述第二边界平行于第一边界，且所述第二边界比第一边界到基底圆心的距离小；若干夹具，所述若干夹具沿基底周长均匀分布，且所述夹具位于相邻垫片之间。所述基底键合装置能够提高键合效果，提高以键合基底形成的器件可靠性。
78. 204243029 硅通孔结构
CN
01.04.2015
H01L 23/48 Loading...
H01L 23/48
Loading...
201420713449.8
苏州晶方半导体科技股份有限公司
王之奇
H01L 23/48
Loading...
一种硅通孔结构，包括：衬底；位于所述衬底内的通孔；位于所述衬底内的缓冲开口，所述缓冲开口位于所述通孔顶部，所述缓冲开口的侧壁相对于衬底表面倾斜，且所述缓冲开口的顶部尺寸大于底部尺寸；位于所述缓冲开口侧壁表面、以及所述通孔的侧壁和底部表面的第一绝缘层；位于所述第一绝缘层表面的导电层。所述硅通孔结构的性能改善、可靠性增强。
79. 204179070 指纹识别芯片封装结构
CN
25.02.2015
H01L 23/31 Loading...
H01L 23/31
Loading...
201420524949.7
苏州晶方半导体科技股份有限公司
王之奇
H01L 23/31
Loading...
一种指纹识别芯片封装结构，包括：基板；耦合于基板表面的感应芯片，所述感应芯片具有第一表面、以及与第一表面相对的第二表面，所述感应芯片的第一表面包括感应区，所述感应芯片的第二表面位于基板表面；位于基板表面的塑封层，所述塑封层包围所述感应芯片，且所述塑封层的表面与所述感应芯片的第一表面齐平；位于所述塑封层和感应芯片第一表面的覆盖层。所述封装结构能对感应芯片灵敏度的要求降低，应用更广泛。
80. 204179071 晶圆级指纹识别芯片封装结构
CN
25.02.2015
H01L 23/31 Loading...
H01L 23/31
Loading...
201420525192.3
苏州晶方半导体科技股份有限公司
王之奇
H01L 23/31
Loading...
一种晶圆级指纹识别芯片封装结构，包括：衬底，所述衬底包括若干感应芯片区，所述衬底具有第一表面、以及与所述第一表面相对的第二表面，所述感应芯片区的第一表面包括感应区；位于衬底第一表面的覆盖层；位于所述衬底的感应芯片区内的插塞结构，所述插塞结构的一端与所述感应区电连接，且所述衬底的第二表面暴露出所述插塞结构的另一端。所述晶圆级指纹识别芯片封装结构简单，对感应芯片的灵敏度要求降低、应用更广泛。
81. 204144247 三维封装结构
CN
04.02.2015
H01L 23/538 Loading...
H01L 23/538
Loading...
201420155463.0
苏州晶方半导体科技股份有限公司
王文斌
H01L 23/538
Loading...
一种三维封装结构，包括：第一衬底，第一衬底上具有第一焊盘；位于第一焊盘上的第一键合层；位于第一键合层周围形成保护墙，所述保护墙的顶部表面高于第一键合层的表面；倒装在第一衬底上的第二衬底，所述第二衬底上具有第二焊盘，所述第二焊盘的表面上具有第二键合层，第二衬底上的第二键合层与第一衬底上的第一键合层键合连接，所述保护墙围绕所述第一键合层和第二键合层。本实用新型的三维封装结构具有保护墙，在进行第一键合层和第二键合层的键合时，防止第一键合层或第二键合层材料向键合面两侧的溢出。
82. 204144259 一种封装结构
CN
04.02.2015
H01L 27/146 Loading...
H01L 27/146
Loading...
201420258888.4
苏州晶方半导体科技股份有限公司
王之奇
H01L 27/146
Loading...
一种封装结构，包括：PCB基板；位于所述PCB基板表面的金属层；倒装在PCB基板上方的影像传感芯片，所述影像传感芯片具有影像感应区和环绕所述影像感应区的焊盘，且所述焊盘和金属层电连接；位于所述金属层表面以及影像传感芯片表面的塑封层；位于所述塑封层内的通孔，且所述通孔暴露出金属层表面；填充满所述通孔的焊接凸起，所述焊接凸起顶部高于塑封层表面。本实用新型提供的封装结构具有较好的封装性能和可靠性。
83. 204029810 一种封装结构
CN
17.12.2014
H01L 27/146 Loading...
H01L 27/146
Loading...
201420347904.7
苏州晶方半导体科技股份有限公司
王之奇
H01L 27/146
Loading...
一种封装结构，包括：图像传感芯片，所述图像传感芯片具有第一面以及与所述第一面相对的第二面，图像传感芯片第一面具有感光元件和环绕所述感光元件的第一焊盘，图像传感芯片内具有金属柱，且金属柱的一端与第一焊盘电连接，与所述一端相对的另一端与图像传感芯片第二面齐平；信号处理芯片，信号处理芯片具有第三面和与所述第三面相对的第四面，信号处理芯片第三面具有第二焊盘，且所述信号处理芯片第三面与图像传感芯片第二面固定接合，所述第二焊盘与金属柱电连接；贯穿所述信号处理芯片第四面的通孔，且所述通孔暴露出第二焊盘表面。本实用新型通过分开设置图像传感芯片和信号处理芯片，提高封装性能。
84. 204029789 指纹识别芯片封装结构
CN
17.12.2014
H01L 23/31 Loading...
H01L 23/31
Loading...
201420361487.1
苏州晶方半导体科技股份有限公司
王之奇
H01L 23/31
Loading...
一种指纹识别芯片封装结构，封装结构包括：基板；耦合于基板表面的感应芯片，所述感应芯片具有第一表面、以及与第一表面相对的第二表面，所述感应芯片的第一表面具有感应区，所述感应芯片的第二表面位于基板表面；位于基板和感应芯片表面的塑封层，所述塑封层覆盖于感应芯片的感应区表面，且位于感应区表面的部分塑封层具有预设厚度，所述塑封层的材料为聚合物。所述封装结构能对感应芯片灵敏度的要求降低，应用更广泛。
85. 204029787 指纹识别芯片封装结构
CN
17.12.2014
H01L 23/31 Loading...
H01L 23/31
Loading...
201420361350.6
苏州晶方半导体科技股份有限公司
王之奇
H01L 23/31
Loading...
一种指纹识别芯片封装结构，封装结构包括：具有第一表面的基板，基板的第一表面具有第一焊垫层；位于基板第一表面的感应芯片，感应芯片具有第一表面和第二表面，感应芯片的第二表面位于基板的第一表面，感应芯片的第一表面具有感应区和外围区，外围区的感应芯片表面具有第二焊垫层；两端分别与第一焊垫层和第二焊垫层电连接的若干导线，导线具有到基板表面距离最大的顶点，顶点到感应芯片第一表面具有第一距离；位于基板和感应芯片表面的塑封层，塑封层包围导线和感应芯片，塑封层表面到感应芯片第一表面具有第二距离，第二距离大于第一距离。封装结构能对感应芯片灵敏度的要求降低，应用更广泛。
86. 204029788 指纹识别芯片封装结构
CN
17.12.2014
H01L 23/31 Loading...
H01L 23/31
Loading...
201420361479.7
苏州晶方半导体科技股份有限公司
王之奇
H01L 23/31
Loading...
一种指纹识别芯片封装结构，封装结构包括：基板；耦合于基板表面的感应芯片，所述感应芯片具有第一表面、以及与第一表面相对的第二表面，所述感应芯片的第一表面具有感应区，所述感应芯片的第二表面位于基板表面；至少位于感应芯片的感应区表面的上盖层，所述上盖层的材料为聚合物；位于基板和感应芯片表面的塑封层，所述塑封层暴露出所述上盖层。所述封装结构能对感应芯片灵敏度的要求降低，应用更广泛。
87. 203967091 晶圆级封装结构
CN
26.11.2014
H01L 27/146 Loading...
H01L 27/146
Loading...
201420155134.6
苏州晶方半导体科技股份有限公司
王之奇
H01L 27/146
Loading...
一种晶圆级封装结构，包括：待封装晶圆，所述待封装晶圆包括若干芯片区域；位于所述待封装晶圆芯片区域表面的焊垫和感光元件；覆盖于所述焊垫表面的第一围堤结构；与所述待封装晶圆表面相对设置的封装盖，且第一围堤结构顶部表面与封装盖表面相接触；位于所述封装盖表面的第二围堤结构，封装盖与待封装晶圆通过所述第二围堤结构固定接合，所述第二围堤结构位于第一围堤结构和感光元件之间，且所述第二围堤结构位于感光元件的两侧。采用本实用新型提供的晶圆级封装结构，在封装工艺的最后使封装盖和待封装晶圆之间分离，且未伤及晶粒，使得封装工艺后形成的芯片性能更优越。
88. 203895461 一种影像传感器模组
CN
22.10.2014
H01L 27/146 Loading...
H01L 27/146
Loading...
201420258957.1
苏州晶方半导体科技股份有限公司
王之奇
H01L 27/146
Loading...
一种影像传感器模组，包括：基底，所述基底具有正面和与所述正面相对的背面；位于所述基底正面的缓冲层、以及位于缓冲层表面的金属层；倒装在基底上方的晶粒，所述晶粒具有影像感应区和环绕所述影像感应区的焊盘，且所述焊盘和金属层电连接；位于所述金属层表面的焊接凸起；形成镜头组件，所述镜头组件包括镜座和镜片，其中，所述镜片通过镜座与所述基底背面相连接。本实用新型提高了影像传感器模组的性能以及可靠性。
89. 203895459 一种影像传感器模组
CN
22.10.2014
H01L 27/146 Loading...
H01L 27/146
Loading...
201420258887.X
苏州晶方半导体科技股份有限公司
王之奇
H01L 27/146
Loading...
一种影像传感器模组，包括：PCB基板，所述PCB基板内具有贯穿所述PCB基板的孔洞；位于所述PCB基板表面的金属层；倒装在PCB基板上方的图像传感芯片，所述图像传感芯片具有影像感应区和环绕所述影像感应区的焊盘，其中，所述影像感应区位于孔洞上方，所述焊盘和金属层电连接；倒装在PCB基板上方的信号处理芯片，所述信号处理芯片与金属层电连接；位于所述金属层表面的焊接凸起。本实用新型提高了影像传感器模组的封装性能。
90. 203895457 一种影像传感器模组
CN
22.10.2014
H01L 27/146 Loading...
H01L 27/146
Loading...
201420258357.5
苏州晶方半导体科技股份有限公司
王之奇
H01L 27/146
Loading...
一种影像传感器模组，包括：PCB基板，所述PCB基板具有正面和与所述正面相对的背面；位于所述PCB基板正面的金属层；倒装在PCB基板上方的晶粒，所述晶粒具有影像感应区和环绕所述影像感应区的焊盘，且所述焊盘和金属层电连接；位于所述金属层表面的焊接凸起；位于所述PCB基板背面的镜头组件，所述镜头组件包括滤光片、镜座和镜片，其中，所述镜片通过镜座与所述PCB基板背面相连接。本实用新型提高了影像传感器模组的性能以及可靠性。
91. 203895460 一种封装结构
CN
22.10.2014
H01L 27/146 Loading...
H01L 27/146
Loading...
201420258956.7
苏州晶方半导体科技股份有限公司
王之奇
H01L 27/146
Loading...
一种封装结构，包括：基底；位于所述基底表面的缓冲层、以及位于缓冲层表面的金属层；倒装在基底上方的影像传感芯片，所述影像传感芯片具有影像感应区和环绕所述影像感应区的焊盘，且所述焊盘和金属层电连接；位于所述金属层表面以及影像传感芯片表面的塑封层；位于所述塑封层内的通孔，且所述通孔底部暴露出金属层表面；填充满所述通孔的焊接凸起，且所述焊接凸起顶部高于塑封层表面。本实用新型提供的封装结构具有较好的封装性能，且封装结构的厚度较薄。
92. 203895458 一种影像传感器模组
CN
22.10.2014
H01L 27/146 Loading...
H01L 27/146
Loading...
201420258596.0
苏州晶方半导体科技股份有限公司
王之奇
H01L 27/146
Loading...
一种影像传感器模组，包括：PCB基板，所述PCB基板具有正面和与所述正面相对的背面，PCB基板内具有贯穿PCB基板的孔洞，且PCB基板内具有线路分布；位于所述PCB基板正面的金属层，且金属层与线路分布电连接；倒装在PCB基板正面上方的图像传感芯片，图像传感芯片具有影像感应区和环绕所述影像感应区的焊盘，其中，影像感应区位于孔洞上方，所述焊盘和金属层电连接；位于金属层表面的焊接凸起；位于所述PCB基板背面的信号处理芯片，且所述信号处理芯片与线路分布电连接。本实用新型通过分开设置图像传感芯片以及信号处理芯片，提高影像传感器模组的封装性能。
93. 203839380 影像传感器封装结构
CN
17.09.2014
H01L 27/146 Loading...
H01L 27/146
Loading...
201420155464.5
苏州晶方半导体科技股份有限公司
王之奇
H01L 27/146
Loading...
一种影像传感器封装结构，包括：影像传感器芯片，影像传感器芯片的上表面上具有影像感应区和环绕影像感应区的第一焊盘；空腔壁，位于影像感应区和第一焊盘之间的影像传感器芯片的上表面上，空腔壁环绕所述影像感应区，在影像感应区上形成空腔；金属凸点，位于所述第一焊盘上；位于影像传感器芯片上的PCB基板，PCB基板中具有贯穿PCB基板的第一开口，第一开口的周围的PCB基板上具有第二焊盘，PCB基板的远离第二焊盘的表面上具有镜头模组，PCB基板上的第二焊盘与的影像传感器芯片上的第一焊盘通过金属凸点键合。本实用新型封装结构的影像感应区的损伤或污染较少，提高了封装器件的稳定性和可靠性。
94. 103972256 Packaging method and packaging structure
CN
06.08.2014
H01L 27/146 Loading...
H01L 27/146
Loading...
201410213253.7
苏州晶方半导体科技股份有限公司
王之奇
H01L 27/146
Loading...
The invention provides a packaging method and a packaging structure. The packaging method includes the steps that a plurality of single image sensing chips are provided, wherein each image sensing chip is provided with an image sensing region and a bonding pad surrounding the image sensing region; a base is provided, wherein the base comprises a plurality of functional regions and cutting path regions located between adjacent functional regions, and buffer layers and metal layers located on the surfaces of the buffer layers are formed on the surfaces of the functional regions of the base; the image sensing chips are arranged above the functional regions of the base in an inverted mode, and the bonding pads are electrically connected with the metal layers; plastic packaging layers are formed, and the surfaces of the functional region metal layers and the surfaces of the image sensing chips are covered with the plastic packaging layers; through holes are formed in the plastic packaging layers, and the surfaces of the metal layers are exposed at the bottoms of the through holes; a solder bump fully filled with the through holes is formed, and the top of the solder bump is higher than the surfaces of the plastic sealing layers; the base is cut along the cutting road regions to form a plurality of single sealing and packaging structures. The sealing and packaging method and the sealing and packaging structure are simple in sealing and packaging technology, the sealing and packaging structure is good in sealing and packaging performance, and the sealing and packaging structure is thinner.
95. 203746826 芯片封装结构
CN
30.07.2014
H01L 23/31 Loading...
H01L 23/31
Loading...
201420027332.4
苏州晶方半导体科技股份有限公司
李俊杰
H01L 23/31
Loading...
一种芯片封装结构，所述芯片封装结构包括：第一芯片，所述第一芯片的表面具有多个第一焊盘；第二芯片，所述第二芯片的面积小于所述第一芯片的面积，所述第二芯片的表面具有多个第二焊盘，所述多个第二焊盘与所述多个第一焊盘的位置相对应，且所述第二芯片表面的多个第二焊盘与所述第一芯片表面的多个第一焊盘对应结合在一起；第一绝缘层，所述第一绝缘层将所述第二芯片包覆并与所述第一芯片结合。本实用新型的芯片封装结构的可靠性高。
96. 203746834 封装结构
CN
30.07.2014
H01L 23/495 Loading...
H01L 23/495
Loading...
201420055584.8
苏州晶方半导体科技股份有限公司
王之奇
H01L 23/495
Loading...
一种封装结构，所述封装结构包括：基底，所述基底包括：衬底和衬底表面的客户层，客户层的表面为基底的第一表面，与第一表面相对的衬底的表面为第二表面，客户层内形成有若干焊垫；位于基底第二表面的凹槽，所述凹槽具有第一子凹槽及位于第一子凹槽两侧的凸出的第二子凹槽，所述第二子凹槽暴露出焊垫的部分表面，并且所述第二子凹槽仅暴露出所述焊垫的一条边；位于所述凹槽内壁表面及基底的第二表面的绝缘层；位于焊垫内的通孔，通孔穿透绝缘层和焊垫；位于凹槽、通孔表面的布线金属层；位于布线金属层表面的阻焊层，阻焊层内具有开口，开口暴露出部分布线金属层的表面；位于开口内的位于布线金属层表面的焊球。上述封装结构的可靠性较高。
97. 203746835 封装结构
CN
30.07.2014
H01L 23/495 Loading...
H01L 23/495
Loading...
201420055585.2
苏州晶方半导体科技股份有限公司
王之奇
H01L 23/495
Loading...
一种封装结构，所述封装结构包括：基底，所述基底包括：衬底和衬底表面的客户层，客户层的表面为基底的第一表面，与第一表面相对的衬底的表面为第二表面，客户层内形成有若干焊垫；位于基底的第二表面内的第一凹槽，第一凹槽底部暴露出若干焊垫及部分客户层的表面；位于第一凹槽内壁表面及基底的第二表面的绝缘层；沿焊垫的排列方向，依次贯穿相邻焊垫以及相邻焊垫之间的客户层的第二凹槽；位于第一凹槽、第二凹槽以及绝缘层表面的布线金属层；位于布线金属层表面的阻焊层，阻焊层内具有开口，所述开口暴露出部分布线金属层的表面；位于所述开口内的布线金属层表面的焊球。上述封装结构的可靠性较高。
98. 203746825 芯片封装结构
CN
30.07.2014
H01L 23/31 Loading...
H01L 23/31
Loading...
201420027267.5
苏州晶方半导体科技股份有限公司
王之奇
H01L 23/31
Loading...
一种芯片封装结构，所述芯片封装结构包括：第一芯片，所述第一芯片包括第一表面和与所述第一表面相对的第二表面，所述第一芯片的第一表面具有多个第一焊盘；第二芯片，所述第二芯片包括第三表面和与所述第三表面相对的第四表面，所述第二芯片的第三表面具有多个第二焊盘，所述第二芯片的面积大于所述第一芯片的面积，所述第一芯片的第二表面与所述第二芯片的第三表面结合在一起，所述多个第二焊盘位于所述第一芯片与所述第二芯片的结合区域之外；第一绝缘层，所述第一绝缘层包覆所述第一芯片并与所述第二芯片结合。本实用新型的芯片封装结构的体积小，可靠性高。
99. 203746855 晶圆级封装结构
CN
30.07.2014
H01L 27/146 Loading...
H01L 27/146
Loading...
201420055599.4
苏州晶方半导体科技股份有限公司
刘张波
H01L 27/146
Loading...
一种晶圆级封装结构，包括：包括若干芯片区域和位于芯片区域之间的切割道区域的待封装晶圆，且待封装晶圆包括第一面和与第一面相对的第二面；位于待封装晶圆芯片区域第一面的焊垫和感光元件；覆盖于焊垫和切割道区域表面的第一围堤结构，位于第一围堤结构上方的第二围堤结构，第二围堤结构的宽度小于第一围堤结构的宽度，且第二围堤结构的位置对应于切割道区域对应的位置；与所述待封装晶圆第一面相对设置的封装盖，且通过所述第一围堤结构和第二围堤结构将封装盖与待封装晶圆固定接合。采用本实用新型提供的晶圆级封装结构，在封装工艺的最后使封装盖和待封装晶圆自动分离，使得封装工艺后形成的芯片的性能更优越。
100. 103904093 Wafer level packaging structure and packaging method
CN
02.07.2014
H01L 27/146 Loading...
H01L 27/146
Loading...
201410129134.3
苏州晶方半导体科技股份有限公司
王之奇
H01L 27/146
Loading...
The invention provides a wafer level packaging structure and a packaging method. The wafer level packaging structure comprises a wafer to be packaged, welding pads, photosensitive elements, first cofferdam structures, a packaging cover and second cofferdam structures, wherein the wafer to be packaged comprises a plurality of chip regions, the welding pads and the photosensitive elements are located on the surfaces of the chip regions of the wafer to be packaged, the surfaces of the welding pads are covered with the first cofferdam structures, the packaging cover is arranged opposite to the surface of the wafer to be packaged, the surfaces of the tops of the first cofferdam structures make contact with the surface of the packaging cover, the second cofferdam structures are located on the surface of the packaging cover, the packaging cover and the wafer to be packaged are fixedly connected through the second cofferdam structures, and the second cofferdam structures are located between the first cofferdam structures and the photosensitive elements and arranged on the two sides of each photosensitive element. According to the final step of the packaging process, the packaging cover and the wafer to be packaged are separated, crystal grains are not damaged, and performance of a chip formed after the packaging process can be better.
101. 203674193 封装结构
CN
25.06.2014
H01L 23/31 Loading...
H01L 23/31
Loading...
201320775557.3
苏州晶方半导体科技股份有限公司
王之奇
H01L 23/31
Loading...
一种封装结构，包括：芯片层，所述芯片层的第一表面具有保护层，所述保护层表面具有焊垫层，所述保护层和焊垫层表面具有基底，所述芯片层的第二表面具有若干暴露出保护层的沟槽，所述芯片层的第二表面与第一表面相对，所述沟槽的位置与焊垫层相对应；位于所述芯片层的第二表面、以及沟槽的侧壁和底部表面的第一绝缘层；位于所述沟槽底部的通孔，所述通孔贯穿所述保护层和焊垫层，所述通孔的侧壁相对于焊垫层表面垂直，且位于所述通孔周围的部分第一绝缘层暴露出部分沟槽底部；位于所述第一绝缘层表面、沟槽的底部表面以及通孔的侧壁和底部表面的导电层。所述封装结构电性能和稳定性提高。
102. 203668360 生物芯片封装结构
CN
25.06.2014
C12M 1/00 Loading...
C12M 1/00
Loading...
201320735611.1
苏州晶方半导体科技股份有限公司
王之奇
C12M 1/00
Loading...
一种生物芯片封装结构，包括：生物芯片，所述生物芯片的上表面上具有感应区和环绕所述感应区的焊盘；空腔壁，位于感应区和焊盘之间的生物芯片的上表面上，空腔壁环绕所述感应区，在感应区上形成空腔；封盖层，位于空腔壁的顶部表面，封闭空腔的开口，所述封盖层中具有至少一个出口和进口，出口和进口与空腔相通；胶带层，位于封盖层的顶部表面，封闭所述出口和进口的一端开口；第三基板，第三基板上形成有电路，第三基板的上表面与生物芯片的下表面压合；引线，将生物芯片上的焊盘与第三基板上的电路电连接。本实用新型的封装结构感应区不会被污染或损伤。
103. 203631554 影像传感器封装结构
CN
04.06.2014
H01L 27/146 Loading...
H01L 27/146
Loading...
201320735613.0
苏州晶方半导体科技股份有限公司
王之奇
H01L 27/146
Loading...
一种影像传感器封装结构，包括：影像传感器芯片，所述影像传感器芯片的上表面上具有影像感应区和环绕所述影像感应区的焊盘；空腔壁，位于影像感应区和焊盘之间的影像传感器芯片的上表面上，空腔壁环绕所述影像感应区，在影像感应区上形成空腔；胶带层，位于空腔壁的顶部表面，封闭所述空腔；保护层，覆盖所述空腔壁两侧的影像传感器芯片的上表面和空腔壁的部分侧壁，保护层中具有暴露焊盘表面的开口；第三基板，第三基板上形成有电路，第三基板的上表面与影像传感器芯片的下表面贴合；引线，将影像传感器芯片上的焊盘与第三基板上的电路电连接。本实用新型的影像传感器的影像感应区不会受到的污染或损伤，性能提高。
104. 203631553 影像传感器封装结构
CN
04.06.2014
H01L 27/146 Loading...
H01L 27/146
Loading...
201320735343.3
苏州晶方半导体科技股份有限公司
王之奇
H01L 27/146
Loading...
一种影像传感器封装结构，包括：影像传感器芯片，所述影像传感器芯片的上表面上具有影像感应区和环绕所述影像感应区的焊盘；空腔壁，位于影像感应区和焊盘之间的影像传感器芯片的上表面上，空腔壁环绕所述影像感应区，在影像感应区上形成空腔；胶带层，位于空腔壁的顶部表面，封闭所述空腔；第三基板，第三基板上形成有电路，第三基板的上表面与影像传感器芯片的下表面贴合；引线，将影像传感器芯片的上的焊盘与第三基板上的电路电连接。本实用新型的影像传感器封装结构防止了影像感应区的污染或损伤。
105. 203521394 芯片封装结构
CN
02.04.2014
H01L 23/31 Loading...
H01L 23/31
Loading...
201320581410.0
苏州晶方半导体科技股份有限公司
王之奇
H01L 23/31
Loading...
一种芯片封装结构，包括：芯片和封装电路板；所述芯片包括芯片功能区、位于所述芯片功能区外侧的若干第一焊盘和位于芯片边缘的沟槽，位于所述沟槽底部表面的第二焊盘，所述第二焊盘与第一焊盘之间通过金属互连层电连接，覆盖所述金属互连层、第一焊盘且暴露出第二焊盘的钝化层，位于所述第二焊盘表面的连接结构；通过所述连接结构将芯片和封装电路板固定连接。由于用于固定连接的连接结构位于所述沟槽内，因此本实用新型的芯片封装结构的总厚度小于芯片的厚度、连接结构的高度和封装电路板的厚度之和，从而有利于产品小型化。
106. 103633038 Packaging structure and forming method thereof
CN
12.03.2014
H01L 23/31 Loading...
H01L 23/31
Loading...
201310628982.4
苏州晶方半导体科技股份有限公司
王之奇
H01L 23/31
Loading...
The invention discloses a packaging structure and a forming method thereof, wherein the forming method of the packaging structure is that the first surface of a chip layer is provided with a protective layer and a welding pad layer, and the second surface of the chip layer is provided with a plurality of grooves exposed out of the protective layer; a first insulation layer is formed at each of the second surface of the chip layer, and the surfaces of the side walls and the bottoms of the grooves; the thicknesses of the first insulation layers positioned at the bottoms of the grooves are thinner than the thickness of the first insulation layer positioned at the second surface of the chip layer; through holes penetrating through the first insulation layers, the protective layer and the welding pad layer are formed in the bottoms of the grooves; parts of the first insulation layers around the through holes are removed and are exposed out of the bottoms of the grooves; afterwards, conductive layers are formed at the surfaces of the first insulation layers, the surfaces of the bottoms of the grooves, and the surfaces of the side walls and the bottoms of the through holes. The electrical performance and the stability of the formed packaging structure are improved.
107. 203481209 影像传感器的晶圆级封装结构
CN
12.03.2014
H01L 23/18 Loading...
H01L 23/18
Loading...
201320519792.4
苏州晶方半导体科技股份有限公司
王之奇
H01L 23/18
Loading...
一种影像传感器的晶圆级封装结构，所述影像传感器的晶圆级封装结构包括：待封装晶圆；位于待封装晶圆第一表面且位于芯片区域内的焊盘和影像传感区；位于所述焊盘表面的第一围堤结构；与所述待封装晶圆第一表面相对设置的封装盖，位于所述封装盖表面的第二围堤结构，所述第二围堤结构的位置对应于切割道区域的位置，所述封装盖与待封装晶圆利用第二围堤结构固定接合，且所述第一围堤结构的顶部表面与封装盖表面相接触。既能保证在封装过程中，待封装晶圆和封装盖之间的机械强度和空腔比，又能在封装工艺的最后将封装盖与待封装晶圆自动分离，且不伤及待封装晶圆本身。
108. 203434141 影像传感器的晶圆级封装结构
CN
12.02.2014
H01L 23/18 Loading...
H01L 23/18
Loading...
201320519717.8
苏州晶方半导体科技股份有限公司
王之奇
H01L 23/18
Loading...
一种影像传感器的晶圆级封装结构，包括：待封装晶圆；位于待封装晶圆第一表面且位于芯片区域内的焊盘和影像传感区；位于所述焊盘表面和切割道区域表面的第一围堤结构；与所述待封装晶圆第一表面相对设置的封装盖，位于所述封装盖表面的第二围堤结构，所述第二围堤结构的位置对应于切割道区域的位置，所述封装盖与待封装晶圆通过第二围堤结构和第一围堤结构固定接合。利用影像传感器的晶圆级封装结构，既能保证在封装过程中，待封装晶圆和封装盖之间的机械强度和空腔比，又能在封装工艺的最后将封装盖与待封装晶圆自动分离，且不伤及待封装晶圆本身。
109. 103560138 Image sensor packaging structure and packaging method thereof
CN
05.02.2014
H01L 27/146 Loading...
H01L 27/146
Loading...
201310585393.2
苏州晶方半导体科技股份有限公司
王之奇
H01L 27/146
Loading...
Disclosed are an image sensor packaging structure and a packaging method of the image sensor packaging structure. The packaging method comprises the steps of providing a first substrate, forming welding discs comprising a plurality of image sensing areas and a plurality of surrounding image sensing areas on the upper surface of the first substrate, providing a second substrate, forming a plurality of cavities in the second substrate, forming an adhesive tape film on the upper surface of the second substrate, conducting press fit on the lower surface of the second substrate and the upper surface of the first substrate to enable the image sensing areas to be located in the cavities, cutting and removing adhesive tape films between the adjacent cavities and the partial thickness of the second substrate, forming cavity walls of the surrounding image sensing areas and adhesive tape layers located on closed cavities in the top surfaces of the cavity walls, removing the remaining second substrate on the welding discs through the laser glue removing process, exposing the surfaces of the welding discs; conducting segmentation on the first substrate to form single image sensor chips, and electrically connecting the welding discs on the image sensor chips with a circuit on a third substrate through wires. The method prevents the image sensing areas from being polluted or damaged.
110. 203373144 微电子机械系统芯片的封装结构
CN
01.01.2014
B81B 7/02 Loading...
B81B 7/02
Loading...
201320436020.4
苏州晶方半导体科技股份有限公司
王之奇
B81B 7/02
Loading...
本实用新型揭示了一种微电子机械系统芯片的封装结构，所述封装结构包括：微电子机械系统芯片，其包括上表面及与上表面相背的下表面，所述芯片上设置有机械器件、第一电连接件，以及与所述机械器件连通的凹槽；第一保护外盖基板，与所述微电子机械系统芯片的上表面配合形成空腔，所述凹槽和所述空腔连通；第二保护外盖基板，与所述微电子机械系统芯片的下表面压合，封闭所述凹槽；第二电连接件，设置于所述微电子机械系统芯片的下表面一侧，所述第二电连接件电性连接所述第一电连接件。与现有技术相比，本实用新型可在对MEMS晶圆进行封装过程中形成机械器件，使得机械器件不易混入杂质，保证了封装结构的可靠性。
111. 203367268 半导体芯片封装模组及其封装结构
CN
25.12.2013
H01L 23/488 Loading...
H01L 23/488
Loading...
201320485888.3
苏州晶方半导体科技股份有限公司
王之奇
H01L 23/488
Loading...
本实用新型揭示了一种半导体芯片封装模组及封装结构，其中，所述封装结构包括：半导体芯片，所述芯片一表面设有第一电连接件和与所述第一电连接件相应的功能区；基板，其包括上表面及与上表面相背的下表面；金属凸块，电性连接所述第一电连接件和所述基板下表面的导电层；第二电连接件，电性连接所述基板下表面的导电层，其厚度大于所述半导体芯片和所述金属凸块的厚度之和。与现有技术相比，本实用新型可在不对基板做任何改动的情况下，有效减小封装体积，满足市场对电子产品的尺寸的轻、小、薄化需求。
112. 103342338 微电子机械系统芯片的晶圆级封装方法及封装结构
CN
09.10.2013
B81C 1/00 Loading...
B81C 1/00
Loading...
201310307972.0
苏州晶方半导体科技股份有限公司
王之奇
B81C 1/00
Loading...
本发明揭示了一种微电子机械系统芯片的晶圆级封装方法及封装结构，其中，所述封装结构包括：微电子机械系统芯片，其包括上表面及与上表面相背的下表面，所述芯片上设置有机械器件、第一电连接件，以及与所述机械器件连通的凹槽；第一保护外盖基板，与所述微电子机械系统芯片的上表面配合形成空腔，所述凹槽和所述空腔连通；第二保护外盖基板，与所述微电子机械系统芯片的下表面压合，封闭所述凹槽；第二电连接件，设置于所述微电子机械系统芯片的下表面一侧，所述第二电连接件电性连接所述第一电连接件。与现有技术相比，本发明可在对MEMS晶圆进行封装过程中形成机械器件，使得机械器件不易混入杂质，保证了封装结构的可靠性。
113. 203232864 微投影仪芯片封装结构
CN
09.10.2013
H01L 23/28 Loading...
H01L 23/28
Loading...
201320260020.3
苏州晶方半导体科技股份有限公司
王之奇
H01L 23/28
Loading...
本实用新型涉及一种微投影仪芯片封装结构，包括：微投影仪芯片、玻璃、设置于所述微投影仪芯片和玻璃之间的空心墙，以及设置于所述空心墙内的液晶，其特征在于，所述空心墙包括涂覆胶，及在所述涂覆胶内均匀排布的多个等高的颗粒，所述颗粒定义所述空心墙高度。与现有技术相比，本实用新型的微投影仪芯片封装结构有效的提升了微投影仪芯片封装结构的性能及生产合格率。
114. 103311190 微投影仪芯片封装结构及其封装方法
CN
18.09.2013
H01L 23/28 Loading...
H01L 23/28
Loading...
201310176735.5
苏州晶方半导体科技股份有限公司
王之奇
H01L 23/28
Loading...
本发明揭示了一种微投影仪芯片封装结构及其封装方法，其中，该封装结构包括：微投影仪芯片、玻璃、设置于所述微投影仪芯片和玻璃之间的空心墙，以及设置于所述空心墙内的液晶，其特征在于，所述空心墙包括涂覆胶，及在所述涂覆胶内均匀排布的多个等高的颗粒，所述颗粒定义所述空心墙高度。与现有技术相比，本发明的微投影仪芯片封装结构及其封装方法有效的提升了微投影仪芯片封装结构的性能及生产合格率。
115. 202996817 芯片结构
CN
12.06.2013
H01L 23/488 Loading...
H01L 23/488
Loading...
201320000981.0
苏州晶方半导体科技股份有限公司
王之奇
H01L 23/488
Loading...
本实用新型揭示了一种芯片结构包括功能区，与所述功能区电性连接的多个焊垫，所述多个焊垫位于所述功能区之外，所述多个焊垫中的至少部分焊垫上设有内壁为电连接面的内孔，所述电连接面的面积大于所述焊垫任意侧壁的面积。与现有技术相比，本实用新型的芯片结构通过在与功能区电性连接的焊垫上形成内孔，使该内孔的内壁上形成可与导电线路电性连接的电连接面，从而在缩小焊垫尺寸，提高生产芯片效率、降低生产芯片成本的同时，保证了芯片与导电线路的电连接面面积，减小芯片断路的可能性，保证芯片的稳定性。
116. 202996840 BSI图像传感器
CN
12.06.2013
H01L 27/146 Loading...
H01L 27/146
Loading...
201320010199.7
苏州晶方半导体科技股份有限公司
王之奇
H01L 27/146
Loading...
本实用新型揭示了一种BSI图像传感器，包括硅基底、透光基底、设置于所述硅基底和所述透光基底之间的互连层，所述互联层内设有与所述图像传感区配合的焊垫，其中，所述互连层包括暴露于空气中的互连层截面，所述BSI图像传感器还包括覆盖所述互连层截面的绝缘层。与现有技术相比，本实用新型的BSI图像传感器的性能及信赖性较好。
117. 202977412 半导体芯片封装结构
CN
05.06.2013
H01L 23/538 Loading...
H01L 23/538
Loading...
201220622930.7
苏州晶方半导体科技股份有限公司
王之奇
H01L 23/538
Loading...
本实用新型揭示了一种半导体芯片封装结构，包括：芯片，所述芯片上设置有控制电路；第一电连接件，电性连接所述控制电路；第二电连接件，通过再分布线路电性连接所述第一电连接件；其中，所述再分布线路和所述芯片的表面之间还设有第二绝缘层和第一绝缘层，所述第二绝缘层覆盖所述第一绝缘层，且所述第一绝缘层的介电常数小于所述第二绝缘层的介电常数。与现有技术相比，本实用新型通过在晶圆封装结构的通孔壁上设置双层绝缘层，提高了芯片的绝缘稳定性及信耐性。
118. 202977411 半导体芯片封装结构
CN
05.06.2013
H01L 23/528 Loading...
H01L 23/528
Loading...
201220704873.7
苏州晶方半导体科技股份有限公司
王之奇
H01L 23/528
Loading...
本实用新型揭示了一种半导体芯片封装结构及封装方法，其中，所述封装结构包括芯片，所述芯片包括上表面、与上表面相背的下表面，所述下表面上设有感光区和焊垫；基底，所述基底包括上表面，与上表面相背的下表面，所述基底上表面与所述芯片下表面连接；焊球，所述焊球设置于所述芯片上表面；导电层，电连接所述焊垫和所述焊球；所述半导体芯片封装结构还包括覆盖于除基底下表面外的所有芯片封装体外表面的气相沉积高分子有机薄膜。本实用新型不仅可更好的保护芯片封装体，同时，优化了芯片封装体的成像质量。
119. 103077951 BSI图像传感器的晶圆级封装方法
CN
01.05.2013
H01L 27/146 Loading...
H01L 27/146
Loading...
201310007440.5
苏州晶方半导体科技股份有限公司
王之奇
H01L 27/146
Loading...
本发明揭示了一种BSI图像传感器的晶圆级封装方法，所述方法包括：通过第一切刀对BSI图像传感器晶圆封装体进行第一次切割，分离相邻的BSI图像传感器的互连层；通过第二切刀对BSI图像传感器晶圆封装体进行第二次切割，以获得多个独立的BSI图像传感器；其中，所述第一切刀硬度大于所述第二切刀。与现有技术相比，本发明的BSI图像传感器的晶圆级封装方法有效的提升了封装后得到的BSI图像传感器的性能及信赖性。
120. 103021990 芯片结构及其制造方法
CN
03.04.2013
H01L 23/488 Loading...
H01L 23/488
Loading...
201310000711.4
苏州晶方半导体科技股份有限公司
王之奇
H01L 23/488
Loading...
本发明揭示了一种芯片结构及其制造方法，其中，该芯片结构包括功能区，与所述功能区电性连接的多个焊垫，所述多个焊垫位于所述功能区之外，所述多个焊垫中的至少部分焊垫上设有内壁为电连接面的内孔，所述电连接面的面积大于所述焊垫任意侧壁的面积。与现有技术相比，本发明的芯片结构及其制造方法通过在与功能区电性连接的焊垫上形成内孔，使该内孔的内壁上形成可与导电线路电性连接的电连接面，从而在缩小焊垫尺寸，提高生产芯片效率、降低生产芯片成本的同时，保证了芯片与导电线路的电连接面面积，减小芯片断路的可能性，保证芯片的稳定性。
121. 102969286 半导体芯片封装结构及封装方法
CN
13.03.2013
H01L 23/31 Loading...
H01L 23/31
Loading...
201210553812.X
苏州晶方半导体科技股份有限公司
王之奇
H01L 23/31
Loading...
本发明揭示了一种半导体芯片封装结构及封装方法，其中，所述封装结构包括芯片，所述芯片包括上表面、与上表面相背的下表面，所述下表面上设有感光区和焊垫；基底，所述基底包括上表面，与上表面相背的下表面，所述基底上表面与所述芯片下表面连接；焊球，所述焊球设置于所述芯片上表面；导电层，电连接所述焊垫和所述焊球；所述半导体芯片封装结构还包括覆盖于除基底下表面外的所有芯片封装体外表面的气相沉积高分子有机薄膜。本发明不仅可更好的保护芯片封装体，同时，优化了芯片封装体的成像质量。
122. 202772129 半导体器件系统级封装结构及封装模组
CN
06.03.2013
H01L 23/488 Loading...
H01L 23/488
Loading...
201220506266.X
苏州晶方半导体科技股份有限公司
王之奇
H01L 23/488
Loading...
本实用新型揭示了一种半导体器件系统级封装结构及封装模组，其中，所述封装结构包括：第一芯片，所述第一芯片包括设有再分布第一焊垫和控制电路的第一面，和与所述第一面相背的第二面，所述控制电路电性连接所述再分布第一焊垫；第二芯片，所述第二芯片包括设有第二焊垫203和控制电路的第一面，和与所述第一面相背的第二面，所述控制电路电性连接所述第二焊垫203；所述再分布第一焊垫和所述第二焊垫203贴合并电性连接。与现有技术相比，本实用新型通过芯片间相对的电连接，使得多个芯片的系统级封装尺寸大大缩小、生产效率提高、工艺简单。
123. 102945840 半导体芯片封装结构及封装方法
CN
27.02.2013
H01L 23/538 Loading...
H01L 23/538
Loading...
201210478147.2
苏州晶方半导体科技股份有限公司
王之奇
H01L 23/538
Loading...
本发明揭示了一种半导体芯片封装结构及封装方法，其中，所述封装结构包括：芯片，所述芯片上设置有控制电路；第一电连接件，电性连接所述控制电路；第二电连接件，通过再分布线路电性连接所述第一电连接件；其中，所述再分布线路和所述芯片的表面之间还设有第二绝缘层和第一绝缘层，所述第二绝缘层覆盖所述第一绝缘层，且所述第一绝缘层的介电常数小于所述第二绝缘层的介电常数。与现有技术相比，本发明通过在晶圆封装结构的通孔壁上设置双层绝缘层，提高了芯片的绝缘稳定性及信耐性，且相对地简化了工艺流程。
124. 102856306 Semiconductor device system-level packaging structure and packaging module
CN
02.01.2013
H01L 25/065 Loading...
H01L 25/065
Loading...
201210371803.9
苏州晶方半导体科技股份有限公司
王之奇
H01L 25/065
Loading...
The invention discloses a semiconductor device system-level packaging structure and a packaging module, wherein the packaging structure comprises a first chip and a second chip. The first chip comprises a first surface with a redistributed first welding pad and a control circuit, and a second surface at the back of the first surface, wherein the control circuit is electrically connected with the redistributed first welding pad; the second chip comprises a first surface with a second welding pad 203 and a control circuit, and a second surface at the back of the first surface, wherein the control circuit is electrically connected with the second welding pad 203; and the redistributed first welding pad and the second welding pad 203 are attached to each other and electrically connected. In comparison with the prior art, based on the opposite electrical connection between chips, the system-level packaging size of multiple chips is reduced greatly, the production efficiency is improved, and the technology is simple.
125. 202601614 影像传感封装结构及其模组
CN
12.12.2012
H01L 25/18 Loading...
H01L 25/18
Loading...
201220168994.4
苏州晶方半导体科技股份有限公司
王之奇
H01L 25/18
Loading...
本实用新型揭示了一种影像传感封装结构及其模组，其中，该封装结构包括：基板，所述基板上设置有导电介质，其特征在于，所述影像传感封装结构还包括图像传感芯片和信号处理芯片，所述图像传感芯片和所述信号处理芯片通过所述导电介质电性连接。本实用新型通过将图像传感芯片和信号处理芯片两部分分离式地封装进同一基板中形成影像传感封装结构，降低了设计难度及制造成本。
126. 202601608 半导体封装结构及其模组
CN
12.12.2012
H01L 23/488 Loading...
H01L 23/488
Loading...
201220184790.X
苏州晶方半导体科技股份有限公司
王之奇
H01L 23/488
Loading...
本实用新型揭示了一种半导体封装结构及其模组，其中，该半导体封装结构包括：芯片，其上设置有多个金属凸点；基板，其包括上表面以及与上表面相背的下表面，所述基板下表面设有凹陷的收容空间，所述芯片收容于所述收容空间内；所述基板还设有从上表面向下表面延伸并与所述收容空间连通的通孔；导电介质，所述导电介质设置于所述收容空间内壁及所述基板的下表面，所述芯片通过所述金属凸点与所述导电介质电性连接；焊接凸点，所述焊接凸点与所述基板下表面上的导电介质电性连接。与现有技术相比，本实用新型移除了光学区其上的透明基板，使得光线的接收与发射顺利，提高芯片的整体性能。
127. 202601616 红外传感器封装结构
CN
12.12.2012
H01L 27/146 Loading...
H01L 27/146
Loading...
201220252979.8
苏州晶方半导体科技股份有限公司
俞国庆
H01L 27/146
Loading...
本实用新型揭示了一种红外传感器封装结构，其包括：具有收容腔的金属上盖，其上包括基板和环形金属层，该基板包括上表面以及与上表面相背的下表面，上表面设置有环形的第一金属凸块，环形金属层的形状与第一金属凸块相对应，且第一金属凸块与环形金属层键合；红外传感器芯片，其上包括传感区域，以及设置于传感区域外围的与环形金属层形状对应的第二金属凸块，该环形金属层与第二金属凸块键合。本实用新型红外传感器封装采用了晶圆级封装结构，其工艺简单，且完成后的封装结构尺寸较小。
128. 202549824 芯片封装结构
CN
21.11.2012
H01L 23/488 Loading...
H01L 23/488
Loading...
201220058855.6
苏州晶方半导体科技股份有限公司
王之奇
H01L 23/488
Loading...
一种芯片封装结构，包括：基板，所述基板的表面形成有若干个第一连接垫；位于所述基板表面的第一芯片，所述第一芯片的第一表面形成有第二连接垫；所述第一芯片的第一表面与基板的表面之间通过各向异性导电胶相粘结，且利用所述各向异性导电胶使得第一连接垫和第二连接垫电学互连。所述芯片与基板之间的各向异性导电胶可同时起到电学连接和机械连接的作用，不需要在芯片和基板之间进行底部填充、固化，且所述各向异性导电胶固化的温度较低，不需要进行回流焊，可节省工艺步骤，提高器件稳定性，降低封装成本。
129. 202523711 半导体封装结构及封装模组
CN
07.11.2012
H01L 27/146 Loading...
H01L 27/146
Loading...
201220092439.8
苏州晶方半导体科技股份有限公司
王之奇
H01L 27/146
Loading...
本实用新型揭示了一种半导体封装结构，其特征在于，该封装结构包括：基板，其包括上表面以及与上表面相背的下表面，所述基板上包括感光区，以及与所述感光区电性连接的焊垫；孔洞，自所述基板的下表面朝上表面延伸，所述孔洞暴露出所述焊垫，所述孔洞的靠近所述下表面的开口的口径大于所述孔洞的靠近所述上表面的开口的口径；导电介质，形成于所述孔洞内，且电性连接至所述焊垫。与现有技术相比，本实用新型移除了感光区其上的透明基板，使得光线的接收与发射顺利，提高芯片的整体性能。
130. 202502991 半导体封装结构
CN
24.10.2012
H01L 23/488 Loading...
H01L 23/488
Loading...
201220135645.2
苏州晶方半导体科技股份有限公司
王之奇
H01L 23/488
Loading...
本实用新型揭示了一种半导体封装结构，包括：芯片，其上设有多个焊垫；转接板，所述转接板上表面凹陷有收容空间，所述芯片收容于所述收容空间内；通孔，其贯穿所述转接板并与所述收容空间连通；导电介质，设置于所述通孔内及所述转接板下表面，所述焊垫与所述导电介质电性连接；其中，在所述转接板下表面的导电介质电性连接有多个金属凸点，所述多个金属凸点的节距大于所述多个焊垫的节距。通过在转接板上设置可容纳芯片的收容空间，降低了转接板封装的工艺难度，进而降低了生产成本。
131. 202495436 半导体封装结构及其模组
CN
17.10.2012
H01L 23/16 Loading...
H01L 23/16
Loading...
201220082945.9
苏州晶方半导体科技股份有限公司
王文龙
H01L 23/16
Loading...
本实用新型揭示了一种封装结构，包括：一侧形成有光学电子器件的芯片，以及覆盖所述芯片的基板；所述芯片与基板之间设有主间隔件，其特征在于，所述芯片与基板之间还设有位于所述光学电子器件与主间隔件之间的至少一层次间隔件。与现有技术相比，本实用新型通过在所述光学电子器件和主间隔件之间设置次间隔件，以防止因芯片尺寸过大造成芯片受力开裂问题，并且避免了因间隔件过于加宽而造成的涂胶不均问题，从而提升芯片封装质量。
132. 202495439 半导体封装结构及其模组
CN
17.10.2012
H01L 23/32 Loading...
H01L 23/32
Loading...
201220082946.3
苏州晶方半导体科技股份有限公司
王宥军
H01L 23/32
Loading...
本实用新型揭示了一种半导体封装结构，其包括：基板，该基板包括第一收容空间和第二收容空间，第一收容空间和第二收容空间之间设有高度差，第一和第二收容空间内设置有第一导线；第一芯片，设置于第一收容空间内，并与第一导线电性连接；第二芯片，设置于第二收容空间内，并与第一导线电性连接。与现有技术相比，本实用新型通过在基板上设置具有高度差的第一收容空间和第二收容空间，实现不同尺寸芯片间的系统级堆叠互连。
133. 202495441 半导体封装结构
CN
17.10.2012
H01L 23/488 Loading...
H01L 23/488
Loading...
201220135641.4
苏州晶方半导体科技股份有限公司
王之奇
H01L 23/488
Loading...
本实用新型揭示了一种半导体封装结构，包括：芯片，其上设置有多个金属凸点；转接板，所述转接板上表面凹陷有收容空间，所述芯片收容于所述收容空间内；多个通孔，贯穿所述转接板与所述收容空间连通，所述通孔内设置有导电介质，所述导电介质电性连接设置于转接板下表面的再分布电路，所述再分布电路上设有多个焊接凸点；其中，所述金属凸点与所述导电介质电性连接，所述多个焊接凸点的节距大于所述多个金属凸点的节距。本实用新型通过在转接板上设置可容纳芯片的收容空间，降低了转接板封装的工艺难度，进而降低了生产成本。
134. 102738131 半导体模组、封装结构及其封装方法
CN
17.10.2012
H01L 25/00 Loading...
H01L 25/00
Loading...
201210058208.X
苏州晶方半导体科技股份有限公司
王宥军
H01L 25/00
Loading...
本发明揭示了一种半导体封装结构，其包括：基板，该基板包括第一收容空间和第二收容空间，第一收容空间和第二收容空间之间设有高度差，第一和第二收容空间内设置有第一导线；第一芯片，设置于第一收容空间内，并与第一导线电性连接；第二芯片，设置于第二收容空间内，并与第一导线电性连接。与现有技术相比，本发明通过在基板上设置具有高度差的第一收容空间和第二收容空间，实现不同尺寸芯片间的系统级堆叠互连。
135. 202331531 一种超薄手机卡贴
CN
11.07.2012
G06K 19/077 Loading...
G06K 19/077
Loading...
201120347158.8
上海合玉科技发展有限公司
刘亮
G06K 19/077
Loading...
本实用新型公开一种超薄手机卡贴，大小与手机卡匹配，其包括一芯片部分及一软板，该软板与手机卡连接。本实用新型可通过不同的外形设计，适用于2FF卡和3FF卡，兼容各种运营网络，而且可靠性和兼容性都比常规产品很大提高，且产品厚度薄，可靠性高、产品结构精细。
136. 102569324 Packaging structure and packaging method for image sensor
CN
11.07.2012
H01L 27/146 Loading...
H01L 27/146
Loading...
201210041018.7
苏州晶方半导体科技股份有限公司
王之奇
H01L 27/146
Loading...
The invention discloses a packaging structure and a packaging method for an image sensor. The packaging structure for the image sensor comprises a chip to be packaged and a printed circuit board (PCB), wherein the chip to be packaged comprises a light-sensitive area and first solder pads which are positioned at the periphery of the light-sensitive area; the PCB is positioned on the surface of the chip to be packaged and is provided with a first opening which penetrates through the PCB and second solder pads which are positioned at the periphery of the first opening; the first opening is exposed from the light-sensitive area of the chip to be packaged; and the second solder pads are connected with the first solder pads. Because the packaging structure for the image sensor has only two layers, namely the chip to be packaged and the PCB which is positioned on the surface of the chip to be packaged, the manufacturing process is simple, the thickness of the finally formed product can be effectively reduced, and the product is miniaturized.
137. 202275834 感光半导体器件的封装结构
CN
13.06.2012
H01L 27/146 Loading...
H01L 27/146
Loading...
201120326562.7
苏州晶方半导体科技股份有限公司
王蔚
H01L 27/146
Loading...
一种感光半导体器件的封装结构，包括：待封装芯片，所述待封装芯片表面具有高像素感光区以及位于高像素感光区周围的第一焊垫；位于所述封装芯片表面的封装基底，所述封装基底具有贯穿所述封装基底且暴露出所述高像素感光区的第一开口。本实用新型的感光半导体器件的封装结构无色差、鬼影。
138. 102280433 Encapsulation structure and encapsulation method for wafer-level die sizes
CN
14.12.2011
H01L 23/495 Loading...
H01L 23/495
Loading...
201110240043.3
China Wafer Level CSP Co.,Ltd.
Zhang Jian
H01L 23/495
Loading...
The invention provides an encapsulation structure and an encapsulation method for wafer-level die sizes. The encapsulation structure comprises a reduction wafer, a protective layer and welding balls, wherein a plurality of die welding pads are formed on the surface of one side of the reduction wafer; the protective layer at least covers the surface of one side, which is provided with the die welding pads, of the reduction wafer and the surfaces of the die welding pads, and welding ball openings are formed at the positions corresponding to the die welding pads in the protective layer; the welding balls are positioned in the welding ball openings; and the welding balls are electrically connected with the die welding pads. The method comprises the following steps of: providing the reduction wafer, wherein a plurality of die welding pads are formed on the surface of one side of the reduction wafer; forming the protective layer, wherein the protective layer at least covers the surface of one side, which is provided with the die welding pads, of the reduction wafer and the surfaces of the die welding pads; forming the welding ball openings in the protective layer; and forming the welding balls in the welding ball openings, wherein the welding balls are electrically connected with the die welding pads. By the encapsulation structure and the encapsulation method, the encapsulation thickness of the wafer-level die sizes is small.
139. 102280391 Wafer level package structure and formation method thereof
CN
14.12.2011
H01L 21/50 Loading...
H01L 21/50
Loading...
201110256649.6
China Wafer Level CSP Co.,Ltd.
Wang Zhiqi
H01L 21/50
Loading...
The invention provides a wafer level package structure and a formation method thereof. The method comprises the following steps: providing a substrate; forming a cavity in the substrate; forming a redistribution line in the substrate and on part surface of the cavity; providing a chip to be packaged, wherein the chip has a device surface and a basal surface opposite to the device surface; forming an Under Bump Metal on a soldering pad layer surface of the device surface and forming a bump on a surface of the Under Bump Metal; connecting the chip to be packaged with the substrate such that the chip to be packaged faces the cavity and the bump is electrically connected with the redistribution line. The wafer level package structure in the invention has the advantages of a simple structure, high packaging quality, and high compatibility in subsequent combination with PCB plate process. The wafer level package structure formation method in the invention has the advantages of simple process sequence and low cost.
140. 102270590 Wafer level package structure and method
CN
07.12.2011
H01L 21/60 Loading...
H01L 21/60
Loading...
201110257344.7
China Wafer Level CSP Co., Ltd.
Wang Youjun
H01L 21/60
Loading...
The invention discloses a wafer level package structure and a wafer level package method. The wafer level package method comprises the following steps of: providing a wafer to be packaged, wherein a plurality of independent bonding pads are formed on the surface of the wafer; forming conductive columns with the same height on the surfaces of the bonding pads; and forming bumps on the surfaces of the columns with the same height. The wafer level package method is simple in process; and the wafer level package structure is high in package quality.
141. 102024897 Wafer-level package structure of light emitting diode and manufacturing method thereof
CN
20.04.2011
H01L 33/48 Loading...
H01L 33/48
Loading...
201010521656.X
China Wafer Level CSP Ltd.
Yu Guoqing
H01L 33/48
Loading...
The invention discloses a wafer-level package structure of a light emitting diode and a manufacturing method thereof. The wafer-level package structure comprises a first opening, a first insulating layer, wires, bumps, a second opening and a pin region, wherein the first opening is positioned on the first surface of a unit substrate; the first insulating layer is positioned on the first surface of the unit substrate; the wires are positioned on the first insulating layer and electrically isolated from each other; the bumps are positioned on the wires and electrically connected with electrodes of a bare chip of the light emitting diode; the second opening is positioned on the second surface of the unit substrate and is opposite to the first opening; the pin region is positioned on the second surface of the substrate; and a pin line is correspondingly and electrically connected with the wires. In the invention, the pin line is formed on the second surface of the substrate to lead the electrode of the light emitting diode out, namely the pin line of the light emitting diode and the light emitting diode in the technical scheme are positioned in two opposite surfaces of the substrate, so the area of the substrate to be required can be reduced; and the electrode is not needed to be led out by wire bonding technology in a subsequent package structure so as to reduce the volume of the packaged light emitting diode.
142. 101964313 Packaging structure and packaging method
CN
02.02.2011
H01L 21/50 Loading...
H01L 21/50
Loading...
201010257486.9
China WLCSP Co., Ltd.
Hu Jinjin
H01L 21/50
Loading...
The invention provides a packaging structure and a packaging method. The method comprises the following steps of: providing a semi-packaging structure which comprises laminated wafer and substrate, wherein the back of the wafer relative to the substrate is provided with a V-shaped groove exposing partial chip bonding pad; arranging the V-shaped groove along a cutting line between adjacent semiconductor chips on the wafer and making the V-shaped groove symmetrical with respect to the cutting line; forming a first insulating mask layer on the back of the wafer; forming a through hole penetrating the first insulating mask layer and the chip bonding pad on the bottom of the V-shaped groove; and manufacturing an outer lead, an under ball metallurgy layer and welding bumps on the back of the wafer, wherein one end of the outer lead is formed in the through hole and at least covers the chip bonding pad exposed on the inner wall of the through hole, while the other end is electrically communicated with the welding bumps through the under ball metallurgy layer. The V-shaped groove is not needed to be semi-cut mechanically, the process steps are simplified, the process difficulty is reduced, and the formed packaging structure has the characteristics of simple structure, low cost, easy production and the like.
143. 101962166 Packaging structure and packaging method
CN
02.02.2011
H01L 21/00 Loading...
H01L 21/00
Loading...
201010257481.6
China WLCSP Co., Ltd.
Yang Hongying
H01L 21/00
Loading...
The invention provides a packaging structure and a packaging method. The packaging structure comprises a semiconductor wafer, a vacuum first cavity, a second cavity surrounding the first cavity, and a second substrate, wherein a micro electro mechanical part is formed on the surface of the semiconductor wafer, the front face of the first cavity is adhered with the semiconductor wafer and accommodates the micro electro mechanical part, the front face of the second cavity is adhered with the semiconductor wafer, and isolation gas is filled between the second cavity and the fist cavity; and the second substrate is adhered with the backs of the first cavity and the second cavity. The packaging structure is sealed by double cavities, and the isolation gas is filled in an outer cavity so as to stop air from entering an inner cavity through adhered parts, thus a high vacuum environment required by a micro electro mechanical system chip can be kept. The packaging structure has the advantages of excellent air tightness, simple structure, low cost and easy production.
144. 201689876 半导体芯片的压合结构
CN
29.12.2010
H01L 23/13 Loading...
H01L 23/13
Loading...
201020170687.0
苏州晶方半导体科技股份有限公司
王文龙
H01L 23/13
Loading...
本实用新型公开了一种半导体芯片的压合结构，包括基板和晶圆，所述基板上通过光刻技术形成有若干空腔壁，所述空腔壁与晶圆上划分的单元芯片表面设有的敏感器件区一一对应，并包围所述敏感器件区；所述空腔壁和与该空腔壁对应的敏感器件区的边缘之间设有隔离带。本实用新型能够有效防止基板与晶圆压合过程中涂布于空腔壁上的环氧胶向空腔壁两侧溢流污染到单元芯片上的敏感器件区，从而进一步提高半导体芯片的封装良率及最终产品质量。
145. 101807560 Packaging structure of semiconductor device and manufacture method thereof
CN
18.08.2010
H01L 23/485 Loading...
H01L 23/485
Loading...
201010123452.0
China Wafer Level CSP Ltd.
Wang Wei
H01L 23/485
Loading...
The invention discloses a packaging structure of a semiconductor device and a manufacture method thereof, wherein the packaging structure of the semiconductor element comprises a base body, a semiconductor device, a plurality of welding pads, at least one groove, through holes, an intermediate metal layer and a welding bump, wherein the base body comprises a front face and a back face opposite to the front face; the semiconductor device is positioned at the front face of the base body; the welding pads are respectively configured at the periphery of the semiconductor device; the grooves are positioned at the edge region of the back face of the base body; the through holes are positioned at the bottoms of the grooves corresponding to the welding pads; the intermediate metal layer is electrically connected with the welding pads; and the welding bump is electrically connected with the intermediate metal layer. The through holes are not easy to have accumulated metal or insulation materials at openings, thereby greatly improving the yield of the product process and enhancing the reliability of the products.
146. 101800207 Packaging structure of semiconductor element and manufacture method thereof
CN
11.08.2010
H01L 23/485 Loading...
H01L 23/485
Loading...
201010123443.1
China Wafer Level CSP Technology (Suzhou) Co., Ltd.
Wang Wei
H01L 23/485
Loading...
The invention discloses a packaging structure of a semiconductor element and a manufacture method thereof, wherein the packaging structure of the semiconductor element comprises a base body, a semiconductor element, a plurality of welding pads, through holes, a dielectric metal layer and a solder bump, wherein the base body comprises a front face and a back face opposite to the front face; the semiconductor element is positioned on the front face of the base body; the welding pads are positioned on the front face of the base body and are respectively distributed at the periphery of the semiconductor element; the through holes are positioned in the back face of the base body and correspond to the welding pads; the dielectric metal layer is electrically connected with the welding pads; the solder bump is electrically connected with the dielectric metal layer; and the thickness of the base body at the periphery of the through holes is smaller than that of the base body at the inner side of the through holes, which prevents insulating materials or metal from being accumulated in the openings of the through holes, improves the reliability of products, and reduces the size of the packaging structure.
147. 101789414 Ultrathin semiconductor chip packaging structure and manufacturing process thereof
CN
28.07.2010
H01L 23/485 Loading...
H01L 23/485
Loading...
201010116257.5
China Wafer Level CSP Ltd.
Wang Wei
H01L 23/485
Loading...
The invention discloses an ultrathin semiconductor chip packaging structure, wherein double-layer leads are adopted for packaging a chip with a weld pad in double-row arrangement, and the two paths of leads do not mutually interfere, thereby further improving the reliability of electric connection; meanwhile, compared with the prior art, a single-side polymer is adopted for replacing the glass on the back surface of an original chip, a glass-silicon-polymer structure is adopted, the packaging thickness is further thinned, and the thickness can be reduced from the original 0.9mm to 0.5mm when in practical application, thereby greatly reducing the packaging volume of a semiconductor chip.
148. 101710581 Encapsulating structure of semiconductor chip and manufacturing technology thereof
CN
19.05.2010
H01L 23/482 Loading...
H01L 23/482
Loading...
200910186275.8
China Wafer Level (Suzhou) CSP Ltd.
Wang Wei
H01L 23/482
Loading...
The invention provides an encapsulating structure of a semiconductor chip, comprising an encapsulating body, a chip, a weld pad, a leading wire metal layer and a protecting layer, wherein, the chip is encapsulated into the encapsulating body and comprises a photosensitive element; the weld pad is connected with the chip; the leading wire metal layer is connected with the exposed part of the side surface of the weld pad in a T-shaped connection mode, extends to the back of the encapsulating body from the side wall of the encapsulating body and is connected with a welding bulge; and the protecting layer covers the outer surface of the leading wire metal layer. The encapsulating structure is characterized in that the protecting layer is also used for coating the end surface of the side wall of the encapsulating body on the leading wire metal layer. The encapsulating structure strengthens the stability of a connecting point of the welding side surface and the leading wire metal layer in the encapsulating structure of the semiconductor chip, ensures the electrical property of the connecting point and further improves the quality of a semiconductor chip encapsulating product.
149. 101699622 Packaging structure and packaging method of semiconductor device
CN
28.04.2010
H01L 23/485 Loading...
H01L 23/485
Loading...
200910222168.6
China WLCSP Ltd.
Wang Youjun
H01L 23/485
Loading...
The invention discloses a packaging structure and a packaging method of a semiconductor device. The packaging structure of the semiconductor comprises a chip, a passivation layer positioned above the chip, a pad positioned above the passivation layer, a first through hole running through the chip and the passivation layer along a thickness direction to the outside of the pad, a seed crystal layer positioned in the inner wall of the first through hole, a conductor layer positioned on the seed crystal layer, a conductive layer filling up the first through hole, a second through hole, an insulating medium layer, a convex point lower metal layer and convex points, wherein the seed crystal layer, the conductor layer and the conductive layer in the first hole form a first conductive plug; the second through hole runs through the chip and the passivation layer along the thickness direction to the outside of the pad, is positioned around the first through hole and shares a side wall with the first through hole; the insulating medium layer is positioned above the chip, fills up the second through hole and is exposed out of the first conductive plug; the convex point lower metal layer is positioned on the insulating medium layer on the first conductive plug and the periphery of the conductive plug; and the convex points are on the convex point lower metal layer. In the packaging structure and the packaging method, ultra high capacitance caused by TSV interconnection is avoided and the electrical property of the semiconductor packaging structure is improved.
150. 101593733 Encapsulation structure
CN
02.12.2009
H01L 23/04 Loading...
H01L 23/04
Loading...
200910151226.0
China Wafer Level CSP Ltd.
Zou Qiuhong
H01L 23/04
Loading...
The invention provides an encapsulation structure, which comprises a cover plate, unit cavities, cutting ways, solder pad areas and clearance areas, wherein the unit cavities are positioned on the cover plate and discretely arranged; each unit cavity comprises a cavity and a unit cavity wall positioned on the periphery of the cavity; the cutting ways are positioned between adjacent unit cavities; the solder pad areas are positioned on edges of unit cavity walls and discretely arranged; the clearance areas are positioned in areas on the edges of the unit cavity walls excluding the solder pad areas; and corresponding edges of the unit cavity walls of the adjacent unit cavities are partially connected through the cutting ways. The corresponding edges of the unit cavity walls of the adjacent unit cavities are partially connected through the cutting ways on the cover plate, so the bonding force between the cavity walls and chips can be improved, and the problem that the mechanical stress generated in a subsequent V-shaped groove cutting process makes the cavity walls and the chips peel off to cause large-area yield loss is prevented.
151. 101587933 Wafer level encapsulating structure of a luminous diode and manufacturing method thereof
CN
25.11.2009
H01L 33/00 Loading...
H01L 33/00
Loading...
200910152235.1
China WLCSP Ltd.
Li Junjie
H01L 33/00
Loading...
The invention relates to a wafer level encapsulating structure of a luminous diode and manufacturing method thereof, wherein the encapsulating structure comprises: a unit substrate, comprising a first face and a second face opposite to the first face; a first insulating layer, positioned on the first face of the unit substrate; at least two conducting wires, positioned on the insulating layer and mutually electrically isolated; salient points, positioned on the conducting wires for corresponding electric connection with the electrodes of the bare chip of the luminous diode; at least two pin areas, positioned on the second face of the substrate and mutually isolated; pin wires, positioned inside the pin area, mutually electrically isolated and electrically connected with the conducting wires correspondingly. In the invention, the pin wires are formed at the second face of the substrate to lead out of the electrodes of the luminous diode, that is, the pin wires of the luminous diode and the luminous diode are positioned inside two opposite faces of the substrate in the technical proposal, thereby being capable of reducing required area of substrate; moreover, the electrodes can be led out in the subsequent encapsulating structure without gold thread beating technology, thereby further decreasing the volume after being encapsulated.
152. 101498813 Light guide
CN
05.08.2009
G02B 6/10 Loading...
G02B 6/10
Loading...
200910126377.0
Wafer Level CSP Suzhou Ltd.
Shao Mingda
G02B 6/10
Loading...
The invention provides a wafer level fiber waveguide and the manufacturing method thereof. With semiconductor integrated circuit manufacturing technique, a micron level fiber waveguide which is characterized by smooth contact face, even thickness and terminal surface being a mirror face with arbitrary angles is manufactured and the manufacturing cost is greatly reduced.
153. 101498814 Light guide
CN
05.08.2009
G02B 6/10 Loading...
G02B 6/10
Loading...
200910126378.5
Wafer Level CSP Suzhou Ltd.
Shao Mingda
G02B 6/10
Loading...
The invention provides a wafer level fiber waveguide and the manufacturing method thereof. With semiconductor integrated circuit manufacturing technique, a micron level fiber waveguide which is characterized by smooth contact face, even thickness and terminal surface being a mirror face with arbitrary angles is manufactured and the manufacturing cost is greatly reduced.
154. 101488476 Encapsulation method
CN
22.07.2009
H01L 21/78 Loading...
H01L 21/78
Loading...
200910046893.2
Wafer Level CSP (Suzhou) Ltd.
Yu Guoping
H01L 21/78
Loading...
The invention provides an encapsulation method, comprising the following steps: forming a plurality of cavity walls on a substrate; forming a notch between the cavity walls on the side where the cavity walls are formed; the cavity wall and a wafer where a semiconductor device is provided are agglutinated; the substrate is cut at the notch. Compared with the prior art, first, the notch is formed between the cavity walls at one side where the cavity walls are formed, namely, the substrate is thinned at the position where the substrate is to be separated, so that the lower surface of the substrate is far away from a weld pad, therefore, the weld pad is not harmed in the follow-up process of separating the substrate.
155. 101477982 Photoconverter, manufacturing process thereof, and LED
CN
08.07.2009
H01L 25/075 Loading...
H01L 25/075
Loading...
200910000394.X
Jingfang Semi-conductor Technology (Suzhou) Co., Ltd.
Shao Mingda
H01L 25/075
Loading...
The invention relates to a photoconverter as well as a manufacturing method thereof and a light-emitting diode. The photoconverter used for the light-emitting diode comprises two substrates, a ring-shaped first cavity wall is arranged between the two substrates, the first cavity wall and the two substrates are encircled to form a closed space, and the closed space is filled with a light conversion material. The photoconverter realizes the package production of the light conversion material used for LEDs. By adopting the structure and the manufacturing method of the invention, the active light conversion material can be packaged in the photoconverter, and the reaction of the active light conversion material with other active materials, such as oxygen, can be avoided during the production process. Moreover, the wafer-level dimension package technology can be used for the package of the light conversion material, the manufacturing efficiency of the photoconverter is improved, and the cost is reduced.
156. 101419952 Wafer stage chip encapsulation method and encapsulation construction
CN
29.04.2009
H01L 23/48 Loading...
H01L 23/48
Loading...
200810178977.7
China WLCSP Ltd.
Wang Zhiqi
H01L 23/48
Loading...
The invention relates to a packaging method of a wafer-level chip and a packaging structure thereof, wherein, the wafer-level packaging structure comprises a bonding pedestal, a bonding pad which is arranged on the front face of the chip, and an intermediate metal layer which connects the bonding pedestal and the bonding pad; the chip is provided with a through hole which leads from the back face of the chip to the bonding pad, and the intermediate metal layer is connected with the bonding pad in the through hole. Compared with the prior art, the method causes the back face of the chip to be provided with the through hole which exposes the bonding pad arranged on the front face of the chip, and causes the intermediate metal layer to be connected with the bonding pad in the through hole, thus the connection contact surface is larger and a relatively stable connection structure can be formed.
157. 101369568 Packaging structure, packaging method and photosensitive device
CN
18.02.2009
H01L 23/488 Loading...
H01L 23/488
Loading...
200810042930.8
Jingfang Semiconductor Technology (Suzhou) Co., Ltd.
Wang Zhiqi
H01L 23/488
Loading...
The invention provides a package structure, package method and a sensitization device. The package structure includes a substrate, chips and welding spots for the electrical connection with weld pads on the chip. The welding spots are disposed on the substrate, which can avoid that the prior art form a multi-layer cover structure as forming the spots on one side of the chip of the package structure thereby reducing thickness of the package structure and enhancing the reliability of the package structure.
158. 101355066 Packaging structure and manufacturing method thereof
CN
28.01.2009
H01L 23/482 Loading...
H01L 23/482
Loading...
200810098168.5
Jingfang Semi-conductor Technology (Suzhou) Co., Ltd.
Yu Guoping
H01L 23/482
Loading...
The invention provides a packaging structure and a method for manufacturing the same. The packaging structure comprises a chip provided with a welding pad, an intermediate metallic layer electrically communicated with the welding pad, welding salient points and a redistribution metallic layer electrically communicated with the welding salient points, wherein the redistribution metallic layer is directly connected with the intermediate metallic layer to form electrical communication. The method simplifies the packaging structure, and reduces the manufacturing flow of the structure, thereby reducing cost and improving the rate of good products. In addition, one part of the connection of the redistribution metallic layer and the intermediate metallic layer adopts concave connection, while the other part adopts linear connection so as to increase the connection number of the salient points while maintaining connecting stability.
159. 101350320 Crystal round stage encapsulation object and method for forming the same
CN
21.01.2009
H01L 21/58 Loading...
H01L 21/58
Loading...
200810041985.7
Jingfang Semi-conductor Technology (Suzhou) Co., Ltd.
Shao Mingda
H01L 21/58
Loading...
The invention provides a wafer level packing object and a method for forming the wafer level packing object, wherein the method for forming the wafer level packing object comprises the following steps: reforming a small size single chip, a wafer component which comprises more than two chips or a chip packing half-finished product which is formed from passing through more than one packing process on a substrate, or adhering a wafer component which is formed from cutting a whole wafer and is provided with at least two chips, and a base which is used for adhering to form the wafer level sealing object, thereby a wafer with a bigger size can be packed in a wafer level on a wafer level packing device with a smaller size, the service life of the wafer level packing device is prolonged, and the cost is reduced, and the method can enable an enterprise to keep up with the development of a market without updating an amount of the equipments and can enable the wafer to have the tendency of constantly increasing.
160. 101150103 A crystal wafer chip dimension encapsulation line and its making method
CN
26.03.2008
H01L 23/48 Loading...
H01L 23/48
Loading...
200710134026.5
Jingfang Semiconductor Technology (Suzhou) Co., Ltd.
Yu Guoping
H01L 23/48
Loading...
This invention relates to a wafer-size chip package circuit and its manufacturing method, in which, the circuit includes leads and pads, a compensation graph is set on a lead just opposite to an adjacent pad, or a compensation graph is set on the pad just opposite to an adjacent lead, when the circuit is processed, first of all a total metal layer is generated on the base matrix and coated with photoetch glue to form a necessary graph then to be made to a circuit with a method of depositing the metal, removing the photoresistance and the bottom metal.
161. 101123231 Encapsulation structure for wafer chip dimension of micro mechanical-electrical system and its making method
CN
13.02.2008
H01L 23/48 Loading...
H01L 23/48
Loading...
200710131491.3
China Wafer Level CSP Suzhou Ltd.
Wang Zhiqi
H01L 23/48
Loading...
The invention relates to a wafer-level chip size encapsulation structure of micro electromechanical system and the manufacturing method. The outside of the micro electromechanical system chip is provided with a welding pad in a dense array. The front face of the chip is provided with a protection cover. An empty cavity wall is provided between the chip and the protection cover. The material of the empty cavity is polymer photoresist leakproof material which has the possibility of being pressed. The protection cover is connected with the front cover of the chip through the empty cavity wall. The micro electromechanical component is positioned in an empty cavity formed by the empty cavity wall and the chip of the micro electromechanical system. A groove and the back of the chip of the micro electromechanical system are covered by an insulating layer. An outer lead wire is deposited on the exposing surface of the horizontal side of the welding pad and the back surface of the insulating layer. The outer lead wire, on which opening holes are formed, is covered by a welding mask film. Welding projections are attached on the bottom end of the outer lead wire. The welding pad has an electrical connection with the welding projections through the outer lead wire. The invention successfully solves the problems that the leak tightness of the encapsulation and the over thickness of the thickness of the wafer is not beneficial to the corrosion of the plasma, thus not only greatly reducing the volume of the chip after encapsulation but also obviously reducing the cost of encapsulation.
162. 101122655 Optical waveguide and its manufacture method thereof
CN
13.02.2008
G02B 6/10 Loading...
G02B 6/10
Loading...
200710151335.3
China Wafer Level CSP Suzhou Ltd.
Shao Mingda
G02B 6/10
Loading...
The invention provides a wafer-level optical waveguide and a manufacturing method. The invention adopts the semiconductor integrated circuit manufacturing process to manufacture micron optical waveguide with smooth contact surface, uniform thickness and an arbitrary angle mirror on end face, and significantly reduce the manufacturing cost.
163. 1964007 A method to manufacture packaging structure of 'L' shaped electric connection wafer level chip size
CN
16.05.2007
H01L 21/50 Loading...
H01L 21/50
Loading...
200610098236.9
Jingfang Semiconductor Technology (Suzhou) Co., Ltd.
Yu Guoqing
H01L 21/50
Loading...
The related manufacture method for L-shaped electric connecting wafer-level chip package structure comprises: providing a wafer; arranging a first glass package layer between the chip and substrate; constructing a channel on back of substrate to expose the compatible bonding pad around the outside chip partly; setting mask to fill the channel and cover the exposed silicon ramp and bonding pad; plasma etching to expose the lower surface of the pad; depositing metal wire to form the L-shaped connection with the pad; covering protective mask to the outside wire, and attaching welding bulge. This invention can improve the reliability for electric connection.
164. 1949491 'N' shape electric connectioned wafer stage chip size packaging structure and mfg. method thereof
CN
18.04.2007
H01L 23/488 Loading...
H01L 23/488
Loading...
200610096807.5
Jingfang Semiconductor Sci. & Tech. (Suzhou) Co., Ltd.
Yu Guoqing
H01L 23/488
Loading...
The invention provides a 'N'-shaped packaging structure and the making method thereof, forming a cavity wall on first glass; covering a silicon chip with the first glass and densely covering and arranging compatible pads in the periphery of the silicon chip and holding an optical/image part in the cavity; selectively etching the chip to compose channel to partially expose the compatible pads; filling insulating material in the channel to cover the exposed silicon ramp and compatible pads, where the insulating material bonds second glass to the silicon chip; after etching, coating welding mask on the glass; exposing the transverse side, and top and bottom sides of the compatible pads; depositing metal into outer leads and isolating the outer leads with holes, and connecting the leads in 'N' shape to the pads; coating leads with the welding mask, and adhesionally welding bumps. And it can be used in SheelUT and ShellOP package, forming more reliable connection between large area exposed compatible pads and leads, and remarkably improving connecting reliability.
165. 1945818 Double layer lead wire package structure and its producing method
CN
11.04.2007
H01L 23/488 Loading...
H01L 23/488
Loading...
200610096808.X
Jingfang Semiconductor Science and Technology (Suzhou) Co., Ltd.
Yu Guoqing
H01L 23/488
Loading...
This invention provides a double layer lead package structure and its manufacturing method, in which, a compatible weld pad is covered on the glass forming a cavity, the glass is adhered with a semiconductor, element on the chip is in the cavity, the insulation material at the back of the chip combines the second layer of glass with the chip, and the glass is coated with insulation material and a metal layer is deposited on it and isolated by open-ends, a welded mask is covered on the metal layer and opened with an open-end, part of the metal layer is exposed , the second metal layer is deposited on the open-end and the welded-mask of a V-shape channel and covered with the mask attached with welded humps, the compatible weld pad is connected with the first and the second metal layers.

