#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* UartDebug_TXInternalInterrupt */
#define UartDebug_TXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UartDebug_TXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UartDebug_TXInternalInterrupt__INTC_MASK 0x1000u
#define UartDebug_TXInternalInterrupt__INTC_NUMBER 12
#define UartDebug_TXInternalInterrupt__INTC_PRIOR_NUM 7
#define UartDebug_TXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define UartDebug_TXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UartDebug_TXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* UartXbee_RXInternalInterrupt */
#define UartXbee_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UartXbee_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UartXbee_RXInternalInterrupt__INTC_MASK 0x100000u
#define UartXbee_RXInternalInterrupt__INTC_NUMBER 20
#define UartXbee_RXInternalInterrupt__INTC_PRIOR_NUM 7
#define UartXbee_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_20
#define UartXbee_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UartXbee_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* UartXbee_TXInternalInterrupt */
#define UartXbee_TXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UartXbee_TXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UartXbee_TXInternalInterrupt__INTC_MASK 0x80u
#define UartXbee_TXInternalInterrupt__INTC_NUMBER 7
#define UartXbee_TXInternalInterrupt__INTC_PRIOR_NUM 7
#define UartXbee_TXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_7
#define UartXbee_TXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UartXbee_TXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* PinLedRemoteBattLevelHigh */
#define PinLedRemoteBattLevelHigh__0__MASK 0x20u
#define PinLedRemoteBattLevelHigh__0__PC CYREG_PRT5_PC5
#define PinLedRemoteBattLevelHigh__0__PORT 5
#define PinLedRemoteBattLevelHigh__0__SHIFT 5
#define PinLedRemoteBattLevelHigh__AG CYREG_PRT5_AG
#define PinLedRemoteBattLevelHigh__AMUX CYREG_PRT5_AMUX
#define PinLedRemoteBattLevelHigh__BIE CYREG_PRT5_BIE
#define PinLedRemoteBattLevelHigh__BIT_MASK CYREG_PRT5_BIT_MASK
#define PinLedRemoteBattLevelHigh__BYP CYREG_PRT5_BYP
#define PinLedRemoteBattLevelHigh__CTL CYREG_PRT5_CTL
#define PinLedRemoteBattLevelHigh__DM0 CYREG_PRT5_DM0
#define PinLedRemoteBattLevelHigh__DM1 CYREG_PRT5_DM1
#define PinLedRemoteBattLevelHigh__DM2 CYREG_PRT5_DM2
#define PinLedRemoteBattLevelHigh__DR CYREG_PRT5_DR
#define PinLedRemoteBattLevelHigh__INP_DIS CYREG_PRT5_INP_DIS
#define PinLedRemoteBattLevelHigh__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define PinLedRemoteBattLevelHigh__LCD_EN CYREG_PRT5_LCD_EN
#define PinLedRemoteBattLevelHigh__MASK 0x20u
#define PinLedRemoteBattLevelHigh__PORT 5
#define PinLedRemoteBattLevelHigh__PRT CYREG_PRT5_PRT
#define PinLedRemoteBattLevelHigh__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define PinLedRemoteBattLevelHigh__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define PinLedRemoteBattLevelHigh__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define PinLedRemoteBattLevelHigh__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define PinLedRemoteBattLevelHigh__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define PinLedRemoteBattLevelHigh__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define PinLedRemoteBattLevelHigh__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define PinLedRemoteBattLevelHigh__PS CYREG_PRT5_PS
#define PinLedRemoteBattLevelHigh__SHIFT 5
#define PinLedRemoteBattLevelHigh__SLW CYREG_PRT5_SLW

/* PinLedBoardBattLevelHigh */
#define PinLedBoardBattLevelHigh__0__MASK 0x10u
#define PinLedBoardBattLevelHigh__0__PC CYREG_PRT5_PC4
#define PinLedBoardBattLevelHigh__0__PORT 5
#define PinLedBoardBattLevelHigh__0__SHIFT 4
#define PinLedBoardBattLevelHigh__AG CYREG_PRT5_AG
#define PinLedBoardBattLevelHigh__AMUX CYREG_PRT5_AMUX
#define PinLedBoardBattLevelHigh__BIE CYREG_PRT5_BIE
#define PinLedBoardBattLevelHigh__BIT_MASK CYREG_PRT5_BIT_MASK
#define PinLedBoardBattLevelHigh__BYP CYREG_PRT5_BYP
#define PinLedBoardBattLevelHigh__CTL CYREG_PRT5_CTL
#define PinLedBoardBattLevelHigh__DM0 CYREG_PRT5_DM0
#define PinLedBoardBattLevelHigh__DM1 CYREG_PRT5_DM1
#define PinLedBoardBattLevelHigh__DM2 CYREG_PRT5_DM2
#define PinLedBoardBattLevelHigh__DR CYREG_PRT5_DR
#define PinLedBoardBattLevelHigh__INP_DIS CYREG_PRT5_INP_DIS
#define PinLedBoardBattLevelHigh__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define PinLedBoardBattLevelHigh__LCD_EN CYREG_PRT5_LCD_EN
#define PinLedBoardBattLevelHigh__MASK 0x10u
#define PinLedBoardBattLevelHigh__PORT 5
#define PinLedBoardBattLevelHigh__PRT CYREG_PRT5_PRT
#define PinLedBoardBattLevelHigh__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define PinLedBoardBattLevelHigh__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define PinLedBoardBattLevelHigh__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define PinLedBoardBattLevelHigh__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define PinLedBoardBattLevelHigh__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define PinLedBoardBattLevelHigh__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define PinLedBoardBattLevelHigh__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define PinLedBoardBattLevelHigh__PS CYREG_PRT5_PS
#define PinLedBoardBattLevelHigh__SHIFT 4
#define PinLedBoardBattLevelHigh__SLW CYREG_PRT5_SLW

/* PinLedRemoteBattLevelLow */
#define PinLedRemoteBattLevelLow__0__MASK 0x80u
#define PinLedRemoteBattLevelLow__0__PC CYREG_PRT5_PC7
#define PinLedRemoteBattLevelLow__0__PORT 5
#define PinLedRemoteBattLevelLow__0__SHIFT 7
#define PinLedRemoteBattLevelLow__AG CYREG_PRT5_AG
#define PinLedRemoteBattLevelLow__AMUX CYREG_PRT5_AMUX
#define PinLedRemoteBattLevelLow__BIE CYREG_PRT5_BIE
#define PinLedRemoteBattLevelLow__BIT_MASK CYREG_PRT5_BIT_MASK
#define PinLedRemoteBattLevelLow__BYP CYREG_PRT5_BYP
#define PinLedRemoteBattLevelLow__CTL CYREG_PRT5_CTL
#define PinLedRemoteBattLevelLow__DM0 CYREG_PRT5_DM0
#define PinLedRemoteBattLevelLow__DM1 CYREG_PRT5_DM1
#define PinLedRemoteBattLevelLow__DM2 CYREG_PRT5_DM2
#define PinLedRemoteBattLevelLow__DR CYREG_PRT5_DR
#define PinLedRemoteBattLevelLow__INP_DIS CYREG_PRT5_INP_DIS
#define PinLedRemoteBattLevelLow__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define PinLedRemoteBattLevelLow__LCD_EN CYREG_PRT5_LCD_EN
#define PinLedRemoteBattLevelLow__MASK 0x80u
#define PinLedRemoteBattLevelLow__PORT 5
#define PinLedRemoteBattLevelLow__PRT CYREG_PRT5_PRT
#define PinLedRemoteBattLevelLow__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define PinLedRemoteBattLevelLow__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define PinLedRemoteBattLevelLow__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define PinLedRemoteBattLevelLow__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define PinLedRemoteBattLevelLow__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define PinLedRemoteBattLevelLow__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define PinLedRemoteBattLevelLow__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define PinLedRemoteBattLevelLow__PS CYREG_PRT5_PS
#define PinLedRemoteBattLevelLow__SHIFT 7
#define PinLedRemoteBattLevelLow__SLW CYREG_PRT5_SLW

/* PinLedRemoteBattLevelMed */
#define PinLedRemoteBattLevelMed__0__MASK 0x40u
#define PinLedRemoteBattLevelMed__0__PC CYREG_PRT5_PC6
#define PinLedRemoteBattLevelMed__0__PORT 5
#define PinLedRemoteBattLevelMed__0__SHIFT 6
#define PinLedRemoteBattLevelMed__AG CYREG_PRT5_AG
#define PinLedRemoteBattLevelMed__AMUX CYREG_PRT5_AMUX
#define PinLedRemoteBattLevelMed__BIE CYREG_PRT5_BIE
#define PinLedRemoteBattLevelMed__BIT_MASK CYREG_PRT5_BIT_MASK
#define PinLedRemoteBattLevelMed__BYP CYREG_PRT5_BYP
#define PinLedRemoteBattLevelMed__CTL CYREG_PRT5_CTL
#define PinLedRemoteBattLevelMed__DM0 CYREG_PRT5_DM0
#define PinLedRemoteBattLevelMed__DM1 CYREG_PRT5_DM1
#define PinLedRemoteBattLevelMed__DM2 CYREG_PRT5_DM2
#define PinLedRemoteBattLevelMed__DR CYREG_PRT5_DR
#define PinLedRemoteBattLevelMed__INP_DIS CYREG_PRT5_INP_DIS
#define PinLedRemoteBattLevelMed__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define PinLedRemoteBattLevelMed__LCD_EN CYREG_PRT5_LCD_EN
#define PinLedRemoteBattLevelMed__MASK 0x40u
#define PinLedRemoteBattLevelMed__PORT 5
#define PinLedRemoteBattLevelMed__PRT CYREG_PRT5_PRT
#define PinLedRemoteBattLevelMed__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define PinLedRemoteBattLevelMed__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define PinLedRemoteBattLevelMed__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define PinLedRemoteBattLevelMed__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define PinLedRemoteBattLevelMed__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define PinLedRemoteBattLevelMed__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define PinLedRemoteBattLevelMed__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define PinLedRemoteBattLevelMed__PS CYREG_PRT5_PS
#define PinLedRemoteBattLevelMed__SHIFT 6
#define PinLedRemoteBattLevelMed__SLW CYREG_PRT5_SLW

/* CapSense_CompCH0_ctComp */
#define CapSense_CompCH0_ctComp__CLK CYREG_CMP0_CLK
#define CapSense_CompCH0_ctComp__CMP_MASK 0x01u
#define CapSense_CompCH0_ctComp__CMP_NUMBER 0
#define CapSense_CompCH0_ctComp__CR CYREG_CMP0_CR
#define CapSense_CompCH0_ctComp__LUT__CR CYREG_LUT0_CR
#define CapSense_CompCH0_ctComp__LUT__MSK CYREG_LUT_MSK
#define CapSense_CompCH0_ctComp__LUT__MSK_MASK 0x01u
#define CapSense_CompCH0_ctComp__LUT__MSK_SHIFT 0
#define CapSense_CompCH0_ctComp__LUT__MX CYREG_LUT0_MX
#define CapSense_CompCH0_ctComp__LUT__SR CYREG_LUT_SR
#define CapSense_CompCH0_ctComp__LUT__SR_MASK 0x01u
#define CapSense_CompCH0_ctComp__LUT__SR_SHIFT 0
#define CapSense_CompCH0_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define CapSense_CompCH0_ctComp__PM_ACT_MSK 0x01u
#define CapSense_CompCH0_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define CapSense_CompCH0_ctComp__PM_STBY_MSK 0x01u
#define CapSense_CompCH0_ctComp__SW0 CYREG_CMP0_SW0
#define CapSense_CompCH0_ctComp__SW2 CYREG_CMP0_SW2
#define CapSense_CompCH0_ctComp__SW3 CYREG_CMP0_SW3
#define CapSense_CompCH0_ctComp__SW4 CYREG_CMP0_SW4
#define CapSense_CompCH0_ctComp__SW6 CYREG_CMP0_SW6
#define CapSense_CompCH0_ctComp__TR CYREG_CMP0_TR
#define CapSense_CompCH0_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP0_TR0
#define CapSense_CompCH0_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
#define CapSense_CompCH0_ctComp__WRK CYREG_CMP_WRK
#define CapSense_CompCH0_ctComp__WRK_MASK 0x01u
#define CapSense_CompCH0_ctComp__WRK_SHIFT 0

/* PinLedBoardBattLevelLow */
#define PinLedBoardBattLevelLow__0__MASK 0x40u
#define PinLedBoardBattLevelLow__0__PC CYREG_PRT12_PC6
#define PinLedBoardBattLevelLow__0__PORT 12
#define PinLedBoardBattLevelLow__0__SHIFT 6
#define PinLedBoardBattLevelLow__AG CYREG_PRT12_AG
#define PinLedBoardBattLevelLow__BIE CYREG_PRT12_BIE
#define PinLedBoardBattLevelLow__BIT_MASK CYREG_PRT12_BIT_MASK
#define PinLedBoardBattLevelLow__BYP CYREG_PRT12_BYP
#define PinLedBoardBattLevelLow__DM0 CYREG_PRT12_DM0
#define PinLedBoardBattLevelLow__DM1 CYREG_PRT12_DM1
#define PinLedBoardBattLevelLow__DM2 CYREG_PRT12_DM2
#define PinLedBoardBattLevelLow__DR CYREG_PRT12_DR
#define PinLedBoardBattLevelLow__INP_DIS CYREG_PRT12_INP_DIS
#define PinLedBoardBattLevelLow__MASK 0x40u
#define PinLedBoardBattLevelLow__PORT 12
#define PinLedBoardBattLevelLow__PRT CYREG_PRT12_PRT
#define PinLedBoardBattLevelLow__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define PinLedBoardBattLevelLow__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define PinLedBoardBattLevelLow__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define PinLedBoardBattLevelLow__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define PinLedBoardBattLevelLow__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define PinLedBoardBattLevelLow__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define PinLedBoardBattLevelLow__PS CYREG_PRT12_PS
#define PinLedBoardBattLevelLow__SHIFT 6
#define PinLedBoardBattLevelLow__SIO_CFG CYREG_PRT12_SIO_CFG
#define PinLedBoardBattLevelLow__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define PinLedBoardBattLevelLow__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define PinLedBoardBattLevelLow__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define PinLedBoardBattLevelLow__SLW CYREG_PRT12_SLW

/* PinLedBoardBattLevelMed */
#define PinLedBoardBattLevelMed__0__MASK 0x80u
#define PinLedBoardBattLevelMed__0__PC CYREG_PRT12_PC7
#define PinLedBoardBattLevelMed__0__PORT 12
#define PinLedBoardBattLevelMed__0__SHIFT 7
#define PinLedBoardBattLevelMed__AG CYREG_PRT12_AG
#define PinLedBoardBattLevelMed__BIE CYREG_PRT12_BIE
#define PinLedBoardBattLevelMed__BIT_MASK CYREG_PRT12_BIT_MASK
#define PinLedBoardBattLevelMed__BYP CYREG_PRT12_BYP
#define PinLedBoardBattLevelMed__DM0 CYREG_PRT12_DM0
#define PinLedBoardBattLevelMed__DM1 CYREG_PRT12_DM1
#define PinLedBoardBattLevelMed__DM2 CYREG_PRT12_DM2
#define PinLedBoardBattLevelMed__DR CYREG_PRT12_DR
#define PinLedBoardBattLevelMed__INP_DIS CYREG_PRT12_INP_DIS
#define PinLedBoardBattLevelMed__MASK 0x80u
#define PinLedBoardBattLevelMed__PORT 12
#define PinLedBoardBattLevelMed__PRT CYREG_PRT12_PRT
#define PinLedBoardBattLevelMed__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define PinLedBoardBattLevelMed__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define PinLedBoardBattLevelMed__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define PinLedBoardBattLevelMed__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define PinLedBoardBattLevelMed__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define PinLedBoardBattLevelMed__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define PinLedBoardBattLevelMed__PS CYREG_PRT12_PS
#define PinLedBoardBattLevelMed__SHIFT 7
#define PinLedBoardBattLevelMed__SIO_CFG CYREG_PRT12_SIO_CFG
#define PinLedBoardBattLevelMed__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define PinLedBoardBattLevelMed__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define PinLedBoardBattLevelMed__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define PinLedBoardBattLevelMed__SLW CYREG_PRT12_SLW

/* TimerMainTick_TimerUDB */
#define TimerMainTick_TimerUDB_nrstSts_stsreg__0__MASK 0x01u
#define TimerMainTick_TimerUDB_nrstSts_stsreg__0__POS 0
#define TimerMainTick_TimerUDB_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define TimerMainTick_TimerUDB_nrstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define TimerMainTick_TimerUDB_nrstSts_stsreg__2__MASK 0x04u
#define TimerMainTick_TimerUDB_nrstSts_stsreg__2__POS 2
#define TimerMainTick_TimerUDB_nrstSts_stsreg__3__MASK 0x08u
#define TimerMainTick_TimerUDB_nrstSts_stsreg__3__POS 3
#define TimerMainTick_TimerUDB_nrstSts_stsreg__MASK 0x0Du
#define TimerMainTick_TimerUDB_nrstSts_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define TimerMainTick_TimerUDB_nrstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define TimerMainTick_TimerUDB_nrstSts_stsreg__STATUS_REG CYREG_B1_UDB07_ST
#define TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK 0x80u
#define TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS 7
#define TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB07_CTL
#define TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB07_CTL
#define TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK 0x80u
#define TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB07_MSK
#define TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define TimerMainTick_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define TimerMainTick_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define TimerMainTick_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define TimerMainTick_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define TimerMainTick_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define TimerMainTick_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define TimerMainTick_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define TimerMainTick_TimerUDB_sT8_timerdp_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define TimerMainTick_TimerUDB_sT8_timerdp_u0__A0_REG CYREG_B0_UDB07_A0
#define TimerMainTick_TimerUDB_sT8_timerdp_u0__A1_REG CYREG_B0_UDB07_A1
#define TimerMainTick_TimerUDB_sT8_timerdp_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define TimerMainTick_TimerUDB_sT8_timerdp_u0__D0_REG CYREG_B0_UDB07_D0
#define TimerMainTick_TimerUDB_sT8_timerdp_u0__D1_REG CYREG_B0_UDB07_D1
#define TimerMainTick_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define TimerMainTick_TimerUDB_sT8_timerdp_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define TimerMainTick_TimerUDB_sT8_timerdp_u0__F0_REG CYREG_B0_UDB07_F0
#define TimerMainTick_TimerUDB_sT8_timerdp_u0__F1_REG CYREG_B0_UDB07_F1
#define TimerMainTick_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define TimerMainTick_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL

/* CapSense_MeasureCH0 */
#define CapSense_MeasureCH0_UDB_Counter_u0__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define CapSense_MeasureCH0_UDB_Counter_u0__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define CapSense_MeasureCH0_UDB_Counter_u0__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define CapSense_MeasureCH0_UDB_Counter_u0__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define CapSense_MeasureCH0_UDB_Counter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define CapSense_MeasureCH0_UDB_Counter_u0__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define CapSense_MeasureCH0_UDB_Counter_u0__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define CapSense_MeasureCH0_UDB_Counter_u0__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define CapSense_MeasureCH0_UDB_Counter_u0__A0_REG CYREG_B0_UDB03_A0
#define CapSense_MeasureCH0_UDB_Counter_u0__A1_REG CYREG_B0_UDB03_A1
#define CapSense_MeasureCH0_UDB_Counter_u0__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define CapSense_MeasureCH0_UDB_Counter_u0__D0_REG CYREG_B0_UDB03_D0
#define CapSense_MeasureCH0_UDB_Counter_u0__D1_REG CYREG_B0_UDB03_D1
#define CapSense_MeasureCH0_UDB_Counter_u0__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define CapSense_MeasureCH0_UDB_Counter_u0__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define CapSense_MeasureCH0_UDB_Counter_u0__F0_REG CYREG_B0_UDB03_F0
#define CapSense_MeasureCH0_UDB_Counter_u0__F1_REG CYREG_B0_UDB03_F1
#define CapSense_MeasureCH0_UDB_Window_u0__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define CapSense_MeasureCH0_UDB_Window_u0__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define CapSense_MeasureCH0_UDB_Window_u0__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define CapSense_MeasureCH0_UDB_Window_u0__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define CapSense_MeasureCH0_UDB_Window_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define CapSense_MeasureCH0_UDB_Window_u0__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define CapSense_MeasureCH0_UDB_Window_u0__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define CapSense_MeasureCH0_UDB_Window_u0__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define CapSense_MeasureCH0_UDB_Window_u0__A0_REG CYREG_B0_UDB05_A0
#define CapSense_MeasureCH0_UDB_Window_u0__A1_REG CYREG_B0_UDB05_A1
#define CapSense_MeasureCH0_UDB_Window_u0__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define CapSense_MeasureCH0_UDB_Window_u0__D0_REG CYREG_B0_UDB05_D0
#define CapSense_MeasureCH0_UDB_Window_u0__D1_REG CYREG_B0_UDB05_D1
#define CapSense_MeasureCH0_UDB_Window_u0__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define CapSense_MeasureCH0_UDB_Window_u0__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define CapSense_MeasureCH0_UDB_Window_u0__F0_REG CYREG_B0_UDB05_F0
#define CapSense_MeasureCH0_UDB_Window_u0__F1_REG CYREG_B0_UDB05_F1
#define CapSense_MeasureCH0_UDB_Window_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define CapSense_MeasureCH0_UDB_Window_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL

/* UartDebug_IntClock */
#define UartDebug_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define UartDebug_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define UartDebug_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define UartDebug_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UartDebug_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UartDebug_IntClock__PM_ACT_MSK 0x02u
#define UartDebug_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UartDebug_IntClock__PM_STBY_MSK 0x02u

/* CapSense_ClockGen */
#define CapSense_ClockGen_AsyncCtrl_CtrlReg__0__MASK 0x01u
#define CapSense_ClockGen_AsyncCtrl_CtrlReg__0__POS 0
#define CapSense_ClockGen_AsyncCtrl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define CapSense_ClockGen_AsyncCtrl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define CapSense_ClockGen_AsyncCtrl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define CapSense_ClockGen_AsyncCtrl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define CapSense_ClockGen_AsyncCtrl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define CapSense_ClockGen_AsyncCtrl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define CapSense_ClockGen_AsyncCtrl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define CapSense_ClockGen_AsyncCtrl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define CapSense_ClockGen_AsyncCtrl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define CapSense_ClockGen_AsyncCtrl_CtrlReg__1__MASK 0x02u
#define CapSense_ClockGen_AsyncCtrl_CtrlReg__1__POS 1
#define CapSense_ClockGen_AsyncCtrl_CtrlReg__2__MASK 0x04u
#define CapSense_ClockGen_AsyncCtrl_CtrlReg__2__POS 2
#define CapSense_ClockGen_AsyncCtrl_CtrlReg__4__MASK 0x10u
#define CapSense_ClockGen_AsyncCtrl_CtrlReg__4__POS 4
#define CapSense_ClockGen_AsyncCtrl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define CapSense_ClockGen_AsyncCtrl_CtrlReg__CONTROL_REG CYREG_B0_UDB11_CTL
#define CapSense_ClockGen_AsyncCtrl_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define CapSense_ClockGen_AsyncCtrl_CtrlReg__COUNT_REG CYREG_B0_UDB11_CTL
#define CapSense_ClockGen_AsyncCtrl_CtrlReg__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define CapSense_ClockGen_AsyncCtrl_CtrlReg__MASK 0x17u
#define CapSense_ClockGen_AsyncCtrl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define CapSense_ClockGen_AsyncCtrl_CtrlReg__PERIOD_REG CYREG_B0_UDB11_MSK
#define CapSense_ClockGen_AsyncCtrl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define CapSense_ClockGen_ScanSpeed__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define CapSense_ClockGen_ScanSpeed__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define CapSense_ClockGen_ScanSpeed__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define CapSense_ClockGen_ScanSpeed__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define CapSense_ClockGen_ScanSpeed__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define CapSense_ClockGen_ScanSpeed__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define CapSense_ClockGen_ScanSpeed__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define CapSense_ClockGen_ScanSpeed__CONTROL_REG CYREG_B0_UDB12_CTL
#define CapSense_ClockGen_ScanSpeed__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define CapSense_ClockGen_ScanSpeed__COUNT_REG CYREG_B0_UDB12_CTL
#define CapSense_ClockGen_ScanSpeed__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define CapSense_ClockGen_ScanSpeed__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define CapSense_ClockGen_ScanSpeed__PERIOD_REG CYREG_B0_UDB12_MSK
#define CapSense_ClockGen_ScanSpeed__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define CapSense_ClockGen_UDB_PrescalerDp_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define CapSense_ClockGen_UDB_PrescalerDp_u0__A0_REG CYREG_B0_UDB12_A0
#define CapSense_ClockGen_UDB_PrescalerDp_u0__A1_REG CYREG_B0_UDB12_A1
#define CapSense_ClockGen_UDB_PrescalerDp_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define CapSense_ClockGen_UDB_PrescalerDp_u0__D0_REG CYREG_B0_UDB12_D0
#define CapSense_ClockGen_UDB_PrescalerDp_u0__D1_REG CYREG_B0_UDB12_D1
#define CapSense_ClockGen_UDB_PrescalerDp_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define CapSense_ClockGen_UDB_PrescalerDp_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define CapSense_ClockGen_UDB_PrescalerDp_u0__F0_REG CYREG_B0_UDB12_F0
#define CapSense_ClockGen_UDB_PrescalerDp_u0__F1_REG CYREG_B0_UDB12_F1
#define CapSense_ClockGen_UDB_PrescalerDp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define CapSense_ClockGen_UDB_PrescalerDp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define CapSense_ClockGen_sC16_PRSdp_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define CapSense_ClockGen_sC16_PRSdp_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define CapSense_ClockGen_sC16_PRSdp_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define CapSense_ClockGen_sC16_PRSdp_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define CapSense_ClockGen_sC16_PRSdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define CapSense_ClockGen_sC16_PRSdp_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define CapSense_ClockGen_sC16_PRSdp_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define CapSense_ClockGen_sC16_PRSdp_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define CapSense_ClockGen_sC16_PRSdp_u0__A0_REG CYREG_B0_UDB10_A0
#define CapSense_ClockGen_sC16_PRSdp_u0__A1_REG CYREG_B0_UDB10_A1
#define CapSense_ClockGen_sC16_PRSdp_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define CapSense_ClockGen_sC16_PRSdp_u0__D0_REG CYREG_B0_UDB10_D0
#define CapSense_ClockGen_sC16_PRSdp_u0__D1_REG CYREG_B0_UDB10_D1
#define CapSense_ClockGen_sC16_PRSdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define CapSense_ClockGen_sC16_PRSdp_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define CapSense_ClockGen_sC16_PRSdp_u0__F0_REG CYREG_B0_UDB10_F0
#define CapSense_ClockGen_sC16_PRSdp_u0__F1_REG CYREG_B0_UDB10_F1
#define CapSense_ClockGen_sC16_PRSdp_u1__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define CapSense_ClockGen_sC16_PRSdp_u1__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define CapSense_ClockGen_sC16_PRSdp_u1__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define CapSense_ClockGen_sC16_PRSdp_u1__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define CapSense_ClockGen_sC16_PRSdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define CapSense_ClockGen_sC16_PRSdp_u1__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define CapSense_ClockGen_sC16_PRSdp_u1__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define CapSense_ClockGen_sC16_PRSdp_u1__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define CapSense_ClockGen_sC16_PRSdp_u1__A0_REG CYREG_B0_UDB11_A0
#define CapSense_ClockGen_sC16_PRSdp_u1__A1_REG CYREG_B0_UDB11_A1
#define CapSense_ClockGen_sC16_PRSdp_u1__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define CapSense_ClockGen_sC16_PRSdp_u1__D0_REG CYREG_B0_UDB11_D0
#define CapSense_ClockGen_sC16_PRSdp_u1__D1_REG CYREG_B0_UDB11_D1
#define CapSense_ClockGen_sC16_PRSdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define CapSense_ClockGen_sC16_PRSdp_u1__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define CapSense_ClockGen_sC16_PRSdp_u1__F0_REG CYREG_B0_UDB11_F0
#define CapSense_ClockGen_sC16_PRSdp_u1__F1_REG CYREG_B0_UDB11_F1
#define CapSense_ClockGen_sC16_PRSdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define CapSense_ClockGen_sC16_PRSdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL

/* CapSense_IntClock */
#define CapSense_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define CapSense_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define CapSense_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define CapSense_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define CapSense_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define CapSense_IntClock__PM_ACT_MSK 0x01u
#define CapSense_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define CapSense_IntClock__PM_STBY_MSK 0x01u

/* UartXbee_IntClock */
#define UartXbee_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define UartXbee_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define UartXbee_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define UartXbee_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UartXbee_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UartXbee_IntClock__PM_ACT_MSK 0x04u
#define UartXbee_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UartXbee_IntClock__PM_STBY_MSK 0x04u

/* CapSense_CmodCH0 */
#define CapSense_CmodCH0__0__MASK 0x20u
#define CapSense_CmodCH0__0__PC CYREG_PRT4_PC5
#define CapSense_CmodCH0__0__PORT 4
#define CapSense_CmodCH0__0__SHIFT 5
#define CapSense_CmodCH0__AG CYREG_PRT4_AG
#define CapSense_CmodCH0__AMUX CYREG_PRT4_AMUX
#define CapSense_CmodCH0__BIE CYREG_PRT4_BIE
#define CapSense_CmodCH0__BIT_MASK CYREG_PRT4_BIT_MASK
#define CapSense_CmodCH0__BYP CYREG_PRT4_BYP
#define CapSense_CmodCH0__CTL CYREG_PRT4_CTL
#define CapSense_CmodCH0__Cmod_CH0__MASK 0x20u
#define CapSense_CmodCH0__Cmod_CH0__PC CYREG_PRT4_PC5
#define CapSense_CmodCH0__Cmod_CH0__PORT 4
#define CapSense_CmodCH0__Cmod_CH0__SHIFT 5
#define CapSense_CmodCH0__DM0 CYREG_PRT4_DM0
#define CapSense_CmodCH0__DM1 CYREG_PRT4_DM1
#define CapSense_CmodCH0__DM2 CYREG_PRT4_DM2
#define CapSense_CmodCH0__DR CYREG_PRT4_DR
#define CapSense_CmodCH0__INP_DIS CYREG_PRT4_INP_DIS
#define CapSense_CmodCH0__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define CapSense_CmodCH0__LCD_EN CYREG_PRT4_LCD_EN
#define CapSense_CmodCH0__PORT 4
#define CapSense_CmodCH0__PRT CYREG_PRT4_PRT
#define CapSense_CmodCH0__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define CapSense_CmodCH0__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define CapSense_CmodCH0__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define CapSense_CmodCH0__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define CapSense_CmodCH0__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define CapSense_CmodCH0__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define CapSense_CmodCH0__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define CapSense_CmodCH0__PS CYREG_PRT4_PS
#define CapSense_CmodCH0__SLW CYREG_PRT4_SLW

/* CapSense_IdacCH0 */
#define CapSense_IdacCH0__CR0 CYREG_DAC0_CR0
#define CapSense_IdacCH0__CR1 CYREG_DAC0_CR1
#define CapSense_IdacCH0__D CYREG_DAC0_D
#define CapSense_IdacCH0__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define CapSense_IdacCH0__PM_ACT_MSK 0x01u
#define CapSense_IdacCH0__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define CapSense_IdacCH0__PM_STBY_MSK 0x01u
#define CapSense_IdacCH0__STROBE CYREG_DAC0_STROBE
#define CapSense_IdacCH0__SW0 CYREG_DAC0_SW0
#define CapSense_IdacCH0__SW2 CYREG_DAC0_SW2
#define CapSense_IdacCH0__SW3 CYREG_DAC0_SW3
#define CapSense_IdacCH0__SW4 CYREG_DAC0_SW4
#define CapSense_IdacCH0__TR CYREG_DAC0_TR
#define CapSense_IdacCH0__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC0_M1
#define CapSense_IdacCH0__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC0_M2
#define CapSense_IdacCH0__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC0_M3
#define CapSense_IdacCH0__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC0_M4
#define CapSense_IdacCH0__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC0_M5
#define CapSense_IdacCH0__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC0_M6
#define CapSense_IdacCH0__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC0_M7
#define CapSense_IdacCH0__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC0_M8
#define CapSense_IdacCH0__TRIM__TR CYREG_FLSHID_MFG_CFG_DAC0_TR
#define CapSense_IdacCH0__TST CYREG_DAC0_TST

/* CapSense_PortCH0 */
#define CapSense_PortCH0__0__AG CYREG_PRT5_AG
#define CapSense_PortCH0__0__AMUX CYREG_PRT5_AMUX
#define CapSense_PortCH0__0__BIE CYREG_PRT5_BIE
#define CapSense_PortCH0__0__BIT_MASK CYREG_PRT5_BIT_MASK
#define CapSense_PortCH0__0__BYP CYREG_PRT5_BYP
#define CapSense_PortCH0__0__CTL CYREG_PRT5_CTL
#define CapSense_PortCH0__0__DM0 CYREG_PRT5_DM0
#define CapSense_PortCH0__0__DM1 CYREG_PRT5_DM1
#define CapSense_PortCH0__0__DM2 CYREG_PRT5_DM2
#define CapSense_PortCH0__0__DR CYREG_PRT5_DR
#define CapSense_PortCH0__0__INP_DIS CYREG_PRT5_INP_DIS
#define CapSense_PortCH0__0__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define CapSense_PortCH0__0__LCD_EN CYREG_PRT5_LCD_EN
#define CapSense_PortCH0__0__MASK 0x04u
#define CapSense_PortCH0__0__PC CYREG_PRT5_PC2
#define CapSense_PortCH0__0__PORT 5
#define CapSense_PortCH0__0__PRT CYREG_PRT5_PRT
#define CapSense_PortCH0__0__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define CapSense_PortCH0__0__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define CapSense_PortCH0__0__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define CapSense_PortCH0__0__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define CapSense_PortCH0__0__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define CapSense_PortCH0__0__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define CapSense_PortCH0__0__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define CapSense_PortCH0__0__PS CYREG_PRT5_PS
#define CapSense_PortCH0__0__SHIFT 2
#define CapSense_PortCH0__0__SLW CYREG_PRT5_SLW
#define CapSense_PortCH0__1__AG CYREG_PRT3_AG
#define CapSense_PortCH0__1__AMUX CYREG_PRT3_AMUX
#define CapSense_PortCH0__1__BIE CYREG_PRT3_BIE
#define CapSense_PortCH0__1__BIT_MASK CYREG_PRT3_BIT_MASK
#define CapSense_PortCH0__1__BYP CYREG_PRT3_BYP
#define CapSense_PortCH0__1__CTL CYREG_PRT3_CTL
#define CapSense_PortCH0__1__DM0 CYREG_PRT3_DM0
#define CapSense_PortCH0__1__DM1 CYREG_PRT3_DM1
#define CapSense_PortCH0__1__DM2 CYREG_PRT3_DM2
#define CapSense_PortCH0__1__DR CYREG_PRT3_DR
#define CapSense_PortCH0__1__INP_DIS CYREG_PRT3_INP_DIS
#define CapSense_PortCH0__1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define CapSense_PortCH0__1__LCD_EN CYREG_PRT3_LCD_EN
#define CapSense_PortCH0__1__MASK 0x80u
#define CapSense_PortCH0__1__PC CYREG_PRT3_PC7
#define CapSense_PortCH0__1__PORT 3
#define CapSense_PortCH0__1__PRT CYREG_PRT3_PRT
#define CapSense_PortCH0__1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define CapSense_PortCH0__1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define CapSense_PortCH0__1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define CapSense_PortCH0__1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define CapSense_PortCH0__1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define CapSense_PortCH0__1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define CapSense_PortCH0__1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define CapSense_PortCH0__1__PS CYREG_PRT3_PS
#define CapSense_PortCH0__1__SHIFT 7
#define CapSense_PortCH0__1__SLW CYREG_PRT3_SLW
#define CapSense_PortCH0__2__AG CYREG_PRT2_AG
#define CapSense_PortCH0__2__AMUX CYREG_PRT2_AMUX
#define CapSense_PortCH0__2__BIE CYREG_PRT2_BIE
#define CapSense_PortCH0__2__BIT_MASK CYREG_PRT2_BIT_MASK
#define CapSense_PortCH0__2__BYP CYREG_PRT2_BYP
#define CapSense_PortCH0__2__CTL CYREG_PRT2_CTL
#define CapSense_PortCH0__2__DM0 CYREG_PRT2_DM0
#define CapSense_PortCH0__2__DM1 CYREG_PRT2_DM1
#define CapSense_PortCH0__2__DM2 CYREG_PRT2_DM2
#define CapSense_PortCH0__2__DR CYREG_PRT2_DR
#define CapSense_PortCH0__2__INP_DIS CYREG_PRT2_INP_DIS
#define CapSense_PortCH0__2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CapSense_PortCH0__2__LCD_EN CYREG_PRT2_LCD_EN
#define CapSense_PortCH0__2__MASK 0x20u
#define CapSense_PortCH0__2__PC CYREG_PRT2_PC5
#define CapSense_PortCH0__2__PORT 2
#define CapSense_PortCH0__2__PRT CYREG_PRT2_PRT
#define CapSense_PortCH0__2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CapSense_PortCH0__2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CapSense_PortCH0__2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CapSense_PortCH0__2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CapSense_PortCH0__2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CapSense_PortCH0__2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CapSense_PortCH0__2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CapSense_PortCH0__2__PS CYREG_PRT2_PS
#define CapSense_PortCH0__2__SHIFT 5
#define CapSense_PortCH0__2__SLW CYREG_PRT2_SLW
#define CapSense_PortCH0__3__AG CYREG_PRT0_AG
#define CapSense_PortCH0__3__AMUX CYREG_PRT0_AMUX
#define CapSense_PortCH0__3__BIE CYREG_PRT0_BIE
#define CapSense_PortCH0__3__BIT_MASK CYREG_PRT0_BIT_MASK
#define CapSense_PortCH0__3__BYP CYREG_PRT0_BYP
#define CapSense_PortCH0__3__CTL CYREG_PRT0_CTL
#define CapSense_PortCH0__3__DM0 CYREG_PRT0_DM0
#define CapSense_PortCH0__3__DM1 CYREG_PRT0_DM1
#define CapSense_PortCH0__3__DM2 CYREG_PRT0_DM2
#define CapSense_PortCH0__3__DR CYREG_PRT0_DR
#define CapSense_PortCH0__3__INP_DIS CYREG_PRT0_INP_DIS
#define CapSense_PortCH0__3__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CapSense_PortCH0__3__LCD_EN CYREG_PRT0_LCD_EN
#define CapSense_PortCH0__3__MASK 0x80u
#define CapSense_PortCH0__3__PC CYREG_PRT0_PC7
#define CapSense_PortCH0__3__PORT 0
#define CapSense_PortCH0__3__PRT CYREG_PRT0_PRT
#define CapSense_PortCH0__3__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CapSense_PortCH0__3__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CapSense_PortCH0__3__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CapSense_PortCH0__3__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CapSense_PortCH0__3__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CapSense_PortCH0__3__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CapSense_PortCH0__3__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CapSense_PortCH0__3__PS CYREG_PRT0_PS
#define CapSense_PortCH0__3__SHIFT 7
#define CapSense_PortCH0__3__SLW CYREG_PRT0_SLW
#define CapSense_PortCH0__ButtonAlarmOnOff__BTN__AG CYREG_PRT2_AG
#define CapSense_PortCH0__ButtonAlarmOnOff__BTN__AMUX CYREG_PRT2_AMUX
#define CapSense_PortCH0__ButtonAlarmOnOff__BTN__BIE CYREG_PRT2_BIE
#define CapSense_PortCH0__ButtonAlarmOnOff__BTN__BIT_MASK CYREG_PRT2_BIT_MASK
#define CapSense_PortCH0__ButtonAlarmOnOff__BTN__BYP CYREG_PRT2_BYP
#define CapSense_PortCH0__ButtonAlarmOnOff__BTN__CTL CYREG_PRT2_CTL
#define CapSense_PortCH0__ButtonAlarmOnOff__BTN__DM0 CYREG_PRT2_DM0
#define CapSense_PortCH0__ButtonAlarmOnOff__BTN__DM1 CYREG_PRT2_DM1
#define CapSense_PortCH0__ButtonAlarmOnOff__BTN__DM2 CYREG_PRT2_DM2
#define CapSense_PortCH0__ButtonAlarmOnOff__BTN__DR CYREG_PRT2_DR
#define CapSense_PortCH0__ButtonAlarmOnOff__BTN__INP_DIS CYREG_PRT2_INP_DIS
#define CapSense_PortCH0__ButtonAlarmOnOff__BTN__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CapSense_PortCH0__ButtonAlarmOnOff__BTN__LCD_EN CYREG_PRT2_LCD_EN
#define CapSense_PortCH0__ButtonAlarmOnOff__BTN__MASK 0x20u
#define CapSense_PortCH0__ButtonAlarmOnOff__BTN__PC CYREG_PRT2_PC5
#define CapSense_PortCH0__ButtonAlarmOnOff__BTN__PORT 2
#define CapSense_PortCH0__ButtonAlarmOnOff__BTN__PRT CYREG_PRT2_PRT
#define CapSense_PortCH0__ButtonAlarmOnOff__BTN__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CapSense_PortCH0__ButtonAlarmOnOff__BTN__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CapSense_PortCH0__ButtonAlarmOnOff__BTN__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CapSense_PortCH0__ButtonAlarmOnOff__BTN__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CapSense_PortCH0__ButtonAlarmOnOff__BTN__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CapSense_PortCH0__ButtonAlarmOnOff__BTN__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CapSense_PortCH0__ButtonAlarmOnOff__BTN__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CapSense_PortCH0__ButtonAlarmOnOff__BTN__PS CYREG_PRT2_PS
#define CapSense_PortCH0__ButtonAlarmOnOff__BTN__SHIFT 5
#define CapSense_PortCH0__ButtonAlarmOnOff__BTN__SLW CYREG_PRT2_SLW
#define CapSense_PortCH0__ButtonLightMode__BTN__AG CYREG_PRT0_AG
#define CapSense_PortCH0__ButtonLightMode__BTN__AMUX CYREG_PRT0_AMUX
#define CapSense_PortCH0__ButtonLightMode__BTN__BIE CYREG_PRT0_BIE
#define CapSense_PortCH0__ButtonLightMode__BTN__BIT_MASK CYREG_PRT0_BIT_MASK
#define CapSense_PortCH0__ButtonLightMode__BTN__BYP CYREG_PRT0_BYP
#define CapSense_PortCH0__ButtonLightMode__BTN__CTL CYREG_PRT0_CTL
#define CapSense_PortCH0__ButtonLightMode__BTN__DM0 CYREG_PRT0_DM0
#define CapSense_PortCH0__ButtonLightMode__BTN__DM1 CYREG_PRT0_DM1
#define CapSense_PortCH0__ButtonLightMode__BTN__DM2 CYREG_PRT0_DM2
#define CapSense_PortCH0__ButtonLightMode__BTN__DR CYREG_PRT0_DR
#define CapSense_PortCH0__ButtonLightMode__BTN__INP_DIS CYREG_PRT0_INP_DIS
#define CapSense_PortCH0__ButtonLightMode__BTN__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CapSense_PortCH0__ButtonLightMode__BTN__LCD_EN CYREG_PRT0_LCD_EN
#define CapSense_PortCH0__ButtonLightMode__BTN__MASK 0x80u
#define CapSense_PortCH0__ButtonLightMode__BTN__PC CYREG_PRT0_PC7
#define CapSense_PortCH0__ButtonLightMode__BTN__PORT 0
#define CapSense_PortCH0__ButtonLightMode__BTN__PRT CYREG_PRT0_PRT
#define CapSense_PortCH0__ButtonLightMode__BTN__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CapSense_PortCH0__ButtonLightMode__BTN__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CapSense_PortCH0__ButtonLightMode__BTN__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CapSense_PortCH0__ButtonLightMode__BTN__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CapSense_PortCH0__ButtonLightMode__BTN__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CapSense_PortCH0__ButtonLightMode__BTN__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CapSense_PortCH0__ButtonLightMode__BTN__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CapSense_PortCH0__ButtonLightMode__BTN__PS CYREG_PRT0_PS
#define CapSense_PortCH0__ButtonLightMode__BTN__SHIFT 7
#define CapSense_PortCH0__ButtonLightMode__BTN__SLW CYREG_PRT0_SLW
#define CapSense_PortCH0__ButtonLightsOnOff__BTN__AG CYREG_PRT3_AG
#define CapSense_PortCH0__ButtonLightsOnOff__BTN__AMUX CYREG_PRT3_AMUX
#define CapSense_PortCH0__ButtonLightsOnOff__BTN__BIE CYREG_PRT3_BIE
#define CapSense_PortCH0__ButtonLightsOnOff__BTN__BIT_MASK CYREG_PRT3_BIT_MASK
#define CapSense_PortCH0__ButtonLightsOnOff__BTN__BYP CYREG_PRT3_BYP
#define CapSense_PortCH0__ButtonLightsOnOff__BTN__CTL CYREG_PRT3_CTL
#define CapSense_PortCH0__ButtonLightsOnOff__BTN__DM0 CYREG_PRT3_DM0
#define CapSense_PortCH0__ButtonLightsOnOff__BTN__DM1 CYREG_PRT3_DM1
#define CapSense_PortCH0__ButtonLightsOnOff__BTN__DM2 CYREG_PRT3_DM2
#define CapSense_PortCH0__ButtonLightsOnOff__BTN__DR CYREG_PRT3_DR
#define CapSense_PortCH0__ButtonLightsOnOff__BTN__INP_DIS CYREG_PRT3_INP_DIS
#define CapSense_PortCH0__ButtonLightsOnOff__BTN__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define CapSense_PortCH0__ButtonLightsOnOff__BTN__LCD_EN CYREG_PRT3_LCD_EN
#define CapSense_PortCH0__ButtonLightsOnOff__BTN__MASK 0x80u
#define CapSense_PortCH0__ButtonLightsOnOff__BTN__PC CYREG_PRT3_PC7
#define CapSense_PortCH0__ButtonLightsOnOff__BTN__PORT 3
#define CapSense_PortCH0__ButtonLightsOnOff__BTN__PRT CYREG_PRT3_PRT
#define CapSense_PortCH0__ButtonLightsOnOff__BTN__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define CapSense_PortCH0__ButtonLightsOnOff__BTN__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define CapSense_PortCH0__ButtonLightsOnOff__BTN__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define CapSense_PortCH0__ButtonLightsOnOff__BTN__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define CapSense_PortCH0__ButtonLightsOnOff__BTN__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define CapSense_PortCH0__ButtonLightsOnOff__BTN__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define CapSense_PortCH0__ButtonLightsOnOff__BTN__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define CapSense_PortCH0__ButtonLightsOnOff__BTN__PS CYREG_PRT3_PS
#define CapSense_PortCH0__ButtonLightsOnOff__BTN__SHIFT 7
#define CapSense_PortCH0__ButtonLightsOnOff__BTN__SLW CYREG_PRT3_SLW
#define CapSense_PortCH0__ButtonMotorOnOff__BTN__AG CYREG_PRT5_AG
#define CapSense_PortCH0__ButtonMotorOnOff__BTN__AMUX CYREG_PRT5_AMUX
#define CapSense_PortCH0__ButtonMotorOnOff__BTN__BIE CYREG_PRT5_BIE
#define CapSense_PortCH0__ButtonMotorOnOff__BTN__BIT_MASK CYREG_PRT5_BIT_MASK
#define CapSense_PortCH0__ButtonMotorOnOff__BTN__BYP CYREG_PRT5_BYP
#define CapSense_PortCH0__ButtonMotorOnOff__BTN__CTL CYREG_PRT5_CTL
#define CapSense_PortCH0__ButtonMotorOnOff__BTN__DM0 CYREG_PRT5_DM0
#define CapSense_PortCH0__ButtonMotorOnOff__BTN__DM1 CYREG_PRT5_DM1
#define CapSense_PortCH0__ButtonMotorOnOff__BTN__DM2 CYREG_PRT5_DM2
#define CapSense_PortCH0__ButtonMotorOnOff__BTN__DR CYREG_PRT5_DR
#define CapSense_PortCH0__ButtonMotorOnOff__BTN__INP_DIS CYREG_PRT5_INP_DIS
#define CapSense_PortCH0__ButtonMotorOnOff__BTN__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define CapSense_PortCH0__ButtonMotorOnOff__BTN__LCD_EN CYREG_PRT5_LCD_EN
#define CapSense_PortCH0__ButtonMotorOnOff__BTN__MASK 0x04u
#define CapSense_PortCH0__ButtonMotorOnOff__BTN__PC CYREG_PRT5_PC2
#define CapSense_PortCH0__ButtonMotorOnOff__BTN__PORT 5
#define CapSense_PortCH0__ButtonMotorOnOff__BTN__PRT CYREG_PRT5_PRT
#define CapSense_PortCH0__ButtonMotorOnOff__BTN__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define CapSense_PortCH0__ButtonMotorOnOff__BTN__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define CapSense_PortCH0__ButtonMotorOnOff__BTN__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define CapSense_PortCH0__ButtonMotorOnOff__BTN__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define CapSense_PortCH0__ButtonMotorOnOff__BTN__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define CapSense_PortCH0__ButtonMotorOnOff__BTN__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define CapSense_PortCH0__ButtonMotorOnOff__BTN__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define CapSense_PortCH0__ButtonMotorOnOff__BTN__PS CYREG_PRT5_PS
#define CapSense_PortCH0__ButtonMotorOnOff__BTN__SHIFT 2
#define CapSense_PortCH0__ButtonMotorOnOff__BTN__SLW CYREG_PRT5_SLW

/* CapSense_BufCH0 */
#define CapSense_BufCH0__CFG0 CYREG_CAPSL_CFG0
#define CapSense_BufCH0__CFG1 CYREG_CAPSL_CFG1
#define CapSense_BufCH0__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define CapSense_BufCH0__PM_ACT_MSK 0x10u
#define CapSense_BufCH0__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define CapSense_BufCH0__PM_STBY_MSK 0x10u

/* CapSense_IsrCH0 */
#define CapSense_IsrCH0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define CapSense_IsrCH0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define CapSense_IsrCH0__INTC_MASK 0x2000u
#define CapSense_IsrCH0__INTC_NUMBER 13
#define CapSense_IsrCH0__INTC_PRIOR_NUM 7
#define CapSense_IsrCH0__INTC_PRIOR_REG CYREG_NVIC_PRI_13
#define CapSense_IsrCH0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define CapSense_IsrCH0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* PinThrottleVolt */
#define PinThrottleVolt__0__MASK 0x08u
#define PinThrottleVolt__0__PC CYREG_PRT2_PC3
#define PinThrottleVolt__0__PORT 2
#define PinThrottleVolt__0__SHIFT 3
#define PinThrottleVolt__AG CYREG_PRT2_AG
#define PinThrottleVolt__AMUX CYREG_PRT2_AMUX
#define PinThrottleVolt__BIE CYREG_PRT2_BIE
#define PinThrottleVolt__BIT_MASK CYREG_PRT2_BIT_MASK
#define PinThrottleVolt__BYP CYREG_PRT2_BYP
#define PinThrottleVolt__CTL CYREG_PRT2_CTL
#define PinThrottleVolt__DM0 CYREG_PRT2_DM0
#define PinThrottleVolt__DM1 CYREG_PRT2_DM1
#define PinThrottleVolt__DM2 CYREG_PRT2_DM2
#define PinThrottleVolt__DR CYREG_PRT2_DR
#define PinThrottleVolt__INP_DIS CYREG_PRT2_INP_DIS
#define PinThrottleVolt__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define PinThrottleVolt__LCD_EN CYREG_PRT2_LCD_EN
#define PinThrottleVolt__MASK 0x08u
#define PinThrottleVolt__PORT 2
#define PinThrottleVolt__PRT CYREG_PRT2_PRT
#define PinThrottleVolt__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define PinThrottleVolt__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define PinThrottleVolt__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define PinThrottleVolt__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define PinThrottleVolt__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define PinThrottleVolt__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define PinThrottleVolt__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define PinThrottleVolt__PS CYREG_PRT2_PS
#define PinThrottleVolt__SHIFT 3
#define PinThrottleVolt__SLW CYREG_PRT2_SLW

/* UartDebug_BUART */
#define UartDebug_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define UartDebug_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define UartDebug_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define UartDebug_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define UartDebug_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define UartDebug_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define UartDebug_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define UartDebug_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define UartDebug_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB04_A0
#define UartDebug_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB04_A1
#define UartDebug_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define UartDebug_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB04_D0
#define UartDebug_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB04_D1
#define UartDebug_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define UartDebug_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define UartDebug_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB04_F0
#define UartDebug_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB04_F1
#define UartDebug_BUART_sTX_TxSts__0__MASK 0x01u
#define UartDebug_BUART_sTX_TxSts__0__POS 0
#define UartDebug_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define UartDebug_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define UartDebug_BUART_sTX_TxSts__1__MASK 0x02u
#define UartDebug_BUART_sTX_TxSts__1__POS 1
#define UartDebug_BUART_sTX_TxSts__2__MASK 0x04u
#define UartDebug_BUART_sTX_TxSts__2__POS 2
#define UartDebug_BUART_sTX_TxSts__3__MASK 0x08u
#define UartDebug_BUART_sTX_TxSts__3__POS 3
#define UartDebug_BUART_sTX_TxSts__MASK 0x0Fu
#define UartDebug_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB04_MSK
#define UartDebug_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define UartDebug_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB04_ST
#define UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB00_A0
#define UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB00_A1
#define UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB00_D0
#define UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB00_D1
#define UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB00_F0
#define UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB00_F1

/* AdcSar_ADC_SAR */
#define AdcSar_ADC_SAR__CLK CYREG_SAR0_CLK
#define AdcSar_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define AdcSar_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define AdcSar_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define AdcSar_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define AdcSar_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define AdcSar_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define AdcSar_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define AdcSar_ADC_SAR__CSR7 CYREG_SAR0_CSR7
#define AdcSar_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define AdcSar_ADC_SAR__PM_ACT_MSK 0x01u
#define AdcSar_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define AdcSar_ADC_SAR__PM_STBY_MSK 0x01u
#define AdcSar_ADC_SAR__SW0 CYREG_SAR0_SW0
#define AdcSar_ADC_SAR__SW2 CYREG_SAR0_SW2
#define AdcSar_ADC_SAR__SW3 CYREG_SAR0_SW3
#define AdcSar_ADC_SAR__SW4 CYREG_SAR0_SW4
#define AdcSar_ADC_SAR__SW6 CYREG_SAR0_SW6
#define AdcSar_ADC_SAR__TR0 CYREG_SAR0_TR0
#define AdcSar_ADC_SAR__TRIM__TR0 CYREG_FLSHID_MFG_CFG_SAR0_TR0
#define AdcSar_ADC_SAR__TRIM__TR1 CYREG_FLSHID_MFG_CFG_SAR0_TR1
#define AdcSar_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define AdcSar_ADC_SAR__WRK1 CYREG_SAR0_WRK1

/* AdcSar_theACLK */
#define AdcSar_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define AdcSar_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define AdcSar_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define AdcSar_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define AdcSar_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define AdcSar_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define AdcSar_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define AdcSar_theACLK__PM_ACT_MSK 0x01u
#define AdcSar_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define AdcSar_theACLK__PM_STBY_MSK 0x01u

/* PinUartDebugTx */
#define PinUartDebugTx__0__MASK 0x04u
#define PinUartDebugTx__0__PC CYREG_PRT4_PC2
#define PinUartDebugTx__0__PORT 4
#define PinUartDebugTx__0__SHIFT 2
#define PinUartDebugTx__AG CYREG_PRT4_AG
#define PinUartDebugTx__AMUX CYREG_PRT4_AMUX
#define PinUartDebugTx__BIE CYREG_PRT4_BIE
#define PinUartDebugTx__BIT_MASK CYREG_PRT4_BIT_MASK
#define PinUartDebugTx__BYP CYREG_PRT4_BYP
#define PinUartDebugTx__CTL CYREG_PRT4_CTL
#define PinUartDebugTx__DM0 CYREG_PRT4_DM0
#define PinUartDebugTx__DM1 CYREG_PRT4_DM1
#define PinUartDebugTx__DM2 CYREG_PRT4_DM2
#define PinUartDebugTx__DR CYREG_PRT4_DR
#define PinUartDebugTx__INP_DIS CYREG_PRT4_INP_DIS
#define PinUartDebugTx__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define PinUartDebugTx__LCD_EN CYREG_PRT4_LCD_EN
#define PinUartDebugTx__MASK 0x04u
#define PinUartDebugTx__PORT 4
#define PinUartDebugTx__PRT CYREG_PRT4_PRT
#define PinUartDebugTx__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define PinUartDebugTx__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define PinUartDebugTx__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define PinUartDebugTx__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define PinUartDebugTx__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define PinUartDebugTx__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define PinUartDebugTx__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define PinUartDebugTx__PS CYREG_PRT4_PS
#define PinUartDebugTx__SHIFT 2
#define PinUartDebugTx__SLW CYREG_PRT4_SLW

/* PinXbeeIsSleep */
#define PinXbeeIsSleep__0__MASK 0x20u
#define PinXbeeIsSleep__0__PC CYREG_PRT1_PC5
#define PinXbeeIsSleep__0__PORT 1
#define PinXbeeIsSleep__0__SHIFT 5
#define PinXbeeIsSleep__AG CYREG_PRT1_AG
#define PinXbeeIsSleep__AMUX CYREG_PRT1_AMUX
#define PinXbeeIsSleep__BIE CYREG_PRT1_BIE
#define PinXbeeIsSleep__BIT_MASK CYREG_PRT1_BIT_MASK
#define PinXbeeIsSleep__BYP CYREG_PRT1_BYP
#define PinXbeeIsSleep__CTL CYREG_PRT1_CTL
#define PinXbeeIsSleep__DM0 CYREG_PRT1_DM0
#define PinXbeeIsSleep__DM1 CYREG_PRT1_DM1
#define PinXbeeIsSleep__DM2 CYREG_PRT1_DM2
#define PinXbeeIsSleep__DR CYREG_PRT1_DR
#define PinXbeeIsSleep__INP_DIS CYREG_PRT1_INP_DIS
#define PinXbeeIsSleep__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define PinXbeeIsSleep__LCD_EN CYREG_PRT1_LCD_EN
#define PinXbeeIsSleep__MASK 0x20u
#define PinXbeeIsSleep__PORT 1
#define PinXbeeIsSleep__PRT CYREG_PRT1_PRT
#define PinXbeeIsSleep__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define PinXbeeIsSleep__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define PinXbeeIsSleep__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define PinXbeeIsSleep__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define PinXbeeIsSleep__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define PinXbeeIsSleep__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define PinXbeeIsSleep__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define PinXbeeIsSleep__PS CYREG_PRT1_PS
#define PinXbeeIsSleep__SHIFT 5
#define PinXbeeIsSleep__SLW CYREG_PRT1_SLW

/* UartXbee_BUART */
#define UartXbee_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define UartXbee_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define UartXbee_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB05_MSK
#define UartXbee_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define UartXbee_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define UartXbee_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define UartXbee_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB05_ST_CTL
#define UartXbee_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB05_ST_CTL
#define UartXbee_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB05_ST
#define UartXbee_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define UartXbee_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define UartXbee_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define UartXbee_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define UartXbee_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define UartXbee_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define UartXbee_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define UartXbee_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define UartXbee_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define UartXbee_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define UartXbee_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB05_CTL
#define UartXbee_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define UartXbee_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB05_CTL
#define UartXbee_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define UartXbee_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define UartXbee_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB05_MSK
#define UartXbee_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define UartXbee_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define UartXbee_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define UartXbee_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define UartXbee_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define UartXbee_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define UartXbee_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define UartXbee_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define UartXbee_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define UartXbee_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB06_A0
#define UartXbee_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB06_A1
#define UartXbee_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define UartXbee_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB06_D0
#define UartXbee_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB06_D1
#define UartXbee_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define UartXbee_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define UartXbee_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB06_F0
#define UartXbee_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB06_F1
#define UartXbee_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define UartXbee_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define UartXbee_BUART_sRX_RxSts__3__MASK 0x08u
#define UartXbee_BUART_sRX_RxSts__3__POS 3
#define UartXbee_BUART_sRX_RxSts__4__MASK 0x10u
#define UartXbee_BUART_sRX_RxSts__4__POS 4
#define UartXbee_BUART_sRX_RxSts__5__MASK 0x20u
#define UartXbee_BUART_sRX_RxSts__5__POS 5
#define UartXbee_BUART_sRX_RxSts__MASK 0x38u
#define UartXbee_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB06_MSK
#define UartXbee_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define UartXbee_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB06_ST
#define UartXbee_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define UartXbee_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define UartXbee_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define UartXbee_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define UartXbee_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define UartXbee_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define UartXbee_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define UartXbee_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define UartXbee_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB02_A0
#define UartXbee_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB02_A1
#define UartXbee_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define UartXbee_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB02_D0
#define UartXbee_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB02_D1
#define UartXbee_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define UartXbee_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define UartXbee_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB02_F0
#define UartXbee_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB02_F1
#define UartXbee_BUART_sTX_TxSts__0__MASK 0x01u
#define UartXbee_BUART_sTX_TxSts__0__POS 0
#define UartXbee_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define UartXbee_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define UartXbee_BUART_sTX_TxSts__1__MASK 0x02u
#define UartXbee_BUART_sTX_TxSts__1__POS 1
#define UartXbee_BUART_sTX_TxSts__2__MASK 0x04u
#define UartXbee_BUART_sTX_TxSts__2__POS 2
#define UartXbee_BUART_sTX_TxSts__3__MASK 0x08u
#define UartXbee_BUART_sTX_TxSts__3__POS 3
#define UartXbee_BUART_sTX_TxSts__MASK 0x0Fu
#define UartXbee_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB02_MSK
#define UartXbee_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define UartXbee_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB02_ST
#define UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB01_A0
#define UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB01_A1
#define UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB01_D0
#define UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB01_D1
#define UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB01_F0
#define UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB01_F1

/* PinLedInRange */
#define PinLedInRange__0__MASK 0x20u
#define PinLedInRange__0__PC CYREG_PRT12_PC5
#define PinLedInRange__0__PORT 12
#define PinLedInRange__0__SHIFT 5
#define PinLedInRange__AG CYREG_PRT12_AG
#define PinLedInRange__BIE CYREG_PRT12_BIE
#define PinLedInRange__BIT_MASK CYREG_PRT12_BIT_MASK
#define PinLedInRange__BYP CYREG_PRT12_BYP
#define PinLedInRange__DM0 CYREG_PRT12_DM0
#define PinLedInRange__DM1 CYREG_PRT12_DM1
#define PinLedInRange__DM2 CYREG_PRT12_DM2
#define PinLedInRange__DR CYREG_PRT12_DR
#define PinLedInRange__INP_DIS CYREG_PRT12_INP_DIS
#define PinLedInRange__MASK 0x20u
#define PinLedInRange__PORT 12
#define PinLedInRange__PRT CYREG_PRT12_PRT
#define PinLedInRange__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define PinLedInRange__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define PinLedInRange__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define PinLedInRange__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define PinLedInRange__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define PinLedInRange__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define PinLedInRange__PS CYREG_PRT12_PS
#define PinLedInRange__SHIFT 5
#define PinLedInRange__SIO_CFG CYREG_PRT12_SIO_CFG
#define PinLedInRange__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define PinLedInRange__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define PinLedInRange__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define PinLedInRange__SLW CYREG_PRT12_SLW

/* PinLedMotorOn */
#define PinLedMotorOn__0__MASK 0x10u
#define PinLedMotorOn__0__PC CYREG_PRT12_PC4
#define PinLedMotorOn__0__PORT 12
#define PinLedMotorOn__0__SHIFT 4
#define PinLedMotorOn__AG CYREG_PRT12_AG
#define PinLedMotorOn__BIE CYREG_PRT12_BIE
#define PinLedMotorOn__BIT_MASK CYREG_PRT12_BIT_MASK
#define PinLedMotorOn__BYP CYREG_PRT12_BYP
#define PinLedMotorOn__DM0 CYREG_PRT12_DM0
#define PinLedMotorOn__DM1 CYREG_PRT12_DM1
#define PinLedMotorOn__DM2 CYREG_PRT12_DM2
#define PinLedMotorOn__DR CYREG_PRT12_DR
#define PinLedMotorOn__INP_DIS CYREG_PRT12_INP_DIS
#define PinLedMotorOn__MASK 0x10u
#define PinLedMotorOn__PORT 12
#define PinLedMotorOn__PRT CYREG_PRT12_PRT
#define PinLedMotorOn__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define PinLedMotorOn__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define PinLedMotorOn__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define PinLedMotorOn__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define PinLedMotorOn__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define PinLedMotorOn__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define PinLedMotorOn__PS CYREG_PRT12_PS
#define PinLedMotorOn__SHIFT 4
#define PinLedMotorOn__SIO_CFG CYREG_PRT12_SIO_CFG
#define PinLedMotorOn__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define PinLedMotorOn__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define PinLedMotorOn__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define PinLedMotorOn__SLW CYREG_PRT12_SLW

/* PinUartXbeeRx */
#define PinUartXbeeRx__0__MASK 0x20u
#define PinUartXbeeRx__0__PC CYREG_PRT3_PC5
#define PinUartXbeeRx__0__PORT 3
#define PinUartXbeeRx__0__SHIFT 5
#define PinUartXbeeRx__AG CYREG_PRT3_AG
#define PinUartXbeeRx__AMUX CYREG_PRT3_AMUX
#define PinUartXbeeRx__BIE CYREG_PRT3_BIE
#define PinUartXbeeRx__BIT_MASK CYREG_PRT3_BIT_MASK
#define PinUartXbeeRx__BYP CYREG_PRT3_BYP
#define PinUartXbeeRx__CTL CYREG_PRT3_CTL
#define PinUartXbeeRx__DM0 CYREG_PRT3_DM0
#define PinUartXbeeRx__DM1 CYREG_PRT3_DM1
#define PinUartXbeeRx__DM2 CYREG_PRT3_DM2
#define PinUartXbeeRx__DR CYREG_PRT3_DR
#define PinUartXbeeRx__INP_DIS CYREG_PRT3_INP_DIS
#define PinUartXbeeRx__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define PinUartXbeeRx__LCD_EN CYREG_PRT3_LCD_EN
#define PinUartXbeeRx__MASK 0x20u
#define PinUartXbeeRx__PORT 3
#define PinUartXbeeRx__PRT CYREG_PRT3_PRT
#define PinUartXbeeRx__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define PinUartXbeeRx__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define PinUartXbeeRx__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define PinUartXbeeRx__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define PinUartXbeeRx__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define PinUartXbeeRx__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define PinUartXbeeRx__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define PinUartXbeeRx__PS CYREG_PRT3_PS
#define PinUartXbeeRx__SHIFT 5
#define PinUartXbeeRx__SLW CYREG_PRT3_SLW

/* PinUartXbeeTx */
#define PinUartXbeeTx__0__MASK 0x10u
#define PinUartXbeeTx__0__PC CYREG_PRT3_PC4
#define PinUartXbeeTx__0__PORT 3
#define PinUartXbeeTx__0__SHIFT 4
#define PinUartXbeeTx__AG CYREG_PRT3_AG
#define PinUartXbeeTx__AMUX CYREG_PRT3_AMUX
#define PinUartXbeeTx__BIE CYREG_PRT3_BIE
#define PinUartXbeeTx__BIT_MASK CYREG_PRT3_BIT_MASK
#define PinUartXbeeTx__BYP CYREG_PRT3_BYP
#define PinUartXbeeTx__CTL CYREG_PRT3_CTL
#define PinUartXbeeTx__DM0 CYREG_PRT3_DM0
#define PinUartXbeeTx__DM1 CYREG_PRT3_DM1
#define PinUartXbeeTx__DM2 CYREG_PRT3_DM2
#define PinUartXbeeTx__DR CYREG_PRT3_DR
#define PinUartXbeeTx__INP_DIS CYREG_PRT3_INP_DIS
#define PinUartXbeeTx__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define PinUartXbeeTx__LCD_EN CYREG_PRT3_LCD_EN
#define PinUartXbeeTx__MASK 0x10u
#define PinUartXbeeTx__PORT 3
#define PinUartXbeeTx__PRT CYREG_PRT3_PRT
#define PinUartXbeeTx__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define PinUartXbeeTx__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define PinUartXbeeTx__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define PinUartXbeeTx__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define PinUartXbeeTx__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define PinUartXbeeTx__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define PinUartXbeeTx__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define PinUartXbeeTx__PS CYREG_PRT3_PS
#define PinUartXbeeTx__SHIFT 4
#define PinUartXbeeTx__SLW CYREG_PRT3_SLW

/* PinXbeeSleep */
#define PinXbeeSleep__0__MASK 0x10u
#define PinXbeeSleep__0__PC CYREG_PRT4_PC4
#define PinXbeeSleep__0__PORT 4
#define PinXbeeSleep__0__SHIFT 4
#define PinXbeeSleep__AG CYREG_PRT4_AG
#define PinXbeeSleep__AMUX CYREG_PRT4_AMUX
#define PinXbeeSleep__BIE CYREG_PRT4_BIE
#define PinXbeeSleep__BIT_MASK CYREG_PRT4_BIT_MASK
#define PinXbeeSleep__BYP CYREG_PRT4_BYP
#define PinXbeeSleep__CTL CYREG_PRT4_CTL
#define PinXbeeSleep__DM0 CYREG_PRT4_DM0
#define PinXbeeSleep__DM1 CYREG_PRT4_DM1
#define PinXbeeSleep__DM2 CYREG_PRT4_DM2
#define PinXbeeSleep__DR CYREG_PRT4_DR
#define PinXbeeSleep__INP_DIS CYREG_PRT4_INP_DIS
#define PinXbeeSleep__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define PinXbeeSleep__LCD_EN CYREG_PRT4_LCD_EN
#define PinXbeeSleep__MASK 0x10u
#define PinXbeeSleep__PORT 4
#define PinXbeeSleep__PRT CYREG_PRT4_PRT
#define PinXbeeSleep__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define PinXbeeSleep__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define PinXbeeSleep__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define PinXbeeSleep__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define PinXbeeSleep__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define PinXbeeSleep__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define PinXbeeSleep__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define PinXbeeSleep__PS CYREG_PRT4_PS
#define PinXbeeSleep__SHIFT 4
#define PinXbeeSleep__SLW CYREG_PRT4_SLW

/* IsrMainTick */
#define IsrMainTick__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define IsrMainTick__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define IsrMainTick__INTC_MASK 0x10000u
#define IsrMainTick__INTC_NUMBER 16
#define IsrMainTick__INTC_PRIOR_NUM 7
#define IsrMainTick__INTC_PRIOR_REG CYREG_NVIC_PRI_16
#define IsrMainTick__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define IsrMainTick__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* PinBattVolt */
#define PinBattVolt__0__MASK 0x20u
#define PinBattVolt__0__PC CYREG_PRT0_PC5
#define PinBattVolt__0__PORT 0
#define PinBattVolt__0__SHIFT 5
#define PinBattVolt__AG CYREG_PRT0_AG
#define PinBattVolt__AMUX CYREG_PRT0_AMUX
#define PinBattVolt__BIE CYREG_PRT0_BIE
#define PinBattVolt__BIT_MASK CYREG_PRT0_BIT_MASK
#define PinBattVolt__BYP CYREG_PRT0_BYP
#define PinBattVolt__CTL CYREG_PRT0_CTL
#define PinBattVolt__DM0 CYREG_PRT0_DM0
#define PinBattVolt__DM1 CYREG_PRT0_DM1
#define PinBattVolt__DM2 CYREG_PRT0_DM2
#define PinBattVolt__DR CYREG_PRT0_DR
#define PinBattVolt__INP_DIS CYREG_PRT0_INP_DIS
#define PinBattVolt__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define PinBattVolt__LCD_EN CYREG_PRT0_LCD_EN
#define PinBattVolt__MASK 0x20u
#define PinBattVolt__PORT 0
#define PinBattVolt__PRT CYREG_PRT0_PRT
#define PinBattVolt__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define PinBattVolt__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define PinBattVolt__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define PinBattVolt__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define PinBattVolt__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define PinBattVolt__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define PinBattVolt__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define PinBattVolt__PS CYREG_PRT0_PS
#define PinBattVolt__SHIFT 5
#define PinBattVolt__SLW CYREG_PRT0_SLW

/* PinLedAlarm */
#define PinLedAlarm__0__MASK 0x80u
#define PinLedAlarm__0__PC CYREG_PRT2_PC7
#define PinLedAlarm__0__PORT 2
#define PinLedAlarm__0__SHIFT 7
#define PinLedAlarm__AG CYREG_PRT2_AG
#define PinLedAlarm__AMUX CYREG_PRT2_AMUX
#define PinLedAlarm__BIE CYREG_PRT2_BIE
#define PinLedAlarm__BIT_MASK CYREG_PRT2_BIT_MASK
#define PinLedAlarm__BYP CYREG_PRT2_BYP
#define PinLedAlarm__CTL CYREG_PRT2_CTL
#define PinLedAlarm__DM0 CYREG_PRT2_DM0
#define PinLedAlarm__DM1 CYREG_PRT2_DM1
#define PinLedAlarm__DM2 CYREG_PRT2_DM2
#define PinLedAlarm__DR CYREG_PRT2_DR
#define PinLedAlarm__INP_DIS CYREG_PRT2_INP_DIS
#define PinLedAlarm__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define PinLedAlarm__LCD_EN CYREG_PRT2_LCD_EN
#define PinLedAlarm__MASK 0x80u
#define PinLedAlarm__PORT 2
#define PinLedAlarm__PRT CYREG_PRT2_PRT
#define PinLedAlarm__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define PinLedAlarm__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define PinLedAlarm__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define PinLedAlarm__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define PinLedAlarm__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define PinLedAlarm__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define PinLedAlarm__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define PinLedAlarm__PS CYREG_PRT2_PS
#define PinLedAlarm__SHIFT 7
#define PinLedAlarm__SLW CYREG_PRT2_SLW

/* AdcSar_IRQ */
#define AdcSar_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define AdcSar_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define AdcSar_IRQ__INTC_MASK 0x400u
#define AdcSar_IRQ__INTC_NUMBER 10
#define AdcSar_IRQ__INTC_PRIOR_NUM 7
#define AdcSar_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_10
#define AdcSar_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define AdcSar_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* PinDebug */
#define PinDebug__0__MASK 0x08u
#define PinDebug__0__PC CYREG_PRT4_PC3
#define PinDebug__0__PORT 4
#define PinDebug__0__SHIFT 3
#define PinDebug__AG CYREG_PRT4_AG
#define PinDebug__AMUX CYREG_PRT4_AMUX
#define PinDebug__BIE CYREG_PRT4_BIE
#define PinDebug__BIT_MASK CYREG_PRT4_BIT_MASK
#define PinDebug__BYP CYREG_PRT4_BYP
#define PinDebug__CTL CYREG_PRT4_CTL
#define PinDebug__DM0 CYREG_PRT4_DM0
#define PinDebug__DM1 CYREG_PRT4_DM1
#define PinDebug__DM2 CYREG_PRT4_DM2
#define PinDebug__DR CYREG_PRT4_DR
#define PinDebug__INP_DIS CYREG_PRT4_INP_DIS
#define PinDebug__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define PinDebug__LCD_EN CYREG_PRT4_LCD_EN
#define PinDebug__MASK 0x08u
#define PinDebug__PORT 4
#define PinDebug__PRT CYREG_PRT4_PRT
#define PinDebug__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define PinDebug__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define PinDebug__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define PinDebug__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define PinDebug__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define PinDebug__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define PinDebug__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define PinDebug__PS CYREG_PRT4_PS
#define PinDebug__SHIFT 3
#define PinDebug__SLW CYREG_PRT4_SLW

/* Miscellaneous */
/* -- WARNING: define names containting LEOPARD or PANTHER are deprecated and will be removed in a future release */
#define CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIG_FASTBOOT_ENABLED 0
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1
#define CYDEV_CHIP_MEMBER_5A 2
#define CYDEV_CHIP_FAMILY_PSOC5 3
#define CYDEV_CHIP_DIE_PANTHER 2
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_DIE_PANTHER
#define CYDEV_BOOTLOADER_CHECKSUM_BASIC 0
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CYDEV_APPLICATION_ID 0x0000
#define CYDEV_APPLICATION_VERSION 0x0000
#define CYDEV_BOOTLOADER_CHECKSUM CYDEV_BOOTLOADER_CHECKSUM_BASIC
#define CYDEV_BOOTLOADER_CHECKSUM_CRC 1
#define CYDEV_BOOTLOADER_FAST_VERIFY 0
#define CYDEV_BOOTLOADER_VERSION 0x0000
#define CYDEV_BOOTLOADER_WAIT_COMMAND 1
#define CYDEV_BOOTLOADER_WAIT_TIME 200
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_DIE_LEOPARD 1
#define CYDEV_CHIP_DIE_UNKNOWN 0
#define CYDEV_CHIP_FAMILY_PSOC3 1
#define CYDEV_CHIP_FAMILY_PSOC4 2
#define CYDEV_CHIP_FAMILY_UNKNOWN 0
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x0E136069
#define CYDEV_CHIP_MEMBER_3A 1
#define CYDEV_CHIP_MEMBER_UNKNOWN 0
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5A
#define CYDEV_CHIP_REVISION_3A_ES1 0
#define CYDEV_CHIP_REVISION_3A_ES2 1
#define CYDEV_CHIP_REVISION_3A_ES3 3
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3
#define CYDEV_CHIP_REVISION_5A_ES0 0
#define CYDEV_CHIP_REVISION_5A_ES1 1
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REV_PANTHER_PRODUCTION
#define CYDEV_CHIP_REV_LEOPARD_ES1 0
#define CYDEV_CHIP_REV_LEOPARD_ES2 1
#define CYDEV_CHIP_REV_LEOPARD_ES3 3
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3
#define CYDEV_CHIP_REV_PANTHER_ES0 0
#define CYDEV_CHIP_REV_PANTHER_ES1 1
#define CYDEV_CONFIGURATION_COMPRESSED 0
#define CYDEV_CONFIGURATION_DMA 1
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_DMA
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CUSTOM_ID 0x00000000
#define CYDEV_DATA_CACHE_ENABLED 0
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_REQXRES 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DEBUG_ENABLE_MASK 0x01
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DBG_DBE
#define CYDEV_DMA_CHANNELS_AVAILABLE 24
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x0400
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x1000
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO0 3.3
#define CYDEV_VDDIO0_MV 3300
#define CYDEV_VDDIO1 3.3
#define CYDEV_VDDIO1_MV 3300
#define CYDEV_VDDIO2 3.3
#define CYDEV_VDDIO2_MV 3300
#define CYDEV_VDDIO3 3.3
#define CYDEV_VDDIO3_MV 3300
#define CYDEV_VIO0 3.3
#define CYDEV_VIO0_MV 3300
#define CYDEV_VIO1 3.3
#define CYDEV_VIO1_MV 3300
#define CYDEV_VIO2 3.3
#define CYDEV_VIO2_MV 3300
#define CYDEV_VIO3 3.3
#define CYDEV_VIO3_MV 3300
#define CyBtldr_Custom_Interface CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
