0.6
2019.1
May 24 2019
15:06:07
C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/projects/fullsine/fullsine.sim/sram/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/projects/fullsine/fullsine.srcs/sources_1/imports/sources/sram.v,1589449811,verilog,,C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/projects/fullsine/fullsine.srcs/sram/new/sram_basic_testbench.v,,sram,,,,,,,,
C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/projects/fullsine/fullsine.srcs/sram/new/sram_basic_testbench.v,1589449937,verilog,,,,sram_basic_testbench,,,,,,,,
