-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity xFResizeAreaDownScal is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    stream_in_V_V_dout : IN STD_LOGIC_VECTOR (23 downto 0);
    stream_in_V_V_empty_n : IN STD_LOGIC;
    stream_in_V_V_read : OUT STD_LOGIC;
    resize_out_V_V_din : OUT STD_LOGIC_VECTOR (23 downto 0);
    resize_out_V_V_full_n : IN STD_LOGIC;
    resize_out_V_V_write : OUT STD_LOGIC;
    ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of xFResizeAreaDownScal is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_pp1_stage1 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state81 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state82 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state83 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state84 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state85 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state86 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state87 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state88 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state89 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state90 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state91 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state92 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state93 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state94 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state95 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state96 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state97 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state98 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state99 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state100 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state101 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state102 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state103 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state104 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state105 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state106 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state107 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state108 : STD_LOGIC_VECTOR (71 downto 0) := "000000000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state109 : STD_LOGIC_VECTOR (71 downto 0) := "000000000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state110 : STD_LOGIC_VECTOR (71 downto 0) := "000000000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state111 : STD_LOGIC_VECTOR (71 downto 0) := "000000001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state112 : STD_LOGIC_VECTOR (71 downto 0) := "000000010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state113 : STD_LOGIC_VECTOR (71 downto 0) := "000000100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state114 : STD_LOGIC_VECTOR (71 downto 0) := "000001000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state115 : STD_LOGIC_VECTOR (71 downto 0) := "000010000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state116 : STD_LOGIC_VECTOR (71 downto 0) := "000100000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state117 : STD_LOGIC_VECTOR (71 downto 0) := "001000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state118 : STD_LOGIC_VECTOR (71 downto 0) := "010000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state119 : STD_LOGIC_VECTOR (71 downto 0) := "100000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_44 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000100";
    constant ap_const_lv32_45 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000101";
    constant ap_const_lv32_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000110";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv10_280 : STD_LOGIC_VECTOR (9 downto 0) := "1010000000";
    constant ap_const_lv9_140 : STD_LOGIC_VECTOR (8 downto 0) := "101000000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv27_2800000 : STD_LOGIC_VECTOR (26 downto 0) := "010100000000000000000000000";
    constant ap_const_lv27_20000 : STD_LOGIC_VECTOR (26 downto 0) := "000000000100000000000000000";
    constant ap_const_lv16_2000 : STD_LOGIC_VECTOR (15 downto 0) := "0010000000000000";
    constant ap_const_lv12_27F : STD_LOGIC_VECTOR (11 downto 0) := "001001111111";
    constant ap_const_lv9_1F0 : STD_LOGIC_VECTOR (8 downto 0) := "111110000";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv13_1FFF : STD_LOGIC_VECTOR (12 downto 0) := "1111111111111";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv17_10000 : STD_LOGIC_VECTOR (16 downto 0) := "10000000000000000";
    constant ap_const_lv8_B4 : STD_LOGIC_VECTOR (7 downto 0) := "10110100";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv26_1680000 : STD_LOGIC_VECTOR (25 downto 0) := "01011010000000000000000000";
    constant ap_const_lv26_20000 : STD_LOGIC_VECTOR (25 downto 0) := "00000000100000000000000000";
    constant ap_const_lv11_167 : STD_LOGIC_VECTOR (10 downto 0) := "00101100111";
    constant ap_const_lv12_FFF : STD_LOGIC_VECTOR (11 downto 0) := "111111111111";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv9_168 : STD_LOGIC_VECTOR (8 downto 0) := "101101000";
    constant ap_const_lv9_163 : STD_LOGIC_VECTOR (8 downto 0) := "101100011";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv17_2 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000010";
    constant ap_const_lv17_3 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000011";
    constant ap_const_lv17_4 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000100";
    constant ap_const_lv13_B4 : STD_LOGIC_VECTOR (12 downto 0) := "0000010110100";
    constant ap_const_lv14_3FFF : STD_LOGIC_VECTOR (13 downto 0) := "11111111111111";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv16_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_const_lv16_4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000100";
    constant ap_const_lv10_285 : STD_LOGIC_VECTOR (9 downto 0) := "1010000101";
    constant ap_const_lv10_27F : STD_LOGIC_VECTOR (9 downto 0) := "1001111111";
    constant ap_const_lv13_140 : STD_LOGIC_VECTOR (12 downto 0) := "0000101000000";
    constant ap_const_lv14_4 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000100";
    constant ap_const_lv13_280 : STD_LOGIC_VECTOR (12 downto 0) := "0001010000000";
    constant ap_const_lv14_1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_const_lv14_280 : STD_LOGIC_VECTOR (13 downto 0) := "00001010000000";
    constant ap_const_lv14_2 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000010";
    constant ap_const_lv14_3 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000011";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_140 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000000";
    constant ap_const_lv24_FFFFFF : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111111111111";
    constant ap_const_lv65_19999999A : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000110011001100110011001100110011010";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv65_0 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal stream_in_V_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal exitcond2_reg_5902 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage1 : signal is "none";
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal ap_block_pp1_stage1 : BOOLEAN;
    signal exitcond_reg_6075 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_reg_6045 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_6104 : STD_LOGIC_VECTOR (0 downto 0);
    signal resize_out_V_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp1_iter5 : STD_LOGIC := '0';
    signal exitcond_reg_6075_pp1_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_6232 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_6232_pp1_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_107_reg_6236 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_107_reg_6236_pp1_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal t_V_6_reg_1559 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_reg_1629 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_97_reg_1641 : STD_LOGIC_VECTOR (12 downto 0);
    signal reg_2358 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_block_state33_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state35_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_state37_pp1_stage0_iter2 : BOOLEAN;
    signal ap_block_state39_pp1_stage0_iter3 : BOOLEAN;
    signal ap_block_state41_pp1_stage0_iter4 : BOOLEAN;
    signal ap_block_state43_pp1_stage0_iter5 : BOOLEAN;
    signal ap_block_state45_pp1_stage0_iter6 : BOOLEAN;
    signal ap_block_state47_pp1_stage0_iter7 : BOOLEAN;
    signal ap_block_state49_pp1_stage0_iter8 : BOOLEAN;
    signal ap_block_state51_pp1_stage0_iter9 : BOOLEAN;
    signal ap_block_state53_pp1_stage0_iter10 : BOOLEAN;
    signal ap_block_state55_pp1_stage0_iter11 : BOOLEAN;
    signal ap_block_state57_pp1_stage0_iter12 : BOOLEAN;
    signal ap_block_state59_pp1_stage0_iter13 : BOOLEAN;
    signal ap_block_state61_pp1_stage0_iter14 : BOOLEAN;
    signal ap_block_state63_pp1_stage0_iter15 : BOOLEAN;
    signal ap_block_state65_pp1_stage0_iter16 : BOOLEAN;
    signal ap_block_state67_pp1_stage0_iter17 : BOOLEAN;
    signal ap_block_state69_pp1_stage0_iter18 : BOOLEAN;
    signal ap_block_state71_pp1_stage0_iter19 : BOOLEAN;
    signal ap_block_state73_pp1_stage0_iter20 : BOOLEAN;
    signal ap_block_state75_pp1_stage0_iter21 : BOOLEAN;
    signal ap_block_state77_pp1_stage0_iter22 : BOOLEAN;
    signal ap_block_state79_pp1_stage0_iter23 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal ap_predicate_op655_read_state34 : BOOLEAN;
    signal ap_block_state34_pp1_stage1_iter0 : BOOLEAN;
    signal ap_block_state36_pp1_stage1_iter1 : BOOLEAN;
    signal ap_block_state38_pp1_stage1_iter2 : BOOLEAN;
    signal ap_block_state40_pp1_stage1_iter3 : BOOLEAN;
    signal ap_block_state42_pp1_stage1_iter4 : BOOLEAN;
    signal ap_predicate_op1142_write_state44 : BOOLEAN;
    signal ap_block_state44_pp1_stage1_iter5 : BOOLEAN;
    signal ap_block_state46_pp1_stage1_iter6 : BOOLEAN;
    signal ap_block_state48_pp1_stage1_iter7 : BOOLEAN;
    signal ap_block_state50_pp1_stage1_iter8 : BOOLEAN;
    signal ap_block_state52_pp1_stage1_iter9 : BOOLEAN;
    signal ap_block_state54_pp1_stage1_iter10 : BOOLEAN;
    signal ap_block_state56_pp1_stage1_iter11 : BOOLEAN;
    signal ap_block_state58_pp1_stage1_iter12 : BOOLEAN;
    signal ap_block_state60_pp1_stage1_iter13 : BOOLEAN;
    signal ap_block_state62_pp1_stage1_iter14 : BOOLEAN;
    signal ap_block_state64_pp1_stage1_iter15 : BOOLEAN;
    signal ap_block_state66_pp1_stage1_iter16 : BOOLEAN;
    signal ap_block_state68_pp1_stage1_iter17 : BOOLEAN;
    signal ap_block_state70_pp1_stage1_iter18 : BOOLEAN;
    signal ap_block_state72_pp1_stage1_iter19 : BOOLEAN;
    signal ap_block_state74_pp1_stage1_iter20 : BOOLEAN;
    signal ap_block_state76_pp1_stage1_iter21 : BOOLEAN;
    signal ap_block_state78_pp1_stage1_iter22 : BOOLEAN;
    signal ap_block_state80_pp1_stage1_iter23 : BOOLEAN;
    signal ap_block_pp1_stage1_11001 : BOOLEAN;
    signal exitcond_reg_6075_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_2363 : STD_LOGIC_VECTOR (23 downto 0);
    signal reg_2368 : STD_LOGIC_VECTOR (23 downto 0);
    signal reg_2373 : STD_LOGIC_VECTOR (23 downto 0);
    signal reg_2378 : STD_LOGIC_VECTOR (23 downto 0);
    signal reg_2383 : STD_LOGIC_VECTOR (23 downto 0);
    signal reg_2388 : STD_LOGIC_VECTOR (23 downto 0);
    signal reg_2393 : STD_LOGIC_VECTOR (23 downto 0);
    signal reg_2398 : STD_LOGIC_VECTOR (23 downto 0);
    signal reg_2403 : STD_LOGIC_VECTOR (23 downto 0);
    signal reg_2408 : STD_LOGIC_VECTOR (23 downto 0);
    signal reg_2413 : STD_LOGIC_VECTOR (23 downto 0);
    signal reg_2418 : STD_LOGIC_VECTOR (23 downto 0);
    signal reg_2423 : STD_LOGIC_VECTOR (23 downto 0);
    signal reg_2428 : STD_LOGIC_VECTOR (23 downto 0);
    signal reg_2433 : STD_LOGIC_VECTOR (23 downto 0);
    signal reg_2438 : STD_LOGIC_VECTOR (23 downto 0);
    signal reg_2443 : STD_LOGIC_VECTOR (23 downto 0);
    signal reg_2448 : STD_LOGIC_VECTOR (23 downto 0);
    signal reg_2453 : STD_LOGIC_VECTOR (23 downto 0);
    signal x_V_fu_2464_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal x_V_reg_5107 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_fu_2470_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_reg_5112 : STD_LOGIC_VECTOR (25 downto 0);
    signal exitcond5_fu_2458_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Xtemp0_cast1_cast_fu_2478_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal Xtemp0_cast1_cast_reg_5117 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_6_fu_2504_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_reg_5122 : STD_LOGIC_VECTOR (15 downto 0);
    signal Xtemp1_fu_2512_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal Xtemp1_reg_5127 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_Inverse_fu_1782_ap_ready : STD_LOGIC;
    signal grp_Inverse_fu_1782_ap_done : STD_LOGIC;
    signal grp_Inverse_fu_1782_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Inverse_fu_1782_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret1_reg_5132_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal N_2_reg_5137 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_fu_2517_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_5_reg_5143 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_6_cast_fu_2525_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_6_cast_reg_5148 : STD_LOGIC_VECTOR (11 downto 0);
    signal offset_temp1_fu_2549_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal offset_temp1_reg_5154 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_12_fu_2557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_reg_5163 : STD_LOGIC_VECTOR (0 downto 0);
    signal Xtemp1_cast_fu_2566_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Xtemp1_cast_reg_5168 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal inv_cellWidth_fu_2585_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_cellWidth_reg_5173 : STD_LOGIC_VECTOR (31 downto 0);
    signal offset_temp0_fu_2591_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal offset_temp0_reg_5180 : STD_LOGIC_VECTOR (12 downto 0);
    signal offset_temp1_cast_fu_2594_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal offset_temp1_cast_reg_5185 : STD_LOGIC_VECTOR (12 downto 0);
    signal offset_temp1_4_cast1_fu_2597_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal offset_temp1_4_cast1_reg_5192 : STD_LOGIC_VECTOR (14 downto 0);
    signal i_V_fu_2605_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal i_V_reg_5197 : STD_LOGIC_VECTOR (12 downto 0);
    signal offset_temp1_fixed_fu_2628_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal offset_temp1_fixed_reg_5204 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_fu_2632_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_reg_5209 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_17_fu_2638_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_reg_5214 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_reg_5218 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal tmp_20_fu_2663_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal tmp_21_fu_2669_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_24_fu_2708_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_24_reg_5233 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_25_fu_2714_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_25_reg_5238 : STD_LOGIC_VECTOR (2 downto 0);
    signal wind_cast_fu_2718_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal count_2_fu_2722_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal count_2_reg_5248 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_26_fu_2727_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_26_reg_5254 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_27_fu_2731_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_27_reg_5259 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_28_fu_2734_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_28_reg_5268 : STD_LOGIC_VECTOR (63 downto 0);
    signal Hweight_0_addr_2_reg_5273 : STD_LOGIC_VECTOR (9 downto 0);
    signal Hweight_1_addr_reg_5278 : STD_LOGIC_VECTOR (9 downto 0);
    signal Hweight_2_addr_reg_5283 : STD_LOGIC_VECTOR (9 downto 0);
    signal Hweight_3_addr_reg_5288 : STD_LOGIC_VECTOR (9 downto 0);
    signal Hweight_4_addr_reg_5293 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_70_fu_2752_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal tmp_46_fu_2743_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_V_1_fu_2758_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal overlaptemp_fu_2794_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal overlaptemp_reg_5317 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_60_fu_2772_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal wind_2_t_fu_2802_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal wind_2_t_reg_5322 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_64_reg_5326 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal count_7_fu_2824_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal x_V_1_fu_2866_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal x_V_1_reg_5346 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal tmp_29_fu_2872_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_29_reg_5351 : STD_LOGIC_VECTOR (24 downto 0);
    signal exitcond3_fu_2860_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Ytemp0_cast6_cast_fu_2880_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal Ytemp0_cast6_cast_reg_5356 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_33_fu_2906_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_33_reg_5361 : STD_LOGIC_VECTOR (15 downto 0);
    signal Ytemp1_fu_2914_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal Ytemp1_reg_5366 : STD_LOGIC_VECTOR (25 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal call_ret_reg_5371_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal N_3_reg_5376 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_36_fu_2919_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_36_reg_5382 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_37_cast_fu_2927_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_37_cast_reg_5387 : STD_LOGIC_VECTOR (10 downto 0);
    signal offset_temp1_1_fu_2951_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal offset_temp1_1_reg_5393 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_41_fu_2959_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_reg_5402 : STD_LOGIC_VECTOR (0 downto 0);
    signal Ytemp1_cast_fu_2968_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Ytemp1_cast_reg_5407 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal inv_cellWidth_1_fu_2987_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_cellWidth_1_reg_5412 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_37_fu_2993_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_37_reg_5419 : STD_LOGIC_VECTOR (12 downto 0);
    signal offset_temp1_1_cast_fu_2996_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal offset_temp1_1_cast_reg_5424 : STD_LOGIC_VECTOR (12 downto 0);
    signal offset_temp1_5_cast1_fu_2999_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal offset_temp1_5_cast1_reg_5431 : STD_LOGIC_VECTOR (14 downto 0);
    signal offset_temp0_2_fu_3002_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal offset_temp0_2_reg_5436 : STD_LOGIC_VECTOR (10 downto 0);
    signal offset_temp0_2_cast_fu_3007_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal offset_temp0_2_cast_reg_5441 : STD_LOGIC_VECTOR (11 downto 0);
    signal offset_temp1_fixed_1_fu_3030_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal offset_temp1_fixed_1_reg_5447 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_44_fu_3034_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_44_reg_5452 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_45_fu_3040_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_reg_5457 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_reg_5461 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal tmp_49_fu_3065_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal tmp_50_fu_3071_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_v_fu_3080_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_v_reg_5476 : STD_LOGIC_VECTOR (12 downto 0);
    signal i_V_2_fu_3090_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal count_5_fu_3120_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal count_5_reg_5488 : STD_LOGIC_VECTOR (15 downto 0);
    signal k_V_fu_3130_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal k_V_reg_5494 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_55_fu_3136_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_55_reg_5501 : STD_LOGIC_VECTOR (15 downto 0);
    signal k_V_1_fu_3149_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal tmp_61_fu_3139_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_V_3_fu_3155_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal overlaptemp_1_fu_3191_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal overlaptemp_1_reg_5522 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_69_fu_3169_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_84_reg_5527 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal k_V_2_fu_3221_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal count_8_fu_3226_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal exitcond4_fu_3242_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal p_1_fu_3248_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_1_reg_5546 : STD_LOGIC_VECTOR (2 downto 0);
    signal exitcond2_fu_3289_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state26_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal x_V_2_fu_3295_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal tmp_81_fu_3301_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_81_reg_5911 : STD_LOGIC_VECTOR (63 downto 0);
    signal lbuf_in_1_V_addr_reg_5917 : STD_LOGIC_VECTOR (9 downto 0);
    signal lbuf_in_2_V_addr_reg_5923 : STD_LOGIC_VECTOR (9 downto 0);
    signal lbuf_in_3_V_addr_reg_5929 : STD_LOGIC_VECTOR (9 downto 0);
    signal lbuf_in_4_V_addr_reg_5935 : STD_LOGIC_VECTOR (9 downto 0);
    signal j_V_fu_3315_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal j_V_reg_5944 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal exitcond1_fu_3309_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_79_fu_3326_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_79_reg_5954 : STD_LOGIC_VECTOR (0 downto 0);
    signal m0_load_reg_5959 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_71_fu_3332_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lhs_V_fu_3350_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal lhs_V_reg_5981 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal Vweight_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Vweight_load_reg_5987 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal Vweight_load_1_reg_6012 : STD_LOGIC_VECTOR (15 downto 0);
    signal Vweight_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal Vweight_load_2_reg_6017 : STD_LOGIC_VECTOR (15 downto 0);
    signal Vreq_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal ylimit_reg_6032 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal p_s_fu_3458_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_s_reg_6037 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_fu_3464_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Wy_0_fu_3476_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal Wy_0_reg_6050 : STD_LOGIC_VECTOR (15 downto 0);
    signal Wy_1_fu_3499_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal Wy_1_reg_6055 : STD_LOGIC_VECTOR (15 downto 0);
    signal Wy_2_fu_3512_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal Wy_2_reg_6060 : STD_LOGIC_VECTOR (15 downto 0);
    signal Wy_3_fu_3535_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal Wy_3_reg_6065 : STD_LOGIC_VECTOR (15 downto 0);
    signal Wy_4_fu_3549_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal Wy_4_reg_6070 : STD_LOGIC_VECTOR (15 downto 0);
    signal exitcond_fu_3557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_reg_6075_pp1_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_reg_6075_pp1_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_reg_6075_pp1_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_reg_6075_pp1_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_reg_6075_pp1_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_reg_6075_pp1_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_reg_6075_pp1_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_reg_6075_pp1_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_reg_6075_pp1_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_reg_6075_pp1_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_reg_6075_pp1_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_reg_6075_pp1_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_reg_6075_pp1_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_reg_6075_pp1_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_reg_6075_pp1_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_reg_6075_pp1_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_reg_6075_pp1_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_reg_6075_pp1_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_reg_6075_pp1_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_reg_6075_pp1_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_reg_6075_pp1_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_100_fu_3563_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_100_reg_6079 : STD_LOGIC_VECTOR (63 downto 0);
    signal brmerge_fu_3577_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_102_fu_3582_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_102_reg_6108 : STD_LOGIC_VECTOR (63 downto 0);
    signal lbuf_in_1_V_addr_1_reg_6114 : STD_LOGIC_VECTOR (9 downto 0);
    signal lbuf_in_2_V_addr_1_reg_6120 : STD_LOGIC_VECTOR (9 downto 0);
    signal lbuf_in_3_V_addr_1_reg_6126 : STD_LOGIC_VECTOR (9 downto 0);
    signal lbuf_in_4_V_addr_1_reg_6132 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_2030_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_101_reg_6138 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_103_fu_3590_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_103_reg_6142 : STD_LOGIC_VECTOR (63 downto 0);
    signal lbuf_in_1_V_addr_3_reg_6147 : STD_LOGIC_VECTOR (9 downto 0);
    signal lbuf_in_2_V_addr_2_reg_6153 : STD_LOGIC_VECTOR (9 downto 0);
    signal lbuf_in_3_V_addr_2_reg_6159 : STD_LOGIC_VECTOR (9 downto 0);
    signal lbuf_in_4_V_addr_2_reg_6165 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_105_fu_3599_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_105_reg_6176 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_105_reg_6176_pp1_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal i_V_4_fu_3604_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal i_V_4_reg_6190 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_99_reg_6195 : STD_LOGIC_VECTOR (0 downto 0);
    signal buf_read_area_win_V_s_fu_3610_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_read_area_win_V_s_reg_6199 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_read_area_win_1_3_fu_3618_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_read_area_win_1_3_reg_6205 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_read_area_win_V_1_fu_3626_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_read_area_win_V_1_reg_6211 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_read_area_win_3_3_fu_3634_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_read_area_win_3_3_reg_6217 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_104_reg_6223 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_fu_3662_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_6232_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_6232_pp1_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_6232_pp1_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_6232_pp1_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_6232_pp1_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_6232_pp1_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_6232_pp1_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_6232_pp1_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_6232_pp1_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_6232_pp1_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_6232_pp1_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_6232_pp1_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_6232_pp1_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_6232_pp1_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_6232_pp1_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_6232_pp1_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_6232_pp1_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_6232_pp1_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_6232_pp1_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_6232_pp1_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_6232_pp1_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_107_fu_3685_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_107_reg_6236_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_107_reg_6236_pp1_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_107_reg_6236_pp1_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_107_reg_6236_pp1_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_107_reg_6236_pp1_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_107_reg_6236_pp1_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_107_reg_6236_pp1_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_107_reg_6236_pp1_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_107_reg_6236_pp1_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_107_reg_6236_pp1_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_107_reg_6236_pp1_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_107_reg_6236_pp1_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_107_reg_6236_pp1_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_107_reg_6236_pp1_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_107_reg_6236_pp1_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_107_reg_6236_pp1_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_107_reg_6236_pp1_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_107_reg_6236_pp1_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_107_reg_6236_pp1_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_107_reg_6236_pp1_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_107_reg_6236_pp1_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_108_fu_3691_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_108_reg_6240 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_207_1_fu_3703_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_207_1_reg_6249 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_207_2_fu_3715_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_207_2_reg_6258 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_207_3_fu_3727_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_207_3_reg_6267 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_207_4_fu_3733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_207_4_reg_6276 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_i_V_fu_3793_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal D1_3_V_reg_6370 : STD_LOGIC_VECTOR (23 downto 0);
    signal D2_3_V_reg_6376 : STD_LOGIC_VECTOR (23 downto 0);
    signal D3_3_V_reg_6381 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_read_area_win_4_6_reg_6386 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_read_area_win_0_4_fu_3844_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_read_area_win_1_4_fu_3851_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_read_area_win_2_4_fu_3858_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_read_area_win_3_4_fu_3865_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal storemerge_fu_3872_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_read_area_win_V_13_fu_4098_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_read_area_win_V_13_reg_6421 : STD_LOGIC_VECTOR (23 downto 0);
    signal D4_2_V_fu_4105_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal D4_2_V_reg_6426 : STD_LOGIC_VECTOR (23 downto 0);
    signal line2_i_0_ret2_reg_6431 : STD_LOGIC_VECTOR (23 downto 0);
    signal line2_i_1_ret2_reg_6436 : STD_LOGIC_VECTOR (23 downto 0);
    signal line2_i_2_ret2_reg_6441 : STD_LOGIC_VECTOR (23 downto 0);
    signal line2_i_3_ret2_reg_6446 : STD_LOGIC_VECTOR (23 downto 0);
    signal line2_i_4_ret2_reg_6451 : STD_LOGIC_VECTOR (23 downto 0);
    signal index_offset_0_i_fu_4174_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal index_offset_0_i_reg_6456 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_13_fu_4186_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_13_reg_6462 : STD_LOGIC_VECTOR (15 downto 0);
    signal data0_0_V_reg_6468 : STD_LOGIC_VECTOR (23 downto 0);
    signal data0_1_V_reg_6473 : STD_LOGIC_VECTOR (23 downto 0);
    signal data0_2_V_reg_6478 : STD_LOGIC_VECTOR (23 downto 0);
    signal data0_3_V_reg_6483 : STD_LOGIC_VECTOR (23 downto 0);
    signal data0_4_V_reg_6488 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_112_fu_4336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_112_reg_6493 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp4_fu_4350_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp4_reg_6508 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_219_2_fu_4356_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_219_2_reg_6523 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp5_fu_4372_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp5_reg_6538 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_219_4_fu_4378_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_219_4_reg_6553 : STD_LOGIC_VECTOR (0 downto 0);
    signal data4_V_fu_4566_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal data4_V_reg_6568 : STD_LOGIC_VECTOR (23 downto 0);
    signal data3_V_fu_4573_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal data3_V_reg_6573 : STD_LOGIC_VECTOR (23 downto 0);
    signal data2_V_fu_4580_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal data2_V_reg_6578 : STD_LOGIC_VECTOR (23 downto 0);
    signal data1_V_fu_4587_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal data1_V_reg_6583 : STD_LOGIC_VECTOR (23 downto 0);
    signal data0_V_fu_4594_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal data0_V_reg_6588 : STD_LOGIC_VECTOR (23 downto 0);
    signal Wx_0_fu_4600_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal Wx_0_reg_6593 : STD_LOGIC_VECTOR (15 downto 0);
    signal data4_V_1_fu_4607_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal data4_V_1_reg_6598 : STD_LOGIC_VECTOR (23 downto 0);
    signal data3_V_1_fu_4614_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal data3_V_1_reg_6603 : STD_LOGIC_VECTOR (23 downto 0);
    signal data2_V_1_fu_4621_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal data2_V_1_reg_6608 : STD_LOGIC_VECTOR (23 downto 0);
    signal data1_V_1_fu_4628_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal data1_V_1_reg_6613 : STD_LOGIC_VECTOR (23 downto 0);
    signal data0_V_1_fu_4635_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal data0_V_1_reg_6618 : STD_LOGIC_VECTOR (23 downto 0);
    signal Wx_1_fu_4641_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal Wx_1_reg_6623 : STD_LOGIC_VECTOR (15 downto 0);
    signal data4_V_2_fu_4648_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal data4_V_2_reg_6628 : STD_LOGIC_VECTOR (23 downto 0);
    signal data3_V_2_fu_4655_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal data3_V_2_reg_6633 : STD_LOGIC_VECTOR (23 downto 0);
    signal data2_V_2_fu_4662_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal data2_V_2_reg_6638 : STD_LOGIC_VECTOR (23 downto 0);
    signal data1_V_2_fu_4669_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal data1_V_2_reg_6643 : STD_LOGIC_VECTOR (23 downto 0);
    signal data0_V_2_fu_4676_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal data0_V_2_reg_6648 : STD_LOGIC_VECTOR (23 downto 0);
    signal Wx_2_fu_4682_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal Wx_2_reg_6653 : STD_LOGIC_VECTOR (15 downto 0);
    signal data4_V_3_fu_4689_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal data4_V_3_reg_6658 : STD_LOGIC_VECTOR (23 downto 0);
    signal data3_V_3_fu_4696_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal data3_V_3_reg_6663 : STD_LOGIC_VECTOR (23 downto 0);
    signal data2_V_3_fu_4703_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal data2_V_3_reg_6668 : STD_LOGIC_VECTOR (23 downto 0);
    signal data1_V_3_fu_4710_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal data1_V_3_reg_6673 : STD_LOGIC_VECTOR (23 downto 0);
    signal data0_V_3_fu_4717_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal data0_V_3_reg_6678 : STD_LOGIC_VECTOR (23 downto 0);
    signal Wx_3_fu_4723_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal Wx_3_reg_6683 : STD_LOGIC_VECTOR (15 downto 0);
    signal data4_V_4_fu_4730_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal data4_V_4_reg_6688 : STD_LOGIC_VECTOR (23 downto 0);
    signal data3_V_4_fu_4737_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal data3_V_4_reg_6693 : STD_LOGIC_VECTOR (23 downto 0);
    signal data2_V_4_fu_4744_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal data2_V_4_reg_6698 : STD_LOGIC_VECTOR (23 downto 0);
    signal data1_V_4_fu_4751_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal data1_V_4_reg_6703 : STD_LOGIC_VECTOR (23 downto 0);
    signal data0_V_4_fu_4758_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal data0_V_4_reg_6708 : STD_LOGIC_VECTOR (23 downto 0);
    signal Wx_4_fu_4764_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal Wx_4_reg_6713 : STD_LOGIC_VECTOR (15 downto 0);
    signal countpx_1_fu_4774_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal countpx_1_reg_6718 : STD_LOGIC_VECTOR (31 downto 0);
    signal countpx_1_reg_6718_pp1_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal countpx_1_reg_6718_pp1_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal countpx_1_reg_6718_pp1_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal countpx_1_reg_6718_pp1_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal countpx_1_reg_6718_pp1_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal countpx_1_reg_6718_pp1_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal countpx_1_reg_6718_pp1_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal countpx_1_reg_6718_pp1_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal countpx_1_reg_6718_pp1_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal countpx_1_reg_6718_pp1_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal countpx_1_reg_6718_pp1_iter16_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal countpx_1_reg_6718_pp1_iter17_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal countpx_1_reg_6718_pp1_iter18_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal countpx_1_reg_6718_pp1_iter19_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal countpx_1_reg_6718_pp1_iter20_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal countpx_1_reg_6718_pp1_iter21_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_115_fu_4808_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_115_reg_6725 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_115_reg_6725_pp1_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_115_reg_6725_pp1_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_115_reg_6725_pp1_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_115_reg_6725_pp1_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_115_reg_6725_pp1_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_115_reg_6725_pp1_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_115_reg_6725_pp1_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_115_reg_6725_pp1_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_115_reg_6725_pp1_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_115_reg_6725_pp1_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_115_reg_6725_pp1_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_115_reg_6725_pp1_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_115_reg_6725_pp1_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_115_reg_6725_pp1_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_115_reg_6725_pp1_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_115_reg_6725_pp1_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_115_reg_6725_pp1_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_115_reg_6725_pp1_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_fu_4837_p2 : STD_LOGIC_VECTOR (64 downto 0);
    signal mul_reg_6729 : STD_LOGIC_VECTOR (64 downto 0);
    signal tmp_128_reg_6734 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_130_reg_6740 : STD_LOGIC_VECTOR (23 downto 0);
    signal row_fu_4895_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_reg_6745 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_4814_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal col_reg_6753 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_131_fu_4902_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_131_reg_6759 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_120_fu_4906_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_120_reg_6765 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_119_fu_4920_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_119_reg_6770 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_121_fu_4929_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_121_reg_6775 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_01080_3_fu_4994_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_state81 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state81 : signal is "none";
    signal out_j_V_1_fu_5001_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal weight_index_1_fu_5008_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_s_25_fu_5021_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state82 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state82 : signal is "none";
    signal ap_CS_fsm_state83 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state83 : signal is "none";
    signal grp_fu_3338_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal centercol_reg_6815 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state116 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state116 : signal is "none";
    signal grp_fu_3344_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal centerrow_reg_6823 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_88_fu_5043_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_88_reg_6831 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state117 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state117 : signal is "none";
    signal grp_fu_5028_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_89_reg_6836 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_90_fu_5047_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_90_reg_6841 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_5033_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_91_reg_6846 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_92_fu_5051_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_92_reg_6851 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_110_fu_5060_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state118 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state118 : signal is "none";
    signal tmp_96_fu_5075_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state26 : STD_LOGIC;
    signal ap_block_pp1_stage1_subdone : BOOLEAN;
    signal ap_enable_reg_pp1_iter2 : STD_LOGIC := '0';
    signal ap_condition_pp1_exit_iter1_state35 : STD_LOGIC;
    signal ap_enable_reg_pp1_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter23 : STD_LOGIC := '0';
    signal lbuf_in_0_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal lbuf_in_0_V_ce0 : STD_LOGIC;
    signal lbuf_in_0_V_we0 : STD_LOGIC;
    signal lbuf_in_0_V_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal lbuf_in_1_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal lbuf_in_1_V_ce0 : STD_LOGIC;
    signal lbuf_in_1_V_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal lbuf_in_1_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal lbuf_in_1_V_ce1 : STD_LOGIC;
    signal lbuf_in_1_V_we1 : STD_LOGIC;
    signal lbuf_in_2_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal lbuf_in_2_V_ce0 : STD_LOGIC;
    signal lbuf_in_2_V_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal lbuf_in_2_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal lbuf_in_2_V_ce1 : STD_LOGIC;
    signal lbuf_in_2_V_we1 : STD_LOGIC;
    signal lbuf_in_3_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal lbuf_in_3_V_ce0 : STD_LOGIC;
    signal lbuf_in_3_V_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal lbuf_in_3_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal lbuf_in_3_V_ce1 : STD_LOGIC;
    signal lbuf_in_3_V_we1 : STD_LOGIC;
    signal lbuf_in_4_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal lbuf_in_4_V_ce0 : STD_LOGIC;
    signal lbuf_in_4_V_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal lbuf_in_4_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal lbuf_in_4_V_ce1 : STD_LOGIC;
    signal lbuf_in_4_V_we1 : STD_LOGIC;
    signal lbuf_in_4_V_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal lbuf_in_4_V_q1 : STD_LOGIC_VECTOR (23 downto 0);
    signal lbuf_in_5_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal lbuf_in_5_V_ce0 : STD_LOGIC;
    signal lbuf_in_5_V_we0 : STD_LOGIC;
    signal lbuf_in_5_V_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal Hweight_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal Hweight_0_ce0 : STD_LOGIC;
    signal Hweight_0_we0 : STD_LOGIC;
    signal Hweight_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Hweight_0_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Hweight_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal Hweight_1_ce0 : STD_LOGIC;
    signal Hweight_1_we0 : STD_LOGIC;
    signal Hweight_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Hweight_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Hweight_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal Hweight_2_ce0 : STD_LOGIC;
    signal Hweight_2_we0 : STD_LOGIC;
    signal Hweight_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Hweight_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Hweight_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal Hweight_3_ce0 : STD_LOGIC;
    signal Hweight_3_we0 : STD_LOGIC;
    signal Hweight_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Hweight_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Hweight_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal Hweight_4_ce0 : STD_LOGIC;
    signal Hweight_4_we0 : STD_LOGIC;
    signal Hweight_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Hweight_4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Vweight_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal Vweight_ce0 : STD_LOGIC;
    signal Vweight_we0 : STD_LOGIC;
    signal Vweight_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Vweight_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal Vweight_ce1 : STD_LOGIC;
    signal Hstart_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal Hstart_ce0 : STD_LOGIC;
    signal Hstart_we0 : STD_LOGIC;
    signal Hstart_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal Hstart_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal Vstart_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal Vstart_ce0 : STD_LOGIC;
    signal Vstart_we0 : STD_LOGIC;
    signal Vstart_d0 : STD_LOGIC_VECTOR (12 downto 0);
    signal Vstart_q0 : STD_LOGIC_VECTOR (12 downto 0);
    signal Hreq_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal Hreq_0_ce0 : STD_LOGIC;
    signal Hreq_0_we0 : STD_LOGIC;
    signal Hreq_0_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Hreq_0_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal Hreq_0_ce1 : STD_LOGIC;
    signal Hreq_0_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal Hreq_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal Hreq_1_ce0 : STD_LOGIC;
    signal Hreq_1_we0 : STD_LOGIC;
    signal Hreq_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Hreq_1_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal Hreq_1_ce1 : STD_LOGIC;
    signal Hreq_1_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal Hreq_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal Hreq_2_ce0 : STD_LOGIC;
    signal Hreq_2_we0 : STD_LOGIC;
    signal Hreq_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Hreq_2_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal Hreq_2_ce1 : STD_LOGIC;
    signal Hreq_2_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal Hreq_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal Hreq_3_ce0 : STD_LOGIC;
    signal Hreq_3_we0 : STD_LOGIC;
    signal Hreq_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Hreq_3_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal Hreq_3_ce1 : STD_LOGIC;
    signal Hreq_3_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal Hreq_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal Hreq_4_ce0 : STD_LOGIC;
    signal Hreq_4_we0 : STD_LOGIC;
    signal Hreq_4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Hreq_4_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal Hreq_4_ce1 : STD_LOGIC;
    signal Hreq_4_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal Hreq_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal Hreq_5_ce0 : STD_LOGIC;
    signal Hreq_5_we0 : STD_LOGIC;
    signal Hreq_5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Hreq_5_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal Hreq_5_ce1 : STD_LOGIC;
    signal Hreq_5_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal Hreq_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal Hreq_6_ce0 : STD_LOGIC;
    signal Hreq_6_we0 : STD_LOGIC;
    signal Hreq_6_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Hreq_6_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal Hreq_6_ce1 : STD_LOGIC;
    signal Hreq_6_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal Hreq_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal Hreq_7_ce0 : STD_LOGIC;
    signal Hreq_7_we0 : STD_LOGIC;
    signal Hreq_7_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Hreq_7_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal Hreq_7_ce1 : STD_LOGIC;
    signal Hreq_7_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal Vreq_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal Vreq_ce0 : STD_LOGIC;
    signal Vreq_we0 : STD_LOGIC;
    signal grp_Inverse_fu_1782_ap_start : STD_LOGIC;
    signal grp_Inverse_fu_1782_ap_idle : STD_LOGIC;
    signal grp_Inverse_fu_1782_x : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Inverse_fu_1782_N_read : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_CoreProcessDownArea_fu_1808_ap_start : STD_LOGIC;
    signal grp_CoreProcessDownArea_fu_1808_ap_done : STD_LOGIC;
    signal grp_CoreProcessDownArea_fu_1808_ap_idle : STD_LOGIC;
    signal grp_CoreProcessDownArea_fu_1808_ap_ready : STD_LOGIC;
    signal grp_CoreProcessDownArea_fu_1808_ap_ce : STD_LOGIC;
    signal grp_CoreProcessDownArea_fu_1808_ap_return : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_predicate_op1123_call_state38 : BOOLEAN;
    signal ap_block_state34_pp1_stage1_iter0_ignore_call313 : BOOLEAN;
    signal ap_block_state36_pp1_stage1_iter1_ignore_call313 : BOOLEAN;
    signal ap_block_state38_pp1_stage1_iter2_ignore_call313 : BOOLEAN;
    signal ap_block_state40_pp1_stage1_iter3_ignore_call313 : BOOLEAN;
    signal ap_block_state42_pp1_stage1_iter4_ignore_call313 : BOOLEAN;
    signal ap_block_state44_pp1_stage1_iter5_ignore_call313 : BOOLEAN;
    signal ap_block_state46_pp1_stage1_iter6_ignore_call313 : BOOLEAN;
    signal ap_block_state48_pp1_stage1_iter7_ignore_call313 : BOOLEAN;
    signal ap_block_state50_pp1_stage1_iter8_ignore_call313 : BOOLEAN;
    signal ap_block_state52_pp1_stage1_iter9_ignore_call313 : BOOLEAN;
    signal ap_block_state54_pp1_stage1_iter10_ignore_call313 : BOOLEAN;
    signal ap_block_state56_pp1_stage1_iter11_ignore_call313 : BOOLEAN;
    signal ap_block_state58_pp1_stage1_iter12_ignore_call313 : BOOLEAN;
    signal ap_block_state60_pp1_stage1_iter13_ignore_call313 : BOOLEAN;
    signal ap_block_state62_pp1_stage1_iter14_ignore_call313 : BOOLEAN;
    signal ap_block_state64_pp1_stage1_iter15_ignore_call313 : BOOLEAN;
    signal ap_block_state66_pp1_stage1_iter16_ignore_call313 : BOOLEAN;
    signal ap_block_state68_pp1_stage1_iter17_ignore_call313 : BOOLEAN;
    signal ap_block_state70_pp1_stage1_iter18_ignore_call313 : BOOLEAN;
    signal ap_block_state72_pp1_stage1_iter19_ignore_call313 : BOOLEAN;
    signal ap_block_state74_pp1_stage1_iter20_ignore_call313 : BOOLEAN;
    signal ap_block_state76_pp1_stage1_iter21_ignore_call313 : BOOLEAN;
    signal ap_block_state78_pp1_stage1_iter22_ignore_call313 : BOOLEAN;
    signal ap_block_state80_pp1_stage1_iter23_ignore_call313 : BOOLEAN;
    signal ap_block_pp1_stage1_11001_ignoreCallOp1123 : BOOLEAN;
    signal ap_block_state33_pp1_stage0_iter0_ignore_call313 : BOOLEAN;
    signal ap_block_state35_pp1_stage0_iter1_ignore_call313 : BOOLEAN;
    signal ap_block_state37_pp1_stage0_iter2_ignore_call313 : BOOLEAN;
    signal ap_block_state39_pp1_stage0_iter3_ignore_call313 : BOOLEAN;
    signal ap_block_state41_pp1_stage0_iter4_ignore_call313 : BOOLEAN;
    signal ap_block_state43_pp1_stage0_iter5_ignore_call313 : BOOLEAN;
    signal ap_block_state45_pp1_stage0_iter6_ignore_call313 : BOOLEAN;
    signal ap_block_state47_pp1_stage0_iter7_ignore_call313 : BOOLEAN;
    signal ap_block_state49_pp1_stage0_iter8_ignore_call313 : BOOLEAN;
    signal ap_block_state51_pp1_stage0_iter9_ignore_call313 : BOOLEAN;
    signal ap_block_state53_pp1_stage0_iter10_ignore_call313 : BOOLEAN;
    signal ap_block_state55_pp1_stage0_iter11_ignore_call313 : BOOLEAN;
    signal ap_block_state57_pp1_stage0_iter12_ignore_call313 : BOOLEAN;
    signal ap_block_state59_pp1_stage0_iter13_ignore_call313 : BOOLEAN;
    signal ap_block_state61_pp1_stage0_iter14_ignore_call313 : BOOLEAN;
    signal ap_block_state63_pp1_stage0_iter15_ignore_call313 : BOOLEAN;
    signal ap_block_state65_pp1_stage0_iter16_ignore_call313 : BOOLEAN;
    signal ap_block_state67_pp1_stage0_iter17_ignore_call313 : BOOLEAN;
    signal ap_block_state69_pp1_stage0_iter18_ignore_call313 : BOOLEAN;
    signal ap_block_state71_pp1_stage0_iter19_ignore_call313 : BOOLEAN;
    signal ap_block_state73_pp1_stage0_iter20_ignore_call313 : BOOLEAN;
    signal ap_block_state75_pp1_stage0_iter21_ignore_call313 : BOOLEAN;
    signal ap_block_state77_pp1_stage0_iter22_ignore_call313 : BOOLEAN;
    signal ap_block_state79_pp1_stage0_iter23_ignore_call313 : BOOLEAN;
    signal ap_block_pp1_stage0_11001_ignoreCallOp1124 : BOOLEAN;
    signal grp_xfExtractPixels_fu_1849_ap_ready : STD_LOGIC;
    signal grp_xfExtractPixels_fu_1849_tmp_buf_0_V_read : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1849_tmp_buf_1_V_read : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1849_tmp_buf_2_V_read : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1849_tmp_buf_3_V_read : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1849_tmp_buf_4_V_read : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1849_val1_V_read : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1849_pos_r : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_xfExtractPixels_fu_1849_ap_return_0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1849_ap_return_1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1849_ap_return_2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1849_ap_return_3 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1849_ap_return_4 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1861_ap_ready : STD_LOGIC;
    signal grp_xfExtractPixels_fu_1861_tmp_buf_0_V_read : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1861_tmp_buf_1_V_read : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1861_tmp_buf_2_V_read : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1861_tmp_buf_3_V_read : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1861_tmp_buf_4_V_read : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1861_val1_V_read : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1861_pos_r : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_xfExtractPixels_fu_1861_ap_return_0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1861_ap_return_1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1861_ap_return_2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1861_ap_return_3 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1861_ap_return_4 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1873_ap_ready : STD_LOGIC;
    signal grp_xfExtractPixels_fu_1873_tmp_buf_0_V_read : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1873_tmp_buf_1_V_read : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1873_tmp_buf_2_V_read : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1873_tmp_buf_3_V_read : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1873_tmp_buf_4_V_read : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1873_val1_V_read : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1873_pos_r : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_xfExtractPixels_fu_1873_ap_return_0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1873_ap_return_1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1873_ap_return_2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1873_ap_return_3 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1873_ap_return_4 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1885_ap_ready : STD_LOGIC;
    signal grp_xfExtractPixels_fu_1885_tmp_buf_0_V_read : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1885_tmp_buf_1_V_read : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1885_tmp_buf_2_V_read : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1885_tmp_buf_3_V_read : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1885_tmp_buf_4_V_read : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1885_val1_V_read : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1885_pos_r : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_xfExtractPixels_fu_1885_ap_return_0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1885_ap_return_1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1885_ap_return_2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1885_ap_return_3 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1885_ap_return_4 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1897_ap_ready : STD_LOGIC;
    signal grp_xfExtractPixels_fu_1897_tmp_buf_0_V_read : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1897_tmp_buf_1_V_read : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1897_tmp_buf_2_V_read : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1897_tmp_buf_3_V_read : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1897_tmp_buf_4_V_read : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1897_val1_V_read : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1897_pos_r : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_xfExtractPixels_fu_1897_ap_return_0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1897_ap_return_1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1897_ap_return_2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1897_ap_return_3 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1897_ap_return_4 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1909_ap_ready : STD_LOGIC;
    signal grp_xfExtractPixels_fu_1909_val1_V_read : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1909_pos_r : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_xfExtractPixels_fu_1909_ap_return_0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1909_ap_return_1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1909_ap_return_2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1909_ap_return_3 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1909_ap_return_4 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1921_ap_ready : STD_LOGIC;
    signal grp_xfExtractPixels_fu_1921_val1_V_read : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1921_pos_r : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_xfExtractPixels_fu_1921_ap_return_0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1921_ap_return_1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1921_ap_return_2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1921_ap_return_3 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1921_ap_return_4 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1933_ap_ready : STD_LOGIC;
    signal grp_xfExtractPixels_fu_1933_val1_V_read : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1933_pos_r : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_xfExtractPixels_fu_1933_ap_return_0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1933_ap_return_1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1933_ap_return_2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1933_ap_return_3 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1933_ap_return_4 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1945_ap_ready : STD_LOGIC;
    signal grp_xfExtractPixels_fu_1945_val1_V_read : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1945_pos_r : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_xfExtractPixels_fu_1945_ap_return_0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1945_ap_return_1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1945_ap_return_2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1945_ap_return_3 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1945_ap_return_4 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1957_ap_ready : STD_LOGIC;
    signal grp_xfExtractPixels_fu_1957_val1_V_read : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1957_pos_r : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_xfExtractPixels_fu_1957_ap_return_0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1957_ap_return_1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1957_ap_return_2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1957_ap_return_3 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1957_ap_return_4 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1969_ap_ready : STD_LOGIC;
    signal grp_xfExtractPixels_fu_1969_val1_V_read : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1969_pos_r : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_xfExtractPixels_fu_1969_ap_return_0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1969_ap_return_1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1969_ap_return_2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1969_ap_return_3 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1969_ap_return_4 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1981_ap_ready : STD_LOGIC;
    signal grp_xfExtractPixels_fu_1981_val1_V_read : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1981_pos_r : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_xfExtractPixels_fu_1981_ap_return_0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1981_ap_return_1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1981_ap_return_2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1981_ap_return_3 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfExtractPixels_fu_1981_ap_return_4 : STD_LOGIC_VECTOR (23 downto 0);
    signal call_ret14_xfExtractPixels_fu_1993_ap_ready : STD_LOGIC;
    signal call_ret14_xfExtractPixels_fu_1993_val1_V_read : STD_LOGIC_VECTOR (23 downto 0);
    signal call_ret14_xfExtractPixels_fu_1993_ap_return_0 : STD_LOGIC_VECTOR (23 downto 0);
    signal call_ret14_xfExtractPixels_fu_1993_ap_return_1 : STD_LOGIC_VECTOR (23 downto 0);
    signal call_ret14_xfExtractPixels_fu_1993_ap_return_2 : STD_LOGIC_VECTOR (23 downto 0);
    signal call_ret14_xfExtractPixels_fu_1993_ap_return_3 : STD_LOGIC_VECTOR (23 downto 0);
    signal call_ret14_xfExtractPixels_fu_1993_ap_return_4 : STD_LOGIC_VECTOR (23 downto 0);
    signal N_reg_1333 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal t_V_2_reg_1345 : STD_LOGIC_VECTOR (8 downto 0);
    signal count_reg_1357 : STD_LOGIC_VECTOR (15 downto 0);
    signal count_3_reg_1420 : STD_LOGIC_VECTOR (15 downto 0);
    signal wind_reg_1369 : STD_LOGIC_VECTOR (0 downto 0);
    signal start_index_reg_1382 : STD_LOGIC_VECTOR (12 downto 0);
    signal count_1_reg_1392 : STD_LOGIC_VECTOR (15 downto 0);
    signal t_V_reg_1402 : STD_LOGIC_VECTOR (12 downto 0);
    signal wind_1_reg_1411 : STD_LOGIC_VECTOR (31 downto 0);
    signal N_1_reg_1439 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal t_V_5_reg_1450 : STD_LOGIC_VECTOR (7 downto 0);
    signal t_V_1_reg_1462 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_0834_5_reg_1474 : STD_LOGIC_VECTOR (12 downto 0);
    signal start_index_1_reg_1485 : STD_LOGIC_VECTOR (11 downto 0);
    signal count_4_reg_1495 : STD_LOGIC_VECTOR (0 downto 0);
    signal t_V_4_reg_1508 : STD_LOGIC_VECTOR (12 downto 0);
    signal t_V_3_reg_1517 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_0834_7_reg_1527 : STD_LOGIC_VECTOR (12 downto 0);
    signal count_6_reg_1538 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_reg_1548 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal t_V_8_reg_1570 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_2_reg_1581 : STD_LOGIC_VECTOR (12 downto 0);
    signal t_V_7_reg_1593 : STD_LOGIC_VECTOR (12 downto 0);
    signal op2_assign_reg_1605 : STD_LOGIC_VECTOR (15 downto 0);
    signal i_op_assign_reg_1617 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_r_V_phi_fu_1633_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal ap_phi_mux_tmp_97_phi_fu_1644_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_phi_mux_p_01080_2_phi_fu_1656_p6 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_phi_reg_pp1_iter0_p_01080_2_reg_1652 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_phi_reg_pp1_iter1_p_01080_2_reg_1652 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_phi_mux_D3_4_V_phi_fu_1670_p6 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp1_iter0_D3_4_V_reg_1667 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp1_iter1_D3_4_V_reg_1667 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_D2_4_V_phi_fu_1681_p6 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp1_iter0_D2_4_V_reg_1678 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp1_iter1_D2_4_V_reg_1678 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_D1_4_V_phi_fu_1692_p6 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp1_iter0_D1_4_V_reg_1689 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp1_iter1_D1_4_V_reg_1689 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_D0_4_V_phi_fu_1703_p6 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp1_iter0_D0_4_V_reg_1700 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp1_iter1_D0_4_V_reg_1700 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_buf_read_area_win_4_7_phi_fu_1715_p6 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp1_iter0_buf_read_area_win_4_7_reg_1711 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp1_iter1_buf_read_area_win_4_7_reg_1711 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp1_iter0_tmp_V_3_reg_1725 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp1_iter1_tmp_V_3_reg_1725 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp1_iter2_tmp_V_3_reg_1725 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp1_iter3_tmp_V_3_reg_1725 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp1_iter4_tmp_V_3_reg_1725 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp1_iter5_tmp_V_3_reg_1725 : STD_LOGIC_VECTOR (0 downto 0);
    signal yc_out_write_assign_reg_1738 : STD_LOGIC_VECTOR (31 downto 0);
    signal xc_out_write_assign_reg_1749 : STD_LOGIC_VECTOR (31 downto 0);
    signal angleycomp_write_ass_reg_1760 : STD_LOGIC_VECTOR (31 downto 0);
    signal anglexcomp_write_ass_reg_1771 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Inverse_fu_1782_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal grp_CoreProcessDownArea_fu_1808_ap_start_reg : STD_LOGIC := '0';
    signal ap_predicate_op1123_call_state38_state37 : BOOLEAN;
    signal buf_read_area_win_V_5_fu_4018_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_read_area_win_V_4_fu_4010_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_read_area_win_V_3_fu_4002_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_read_area_win_V_16_fu_4270_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_read_area_win_V_2_fu_3994_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_read_area_win_V_15_fu_4263_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal D4_0_V_fu_4026_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_read_area_win_V_14_fu_4256_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_read_area_win_V_8_fu_4050_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_read_area_win_V_17_fu_4278_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_read_area_win_V_7_fu_4042_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal D4_3_V_fu_4285_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_read_area_win_V_6_fu_4034_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_read_area_win_V_20_fu_4308_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_read_area_win_V_9_fu_4058_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_read_area_win_V_19_fu_4300_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal D4_1_V_fu_4066_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_read_area_win_V_18_fu_4292_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_read_area_win_V_12_fu_4090_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_read_area_win_V_21_fu_4316_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_read_area_win_V_11_fu_4082_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal D4_4_V_fu_4324_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_19_fu_2658_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal newIndex1_fu_2843_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal tmp_48_fu_3060_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_66_fu_3144_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_85_fu_3217_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_86_fu_3231_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_78_fu_3321_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_183_1_fu_3360_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_183_2_fu_3371_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_74_fu_3376_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_183_3_fu_3387_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_183_4_fu_3397_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal newIndex3_fu_3759_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal newIndex5_fu_3781_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp1_stage1_01001 : BOOLEAN;
    signal countpx_fu_380 : STD_LOGIC_VECTOR (31 downto 0);
    signal m0_fu_384 : STD_LOGIC_VECTOR (31 downto 0);
    signal m0_1_fu_4948_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal m1_fu_388 : STD_LOGIC_VECTOR (31 downto 0);
    signal m1_1_fu_4910_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal m2_fu_392 : STD_LOGIC_VECTOR (31 downto 0);
    signal m2_1_fu_4915_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal m3_fu_396 : STD_LOGIC_VECTOR (31 downto 0);
    signal m3_1_fu_4954_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal m4_fu_400 : STD_LOGIC_VECTOR (31 downto 0);
    signal m4_1_fu_4924_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal m5_fu_404 : STD_LOGIC_VECTOR (31 downto 0);
    signal m5_1_fu_4962_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal col_buf_0_V_2_fu_408 : STD_LOGIC_VECTOR (23 downto 0);
    signal col_buf_1_V_2_fu_412 : STD_LOGIC_VECTOR (23 downto 0);
    signal col_buf_2_V_2_fu_416 : STD_LOGIC_VECTOR (23 downto 0);
    signal col_buf_3_V_2_fu_420 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_V_fu_424 : STD_LOGIC_VECTOR (23 downto 0);
    signal data0_0_V_1_fu_428 : STD_LOGIC_VECTOR (23 downto 0);
    signal data0_1_V_1_fu_432 : STD_LOGIC_VECTOR (23 downto 0);
    signal data0_2_V_1_fu_436 : STD_LOGIC_VECTOR (23 downto 0);
    signal data0_3_V_1_fu_440 : STD_LOGIC_VECTOR (23 downto 0);
    signal data0_4_V_1_fu_444 : STD_LOGIC_VECTOR (23 downto 0);
    signal data1_0_V_1_fu_448 : STD_LOGIC_VECTOR (23 downto 0);
    signal data1_1_V_1_fu_452 : STD_LOGIC_VECTOR (23 downto 0);
    signal data1_2_V_1_fu_456 : STD_LOGIC_VECTOR (23 downto 0);
    signal data1_3_V_1_fu_460 : STD_LOGIC_VECTOR (23 downto 0);
    signal data1_4_V_1_fu_464 : STD_LOGIC_VECTOR (23 downto 0);
    signal data2_0_V_1_fu_468 : STD_LOGIC_VECTOR (23 downto 0);
    signal data2_1_V_1_fu_472 : STD_LOGIC_VECTOR (23 downto 0);
    signal data2_2_V_1_fu_476 : STD_LOGIC_VECTOR (23 downto 0);
    signal data2_3_V_1_fu_480 : STD_LOGIC_VECTOR (23 downto 0);
    signal data2_4_V_1_fu_484 : STD_LOGIC_VECTOR (23 downto 0);
    signal data3_0_V_1_fu_488 : STD_LOGIC_VECTOR (23 downto 0);
    signal data3_1_V_1_fu_492 : STD_LOGIC_VECTOR (23 downto 0);
    signal data3_2_V_1_fu_496 : STD_LOGIC_VECTOR (23 downto 0);
    signal data3_3_V_1_fu_500 : STD_LOGIC_VECTOR (23 downto 0);
    signal data3_4_V_1_fu_504 : STD_LOGIC_VECTOR (23 downto 0);
    signal data4_0_V_1_fu_508 : STD_LOGIC_VECTOR (23 downto 0);
    signal data4_1_V_1_fu_512 : STD_LOGIC_VECTOR (23 downto 0);
    signal data4_2_V_1_fu_516 : STD_LOGIC_VECTOR (23 downto 0);
    signal data4_3_V_1_fu_520 : STD_LOGIC_VECTOR (23 downto 0);
    signal data4_4_V_1_fu_524 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_read_area_win_1_fu_528 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_read_area_win_1_1_fu_532 : STD_LOGIC_VECTOR (23 downto 0);
    signal D1_0_V_fu_536 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_read_area_win_0_fu_540 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_read_area_win_0_1_fu_544 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_read_area_win_0_2_fu_548 : STD_LOGIC_VECTOR (23 downto 0);
    signal D0_0_V_fu_552 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_read_area_win_1_2_fu_556 : STD_LOGIC_VECTOR (23 downto 0);
    signal D2_0_V_fu_560 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_read_area_win_2_fu_564 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_read_area_win_2_1_fu_568 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_read_area_win_2_2_fu_572 : STD_LOGIC_VECTOR (23 downto 0);
    signal D3_0_V_fu_576 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_read_area_win_3_fu_580 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_read_area_win_3_1_fu_584 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_read_area_win_3_2_fu_588 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_read_area_win_4_fu_592 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_read_area_win_4_1_fu_596 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_read_area_win_4_2_fu_600 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_read_area_win_4_3_fu_604 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_57_fu_2748_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal start_index_cast_cas_fu_2855_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal start_index_1_cast_c_fu_3237_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_113_fu_2829_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_2030_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_s_fu_2482_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_1_fu_2488_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_2494_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_7_fu_2529_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_8_fu_2539_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_9_fu_2543_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_cast_fu_2572_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_4_fu_2575_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_53_cast_fu_2581_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal offset_temp0_1_fu_2600_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_14_fu_2609_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_15_fu_2621_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal offset_temp0_fixed_fu_2617_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Xtemp0_cast3_fu_2563_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_fu_2644_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal temp_fu_2644_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_22_fu_2674_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_v1_fu_2678_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_23_fu_2692_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_74_cast1_fu_2684_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal smax2_fu_2697_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal smax2_cast_fu_2704_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_74_cast_fu_2688_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_58_fu_2764_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_62_fu_2778_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_fu_2788_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_fu_2768_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_63_fu_2809_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_63_fu_2809_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal newIndex_fu_2833_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_30_fu_2884_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_31_fu_2890_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_fu_2896_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_38_fu_2931_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_39_fu_2941_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_40_fu_2945_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_92_cast_fu_2974_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_35_fu_2977_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_93_cast_fu_2983_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_42_fu_3011_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_43_fu_3023_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal offset_temp0_fixed_1_fu_3019_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Ytemp0_cast4_fu_2965_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_1_fu_3046_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal temp_1_fu_3046_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_51_fu_3076_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_fu_3099_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_120_cast1_fu_3093_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal smax3_fu_3103_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal smax3_cast_fu_3110_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_120_cast_fu_3096_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_53_fu_3114_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal count_4_cast_fu_3086_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_54_fu_3126_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_67_fu_3161_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_94_fu_3175_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp3_fu_3185_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_68_fu_3165_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_83_fu_3202_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_83_fu_3202_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_V_1_1_fu_3354_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal ret_V_1_2_fu_3365_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal ret_V_1_3_fu_3382_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal ret_V_1_4_fu_3392_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal extLd_fu_3408_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal Yoffset_V_fu_3412_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_73_fu_3402_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Yoffset_V_fu_3412_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_3_fu_3416_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_168_cast_fu_3428_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_169_cast_fu_3432_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_4_fu_3442_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_168_cast1_fu_3424_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_4_cast_fu_3448_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_75_fu_3436_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_fu_3452_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal extLd_fu_3408_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_77_fu_3470_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_82_fu_3483_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp1_fu_3493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_179_2_fu_3506_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_93_fu_3519_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp2_fu_3529_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_179_4_fu_3543_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_fu_3571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_106_fu_3656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal block_start_V_fu_3652_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal lhs_V_1_fu_3667_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal ret_V_fu_3671_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ret_V_cast_fu_3677_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_188_cast_fu_3681_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_3_1_fu_3697_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ret_V_3_2_fu_3709_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ret_V_3_3_fu_3721_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ret_V_1_fu_3739_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_10_fu_3745_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_11_fu_3755_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal newIndex4_fu_3771_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_123_fu_4138_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal arrayNo_trunc1_fu_4142_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal index_offset_fu_4152_p9 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_109_fu_4132_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal index_offset_fu_4152_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_13_fu_4186_p9 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_111_fu_4332_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_124_fu_4340_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_125_fu_4362_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_126_fu_4780_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_127_fu_4788_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_114_fu_4796_p5 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_4814_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_4814_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_fu_4837_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal neg_mul_fu_4860_p2 : STD_LOGIC_VECTOR (64 downto 0);
    signal tmp_129_fu_4865_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_116_fu_4875_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_117_fu_4879_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_118_fu_4882_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal neg_ti_fu_4889_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_120_fu_4906_p0 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_120_fu_4906_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_119_fu_4920_p0 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_119_fu_4920_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_198_cast_fu_4959_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_j_V_fu_4988_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal weight_index_fu_4983_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal start_index_in_buffe_fu_5015_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5038_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mu11_fu_5055_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mu20_fu_5066_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_95_fu_5070_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state119 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state119 : signal is "none";
    signal grp_fu_3338_ap_start : STD_LOGIC;
    signal grp_fu_3338_ap_done : STD_LOGIC;
    signal grp_fu_3344_ap_start : STD_LOGIC;
    signal grp_fu_3344_ap_done : STD_LOGIC;
    signal grp_fu_4814_ce : STD_LOGIC;
    signal grp_fu_5028_ap_start : STD_LOGIC;
    signal grp_fu_5028_ap_done : STD_LOGIC;
    signal grp_fu_5033_ap_start : STD_LOGIC;
    signal grp_fu_5033_ap_done : STD_LOGIC;
    signal grp_fu_5038_ap_start : STD_LOGIC;
    signal grp_fu_5038_ap_done : STD_LOGIC;
    signal ap_return_0_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_1_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_2_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_3_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (71 downto 0);
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_block_pp0 : BOOLEAN;
    signal ap_block_pp1 : BOOLEAN;
    signal ap_predicate_op609_load_state33 : BOOLEAN;
    signal ap_enable_operation_609 : BOOLEAN;
    signal ap_enable_state33_pp1_iter0_stage0 : BOOLEAN;
    signal ap_predicate_op646_load_state34 : BOOLEAN;
    signal ap_enable_operation_646 : BOOLEAN;
    signal ap_enable_state34_pp1_iter0_stage1 : BOOLEAN;
    signal ap_predicate_op660_store_state34 : BOOLEAN;
    signal ap_enable_operation_660 : BOOLEAN;
    signal ap_predicate_op676_store_state34 : BOOLEAN;
    signal ap_enable_operation_676 : BOOLEAN;
    signal ap_predicate_op611_load_state33 : BOOLEAN;
    signal ap_enable_operation_611 : BOOLEAN;
    signal ap_predicate_op647_load_state34 : BOOLEAN;
    signal ap_enable_operation_647 : BOOLEAN;
    signal ap_predicate_op662_store_state34 : BOOLEAN;
    signal ap_enable_operation_662 : BOOLEAN;
    signal ap_predicate_op678_store_state34 : BOOLEAN;
    signal ap_enable_operation_678 : BOOLEAN;
    signal ap_predicate_op613_load_state33 : BOOLEAN;
    signal ap_enable_operation_613 : BOOLEAN;
    signal ap_predicate_op650_load_state34 : BOOLEAN;
    signal ap_enable_operation_650 : BOOLEAN;
    signal ap_predicate_op664_store_state34 : BOOLEAN;
    signal ap_enable_operation_664 : BOOLEAN;
    signal ap_predicate_op680_store_state34 : BOOLEAN;
    signal ap_enable_operation_680 : BOOLEAN;
    signal ap_predicate_op615_load_state33 : BOOLEAN;
    signal ap_enable_operation_615 : BOOLEAN;
    signal ap_predicate_op651_load_state34 : BOOLEAN;
    signal ap_enable_operation_651 : BOOLEAN;
    signal ap_predicate_op666_store_state34 : BOOLEAN;
    signal ap_enable_operation_666 : BOOLEAN;
    signal ap_predicate_op682_store_state34 : BOOLEAN;
    signal ap_enable_operation_682 : BOOLEAN;
    signal ap_predicate_op657_store_state34 : BOOLEAN;
    signal ap_enable_operation_657 : BOOLEAN;
    signal ap_predicate_op640_load_state33 : BOOLEAN;
    signal ap_enable_operation_640 : BOOLEAN;
    signal ap_predicate_op683_load_state34 : BOOLEAN;
    signal ap_enable_operation_683 : BOOLEAN;
    signal ap_predicate_op621_load_state33 : BOOLEAN;
    signal ap_enable_operation_621 : BOOLEAN;
    signal ap_predicate_op658_load_state34 : BOOLEAN;
    signal ap_enable_operation_658 : BOOLEAN;
    signal ap_predicate_op623_load_state33 : BOOLEAN;
    signal ap_enable_operation_623 : BOOLEAN;
    signal ap_predicate_op661_load_state34 : BOOLEAN;
    signal ap_enable_operation_661 : BOOLEAN;
    signal ap_predicate_op632_load_state33 : BOOLEAN;
    signal ap_enable_operation_632 : BOOLEAN;
    signal ap_predicate_op674_load_state34 : BOOLEAN;
    signal ap_enable_operation_674 : BOOLEAN;
    signal ap_predicate_op625_load_state33 : BOOLEAN;
    signal ap_enable_operation_625 : BOOLEAN;
    signal ap_predicate_op663_load_state34 : BOOLEAN;
    signal ap_enable_operation_663 : BOOLEAN;
    signal ap_predicate_op634_load_state33 : BOOLEAN;
    signal ap_enable_operation_634 : BOOLEAN;
    signal ap_predicate_op677_load_state34 : BOOLEAN;
    signal ap_enable_operation_677 : BOOLEAN;
    signal ap_predicate_op627_load_state33 : BOOLEAN;
    signal ap_enable_operation_627 : BOOLEAN;
    signal ap_predicate_op665_load_state34 : BOOLEAN;
    signal ap_enable_operation_665 : BOOLEAN;
    signal ap_predicate_op667_store_state34 : BOOLEAN;
    signal ap_enable_operation_667 : BOOLEAN;
    signal ap_predicate_op684_store_state34 : BOOLEAN;
    signal ap_enable_operation_684 : BOOLEAN;
    signal ap_predicate_op636_load_state33 : BOOLEAN;
    signal ap_enable_operation_636 : BOOLEAN;
    signal ap_predicate_op679_load_state34 : BOOLEAN;
    signal ap_enable_operation_679 : BOOLEAN;
    signal ap_predicate_op638_load_state33 : BOOLEAN;
    signal ap_enable_operation_638 : BOOLEAN;
    signal ap_predicate_op681_load_state34 : BOOLEAN;
    signal ap_enable_operation_681 : BOOLEAN;
    signal ap_predicate_op763_load_state35 : BOOLEAN;
    signal ap_enable_operation_763 : BOOLEAN;
    signal ap_enable_state35_pp1_iter1_stage0 : BOOLEAN;
    signal ap_predicate_op937_load_state36 : BOOLEAN;
    signal ap_enable_operation_937 : BOOLEAN;
    signal ap_enable_state36_pp1_iter1_stage1 : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal tmp_63_fu_2809_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_83_fu_3202_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_condition_875 : BOOLEAN;
    signal ap_condition_783 : BOOLEAN;
    signal ap_condition_5069 : BOOLEAN;
    signal ap_condition_5073 : BOOLEAN;
    signal ap_condition_5067 : BOOLEAN;
    signal ap_condition_821 : BOOLEAN;

    component Inverse IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x : IN STD_LOGIC_VECTOR (15 downto 0);
        N_read : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component CoreProcessDownArea IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        data0_0_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
        data0_1_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
        data0_2_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
        data0_3_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
        data0_4_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
        data1_0_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
        data1_1_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
        data1_2_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
        data1_3_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
        data1_4_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
        data2_0_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
        data2_1_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
        data2_2_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
        data2_3_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
        data2_4_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
        data3_0_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
        data3_1_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
        data3_2_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
        data3_3_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
        data3_4_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
        data4_0_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
        data4_1_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
        data4_2_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
        data4_3_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
        data4_4_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
        Wx_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        Wx_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        Wx_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        Wx_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        Wx_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        Wy_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        Wy_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        Wy_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        Wy_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        Wy_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component xfExtractPixels IS
    port (
        ap_ready : OUT STD_LOGIC;
        tmp_buf_0_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
        tmp_buf_1_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
        tmp_buf_2_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
        tmp_buf_3_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
        tmp_buf_4_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
        val1_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
        pos_r : IN STD_LOGIC_VECTOR (3 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (23 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (23 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component resize_accel_sdivFfa IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        start : IN STD_LOGIC;
        done : OUT STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component resize_accel_mux_Gfk IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (15 downto 0);
        din5 : IN STD_LOGIC_VECTOR (15 downto 0);
        din6 : IN STD_LOGIC_VECTOR (15 downto 0);
        din7 : IN STD_LOGIC_VECTOR (15 downto 0);
        din8 : IN STD_LOGIC_VECTOR (32 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component resize_accel_mux_Hfu IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (15 downto 0);
        din5 : IN STD_LOGIC_VECTOR (15 downto 0);
        din6 : IN STD_LOGIC_VECTOR (15 downto 0);
        din7 : IN STD_LOGIC_VECTOR (15 downto 0);
        din8 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component resize_accel_sremIfE IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component xFResizeAreaDownSibs IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (23 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component xFResizeAreaDownSjbC IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component xFResizeAreaDownSmb6 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (23 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component xFResizeAreaDownSocq IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component xFResizeAreaDownStde IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component xFResizeAreaDownSudo IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (13 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component xFResizeAreaDownSvdy IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (12 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component xFResizeAreaDownSwdI IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component xFResizeAreaDownSEe0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    lbuf_in_0_V_U : component xFResizeAreaDownSibs
    generic map (
        DataWidth => 24,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lbuf_in_0_V_address0,
        ce0 => lbuf_in_0_V_ce0,
        we0 => lbuf_in_0_V_we0,
        d0 => lbuf_in_1_V_q0,
        q0 => lbuf_in_0_V_q0);

    lbuf_in_1_V_U : component xFResizeAreaDownSjbC
    generic map (
        DataWidth => 24,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lbuf_in_1_V_address0,
        ce0 => lbuf_in_1_V_ce0,
        q0 => lbuf_in_1_V_q0,
        address1 => lbuf_in_1_V_address1,
        ce1 => lbuf_in_1_V_ce1,
        we1 => lbuf_in_1_V_we1,
        d1 => lbuf_in_2_V_q0);

    lbuf_in_2_V_U : component xFResizeAreaDownSjbC
    generic map (
        DataWidth => 24,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lbuf_in_2_V_address0,
        ce0 => lbuf_in_2_V_ce0,
        q0 => lbuf_in_2_V_q0,
        address1 => lbuf_in_2_V_address1,
        ce1 => lbuf_in_2_V_ce1,
        we1 => lbuf_in_2_V_we1,
        d1 => lbuf_in_3_V_q0);

    lbuf_in_3_V_U : component xFResizeAreaDownSjbC
    generic map (
        DataWidth => 24,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lbuf_in_3_V_address0,
        ce0 => lbuf_in_3_V_ce0,
        q0 => lbuf_in_3_V_q0,
        address1 => lbuf_in_3_V_address1,
        ce1 => lbuf_in_3_V_ce1,
        we1 => lbuf_in_3_V_we1,
        d1 => lbuf_in_4_V_q0);

    lbuf_in_4_V_U : component xFResizeAreaDownSmb6
    generic map (
        DataWidth => 24,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lbuf_in_4_V_address0,
        ce0 => lbuf_in_4_V_ce0,
        q0 => lbuf_in_4_V_q0,
        address1 => lbuf_in_4_V_address1,
        ce1 => lbuf_in_4_V_ce1,
        we1 => lbuf_in_4_V_we1,
        d1 => lbuf_in_4_V_d1,
        q1 => lbuf_in_4_V_q1);

    lbuf_in_5_V_U : component xFResizeAreaDownSibs
    generic map (
        DataWidth => 24,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lbuf_in_5_V_address0,
        ce0 => lbuf_in_5_V_ce0,
        we0 => lbuf_in_5_V_we0,
        d0 => stream_in_V_V_dout,
        q0 => lbuf_in_5_V_q0);

    Hweight_0_U : component xFResizeAreaDownSocq
    generic map (
        DataWidth => 16,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Hweight_0_address0,
        ce0 => Hweight_0_ce0,
        we0 => Hweight_0_we0,
        d0 => Hweight_0_d0,
        q0 => Hweight_0_q0);

    Hweight_1_U : component xFResizeAreaDownSocq
    generic map (
        DataWidth => 16,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Hweight_1_address0,
        ce0 => Hweight_1_ce0,
        we0 => Hweight_1_we0,
        d0 => Hweight_1_d0,
        q0 => Hweight_1_q0);

    Hweight_2_U : component xFResizeAreaDownSocq
    generic map (
        DataWidth => 16,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Hweight_2_address0,
        ce0 => Hweight_2_ce0,
        we0 => Hweight_2_we0,
        d0 => Hweight_2_d0,
        q0 => Hweight_2_q0);

    Hweight_3_U : component xFResizeAreaDownSocq
    generic map (
        DataWidth => 16,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Hweight_3_address0,
        ce0 => Hweight_3_ce0,
        we0 => Hweight_3_we0,
        d0 => Hweight_3_d0,
        q0 => Hweight_3_q0);

    Hweight_4_U : component xFResizeAreaDownSocq
    generic map (
        DataWidth => 16,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Hweight_4_address0,
        ce0 => Hweight_4_ce0,
        we0 => Hweight_4_we0,
        d0 => Hweight_4_d0,
        q0 => Hweight_4_q0);

    Vweight_U : component xFResizeAreaDownStde
    generic map (
        DataWidth => 16,
        AddressRange => 720,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Vweight_address0,
        ce0 => Vweight_ce0,
        we0 => Vweight_we0,
        d0 => Vweight_d0,
        q0 => Vweight_q0,
        address1 => Vweight_address1,
        ce1 => Vweight_ce1,
        q1 => Vweight_q1);

    Hstart_U : component xFResizeAreaDownSudo
    generic map (
        DataWidth => 14,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Hstart_address0,
        ce0 => Hstart_ce0,
        we0 => Hstart_we0,
        d0 => Hstart_d0,
        q0 => Hstart_q0);

    Vstart_U : component xFResizeAreaDownSvdy
    generic map (
        DataWidth => 13,
        AddressRange => 360,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Vstart_address0,
        ce0 => Vstart_ce0,
        we0 => Vstart_we0,
        d0 => Vstart_d0,
        q0 => Vstart_q0);

    Hreq_0_U : component xFResizeAreaDownSwdI
    generic map (
        DataWidth => 16,
        AddressRange => 80,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Hreq_0_address0,
        ce0 => Hreq_0_ce0,
        we0 => Hreq_0_we0,
        d0 => count_3_reg_1420,
        q0 => Hreq_0_q0,
        address1 => Hreq_0_address1,
        ce1 => Hreq_0_ce1,
        q1 => Hreq_0_q1);

    Hreq_1_U : component xFResizeAreaDownSwdI
    generic map (
        DataWidth => 16,
        AddressRange => 80,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Hreq_1_address0,
        ce0 => Hreq_1_ce0,
        we0 => Hreq_1_we0,
        d0 => count_3_reg_1420,
        q0 => Hreq_1_q0,
        address1 => Hreq_1_address1,
        ce1 => Hreq_1_ce1,
        q1 => Hreq_1_q1);

    Hreq_2_U : component xFResizeAreaDownSwdI
    generic map (
        DataWidth => 16,
        AddressRange => 80,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Hreq_2_address0,
        ce0 => Hreq_2_ce0,
        we0 => Hreq_2_we0,
        d0 => count_3_reg_1420,
        q0 => Hreq_2_q0,
        address1 => Hreq_2_address1,
        ce1 => Hreq_2_ce1,
        q1 => Hreq_2_q1);

    Hreq_3_U : component xFResizeAreaDownSwdI
    generic map (
        DataWidth => 16,
        AddressRange => 80,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Hreq_3_address0,
        ce0 => Hreq_3_ce0,
        we0 => Hreq_3_we0,
        d0 => count_3_reg_1420,
        q0 => Hreq_3_q0,
        address1 => Hreq_3_address1,
        ce1 => Hreq_3_ce1,
        q1 => Hreq_3_q1);

    Hreq_4_U : component xFResizeAreaDownSwdI
    generic map (
        DataWidth => 16,
        AddressRange => 80,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Hreq_4_address0,
        ce0 => Hreq_4_ce0,
        we0 => Hreq_4_we0,
        d0 => count_3_reg_1420,
        q0 => Hreq_4_q0,
        address1 => Hreq_4_address1,
        ce1 => Hreq_4_ce1,
        q1 => Hreq_4_q1);

    Hreq_5_U : component xFResizeAreaDownSwdI
    generic map (
        DataWidth => 16,
        AddressRange => 80,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Hreq_5_address0,
        ce0 => Hreq_5_ce0,
        we0 => Hreq_5_we0,
        d0 => count_3_reg_1420,
        q0 => Hreq_5_q0,
        address1 => Hreq_5_address1,
        ce1 => Hreq_5_ce1,
        q1 => Hreq_5_q1);

    Hreq_6_U : component xFResizeAreaDownSwdI
    generic map (
        DataWidth => 16,
        AddressRange => 80,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Hreq_6_address0,
        ce0 => Hreq_6_ce0,
        we0 => Hreq_6_we0,
        d0 => count_3_reg_1420,
        q0 => Hreq_6_q0,
        address1 => Hreq_6_address1,
        ce1 => Hreq_6_ce1,
        q1 => Hreq_6_q1);

    Hreq_7_U : component xFResizeAreaDownSwdI
    generic map (
        DataWidth => 16,
        AddressRange => 80,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Hreq_7_address0,
        ce0 => Hreq_7_ce0,
        we0 => Hreq_7_we0,
        d0 => count_3_reg_1420,
        q0 => Hreq_7_q0,
        address1 => Hreq_7_address1,
        ce1 => Hreq_7_ce1,
        q1 => Hreq_7_q1);

    Vreq_U : component xFResizeAreaDownSEe0
    generic map (
        DataWidth => 16,
        AddressRange => 360,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Vreq_address0,
        ce0 => Vreq_ce0,
        we0 => Vreq_we0,
        d0 => count_6_reg_1538,
        q0 => Vreq_q0);

    grp_Inverse_fu_1782 : component Inverse
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Inverse_fu_1782_ap_start,
        ap_done => grp_Inverse_fu_1782_ap_done,
        ap_idle => grp_Inverse_fu_1782_ap_idle,
        ap_ready => grp_Inverse_fu_1782_ap_ready,
        x => grp_Inverse_fu_1782_x,
        N_read => grp_Inverse_fu_1782_N_read,
        ap_return_0 => grp_Inverse_fu_1782_ap_return_0,
        ap_return_1 => grp_Inverse_fu_1782_ap_return_1);

    grp_CoreProcessDownArea_fu_1808 : component CoreProcessDownArea
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_CoreProcessDownArea_fu_1808_ap_start,
        ap_done => grp_CoreProcessDownArea_fu_1808_ap_done,
        ap_idle => grp_CoreProcessDownArea_fu_1808_ap_idle,
        ap_ready => grp_CoreProcessDownArea_fu_1808_ap_ready,
        ap_ce => grp_CoreProcessDownArea_fu_1808_ap_ce,
        data0_0_V_read => data0_V_reg_6588,
        data0_1_V_read => data0_V_1_reg_6618,
        data0_2_V_read => data0_V_2_reg_6648,
        data0_3_V_read => data0_V_3_reg_6678,
        data0_4_V_read => data0_V_4_reg_6708,
        data1_0_V_read => data1_V_reg_6583,
        data1_1_V_read => data1_V_1_reg_6613,
        data1_2_V_read => data1_V_2_reg_6643,
        data1_3_V_read => data1_V_3_reg_6673,
        data1_4_V_read => data1_V_4_reg_6703,
        data2_0_V_read => data2_V_reg_6578,
        data2_1_V_read => data2_V_1_reg_6608,
        data2_2_V_read => data2_V_2_reg_6638,
        data2_3_V_read => data2_V_3_reg_6668,
        data2_4_V_read => data2_V_4_reg_6698,
        data3_0_V_read => data3_V_reg_6573,
        data3_1_V_read => data3_V_1_reg_6603,
        data3_2_V_read => data3_V_2_reg_6633,
        data3_3_V_read => data3_V_3_reg_6663,
        data3_4_V_read => data3_V_4_reg_6693,
        data4_0_V_read => data4_V_reg_6568,
        data4_1_V_read => data4_V_1_reg_6598,
        data4_2_V_read => data4_V_2_reg_6628,
        data4_3_V_read => data4_V_3_reg_6658,
        data4_4_V_read => data4_V_4_reg_6688,
        Wx_0_read => Wx_0_reg_6593,
        Wx_1_read => Wx_1_reg_6623,
        Wx_2_read => Wx_2_reg_6653,
        Wx_3_read => Wx_3_reg_6683,
        Wx_4_read => Wx_4_reg_6713,
        Wy_0_read => Wy_0_reg_6050,
        Wy_1_read => Wy_1_reg_6055,
        Wy_2_read => Wy_2_reg_6060,
        Wy_3_read => Wy_3_reg_6065,
        Wy_4_read => Wy_4_reg_6070,
        ap_return => grp_CoreProcessDownArea_fu_1808_ap_return);

    grp_xfExtractPixels_fu_1849 : component xfExtractPixels
    port map (
        ap_ready => grp_xfExtractPixels_fu_1849_ap_ready,
        tmp_buf_0_V_read => grp_xfExtractPixels_fu_1849_tmp_buf_0_V_read,
        tmp_buf_1_V_read => grp_xfExtractPixels_fu_1849_tmp_buf_1_V_read,
        tmp_buf_2_V_read => grp_xfExtractPixels_fu_1849_tmp_buf_2_V_read,
        tmp_buf_3_V_read => grp_xfExtractPixels_fu_1849_tmp_buf_3_V_read,
        tmp_buf_4_V_read => grp_xfExtractPixels_fu_1849_tmp_buf_4_V_read,
        val1_V_read => grp_xfExtractPixels_fu_1849_val1_V_read,
        pos_r => grp_xfExtractPixels_fu_1849_pos_r,
        ap_return_0 => grp_xfExtractPixels_fu_1849_ap_return_0,
        ap_return_1 => grp_xfExtractPixels_fu_1849_ap_return_1,
        ap_return_2 => grp_xfExtractPixels_fu_1849_ap_return_2,
        ap_return_3 => grp_xfExtractPixels_fu_1849_ap_return_3,
        ap_return_4 => grp_xfExtractPixels_fu_1849_ap_return_4);

    grp_xfExtractPixels_fu_1861 : component xfExtractPixels
    port map (
        ap_ready => grp_xfExtractPixels_fu_1861_ap_ready,
        tmp_buf_0_V_read => grp_xfExtractPixels_fu_1861_tmp_buf_0_V_read,
        tmp_buf_1_V_read => grp_xfExtractPixels_fu_1861_tmp_buf_1_V_read,
        tmp_buf_2_V_read => grp_xfExtractPixels_fu_1861_tmp_buf_2_V_read,
        tmp_buf_3_V_read => grp_xfExtractPixels_fu_1861_tmp_buf_3_V_read,
        tmp_buf_4_V_read => grp_xfExtractPixels_fu_1861_tmp_buf_4_V_read,
        val1_V_read => grp_xfExtractPixels_fu_1861_val1_V_read,
        pos_r => grp_xfExtractPixels_fu_1861_pos_r,
        ap_return_0 => grp_xfExtractPixels_fu_1861_ap_return_0,
        ap_return_1 => grp_xfExtractPixels_fu_1861_ap_return_1,
        ap_return_2 => grp_xfExtractPixels_fu_1861_ap_return_2,
        ap_return_3 => grp_xfExtractPixels_fu_1861_ap_return_3,
        ap_return_4 => grp_xfExtractPixels_fu_1861_ap_return_4);

    grp_xfExtractPixels_fu_1873 : component xfExtractPixels
    port map (
        ap_ready => grp_xfExtractPixels_fu_1873_ap_ready,
        tmp_buf_0_V_read => grp_xfExtractPixels_fu_1873_tmp_buf_0_V_read,
        tmp_buf_1_V_read => grp_xfExtractPixels_fu_1873_tmp_buf_1_V_read,
        tmp_buf_2_V_read => grp_xfExtractPixels_fu_1873_tmp_buf_2_V_read,
        tmp_buf_3_V_read => grp_xfExtractPixels_fu_1873_tmp_buf_3_V_read,
        tmp_buf_4_V_read => grp_xfExtractPixels_fu_1873_tmp_buf_4_V_read,
        val1_V_read => grp_xfExtractPixels_fu_1873_val1_V_read,
        pos_r => grp_xfExtractPixels_fu_1873_pos_r,
        ap_return_0 => grp_xfExtractPixels_fu_1873_ap_return_0,
        ap_return_1 => grp_xfExtractPixels_fu_1873_ap_return_1,
        ap_return_2 => grp_xfExtractPixels_fu_1873_ap_return_2,
        ap_return_3 => grp_xfExtractPixels_fu_1873_ap_return_3,
        ap_return_4 => grp_xfExtractPixels_fu_1873_ap_return_4);

    grp_xfExtractPixels_fu_1885 : component xfExtractPixels
    port map (
        ap_ready => grp_xfExtractPixels_fu_1885_ap_ready,
        tmp_buf_0_V_read => grp_xfExtractPixels_fu_1885_tmp_buf_0_V_read,
        tmp_buf_1_V_read => grp_xfExtractPixels_fu_1885_tmp_buf_1_V_read,
        tmp_buf_2_V_read => grp_xfExtractPixels_fu_1885_tmp_buf_2_V_read,
        tmp_buf_3_V_read => grp_xfExtractPixels_fu_1885_tmp_buf_3_V_read,
        tmp_buf_4_V_read => grp_xfExtractPixels_fu_1885_tmp_buf_4_V_read,
        val1_V_read => grp_xfExtractPixels_fu_1885_val1_V_read,
        pos_r => grp_xfExtractPixels_fu_1885_pos_r,
        ap_return_0 => grp_xfExtractPixels_fu_1885_ap_return_0,
        ap_return_1 => grp_xfExtractPixels_fu_1885_ap_return_1,
        ap_return_2 => grp_xfExtractPixels_fu_1885_ap_return_2,
        ap_return_3 => grp_xfExtractPixels_fu_1885_ap_return_3,
        ap_return_4 => grp_xfExtractPixels_fu_1885_ap_return_4);

    grp_xfExtractPixels_fu_1897 : component xfExtractPixels
    port map (
        ap_ready => grp_xfExtractPixels_fu_1897_ap_ready,
        tmp_buf_0_V_read => grp_xfExtractPixels_fu_1897_tmp_buf_0_V_read,
        tmp_buf_1_V_read => grp_xfExtractPixels_fu_1897_tmp_buf_1_V_read,
        tmp_buf_2_V_read => grp_xfExtractPixels_fu_1897_tmp_buf_2_V_read,
        tmp_buf_3_V_read => grp_xfExtractPixels_fu_1897_tmp_buf_3_V_read,
        tmp_buf_4_V_read => grp_xfExtractPixels_fu_1897_tmp_buf_4_V_read,
        val1_V_read => grp_xfExtractPixels_fu_1897_val1_V_read,
        pos_r => grp_xfExtractPixels_fu_1897_pos_r,
        ap_return_0 => grp_xfExtractPixels_fu_1897_ap_return_0,
        ap_return_1 => grp_xfExtractPixels_fu_1897_ap_return_1,
        ap_return_2 => grp_xfExtractPixels_fu_1897_ap_return_2,
        ap_return_3 => grp_xfExtractPixels_fu_1897_ap_return_3,
        ap_return_4 => grp_xfExtractPixels_fu_1897_ap_return_4);

    grp_xfExtractPixels_fu_1909 : component xfExtractPixels
    port map (
        ap_ready => grp_xfExtractPixels_fu_1909_ap_ready,
        tmp_buf_0_V_read => grp_xfExtractPixels_fu_1849_ap_return_0,
        tmp_buf_1_V_read => grp_xfExtractPixels_fu_1849_ap_return_1,
        tmp_buf_2_V_read => grp_xfExtractPixels_fu_1849_ap_return_2,
        tmp_buf_3_V_read => grp_xfExtractPixels_fu_1849_ap_return_3,
        tmp_buf_4_V_read => grp_xfExtractPixels_fu_1849_ap_return_4,
        val1_V_read => grp_xfExtractPixels_fu_1909_val1_V_read,
        pos_r => grp_xfExtractPixels_fu_1909_pos_r,
        ap_return_0 => grp_xfExtractPixels_fu_1909_ap_return_0,
        ap_return_1 => grp_xfExtractPixels_fu_1909_ap_return_1,
        ap_return_2 => grp_xfExtractPixels_fu_1909_ap_return_2,
        ap_return_3 => grp_xfExtractPixels_fu_1909_ap_return_3,
        ap_return_4 => grp_xfExtractPixels_fu_1909_ap_return_4);

    grp_xfExtractPixels_fu_1921 : component xfExtractPixels
    port map (
        ap_ready => grp_xfExtractPixels_fu_1921_ap_ready,
        tmp_buf_0_V_read => grp_xfExtractPixels_fu_1861_ap_return_0,
        tmp_buf_1_V_read => grp_xfExtractPixels_fu_1861_ap_return_1,
        tmp_buf_2_V_read => grp_xfExtractPixels_fu_1861_ap_return_2,
        tmp_buf_3_V_read => grp_xfExtractPixels_fu_1861_ap_return_3,
        tmp_buf_4_V_read => grp_xfExtractPixels_fu_1861_ap_return_4,
        val1_V_read => grp_xfExtractPixels_fu_1921_val1_V_read,
        pos_r => grp_xfExtractPixels_fu_1921_pos_r,
        ap_return_0 => grp_xfExtractPixels_fu_1921_ap_return_0,
        ap_return_1 => grp_xfExtractPixels_fu_1921_ap_return_1,
        ap_return_2 => grp_xfExtractPixels_fu_1921_ap_return_2,
        ap_return_3 => grp_xfExtractPixels_fu_1921_ap_return_3,
        ap_return_4 => grp_xfExtractPixels_fu_1921_ap_return_4);

    grp_xfExtractPixels_fu_1933 : component xfExtractPixels
    port map (
        ap_ready => grp_xfExtractPixels_fu_1933_ap_ready,
        tmp_buf_0_V_read => grp_xfExtractPixels_fu_1873_ap_return_0,
        tmp_buf_1_V_read => grp_xfExtractPixels_fu_1873_ap_return_1,
        tmp_buf_2_V_read => grp_xfExtractPixels_fu_1873_ap_return_2,
        tmp_buf_3_V_read => grp_xfExtractPixels_fu_1873_ap_return_3,
        tmp_buf_4_V_read => grp_xfExtractPixels_fu_1873_ap_return_4,
        val1_V_read => grp_xfExtractPixels_fu_1933_val1_V_read,
        pos_r => grp_xfExtractPixels_fu_1933_pos_r,
        ap_return_0 => grp_xfExtractPixels_fu_1933_ap_return_0,
        ap_return_1 => grp_xfExtractPixels_fu_1933_ap_return_1,
        ap_return_2 => grp_xfExtractPixels_fu_1933_ap_return_2,
        ap_return_3 => grp_xfExtractPixels_fu_1933_ap_return_3,
        ap_return_4 => grp_xfExtractPixels_fu_1933_ap_return_4);

    grp_xfExtractPixels_fu_1945 : component xfExtractPixels
    port map (
        ap_ready => grp_xfExtractPixels_fu_1945_ap_ready,
        tmp_buf_0_V_read => grp_xfExtractPixels_fu_1885_ap_return_0,
        tmp_buf_1_V_read => grp_xfExtractPixels_fu_1885_ap_return_1,
        tmp_buf_2_V_read => grp_xfExtractPixels_fu_1885_ap_return_2,
        tmp_buf_3_V_read => grp_xfExtractPixels_fu_1885_ap_return_3,
        tmp_buf_4_V_read => grp_xfExtractPixels_fu_1885_ap_return_4,
        val1_V_read => grp_xfExtractPixels_fu_1945_val1_V_read,
        pos_r => grp_xfExtractPixels_fu_1945_pos_r,
        ap_return_0 => grp_xfExtractPixels_fu_1945_ap_return_0,
        ap_return_1 => grp_xfExtractPixels_fu_1945_ap_return_1,
        ap_return_2 => grp_xfExtractPixels_fu_1945_ap_return_2,
        ap_return_3 => grp_xfExtractPixels_fu_1945_ap_return_3,
        ap_return_4 => grp_xfExtractPixels_fu_1945_ap_return_4);

    grp_xfExtractPixels_fu_1957 : component xfExtractPixels
    port map (
        ap_ready => grp_xfExtractPixels_fu_1957_ap_ready,
        tmp_buf_0_V_read => grp_xfExtractPixels_fu_1897_ap_return_0,
        tmp_buf_1_V_read => grp_xfExtractPixels_fu_1897_ap_return_1,
        tmp_buf_2_V_read => grp_xfExtractPixels_fu_1897_ap_return_2,
        tmp_buf_3_V_read => grp_xfExtractPixels_fu_1897_ap_return_3,
        tmp_buf_4_V_read => grp_xfExtractPixels_fu_1897_ap_return_4,
        val1_V_read => grp_xfExtractPixels_fu_1957_val1_V_read,
        pos_r => grp_xfExtractPixels_fu_1957_pos_r,
        ap_return_0 => grp_xfExtractPixels_fu_1957_ap_return_0,
        ap_return_1 => grp_xfExtractPixels_fu_1957_ap_return_1,
        ap_return_2 => grp_xfExtractPixels_fu_1957_ap_return_2,
        ap_return_3 => grp_xfExtractPixels_fu_1957_ap_return_3,
        ap_return_4 => grp_xfExtractPixels_fu_1957_ap_return_4);

    grp_xfExtractPixels_fu_1969 : component xfExtractPixels
    port map (
        ap_ready => grp_xfExtractPixels_fu_1969_ap_ready,
        tmp_buf_0_V_read => grp_xfExtractPixels_fu_1909_ap_return_0,
        tmp_buf_1_V_read => grp_xfExtractPixels_fu_1909_ap_return_1,
        tmp_buf_2_V_read => grp_xfExtractPixels_fu_1909_ap_return_2,
        tmp_buf_3_V_read => grp_xfExtractPixels_fu_1909_ap_return_3,
        tmp_buf_4_V_read => grp_xfExtractPixels_fu_1909_ap_return_4,
        val1_V_read => grp_xfExtractPixels_fu_1969_val1_V_read,
        pos_r => grp_xfExtractPixels_fu_1969_pos_r,
        ap_return_0 => grp_xfExtractPixels_fu_1969_ap_return_0,
        ap_return_1 => grp_xfExtractPixels_fu_1969_ap_return_1,
        ap_return_2 => grp_xfExtractPixels_fu_1969_ap_return_2,
        ap_return_3 => grp_xfExtractPixels_fu_1969_ap_return_3,
        ap_return_4 => grp_xfExtractPixels_fu_1969_ap_return_4);

    grp_xfExtractPixels_fu_1981 : component xfExtractPixels
    port map (
        ap_ready => grp_xfExtractPixels_fu_1981_ap_ready,
        tmp_buf_0_V_read => grp_xfExtractPixels_fu_1921_ap_return_0,
        tmp_buf_1_V_read => grp_xfExtractPixels_fu_1921_ap_return_1,
        tmp_buf_2_V_read => grp_xfExtractPixels_fu_1921_ap_return_2,
        tmp_buf_3_V_read => grp_xfExtractPixels_fu_1921_ap_return_3,
        tmp_buf_4_V_read => grp_xfExtractPixels_fu_1921_ap_return_4,
        val1_V_read => grp_xfExtractPixels_fu_1981_val1_V_read,
        pos_r => grp_xfExtractPixels_fu_1981_pos_r,
        ap_return_0 => grp_xfExtractPixels_fu_1981_ap_return_0,
        ap_return_1 => grp_xfExtractPixels_fu_1981_ap_return_1,
        ap_return_2 => grp_xfExtractPixels_fu_1981_ap_return_2,
        ap_return_3 => grp_xfExtractPixels_fu_1981_ap_return_3,
        ap_return_4 => grp_xfExtractPixels_fu_1981_ap_return_4);

    call_ret14_xfExtractPixels_fu_1993 : component xfExtractPixels
    port map (
        ap_ready => call_ret14_xfExtractPixels_fu_1993_ap_ready,
        tmp_buf_0_V_read => grp_xfExtractPixels_fu_1933_ap_return_0,
        tmp_buf_1_V_read => grp_xfExtractPixels_fu_1933_ap_return_1,
        tmp_buf_2_V_read => grp_xfExtractPixels_fu_1933_ap_return_2,
        tmp_buf_3_V_read => grp_xfExtractPixels_fu_1933_ap_return_3,
        tmp_buf_4_V_read => grp_xfExtractPixels_fu_1933_ap_return_4,
        val1_V_read => call_ret14_xfExtractPixels_fu_1993_val1_V_read,
        pos_r => ap_const_lv4_2,
        ap_return_0 => call_ret14_xfExtractPixels_fu_1993_ap_return_0,
        ap_return_1 => call_ret14_xfExtractPixels_fu_1993_ap_return_1,
        ap_return_2 => call_ret14_xfExtractPixels_fu_1993_ap_return_2,
        ap_return_3 => call_ret14_xfExtractPixels_fu_1993_ap_return_3,
        ap_return_4 => call_ret14_xfExtractPixels_fu_1993_ap_return_4);

    resize_accel_sdivFfa_U151 : component resize_accel_sdivFfa
    generic map (
        ID => 1,
        NUM_STAGE => 36,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        start => grp_fu_3338_ap_start,
        done => grp_fu_3338_ap_done,
        din0 => m2_fu_392,
        din1 => m0_fu_384,
        ce => ap_const_logic_1,
        dout => grp_fu_3338_p2);

    resize_accel_sdivFfa_U152 : component resize_accel_sdivFfa
    generic map (
        ID => 1,
        NUM_STAGE => 36,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        start => grp_fu_3344_ap_start,
        done => grp_fu_3344_ap_done,
        din0 => m1_fu_388,
        din1 => m0_fu_384,
        ce => ap_const_logic_1,
        dout => grp_fu_3344_p2);

    resize_accel_mux_Gfk_U153 : component resize_accel_mux_Gfk
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 33,
        dout_WIDTH => 16)
    port map (
        din0 => Hreq_0_q0,
        din1 => Hreq_1_q0,
        din2 => Hreq_2_q0,
        din3 => Hreq_3_q0,
        din4 => Hreq_4_q0,
        din5 => Hreq_5_q0,
        din6 => Hreq_6_q0,
        din7 => Hreq_7_q0,
        din8 => index_offset_fu_4152_p9,
        dout => index_offset_fu_4152_p10);

    resize_accel_mux_Hfu_U154 : component resize_accel_mux_Hfu
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 13,
        dout_WIDTH => 16)
    port map (
        din0 => Hreq_0_q1,
        din1 => Hreq_1_q1,
        din2 => Hreq_2_q1,
        din3 => Hreq_3_q1,
        din4 => Hreq_4_q1,
        din5 => Hreq_5_q1,
        din6 => Hreq_6_q1,
        din7 => Hreq_7_q1,
        din8 => tmp_13_fu_4186_p9,
        dout => tmp_13_fu_4186_p10);

    resize_accel_sremIfE_U155 : component resize_accel_sremIfE
    generic map (
        ID => 1,
        NUM_STAGE => 36,
        din0_WIDTH => 32,
        din1_WIDTH => 10,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4814_p0,
        din1 => grp_fu_4814_p1,
        ce => grp_fu_4814_ce,
        dout => grp_fu_4814_p2);

    resize_accel_sdivFfa_U156 : component resize_accel_sdivFfa
    generic map (
        ID => 1,
        NUM_STAGE => 36,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        start => grp_fu_5028_ap_start,
        done => grp_fu_5028_ap_done,
        din0 => m4_fu_400,
        din1 => m0_load_reg_5959,
        ce => ap_const_logic_1,
        dout => grp_fu_5028_p2);

    resize_accel_sdivFfa_U157 : component resize_accel_sdivFfa
    generic map (
        ID => 1,
        NUM_STAGE => 36,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        start => grp_fu_5033_ap_start,
        done => grp_fu_5033_ap_done,
        din0 => m5_fu_404,
        din1 => m0_load_reg_5959,
        ce => ap_const_logic_1,
        dout => grp_fu_5033_p2);

    resize_accel_sdivFfa_U158 : component resize_accel_sdivFfa
    generic map (
        ID => 1,
        NUM_STAGE => 36,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        start => grp_fu_5038_ap_start,
        done => grp_fu_5038_ap_done,
        din0 => m3_fu_396,
        din1 => m0_load_reg_5959,
        ce => ap_const_logic_1,
        dout => grp_fu_5038_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state26) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state25) and (exitcond4_fu_3242_p2 = ap_const_lv1_0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state26) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state26);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state25) and (exitcond4_fu_3242_p2 = ap_const_lv1_0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (exitcond_reg_6075 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage1_subdone))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_subdone))) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter10 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_subdone))) then 
                    ap_enable_reg_pp1_iter10 <= ap_enable_reg_pp1_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter11 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_subdone))) then 
                    ap_enable_reg_pp1_iter11 <= ap_enable_reg_pp1_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter12 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_subdone))) then 
                    ap_enable_reg_pp1_iter12 <= ap_enable_reg_pp1_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter13 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_subdone))) then 
                    ap_enable_reg_pp1_iter13 <= ap_enable_reg_pp1_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter14 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_subdone))) then 
                    ap_enable_reg_pp1_iter14 <= ap_enable_reg_pp1_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter15 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_subdone))) then 
                    ap_enable_reg_pp1_iter15 <= ap_enable_reg_pp1_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter16 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_subdone))) then 
                    ap_enable_reg_pp1_iter16 <= ap_enable_reg_pp1_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter17 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_subdone))) then 
                    ap_enable_reg_pp1_iter17 <= ap_enable_reg_pp1_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter18 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_subdone))) then 
                    ap_enable_reg_pp1_iter18 <= ap_enable_reg_pp1_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter19 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_subdone))) then 
                    ap_enable_reg_pp1_iter19 <= ap_enable_reg_pp1_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_subdone))) then
                    if ((ap_const_logic_1 = ap_condition_pp1_exit_iter1_state35)) then 
                        ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter0;
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter20 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_subdone))) then 
                    ap_enable_reg_pp1_iter20 <= ap_enable_reg_pp1_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter21 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_subdone))) then 
                    ap_enable_reg_pp1_iter21 <= ap_enable_reg_pp1_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter22 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_subdone))) then 
                    ap_enable_reg_pp1_iter22 <= ap_enable_reg_pp1_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter23 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_subdone))) then 
                    ap_enable_reg_pp1_iter23 <= ap_enable_reg_pp1_iter22;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
                    ap_enable_reg_pp1_iter23 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_subdone))) then 
                    ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_subdone))) then 
                    ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter5 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_subdone))) then 
                    ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter6 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_subdone))) then 
                    ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter7 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_subdone))) then 
                    ap_enable_reg_pp1_iter7 <= ap_enable_reg_pp1_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter8 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_subdone))) then 
                    ap_enable_reg_pp1_iter8 <= ap_enable_reg_pp1_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter9 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_subdone))) then 
                    ap_enable_reg_pp1_iter9 <= ap_enable_reg_pp1_iter8;
                end if; 
            end if;
        end if;
    end process;


    ap_return_0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_0_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
                    ap_return_0_preg <= xc_out_write_assign_reg_1749;
                end if; 
            end if;
        end if;
    end process;


    ap_return_1_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_1_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
                    ap_return_1_preg <= yc_out_write_assign_reg_1738;
                end if; 
            end if;
        end if;
    end process;


    ap_return_2_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_2_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
                    ap_return_2_preg <= anglexcomp_write_ass_reg_1771;
                end if; 
            end if;
        end if;
    end process;


    ap_return_3_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_3_preg(1) <= '0';
                ap_return_3_preg(2) <= '0';
                ap_return_3_preg(3) <= '0';
                ap_return_3_preg(4) <= '0';
                ap_return_3_preg(5) <= '0';
                ap_return_3_preg(6) <= '0';
                ap_return_3_preg(7) <= '0';
                ap_return_3_preg(8) <= '0';
                ap_return_3_preg(9) <= '0';
                ap_return_3_preg(10) <= '0';
                ap_return_3_preg(11) <= '0';
                ap_return_3_preg(12) <= '0';
                ap_return_3_preg(13) <= '0';
                ap_return_3_preg(14) <= '0';
                ap_return_3_preg(15) <= '0';
                ap_return_3_preg(16) <= '0';
                ap_return_3_preg(17) <= '0';
                ap_return_3_preg(18) <= '0';
                ap_return_3_preg(19) <= '0';
                ap_return_3_preg(20) <= '0';
                ap_return_3_preg(21) <= '0';
                ap_return_3_preg(22) <= '0';
                ap_return_3_preg(23) <= '0';
                ap_return_3_preg(24) <= '0';
                ap_return_3_preg(25) <= '0';
                ap_return_3_preg(26) <= '0';
                ap_return_3_preg(27) <= '0';
                ap_return_3_preg(28) <= '0';
                ap_return_3_preg(29) <= '0';
                ap_return_3_preg(30) <= '0';
                ap_return_3_preg(31) <= '0';
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
                                        ap_return_3_preg(31 downto 1) <= angleycomp_write_ass_reg_1760(31 downto 1);
                end if; 
            end if;
        end if;
    end process;


    grp_CoreProcessDownArea_fu_1808_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_CoreProcessDownArea_fu_1808_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_predicate_op1123_call_state38_state37 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
                    grp_CoreProcessDownArea_fu_1808_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_CoreProcessDownArea_fu_1808_ap_ready = ap_const_logic_1)) then 
                    grp_CoreProcessDownArea_fu_1808_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Inverse_fu_1782_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Inverse_fu_1782_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    grp_Inverse_fu_1782_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Inverse_fu_1782_ap_ready = ap_const_logic_1)) then 
                    grp_Inverse_fu_1782_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    N_1_reg_1439_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
                N_1_reg_1439 <= N_3_reg_5376;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (exitcond5_fu_2458_p2 = ap_const_lv1_1))) then 
                N_1_reg_1439 <= N_reg_1333;
            end if; 
        end if;
    end process;

    anglexcomp_write_ass_reg_1771_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state29) and (exitcond1_fu_3309_p2 = ap_const_lv1_1) and (tmp_71_fu_3332_p2 = ap_const_lv1_0))) then 
                anglexcomp_write_ass_reg_1771 <= ap_const_lv32_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state118)) then 
                anglexcomp_write_ass_reg_1771 <= tmp_96_fu_5075_p2;
            end if; 
        end if;
    end process;

    angleycomp_write_ass_reg_1760_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state29) and (exitcond1_fu_3309_p2 = ap_const_lv1_1) and (tmp_71_fu_3332_p2 = ap_const_lv1_0))) then 
                angleycomp_write_ass_reg_1760(1) <= '0';
                angleycomp_write_ass_reg_1760(2) <= '0';
                angleycomp_write_ass_reg_1760(3) <= '0';
                angleycomp_write_ass_reg_1760(4) <= '0';
                angleycomp_write_ass_reg_1760(5) <= '0';
                angleycomp_write_ass_reg_1760(6) <= '0';
                angleycomp_write_ass_reg_1760(7) <= '0';
                angleycomp_write_ass_reg_1760(8) <= '0';
                angleycomp_write_ass_reg_1760(9) <= '0';
                angleycomp_write_ass_reg_1760(10) <= '0';
                angleycomp_write_ass_reg_1760(11) <= '0';
                angleycomp_write_ass_reg_1760(12) <= '0';
                angleycomp_write_ass_reg_1760(13) <= '0';
                angleycomp_write_ass_reg_1760(14) <= '0';
                angleycomp_write_ass_reg_1760(15) <= '0';
                angleycomp_write_ass_reg_1760(16) <= '0';
                angleycomp_write_ass_reg_1760(17) <= '0';
                angleycomp_write_ass_reg_1760(18) <= '0';
                angleycomp_write_ass_reg_1760(19) <= '0';
                angleycomp_write_ass_reg_1760(20) <= '0';
                angleycomp_write_ass_reg_1760(21) <= '0';
                angleycomp_write_ass_reg_1760(22) <= '0';
                angleycomp_write_ass_reg_1760(23) <= '0';
                angleycomp_write_ass_reg_1760(24) <= '0';
                angleycomp_write_ass_reg_1760(25) <= '0';
                angleycomp_write_ass_reg_1760(26) <= '0';
                angleycomp_write_ass_reg_1760(27) <= '0';
                angleycomp_write_ass_reg_1760(28) <= '0';
                angleycomp_write_ass_reg_1760(29) <= '0';
                angleycomp_write_ass_reg_1760(30) <= '0';
                angleycomp_write_ass_reg_1760(31) <= '0';
            elsif ((ap_const_logic_1 = ap_CS_fsm_state118)) then 
                                angleycomp_write_ass_reg_1760(31 downto 1) <= tmp_110_fu_5060_p2(31 downto 1);
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter1_D0_4_V_reg_1700_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (grp_fu_2030_p2 = ap_const_lv1_0) and (not_s_reg_6045 = ap_const_lv1_0) and (exitcond_reg_6075 = ap_const_lv1_0))) then 
                ap_phi_reg_pp1_iter1_D0_4_V_reg_1700 <= buf_read_area_win_V_s_fu_3610_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (not_s_reg_6045 = ap_const_lv1_1) and (exitcond_reg_6075 = ap_const_lv1_0))) then 
                ap_phi_reg_pp1_iter1_D0_4_V_reg_1700 <= buf_read_area_win_0_4_fu_3844_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
                ap_phi_reg_pp1_iter1_D0_4_V_reg_1700 <= ap_phi_reg_pp1_iter0_D0_4_V_reg_1700;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter1_D1_4_V_reg_1689_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (grp_fu_2030_p2 = ap_const_lv1_0) and (not_s_reg_6045 = ap_const_lv1_0) and (exitcond_reg_6075 = ap_const_lv1_0))) then 
                ap_phi_reg_pp1_iter1_D1_4_V_reg_1689 <= buf_read_area_win_1_3_fu_3618_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (not_s_reg_6045 = ap_const_lv1_1) and (exitcond_reg_6075 = ap_const_lv1_0))) then 
                ap_phi_reg_pp1_iter1_D1_4_V_reg_1689 <= buf_read_area_win_1_4_fu_3851_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
                ap_phi_reg_pp1_iter1_D1_4_V_reg_1689 <= ap_phi_reg_pp1_iter0_D1_4_V_reg_1689;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter1_D2_4_V_reg_1678_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (grp_fu_2030_p2 = ap_const_lv1_0) and (not_s_reg_6045 = ap_const_lv1_0) and (exitcond_reg_6075 = ap_const_lv1_0))) then 
                ap_phi_reg_pp1_iter1_D2_4_V_reg_1678 <= buf_read_area_win_V_1_fu_3626_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (not_s_reg_6045 = ap_const_lv1_1) and (exitcond_reg_6075 = ap_const_lv1_0))) then 
                ap_phi_reg_pp1_iter1_D2_4_V_reg_1678 <= buf_read_area_win_2_4_fu_3858_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
                ap_phi_reg_pp1_iter1_D2_4_V_reg_1678 <= ap_phi_reg_pp1_iter0_D2_4_V_reg_1678;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter1_D3_4_V_reg_1667_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (grp_fu_2030_p2 = ap_const_lv1_0) and (not_s_reg_6045 = ap_const_lv1_0) and (exitcond_reg_6075 = ap_const_lv1_0))) then 
                ap_phi_reg_pp1_iter1_D3_4_V_reg_1667 <= buf_read_area_win_3_3_fu_3634_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (not_s_reg_6045 = ap_const_lv1_1) and (exitcond_reg_6075 = ap_const_lv1_0))) then 
                ap_phi_reg_pp1_iter1_D3_4_V_reg_1667 <= buf_read_area_win_3_4_fu_3865_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
                ap_phi_reg_pp1_iter1_D3_4_V_reg_1667 <= ap_phi_reg_pp1_iter0_D3_4_V_reg_1667;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter1_buf_read_area_win_4_7_reg_1711_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (grp_fu_2030_p2 = ap_const_lv1_0) and (not_s_reg_6045 = ap_const_lv1_0) and (exitcond_reg_6075 = ap_const_lv1_0))) then 
                ap_phi_reg_pp1_iter1_buf_read_area_win_4_7_reg_1711 <= ap_const_lv24_0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (not_s_reg_6045 = ap_const_lv1_1) and (exitcond_reg_6075 = ap_const_lv1_0))) then 
                ap_phi_reg_pp1_iter1_buf_read_area_win_4_7_reg_1711 <= storemerge_fu_3872_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
                ap_phi_reg_pp1_iter1_buf_read_area_win_4_7_reg_1711 <= ap_phi_reg_pp1_iter0_buf_read_area_win_4_7_reg_1711;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter1_p_01080_2_reg_1652_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_783)) then
                if (((or_cond_fu_3662_p2 = ap_const_lv1_0) and (exitcond_reg_6075 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp1_iter1_p_01080_2_reg_1652 <= tmp_97_reg_1641;
                elsif ((ap_const_boolean_1 = ap_condition_875)) then 
                    ap_phi_reg_pp1_iter1_p_01080_2_reg_1652 <= out_i_V_fu_3793_p2;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp1_iter1_p_01080_2_reg_1652 <= ap_phi_reg_pp1_iter0_p_01080_2_reg_1652;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter5_tmp_V_3_reg_1725_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter5 = ap_const_logic_1) and (tmp_107_reg_6236_pp1_iter4_reg = ap_const_lv1_1) and (or_cond_reg_6232_pp1_iter4_reg = ap_const_lv1_1) and (tmp_115_fu_4808_p2 = ap_const_lv1_1) and (exitcond_reg_6075_pp1_iter4_reg = ap_const_lv1_0))) then 
                ap_phi_reg_pp1_iter5_tmp_V_3_reg_1725 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter5 = ap_const_logic_1) and (tmp_107_reg_6236_pp1_iter4_reg = ap_const_lv1_1) and (or_cond_reg_6232_pp1_iter4_reg = ap_const_lv1_1) and (exitcond_reg_6075_pp1_iter4_reg = ap_const_lv1_0) and (tmp_115_fu_4808_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp1_iter5_tmp_V_3_reg_1725 <= ap_const_lv1_1;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp1_iter5_tmp_V_3_reg_1725 <= ap_phi_reg_pp1_iter4_tmp_V_3_reg_1725;
            end if; 
        end if;
    end process;

    count_1_reg_1392_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (tmp_17_fu_2638_p2 = ap_const_lv1_0))) then 
                count_1_reg_1392 <= count_reg_1357;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (tmp_17_reg_5214 = ap_const_lv1_1))) then 
                count_1_reg_1392 <= tmp_20_fu_2663_p2;
            end if; 
        end if;
    end process;

    count_3_reg_1420_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state9) and (tmp_60_fu_2772_p2 = ap_const_lv1_0) and (tmp_46_fu_2743_p2 = ap_const_lv1_0))) then 
                count_3_reg_1420 <= count_2_reg_5248;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                count_3_reg_1420 <= count_7_fu_2824_p2;
            end if; 
        end if;
    end process;

    count_4_reg_1495_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state17) and (tmp_45_fu_3040_p2 = ap_const_lv1_0))) then 
                count_4_reg_1495 <= ap_const_lv1_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state19) and (tmp_45_reg_5457 = ap_const_lv1_1))) then 
                count_4_reg_1495 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    count_6_reg_1538_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state21) and (tmp_69_fu_3169_p2 = ap_const_lv1_0) and (tmp_61_fu_3139_p2 = ap_const_lv1_0))) then 
                count_6_reg_1538 <= count_5_reg_5488;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
                count_6_reg_1538 <= count_8_fu_3226_p2;
            end if; 
        end if;
    end process;

    count_reg_1357_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                count_reg_1357 <= count_3_reg_1420;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                count_reg_1357 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    countpx_fu_380_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter5 = ap_const_logic_1) and (tmp_107_reg_6236_pp1_iter4_reg = ap_const_lv1_1) and (or_cond_reg_6232_pp1_iter4_reg = ap_const_lv1_1) and (exitcond_reg_6075_pp1_iter4_reg = ap_const_lv1_0))) then 
                countpx_fu_380 <= countpx_1_fu_4774_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state25) and (exitcond4_fu_3242_p2 = ap_const_lv1_1))) then 
                countpx_fu_380 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    i_op_assign_reg_1617_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state25) and (exitcond4_fu_3242_p2 = ap_const_lv1_1))) then 
                i_op_assign_reg_1617 <= ap_const_lv16_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                i_op_assign_reg_1617 <= weight_index_1_fu_5008_p3;
            end if; 
        end if;
    end process;

    m0_fu_384_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter23 = ap_const_logic_1) and (tmp_107_reg_6236_pp1_iter22_reg = ap_const_lv1_1) and (or_cond_reg_6232_pp1_iter22_reg = ap_const_lv1_1) and (exitcond_reg_6075_pp1_iter23_reg = ap_const_lv1_0) and (tmp_115_reg_6725_pp1_iter23_reg = ap_const_lv1_0))) then 
                m0_fu_384 <= m0_1_fu_4948_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state25) and (exitcond4_fu_3242_p2 = ap_const_lv1_1))) then 
                m0_fu_384 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    m1_fu_388_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter23 = ap_const_logic_1) and (tmp_107_reg_6236_pp1_iter22_reg = ap_const_lv1_1) and (or_cond_reg_6232_pp1_iter22_reg = ap_const_lv1_1) and (exitcond_reg_6075_pp1_iter22_reg = ap_const_lv1_0) and (tmp_115_reg_6725_pp1_iter22_reg = ap_const_lv1_0))) then 
                m1_fu_388 <= m1_1_fu_4910_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state25) and (exitcond4_fu_3242_p2 = ap_const_lv1_1))) then 
                m1_fu_388 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    m2_fu_392_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter23 = ap_const_logic_1) and (tmp_107_reg_6236_pp1_iter22_reg = ap_const_lv1_1) and (or_cond_reg_6232_pp1_iter22_reg = ap_const_lv1_1) and (exitcond_reg_6075_pp1_iter22_reg = ap_const_lv1_0) and (tmp_115_reg_6725_pp1_iter22_reg = ap_const_lv1_0))) then 
                m2_fu_392 <= m2_1_fu_4915_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state25) and (exitcond4_fu_3242_p2 = ap_const_lv1_1))) then 
                m2_fu_392 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    m3_fu_396_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter23 = ap_const_logic_1) and (tmp_107_reg_6236_pp1_iter22_reg = ap_const_lv1_1) and (or_cond_reg_6232_pp1_iter22_reg = ap_const_lv1_1) and (exitcond_reg_6075_pp1_iter23_reg = ap_const_lv1_0) and (tmp_115_reg_6725_pp1_iter23_reg = ap_const_lv1_0))) then 
                m3_fu_396 <= m3_1_fu_4954_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state25) and (exitcond4_fu_3242_p2 = ap_const_lv1_1))) then 
                m3_fu_396 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    m4_fu_400_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter23 = ap_const_logic_1) and (tmp_107_reg_6236_pp1_iter22_reg = ap_const_lv1_1) and (or_cond_reg_6232_pp1_iter22_reg = ap_const_lv1_1) and (exitcond_reg_6075_pp1_iter22_reg = ap_const_lv1_0) and (tmp_115_reg_6725_pp1_iter22_reg = ap_const_lv1_0))) then 
                m4_fu_400 <= m4_1_fu_4924_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state25) and (exitcond4_fu_3242_p2 = ap_const_lv1_1))) then 
                m4_fu_400 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    m5_fu_404_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter23 = ap_const_logic_1) and (tmp_107_reg_6236_pp1_iter22_reg = ap_const_lv1_1) and (or_cond_reg_6232_pp1_iter22_reg = ap_const_lv1_1) and (exitcond_reg_6075_pp1_iter23_reg = ap_const_lv1_0) and (tmp_115_reg_6725_pp1_iter23_reg = ap_const_lv1_0))) then 
                m5_fu_404 <= m5_1_fu_4962_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state25) and (exitcond4_fu_3242_p2 = ap_const_lv1_1))) then 
                m5_fu_404 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    op2_assign_reg_1605_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state25) and (exitcond4_fu_3242_p2 = ap_const_lv1_1))) then 
                op2_assign_reg_1605 <= ap_const_lv16_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                op2_assign_reg_1605 <= p_s_25_fu_5021_p3;
            end if; 
        end if;
    end process;

    p_0834_5_reg_1474_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state17) and (tmp_45_fu_3040_p2 = ap_const_lv1_0))) then 
                p_0834_5_reg_1474 <= t_V_1_reg_1462;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state19) and (tmp_45_reg_5457 = ap_const_lv1_1))) then 
                p_0834_5_reg_1474 <= tmp_49_fu_3065_p2;
            end if; 
        end if;
    end process;

    p_0834_7_reg_1527_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state21) and (tmp_69_fu_3169_p2 = ap_const_lv1_0) and (tmp_61_fu_3139_p2 = ap_const_lv1_0))) then 
                p_0834_7_reg_1527 <= k_V_reg_5494;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
                p_0834_7_reg_1527 <= k_V_2_fu_3221_p2;
            end if; 
        end if;
    end process;

    p_2_reg_1581_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state25) and (exitcond4_fu_3242_p2 = ap_const_lv1_1))) then 
                p_2_reg_1581 <= ap_const_lv13_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                p_2_reg_1581 <= p_01080_3_fu_4994_p3;
            end if; 
        end if;
    end process;

    p_reg_1548_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state14) and (exitcond3_fu_2860_p2 = ap_const_lv1_1))) then 
                p_reg_1548 <= ap_const_lv3_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
                p_reg_1548 <= p_1_reg_5546;
            end if; 
        end if;
    end process;

    r_V_reg_1629_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (exitcond_reg_6075 = ap_const_lv1_0))) then 
                r_V_reg_1629 <= i_V_4_reg_6190;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
                r_V_reg_1629 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    start_index_1_reg_1485_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state17) and (tmp_45_fu_3040_p2 = ap_const_lv1_0))) then 
                start_index_1_reg_1485 <= offset_temp0_2_cast_fu_3007_p1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state19) and (tmp_45_reg_5457 = ap_const_lv1_1))) then 
                start_index_1_reg_1485 <= tmp_50_fu_3071_p2;
            end if; 
        end if;
    end process;

    start_index_reg_1382_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (tmp_17_fu_2638_p2 = ap_const_lv1_0))) then 
                start_index_reg_1382 <= i_V_fu_2605_p1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (tmp_17_reg_5214 = ap_const_lv1_1))) then 
                start_index_reg_1382 <= tmp_21_fu_2669_p2;
            end if; 
        end if;
    end process;

    t_V_1_reg_1462_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
                t_V_1_reg_1462 <= p_0834_7_reg_1527;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (exitcond5_fu_2458_p2 = ap_const_lv1_1))) then 
                t_V_1_reg_1462 <= ap_const_lv13_0;
            end if; 
        end if;
    end process;

    t_V_2_reg_1345_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                t_V_2_reg_1345 <= x_V_reg_5107;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                t_V_2_reg_1345 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    t_V_3_reg_1517_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state21) and (tmp_61_fu_3139_p2 = ap_const_lv1_1))) then 
                t_V_3_reg_1517 <= k_V_1_fu_3149_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
                t_V_3_reg_1517 <= p_0834_5_reg_1474;
            end if; 
        end if;
    end process;

    t_V_4_reg_1508_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state21) and (tmp_61_fu_3139_p2 = ap_const_lv1_1))) then 
                t_V_4_reg_1508 <= i_V_3_fu_3155_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
                t_V_4_reg_1508 <= i_V_2_fu_3090_p1;
            end if; 
        end if;
    end process;

    t_V_5_reg_1450_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
                t_V_5_reg_1450 <= x_V_1_reg_5346;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (exitcond5_fu_2458_p2 = ap_const_lv1_1))) then 
                t_V_5_reg_1450 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    t_V_6_reg_1559_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state25) and (exitcond4_fu_3242_p2 = ap_const_lv1_0))) then 
                t_V_6_reg_1559 <= ap_const_lv10_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond2_fu_3289_p2 = ap_const_lv1_0))) then 
                t_V_6_reg_1559 <= x_V_2_fu_3295_p2;
            end if; 
        end if;
    end process;

    t_V_7_reg_1593_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state25) and (exitcond4_fu_3242_p2 = ap_const_lv1_1))) then 
                t_V_7_reg_1593 <= ap_const_lv13_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                t_V_7_reg_1593 <= out_j_V_1_fu_5001_p3;
            end if; 
        end if;
    end process;

    t_V_8_reg_1570_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state25) and (exitcond4_fu_3242_p2 = ap_const_lv1_1))) then 
                t_V_8_reg_1570 <= ap_const_lv9_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                t_V_8_reg_1570 <= j_V_reg_5944;
            end if; 
        end if;
    end process;

    t_V_reg_1402_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state9) and (tmp_46_fu_2743_p2 = ap_const_lv1_1))) then 
                t_V_reg_1402 <= i_V_1_fu_2758_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                t_V_reg_1402 <= i_V_reg_5197;
            end if; 
        end if;
    end process;

    tmp_97_reg_1641_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (exitcond_reg_6075 = ap_const_lv1_0))) then 
                tmp_97_reg_1641 <= ap_phi_mux_p_01080_2_phi_fu_1656_p6;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
                tmp_97_reg_1641 <= p_2_reg_1581;
            end if; 
        end if;
    end process;

    tmp_V_fu_424_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_821)) then
                if (((tmp_101_reg_6138 = ap_const_lv1_1) and (brmerge_reg_6104 = ap_const_lv1_1))) then 
                    tmp_V_fu_424 <= lbuf_in_5_V_q0;
                elsif ((brmerge_reg_6104 = ap_const_lv1_0)) then 
                    tmp_V_fu_424 <= stream_in_V_V_dout;
                end if;
            end if; 
        end if;
    end process;

    wind_1_reg_1411_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state9) and (tmp_46_fu_2743_p2 = ap_const_lv1_1))) then 
                wind_1_reg_1411 <= tmp_70_fu_2752_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                wind_1_reg_1411 <= wind_cast_fu_2718_p1;
            end if; 
        end if;
    end process;

    wind_reg_1369_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (tmp_17_fu_2638_p2 = ap_const_lv1_0))) then 
                wind_reg_1369 <= ap_const_lv1_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (tmp_17_reg_5214 = ap_const_lv1_1))) then 
                wind_reg_1369 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    xc_out_write_assign_reg_1749_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state29) and (exitcond1_fu_3309_p2 = ap_const_lv1_1) and (tmp_71_fu_3332_p2 = ap_const_lv1_0))) then 
                xc_out_write_assign_reg_1749 <= ap_const_lv32_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state118)) then 
                xc_out_write_assign_reg_1749 <= centercol_reg_6815;
            end if; 
        end if;
    end process;

    yc_out_write_assign_reg_1738_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state29) and (exitcond1_fu_3309_p2 = ap_const_lv1_1) and (tmp_71_fu_3332_p2 = ap_const_lv1_0))) then 
                yc_out_write_assign_reg_1738 <= ap_const_lv32_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state118)) then 
                yc_out_write_assign_reg_1738 <= centerrow_reg_6823;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (exitcond_reg_6075_pp1_iter1_reg = ap_const_lv1_0))) then
                D0_0_V_fu_552 <= buf_read_area_win_0_2_fu_548;
                D1_0_V_fu_536 <= buf_read_area_win_1_1_fu_532;
                buf_read_area_win_0_1_fu_544 <= buf_read_area_win_0_fu_540;
                buf_read_area_win_0_2_fu_548 <= buf_read_area_win_0_1_fu_544;
                buf_read_area_win_0_fu_540 <= ap_phi_mux_D0_4_V_phi_fu_1703_p6;
                buf_read_area_win_1_1_fu_532 <= buf_read_area_win_1_fu_528;
                buf_read_area_win_1_2_fu_556 <= ap_phi_mux_D1_4_V_phi_fu_1692_p6;
                buf_read_area_win_1_fu_528 <= D1_3_V_reg_6370;
                buf_read_area_win_2_2_fu_572 <= ap_phi_mux_D2_4_V_phi_fu_1681_p6;
                buf_read_area_win_3_2_fu_588 <= ap_phi_mux_D3_4_V_phi_fu_1670_p6;
                buf_read_area_win_4_3_fu_604 <= ap_phi_mux_buf_read_area_win_4_7_phi_fu_1715_p6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                D1_3_V_reg_6370 <= buf_read_area_win_1_2_fu_556;
                D2_3_V_reg_6376 <= buf_read_area_win_2_2_fu_572;
                D3_3_V_reg_6381 <= buf_read_area_win_3_2_fu_588;
                buf_read_area_win_4_6_reg_6386 <= buf_read_area_win_4_3_fu_604;
                countpx_1_reg_6718_pp1_iter10_reg <= countpx_1_reg_6718_pp1_iter9_reg;
                countpx_1_reg_6718_pp1_iter11_reg <= countpx_1_reg_6718_pp1_iter10_reg;
                countpx_1_reg_6718_pp1_iter12_reg <= countpx_1_reg_6718_pp1_iter11_reg;
                countpx_1_reg_6718_pp1_iter13_reg <= countpx_1_reg_6718_pp1_iter12_reg;
                countpx_1_reg_6718_pp1_iter14_reg <= countpx_1_reg_6718_pp1_iter13_reg;
                countpx_1_reg_6718_pp1_iter15_reg <= countpx_1_reg_6718_pp1_iter14_reg;
                countpx_1_reg_6718_pp1_iter16_reg <= countpx_1_reg_6718_pp1_iter15_reg;
                countpx_1_reg_6718_pp1_iter17_reg <= countpx_1_reg_6718_pp1_iter16_reg;
                countpx_1_reg_6718_pp1_iter18_reg <= countpx_1_reg_6718_pp1_iter17_reg;
                countpx_1_reg_6718_pp1_iter19_reg <= countpx_1_reg_6718_pp1_iter18_reg;
                countpx_1_reg_6718_pp1_iter20_reg <= countpx_1_reg_6718_pp1_iter19_reg;
                countpx_1_reg_6718_pp1_iter21_reg <= countpx_1_reg_6718_pp1_iter20_reg;
                countpx_1_reg_6718_pp1_iter6_reg <= countpx_1_reg_6718;
                countpx_1_reg_6718_pp1_iter7_reg <= countpx_1_reg_6718_pp1_iter6_reg;
                countpx_1_reg_6718_pp1_iter8_reg <= countpx_1_reg_6718_pp1_iter7_reg;
                countpx_1_reg_6718_pp1_iter9_reg <= countpx_1_reg_6718_pp1_iter8_reg;
                exitcond_reg_6075 <= exitcond_fu_3557_p2;
                exitcond_reg_6075_pp1_iter10_reg <= exitcond_reg_6075_pp1_iter9_reg;
                exitcond_reg_6075_pp1_iter11_reg <= exitcond_reg_6075_pp1_iter10_reg;
                exitcond_reg_6075_pp1_iter12_reg <= exitcond_reg_6075_pp1_iter11_reg;
                exitcond_reg_6075_pp1_iter13_reg <= exitcond_reg_6075_pp1_iter12_reg;
                exitcond_reg_6075_pp1_iter14_reg <= exitcond_reg_6075_pp1_iter13_reg;
                exitcond_reg_6075_pp1_iter15_reg <= exitcond_reg_6075_pp1_iter14_reg;
                exitcond_reg_6075_pp1_iter16_reg <= exitcond_reg_6075_pp1_iter15_reg;
                exitcond_reg_6075_pp1_iter17_reg <= exitcond_reg_6075_pp1_iter16_reg;
                exitcond_reg_6075_pp1_iter18_reg <= exitcond_reg_6075_pp1_iter17_reg;
                exitcond_reg_6075_pp1_iter19_reg <= exitcond_reg_6075_pp1_iter18_reg;
                exitcond_reg_6075_pp1_iter1_reg <= exitcond_reg_6075;
                exitcond_reg_6075_pp1_iter20_reg <= exitcond_reg_6075_pp1_iter19_reg;
                exitcond_reg_6075_pp1_iter21_reg <= exitcond_reg_6075_pp1_iter20_reg;
                exitcond_reg_6075_pp1_iter22_reg <= exitcond_reg_6075_pp1_iter21_reg;
                exitcond_reg_6075_pp1_iter23_reg <= exitcond_reg_6075_pp1_iter22_reg;
                exitcond_reg_6075_pp1_iter2_reg <= exitcond_reg_6075_pp1_iter1_reg;
                exitcond_reg_6075_pp1_iter3_reg <= exitcond_reg_6075_pp1_iter2_reg;
                exitcond_reg_6075_pp1_iter4_reg <= exitcond_reg_6075_pp1_iter3_reg;
                exitcond_reg_6075_pp1_iter5_reg <= exitcond_reg_6075_pp1_iter4_reg;
                exitcond_reg_6075_pp1_iter6_reg <= exitcond_reg_6075_pp1_iter5_reg;
                exitcond_reg_6075_pp1_iter7_reg <= exitcond_reg_6075_pp1_iter6_reg;
                exitcond_reg_6075_pp1_iter8_reg <= exitcond_reg_6075_pp1_iter7_reg;
                exitcond_reg_6075_pp1_iter9_reg <= exitcond_reg_6075_pp1_iter8_reg;
                    tmp_105_reg_6176_pp1_iter1_reg(12 downto 0) <= tmp_105_reg_6176(12 downto 0);
                tmp_115_reg_6725_pp1_iter10_reg <= tmp_115_reg_6725_pp1_iter9_reg;
                tmp_115_reg_6725_pp1_iter11_reg <= tmp_115_reg_6725_pp1_iter10_reg;
                tmp_115_reg_6725_pp1_iter12_reg <= tmp_115_reg_6725_pp1_iter11_reg;
                tmp_115_reg_6725_pp1_iter13_reg <= tmp_115_reg_6725_pp1_iter12_reg;
                tmp_115_reg_6725_pp1_iter14_reg <= tmp_115_reg_6725_pp1_iter13_reg;
                tmp_115_reg_6725_pp1_iter15_reg <= tmp_115_reg_6725_pp1_iter14_reg;
                tmp_115_reg_6725_pp1_iter16_reg <= tmp_115_reg_6725_pp1_iter15_reg;
                tmp_115_reg_6725_pp1_iter17_reg <= tmp_115_reg_6725_pp1_iter16_reg;
                tmp_115_reg_6725_pp1_iter18_reg <= tmp_115_reg_6725_pp1_iter17_reg;
                tmp_115_reg_6725_pp1_iter19_reg <= tmp_115_reg_6725_pp1_iter18_reg;
                tmp_115_reg_6725_pp1_iter20_reg <= tmp_115_reg_6725_pp1_iter19_reg;
                tmp_115_reg_6725_pp1_iter21_reg <= tmp_115_reg_6725_pp1_iter20_reg;
                tmp_115_reg_6725_pp1_iter22_reg <= tmp_115_reg_6725_pp1_iter21_reg;
                tmp_115_reg_6725_pp1_iter23_reg <= tmp_115_reg_6725_pp1_iter22_reg;
                tmp_115_reg_6725_pp1_iter6_reg <= tmp_115_reg_6725;
                tmp_115_reg_6725_pp1_iter7_reg <= tmp_115_reg_6725_pp1_iter6_reg;
                tmp_115_reg_6725_pp1_iter8_reg <= tmp_115_reg_6725_pp1_iter7_reg;
                tmp_115_reg_6725_pp1_iter9_reg <= tmp_115_reg_6725_pp1_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (exitcond_reg_6075 = ap_const_lv1_0))) then
                D2_0_V_fu_560 <= buf_read_area_win_2_fu_564;
                D3_0_V_fu_576 <= buf_read_area_win_3_fu_580;
                buf_read_area_win_2_1_fu_568 <= buf_read_area_win_2_2_fu_572;
                buf_read_area_win_2_fu_564 <= buf_read_area_win_2_1_fu_568;
                buf_read_area_win_3_1_fu_584 <= buf_read_area_win_3_2_fu_588;
                buf_read_area_win_3_fu_580 <= buf_read_area_win_3_1_fu_584;
                buf_read_area_win_4_1_fu_596 <= buf_read_area_win_4_2_fu_600;
                buf_read_area_win_4_2_fu_600 <= buf_read_area_win_4_3_fu_604;
                buf_read_area_win_4_fu_592 <= buf_read_area_win_4_1_fu_596;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (tmp_107_reg_6236 = ap_const_lv1_1) and (or_cond_reg_6232 = ap_const_lv1_1) and (exitcond_reg_6075 = ap_const_lv1_0))) then
                D4_2_V_reg_6426 <= D4_2_V_fu_4105_p3;
                buf_read_area_win_V_13_reg_6421 <= buf_read_area_win_V_13_fu_4098_p3;
                index_offset_0_i_reg_6456 <= index_offset_0_i_fu_4174_p3;
                line2_i_0_ret2_reg_6431 <= call_ret14_xfExtractPixels_fu_1993_ap_return_0;
                line2_i_1_ret2_reg_6436 <= call_ret14_xfExtractPixels_fu_1993_ap_return_1;
                line2_i_2_ret2_reg_6441 <= call_ret14_xfExtractPixels_fu_1993_ap_return_2;
                line2_i_3_ret2_reg_6446 <= call_ret14_xfExtractPixels_fu_1993_ap_return_3;
                line2_i_4_ret2_reg_6451 <= call_ret14_xfExtractPixels_fu_1993_ap_return_4;
                tmp_13_reg_6462 <= tmp_13_fu_4186_p10;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                    Hweight_0_addr_2_reg_5273(8 downto 0) <= tmp_28_fu_2734_p1(10 - 1 downto 0)(8 downto 0);
                    Hweight_1_addr_reg_5278(8 downto 0) <= tmp_28_fu_2734_p1(10 - 1 downto 0)(8 downto 0);
                    Hweight_2_addr_reg_5283(8 downto 0) <= tmp_28_fu_2734_p1(10 - 1 downto 0)(8 downto 0);
                    Hweight_3_addr_reg_5288(8 downto 0) <= tmp_28_fu_2734_p1(10 - 1 downto 0)(8 downto 0);
                    Hweight_4_addr_reg_5293(8 downto 0) <= tmp_28_fu_2734_p1(10 - 1 downto 0)(8 downto 0);
                count_2_reg_5248 <= count_2_fu_2722_p2;
                    tmp_26_reg_5254(0) <= tmp_26_fu_2727_p1(0);
                tmp_27_reg_5259 <= tmp_27_fu_2731_p1;
                    tmp_28_reg_5268(8 downto 0) <= tmp_28_fu_2734_p1(8 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_Inverse_fu_1782_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                N_2_reg_5137 <= grp_Inverse_fu_1782_ap_return_1;
                    Xtemp1_reg_5127(26 downto 17) <= Xtemp1_fu_2512_p2(26 downto 17);
                call_ret1_reg_5132_0 <= grp_Inverse_fu_1782_ap_return_0;
                    offset_temp1_reg_5154(10 downto 0) <= offset_temp1_fu_2549_p3(10 downto 0);
                tmp_12_reg_5163 <= tmp_12_fu_2557_p2;
                    tmp_5_reg_5143(9 downto 1) <= tmp_5_fu_2517_p3(9 downto 1);
                    tmp_6_cast_reg_5148(9 downto 1) <= tmp_6_cast_fu_2525_p1(9 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_Inverse_fu_1782_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                N_3_reg_5376 <= grp_Inverse_fu_1782_ap_return_1;
                    Ytemp1_reg_5366(25 downto 17) <= Ytemp1_fu_2914_p2(25 downto 17);
                call_ret_reg_5371_0 <= grp_Inverse_fu_1782_ap_return_0;
                    offset_temp1_1_reg_5393(9 downto 0) <= offset_temp1_1_fu_2951_p3(9 downto 0);
                    tmp_36_reg_5382(8 downto 1) <= tmp_36_fu_2919_p3(8 downto 1);
                    tmp_37_cast_reg_5387(8 downto 1) <= tmp_37_cast_fu_2927_p1(8 downto 1);
                tmp_41_reg_5402 <= tmp_41_fu_2959_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                N_reg_1333 <= N_2_reg_5137;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state31)) then
                Vweight_load_1_reg_6012 <= Vweight_q0;
                Vweight_load_2_reg_6017 <= Vweight_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state30)) then
                Vweight_load_reg_5987 <= Vweight_q0;
                    lhs_V_reg_5981(15 downto 0) <= lhs_V_fu_3350_p1(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (tmp_107_reg_6236_pp1_iter1_reg = ap_const_lv1_1) and (or_cond_reg_6232_pp1_iter1_reg = ap_const_lv1_1) and (exitcond_reg_6075_pp1_iter1_reg = ap_const_lv1_0))) then
                Wx_0_reg_6593 <= Wx_0_fu_4600_p3;
                Wx_1_reg_6623 <= Wx_1_fu_4641_p3;
                Wx_2_reg_6653 <= Wx_2_fu_4682_p3;
                Wx_3_reg_6683 <= Wx_3_fu_4723_p3;
                Wx_4_reg_6713 <= Wx_4_fu_4764_p3;
                data0_V_1_reg_6618 <= data0_V_1_fu_4635_p3;
                data0_V_2_reg_6648 <= data0_V_2_fu_4676_p3;
                data0_V_3_reg_6678 <= data0_V_3_fu_4717_p3;
                data0_V_4_reg_6708 <= data0_V_4_fu_4758_p3;
                data0_V_reg_6588 <= data0_V_fu_4594_p3;
                data1_V_1_reg_6613 <= data1_V_1_fu_4628_p3;
                data1_V_2_reg_6643 <= data1_V_2_fu_4669_p3;
                data1_V_3_reg_6673 <= data1_V_3_fu_4710_p3;
                data1_V_4_reg_6703 <= data1_V_4_fu_4751_p3;
                data1_V_reg_6583 <= data1_V_fu_4587_p3;
                data2_V_1_reg_6608 <= data2_V_1_fu_4621_p3;
                data2_V_2_reg_6638 <= data2_V_2_fu_4662_p3;
                data2_V_3_reg_6668 <= data2_V_3_fu_4703_p3;
                data2_V_4_reg_6698 <= data2_V_4_fu_4744_p3;
                data2_V_reg_6578 <= data2_V_fu_4580_p3;
                data3_V_1_reg_6603 <= data3_V_1_fu_4614_p3;
                data3_V_2_reg_6633 <= data3_V_2_fu_4655_p3;
                data3_V_3_reg_6663 <= data3_V_3_fu_4696_p3;
                data3_V_4_reg_6693 <= data3_V_4_fu_4737_p3;
                data3_V_reg_6573 <= data3_V_fu_4573_p3;
                data4_V_1_reg_6598 <= data4_V_1_fu_4607_p3;
                data4_V_2_reg_6628 <= data4_V_2_fu_4648_p3;
                data4_V_3_reg_6658 <= data4_V_3_fu_4689_p3;
                data4_V_4_reg_6688 <= data4_V_4_fu_4730_p3;
                data4_V_reg_6568 <= data4_V_fu_4566_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state32)) then
                Wy_0_reg_6050 <= Wy_0_fu_3476_p3;
                Wy_1_reg_6055 <= Wy_1_fu_3499_p3;
                Wy_2_reg_6060 <= Wy_2_fu_3512_p3;
                Wy_3_reg_6065 <= Wy_3_fu_3535_p3;
                Wy_4_reg_6070 <= Wy_4_fu_3549_p3;
                not_s_reg_6045 <= not_s_fu_3464_p2;
                p_s_reg_6037 <= p_s_fu_3458_p2;
                ylimit_reg_6032 <= Vreq_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (exitcond5_fu_2458_p2 = ap_const_lv1_0))) then
                    Xtemp0_cast1_cast_reg_5117(25 downto 17) <= Xtemp0_cast1_cast_fu_2478_p1(25 downto 17);
                    tmp_6_reg_5122(15 downto 13) <= tmp_6_fu_2504_p3(15 downto 13);
                    tmp_reg_5112(25 downto 17) <= tmp_fu_2470_p3(25 downto 17);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                    Xtemp1_cast_reg_5168(26 downto 17) <= Xtemp1_cast_fu_2566_p1(26 downto 17);
                    i_V_reg_5197(10 downto 0) <= i_V_fu_2605_p1(10 downto 0);
                inv_cellWidth_reg_5173 <= inv_cellWidth_fu_2585_p2;
                    offset_temp0_reg_5180(9 downto 1) <= offset_temp0_fu_2591_p1(9 downto 1);
                    offset_temp1_4_cast1_reg_5192(10 downto 0) <= offset_temp1_4_cast1_fu_2597_p1(10 downto 0);
                    offset_temp1_cast_reg_5185(10 downto 0) <= offset_temp1_cast_fu_2594_p1(10 downto 0);
                    offset_temp1_fixed_reg_5204(26 downto 16) <= offset_temp1_fixed_fu_2628_p1(26 downto 16);
                    tmp_16_reg_5209(31 downto 16) <= tmp_16_fu_2632_p2(31 downto 16);
                tmp_17_reg_5214 <= tmp_17_fu_2638_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state14) and (exitcond3_fu_2860_p2 = ap_const_lv1_0))) then
                    Ytemp0_cast6_cast_reg_5356(24 downto 17) <= Ytemp0_cast6_cast_fu_2880_p1(24 downto 17);
                    tmp_29_reg_5351(24 downto 17) <= tmp_29_fu_2872_p3(24 downto 17);
                    tmp_33_reg_5361(15 downto 13) <= tmp_33_fu_2906_p3(15 downto 13);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                    Ytemp1_cast_reg_5407(25 downto 17) <= Ytemp1_cast_fu_2968_p1(25 downto 17);
                inv_cellWidth_1_reg_5412 <= inv_cellWidth_1_fu_2987_p2;
                    offset_temp0_2_cast_reg_5441(9 downto 0) <= offset_temp0_2_cast_fu_3007_p1(9 downto 0);
                    offset_temp0_2_reg_5436(9 downto 0) <= offset_temp0_2_fu_3002_p3(9 downto 0);
                    offset_temp1_1_cast_reg_5424(9 downto 0) <= offset_temp1_1_cast_fu_2996_p1(9 downto 0);
                    offset_temp1_5_cast1_reg_5431(9 downto 0) <= offset_temp1_5_cast1_fu_2999_p1(9 downto 0);
                    offset_temp1_fixed_1_reg_5447(25 downto 16) <= offset_temp1_fixed_1_fu_3030_p1(25 downto 16);
                    tmp_37_reg_5419(8 downto 1) <= tmp_37_fu_2993_p1(8 downto 1);
                    tmp_44_reg_5452(31 downto 16) <= tmp_44_fu_3034_p2(31 downto 16);
                tmp_45_reg_5457 <= tmp_45_fu_3040_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then
                ap_phi_reg_pp1_iter1_tmp_V_3_reg_1725 <= ap_phi_reg_pp1_iter0_tmp_V_3_reg_1725;
                i_V_4_reg_6190 <= i_V_4_fu_3604_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then
                ap_phi_reg_pp1_iter2_tmp_V_3_reg_1725 <= ap_phi_reg_pp1_iter1_tmp_V_3_reg_1725;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then
                ap_phi_reg_pp1_iter3_tmp_V_3_reg_1725 <= ap_phi_reg_pp1_iter2_tmp_V_3_reg_1725;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) then
                ap_phi_reg_pp1_iter4_tmp_V_3_reg_1725 <= ap_phi_reg_pp1_iter3_tmp_V_3_reg_1725;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (not_s_reg_6045 = ap_const_lv1_1) and (exitcond_fu_3557_p2 = ap_const_lv1_0))) then
                brmerge_reg_6104 <= brmerge_fu_3577_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (not_s_reg_6045 = ap_const_lv1_0) and (exitcond_reg_6075 = ap_const_lv1_0))) then
                buf_read_area_win_1_3_reg_6205 <= buf_read_area_win_1_3_fu_3618_p3;
                buf_read_area_win_3_3_reg_6217 <= buf_read_area_win_3_3_fu_3634_p3;
                buf_read_area_win_V_1_reg_6211 <= buf_read_area_win_V_1_fu_3626_p3;
                buf_read_area_win_V_s_reg_6199 <= buf_read_area_win_V_s_fu_3610_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state116)) then
                centercol_reg_6815 <= grp_fu_3338_p2;
                centerrow_reg_6823 <= grp_fu_3344_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_101_reg_6138 = ap_const_lv1_1) and (brmerge_reg_6104 = ap_const_lv1_1) and (not_s_reg_6045 = ap_const_lv1_1) and (exitcond_reg_6075 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (not_s_reg_6045 = ap_const_lv1_1) and (brmerge_reg_6104 = ap_const_lv1_0) and (exitcond_reg_6075 = ap_const_lv1_0)))) then
                col_buf_0_V_2_fu_408 <= lbuf_in_1_V_q0;
                col_buf_1_V_2_fu_412 <= lbuf_in_2_V_q0;
                col_buf_2_V_2_fu_416 <= lbuf_in_3_V_q0;
                col_buf_3_V_2_fu_420 <= lbuf_in_4_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_107_reg_6236_pp1_iter21_reg = ap_const_lv1_1) and (or_cond_reg_6232_pp1_iter21_reg = ap_const_lv1_1) and (exitcond_reg_6075_pp1_iter22_reg = ap_const_lv1_0) and (tmp_115_reg_6725_pp1_iter22_reg = ap_const_lv1_0))) then
                col_reg_6753 <= grp_fu_4814_p2;
                tmp_120_reg_6765 <= tmp_120_fu_4906_p2;
                tmp_131_reg_6759 <= tmp_131_fu_4902_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then
                count_5_reg_5488 <= count_5_fu_3120_p2;
                k_V_reg_5494 <= k_V_fu_3130_p2;
                tmp_55_reg_5501 <= tmp_55_fu_3136_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (tmp_107_reg_6236_pp1_iter4_reg = ap_const_lv1_1) and (or_cond_reg_6232_pp1_iter4_reg = ap_const_lv1_1) and (exitcond_reg_6075_pp1_iter4_reg = ap_const_lv1_0))) then
                countpx_1_reg_6718 <= countpx_1_fu_4774_p2;
                tmp_115_reg_6725 <= tmp_115_fu_4808_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_107_reg_6236 = ap_const_lv1_1) and (or_cond_reg_6232 = ap_const_lv1_1) and (exitcond_reg_6075_pp1_iter1_reg = ap_const_lv1_0))) then
                data0_0_V_1_fu_428 <= grp_xfExtractPixels_fu_1933_ap_return_0;
                data0_0_V_reg_6468 <= grp_xfExtractPixels_fu_1933_ap_return_0;
                data0_1_V_1_fu_432 <= grp_xfExtractPixels_fu_1933_ap_return_1;
                data0_1_V_reg_6473 <= grp_xfExtractPixels_fu_1933_ap_return_1;
                data0_2_V_1_fu_436 <= grp_xfExtractPixels_fu_1933_ap_return_2;
                data0_2_V_reg_6478 <= grp_xfExtractPixels_fu_1933_ap_return_2;
                data0_3_V_1_fu_440 <= grp_xfExtractPixels_fu_1933_ap_return_3;
                data0_3_V_reg_6483 <= grp_xfExtractPixels_fu_1933_ap_return_3;
                data0_4_V_1_fu_444 <= grp_xfExtractPixels_fu_1933_ap_return_4;
                data0_4_V_reg_6488 <= grp_xfExtractPixels_fu_1933_ap_return_4;
                data1_0_V_1_fu_448 <= grp_xfExtractPixels_fu_1945_ap_return_0;
                data1_1_V_1_fu_452 <= grp_xfExtractPixels_fu_1945_ap_return_1;
                data1_2_V_1_fu_456 <= grp_xfExtractPixels_fu_1945_ap_return_2;
                data1_3_V_1_fu_460 <= grp_xfExtractPixels_fu_1945_ap_return_3;
                data1_4_V_1_fu_464 <= grp_xfExtractPixels_fu_1945_ap_return_4;
                data2_0_V_1_fu_468 <= grp_xfExtractPixels_fu_1957_ap_return_0;
                data2_1_V_1_fu_472 <= grp_xfExtractPixels_fu_1957_ap_return_1;
                data2_2_V_1_fu_476 <= grp_xfExtractPixels_fu_1957_ap_return_2;
                data2_3_V_1_fu_480 <= grp_xfExtractPixels_fu_1957_ap_return_3;
                data2_4_V_1_fu_484 <= grp_xfExtractPixels_fu_1957_ap_return_4;
                data3_0_V_1_fu_488 <= grp_xfExtractPixels_fu_1969_ap_return_0;
                data3_1_V_1_fu_492 <= grp_xfExtractPixels_fu_1969_ap_return_1;
                data3_2_V_1_fu_496 <= grp_xfExtractPixels_fu_1969_ap_return_2;
                data3_3_V_1_fu_500 <= grp_xfExtractPixels_fu_1969_ap_return_3;
                data3_4_V_1_fu_504 <= grp_xfExtractPixels_fu_1969_ap_return_4;
                data4_0_V_1_fu_508 <= grp_xfExtractPixels_fu_1981_ap_return_0;
                data4_1_V_1_fu_512 <= grp_xfExtractPixels_fu_1981_ap_return_1;
                data4_2_V_1_fu_516 <= grp_xfExtractPixels_fu_1981_ap_return_2;
                data4_3_V_1_fu_520 <= grp_xfExtractPixels_fu_1981_ap_return_3;
                data4_4_V_1_fu_524 <= grp_xfExtractPixels_fu_1981_ap_return_4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                exitcond2_reg_5902 <= exitcond2_fu_3289_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_107_reg_6236 = ap_const_lv1_1) and (or_cond_reg_6232 = ap_const_lv1_1) and (exitcond_reg_6075_pp1_iter1_reg = ap_const_lv1_0))) then
                icmp4_reg_6508 <= icmp4_fu_4350_p2;
                icmp5_reg_6538 <= icmp5_fu_4372_p2;
                tmp_112_reg_6493 <= tmp_112_fu_4336_p2;
                tmp_219_2_reg_6523 <= tmp_219_2_fu_4356_p2;
                tmp_219_4_reg_6553 <= tmp_219_4_fu_4378_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state29)) then
                j_V_reg_5944 <= j_V_fu_3315_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (not_s_reg_6045 = ap_const_lv1_1) and (brmerge_fu_3577_p2 = ap_const_lv1_0) and (exitcond_fu_3557_p2 = ap_const_lv1_0))) then
                lbuf_in_1_V_addr_1_reg_6114 <= tmp_102_fu_3582_p1(10 - 1 downto 0);
                lbuf_in_2_V_addr_1_reg_6120 <= tmp_102_fu_3582_p1(10 - 1 downto 0);
                lbuf_in_3_V_addr_1_reg_6126 <= tmp_102_fu_3582_p1(10 - 1 downto 0);
                lbuf_in_4_V_addr_1_reg_6132 <= tmp_102_fu_3582_p1(10 - 1 downto 0);
                    tmp_102_reg_6108(9 downto 0) <= tmp_102_fu_3582_p1(9 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (grp_fu_2030_p2 = ap_const_lv1_1) and (brmerge_fu_3577_p2 = ap_const_lv1_1) and (not_s_reg_6045 = ap_const_lv1_1) and (exitcond_fu_3557_p2 = ap_const_lv1_0))) then
                lbuf_in_1_V_addr_3_reg_6147 <= tmp_103_fu_3590_p1(10 - 1 downto 0);
                lbuf_in_2_V_addr_2_reg_6153 <= tmp_103_fu_3590_p1(10 - 1 downto 0);
                lbuf_in_3_V_addr_2_reg_6159 <= tmp_103_fu_3590_p1(10 - 1 downto 0);
                lbuf_in_4_V_addr_2_reg_6165 <= tmp_103_fu_3590_p1(10 - 1 downto 0);
                    tmp_103_reg_6142(9 downto 0) <= tmp_103_fu_3590_p1(9 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond2_fu_3289_p2 = ap_const_lv1_0))) then
                lbuf_in_1_V_addr_reg_5917 <= tmp_81_fu_3301_p1(10 - 1 downto 0);
                lbuf_in_2_V_addr_reg_5923 <= tmp_81_fu_3301_p1(10 - 1 downto 0);
                lbuf_in_3_V_addr_reg_5929 <= tmp_81_fu_3301_p1(10 - 1 downto 0);
                lbuf_in_4_V_addr_reg_5935 <= tmp_81_fu_3301_p1(10 - 1 downto 0);
                    tmp_81_reg_5911(9 downto 0) <= tmp_81_fu_3301_p1(9 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state29) and (exitcond1_fu_3309_p2 = ap_const_lv1_1))) then
                m0_load_reg_5959 <= m0_fu_384;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_107_reg_6236_pp1_iter20_reg = ap_const_lv1_1) and (or_cond_reg_6232_pp1_iter20_reg = ap_const_lv1_1) and (exitcond_reg_6075_pp1_iter21_reg = ap_const_lv1_0) and (tmp_115_reg_6725_pp1_iter21_reg = ap_const_lv1_0))) then
                mul_reg_6729 <= mul_fu_4837_p2;
                tmp_128_reg_6734 <= countpx_1_reg_6718_pp1_iter21_reg(31 downto 31);
                tmp_130_reg_6740 <= mul_fu_4837_p2(64 downto 41);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (exitcond_reg_6075 = ap_const_lv1_0))) then
                or_cond_reg_6232 <= or_cond_fu_3662_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then
                or_cond_reg_6232_pp1_iter10_reg <= or_cond_reg_6232_pp1_iter9_reg;
                or_cond_reg_6232_pp1_iter11_reg <= or_cond_reg_6232_pp1_iter10_reg;
                or_cond_reg_6232_pp1_iter12_reg <= or_cond_reg_6232_pp1_iter11_reg;
                or_cond_reg_6232_pp1_iter13_reg <= or_cond_reg_6232_pp1_iter12_reg;
                or_cond_reg_6232_pp1_iter14_reg <= or_cond_reg_6232_pp1_iter13_reg;
                or_cond_reg_6232_pp1_iter15_reg <= or_cond_reg_6232_pp1_iter14_reg;
                or_cond_reg_6232_pp1_iter16_reg <= or_cond_reg_6232_pp1_iter15_reg;
                or_cond_reg_6232_pp1_iter17_reg <= or_cond_reg_6232_pp1_iter16_reg;
                or_cond_reg_6232_pp1_iter18_reg <= or_cond_reg_6232_pp1_iter17_reg;
                or_cond_reg_6232_pp1_iter19_reg <= or_cond_reg_6232_pp1_iter18_reg;
                or_cond_reg_6232_pp1_iter1_reg <= or_cond_reg_6232;
                or_cond_reg_6232_pp1_iter20_reg <= or_cond_reg_6232_pp1_iter19_reg;
                or_cond_reg_6232_pp1_iter21_reg <= or_cond_reg_6232_pp1_iter20_reg;
                or_cond_reg_6232_pp1_iter22_reg <= or_cond_reg_6232_pp1_iter21_reg;
                or_cond_reg_6232_pp1_iter2_reg <= or_cond_reg_6232_pp1_iter1_reg;
                or_cond_reg_6232_pp1_iter3_reg <= or_cond_reg_6232_pp1_iter2_reg;
                or_cond_reg_6232_pp1_iter4_reg <= or_cond_reg_6232_pp1_iter3_reg;
                or_cond_reg_6232_pp1_iter5_reg <= or_cond_reg_6232_pp1_iter4_reg;
                or_cond_reg_6232_pp1_iter6_reg <= or_cond_reg_6232_pp1_iter5_reg;
                or_cond_reg_6232_pp1_iter7_reg <= or_cond_reg_6232_pp1_iter6_reg;
                or_cond_reg_6232_pp1_iter8_reg <= or_cond_reg_6232_pp1_iter7_reg;
                or_cond_reg_6232_pp1_iter9_reg <= or_cond_reg_6232_pp1_iter8_reg;
                tmp_107_reg_6236_pp1_iter10_reg <= tmp_107_reg_6236_pp1_iter9_reg;
                tmp_107_reg_6236_pp1_iter11_reg <= tmp_107_reg_6236_pp1_iter10_reg;
                tmp_107_reg_6236_pp1_iter12_reg <= tmp_107_reg_6236_pp1_iter11_reg;
                tmp_107_reg_6236_pp1_iter13_reg <= tmp_107_reg_6236_pp1_iter12_reg;
                tmp_107_reg_6236_pp1_iter14_reg <= tmp_107_reg_6236_pp1_iter13_reg;
                tmp_107_reg_6236_pp1_iter15_reg <= tmp_107_reg_6236_pp1_iter14_reg;
                tmp_107_reg_6236_pp1_iter16_reg <= tmp_107_reg_6236_pp1_iter15_reg;
                tmp_107_reg_6236_pp1_iter17_reg <= tmp_107_reg_6236_pp1_iter16_reg;
                tmp_107_reg_6236_pp1_iter18_reg <= tmp_107_reg_6236_pp1_iter17_reg;
                tmp_107_reg_6236_pp1_iter19_reg <= tmp_107_reg_6236_pp1_iter18_reg;
                tmp_107_reg_6236_pp1_iter1_reg <= tmp_107_reg_6236;
                tmp_107_reg_6236_pp1_iter20_reg <= tmp_107_reg_6236_pp1_iter19_reg;
                tmp_107_reg_6236_pp1_iter21_reg <= tmp_107_reg_6236_pp1_iter20_reg;
                tmp_107_reg_6236_pp1_iter22_reg <= tmp_107_reg_6236_pp1_iter21_reg;
                tmp_107_reg_6236_pp1_iter2_reg <= tmp_107_reg_6236_pp1_iter1_reg;
                tmp_107_reg_6236_pp1_iter3_reg <= tmp_107_reg_6236_pp1_iter2_reg;
                tmp_107_reg_6236_pp1_iter4_reg <= tmp_107_reg_6236_pp1_iter3_reg;
                tmp_107_reg_6236_pp1_iter5_reg <= tmp_107_reg_6236_pp1_iter4_reg;
                tmp_107_reg_6236_pp1_iter6_reg <= tmp_107_reg_6236_pp1_iter5_reg;
                tmp_107_reg_6236_pp1_iter7_reg <= tmp_107_reg_6236_pp1_iter6_reg;
                tmp_107_reg_6236_pp1_iter8_reg <= tmp_107_reg_6236_pp1_iter7_reg;
                tmp_107_reg_6236_pp1_iter9_reg <= tmp_107_reg_6236_pp1_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state21) and (tmp_69_fu_3169_p2 = ap_const_lv1_1) and (tmp_61_fu_3139_p2 = ap_const_lv1_0))) then
                    overlaptemp_1_reg_5522(16) <= overlaptemp_1_fu_3191_p3(16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state9) and (tmp_60_fu_2772_p2 = ap_const_lv1_1) and (tmp_46_fu_2743_p2 = ap_const_lv1_0))) then
                    overlaptemp_reg_5317(16) <= overlaptemp_fu_2794_p3(16);
                wind_2_t_reg_5322 <= wind_2_t_fu_2802_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state25)) then
                p_1_reg_5546 <= p_1_fu_3248_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then
                    p_v_reg_5476(9 downto 0) <= p_v_fu_3080_p3(9 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (tmp_107_reg_6236 = ap_const_lv1_1) and (or_cond_reg_6232 = ap_const_lv1_1) and (exitcond_reg_6075 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_107_reg_6236 = ap_const_lv1_1) and (or_cond_reg_6232 = ap_const_lv1_1) and (exitcond_reg_6075_pp1_iter1_reg = ap_const_lv1_0)))) then
                reg_2358 <= grp_xfExtractPixels_fu_1945_ap_return_0;
                reg_2363 <= grp_xfExtractPixels_fu_1945_ap_return_1;
                reg_2368 <= grp_xfExtractPixels_fu_1945_ap_return_2;
                reg_2373 <= grp_xfExtractPixels_fu_1945_ap_return_3;
                reg_2378 <= grp_xfExtractPixels_fu_1945_ap_return_4;
                reg_2383 <= grp_xfExtractPixels_fu_1957_ap_return_0;
                reg_2388 <= grp_xfExtractPixels_fu_1957_ap_return_1;
                reg_2393 <= grp_xfExtractPixels_fu_1957_ap_return_2;
                reg_2398 <= grp_xfExtractPixels_fu_1957_ap_return_3;
                reg_2403 <= grp_xfExtractPixels_fu_1957_ap_return_4;
                reg_2408 <= grp_xfExtractPixels_fu_1969_ap_return_0;
                reg_2413 <= grp_xfExtractPixels_fu_1969_ap_return_1;
                reg_2418 <= grp_xfExtractPixels_fu_1969_ap_return_2;
                reg_2423 <= grp_xfExtractPixels_fu_1969_ap_return_3;
                reg_2428 <= grp_xfExtractPixels_fu_1969_ap_return_4;
                reg_2433 <= grp_xfExtractPixels_fu_1981_ap_return_0;
                reg_2438 <= grp_xfExtractPixels_fu_1981_ap_return_1;
                reg_2443 <= grp_xfExtractPixels_fu_1981_ap_return_2;
                reg_2448 <= grp_xfExtractPixels_fu_1981_ap_return_3;
                reg_2453 <= grp_xfExtractPixels_fu_1981_ap_return_4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (tmp_107_reg_6236_pp1_iter21_reg = ap_const_lv1_1) and (or_cond_reg_6232_pp1_iter21_reg = ap_const_lv1_1) and (exitcond_reg_6075_pp1_iter21_reg = ap_const_lv1_0) and (tmp_115_reg_6725_pp1_iter21_reg = ap_const_lv1_0))) then
                row_reg_6745 <= row_fu_4895_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (exitcond_fu_3557_p2 = ap_const_lv1_0) and (not_s_reg_6045 = ap_const_lv1_0))) then
                    tmp_100_reg_6079(9 downto 0) <= tmp_100_fu_3563_p1(9 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (brmerge_fu_3577_p2 = ap_const_lv1_1) and (not_s_reg_6045 = ap_const_lv1_1) and (exitcond_fu_3557_p2 = ap_const_lv1_0))) then
                tmp_101_reg_6138 <= grp_fu_2030_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (not_s_reg_6045 = ap_const_lv1_1) and (exitcond_reg_6075 = ap_const_lv1_0))) then
                tmp_104_reg_6223 <= grp_fu_2030_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (exitcond_fu_3557_p2 = ap_const_lv1_0))) then
                    tmp_105_reg_6176(12 downto 0) <= tmp_105_fu_3599_p1(12 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (or_cond_fu_3662_p2 = ap_const_lv1_1) and (exitcond_reg_6075 = ap_const_lv1_0))) then
                tmp_107_reg_6236 <= tmp_107_fu_3685_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_107_fu_3685_p2 = ap_const_lv1_1) and (or_cond_fu_3662_p2 = ap_const_lv1_1) and (exitcond_reg_6075 = ap_const_lv1_0))) then
                tmp_108_reg_6240 <= tmp_108_fu_3691_p2;
                tmp_207_1_reg_6249 <= tmp_207_1_fu_3703_p2;
                tmp_207_2_reg_6258 <= tmp_207_2_fu_3715_p2;
                tmp_207_3_reg_6267 <= tmp_207_3_fu_3727_p2;
                tmp_207_4_reg_6276 <= tmp_207_4_fu_3733_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (tmp_107_reg_6236_pp1_iter22_reg = ap_const_lv1_1) and (or_cond_reg_6232_pp1_iter22_reg = ap_const_lv1_1) and (exitcond_reg_6075_pp1_iter22_reg = ap_const_lv1_0) and (tmp_115_reg_6725_pp1_iter22_reg = ap_const_lv1_0))) then
                tmp_119_reg_6770 <= tmp_119_fu_4920_p2;
                tmp_121_reg_6775 <= tmp_121_fu_4929_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                tmp_18_reg_5218 <= temp_fu_2644_p2(31 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                tmp_24_reg_5233 <= tmp_24_fu_2708_p2;
                tmp_25_reg_5238 <= tmp_25_fu_2714_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then
                tmp_47_reg_5461 <= temp_1_fu_3046_p2(31 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                tmp_64_reg_5326 <= tmp_63_fu_2809_p2(31 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state29) and (exitcond1_fu_3309_p2 = ap_const_lv1_0))) then
                tmp_79_reg_5954 <= tmp_79_fu_3326_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state22)) then
                tmp_84_reg_5527 <= tmp_83_fu_3202_p2(31 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state117)) then
                tmp_88_reg_6831 <= tmp_88_fu_5043_p2;
                tmp_89_reg_6836 <= grp_fu_5028_p2;
                tmp_90_reg_6841 <= tmp_90_fu_5047_p2;
                tmp_91_reg_6846 <= grp_fu_5033_p2;
                tmp_92_reg_6851 <= tmp_92_fu_5051_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (not_s_reg_6045 = ap_const_lv1_0) and (exitcond_reg_6075 = ap_const_lv1_0))) then
                tmp_99_reg_6195 <= grp_fu_2030_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                x_V_1_reg_5346 <= x_V_1_fu_2866_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                x_V_reg_5107 <= x_V_fu_2464_p2;
            end if;
        end if;
    end process;
    tmp_reg_5112(16 downto 0) <= "00000000000000000";
    Xtemp0_cast1_cast_reg_5117(16 downto 0) <= "00000000000000000";
    Xtemp0_cast1_cast_reg_5117(26) <= '0';
    tmp_6_reg_5122(12 downto 0) <= "0000000000000";
    Xtemp1_reg_5127(16 downto 0) <= "00000000000000000";
    tmp_5_reg_5143(0) <= '0';
    tmp_6_cast_reg_5148(0) <= '0';
    tmp_6_cast_reg_5148(11 downto 10) <= "00";
    offset_temp1_reg_5154(11) <= '0';
    Xtemp1_cast_reg_5168(16 downto 0) <= "00000000000000000";
    Xtemp1_cast_reg_5168(31 downto 27) <= "00000";
    offset_temp0_reg_5180(0) <= '0';
    offset_temp0_reg_5180(12 downto 10) <= "000";
    offset_temp1_cast_reg_5185(12 downto 11) <= "00";
    offset_temp1_4_cast1_reg_5192(14 downto 11) <= "0000";
    i_V_reg_5197(12 downto 11) <= "00";
    offset_temp1_fixed_reg_5204(15 downto 0) <= "0000000000000000";
    offset_temp1_fixed_reg_5204(31 downto 27) <= "00000";
    tmp_16_reg_5209(15 downto 0) <= "0000000000000000";
    tmp_26_reg_5254(2 downto 1) <= "00";
    tmp_28_reg_5268(63 downto 9) <= "0000000000000000000000000000000000000000000000000000000";
    Hweight_0_addr_2_reg_5273(9) <= '0';
    Hweight_1_addr_reg_5278(9) <= '0';
    Hweight_2_addr_reg_5283(9) <= '0';
    Hweight_3_addr_reg_5288(9) <= '0';
    Hweight_4_addr_reg_5293(9) <= '0';
    overlaptemp_reg_5317(15 downto 0) <= "0000000000000000";
    tmp_29_reg_5351(16 downto 0) <= "00000000000000000";
    Ytemp0_cast6_cast_reg_5356(16 downto 0) <= "00000000000000000";
    Ytemp0_cast6_cast_reg_5356(25) <= '0';
    tmp_33_reg_5361(12 downto 0) <= "0000000000000";
    Ytemp1_reg_5366(16 downto 0) <= "00000000000000000";
    tmp_36_reg_5382(0) <= '0';
    tmp_37_cast_reg_5387(0) <= '0';
    tmp_37_cast_reg_5387(10 downto 9) <= "00";
    offset_temp1_1_reg_5393(10) <= '0';
    Ytemp1_cast_reg_5407(16 downto 0) <= "00000000000000000";
    Ytemp1_cast_reg_5407(31 downto 26) <= "000000";
    tmp_37_reg_5419(0) <= '0';
    tmp_37_reg_5419(12 downto 9) <= "0000";
    offset_temp1_1_cast_reg_5424(12 downto 10) <= "000";
    offset_temp1_5_cast1_reg_5431(14 downto 10) <= "00000";
    offset_temp0_2_reg_5436(10) <= '0';
    offset_temp0_2_cast_reg_5441(11 downto 10) <= "00";
    offset_temp1_fixed_1_reg_5447(15 downto 0) <= "0000000000000000";
    offset_temp1_fixed_1_reg_5447(31 downto 26) <= "000000";
    tmp_44_reg_5452(15 downto 0) <= "0000000000000000";
    p_v_reg_5476(12 downto 10) <= "000";
    overlaptemp_1_reg_5522(15 downto 0) <= "0000000000000000";
    tmp_81_reg_5911(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    lhs_V_reg_5981(16) <= '0';
    tmp_100_reg_6079(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    tmp_102_reg_6108(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    tmp_103_reg_6142(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    tmp_105_reg_6176(63 downto 13) <= "000000000000000000000000000000000000000000000000000";
    tmp_105_reg_6176_pp1_iter1_reg(63 downto 13) <= "000000000000000000000000000000000000000000000000000";
    angleycomp_write_ass_reg_1760(0) <= '0';
    ap_return_3_preg(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_state2, exitcond5_fu_2458_p2, ap_CS_fsm_state4, grp_Inverse_fu_1782_ap_done, ap_CS_fsm_state5, tmp_17_fu_2638_p2, ap_CS_fsm_state9, tmp_46_fu_2743_p2, tmp_60_fu_2772_p2, ap_CS_fsm_state14, exitcond3_fu_2860_p2, ap_CS_fsm_state16, ap_CS_fsm_state17, tmp_45_fu_3040_p2, ap_CS_fsm_state21, tmp_61_fu_3139_p2, tmp_69_fu_3169_p2, exitcond4_fu_3242_p2, ap_CS_fsm_state25, exitcond2_fu_3289_p2, ap_enable_reg_pp0_iter0, ap_CS_fsm_state29, exitcond1_fu_3309_p2, tmp_71_fu_3332_p2, ap_block_pp0_stage0_subdone, ap_block_pp1_stage1_subdone, ap_enable_reg_pp1_iter2, ap_enable_reg_pp1_iter22, ap_enable_reg_pp1_iter23, ap_block_pp1_stage0_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (exitcond5_fu_2458_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_Inverse_fu_1782_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (tmp_17_fu_2638_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (tmp_60_fu_2772_p2 = ap_const_lv1_0) and (tmp_46_fu_2743_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (tmp_60_fu_2772_p2 = ap_const_lv1_1) and (tmp_46_fu_2743_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state14 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state14) and (exitcond3_fu_2860_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state25;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                if (((grp_Inverse_fu_1782_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state17) and (tmp_45_fu_3040_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state21) and (tmp_69_fu_3169_p2 = ap_const_lv1_0) and (tmp_61_fu_3139_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state24;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state21) and (tmp_69_fu_3169_p2 = ap_const_lv1_1) and (tmp_61_fu_3139_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_state21;
                end if;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state25 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state25) and (exitcond4_fu_3242_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state29;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond2_fu_3289_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond2_fu_3289_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state28;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state29 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state29) and (exitcond1_fu_3309_p2 = ap_const_lv1_1) and (tmp_71_fu_3332_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state119;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state29) and (tmp_71_fu_3332_p2 = ap_const_lv1_1) and (exitcond1_fu_3309_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state82;
                else
                    ap_NS_fsm <= ap_ST_fsm_state30;
                end if;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
            when ap_ST_fsm_pp1_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_0))) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage1;
                elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state81;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_pp1_stage1 => 
                if ((not(((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter23 = ap_const_logic_1) and (ap_enable_reg_pp1_iter22 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_subdone))) and (ap_const_boolean_0 = ap_block_pp1_stage1_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter23 = ap_const_logic_1) and (ap_enable_reg_pp1_iter22 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state81;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage1;
                end if;
            when ap_ST_fsm_state81 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state82 => 
                ap_NS_fsm <= ap_ST_fsm_state83;
            when ap_ST_fsm_state83 => 
                ap_NS_fsm <= ap_ST_fsm_state84;
            when ap_ST_fsm_state84 => 
                ap_NS_fsm <= ap_ST_fsm_state85;
            when ap_ST_fsm_state85 => 
                ap_NS_fsm <= ap_ST_fsm_state86;
            when ap_ST_fsm_state86 => 
                ap_NS_fsm <= ap_ST_fsm_state87;
            when ap_ST_fsm_state87 => 
                ap_NS_fsm <= ap_ST_fsm_state88;
            when ap_ST_fsm_state88 => 
                ap_NS_fsm <= ap_ST_fsm_state89;
            when ap_ST_fsm_state89 => 
                ap_NS_fsm <= ap_ST_fsm_state90;
            when ap_ST_fsm_state90 => 
                ap_NS_fsm <= ap_ST_fsm_state91;
            when ap_ST_fsm_state91 => 
                ap_NS_fsm <= ap_ST_fsm_state92;
            when ap_ST_fsm_state92 => 
                ap_NS_fsm <= ap_ST_fsm_state93;
            when ap_ST_fsm_state93 => 
                ap_NS_fsm <= ap_ST_fsm_state94;
            when ap_ST_fsm_state94 => 
                ap_NS_fsm <= ap_ST_fsm_state95;
            when ap_ST_fsm_state95 => 
                ap_NS_fsm <= ap_ST_fsm_state96;
            when ap_ST_fsm_state96 => 
                ap_NS_fsm <= ap_ST_fsm_state97;
            when ap_ST_fsm_state97 => 
                ap_NS_fsm <= ap_ST_fsm_state98;
            when ap_ST_fsm_state98 => 
                ap_NS_fsm <= ap_ST_fsm_state99;
            when ap_ST_fsm_state99 => 
                ap_NS_fsm <= ap_ST_fsm_state100;
            when ap_ST_fsm_state100 => 
                ap_NS_fsm <= ap_ST_fsm_state101;
            when ap_ST_fsm_state101 => 
                ap_NS_fsm <= ap_ST_fsm_state102;
            when ap_ST_fsm_state102 => 
                ap_NS_fsm <= ap_ST_fsm_state103;
            when ap_ST_fsm_state103 => 
                ap_NS_fsm <= ap_ST_fsm_state104;
            when ap_ST_fsm_state104 => 
                ap_NS_fsm <= ap_ST_fsm_state105;
            when ap_ST_fsm_state105 => 
                ap_NS_fsm <= ap_ST_fsm_state106;
            when ap_ST_fsm_state106 => 
                ap_NS_fsm <= ap_ST_fsm_state107;
            when ap_ST_fsm_state107 => 
                ap_NS_fsm <= ap_ST_fsm_state108;
            when ap_ST_fsm_state108 => 
                ap_NS_fsm <= ap_ST_fsm_state109;
            when ap_ST_fsm_state109 => 
                ap_NS_fsm <= ap_ST_fsm_state110;
            when ap_ST_fsm_state110 => 
                ap_NS_fsm <= ap_ST_fsm_state111;
            when ap_ST_fsm_state111 => 
                ap_NS_fsm <= ap_ST_fsm_state112;
            when ap_ST_fsm_state112 => 
                ap_NS_fsm <= ap_ST_fsm_state113;
            when ap_ST_fsm_state113 => 
                ap_NS_fsm <= ap_ST_fsm_state114;
            when ap_ST_fsm_state114 => 
                ap_NS_fsm <= ap_ST_fsm_state115;
            when ap_ST_fsm_state115 => 
                ap_NS_fsm <= ap_ST_fsm_state116;
            when ap_ST_fsm_state116 => 
                ap_NS_fsm <= ap_ST_fsm_state117;
            when ap_ST_fsm_state117 => 
                ap_NS_fsm <= ap_ST_fsm_state118;
            when ap_ST_fsm_state118 => 
                ap_NS_fsm <= ap_ST_fsm_state119;
            when ap_ST_fsm_state119 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    D4_0_V_fu_4026_p3 <= 
        buf_read_area_win_4_fu_592 when (tmp_108_reg_6240(0) = '1') else 
        ap_const_lv24_0;
    D4_1_V_fu_4066_p3 <= 
        buf_read_area_win_4_1_fu_596 when (tmp_207_1_reg_6249(0) = '1') else 
        ap_const_lv24_0;
    D4_2_V_fu_4105_p3 <= 
        buf_read_area_win_4_2_fu_600 when (tmp_207_2_reg_6258(0) = '1') else 
        ap_const_lv24_0;
    D4_3_V_fu_4285_p3 <= 
        buf_read_area_win_4_6_reg_6386 when (tmp_207_3_reg_6267(0) = '1') else 
        ap_const_lv24_0;
    D4_4_V_fu_4324_p3 <= 
        ap_phi_mux_buf_read_area_win_4_7_phi_fu_1715_p6 when (tmp_207_4_reg_6276(0) = '1') else 
        ap_const_lv24_0;

    Hreq_0_address0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, newIndex1_fu_2843_p1, ap_CS_fsm_state12, newIndex3_fu_3759_p1)
    begin
        if (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1))) then 
            Hreq_0_address0 <= newIndex3_fu_3759_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Hreq_0_address0 <= newIndex1_fu_2843_p1(7 - 1 downto 0);
        else 
            Hreq_0_address0 <= "XXXXXXX";
        end if; 
    end process;

    Hreq_0_address1 <= newIndex5_fu_3781_p1(7 - 1 downto 0);

    Hreq_0_ce0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1_11001, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)))) then 
            Hreq_0_ce0 <= ap_const_logic_1;
        else 
            Hreq_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Hreq_0_ce1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            Hreq_0_ce1 <= ap_const_logic_1;
        else 
            Hreq_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Hreq_0_we0_assign_proc : process(ap_CS_fsm_state12, tmp_113_fu_2829_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) and (tmp_113_fu_2829_p1 = ap_const_lv3_0))) then 
            Hreq_0_we0 <= ap_const_logic_1;
        else 
            Hreq_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Hreq_1_address0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, newIndex1_fu_2843_p1, ap_CS_fsm_state12, newIndex3_fu_3759_p1)
    begin
        if (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1))) then 
            Hreq_1_address0 <= newIndex3_fu_3759_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Hreq_1_address0 <= newIndex1_fu_2843_p1(7 - 1 downto 0);
        else 
            Hreq_1_address0 <= "XXXXXXX";
        end if; 
    end process;

    Hreq_1_address1 <= newIndex5_fu_3781_p1(7 - 1 downto 0);

    Hreq_1_ce0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1_11001, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)))) then 
            Hreq_1_ce0 <= ap_const_logic_1;
        else 
            Hreq_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Hreq_1_ce1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            Hreq_1_ce1 <= ap_const_logic_1;
        else 
            Hreq_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Hreq_1_we0_assign_proc : process(ap_CS_fsm_state12, tmp_113_fu_2829_p1)
    begin
        if (((tmp_113_fu_2829_p1 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            Hreq_1_we0 <= ap_const_logic_1;
        else 
            Hreq_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Hreq_2_address0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, newIndex1_fu_2843_p1, ap_CS_fsm_state12, newIndex3_fu_3759_p1)
    begin
        if (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1))) then 
            Hreq_2_address0 <= newIndex3_fu_3759_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Hreq_2_address0 <= newIndex1_fu_2843_p1(7 - 1 downto 0);
        else 
            Hreq_2_address0 <= "XXXXXXX";
        end if; 
    end process;

    Hreq_2_address1 <= newIndex5_fu_3781_p1(7 - 1 downto 0);

    Hreq_2_ce0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1_11001, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)))) then 
            Hreq_2_ce0 <= ap_const_logic_1;
        else 
            Hreq_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Hreq_2_ce1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            Hreq_2_ce1 <= ap_const_logic_1;
        else 
            Hreq_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Hreq_2_we0_assign_proc : process(ap_CS_fsm_state12, tmp_113_fu_2829_p1)
    begin
        if (((tmp_113_fu_2829_p1 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            Hreq_2_we0 <= ap_const_logic_1;
        else 
            Hreq_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Hreq_3_address0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, newIndex1_fu_2843_p1, ap_CS_fsm_state12, newIndex3_fu_3759_p1)
    begin
        if (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1))) then 
            Hreq_3_address0 <= newIndex3_fu_3759_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Hreq_3_address0 <= newIndex1_fu_2843_p1(7 - 1 downto 0);
        else 
            Hreq_3_address0 <= "XXXXXXX";
        end if; 
    end process;

    Hreq_3_address1 <= newIndex5_fu_3781_p1(7 - 1 downto 0);

    Hreq_3_ce0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1_11001, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)))) then 
            Hreq_3_ce0 <= ap_const_logic_1;
        else 
            Hreq_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Hreq_3_ce1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            Hreq_3_ce1 <= ap_const_logic_1;
        else 
            Hreq_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Hreq_3_we0_assign_proc : process(ap_CS_fsm_state12, tmp_113_fu_2829_p1)
    begin
        if (((tmp_113_fu_2829_p1 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            Hreq_3_we0 <= ap_const_logic_1;
        else 
            Hreq_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Hreq_4_address0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, newIndex1_fu_2843_p1, ap_CS_fsm_state12, newIndex3_fu_3759_p1)
    begin
        if (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1))) then 
            Hreq_4_address0 <= newIndex3_fu_3759_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Hreq_4_address0 <= newIndex1_fu_2843_p1(7 - 1 downto 0);
        else 
            Hreq_4_address0 <= "XXXXXXX";
        end if; 
    end process;

    Hreq_4_address1 <= newIndex5_fu_3781_p1(7 - 1 downto 0);

    Hreq_4_ce0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1_11001, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)))) then 
            Hreq_4_ce0 <= ap_const_logic_1;
        else 
            Hreq_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Hreq_4_ce1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            Hreq_4_ce1 <= ap_const_logic_1;
        else 
            Hreq_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Hreq_4_we0_assign_proc : process(ap_CS_fsm_state12, tmp_113_fu_2829_p1)
    begin
        if (((tmp_113_fu_2829_p1 = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            Hreq_4_we0 <= ap_const_logic_1;
        else 
            Hreq_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Hreq_5_address0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, newIndex1_fu_2843_p1, ap_CS_fsm_state12, newIndex3_fu_3759_p1)
    begin
        if (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1))) then 
            Hreq_5_address0 <= newIndex3_fu_3759_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Hreq_5_address0 <= newIndex1_fu_2843_p1(7 - 1 downto 0);
        else 
            Hreq_5_address0 <= "XXXXXXX";
        end if; 
    end process;

    Hreq_5_address1 <= newIndex5_fu_3781_p1(7 - 1 downto 0);

    Hreq_5_ce0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1_11001, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)))) then 
            Hreq_5_ce0 <= ap_const_logic_1;
        else 
            Hreq_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Hreq_5_ce1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            Hreq_5_ce1 <= ap_const_logic_1;
        else 
            Hreq_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Hreq_5_we0_assign_proc : process(ap_CS_fsm_state12, tmp_113_fu_2829_p1)
    begin
        if (((tmp_113_fu_2829_p1 = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            Hreq_5_we0 <= ap_const_logic_1;
        else 
            Hreq_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Hreq_6_address0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, newIndex1_fu_2843_p1, ap_CS_fsm_state12, newIndex3_fu_3759_p1)
    begin
        if (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1))) then 
            Hreq_6_address0 <= newIndex3_fu_3759_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Hreq_6_address0 <= newIndex1_fu_2843_p1(7 - 1 downto 0);
        else 
            Hreq_6_address0 <= "XXXXXXX";
        end if; 
    end process;

    Hreq_6_address1 <= newIndex5_fu_3781_p1(7 - 1 downto 0);

    Hreq_6_ce0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1_11001, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)))) then 
            Hreq_6_ce0 <= ap_const_logic_1;
        else 
            Hreq_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Hreq_6_ce1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            Hreq_6_ce1 <= ap_const_logic_1;
        else 
            Hreq_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Hreq_6_we0_assign_proc : process(ap_CS_fsm_state12, tmp_113_fu_2829_p1)
    begin
        if (((tmp_113_fu_2829_p1 = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            Hreq_6_we0 <= ap_const_logic_1;
        else 
            Hreq_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Hreq_7_address0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, newIndex1_fu_2843_p1, ap_CS_fsm_state12, newIndex3_fu_3759_p1)
    begin
        if (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1))) then 
            Hreq_7_address0 <= newIndex3_fu_3759_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Hreq_7_address0 <= newIndex1_fu_2843_p1(7 - 1 downto 0);
        else 
            Hreq_7_address0 <= "XXXXXXX";
        end if; 
    end process;

    Hreq_7_address1 <= newIndex5_fu_3781_p1(7 - 1 downto 0);

    Hreq_7_ce0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1_11001, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)))) then 
            Hreq_7_ce0 <= ap_const_logic_1;
        else 
            Hreq_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Hreq_7_ce1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            Hreq_7_ce1 <= ap_const_logic_1;
        else 
            Hreq_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Hreq_7_we0_assign_proc : process(ap_CS_fsm_state12, tmp_113_fu_2829_p1)
    begin
        if (((tmp_113_fu_2829_p1 = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            Hreq_7_we0 <= ap_const_logic_1;
        else 
            Hreq_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Hstart_address0_assign_proc : process(ap_CS_fsm_state1, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, tmp_28_reg_5268, tmp_105_fu_3599_p1, ap_CS_fsm_state13, ap_block_pp1_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            Hstart_address0 <= tmp_105_fu_3599_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            Hstart_address0 <= tmp_28_reg_5268(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            Hstart_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        else 
            Hstart_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    Hstart_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)))) then 
            Hstart_ce0 <= ap_const_logic_1;
        else 
            Hstart_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Hstart_d0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state13, start_index_cast_cas_fu_2855_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            Hstart_d0 <= start_index_cast_cas_fu_2855_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            Hstart_d0 <= ap_const_lv14_0;
        else 
            Hstart_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    Hstart_we0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            Hstart_we0 <= ap_const_logic_1;
        else 
            Hstart_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Hweight_0_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1, ap_enable_reg_pp1_iter1, ap_CS_fsm_state7, Hweight_0_addr_2_reg_5273, ap_CS_fsm_state9, ap_CS_fsm_state11, tmp_105_reg_6176_pp1_iter1_reg, tmp_19_fu_2658_p1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1))) then 
            Hweight_0_address0 <= tmp_105_reg_6176_pp1_iter1_reg(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            Hweight_0_address0 <= Hweight_0_addr_2_reg_5273;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            Hweight_0_address0 <= tmp_19_fu_2658_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            Hweight_0_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        else 
            Hweight_0_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    Hweight_0_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter1, ap_block_pp1_stage1_11001, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)))) then 
            Hweight_0_ce0 <= ap_const_logic_1;
        else 
            Hweight_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Hweight_0_d0_assign_proc : process(ap_CS_fsm_state1, tmp_18_reg_5218, ap_CS_fsm_state7, tmp_27_reg_5259, ap_CS_fsm_state9, tmp_64_reg_5326, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            Hweight_0_d0 <= tmp_64_reg_5326;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            Hweight_0_d0 <= tmp_27_reg_5259;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            Hweight_0_d0 <= tmp_18_reg_5218;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            Hweight_0_d0 <= ap_const_lv16_0;
        else 
            Hweight_0_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Hweight_0_we0_assign_proc : process(ap_start, ap_CS_fsm_state1, tmp_17_reg_5214, ap_CS_fsm_state7, ap_CS_fsm_state9, tmp_46_fu_2743_p2, wind_2_t_reg_5322, ap_CS_fsm_state11, tmp_57_fu_2748_p1)
    begin
        if ((((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((wind_2_t_reg_5322 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((ap_const_logic_1 = ap_CS_fsm_state9) and (tmp_57_fu_2748_p1 = ap_const_lv3_0) and (tmp_46_fu_2743_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (tmp_17_reg_5214 = ap_const_lv1_1)))) then 
            Hweight_0_we0 <= ap_const_logic_1;
        else 
            Hweight_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Hweight_1_address0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1, ap_enable_reg_pp1_iter1, Hweight_1_addr_reg_5278, ap_CS_fsm_state9, ap_CS_fsm_state11, tmp_105_reg_6176_pp1_iter1_reg)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1))) then 
            Hweight_1_address0 <= tmp_105_reg_6176_pp1_iter1_reg(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            Hweight_1_address0 <= Hweight_1_addr_reg_5278;
        else 
            Hweight_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    Hweight_1_ce0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter1, ap_block_pp1_stage1_11001, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)))) then 
            Hweight_1_ce0 <= ap_const_logic_1;
        else 
            Hweight_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Hweight_1_d0_assign_proc : process(tmp_27_reg_5259, ap_CS_fsm_state9, tmp_64_reg_5326, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            Hweight_1_d0 <= tmp_64_reg_5326;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            Hweight_1_d0 <= tmp_27_reg_5259;
        else 
            Hweight_1_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Hweight_1_we0_assign_proc : process(ap_CS_fsm_state9, tmp_46_fu_2743_p2, wind_2_t_reg_5322, ap_CS_fsm_state11, tmp_57_fu_2748_p1)
    begin
        if ((((wind_2_t_reg_5322 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((tmp_57_fu_2748_p1 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state9) and (tmp_46_fu_2743_p2 = ap_const_lv1_1)))) then 
            Hweight_1_we0 <= ap_const_logic_1;
        else 
            Hweight_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Hweight_2_address0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1, ap_enable_reg_pp1_iter1, Hweight_2_addr_reg_5283, ap_CS_fsm_state9, ap_CS_fsm_state11, tmp_105_reg_6176_pp1_iter1_reg)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1))) then 
            Hweight_2_address0 <= tmp_105_reg_6176_pp1_iter1_reg(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            Hweight_2_address0 <= Hweight_2_addr_reg_5283;
        else 
            Hweight_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    Hweight_2_ce0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter1, ap_block_pp1_stage1_11001, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)))) then 
            Hweight_2_ce0 <= ap_const_logic_1;
        else 
            Hweight_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Hweight_2_d0_assign_proc : process(tmp_27_reg_5259, ap_CS_fsm_state9, tmp_64_reg_5326, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            Hweight_2_d0 <= tmp_64_reg_5326;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            Hweight_2_d0 <= tmp_27_reg_5259;
        else 
            Hweight_2_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Hweight_2_we0_assign_proc : process(ap_CS_fsm_state9, tmp_46_fu_2743_p2, wind_2_t_reg_5322, ap_CS_fsm_state11, tmp_57_fu_2748_p1)
    begin
        if ((((wind_2_t_reg_5322 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((tmp_57_fu_2748_p1 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state9) and (tmp_46_fu_2743_p2 = ap_const_lv1_1)))) then 
            Hweight_2_we0 <= ap_const_logic_1;
        else 
            Hweight_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Hweight_3_address0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1, ap_enable_reg_pp1_iter1, Hweight_3_addr_reg_5288, ap_CS_fsm_state9, ap_CS_fsm_state11, tmp_105_reg_6176_pp1_iter1_reg)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1))) then 
            Hweight_3_address0 <= tmp_105_reg_6176_pp1_iter1_reg(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            Hweight_3_address0 <= Hweight_3_addr_reg_5288;
        else 
            Hweight_3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    Hweight_3_ce0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter1, ap_block_pp1_stage1_11001, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)))) then 
            Hweight_3_ce0 <= ap_const_logic_1;
        else 
            Hweight_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Hweight_3_d0_assign_proc : process(tmp_27_reg_5259, ap_CS_fsm_state9, tmp_64_reg_5326, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            Hweight_3_d0 <= tmp_64_reg_5326;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            Hweight_3_d0 <= tmp_27_reg_5259;
        else 
            Hweight_3_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Hweight_3_we0_assign_proc : process(ap_CS_fsm_state9, tmp_46_fu_2743_p2, wind_2_t_reg_5322, ap_CS_fsm_state11, tmp_57_fu_2748_p1)
    begin
        if ((((wind_2_t_reg_5322 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((tmp_57_fu_2748_p1 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state9) and (tmp_46_fu_2743_p2 = ap_const_lv1_1)))) then 
            Hweight_3_we0 <= ap_const_logic_1;
        else 
            Hweight_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Hweight_4_address0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1, ap_enable_reg_pp1_iter1, Hweight_4_addr_reg_5293, ap_CS_fsm_state9, ap_CS_fsm_state11, tmp_105_reg_6176_pp1_iter1_reg)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1))) then 
            Hweight_4_address0 <= tmp_105_reg_6176_pp1_iter1_reg(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            Hweight_4_address0 <= Hweight_4_addr_reg_5293;
        else 
            Hweight_4_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    Hweight_4_ce0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter1, ap_block_pp1_stage1_11001, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)))) then 
            Hweight_4_ce0 <= ap_const_logic_1;
        else 
            Hweight_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Hweight_4_d0_assign_proc : process(tmp_27_reg_5259, ap_CS_fsm_state9, tmp_64_reg_5326, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            Hweight_4_d0 <= tmp_64_reg_5326;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            Hweight_4_d0 <= tmp_27_reg_5259;
        else 
            Hweight_4_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Hweight_4_we0_assign_proc : process(ap_CS_fsm_state9, tmp_46_fu_2743_p2, wind_2_t_reg_5322, ap_CS_fsm_state11, tmp_57_fu_2748_p1)
    begin
        if (((not((wind_2_t_reg_5322 = ap_const_lv3_1)) and not((wind_2_t_reg_5322 = ap_const_lv3_2)) and not((wind_2_t_reg_5322 = ap_const_lv3_3)) and not((wind_2_t_reg_5322 = ap_const_lv3_0)) and (ap_const_logic_1 = ap_CS_fsm_state11)) or (not((tmp_57_fu_2748_p1 = ap_const_lv3_1)) and not((tmp_57_fu_2748_p1 = ap_const_lv3_2)) and not((tmp_57_fu_2748_p1 = ap_const_lv3_3)) and not((tmp_57_fu_2748_p1 = ap_const_lv3_0)) and (ap_const_logic_1 = ap_CS_fsm_state9) and (tmp_46_fu_2743_p2 = ap_const_lv1_1)))) then 
            Hweight_4_we0 <= ap_const_logic_1;
        else 
            Hweight_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Vreq_address0_assign_proc : process(ap_CS_fsm_state31, ap_CS_fsm_state24, tmp_86_fu_3231_p1, tmp_74_fu_3376_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            Vreq_address0 <= tmp_74_fu_3376_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            Vreq_address0 <= tmp_86_fu_3231_p1(9 - 1 downto 0);
        else 
            Vreq_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    Vreq_ce0_assign_proc : process(ap_CS_fsm_state31, ap_CS_fsm_state24)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state24))) then 
            Vreq_ce0 <= ap_const_logic_1;
        else 
            Vreq_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Vreq_we0_assign_proc : process(ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            Vreq_we0 <= ap_const_logic_1;
        else 
            Vreq_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Vstart_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state31, ap_CS_fsm_state24, tmp_86_fu_3231_p1, tmp_74_fu_3376_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            Vstart_address0 <= tmp_74_fu_3376_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            Vstart_address0 <= tmp_86_fu_3231_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            Vstart_address0 <= ap_const_lv64_0(9 - 1 downto 0);
        else 
            Vstart_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    Vstart_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state31, ap_CS_fsm_state24)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state24))) then 
            Vstart_ce0 <= ap_const_logic_1;
        else 
            Vstart_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Vstart_d0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state24, start_index_1_cast_c_fu_3237_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            Vstart_d0 <= start_index_1_cast_c_fu_3237_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            Vstart_d0 <= ap_const_lv13_0;
        else 
            Vstart_d0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    Vstart_we0_assign_proc : process(ap_CS_fsm_state2, exitcond5_fu_2458_p2, ap_CS_fsm_state24)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (exitcond5_fu_2458_p2 = ap_const_lv1_1)))) then 
            Vstart_we0 <= ap_const_logic_1;
        else 
            Vstart_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Vweight_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state19, ap_CS_fsm_state21, ap_CS_fsm_state23, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, tmp_48_fu_3060_p1, tmp_66_fu_3144_p1, tmp_85_fu_3217_p1, tmp_78_fu_3321_p1, tmp_183_1_fu_3360_p1, tmp_183_4_fu_3397_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            Vweight_address0 <= tmp_183_4_fu_3397_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            Vweight_address0 <= tmp_183_1_fu_3360_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            Vweight_address0 <= tmp_78_fu_3321_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            Vweight_address0 <= tmp_85_fu_3217_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            Vweight_address0 <= tmp_66_fu_3144_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            Vweight_address0 <= tmp_48_fu_3060_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            Vweight_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        else 
            Vweight_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    Vweight_address1_assign_proc : process(ap_CS_fsm_state30, ap_CS_fsm_state31, tmp_183_2_fu_3371_p1, tmp_183_3_fu_3387_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            Vweight_address1 <= tmp_183_3_fu_3387_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            Vweight_address1 <= tmp_183_2_fu_3371_p1(10 - 1 downto 0);
        else 
            Vweight_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    Vweight_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state19, ap_CS_fsm_state21, ap_CS_fsm_state23, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state19) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            Vweight_ce0 <= ap_const_logic_1;
        else 
            Vweight_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Vweight_ce1_assign_proc : process(ap_CS_fsm_state30, ap_CS_fsm_state31)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30))) then 
            Vweight_ce1 <= ap_const_logic_1;
        else 
            Vweight_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Vweight_d0_assign_proc : process(ap_CS_fsm_state1, tmp_47_reg_5461, ap_CS_fsm_state19, tmp_55_reg_5501, ap_CS_fsm_state21, tmp_84_reg_5527, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            Vweight_d0 <= tmp_84_reg_5527;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            Vweight_d0 <= tmp_55_reg_5501;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            Vweight_d0 <= tmp_47_reg_5461;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            Vweight_d0 <= ap_const_lv16_0;
        else 
            Vweight_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Vweight_we0_assign_proc : process(ap_start, ap_CS_fsm_state1, tmp_45_reg_5457, ap_CS_fsm_state19, ap_CS_fsm_state21, tmp_61_fu_3139_p2, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state21) and (tmp_61_fu_3139_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state19) and (tmp_45_reg_5457 = ap_const_lv1_1)))) then 
            Vweight_we0 <= ap_const_logic_1;
        else 
            Vweight_we0 <= ap_const_logic_0;
        end if; 
    end process;

    Wx_0_fu_4600_p3 <= 
        ap_const_lv16_0 when (tmp_112_reg_6493(0) = '1') else 
        Hweight_0_q0;
    Wx_1_fu_4641_p3 <= 
        Hweight_1_q0 when (icmp4_reg_6508(0) = '1') else 
        ap_const_lv16_0;
    Wx_2_fu_4682_p3 <= 
        Hweight_2_q0 when (tmp_219_2_reg_6523(0) = '1') else 
        ap_const_lv16_0;
    Wx_3_fu_4723_p3 <= 
        Hweight_3_q0 when (icmp5_reg_6538(0) = '1') else 
        ap_const_lv16_0;
    Wx_4_fu_4764_p3 <= 
        Hweight_4_q0 when (tmp_219_4_reg_6553(0) = '1') else 
        ap_const_lv16_0;
    Wy_0_fu_3476_p3 <= 
        ap_const_lv16_0 when (tmp_77_fu_3470_p2(0) = '1') else 
        Vweight_load_reg_5987;
    Wy_1_fu_3499_p3 <= 
        Vweight_load_1_reg_6012 when (icmp1_fu_3493_p2(0) = '1') else 
        ap_const_lv16_0;
    Wy_2_fu_3512_p3 <= 
        Vweight_load_2_reg_6017 when (tmp_179_2_fu_3506_p2(0) = '1') else 
        ap_const_lv16_0;
    Wy_3_fu_3535_p3 <= 
        Vweight_q1 when (icmp2_fu_3529_p2(0) = '1') else 
        ap_const_lv16_0;
    Wy_4_fu_3549_p3 <= 
        Vweight_q0 when (tmp_179_4_fu_3543_p2(0) = '1') else 
        ap_const_lv16_0;
    Xtemp0_cast1_cast_fu_2478_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_2470_p3),27));
    Xtemp0_cast3_fu_2563_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_reg_5112),32));
    Xtemp1_cast_fu_2566_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Xtemp1_reg_5127),32));
    Xtemp1_fu_2512_p2 <= std_logic_vector(unsigned(Xtemp0_cast1_cast_reg_5117) + unsigned(ap_const_lv27_20000));
    Yoffset_V_fu_3412_p0 <= Vstart_q0;
        Yoffset_V_fu_3412_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(Yoffset_V_fu_3412_p0),14));

    Ytemp0_cast4_fu_2965_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_29_reg_5351),32));
    Ytemp0_cast6_cast_fu_2880_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_29_fu_2872_p3),26));
    Ytemp1_cast_fu_2968_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Ytemp1_reg_5366),32));
    Ytemp1_fu_2914_p2 <= std_logic_vector(unsigned(Ytemp0_cast6_cast_reg_5356) + unsigned(ap_const_lv26_20000));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(25);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(31);
    ap_CS_fsm_pp1_stage1 <= ap_CS_fsm(32);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state116 <= ap_CS_fsm(68);
    ap_CS_fsm_state117 <= ap_CS_fsm(69);
    ap_CS_fsm_state118 <= ap_CS_fsm(70);
    ap_CS_fsm_state119 <= ap_CS_fsm(71);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state28 <= ap_CS_fsm(26);
    ap_CS_fsm_state29 <= ap_CS_fsm(27);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(28);
    ap_CS_fsm_state31 <= ap_CS_fsm(29);
    ap_CS_fsm_state32 <= ap_CS_fsm(30);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state81 <= ap_CS_fsm(33);
    ap_CS_fsm_state82 <= ap_CS_fsm(34);
    ap_CS_fsm_state83 <= ap_CS_fsm(35);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_const_boolean_1 = ap_block_pp0_stage0_subdone) and (ap_ST_fsm_pp0_stage0 = ap_CS_fsm));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(stream_in_V_V_empty_n, ap_enable_reg_pp0_iter1, exitcond2_reg_5902)
    begin
                ap_block_pp0_stage0_11001 <= ((stream_in_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (exitcond2_reg_5902 = ap_const_lv1_0));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(stream_in_V_V_empty_n, ap_enable_reg_pp0_iter1, exitcond2_reg_5902)
    begin
                ap_block_pp0_stage0_subdone <= ((stream_in_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (exitcond2_reg_5902 = ap_const_lv1_0));
    end process;


    ap_block_pp1_assign_proc : process(ap_CS_fsm, ap_block_pp1_stage1_subdone, ap_block_pp1_stage0_subdone)
    begin
                ap_block_pp1 <= (((ap_const_boolean_1 = ap_block_pp1_stage0_subdone) and (ap_ST_fsm_pp1_stage0 = ap_CS_fsm)) or ((ap_const_boolean_1 = ap_block_pp1_stage1_subdone) and (ap_ST_fsm_pp1_stage1 = ap_CS_fsm)));
    end process;

        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_11001_ignoreCallOp1124 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage1_01001_assign_proc : process(stream_in_V_V_empty_n, resize_out_V_V_full_n, ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter5, ap_predicate_op655_read_state34, ap_predicate_op1142_write_state44)
    begin
                ap_block_pp1_stage1_01001 <= (((ap_predicate_op1142_write_state44 = ap_const_boolean_1) and (resize_out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp1_iter5 = ap_const_logic_1)) or ((ap_predicate_op655_read_state34 = ap_const_boolean_1) and (stream_in_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp1_stage1_11001_assign_proc : process(stream_in_V_V_empty_n, resize_out_V_V_full_n, ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter5, ap_predicate_op655_read_state34, ap_predicate_op1142_write_state44)
    begin
                ap_block_pp1_stage1_11001 <= (((ap_predicate_op1142_write_state44 = ap_const_boolean_1) and (resize_out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp1_iter5 = ap_const_logic_1)) or ((ap_predicate_op655_read_state34 = ap_const_boolean_1) and (stream_in_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp1_stage1_11001_ignoreCallOp1123_assign_proc : process(stream_in_V_V_empty_n, resize_out_V_V_full_n, ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter5, ap_predicate_op655_read_state34, ap_predicate_op1142_write_state44)
    begin
                ap_block_pp1_stage1_11001_ignoreCallOp1123 <= (((ap_predicate_op1142_write_state44 = ap_const_boolean_1) and (resize_out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp1_iter5 = ap_const_logic_1)) or ((ap_predicate_op655_read_state34 = ap_const_boolean_1) and (stream_in_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp1_stage1_subdone_assign_proc : process(stream_in_V_V_empty_n, resize_out_V_V_full_n, ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter5, ap_predicate_op655_read_state34, ap_predicate_op1142_write_state44)
    begin
                ap_block_pp1_stage1_subdone <= (((ap_predicate_op1142_write_state44 = ap_const_boolean_1) and (resize_out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp1_iter5 = ap_const_logic_1)) or ((ap_predicate_op655_read_state34 = ap_const_boolean_1) and (stream_in_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)));
    end process;

        ap_block_state26_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state27_pp0_stage0_iter1_assign_proc : process(stream_in_V_V_empty_n, exitcond2_reg_5902)
    begin
                ap_block_state27_pp0_stage0_iter1 <= ((stream_in_V_V_empty_n = ap_const_logic_0) and (exitcond2_reg_5902 = ap_const_lv1_0));
    end process;

        ap_block_state33_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp1_stage0_iter0_ignore_call313 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state34_pp1_stage1_iter0_assign_proc : process(stream_in_V_V_empty_n, ap_predicate_op655_read_state34)
    begin
                ap_block_state34_pp1_stage1_iter0 <= ((ap_predicate_op655_read_state34 = ap_const_boolean_1) and (stream_in_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_block_state34_pp1_stage1_iter0_ignore_call313_assign_proc : process(stream_in_V_V_empty_n, ap_predicate_op655_read_state34)
    begin
                ap_block_state34_pp1_stage1_iter0_ignore_call313 <= ((ap_predicate_op655_read_state34 = ap_const_boolean_1) and (stream_in_V_V_empty_n = ap_const_logic_0));
    end process;

        ap_block_state35_pp1_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp1_stage0_iter1_ignore_call313 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp1_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp1_stage1_iter1_ignore_call313 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp1_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp1_stage0_iter2_ignore_call313 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp1_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp1_stage1_iter2_ignore_call313 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp1_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp1_stage0_iter3_ignore_call313 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state40_pp1_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state40_pp1_stage1_iter3_ignore_call313 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state41_pp1_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state41_pp1_stage0_iter4_ignore_call313 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state42_pp1_stage1_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state42_pp1_stage1_iter4_ignore_call313 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state43_pp1_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state43_pp1_stage0_iter5_ignore_call313 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state44_pp1_stage1_iter5_assign_proc : process(resize_out_V_V_full_n, ap_predicate_op1142_write_state44)
    begin
                ap_block_state44_pp1_stage1_iter5 <= ((ap_predicate_op1142_write_state44 = ap_const_boolean_1) and (resize_out_V_V_full_n = ap_const_logic_0));
    end process;


    ap_block_state44_pp1_stage1_iter5_ignore_call313_assign_proc : process(resize_out_V_V_full_n, ap_predicate_op1142_write_state44)
    begin
                ap_block_state44_pp1_stage1_iter5_ignore_call313 <= ((ap_predicate_op1142_write_state44 = ap_const_boolean_1) and (resize_out_V_V_full_n = ap_const_logic_0));
    end process;

        ap_block_state45_pp1_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state45_pp1_stage0_iter6_ignore_call313 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state46_pp1_stage1_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state46_pp1_stage1_iter6_ignore_call313 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state47_pp1_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state47_pp1_stage0_iter7_ignore_call313 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state48_pp1_stage1_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state48_pp1_stage1_iter7_ignore_call313 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state49_pp1_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state49_pp1_stage0_iter8_ignore_call313 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state50_pp1_stage1_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state50_pp1_stage1_iter8_ignore_call313 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state51_pp1_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state51_pp1_stage0_iter9_ignore_call313 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state52_pp1_stage1_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state52_pp1_stage1_iter9_ignore_call313 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state53_pp1_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state53_pp1_stage0_iter10_ignore_call313 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state54_pp1_stage1_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state54_pp1_stage1_iter10_ignore_call313 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state55_pp1_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state55_pp1_stage0_iter11_ignore_call313 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state56_pp1_stage1_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state56_pp1_stage1_iter11_ignore_call313 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state57_pp1_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state57_pp1_stage0_iter12_ignore_call313 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state58_pp1_stage1_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state58_pp1_stage1_iter12_ignore_call313 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state59_pp1_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state59_pp1_stage0_iter13_ignore_call313 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state60_pp1_stage1_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state60_pp1_stage1_iter13_ignore_call313 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state61_pp1_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state61_pp1_stage0_iter14_ignore_call313 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state62_pp1_stage1_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state62_pp1_stage1_iter14_ignore_call313 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state63_pp1_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state63_pp1_stage0_iter15_ignore_call313 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state64_pp1_stage1_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state64_pp1_stage1_iter15_ignore_call313 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state65_pp1_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state65_pp1_stage0_iter16_ignore_call313 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state66_pp1_stage1_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state66_pp1_stage1_iter16_ignore_call313 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state67_pp1_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state67_pp1_stage0_iter17_ignore_call313 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state68_pp1_stage1_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state68_pp1_stage1_iter17_ignore_call313 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state69_pp1_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state69_pp1_stage0_iter18_ignore_call313 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state70_pp1_stage1_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state70_pp1_stage1_iter18_ignore_call313 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state71_pp1_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state71_pp1_stage0_iter19_ignore_call313 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state72_pp1_stage1_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state72_pp1_stage1_iter19_ignore_call313 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state73_pp1_stage0_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state73_pp1_stage0_iter20_ignore_call313 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state74_pp1_stage1_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state74_pp1_stage1_iter20_ignore_call313 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state75_pp1_stage0_iter21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state75_pp1_stage0_iter21_ignore_call313 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state76_pp1_stage1_iter21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state76_pp1_stage1_iter21_ignore_call313 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state77_pp1_stage0_iter22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state77_pp1_stage0_iter22_ignore_call313 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state78_pp1_stage1_iter22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state78_pp1_stage1_iter22_ignore_call313 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state79_pp1_stage0_iter23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state79_pp1_stage0_iter23_ignore_call313 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state80_pp1_stage1_iter23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state80_pp1_stage1_iter23_ignore_call313 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_5067_assign_proc : process(or_cond_reg_6232, tmp_107_reg_6236, ap_enable_reg_pp1_iter1)
    begin
                ap_condition_5067 <= ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (tmp_107_reg_6236 = ap_const_lv1_1) and (or_cond_reg_6232 = ap_const_lv1_1));
    end process;


    ap_condition_5069_assign_proc : process(exitcond_reg_6075, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0)
    begin
                ap_condition_5069 <= ((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (exitcond_reg_6075 = ap_const_lv1_0));
    end process;


    ap_condition_5073_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1, exitcond_reg_6075_pp1_iter1_reg)
    begin
                ap_condition_5073 <= ((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1) and (exitcond_reg_6075_pp1_iter1_reg = ap_const_lv1_0));
    end process;


    ap_condition_783_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1_11001)
    begin
                ap_condition_783 <= ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1));
    end process;


    ap_condition_821_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, exitcond_reg_6075, not_s_reg_6045, ap_block_pp1_stage1_11001)
    begin
                ap_condition_821 <= ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (not_s_reg_6045 = ap_const_lv1_1) and (exitcond_reg_6075 = ap_const_lv1_0));
    end process;


    ap_condition_875_assign_proc : process(exitcond_reg_6075, or_cond_fu_3662_p2, tmp_107_fu_3685_p2)
    begin
                ap_condition_875 <= ((tmp_107_fu_3685_p2 = ap_const_lv1_1) and (or_cond_fu_3662_p2 = ap_const_lv1_1) and (exitcond_reg_6075 = ap_const_lv1_0));
    end process;


    ap_condition_pp0_exit_iter0_state26_assign_proc : process(exitcond2_fu_3289_p2)
    begin
        if ((exitcond2_fu_3289_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state26 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state26 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_exit_iter1_state35_assign_proc : process(ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0))) then 
            ap_condition_pp1_exit_iter1_state35 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter1_state35 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state119)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state119) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_operation_609_assign_proc : process(ap_predicate_op609_load_state33)
    begin
                ap_enable_operation_609 <= (ap_predicate_op609_load_state33 = ap_const_boolean_1);
    end process;


    ap_enable_operation_611_assign_proc : process(ap_predicate_op611_load_state33)
    begin
                ap_enable_operation_611 <= (ap_predicate_op611_load_state33 = ap_const_boolean_1);
    end process;


    ap_enable_operation_613_assign_proc : process(ap_predicate_op613_load_state33)
    begin
                ap_enable_operation_613 <= (ap_predicate_op613_load_state33 = ap_const_boolean_1);
    end process;


    ap_enable_operation_615_assign_proc : process(ap_predicate_op615_load_state33)
    begin
                ap_enable_operation_615 <= (ap_predicate_op615_load_state33 = ap_const_boolean_1);
    end process;


    ap_enable_operation_621_assign_proc : process(ap_predicate_op621_load_state33)
    begin
                ap_enable_operation_621 <= (ap_predicate_op621_load_state33 = ap_const_boolean_1);
    end process;


    ap_enable_operation_623_assign_proc : process(ap_predicate_op623_load_state33)
    begin
                ap_enable_operation_623 <= (ap_predicate_op623_load_state33 = ap_const_boolean_1);
    end process;


    ap_enable_operation_625_assign_proc : process(ap_predicate_op625_load_state33)
    begin
                ap_enable_operation_625 <= (ap_predicate_op625_load_state33 = ap_const_boolean_1);
    end process;


    ap_enable_operation_627_assign_proc : process(ap_predicate_op627_load_state33)
    begin
                ap_enable_operation_627 <= (ap_predicate_op627_load_state33 = ap_const_boolean_1);
    end process;


    ap_enable_operation_632_assign_proc : process(ap_predicate_op632_load_state33)
    begin
                ap_enable_operation_632 <= (ap_predicate_op632_load_state33 = ap_const_boolean_1);
    end process;


    ap_enable_operation_634_assign_proc : process(ap_predicate_op634_load_state33)
    begin
                ap_enable_operation_634 <= (ap_predicate_op634_load_state33 = ap_const_boolean_1);
    end process;


    ap_enable_operation_636_assign_proc : process(ap_predicate_op636_load_state33)
    begin
                ap_enable_operation_636 <= (ap_predicate_op636_load_state33 = ap_const_boolean_1);
    end process;


    ap_enable_operation_638_assign_proc : process(ap_predicate_op638_load_state33)
    begin
                ap_enable_operation_638 <= (ap_predicate_op638_load_state33 = ap_const_boolean_1);
    end process;


    ap_enable_operation_640_assign_proc : process(ap_predicate_op640_load_state33)
    begin
                ap_enable_operation_640 <= (ap_predicate_op640_load_state33 = ap_const_boolean_1);
    end process;


    ap_enable_operation_646_assign_proc : process(ap_predicate_op646_load_state34)
    begin
                ap_enable_operation_646 <= (ap_predicate_op646_load_state34 = ap_const_boolean_1);
    end process;


    ap_enable_operation_647_assign_proc : process(ap_predicate_op647_load_state34)
    begin
                ap_enable_operation_647 <= (ap_predicate_op647_load_state34 = ap_const_boolean_1);
    end process;


    ap_enable_operation_650_assign_proc : process(ap_predicate_op650_load_state34)
    begin
                ap_enable_operation_650 <= (ap_predicate_op650_load_state34 = ap_const_boolean_1);
    end process;


    ap_enable_operation_651_assign_proc : process(ap_predicate_op651_load_state34)
    begin
                ap_enable_operation_651 <= (ap_predicate_op651_load_state34 = ap_const_boolean_1);
    end process;


    ap_enable_operation_657_assign_proc : process(ap_predicate_op657_store_state34)
    begin
                ap_enable_operation_657 <= (ap_predicate_op657_store_state34 = ap_const_boolean_1);
    end process;


    ap_enable_operation_658_assign_proc : process(ap_predicate_op658_load_state34)
    begin
                ap_enable_operation_658 <= (ap_predicate_op658_load_state34 = ap_const_boolean_1);
    end process;


    ap_enable_operation_660_assign_proc : process(ap_predicate_op660_store_state34)
    begin
                ap_enable_operation_660 <= (ap_predicate_op660_store_state34 = ap_const_boolean_1);
    end process;


    ap_enable_operation_661_assign_proc : process(ap_predicate_op661_load_state34)
    begin
                ap_enable_operation_661 <= (ap_predicate_op661_load_state34 = ap_const_boolean_1);
    end process;


    ap_enable_operation_662_assign_proc : process(ap_predicate_op662_store_state34)
    begin
                ap_enable_operation_662 <= (ap_predicate_op662_store_state34 = ap_const_boolean_1);
    end process;


    ap_enable_operation_663_assign_proc : process(ap_predicate_op663_load_state34)
    begin
                ap_enable_operation_663 <= (ap_predicate_op663_load_state34 = ap_const_boolean_1);
    end process;


    ap_enable_operation_664_assign_proc : process(ap_predicate_op664_store_state34)
    begin
                ap_enable_operation_664 <= (ap_predicate_op664_store_state34 = ap_const_boolean_1);
    end process;


    ap_enable_operation_665_assign_proc : process(ap_predicate_op665_load_state34)
    begin
                ap_enable_operation_665 <= (ap_predicate_op665_load_state34 = ap_const_boolean_1);
    end process;


    ap_enable_operation_666_assign_proc : process(ap_predicate_op666_store_state34)
    begin
                ap_enable_operation_666 <= (ap_predicate_op666_store_state34 = ap_const_boolean_1);
    end process;


    ap_enable_operation_667_assign_proc : process(ap_predicate_op667_store_state34)
    begin
                ap_enable_operation_667 <= (ap_predicate_op667_store_state34 = ap_const_boolean_1);
    end process;


    ap_enable_operation_674_assign_proc : process(ap_predicate_op674_load_state34)
    begin
                ap_enable_operation_674 <= (ap_predicate_op674_load_state34 = ap_const_boolean_1);
    end process;


    ap_enable_operation_676_assign_proc : process(ap_predicate_op676_store_state34)
    begin
                ap_enable_operation_676 <= (ap_predicate_op676_store_state34 = ap_const_boolean_1);
    end process;


    ap_enable_operation_677_assign_proc : process(ap_predicate_op677_load_state34)
    begin
                ap_enable_operation_677 <= (ap_predicate_op677_load_state34 = ap_const_boolean_1);
    end process;


    ap_enable_operation_678_assign_proc : process(ap_predicate_op678_store_state34)
    begin
                ap_enable_operation_678 <= (ap_predicate_op678_store_state34 = ap_const_boolean_1);
    end process;


    ap_enable_operation_679_assign_proc : process(ap_predicate_op679_load_state34)
    begin
                ap_enable_operation_679 <= (ap_predicate_op679_load_state34 = ap_const_boolean_1);
    end process;


    ap_enable_operation_680_assign_proc : process(ap_predicate_op680_store_state34)
    begin
                ap_enable_operation_680 <= (ap_predicate_op680_store_state34 = ap_const_boolean_1);
    end process;


    ap_enable_operation_681_assign_proc : process(ap_predicate_op681_load_state34)
    begin
                ap_enable_operation_681 <= (ap_predicate_op681_load_state34 = ap_const_boolean_1);
    end process;


    ap_enable_operation_682_assign_proc : process(ap_predicate_op682_store_state34)
    begin
                ap_enable_operation_682 <= (ap_predicate_op682_store_state34 = ap_const_boolean_1);
    end process;


    ap_enable_operation_683_assign_proc : process(ap_predicate_op683_load_state34)
    begin
                ap_enable_operation_683 <= (ap_predicate_op683_load_state34 = ap_const_boolean_1);
    end process;


    ap_enable_operation_684_assign_proc : process(ap_predicate_op684_store_state34)
    begin
                ap_enable_operation_684 <= (ap_predicate_op684_store_state34 = ap_const_boolean_1);
    end process;


    ap_enable_operation_763_assign_proc : process(ap_predicate_op763_load_state35)
    begin
                ap_enable_operation_763 <= (ap_predicate_op763_load_state35 = ap_const_boolean_1);
    end process;


    ap_enable_operation_937_assign_proc : process(ap_predicate_op937_load_state36)
    begin
                ap_enable_operation_937 <= (ap_predicate_op937_load_state36 = ap_const_boolean_1);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);

    ap_enable_state33_pp1_iter0_stage0_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0)
    begin
                ap_enable_state33_pp1_iter0_stage0 <= ((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1));
    end process;


    ap_enable_state34_pp1_iter0_stage1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0)
    begin
                ap_enable_state34_pp1_iter0_stage1 <= ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1));
    end process;


    ap_enable_state35_pp1_iter1_stage0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1)
    begin
                ap_enable_state35_pp1_iter1_stage0 <= ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_enable_state36_pp1_iter1_stage1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter1)
    begin
                ap_enable_state36_pp1_iter1_stage1 <= ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1));
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter5, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter2, ap_enable_reg_pp1_iter3, ap_enable_reg_pp1_iter4, ap_enable_reg_pp1_iter6, ap_enable_reg_pp1_iter7, ap_enable_reg_pp1_iter8, ap_enable_reg_pp1_iter9, ap_enable_reg_pp1_iter10, ap_enable_reg_pp1_iter11, ap_enable_reg_pp1_iter12, ap_enable_reg_pp1_iter13, ap_enable_reg_pp1_iter14, ap_enable_reg_pp1_iter15, ap_enable_reg_pp1_iter16, ap_enable_reg_pp1_iter17, ap_enable_reg_pp1_iter18, ap_enable_reg_pp1_iter19, ap_enable_reg_pp1_iter20, ap_enable_reg_pp1_iter21, ap_enable_reg_pp1_iter22, ap_enable_reg_pp1_iter23)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter5 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0) and (ap_enable_reg_pp1_iter23 = ap_const_logic_0) and (ap_enable_reg_pp1_iter22 = ap_const_logic_0) and (ap_enable_reg_pp1_iter21 = ap_const_logic_0) and (ap_enable_reg_pp1_iter20 = ap_const_logic_0) and (ap_enable_reg_pp1_iter19 = ap_const_logic_0) and (ap_enable_reg_pp1_iter18 = ap_const_logic_0) and (ap_enable_reg_pp1_iter17 = ap_const_logic_0) and (ap_enable_reg_pp1_iter16 = ap_const_logic_0) and (ap_enable_reg_pp1_iter15 = ap_const_logic_0) and (ap_enable_reg_pp1_iter14 = ap_const_logic_0) and (ap_enable_reg_pp1_iter13 = ap_const_logic_0) and (ap_enable_reg_pp1_iter12 = ap_const_logic_0) and (ap_enable_reg_pp1_iter11 = ap_const_logic_0) and (ap_enable_reg_pp1_iter10 = ap_const_logic_0) and (ap_enable_reg_pp1_iter9 = ap_const_logic_0) and (ap_enable_reg_pp1_iter8 = ap_const_logic_0) and (ap_enable_reg_pp1_iter7 = ap_const_logic_0) and (ap_enable_reg_pp1_iter6 = ap_const_logic_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_D0_4_V_phi_fu_1703_p6_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1, not_s_reg_6045, ap_enable_reg_pp1_iter1, exitcond_reg_6075_pp1_iter1_reg, tmp_99_reg_6195, buf_read_area_win_V_s_reg_6199, ap_phi_reg_pp1_iter1_D0_4_V_reg_1700)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_99_reg_6195 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage1) and (exitcond_reg_6075_pp1_iter1_reg = ap_const_lv1_0) and (not_s_reg_6045 = ap_const_lv1_0))) then 
            ap_phi_mux_D0_4_V_phi_fu_1703_p6 <= buf_read_area_win_V_s_reg_6199;
        else 
            ap_phi_mux_D0_4_V_phi_fu_1703_p6 <= ap_phi_reg_pp1_iter1_D0_4_V_reg_1700;
        end if; 
    end process;


    ap_phi_mux_D1_4_V_phi_fu_1692_p6_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1, not_s_reg_6045, ap_enable_reg_pp1_iter1, exitcond_reg_6075_pp1_iter1_reg, tmp_99_reg_6195, buf_read_area_win_1_3_reg_6205, ap_phi_reg_pp1_iter1_D1_4_V_reg_1689)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_99_reg_6195 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage1) and (exitcond_reg_6075_pp1_iter1_reg = ap_const_lv1_0) and (not_s_reg_6045 = ap_const_lv1_0))) then 
            ap_phi_mux_D1_4_V_phi_fu_1692_p6 <= buf_read_area_win_1_3_reg_6205;
        else 
            ap_phi_mux_D1_4_V_phi_fu_1692_p6 <= ap_phi_reg_pp1_iter1_D1_4_V_reg_1689;
        end if; 
    end process;


    ap_phi_mux_D2_4_V_phi_fu_1681_p6_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1, not_s_reg_6045, ap_enable_reg_pp1_iter1, exitcond_reg_6075_pp1_iter1_reg, tmp_99_reg_6195, buf_read_area_win_V_1_reg_6211, ap_phi_reg_pp1_iter1_D2_4_V_reg_1678)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_99_reg_6195 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage1) and (exitcond_reg_6075_pp1_iter1_reg = ap_const_lv1_0) and (not_s_reg_6045 = ap_const_lv1_0))) then 
            ap_phi_mux_D2_4_V_phi_fu_1681_p6 <= buf_read_area_win_V_1_reg_6211;
        else 
            ap_phi_mux_D2_4_V_phi_fu_1681_p6 <= ap_phi_reg_pp1_iter1_D2_4_V_reg_1678;
        end if; 
    end process;


    ap_phi_mux_D3_4_V_phi_fu_1670_p6_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1, not_s_reg_6045, ap_enable_reg_pp1_iter1, exitcond_reg_6075_pp1_iter1_reg, tmp_99_reg_6195, buf_read_area_win_3_3_reg_6217, ap_phi_reg_pp1_iter1_D3_4_V_reg_1667)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_99_reg_6195 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage1) and (exitcond_reg_6075_pp1_iter1_reg = ap_const_lv1_0) and (not_s_reg_6045 = ap_const_lv1_0))) then 
            ap_phi_mux_D3_4_V_phi_fu_1670_p6 <= buf_read_area_win_3_3_reg_6217;
        else 
            ap_phi_mux_D3_4_V_phi_fu_1670_p6 <= ap_phi_reg_pp1_iter1_D3_4_V_reg_1667;
        end if; 
    end process;


    ap_phi_mux_buf_read_area_win_4_7_phi_fu_1715_p6_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1, not_s_reg_6045, ap_enable_reg_pp1_iter1, exitcond_reg_6075_pp1_iter1_reg, tmp_99_reg_6195, lbuf_in_4_V_q1, ap_phi_reg_pp1_iter1_buf_read_area_win_4_7_reg_1711)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_99_reg_6195 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage1) and (exitcond_reg_6075_pp1_iter1_reg = ap_const_lv1_0) and (not_s_reg_6045 = ap_const_lv1_0))) then 
            ap_phi_mux_buf_read_area_win_4_7_phi_fu_1715_p6 <= lbuf_in_4_V_q1;
        else 
            ap_phi_mux_buf_read_area_win_4_7_phi_fu_1715_p6 <= ap_phi_reg_pp1_iter1_buf_read_area_win_4_7_reg_1711;
        end if; 
    end process;


    ap_phi_mux_p_01080_2_phi_fu_1656_p6_assign_proc : process(exitcond_reg_6075, or_cond_reg_6232, tmp_107_reg_6236, tmp_97_reg_1641, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_phi_reg_pp1_iter1_p_01080_2_reg_1652)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (or_cond_reg_6232 = ap_const_lv1_1) and (tmp_107_reg_6236 = ap_const_lv1_0) and (exitcond_reg_6075 = ap_const_lv1_0))) then 
            ap_phi_mux_p_01080_2_phi_fu_1656_p6 <= tmp_97_reg_1641;
        else 
            ap_phi_mux_p_01080_2_phi_fu_1656_p6 <= ap_phi_reg_pp1_iter1_p_01080_2_reg_1652;
        end if; 
    end process;


    ap_phi_mux_r_V_phi_fu_1633_p4_assign_proc : process(exitcond_reg_6075, r_V_reg_1629, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, i_V_4_reg_6190, ap_block_pp1_stage0)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (exitcond_reg_6075 = ap_const_lv1_0))) then 
            ap_phi_mux_r_V_phi_fu_1633_p4 <= i_V_4_reg_6190;
        else 
            ap_phi_mux_r_V_phi_fu_1633_p4 <= r_V_reg_1629;
        end if; 
    end process;


    ap_phi_mux_tmp_97_phi_fu_1644_p4_assign_proc : process(exitcond_reg_6075, tmp_97_reg_1641, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_phi_mux_p_01080_2_phi_fu_1656_p6)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (exitcond_reg_6075 = ap_const_lv1_0))) then 
            ap_phi_mux_tmp_97_phi_fu_1644_p4 <= ap_phi_mux_p_01080_2_phi_fu_1656_p6;
        else 
            ap_phi_mux_tmp_97_phi_fu_1644_p4 <= tmp_97_reg_1641;
        end if; 
    end process;

    ap_phi_reg_pp1_iter0_D0_4_V_reg_1700 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter0_D1_4_V_reg_1689 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter0_D2_4_V_reg_1678 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter0_D3_4_V_reg_1667 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter0_buf_read_area_win_4_7_reg_1711 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter0_p_01080_2_reg_1652 <= "XXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter0_tmp_V_3_reg_1725 <= "X";

    ap_predicate_op1123_call_state38_assign_proc : process(exitcond_reg_6075_pp1_iter2_reg, or_cond_reg_6232_pp1_iter1_reg, tmp_107_reg_6236_pp1_iter1_reg)
    begin
                ap_predicate_op1123_call_state38 <= ((tmp_107_reg_6236_pp1_iter1_reg = ap_const_lv1_1) and (or_cond_reg_6232_pp1_iter1_reg = ap_const_lv1_1) and (exitcond_reg_6075_pp1_iter2_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op1123_call_state38_state37_assign_proc : process(exitcond_reg_6075_pp1_iter1_reg, or_cond_reg_6232_pp1_iter1_reg, tmp_107_reg_6236_pp1_iter1_reg)
    begin
                ap_predicate_op1123_call_state38_state37 <= ((tmp_107_reg_6236_pp1_iter1_reg = ap_const_lv1_1) and (or_cond_reg_6232_pp1_iter1_reg = ap_const_lv1_1) and (exitcond_reg_6075_pp1_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op1142_write_state44_assign_proc : process(exitcond_reg_6075_pp1_iter5_reg, or_cond_reg_6232_pp1_iter4_reg, tmp_107_reg_6236_pp1_iter4_reg)
    begin
                ap_predicate_op1142_write_state44 <= ((tmp_107_reg_6236_pp1_iter4_reg = ap_const_lv1_1) and (or_cond_reg_6232_pp1_iter4_reg = ap_const_lv1_1) and (exitcond_reg_6075_pp1_iter5_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op609_load_state33_assign_proc : process(not_s_reg_6045, exitcond_fu_3557_p2)
    begin
                ap_predicate_op609_load_state33 <= ((exitcond_fu_3557_p2 = ap_const_lv1_0) and (not_s_reg_6045 = ap_const_lv1_0));
    end process;


    ap_predicate_op611_load_state33_assign_proc : process(not_s_reg_6045, exitcond_fu_3557_p2)
    begin
                ap_predicate_op611_load_state33 <= ((exitcond_fu_3557_p2 = ap_const_lv1_0) and (not_s_reg_6045 = ap_const_lv1_0));
    end process;


    ap_predicate_op613_load_state33_assign_proc : process(not_s_reg_6045, exitcond_fu_3557_p2)
    begin
                ap_predicate_op613_load_state33 <= ((exitcond_fu_3557_p2 = ap_const_lv1_0) and (not_s_reg_6045 = ap_const_lv1_0));
    end process;


    ap_predicate_op615_load_state33_assign_proc : process(not_s_reg_6045, exitcond_fu_3557_p2)
    begin
                ap_predicate_op615_load_state33 <= ((exitcond_fu_3557_p2 = ap_const_lv1_0) and (not_s_reg_6045 = ap_const_lv1_0));
    end process;


    ap_predicate_op621_load_state33_assign_proc : process(not_s_reg_6045, exitcond_fu_3557_p2, brmerge_fu_3577_p2)
    begin
                ap_predicate_op621_load_state33 <= ((not_s_reg_6045 = ap_const_lv1_1) and (brmerge_fu_3577_p2 = ap_const_lv1_0) and (exitcond_fu_3557_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op623_load_state33_assign_proc : process(not_s_reg_6045, exitcond_fu_3557_p2, brmerge_fu_3577_p2)
    begin
                ap_predicate_op623_load_state33 <= ((not_s_reg_6045 = ap_const_lv1_1) and (brmerge_fu_3577_p2 = ap_const_lv1_0) and (exitcond_fu_3557_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op625_load_state33_assign_proc : process(not_s_reg_6045, exitcond_fu_3557_p2, brmerge_fu_3577_p2)
    begin
                ap_predicate_op625_load_state33 <= ((not_s_reg_6045 = ap_const_lv1_1) and (brmerge_fu_3577_p2 = ap_const_lv1_0) and (exitcond_fu_3557_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op627_load_state33_assign_proc : process(not_s_reg_6045, exitcond_fu_3557_p2, brmerge_fu_3577_p2)
    begin
                ap_predicate_op627_load_state33 <= ((not_s_reg_6045 = ap_const_lv1_1) and (brmerge_fu_3577_p2 = ap_const_lv1_0) and (exitcond_fu_3557_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op632_load_state33_assign_proc : process(not_s_reg_6045, exitcond_fu_3557_p2, brmerge_fu_3577_p2, grp_fu_2030_p2)
    begin
                ap_predicate_op632_load_state33 <= ((grp_fu_2030_p2 = ap_const_lv1_1) and (brmerge_fu_3577_p2 = ap_const_lv1_1) and (not_s_reg_6045 = ap_const_lv1_1) and (exitcond_fu_3557_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op634_load_state33_assign_proc : process(not_s_reg_6045, exitcond_fu_3557_p2, brmerge_fu_3577_p2, grp_fu_2030_p2)
    begin
                ap_predicate_op634_load_state33 <= ((grp_fu_2030_p2 = ap_const_lv1_1) and (brmerge_fu_3577_p2 = ap_const_lv1_1) and (not_s_reg_6045 = ap_const_lv1_1) and (exitcond_fu_3557_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op636_load_state33_assign_proc : process(not_s_reg_6045, exitcond_fu_3557_p2, brmerge_fu_3577_p2, grp_fu_2030_p2)
    begin
                ap_predicate_op636_load_state33 <= ((grp_fu_2030_p2 = ap_const_lv1_1) and (brmerge_fu_3577_p2 = ap_const_lv1_1) and (not_s_reg_6045 = ap_const_lv1_1) and (exitcond_fu_3557_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op638_load_state33_assign_proc : process(not_s_reg_6045, exitcond_fu_3557_p2, brmerge_fu_3577_p2, grp_fu_2030_p2)
    begin
                ap_predicate_op638_load_state33 <= ((grp_fu_2030_p2 = ap_const_lv1_1) and (brmerge_fu_3577_p2 = ap_const_lv1_1) and (not_s_reg_6045 = ap_const_lv1_1) and (exitcond_fu_3557_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op640_load_state33_assign_proc : process(not_s_reg_6045, exitcond_fu_3557_p2, brmerge_fu_3577_p2, grp_fu_2030_p2)
    begin
                ap_predicate_op640_load_state33 <= ((grp_fu_2030_p2 = ap_const_lv1_1) and (brmerge_fu_3577_p2 = ap_const_lv1_1) and (not_s_reg_6045 = ap_const_lv1_1) and (exitcond_fu_3557_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op646_load_state34_assign_proc : process(exitcond_reg_6075, not_s_reg_6045)
    begin
                ap_predicate_op646_load_state34 <= ((not_s_reg_6045 = ap_const_lv1_0) and (exitcond_reg_6075 = ap_const_lv1_0));
    end process;


    ap_predicate_op647_load_state34_assign_proc : process(exitcond_reg_6075, not_s_reg_6045)
    begin
                ap_predicate_op647_load_state34 <= ((not_s_reg_6045 = ap_const_lv1_0) and (exitcond_reg_6075 = ap_const_lv1_0));
    end process;


    ap_predicate_op650_load_state34_assign_proc : process(exitcond_reg_6075, not_s_reg_6045)
    begin
                ap_predicate_op650_load_state34 <= ((not_s_reg_6045 = ap_const_lv1_0) and (exitcond_reg_6075 = ap_const_lv1_0));
    end process;


    ap_predicate_op651_load_state34_assign_proc : process(exitcond_reg_6075, not_s_reg_6045)
    begin
                ap_predicate_op651_load_state34 <= ((not_s_reg_6045 = ap_const_lv1_0) and (exitcond_reg_6075 = ap_const_lv1_0));
    end process;


    ap_predicate_op655_read_state34_assign_proc : process(exitcond_reg_6075, not_s_reg_6045, brmerge_reg_6104)
    begin
                ap_predicate_op655_read_state34 <= ((not_s_reg_6045 = ap_const_lv1_1) and (brmerge_reg_6104 = ap_const_lv1_0) and (exitcond_reg_6075 = ap_const_lv1_0));
    end process;


    ap_predicate_op657_store_state34_assign_proc : process(exitcond_reg_6075, not_s_reg_6045, brmerge_reg_6104)
    begin
                ap_predicate_op657_store_state34 <= ((not_s_reg_6045 = ap_const_lv1_1) and (brmerge_reg_6104 = ap_const_lv1_0) and (exitcond_reg_6075 = ap_const_lv1_0));
    end process;


    ap_predicate_op658_load_state34_assign_proc : process(exitcond_reg_6075, not_s_reg_6045, brmerge_reg_6104)
    begin
                ap_predicate_op658_load_state34 <= ((not_s_reg_6045 = ap_const_lv1_1) and (brmerge_reg_6104 = ap_const_lv1_0) and (exitcond_reg_6075 = ap_const_lv1_0));
    end process;


    ap_predicate_op660_store_state34_assign_proc : process(exitcond_reg_6075, not_s_reg_6045, brmerge_reg_6104)
    begin
                ap_predicate_op660_store_state34 <= ((not_s_reg_6045 = ap_const_lv1_1) and (brmerge_reg_6104 = ap_const_lv1_0) and (exitcond_reg_6075 = ap_const_lv1_0));
    end process;


    ap_predicate_op661_load_state34_assign_proc : process(exitcond_reg_6075, not_s_reg_6045, brmerge_reg_6104)
    begin
                ap_predicate_op661_load_state34 <= ((not_s_reg_6045 = ap_const_lv1_1) and (brmerge_reg_6104 = ap_const_lv1_0) and (exitcond_reg_6075 = ap_const_lv1_0));
    end process;


    ap_predicate_op662_store_state34_assign_proc : process(exitcond_reg_6075, not_s_reg_6045, brmerge_reg_6104)
    begin
                ap_predicate_op662_store_state34 <= ((not_s_reg_6045 = ap_const_lv1_1) and (brmerge_reg_6104 = ap_const_lv1_0) and (exitcond_reg_6075 = ap_const_lv1_0));
    end process;


    ap_predicate_op663_load_state34_assign_proc : process(exitcond_reg_6075, not_s_reg_6045, brmerge_reg_6104)
    begin
                ap_predicate_op663_load_state34 <= ((not_s_reg_6045 = ap_const_lv1_1) and (brmerge_reg_6104 = ap_const_lv1_0) and (exitcond_reg_6075 = ap_const_lv1_0));
    end process;


    ap_predicate_op664_store_state34_assign_proc : process(exitcond_reg_6075, not_s_reg_6045, brmerge_reg_6104)
    begin
                ap_predicate_op664_store_state34 <= ((not_s_reg_6045 = ap_const_lv1_1) and (brmerge_reg_6104 = ap_const_lv1_0) and (exitcond_reg_6075 = ap_const_lv1_0));
    end process;


    ap_predicate_op665_load_state34_assign_proc : process(exitcond_reg_6075, not_s_reg_6045, brmerge_reg_6104)
    begin
                ap_predicate_op665_load_state34 <= ((not_s_reg_6045 = ap_const_lv1_1) and (brmerge_reg_6104 = ap_const_lv1_0) and (exitcond_reg_6075 = ap_const_lv1_0));
    end process;


    ap_predicate_op666_store_state34_assign_proc : process(exitcond_reg_6075, not_s_reg_6045, brmerge_reg_6104)
    begin
                ap_predicate_op666_store_state34 <= ((not_s_reg_6045 = ap_const_lv1_1) and (brmerge_reg_6104 = ap_const_lv1_0) and (exitcond_reg_6075 = ap_const_lv1_0));
    end process;


    ap_predicate_op667_store_state34_assign_proc : process(exitcond_reg_6075, not_s_reg_6045, brmerge_reg_6104)
    begin
                ap_predicate_op667_store_state34 <= ((not_s_reg_6045 = ap_const_lv1_1) and (brmerge_reg_6104 = ap_const_lv1_0) and (exitcond_reg_6075 = ap_const_lv1_0));
    end process;


    ap_predicate_op674_load_state34_assign_proc : process(exitcond_reg_6075, not_s_reg_6045, brmerge_reg_6104, tmp_101_reg_6138)
    begin
                ap_predicate_op674_load_state34 <= ((tmp_101_reg_6138 = ap_const_lv1_1) and (brmerge_reg_6104 = ap_const_lv1_1) and (not_s_reg_6045 = ap_const_lv1_1) and (exitcond_reg_6075 = ap_const_lv1_0));
    end process;


    ap_predicate_op676_store_state34_assign_proc : process(exitcond_reg_6075, not_s_reg_6045, brmerge_reg_6104, tmp_101_reg_6138)
    begin
                ap_predicate_op676_store_state34 <= ((tmp_101_reg_6138 = ap_const_lv1_1) and (brmerge_reg_6104 = ap_const_lv1_1) and (not_s_reg_6045 = ap_const_lv1_1) and (exitcond_reg_6075 = ap_const_lv1_0));
    end process;


    ap_predicate_op677_load_state34_assign_proc : process(exitcond_reg_6075, not_s_reg_6045, brmerge_reg_6104, tmp_101_reg_6138)
    begin
                ap_predicate_op677_load_state34 <= ((tmp_101_reg_6138 = ap_const_lv1_1) and (brmerge_reg_6104 = ap_const_lv1_1) and (not_s_reg_6045 = ap_const_lv1_1) and (exitcond_reg_6075 = ap_const_lv1_0));
    end process;


    ap_predicate_op678_store_state34_assign_proc : process(exitcond_reg_6075, not_s_reg_6045, brmerge_reg_6104, tmp_101_reg_6138)
    begin
                ap_predicate_op678_store_state34 <= ((tmp_101_reg_6138 = ap_const_lv1_1) and (brmerge_reg_6104 = ap_const_lv1_1) and (not_s_reg_6045 = ap_const_lv1_1) and (exitcond_reg_6075 = ap_const_lv1_0));
    end process;


    ap_predicate_op679_load_state34_assign_proc : process(exitcond_reg_6075, not_s_reg_6045, brmerge_reg_6104, tmp_101_reg_6138)
    begin
                ap_predicate_op679_load_state34 <= ((tmp_101_reg_6138 = ap_const_lv1_1) and (brmerge_reg_6104 = ap_const_lv1_1) and (not_s_reg_6045 = ap_const_lv1_1) and (exitcond_reg_6075 = ap_const_lv1_0));
    end process;


    ap_predicate_op680_store_state34_assign_proc : process(exitcond_reg_6075, not_s_reg_6045, brmerge_reg_6104, tmp_101_reg_6138)
    begin
                ap_predicate_op680_store_state34 <= ((tmp_101_reg_6138 = ap_const_lv1_1) and (brmerge_reg_6104 = ap_const_lv1_1) and (not_s_reg_6045 = ap_const_lv1_1) and (exitcond_reg_6075 = ap_const_lv1_0));
    end process;


    ap_predicate_op681_load_state34_assign_proc : process(exitcond_reg_6075, not_s_reg_6045, brmerge_reg_6104, tmp_101_reg_6138)
    begin
                ap_predicate_op681_load_state34 <= ((tmp_101_reg_6138 = ap_const_lv1_1) and (brmerge_reg_6104 = ap_const_lv1_1) and (not_s_reg_6045 = ap_const_lv1_1) and (exitcond_reg_6075 = ap_const_lv1_0));
    end process;


    ap_predicate_op682_store_state34_assign_proc : process(exitcond_reg_6075, not_s_reg_6045, brmerge_reg_6104, tmp_101_reg_6138)
    begin
                ap_predicate_op682_store_state34 <= ((tmp_101_reg_6138 = ap_const_lv1_1) and (brmerge_reg_6104 = ap_const_lv1_1) and (not_s_reg_6045 = ap_const_lv1_1) and (exitcond_reg_6075 = ap_const_lv1_0));
    end process;


    ap_predicate_op683_load_state34_assign_proc : process(exitcond_reg_6075, not_s_reg_6045, brmerge_reg_6104, tmp_101_reg_6138)
    begin
                ap_predicate_op683_load_state34 <= ((tmp_101_reg_6138 = ap_const_lv1_1) and (brmerge_reg_6104 = ap_const_lv1_1) and (not_s_reg_6045 = ap_const_lv1_1) and (exitcond_reg_6075 = ap_const_lv1_0));
    end process;


    ap_predicate_op684_store_state34_assign_proc : process(exitcond_reg_6075, not_s_reg_6045, brmerge_reg_6104, tmp_101_reg_6138)
    begin
                ap_predicate_op684_store_state34 <= ((tmp_101_reg_6138 = ap_const_lv1_1) and (brmerge_reg_6104 = ap_const_lv1_1) and (not_s_reg_6045 = ap_const_lv1_1) and (exitcond_reg_6075 = ap_const_lv1_0));
    end process;


    ap_predicate_op763_load_state35_assign_proc : process(exitcond_reg_6075, not_s_reg_6045, tmp_99_reg_6195)
    begin
                ap_predicate_op763_load_state35 <= ((tmp_99_reg_6195 = ap_const_lv1_1) and (not_s_reg_6045 = ap_const_lv1_0) and (exitcond_reg_6075 = ap_const_lv1_0));
    end process;


    ap_predicate_op937_load_state36_assign_proc : process(not_s_reg_6045, exitcond_reg_6075_pp1_iter1_reg, tmp_99_reg_6195)
    begin
                ap_predicate_op937_load_state36 <= ((tmp_99_reg_6195 = ap_const_lv1_1) and (exitcond_reg_6075_pp1_iter1_reg = ap_const_lv1_0) and (not_s_reg_6045 = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state119)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_0_assign_proc : process(xc_out_write_assign_reg_1749, ap_CS_fsm_state119, ap_return_0_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            ap_return_0 <= xc_out_write_assign_reg_1749;
        else 
            ap_return_0 <= ap_return_0_preg;
        end if; 
    end process;


    ap_return_1_assign_proc : process(yc_out_write_assign_reg_1738, ap_CS_fsm_state119, ap_return_1_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            ap_return_1 <= yc_out_write_assign_reg_1738;
        else 
            ap_return_1 <= ap_return_1_preg;
        end if; 
    end process;


    ap_return_2_assign_proc : process(anglexcomp_write_ass_reg_1771, ap_CS_fsm_state119, ap_return_2_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            ap_return_2 <= anglexcomp_write_ass_reg_1771;
        else 
            ap_return_2 <= ap_return_2_preg;
        end if; 
    end process;


    ap_return_3_assign_proc : process(angleycomp_write_ass_reg_1760, ap_CS_fsm_state119, ap_return_3_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            ap_return_3 <= angleycomp_write_ass_reg_1760;
        else 
            ap_return_3 <= ap_return_3_preg;
        end if; 
    end process;

    arrayNo_trunc1_fu_4142_p2 <= std_logic_vector(signed(ap_const_lv3_7) + signed(tmp_123_fu_4138_p1));
    block_start_V_fu_3652_p1 <= Hstart_q0(13 - 1 downto 0);
    brmerge_fu_3577_p2 <= (tmp_79_reg_5954 or p_not_fu_3571_p2);
    buf_read_area_win_0_4_fu_3844_p3 <= 
        col_buf_0_V_2_fu_408 when (tmp_104_reg_6223(0) = '1') else 
        ap_const_lv24_0;
    buf_read_area_win_1_3_fu_3618_p3 <= 
        lbuf_in_1_V_q0 when (grp_fu_2030_p2(0) = '1') else 
        ap_const_lv24_0;
    buf_read_area_win_1_4_fu_3851_p3 <= 
        col_buf_1_V_2_fu_412 when (tmp_104_reg_6223(0) = '1') else 
        ap_const_lv24_0;
    buf_read_area_win_2_4_fu_3858_p3 <= 
        col_buf_2_V_2_fu_416 when (tmp_104_reg_6223(0) = '1') else 
        ap_const_lv24_0;
    buf_read_area_win_3_3_fu_3634_p3 <= 
        lbuf_in_3_V_q0 when (grp_fu_2030_p2(0) = '1') else 
        ap_const_lv24_0;
    buf_read_area_win_3_4_fu_3865_p3 <= 
        col_buf_3_V_2_fu_420 when (tmp_104_reg_6223(0) = '1') else 
        ap_const_lv24_0;
    buf_read_area_win_V_11_fu_4082_p3 <= 
        buf_read_area_win_1_fu_528 when (tmp_207_2_reg_6258(0) = '1') else 
        ap_const_lv24_0;
    buf_read_area_win_V_12_fu_4090_p3 <= 
        buf_read_area_win_0_1_fu_544 when (tmp_207_2_reg_6258(0) = '1') else 
        ap_const_lv24_0;
    buf_read_area_win_V_13_fu_4098_p3 <= 
        buf_read_area_win_3_1_fu_584 when (tmp_207_2_reg_6258(0) = '1') else 
        ap_const_lv24_0;
    buf_read_area_win_V_14_fu_4256_p3 <= 
        D2_3_V_reg_6376 when (tmp_207_3_reg_6267(0) = '1') else 
        ap_const_lv24_0;
    buf_read_area_win_V_15_fu_4263_p3 <= 
        D1_3_V_reg_6370 when (tmp_207_3_reg_6267(0) = '1') else 
        ap_const_lv24_0;
    buf_read_area_win_V_16_fu_4270_p3 <= 
        buf_read_area_win_0_fu_540 when (tmp_207_3_reg_6267(0) = '1') else 
        ap_const_lv24_0;
    buf_read_area_win_V_17_fu_4278_p3 <= 
        D3_3_V_reg_6381 when (tmp_207_3_reg_6267(0) = '1') else 
        ap_const_lv24_0;
    buf_read_area_win_V_18_fu_4292_p3 <= 
        ap_phi_mux_D2_4_V_phi_fu_1681_p6 when (tmp_207_4_reg_6276(0) = '1') else 
        ap_const_lv24_0;
    buf_read_area_win_V_19_fu_4300_p3 <= 
        ap_phi_mux_D1_4_V_phi_fu_1692_p6 when (tmp_207_4_reg_6276(0) = '1') else 
        ap_const_lv24_0;
    buf_read_area_win_V_1_fu_3626_p3 <= 
        lbuf_in_2_V_q0 when (grp_fu_2030_p2(0) = '1') else 
        ap_const_lv24_0;
    buf_read_area_win_V_20_fu_4308_p3 <= 
        ap_phi_mux_D0_4_V_phi_fu_1703_p6 when (tmp_207_4_reg_6276(0) = '1') else 
        ap_const_lv24_0;
    buf_read_area_win_V_21_fu_4316_p3 <= 
        ap_phi_mux_D3_4_V_phi_fu_1670_p6 when (tmp_207_4_reg_6276(0) = '1') else 
        ap_const_lv24_0;
    buf_read_area_win_V_2_fu_3994_p3 <= 
        D3_0_V_fu_576 when (tmp_108_reg_6240(0) = '1') else 
        ap_const_lv24_0;
    buf_read_area_win_V_3_fu_4002_p3 <= 
        D2_0_V_fu_560 when (tmp_108_reg_6240(0) = '1') else 
        ap_const_lv24_0;
    buf_read_area_win_V_4_fu_4010_p3 <= 
        D1_0_V_fu_536 when (tmp_108_reg_6240(0) = '1') else 
        ap_const_lv24_0;
    buf_read_area_win_V_5_fu_4018_p3 <= 
        D0_0_V_fu_552 when (tmp_108_reg_6240(0) = '1') else 
        ap_const_lv24_0;
    buf_read_area_win_V_6_fu_4034_p3 <= 
        buf_read_area_win_2_fu_564 when (tmp_207_1_reg_6249(0) = '1') else 
        ap_const_lv24_0;
    buf_read_area_win_V_7_fu_4042_p3 <= 
        buf_read_area_win_1_1_fu_532 when (tmp_207_1_reg_6249(0) = '1') else 
        ap_const_lv24_0;
    buf_read_area_win_V_8_fu_4050_p3 <= 
        buf_read_area_win_0_2_fu_548 when (tmp_207_1_reg_6249(0) = '1') else 
        ap_const_lv24_0;
    buf_read_area_win_V_9_fu_4058_p3 <= 
        buf_read_area_win_3_fu_580 when (tmp_207_1_reg_6249(0) = '1') else 
        ap_const_lv24_0;
    buf_read_area_win_V_s_fu_3610_p3 <= 
        lbuf_in_0_V_q0 when (grp_fu_2030_p2(0) = '1') else 
        ap_const_lv24_0;
    call_ret14_xfExtractPixels_fu_1993_val1_V_read <= 
        buf_read_area_win_2_1_fu_568 when (tmp_207_2_reg_6258(0) = '1') else 
        ap_const_lv24_0;
    count_2_fu_2722_p2 <= std_logic_vector(unsigned(tmp_24_reg_5233) + unsigned(count_1_reg_1392));
    count_4_cast_fu_3086_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_4_reg_1495),16));
    count_5_fu_3120_p2 <= std_logic_vector(unsigned(tmp_53_fu_3114_p2) + unsigned(count_4_cast_fu_3086_p1));
    count_7_fu_2824_p2 <= std_logic_vector(unsigned(count_2_reg_5248) + unsigned(ap_const_lv16_1));
    count_8_fu_3226_p2 <= std_logic_vector(unsigned(count_5_reg_5488) + unsigned(ap_const_lv16_1));
    countpx_1_fu_4774_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(countpx_fu_380));
    data0_V_1_fu_4635_p3 <= 
        data0_1_V_reg_6473 when (icmp4_reg_6508(0) = '1') else 
        ap_const_lv24_0;
    data0_V_2_fu_4676_p3 <= 
        data0_2_V_reg_6478 when (tmp_219_2_reg_6523(0) = '1') else 
        ap_const_lv24_0;
    data0_V_3_fu_4717_p3 <= 
        data0_3_V_reg_6483 when (icmp5_reg_6538(0) = '1') else 
        ap_const_lv24_0;
    data0_V_4_fu_4758_p3 <= 
        data0_4_V_reg_6488 when (tmp_219_4_reg_6553(0) = '1') else 
        ap_const_lv24_0;
    data0_V_fu_4594_p3 <= 
        ap_const_lv24_0 when (tmp_112_reg_6493(0) = '1') else 
        data0_0_V_reg_6468;
    data1_V_1_fu_4628_p3 <= 
        reg_2363 when (icmp4_reg_6508(0) = '1') else 
        ap_const_lv24_0;
    data1_V_2_fu_4669_p3 <= 
        reg_2368 when (tmp_219_2_reg_6523(0) = '1') else 
        ap_const_lv24_0;
    data1_V_3_fu_4710_p3 <= 
        reg_2373 when (icmp5_reg_6538(0) = '1') else 
        ap_const_lv24_0;
    data1_V_4_fu_4751_p3 <= 
        reg_2378 when (tmp_219_4_reg_6553(0) = '1') else 
        ap_const_lv24_0;
    data1_V_fu_4587_p3 <= 
        ap_const_lv24_0 when (tmp_112_reg_6493(0) = '1') else 
        reg_2358;
    data2_V_1_fu_4621_p3 <= 
        reg_2388 when (icmp4_reg_6508(0) = '1') else 
        ap_const_lv24_0;
    data2_V_2_fu_4662_p3 <= 
        reg_2393 when (tmp_219_2_reg_6523(0) = '1') else 
        ap_const_lv24_0;
    data2_V_3_fu_4703_p3 <= 
        reg_2398 when (icmp5_reg_6538(0) = '1') else 
        ap_const_lv24_0;
    data2_V_4_fu_4744_p3 <= 
        reg_2403 when (tmp_219_4_reg_6553(0) = '1') else 
        ap_const_lv24_0;
    data2_V_fu_4580_p3 <= 
        ap_const_lv24_0 when (tmp_112_reg_6493(0) = '1') else 
        reg_2383;
    data3_V_1_fu_4614_p3 <= 
        reg_2413 when (icmp4_reg_6508(0) = '1') else 
        ap_const_lv24_0;
    data3_V_2_fu_4655_p3 <= 
        reg_2418 when (tmp_219_2_reg_6523(0) = '1') else 
        ap_const_lv24_0;
    data3_V_3_fu_4696_p3 <= 
        reg_2423 when (icmp5_reg_6538(0) = '1') else 
        ap_const_lv24_0;
    data3_V_4_fu_4737_p3 <= 
        reg_2428 when (tmp_219_4_reg_6553(0) = '1') else 
        ap_const_lv24_0;
    data3_V_fu_4573_p3 <= 
        ap_const_lv24_0 when (tmp_112_reg_6493(0) = '1') else 
        reg_2408;
    data4_V_1_fu_4607_p3 <= 
        reg_2438 when (icmp4_reg_6508(0) = '1') else 
        ap_const_lv24_0;
    data4_V_2_fu_4648_p3 <= 
        reg_2443 when (tmp_219_2_reg_6523(0) = '1') else 
        ap_const_lv24_0;
    data4_V_3_fu_4689_p3 <= 
        reg_2448 when (icmp5_reg_6538(0) = '1') else 
        ap_const_lv24_0;
    data4_V_4_fu_4730_p3 <= 
        reg_2453 when (tmp_219_4_reg_6553(0) = '1') else 
        ap_const_lv24_0;
    data4_V_fu_4566_p3 <= 
        ap_const_lv24_0 when (tmp_112_reg_6493(0) = '1') else 
        reg_2433;
    exitcond1_fu_3309_p2 <= "1" when (t_V_8_reg_1570 = ap_const_lv9_168) else "0";
    exitcond2_fu_3289_p2 <= "1" when (t_V_6_reg_1559 = ap_const_lv10_280) else "0";
    exitcond3_fu_2860_p2 <= "1" when (t_V_5_reg_1450 = ap_const_lv8_B4) else "0";
    exitcond4_fu_3242_p2 <= "1" when (p_reg_1548 = ap_const_lv3_5) else "0";
    exitcond5_fu_2458_p2 <= "1" when (t_V_2_reg_1345 = ap_const_lv9_140) else "0";
    exitcond_fu_3557_p2 <= "1" when (ap_phi_mux_r_V_phi_fu_1633_p4 = ap_const_lv10_285) else "0";
    extLd_fu_3408_p0 <= Vstart_q0;
        extLd_fu_3408_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(extLd_fu_3408_p0),16));


    grp_CoreProcessDownArea_fu_1808_ap_ce_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage1_11001_ignoreCallOp1123, ap_block_pp1_stage0_11001_ignoreCallOp1124)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001_ignoreCallOp1124)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001_ignoreCallOp1123)))) then 
            grp_CoreProcessDownArea_fu_1808_ap_ce <= ap_const_logic_1;
        else 
            grp_CoreProcessDownArea_fu_1808_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_CoreProcessDownArea_fu_1808_ap_start <= grp_CoreProcessDownArea_fu_1808_ap_start_reg;

    grp_Inverse_fu_1782_N_read_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state16, N_reg_1333, N_1_reg_1439)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_Inverse_fu_1782_N_read <= N_1_reg_1439;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_Inverse_fu_1782_N_read <= N_reg_1333;
        else 
            grp_Inverse_fu_1782_N_read <= "XXXXXXXX";
        end if; 
    end process;

    grp_Inverse_fu_1782_ap_start <= grp_Inverse_fu_1782_ap_start_reg;

    grp_Inverse_fu_1782_x_assign_proc : process(tmp_6_reg_5122, ap_CS_fsm_state4, tmp_33_reg_5361, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_Inverse_fu_1782_x <= tmp_33_reg_5361;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_Inverse_fu_1782_x <= tmp_6_reg_5122;
        else 
            grp_Inverse_fu_1782_x <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2030_p0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, exitcond_reg_6075, not_s_reg_6045, r_V_reg_1629, ap_CS_fsm_pp1_stage0, ap_phi_mux_r_V_phi_fu_1633_p4, ap_block_pp1_stage0)
    begin
        if ((((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1) and (not_s_reg_6045 = ap_const_lv1_0) and (exitcond_reg_6075 = ap_const_lv1_0)) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (not_s_reg_6045 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage1) and (exitcond_reg_6075 = ap_const_lv1_0)))) then 
            grp_fu_2030_p0 <= r_V_reg_1629;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            grp_fu_2030_p0 <= ap_phi_mux_r_V_phi_fu_1633_p4;
        else 
            grp_fu_2030_p0 <= "XXXXXXXXXX";
        end if; 
    end process;

    grp_fu_2030_p2 <= "1" when (unsigned(grp_fu_2030_p0) < unsigned(ap_const_lv10_280)) else "0";

    grp_fu_3338_ap_start_assign_proc : process(ap_CS_fsm_state29, exitcond1_fu_3309_p2, tmp_71_fu_3332_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) and (tmp_71_fu_3332_p2 = ap_const_lv1_1) and (exitcond1_fu_3309_p2 = ap_const_lv1_1))) then 
            grp_fu_3338_ap_start <= ap_const_logic_1;
        else 
            grp_fu_3338_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_3344_ap_start_assign_proc : process(ap_CS_fsm_state29, exitcond1_fu_3309_p2, tmp_71_fu_3332_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) and (tmp_71_fu_3332_p2 = ap_const_lv1_1) and (exitcond1_fu_3309_p2 = ap_const_lv1_1))) then 
            grp_fu_3344_ap_start <= ap_const_logic_1;
        else 
            grp_fu_3344_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_4814_ce_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_block_pp1_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)))) then 
            grp_fu_4814_ce <= ap_const_logic_1;
        else 
            grp_fu_4814_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4814_p0 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(countpx_fu_380));
    grp_fu_4814_p1 <= ap_const_lv32_140(10 - 1 downto 0);

    grp_fu_5028_ap_start_assign_proc : process(ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            grp_fu_5028_ap_start <= ap_const_logic_1;
        else 
            grp_fu_5028_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_5033_ap_start_assign_proc : process(ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            grp_fu_5033_ap_start <= ap_const_logic_1;
        else 
            grp_fu_5033_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_5038_ap_start_assign_proc : process(ap_CS_fsm_state83)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            grp_fu_5038_ap_start <= ap_const_logic_1;
        else 
            grp_fu_5038_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_xfExtractPixels_fu_1849_pos_r_assign_proc : process(ap_condition_5069, ap_condition_5073, ap_condition_5067)
    begin
        if ((ap_const_boolean_1 = ap_condition_5067)) then
            if ((ap_const_boolean_1 = ap_condition_5073)) then 
                grp_xfExtractPixels_fu_1849_pos_r <= ap_const_lv4_2;
            elsif ((ap_const_boolean_1 = ap_condition_5069)) then 
                grp_xfExtractPixels_fu_1849_pos_r <= ap_const_lv4_0;
            else 
                grp_xfExtractPixels_fu_1849_pos_r <= "XXXX";
            end if;
        else 
            grp_xfExtractPixels_fu_1849_pos_r <= "XXXX";
        end if; 
    end process;


    grp_xfExtractPixels_fu_1849_tmp_buf_0_V_read_assign_proc : process(reg_2358, data0_0_V_1_fu_428, ap_condition_5069, ap_condition_5073, ap_condition_5067)
    begin
        if ((ap_const_boolean_1 = ap_condition_5067)) then
            if ((ap_const_boolean_1 = ap_condition_5073)) then 
                grp_xfExtractPixels_fu_1849_tmp_buf_0_V_read <= reg_2358;
            elsif ((ap_const_boolean_1 = ap_condition_5069)) then 
                grp_xfExtractPixels_fu_1849_tmp_buf_0_V_read <= data0_0_V_1_fu_428;
            else 
                grp_xfExtractPixels_fu_1849_tmp_buf_0_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_xfExtractPixels_fu_1849_tmp_buf_0_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_xfExtractPixels_fu_1849_tmp_buf_1_V_read_assign_proc : process(reg_2363, data0_1_V_1_fu_432, ap_condition_5069, ap_condition_5073, ap_condition_5067)
    begin
        if ((ap_const_boolean_1 = ap_condition_5067)) then
            if ((ap_const_boolean_1 = ap_condition_5073)) then 
                grp_xfExtractPixels_fu_1849_tmp_buf_1_V_read <= reg_2363;
            elsif ((ap_const_boolean_1 = ap_condition_5069)) then 
                grp_xfExtractPixels_fu_1849_tmp_buf_1_V_read <= data0_1_V_1_fu_432;
            else 
                grp_xfExtractPixels_fu_1849_tmp_buf_1_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_xfExtractPixels_fu_1849_tmp_buf_1_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_xfExtractPixels_fu_1849_tmp_buf_2_V_read_assign_proc : process(reg_2368, data0_2_V_1_fu_436, ap_condition_5069, ap_condition_5073, ap_condition_5067)
    begin
        if ((ap_const_boolean_1 = ap_condition_5067)) then
            if ((ap_const_boolean_1 = ap_condition_5073)) then 
                grp_xfExtractPixels_fu_1849_tmp_buf_2_V_read <= reg_2368;
            elsif ((ap_const_boolean_1 = ap_condition_5069)) then 
                grp_xfExtractPixels_fu_1849_tmp_buf_2_V_read <= data0_2_V_1_fu_436;
            else 
                grp_xfExtractPixels_fu_1849_tmp_buf_2_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_xfExtractPixels_fu_1849_tmp_buf_2_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_xfExtractPixels_fu_1849_tmp_buf_3_V_read_assign_proc : process(reg_2373, data0_3_V_1_fu_440, ap_condition_5069, ap_condition_5073, ap_condition_5067)
    begin
        if ((ap_const_boolean_1 = ap_condition_5067)) then
            if ((ap_const_boolean_1 = ap_condition_5073)) then 
                grp_xfExtractPixels_fu_1849_tmp_buf_3_V_read <= reg_2373;
            elsif ((ap_const_boolean_1 = ap_condition_5069)) then 
                grp_xfExtractPixels_fu_1849_tmp_buf_3_V_read <= data0_3_V_1_fu_440;
            else 
                grp_xfExtractPixels_fu_1849_tmp_buf_3_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_xfExtractPixels_fu_1849_tmp_buf_3_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_xfExtractPixels_fu_1849_tmp_buf_4_V_read_assign_proc : process(reg_2378, data0_4_V_1_fu_444, ap_condition_5069, ap_condition_5073, ap_condition_5067)
    begin
        if ((ap_const_boolean_1 = ap_condition_5067)) then
            if ((ap_const_boolean_1 = ap_condition_5073)) then 
                grp_xfExtractPixels_fu_1849_tmp_buf_4_V_read <= reg_2378;
            elsif ((ap_const_boolean_1 = ap_condition_5069)) then 
                grp_xfExtractPixels_fu_1849_tmp_buf_4_V_read <= data0_4_V_1_fu_444;
            else 
                grp_xfExtractPixels_fu_1849_tmp_buf_4_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_xfExtractPixels_fu_1849_tmp_buf_4_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_xfExtractPixels_fu_1849_val1_V_read_assign_proc : process(buf_read_area_win_V_13_reg_6421, buf_read_area_win_V_5_fu_4018_p3, ap_condition_5069, ap_condition_5073, ap_condition_5067)
    begin
        if ((ap_const_boolean_1 = ap_condition_5067)) then
            if ((ap_const_boolean_1 = ap_condition_5073)) then 
                grp_xfExtractPixels_fu_1849_val1_V_read <= buf_read_area_win_V_13_reg_6421;
            elsif ((ap_const_boolean_1 = ap_condition_5069)) then 
                grp_xfExtractPixels_fu_1849_val1_V_read <= buf_read_area_win_V_5_fu_4018_p3;
            else 
                grp_xfExtractPixels_fu_1849_val1_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_xfExtractPixels_fu_1849_val1_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_xfExtractPixels_fu_1861_pos_r_assign_proc : process(ap_condition_5069, ap_condition_5073, ap_condition_5067)
    begin
        if ((ap_const_boolean_1 = ap_condition_5067)) then
            if ((ap_const_boolean_1 = ap_condition_5073)) then 
                grp_xfExtractPixels_fu_1861_pos_r <= ap_const_lv4_2;
            elsif ((ap_const_boolean_1 = ap_condition_5069)) then 
                grp_xfExtractPixels_fu_1861_pos_r <= ap_const_lv4_0;
            else 
                grp_xfExtractPixels_fu_1861_pos_r <= "XXXX";
            end if;
        else 
            grp_xfExtractPixels_fu_1861_pos_r <= "XXXX";
        end if; 
    end process;


    grp_xfExtractPixels_fu_1861_tmp_buf_0_V_read_assign_proc : process(reg_2383, data1_0_V_1_fu_448, ap_condition_5069, ap_condition_5073, ap_condition_5067)
    begin
        if ((ap_const_boolean_1 = ap_condition_5067)) then
            if ((ap_const_boolean_1 = ap_condition_5073)) then 
                grp_xfExtractPixels_fu_1861_tmp_buf_0_V_read <= reg_2383;
            elsif ((ap_const_boolean_1 = ap_condition_5069)) then 
                grp_xfExtractPixels_fu_1861_tmp_buf_0_V_read <= data1_0_V_1_fu_448;
            else 
                grp_xfExtractPixels_fu_1861_tmp_buf_0_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_xfExtractPixels_fu_1861_tmp_buf_0_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_xfExtractPixels_fu_1861_tmp_buf_1_V_read_assign_proc : process(reg_2388, data1_1_V_1_fu_452, ap_condition_5069, ap_condition_5073, ap_condition_5067)
    begin
        if ((ap_const_boolean_1 = ap_condition_5067)) then
            if ((ap_const_boolean_1 = ap_condition_5073)) then 
                grp_xfExtractPixels_fu_1861_tmp_buf_1_V_read <= reg_2388;
            elsif ((ap_const_boolean_1 = ap_condition_5069)) then 
                grp_xfExtractPixels_fu_1861_tmp_buf_1_V_read <= data1_1_V_1_fu_452;
            else 
                grp_xfExtractPixels_fu_1861_tmp_buf_1_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_xfExtractPixels_fu_1861_tmp_buf_1_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_xfExtractPixels_fu_1861_tmp_buf_2_V_read_assign_proc : process(reg_2393, data1_2_V_1_fu_456, ap_condition_5069, ap_condition_5073, ap_condition_5067)
    begin
        if ((ap_const_boolean_1 = ap_condition_5067)) then
            if ((ap_const_boolean_1 = ap_condition_5073)) then 
                grp_xfExtractPixels_fu_1861_tmp_buf_2_V_read <= reg_2393;
            elsif ((ap_const_boolean_1 = ap_condition_5069)) then 
                grp_xfExtractPixels_fu_1861_tmp_buf_2_V_read <= data1_2_V_1_fu_456;
            else 
                grp_xfExtractPixels_fu_1861_tmp_buf_2_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_xfExtractPixels_fu_1861_tmp_buf_2_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_xfExtractPixels_fu_1861_tmp_buf_3_V_read_assign_proc : process(reg_2398, data1_3_V_1_fu_460, ap_condition_5069, ap_condition_5073, ap_condition_5067)
    begin
        if ((ap_const_boolean_1 = ap_condition_5067)) then
            if ((ap_const_boolean_1 = ap_condition_5073)) then 
                grp_xfExtractPixels_fu_1861_tmp_buf_3_V_read <= reg_2398;
            elsif ((ap_const_boolean_1 = ap_condition_5069)) then 
                grp_xfExtractPixels_fu_1861_tmp_buf_3_V_read <= data1_3_V_1_fu_460;
            else 
                grp_xfExtractPixels_fu_1861_tmp_buf_3_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_xfExtractPixels_fu_1861_tmp_buf_3_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_xfExtractPixels_fu_1861_tmp_buf_4_V_read_assign_proc : process(reg_2403, data1_4_V_1_fu_464, ap_condition_5069, ap_condition_5073, ap_condition_5067)
    begin
        if ((ap_const_boolean_1 = ap_condition_5067)) then
            if ((ap_const_boolean_1 = ap_condition_5073)) then 
                grp_xfExtractPixels_fu_1861_tmp_buf_4_V_read <= reg_2403;
            elsif ((ap_const_boolean_1 = ap_condition_5069)) then 
                grp_xfExtractPixels_fu_1861_tmp_buf_4_V_read <= data1_4_V_1_fu_464;
            else 
                grp_xfExtractPixels_fu_1861_tmp_buf_4_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_xfExtractPixels_fu_1861_tmp_buf_4_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_xfExtractPixels_fu_1861_val1_V_read_assign_proc : process(D4_2_V_reg_6426, buf_read_area_win_V_4_fu_4010_p3, ap_condition_5069, ap_condition_5073, ap_condition_5067)
    begin
        if ((ap_const_boolean_1 = ap_condition_5067)) then
            if ((ap_const_boolean_1 = ap_condition_5073)) then 
                grp_xfExtractPixels_fu_1861_val1_V_read <= D4_2_V_reg_6426;
            elsif ((ap_const_boolean_1 = ap_condition_5069)) then 
                grp_xfExtractPixels_fu_1861_val1_V_read <= buf_read_area_win_V_4_fu_4010_p3;
            else 
                grp_xfExtractPixels_fu_1861_val1_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_xfExtractPixels_fu_1861_val1_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_xfExtractPixels_fu_1873_pos_r_assign_proc : process(ap_condition_5069, ap_condition_5073, ap_condition_5067)
    begin
        if ((ap_const_boolean_1 = ap_condition_5067)) then
            if ((ap_const_boolean_1 = ap_condition_5073)) then 
                grp_xfExtractPixels_fu_1873_pos_r <= ap_const_lv4_3;
            elsif ((ap_const_boolean_1 = ap_condition_5069)) then 
                grp_xfExtractPixels_fu_1873_pos_r <= ap_const_lv4_0;
            else 
                grp_xfExtractPixels_fu_1873_pos_r <= "XXXX";
            end if;
        else 
            grp_xfExtractPixels_fu_1873_pos_r <= "XXXX";
        end if; 
    end process;


    grp_xfExtractPixels_fu_1873_tmp_buf_0_V_read_assign_proc : process(reg_2408, data2_0_V_1_fu_468, ap_condition_5069, ap_condition_5073, ap_condition_5067)
    begin
        if ((ap_const_boolean_1 = ap_condition_5067)) then
            if ((ap_const_boolean_1 = ap_condition_5073)) then 
                grp_xfExtractPixels_fu_1873_tmp_buf_0_V_read <= reg_2408;
            elsif ((ap_const_boolean_1 = ap_condition_5069)) then 
                grp_xfExtractPixels_fu_1873_tmp_buf_0_V_read <= data2_0_V_1_fu_468;
            else 
                grp_xfExtractPixels_fu_1873_tmp_buf_0_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_xfExtractPixels_fu_1873_tmp_buf_0_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_xfExtractPixels_fu_1873_tmp_buf_1_V_read_assign_proc : process(reg_2413, data2_1_V_1_fu_472, ap_condition_5069, ap_condition_5073, ap_condition_5067)
    begin
        if ((ap_const_boolean_1 = ap_condition_5067)) then
            if ((ap_const_boolean_1 = ap_condition_5073)) then 
                grp_xfExtractPixels_fu_1873_tmp_buf_1_V_read <= reg_2413;
            elsif ((ap_const_boolean_1 = ap_condition_5069)) then 
                grp_xfExtractPixels_fu_1873_tmp_buf_1_V_read <= data2_1_V_1_fu_472;
            else 
                grp_xfExtractPixels_fu_1873_tmp_buf_1_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_xfExtractPixels_fu_1873_tmp_buf_1_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_xfExtractPixels_fu_1873_tmp_buf_2_V_read_assign_proc : process(reg_2418, data2_2_V_1_fu_476, ap_condition_5069, ap_condition_5073, ap_condition_5067)
    begin
        if ((ap_const_boolean_1 = ap_condition_5067)) then
            if ((ap_const_boolean_1 = ap_condition_5073)) then 
                grp_xfExtractPixels_fu_1873_tmp_buf_2_V_read <= reg_2418;
            elsif ((ap_const_boolean_1 = ap_condition_5069)) then 
                grp_xfExtractPixels_fu_1873_tmp_buf_2_V_read <= data2_2_V_1_fu_476;
            else 
                grp_xfExtractPixels_fu_1873_tmp_buf_2_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_xfExtractPixels_fu_1873_tmp_buf_2_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_xfExtractPixels_fu_1873_tmp_buf_3_V_read_assign_proc : process(reg_2423, data2_3_V_1_fu_480, ap_condition_5069, ap_condition_5073, ap_condition_5067)
    begin
        if ((ap_const_boolean_1 = ap_condition_5067)) then
            if ((ap_const_boolean_1 = ap_condition_5073)) then 
                grp_xfExtractPixels_fu_1873_tmp_buf_3_V_read <= reg_2423;
            elsif ((ap_const_boolean_1 = ap_condition_5069)) then 
                grp_xfExtractPixels_fu_1873_tmp_buf_3_V_read <= data2_3_V_1_fu_480;
            else 
                grp_xfExtractPixels_fu_1873_tmp_buf_3_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_xfExtractPixels_fu_1873_tmp_buf_3_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_xfExtractPixels_fu_1873_tmp_buf_4_V_read_assign_proc : process(reg_2428, data2_4_V_1_fu_484, ap_condition_5069, ap_condition_5073, ap_condition_5067)
    begin
        if ((ap_const_boolean_1 = ap_condition_5067)) then
            if ((ap_const_boolean_1 = ap_condition_5073)) then 
                grp_xfExtractPixels_fu_1873_tmp_buf_4_V_read <= reg_2428;
            elsif ((ap_const_boolean_1 = ap_condition_5069)) then 
                grp_xfExtractPixels_fu_1873_tmp_buf_4_V_read <= data2_4_V_1_fu_484;
            else 
                grp_xfExtractPixels_fu_1873_tmp_buf_4_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_xfExtractPixels_fu_1873_tmp_buf_4_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_xfExtractPixels_fu_1873_val1_V_read_assign_proc : process(buf_read_area_win_V_3_fu_4002_p3, buf_read_area_win_V_16_fu_4270_p3, ap_condition_5069, ap_condition_5073, ap_condition_5067)
    begin
        if ((ap_const_boolean_1 = ap_condition_5067)) then
            if ((ap_const_boolean_1 = ap_condition_5073)) then 
                grp_xfExtractPixels_fu_1873_val1_V_read <= buf_read_area_win_V_16_fu_4270_p3;
            elsif ((ap_const_boolean_1 = ap_condition_5069)) then 
                grp_xfExtractPixels_fu_1873_val1_V_read <= buf_read_area_win_V_3_fu_4002_p3;
            else 
                grp_xfExtractPixels_fu_1873_val1_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_xfExtractPixels_fu_1873_val1_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_xfExtractPixels_fu_1885_pos_r_assign_proc : process(ap_condition_5069, ap_condition_5073, ap_condition_5067)
    begin
        if ((ap_const_boolean_1 = ap_condition_5067)) then
            if ((ap_const_boolean_1 = ap_condition_5073)) then 
                grp_xfExtractPixels_fu_1885_pos_r <= ap_const_lv4_3;
            elsif ((ap_const_boolean_1 = ap_condition_5069)) then 
                grp_xfExtractPixels_fu_1885_pos_r <= ap_const_lv4_0;
            else 
                grp_xfExtractPixels_fu_1885_pos_r <= "XXXX";
            end if;
        else 
            grp_xfExtractPixels_fu_1885_pos_r <= "XXXX";
        end if; 
    end process;


    grp_xfExtractPixels_fu_1885_tmp_buf_0_V_read_assign_proc : process(reg_2433, data3_0_V_1_fu_488, ap_condition_5069, ap_condition_5073, ap_condition_5067)
    begin
        if ((ap_const_boolean_1 = ap_condition_5067)) then
            if ((ap_const_boolean_1 = ap_condition_5073)) then 
                grp_xfExtractPixels_fu_1885_tmp_buf_0_V_read <= reg_2433;
            elsif ((ap_const_boolean_1 = ap_condition_5069)) then 
                grp_xfExtractPixels_fu_1885_tmp_buf_0_V_read <= data3_0_V_1_fu_488;
            else 
                grp_xfExtractPixels_fu_1885_tmp_buf_0_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_xfExtractPixels_fu_1885_tmp_buf_0_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_xfExtractPixels_fu_1885_tmp_buf_1_V_read_assign_proc : process(reg_2438, data3_1_V_1_fu_492, ap_condition_5069, ap_condition_5073, ap_condition_5067)
    begin
        if ((ap_const_boolean_1 = ap_condition_5067)) then
            if ((ap_const_boolean_1 = ap_condition_5073)) then 
                grp_xfExtractPixels_fu_1885_tmp_buf_1_V_read <= reg_2438;
            elsif ((ap_const_boolean_1 = ap_condition_5069)) then 
                grp_xfExtractPixels_fu_1885_tmp_buf_1_V_read <= data3_1_V_1_fu_492;
            else 
                grp_xfExtractPixels_fu_1885_tmp_buf_1_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_xfExtractPixels_fu_1885_tmp_buf_1_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_xfExtractPixels_fu_1885_tmp_buf_2_V_read_assign_proc : process(reg_2443, data3_2_V_1_fu_496, ap_condition_5069, ap_condition_5073, ap_condition_5067)
    begin
        if ((ap_const_boolean_1 = ap_condition_5067)) then
            if ((ap_const_boolean_1 = ap_condition_5073)) then 
                grp_xfExtractPixels_fu_1885_tmp_buf_2_V_read <= reg_2443;
            elsif ((ap_const_boolean_1 = ap_condition_5069)) then 
                grp_xfExtractPixels_fu_1885_tmp_buf_2_V_read <= data3_2_V_1_fu_496;
            else 
                grp_xfExtractPixels_fu_1885_tmp_buf_2_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_xfExtractPixels_fu_1885_tmp_buf_2_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_xfExtractPixels_fu_1885_tmp_buf_3_V_read_assign_proc : process(reg_2448, data3_3_V_1_fu_500, ap_condition_5069, ap_condition_5073, ap_condition_5067)
    begin
        if ((ap_const_boolean_1 = ap_condition_5067)) then
            if ((ap_const_boolean_1 = ap_condition_5073)) then 
                grp_xfExtractPixels_fu_1885_tmp_buf_3_V_read <= reg_2448;
            elsif ((ap_const_boolean_1 = ap_condition_5069)) then 
                grp_xfExtractPixels_fu_1885_tmp_buf_3_V_read <= data3_3_V_1_fu_500;
            else 
                grp_xfExtractPixels_fu_1885_tmp_buf_3_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_xfExtractPixels_fu_1885_tmp_buf_3_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_xfExtractPixels_fu_1885_tmp_buf_4_V_read_assign_proc : process(reg_2453, data3_4_V_1_fu_504, ap_condition_5069, ap_condition_5073, ap_condition_5067)
    begin
        if ((ap_const_boolean_1 = ap_condition_5067)) then
            if ((ap_const_boolean_1 = ap_condition_5073)) then 
                grp_xfExtractPixels_fu_1885_tmp_buf_4_V_read <= reg_2453;
            elsif ((ap_const_boolean_1 = ap_condition_5069)) then 
                grp_xfExtractPixels_fu_1885_tmp_buf_4_V_read <= data3_4_V_1_fu_504;
            else 
                grp_xfExtractPixels_fu_1885_tmp_buf_4_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_xfExtractPixels_fu_1885_tmp_buf_4_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_xfExtractPixels_fu_1885_val1_V_read_assign_proc : process(buf_read_area_win_V_2_fu_3994_p3, buf_read_area_win_V_15_fu_4263_p3, ap_condition_5069, ap_condition_5073, ap_condition_5067)
    begin
        if ((ap_const_boolean_1 = ap_condition_5067)) then
            if ((ap_const_boolean_1 = ap_condition_5073)) then 
                grp_xfExtractPixels_fu_1885_val1_V_read <= buf_read_area_win_V_15_fu_4263_p3;
            elsif ((ap_const_boolean_1 = ap_condition_5069)) then 
                grp_xfExtractPixels_fu_1885_val1_V_read <= buf_read_area_win_V_2_fu_3994_p3;
            else 
                grp_xfExtractPixels_fu_1885_val1_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_xfExtractPixels_fu_1885_val1_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_xfExtractPixels_fu_1897_pos_r_assign_proc : process(ap_condition_5069, ap_condition_5073, ap_condition_5067)
    begin
        if ((ap_const_boolean_1 = ap_condition_5067)) then
            if ((ap_const_boolean_1 = ap_condition_5073)) then 
                grp_xfExtractPixels_fu_1897_pos_r <= ap_const_lv4_3;
            elsif ((ap_const_boolean_1 = ap_condition_5069)) then 
                grp_xfExtractPixels_fu_1897_pos_r <= ap_const_lv4_0;
            else 
                grp_xfExtractPixels_fu_1897_pos_r <= "XXXX";
            end if;
        else 
            grp_xfExtractPixels_fu_1897_pos_r <= "XXXX";
        end if; 
    end process;


    grp_xfExtractPixels_fu_1897_tmp_buf_0_V_read_assign_proc : process(line2_i_0_ret2_reg_6431, data4_0_V_1_fu_508, ap_condition_5069, ap_condition_5073, ap_condition_5067)
    begin
        if ((ap_const_boolean_1 = ap_condition_5067)) then
            if ((ap_const_boolean_1 = ap_condition_5073)) then 
                grp_xfExtractPixels_fu_1897_tmp_buf_0_V_read <= line2_i_0_ret2_reg_6431;
            elsif ((ap_const_boolean_1 = ap_condition_5069)) then 
                grp_xfExtractPixels_fu_1897_tmp_buf_0_V_read <= data4_0_V_1_fu_508;
            else 
                grp_xfExtractPixels_fu_1897_tmp_buf_0_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_xfExtractPixels_fu_1897_tmp_buf_0_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_xfExtractPixels_fu_1897_tmp_buf_1_V_read_assign_proc : process(line2_i_1_ret2_reg_6436, data4_1_V_1_fu_512, ap_condition_5069, ap_condition_5073, ap_condition_5067)
    begin
        if ((ap_const_boolean_1 = ap_condition_5067)) then
            if ((ap_const_boolean_1 = ap_condition_5073)) then 
                grp_xfExtractPixels_fu_1897_tmp_buf_1_V_read <= line2_i_1_ret2_reg_6436;
            elsif ((ap_const_boolean_1 = ap_condition_5069)) then 
                grp_xfExtractPixels_fu_1897_tmp_buf_1_V_read <= data4_1_V_1_fu_512;
            else 
                grp_xfExtractPixels_fu_1897_tmp_buf_1_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_xfExtractPixels_fu_1897_tmp_buf_1_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_xfExtractPixels_fu_1897_tmp_buf_2_V_read_assign_proc : process(line2_i_2_ret2_reg_6441, data4_2_V_1_fu_516, ap_condition_5069, ap_condition_5073, ap_condition_5067)
    begin
        if ((ap_const_boolean_1 = ap_condition_5067)) then
            if ((ap_const_boolean_1 = ap_condition_5073)) then 
                grp_xfExtractPixels_fu_1897_tmp_buf_2_V_read <= line2_i_2_ret2_reg_6441;
            elsif ((ap_const_boolean_1 = ap_condition_5069)) then 
                grp_xfExtractPixels_fu_1897_tmp_buf_2_V_read <= data4_2_V_1_fu_516;
            else 
                grp_xfExtractPixels_fu_1897_tmp_buf_2_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_xfExtractPixels_fu_1897_tmp_buf_2_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_xfExtractPixels_fu_1897_tmp_buf_3_V_read_assign_proc : process(line2_i_3_ret2_reg_6446, data4_3_V_1_fu_520, ap_condition_5069, ap_condition_5073, ap_condition_5067)
    begin
        if ((ap_const_boolean_1 = ap_condition_5067)) then
            if ((ap_const_boolean_1 = ap_condition_5073)) then 
                grp_xfExtractPixels_fu_1897_tmp_buf_3_V_read <= line2_i_3_ret2_reg_6446;
            elsif ((ap_const_boolean_1 = ap_condition_5069)) then 
                grp_xfExtractPixels_fu_1897_tmp_buf_3_V_read <= data4_3_V_1_fu_520;
            else 
                grp_xfExtractPixels_fu_1897_tmp_buf_3_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_xfExtractPixels_fu_1897_tmp_buf_3_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_xfExtractPixels_fu_1897_tmp_buf_4_V_read_assign_proc : process(line2_i_4_ret2_reg_6451, data4_4_V_1_fu_524, ap_condition_5069, ap_condition_5073, ap_condition_5067)
    begin
        if ((ap_const_boolean_1 = ap_condition_5067)) then
            if ((ap_const_boolean_1 = ap_condition_5073)) then 
                grp_xfExtractPixels_fu_1897_tmp_buf_4_V_read <= line2_i_4_ret2_reg_6451;
            elsif ((ap_const_boolean_1 = ap_condition_5069)) then 
                grp_xfExtractPixels_fu_1897_tmp_buf_4_V_read <= data4_4_V_1_fu_524;
            else 
                grp_xfExtractPixels_fu_1897_tmp_buf_4_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_xfExtractPixels_fu_1897_tmp_buf_4_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_xfExtractPixels_fu_1897_val1_V_read_assign_proc : process(D4_0_V_fu_4026_p3, buf_read_area_win_V_14_fu_4256_p3, ap_condition_5069, ap_condition_5073, ap_condition_5067)
    begin
        if ((ap_const_boolean_1 = ap_condition_5067)) then
            if ((ap_const_boolean_1 = ap_condition_5073)) then 
                grp_xfExtractPixels_fu_1897_val1_V_read <= buf_read_area_win_V_14_fu_4256_p3;
            elsif ((ap_const_boolean_1 = ap_condition_5069)) then 
                grp_xfExtractPixels_fu_1897_val1_V_read <= D4_0_V_fu_4026_p3;
            else 
                grp_xfExtractPixels_fu_1897_val1_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_xfExtractPixels_fu_1897_val1_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_xfExtractPixels_fu_1909_pos_r_assign_proc : process(ap_condition_5069, ap_condition_5073, ap_condition_5067)
    begin
        if ((ap_const_boolean_1 = ap_condition_5067)) then
            if ((ap_const_boolean_1 = ap_condition_5073)) then 
                grp_xfExtractPixels_fu_1909_pos_r <= ap_const_lv4_3;
            elsif ((ap_const_boolean_1 = ap_condition_5069)) then 
                grp_xfExtractPixels_fu_1909_pos_r <= ap_const_lv4_1;
            else 
                grp_xfExtractPixels_fu_1909_pos_r <= "XXXX";
            end if;
        else 
            grp_xfExtractPixels_fu_1909_pos_r <= "XXXX";
        end if; 
    end process;


    grp_xfExtractPixels_fu_1909_val1_V_read_assign_proc : process(buf_read_area_win_V_8_fu_4050_p3, buf_read_area_win_V_17_fu_4278_p3, ap_condition_5069, ap_condition_5073, ap_condition_5067)
    begin
        if ((ap_const_boolean_1 = ap_condition_5067)) then
            if ((ap_const_boolean_1 = ap_condition_5073)) then 
                grp_xfExtractPixels_fu_1909_val1_V_read <= buf_read_area_win_V_17_fu_4278_p3;
            elsif ((ap_const_boolean_1 = ap_condition_5069)) then 
                grp_xfExtractPixels_fu_1909_val1_V_read <= buf_read_area_win_V_8_fu_4050_p3;
            else 
                grp_xfExtractPixels_fu_1909_val1_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_xfExtractPixels_fu_1909_val1_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_xfExtractPixels_fu_1921_pos_r_assign_proc : process(ap_condition_5069, ap_condition_5073, ap_condition_5067)
    begin
        if ((ap_const_boolean_1 = ap_condition_5067)) then
            if ((ap_const_boolean_1 = ap_condition_5073)) then 
                grp_xfExtractPixels_fu_1921_pos_r <= ap_const_lv4_3;
            elsif ((ap_const_boolean_1 = ap_condition_5069)) then 
                grp_xfExtractPixels_fu_1921_pos_r <= ap_const_lv4_1;
            else 
                grp_xfExtractPixels_fu_1921_pos_r <= "XXXX";
            end if;
        else 
            grp_xfExtractPixels_fu_1921_pos_r <= "XXXX";
        end if; 
    end process;


    grp_xfExtractPixels_fu_1921_val1_V_read_assign_proc : process(buf_read_area_win_V_7_fu_4042_p3, D4_3_V_fu_4285_p3, ap_condition_5069, ap_condition_5073, ap_condition_5067)
    begin
        if ((ap_const_boolean_1 = ap_condition_5067)) then
            if ((ap_const_boolean_1 = ap_condition_5073)) then 
                grp_xfExtractPixels_fu_1921_val1_V_read <= D4_3_V_fu_4285_p3;
            elsif ((ap_const_boolean_1 = ap_condition_5069)) then 
                grp_xfExtractPixels_fu_1921_val1_V_read <= buf_read_area_win_V_7_fu_4042_p3;
            else 
                grp_xfExtractPixels_fu_1921_val1_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_xfExtractPixels_fu_1921_val1_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_xfExtractPixels_fu_1933_pos_r_assign_proc : process(ap_condition_5069, ap_condition_5073, ap_condition_5067)
    begin
        if ((ap_const_boolean_1 = ap_condition_5067)) then
            if ((ap_const_boolean_1 = ap_condition_5073)) then 
                grp_xfExtractPixels_fu_1933_pos_r <= ap_const_lv4_4;
            elsif ((ap_const_boolean_1 = ap_condition_5069)) then 
                grp_xfExtractPixels_fu_1933_pos_r <= ap_const_lv4_1;
            else 
                grp_xfExtractPixels_fu_1933_pos_r <= "XXXX";
            end if;
        else 
            grp_xfExtractPixels_fu_1933_pos_r <= "XXXX";
        end if; 
    end process;


    grp_xfExtractPixels_fu_1933_val1_V_read_assign_proc : process(buf_read_area_win_V_6_fu_4034_p3, buf_read_area_win_V_20_fu_4308_p3, ap_condition_5069, ap_condition_5073, ap_condition_5067)
    begin
        if ((ap_const_boolean_1 = ap_condition_5067)) then
            if ((ap_const_boolean_1 = ap_condition_5073)) then 
                grp_xfExtractPixels_fu_1933_val1_V_read <= buf_read_area_win_V_20_fu_4308_p3;
            elsif ((ap_const_boolean_1 = ap_condition_5069)) then 
                grp_xfExtractPixels_fu_1933_val1_V_read <= buf_read_area_win_V_6_fu_4034_p3;
            else 
                grp_xfExtractPixels_fu_1933_val1_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_xfExtractPixels_fu_1933_val1_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_xfExtractPixels_fu_1945_pos_r_assign_proc : process(ap_condition_5069, ap_condition_5073, ap_condition_5067)
    begin
        if ((ap_const_boolean_1 = ap_condition_5067)) then
            if ((ap_const_boolean_1 = ap_condition_5073)) then 
                grp_xfExtractPixels_fu_1945_pos_r <= ap_const_lv4_4;
            elsif ((ap_const_boolean_1 = ap_condition_5069)) then 
                grp_xfExtractPixels_fu_1945_pos_r <= ap_const_lv4_1;
            else 
                grp_xfExtractPixels_fu_1945_pos_r <= "XXXX";
            end if;
        else 
            grp_xfExtractPixels_fu_1945_pos_r <= "XXXX";
        end if; 
    end process;


    grp_xfExtractPixels_fu_1945_val1_V_read_assign_proc : process(buf_read_area_win_V_9_fu_4058_p3, buf_read_area_win_V_19_fu_4300_p3, ap_condition_5069, ap_condition_5073, ap_condition_5067)
    begin
        if ((ap_const_boolean_1 = ap_condition_5067)) then
            if ((ap_const_boolean_1 = ap_condition_5073)) then 
                grp_xfExtractPixels_fu_1945_val1_V_read <= buf_read_area_win_V_19_fu_4300_p3;
            elsif ((ap_const_boolean_1 = ap_condition_5069)) then 
                grp_xfExtractPixels_fu_1945_val1_V_read <= buf_read_area_win_V_9_fu_4058_p3;
            else 
                grp_xfExtractPixels_fu_1945_val1_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_xfExtractPixels_fu_1945_val1_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_xfExtractPixels_fu_1957_pos_r_assign_proc : process(ap_condition_5069, ap_condition_5073, ap_condition_5067)
    begin
        if ((ap_const_boolean_1 = ap_condition_5067)) then
            if ((ap_const_boolean_1 = ap_condition_5073)) then 
                grp_xfExtractPixels_fu_1957_pos_r <= ap_const_lv4_4;
            elsif ((ap_const_boolean_1 = ap_condition_5069)) then 
                grp_xfExtractPixels_fu_1957_pos_r <= ap_const_lv4_1;
            else 
                grp_xfExtractPixels_fu_1957_pos_r <= "XXXX";
            end if;
        else 
            grp_xfExtractPixels_fu_1957_pos_r <= "XXXX";
        end if; 
    end process;


    grp_xfExtractPixels_fu_1957_val1_V_read_assign_proc : process(D4_1_V_fu_4066_p3, buf_read_area_win_V_18_fu_4292_p3, ap_condition_5069, ap_condition_5073, ap_condition_5067)
    begin
        if ((ap_const_boolean_1 = ap_condition_5067)) then
            if ((ap_const_boolean_1 = ap_condition_5073)) then 
                grp_xfExtractPixels_fu_1957_val1_V_read <= buf_read_area_win_V_18_fu_4292_p3;
            elsif ((ap_const_boolean_1 = ap_condition_5069)) then 
                grp_xfExtractPixels_fu_1957_val1_V_read <= D4_1_V_fu_4066_p3;
            else 
                grp_xfExtractPixels_fu_1957_val1_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_xfExtractPixels_fu_1957_val1_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_xfExtractPixels_fu_1969_pos_r_assign_proc : process(ap_condition_5069, ap_condition_5073, ap_condition_5067)
    begin
        if ((ap_const_boolean_1 = ap_condition_5067)) then
            if ((ap_const_boolean_1 = ap_condition_5073)) then 
                grp_xfExtractPixels_fu_1969_pos_r <= ap_const_lv4_4;
            elsif ((ap_const_boolean_1 = ap_condition_5069)) then 
                grp_xfExtractPixels_fu_1969_pos_r <= ap_const_lv4_2;
            else 
                grp_xfExtractPixels_fu_1969_pos_r <= "XXXX";
            end if;
        else 
            grp_xfExtractPixels_fu_1969_pos_r <= "XXXX";
        end if; 
    end process;


    grp_xfExtractPixels_fu_1969_val1_V_read_assign_proc : process(buf_read_area_win_V_12_fu_4090_p3, buf_read_area_win_V_21_fu_4316_p3, ap_condition_5069, ap_condition_5073, ap_condition_5067)
    begin
        if ((ap_const_boolean_1 = ap_condition_5067)) then
            if ((ap_const_boolean_1 = ap_condition_5073)) then 
                grp_xfExtractPixels_fu_1969_val1_V_read <= buf_read_area_win_V_21_fu_4316_p3;
            elsif ((ap_const_boolean_1 = ap_condition_5069)) then 
                grp_xfExtractPixels_fu_1969_val1_V_read <= buf_read_area_win_V_12_fu_4090_p3;
            else 
                grp_xfExtractPixels_fu_1969_val1_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_xfExtractPixels_fu_1969_val1_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_xfExtractPixels_fu_1981_pos_r_assign_proc : process(ap_condition_5069, ap_condition_5073, ap_condition_5067)
    begin
        if ((ap_const_boolean_1 = ap_condition_5067)) then
            if ((ap_const_boolean_1 = ap_condition_5073)) then 
                grp_xfExtractPixels_fu_1981_pos_r <= ap_const_lv4_4;
            elsif ((ap_const_boolean_1 = ap_condition_5069)) then 
                grp_xfExtractPixels_fu_1981_pos_r <= ap_const_lv4_2;
            else 
                grp_xfExtractPixels_fu_1981_pos_r <= "XXXX";
            end if;
        else 
            grp_xfExtractPixels_fu_1981_pos_r <= "XXXX";
        end if; 
    end process;


    grp_xfExtractPixels_fu_1981_val1_V_read_assign_proc : process(buf_read_area_win_V_11_fu_4082_p3, D4_4_V_fu_4324_p3, ap_condition_5069, ap_condition_5073, ap_condition_5067)
    begin
        if ((ap_const_boolean_1 = ap_condition_5067)) then
            if ((ap_const_boolean_1 = ap_condition_5073)) then 
                grp_xfExtractPixels_fu_1981_val1_V_read <= D4_4_V_fu_4324_p3;
            elsif ((ap_const_boolean_1 = ap_condition_5069)) then 
                grp_xfExtractPixels_fu_1981_val1_V_read <= buf_read_area_win_V_11_fu_4082_p3;
            else 
                grp_xfExtractPixels_fu_1981_val1_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_xfExtractPixels_fu_1981_val1_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    i_V_1_fu_2758_p2 <= std_logic_vector(unsigned(t_V_reg_1402) + unsigned(ap_const_lv13_1));
    i_V_2_fu_3090_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(offset_temp0_2_reg_5436),13));
    i_V_3_fu_3155_p2 <= std_logic_vector(unsigned(t_V_4_reg_1508) + unsigned(ap_const_lv13_1));
    i_V_4_fu_3604_p2 <= std_logic_vector(unsigned(r_V_reg_1629) + unsigned(ap_const_lv10_1));
    i_V_fu_2605_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(offset_temp0_1_fu_2600_p3),13));
    icmp1_fu_3493_p2 <= "0" when (tmp_82_fu_3483_p4 = ap_const_lv15_0) else "1";
    icmp2_fu_3529_p2 <= "0" when (tmp_93_fu_3519_p4 = ap_const_lv14_0) else "1";
    icmp3_fu_3185_p2 <= "1" when (tmp_94_fu_3175_p4 = ap_const_lv16_0) else "0";
    icmp4_fu_4350_p2 <= "0" when (tmp_124_fu_4340_p4 = ap_const_lv15_0) else "1";
    icmp5_fu_4372_p2 <= "0" when (tmp_125_fu_4362_p4 = ap_const_lv14_0) else "1";
    icmp_fu_2788_p2 <= "1" when (tmp_62_fu_2778_p4 = ap_const_lv16_0) else "0";
    index_offset_0_i_fu_4174_p3 <= 
        ap_const_lv16_0 when (tmp_109_fu_4132_p2(0) = '1') else 
        index_offset_fu_4152_p10;
    index_offset_fu_4152_p9 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(arrayNo_trunc1_fu_4142_p2),33));
    inv_cellWidth_1_fu_2987_p2 <= std_logic_vector(shift_right(unsigned(call_ret_reg_5371_0),to_integer(unsigned('0' & tmp_93_cast_fu_2983_p1(31-1 downto 0)))));
    inv_cellWidth_fu_2585_p2 <= std_logic_vector(shift_right(unsigned(call_ret1_reg_5132_0),to_integer(unsigned('0' & tmp_53_cast_fu_2581_p1(31-1 downto 0)))));
    j_V_fu_3315_p2 <= std_logic_vector(unsigned(t_V_8_reg_1570) + unsigned(ap_const_lv9_1));
    k_V_1_fu_3149_p2 <= std_logic_vector(unsigned(t_V_3_reg_1517) + unsigned(ap_const_lv13_1));
    k_V_2_fu_3221_p2 <= std_logic_vector(unsigned(k_V_reg_5494) + unsigned(ap_const_lv13_1));
    k_V_fu_3130_p2 <= std_logic_vector(unsigned(tmp_54_fu_3126_p1) + unsigned(p_0834_5_reg_1474));

    lbuf_in_0_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, exitcond_reg_6075, not_s_reg_6045, brmerge_reg_6104, ap_CS_fsm_pp1_stage0, tmp_81_reg_5911, tmp_100_fu_3563_p1, tmp_102_reg_6108, tmp_101_reg_6138, tmp_103_reg_6142, ap_block_pp1_stage0)
    begin
        if (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_101_reg_6138 = ap_const_lv1_1) and (brmerge_reg_6104 = ap_const_lv1_1) and (not_s_reg_6045 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage1) and (exitcond_reg_6075 = ap_const_lv1_0))) then 
            lbuf_in_0_V_address0 <= tmp_103_reg_6142(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (not_s_reg_6045 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage1) and (brmerge_reg_6104 = ap_const_lv1_0) and (exitcond_reg_6075 = ap_const_lv1_0))) then 
            lbuf_in_0_V_address0 <= tmp_102_reg_6108(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            lbuf_in_0_V_address0 <= tmp_100_fu_3563_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            lbuf_in_0_V_address0 <= tmp_81_reg_5911(10 - 1 downto 0);
        else 
            lbuf_in_0_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    lbuf_in_0_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, exitcond_reg_6075, not_s_reg_6045, brmerge_reg_6104, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_block_pp1_stage1_11001, ap_block_pp0_stage0_11001, tmp_101_reg_6138)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_101_reg_6138 = ap_const_lv1_1) and (brmerge_reg_6104 = ap_const_lv1_1) and (not_s_reg_6045 = ap_const_lv1_1) and (exitcond_reg_6075 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (not_s_reg_6045 = ap_const_lv1_1) and (brmerge_reg_6104 = ap_const_lv1_0) and (exitcond_reg_6075 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            lbuf_in_0_V_ce0 <= ap_const_logic_1;
        else 
            lbuf_in_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lbuf_in_0_V_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond2_reg_5902, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, exitcond_reg_6075, not_s_reg_6045, brmerge_reg_6104, ap_block_pp1_stage1_11001, ap_block_pp0_stage0_11001, tmp_101_reg_6138)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_101_reg_6138 = ap_const_lv1_1) and (brmerge_reg_6104 = ap_const_lv1_1) and (not_s_reg_6045 = ap_const_lv1_1) and (exitcond_reg_6075 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (not_s_reg_6045 = ap_const_lv1_1) and (brmerge_reg_6104 = ap_const_lv1_0) and (exitcond_reg_6075 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond2_reg_5902 = ap_const_lv1_0)))) then 
            lbuf_in_0_V_we0 <= ap_const_logic_1;
        else 
            lbuf_in_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    lbuf_in_1_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp1_iter0, not_s_reg_6045, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp0_iter0, tmp_81_fu_3301_p1, exitcond_fu_3557_p2, tmp_100_fu_3563_p1, brmerge_fu_3577_p2, tmp_102_fu_3582_p1, grp_fu_2030_p2, tmp_103_fu_3590_p1, ap_block_pp1_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (grp_fu_2030_p2 = ap_const_lv1_1) and (brmerge_fu_3577_p2 = ap_const_lv1_1) and (not_s_reg_6045 = ap_const_lv1_1) and (exitcond_fu_3557_p2 = ap_const_lv1_0))) then 
            lbuf_in_1_V_address0 <= tmp_103_fu_3590_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (not_s_reg_6045 = ap_const_lv1_1) and (brmerge_fu_3577_p2 = ap_const_lv1_0) and (exitcond_fu_3557_p2 = ap_const_lv1_0))) then 
            lbuf_in_1_V_address0 <= tmp_102_fu_3582_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (exitcond_fu_3557_p2 = ap_const_lv1_0) and (not_s_reg_6045 = ap_const_lv1_0))) then 
            lbuf_in_1_V_address0 <= tmp_100_fu_3563_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            lbuf_in_1_V_address0 <= tmp_81_fu_3301_p1(10 - 1 downto 0);
        else 
            lbuf_in_1_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    lbuf_in_1_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, exitcond_reg_6075, not_s_reg_6045, brmerge_reg_6104, lbuf_in_1_V_addr_reg_5917, lbuf_in_1_V_addr_1_reg_6114, tmp_101_reg_6138, lbuf_in_1_V_addr_3_reg_6147)
    begin
        if (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_101_reg_6138 = ap_const_lv1_1) and (brmerge_reg_6104 = ap_const_lv1_1) and (not_s_reg_6045 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage1) and (exitcond_reg_6075 = ap_const_lv1_0))) then 
            lbuf_in_1_V_address1 <= lbuf_in_1_V_addr_3_reg_6147;
        elsif (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (not_s_reg_6045 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage1) and (brmerge_reg_6104 = ap_const_lv1_0) and (exitcond_reg_6075 = ap_const_lv1_0))) then 
            lbuf_in_1_V_address1 <= lbuf_in_1_V_addr_1_reg_6114;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            lbuf_in_1_V_address1 <= lbuf_in_1_V_addr_reg_5917;
        else 
            lbuf_in_1_V_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    lbuf_in_1_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp1_iter0, not_s_reg_6045, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, exitcond_fu_3557_p2, brmerge_fu_3577_p2, grp_fu_2030_p2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (exitcond_fu_3557_p2 = ap_const_lv1_0) and (not_s_reg_6045 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (grp_fu_2030_p2 = ap_const_lv1_1) and (brmerge_fu_3577_p2 = ap_const_lv1_1) and (not_s_reg_6045 = ap_const_lv1_1) and (exitcond_fu_3557_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (not_s_reg_6045 = ap_const_lv1_1) and (brmerge_fu_3577_p2 = ap_const_lv1_0) and (exitcond_fu_3557_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            lbuf_in_1_V_ce0 <= ap_const_logic_1;
        else 
            lbuf_in_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lbuf_in_1_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, exitcond_reg_6075, not_s_reg_6045, brmerge_reg_6104, ap_block_pp1_stage1_11001, ap_block_pp0_stage0_11001, tmp_101_reg_6138)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_101_reg_6138 = ap_const_lv1_1) and (brmerge_reg_6104 = ap_const_lv1_1) and (not_s_reg_6045 = ap_const_lv1_1) and (exitcond_reg_6075 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (not_s_reg_6045 = ap_const_lv1_1) and (brmerge_reg_6104 = ap_const_lv1_0) and (exitcond_reg_6075 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            lbuf_in_1_V_ce1 <= ap_const_logic_1;
        else 
            lbuf_in_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lbuf_in_1_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond2_reg_5902, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, exitcond_reg_6075, not_s_reg_6045, brmerge_reg_6104, ap_block_pp1_stage1_11001, ap_block_pp0_stage0_11001, tmp_101_reg_6138)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_101_reg_6138 = ap_const_lv1_1) and (brmerge_reg_6104 = ap_const_lv1_1) and (not_s_reg_6045 = ap_const_lv1_1) and (exitcond_reg_6075 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (not_s_reg_6045 = ap_const_lv1_1) and (brmerge_reg_6104 = ap_const_lv1_0) and (exitcond_reg_6075 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond2_reg_5902 = ap_const_lv1_0)))) then 
            lbuf_in_1_V_we1 <= ap_const_logic_1;
        else 
            lbuf_in_1_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    lbuf_in_2_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp1_iter0, not_s_reg_6045, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp0_iter0, tmp_81_fu_3301_p1, exitcond_fu_3557_p2, tmp_100_fu_3563_p1, brmerge_fu_3577_p2, tmp_102_fu_3582_p1, grp_fu_2030_p2, tmp_103_fu_3590_p1, ap_block_pp1_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (grp_fu_2030_p2 = ap_const_lv1_1) and (brmerge_fu_3577_p2 = ap_const_lv1_1) and (not_s_reg_6045 = ap_const_lv1_1) and (exitcond_fu_3557_p2 = ap_const_lv1_0))) then 
            lbuf_in_2_V_address0 <= tmp_103_fu_3590_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (not_s_reg_6045 = ap_const_lv1_1) and (brmerge_fu_3577_p2 = ap_const_lv1_0) and (exitcond_fu_3557_p2 = ap_const_lv1_0))) then 
            lbuf_in_2_V_address0 <= tmp_102_fu_3582_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (exitcond_fu_3557_p2 = ap_const_lv1_0) and (not_s_reg_6045 = ap_const_lv1_0))) then 
            lbuf_in_2_V_address0 <= tmp_100_fu_3563_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            lbuf_in_2_V_address0 <= tmp_81_fu_3301_p1(10 - 1 downto 0);
        else 
            lbuf_in_2_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    lbuf_in_2_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, exitcond_reg_6075, not_s_reg_6045, brmerge_reg_6104, lbuf_in_2_V_addr_reg_5923, lbuf_in_2_V_addr_1_reg_6120, tmp_101_reg_6138, lbuf_in_2_V_addr_2_reg_6153)
    begin
        if (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_101_reg_6138 = ap_const_lv1_1) and (brmerge_reg_6104 = ap_const_lv1_1) and (not_s_reg_6045 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage1) and (exitcond_reg_6075 = ap_const_lv1_0))) then 
            lbuf_in_2_V_address1 <= lbuf_in_2_V_addr_2_reg_6153;
        elsif (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (not_s_reg_6045 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage1) and (brmerge_reg_6104 = ap_const_lv1_0) and (exitcond_reg_6075 = ap_const_lv1_0))) then 
            lbuf_in_2_V_address1 <= lbuf_in_2_V_addr_1_reg_6120;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            lbuf_in_2_V_address1 <= lbuf_in_2_V_addr_reg_5923;
        else 
            lbuf_in_2_V_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    lbuf_in_2_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp1_iter0, not_s_reg_6045, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, exitcond_fu_3557_p2, brmerge_fu_3577_p2, grp_fu_2030_p2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (exitcond_fu_3557_p2 = ap_const_lv1_0) and (not_s_reg_6045 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (grp_fu_2030_p2 = ap_const_lv1_1) and (brmerge_fu_3577_p2 = ap_const_lv1_1) and (not_s_reg_6045 = ap_const_lv1_1) and (exitcond_fu_3557_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (not_s_reg_6045 = ap_const_lv1_1) and (brmerge_fu_3577_p2 = ap_const_lv1_0) and (exitcond_fu_3557_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            lbuf_in_2_V_ce0 <= ap_const_logic_1;
        else 
            lbuf_in_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lbuf_in_2_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, exitcond_reg_6075, not_s_reg_6045, brmerge_reg_6104, ap_block_pp1_stage1_11001, ap_block_pp0_stage0_11001, tmp_101_reg_6138)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_101_reg_6138 = ap_const_lv1_1) and (brmerge_reg_6104 = ap_const_lv1_1) and (not_s_reg_6045 = ap_const_lv1_1) and (exitcond_reg_6075 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (not_s_reg_6045 = ap_const_lv1_1) and (brmerge_reg_6104 = ap_const_lv1_0) and (exitcond_reg_6075 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            lbuf_in_2_V_ce1 <= ap_const_logic_1;
        else 
            lbuf_in_2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lbuf_in_2_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond2_reg_5902, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, exitcond_reg_6075, not_s_reg_6045, brmerge_reg_6104, ap_block_pp1_stage1_11001, ap_block_pp0_stage0_11001, tmp_101_reg_6138)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_101_reg_6138 = ap_const_lv1_1) and (brmerge_reg_6104 = ap_const_lv1_1) and (not_s_reg_6045 = ap_const_lv1_1) and (exitcond_reg_6075 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (not_s_reg_6045 = ap_const_lv1_1) and (brmerge_reg_6104 = ap_const_lv1_0) and (exitcond_reg_6075 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond2_reg_5902 = ap_const_lv1_0)))) then 
            lbuf_in_2_V_we1 <= ap_const_logic_1;
        else 
            lbuf_in_2_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    lbuf_in_3_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp1_iter0, not_s_reg_6045, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp0_iter0, tmp_81_fu_3301_p1, exitcond_fu_3557_p2, tmp_100_fu_3563_p1, brmerge_fu_3577_p2, tmp_102_fu_3582_p1, grp_fu_2030_p2, tmp_103_fu_3590_p1, ap_block_pp1_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (grp_fu_2030_p2 = ap_const_lv1_1) and (brmerge_fu_3577_p2 = ap_const_lv1_1) and (not_s_reg_6045 = ap_const_lv1_1) and (exitcond_fu_3557_p2 = ap_const_lv1_0))) then 
            lbuf_in_3_V_address0 <= tmp_103_fu_3590_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (not_s_reg_6045 = ap_const_lv1_1) and (brmerge_fu_3577_p2 = ap_const_lv1_0) and (exitcond_fu_3557_p2 = ap_const_lv1_0))) then 
            lbuf_in_3_V_address0 <= tmp_102_fu_3582_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (exitcond_fu_3557_p2 = ap_const_lv1_0) and (not_s_reg_6045 = ap_const_lv1_0))) then 
            lbuf_in_3_V_address0 <= tmp_100_fu_3563_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            lbuf_in_3_V_address0 <= tmp_81_fu_3301_p1(10 - 1 downto 0);
        else 
            lbuf_in_3_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    lbuf_in_3_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, exitcond_reg_6075, not_s_reg_6045, brmerge_reg_6104, lbuf_in_3_V_addr_reg_5929, lbuf_in_3_V_addr_1_reg_6126, tmp_101_reg_6138, lbuf_in_3_V_addr_2_reg_6159)
    begin
        if (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_101_reg_6138 = ap_const_lv1_1) and (brmerge_reg_6104 = ap_const_lv1_1) and (not_s_reg_6045 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage1) and (exitcond_reg_6075 = ap_const_lv1_0))) then 
            lbuf_in_3_V_address1 <= lbuf_in_3_V_addr_2_reg_6159;
        elsif (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (not_s_reg_6045 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage1) and (brmerge_reg_6104 = ap_const_lv1_0) and (exitcond_reg_6075 = ap_const_lv1_0))) then 
            lbuf_in_3_V_address1 <= lbuf_in_3_V_addr_1_reg_6126;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            lbuf_in_3_V_address1 <= lbuf_in_3_V_addr_reg_5929;
        else 
            lbuf_in_3_V_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    lbuf_in_3_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp1_iter0, not_s_reg_6045, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, exitcond_fu_3557_p2, brmerge_fu_3577_p2, grp_fu_2030_p2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (exitcond_fu_3557_p2 = ap_const_lv1_0) and (not_s_reg_6045 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (grp_fu_2030_p2 = ap_const_lv1_1) and (brmerge_fu_3577_p2 = ap_const_lv1_1) and (not_s_reg_6045 = ap_const_lv1_1) and (exitcond_fu_3557_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (not_s_reg_6045 = ap_const_lv1_1) and (brmerge_fu_3577_p2 = ap_const_lv1_0) and (exitcond_fu_3557_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            lbuf_in_3_V_ce0 <= ap_const_logic_1;
        else 
            lbuf_in_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lbuf_in_3_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, exitcond_reg_6075, not_s_reg_6045, brmerge_reg_6104, ap_block_pp1_stage1_11001, ap_block_pp0_stage0_11001, tmp_101_reg_6138)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_101_reg_6138 = ap_const_lv1_1) and (brmerge_reg_6104 = ap_const_lv1_1) and (not_s_reg_6045 = ap_const_lv1_1) and (exitcond_reg_6075 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (not_s_reg_6045 = ap_const_lv1_1) and (brmerge_reg_6104 = ap_const_lv1_0) and (exitcond_reg_6075 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            lbuf_in_3_V_ce1 <= ap_const_logic_1;
        else 
            lbuf_in_3_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lbuf_in_3_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond2_reg_5902, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, exitcond_reg_6075, not_s_reg_6045, brmerge_reg_6104, ap_block_pp1_stage1_11001, ap_block_pp0_stage0_11001, tmp_101_reg_6138)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_101_reg_6138 = ap_const_lv1_1) and (brmerge_reg_6104 = ap_const_lv1_1) and (not_s_reg_6045 = ap_const_lv1_1) and (exitcond_reg_6075 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (not_s_reg_6045 = ap_const_lv1_1) and (brmerge_reg_6104 = ap_const_lv1_0) and (exitcond_reg_6075 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond2_reg_5902 = ap_const_lv1_0)))) then 
            lbuf_in_3_V_we1 <= ap_const_logic_1;
        else 
            lbuf_in_3_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    lbuf_in_4_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp1_iter0, not_s_reg_6045, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp0_iter0, tmp_81_fu_3301_p1, exitcond_fu_3557_p2, brmerge_fu_3577_p2, tmp_102_fu_3582_p1, grp_fu_2030_p2, tmp_103_fu_3590_p1, ap_block_pp1_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (grp_fu_2030_p2 = ap_const_lv1_1) and (brmerge_fu_3577_p2 = ap_const_lv1_1) and (not_s_reg_6045 = ap_const_lv1_1) and (exitcond_fu_3557_p2 = ap_const_lv1_0))) then 
            lbuf_in_4_V_address0 <= tmp_103_fu_3590_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (not_s_reg_6045 = ap_const_lv1_1) and (brmerge_fu_3577_p2 = ap_const_lv1_0) and (exitcond_fu_3557_p2 = ap_const_lv1_0))) then 
            lbuf_in_4_V_address0 <= tmp_102_fu_3582_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            lbuf_in_4_V_address0 <= tmp_81_fu_3301_p1(10 - 1 downto 0);
        else 
            lbuf_in_4_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    lbuf_in_4_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, exitcond_reg_6075, not_s_reg_6045, brmerge_reg_6104, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, lbuf_in_4_V_addr_reg_5935, tmp_100_reg_6079, lbuf_in_4_V_addr_1_reg_6132, tmp_101_reg_6138, lbuf_in_4_V_addr_2_reg_6165, ap_block_pp1_stage0)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            lbuf_in_4_V_address1 <= tmp_100_reg_6079(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_101_reg_6138 = ap_const_lv1_1) and (brmerge_reg_6104 = ap_const_lv1_1) and (not_s_reg_6045 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage1) and (exitcond_reg_6075 = ap_const_lv1_0))) then 
            lbuf_in_4_V_address1 <= lbuf_in_4_V_addr_2_reg_6165;
        elsif (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (not_s_reg_6045 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage1) and (brmerge_reg_6104 = ap_const_lv1_0) and (exitcond_reg_6075 = ap_const_lv1_0))) then 
            lbuf_in_4_V_address1 <= lbuf_in_4_V_addr_1_reg_6132;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            lbuf_in_4_V_address1 <= lbuf_in_4_V_addr_reg_5935;
        else 
            lbuf_in_4_V_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    lbuf_in_4_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp1_iter0, not_s_reg_6045, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, exitcond_fu_3557_p2, brmerge_fu_3577_p2, grp_fu_2030_p2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (grp_fu_2030_p2 = ap_const_lv1_1) and (brmerge_fu_3577_p2 = ap_const_lv1_1) and (not_s_reg_6045 = ap_const_lv1_1) and (exitcond_fu_3557_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (not_s_reg_6045 = ap_const_lv1_1) and (brmerge_fu_3577_p2 = ap_const_lv1_0) and (exitcond_fu_3557_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            lbuf_in_4_V_ce0 <= ap_const_logic_1;
        else 
            lbuf_in_4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lbuf_in_4_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, exitcond_reg_6075, not_s_reg_6045, brmerge_reg_6104, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0_11001, ap_block_pp1_stage1_11001, ap_block_pp0_stage0_11001, tmp_101_reg_6138)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_101_reg_6138 = ap_const_lv1_1) and (brmerge_reg_6104 = ap_const_lv1_1) and (not_s_reg_6045 = ap_const_lv1_1) and (exitcond_reg_6075 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (not_s_reg_6045 = ap_const_lv1_1) and (brmerge_reg_6104 = ap_const_lv1_0) and (exitcond_reg_6075 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            lbuf_in_4_V_ce1 <= ap_const_logic_1;
        else 
            lbuf_in_4_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lbuf_in_4_V_d1_assign_proc : process(stream_in_V_V_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, exitcond_reg_6075, not_s_reg_6045, brmerge_reg_6104, tmp_101_reg_6138, lbuf_in_5_V_q0)
    begin
        if (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_101_reg_6138 = ap_const_lv1_1) and (brmerge_reg_6104 = ap_const_lv1_1) and (not_s_reg_6045 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage1) and (exitcond_reg_6075 = ap_const_lv1_0))) then 
            lbuf_in_4_V_d1 <= lbuf_in_5_V_q0;
        elsif ((((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (not_s_reg_6045 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage1) and (brmerge_reg_6104 = ap_const_lv1_0) and (exitcond_reg_6075 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            lbuf_in_4_V_d1 <= stream_in_V_V_dout;
        else 
            lbuf_in_4_V_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    lbuf_in_4_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond2_reg_5902, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, exitcond_reg_6075, not_s_reg_6045, brmerge_reg_6104, ap_block_pp1_stage1_11001, ap_block_pp0_stage0_11001, tmp_101_reg_6138)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_101_reg_6138 = ap_const_lv1_1) and (brmerge_reg_6104 = ap_const_lv1_1) and (not_s_reg_6045 = ap_const_lv1_1) and (exitcond_reg_6075 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (not_s_reg_6045 = ap_const_lv1_1) and (brmerge_reg_6104 = ap_const_lv1_0) and (exitcond_reg_6075 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond2_reg_5902 = ap_const_lv1_0)))) then 
            lbuf_in_4_V_we1 <= ap_const_logic_1;
        else 
            lbuf_in_4_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    lbuf_in_5_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, tmp_81_reg_5911, tmp_102_reg_6108, tmp_103_fu_3590_p1, ap_block_pp1_stage0)
    begin
        if (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1))) then 
            lbuf_in_5_V_address0 <= tmp_102_reg_6108(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            lbuf_in_5_V_address0 <= tmp_103_fu_3590_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            lbuf_in_5_V_address0 <= tmp_81_reg_5911(10 - 1 downto 0);
        else 
            lbuf_in_5_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    lbuf_in_5_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_block_pp1_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            lbuf_in_5_V_ce0 <= ap_const_logic_1;
        else 
            lbuf_in_5_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lbuf_in_5_V_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond2_reg_5902, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, exitcond_reg_6075, not_s_reg_6045, brmerge_reg_6104, ap_block_pp1_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (not_s_reg_6045 = ap_const_lv1_1) and (brmerge_reg_6104 = ap_const_lv1_0) and (exitcond_reg_6075 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond2_reg_5902 = ap_const_lv1_0)))) then 
            lbuf_in_5_V_we0 <= ap_const_logic_1;
        else 
            lbuf_in_5_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    lhs_V_1_fu_3667_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(block_start_V_fu_3652_p1),14));
    lhs_V_fu_3350_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_op_assign_reg_1617),17));
    m0_1_fu_4948_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(m0_fu_384));
    m1_1_fu_4910_p2 <= std_logic_vector(unsigned(m1_fu_388) + unsigned(row_reg_6745));
    m2_1_fu_4915_p2 <= std_logic_vector(unsigned(m2_fu_392) + unsigned(col_reg_6753));
    m3_1_fu_4954_p2 <= std_logic_vector(unsigned(m3_fu_396) + unsigned(tmp_119_reg_6770));
    m4_1_fu_4924_p2 <= std_logic_vector(unsigned(m4_fu_400) + unsigned(tmp_120_reg_6765));
    m5_1_fu_4962_p2 <= std_logic_vector(signed(tmp_198_cast_fu_4959_p1) + signed(m5_fu_404));
    mu11_fu_5055_p2 <= std_logic_vector(unsigned(grp_fu_5038_p2) - unsigned(tmp_88_reg_6831));
    mu20_fu_5066_p2 <= std_logic_vector(unsigned(tmp_90_reg_6841) - unsigned(tmp_92_reg_6851));
    mul_fu_4837_p1 <= countpx_1_reg_6718_pp1_iter21_reg;
    mul_fu_4837_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv65_19999999A) * signed(mul_fu_4837_p1))), 65));
    neg_mul_fu_4860_p2 <= std_logic_vector(unsigned(ap_const_lv65_0) - unsigned(mul_reg_6729));
    neg_ti_fu_4889_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(tmp_118_fu_4882_p3));
    newIndex1_fu_2843_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(newIndex_fu_2833_p4),64));
    newIndex3_fu_3759_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_11_fu_3755_p1),64));
    newIndex4_fu_3771_p4 <= tmp_97_reg_1641(12 downto 3);
    newIndex5_fu_3781_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(newIndex4_fu_3771_p4),64));
    newIndex_fu_2833_p4 <= t_V_2_reg_1345(8 downto 3);
    not_s_fu_3464_p2 <= "0" when (extLd_fu_3408_p1 = op2_assign_reg_1605) else "1";
    offset_temp0_1_fu_2600_p3 <= 
        tmp_6_cast_reg_5148 when (tmp_12_reg_5163(0) = '1') else 
        offset_temp1_reg_5154;
    offset_temp0_2_cast_fu_3007_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(offset_temp0_2_fu_3002_p3),12));
    offset_temp0_2_fu_3002_p3 <= 
        tmp_37_cast_reg_5387 when (tmp_41_reg_5402(0) = '1') else 
        offset_temp1_1_reg_5393;
    offset_temp0_fixed_1_fu_3019_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_42_fu_3011_p3),32));
    offset_temp0_fixed_fu_2617_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_14_fu_2609_p3),32));
    offset_temp0_fu_2591_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_reg_5143),13));
    offset_temp1_1_cast_fu_2996_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(offset_temp1_1_reg_5393),13));
    offset_temp1_1_fu_2951_p3 <= 
        tmp_39_fu_2941_p1 when (tmp_40_fu_2945_p2(0) = '1') else 
        ap_const_lv11_167;
    offset_temp1_4_cast1_fu_2597_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(offset_temp1_reg_5154),15));
    offset_temp1_5_cast1_fu_2999_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(offset_temp1_1_reg_5393),15));
    offset_temp1_cast_fu_2594_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(offset_temp1_reg_5154),13));
    offset_temp1_fixed_1_fu_3030_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_43_fu_3023_p3),32));
    offset_temp1_fixed_fu_2628_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_15_fu_2621_p3),32));
    offset_temp1_fu_2549_p3 <= 
        tmp_8_fu_2539_p1 when (tmp_9_fu_2543_p2(0) = '1') else 
        ap_const_lv12_27F;
    or_cond_fu_3662_p2 <= (tmp_106_fu_3656_p2 and p_s_reg_6037);
    out_i_V_fu_3793_p2 <= std_logic_vector(unsigned(ap_const_lv13_1) + unsigned(tmp_97_reg_1641));
    out_j_V_1_fu_5001_p3 <= 
        out_j_V_fu_4988_p2 when (p_s_reg_6037(0) = '1') else 
        t_V_7_reg_1593;
    out_j_V_fu_4988_p2 <= std_logic_vector(unsigned(t_V_7_reg_1593) + unsigned(ap_const_lv13_1));
    overlaptemp_1_fu_3191_p3 <= 
        tmp_68_fu_3165_p1 when (icmp3_fu_3185_p2(0) = '1') else 
        ap_const_lv17_10000;
    overlaptemp_fu_2794_p3 <= 
        tmp_59_fu_2768_p1 when (icmp_fu_2788_p2(0) = '1') else 
        ap_const_lv17_10000;
    p_01080_3_fu_4994_p3 <= 
        ap_const_lv13_0 when (p_s_reg_6037(0) = '1') else 
        tmp_97_reg_1641;
    p_1_fu_3248_p2 <= std_logic_vector(unsigned(p_reg_1548) + unsigned(ap_const_lv3_1));
    p_3_fu_3416_p3 <= 
        Yoffset_V_fu_3412_p1 when (tmp_73_fu_3402_p2(0) = '1') else 
        ap_const_lv14_3FFF;
    p_4_cast_fu_3448_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_4_fu_3442_p2),18));
    p_4_fu_3442_p2 <= std_logic_vector(unsigned(tmp_169_cast_fu_3432_p1) + unsigned(ap_const_lv17_1));
    p_not_fu_3571_p2 <= "1" when (unsigned(ap_phi_mux_r_V_phi_fu_1633_p4) > unsigned(ap_const_lv10_27F)) else "0";
    p_s_25_fu_5021_p3 <= 
        start_index_in_buffe_fu_5015_p2 when (not_s_reg_6045(0) = '1') else 
        op2_assign_reg_1605;
    p_s_fu_3458_p2 <= (tmp_76_fu_3452_p2 or tmp_75_fu_3436_p2);
    p_v1_fu_2678_p3 <= 
        offset_temp1_cast_reg_5185 when (tmp_22_fu_2674_p2(0) = '1') else 
        offset_temp0_reg_5180;
    p_v_fu_3080_p3 <= 
        offset_temp1_1_cast_reg_5424 when (tmp_51_fu_3076_p2(0) = '1') else 
        tmp_37_reg_5419;

    resize_out_V_V_blk_n_assign_proc : process(resize_out_V_V_full_n, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1, ap_enable_reg_pp1_iter5, exitcond_reg_6075_pp1_iter5_reg, or_cond_reg_6232_pp1_iter4_reg, tmp_107_reg_6236_pp1_iter4_reg)
    begin
        if (((ap_enable_reg_pp1_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_107_reg_6236_pp1_iter4_reg = ap_const_lv1_1) and (or_cond_reg_6232_pp1_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage1) and (exitcond_reg_6075_pp1_iter5_reg = ap_const_lv1_0))) then 
            resize_out_V_V_blk_n <= resize_out_V_V_full_n;
        else 
            resize_out_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    resize_out_V_V_din <= 
        ap_const_lv24_FFFFFF when (ap_phi_reg_pp1_iter5_tmp_V_3_reg_1725(0) = '1') else 
        ap_const_lv24_0;

    resize_out_V_V_write_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter5, ap_predicate_op1142_write_state44, ap_block_pp1_stage1_11001)
    begin
        if (((ap_predicate_op1142_write_state44 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            resize_out_V_V_write <= ap_const_logic_1;
        else 
            resize_out_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

    ret_V_1_1_fu_3354_p2 <= std_logic_vector(unsigned(lhs_V_fu_3350_p1) + unsigned(ap_const_lv17_1));
    ret_V_1_2_fu_3365_p2 <= std_logic_vector(unsigned(lhs_V_fu_3350_p1) + unsigned(ap_const_lv17_2));
    ret_V_1_3_fu_3382_p2 <= std_logic_vector(unsigned(lhs_V_reg_5981) + unsigned(ap_const_lv17_3));
    ret_V_1_4_fu_3392_p2 <= std_logic_vector(unsigned(lhs_V_reg_5981) + unsigned(ap_const_lv17_4));
    ret_V_1_fu_3739_p2 <= std_logic_vector(signed(ap_const_lv13_1FFF) + signed(tmp_97_reg_1641));
    ret_V_3_1_fu_3697_p2 <= std_logic_vector(unsigned(ap_const_lv14_1) + unsigned(lhs_V_1_fu_3667_p1));
    ret_V_3_2_fu_3709_p2 <= std_logic_vector(unsigned(ap_const_lv14_2) + unsigned(lhs_V_1_fu_3667_p1));
    ret_V_3_3_fu_3721_p2 <= std_logic_vector(unsigned(ap_const_lv14_3) + unsigned(lhs_V_1_fu_3667_p1));
    ret_V_cast_fu_3677_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_fu_3671_p2),15));
    ret_V_fu_3671_p2 <= std_logic_vector(unsigned(lhs_V_1_fu_3667_p1) + unsigned(ap_const_lv14_4));
    row_fu_4895_p3 <= 
        neg_ti_fu_4889_p2 when (tmp_128_reg_6734(0) = '1') else 
        tmp_117_fu_4879_p1;
    smax2_cast_fu_2704_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(smax2_fu_2697_p3),16));
    smax2_fu_2697_p3 <= 
        offset_temp1_4_cast1_reg_5192 when (tmp_23_fu_2692_p2(0) = '1') else 
        tmp_74_cast1_fu_2684_p1;
    smax3_cast_fu_3110_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(smax3_fu_3103_p3),16));
    smax3_fu_3103_p3 <= 
        offset_temp1_5_cast1_reg_5431 when (tmp_52_fu_3099_p2(0) = '1') else 
        tmp_120_cast1_fu_3093_p1;
        start_index_1_cast_c_fu_3237_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(start_index_1_reg_1485),13));

        start_index_cast_cas_fu_2855_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(start_index_reg_1382),14));

    start_index_in_buffe_fu_5015_p2 <= std_logic_vector(unsigned(op2_assign_reg_1605) + unsigned(ap_const_lv16_1));
    storemerge_fu_3872_p3 <= 
        tmp_V_fu_424 when (tmp_104_reg_6223(0) = '1') else 
        ap_const_lv24_0;

    stream_in_V_V_blk_n_assign_proc : process(stream_in_V_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond2_reg_5902, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, exitcond_reg_6075, not_s_reg_6045, brmerge_reg_6104)
    begin
        if ((((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (not_s_reg_6045 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage1) and (brmerge_reg_6104 = ap_const_lv1_0) and (exitcond_reg_6075 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond2_reg_5902 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            stream_in_V_V_blk_n <= stream_in_V_V_empty_n;
        else 
            stream_in_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    stream_in_V_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond2_reg_5902, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_predicate_op655_read_state34, ap_block_pp1_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op655_read_state34 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond2_reg_5902 = ap_const_lv1_0)))) then 
            stream_in_V_V_read <= ap_const_logic_1;
        else 
            stream_in_V_V_read <= ap_const_logic_0;
        end if; 
    end process;

    temp_1_fu_3046_p1 <= tmp_44_reg_5452(28 - 1 downto 0);
    temp_1_fu_3046_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(inv_cellWidth_1_reg_5412) * signed(temp_1_fu_3046_p1))), 32));
    temp_fu_2644_p1 <= tmp_16_reg_5209(29 - 1 downto 0);
    temp_fu_2644_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(inv_cellWidth_reg_5173) * signed(temp_fu_2644_p1))), 32));
    tmp_100_fu_3563_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_r_V_phi_fu_1633_p4),64));
    tmp_102_fu_3582_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_r_V_phi_fu_1633_p4),64));
    tmp_103_fu_3590_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_r_V_phi_fu_1633_p4),64));
    tmp_105_fu_3599_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_tmp_97_phi_fu_1644_p4),64));
    tmp_106_fu_3656_p2 <= "1" when (unsigned(tmp_97_reg_1641) < unsigned(ap_const_lv13_140)) else "0";
    tmp_107_fu_3685_p2 <= "1" when (ret_V_cast_fu_3677_p1 = tmp_188_cast_fu_3681_p1) else "0";
    tmp_108_fu_3691_p2 <= "1" when (unsigned(block_start_V_fu_3652_p1) < unsigned(ap_const_lv13_280)) else "0";
    tmp_109_fu_4132_p2 <= "1" when (tmp_97_reg_1641 = ap_const_lv13_0) else "0";
    tmp_10_fu_3745_p4 <= ret_V_1_fu_3739_p2(12 downto 3);
    tmp_110_fu_5060_p2 <= std_logic_vector(shift_left(unsigned(mu11_fu_5055_p2),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    tmp_111_fu_4332_p2 <= std_logic_vector(unsigned(tmp_13_reg_6462) - unsigned(index_offset_0_i_reg_6456));
    tmp_112_fu_4336_p2 <= "1" when (tmp_13_reg_6462 = index_offset_0_i_reg_6456) else "0";
    tmp_113_fu_2829_p1 <= t_V_2_reg_1345(3 - 1 downto 0);
    tmp_114_fu_4796_p5 <= (((tmp_126_fu_4780_p3 & ap_const_lv7_0) & tmp_127_fu_4788_p3) & ap_const_lv15_0);
    tmp_115_fu_4808_p2 <= "1" when (tmp_114_fu_4796_p5 = ap_const_lv24_0) else "0";
        tmp_116_fu_4875_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_129_fu_4865_p4),32));

        tmp_117_fu_4879_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_130_reg_6740),32));

    tmp_118_fu_4882_p3 <= 
        tmp_116_fu_4875_p1 when (tmp_128_reg_6734(0) = '1') else 
        tmp_117_fu_4879_p1;
    tmp_119_fu_4920_p0 <= row_reg_6745(26 - 1 downto 0);
    tmp_119_fu_4920_p1 <= col_reg_6753(10 - 1 downto 0);
    tmp_119_fu_4920_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(tmp_119_fu_4920_p0) * signed(tmp_119_fu_4920_p1))), 32));
        tmp_11_fu_3755_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_10_fu_3745_p4),30));

    tmp_120_cast1_fu_3093_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_v_reg_5476),15));
    tmp_120_cast_fu_3096_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_v_reg_5476),16));
    tmp_120_fu_4906_p0 <= row_reg_6745(26 - 1 downto 0);
    tmp_120_fu_4906_p1 <= row_reg_6745(26 - 1 downto 0);
    tmp_120_fu_4906_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(tmp_120_fu_4906_p0) * signed(tmp_120_fu_4906_p1))), 32));
    tmp_121_fu_4929_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(tmp_131_reg_6759) * signed(tmp_131_reg_6759))), 20));
    tmp_123_fu_4138_p1 <= tmp_97_reg_1641(3 - 1 downto 0);
    tmp_124_fu_4340_p4 <= tmp_111_fu_4332_p2(15 downto 1);
    tmp_125_fu_4362_p4 <= tmp_111_fu_4332_p2(15 downto 2);
    tmp_126_fu_4780_p3 <= grp_CoreProcessDownArea_fu_1808_ap_return(23 downto 23);
    tmp_127_fu_4788_p3 <= grp_CoreProcessDownArea_fu_1808_ap_return(15 downto 15);
    tmp_129_fu_4865_p4 <= neg_mul_fu_4860_p2(64 downto 41);
    tmp_12_fu_2557_p2 <= "1" when (unsigned(tmp_6_cast_fu_2525_p1) < unsigned(offset_temp1_fu_2549_p3)) else "0";
    tmp_131_fu_4902_p1 <= grp_fu_4814_p2(20 - 1 downto 0);
    tmp_13_fu_4186_p9 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_123_fu_4138_p1),13));
    tmp_14_fu_2609_p3 <= (offset_temp0_1_fu_2600_p3 & ap_const_lv16_0);
    tmp_15_fu_2621_p3 <= (offset_temp1_reg_5154 & ap_const_lv16_0);
        tmp_168_cast1_fu_3424_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_3_fu_3416_p3),18));

        tmp_168_cast_fu_3428_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_3_fu_3416_p3),17));

    tmp_169_cast_fu_3432_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(op2_assign_reg_1605),17));
    tmp_16_fu_2632_p2 <= std_logic_vector(unsigned(offset_temp0_fixed_fu_2617_p1) - unsigned(Xtemp0_cast3_fu_2563_p1));
    tmp_179_2_fu_3506_p2 <= "1" when (unsigned(Vreq_q0) > unsigned(ap_const_lv16_2)) else "0";
    tmp_179_4_fu_3543_p2 <= "1" when (unsigned(Vreq_q0) > unsigned(ap_const_lv16_4)) else "0";
    tmp_17_fu_2638_p2 <= "1" when (unsigned(tmp_16_fu_2632_p2) > unsigned(ap_const_lv32_41)) else "0";
    tmp_183_1_fu_3360_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_1_1_fu_3354_p2),64));
    tmp_183_2_fu_3371_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_1_2_fu_3365_p2),64));
    tmp_183_3_fu_3387_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_1_3_fu_3382_p2),64));
    tmp_183_4_fu_3397_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_1_4_fu_3392_p2),64));
    tmp_188_cast_fu_3681_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_reg_1629),15));
        tmp_198_cast_fu_4959_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_121_reg_6775),32));

    tmp_19_fu_2658_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_2_reg_1345),64));
    tmp_1_fu_2488_p2 <= "1" when (unsigned(tmp_s_fu_2482_p2) > unsigned(ap_const_lv27_20000)) else "0";
    tmp_207_1_fu_3703_p2 <= "1" when (unsigned(ret_V_3_1_fu_3697_p2) < unsigned(ap_const_lv14_280)) else "0";
    tmp_207_2_fu_3715_p2 <= "1" when (unsigned(ret_V_3_2_fu_3709_p2) < unsigned(ap_const_lv14_280)) else "0";
    tmp_207_3_fu_3727_p2 <= "1" when (unsigned(ret_V_3_3_fu_3721_p2) < unsigned(ap_const_lv14_280)) else "0";
    tmp_207_4_fu_3733_p2 <= "1" when (unsigned(ret_V_fu_3671_p2) < unsigned(ap_const_lv14_280)) else "0";
    tmp_20_fu_2663_p2 <= std_logic_vector(unsigned(count_reg_1357) + unsigned(ap_const_lv16_1));
    tmp_219_2_fu_4356_p2 <= "1" when (unsigned(tmp_111_fu_4332_p2) > unsigned(ap_const_lv16_2)) else "0";
    tmp_219_4_fu_4378_p2 <= "1" when (unsigned(tmp_111_fu_4332_p2) > unsigned(ap_const_lv16_4)) else "0";
    tmp_21_fu_2669_p2 <= std_logic_vector(unsigned(i_V_reg_5197) + unsigned(ap_const_lv13_1FFF));
    tmp_22_fu_2674_p2 <= "1" when (unsigned(tmp_6_cast_reg_5148) > unsigned(offset_temp1_reg_5154)) else "0";
    tmp_23_fu_2692_p2 <= "1" when (unsigned(offset_temp1_cast_reg_5185) > unsigned(p_v1_fu_2678_p3)) else "0";
    tmp_24_fu_2708_p2 <= std_logic_vector(unsigned(smax2_cast_fu_2704_p1) - unsigned(tmp_74_cast_fu_2688_p1));
    tmp_25_fu_2714_p1 <= tmp_24_fu_2708_p2(3 - 1 downto 0);
    tmp_26_fu_2727_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(wind_reg_1369),3));
    tmp_27_fu_2731_p1 <= inv_cellWidth_reg_5173(16 - 1 downto 0);
    tmp_28_fu_2734_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_2_reg_1345),64));
    tmp_29_fu_2872_p3 <= (t_V_5_reg_1450 & ap_const_lv17_0);
    tmp_2_fu_2494_p4 <= tmp_s_fu_2482_p2(19 downto 4);
    tmp_30_fu_2884_p2 <= std_logic_vector(unsigned(ap_const_lv26_1680000) - unsigned(Ytemp0_cast6_cast_fu_2880_p1));
    tmp_31_fu_2890_p2 <= "1" when (unsigned(tmp_30_fu_2884_p2) > unsigned(ap_const_lv26_20000)) else "0";
    tmp_32_fu_2896_p4 <= tmp_30_fu_2884_p2(19 downto 4);
    tmp_33_fu_2906_p3 <= 
        ap_const_lv16_2000 when (tmp_31_fu_2890_p2(0) = '1') else 
        tmp_32_fu_2896_p4;
    tmp_35_fu_2977_p2 <= std_logic_vector(signed(tmp_92_cast_fu_2974_p1) + signed(ap_const_lv9_1F0));
    tmp_36_fu_2919_p3 <= (t_V_5_reg_1450 & ap_const_lv1_0);
    tmp_37_cast_fu_2927_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_36_fu_2919_p3),11));
    tmp_37_fu_2993_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_36_reg_5382),13));
    tmp_38_fu_2931_p4 <= Ytemp1_fu_2914_p2(25 downto 16);
    tmp_39_fu_2941_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_38_fu_2931_p4),11));
    tmp_40_fu_2945_p2 <= "1" when (unsigned(tmp_39_fu_2941_p1) < unsigned(ap_const_lv11_167)) else "0";
    tmp_41_fu_2959_p2 <= "1" when (unsigned(tmp_37_cast_fu_2927_p1) < unsigned(offset_temp1_1_fu_2951_p3)) else "0";
    tmp_42_fu_3011_p3 <= (offset_temp0_2_fu_3002_p3 & ap_const_lv16_0);
    tmp_43_fu_3023_p3 <= (offset_temp1_1_reg_5393 & ap_const_lv16_0);
    tmp_44_fu_3034_p2 <= std_logic_vector(unsigned(offset_temp0_fixed_1_fu_3019_p1) - unsigned(Ytemp0_cast4_fu_2965_p1));
    tmp_45_fu_3040_p2 <= "1" when (unsigned(tmp_44_fu_3034_p2) > unsigned(ap_const_lv32_41)) else "0";
    tmp_46_fu_2743_p2 <= "1" when (unsigned(t_V_reg_1402) < unsigned(offset_temp1_cast_reg_5185)) else "0";
    tmp_48_fu_3060_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_1_reg_1462),64));
    tmp_49_fu_3065_p2 <= std_logic_vector(unsigned(t_V_1_reg_1462) + unsigned(ap_const_lv13_1));
    tmp_4_fu_2575_p2 <= std_logic_vector(signed(tmp_52_cast_fu_2572_p1) + signed(ap_const_lv9_1F0));
    tmp_50_fu_3071_p2 <= std_logic_vector(unsigned(offset_temp0_2_cast_reg_5441) + unsigned(ap_const_lv12_FFF));
    tmp_51_fu_3076_p2 <= "1" when (unsigned(tmp_37_cast_reg_5387) > unsigned(offset_temp1_1_reg_5393)) else "0";
        tmp_52_cast_fu_2572_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(N_2_reg_5137),9));

    tmp_52_fu_3099_p2 <= "1" when (unsigned(offset_temp1_1_cast_reg_5424) > unsigned(p_v_reg_5476)) else "0";
        tmp_53_cast_fu_2581_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_4_fu_2575_p2),32));

    tmp_53_fu_3114_p2 <= std_logic_vector(unsigned(smax3_cast_fu_3110_p1) - unsigned(tmp_120_cast_fu_3096_p1));
    tmp_54_fu_3126_p1 <= tmp_53_fu_3114_p2(13 - 1 downto 0);
    tmp_55_fu_3136_p1 <= inv_cellWidth_1_reg_5412(16 - 1 downto 0);
    tmp_57_fu_2748_p1 <= wind_1_reg_1411(3 - 1 downto 0);
    tmp_58_fu_2764_p2 <= std_logic_vector(unsigned(Xtemp1_cast_reg_5168) - unsigned(offset_temp1_fixed_reg_5204));
    tmp_59_fu_2768_p1 <= tmp_58_fu_2764_p2(17 - 1 downto 0);
    tmp_5_fu_2517_p3 <= (t_V_2_reg_1345 & ap_const_lv1_0);
    tmp_60_fu_2772_p2 <= "1" when (unsigned(tmp_58_fu_2764_p2) > unsigned(ap_const_lv32_41)) else "0";
    tmp_61_fu_3139_p2 <= "1" when (unsigned(t_V_4_reg_1508) < unsigned(offset_temp1_1_cast_reg_5424)) else "0";
    tmp_62_fu_2778_p4 <= tmp_58_fu_2764_p2(31 downto 16);
    tmp_63_fu_2809_p1 <= tmp_63_fu_2809_p10(17 - 1 downto 0);
    tmp_63_fu_2809_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(overlaptemp_reg_5317),32));
    tmp_63_fu_2809_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(inv_cellWidth_reg_5173) * signed('0' &tmp_63_fu_2809_p1))), 32));
    tmp_66_fu_3144_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_3_reg_1517),64));
    tmp_67_fu_3161_p2 <= std_logic_vector(unsigned(Ytemp1_cast_reg_5407) - unsigned(offset_temp1_fixed_1_reg_5447));
    tmp_68_fu_3165_p1 <= tmp_67_fu_3161_p2(17 - 1 downto 0);
    tmp_69_fu_3169_p2 <= "1" when (unsigned(tmp_67_fu_3161_p2) > unsigned(ap_const_lv32_41)) else "0";
    tmp_6_cast_fu_2525_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_2517_p3),12));
    tmp_6_fu_2504_p3 <= 
        ap_const_lv16_2000 when (tmp_1_fu_2488_p2(0) = '1') else 
        tmp_2_fu_2494_p4;
    tmp_70_fu_2752_p2 <= std_logic_vector(unsigned(wind_1_reg_1411) + unsigned(ap_const_lv32_1));
    tmp_71_fu_3332_p2 <= "1" when (signed(m0_fu_384) > signed(ap_const_lv32_0)) else "0";
    tmp_73_fu_3402_p2 <= "1" when (unsigned(t_V_7_reg_1593) < unsigned(ap_const_lv13_B4)) else "0";
    tmp_74_cast1_fu_2684_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_v1_fu_2678_p3),15));
    tmp_74_cast_fu_2688_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_v1_fu_2678_p3),16));
    tmp_74_fu_3376_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_7_reg_1593),64));
    tmp_75_fu_3436_p2 <= "1" when (tmp_168_cast_fu_3428_p1 = tmp_169_cast_fu_3432_p1) else "0";
    tmp_76_fu_3452_p2 <= "1" when (tmp_168_cast1_fu_3424_p1 = p_4_cast_fu_3448_p1) else "0";
    tmp_77_fu_3470_p2 <= "1" when (Vreq_q0 = ap_const_lv16_0) else "0";
    tmp_78_fu_3321_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_op_assign_reg_1617),64));
    tmp_79_fu_3326_p2 <= "1" when (unsigned(t_V_8_reg_1570) > unsigned(ap_const_lv9_163)) else "0";
    tmp_7_fu_2529_p4 <= Xtemp1_fu_2512_p2(26 downto 16);
    tmp_81_fu_3301_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_6_reg_1559),64));
    tmp_82_fu_3483_p4 <= Vreq_q0(15 downto 1);
    tmp_83_fu_3202_p1 <= tmp_83_fu_3202_p10(17 - 1 downto 0);
    tmp_83_fu_3202_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(overlaptemp_1_reg_5522),32));
    tmp_83_fu_3202_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(inv_cellWidth_1_reg_5412) * signed('0' &tmp_83_fu_3202_p1))), 32));
    tmp_85_fu_3217_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(k_V_reg_5494),64));
    tmp_86_fu_3231_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_5_reg_1450),64));
    tmp_88_fu_5043_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(centerrow_reg_6823) * signed(centercol_reg_6815))), 32));
    tmp_8_fu_2539_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_fu_2529_p4),12));
    tmp_90_fu_5047_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(centerrow_reg_6823) * signed(centerrow_reg_6823))), 32));
        tmp_92_cast_fu_2974_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(N_3_reg_5376),9));

    tmp_92_fu_5051_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(centercol_reg_6815) * signed(centercol_reg_6815))), 32));
        tmp_93_cast_fu_2983_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_35_fu_2977_p2),32));

    tmp_93_fu_3519_p4 <= Vreq_q0(15 downto 2);
    tmp_94_fu_3175_p4 <= tmp_67_fu_3161_p2(31 downto 16);
    tmp_95_fu_5070_p2 <= std_logic_vector(unsigned(mu20_fu_5066_p2) - unsigned(tmp_89_reg_6836));
    tmp_96_fu_5075_p2 <= std_logic_vector(unsigned(tmp_95_fu_5070_p2) + unsigned(tmp_91_reg_6846));
    tmp_9_fu_2543_p2 <= "1" when (unsigned(tmp_8_fu_2539_p1) < unsigned(ap_const_lv12_27F)) else "0";
    tmp_fu_2470_p3 <= (t_V_2_reg_1345 & ap_const_lv17_0);
    tmp_s_fu_2482_p2 <= std_logic_vector(unsigned(ap_const_lv27_2800000) - unsigned(Xtemp0_cast1_cast_fu_2478_p1));
    weight_index_1_fu_5008_p3 <= 
        weight_index_fu_4983_p2 when (p_s_reg_6037(0) = '1') else 
        i_op_assign_reg_1617;
    weight_index_fu_4983_p2 <= std_logic_vector(unsigned(ylimit_reg_6032) + unsigned(i_op_assign_reg_1617));
    wind_2_t_fu_2802_p2 <= std_logic_vector(unsigned(tmp_25_reg_5238) + unsigned(tmp_26_reg_5254));
    wind_cast_fu_2718_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(wind_reg_1369),32));
    x_V_1_fu_2866_p2 <= std_logic_vector(unsigned(t_V_5_reg_1450) + unsigned(ap_const_lv8_1));
    x_V_2_fu_3295_p2 <= std_logic_vector(unsigned(t_V_6_reg_1559) + unsigned(ap_const_lv10_1));
    x_V_fu_2464_p2 <= std_logic_vector(unsigned(t_V_2_reg_1345) + unsigned(ap_const_lv9_1));
end behav;
