#ifndef __H3_RESET_H__
#define __H3_RESET_H__

#ifdef __cplusplus
extern "C" {
#endif

#define H3_RESET_CE				(5)
#define H3_RESET_DMA			(6)
#define H3_RESET_SD0			(8)
#define H3_RESET_SD1			(9)
#define H3_RESET_SD2			(10)
#define H3_RESET_NAND			(13)
#define H3_RESET_SDRAM			(14)
#define H3_RESET_EMAC			(17)
#define H3_RESET_TS				(18)
#define H3_RESET_HSTIMER		(19)
#define H3_RESET_SPI0			(20)
#define H3_RESET_SPI1			(21)
#define H3_RESET_OTG_DEVICE		(23)
#define H3_RESET_OTG_EHCI0		(24)
#define H3_RESET_USB_EHCI1		(25)
#define H3_RESET_USB_EHCI2		(26)
#define H3_RESET_USB_EHCI3		(27)
#define H3_RESET_OTG_OHCI0		(28)
#define H3_RESET_USB_OHCI1		(29)
#define H3_RESET_USB_OHCI2		(30)
#define H3_RESET_USB_OHCI3		(31)
#define H3_RESET_VE				(32)
#define H3_RESET_TCON0			(35)
#define H3_RESET_TCON1			(36)
#define H3_RESET_DEINTERLACE	(37)
#define H3_RESET_CSI			(40)
#define H3_RESET_TVE			(41)
#define H3_RESET_HDMI0			(42)
#define H3_RESET_HDMI1			(43)
#define H3_RESET_DE				(44)
#define H3_RESET_GPU			(52)
#define H3_RESET_MSGBOX			(53)
#define H3_RESET_SPINLOCK		(54)
#define H3_RESET_DBGSYS			(63)
#define H3_RESET_EPHY			(66)
#define H3_RESET_AC				(96)
#define H3_RESET_OWA			(97)
#define H3_RESET_THS			(104)
#define H3_RESET_I2S0			(108)
#define H3_RESET_I2S1			(109)
#define H3_RESET_I2S2			(110)
#define H3_RESET_I2C0			(128)
#define H3_RESET_I2C1			(129)
#define H3_RESET_I2C2			(130)
#define H3_RESET_UART0			(144)
#define H3_RESET_UART1			(145)
#define H3_RESET_UART2			(146)
#define H3_RESET_UART3			(147)
#define H3_RESET_SCR			(148)
#define H3_RESET_R_IR			(161)
#define H3_RESET_R_TIMER		(162)
#define H3_RESET_R_UART			(164)
#define H3_RESET_R_I2C			(166)

#ifdef __cplusplus
}
#endif

#endif /* __H3_RESET_H__ */
