*
!*/
!.gitignore

###########################################################################
##	VIVADO
*.cache/
*.runs/
*.Xil/
*behav/


!/Assembler_progs/*


#Source files:
#Do NOT ignore VHDL, Verilog, block diagrams or EDIF files.
!*.vhd
!*.v
!*.sv
!*.bd
!*.edif

#IP files
#.xci: synthesis and implemented not possible - you need to return back to the previous version to generate output products
#.xci + .dcp: implementation possible but not re-synthesis
#*.xci(www.spiritconsortium.org)
!*.xci
#.xcix: Core container file
#.xcix: https://www.xilinx.com/support/documentation/sw_manuals/xilinx2016_2/ug896-vivado-ip.pdf (Page 41)
!*.xcix
#*.dcp(checkpoint files)
!*.dcp
!*.vds
!*.pb

#All bd comments and layout coordinates are stored within .ui
!*.ui
!*.ooc

#System Generator
!*.mdl
!*.slx
!*.bxml

#Simulation logic analyzer
!*.wcfg
!*.coe

#MIG
!*.prj
!*.mem

#Project files
#XPR  +  *.XML ? XPR (Files are merged into a single XPR file for 2014.1 version)
#Do NOT ignore *.xpr files
!*.xpr

#Constraint files
#Do NOT ignore *.xdc files
!*.xdc
!*.txt
!*.vdi

#TCL - files
!*.tcl

#C-files
!*.c
!*.h
!*.elf
!*.bmm
!*.xmp