INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Projects/lab2/lab2.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Projects/lab2/lab2.srcs/sources_1/new/FourBitRCA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBitRCA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Projects/lab2/lab2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
