<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3587" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3587{left:782px;bottom:68px;letter-spacing:0.1px;}
#t2_3587{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3587{left:580px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3587{left:70px;bottom:381px;letter-spacing:0.13px;}
#t5_3587{left:152px;bottom:381px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_3587{left:70px;bottom:357px;letter-spacing:-0.14px;word-spacing:-0.69px;}
#t7_3587{left:132px;bottom:364px;}
#t8_3587{left:147px;bottom:357px;letter-spacing:-0.31px;}
#t9_3587{left:181px;bottom:364px;}
#ta_3587{left:196px;bottom:357px;letter-spacing:-0.14px;word-spacing:-0.7px;}
#tb_3587{left:70px;bottom:340px;letter-spacing:-0.14px;word-spacing:-0.76px;}
#tc_3587{left:70px;bottom:323px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#td_3587{left:70px;bottom:299px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#te_3587{left:70px;bottom:282px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tf_3587{left:70px;bottom:265px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tg_3587{left:174px;bottom:1025px;letter-spacing:-0.17px;}
#th_3587{left:228px;bottom:1025px;letter-spacing:-0.12px;}
#ti_3587{left:367px;bottom:1025px;letter-spacing:-0.12px;}
#tj_3587{left:367px;bottom:1004px;letter-spacing:-0.11px;}
#tk_3587{left:367px;bottom:984px;letter-spacing:-0.11px;}
#tl_3587{left:174px;bottom:961px;letter-spacing:-0.14px;}
#tm_3587{left:228px;bottom:961px;letter-spacing:-0.12px;}
#tn_3587{left:367px;bottom:961px;letter-spacing:-0.11px;word-spacing:-0.09px;}
#to_3587{left:545px;bottom:961px;}
#tp_3587{left:549px;bottom:961px;letter-spacing:-0.12px;word-spacing:-0.09px;}
#tq_3587{left:367px;bottom:944px;letter-spacing:-0.11px;}
#tr_3587{left:367px;bottom:927px;letter-spacing:-0.12px;}
#ts_3587{left:367px;bottom:904px;letter-spacing:-0.11px;word-spacing:-0.18px;}
#tt_3587{left:367px;bottom:888px;letter-spacing:-0.11px;word-spacing:-0.35px;}
#tu_3587{left:367px;bottom:871px;letter-spacing:-0.12px;}
#tv_3587{left:367px;bottom:848px;letter-spacing:-0.11px;}
#tw_3587{left:367px;bottom:831px;letter-spacing:-0.11px;}
#tx_3587{left:367px;bottom:814px;letter-spacing:-0.11px;word-spacing:-0.46px;}
#ty_3587{left:367px;bottom:797px;letter-spacing:-0.11px;}
#tz_3587{left:174px;bottom:774px;letter-spacing:-0.14px;}
#t10_3587{left:228px;bottom:774px;letter-spacing:-0.14px;}
#t11_3587{left:367px;bottom:774px;letter-spacing:-0.14px;}
#t12_3587{left:174px;bottom:752px;letter-spacing:-0.17px;}
#t13_3587{left:228px;bottom:752px;letter-spacing:-0.12px;}
#t14_3587{left:367px;bottom:752px;letter-spacing:-0.11px;}
#t15_3587{left:546px;bottom:752px;letter-spacing:-0.06px;}
#t16_3587{left:556px;bottom:752px;letter-spacing:-0.11px;}
#t17_3587{left:367px;bottom:735px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t18_3587{left:367px;bottom:718px;letter-spacing:-0.12px;}
#t19_3587{left:174px;bottom:695px;letter-spacing:-0.13px;}
#t1a_3587{left:228px;bottom:695px;letter-spacing:-0.13px;}
#t1b_3587{left:367px;bottom:695px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1c_3587{left:546px;bottom:695px;}
#t1d_3587{left:549px;bottom:695px;letter-spacing:-0.12px;}
#t1e_3587{left:367px;bottom:678px;letter-spacing:-0.11px;}
#t1f_3587{left:367px;bottom:661px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1g_3587{left:174px;bottom:638px;letter-spacing:-0.18px;}
#t1h_3587{left:228px;bottom:638px;letter-spacing:-0.13px;}
#t1i_3587{left:367px;bottom:638px;letter-spacing:-0.14px;}
#t1j_3587{left:174px;bottom:616px;letter-spacing:-0.18px;}
#t1k_3587{left:228px;bottom:616px;letter-spacing:-0.13px;}
#t1l_3587{left:367px;bottom:616px;letter-spacing:-0.14px;}
#t1m_3587{left:174px;bottom:593px;letter-spacing:-0.18px;}
#t1n_3587{left:228px;bottom:593px;letter-spacing:-0.13px;}
#t1o_3587{left:367px;bottom:593px;letter-spacing:-0.14px;}
#t1p_3587{left:174px;bottom:570px;letter-spacing:-0.14px;}
#t1q_3587{left:228px;bottom:570px;letter-spacing:-0.14px;}
#t1r_3587{left:367px;bottom:570px;letter-spacing:-0.14px;}
#t1s_3587{left:174px;bottom:547px;letter-spacing:-0.14px;}
#t1t_3587{left:228px;bottom:547px;letter-spacing:-0.14px;}
#t1u_3587{left:367px;bottom:547px;letter-spacing:-0.12px;}
#t1v_3587{left:75px;bottom:524px;letter-spacing:-0.1px;word-spacing:-1.84px;}
#t1w_3587{left:75px;bottom:507px;letter-spacing:-0.09px;}
#t1x_3587{left:75px;bottom:490px;letter-spacing:-0.09px;}
#t1y_3587{left:132px;bottom:497px;}
#t1z_3587{left:174px;bottom:524px;letter-spacing:-0.14px;}
#t20_3587{left:71px;bottom:461px;letter-spacing:-0.14px;}
#t21_3587{left:70px;bottom:442px;letter-spacing:-0.11px;}
#t22_3587{left:209px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t23_3587{left:295px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t24_3587{left:297px;bottom:1068px;letter-spacing:0.12px;word-spacing:0.02px;}
#t25_3587{left:75px;bottom:1048px;letter-spacing:-0.14px;}
#t26_3587{left:174px;bottom:1048px;letter-spacing:-0.11px;word-spacing:-0.12px;}
#t27_3587{left:228px;bottom:1048px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t28_3587{left:367px;bottom:1048px;letter-spacing:-0.11px;word-spacing:-0.05px;}

.s1_3587{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3587{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3587{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3587{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3587{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_3587{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_3587{font-size:14px;font-family:NeoSansIntel-Italic_6wv4;color:#000;}
.s8_3587{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.s9_3587{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.sa_3587{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.sb_3587{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3587" type="text/css" >

@font-face {
	font-family: NeoSansIntel-Italic_6wv4;
	src: url("fonts/NeoSansIntel-Italic_6wv4.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3587Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3587" style="-webkit-user-select: none;"><object width="935" height="1210" data="3587/3587.svg" type="image/svg+xml" id="pdf3587" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3587" class="t s1_3587">Vol. 3B </span><span id="t2_3587" class="t s1_3587">17-5 </span>
<span id="t3_3587" class="t s2_3587">INTERPRETING MACHINE CHECK ERROR CODES </span>
<span id="t4_3587" class="t s3_3587">17.2.1 </span><span id="t5_3587" class="t s3_3587">Model-Specific Machine Check Error Codes for Intel® Xeon® Processor 7400 Series </span>
<span id="t6_3587" class="t s4_3587">The Intel </span>
<span id="t7_3587" class="t s5_3587">® </span>
<span id="t8_3587" class="t s4_3587">Xeon </span>
<span id="t9_3587" class="t s5_3587">® </span>
<span id="ta_3587" class="t s4_3587">processor 7400 series has machine check register banks that generally follow the description of </span>
<span id="tb_3587" class="t s4_3587">Chapter 16 and Section 17.2. Additional error codes specific to the Intel Xeon processor 7400 series are described </span>
<span id="tc_3587" class="t s4_3587">in this section. </span>
<span id="td_3587" class="t s4_3587">MC4_STATUS[63:0] is the main error logging for the processor’s L3 and front side bus errors for the Intel Xeon </span>
<span id="te_3587" class="t s4_3587">processor 7400 series. It supports the L3 Errors, Bus and Interconnect Errors Compound Error Codes in the MCA </span>
<span id="tf_3587" class="t s4_3587">Error Code Field. </span>
<span id="tg_3587" class="t s6_3587">37 </span><span id="th_3587" class="t s6_3587">FSB Address Parity </span><span id="ti_3587" class="t s6_3587">Address parity error detected: </span>
<span id="tj_3587" class="t s6_3587">1: Address parity error detected. </span>
<span id="tk_3587" class="t s6_3587">0: No address parity error. </span>
<span id="tl_3587" class="t s6_3587">38 </span><span id="tm_3587" class="t s6_3587">Timeout BINIT </span><span id="tn_3587" class="t s6_3587">This bit is asserted in IA32_MC</span><span id="to_3587" class="t s7_3587">i</span><span id="tp_3587" class="t s6_3587">_STATUS if this component has experienced a ROB </span>
<span id="tq_3587" class="t s6_3587">time-out, which indicates that no micro-instruction has been retired for a </span>
<span id="tr_3587" class="t s6_3587">predetermined period of time. </span>
<span id="ts_3587" class="t s6_3587">A ROB time-out occurs when the 23-bit ROB time-out counter carries a 1 out of its </span>
<span id="tt_3587" class="t s6_3587">high order bit. The timer is cleared when a micro-instruction retires, an exception is </span>
<span id="tu_3587" class="t s6_3587">detected by the core processor, RESET is asserted, or when a ROB BINIT occurs. </span>
<span id="tv_3587" class="t s6_3587">The ROB time-out counter is prescaled by the 8-bit PIC timer which is a divide by </span>
<span id="tw_3587" class="t s6_3587">128 of the bus clock the bus clock is 1:2, 1:3, 1:4 of the core clock). When a carry </span>
<span id="tx_3587" class="t s6_3587">out of the 8-bit PIC timer occurs, the ROB counter counts up by one. While this bit is </span>
<span id="ty_3587" class="t s6_3587">asserted, it cannot be overwritten by another error. </span>
<span id="tz_3587" class="t s6_3587">41:39 </span><span id="t10_3587" class="t s6_3587">Reserved </span><span id="t11_3587" class="t s6_3587">Reserved </span>
<span id="t12_3587" class="t s6_3587">42 </span><span id="t13_3587" class="t s6_3587">Hard Error </span><span id="t14_3587" class="t s6_3587">This bit is asserted in IA32_MC</span><span id="t15_3587" class="t s7_3587">i_</span><span id="t16_3587" class="t s6_3587">STATUS if this component has initiated a bus </span>
<span id="t17_3587" class="t s6_3587">transactions which has received a hard error response. While this bit is asserted, it </span>
<span id="t18_3587" class="t s6_3587">cannot be overwritten. </span>
<span id="t19_3587" class="t s6_3587">43 </span><span id="t1a_3587" class="t s6_3587">IERR </span><span id="t1b_3587" class="t s6_3587">This bit is asserted in IA32_MC</span><span id="t1c_3587" class="t s7_3587">i</span><span id="t1d_3587" class="t s6_3587">_STATUS if this component has experienced a </span>
<span id="t1e_3587" class="t s6_3587">failure that causes the IERR pin to be asserted. While this bit is asserted, it cannot </span>
<span id="t1f_3587" class="t s6_3587">be overwritten. </span>
<span id="t1g_3587" class="t s6_3587">44 </span><span id="t1h_3587" class="t s6_3587">Reserved </span><span id="t1i_3587" class="t s6_3587">Reserved </span>
<span id="t1j_3587" class="t s6_3587">45 </span><span id="t1k_3587" class="t s6_3587">Reserved </span><span id="t1l_3587" class="t s6_3587">Reserved </span>
<span id="t1m_3587" class="t s6_3587">46 </span><span id="t1n_3587" class="t s6_3587">Reserved </span><span id="t1o_3587" class="t s6_3587">Reserved </span>
<span id="t1p_3587" class="t s6_3587">54:47 </span><span id="t1q_3587" class="t s6_3587">Reserved </span><span id="t1r_3587" class="t s6_3587">Reserved </span>
<span id="t1s_3587" class="t s6_3587">56:55 </span><span id="t1t_3587" class="t s6_3587">Reserved </span><span id="t1u_3587" class="t s6_3587">Reserved. </span>
<span id="t1v_3587" class="t s6_3587">Status Register </span>
<span id="t1w_3587" class="t s6_3587">Validity </span>
<span id="t1x_3587" class="t s6_3587">Indicators </span>
<span id="t1y_3587" class="t s8_3587">1 </span>
<span id="t1z_3587" class="t s6_3587">63:57 </span>
<span id="t20_3587" class="t s9_3587">NOTES: </span>
<span id="t21_3587" class="t s6_3587">1. These fields are architecturally defined. Refer to Chapter 16, “Machine-Check Architecture,” for more information. </span>
<span id="t22_3587" class="t sa_3587">Table 17-4. </span><span id="t23_3587" class="t sa_3587">Incremental Bus Error Codes of Machine Check for Processors </span>
<span id="t24_3587" class="t sa_3587">Based on Intel® Core™ Microarchitecture (Contd.) </span>
<span id="t25_3587" class="t sb_3587">Type </span><span id="t26_3587" class="t sb_3587">Bit No. </span><span id="t27_3587" class="t sb_3587">Bit Function </span><span id="t28_3587" class="t sb_3587">Bit Description </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
