Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Acer/Desktop/Arquitectura/p7/union/t_unionFinal_isim_beh.exe -prj C:/Users/Acer/Desktop/Arquitectura/p7/union/t_unionFinal_beh.prj work.t_unionFinal 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Acer/Desktop/Arquitectura/p7/union/../registro/registro.vhd" into library work
Parsing VHDL file "C:/Users/Acer/Desktop/Arquitectura/p7/union/../mux/mux.vhd" into library work
Parsing VHDL file "C:/Users/Acer/Desktop/Arquitectura/p7/union/../divFrecuencia/divFrecuencia.vhd" into library work
Parsing VHDL file "C:/Users/Acer/Desktop/Arquitectura/p7/union/../deco/deco.vhd" into library work
Parsing VHDL file "C:/Users/Acer/Desktop/Arquitectura/p7/union/../control/control.vhd" into library work
Parsing VHDL file "C:/Users/Acer/Desktop/Arquitectura/p7/union/../contador/contador.vhd" into library work
Parsing VHDL file "C:/Users/Acer/Desktop/Arquitectura/p7/union/union.vhd" into library work
Parsing VHDL file "C:/Users/Acer/Desktop/Arquitectura/p7/union/t_unionFinal.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 106756 KB
Fuse CPU Usage: 1309 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity divFrecuencia [divfrecuencia_default]
Compiling architecture behavioral of entity registro [registro_default]
Compiling architecture behavioral of entity control [control_default]
Compiling architecture behavioral of entity contador [contador_default]
Compiling architecture behavioral of entity mux [mux_default]
Compiling architecture behavioral of entity deco [deco_default]
Compiling architecture behavioral of entity union [union_default]
Compiling architecture behavior of entity t_unionfinal
Time Resolution for simulation is 1ps.
Waiting for 9 sub-compilation(s) to finish...
Compiled 20 VHDL Units
Built simulation executable C:/Users/Acer/Desktop/Arquitectura/p7/union/t_unionFinal_isim_beh.exe
Fuse Memory Usage: 125620 KB
Fuse CPU Usage: 2168 ms
