  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab3/KhanhTran_Lab3 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab3/KhanhTran_Lab3/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab3/KhanhTran_Lab3'.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab3/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=sobel.cpp' from C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab3/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab3/sobel.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=sobel_testbench.cpp' from C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab3/hls_config.cfg(8)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab3/sobel_testbench.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=sobel_rgb_axis' from C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab3/hls_config.cfg(9)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab3/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xc7a35tcpg236-1' from C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab3/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'cosim.wave_debug=1' from C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab3/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying config ini 'csim.code_analyzer=1' from C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab3/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab3/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab3/KhanhTran_Lab3/vitis-comp.json
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "D:/Xilinx_2025/2025.1/Vitis/win64/tools/vcxx/libexec/clang++"
   Compiling sobel_testbench.cpp_pre.cpp.tb.cpp
   Compiling apatb_sobel_rgb_axis_util.cpp
   Compiling sobel.cpp_pre.cpp.tb.cpp
   Compiling apatb_sobel_rgb_axis.cpp
   Compiling apatb_sobel_rgb_axis_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Cannot open: lena_512.ppm
WARN: Could not load 'lena_512.ppm'. Using synthetic 512x512 pattern.
Sobel stats: min=0 max=255 mean=43.1653
Wrote 'sobel_out.ppm'. Open with any PPM-capable viewer.
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 262144
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\Users\ankha\Desktop\FPGA_Design\KhanhTran_Lab3\KhanhTran_Lab3\hls\sim\verilog>set PATH= 

C:\Users\ankha\Desktop\FPGA_Design\KhanhTran_Lab3\KhanhTran_Lab3\hls\sim\verilog>call D:/Xilinx_2025/2025.1/Vivado/bin/xelab xil_defaultlib.apatb_sobel_rgb_axis_top xil_defaultlib.glbl -Oenable_linking_all_libraries -prj sobel_rgb_axis.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_1_20 -L floating_point_v7_0_25 --lib "ieee_proposed=./ieee_proposed" -L uvm -relax -i ./svr -i ./axivip -i ./svtb -i ./file_agent -i ./sobel_rgb_axis_subsystem  -s sobel_rgb_axis -debug all 
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx_2025/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_sobel_rgb_axis_top xil_defaultlib.glbl -Oenable_linking_all_libraries -prj sobel_rgb_axis.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_20 -L floating_point_v7_0_25 --lib ieee_proposed=./ieee_proposed -L uvm -relax -i ./svr -i ./axivip -i ./svtb -i ./file_agent -i ./sobel_rgb_axis_subsystem -s sobel_rgb_axis -debug all 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab3/KhanhTran_Lab3/hls/sim/verilog/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab3/KhanhTran_Lab3/hls/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab3/KhanhTran_Lab3/hls/sim/verilog/AESL_deadlock_idx1_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx1_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab3/KhanhTran_Lab3/hls/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab3/KhanhTran_Lab3/hls/sim/verilog/sobel_rgb_axis.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_sobel_rgb_axis_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab3/KhanhTran_Lab3/hls/sim/verilog/sobel_rgb_axis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_rgb_axis
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab3/KhanhTran_Lab3/hls/sim/verilog/sobel_rgb_axis_CTRL_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_rgb_axis_CTRL_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab3/KhanhTran_Lab3/hls/sim/verilog/sobel_rgb_axis_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_rgb_axis_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab3/KhanhTran_Lab3/hls/sim/verilog/sobel_rgb_axis_line0_RAM_2P_BRAM_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_rgb_axis_line0_RAM_2P_BRAM_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab3/KhanhTran_Lab3/hls/sim/verilog/sobel_rgb_axis_line1_RAM_2P_BRAM_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_rgb_axis_line1_RAM_2P_BRAM_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab3/KhanhTran_Lab3/hls/sim/verilog/sobel_rgb_axis_mac_muladd_8ns_5ns_8ns_13_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_rgb_axis_mac_muladd_8ns_5ns_8ns_13_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module sobel_rgb_axis_mac_muladd_8ns_5ns_8ns_13_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab3/KhanhTran_Lab3/hls/sim/verilog/sobel_rgb_axis_mac_muladd_8ns_7ns_16ns_16_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_rgb_axis_mac_muladd_8ns_7ns_16ns_16_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module sobel_rgb_axis_mac_muladd_8ns_7ns_16ns_16_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab3/KhanhTran_Lab3/hls/sim/verilog/sobel_rgb_axis_mul_31ns_11ns_41_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_rgb_axis_mul_31ns_11ns_41_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab3/KhanhTran_Lab3/hls/sim/verilog/sobel_rgb_axis_mul_8ns_9ns_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_rgb_axis_mul_8ns_9ns_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab3/KhanhTran_Lab3/hls/sim/verilog/sobel_rgb_axis_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_rgb_axis_regslice_both
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab3/KhanhTran_Lab3/hls/sim/verilog/sobel_rgb_axis_sobel_rgb_axis_Pipeline_init_cols.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_rgb_axis_sobel_rgb_axis_Pipeline_init_cols
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab3/KhanhTran_Lab3/hls/sim/verilog/sobel_rgb_axis_sobel_rgb_axis_Pipeline_row_loop_col_loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_rgb_axis_sobel_rgb_axis_Pipeline_row_loop_col_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab3/KhanhTran_Lab3/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab3/KhanhTran_Lab3/hls/sim/verilog/file_agent/file_agent_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab3/KhanhTran_Lab3/hls/sim/verilog/svr/svr_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab3/KhanhTran_Lab3/hls/sim/verilog/svr/svr_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab3/KhanhTran_Lab3/hls/sim/verilog/axivip/axi_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab3/KhanhTran_Lab3/hls/sim/verilog/axivip/axi_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab3/KhanhTran_Lab3/hls/sim/verilog/sobel_rgb_axis_subsystem/sobel_rgb_axis_subsystem_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab3/KhanhTran_Lab3/hls/sim/verilog/svtb/misc_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab3/KhanhTran_Lab3/hls/sim/verilog/svtb/sv_module_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sv_module_top
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_sv_module_top_sv
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling package xil_defaultlib.svr_pkg
Compiling package xil_defaultlib.file_agent_pkg
Compiling package xil_defaultlib.axi_pkg
Compiling package xil_defaultlib.sobel_rgb_axis_subsystem_pkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.sobel_rgb_axis_line0_RAM_2P_BRAM...
Compiling module xil_defaultlib.sobel_rgb_axis_line1_RAM_2P_BRAM...
Compiling module xil_defaultlib.sobel_rgb_axis_flow_control_loop...
Compiling module xil_defaultlib.sobel_rgb_axis_sobel_rgb_axis_Pi...
Compiling module xil_defaultlib.sobel_rgb_axis_mul_8ns_9ns_16_1_...
Compiling module xil_defaultlib.sobel_rgb_axis_mac_muladd_8ns_7n...
Compiling module xil_defaultlib.sobel_rgb_axis_mac_muladd_8ns_7n...
Compiling module xil_defaultlib.sobel_rgb_axis_mac_muladd_8ns_5n...
Compiling module xil_defaultlib.sobel_rgb_axis_mac_muladd_8ns_5n...
Compiling module xil_defaultlib.sobel_rgb_axis_sobel_rgb_axis_Pi...
Compiling module xil_defaultlib.sobel_rgb_axis_CTRL_s_axi
Compiling module xil_defaultlib.sobel_rgb_axis_mul_31ns_11ns_41_...
Compiling module xil_defaultlib.sobel_rgb_axis_regslice_both(Dat...
Compiling module xil_defaultlib.sobel_rgb_axis_regslice_both(Dat...
Compiling module xil_defaultlib.sobel_rgb_axis_regslice_both(Dat...
Compiling module xil_defaultlib.sobel_rgb_axis
Compiling module xil_defaultlib.misc_interface_default
Compiling module xil_defaultlib.svr_if(DATA_WIDTH=34)
Compiling module xil_defaultlib.axi_if(ADDR_WIDTH=5,STRB_WIDTH=4...
Compiling module xil_defaultlib.sv_module_top
Compiling module xil_defaultlib.AESL_deadlock_idx1_monitor
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_sobel_rgb_axis_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sobel_rgb_axis

****** xsim v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Fri Oct 24 15:41:00 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

start_gui
INFO: [Common 17-206] Exiting xsim at Fri Oct 24 15:52:28 2025...
INFO: [COSIM 212-316] Starting C post checking ...
Cannot open: lena_512.ppm
WARN: Could not load 'lena_512.ppm'. Using synthetic 512x512 pattern.
Sobel stats: min=0 max=255 mean=43.1653
Wrote 'sobel_out.ppm'. Open with any PPM-capable viewer.
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 262144
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 742.499 seconds; peak allocated memory: 216.680 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 12m 26s
