`include "mycpu.h"

// ============================================================
// tlb_manager 模块（地址翻译与 TLB 维护封装，内含 TLBNUM 项主 TLB + 2 份 L1 微 TLB）
// ------------------------------------------------------------
// 参数：TLBNUM 主表项数（模块默认 16，顶层 core_top 例化为 32）。
//
// 功能：
// - 翻译通道：inst（s0 口，接 mmu 的 I 通道）/ data（s1 口，接 mmu 的 D 通道），
//   组合完成 DA 直址 / DMW 窗口 / TLB 查表三种模式与页表异常生成；
// - L1 微 TLB：I/D 各一份 8 项微表插在主表 s0/s1 查询口
//   之前——命中时只比较 8 项（替代 TLBNUM 项全相联比较链），miss 透传主表并回填；
//   fence（TLB 写/无效化/ASID 变化）整表失效，对软件完全透明；
// - 特权地址检查：
//   * inst_ex_adef：PLV3 映射模式取指 va[31]=1 且未落 PLV3 可用 DMW（ADEF 的
//     特权子情形；PC 非对齐的 ADEF 由 mmu 本地检测，两者在 mmu 侧合并）；
//   * data_ex_adem：PLV3 映射模式访存 va[31]=1 且未落 PLV3 可用 DMW；
//   * 地址本身非法时不再报 TLB 类异常（地址错优先于查表结果）；
`ifdef SOC_USE
// - 维护通道：tlb_mut_op/invtlb_* 由 commit 提交级驱动，只在指令确定
//   提交时修改主表，并伴随全局 FLUSH_REFETCH；
`else
// - 维护通道：tlb_mut_op/invtlb_* 由 commit 提交级驱动，在提交边沿捕获快照，
//   与已有的全局 FLUSH_REFETCH 并行的下一拍修改主表；
`endif
// - tlbsrch/tlbrd 结果回送 csr_exception_commit_handler（接口原样保留）。
//
// 维护时序说明：
`ifdef SOC_USE
// - tlb_mut_op 是 commit 提交拍的一拍脉冲，只包含写入、填充和无效化；
`else
// - tlb_mut_op 是 commit 提交拍的一拍脉冲，只包含写入、填充和无效化；维护
//   指令与所有 CSR/INVTLB 载荷统一打拍，执行侧不再使用同拍的
//   commit 选择结果；
`endif
// - tlbsrch 走主表专用 srch 口，输入直接取
//   CSR.TLBEHI/CSR.ASID 寄存器，found/index 每拍常备，提交拍由
//   csr handler 采样写回 TLBIDX。s0 口不再被挪用，commit 逻辑
//   与「TLB 查表 → 翻译 → 取指」关键路径完全解耦，I 侧 l1_tlb
//   也不再需要 dis_refill 屏蔽（s0 口永远承载真实取指查询）。
//
// 端口契约：翻译请求来自 mmu，维护请求来自 commit，CSR 状态与回读结果
// 连接 csr_exception_commit_handler；inst_direct_excp 只包含可直发 CAM 路径异常。
// ============================================================
module tlb_manager #(
    parameter TLBNUM = 16
) (
    input  wire                         clk,
    input  wire                         reset,

    input  wire                         inst_req,
    input  wire [31:0]                  inst_vaddr,
    input  wire                         data_req,
    input  wire                         data_is_store,
    input  wire [31:0]                  data_vaddr,

    input  wire                         csr_crmd_da,
    input  wire                         csr_crmd_pg,
    input  wire [1:0]                   csr_crmd_plv,
    input  wire [1:0]                   csr_crmd_datf,
    input  wire [1:0]                   csr_crmd_datm,
    input  wire [9:0]                   csr_asid,
    input  wire                         csr_tlbidx_ne,
    input  wire [5:0]                   csr_tlbidx_ps,
    input  wire [$clog2(TLBNUM)-1:0]    csr_tlbidx_index,
    input  wire [18:0]                  csr_tlbehi_vppn,
    input  wire [19:0]                  csr_tlbelo0_ppn,
    input  wire [1:0]                   csr_tlbelo0_plv,
    input  wire [1:0]                   csr_tlbelo0_mat,
    input  wire                         csr_tlbelo0_d,
    input  wire                         csr_tlbelo0_v,
    input  wire                         csr_tlbelo0_g,
    input  wire [19:0]                  csr_tlbelo1_ppn,
    input  wire [1:0]                   csr_tlbelo1_plv,
    input  wire [1:0]                   csr_tlbelo1_mat,
    input  wire                         csr_tlbelo1_d,
    input  wire                         csr_tlbelo1_v,
    input  wire                         csr_tlbelo1_g,
    input  wire [2:0]                   csr_dmw0_vseg,
    input  wire [2:0]                   csr_dmw0_pseg,
    input  wire [1:0]                   csr_dmw0_mat,
    input  wire                         csr_dmw0_plv3,
    input  wire                         csr_dmw0_plv0,
    input  wire [2:0]                   csr_dmw1_vseg,
    input  wire [2:0]                   csr_dmw1_pseg,
    input  wire [1:0]                   csr_dmw1_mat,
    input  wire                         csr_dmw1_plv3,
    input  wire                         csr_dmw1_plv0,
    input  wire [7:0]                   csr_estat_ecode,
    input  wire [$clog2(TLBNUM)-1:0]    csr_rand_index,

    input  wire [`TLB_OP_NUM-1:2]       tlb_mut_op,
    input  wire [4:0]                   invtlb_op,
    input  wire [9:0]                   invtlb_asid,
    input  wire [18:0]                  invtlb_vpn,

    output wire [31:0]                  inst_paddr,
    output wire [1:0]                   inst_mat,
    output wire                         inst_ready,
    output wire                         inst_ex_adef,   // PLV3 取指越界（ADEF 特权子情形）
    output wire                         inst_ex_tlbr,
    output wire                         inst_ex_pif,
    output wire                         inst_ex_ppi,
    output wire                         inst_direct_ok, // 1: 本拍结果不依赖主 TLB（供 IFU 同拍发 I$）
    output wire [31:0]                  inst_direct_paddr,
    output wire [1:0]                   inst_direct_mat,
    // 仅 ADEF + L1 CAM 命中项的 PIF/PPI，不含主 TLB 匹配归约。
    output wire                         inst_direct_excp,

    output wire [31:0]                  data_paddr,
    output wire [1:0]                   data_mat,
    output wire                         data_ready,
    output wire                         data_ex_adem,   // PLV3 访存越界（ADEM）
    output wire                         data_ex_tlbr,
    output wire                         data_ex_pil,
    output wire                         data_ex_pis,
    output wire                         data_ex_ppi,
    output wire                         data_ex_pme,

    output wire                         tlbsrch_found,
    output wire [$clog2(TLBNUM)-1:0]    tlbsrch_index,

    output wire                         tlbrd_ne,
    output wire [5:0]                   tlbrd_ps,
    output wire [31:0]                  tlbrd_tlbehi,
    output wire [31:0]                  tlbrd_tlbelo0,
    output wire [31:0]                  tlbrd_tlbelo1,
    output wire [9:0]                   tlbrd_asid
);

localparam [5:0] PS_4KB = 6'd12;
localparam IDXW = $clog2(TLBNUM);

// 4-state safe: !da && pg / da && !pg must not become X if CSR bits are unknown (poisons inst_paddr).
wire pg_mode = (csr_crmd_da === 1'b0) && (csr_crmd_pg === 1'b1);
wire da_mode = (csr_crmd_da === 1'b1) && (csr_crmd_pg === 1'b0);

// Case equality: avoids inst_paddr/data_paddr going X when CSR/vaddr bits are unknown during sim bring-up.
wire inst_dmw0_hit = pg_mode && ((inst_vaddr[31:29] === csr_dmw0_vseg) && (((csr_crmd_plv === 2'b00) && (csr_dmw0_plv0 === 1'b1)) || ((csr_crmd_plv === 2'b11) && (csr_dmw0_plv3 === 1'b1))));
wire inst_dmw1_hit = pg_mode && ((inst_vaddr[31:29] === csr_dmw1_vseg) && (((csr_crmd_plv === 2'b00) && (csr_dmw1_plv0 === 1'b1)) || ((csr_crmd_plv === 2'b11) && (csr_dmw1_plv3 === 1'b1))));
wire data_dmw0_hit = pg_mode && ((data_vaddr[31:29] === csr_dmw0_vseg) && (((csr_crmd_plv === 2'b00) && (csr_dmw0_plv0 === 1'b1)) || ((csr_crmd_plv === 2'b11) && (csr_dmw0_plv3 === 1'b1))));
wire data_dmw1_hit = pg_mode && ((data_vaddr[31:29] === csr_dmw1_vseg) && (((csr_crmd_plv === 2'b00) && (csr_dmw1_plv0 === 1'b1)) || ((csr_crmd_plv === 2'b11) && (csr_dmw1_plv3 === 1'b1))));

// ------------------------------------------------------------
// 特权地址检查（映射模式 + PLV3 + va[31]=1 且未落可用 DMW 窗口）
// - 取指侧记 ADEF（与 PC 非对齐同码，Esubcode=0）、访存侧记 ADEM（Esubcode=1）；
// - 地址错优先：这两类地址本身非法，后续 TLB 查表异常一律屏蔽
//   （与 exception_Decoder 的优先级排布配套，避免报成 TLBR/PIF/PIL）。
// ------------------------------------------------------------
wire inst_plv_oob = pg_mode && (csr_crmd_plv === 2'b11) && (inst_vaddr[31] === 1'b1)
                 && !inst_dmw0_hit && !inst_dmw1_hit;
wire data_plv_oob = pg_mode && (csr_crmd_plv === 2'b11) && (data_vaddr[31] === 1'b1)
                 && !data_dmw0_hit && !data_dmw1_hit;

assign inst_ex_adef = inst_req && inst_plv_oob;
assign data_ex_adem = data_req && data_plv_oob;

// ------------------------------------------------------------
`ifdef SOC_USE
// 维护操作译码（commit 提交拍一拍脉冲）
`else
// 维护操作快照（commit 提交拍捕获，flush 拍执行）
`endif
// ------------------------------------------------------------
// tlbsrch/tlbrd 无需在本模块译码：srch 口每拍常备，r 口按 TLBIDX 常读，
// 结果由 csr handler 在提交拍采样。
`ifdef SOC_USE
wire do_tlbwr   = tlb_mut_op[`TLB_OP_TLBWR];
wire do_tlbfill = tlb_mut_op[`TLB_OP_TLBFILL];
wire do_invtlb  = tlb_mut_op[`TLB_OP_INVTLB_0] | tlb_mut_op[`TLB_OP_INVTLB_1] | tlb_mut_op[`TLB_OP_INVTLB_2]
                | tlb_mut_op[`TLB_OP_INVTLB_3] | tlb_mut_op[`TLB_OP_INVTLB_4] | tlb_mut_op[`TLB_OP_INVTLB_5]
                | tlb_mut_op[`TLB_OP_INVTLB_6];
`else
reg [`TLB_OP_NUM-1:2] tlb_mut_op_q;
reg [4:0]  maint_invtlb_op_q;
reg [9:0]  maint_invtlb_asid_q;
reg [18:0] maint_invtlb_vpn_q;
reg [7:0]  maint_estat_ecode_q;
reg        maint_tlbidx_ne_q;
reg [5:0]  maint_tlbidx_ps_q;
reg [IDXW-1:0] maint_tlbidx_index_q;
reg [IDXW-1:0] maint_rand_index_q;
reg [18:0] maint_tlbehi_vppn_q;
reg [9:0]  maint_asid_q;
reg [19:0] maint_tlbelo0_ppn_q;
reg [1:0]  maint_tlbelo0_plv_q;
reg [1:0]  maint_tlbelo0_mat_q;
reg        maint_tlbelo0_d_q;
reg        maint_tlbelo0_v_q;
reg        maint_tlbelo0_g_q;
reg [19:0] maint_tlbelo1_ppn_q;
reg [1:0]  maint_tlbelo1_plv_q;
reg [1:0]  maint_tlbelo1_mat_q;
reg        maint_tlbelo1_d_q;
reg        maint_tlbelo1_v_q;
reg        maint_tlbelo1_g_q;

// The opcode is the validity token.  Payload registers intentionally have no
// reset or enable: an inactive opcode makes their contents unobservable and
// leaves only short D-input paths from commit to this boundary.
always @(posedge clk) begin
    if (reset)
        tlb_mut_op_q <= {(`TLB_OP_NUM-2){1'b0}};
    else
        tlb_mut_op_q <= tlb_mut_op;
end

always @(posedge clk) begin
    maint_invtlb_op_q    <= invtlb_op;
    maint_invtlb_asid_q  <= invtlb_asid;
    maint_invtlb_vpn_q   <= invtlb_vpn;
    maint_estat_ecode_q  <= csr_estat_ecode;
    maint_tlbidx_ne_q    <= csr_tlbidx_ne;
    maint_tlbidx_ps_q    <= csr_tlbidx_ps;
    maint_tlbidx_index_q <= csr_tlbidx_index;
    maint_rand_index_q   <= csr_rand_index;
    maint_tlbehi_vppn_q  <= csr_tlbehi_vppn;
    maint_asid_q         <= csr_asid;
    maint_tlbelo0_ppn_q  <= csr_tlbelo0_ppn;
    maint_tlbelo0_plv_q  <= csr_tlbelo0_plv;
    maint_tlbelo0_mat_q  <= csr_tlbelo0_mat;
    maint_tlbelo0_d_q    <= csr_tlbelo0_d;
    maint_tlbelo0_v_q    <= csr_tlbelo0_v;
    maint_tlbelo0_g_q    <= csr_tlbelo0_g;
    maint_tlbelo1_ppn_q  <= csr_tlbelo1_ppn;
    maint_tlbelo1_plv_q  <= csr_tlbelo1_plv;
    maint_tlbelo1_mat_q  <= csr_tlbelo1_mat;
    maint_tlbelo1_d_q    <= csr_tlbelo1_d;
    maint_tlbelo1_v_q    <= csr_tlbelo1_v;
    maint_tlbelo1_g_q    <= csr_tlbelo1_g;
end

wire do_tlbwr   = tlb_mut_op_q[`TLB_OP_TLBWR];
wire do_tlbfill = tlb_mut_op_q[`TLB_OP_TLBFILL];
wire do_invtlb  = tlb_mut_op_q[`TLB_OP_INVTLB_0] | tlb_mut_op_q[`TLB_OP_INVTLB_1] | tlb_mut_op_q[`TLB_OP_INVTLB_2]
                 | tlb_mut_op_q[`TLB_OP_INVTLB_3] | tlb_mut_op_q[`TLB_OP_INVTLB_4] | tlb_mut_op_q[`TLB_OP_INVTLB_5]
                 | tlb_mut_op_q[`TLB_OP_INVTLB_6];
`endif

// ------------------------------------------------------------
// L1 微 TLB fence：任何"主表内容/匹配条件可能变化"的时刻整表失效。
`ifdef SOC_USE
// - tlbwr/tlbfill/invtlb：主表内容变化（提交拍脉冲，伴随 FLUSH_REFETCH）；
`else
// - tlbwr/tlbfill/invtlb：主表内容变化（快照后一拍脉冲，与 FLUSH_REFETCH 并行）；
`endif
// - ASID 变化：微表项是在旧 ASID 下匹配缓存的，必须作废（打拍比较，
//   csrwr ASID 提交同样伴随 FLUSH_REFETCH，fence 在新取指到来前生效）。
// tlbrd 只读不改，无需 fence。
// ------------------------------------------------------------
reg [9:0] asid_q;
always @(posedge clk) begin
    if (reset) asid_q <= 10'b0;
    else       asid_q <= csr_asid;
end
wire l1_fence = do_tlbwr | do_tlbfill | do_invtlb | (asid_q != csr_asid);

// ------------------------------------------------------------
// 主 TLB s0/s1 口连线（经 L1 微表转发）
// ------------------------------------------------------------
// I 侧微表 -> 主表 s0
wire [18:0] l1i_tlb_vppn;
wire        l1i_tlb_va_bit12;
wire        l1i_found;
wire [19:0] l1i_ppn;
wire [5:0]  l1i_ps;
wire [1:0]  l1i_mat;
wire        l1i_v;
wire        l1i_d_unused; // 取指只检查有效位和权限，不使用页脏位。
wire [1:0]  l1i_plv;
// D 侧微表 -> 主表 s1
wire [18:0] l1d_tlb_vppn;
wire        l1d_tlb_va_bit12;
wire        l1d_found;
wire [19:0] l1d_ppn;
wire [5:0]  l1d_ps;
wire [1:0]  l1d_mat;
wire        l1d_v, l1d_d;
wire [1:0]  l1d_plv;

wire                        s0_found;
wire [19:0]                s0_ppn;
wire [5:0]                 s0_ps;
wire [1:0]                 s0_plv;
wire [1:0]                 s0_mat;
wire                       s0_d;
wire                       s0_v;
wire                        s1_found;
wire                        srch_found;
wire [IDXW-1:0]            srch_index;
wire [19:0]                s1_ppn;
wire [5:0]                 s1_ps;
wire [1:0]                 s1_plv;
wire [1:0]                 s1_mat;
wire                       s1_d;
wire                       s1_v;

wire                        r_e;
wire [18:0]                 r_vppn;
wire [5:0]                  r_ps;
wire [9:0]                  r_asid;
wire                        r_g;
wire [19:0]                 r_ppn0;
wire [1:0]                  r_plv0;
wire [1:0]                  r_mat0;
wire                        r_d0;
wire                        r_v0;
wire [19:0]                 r_ppn1;
wire [1:0]                  r_plv1;
wire [1:0]                  r_mat1;
wire                        r_d1;
wire                        r_v1;

// I 侧微表：连主表 s0 口（tlbsrch 已走专用口，s0 恒为真实取指查询）
wire l1i_cam_hit;
wire [19:0] l1i_cam_ppn;
wire [1:0] l1i_cam_mat;
wire l1i_cam_v;
wire l1i_cam_d_unused;
wire [1:0] l1i_cam_plv;
l1_tlb #(.ENTRY_NUM(8)) u_l1_tlb_i (
    .clk            (clk),
    .reset          (reset),
    .fence_i        (l1_fence),
    .req_valid_i    (inst_req),
    .vaddr_i        (inst_vaddr[31:12]),
    .found_o        (l1i_found),
    .l1_hit_o       (l1i_cam_hit),
    .ppn_o          (l1i_ppn),
    .ps_o           (l1i_ps),
    .mat_o          (l1i_mat),
    .v_o            (l1i_v),
    .d_o            (l1i_d_unused),
    .plv_o          (l1i_plv),
    .cam_ppn_o      (l1i_cam_ppn),
    .cam_mat_o      (l1i_cam_mat),
    .cam_v_o        (l1i_cam_v),
    .cam_d_o        (l1i_cam_d_unused),
    .cam_plv_o      (l1i_cam_plv),
    .tlb_vppn_o     (l1i_tlb_vppn),
    .tlb_va_bit12_o (l1i_tlb_va_bit12),
    .tlb_found_i    (s0_found),
    .tlb_ppn_i      (s0_ppn),
    .tlb_ps_i       (s0_ps),
    .tlb_mat_i      (s0_mat),
    .tlb_v_i        (s0_v),
    .tlb_d_i        (s0_d),
    .tlb_plv_i      (s0_plv),
    .warm_valid_i   (1'b0),
    .warm_key_i     (20'b0),
    .warm_found_i   (1'b0),
    .warm_ppn_i     (20'b0),
    .warm_ps_i      (PS_4KB),
    .warm_mat_i     (2'b0),
    .warm_v_i       (1'b0),
    .warm_d_i       (1'b0),
    .warm_plv_i     (2'b0)
);

// D 侧 CAM 命中在本拍直接完成；只有 CAM miss 才把主 TLB 结果打一拍。
// 这样把 32 项主 TLB 的匹配/独热选择从 LSU AGU->D$ 关键路径中摘除。
wire l1d_cam_hit;
wire [19:0] l1d_cam_ppn;
wire [1:0] l1d_cam_mat;
wire l1d_cam_v;
wire l1d_cam_d;
wire [1:0] l1d_cam_plv;
// The architectural D-side miss register below is also the L1-D warm source.
// Declarations live before the instance so the warm path is explicit rather
// than an implicit net.  The one-bit pulse aligns this bundle with the edge on
// which the old internal refill queue would have installed the same entry.
reg        dmain_valid_q;
reg [19:0] dmain_key_q;
reg [9:0]  dmain_asid_q;
reg        dmain_found_q;
reg [19:0] dmain_ppn_q;
reg [5:0]  dmain_ps_q;
reg [1:0]  dmain_mat_q;
reg        dmain_v_q;
reg        dmain_d_q;
reg [1:0]  dmain_plv_q;
reg        dmain_warm_pending_q;

l1_tlb #(.ENTRY_NUM(8), .EXT_WARM_DIRECT(1)) u_l1_tlb_d (
    .clk            (clk),
    .reset          (reset),
    .fence_i        (l1_fence),
    .req_valid_i    (data_req),
    .vaddr_i        (data_vaddr[31:12]),
    .found_o        (l1d_found),
    .l1_hit_o       (l1d_cam_hit),
    .ppn_o          (l1d_ppn),
    .ps_o           (l1d_ps),
    .mat_o          (l1d_mat),
    .v_o            (l1d_v),
    .d_o            (l1d_d),
    .plv_o          (l1d_plv),
    .cam_ppn_o      (l1d_cam_ppn),
    .cam_mat_o      (l1d_cam_mat),
    .cam_v_o        (l1d_cam_v),
    .cam_d_o        (l1d_cam_d),
    .cam_plv_o      (l1d_cam_plv),
    .tlb_vppn_o     (l1d_tlb_vppn),
    .tlb_va_bit12_o (l1d_tlb_va_bit12),
    .tlb_found_i    (s1_found),
    .tlb_ppn_i      (s1_ppn),
    .tlb_ps_i       (s1_ps),
    .tlb_mat_i      (s1_mat),
    .tlb_v_i        (s1_v),
    .tlb_d_i        (s1_d),
    .tlb_plv_i      (s1_plv),
    .warm_valid_i   (dmain_warm_pending_q),
    .warm_key_i     (dmain_key_q),
    .warm_found_i   (dmain_found_q),
    .warm_ppn_i     (dmain_ppn_q),
    .warm_ps_i      (dmain_ps_q),
    .warm_mat_i     (dmain_mat_q),
    .warm_v_i       (dmain_v_q),
    .warm_d_i       (dmain_d_q),
    .warm_plv_i     (dmain_plv_q)
);

// TLBR 写回时强制写入有效位；否则沿用 CSR_TLBIDX.E。
`ifdef SOC_USE
wire w_e = (csr_estat_ecode == `TLBR_ECODE) ? 1'b1 : !csr_tlbidx_ne;
wire [5:0] w_ps = csr_tlbidx_ps;
wire [IDXW-1:0] w_index = do_tlbfill ? csr_rand_index[IDXW-1:0] : csr_tlbidx_index;
`else
wire w_e = (maint_estat_ecode_q == `TLBR_ECODE) ? 1'b1 : !maint_tlbidx_ne_q;
wire [5:0] w_ps = maint_tlbidx_ps_q;
wire [IDXW-1:0] w_index = do_tlbfill ? maint_rand_index_q : maint_tlbidx_index_q;
`endif

`ifdef SOC_USE
wire [19:0] w_ppn0 = csr_tlbelo0_ppn;
wire [1:0]  w_plv0 = csr_tlbelo0_plv;
wire [1:0]  w_mat0 = csr_tlbelo0_mat;
wire        w_d0   = csr_tlbelo0_d;
wire        w_v0   = csr_tlbelo0_v;
wire [19:0] w_ppn1 = csr_tlbelo1_ppn;
wire [1:0]  w_plv1 = csr_tlbelo1_plv;
wire [1:0]  w_mat1 = csr_tlbelo1_mat;
wire        w_d1   = csr_tlbelo1_d;
wire        w_v1   = csr_tlbelo1_v;
wire        w_g    = csr_tlbelo0_g & csr_tlbelo1_g;
`else
wire [19:0] w_ppn0 = maint_tlbelo0_ppn_q;
wire [1:0]  w_plv0 = maint_tlbelo0_plv_q;
wire [1:0]  w_mat0 = maint_tlbelo0_mat_q;
wire        w_d0   = maint_tlbelo0_d_q;
wire        w_v0   = maint_tlbelo0_v_q;
wire [19:0] w_ppn1 = maint_tlbelo1_ppn_q;
wire [1:0]  w_plv1 = maint_tlbelo1_plv_q;
wire [1:0]  w_mat1 = maint_tlbelo1_mat_q;
wire        w_d1   = maint_tlbelo1_d_q;
wire        w_v1   = maint_tlbelo1_v_q;
wire        w_g    = maint_tlbelo0_g_q & maint_tlbelo1_g_q;
`endif

// 主 TLB：s0/s1 恒为取指/访存翻译查询；tlbsrch 走独立 srch 口（见头注）
tlb #(.TLBNUM(TLBNUM)) u_tlb (
    .clk          (clk),
    .reset        (reset),
    .s0_vppn      (l1i_tlb_vppn),
    .s0_va_bit12  (l1i_tlb_va_bit12),
    .s0_asid      (csr_asid),
    .s0_found     (s0_found),
    .s0_ppn       (s0_ppn),
    .s0_ps        (s0_ps),
    .s0_plv       (s0_plv),
    .s0_mat       (s0_mat),
    .s0_d         (s0_d),
    .s0_v         (s0_v),
    .s1_vppn      (l1d_tlb_vppn),
    .s1_va_bit12  (l1d_tlb_va_bit12),
    .s1_asid      (csr_asid),
    .s1_found     (s1_found),
    .s1_ppn       (s1_ppn),
    .s1_ps        (s1_ps),
    .s1_plv       (s1_plv),
    .s1_mat       (s1_mat),
    .s1_d         (s1_d),
    .s1_v         (s1_v),
    .srch_vppn    (csr_tlbehi_vppn),
    .srch_asid    (csr_asid),
    .srch_found   (srch_found),
    .srch_index   (srch_index),
    .invtlb_valid (do_invtlb),
`ifdef SOC_USE
    .invtlb_op    (invtlb_op),
    .invtlb_asid  (invtlb_asid),
    .invtlb_vpn   (invtlb_vpn),
`else
    .invtlb_op    (maint_invtlb_op_q),
    .invtlb_asid  (maint_invtlb_asid_q),
    .invtlb_vpn   (maint_invtlb_vpn_q),
`endif
    .we           (do_tlbwr | do_tlbfill),
    .w_index      (w_index),
    .w_e          (w_e),
`ifdef SOC_USE
    .w_vppn       (csr_tlbehi_vppn),
`else
    .w_vppn       (maint_tlbehi_vppn_q),
`endif
    .w_ps         (w_ps),
`ifdef SOC_USE
    .w_asid       (csr_asid),
`else
    .w_asid       (maint_asid_q),
`endif
    .w_g          (w_g),
    .w_ppn0       (w_ppn0),
    .w_plv0       (w_plv0),
    .w_mat0       (w_mat0),
    .w_d0         (w_d0),
    .w_v0         (w_v0),
    .w_ppn1       (w_ppn1),
    .w_plv1       (w_plv1),
    .w_mat1       (w_mat1),
    .w_d1         (w_d1),
    .w_v1         (w_v1),
    .r_index      (csr_tlbidx_index),
    .r_e          (r_e),
    .r_vppn       (r_vppn),
    .r_ps         (r_ps),
    .r_asid       (r_asid),
    .r_g          (r_g),
    .r_ppn0       (r_ppn0),
    .r_plv0       (r_plv0),
    .r_mat0       (r_mat0),
    .r_d0         (r_d0),
    .r_v0         (r_v0),
    .r_ppn1       (r_ppn1),
    .r_plv1       (r_plv1),
    .r_mat1       (r_mat1),
    .r_d1         (r_d1),
    .r_v1         (r_v1)
);

// ------------------------------------------------------------
// 翻译结果拼接与异常生成
// 统一以 L1 微表输出（l1i_*/l1d_*）为准——微表命中时用缓存副本、
// miss 时即主表结果透传，保证 paddr 与异常判定同源。
// ------------------------------------------------------------
// 特权越界（ADEF/ADEM）时地址本身非法，屏蔽 TLB 查表异常
wire inst_need_tlb = pg_mode && !inst_dmw0_hit && !inst_dmw1_hit && !inst_plv_oob;
wire data_need_tlb = pg_mode && !data_dmw0_hit && !data_dmw1_hit && !data_plv_oob;

// Keep an L1 I-TLB hit on the same-cycle fetch path.  An L1 miss samples the
// main TLB here and is consumed on the following cycle while the FTQ head is
// held.  The main 32-entry associative select no longer reaches IFU PRE D pins.
reg        imain_valid_q;
reg [19:0] imain_key_q;
reg [9:0]  imain_asid_q;
reg        imain_found_q;
reg [19:0] imain_ppn_q;
reg [5:0]  imain_ps_q;
reg [1:0]  imain_mat_q;
reg        imain_v_q;
reg [1:0]  imain_plv_q;

wire imain_match = imain_valid_q && inst_req
                 && (imain_key_q == inst_vaddr[31:12])
                 && (imain_asid_q == csr_asid);
wire inst_main_req = inst_req && inst_need_tlb
                   && !l1i_cam_hit && !imain_match;

always @(posedge clk) begin
    if (reset || l1_fence) begin
        imain_valid_q <= 1'b0;
        imain_key_q   <= 20'b0;
        imain_asid_q  <= 10'b0;
        imain_found_q <= 1'b0;
        imain_ppn_q   <= 20'b0;
        imain_ps_q    <= PS_4KB;
        imain_mat_q   <= 2'b0;
        imain_v_q     <= 1'b0;
        imain_plv_q   <= 2'b0;
    end else if (inst_main_req) begin
        imain_valid_q <= 1'b1;
        imain_key_q   <= inst_vaddr[31:12];
        imain_asid_q  <= csr_asid;
        imain_found_q <= s0_found;
        imain_ppn_q   <= s0_ppn;
        imain_ps_q    <= s0_ps;
        imain_mat_q   <= s0_mat;
        imain_v_q     <= s0_v;
        imain_plv_q   <= s0_plv;
    end
end

assign inst_ready = inst_req
                 && (!inst_need_tlb || l1i_cam_hit || imain_match);

wire        inst_tlb_found = l1i_cam_hit ? 1'b1         : imain_found_q;
wire [19:0] inst_tlb_ppn   = l1i_cam_hit ? l1i_cam_ppn : imain_ppn_q;
wire [5:0]  inst_tlb_ps    = l1i_cam_hit ? PS_4KB      : imain_ps_q;
wire [1:0]  inst_tlb_mat   = l1i_cam_hit ? l1i_cam_mat : imain_mat_q;
wire        inst_tlb_v     = l1i_cam_hit ? l1i_cam_v   : imain_v_q;
wire [1:0]  inst_tlb_plv   = l1i_cam_hit ? l1i_cam_plv : imain_plv_q;
wire [31:0] inst_tlb_paddr = (inst_tlb_ps === PS_4KB)
                           ? {inst_tlb_ppn, inst_vaddr[11:0]}
                           : {inst_tlb_ppn[19:10], inst_vaddr[21:0]};

// D 侧二级命中寄存。L1D CAM hit 仍保持零额外拍；L1D miss 时，主 TLB
// 在本拍组合查询，结果在下一拍交给 LSU。请求在 LSU A 级保持不变，
// 因而 key/asid 匹配既是返回 valid，也是同址重放保护。
wire dmain_match = dmain_valid_q && data_req
                 && (dmain_key_q == data_vaddr[31:12])
                 && (dmain_asid_q == csr_asid);
wire data_main_req = data_req && data_need_tlb && !l1d_cam_hit && !dmain_match;

always @(posedge clk) begin
    if (reset || l1_fence) begin
        dmain_valid_q <= 1'b0;
        dmain_key_q   <= 20'b0;
        dmain_asid_q  <= 10'b0;
        dmain_found_q <= 1'b0;
        dmain_ppn_q   <= 20'b0;
        dmain_ps_q    <= PS_4KB;
        dmain_mat_q   <= 2'b0;
        dmain_v_q     <= 1'b0;
        dmain_d_q     <= 1'b0;
        dmain_plv_q   <= 2'b0;
        dmain_warm_pending_q <= 1'b0;
    end else if (data_main_req) begin
        dmain_valid_q <= 1'b1;
        dmain_key_q   <= data_vaddr[31:12];
        dmain_asid_q  <= csr_asid;
        dmain_found_q <= s1_found;
        dmain_ppn_q   <= s1_ppn;
        dmain_ps_q    <= s1_ps;
        dmain_mat_q   <= s1_mat;
        dmain_v_q     <= s1_v;
        dmain_d_q     <= s1_d;
        dmain_plv_q   <= s1_plv;
        dmain_warm_pending_q <= 1'b1;
    end else begin
        dmain_warm_pending_q <= 1'b0;
    end
end

assign data_ready = data_req
                 && (!data_need_tlb || l1d_cam_hit || dmain_match);

wire        data_tlb_found = l1d_cam_hit ? 1'b1       : dmain_found_q;
wire [19:0] data_tlb_ppn   = l1d_cam_hit ? l1d_cam_ppn : dmain_ppn_q;
wire [5:0]  data_tlb_ps    = l1d_cam_hit ? PS_4KB      : dmain_ps_q;
wire [1:0]  data_tlb_mat   = l1d_cam_hit ? l1d_cam_mat : dmain_mat_q;
wire        data_tlb_v     = l1d_cam_hit ? l1d_cam_v   : dmain_v_q;
wire        data_tlb_d     = l1d_cam_hit ? l1d_cam_d   : dmain_d_q;
wire [1:0]  data_tlb_plv   = l1d_cam_hit ? l1d_cam_plv : dmain_plv_q;
wire [31:0] data_tlb_paddr = (data_tlb_ps === PS_4KB)
                           ? {data_tlb_ppn, data_vaddr[11:0]}
                           : {data_tlb_ppn[19:10], data_vaddr[21:0]};

// IFU 同拍发 I$：仅当本拍 paddr/异常判定不需要主 TLB 组合结果
// （DA / DMW / 不需查表 / L1 CAM 命中）。L1 miss 走 PRE→下一拍 pre_ic_req。
assign inst_direct_ok = !inst_need_tlb || l1i_cam_hit;

// 同拍直发使用独立的地址/属性锥。不能复用 inst_paddr/inst_mat：
// 后者在 L1 miss 时透传主 TLB，STA 不会利用 direct_ok 与主表腿互斥这一
// 功能条件，会把 FTQ→32 项主 TLB→I$ 错当成一条物理关键路径。
assign inst_direct_paddr = (da_mode === 1'b1) ? inst_vaddr :
                           (inst_dmw0_hit === 1'b1) ? {csr_dmw0_pseg, inst_vaddr[28:0]} :
                           (inst_dmw1_hit === 1'b1) ? {csr_dmw1_pseg, inst_vaddr[28:0]} :
                           {l1i_cam_ppn, inst_vaddr[11:0]};
wire [1:0] inst_direct_mat_raw =
    (da_mode === 1'b1) ? csr_crmd_datf :
    (inst_dmw0_hit === 1'b1) ? csr_dmw0_mat :
    (inst_dmw1_hit === 1'b1) ? csr_dmw1_mat :
    l1i_cam_mat;
`ifdef COMPETITION_BOOT_RAM_CACHE
wire inst_direct_boot_ram =
    (inst_direct_mat_raw == 2'b00)
    && ((da_mode && (inst_vaddr[31:20] == 12'h1c0))
        || (inst_dmw0_hit
            && ({csr_dmw0_pseg, inst_vaddr[28:20]} == 12'h1c0))
        || (inst_dmw1_hit
            && ({csr_dmw1_pseg, inst_vaddr[28:20]} == 12'h1c0)));
assign inst_direct_mat =
    inst_direct_boot_ram ? 2'b01 : inst_direct_mat_raw;
`else
assign inst_direct_mat = inst_direct_mat_raw;
`endif

// TLB 查询结果和异常在同一拍组合给出，供后级直接使用。
// 完整口径（含主表透传）：供 PRE 级锁存用；不进入 ftq_direct_req。
assign inst_ex_tlbr = inst_ready && inst_need_tlb && !inst_tlb_found;
assign inst_ex_pif  = inst_ready && inst_need_tlb && inst_tlb_found && !inst_tlb_v;
assign inst_ex_ppi  = inst_ready && inst_need_tlb && inst_tlb_found && inst_tlb_v
                   && (csr_crmd_plv > inst_tlb_plv);

// 直发异常只依赖 L1 微表 CAM 命中项（cam_v/cam_plv），不含主 TLB。
// |match0 归约与 s0_v 独热 mux。在 direct_ok=1 前提下与完整口径逐位等价。
wire inst_ex_pif_cam = inst_req && inst_need_tlb && l1i_cam_hit && !l1i_cam_v;
wire inst_ex_ppi_cam = inst_req && inst_need_tlb && l1i_cam_hit && l1i_cam_v
                     && (csr_crmd_plv > l1i_cam_plv);
assign inst_direct_excp = inst_ex_adef || inst_ex_pif_cam || inst_ex_ppi_cam;

assign data_ex_tlbr = data_ready && data_need_tlb && !data_tlb_found;
assign data_ex_pil  = data_ready && !data_is_store && data_need_tlb
                   && data_tlb_found && !data_tlb_v;
assign data_ex_pis  = data_ready && data_is_store && data_need_tlb
                   && data_tlb_found && !data_tlb_v;
assign data_ex_ppi  = data_ready && data_need_tlb && data_tlb_found
                   && data_tlb_v && (csr_crmd_plv > data_tlb_plv);
assign data_ex_pme  = data_ready && data_is_store && data_need_tlb
                   && data_tlb_found && data_tlb_v
                   && (csr_crmd_plv <= data_tlb_plv) && !data_tlb_d;

assign inst_paddr = (da_mode === 1'b1) ? inst_vaddr :
                    (inst_dmw0_hit === 1'b1) ? {csr_dmw0_pseg, inst_vaddr[28:0]} :
                    (inst_dmw1_hit === 1'b1) ? {csr_dmw1_pseg, inst_vaddr[28:0]} :
                    inst_tlb_paddr;

assign data_paddr = (da_mode === 1'b1) ? data_vaddr :
                    (data_dmw0_hit === 1'b1) ? {csr_dmw0_pseg, data_vaddr[28:0]} :
                    (data_dmw1_hit === 1'b1) ? {csr_dmw1_pseg, data_vaddr[28:0]} :
                    data_tlb_paddr;

wire [1:0] inst_mat_raw = (da_mode === 1'b1) ? csr_crmd_datf :
                          (inst_dmw0_hit === 1'b1) ? csr_dmw0_mat :
                          (inst_dmw1_hit === 1'b1) ? csr_dmw1_mat :
                          inst_tlb_mat;

wire [1:0] data_mat_raw = (da_mode === 1'b1) ? csr_crmd_datm :
                          (data_dmw0_hit === 1'b1) ? csr_dmw0_mat :
                          (data_dmw1_hit === 1'b1) ? csr_dmw1_mat :
                          data_tlb_mat;

// The benchmark start-up maps the on-chip RAM through a DMW with MAT=0 while
// copying .data and clearing .bss, then changes the same window to MAT=1.
// Promote I-fetch only for that physical window so cold code still fills I$.
// D-side must keep MAT=0: func_lab19 (and similar SMC) relies on uncached
// stores writing physical memory so a following I$ invalidate + refill sees
// the new bytes. Promoting D would stash the store in D$/L2 and leave RAM
// stale. CSR state is untouched; MMIO (PA 0x1fafxxxx) stays uncached.
`ifdef COMPETITION_BOOT_RAM_CACHE
wire inst_dmw0_boot_ram = inst_dmw0_hit
                        && ({csr_dmw0_pseg, inst_vaddr[28:20]} == 12'h1c0);
wire inst_dmw1_boot_ram = inst_dmw1_hit
                        && ({csr_dmw1_pseg, inst_vaddr[28:20]} == 12'h1c0);
wire inst_boot_ram_promote = (inst_mat_raw == 2'b00)
                           && ((da_mode && (inst_vaddr[31:20] == 12'h1c0))
                               || inst_dmw0_boot_ram || inst_dmw1_boot_ram);
assign inst_mat = inst_boot_ram_promote ? 2'b01 : inst_mat_raw;
assign data_mat = data_mat_raw;
`else
assign inst_mat = inst_mat_raw;
assign data_mat = data_mat_raw;
`endif

// ------------------------------------------------------------
// tlbsrch/tlbrd 回读（CSR 提交路径在提交同拍采样）
// tlbsrch 结果取主表专用 srch 口输出（微表不参与——found/index 是
// 体系结构语义；srch 口输入恒为 CSR.TLBEHI/ASID，每拍常备）。
// ------------------------------------------------------------
assign tlbsrch_found = srch_found;
assign tlbsrch_index = srch_index;

// TLBRD 有效时输出 NE=0、PS=r_ps；无效时输出 NE=1、PS=0。
// 使用 ===/!==：r_e 为 X 时不能用条件表达式把 X 传播到 TLBRD、csr_tlbehi 和写回数据。
assign tlbrd_ne      = (r_e !== 1'b1);
assign tlbrd_ps      = (r_e === 1'b1) ? r_ps : 6'b0;
assign tlbrd_tlbehi  = (r_e === 1'b1) ? {r_vppn, 13'b0} : 32'b0;
assign tlbrd_tlbelo0 = (r_e === 1'b1) ? {4'b0, r_ppn0, 1'b0, r_g, r_mat0, r_plv0, r_d0, r_v0} : 32'b0;
assign tlbrd_tlbelo1 = (r_e === 1'b1) ? {4'b0, r_ppn1, 1'b0, r_g, r_mat1, r_plv1, r_d1, r_v1} : 32'b0;
assign tlbrd_asid    = (r_e === 1'b1) ? r_asid : 10'b0;

endmodule
