Analysis & Elaboration report for tarea1
Sat Aug 24 16:18:29 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for tarea1_jtag_uart_0:jtag_uart_0|tarea1_jtag_uart_0_scfifo_w:the_tarea1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
  6. Source assignments for tarea1_jtag_uart_0:jtag_uart_0|tarea1_jtag_uart_0_scfifo_r:the_tarea1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
  7. Source assignments for tarea1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k5n1:auto_generated
  8. Source assignments for tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_cmd_demux:cmd_demux
  9. Source assignments for tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 10. Source assignments for tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_rsp_demux:rsp_demux
 11. Source assignments for tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 12. Source assignments for tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_rsp_demux_001:rsp_demux_002
 13. Source assignments for tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_rsp_demux:rsp_demux_003
 14. Source assignments for tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_rsp_demux:rsp_demux_004
 15. Source assignments for tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_rsp_demux:rsp_demux_005
 16. Source assignments for tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_rsp_demux:rsp_demux_006
 17. Source assignments for tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_rsp_demux:rsp_demux_007
 18. Source assignments for altera_reset_controller:rst_controller
 19. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 20. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 21. Parameter Settings for User Entity Instance: tarea1_jtag_uart_0:jtag_uart_0|tarea1_jtag_uart_0_scfifo_w:the_tarea1_jtag_uart_0_scfifo_w|scfifo:wfifo
 22. Parameter Settings for User Entity Instance: tarea1_jtag_uart_0:jtag_uart_0|tarea1_jtag_uart_0_scfifo_r:the_tarea1_jtag_uart_0_scfifo_r|scfifo:rfifo
 23. Parameter Settings for User Entity Instance: tarea1_onchip_memory2_0:onchip_memory2_0
 24. Parameter Settings for User Entity Instance: tarea1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 25. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 26. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 27. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 28. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 29. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 30. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buzzer_s1_translator
 31. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegmentos_s1_translator
 32. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator
 33. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:botones_s1_translator
 34. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:alarma_s1_translator
 35. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
 36. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
 37. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
 38. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 39. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
 40. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
 41. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 42. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
 43. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
 44. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 45. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
 46. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buzzer_s1_agent
 47. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buzzer_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 48. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buzzer_s1_agent_rsp_fifo
 49. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegmentos_s1_agent
 50. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegmentos_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 51. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegmentos_s1_agent_rsp_fifo
 52. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent
 53. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 54. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo
 55. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:botones_s1_agent
 56. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:botones_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 57. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:botones_s1_agent_rsp_fifo
 58. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:alarma_s1_agent
 59. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:alarma_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 60. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alarma_s1_agent_rsp_fifo
 61. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_router:router|tarea1_mm_interconnect_0_router_default_decode:the_default_decode
 62. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_router_001:router_001|tarea1_mm_interconnect_0_router_001_default_decode:the_default_decode
 63. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_router_002:router_002|tarea1_mm_interconnect_0_router_002_default_decode:the_default_decode
 64. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_router_003:router_003|tarea1_mm_interconnect_0_router_003_default_decode:the_default_decode
 65. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_router_003:router_004|tarea1_mm_interconnect_0_router_003_default_decode:the_default_decode
 66. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_router_002:router_005|tarea1_mm_interconnect_0_router_002_default_decode:the_default_decode
 67. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_router_002:router_006|tarea1_mm_interconnect_0_router_002_default_decode:the_default_decode
 68. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_router_002:router_007|tarea1_mm_interconnect_0_router_002_default_decode:the_default_decode
 69. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_router_002:router_008|tarea1_mm_interconnect_0_router_002_default_decode:the_default_decode
 70. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_router_002:router_009|tarea1_mm_interconnect_0_router_002_default_decode:the_default_decode
 71. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter
 72. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter
 73. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
 74. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 75. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb
 76. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 77. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
 78. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 79. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
 80. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 81. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
 82. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
 83. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
 84. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
 85. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
 86. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
 87. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
 88. Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
 89. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
 90. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 91. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 92. scfifo Parameter Settings by Entity Instance
 93. altsyncram Parameter Settings by Entity Instance
 94. Analysis & Elaboration Settings
 95. Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 96. Port Connectivity Checks: "altera_reset_controller:rst_controller"
 97. Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 98. Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 99. Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
100. Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_router_003:router_003|tarea1_mm_interconnect_0_router_003_default_decode:the_default_decode"
101. Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_router_002:router_002|tarea1_mm_interconnect_0_router_002_default_decode:the_default_decode"
102. Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_router_001:router_001|tarea1_mm_interconnect_0_router_001_default_decode:the_default_decode"
103. Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_router:router|tarea1_mm_interconnect_0_router_default_decode:the_default_decode"
104. Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alarma_s1_agent_rsp_fifo"
105. Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:alarma_s1_agent"
106. Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:botones_s1_agent_rsp_fifo"
107. Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:botones_s1_agent"
108. Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo"
109. Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent"
110. Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegmentos_s1_agent_rsp_fifo"
111. Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegmentos_s1_agent"
112. Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buzzer_s1_agent_rsp_fifo"
113. Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buzzer_s1_agent"
114. Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
115. Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
116. Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
117. Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
118. Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
119. Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
120. Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
121. Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
122. Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:alarma_s1_translator"
123. Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:botones_s1_translator"
124. Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator"
125. Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegmentos_s1_translator"
126. Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buzzer_s1_translator"
127. Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
128. Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
129. Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
130. Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
131. Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
132. Port Connectivity Checks: "tarea1_led:sevensegmentos"
133. Port Connectivity Checks: "tarea1_onchip_memory2_0:onchip_memory2_0"
134. Port Connectivity Checks: "tarea1_nios2_gen2_0:nios2_gen2_0"
135. Port Connectivity Checks: "tarea1_led:led"
136. Port Connectivity Checks: "tarea1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tarea1_jtag_uart_0_alt_jtag_atlantic"
137. Port Connectivity Checks: "tarea1_jtag_uart_0:jtag_uart_0"
138. Port Connectivity Checks: "tarea1_botones:botones"
139. Port Connectivity Checks: "tarea1_Buzzer:buzzer"
140. Analysis & Elaboration Messages
141. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Sat Aug 24 16:18:29 2024       ;
; Quartus Prime Version         ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                 ; tarea1                                      ;
; Top-level Entity Name         ; tarea1                                      ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------+---------+--------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                                                                                  ; IP Include File ;
+--------+---------------------------------+---------+--------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; N/A    ; Qsys                            ; 18.1    ; N/A          ; N/A           ; |tarea1                                                                                                                                                                                                                                                                                                                                          ; tarea1.qsys     ;
; Altera ; altera_avalon_timer             ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_alarma:alarma                                                                                                                                                                                                                                                                                                                     ; tarea1.qsys     ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |tarea1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                      ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |tarea1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                  ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |tarea1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                        ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |tarea1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                      ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |tarea1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                        ;                 ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_botones:botones                                                                                                                                                                                                                                                                                                                   ; tarea1.qsys     ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_Buzzer:buzzer                                                                                                                                                                                                                                                                                                                     ; tarea1.qsys     ;
; Altera ; altera_irq_mapper               ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                                                             ; tarea1.qsys     ;
; Altera ; altera_avalon_jtag_uart         ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                           ; tarea1.qsys     ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_led:led                                                                                                                                                                                                                                                                                                                           ; tarea1.qsys     ;
; Altera ; altera_mm_interconnect          ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                               ; tarea1.qsys     ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:alarma_s1_agent                                                                                                                                                                                                                                                     ; tarea1.qsys     ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alarma_s1_agent_rsp_fifo                                                                                                                                                                                                                                                ; tarea1.qsys     ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:alarma_s1_translator                                                                                                                                                                                                                                           ; tarea1.qsys     ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                  ; tarea1.qsys     ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|tarea1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                       ; tarea1.qsys     ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                                                              ; tarea1.qsys     ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|tarea1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                   ; tarea1.qsys     ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                                                              ; tarea1.qsys     ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|tarea1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                   ; tarea1.qsys     ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                                                                              ; tarea1.qsys     ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|tarea1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                   ; tarea1.qsys     ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                                                                                              ; tarea1.qsys     ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|tarea1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                   ; tarea1.qsys     ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                                                                                              ; tarea1.qsys     ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|tarea1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                   ; tarea1.qsys     ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                                                                                              ; tarea1.qsys     ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|tarea1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                   ; tarea1.qsys     ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                                                                                                              ; tarea1.qsys     ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|tarea1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                   ; tarea1.qsys     ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:botones_s1_agent                                                                                                                                                                                                                                                    ; tarea1.qsys     ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:botones_s1_agent_rsp_fifo                                                                                                                                                                                                                                               ; tarea1.qsys     ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:botones_s1_translator                                                                                                                                                                                                                                          ; tarea1.qsys     ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buzzer_s1_agent                                                                                                                                                                                                                                                     ; tarea1.qsys     ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buzzer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                ; tarea1.qsys     ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buzzer_s1_translator                                                                                                                                                                                                                                           ; tarea1.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                  ; tarea1.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                          ; tarea1.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                      ; tarea1.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                              ; tarea1.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                              ; tarea1.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                  ; tarea1.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                                  ; tarea1.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                                  ; tarea1.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                                  ; tarea1.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                                                                                                  ; tarea1.qsys     ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                                                                                                 ; tarea1.qsys     ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                            ; tarea1.qsys     ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                       ; tarea1.qsys     ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent                                                                                                                                                                                                                                                        ; tarea1.qsys     ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                                                                                                                   ; tarea1.qsys     ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                                                                                              ; tarea1.qsys     ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                     ; tarea1.qsys     ;
; Altera ; altera_merlin_traffic_limiter   ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter                                                                                                                                                                                                                                ; tarea1.qsys     ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                           ; tarea1.qsys     ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                  ; tarea1.qsys     ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                             ; tarea1.qsys     ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                        ; tarea1.qsys     ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                              ; tarea1.qsys     ;
; Altera ; altera_merlin_traffic_limiter   ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter                                                                                                                                                                                                                         ; tarea1.qsys     ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                    ; tarea1.qsys     ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                           ; tarea1.qsys     ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                      ; tarea1.qsys     ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                 ; tarea1.qsys     ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_router:router                                                                                                                                                                                                                                                        ; tarea1.qsys     ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                ; tarea1.qsys     ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                ; tarea1.qsys     ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                                                                ; tarea1.qsys     ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_router_003:router_004                                                                                                                                                                                                                                                ; tarea1.qsys     ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_router_002:router_005                                                                                                                                                                                                                                                ; tarea1.qsys     ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_router_002:router_006                                                                                                                                                                                                                                                ; tarea1.qsys     ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_router_002:router_007                                                                                                                                                                                                                                                ; tarea1.qsys     ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_router_002:router_008                                                                                                                                                                                                                                                ; tarea1.qsys     ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_router_002:router_009                                                                                                                                                                                                                                                ; tarea1.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                  ; tarea1.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                          ; tarea1.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                                          ; tarea1.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                              ; tarea1.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                                                                              ; tarea1.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                                                                                              ; tarea1.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                                                                                              ; tarea1.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                                                                                                              ; tarea1.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                      ; tarea1.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                              ; tarea1.qsys     ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegmentos_s1_agent                                                                                                                                                                                                                                             ; tarea1.qsys     ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegmentos_s1_agent_rsp_fifo                                                                                                                                                                                                                                        ; tarea1.qsys     ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegmentos_s1_translator                                                                                                                                                                                                                                   ; tarea1.qsys     ;
; Altera ; altera_nios2_gen2               ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                         ; tarea1.qsys     ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |tarea1|tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |tarea1|tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_bht_module:tarea1_nios2_gen2_0_cpu_bht                                                                                                                                                                                                              ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |tarea1|tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_dc_data_module:tarea1_nios2_gen2_0_cpu_dc_data                                                                                                                                                                                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |tarea1|tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_dc_tag_module:tarea1_nios2_gen2_0_cpu_dc_tag                                                                                                                                                                                                        ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |tarea1|tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_dc_victim_module:tarea1_nios2_gen2_0_cpu_dc_victim                                                                                                                                                                                                  ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |tarea1|tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_ic_data_module:tarea1_nios2_gen2_0_cpu_ic_data                                                                                                                                                                                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |tarea1|tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_ic_tag_module:tarea1_nios2_gen2_0_cpu_ic_tag                                                                                                                                                                                                        ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |tarea1|tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_register_bank_a_module:tarea1_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |tarea1|tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_register_bank_b_module:tarea1_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |tarea1|tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_nios2_oci:the_tarea1_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                     ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |tarea1|tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_nios2_oci:the_tarea1_nios2_gen2_0_cpu_nios2_oci|tarea1_nios2_gen2_0_cpu_nios2_avalon_reg:the_tarea1_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                               ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |tarea1|tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_nios2_oci:the_tarea1_nios2_gen2_0_cpu_nios2_oci|tarea1_nios2_gen2_0_cpu_nios2_oci_break:the_tarea1_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |tarea1|tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_nios2_oci:the_tarea1_nios2_gen2_0_cpu_nios2_oci|tarea1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_tarea1_nios2_gen2_0_cpu_nios2_oci_dbrk                                                                                                                   ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |tarea1|tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_nios2_oci:the_tarea1_nios2_gen2_0_cpu_nios2_oci|tarea1_nios2_gen2_0_cpu_nios2_oci_debug:the_tarea1_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |tarea1|tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_nios2_oci:the_tarea1_nios2_gen2_0_cpu_nios2_oci|tarea1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_tarea1_nios2_gen2_0_cpu_nios2_oci_dtrace                                                                                                               ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |tarea1|tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_nios2_oci:the_tarea1_nios2_gen2_0_cpu_nios2_oci|tarea1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_tarea1_nios2_gen2_0_cpu_nios2_oci_dtrace|tarea1_nios2_gen2_0_cpu_nios2_oci_td_mode:tarea1_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode                  ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |tarea1|tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_nios2_oci:the_tarea1_nios2_gen2_0_cpu_nios2_oci|tarea1_nios2_gen2_0_cpu_nios2_oci_fifo:the_tarea1_nios2_gen2_0_cpu_nios2_oci_fifo                                                                                                                   ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |tarea1|tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_nios2_oci:the_tarea1_nios2_gen2_0_cpu_nios2_oci|tarea1_nios2_gen2_0_cpu_nios2_oci_fifo:the_tarea1_nios2_gen2_0_cpu_nios2_oci_fifo|tarea1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_tarea1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |tarea1|tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_nios2_oci:the_tarea1_nios2_gen2_0_cpu_nios2_oci|tarea1_nios2_gen2_0_cpu_nios2_oci_fifo:the_tarea1_nios2_gen2_0_cpu_nios2_oci_fifo|tarea1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_tarea1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |tarea1|tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_nios2_oci:the_tarea1_nios2_gen2_0_cpu_nios2_oci|tarea1_nios2_gen2_0_cpu_nios2_oci_fifo:the_tarea1_nios2_gen2_0_cpu_nios2_oci_fifo|tarea1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_tarea1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |tarea1|tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_nios2_oci:the_tarea1_nios2_gen2_0_cpu_nios2_oci|tarea1_nios2_gen2_0_cpu_nios2_oci_im:the_tarea1_nios2_gen2_0_cpu_nios2_oci_im                                                                                                                       ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |tarea1|tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_nios2_oci:the_tarea1_nios2_gen2_0_cpu_nios2_oci|tarea1_nios2_gen2_0_cpu_nios2_oci_itrace:the_tarea1_nios2_gen2_0_cpu_nios2_oci_itrace                                                                                                               ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |tarea1|tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_nios2_oci:the_tarea1_nios2_gen2_0_cpu_nios2_oci|tarea1_nios2_gen2_0_cpu_nios2_oci_pib:the_tarea1_nios2_gen2_0_cpu_nios2_oci_pib                                                                                                                     ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |tarea1|tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_nios2_oci:the_tarea1_nios2_gen2_0_cpu_nios2_oci|tarea1_nios2_gen2_0_cpu_nios2_oci_xbrk:the_tarea1_nios2_gen2_0_cpu_nios2_oci_xbrk                                                                                                                   ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |tarea1|tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_nios2_oci:the_tarea1_nios2_gen2_0_cpu_nios2_oci|tarea1_nios2_gen2_0_cpu_nios2_ocimem:the_tarea1_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                       ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |tarea1|tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_nios2_oci:the_tarea1_nios2_gen2_0_cpu_nios2_oci|tarea1_nios2_gen2_0_cpu_nios2_ocimem:the_tarea1_nios2_gen2_0_cpu_nios2_ocimem|tarea1_nios2_gen2_0_cpu_ociram_sp_ram_module:tarea1_nios2_gen2_0_cpu_ociram_sp_ram                                    ;                 ;
; Altera ; altera_avalon_onchip_memory2    ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                 ; tarea1.qsys     ;
; Altera ; altera_reset_controller         ; 18.1    ; N/A          ; N/A           ; |tarea1|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                   ; tarea1.qsys     ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A           ; |tarea1|tarea1_led:sevensegmentos                                                                                                                                                                                                                                                                                                                ; tarea1.qsys     ;
+--------+---------------------------------+---------+--------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tarea1_jtag_uart_0:jtag_uart_0|tarea1_jtag_uart_0_scfifo_w:the_tarea1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tarea1_jtag_uart_0:jtag_uart_0|tarea1_jtag_uart_0_scfifo_r:the_tarea1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tarea1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k5n1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                            ;
+-----------------+-------+------+-------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                         ;
+-----------------+-------+------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                            ;
+-----------------+-------+------+-------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                         ;
+-----------------+-------+------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_rsp_demux_001:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller             ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_jtag_uart_0:jtag_uart_0|tarea1_jtag_uart_0_scfifo_w:the_tarea1_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                         ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                               ;
; lpm_width               ; 8           ; Signed Integer                                                                                               ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                               ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                      ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_jtag_uart_0:jtag_uart_0|tarea1_jtag_uart_0_scfifo_r:the_tarea1_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                         ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                               ;
; lpm_width               ; 8           ; Signed Integer                                                                                               ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                               ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                      ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_onchip_memory2_0:onchip_memory2_0 ;
+----------------+-----------------------------+----------------------------------------+
; Parameter Name ; Value                       ; Type                                   ;
+----------------+-----------------------------+----------------------------------------+
; INIT_FILE      ; tarea1_onchip_memory2_0.hex ; String                                 ;
+----------------+-----------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------+----------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                         ;
+------------------------------------+-----------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT                 ; Untyped                                      ;
; WIDTH_A                            ; 32                          ; Signed Integer                               ;
; WIDTHAD_A                          ; 10                          ; Signed Integer                               ;
; NUMWORDS_A                         ; 1024                        ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                      ;
; WIDTH_B                            ; 1                           ; Untyped                                      ;
; WIDTHAD_B                          ; 1                           ; Untyped                                      ;
; NUMWORDS_B                         ; 1                           ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 4                           ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                      ;
; BYTE_SIZE                          ; 8                           ; Signed Integer                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                   ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                      ;
; INIT_FILE                          ; tarea1_onchip_memory2_0.hex ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 1024                        ; Signed Integer                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                      ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                      ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V                   ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_k5n1             ; Untyped                                      ;
+------------------------------------+-----------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                  ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 14    ; Signed Integer                                                                                                        ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W               ; 14    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                        ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                        ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                        ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                        ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                        ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                        ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                        ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                        ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                        ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                         ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 14    ; Signed Integer                                                                                                               ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W               ; 14    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                               ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                               ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                               ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                               ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                               ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 10    ; Signed Integer                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                               ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                               ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buzzer_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                     ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegmentos_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                             ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                  ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:botones_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                      ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:alarma_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                     ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                     ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 70    ; Signed Integer                                                                                                ;
; PKT_QOS_L                 ; 70    ; Signed Integer                                                                                                ;
; PKT_DATA_SIDEBAND_H       ; 68    ; Signed Integer                                                                                                ;
; PKT_DATA_SIDEBAND_L       ; 68    ; Signed Integer                                                                                                ;
; PKT_ADDR_SIDEBAND_H       ; 67    ; Signed Integer                                                                                                ;
; PKT_ADDR_SIDEBAND_L       ; 67    ; Signed Integer                                                                                                ;
; PKT_CACHE_H               ; 84    ; Signed Integer                                                                                                ;
; PKT_CACHE_L               ; 81    ; Signed Integer                                                                                                ;
; PKT_THREAD_ID_H           ; 77    ; Signed Integer                                                                                                ;
; PKT_THREAD_ID_L           ; 77    ; Signed Integer                                                                                                ;
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 78    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                ;
; PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                ;
; PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                ;
; PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 87    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 89    ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                ;
; ID                        ; 0     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_ADDR_W                ; 14    ; Signed Integer                                                                                                ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 70    ; Signed Integer                                                                                                       ;
; PKT_QOS_L                 ; 70    ; Signed Integer                                                                                                       ;
; PKT_DATA_SIDEBAND_H       ; 68    ; Signed Integer                                                                                                       ;
; PKT_DATA_SIDEBAND_L       ; 68    ; Signed Integer                                                                                                       ;
; PKT_ADDR_SIDEBAND_H       ; 67    ; Signed Integer                                                                                                       ;
; PKT_ADDR_SIDEBAND_L       ; 67    ; Signed Integer                                                                                                       ;
; PKT_CACHE_H               ; 84    ; Signed Integer                                                                                                       ;
; PKT_CACHE_L               ; 81    ; Signed Integer                                                                                                       ;
; PKT_THREAD_ID_H           ; 77    ; Signed Integer                                                                                                       ;
; PKT_THREAD_ID_L           ; 77    ; Signed Integer                                                                                                       ;
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 78    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                       ;
; PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 87    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 89    ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                       ;
; ID                        ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                       ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                       ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                       ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_ADDR_W                ; 14    ; Signed Integer                                                                                                       ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 78    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 87    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 89    ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 91    ; Signed Integer                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 91    ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 91    ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 78    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 87    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 89    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 91    ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 91    ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 91    ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                          ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                          ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                          ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                          ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                          ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_L          ; 78    ; Signed Integer                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 87    ; Signed Integer                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 89    ; Signed Integer                                                                                          ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                          ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                          ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                          ;
; FIFO_DATA_W               ; 91    ; Signed Integer                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                     ;
; BITS_PER_SYMBOL     ; 91    ; Signed Integer                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                     ;
; DATA_WIDTH          ; 91    ; Signed Integer                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buzzer_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                                ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                                ;
; PKT_PROTECTION_L          ; 78    ; Signed Integer                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 87    ; Signed Integer                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 89    ; Signed Integer                                                                                ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                ;
; FIFO_DATA_W               ; 91    ; Signed Integer                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buzzer_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buzzer_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                           ;
; BITS_PER_SYMBOL     ; 91    ; Signed Integer                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                           ;
; DATA_WIDTH          ; 91    ; Signed Integer                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegmentos_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                        ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                        ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                        ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                        ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                        ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_L          ; 78    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 87    ; Signed Integer                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 89    ; Signed Integer                                                                                        ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                        ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                        ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                        ;
; FIFO_DATA_W               ; 91    ; Signed Integer                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegmentos_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegmentos_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 91    ; Signed Integer                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                   ;
; DATA_WIDTH          ; 91    ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                             ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                             ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                             ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                             ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                             ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                             ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                             ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                             ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                             ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                             ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                             ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                             ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                             ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                             ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                             ;
; PKT_PROTECTION_L          ; 78    ; Signed Integer                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                             ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                             ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 87    ; Signed Integer                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 89    ; Signed Integer                                                                             ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                             ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                             ;
; ADDR_W                    ; 14    ; Signed Integer                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                             ;
; FIFO_DATA_W               ; 91    ; Signed Integer                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                        ;
; BITS_PER_SYMBOL     ; 91    ; Signed Integer                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                        ;
; DATA_WIDTH          ; 91    ; Signed Integer                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:botones_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                 ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                 ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                 ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                 ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                 ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                 ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                 ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                 ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                                 ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                 ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                 ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                 ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                 ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                 ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                                 ;
; PKT_PROTECTION_L          ; 78    ; Signed Integer                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                 ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                 ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 87    ; Signed Integer                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 89    ; Signed Integer                                                                                 ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                 ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                 ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                 ;
; FIFO_DATA_W               ; 91    ; Signed Integer                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:botones_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:botones_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                            ;
; BITS_PER_SYMBOL     ; 91    ; Signed Integer                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                            ;
; DATA_WIDTH          ; 91    ; Signed Integer                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:alarma_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                                ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                                ;
; PKT_PROTECTION_L          ; 78    ; Signed Integer                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 87    ; Signed Integer                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 89    ; Signed Integer                                                                                ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                ;
; FIFO_DATA_W               ; 91    ; Signed Integer                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:alarma_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alarma_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                           ;
; BITS_PER_SYMBOL     ; 91    ; Signed Integer                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                           ;
; DATA_WIDTH          ; 91    ; Signed Integer                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_router:router|tarea1_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                      ;
; DEFAULT_DESTID     ; 6     ; Signed Integer                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_router_001:router_001|tarea1_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 6     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_router_002:router_002|tarea1_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_router_003:router_003|tarea1_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_router_003:router_004|tarea1_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_router_002:router_005|tarea1_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_router_002:router_006|tarea1_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_router_002:router_007|tarea1_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_router_002:router_008|tarea1_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_router_002:router_009|tarea1_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                     ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                     ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                     ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                     ;
; VALID_WIDTH               ; 8     ; Signed Integer                                                                                                     ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                     ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                     ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                     ;
; REORDER                   ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                            ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                            ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                            ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                            ;
; VALID_WIDTH               ; 8     ; Signed Integer                                                                                                            ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                            ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                            ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                            ;
; REORDER                   ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                   ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                   ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 8      ; Signed Integer                                                                                                                      ;
; SCHEME         ; no-arb ; String                                                                                                                              ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                      ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                        ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                              ;
; SCHEME         ; no-arb ; String                                                                                                                                      ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------+
; Parameter Name            ; Value    ; Type                                         ;
+---------------------------+----------+----------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                               ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                               ;
+---------------------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                         ;
+----------------------------+---------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                   ;
+----------------------------+---------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                       ;
; Entity Instance            ; tarea1_jtag_uart_0:jtag_uart_0|tarea1_jtag_uart_0_scfifo_w:the_tarea1_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                            ;
;     -- lpm_width           ; 8                                                                                                       ;
;     -- LPM_NUMWORDS        ; 64                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                      ;
; Entity Instance            ; tarea1_jtag_uart_0:jtag_uart_0|tarea1_jtag_uart_0_scfifo_r:the_tarea1_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                            ;
;     -- lpm_width           ; 8                                                                                                       ;
;     -- LPM_NUMWORDS        ; 64                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                      ;
+----------------------------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                               ;
+-------------------------------------------+--------------------------------------------------------------------+
; Name                                      ; Value                                                              ;
+-------------------------------------------+--------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                  ;
; Entity Instance                           ; tarea1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                        ;
;     -- WIDTH_A                            ; 32                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
+-------------------------------------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; tarea1             ; tarea1             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------+
; Port           ; Type  ; Severity ; Details                        ;
+----------------+-------+----------+--------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                   ;
; reset_in1      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                   ;
; reset_in2      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                   ;
; reset_in3      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                   ;
; reset_in4      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                   ;
; reset_in5      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                   ;
; reset_in6      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                   ;
; reset_in7      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                   ;
; reset_in8      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                   ;
; reset_in9      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                   ;
; reset_in10     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                   ;
; reset_in11     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                   ;
; reset_in12     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                   ;
; reset_in13     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                   ;
; reset_in14     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                   ;
; reset_in15     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                   ;
+----------------+-------+----------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                              ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                         ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                     ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; b[15..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                               ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_router_003:router_003|tarea1_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_router_002:router_002|tarea1_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_router_001:router_001|tarea1_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                            ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_router:router|tarea1_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alarma_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:alarma_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                               ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                          ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:botones_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                        ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                         ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:botones_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                ;
+-----------------------+-------+----------+------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                           ;
+-----------------------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                    ;
+-------------------+--------+----------+----------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                            ;
+-----------------------+-------+----------+--------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                       ;
+-----------------------+-------+----------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sevensegmentos_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sevensegmentos_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                       ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                  ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buzzer_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buzzer_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                               ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                          ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                 ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                  ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                         ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                    ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                     ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                              ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                               ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:alarma_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                       ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:botones_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                        ;
+------------------------+--------+----------+--------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sevensegmentos_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                          ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buzzer_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                       ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                 ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                            ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                  ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                  ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "tarea1_led:sevensegmentos" ;
+----------+--------+----------+------------------------+
; Port     ; Type   ; Severity ; Details                ;
+----------+--------+----------+------------------------+
; out_port ; Output ; Info     ; Explicitly unconnected ;
+----------+--------+----------+------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "tarea1_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+------------------------------------------+
; Port   ; Type  ; Severity ; Details                                  ;
+--------+-------+----------+------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                             ;
+--------+-------+----------+------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "tarea1_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+--------------------------+
; Port          ; Type   ; Severity ; Details                  ;
+---------------+--------+----------+--------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected   ;
+---------------+--------+----------+--------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "tarea1_led:led"            ;
+----------+--------+----------+------------------------+
; Port     ; Type   ; Severity ; Details                ;
+----------+--------+----------+------------------------+
; out_port ; Output ; Info     ; Explicitly unconnected ;
+----------+--------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tarea1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tarea1_jtag_uart_0_alt_jtag_atlantic"                                                                 ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tarea1_jtag_uart_0:jtag_uart_0"                                                                                   ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "tarea1_botones:botones"  ;
+---------+-------+----------+------------------------+
; Port    ; Type  ; Severity ; Details                ;
+---------+-------+----------+------------------------+
; in_port ; Input ; Info     ; Explicitly unconnected ;
+---------+-------+----------+------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "tarea1_Buzzer:buzzer"      ;
+----------+--------+----------+------------------------+
; Port     ; Type   ; Severity ; Details                ;
+----------+--------+----------+------------------------+
; out_port ; Output ; Info     ; Explicitly unconnected ;
+----------+--------+----------+------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Aug 24 16:17:38 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tarea1 -c tarea1 --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file tarea1/synthesis/tarea1.v
    Info (12023): Found entity 1: tarea1 File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/tarea1.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file tarea1/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file tarea1/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file tarea1/synthesis/submodules/tarea1_irq_mapper.sv
    Info (12023): Found entity 1: tarea1_irq_mapper File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file tarea1/synthesis/submodules/tarea1_mm_interconnect_0.v
    Info (12023): Found entity 1: tarea1_mm_interconnect_0 File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file tarea1/synthesis/submodules/tarea1_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: tarea1_mm_interconnect_0_avalon_st_adapter File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file tarea1/synthesis/submodules/tarea1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: tarea1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file tarea1/synthesis/submodules/tarea1_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: tarea1_mm_interconnect_0_rsp_mux_001 File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file tarea1/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file tarea1/synthesis/submodules/tarea1_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: tarea1_mm_interconnect_0_rsp_mux File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file tarea1/synthesis/submodules/tarea1_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: tarea1_mm_interconnect_0_rsp_demux_001 File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file tarea1/synthesis/submodules/tarea1_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: tarea1_mm_interconnect_0_rsp_demux File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file tarea1/synthesis/submodules/tarea1_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: tarea1_mm_interconnect_0_cmd_mux_001 File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file tarea1/synthesis/submodules/tarea1_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: tarea1_mm_interconnect_0_cmd_mux File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file tarea1/synthesis/submodules/tarea1_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: tarea1_mm_interconnect_0_cmd_demux_001 File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file tarea1/synthesis/submodules/tarea1_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: tarea1_mm_interconnect_0_cmd_demux File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file tarea1/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file tarea1/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file tarea1/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tarea1/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file tarea1/synthesis/submodules/tarea1_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: tarea1_mm_interconnect_0_router_003_default_decode File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: tarea1_mm_interconnect_0_router_003 File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file tarea1/synthesis/submodules/tarea1_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: tarea1_mm_interconnect_0_router_002_default_decode File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: tarea1_mm_interconnect_0_router_002 File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file tarea1/synthesis/submodules/tarea1_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: tarea1_mm_interconnect_0_router_001_default_decode File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: tarea1_mm_interconnect_0_router_001 File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file tarea1/synthesis/submodules/tarea1_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: tarea1_mm_interconnect_0_router_default_decode File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: tarea1_mm_interconnect_0_router File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file tarea1/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file tarea1/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file tarea1/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file tarea1/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file tarea1/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file tarea1/synthesis/submodules/tarea1_onchip_memory2_0.v
    Info (12023): Found entity 1: tarea1_onchip_memory2_0 File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tarea1/synthesis/submodules/tarea1_nios2_gen2_0.v
    Info (12023): Found entity 1: tarea1_nios2_gen2_0 File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: tarea1_nios2_gen2_0_cpu_ic_data_module File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: tarea1_nios2_gen2_0_cpu_ic_tag_module File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 89
    Info (12023): Found entity 3: tarea1_nios2_gen2_0_cpu_bht_module File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 158
    Info (12023): Found entity 4: tarea1_nios2_gen2_0_cpu_register_bank_a_module File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 227
    Info (12023): Found entity 5: tarea1_nios2_gen2_0_cpu_register_bank_b_module File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 293
    Info (12023): Found entity 6: tarea1_nios2_gen2_0_cpu_dc_tag_module File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 359
    Info (12023): Found entity 7: tarea1_nios2_gen2_0_cpu_dc_data_module File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 425
    Info (12023): Found entity 8: tarea1_nios2_gen2_0_cpu_dc_victim_module File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 494
    Info (12023): Found entity 9: tarea1_nios2_gen2_0_cpu_nios2_oci_debug File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 562
    Info (12023): Found entity 10: tarea1_nios2_gen2_0_cpu_nios2_oci_break File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 708
    Info (12023): Found entity 11: tarea1_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 1001
    Info (12023): Found entity 12: tarea1_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 1262
    Info (12023): Found entity 13: tarea1_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 1451
    Info (12023): Found entity 14: tarea1_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 1634
    Info (12023): Found entity 15: tarea1_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 1702
    Info (12023): Found entity 16: tarea1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 1784
    Info (12023): Found entity 17: tarea1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 1856
    Info (12023): Found entity 18: tarea1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 1899
    Info (12023): Found entity 19: tarea1_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 1946
    Info (12023): Found entity 20: tarea1_nios2_gen2_0_cpu_nios2_oci_pib File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 2432
    Info (12023): Found entity 21: tarea1_nios2_gen2_0_cpu_nios2_oci_im File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 2455
    Info (12023): Found entity 22: tarea1_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 2525
    Info (12023): Found entity 23: tarea1_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 2542
    Info (12023): Found entity 24: tarea1_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 2635
    Info (12023): Found entity 25: tarea1_nios2_gen2_0_cpu_nios2_ocimem File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 2700
    Info (12023): Found entity 26: tarea1_nios2_gen2_0_cpu_nios2_oci File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 2881
    Info (12023): Found entity 27: tarea1_nios2_gen2_0_cpu File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: tarea1_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: tarea1_nios2_gen2_0_cpu_debug_slave_tck File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: tarea1_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu_mult_cell.v
    Info (12023): Found entity 1: tarea1_nios2_gen2_0_cpu_mult_cell File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: tarea1_nios2_gen2_0_cpu_test_bench File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tarea1/synthesis/submodules/tarea1_led.v
    Info (12023): Found entity 1: tarea1_led File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_led.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file tarea1/synthesis/submodules/tarea1_jtag_uart_0.v
    Info (12023): Found entity 1: tarea1_jtag_uart_0_sim_scfifo_w File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: tarea1_jtag_uart_0_scfifo_w File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: tarea1_jtag_uart_0_sim_scfifo_r File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: tarea1_jtag_uart_0_scfifo_r File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: tarea1_jtag_uart_0 File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file tarea1/synthesis/submodules/tarea1_botones.v
    Info (12023): Found entity 1: tarea1_botones File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_botones.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tarea1/synthesis/submodules/tarea1_alarma.v
    Info (12023): Found entity 1: tarea1_alarma File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_alarma.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tarea1/synthesis/submodules/tarea1_buzzer.v
    Info (12023): Found entity 1: tarea1_Buzzer File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_Buzzer.v Line: 21
Info (12127): Elaborating entity "tarea1" for the top level hierarchy
Info (12128): Elaborating entity "tarea1_Buzzer" for hierarchy "tarea1_Buzzer:buzzer" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/tarea1.v Line: 84
Info (12128): Elaborating entity "tarea1_alarma" for hierarchy "tarea1_alarma:alarma" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/tarea1.v Line: 95
Info (12128): Elaborating entity "tarea1_botones" for hierarchy "tarea1_botones:botones" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/tarea1.v Line: 103
Info (12128): Elaborating entity "tarea1_jtag_uart_0" for hierarchy "tarea1_jtag_uart_0:jtag_uart_0" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/tarea1.v Line: 116
Info (12128): Elaborating entity "tarea1_jtag_uart_0_scfifo_w" for hierarchy "tarea1_jtag_uart_0:jtag_uart_0|tarea1_jtag_uart_0_scfifo_w:the_tarea1_jtag_uart_0_scfifo_w" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "tarea1_jtag_uart_0:jtag_uart_0|tarea1_jtag_uart_0_scfifo_w:the_tarea1_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "tarea1_jtag_uart_0:jtag_uart_0|tarea1_jtag_uart_0_scfifo_w:the_tarea1_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "tarea1_jtag_uart_0:jtag_uart_0|tarea1_jtag_uart_0_scfifo_w:the_tarea1_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/db/scfifo_3291.tdf Line: 24
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "tarea1_jtag_uart_0:jtag_uart_0|tarea1_jtag_uart_0_scfifo_w:the_tarea1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/db/a_dpfifo_5771.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "tarea1_jtag_uart_0:jtag_uart_0|tarea1_jtag_uart_0_scfifo_w:the_tarea1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/db/scfifo_3291.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "tarea1_jtag_uart_0:jtag_uart_0|tarea1_jtag_uart_0_scfifo_w:the_tarea1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/db/a_dpfifo_5771.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/db/cntr_vg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "tarea1_jtag_uart_0:jtag_uart_0|tarea1_jtag_uart_0_scfifo_w:the_tarea1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/db/altsyncram_7pu1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "tarea1_jtag_uart_0:jtag_uart_0|tarea1_jtag_uart_0_scfifo_w:the_tarea1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/db/cntr_jgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "tarea1_jtag_uart_0:jtag_uart_0|tarea1_jtag_uart_0_scfifo_w:the_tarea1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/db/a_dpfifo_5771.tdf Line: 44
Info (12128): Elaborating entity "tarea1_jtag_uart_0_scfifo_r" for hierarchy "tarea1_jtag_uart_0:jtag_uart_0|tarea1_jtag_uart_0_scfifo_r:the_tarea1_jtag_uart_0_scfifo_r" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "tarea1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tarea1_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "tarea1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tarea1_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "tarea1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tarea1_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "tarea1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tarea1_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "tarea1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tarea1_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "tarea1_led" for hierarchy "tarea1_led:led" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/tarea1.v Line: 127
Info (12128): Elaborating entity "tarea1_nios2_gen2_0" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/tarea1.v Line: 158
Info (12128): Elaborating entity "tarea1_nios2_gen2_0_cpu" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0.v Line: 69
Info (12128): Elaborating entity "tarea1_nios2_gen2_0_cpu_test_bench" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_test_bench:the_tarea1_nios2_gen2_0_cpu_test_bench" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 5979
Info (12128): Elaborating entity "tarea1_nios2_gen2_0_cpu_ic_data_module" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_ic_data_module:tarea1_nios2_gen2_0_cpu_ic_data" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 6981
Info (12128): Elaborating entity "altsyncram" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_ic_data_module:tarea1_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf
    Info (12023): Found entity 1: altsyncram_spj1 File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/db/altsyncram_spj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_spj1" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_ic_data_module:tarea1_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "tarea1_nios2_gen2_0_cpu_ic_tag_module" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_ic_tag_module:tarea1_nios2_gen2_0_cpu_ic_tag" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 7047
Info (12128): Elaborating entity "altsyncram" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_ic_tag_module:tarea1_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 129
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hgj1.tdf
    Info (12023): Found entity 1: altsyncram_hgj1 File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/db/altsyncram_hgj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_hgj1" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_ic_tag_module:tarea1_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_hgj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "tarea1_nios2_gen2_0_cpu_bht_module" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_bht_module:tarea1_nios2_gen2_0_cpu_bht" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 7245
Info (12128): Elaborating entity "altsyncram" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_bht_module:tarea1_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 198
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf
    Info (12023): Found entity 1: altsyncram_pdj1 File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/db/altsyncram_pdj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pdj1" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_bht_module:tarea1_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "tarea1_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_register_bank_a_module:tarea1_nios2_gen2_0_cpu_register_bank_a" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 8202
Info (12128): Elaborating entity "altsyncram" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_register_bank_a_module:tarea1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf
    Info (12023): Found entity 1: altsyncram_voi1 File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/db/altsyncram_voi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_voi1" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_register_bank_a_module:tarea1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "tarea1_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_register_bank_b_module:tarea1_nios2_gen2_0_cpu_register_bank_b" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 8220
Info (12128): Elaborating entity "tarea1_nios2_gen2_0_cpu_mult_cell" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_mult_cell:the_tarea1_nios2_gen2_0_cpu_mult_cell" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 8805
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_mult_cell:the_tarea1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu_mult_cell.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v
    Info (12023): Found entity 1: altera_mult_add_37p2 File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/db/altera_mult_add_37p2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_37p2" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_mult_cell:the_tarea1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_mult_cell:the_tarea1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/db/altera_mult_add_37p2.v Line: 116
Info (12128): Elaborating entity "ama_register_function" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_mult_cell:the_tarea1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_mult_cell:the_tarea1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_mult_cell:the_tarea1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_mult_cell:the_tarea1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_mult_cell:the_tarea1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_mult_cell:the_tarea1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_mult_cell:the_tarea1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_mult_cell:the_tarea1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_mult_cell:the_tarea1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_mult_cell:the_tarea1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_mult_cell:the_tarea1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_mult_cell:the_tarea1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_mult_cell:the_tarea1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_mult_cell:the_tarea1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_mult_cell:the_tarea1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_mult_cell:the_tarea1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_mult_cell:the_tarea1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_mult_cell:the_tarea1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "tarea1_nios2_gen2_0_cpu_dc_tag_module" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_dc_tag_module:tarea1_nios2_gen2_0_cpu_dc_tag" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 9227
Info (12128): Elaborating entity "altsyncram" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_dc_tag_module:tarea1_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 396
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bmi1.tdf
    Info (12023): Found entity 1: altsyncram_bmi1 File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/db/altsyncram_bmi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_bmi1" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_dc_tag_module:tarea1_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_bmi1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "tarea1_nios2_gen2_0_cpu_dc_data_module" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_dc_data_module:tarea1_nios2_gen2_0_cpu_dc_data" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 9293
Info (12128): Elaborating entity "altsyncram" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_dc_data_module:tarea1_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 465
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf
    Info (12023): Found entity 1: altsyncram_4kl1 File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/db/altsyncram_4kl1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4kl1" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_dc_data_module:tarea1_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "tarea1_nios2_gen2_0_cpu_dc_victim_module" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_dc_victim_module:tarea1_nios2_gen2_0_cpu_dc_victim" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 9405
Info (12128): Elaborating entity "altsyncram" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_dc_victim_module:tarea1_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 534
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf
    Info (12023): Found entity 1: altsyncram_baj1 File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/db/altsyncram_baj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_baj1" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_dc_victim_module:tarea1_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "tarea1_nios2_gen2_0_cpu_nios2_oci" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_nios2_oci:the_tarea1_nios2_gen2_0_cpu_nios2_oci" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 10184
Info (12128): Elaborating entity "tarea1_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_nios2_oci:the_tarea1_nios2_gen2_0_cpu_nios2_oci|tarea1_nios2_gen2_0_cpu_nios2_oci_debug:the_tarea1_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 3098
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_nios2_oci:the_tarea1_nios2_gen2_0_cpu_nios2_oci|tarea1_nios2_gen2_0_cpu_nios2_oci_debug:the_tarea1_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 632
Info (12128): Elaborating entity "tarea1_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_nios2_oci:the_tarea1_nios2_gen2_0_cpu_nios2_oci|tarea1_nios2_gen2_0_cpu_nios2_oci_break:the_tarea1_nios2_gen2_0_cpu_nios2_oci_break" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 3128
Info (12128): Elaborating entity "tarea1_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_nios2_oci:the_tarea1_nios2_gen2_0_cpu_nios2_oci|tarea1_nios2_gen2_0_cpu_nios2_oci_xbrk:the_tarea1_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 3151
Info (12128): Elaborating entity "tarea1_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_nios2_oci:the_tarea1_nios2_gen2_0_cpu_nios2_oci|tarea1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_tarea1_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 3178
Info (12128): Elaborating entity "tarea1_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_nios2_oci:the_tarea1_nios2_gen2_0_cpu_nios2_oci|tarea1_nios2_gen2_0_cpu_nios2_oci_itrace:the_tarea1_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 3216
Info (12128): Elaborating entity "tarea1_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_nios2_oci:the_tarea1_nios2_gen2_0_cpu_nios2_oci|tarea1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_tarea1_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 3231
Info (12128): Elaborating entity "tarea1_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_nios2_oci:the_tarea1_nios2_gen2_0_cpu_nios2_oci|tarea1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_tarea1_nios2_gen2_0_cpu_nios2_oci_dtrace|tarea1_nios2_gen2_0_cpu_nios2_oci_td_mode:tarea1_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 1752
Info (12128): Elaborating entity "tarea1_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_nios2_oci:the_tarea1_nios2_gen2_0_cpu_nios2_oci|tarea1_nios2_gen2_0_cpu_nios2_oci_fifo:the_tarea1_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 3246
Info (12128): Elaborating entity "tarea1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_nios2_oci:the_tarea1_nios2_gen2_0_cpu_nios2_oci|tarea1_nios2_gen2_0_cpu_nios2_oci_fifo:the_tarea1_nios2_gen2_0_cpu_nios2_oci_fifo|tarea1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_tarea1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 2065
Info (12128): Elaborating entity "tarea1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_nios2_oci:the_tarea1_nios2_gen2_0_cpu_nios2_oci|tarea1_nios2_gen2_0_cpu_nios2_oci_fifo:the_tarea1_nios2_gen2_0_cpu_nios2_oci_fifo|tarea1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_tarea1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 2074
Info (12128): Elaborating entity "tarea1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_nios2_oci:the_tarea1_nios2_gen2_0_cpu_nios2_oci|tarea1_nios2_gen2_0_cpu_nios2_oci_fifo:the_tarea1_nios2_gen2_0_cpu_nios2_oci_fifo|tarea1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_tarea1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 2083
Info (12128): Elaborating entity "tarea1_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_nios2_oci:the_tarea1_nios2_gen2_0_cpu_nios2_oci|tarea1_nios2_gen2_0_cpu_nios2_oci_pib:the_tarea1_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 3251
Info (12128): Elaborating entity "tarea1_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_nios2_oci:the_tarea1_nios2_gen2_0_cpu_nios2_oci|tarea1_nios2_gen2_0_cpu_nios2_oci_im:the_tarea1_nios2_gen2_0_cpu_nios2_oci_im" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 3265
Info (12128): Elaborating entity "tarea1_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_nios2_oci:the_tarea1_nios2_gen2_0_cpu_nios2_oci|tarea1_nios2_gen2_0_cpu_nios2_avalon_reg:the_tarea1_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 3284
Info (12128): Elaborating entity "tarea1_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_nios2_oci:the_tarea1_nios2_gen2_0_cpu_nios2_oci|tarea1_nios2_gen2_0_cpu_nios2_ocimem:the_tarea1_nios2_gen2_0_cpu_nios2_ocimem" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 3304
Info (12128): Elaborating entity "tarea1_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_nios2_oci:the_tarea1_nios2_gen2_0_cpu_nios2_oci|tarea1_nios2_gen2_0_cpu_nios2_ocimem:the_tarea1_nios2_gen2_0_cpu_nios2_ocimem|tarea1_nios2_gen2_0_cpu_ociram_sp_ram_module:tarea1_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 2851
Info (12128): Elaborating entity "altsyncram" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_nios2_oci:the_tarea1_nios2_gen2_0_cpu_nios2_oci|tarea1_nios2_gen2_0_cpu_nios2_ocimem:the_tarea1_nios2_gen2_0_cpu_nios2_ocimem|tarea1_nios2_gen2_0_cpu_ociram_sp_ram_module:tarea1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 2675
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf
    Info (12023): Found entity 1: altsyncram_qid1 File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/db/altsyncram_qid1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qid1" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_nios2_oci:the_tarea1_nios2_gen2_0_cpu_nios2_oci|tarea1_nios2_gen2_0_cpu_nios2_ocimem:the_tarea1_nios2_gen2_0_cpu_nios2_ocimem|tarea1_nios2_gen2_0_cpu_ociram_sp_ram_module:tarea1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "tarea1_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_nios2_oci:the_tarea1_nios2_gen2_0_cpu_nios2_oci|tarea1_nios2_gen2_0_cpu_debug_slave_wrapper:the_tarea1_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 3406
Info (12128): Elaborating entity "tarea1_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_nios2_oci:the_tarea1_nios2_gen2_0_cpu_nios2_oci|tarea1_nios2_gen2_0_cpu_debug_slave_wrapper:the_tarea1_nios2_gen2_0_cpu_debug_slave_wrapper|tarea1_nios2_gen2_0_cpu_debug_slave_tck:the_tarea1_nios2_gen2_0_cpu_debug_slave_tck" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "tarea1_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_nios2_oci:the_tarea1_nios2_gen2_0_cpu_nios2_oci|tarea1_nios2_gen2_0_cpu_debug_slave_wrapper:the_tarea1_nios2_gen2_0_cpu_debug_slave_wrapper|tarea1_nios2_gen2_0_cpu_debug_slave_sysclk:the_tarea1_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_nios2_oci:the_tarea1_nios2_gen2_0_cpu_nios2_oci|tarea1_nios2_gen2_0_cpu_debug_slave_wrapper:the_tarea1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:tarea1_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_nios2_oci:the_tarea1_nios2_gen2_0_cpu_nios2_oci|tarea1_nios2_gen2_0_cpu_debug_slave_wrapper:the_tarea1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:tarea1_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_nios2_oci:the_tarea1_nios2_gen2_0_cpu_nios2_oci|tarea1_nios2_gen2_0_cpu_debug_slave_wrapper:the_tarea1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:tarea1_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "tarea1_nios2_gen2_0:nios2_gen2_0|tarea1_nios2_gen2_0_cpu:cpu|tarea1_nios2_gen2_0_cpu_nios2_oci:the_tarea1_nios2_gen2_0_cpu_nios2_oci|tarea1_nios2_gen2_0_cpu_debug_slave_wrapper:the_tarea1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:tarea1_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "tarea1_onchip_memory2_0" for hierarchy "tarea1_onchip_memory2_0:onchip_memory2_0" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/tarea1.v Line: 172
Info (12128): Elaborating entity "altsyncram" for hierarchy "tarea1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "tarea1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "tarea1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "tarea1_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "1024"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k5n1.tdf
    Info (12023): Found entity 1: altsyncram_k5n1 File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/db/altsyncram_k5n1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_k5n1" for hierarchy "tarea1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k5n1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "tarea1_mm_interconnect_0" for hierarchy "tarea1_mm_interconnect_0:mm_interconnect_0" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/tarea1.v Line: 246
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_mm_interconnect_0.v Line: 691
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_mm_interconnect_0.v Line: 751
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_mm_interconnect_0.v Line: 815
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_mm_interconnect_0.v Line: 879
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_mm_interconnect_0.v Line: 943
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buzzer_s1_translator" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_mm_interconnect_0.v Line: 1007
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:alarma_s1_translator" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_mm_interconnect_0.v Line: 1263
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_mm_interconnect_0.v Line: 1344
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_mm_interconnect_0.v Line: 1425
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_mm_interconnect_0.v Line: 1509
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "tarea1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_mm_interconnect_0.v Line: 1550
Info (12128): Elaborating entity "tarea1_mm_interconnect_0_router" for hierarchy "tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_router:router" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_mm_interconnect_0.v Line: 2441
Info (12128): Elaborating entity "tarea1_mm_interconnect_0_router_default_decode" for hierarchy "tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_router:router|tarea1_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_mm_interconnect_0_router.sv Line: 191
Info (12128): Elaborating entity "tarea1_mm_interconnect_0_router_001" for hierarchy "tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_router_001:router_001" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_mm_interconnect_0.v Line: 2457
Info (12128): Elaborating entity "tarea1_mm_interconnect_0_router_001_default_decode" for hierarchy "tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_router_001:router_001|tarea1_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "tarea1_mm_interconnect_0_router_002" for hierarchy "tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_router_002:router_002" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_mm_interconnect_0.v Line: 2473
Info (12128): Elaborating entity "tarea1_mm_interconnect_0_router_002_default_decode" for hierarchy "tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_router_002:router_002|tarea1_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "tarea1_mm_interconnect_0_router_003" for hierarchy "tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_router_003:router_003" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_mm_interconnect_0.v Line: 2489
Info (12128): Elaborating entity "tarea1_mm_interconnect_0_router_003_default_decode" for hierarchy "tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_router_003:router_003|tarea1_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_mm_interconnect_0_router_003.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "tarea1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_mm_interconnect_0.v Line: 2635
Info (12128): Elaborating entity "tarea1_mm_interconnect_0_cmd_demux" for hierarchy "tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_mm_interconnect_0.v Line: 2744
Info (12128): Elaborating entity "tarea1_mm_interconnect_0_cmd_demux_001" for hierarchy "tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_mm_interconnect_0.v Line: 2767
Info (12128): Elaborating entity "tarea1_mm_interconnect_0_cmd_mux" for hierarchy "tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_mm_interconnect_0.v Line: 2784
Info (12128): Elaborating entity "tarea1_mm_interconnect_0_cmd_mux_001" for hierarchy "tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_mm_interconnect_0.v Line: 2807
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_mm_interconnect_0_cmd_mux_001.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "tarea1_mm_interconnect_0_rsp_demux" for hierarchy "tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_mm_interconnect_0.v Line: 2932
Info (12128): Elaborating entity "tarea1_mm_interconnect_0_rsp_demux_001" for hierarchy "tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_mm_interconnect_0.v Line: 2955
Info (12128): Elaborating entity "tarea1_mm_interconnect_0_rsp_mux" for hierarchy "tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_mm_interconnect_0.v Line: 3122
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_mm_interconnect_0_rsp_mux.sv Line: 406
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "tarea1_mm_interconnect_0_rsp_mux_001" for hierarchy "tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_mm_interconnect_0.v Line: 3145
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "tarea1_mm_interconnect_0_avalon_st_adapter" for hierarchy "tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_mm_interconnect_0.v Line: 3174
Info (12128): Elaborating entity "tarea1_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "tarea1_mm_interconnect_0:mm_interconnect_0|tarea1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|tarea1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "tarea1_irq_mapper" for hierarchy "tarea1_irq_mapper:irq_mapper" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/tarea1.v Line: 254
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/tarea1.v Line: 317
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/altera_reset_controller.v Line: 220
Warning (12020): Port "jdo" on the entity instantiation of "the_tarea1_nios2_gen2_0_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/tarea1/synthesis/submodules/tarea1_nios2_gen2_0_cpu.v Line: 3216
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.08.24.16:18:17 Progress: Loading sld182ee860/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld182ee860/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/db/ip/sld182ee860/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld182ee860/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/db/ip/sld182ee860/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld182ee860/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/db/ip/sld182ee860/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld182ee860/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/db/ip/sld182ee860/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld182ee860/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/db/ip/sld182ee860/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/db/ip/sld182ee860/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld182ee860/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/db/ip/sld182ee860/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor
        Warning (265074): The reset input will be asserted when the evaluation time expires
Warning (265069): Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/output_files/tarea1.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 5011 megabytes
    Info: Processing ended: Sat Aug 24 16:18:29 2024
    Info: Elapsed time: 00:00:51
    Info: Total CPU time (on all processors): 00:00:35


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/drayo/OneDrive/Escritorio/desktop apliaction/tec/Semestre 2 2024/SistemasOperativos/Tareas/TareaCompleta/output_files/tarea1.map.smsg.


