
---------- Begin Simulation Statistics ----------
final_tick                               14052310642647                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  93416                       # Simulator instruction rate (inst/s)
host_mem_usage                               17232284                       # Number of bytes of host memory used
host_op_rate                                   149310                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8111.62                       # Real time elapsed on the host
host_tick_rate                                3616018                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   757755273                       # Number of instructions simulated
sim_ops                                    1211143874                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.029332                       # Number of seconds simulated
sim_ticks                                 29331782523                       # Number of ticks simulated
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.committedInsts                         14                       # Number of instructions committed
system.cpu0.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests        37115                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1524473                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      3049899                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              31                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        31                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   6                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     7                       # Number of float alu accesses
system.cpu0.num_fp_insts                            7                       # number of float instructions
system.cpu0.num_fp_register_reads                   4                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  3                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   22                       # Number of integer alu accesses
system.cpu0.num_int_insts                          22                       # number of integer instructions
system.cpu0.num_int_register_reads                 50                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                13                       # number of times the integer registers were written
system.cpu0.num_load_insts                          7                       # Number of load instructions
system.cpu0.num_mem_refs                           12                       # number of memory refs
system.cpu0.num_store_insts                         5                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       10     45.45%     45.45% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::MemRead                       4     18.18%     63.64% # Class of executed instruction
system.cpu0.op_class::MemWrite                      1      4.55%     68.18% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  3     13.64%     81.82% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 4     18.18%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        22                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.committedInsts                         18                       # Number of instructions committed
system.cpu1.committedOps                           28                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests           90                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests        94734                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          613                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests       190345                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          613                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  14                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                 16                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   28                       # Number of integer alu accesses
system.cpu1.num_int_insts                          28                       # number of integer instructions
system.cpu1.num_int_register_reads                 70                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                29                       # number of times the integer registers were written
system.cpu1.num_load_insts                          5                       # Number of load instructions
system.cpu1.num_mem_refs                            6                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       20     71.43%     71.43% # Class of executed instruction
system.cpu1.op_class::IntMult                       2      7.14%     78.57% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::MemRead                       5     17.86%     96.43% # Class of executed instruction
system.cpu1.op_class::MemWrite                      1      3.57%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        28                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                2                       # Number of branches fetched
system.cpu2.committedInsts                         14                       # Number of instructions committed
system.cpu2.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      1234802                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          281                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      2466764                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          281                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              32                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        32                       # Number of busy cycles
system.cpu2.num_cc_register_reads                  12                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     8                       # Number of float alu accesses
system.cpu2.num_fp_insts                            8                       # number of float instructions
system.cpu2.num_fp_register_reads                   6                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  6                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   21                       # Number of integer alu accesses
system.cpu2.num_int_insts                          21                       # number of integer instructions
system.cpu2.num_int_register_reads                 36                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                16                       # number of times the integer registers were written
system.cpu2.num_load_insts                          2                       # Number of load instructions
system.cpu2.num_mem_refs                            3                       # number of memory refs
system.cpu2.num_store_insts                         1                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       18     72.00%     72.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     72.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     72.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      2      8.00%     80.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      2      8.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      1      4.00%     92.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  2      8.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        25                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                3                       # Number of branches fetched
system.cpu3.committedInsts                         13                       # Number of instructions committed
system.cpu3.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests          810                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests       296720                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops         1451                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests       594168                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops         1451                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  17                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                 18                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          1                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu3.num_int_insts                          25                       # number of integer instructions
system.cpu3.num_int_register_reads                 36                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                22                       # number of times the integer registers were written
system.cpu3.num_load_insts                          2                       # Number of load instructions
system.cpu3.num_mem_refs                            2                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       23     92.00%     92.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::MemRead                       2      8.00%    100.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        25                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests       141849                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests         298215                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        48567                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        176934                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        181182332                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        88916876                       # number of cc regfile writes
system.switch_cpus0.committedInsts          221049000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            398349283                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.398479                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.398479                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        128935123                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes        73903498                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  62928                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       950528                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        40973361                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            4.819010                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           124773996                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          37920613                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles        5381078                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     91126161                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            7                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          306                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     40394959                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    444503290                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     86853383                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2606693                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    424474763                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents          9331                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents       155567                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        874291                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles       168020                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        16172                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       624945                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       325583                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        555294907                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            422942941                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.567227                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        314978075                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              4.801619                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             424039685                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       588680996                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      265315768                       # number of integer regfile writes
system.switch_cpus0.ipc                      2.509542                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                2.509542                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass      2312123      0.54%      0.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    256261967     60.00%     60.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       886212      0.21%     60.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     60.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd       933726      0.22%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      2589060      0.61%     61.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     61.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     61.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc        69328      0.02%     61.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     61.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     61.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     61.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     61.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     61.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     15366345      3.60%     65.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp        53184      0.01%     65.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      6632739      1.55%     66.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv       530694      0.12%     66.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     15253541      3.57%     70.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt        36476      0.01%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     54625220     12.79%     83.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     32405101      7.59%     90.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     33308933      7.80%     98.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite      5816811      1.36%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     427081460                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses       90745581                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    177032628                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses     85032820                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes     95332017                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           12273100                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.028737                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        3615346     29.46%     29.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     29.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     29.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd         8582      0.07%     29.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     29.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     29.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     29.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     29.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     29.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     29.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     29.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     29.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     29.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu        178903      1.46%     30.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     30.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     30.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     30.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     30.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     30.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     30.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     30.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     30.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     30.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd       441808      3.60%     34.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     34.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     34.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt        46599      0.38%     34.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     34.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     34.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult       304922      2.48%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       2928074     23.86%     61.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      1039886      8.47%     69.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      3204178     26.11%     95.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       504802      4.11%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     346296856                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    778128549                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    337910121                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    395341177                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         444503271                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        427081460                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded           19                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined     46153895                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       704690                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined     66760465                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     88020471                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     4.852070                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.683392                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     12142133     13.79%     13.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2331945      2.65%     16.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      4554006      5.17%     21.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6014707      6.83%     28.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8530886      9.69%     38.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     10841020     12.32%     50.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     13360376     15.18%     65.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     12856702     14.61%     80.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     17388696     19.76%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     88020471                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  4.848603                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      4679093                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2223327                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     91126161                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     40394959                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      209307843                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles                88083399                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    289                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads         68043920                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       167442529                       # number of cc regfile writes
system.switch_cpus1.committedInsts          164798391                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            218938840                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.534492                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.534492                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads             2173                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             271                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  48318                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts        60667                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches         6388373                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            2.508694                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            49277787                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores           9813874                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles        8450951                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     39771577                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts         2394                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts      9991203                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    222794899                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     39463913                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       145228                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    220974300                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents         11355                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents       167617                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles         60261                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles       197783                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         4101                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect        31646                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect        29021                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        368091105                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            220866151                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.523294                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        192619733                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              2.507466                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             220926658                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       437355509                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      204795895                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.870936                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.870936                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass       454282      0.21%      0.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    170721312     77.21%     77.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       577708      0.26%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv           53      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd           31      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu           17      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc           44      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            9      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt           47      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv           11      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult           12      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            2      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     39526793     17.88%     95.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      9837349      4.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead           30      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite         1830      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     221119530                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses           2080                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads         4143                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses         2060                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes         2245                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt             828336                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003746                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         421511     50.89%     50.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     50.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     50.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     50.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     50.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     50.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     50.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     50.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     50.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     50.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     50.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     50.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     50.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     50.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     50.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     50.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     50.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     50.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     50.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     50.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     50.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     50.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     50.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     50.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     50.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     50.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     50.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     50.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     50.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     50.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     50.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     50.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     50.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     50.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     50.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     50.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     50.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     50.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     50.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     50.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     50.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     50.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     50.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     50.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     50.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     50.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        289781     34.98%     85.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       117027     14.13%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            3      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite           14      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     221491504                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    531111264                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    220864091                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    226652568                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         222794899                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        221119530                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      3855985                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued        12932                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined      5890430                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     88035081                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     2.511721                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.915978                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     14474542     16.44%     16.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15138725     17.20%     33.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     21103182     23.97%     57.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     11200322     12.72%     70.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     10556887     11.99%     82.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      8943929     10.16%     92.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3943698      4.48%     96.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      1826274      2.07%     99.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       847522      0.96%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     88035081                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  2.510343                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      1174458                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       419048                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     39771577                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9991203                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads       62004469                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles                88083399                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    260                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        106346089                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        74718856                       # number of cc regfile writes
system.switch_cpus2.committedInsts          250000002                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            396523411                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.352334                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.352334                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        294519604                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       161455665                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  22851                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts         4846                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        25098265                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            4.503027                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           110835486                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          27721984                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       10708343                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     83126964                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts         2125                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     27730019                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    396714968                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     83113502                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        14492                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    396641898                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents         53996                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents        71644                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles          6098                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       162529                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         1950                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect         2357                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect         2489                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        526603101                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            396633831                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.585657                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        308408576                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              4.502935                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             396637315                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       412077534                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      178411479                       # number of integer regfile writes
system.switch_cpus2.ipc                      2.838219                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                2.838219                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass         5002      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    193550187     48.80%     48.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       669039      0.17%     48.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     48.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd      9891310      2.49%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu      6595776      1.66%     53.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     53.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     53.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc      4617419      1.16%     54.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     54.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     54.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     54.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     54.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     54.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     54.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     27671360      6.98%     61.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt      4614558      1.16%     62.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv      3293997      0.83%     63.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     33589179      8.47%     71.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt      1316314      0.33%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     31697926      7.99%     80.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     11894785      3.00%     83.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     51421425     12.96%     96.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     15828118      3.99%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     396656395                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      189518796                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    376037333                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    186510286                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    186581638                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            5994241                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.015112                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1331511     22.21%     22.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     22.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     22.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     22.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     22.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     22.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     22.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     22.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     22.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     22.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     22.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     22.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     22.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu         34944      0.58%     22.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            2      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd        39440      0.66%     23.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     23.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     23.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     23.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     23.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     23.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult       203595      3.40%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       1633427     27.25%     54.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        28896      0.48%     54.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      2721592     45.40%     99.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite          834      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     213126838                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    511332541                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    210123545                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    210326772                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         396714968                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        396656395                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       191501                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued         2300                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined       235348                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     88060548                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     4.504360                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.700077                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     12594794     14.30%     14.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      3253319      3.69%     18.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      6631065      7.53%     25.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8230338      9.35%     34.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9419106     10.70%     45.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     11823196     13.43%     59.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     10385393     11.79%     70.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      9441526     10.72%     81.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     16281811     18.49%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     88060548                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  4.503191                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      4591084                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       844937                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     83126964                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     27730019                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      178182189                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles                88083399                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    130                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        109898827                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        97881240                       # number of cc regfile writes
system.switch_cpus3.committedInsts          121907821                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            197332240                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.722541                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.722541                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads           109380                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes          109390                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 134387                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      1578659                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        21637811                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            2.802500                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            55696984                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          17033529                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       11813392                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     44583889                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        42596                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     20450844                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    289849501                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     38663455                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      3153001                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    246853769                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents         27192                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents        33780                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       1425765                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles        68968                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        52437                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       771612                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       807047                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        320822344                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            245801509                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.582848                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        186990561                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              2.790554                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             246542238                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       381056557                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      209544991                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.384005                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.384005                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass       618944      0.25%      0.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    190356139     76.14%     76.39% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1732236      0.69%     77.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv       420376      0.17%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            4      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu           16      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt           16      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc           36      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     39342748     15.74%     92.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     17317710      6.93%     99.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead       109306      0.04%     99.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite       109241      0.04%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     250006772                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses         218636                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads       437267                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses       218541                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes       374636                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            5192668                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.020770                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        3730976     71.85%     71.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     71.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     71.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     71.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     71.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     71.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     71.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     71.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     71.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     71.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     71.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     71.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     71.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     71.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     71.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     71.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     71.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     71.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     71.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     71.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     71.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     71.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     71.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     71.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     71.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     71.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     71.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     71.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     71.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     71.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     71.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     71.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     71.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     71.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     71.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     71.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     71.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     71.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     71.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     71.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     71.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     71.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     71.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       1063425     20.48%     92.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       398262      7.67%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead            3      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite            2      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     254361860                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    593371006                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    245582968                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    382042576                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         289849501                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        250006772                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     92517137                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       653051                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined    143526251                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     87949012                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     2.842633                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.532094                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     25563031     29.07%     29.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      8059592      9.16%     38.23% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     10043774     11.42%     49.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     10114978     11.50%     61.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      9471733     10.77%     71.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      7821757      8.89%     80.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      7684535      8.74%     89.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      5105125      5.80%     95.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      4084487      4.64%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     87949012                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  2.838296                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      7488857                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3339759                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     44583889                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     20450844                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      106428706                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles                88083399                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                   2164                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            5                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    103325226                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       103325231                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            5                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    103326210                       # number of overall hits
system.cpu0.dcache.overall_hits::total      103326215                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            7                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      3038811                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3038818                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            7                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      3058756                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3058763                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  14487962202                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14487962202                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  14487962202                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14487962202                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data           12                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    106364037                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    106364049                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data           12                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    106384966                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    106384978                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.583333                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.028570                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.028570                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.583333                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.028752                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.028752                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data  4767.641753                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  4767.630770                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data  4736.553750                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  4736.542910                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1524423                       # number of writebacks
system.cpu0.dcache.writebacks::total          1524423                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      1520518                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1520518                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      1520518                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1520518                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      1518293                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1518293                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      1524942                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1524942                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data   6935981076                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6935981076                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data   6964939422                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6964939422                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.014274                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.014274                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.014334                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.014334                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data  4568.275739                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  4568.275739                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data  4567.347100                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  4567.347100                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1524423                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            3                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     67700776                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       67700779                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            4                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      2740155                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2740159                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  13018923711                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  13018923711                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     70440931                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     70440938                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.571429                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.038900                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.038900                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data  4751.163241                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  4751.156306                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      1514641                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1514641                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      1225514                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1225514                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   5581651095                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5581651095                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.017398                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.017398                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data  4554.538826                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  4554.538826                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            2                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     35624450                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      35624452                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            3                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       298656                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       298659                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   1469038491                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1469038491                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            5                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     35923106                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     35923111                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.600000                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.008314                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.008314                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data  4918.831334                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  4918.781925                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data         5877                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         5877                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       292779                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       292779                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   1354329981                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1354329981                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.008150                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.008150                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data  4625.775691                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  4625.775691                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data          984                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          984                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data        19945                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        19945                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data        20929                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        20929                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.952984                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.952984                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data         6649                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         6649                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data     28958346                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     28958346                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.317693                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.317693                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data  4355.293428                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total  4355.293428                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          505.368917                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          104851170                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1524935                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            68.757796                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     14022978861123                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     4.004092                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   501.364825                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.007820                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.979228                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.987049                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          142                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           67                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          281                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        852604759                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       852604759                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          5                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           21                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     40318821                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        40318842                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           21                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     40318821                       # number of overall hits
system.cpu0.icache.overall_hits::total       40318842                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          582                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           584                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          582                       # number of overall misses
system.cpu0.icache.overall_misses::total          584                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     47919699                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     47919699                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     47919699                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     47919699                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           23                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     40319403                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     40319426                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           23                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     40319403                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     40319426                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.086957                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000014                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000014                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.086957                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000014                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000014                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 82336.252577                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 82054.279110                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 82336.252577                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 82054.279110                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           11                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           11                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           33                       # number of writebacks
system.cpu0.icache.writebacks::total               33                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           90                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           90                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           90                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           90                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          492                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          492                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          492                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          492                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     40625001                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     40625001                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     40625001                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     40625001                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 82571.140244                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 82571.140244                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 82571.140244                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 82571.140244                       # average overall mshr miss latency
system.cpu0.icache.replacements                    33                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           21                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     40318821                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       40318842                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          582                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          584                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     47919699                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     47919699                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           23                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     40319403                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     40319426                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.086957                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000014                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000014                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 82336.252577                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 82054.279110                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           90                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           90                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          492                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          492                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     40625001                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     40625001                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 82571.140244                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 82571.140244                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          445.641150                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           40319336                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              494                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         81618.089069                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     14022978860457                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   443.641150                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.003906                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.866487                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.870393                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          446                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        322555902                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       322555902                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         23                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        1232661                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       414750                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      1109706                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq           14                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp           14                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        292768                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       292768                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      1232661                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         1006                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      4574321                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            4575327                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        32768                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    195158912                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           195191680                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                           15                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                    960                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       1525443                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.024342                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.154108                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             1488311     97.57%     97.57% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1               37132      2.43%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         1525443                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      2030901066                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           6.9                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         495160                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     1523407734                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst           27                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      1524060                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1524087                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst           27                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      1524060                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1524087                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            7                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          450                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data          868                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total         1327                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            7                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          450                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data          868                       # number of overall misses
system.cpu0.l2cache.overall_misses::total         1327                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     40174119                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data     82604313                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total    122778432                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     40174119                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data     82604313                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total    122778432                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            7                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          477                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      1524928                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1525414                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            7                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          477                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      1524928                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1525414                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.943396                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.000569                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.000870                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.943396                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.000569                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.000870                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 89275.820000                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 95166.259217                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 92523.309721                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 89275.820000                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 95166.259217                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 92523.309721                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.demand_mshr_hits::.switch_cpus0.inst           10                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.overall_mshr_hits::.switch_cpus0.inst           10                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          440                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data          868                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total         1308                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          440                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data          868                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total         1308                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     39503790                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data     82315269                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total    121819059                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     39503790                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data     82315269                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total    121819059                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.922432                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.000569                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.000857                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.922432                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.000569                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.000857                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 89781.340909                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 94833.259217                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 93133.837156                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 89781.340909                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 94833.259217                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 93133.837156                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                    0                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       414750                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       414750                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       414750                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       414750                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      1079263                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      1079263                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      1079263                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      1079263                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data           14                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total           14                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data           14                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total           14                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       292379                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       292379                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            3                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data          386                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total          389                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data     36459504                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total     36459504                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            3                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       292765                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       292768                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.001318                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.001329                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 94454.673575                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 93726.231362                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data          386                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total          386                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     36330966                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total     36330966                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.001318                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.001318                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 94121.673575                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 94121.673575                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst           27                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      1231681                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      1231708                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          450                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data          482                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total          938                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     40174119                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data     46144809                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total     86318928                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          477                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      1232163                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      1232646                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.943396                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.000391                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.000761                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 89275.820000                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 95736.118257                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 92024.443497                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_hits::.switch_cpus0.inst           10                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_hits::total           10                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          440                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data          482                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total          922                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     39503790                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data     45984303                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total     85488093                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.922432                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.000391                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.000748                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 89781.340909                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 95403.118257                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 92720.274403                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        1166.261199                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           3019431                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs            1317                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs         2292.658314                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    14022978860457                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     6.999999                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   439.625553                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data   717.635647                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000488                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.001709                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.107330                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.175204                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.284732                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         1317                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3           93                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         1214                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.321533                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        48312373                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       48312373                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 14022978870780                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  29331771867                       # Cumulative time (in ticks) in various power states
system.cpu0.thread-9327.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread-9327.numOps                      0                       # Number of Ops committed
system.cpu0.thread-9327.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            3                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     47680577                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        47680580                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            3                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     47680577                       # number of overall hits
system.cpu1.dcache.overall_hits::total       47680580                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data       107897                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        107900                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            3                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data       107897                       # number of overall misses
system.cpu1.dcache.overall_misses::total       107900                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data   4507846974                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4507846974                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data   4507846974                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4507846974                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     47788474                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     47788480                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     47788474                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     47788480                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.500000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.002258                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.002258                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.500000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.002258                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.002258                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 41779.168781                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 41778.007173                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 41779.168781                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 41778.007173                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           43                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    21.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        94707                       # number of writebacks
system.cpu1.dcache.writebacks::total            94707                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data        12669                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        12669                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data        12669                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        12669                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data        95228                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        95228                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data        95228                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        95228                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data   4203199926                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4203199926                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data   4203199926                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4203199926                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.001993                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001993                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.001993                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001993                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 44138.277880                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 44138.277880                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 44138.277880                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 44138.277880                       # average overall mshr miss latency
system.cpu1.dcache.replacements                 94707                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            3                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     38052581                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       38052584                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            2                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data       105797                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       105799                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data   4347663984                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4347663984                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     38158378                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38158383                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.400000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.002773                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.002773                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 41094.397611                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 41093.620771                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data        12669                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12669                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data        93128                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        93128                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data   4043716236                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4043716236                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.002441                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002441                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 43421.057426                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 43421.057426                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data      9627996                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       9627996                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data         2100                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2101                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data    160182990                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    160182990                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data      9630096                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9630097                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data            1                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000218                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000218                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 76277.614286                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 76241.308901                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data         2100                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2100                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data    159483690                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    159483690                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000218                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000218                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 75944.614286                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 75944.614286                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          510.786458                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           47775811                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            95219                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           501.746616                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     14022978860790                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.025611                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   510.760847                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000050                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.997580                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.997630                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          187                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          246                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           42                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        382403059                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       382403059                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           18                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst      9517249                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9517267                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           18                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst      9517249                       # number of overall hits
system.cpu1.icache.overall_hits::total        9517267                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          455                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           457                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          455                       # number of overall misses
system.cpu1.icache.overall_misses::total          457                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     37012284                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     37012284                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     37012284                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     37012284                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           20                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst      9517704                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9517724                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           20                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst      9517704                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9517724                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.100000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000048                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000048                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.100000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000048                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000048                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 81345.679121                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 80989.680525                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 81345.679121                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 80989.680525                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks           14                       # number of writebacks
system.cpu1.icache.writebacks::total               14                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           64                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           64                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           64                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           64                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          391                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          391                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          391                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          391                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     32525775                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     32525775                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     32525775                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     32525775                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000041                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000041                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000041                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000041                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 83186.125320                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 83186.125320                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 83186.125320                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 83186.125320                       # average overall mshr miss latency
system.cpu1.icache.replacements                    14                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           18                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst      9517249                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9517267                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          455                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          457                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     37012284                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     37012284                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst      9517704                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9517724                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000048                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000048                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 81345.679121                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 80989.680525                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           64                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           64                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          391                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          391                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     32525775                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     32525775                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000041                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 83186.125320                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 83186.125320                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          305.972175                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9517660                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              393                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         24217.964377                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     14022978860457                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   303.972175                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.593696                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.597602                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          336                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         76142185                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        76142185                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         20                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp          93523                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty         4108                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean       144152                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq           12                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp           12                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq          2089                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp         2089                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq        93523                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          800                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port       285169                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total             285969                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        26048                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     12155264                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total            12181312                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                        53539                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                3426496                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples        149163                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.004720                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.068538                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0              148459     99.53%     99.53% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 704      0.47%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total          149163                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy       126467406                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           0.4                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         390609                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy       95124780                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          0.3                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst            7                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data        38130                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total          38137                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst            7                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data        38130                       # number of overall hits
system.cpu1.l2cache.overall_hits::total         38137                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          384                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data        57086                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total        57475                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          384                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data        57086                       # number of overall misses
system.cpu1.l2cache.overall_misses::total        57475                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     32237397                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data   3991616388                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total   4023853785                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     32237397                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data   3991616388                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total   4023853785                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          391                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data        95216                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total        95612                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          391                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data        95216                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total        95612                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.982097                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.599542                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.601127                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.982097                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.599542                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.601127                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 83951.554688                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 69922.860036                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 70010.505176                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 83951.554688                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 69922.860036                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 70010.505176                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks        53539                       # number of writebacks
system.cpu1.l2cache.writebacks::total           53539                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          384                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data        57086                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total        57470                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          384                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data        57086                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total        57470                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     32109525                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data   3972606750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total   4004716275                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     32109525                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data   3972606750                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total   4004716275                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.982097                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.599542                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.601075                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.982097                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.599542                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.601075                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 83618.554688                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 69589.860036                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 69683.596224                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 83618.554688                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 69589.860036                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 69683.596224                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                53539                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks         2591                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total         2591                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks         2591                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total         2591                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks        92040                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total        92040                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks        92040                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total        92040                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data           10                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total           10                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data            2                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data           12                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total           12                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.166667                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.166667                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data            2                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.166667                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data          418                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total          418                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data         1670                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total         1671                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data    156458385                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total    156458385                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data         2088                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total         2089                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.799808                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.799904                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 93687.655689                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 93631.588869                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data         1670                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total         1670                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data    155902275                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total    155902275                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.799808                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.799426                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 93354.655689                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 93354.655689                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst            7                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data        37712                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total        37719                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          384                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data        55416                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total        55804                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     32237397                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data   3835158003                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   3867395400                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          391                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data        93128                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total        93523                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.982097                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.595052                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.596687                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 83951.554688                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 69206.691262                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 69303.193319                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          384                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        55416                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        55800                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     32109525                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   3816704475                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   3848814000                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.982097                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.595052                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.596645                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 83618.554688                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 68873.691262                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 68975.161290                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        3938.600594                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs            190253                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs           57635                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            3.300998                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    14022978860457                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     6.771633                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.187974                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.650754                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    24.961877                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  3906.028355                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.001653                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000046                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000159                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.006094                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.953620                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.961572                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          160                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1580                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         2346                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses         3101715                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses        3101715                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 14022978870780                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  29331771867                       # Cumulative time (in ticks) in various power states
system.cpu1.thread31937.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread31937.numOps                      0                       # Number of Ops committed
system.cpu1.thread31937.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            1                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     99936095                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        99936096                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            1                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     99936095                       # number of overall hits
system.cpu2.dcache.overall_hits::total       99936096                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      1757315                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1757317                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            2                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      1757315                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1757317                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  13466906280                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  13466906280                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  13466906280                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  13466906280                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    101693410                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    101693413                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    101693410                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    101693413                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.666667                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.017281                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.017281                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.666667                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.017281                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.017281                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data  7663.342247                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  7663.333525                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data  7663.342247                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  7663.333525                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          327                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   163.500000                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1231269                       # number of writebacks
system.cpu2.dcache.writebacks::total          1231269                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data       522011                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       522011                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data       522011                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       522011                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      1235304                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1235304                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      1235304                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1235304                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data   9867509613                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9867509613                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data   9867509613                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9867509613                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.012147                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.012147                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.012147                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.012147                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data  7987.920069                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  7987.920069                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data  7987.920069                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  7987.920069                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1231269                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            1                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     72225456                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       72225457                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            1                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      1752520                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1752521                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  13437018864                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  13437018864                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     73977976                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     73977978                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.500000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.023690                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.023690                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data  7667.255646                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  7667.251271                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data       522003                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       522003                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      1230517                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1230517                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data   9839218932                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   9839218932                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.016634                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.016634                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data  7996.004063                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  7996.004063                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     27710639                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      27710639                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data         4795                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         4796                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data     29887416                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     29887416                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     27715434                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     27715435                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data            1                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.000173                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000173                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data  6233.037748                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  6231.738115                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data            8                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data         4787                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         4787                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data     28290681                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     28290681                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.000173                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000173                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data  5909.897848                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  5909.897848                       # average WriteReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.610699                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          101171404                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1231781                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            82.134246                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     14022978860790                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     2.000000                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   509.610699                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.003906                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.995333                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999240                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          363                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          109                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        814779085                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       814779085                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           19                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     29065277                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        29065296                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           19                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     29065277                       # number of overall hits
system.cpu2.icache.overall_hits::total       29065296                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          232                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           234                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          232                       # number of overall misses
system.cpu2.icache.overall_misses::total          234                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     19194453                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     19194453                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     19194453                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     19194453                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           21                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     29065509                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     29065530                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           21                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     29065509                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     29065530                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.095238                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000008                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.095238                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000008                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 82734.711207                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 82027.576923                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 82734.711207                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 82027.576923                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           53                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           53                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           53                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           53                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          179                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          179                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          179                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          179                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     15180471                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     15180471                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     15180471                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     15180471                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 84807.100559                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 84807.100559                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 84807.100559                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 84807.100559                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           19                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     29065277                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       29065296                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          232                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          234                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     19194453                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     19194453                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           21                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     29065509                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     29065530                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.095238                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 82734.711207                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 82027.576923                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           53                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          179                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          179                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     15180471                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     15180471                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 84807.100559                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 84807.100559                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          176.132080                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           29065477                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              181                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         160582.745856                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     14022978860457                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   174.132080                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.340102                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.344008                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          181                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          181                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.353516                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        232524421                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       232524421                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         21                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        1230699                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       373737                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean       912168                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq         3533                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp         3533                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq          1263                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp         1263                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      1230699                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          362                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      3701897                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            3702259                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        11584                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    157635200                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           157646784                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                        54636                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                3496704                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       1290131                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000219                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.014783                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             1289849     99.98%     99.98% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 282      0.02%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         1290131                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      1641456234                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           5.6                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         178821                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     1231723710                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          4.2                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      1173303                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        1173303                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      1173303                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       1173303                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          179                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data        58476                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total        58659                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          179                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data        58476                       # number of overall misses
system.cpu2.l2cache.overall_misses::total        58659                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     15059259                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data   4638693330                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total   4653752589                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     15059259                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data   4638693330                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total   4653752589                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          179                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      1231779                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      1231962                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          179                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      1231779                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      1231962                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.047473                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.047614                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.047473                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.047614                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 84129.938547                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 79326.447260                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 79335.695955                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 84129.938547                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 79326.447260                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 79335.695955                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks        54636                       # number of writebacks
system.cpu2.l2cache.writebacks::total           54636                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          179                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data        58476                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total        58655                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          179                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data        58476                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total        58655                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     14999652                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data   4619220822                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total   4634220474                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     14999652                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data   4619220822                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total   4634220474                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.047473                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.047611                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.047473                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.047611                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 83796.938547                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 78993.447260                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 79008.106282                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 83796.938547                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 78993.447260                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 79008.106282                       # average overall mshr miss latency
system.cpu2.l2cache.replacements                54636                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       368210                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       368210                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       368210                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       368210                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks       863058                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       863058                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       863058                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       863058                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data         3533                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total         3533                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data         3533                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total         3533                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data          934                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total          934                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data          328                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total          329                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data      8448876                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total      8448876                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data         1262                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total         1263                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.259905                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.260491                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 25758.768293                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 25680.474164                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data          328                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total          328                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data      8339652                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total      8339652                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.259905                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.259699                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 25425.768293                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 25425.768293                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      1172369                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      1172369                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          179                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data        58148                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total        58330                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     15059259                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data   4630244454                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total   4645303713                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          179                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      1230517                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      1230699                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.047255                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.047396                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 84129.938547                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 79628.610683                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 79638.328699                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          179                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        58148                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total        58327                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     14999652                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   4610881170                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total   4625880822                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.047255                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.047393                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 83796.938547                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 79295.610683                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 79309.424829                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        4039.837552                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           2466763                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs           58732                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs           42.000324                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    14022978860457                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     9.849948                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.041431                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.083745                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst     7.332827                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  4022.529600                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.002405                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000010                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000020                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.001790                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.982063                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.986288                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          141                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         1548                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          879                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4         1506                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        39526940                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       39526940                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 14022978870780                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  29331771867                       # Cumulative time (in ticks) in various power states
system.cpu2.thread31937.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread31937.numOps                      0                       # Number of Ops committed
system.cpu2.thread31937.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            1                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     46187928                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        46187929                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            1                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     46189523                       # number of overall hits
system.cpu3.dcache.overall_hits::total       46189524                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data       278785                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        278786                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            1                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data       278861                       # number of overall misses
system.cpu3.dcache.overall_misses::total       278862                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  10093512717                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  10093512717                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  10093512717                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  10093512717                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     46466713                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     46466715                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     46468384                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     46468386                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.500000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.006000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.006000                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.500000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.006001                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.006001                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 36205.365127                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 36205.235259                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 36195.497818                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 36195.368021                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          173                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          173                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       189628                       # number of writebacks
system.cpu3.dcache.writebacks::total           189628                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data        88394                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        88394                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data        88394                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        88394                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data       190391                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       190391                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data       190464                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       190464                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data   4226307795                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4226307795                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data   4226791311                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4226791311                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.004097                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.004097                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.004099                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.004099                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 22198.043999                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 22198.043999                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 22192.074676                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 22192.074676                       # average overall mshr miss latency
system.cpu3.dcache.replacements                189628                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            1                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     32122409                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       32122410                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            1                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data       215515                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       215516                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data   9706433184                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   9706433184                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     32337924                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     32337926                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.500000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.006664                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006664                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 45038.318372                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 45038.109393                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data        88159                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        88159                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       127356                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       127356                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data   3861723744                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3861723744                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.003938                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003938                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 30322.275700                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 30322.275700                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     14065519                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      14065519                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        63270                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        63270                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data    387079533                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    387079533                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     14128789                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     14128789                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.004478                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.004478                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data  6117.900000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  6117.900000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data          235                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          235                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        63035                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        63035                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data    364584051                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    364584051                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.004461                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.004461                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data  5783.835187                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  5783.835187                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data         1595                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total         1595                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data           76                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total           76                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data         1671                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total         1671                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.045482                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.045482                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data           73                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total           73                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data       483516                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total       483516                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.043686                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.043686                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data  6623.506849                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total  6623.506849                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.139786                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           46380038                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           190140                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           243.925728                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     14022978866118                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.004099                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.135687                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000008                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.998312                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.998320                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          266                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          108                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           35                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        371937228                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       371937228                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           15                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     31740354                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        31740369                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           15                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     31740354                       # number of overall hits
system.cpu3.icache.overall_hits::total       31740369                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst       111062                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        111065                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst       111062                       # number of overall misses
system.cpu3.icache.overall_misses::total       111065                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    612120933                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    612120933                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    612120933                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    612120933                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           18                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     31851416                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     31851434                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           18                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     31851416                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     31851434                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.166667                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.003487                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.003487                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.166667                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.003487                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.003487                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst  5511.524491                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total  5511.375618                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst  5511.524491                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total  5511.375618                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks       106772                       # number of writebacks
system.cpu3.icache.writebacks::total           106772                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst         3767                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         3767                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst         3767                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         3767                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst       107295                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       107295                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst       107295                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       107295                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    546092694                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    546092694                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    546092694                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    546092694                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.003369                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.003369                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.003369                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.003369                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst  5089.637858                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total  5089.637858                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst  5089.637858                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total  5089.637858                       # average overall mshr miss latency
system.cpu3.icache.replacements                106772                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           15                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     31740354                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       31740369                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst       111062                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       111065                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    612120933                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    612120933                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           18                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     31851416                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     31851434                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.003487                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.003487                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst  5511.524491                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total  5511.375618                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst         3767                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         3767                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst       107295                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       107295                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    546092694                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    546092694                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.003369                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.003369                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst  5089.637858                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total  5089.637858                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          511.246747                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           31847667                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           107298                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           296.815104                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     14022978860457                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     0.198856                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   511.047890                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.000388                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.998140                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.998529                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          122                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          142                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           95                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          136                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        254918770                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       254918770                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         18                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp         234720                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       136573                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean       195823                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq          330                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp          330                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq         62718                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp        62718                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq       234720                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port       321353                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port       570568                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total             891921                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port     13699520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     24305152                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total            38004672                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                        36011                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                2304704                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples        333764                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.006786                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.082099                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0              331499     99.32%     99.32% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                2265      0.68%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total          333764                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy       395259012                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           1.3                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy      107199989                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.4                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy      190059747                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          0.6                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst       106054                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       152444                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         258498                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst       106054                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       152444                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        258498                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst         1226                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data        37695                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total        38925                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            1                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst         1226                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data        37695                       # number of overall misses
system.cpu3.l2cache.overall_misses::total        38925                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     79836084                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data   3522254220                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total   3602090304                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     79836084                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data   3522254220                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total   3602090304                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst       107280                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data       190139                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total       297423                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst       107280                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data       190139                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total       297423                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.011428                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.198250                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.130874                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.011428                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.198250                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.130874                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 65119.154976                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 93440.886590                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 92539.249942                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 65119.154976                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 93440.886590                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 92539.249942                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks        35996                       # number of writebacks
system.cpu3.l2cache.writebacks::total           35996                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst         1226                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data        37695                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total        38921                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst         1226                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data        37695                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total        38921                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     79427826                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data   3509701785                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total   3589129611                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     79427826                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data   3509701785                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total   3589129611                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.011428                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.198250                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.130861                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.011428                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.198250                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.130861                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 64786.154976                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 93107.886590                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 92215.760412                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 64786.154976                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 93107.886590                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 92215.760412                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                35996                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       113345                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       113345                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       113345                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       113345                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       182901                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       182901                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       182901                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       182901                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data          330                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total          330                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data          330                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total          330                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        60585                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        60585                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data         2133                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total         2133                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data     95527044                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total     95527044                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data        62718                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        62718                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.034009                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.034009                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 44785.299578                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 44785.299578                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data         2133                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total         2133                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     94816755                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total     94816755                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.034009                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.034009                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 44452.299578                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 44452.299578                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst       106054                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data        91859                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       197913                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst         1226                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data        35562                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total        36792                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     79836084                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data   3426727176                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total   3506563260                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst       107280                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data       127421                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total       234705                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.011428                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.279091                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.156758                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 65119.154976                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 96359.236713                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 95307.764188                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1226                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        35562                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total        36788                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     79427826                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   3414885030                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total   3494312856                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.011428                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.279091                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.156741                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 64786.154976                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 96026.236713                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 94985.127107                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        3995.514695                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs            593999                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs           40092                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs           14.815898                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    14022978860457                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks   201.038830                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     1.121527                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     1.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   336.571068                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  3455.783271                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.049082                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000274                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000244                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.082171                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.843697                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.975467                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1417                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3         1716                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          838                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses         9544076                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses        9544076                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 14022978870780                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  29331771867                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp              151854                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty         40424                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        111563                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict             38405                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                 2                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp                2                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq               4522                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp              4522                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq         151854                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port         2634                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       167882                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       171673                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       112402                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                  454591                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port        84288                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      7065792                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      7232896                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      4702528                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                 19085504                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                             48557                       # Total snoops (count)
system.l3bus.snoopTraffic                      649728                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples             204935                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                   204935    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total               204935                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy            146529988                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.5                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy              871128                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy            38278010                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            39067218                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            25924706                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.1                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data        15053                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data         9717                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.inst          383                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data         2842                       # number of demand (read+write) hits
system.l3cache.demand_hits::total               27999                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus1.inst            4                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data        15053                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data         9717                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.inst          383                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data         2842                       # number of overall hits
system.l3cache.overall_hits::total              27999                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            7                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          440                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data          868                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          380                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data        42033                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          179                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        48759                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          843                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data        34853                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            128377                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            7                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            1                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          440                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data          868                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          380                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data        42033                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          179                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        48759                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          843                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data        34853                       # number of overall misses
system.l3cache.overall_misses::total           128377                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     37744218                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data     78845742                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     30518118                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data   3532165299                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     14284035                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data   4249336743                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     69168762                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data   3319181162                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  11331244079                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     37744218                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data     78845742                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     30518118                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data   3532165299                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     14284035                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data   4249336743                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     69168762                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data   3319181162                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  11331244079                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            7                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          440                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data          868                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          384                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data        57086                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          179                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data        58476                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst         1226                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data        37695                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total          156376                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            7                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          440                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data          868                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          384                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data        57086                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          179                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data        58476                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst         1226                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data        37695                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total         156376                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.989583                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.736310                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.833829                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst     0.687602                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.924605                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.820951                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.989583                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.736310                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.833829                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst     0.687602                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.924605                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.820951                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 85782.313636                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 90836.108295                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 80310.836842                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 84033.147741                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 79799.078212                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 87149.792715                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 82050.725979                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 95233.729148                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 88265.375254                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 85782.313636                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 90836.108295                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 80310.836842                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 84033.147741                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 79799.078212                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 87149.792715                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 82050.725979                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 95233.729148                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 88265.375254                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks          10152                       # number of writebacks
system.l3cache.writebacks::total                10152                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          440                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data          868                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          380                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data        42033                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          179                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        48759                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          843                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data        34853                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       128355                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          440                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data          868                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          380                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data        42033                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          179                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        48759                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          843                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data        34853                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       128355                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     34813818                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data     73064862                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     27987318                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data   3252225519                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     13091895                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data   3924601803                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     63554382                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data   3087060182                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  10476399779                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     34813818                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data     73064862                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     27987318                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data   3252225519                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     13091895                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data   3924601803                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     63554382                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data   3087060182                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  10476399779                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.989583                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.736310                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.833829                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.687602                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.924605                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.820810                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.989583                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.736310                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.833829                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.687602                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.924605                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.820810                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 79122.313636                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 84176.108295                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 73650.836842                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 77373.147741                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 73139.078212                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 80489.792715                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 75390.725979                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 88573.729148                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 81620.503907                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 79122.313636                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 84176.108295                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 73650.836842                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 77373.147741                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 73139.078212                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 80489.792715                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 75390.725979                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 88573.729148                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 81620.503907                       # average overall mshr miss latency
system.l3cache.replacements                     48557                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks        30272                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total        30272                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks        30272                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total        30272                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       111563                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       111563                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       111563                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       111563                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus1.data            2                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total               2                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus1.data           51                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data          288                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data         1257                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total             1596                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            3                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data          386                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data         1619                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data           40                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data          876                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total           2926                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data     34788510                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data    148509342                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data      2998998                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data     68709555                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total    255006405                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data          386                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data         1670                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data          328                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data         2133                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total         4522                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.969461                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.121951                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.410689                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.647059                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 90125.673575                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 91729.056208                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 74974.950000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 78435.565068                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 87151.881408                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data          386                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data         1619                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data           40                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data          876                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total         2921                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     32217750                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data    137726802                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data      2732598                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     62875395                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total    235552545                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.969461                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.121951                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.410689                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.645953                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 83465.673575                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 85069.056208                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 68314.950000                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 71775.565068                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 80641.062992                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst            4                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data        15002                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data         9429                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.inst          383                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data         1585                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total        26403                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          440                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data          482                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          380                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data        40414                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          179                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data        48719                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          843                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data        33977                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       125451                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     37744218                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data     44057232                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     30518118                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data   3383655957                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     14284035                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data   4246337745                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     69168762                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data   3250471607                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  11076237674                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          440                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data          482                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          384                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data        55416                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          179                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data        58148                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst         1226                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data        35562                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total       151854                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.989583                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.729284                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.837845                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.687602                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.955430                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.826129                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 85782.313636                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 91405.045643                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 80310.836842                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 83724.846761                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 79799.078212                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 87159.788686                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 82050.725979                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 95666.821880                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 88291.346215                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          440                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data          482                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          380                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        40414                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          179                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        48719                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          843                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        33977                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       125434                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     34813818                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data     40847112                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     27987318                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   3114498717                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     13091895                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   3921869205                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     63554382                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   3024184787                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  10240847234                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.989583                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.729284                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.837845                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.687602                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.955430                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.826017                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 79122.313636                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 84745.045643                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 73650.836842                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 77064.846761                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 73139.078212                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 80499.788686                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 75390.725979                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 89006.821880                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 81643.312292                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            43326.292709                       # Cycle average of tags in use
system.l3cache.tags.total_refs                 169836                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs               141835                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.197420                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         14023186360083                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 43326.292709                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.661107                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.661107                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        65277                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          396                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         4354                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        40552                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4        19932                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.996048                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses              4913243                       # Number of tag accesses
system.l3cache.tags.data_accesses             4913243                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     10152.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       440.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples       868.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       380.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples     42032.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       179.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     48753.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       843.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples     34852.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005555894228                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          596                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          596                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              268147                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               9584                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      128355                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10152                       # Number of write requests accepted
system.mem_ctrls.readBursts                    128355                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10152                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      8                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      34.60                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                128355                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10152                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   97586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   19503                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1005                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          596                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     215.342282                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    101.794853                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2438.866193                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          595     99.83%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-60415            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           596                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          596                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.951342                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.918208                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.068722                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              322     54.03%     54.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               10      1.68%     55.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              239     40.10%     95.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               21      3.52%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           596                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 8214720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               649728                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    280.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     22.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   29331509796                       # Total gap between requests
system.mem_ctrls.avgGap                     211769.15                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        28160                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data        55552                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        24320                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data      2690048                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        11456                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      3120192                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        53952                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      2230528                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       646592                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 960050.756476147682                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 1893918.310502945911                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 829134.744229400298                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 91711030.445921450853                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 390566.103202796483                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 106375805.751094609499                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 1839369.972066801274                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 76044747.647060677409                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 22044074.528814818710                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          440                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data          868                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          380                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data        42033                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          179                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        48759                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          843                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data        34853                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        10152                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     18324526                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data     40499963                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     13745970                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data   1675884665                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      6382810                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   2097134043                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     31961077                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   1777715038                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 995688919645                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     41646.65                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     46658.94                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     36173.61                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     39870.69                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     35658.16                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     43010.19                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     37913.50                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     51006.08                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  98078104.77                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses            60100                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               6450                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                   1420                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           30                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            1                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        28160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data        55552                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        24320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data      2690112                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        11456                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      3120576                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        53952                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      2230592                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       8216128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        28160                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        24320                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        11456                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        53952                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       118464                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       649728                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       649728                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          440                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data          868                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          380                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data        42033                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          179                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        48759                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          843                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data        34853                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         128377                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        10152                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         10152                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         4364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data        15274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         4364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         6546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         4364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         4364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         6546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         2182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       960051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data      1893918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       829135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data     91713212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       390566                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    106388897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst      1839370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data     76046930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        280110082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         4364                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         4364                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         4364                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         6546                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       960051                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       829135                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       390566                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst      1839370                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      4038759                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     22150989                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        22150989                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     22150989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         4364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data        15274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         4364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         6546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         4364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         4364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         6546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         2182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       960051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data      1893918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       829135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data     91713212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       390566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    106388897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst      1839370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data     76046930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       302261071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               128347                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               10103                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         4382                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         4938                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         4345                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         4679                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         4051                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3868                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4133                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         4042                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3356                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3817                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3498                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3534                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3502                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         4630                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         3721                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         3829                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16         4016                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17         4377                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18         3898                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19         3991                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20         4353                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21         3531                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22         3772                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23         3389                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24         4066                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25         3471                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26         4124                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27         4044                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28         4057                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29         3966                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30         4391                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31         4576                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          366                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          502                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          240                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          378                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          391                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          311                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          318                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          302                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          411                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          240                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          273                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          255                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          465                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          212                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          288                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16          256                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17          333                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18          259                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19          290                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20          411                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21          274                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22          211                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23          203                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24          356                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25          251                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26          265                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27          359                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28          306                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29          299                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30          367                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31          439                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3416602368                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             427652204                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         5661648092                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                26620.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           44112.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               78117                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                135                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            60.86                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate            1.34                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        60192                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   147.201489                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   113.464092                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   126.984493                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        30075     49.97%     49.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        17932     29.79%     79.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         6577     10.93%     90.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         4710      7.82%     98.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          312      0.52%     99.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          237      0.39%     99.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          142      0.24%     99.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           42      0.07%     99.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          165      0.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        60192                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               8214208                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             646592                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              280.044624                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               22.044075                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.57                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               56.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    187742632.895999                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    249576545.433603                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   539868142.329567                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  37972085.088000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10456830330.104994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 24396567811.863880                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 402347860.454375                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  36270905408.169342                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1236.573515                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    402929499                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2641800000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  26287042368                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             125451                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        10152                       # Transaction distribution
system.membus.trans_dist::CleanEvict            38405                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2926                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2926                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         125451                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port       305311                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total       305311                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 305311                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port      8865856                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total      8865856                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 8865856                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            128377                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  128377    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              128377                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy            72434161                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          238788975                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       46485511                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     28979907                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       921332                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     19931114                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       19555625                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    98.116066                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        7302861                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect           33                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      2547093                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      2405771                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses       141322                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted       108188                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts     46153913                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts       860272                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     81851617                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     4.866725                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.282791                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     14175360     17.32%     17.32% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1      6365345      7.78%     25.10% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      4563799      5.58%     30.67% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      8970429     10.96%     41.63% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      2820742      3.45%     45.08% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      1992459      2.43%     47.51% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      2954091      3.61%     51.12% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      3099892      3.79%     54.91% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     36909500     45.09%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     81851617                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    221049000                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     398349283                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs          117088472                       # Number of memory references committed
system.switch_cpus0.commit.loads             81165365                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          39168478                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating          82589332                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          350432620                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      6132264                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass      2141131      0.54%      0.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    237756804     59.69%     60.22% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult       878278      0.22%     60.44% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     60.44% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd       881306      0.22%     60.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      2541674      0.64%     61.30% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     61.30% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     61.30% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc        69322      0.02%     61.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     61.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     61.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     61.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     61.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     15051868      3.78%     65.10% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.10% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp        53184      0.01%     65.11% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      6482322      1.63%     66.74% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv       524613      0.13%     66.87% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.87% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     14846869      3.73%     70.60% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.60% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt        33440      0.01%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     50143385     12.59%     83.19% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     30193011      7.58%     90.77% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     31021980      7.79%     98.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite      5730096      1.44%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    398349283                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     36909500                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         5212973                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     13344226                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         63235276                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles      5353702                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        874291                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     19018921                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred        61535                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     460458877                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts       367295                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           87020877                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           37920613                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses               563279                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                93954                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles       860671                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             260701105                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           46485511                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     29264257                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             86224160                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        1870772                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles           36                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles          214                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.icacheWaitRetryStallCycles            4                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.cacheLines         40319403                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          251                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     88020471                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     5.357040                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     2.939516                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        10198335     11.59%     11.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         3673389      4.17%     15.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         5932434      6.74%     22.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         3939073      4.48%     26.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4        10672901     12.13%     39.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         2905376      3.30%     42.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         7560974      8.59%     50.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         3514525      3.99%     54.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        39623464     45.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     88020471                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.527744                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.959708                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           40319439                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   96                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads           16333994                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads        9960767                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses         9821                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        16172                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores       4471837                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads        52033                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  29331782523                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        874291                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles         7832208                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles        5749090                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         65884357                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles      7680522                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     455118896                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        39950                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       2090987                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       1646577                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       2586275                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    460293811                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1199416549                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       637732097                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        137961767                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    402418582                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps        57875121                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         20443677                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               489445313                       # The number of ROB reads
system.switch_cpus0.rob.writes              895186876                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        221049000                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          398349283                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups        6647786                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted      5740556                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect        56919                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups      4712353                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits        4709473                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.938884                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed         338856                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups       243636                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits       231279                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        12357                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted          913                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts      3855895                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts        56839                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     87514366                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     2.501747                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.457972                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     10486005     11.98%     11.98% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     35166397     40.18%     52.17% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2     11975534     13.68%     65.85% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3     10284229     11.75%     77.60% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      3012082      3.44%     81.04% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      4203121      4.80%     85.85% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      1330774      1.52%     87.37% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7       529681      0.61%     87.97% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     10526543     12.03%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     87514366                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    164798391                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     218938840                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           48568456                       # Number of memory references committed
system.switch_cpus1.commit.loads             38938360                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           6275155                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating              2003                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          218452284                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls       326414                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass       436208      0.20%      0.20% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    169360607     77.36%     77.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult       573388      0.26%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv           39      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd           25      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu           14      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc           40      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            6      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt           37      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            9      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            9      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            2      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     38938339     17.79%     95.60% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      9628280      4.40%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead           21      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite         1816      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    218938840                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     10526543                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         7427015                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     52374787                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         10260032                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     17912975                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles         60261                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved      4663285                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred           86                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     223822566                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          423                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           39463923                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses            9813874                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                 2670                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                   71                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles        72483                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             169065687                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches            6647786                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      5279608                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             87902067                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles         120694                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles            6                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles          178                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines          9517704                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          191                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     88035081                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     2.559717                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.387566                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        50796485     57.70%     57.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         2360383      2.68%     60.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         3102967      3.52%     63.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         2240173      2.54%     66.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         3058694      3.47%     69.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         2139190      2.43%     72.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         2847375      3.23%     75.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         1875406      2.13%     77.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        19614408     22.28%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     88035081                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.075471                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.919382                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses            9517723                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   48                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            1287929                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads         833207                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses          230                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         4101                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores        361101                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads        17346                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  29331782523                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles         60261                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        13074755                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       12292931                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         22459093                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     40148030                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     223394181                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         8053                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      34328223                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       2217474                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents        769628                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    375593473                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          574586825                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       442297654                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups             2264                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    370133790                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps         5459566                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         81256394                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               299782493                       # The number of ROB reads
system.switch_cpus1.rob.writes              446110912                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        164798391                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          218938840                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       25121232                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     16534219                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect         4821                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      5313231                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        5312898                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.993733                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed        2640413                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      2639912                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      2638917                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          995                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           72                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts       191798                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts         4332                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     88031368                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     4.504342                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.590122                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     22634402     25.71%     25.71% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     10728244     12.19%     37.90% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      2039187      2.32%     40.22% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      4029536      4.58%     44.79% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      2635084      2.99%     47.79% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      1614080      1.83%     49.62% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6       716031      0.81%     50.43% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      2357169      2.68%     53.11% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     41277635     46.89%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     88031368                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    250000002                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     396523411                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs          110798005                       # Number of memory references committed
system.switch_cpus2.commit.loads             83082569                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          25090560                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         186491534                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          281874108                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      2638803                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass         4332      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    193469584     48.79%     48.79% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult       668689      0.17%     48.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     48.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd      9889814      2.49%     51.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu      6594746      1.66%     53.12% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     53.12% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     53.12% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc      4617024      1.16%     54.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     27670398      6.98%     61.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt      4613343      1.16%     62.42% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv      3293828      0.83%     63.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     63.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     33588368      8.47%     71.73% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.73% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt      1315280      0.33%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     31676514      7.99%     80.05% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite     11890183      3.00%     83.04% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     51406055     12.96%     96.01% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     15825253      3.99%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    396523411                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     41277635                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         5238363                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     29604369                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         43389455                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles      9822235                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles          6098                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved      5308564                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred          497                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     396802061                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts         2328                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           83113495                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           27721984                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                33478                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                  402                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles        14794                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             250278289                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           25121232                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10592228                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             88039167                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles          13174                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         29065509                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          106                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples     88060548                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     4.507712                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.491866                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        24115725     27.39%     27.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         4073132      4.63%     32.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         3887049      4.41%     36.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         7558962      8.58%     45.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         2596598      2.95%     47.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         2592373      2.94%     50.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         2068871      2.35%     53.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         2676698      3.04%     56.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        38491140     43.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total     88060548                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.285198                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.841379                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           29065509                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   13                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            9135508                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads          44377                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses           40                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         1950                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores         14580                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  29331782523                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles          6098                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles         9902413                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       11361489                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         48483323                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     18307197                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     396767303                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       564493                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       5861480                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       8635111                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents          5331                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    414732303                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          991482295                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       412259093                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        294584198                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    414458819                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps          273404                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         51492122                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               443468942                       # The number of ROB reads
system.switch_cpus2.rob.writes              793459837                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        250000002                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          396523411                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       31747062                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     21849381                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      1494871                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     16922470                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       16424473                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    97.057185                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed        3949980                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect         1185                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups        15495                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits        11866                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses         3629                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          741                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts     92517574                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts      1380804                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     75477352                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     2.614456                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     2.823730                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     22085093     29.26%     29.26% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     15765896     20.89%     50.15% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      8663929     11.48%     61.63% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      7922034     10.50%     72.12% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      4279220      5.67%     77.79% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      2117566      2.81%     80.60% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      1566179      2.08%     82.67% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      1248880      1.65%     84.33% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     11828555     15.67%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     75477352                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    121907821                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     197332240                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           44472795                       # Number of memory references committed
system.switch_cpus3.commit.loads             30344007                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17990275                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating            218004                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          196634423                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      2395894                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass       453177      0.23%      0.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    150319052     76.18%     76.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult      1680577      0.85%     77.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv       406567      0.21%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            4      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu           16      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt           16      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc           36      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     30235043     15.32%     92.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     14019832      7.10%     99.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead       108964      0.06%     99.94% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite       108956      0.06%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    197332240                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     11828555                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         8759023                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     34362617                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         32460064                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     10941531                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       1425765                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     15010321                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred       117865                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     312327580                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts       554453                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           38663507                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           17033530                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                27112                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                  800                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      2566047                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             211972941                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           31747062                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     20386319                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             83831229                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        3081188                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles          741                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles        10401                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         31851416                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes        37146                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     87949012                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     3.892834                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.348015                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        28717867     32.65%     32.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         4304989      4.89%     37.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         4244000      4.83%     42.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         3917249      4.45%     46.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         4291337      4.88%     51.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         8749613      9.95%     61.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         4771752      5.43%     67.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         3335372      3.79%     70.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        25616833     29.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     87949012                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.360420                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.406503                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           31853380                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                 2002                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052310642647                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            6320617                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       14239863                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses        21399                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        52437                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       6322046                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads         2555                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  29331782523                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       1425765                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        13169733                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       18457643                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         38773408                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     16122451                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     304076185                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       306396                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      12939124                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents        622560                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents        160819                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.fullRegistersEvents           91                       # Number of times there has been no free registers
system.switch_cpus3.rename.renamedOperands    393058886                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          775847853                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       494027797                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups           150826                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    255705617                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       137353102                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         41930921                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               353498611                       # The number of ROB reads
system.switch_cpus3.rob.writes              592209728                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        121907821                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          197332240                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
