\hypertarget{struct_f_s_m_c___p_c_c_a_r_d_init_type_def}{}\section{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def Struct Reference}
\label{struct_f_s_m_c___p_c_c_a_r_d_init_type_def}\index{FSMC\_PCCARDInitTypeDef@{FSMC\_PCCARDInitTypeDef}}


F\+S\+MC P\+C\+C\+A\+RD Init structure definition.  




{\ttfamily \#include $<$stm32f10x\+\_\+fsmc.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_a9ecc2cc3ec6462a8a86e545c9b8ff3cf}{F\+S\+M\+C\+\_\+\+Waitfeature}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_ab9fd4e9d4db1fc098d5f4ccffb80bf61}{F\+S\+M\+C\+\_\+\+T\+C\+L\+R\+Setup\+Time}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_ab1fc3b07b6286b4974690191231f2773}{F\+S\+M\+C\+\_\+\+T\+A\+R\+Setup\+Time}}
\item 
\mbox{\hyperlink{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def}{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def}} $\ast$ \mbox{\hyperlink{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_aec43dfa3b0c0ef09b02ac1b27cac92c7}{F\+S\+M\+C\+\_\+\+Common\+Space\+Timing\+Struct}}
\item 
\mbox{\hyperlink{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def}{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def}} $\ast$ \mbox{\hyperlink{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_a96d5a1d02a42f194b9d5ebaae46dd3d7}{F\+S\+M\+C\+\_\+\+Attribute\+Space\+Timing\+Struct}}
\item 
\mbox{\hyperlink{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def}{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def}} $\ast$ \mbox{\hyperlink{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_ad3bf6a882f03e3406149d94585dce78e}{F\+S\+M\+C\+\_\+\+I\+O\+Space\+Timing\+Struct}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
F\+S\+MC P\+C\+C\+A\+RD Init structure definition. 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_a96d5a1d02a42f194b9d5ebaae46dd3d7}\label{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_a96d5a1d02a42f194b9d5ebaae46dd3d7}} 
\index{FSMC\_PCCARDInitTypeDef@{FSMC\_PCCARDInitTypeDef}!FSMC\_AttributeSpaceTimingStruct@{FSMC\_AttributeSpaceTimingStruct}}
\index{FSMC\_AttributeSpaceTimingStruct@{FSMC\_AttributeSpaceTimingStruct}!FSMC\_PCCARDInitTypeDef@{FSMC\_PCCARDInitTypeDef}}
\subsubsection{\texorpdfstring{FSMC\_AttributeSpaceTimingStruct}{FSMC\_AttributeSpaceTimingStruct}}
{\footnotesize\ttfamily \mbox{\hyperlink{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def}{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def}}$\ast$ F\+S\+M\+C\+\_\+\+Attribute\+Space\+Timing\+Struct}

F\+S\+MC Attribute Space Timing \mbox{\Hypertarget{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_aec43dfa3b0c0ef09b02ac1b27cac92c7}\label{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_aec43dfa3b0c0ef09b02ac1b27cac92c7}} 
\index{FSMC\_PCCARDInitTypeDef@{FSMC\_PCCARDInitTypeDef}!FSMC\_CommonSpaceTimingStruct@{FSMC\_CommonSpaceTimingStruct}}
\index{FSMC\_CommonSpaceTimingStruct@{FSMC\_CommonSpaceTimingStruct}!FSMC\_PCCARDInitTypeDef@{FSMC\_PCCARDInitTypeDef}}
\subsubsection{\texorpdfstring{FSMC\_CommonSpaceTimingStruct}{FSMC\_CommonSpaceTimingStruct}}
{\footnotesize\ttfamily \mbox{\hyperlink{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def}{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def}}$\ast$ F\+S\+M\+C\+\_\+\+Common\+Space\+Timing\+Struct}

F\+S\+MC Common Space Timing \mbox{\Hypertarget{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_ad3bf6a882f03e3406149d94585dce78e}\label{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_ad3bf6a882f03e3406149d94585dce78e}} 
\index{FSMC\_PCCARDInitTypeDef@{FSMC\_PCCARDInitTypeDef}!FSMC\_IOSpaceTimingStruct@{FSMC\_IOSpaceTimingStruct}}
\index{FSMC\_IOSpaceTimingStruct@{FSMC\_IOSpaceTimingStruct}!FSMC\_PCCARDInitTypeDef@{FSMC\_PCCARDInitTypeDef}}
\subsubsection{\texorpdfstring{FSMC\_IOSpaceTimingStruct}{FSMC\_IOSpaceTimingStruct}}
{\footnotesize\ttfamily \mbox{\hyperlink{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def}{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def}}$\ast$ F\+S\+M\+C\+\_\+\+I\+O\+Space\+Timing\+Struct}

F\+S\+MC IO Space Timing \mbox{\Hypertarget{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_ab1fc3b07b6286b4974690191231f2773}\label{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_ab1fc3b07b6286b4974690191231f2773}} 
\index{FSMC\_PCCARDInitTypeDef@{FSMC\_PCCARDInitTypeDef}!FSMC\_TARSetupTime@{FSMC\_TARSetupTime}}
\index{FSMC\_TARSetupTime@{FSMC\_TARSetupTime}!FSMC\_PCCARDInitTypeDef@{FSMC\_PCCARDInitTypeDef}}
\subsubsection{\texorpdfstring{FSMC\_TARSetupTime}{FSMC\_TARSetupTime}}
{\footnotesize\ttfamily uint32\+\_\+t F\+S\+M\+C\+\_\+\+T\+A\+R\+Setup\+Time}

Defines the number of H\+C\+LK cycles to configure the delay between A\+LE low and RE low. This parameter can be a number between 0x0 and 0x\+FF \mbox{\Hypertarget{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_ab9fd4e9d4db1fc098d5f4ccffb80bf61}\label{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_ab9fd4e9d4db1fc098d5f4ccffb80bf61}} 
\index{FSMC\_PCCARDInitTypeDef@{FSMC\_PCCARDInitTypeDef}!FSMC\_TCLRSetupTime@{FSMC\_TCLRSetupTime}}
\index{FSMC\_TCLRSetupTime@{FSMC\_TCLRSetupTime}!FSMC\_PCCARDInitTypeDef@{FSMC\_PCCARDInitTypeDef}}
\subsubsection{\texorpdfstring{FSMC\_TCLRSetupTime}{FSMC\_TCLRSetupTime}}
{\footnotesize\ttfamily uint32\+\_\+t F\+S\+M\+C\+\_\+\+T\+C\+L\+R\+Setup\+Time}

Defines the number of H\+C\+LK cycles to configure the delay between C\+LE low and RE low. This parameter can be a value between 0 and 0x\+FF. \mbox{\Hypertarget{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_a9ecc2cc3ec6462a8a86e545c9b8ff3cf}\label{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_a9ecc2cc3ec6462a8a86e545c9b8ff3cf}} 
\index{FSMC\_PCCARDInitTypeDef@{FSMC\_PCCARDInitTypeDef}!FSMC\_Waitfeature@{FSMC\_Waitfeature}}
\index{FSMC\_Waitfeature@{FSMC\_Waitfeature}!FSMC\_PCCARDInitTypeDef@{FSMC\_PCCARDInitTypeDef}}
\subsubsection{\texorpdfstring{FSMC\_Waitfeature}{FSMC\_Waitfeature}}
{\footnotesize\ttfamily uint32\+\_\+t F\+S\+M\+C\+\_\+\+Waitfeature}

Enables or disables the Wait feature for the Memory Bank. This parameter can be any value of \mbox{\hyperlink{group___f_s_m_c___wait__feature}{F\+S\+M\+C\+\_\+\+Wait\+\_\+feature}} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Std\+Periph\+\_\+\+Driver/inc/\mbox{\hyperlink{stm32f10x__fsmc_8h}{stm32f10x\+\_\+fsmc.\+h}}\end{DoxyCompactItemize}
