Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date         : Mon Dec 01 17:37:25 2014
| Host         : D226-10 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file Nunchuck_control_sets_placed.rpt
| Design       : Nunchuck
| Device       : xc7z020
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    13 |
| Minimum Number of register sites lost to control set restrictions |    29 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              64 |           17 |
| Yes          | No                    | No                     |              36 |           14 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              46 |           17 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------+----------------------------------------------+------------------+----------------+
|  Clock Signal  |                  Enable Signal                  |               Set/Reset Signal               | Slice Load Count | Bel Load Count |
+----------------+-------------------------------------------------+----------------------------------------------+------------------+----------------+
|  Tick          |                                                 |                                              |                1 |              2 |
|  Clk_IBUF_BUFG | I2C/SCLGenPM/O7                                 | I2C/FSMReadPM/n_0_FSM_onehot_state[7]_i_1__3 |                1 |              4 |
|  Clk_IBUF_BUFG | I2C/SCLGenPM/O6                                 | I2C/SCLGenPM/O9                              |                2 |              4 |
|  Clk_IBUF_BUFG | n_0_InternalDataIn[2]_i_1                       |                                              |                1 |              5 |
|  Clk_IBUF_BUFG | I2C/FSMWritePM/n_0_FSM_onehot_state[10]_i_1__0  |                                              |                2 |              6 |
|  Clk_IBUF_BUFG | I2C/FSMWritePM/n_0_FSM_onehot_state[10]_i_1__0  | I2C/FSMWritePM/n_0_FSM_onehot_state[12]_i_1  |                5 |              6 |
|  Clk_IBUF_BUFG | I2C/SCLGenPM/O7                                 |                                              |                2 |              7 |
|  Clk_IBUF_BUFG | I2C/FSMAddressPM/n_0_FSM_onehot_state[7]_i_1__2 |                                              |                3 |              8 |
|  Clk_IBUF_BUFG | I2C/FSMI2CPM/n_0_FSM_onehot_state[10]_i_1       |                                              |                6 |             10 |
|  Clk_IBUF_BUFG |                                                 |                                              |               14 |             23 |
|  Clk_IBUF_BUFG |                                                 | I2C/ClkGenPM/clear                           |                8 |             32 |
|  Clk_IBUF_BUFG | I2C/SCLGenPM/O1                                 | I2C/FSMI2CPM/O9                              |                9 |             32 |
|  Tick          |                                                 | I2C/SCLGenPM/n_0_counter[31]_i_1__0          |                9 |             32 |
+----------------+-------------------------------------------------+----------------------------------------------+------------------+----------------+


