// Copyright (C) 2025  Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Altera and sold by Altera or its authorized distributors.  Please
// refer to the Altera Software License Subscription Agreements 
// on the Quartus Prime software download page.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition"

// DATE "10/26/2025 00:34:18"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module FPU_top (
	i_clk,
	i_rst_n,
	i_fpu_op,
	i_floating_a,
	i_floating_b,
	o_floating_result);
input 	i_clk;
input 	i_rst_n;
input 	[0:0] i_fpu_op;
input 	[31:0] i_floating_a;
input 	[31:0] i_floating_b;
output 	[31:0] o_floating_result;

// Design Ports Information
// o_floating_result[0]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_floating_result[1]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_floating_result[2]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_floating_result[3]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_floating_result[4]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_floating_result[5]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_floating_result[6]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_floating_result[7]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_floating_result[8]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_floating_result[9]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_floating_result[10]	=>  Location: PIN_AG1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_floating_result[11]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_floating_result[12]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_floating_result[13]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_floating_result[14]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_floating_result[15]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_floating_result[16]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_floating_result[17]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_floating_result[18]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_floating_result[19]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_floating_result[20]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_floating_result[21]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_floating_result[22]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_floating_result[23]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_floating_result[24]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_floating_result[25]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_floating_result[26]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_floating_result[27]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_floating_result[28]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_floating_result[29]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_floating_result[30]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_floating_result[31]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_clk	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_rst_n	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_a[25]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_b[25]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_a[24]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_b[24]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_a[23]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_b[23]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_a[30]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_b[30]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_a[29]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_b[29]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_a[26]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_b[26]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_a[27]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_b[27]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_a[28]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_b[28]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_b[20]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_a[20]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_b[21]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_a[21]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_a[22]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_b[22]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_b[18]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_a[18]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_b[19]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_a[19]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_b[16]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_a[16]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_b[17]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_a[17]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_b[14]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_a[14]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_b[15]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_a[15]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_b[12]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_a[12]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_b[13]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_a[13]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_b[10]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_a[10]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_b[11]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_a[11]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_b[8]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_a[8]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_b[9]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_a[9]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_b[6]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_a[6]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_b[7]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_a[7]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_b[4]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_a[4]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_b[5]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_a[5]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_b[0]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_a[0]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_b[1]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_a[1]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_b[2]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_a[2]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_b[3]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_a[3]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_fpu_op[0]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_b[31]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_floating_a[31]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \i_clk~input_o ;
wire \i_clk~inputCLKENA0_outclk ;
wire \i_floating_b[26]~input_o ;
wire \i_rst_n~input_o ;
wire \w_i_floating_b[26]~DUPLICATE_q ;
wire \i_floating_a[26]~input_o ;
wire \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p[3]~0_combout ;
wire \i_floating_b[23]~input_o ;
wire \i_floating_a[23]~input_o ;
wire \i_floating_a[28]~input_o ;
wire \i_floating_a[27]~input_o ;
wire \i_floating_b[30]~input_o ;
wire \i_floating_a[30]~input_o ;
wire \i_floating_b[29]~input_o ;
wire \i_floating_a[29]~input_o ;
wire \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~3_combout ;
wire \i_floating_b[27]~input_o ;
wire \i_floating_b[28]~input_o ;
wire \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~0_combout ;
wire \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout ;
wire \i_floating_b[25]~input_o ;
wire \i_floating_a[25]~input_o ;
wire \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|u_low|o_less~1_combout ;
wire \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~1_combout ;
wire \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|u_low|o_less~2_combout ;
wire \i_floating_b[24]~input_o ;
wire \w_i_floating_b[24]~DUPLICATE_q ;
wire \i_floating_a[24]~input_o ;
wire \w_i_floating_a[23]~DUPLICATE_q ;
wire \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|u_low|o_less~0_combout ;
wire \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout ;
wire \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~2_combout ;
wire \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~0_combout ;
wire \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~3_combout ;
wire \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~4_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ;
wire \i_floating_a[5]~input_o ;
wire \w_i_floating_a[5]~DUPLICATE_q ;
wire \i_floating_a[4]~input_o ;
wire \i_floating_b[5]~input_o ;
wire \i_floating_b[4]~input_o ;
wire \w_i_floating_b[4]~DUPLICATE_q ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][8]~70_combout ;
wire \i_floating_b[1]~input_o ;
wire \i_floating_b[0]~input_o ;
wire \i_floating_a[1]~input_o ;
wire \i_floating_a[0]~input_o ;
wire \w_i_floating_a[0]~DUPLICATE_q ;
wire \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][4]~4_combout ;
wire \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[2]~1_combout ;
wire \i_floating_a[3]~input_o ;
wire \w_i_floating_a[3]~DUPLICATE_q ;
wire \i_floating_a[2]~input_o ;
wire \i_floating_b[3]~input_o ;
wire \i_floating_b[2]~input_o ;
wire \w_i_floating_b[2]~DUPLICATE_q ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][6]~66_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[2]~25_combout ;
wire \i_floating_a[22]~input_o ;
wire \i_floating_b[22]~input_o ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][26]~0_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][26]~9_combout ;
wire \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum[0]~0_combout ;
wire \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|w_C~0_combout ;
wire \i_floating_a[13]~input_o ;
wire \w_i_floating_a[13]~feeder_combout ;
wire \i_floating_b[13]~input_o ;
wire \i_floating_a[12]~input_o ;
wire \i_floating_b[12]~input_o ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][16]~86_combout ;
wire \i_floating_b[7]~input_o ;
wire \i_floating_a[7]~input_o ;
wire \i_floating_a[6]~input_o ;
wire \i_floating_b[6]~input_o ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][10]~74_combout ;
wire \i_floating_b[9]~input_o ;
wire \i_floating_a[9]~input_o ;
wire \i_floating_a[8]~input_o ;
wire \i_floating_b[8]~input_o ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][12]~78_combout ;
wire \i_floating_a[11]~input_o ;
wire \w_i_floating_a[11]~DUPLICATE_q ;
wire \i_floating_b[11]~input_o ;
wire \w_i_floating_b[11]~DUPLICATE_q ;
wire \i_floating_a[10]~input_o ;
wire \i_floating_b[10]~input_o ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][14]~82_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][10]~21_combout ;
wire \i_floating_a[15]~input_o ;
wire \i_floating_a[14]~input_o ;
wire \i_floating_b[15]~input_o ;
wire \w_i_floating_b[15]~DUPLICATE_q ;
wire \i_floating_b[14]~input_o ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][18]~90_combout ;
wire \i_floating_a[19]~input_o ;
wire \i_floating_a[18]~input_o ;
wire \i_floating_b[19]~input_o ;
wire \i_floating_b[18]~input_o ;
wire \w_i_floating_b[18]~DUPLICATE_q ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][22]~98_combout ;
wire \i_floating_a[16]~input_o ;
wire \i_floating_a[17]~input_o ;
wire \i_floating_b[17]~input_o ;
wire \i_floating_b[16]~input_o ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][20]~94_combout ;
wire \i_floating_a[20]~input_o ;
wire \i_floating_b[21]~input_o ;
wire \i_floating_a[21]~input_o ;
wire \i_floating_b[20]~input_o ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][24]~102_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][18]~8_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[2]~26_combout ;
wire \w_i_floating_b[3]~DUPLICATE_q ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][7]~26_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][5]~23_combout ;
wire \w_i_floating_b[0]~DUPLICATE_q ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][3]~24_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][9]~30_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][3]~25_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][27]~6_combout ;
wire \w_i_floating_a[16]~DUPLICATE_q ;
wire \w_i_floating_b[16]~DUPLICATE_q ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][19]~50_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][21]~54_combout ;
wire \w_i_floating_b[21]~DUPLICATE_q ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][25]~62_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][23]~58_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][19]~7_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][15]~42_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][17]~46_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][13]~38_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][11]~34_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][11]~22_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[3]~24_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][25]~15_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][17]~14_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][9]~20_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[1]~27_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[1]~28_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][0]~5_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][16]~2_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][24]~1_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][8]~3_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[0]~1_combout ;
wire \FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_sign_min~0_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[10]~13_combout ;
wire \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[7]~18_combout ;
wire \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[2].u_comp4|u_high|o_equal~0_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[9]~12_combout ;
wire \w_i_floating_a[4]~DUPLICATE_q ;
wire \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[4]~15_combout ;
wire \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[2].u_comp4|u_low|o_equal~0_combout ;
wire \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[6]~17_combout ;
wire \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[5]~16_combout ;
wire \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~14_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][23]~10_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][15]~16_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[7]~16_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[7]~17_combout ;
wire \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[2]~22_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[6]~20_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][22]~11_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][14]~19_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[6]~21_combout ;
wire \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[3]~19_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][12]~17_combout ;
wire \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[0]~20_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][20]~12_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~18_combout ;
wire \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[1].u_comp4|u_low|o_equal~0_combout ;
wire \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[1]~21_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[5]~19_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][21]~13_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][13]~18_combout ;
wire \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[1].u_comp4|u_low|o_equal~1_combout ;
wire \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~18_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~22_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[5]~23_combout ;
wire \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~19_combout ;
wire \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[1]~20_combout ;
wire \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[1]~21_combout ;
wire \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~15_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[8]~14_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[11]~15_combout ;
wire \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[2]~16_combout ;
wire \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[2]~17_combout ;
wire \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[13]~10_combout ;
wire \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[12]~9_combout ;
wire \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~23_combout ;
wire \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~6_combout ;
wire \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[8]~12_combout ;
wire \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[3].u_comp4|u_low|o_equal~0_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[14]~9_combout ;
wire \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[9]~13_combout ;
wire \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[3].u_comp4|u_low|o_equal~1_combout ;
wire \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[11]~11_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[15]~8_combout ;
wire \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[10]~14_combout ;
wire \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~9_combout ;
wire \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[4]~24_combout ;
wire \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[4]~7_combout ;
wire \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[15]~1_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[18]~4_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[19]~3_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[17]~7_combout ;
wire \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[14]~2_combout ;
wire \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[4]~8_combout ;
wire \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[17]~8_combout ;
wire \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[5]~26_combout ;
wire \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[5]~25_combout ;
wire \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[16]~7_combout ;
wire \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[5]~3_combout ;
wire \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~2_combout ;
wire \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[18]~4_combout ;
wire \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[19]~3_combout ;
wire \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~1_combout ;
wire \w_i_floating_a[22]~DUPLICATE_q ;
wire \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[22]~5_combout ;
wire \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[6].u_comp4|o_less~0_combout ;
wire \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[6].u_comp4|o_less~1_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[24]~2_combout ;
wire \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[20]~0_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[25]~5_combout ;
wire \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[21]~6_combout ;
wire \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[6].u_comp4|o_less~2_combout ;
wire \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[5]~4_combout ;
wire \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[5].u_comp4|o_less~0_combout ;
wire \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[5]~5_combout ;
wire \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~0_combout ;
wire \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~10_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[13]~11_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[12]~10_combout ;
wire \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~11_combout ;
wire \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[3]~12_combout ;
wire \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[3]~13_combout ;
wire \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[1]~22_combout ;
wire \FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout ;
wire \i_floating_b[31]~input_o ;
wire \i_floating_a[31]~input_o ;
wire \i_fpu_op[0]~input_o ;
wire \w_i_fpu_op[0]~DUPLICATE_q ;
wire \FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ;
wire \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c~0_combout ;
wire \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_g[1]~0_combout ;
wire \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[2]~1_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[21]~31_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[22]~32_combout ;
wire \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_c[3]~1_combout ;
wire \FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[19]~1_combout ;
wire \FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[15]~2_combout ;
wire \FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[14]~3_combout ;
wire \FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[14]~3_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[16]~6_combout ;
wire \FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[15]~2_combout ;
wire \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_g[1]~1_combout ;
wire \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c[3]~1_combout ;
wire \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_g[0]~0_combout ;
wire \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[3]~1_combout ;
wire \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[2]~2_combout ;
wire \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[3]~4_combout ;
wire \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[3]~5_combout ;
wire \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[3]~1_combout ;
wire \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[1]~3_combout ;
wire \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[2]~3_combout ;
wire \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[2]~2_combout ;
wire \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[2]~0_combout ;
wire \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[2]~4_combout ;
wire \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_c[3]~0_combout ;
wire \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_g[0]~0_combout ;
wire \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_c[3]~1_combout ;
wire \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c[2]~0_combout ;
wire \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c~0_combout ;
wire \FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[19]~1_combout ;
wire \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c[3]~2_combout ;
wire \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c~1_combout ;
wire \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_g[1]~0_combout ;
wire \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c[3]~3_combout ;
wire \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[5]~5_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[23]~29_combout ;
wire \FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[23]~0_combout ;
wire \FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[23]~0_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[20]~30_combout ;
wire \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_c~0_combout ;
wire \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_g[1]~0_combout ;
wire \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_c[3]~2_combout ;
wire \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[6]~6_combout ;
wire \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[26]~33_combout ;
wire \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[6]~0_combout ;
wire \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[3]~0_combout ;
wire \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~2_combout ;
wire \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~3_combout ;
wire \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~4_combout ;
wire \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[1]~2_combout ;
wire \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[2]~1_combout ;
wire \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[3]~0_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|WideOr0~0_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|WideOr0~1_combout ;
wire \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_g[1]~1_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|WideOr0~2_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|WideOr0~3_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|WideOr0~4_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|WideOr0~5_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|WideOr0~6_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|WideOr0~combout ;
wire \o_floating_result[6]~2_combout ;
wire \o_floating_result[6]~3_combout ;
wire \o_floating_result[19]~0_combout ;
wire \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|LOPD_4bit_unit_0|o_pos_one[1]~0_combout ;
wire \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|o_pos_one[2]~0_combout ;
wire \o_floating_result[19]~1_combout ;
wire \FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~0_combout ;
wire \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_pos_one[2]~1_combout ;
wire \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~0_combout ;
wire \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~1_combout ;
wire \FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~combout ;
wire \o_floating_result[6]~4_combout ;
wire \o_floating_result[6]~5_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[4]~0_combout ;
wire \o_floating_result[6]~6_combout ;
wire \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~6_combout ;
wire \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~7_combout ;
wire \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout ;
wire \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][11]~4_combout ;
wire \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_pos_one[2]~0_combout ;
wire \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~0_combout ;
wire \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|LOPD_4bit_unit_1|o_pos_one[1]~0_combout ;
wire \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~11_combout ;
wire \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~1_combout ;
wire \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout ;
wire \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|LOPD_4bit_unit_0|o_pos_one[0]~1_combout ;
wire \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_0|LOPD_4bit_unit_0|o_pos_one[0]~0_combout ;
wire \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_0|LOPD_4bit_unit_1|o_pos_one[0]~0_combout ;
wire \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|LOPD_4bit_unit_1|o_pos_one[0]~1_combout ;
wire \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~2_combout ;
wire \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~3_combout ;
wire \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~4_combout ;
wire \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][4]~3_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][11]~1_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][0]~0_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][4]~2_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[4]~1_combout ;
wire \o_floating_result[0]~reg0_q ;
wire \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][5]~5_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][5]~6_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[5]~2_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[5]~3_combout ;
wire \o_floating_result[1]~reg0_q ;
wire \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][6]~7_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][6]~8_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[6]~4_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[6]~5_combout ;
wire \o_floating_result[2]~reg0_q ;
wire \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][3]~9_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][7]~10_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[7]~6_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[7]~7_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[7]~8_combout ;
wire \o_floating_result[3]~reg0_q ;
wire \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][8]~13_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][10]~11_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][10]~12_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][8]~14_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[8]~9_combout ;
wire \o_floating_result[4]~reg0_q ;
wire \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][9]~16_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][1]~15_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][9]~17_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[9]~10_combout ;
wire \o_floating_result[5]~reg0_q ;
wire \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][2]~18_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][10]~19_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][10]~20_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[10]~11_combout ;
wire \o_floating_result[6]~reg0_q ;
wire \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][11]~21_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][11]~22_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[11]~12_combout ;
wire \o_floating_result[7]~reg0_q ;
wire \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][12]~23_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[12]~13_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[12]~14_combout ;
wire \o_floating_result[8]~reg0_q ;
wire \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][13]~24_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[13]~15_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[13]~16_combout ;
wire \o_floating_result[9]~reg0_q ;
wire \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][14]~25_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[14]~17_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[14]~18_combout ;
wire \o_floating_result[10]~reg0_q ;
wire \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][15]~26_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[15]~19_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[15]~20_combout ;
wire \o_floating_result[11]~reg0_q ;
wire \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~23_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~22_combout ;
wire \o_floating_result[12]~8_combout ;
wire \o_floating_result[12]~7_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~24_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][16]~27_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~21_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~25_combout ;
wire \o_floating_result[12]~reg0_q ;
wire \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[17]~27_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][17]~28_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[17]~26_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[17]~28_combout ;
wire \o_floating_result[13]~reg0_q ;
wire \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][18]~29_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[18]~29_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[18]~30_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[18]~31_combout ;
wire \o_floating_result[14]~reg0_q ;
wire \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][19]~30_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[19]~32_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[19]~33_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[19]~34_combout ;
wire \o_floating_result[15]~reg0_q ;
wire \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[20]~36_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][20]~31_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[20]~35_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[20]~37_combout ;
wire \o_floating_result[16]~reg0_q ;
wire \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][21]~32_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[21]~38_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[21]~39_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[21]~40_combout ;
wire \o_floating_result[17]~reg0_q ;
wire \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][22]~33_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[22]~41_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[22]~42_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[22]~43_combout ;
wire \o_floating_result[18]~reg0_q ;
wire \o_floating_result[19]~10_combout ;
wire \o_floating_result[19]~12_combout ;
wire \o_floating_result[19]~11_combout ;
wire \o_floating_result[19]~9_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][7]~34_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[23]~60_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[23]~44_combout ;
wire \o_floating_result[19]~reg0_q ;
wire \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[24]~56_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[24]~45_combout ;
wire \o_floating_result[20]~reg0_q ;
wire \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[25]~52_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[25]~46_combout ;
wire \o_floating_result[21]~reg0_q ;
wire \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[26]~48_combout ;
wire \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[26]~47_combout ;
wire \o_floating_result[22]~reg0_q ;
wire \FPU_UNIT|EXP_ADJUST_UNIT|o_exp_result[0]~0_combout ;
wire \o_floating_result[23]~reg0_q ;
wire \FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_sign_max~0_combout ;
wire \o_floating_result[24]~reg0_q ;
wire [3:0] \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum ;
wire [3:0] \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum ;
wire [2:0] \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_0|o_pos_one ;
wire [3:0] \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum ;
wire [1:0] \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_0|LOPD_4bit_unit_0|o_pos_one ;
wire [3:0] \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_p ;
wire [3:0] \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum ;
wire [31:0] w_i_floating_a;
wire [3:0] \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum ;
wire [3:0] \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p ;
wire [3:0] \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum ;
wire [0:0] w_i_fpu_op;
wire [3:0] \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum ;
wire [31:0] w_i_floating_b;
wire [3:0] \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p ;
wire [3:0] \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p ;
wire [3:0] \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_p ;
wire [3:0] \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum ;
wire [3:0] \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p ;
wire [3:0] \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p ;


// Location: IOOBUF_X20_Y0_N53
cyclonev_io_obuf \o_floating_result[0]~output (
	.i(\o_floating_result[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_floating_result[0]),
	.obar());
// synopsys translate_off
defparam \o_floating_result[0]~output .bus_hold = "false";
defparam \o_floating_result[0]~output .open_drain_output = "false";
defparam \o_floating_result[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N59
cyclonev_io_obuf \o_floating_result[1]~output (
	.i(\o_floating_result[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_floating_result[1]),
	.obar());
// synopsys translate_off
defparam \o_floating_result[1]~output .bus_hold = "false";
defparam \o_floating_result[1]~output .open_drain_output = "false";
defparam \o_floating_result[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N19
cyclonev_io_obuf \o_floating_result[2]~output (
	.i(\o_floating_result[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_floating_result[2]),
	.obar());
// synopsys translate_off
defparam \o_floating_result[2]~output .bus_hold = "false";
defparam \o_floating_result[2]~output .open_drain_output = "false";
defparam \o_floating_result[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N53
cyclonev_io_obuf \o_floating_result[3]~output (
	.i(\o_floating_result[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_floating_result[3]),
	.obar());
// synopsys translate_off
defparam \o_floating_result[3]~output .bus_hold = "false";
defparam \o_floating_result[3]~output .open_drain_output = "false";
defparam \o_floating_result[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \o_floating_result[4]~output (
	.i(\o_floating_result[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_floating_result[4]),
	.obar());
// synopsys translate_off
defparam \o_floating_result[4]~output .bus_hold = "false";
defparam \o_floating_result[4]~output .open_drain_output = "false";
defparam \o_floating_result[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N36
cyclonev_io_obuf \o_floating_result[5]~output (
	.i(\o_floating_result[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_floating_result[5]),
	.obar());
// synopsys translate_off
defparam \o_floating_result[5]~output .bus_hold = "false";
defparam \o_floating_result[5]~output .open_drain_output = "false";
defparam \o_floating_result[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N53
cyclonev_io_obuf \o_floating_result[6]~output (
	.i(\o_floating_result[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_floating_result[6]),
	.obar());
// synopsys translate_off
defparam \o_floating_result[6]~output .bus_hold = "false";
defparam \o_floating_result[6]~output .open_drain_output = "false";
defparam \o_floating_result[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cyclonev_io_obuf \o_floating_result[7]~output (
	.i(\o_floating_result[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_floating_result[7]),
	.obar());
// synopsys translate_off
defparam \o_floating_result[7]~output .bus_hold = "false";
defparam \o_floating_result[7]~output .open_drain_output = "false";
defparam \o_floating_result[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N76
cyclonev_io_obuf \o_floating_result[8]~output (
	.i(\o_floating_result[8]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_floating_result[8]),
	.obar());
// synopsys translate_off
defparam \o_floating_result[8]~output .bus_hold = "false";
defparam \o_floating_result[8]~output .open_drain_output = "false";
defparam \o_floating_result[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N19
cyclonev_io_obuf \o_floating_result[9]~output (
	.i(\o_floating_result[9]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_floating_result[9]),
	.obar());
// synopsys translate_off
defparam \o_floating_result[9]~output .bus_hold = "false";
defparam \o_floating_result[9]~output .open_drain_output = "false";
defparam \o_floating_result[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N42
cyclonev_io_obuf \o_floating_result[10]~output (
	.i(\o_floating_result[10]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_floating_result[10]),
	.obar());
// synopsys translate_off
defparam \o_floating_result[10]~output .bus_hold = "false";
defparam \o_floating_result[10]~output .open_drain_output = "false";
defparam \o_floating_result[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N53
cyclonev_io_obuf \o_floating_result[11]~output (
	.i(\o_floating_result[11]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_floating_result[11]),
	.obar());
// synopsys translate_off
defparam \o_floating_result[11]~output .bus_hold = "false";
defparam \o_floating_result[11]~output .open_drain_output = "false";
defparam \o_floating_result[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N36
cyclonev_io_obuf \o_floating_result[12]~output (
	.i(\o_floating_result[12]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_floating_result[12]),
	.obar());
// synopsys translate_off
defparam \o_floating_result[12]~output .bus_hold = "false";
defparam \o_floating_result[12]~output .open_drain_output = "false";
defparam \o_floating_result[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N36
cyclonev_io_obuf \o_floating_result[13]~output (
	.i(\o_floating_result[13]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_floating_result[13]),
	.obar());
// synopsys translate_off
defparam \o_floating_result[13]~output .bus_hold = "false";
defparam \o_floating_result[13]~output .open_drain_output = "false";
defparam \o_floating_result[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N93
cyclonev_io_obuf \o_floating_result[14]~output (
	.i(\o_floating_result[14]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_floating_result[14]),
	.obar());
// synopsys translate_off
defparam \o_floating_result[14]~output .bus_hold = "false";
defparam \o_floating_result[14]~output .open_drain_output = "false";
defparam \o_floating_result[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N76
cyclonev_io_obuf \o_floating_result[15]~output (
	.i(\o_floating_result[15]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_floating_result[15]),
	.obar());
// synopsys translate_off
defparam \o_floating_result[15]~output .bus_hold = "false";
defparam \o_floating_result[15]~output .open_drain_output = "false";
defparam \o_floating_result[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N2
cyclonev_io_obuf \o_floating_result[16]~output (
	.i(\o_floating_result[16]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_floating_result[16]),
	.obar());
// synopsys translate_off
defparam \o_floating_result[16]~output .bus_hold = "false";
defparam \o_floating_result[16]~output .open_drain_output = "false";
defparam \o_floating_result[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N93
cyclonev_io_obuf \o_floating_result[17]~output (
	.i(\o_floating_result[17]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_floating_result[17]),
	.obar());
// synopsys translate_off
defparam \o_floating_result[17]~output .bus_hold = "false";
defparam \o_floating_result[17]~output .open_drain_output = "false";
defparam \o_floating_result[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N36
cyclonev_io_obuf \o_floating_result[18]~output (
	.i(\o_floating_result[18]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_floating_result[18]),
	.obar());
// synopsys translate_off
defparam \o_floating_result[18]~output .bus_hold = "false";
defparam \o_floating_result[18]~output .open_drain_output = "false";
defparam \o_floating_result[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \o_floating_result[19]~output (
	.i(\o_floating_result[19]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_floating_result[19]),
	.obar());
// synopsys translate_off
defparam \o_floating_result[19]~output .bus_hold = "false";
defparam \o_floating_result[19]~output .open_drain_output = "false";
defparam \o_floating_result[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N53
cyclonev_io_obuf \o_floating_result[20]~output (
	.i(\o_floating_result[20]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_floating_result[20]),
	.obar());
// synopsys translate_off
defparam \o_floating_result[20]~output .bus_hold = "false";
defparam \o_floating_result[20]~output .open_drain_output = "false";
defparam \o_floating_result[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \o_floating_result[21]~output (
	.i(\o_floating_result[21]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_floating_result[21]),
	.obar());
// synopsys translate_off
defparam \o_floating_result[21]~output .bus_hold = "false";
defparam \o_floating_result[21]~output .open_drain_output = "false";
defparam \o_floating_result[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N53
cyclonev_io_obuf \o_floating_result[22]~output (
	.i(\o_floating_result[22]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_floating_result[22]),
	.obar());
// synopsys translate_off
defparam \o_floating_result[22]~output .bus_hold = "false";
defparam \o_floating_result[22]~output .open_drain_output = "false";
defparam \o_floating_result[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \o_floating_result[23]~output (
	.i(\o_floating_result[23]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_floating_result[23]),
	.obar());
// synopsys translate_off
defparam \o_floating_result[23]~output .bus_hold = "false";
defparam \o_floating_result[23]~output .open_drain_output = "false";
defparam \o_floating_result[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N19
cyclonev_io_obuf \o_floating_result[24]~output (
	.i(\o_floating_result[24]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_floating_result[24]),
	.obar());
// synopsys translate_off
defparam \o_floating_result[24]~output .bus_hold = "false";
defparam \o_floating_result[24]~output .open_drain_output = "false";
defparam \o_floating_result[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y81_N59
cyclonev_io_obuf \o_floating_result[25]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_floating_result[25]),
	.obar());
// synopsys translate_off
defparam \o_floating_result[25]~output .bus_hold = "false";
defparam \o_floating_result[25]~output .open_drain_output = "false";
defparam \o_floating_result[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \o_floating_result[26]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_floating_result[26]),
	.obar());
// synopsys translate_off
defparam \o_floating_result[26]~output .bus_hold = "false";
defparam \o_floating_result[26]~output .open_drain_output = "false";
defparam \o_floating_result[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \o_floating_result[27]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_floating_result[27]),
	.obar());
// synopsys translate_off
defparam \o_floating_result[27]~output .bus_hold = "false";
defparam \o_floating_result[27]~output .open_drain_output = "false";
defparam \o_floating_result[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \o_floating_result[28]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_floating_result[28]),
	.obar());
// synopsys translate_off
defparam \o_floating_result[28]~output .bus_hold = "false";
defparam \o_floating_result[28]~output .open_drain_output = "false";
defparam \o_floating_result[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \o_floating_result[29]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_floating_result[29]),
	.obar());
// synopsys translate_off
defparam \o_floating_result[29]~output .bus_hold = "false";
defparam \o_floating_result[29]~output .open_drain_output = "false";
defparam \o_floating_result[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y81_N2
cyclonev_io_obuf \o_floating_result[30]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_floating_result[30]),
	.obar());
// synopsys translate_off
defparam \o_floating_result[30]~output .bus_hold = "false";
defparam \o_floating_result[30]~output .open_drain_output = "false";
defparam \o_floating_result[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \o_floating_result[31]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_floating_result[31]),
	.obar());
// synopsys translate_off
defparam \o_floating_result[31]~output .bus_hold = "false";
defparam \o_floating_result[31]~output .open_drain_output = "false";
defparam \o_floating_result[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N4
cyclonev_io_ibuf \i_clk~input (
	.i(i_clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_clk~input_o ));
// synopsys translate_off
defparam \i_clk~input .bus_hold = "false";
defparam \i_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \i_clk~inputCLKENA0 (
	.inclk(\i_clk~input_o ),
	.ena(vcc),
	.outclk(\i_clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \i_clk~inputCLKENA0 .clock_type = "global clock";
defparam \i_clk~inputCLKENA0 .disable_mode = "low";
defparam \i_clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \i_clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \i_clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N75
cyclonev_io_ibuf \i_floating_b[26]~input (
	.i(i_floating_b[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_b[26]~input_o ));
// synopsys translate_off
defparam \i_floating_b[26]~input .bus_hold = "false";
defparam \i_floating_b[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N35
cyclonev_io_ibuf \i_rst_n~input (
	.i(i_rst_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_rst_n~input_o ));
// synopsys translate_off
defparam \i_rst_n~input .bus_hold = "false";
defparam \i_rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y4_N50
dffeas \w_i_floating_b[26]~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_b[26]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\w_i_floating_b[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_b[26]~DUPLICATE .is_wysiwyg = "true";
defparam \w_i_floating_b[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N35
cyclonev_io_ibuf \i_floating_a[26]~input (
	.i(i_floating_a[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_a[26]~input_o ));
// synopsys translate_off
defparam \i_floating_a[26]~input .bus_hold = "false";
defparam \i_floating_a[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y4_N35
dffeas \w_i_floating_a[26] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_a[26]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_a[26]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_a[26] .is_wysiwyg = "true";
defparam \w_i_floating_a[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N30
cyclonev_lcell_comb \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p[3]~0 (
// Equation(s):
// \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p[3]~0_combout  = ( w_i_floating_a[26] & ( !\w_i_floating_b[26]~DUPLICATE_q  ) ) # ( !w_i_floating_a[26] & ( \w_i_floating_b[26]~DUPLICATE_q  ) )

	.dataa(!\w_i_floating_b[26]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!w_i_floating_a[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p[3]~0 .extended_lut = "off";
defparam \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p[3]~0 .lut_mask = 64'h55555555AAAAAAAA;
defparam \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N18
cyclonev_io_ibuf \i_floating_b[23]~input (
	.i(i_floating_b[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_b[23]~input_o ));
// synopsys translate_off
defparam \i_floating_b[23]~input .bus_hold = "false";
defparam \i_floating_b[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y4_N29
dffeas \w_i_floating_b[23] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_b[23]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_b[23]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_b[23] .is_wysiwyg = "true";
defparam \w_i_floating_b[23] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y81_N58
cyclonev_io_ibuf \i_floating_a[23]~input (
	.i(i_floating_a[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_a[23]~input_o ));
// synopsys translate_off
defparam \i_floating_a[23]~input .bus_hold = "false";
defparam \i_floating_a[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y4_N41
dffeas \w_i_floating_a[23] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_a[23]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_a[23]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_a[23] .is_wysiwyg = "true";
defparam \w_i_floating_a[23] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N58
cyclonev_io_ibuf \i_floating_a[28]~input (
	.i(i_floating_a[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_a[28]~input_o ));
// synopsys translate_off
defparam \i_floating_a[28]~input .bus_hold = "false";
defparam \i_floating_a[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y4_N26
dffeas \w_i_floating_a[28] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_a[28]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_a[28]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_a[28] .is_wysiwyg = "true";
defparam \w_i_floating_a[28] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N18
cyclonev_io_ibuf \i_floating_a[27]~input (
	.i(i_floating_a[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_a[27]~input_o ));
// synopsys translate_off
defparam \i_floating_a[27]~input .bus_hold = "false";
defparam \i_floating_a[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y4_N17
dffeas \w_i_floating_a[27] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_a[27]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_a[27]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_a[27] .is_wysiwyg = "true";
defparam \w_i_floating_a[27] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N35
cyclonev_io_ibuf \i_floating_b[30]~input (
	.i(i_floating_b[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_b[30]~input_o ));
// synopsys translate_off
defparam \i_floating_b[30]~input .bus_hold = "false";
defparam \i_floating_b[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y4_N11
dffeas \w_i_floating_b[30] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_b[30]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_b[30]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_b[30] .is_wysiwyg = "true";
defparam \w_i_floating_b[30] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N35
cyclonev_io_ibuf \i_floating_a[30]~input (
	.i(i_floating_a[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_a[30]~input_o ));
// synopsys translate_off
defparam \i_floating_a[30]~input .bus_hold = "false";
defparam \i_floating_a[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y4_N5
dffeas \w_i_floating_a[30] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_a[30]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_a[30]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_a[30] .is_wysiwyg = "true";
defparam \w_i_floating_a[30] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N75
cyclonev_io_ibuf \i_floating_b[29]~input (
	.i(i_floating_b[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_b[29]~input_o ));
// synopsys translate_off
defparam \i_floating_b[29]~input .bus_hold = "false";
defparam \i_floating_b[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y4_N47
dffeas \w_i_floating_b[29] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_b[29]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_b[29]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_b[29] .is_wysiwyg = "true";
defparam \w_i_floating_b[29] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N52
cyclonev_io_ibuf \i_floating_a[29]~input (
	.i(i_floating_a[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_a[29]~input_o ));
// synopsys translate_off
defparam \i_floating_a[29]~input .bus_hold = "false";
defparam \i_floating_a[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y4_N4
dffeas \w_i_floating_a[29] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_a[29]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_a[29]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_a[29] .is_wysiwyg = "true";
defparam \w_i_floating_a[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N54
cyclonev_lcell_comb \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~3 (
// Equation(s):
// \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~3_combout  = ( w_i_floating_a[29] & ( (w_i_floating_b[30] & !w_i_floating_a[30]) ) ) # ( !w_i_floating_a[29] & ( (!w_i_floating_b[30] & (!w_i_floating_a[30] & w_i_floating_b[29])) # (w_i_floating_b[30] & 
// ((!w_i_floating_a[30]) # (w_i_floating_b[29]))) ) )

	.dataa(gnd),
	.datab(!w_i_floating_b[30]),
	.datac(!w_i_floating_a[30]),
	.datad(!w_i_floating_b[29]),
	.datae(gnd),
	.dataf(!w_i_floating_a[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~3 .extended_lut = "off";
defparam \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~3 .lut_mask = 64'h30F330F330303030;
defparam \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N52
cyclonev_io_ibuf \i_floating_b[27]~input (
	.i(i_floating_b[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_b[27]~input_o ));
// synopsys translate_off
defparam \i_floating_b[27]~input .bus_hold = "false";
defparam \i_floating_b[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y4_N44
dffeas \w_i_floating_b[27] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_b[27]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_b[27]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_b[27] .is_wysiwyg = "true";
defparam \w_i_floating_b[27] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N52
cyclonev_io_ibuf \i_floating_b[28]~input (
	.i(i_floating_b[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_b[28]~input_o ));
// synopsys translate_off
defparam \i_floating_b[28]~input .bus_hold = "false";
defparam \i_floating_b[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y4_N8
dffeas \w_i_floating_b[28] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_b[28]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_b[28]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_b[28] .is_wysiwyg = "true";
defparam \w_i_floating_b[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N3
cyclonev_lcell_comb \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~0 (
// Equation(s):
// \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~0_combout  = ( w_i_floating_b[30] & ( (w_i_floating_a[30] & (!w_i_floating_b[29] $ (w_i_floating_a[29]))) ) ) # ( !w_i_floating_b[30] & ( (!w_i_floating_a[30] & (!w_i_floating_b[29] $ (w_i_floating_a[29]))) ) 
// )

	.dataa(gnd),
	.datab(!w_i_floating_b[29]),
	.datac(!w_i_floating_a[29]),
	.datad(!w_i_floating_a[30]),
	.datae(gnd),
	.dataf(!w_i_floating_b[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~0 .extended_lut = "off";
defparam \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~0 .lut_mask = 64'hC300C30000C300C3;
defparam \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N36
cyclonev_lcell_comb \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4 (
// Equation(s):
// \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  = ( w_i_floating_b[28] & ( \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~0_combout  & ( (!w_i_floating_a[28]) # (((!w_i_floating_a[27] & w_i_floating_b[27])) # 
// (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~3_combout )) ) ) ) # ( !w_i_floating_b[28] & ( \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~0_combout  & ( ((!w_i_floating_a[28] & (!w_i_floating_a[27] & w_i_floating_b[27]))) # 
// (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~3_combout ) ) ) ) # ( w_i_floating_b[28] & ( !\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~0_combout  & ( \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~3_combout  ) ) ) # ( !w_i_floating_b[28] & ( 
// !\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~0_combout  & ( \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~3_combout  ) ) )

	.dataa(!w_i_floating_a[28]),
	.datab(!w_i_floating_a[27]),
	.datac(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~3_combout ),
	.datad(!w_i_floating_b[27]),
	.datae(!w_i_floating_b[28]),
	.dataf(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4 .extended_lut = "off";
defparam \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4 .lut_mask = 64'h0F0F0F0F0F8FAFEF;
defparam \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y81_N35
cyclonev_io_ibuf \i_floating_b[25]~input (
	.i(i_floating_b[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_b[25]~input_o ));
// synopsys translate_off
defparam \i_floating_b[25]~input .bus_hold = "false";
defparam \i_floating_b[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y4_N38
dffeas \w_i_floating_b[25] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_b[25]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_b[25]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_b[25] .is_wysiwyg = "true";
defparam \w_i_floating_b[25] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N52
cyclonev_io_ibuf \i_floating_a[25]~input (
	.i(i_floating_a[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_a[25]~input_o ));
// synopsys translate_off
defparam \i_floating_a[25]~input .bus_hold = "false";
defparam \i_floating_a[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y4_N32
dffeas \w_i_floating_a[25] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_a[25]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_a[25]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_a[25] .is_wysiwyg = "true";
defparam \w_i_floating_a[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N0
cyclonev_lcell_comb \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|u_low|o_less~1 (
// Equation(s):
// \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|u_low|o_less~1_combout  = ( w_i_floating_a[25] & ( (!w_i_floating_b[25]) # ((w_i_floating_a[26] & !\w_i_floating_b[26]~DUPLICATE_q )) ) ) # ( !w_i_floating_a[25] & ( (w_i_floating_a[26] & 
// !\w_i_floating_b[26]~DUPLICATE_q ) ) )

	.dataa(!w_i_floating_a[26]),
	.datab(gnd),
	.datac(!\w_i_floating_b[26]~DUPLICATE_q ),
	.datad(!w_i_floating_b[25]),
	.datae(gnd),
	.dataf(!w_i_floating_a[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|u_low|o_less~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|u_low|o_less~1 .extended_lut = "off";
defparam \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|u_low|o_less~1 .lut_mask = 64'h50505050FF50FF50;
defparam \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|u_low|o_less~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N18
cyclonev_lcell_comb \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~1 (
// Equation(s):
// \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~1_combout  = ( w_i_floating_a[27] & ( (w_i_floating_b[27] & (!w_i_floating_b[28] $ (w_i_floating_a[28]))) ) ) # ( !w_i_floating_a[27] & ( (!w_i_floating_b[27] & (!w_i_floating_b[28] $ (w_i_floating_a[28]))) ) 
// )

	.dataa(!w_i_floating_b[28]),
	.datab(!w_i_floating_b[27]),
	.datac(!w_i_floating_a[28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!w_i_floating_a[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~1 .extended_lut = "off";
defparam \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~1 .lut_mask = 64'h8484848421212121;
defparam \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N33
cyclonev_lcell_comb \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|u_low|o_less~2 (
// Equation(s):
// \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|u_low|o_less~2_combout  = ( w_i_floating_b[25] & ( (!\w_i_floating_b[26]~DUPLICATE_q  & (!w_i_floating_a[25] & !w_i_floating_a[26])) # (\w_i_floating_b[26]~DUPLICATE_q  & ((!w_i_floating_a[25]) # 
// (!w_i_floating_a[26]))) ) ) # ( !w_i_floating_b[25] & ( (\w_i_floating_b[26]~DUPLICATE_q  & !w_i_floating_a[26]) ) )

	.dataa(!\w_i_floating_b[26]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!w_i_floating_a[25]),
	.datad(!w_i_floating_a[26]),
	.datae(gnd),
	.dataf(!w_i_floating_b[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|u_low|o_less~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|u_low|o_less~2 .extended_lut = "off";
defparam \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|u_low|o_less~2 .lut_mask = 64'h55005500F550F550;
defparam \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|u_low|o_less~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \i_floating_b[24]~input (
	.i(i_floating_b[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_b[24]~input_o ));
// synopsys translate_off
defparam \i_floating_b[24]~input .bus_hold = "false";
defparam \i_floating_b[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y4_N50
dffeas \w_i_floating_b[24]~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_b[24]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\w_i_floating_b[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_b[24]~DUPLICATE .is_wysiwyg = "true";
defparam \w_i_floating_b[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N58
cyclonev_io_ibuf \i_floating_a[24]~input (
	.i(i_floating_a[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_a[24]~input_o ));
// synopsys translate_off
defparam \i_floating_a[24]~input .bus_hold = "false";
defparam \i_floating_a[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y4_N20
dffeas \w_i_floating_a[24] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_a[24]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_a[24]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_a[24] .is_wysiwyg = "true";
defparam \w_i_floating_a[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N40
dffeas \w_i_floating_a[23]~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_a[23]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\w_i_floating_a[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_a[23]~DUPLICATE .is_wysiwyg = "true";
defparam \w_i_floating_a[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N27
cyclonev_lcell_comb \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|u_low|o_less~0 (
// Equation(s):
// \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|u_low|o_less~0_combout  = ( \w_i_floating_a[23]~DUPLICATE_q  & ( (\w_i_floating_b[24]~DUPLICATE_q  & !w_i_floating_a[24]) ) ) # ( !\w_i_floating_a[23]~DUPLICATE_q  & ( (!\w_i_floating_b[24]~DUPLICATE_q  & 
// (!w_i_floating_a[24] & w_i_floating_b[23])) # (\w_i_floating_b[24]~DUPLICATE_q  & ((!w_i_floating_a[24]) # (w_i_floating_b[23]))) ) )

	.dataa(!\w_i_floating_b[24]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!w_i_floating_a[24]),
	.datad(!w_i_floating_b[23]),
	.datae(gnd),
	.dataf(!\w_i_floating_a[23]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|u_low|o_less~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|u_low|o_less~0 .extended_lut = "off";
defparam \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|u_low|o_less~0 .lut_mask = 64'h50F550F550505050;
defparam \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|u_low|o_less~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N15
cyclonev_lcell_comb \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2 (
// Equation(s):
// \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  = ( \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~0_combout  & ( (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~1_combout  & (((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|u_low|o_less~1_combout  & 
// \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|u_low|o_less~0_combout )) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|u_low|o_less~2_combout ))) ) )

	.dataa(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|u_low|o_less~1_combout ),
	.datab(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~1_combout ),
	.datac(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|u_low|o_less~2_combout ),
	.datad(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|u_low|o_less~0_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2 .extended_lut = "off";
defparam \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2 .lut_mask = 64'h0000000003230323;
defparam \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N57
cyclonev_lcell_comb \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~2 (
// Equation(s):
// \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~2_combout  = ( \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & ( (!w_i_floating_b[23] & w_i_floating_a[23]) ) ) # ( !\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & ( 
// (!w_i_floating_b[23] & (w_i_floating_a[23] & \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout )) # (w_i_floating_b[23] & (!w_i_floating_a[23] & !\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout )) ) )

	.dataa(!w_i_floating_b[23]),
	.datab(gnd),
	.datac(!w_i_floating_a[23]),
	.datad(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~2 .extended_lut = "off";
defparam \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~2 .lut_mask = 64'h500A500A0A0A0A0A;
defparam \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N12
cyclonev_lcell_comb \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~0 (
// Equation(s):
// \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~0_combout  = !w_i_floating_a[25] $ (!w_i_floating_b[25])

	.dataa(gnd),
	.datab(gnd),
	.datac(!w_i_floating_a[25]),
	.datad(!w_i_floating_b[25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~0 .extended_lut = "off";
defparam \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~0 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N18
cyclonev_lcell_comb \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~3 (
// Equation(s):
// \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~3_combout  = ( \w_i_floating_b[24]~DUPLICATE_q  & ( (w_i_floating_a[24] & !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~0_combout ) ) ) # ( !\w_i_floating_b[24]~DUPLICATE_q  & ( 
// (!w_i_floating_a[24] & !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~0_combout ) ) )

	.dataa(gnd),
	.datab(!w_i_floating_a[24]),
	.datac(gnd),
	.datad(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~0_combout ),
	.datae(gnd),
	.dataf(!\w_i_floating_b[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~3 .extended_lut = "off";
defparam \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~3 .lut_mask = 64'hCC00CC0033003300;
defparam \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N49
dffeas \w_i_floating_b[24] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_b[24]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_b[24]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_b[24] .is_wysiwyg = "true";
defparam \w_i_floating_b[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N51
cyclonev_lcell_comb \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~4 (
// Equation(s):
// \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~4_combout  = ( \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ( \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & ( (!w_i_floating_b[25] & (!w_i_floating_a[25] & 
// (w_i_floating_b[24] & !w_i_floating_a[24]))) # (w_i_floating_b[25] & ((!w_i_floating_a[25]) # ((w_i_floating_b[24] & !w_i_floating_a[24])))) ) ) ) # ( !\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ( 
// \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & ( (!w_i_floating_b[25] & (!w_i_floating_a[25] & (w_i_floating_b[24] & !w_i_floating_a[24]))) # (w_i_floating_b[25] & ((!w_i_floating_a[25]) # ((w_i_floating_b[24] & !w_i_floating_a[24])))) ) ) ) # 
// ( \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ( !\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & ( (!w_i_floating_b[25] & (!w_i_floating_a[25] & (w_i_floating_b[24] & !w_i_floating_a[24]))) # (w_i_floating_b[25] & 
// ((!w_i_floating_a[25]) # ((w_i_floating_b[24] & !w_i_floating_a[24])))) ) ) ) # ( !\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ( !\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & ( (!w_i_floating_b[25] & (((!w_i_floating_b[24] & 
// w_i_floating_a[24])) # (w_i_floating_a[25]))) # (w_i_floating_b[25] & (w_i_floating_a[25] & (!w_i_floating_b[24] & w_i_floating_a[24]))) ) ) )

	.dataa(!w_i_floating_b[25]),
	.datab(!w_i_floating_a[25]),
	.datac(!w_i_floating_b[24]),
	.datad(!w_i_floating_a[24]),
	.datae(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout ),
	.dataf(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~4 .extended_lut = "off";
defparam \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~4 .lut_mask = 64'h22B24D444D444D44;
defparam \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N9
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  = ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~4_combout  & ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p[3]~0_combout  ) ) # ( 
// !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~4_combout  & ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p[3]~0_combout  $ (((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~3_combout ) # 
// (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~2_combout ))) ) )

	.dataa(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p[3]~0_combout ),
	.datab(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~2_combout ),
	.datac(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0 .lut_mask = 64'h59595959AAAAAAAA;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \i_floating_a[5]~input (
	.i(i_floating_a[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_a[5]~input_o ));
// synopsys translate_off
defparam \i_floating_a[5]~input .bus_hold = "false";
defparam \i_floating_a[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y4_N25
dffeas \w_i_floating_a[5]~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_a[5]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\w_i_floating_a[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_a[5]~DUPLICATE .is_wysiwyg = "true";
defparam \w_i_floating_a[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \i_floating_a[4]~input (
	.i(i_floating_a[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_a[4]~input_o ));
// synopsys translate_off
defparam \i_floating_a[4]~input .bus_hold = "false";
defparam \i_floating_a[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y5_N41
dffeas \w_i_floating_a[4] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_a[4]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_a[4]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_a[4] .is_wysiwyg = "true";
defparam \w_i_floating_a[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
cyclonev_io_ibuf \i_floating_b[5]~input (
	.i(i_floating_b[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_b[5]~input_o ));
// synopsys translate_off
defparam \i_floating_b[5]~input .bus_hold = "false";
defparam \i_floating_b[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y4_N19
dffeas \w_i_floating_b[5] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_b[5]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_b[5]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_b[5] .is_wysiwyg = "true";
defparam \w_i_floating_b[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N0
cyclonev_lcell_comb \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p[0] (
// Equation(s):
// \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] = ( w_i_floating_b[23] & ( !\w_i_floating_a[23]~DUPLICATE_q  ) ) # ( !w_i_floating_b[23] & ( \w_i_floating_a[23]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\w_i_floating_a[23]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!w_i_floating_b[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p[0] .extended_lut = "off";
defparam \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p[0] .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p[0] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \i_floating_b[4]~input (
	.i(i_floating_b[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_b[4]~input_o ));
// synopsys translate_off
defparam \i_floating_b[4]~input .bus_hold = "false";
defparam \i_floating_b[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y5_N40
dffeas \w_i_floating_b[4]~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_b[4]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\w_i_floating_b[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_b[4]~DUPLICATE .is_wysiwyg = "true";
defparam \w_i_floating_b[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N30
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][8]~70 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][8]~70_combout  = ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & 
// ((\w_i_floating_b[4]~DUPLICATE_q ))) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & (w_i_floating_a[4])))) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & (w_i_floating_a[4]))) ) ) # ( 
// \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & ((w_i_floating_b[5]))) # 
// (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & (\w_i_floating_a[5]~DUPLICATE_q )))) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & (\w_i_floating_a[5]~DUPLICATE_q ))) ) )

	.dataa(!\w_i_floating_a[5]~DUPLICATE_q ),
	.datab(!w_i_floating_a[4]),
	.datac(!w_i_floating_b[5]),
	.datad(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout ),
	.datae(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0]),
	.dataf(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout ),
	.datag(!\w_i_floating_b[4]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][8]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][8]~70 .extended_lut = "on";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][8]~70 .lut_mask = 64'h0F330F5533335555;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][8]~70 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X18_Y81_N41
cyclonev_io_ibuf \i_floating_b[1]~input (
	.i(i_floating_b[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_b[1]~input_o ));
// synopsys translate_off
defparam \i_floating_b[1]~input .bus_hold = "false";
defparam \i_floating_b[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y5_N2
dffeas \w_i_floating_b[1] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_b[1]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_b[1]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_b[1] .is_wysiwyg = "true";
defparam \w_i_floating_b[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cyclonev_io_ibuf \i_floating_b[0]~input (
	.i(i_floating_b[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_b[0]~input_o ));
// synopsys translate_off
defparam \i_floating_b[0]~input .bus_hold = "false";
defparam \i_floating_b[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y5_N11
dffeas \w_i_floating_b[0] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_b[0]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_b[0]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_b[0] .is_wysiwyg = "true";
defparam \w_i_floating_b[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N38
cyclonev_io_ibuf \i_floating_a[1]~input (
	.i(i_floating_a[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_a[1]~input_o ));
// synopsys translate_off
defparam \i_floating_a[1]~input .bus_hold = "false";
defparam \i_floating_a[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y5_N14
dffeas \w_i_floating_a[1] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_a[1]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_a[1]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_a[1] .is_wysiwyg = "true";
defparam \w_i_floating_a[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \i_floating_a[0]~input (
	.i(i_floating_a[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_a[0]~input_o ));
// synopsys translate_off
defparam \i_floating_a[0]~input .bus_hold = "false";
defparam \i_floating_a[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y4_N34
dffeas \w_i_floating_a[0]~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_a[0]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\w_i_floating_a[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_a[0]~DUPLICATE .is_wysiwyg = "true";
defparam \w_i_floating_a[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N9
cyclonev_lcell_comb \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5 (
// Equation(s):
// \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout  = ( \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  ) # ( !\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ( \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5 .extended_lut = "off";
defparam \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N15
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][4]~4 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][4]~4_combout  = ( \w_i_floating_a[0]~DUPLICATE_q  & ( \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout  & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0]) # (w_i_floating_a[1]) ) ) ) # ( 
// !\w_i_floating_a[0]~DUPLICATE_q  & ( \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout  & ( (w_i_floating_a[1] & \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0]) ) ) ) # ( \w_i_floating_a[0]~DUPLICATE_q  & ( 
// !\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout  & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ((w_i_floating_b[0]))) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & (w_i_floating_b[1])) ) ) ) # ( 
// !\w_i_floating_a[0]~DUPLICATE_q  & ( !\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout  & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ((w_i_floating_b[0]))) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & 
// (w_i_floating_b[1])) ) ) )

	.dataa(!w_i_floating_b[1]),
	.datab(!w_i_floating_b[0]),
	.datac(!w_i_floating_a[1]),
	.datad(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0]),
	.datae(!\w_i_floating_a[0]~DUPLICATE_q ),
	.dataf(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][4]~4 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][4]~4 .lut_mask = 64'h33553355000FFF0F;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N30
cyclonev_lcell_comb \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[2]~1 (
// Equation(s):
// \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[2]~1_combout  = ( \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ( \w_i_floating_b[24]~DUPLICATE_q  & ( (!w_i_floating_b[23] & (w_i_floating_a[24] & w_i_floating_a[23])) ) ) ) # ( 
// !\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ( \w_i_floating_b[24]~DUPLICATE_q  & ( (!w_i_floating_a[24] & (((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout )))) # (w_i_floating_a[24] & ((!w_i_floating_b[23] & 
// (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & w_i_floating_a[23])) # (w_i_floating_b[23] & (!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & !w_i_floating_a[23])))) ) ) ) # ( \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout 
//  & ( !\w_i_floating_b[24]~DUPLICATE_q  & ( ((!w_i_floating_b[23] & w_i_floating_a[23])) # (w_i_floating_a[24]) ) ) ) # ( !\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ( !\w_i_floating_b[24]~DUPLICATE_q  & ( (!w_i_floating_a[24] & 
// ((!w_i_floating_b[23] & (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & w_i_floating_a[23])) # (w_i_floating_b[23] & (!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & !w_i_floating_a[23])))) # (w_i_floating_a[24] & 
// (((\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout )))) ) ) )

	.dataa(!w_i_floating_b[23]),
	.datab(!w_i_floating_a[24]),
	.datac(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout ),
	.datad(!w_i_floating_a[23]),
	.datae(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout ),
	.dataf(!\w_i_floating_b[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[2]~1 .extended_lut = "off";
defparam \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[2]~1 .lut_mask = 64'h430B33BBD0C20022;
defparam \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N24
cyclonev_lcell_comb \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum[2] (
// Equation(s):
// \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] = ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[2]~1_combout  & ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~0_combout  ) ) # ( 
// !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[2]~1_combout  & ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~0_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum[2] .extended_lut = "off";
defparam \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum[2] .lut_mask = 64'hFF00FF0000FF00FF;
defparam \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N27
cyclonev_lcell_comb \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum[1] (
// Equation(s):
// \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] = ( w_i_floating_b[23] & ( \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & ( !w_i_floating_a[24] $ (\w_i_floating_b[24]~DUPLICATE_q ) ) ) ) # ( !w_i_floating_b[23] & ( 
// \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & ( !w_i_floating_a[24] $ (!w_i_floating_a[23] $ (!\w_i_floating_b[24]~DUPLICATE_q )) ) ) ) # ( w_i_floating_b[23] & ( !\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & ( 
// !w_i_floating_a[24] $ (!\w_i_floating_b[24]~DUPLICATE_q  $ (((w_i_floating_a[23]) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout )))) ) ) ) # ( !w_i_floating_b[23] & ( !\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & ( 
// !w_i_floating_a[24] $ (!\w_i_floating_b[24]~DUPLICATE_q  $ (((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout ) # (!w_i_floating_a[23])))) ) ) )

	.dataa(!w_i_floating_a[24]),
	.datab(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout ),
	.datac(!w_i_floating_a[23]),
	.datad(!\w_i_floating_b[24]~DUPLICATE_q ),
	.datae(!w_i_floating_b[23]),
	.dataf(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum[1] .extended_lut = "off";
defparam \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum[1] .lut_mask = 64'hA9566A95A55AAA55;
defparam \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum[1] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N92
cyclonev_io_ibuf \i_floating_a[3]~input (
	.i(i_floating_a[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_a[3]~input_o ));
// synopsys translate_off
defparam \i_floating_a[3]~input .bus_hold = "false";
defparam \i_floating_a[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y5_N46
dffeas \w_i_floating_a[3]~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_a[3]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\w_i_floating_a[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_a[3]~DUPLICATE .is_wysiwyg = "true";
defparam \w_i_floating_a[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y81_N52
cyclonev_io_ibuf \i_floating_a[2]~input (
	.i(i_floating_a[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_a[2]~input_o ));
// synopsys translate_off
defparam \i_floating_a[2]~input .bus_hold = "false";
defparam \i_floating_a[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y5_N25
dffeas \w_i_floating_a[2] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_a[2]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_a[2]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_a[2] .is_wysiwyg = "true";
defparam \w_i_floating_a[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y81_N52
cyclonev_io_ibuf \i_floating_b[3]~input (
	.i(i_floating_b[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_b[3]~input_o ));
// synopsys translate_off
defparam \i_floating_b[3]~input .bus_hold = "false";
defparam \i_floating_b[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y5_N47
dffeas \w_i_floating_b[3] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_b[3]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_b[3]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_b[3] .is_wysiwyg = "true";
defparam \w_i_floating_b[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N35
cyclonev_io_ibuf \i_floating_b[2]~input (
	.i(i_floating_b[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_b[2]~input_o ));
// synopsys translate_off
defparam \i_floating_b[2]~input .bus_hold = "false";
defparam \i_floating_b[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y4_N40
dffeas \w_i_floating_b[2]~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_b[2]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\w_i_floating_b[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_b[2]~DUPLICATE .is_wysiwyg = "true";
defparam \w_i_floating_b[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N36
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][6]~66 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][6]~66_combout  = ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & 
// ((\w_i_floating_b[2]~DUPLICATE_q ))) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & (w_i_floating_a[2])))) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & (w_i_floating_a[2]))) ) ) # ( 
// \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ((w_i_floating_b[3]))) # 
// (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & (\w_i_floating_a[3]~DUPLICATE_q )))) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & (\w_i_floating_a[3]~DUPLICATE_q ))) ) )

	.dataa(!\w_i_floating_a[3]~DUPLICATE_q ),
	.datab(!w_i_floating_a[2]),
	.datac(!w_i_floating_b[3]),
	.datad(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout ),
	.datae(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0]),
	.dataf(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout ),
	.datag(!\w_i_floating_b[2]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][6]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][6]~66 .extended_lut = "on";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][6]~66 .lut_mask = 64'h0F330F5533335555;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][6]~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N18
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[2]~25 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[2]~25_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][6]~66_combout  & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & 
// (((\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1])) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][8]~70_combout ))) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & (((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][4]~4_combout  & 
// !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1])))) ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][6]~66_combout  & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] 
// & (((\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1])) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][8]~70_combout ))) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & (((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][4]~4_combout )))) 
// ) ) ) # ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][6]~66_combout  & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] 
// & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][8]~70_combout )) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][4]~4_combout ))))) ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & ( 
// !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][6]~66_combout  & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][8]~70_combout  & ((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1])))) # 
// (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & (((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][4]~4_combout )))) ) ) )

	.dataa(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][8]~70_combout ),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][4]~4_combout ),
	.datac(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2]),
	.datad(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.datae(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][6]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[2]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[2]~25 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[2]~25 .lut_mask = 64'h5303530053F353F0;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[2]~25 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \i_floating_a[22]~input (
	.i(i_floating_a[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_a[22]~input_o ));
// synopsys translate_off
defparam \i_floating_a[22]~input .bus_hold = "false";
defparam \i_floating_a[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y2_N16
dffeas \w_i_floating_a[22] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_a[22]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_a[22]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_a[22] .is_wysiwyg = "true";
defparam \w_i_floating_a[22] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \i_floating_b[22]~input (
	.i(i_floating_b[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_b[22]~input_o ));
// synopsys translate_off
defparam \i_floating_b[22]~input .bus_hold = "false";
defparam \i_floating_b[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y2_N23
dffeas \w_i_floating_b[22] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_b[22]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_b[22]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_b[22] .is_wysiwyg = "true";
defparam \w_i_floating_b[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N12
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][26]~0 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][26]~0_combout  = ( \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ( \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & ( (!w_i_floating_a[22] & (!w_i_floating_a[23] $ (w_i_floating_b[23]))) ) ) ) 
// # ( !\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ( \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & ( (!w_i_floating_a[22] & (!w_i_floating_a[23] $ (w_i_floating_b[23]))) ) ) ) # ( 
// \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ( !\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & ( (!w_i_floating_a[22] & (!w_i_floating_a[23] $ (w_i_floating_b[23]))) ) ) ) # ( 
// !\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ( !\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & ( (!w_i_floating_b[22] & (!w_i_floating_a[23] $ (w_i_floating_b[23]))) ) ) )

	.dataa(!w_i_floating_a[22]),
	.datab(!w_i_floating_a[23]),
	.datac(!w_i_floating_b[22]),
	.datad(!w_i_floating_b[23]),
	.datae(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout ),
	.dataf(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][26]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][26]~0 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][26]~0 .lut_mask = 64'hC030882288228822;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][26]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N0
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][26]~9 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][26]~9_combout  = ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~0_combout  & ( (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][26]~0_combout  & 
// (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[2]~1_combout  & \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1])) ) ) # ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~0_combout  & ( 
// (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][26]~0_combout  & (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[2]~1_combout  & \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1])) ) )

	.dataa(gnd),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][26]~0_combout ),
	.datac(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[2]~1_combout ),
	.datad(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.datae(gnd),
	.dataf(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][26]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][26]~9 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][26]~9 .lut_mask = 64'h00C000C0000C000C;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][26]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N6
cyclonev_lcell_comb \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum[0]~0 (
// Equation(s):
// \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum[0]~0_combout  = ( w_i_floating_a[27] & ( !w_i_floating_b[27] ) ) # ( !w_i_floating_a[27] & ( w_i_floating_b[27] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!w_i_floating_b[27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!w_i_floating_a[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum[0]~0 .extended_lut = "off";
defparam \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum[0]~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N49
dffeas \w_i_floating_b[26] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_b[26]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_b[26]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_b[26] .is_wysiwyg = "true";
defparam \w_i_floating_b[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N21
cyclonev_lcell_comb \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|w_C~0 (
// Equation(s):
// \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|w_C~0_combout  = ( \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & ( !w_i_floating_b[26] ) ) # ( !\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & ( !w_i_floating_b[26] $ 
// (!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!w_i_floating_b[26]),
	.datad(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|w_C~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|w_C~0 .extended_lut = "off";
defparam \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|w_C~0 .lut_mask = 64'h0FF00FF0F0F0F0F0;
defparam \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|w_C~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N42
cyclonev_lcell_comb \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum[0] (
// Equation(s):
// \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] = ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|w_C~0_combout  & ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p[3]~0_combout  & ( 
// \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum[0]~0_combout  ) ) ) # ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|w_C~0_combout  & ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p[3]~0_combout  & ( 
// !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum[0]~0_combout  ) ) ) # ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|w_C~0_combout  & ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p[3]~0_combout  & ( 
// !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum[0]~0_combout  $ (((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~4_combout  & ((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~3_combout ) # 
// (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~2_combout ))))) ) ) ) # ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|w_C~0_combout  & ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p[3]~0_combout  & ( 
// !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum[0]~0_combout  $ (((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~4_combout  & ((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~3_combout ) # 
// (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~2_combout ))))) ) ) )

	.dataa(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~4_combout ),
	.datab(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~3_combout ),
	.datac(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum[0]~0_combout ),
	.datad(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~2_combout ),
	.datae(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|w_C~0_combout ),
	.dataf(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum[0] .extended_lut = "off";
defparam \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum[0] .lut_mask = 64'h785A785AF0F00F0F;
defparam \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum[0] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N1
cyclonev_io_ibuf \i_floating_a[13]~input (
	.i(i_floating_a[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_a[13]~input_o ));
// synopsys translate_off
defparam \i_floating_a[13]~input .bus_hold = "false";
defparam \i_floating_a[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N51
cyclonev_lcell_comb \w_i_floating_a[13]~feeder (
// Equation(s):
// \w_i_floating_a[13]~feeder_combout  = \i_floating_a[13]~input_o 

	.dataa(!\i_floating_a[13]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\w_i_floating_a[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \w_i_floating_a[13]~feeder .extended_lut = "off";
defparam \w_i_floating_a[13]~feeder .lut_mask = 64'h5555555555555555;
defparam \w_i_floating_a[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N53
dffeas \w_i_floating_a[13] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\w_i_floating_a[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_a[13]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_a[13] .is_wysiwyg = "true";
defparam \w_i_floating_a[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N52
cyclonev_io_ibuf \i_floating_b[13]~input (
	.i(i_floating_b[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_b[13]~input_o ));
// synopsys translate_off
defparam \i_floating_b[13]~input .bus_hold = "false";
defparam \i_floating_b[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y4_N58
dffeas \w_i_floating_b[13] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_b[13]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_b[13]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_b[13] .is_wysiwyg = "true";
defparam \w_i_floating_b[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N75
cyclonev_io_ibuf \i_floating_a[12]~input (
	.i(i_floating_a[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_a[12]~input_o ));
// synopsys translate_off
defparam \i_floating_a[12]~input .bus_hold = "false";
defparam \i_floating_a[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y4_N53
dffeas \w_i_floating_a[12] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_a[12]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_a[12]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_a[12] .is_wysiwyg = "true";
defparam \w_i_floating_a[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N18
cyclonev_io_ibuf \i_floating_b[12]~input (
	.i(i_floating_b[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_b[12]~input_o ));
// synopsys translate_off
defparam \i_floating_b[12]~input .bus_hold = "false";
defparam \i_floating_b[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y4_N53
dffeas \w_i_floating_b[12] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_b[12]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_b[12]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_b[12] .is_wysiwyg = "true";
defparam \w_i_floating_b[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N6
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][16]~86 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][16]~86_combout  = ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( (!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & (((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & 
// (w_i_floating_b[12])) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ((w_i_floating_a[12])))))) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & ((((w_i_floating_a[12]))))) ) ) # ( 
// \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( (!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & (((w_i_floating_b[13])))) # 
// (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & (w_i_floating_a[13])))) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & (w_i_floating_a[13])) ) )

	.dataa(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout ),
	.datab(!w_i_floating_a[13]),
	.datac(!w_i_floating_b[13]),
	.datad(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout ),
	.datae(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0]),
	.dataf(!w_i_floating_a[12]),
	.datag(!w_i_floating_b[12]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][16]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][16]~86 .extended_lut = "on";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][16]~86 .lut_mask = 64'h0A001B335FFF1B33;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][16]~86 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N35
cyclonev_io_ibuf \i_floating_b[7]~input (
	.i(i_floating_b[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_b[7]~input_o ));
// synopsys translate_off
defparam \i_floating_b[7]~input .bus_hold = "false";
defparam \i_floating_b[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y4_N56
dffeas \w_i_floating_b[7] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_b[7]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_b[7]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_b[7] .is_wysiwyg = "true";
defparam \w_i_floating_b[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N92
cyclonev_io_ibuf \i_floating_a[7]~input (
	.i(i_floating_a[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_a[7]~input_o ));
// synopsys translate_off
defparam \i_floating_a[7]~input .bus_hold = "false";
defparam \i_floating_a[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y4_N32
dffeas \w_i_floating_a[7] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_a[7]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_a[7]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_a[7] .is_wysiwyg = "true";
defparam \w_i_floating_a[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N52
cyclonev_io_ibuf \i_floating_a[6]~input (
	.i(i_floating_a[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_a[6]~input_o ));
// synopsys translate_off
defparam \i_floating_a[6]~input .bus_hold = "false";
defparam \i_floating_a[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y4_N14
dffeas \w_i_floating_a[6] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_a[6]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_a[6]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_a[6] .is_wysiwyg = "true";
defparam \w_i_floating_a[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N52
cyclonev_io_ibuf \i_floating_b[6]~input (
	.i(i_floating_b[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_b[6]~input_o ));
// synopsys translate_off
defparam \i_floating_b[6]~input .bus_hold = "false";
defparam \i_floating_b[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y4_N23
dffeas \w_i_floating_b[6] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_b[6]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_b[6]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_b[6] .is_wysiwyg = "true";
defparam \w_i_floating_b[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N12
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][10]~74 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][10]~74_combout  = ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( (!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & 
// (w_i_floating_b[6])) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & (((w_i_floating_a[6])))))) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ((((w_i_floating_a[6]))))) ) ) # ( 
// \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( (!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & (w_i_floating_b[7])) # 
// (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & (((w_i_floating_a[7])))))) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ((((w_i_floating_a[7]))))) ) )

	.dataa(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout ),
	.datab(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout ),
	.datac(!w_i_floating_b[7]),
	.datad(!w_i_floating_a[7]),
	.datae(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0]),
	.dataf(!w_i_floating_a[6]),
	.datag(!w_i_floating_b[6]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][10]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][10]~74 .extended_lut = "on";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][10]~74 .lut_mask = 64'h0808087F7F7F087F;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][10]~74 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \i_floating_b[9]~input (
	.i(i_floating_b[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_b[9]~input_o ));
// synopsys translate_off
defparam \i_floating_b[9]~input .bus_hold = "false";
defparam \i_floating_b[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y4_N26
dffeas \w_i_floating_b[9] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_b[9]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_b[9]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_b[9] .is_wysiwyg = "true";
defparam \w_i_floating_b[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N18
cyclonev_io_ibuf \i_floating_a[9]~input (
	.i(i_floating_a[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_a[9]~input_o ));
// synopsys translate_off
defparam \i_floating_a[9]~input .bus_hold = "false";
defparam \i_floating_a[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y4_N47
dffeas \w_i_floating_a[9] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_a[9]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_a[9]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_a[9] .is_wysiwyg = "true";
defparam \w_i_floating_a[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N18
cyclonev_io_ibuf \i_floating_a[8]~input (
	.i(i_floating_a[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_a[8]~input_o ));
// synopsys translate_off
defparam \i_floating_a[8]~input .bus_hold = "false";
defparam \i_floating_a[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y4_N50
dffeas \w_i_floating_a[8] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_a[8]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_a[8]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_a[8] .is_wysiwyg = "true";
defparam \w_i_floating_a[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \i_floating_b[8]~input (
	.i(i_floating_b[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_b[8]~input_o ));
// synopsys translate_off
defparam \i_floating_b[8]~input .bus_hold = "false";
defparam \i_floating_b[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y4_N5
dffeas \w_i_floating_b[8] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_b[8]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_b[8]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_b[8] .is_wysiwyg = "true";
defparam \w_i_floating_b[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N48
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][12]~78 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][12]~78_combout  = ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( (!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & 
// (w_i_floating_b[8])) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & (((w_i_floating_a[8])))))) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ((((w_i_floating_a[8]))))) ) ) # ( 
// \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( (!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & (w_i_floating_b[9])) # 
// (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & (((w_i_floating_a[9])))))) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ((((w_i_floating_a[9]))))) ) )

	.dataa(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout ),
	.datab(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout ),
	.datac(!w_i_floating_b[9]),
	.datad(!w_i_floating_a[9]),
	.datae(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0]),
	.dataf(!w_i_floating_a[8]),
	.datag(!w_i_floating_b[8]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][12]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][12]~78 .extended_lut = "on";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][12]~78 .lut_mask = 64'h0808087F7F7F087F;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][12]~78 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N35
cyclonev_io_ibuf \i_floating_a[11]~input (
	.i(i_floating_a[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_a[11]~input_o ));
// synopsys translate_off
defparam \i_floating_a[11]~input .bus_hold = "false";
defparam \i_floating_a[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y2_N40
dffeas \w_i_floating_a[11]~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_a[11]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\w_i_floating_a[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_a[11]~DUPLICATE .is_wysiwyg = "true";
defparam \w_i_floating_a[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N41
cyclonev_io_ibuf \i_floating_b[11]~input (
	.i(i_floating_b[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_b[11]~input_o ));
// synopsys translate_off
defparam \i_floating_b[11]~input .bus_hold = "false";
defparam \i_floating_b[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y4_N43
dffeas \w_i_floating_b[11]~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_b[11]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\w_i_floating_b[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_b[11]~DUPLICATE .is_wysiwyg = "true";
defparam \w_i_floating_b[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf \i_floating_a[10]~input (
	.i(i_floating_a[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_a[10]~input_o ));
// synopsys translate_off
defparam \i_floating_a[10]~input .bus_hold = "false";
defparam \i_floating_a[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y4_N41
dffeas \w_i_floating_a[10] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_a[10]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_a[10]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_a[10] .is_wysiwyg = "true";
defparam \w_i_floating_a[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y81_N41
cyclonev_io_ibuf \i_floating_b[10]~input (
	.i(i_floating_b[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_b[10]~input_o ));
// synopsys translate_off
defparam \i_floating_b[10]~input .bus_hold = "false";
defparam \i_floating_b[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y3_N29
dffeas \w_i_floating_b[10] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_b[10]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_b[10]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_b[10] .is_wysiwyg = "true";
defparam \w_i_floating_b[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N24
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][14]~82 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][14]~82_combout  = ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & 
// (w_i_floating_b[10])) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ((w_i_floating_a[10]))))) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & (((w_i_floating_a[10]))))) ) ) # ( 
// \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( (!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & (((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ((\w_i_floating_b[11]~DUPLICATE_q ))) # 
// (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & (\w_i_floating_a[11]~DUPLICATE_q ))))) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & (\w_i_floating_a[11]~DUPLICATE_q )) ) )

	.dataa(!\w_i_floating_a[11]~DUPLICATE_q ),
	.datab(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout ),
	.datac(!\w_i_floating_b[11]~DUPLICATE_q ),
	.datad(!w_i_floating_a[10]),
	.datae(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0]),
	.dataf(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout ),
	.datag(!w_i_floating_b[10]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][14]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][14]~82 .extended_lut = "on";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][14]~82 .lut_mask = 64'h0C3F1D1D00FF5555;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][14]~82 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N42
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][10]~21 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][10]~21_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][12]~78_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][14]~82_combout  & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & 
// (((\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1])) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][16]~86_combout ))) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & (((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum 
// [1]) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][10]~74_combout )))) ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][12]~78_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][14]~82_combout  & ( 
// (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & (((\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1])) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][16]~86_combout ))) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum 
// [2] & (((\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][10]~74_combout )))) ) ) ) # ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][12]~78_combout  & ( 
// !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][14]~82_combout  & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][16]~86_combout  & (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1]))) # 
// (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & (((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1]) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][10]~74_combout )))) ) ) ) # ( 
// !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][12]~78_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][14]~82_combout  & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][16]~86_combout  & 
// (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1]))) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & (((\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][10]~74_combout 
// )))) ) ) )

	.dataa(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][16]~86_combout ),
	.datab(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2]),
	.datac(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][10]~74_combout ),
	.datae(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][12]~78_combout ),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][14]~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][10]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][10]~21 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][10]~21 .lut_mask = 64'h404370734C4F7C7F;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][10]~21 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cyclonev_io_ibuf \i_floating_a[15]~input (
	.i(i_floating_a[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_a[15]~input_o ));
// synopsys translate_off
defparam \i_floating_a[15]~input .bus_hold = "false";
defparam \i_floating_a[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y3_N53
dffeas \w_i_floating_a[15] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_a[15]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_a[15]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_a[15] .is_wysiwyg = "true";
defparam \w_i_floating_a[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N18
cyclonev_io_ibuf \i_floating_a[14]~input (
	.i(i_floating_a[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_a[14]~input_o ));
// synopsys translate_off
defparam \i_floating_a[14]~input .bus_hold = "false";
defparam \i_floating_a[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y2_N52
dffeas \w_i_floating_a[14] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_a[14]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_a[14]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_a[14] .is_wysiwyg = "true";
defparam \w_i_floating_a[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \i_floating_b[15]~input (
	.i(i_floating_b[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_b[15]~input_o ));
// synopsys translate_off
defparam \i_floating_b[15]~input .bus_hold = "false";
defparam \i_floating_b[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y4_N16
dffeas \w_i_floating_b[15]~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_b[15]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\w_i_floating_b[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_b[15]~DUPLICATE .is_wysiwyg = "true";
defparam \w_i_floating_b[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
cyclonev_io_ibuf \i_floating_b[14]~input (
	.i(i_floating_b[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_b[14]~input_o ));
// synopsys translate_off
defparam \i_floating_b[14]~input .bus_hold = "false";
defparam \i_floating_b[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y4_N10
dffeas \w_i_floating_b[14] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_b[14]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_b[14]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_b[14] .is_wysiwyg = "true";
defparam \w_i_floating_b[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N30
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][18]~90 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][18]~90_combout  = ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & 
// ((w_i_floating_b[14]))) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & (w_i_floating_a[14])))) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & (w_i_floating_a[14]))) ) ) # ( 
// \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & ((\w_i_floating_b[15]~DUPLICATE_q ))) # 
// (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & (w_i_floating_a[15])))) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & (w_i_floating_a[15]))) ) )

	.dataa(!w_i_floating_a[15]),
	.datab(!w_i_floating_a[14]),
	.datac(!\w_i_floating_b[15]~DUPLICATE_q ),
	.datad(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout ),
	.datae(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0]),
	.dataf(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout ),
	.datag(!w_i_floating_b[14]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][18]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][18]~90 .extended_lut = "on";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][18]~90 .lut_mask = 64'h0F330F5533335555;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][18]~90 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N52
cyclonev_io_ibuf \i_floating_a[19]~input (
	.i(i_floating_a[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_a[19]~input_o ));
// synopsys translate_off
defparam \i_floating_a[19]~input .bus_hold = "false";
defparam \i_floating_a[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y4_N35
dffeas \w_i_floating_a[19] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_a[19]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_a[19]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_a[19] .is_wysiwyg = "true";
defparam \w_i_floating_a[19] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N41
cyclonev_io_ibuf \i_floating_a[18]~input (
	.i(i_floating_a[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_a[18]~input_o ));
// synopsys translate_off
defparam \i_floating_a[18]~input .bus_hold = "false";
defparam \i_floating_a[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y2_N22
dffeas \w_i_floating_a[18] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_a[18]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_a[18]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_a[18] .is_wysiwyg = "true";
defparam \w_i_floating_a[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N41
cyclonev_io_ibuf \i_floating_b[19]~input (
	.i(i_floating_b[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_b[19]~input_o ));
// synopsys translate_off
defparam \i_floating_b[19]~input .bus_hold = "false";
defparam \i_floating_b[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y2_N29
dffeas \w_i_floating_b[19] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_b[19]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_b[19]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_b[19] .is_wysiwyg = "true";
defparam \w_i_floating_b[19] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N58
cyclonev_io_ibuf \i_floating_b[18]~input (
	.i(i_floating_b[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_b[18]~input_o ));
// synopsys translate_off
defparam \i_floating_b[18]~input .bus_hold = "false";
defparam \i_floating_b[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y3_N31
dffeas \w_i_floating_b[18]~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_b[18]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\w_i_floating_b[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_b[18]~DUPLICATE .is_wysiwyg = "true";
defparam \w_i_floating_b[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N12
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][22]~98 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][22]~98_combout  = ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & 
// ((\w_i_floating_b[18]~DUPLICATE_q ))) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & (w_i_floating_a[18])))) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & (w_i_floating_a[18]))) ) ) # ( 
// \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & ((w_i_floating_b[19]))) # 
// (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & (w_i_floating_a[19])))) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & (w_i_floating_a[19]))) ) )

	.dataa(!w_i_floating_a[19]),
	.datab(!w_i_floating_a[18]),
	.datac(!w_i_floating_b[19]),
	.datad(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout ),
	.datae(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0]),
	.dataf(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout ),
	.datag(!\w_i_floating_b[18]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][22]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][22]~98 .extended_lut = "on";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][22]~98 .lut_mask = 64'h0F330F5533335555;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][22]~98 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N52
cyclonev_io_ibuf \i_floating_a[16]~input (
	.i(i_floating_a[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_a[16]~input_o ));
// synopsys translate_off
defparam \i_floating_a[16]~input .bus_hold = "false";
defparam \i_floating_a[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y2_N38
dffeas \w_i_floating_a[16] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_a[16]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_a[16]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_a[16] .is_wysiwyg = "true";
defparam \w_i_floating_a[16] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \i_floating_a[17]~input (
	.i(i_floating_a[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_a[17]~input_o ));
// synopsys translate_off
defparam \i_floating_a[17]~input .bus_hold = "false";
defparam \i_floating_a[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y3_N17
dffeas \w_i_floating_a[17] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_a[17]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_a[17]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_a[17] .is_wysiwyg = "true";
defparam \w_i_floating_a[17] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \i_floating_b[17]~input (
	.i(i_floating_b[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_b[17]~input_o ));
// synopsys translate_off
defparam \i_floating_b[17]~input .bus_hold = "false";
defparam \i_floating_b[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y2_N46
dffeas \w_i_floating_b[17] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_b[17]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_b[17]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_b[17] .is_wysiwyg = "true";
defparam \w_i_floating_b[17] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \i_floating_b[16]~input (
	.i(i_floating_b[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_b[16]~input_o ));
// synopsys translate_off
defparam \i_floating_b[16]~input .bus_hold = "false";
defparam \i_floating_b[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y2_N5
dffeas \w_i_floating_b[16] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_b[16]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_b[16]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_b[16] .is_wysiwyg = "true";
defparam \w_i_floating_b[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N6
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][20]~94 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][20]~94_combout  = ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & 
// ((w_i_floating_b[16]))) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & (w_i_floating_a[16])))) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & (w_i_floating_a[16]))) ) ) # ( 
// \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & ((w_i_floating_b[17]))) # 
// (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & (w_i_floating_a[17])))) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & (w_i_floating_a[17]))) ) )

	.dataa(!w_i_floating_a[16]),
	.datab(!w_i_floating_a[17]),
	.datac(!w_i_floating_b[17]),
	.datad(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout ),
	.datae(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0]),
	.dataf(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout ),
	.datag(!w_i_floating_b[16]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][20]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][20]~94 .extended_lut = "on";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][20]~94 .lut_mask = 64'h0F550F3355553333;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][20]~94 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N18
cyclonev_io_ibuf \i_floating_a[20]~input (
	.i(i_floating_a[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_a[20]~input_o ));
// synopsys translate_off
defparam \i_floating_a[20]~input .bus_hold = "false";
defparam \i_floating_a[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y4_N47
dffeas \w_i_floating_a[20] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_a[20]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_a[20]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_a[20] .is_wysiwyg = "true";
defparam \w_i_floating_a[20] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N18
cyclonev_io_ibuf \i_floating_b[21]~input (
	.i(i_floating_b[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_b[21]~input_o ));
// synopsys translate_off
defparam \i_floating_b[21]~input .bus_hold = "false";
defparam \i_floating_b[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y5_N16
dffeas \w_i_floating_b[21] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_b[21]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_b[21]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_b[21] .is_wysiwyg = "true";
defparam \w_i_floating_b[21] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N1
cyclonev_io_ibuf \i_floating_a[21]~input (
	.i(i_floating_a[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_a[21]~input_o ));
// synopsys translate_off
defparam \i_floating_a[21]~input .bus_hold = "false";
defparam \i_floating_a[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y2_N11
dffeas \w_i_floating_a[21] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_a[21]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_a[21]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_a[21] .is_wysiwyg = "true";
defparam \w_i_floating_a[21] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N1
cyclonev_io_ibuf \i_floating_b[20]~input (
	.i(i_floating_b[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_b[20]~input_o ));
// synopsys translate_off
defparam \i_floating_b[20]~input .bus_hold = "false";
defparam \i_floating_b[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y4_N41
dffeas \w_i_floating_b[20] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_b[20]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_b[20]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_b[20] .is_wysiwyg = "true";
defparam \w_i_floating_b[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N15
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][24]~102 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][24]~102_combout  = ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( (!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & 
// (((w_i_floating_b[20])))) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & (w_i_floating_a[20])))) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & (w_i_floating_a[20])) ) ) # ( 
// \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & (w_i_floating_b[21])) # 
// (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & ((w_i_floating_a[21]))))) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & (((w_i_floating_a[21]))))) ) )

	.dataa(!w_i_floating_a[20]),
	.datab(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout ),
	.datac(!w_i_floating_b[21]),
	.datad(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout ),
	.datae(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0]),
	.dataf(!w_i_floating_a[21]),
	.datag(!w_i_floating_b[20]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][24]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][24]~102 .extended_lut = "on";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][24]~102 .lut_mask = 64'h1D550C001D553FFF;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][24]~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N0
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][18]~8 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][18]~8_combout  = ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][18]~90_combout  ) ) ) # ( 
// !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][22]~98_combout  ) ) ) # ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum 
// [2] & ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][20]~94_combout  ) ) ) # ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( 
// !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][24]~102_combout  ) ) )

	.dataa(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][18]~90_combout ),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][22]~98_combout ),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][20]~94_combout ),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][24]~102_combout ),
	.datae(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2]),
	.dataf(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][18]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][18]~8 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][18]~8 .lut_mask = 64'h00FF0F0F33335555;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][18]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N6
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[2]~26 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[2]~26_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][10]~21_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][18]~8_combout  & ( (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & 
// (((\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][26]~9_combout )))) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & (((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0])) # 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[2]~25_combout ))) ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][10]~21_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][18]~8_combout  & ( (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & 
// (((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][26]~9_combout  & !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0])))) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & (((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0])) # 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[2]~25_combout ))) ) ) ) # ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][10]~21_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][18]~8_combout  & ( (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & 
// (((\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][26]~9_combout )))) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[2]~25_combout  & 
// ((\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0])))) ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][10]~21_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][18]~8_combout  & ( (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & 
// (((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][26]~9_combout  & !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0])))) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[2]~25_combout  & 
// ((\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0])))) ) ) )

	.dataa(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[2]~25_combout ),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][26]~9_combout ),
	.datad(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]),
	.datae(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][10]~21_combout ),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][18]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[2]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[2]~26 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[2]~26 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[2]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N47
dffeas \w_i_floating_a[3] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_a[3]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_a[3]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_a[3] .is_wysiwyg = "true";
defparam \w_i_floating_a[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N46
dffeas \w_i_floating_b[3]~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_b[3]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\w_i_floating_b[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_b[3]~DUPLICATE .is_wysiwyg = "true";
defparam \w_i_floating_b[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N0
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][7]~26 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][7]~26_combout  = ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( (!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & (((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & 
// ((\w_i_floating_b[3]~DUPLICATE_q ))) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & (w_i_floating_a[3]))))) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & (w_i_floating_a[3])) ) ) # ( 
// \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( (!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & (((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & (\w_i_floating_b[4]~DUPLICATE_q )) # 
// (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ((w_i_floating_a[4])))))) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & ((((w_i_floating_a[4]))))) ) )

	.dataa(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout ),
	.datab(!w_i_floating_a[3]),
	.datac(!\w_i_floating_b[4]~DUPLICATE_q ),
	.datad(!w_i_floating_a[4]),
	.datae(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0]),
	.dataf(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout ),
	.datag(!\w_i_floating_b[3]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][7]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][7]~26 .extended_lut = "on";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][7]~26 .lut_mask = 64'h1B1B0A5F333300FF;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][7]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N41
dffeas \w_i_floating_b[2] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_b[2]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_b[2]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_b[2] .is_wysiwyg = "true";
defparam \w_i_floating_b[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N45
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][5]~23 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][5]~23_combout  = ( \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout  & ( w_i_floating_b[1] & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & (w_i_floating_a[1])) # 
// (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ((w_i_floating_a[2]))) ) ) ) # ( !\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout  & ( w_i_floating_b[1] & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0]) # 
// (w_i_floating_b[2]) ) ) ) # ( \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout  & ( !w_i_floating_b[1] & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & (w_i_floating_a[1])) # 
// (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ((w_i_floating_a[2]))) ) ) ) # ( !\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout  & ( !w_i_floating_b[1] & ( (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & 
// w_i_floating_b[2]) ) ) )

	.dataa(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0]),
	.datab(!w_i_floating_b[2]),
	.datac(!w_i_floating_a[1]),
	.datad(!w_i_floating_a[2]),
	.datae(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout ),
	.dataf(!w_i_floating_b[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][5]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][5]~23 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][5]~23 .lut_mask = 64'h11110A5FBBBB0A5F;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][5]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N35
dffeas \w_i_floating_a[0] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_a[0]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_a[0]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_a[0] .is_wysiwyg = "true";
defparam \w_i_floating_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N10
dffeas \w_i_floating_b[0]~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_b[0]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\w_i_floating_b[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_b[0]~DUPLICATE .is_wysiwyg = "true";
defparam \w_i_floating_b[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N15
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][3]~24 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][3]~24_combout  = ( \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout  & ( (w_i_floating_a[0] & \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0]) ) ) # ( 
// !\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout  & ( (\w_i_floating_b[0]~DUPLICATE_q  & \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0]) ) )

	.dataa(!w_i_floating_a[0]),
	.datab(gnd),
	.datac(!\w_i_floating_b[0]~DUPLICATE_q ),
	.datad(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0]),
	.datae(gnd),
	.dataf(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][3]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][3]~24 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][3]~24 .lut_mask = 64'h000F000F00550055;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][3]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N26
dffeas \w_i_floating_a[5] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_a[5]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_a[5]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_a[5] .is_wysiwyg = "true";
defparam \w_i_floating_a[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N0
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][9]~30 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][9]~30_combout  = ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & 
// ((w_i_floating_b[5]))) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & (w_i_floating_a[5])))) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & (w_i_floating_a[5]))) ) ) # ( 
// \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ((w_i_floating_b[6]))) # 
// (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & (w_i_floating_a[6])))) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & (w_i_floating_a[6]))) ) )

	.dataa(!w_i_floating_a[5]),
	.datab(!w_i_floating_a[6]),
	.datac(!w_i_floating_b[6]),
	.datad(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout ),
	.datae(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0]),
	.dataf(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout ),
	.datag(!w_i_floating_b[5]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][9]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][9]~30 .extended_lut = "on";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][9]~30 .lut_mask = 64'h0F550F3355553333;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][9]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N54
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][3]~25 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][3]~25_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][9]~30_combout  & ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][7]~26_combout )) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][3]~24_combout ))) ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][9]~30_combout  & ( 
// \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][7]~26_combout )) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & 
// ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][3]~24_combout ))) ) ) ) # ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][9]~30_combout  & ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum 
// [2]) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][5]~23_combout ) ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][9]~30_combout  & ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( 
// (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][5]~23_combout ) ) ) )

	.dataa(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][7]~26_combout ),
	.datab(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2]),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][5]~23_combout ),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][3]~24_combout ),
	.datae(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][9]~30_combout ),
	.dataf(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][3]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][3]~25 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][3]~25 .lut_mask = 64'h0303CFCF44774477;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][3]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N21
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][27]~6 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][27]~6_combout  = ( \w_i_floating_b[24]~DUPLICATE_q  & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~0_combout  & (w_i_floating_a[24] & (!w_i_floating_a[23] $ (w_i_floating_b[23])))) ) ) # ( 
// !\w_i_floating_b[24]~DUPLICATE_q  & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~0_combout  & (!w_i_floating_a[24] & (!w_i_floating_a[23] $ (w_i_floating_b[23])))) ) )

	.dataa(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~0_combout ),
	.datab(!w_i_floating_a[24]),
	.datac(!w_i_floating_a[23]),
	.datad(!w_i_floating_b[23]),
	.datae(gnd),
	.dataf(!\w_i_floating_b[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][27]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][27]~6 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][27]~6 .lut_mask = 64'h8008800820022002;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][27]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N37
dffeas \w_i_floating_a[16]~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_a[16]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\w_i_floating_a[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_a[16]~DUPLICATE .is_wysiwyg = "true";
defparam \w_i_floating_a[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N4
dffeas \w_i_floating_b[16]~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_b[16]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\w_i_floating_b[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_b[16]~DUPLICATE .is_wysiwyg = "true";
defparam \w_i_floating_b[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N17
dffeas \w_i_floating_b[15] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_b[15]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_b[15]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_b[15] .is_wysiwyg = "true";
defparam \w_i_floating_b[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N0
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][19]~50 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][19]~50_combout  = ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & 
// ((w_i_floating_b[15]))) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & (w_i_floating_a[15])))) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & (w_i_floating_a[15]))) ) ) # ( 
// \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & ((\w_i_floating_b[16]~DUPLICATE_q ))) # 
// (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & (\w_i_floating_a[16]~DUPLICATE_q )))) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & (\w_i_floating_a[16]~DUPLICATE_q ))) ) )

	.dataa(!w_i_floating_a[15]),
	.datab(!\w_i_floating_a[16]~DUPLICATE_q ),
	.datac(!\w_i_floating_b[16]~DUPLICATE_q ),
	.datad(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout ),
	.datae(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0]),
	.dataf(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout ),
	.datag(!w_i_floating_b[15]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][19]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][19]~50 .extended_lut = "on";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][19]~50 .lut_mask = 64'h0F550F3355553333;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][19]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N6
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][21]~54 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][21]~54_combout  = ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & 
// ((w_i_floating_b[17]))) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & (w_i_floating_a[17])))) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & (w_i_floating_a[17]))) ) ) # ( 
// \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & ((\w_i_floating_b[18]~DUPLICATE_q ))) # 
// (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & (w_i_floating_a[18])))) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & (w_i_floating_a[18]))) ) )

	.dataa(!w_i_floating_a[18]),
	.datab(!w_i_floating_a[17]),
	.datac(!\w_i_floating_b[18]~DUPLICATE_q ),
	.datad(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout ),
	.datae(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0]),
	.dataf(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout ),
	.datag(!w_i_floating_b[17]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][21]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][21]~54 .extended_lut = "on";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][21]~54 .lut_mask = 64'h0F330F5533335555;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][21]~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N17
dffeas \w_i_floating_b[21]~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_b[21]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\w_i_floating_b[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_b[21]~DUPLICATE .is_wysiwyg = "true";
defparam \w_i_floating_b[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N30
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][25]~62 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][25]~62_combout  = ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & 
// (\w_i_floating_b[21]~DUPLICATE_q )) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & ((w_i_floating_a[21]))))) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & (((w_i_floating_a[21]))))) ) ) # ( 
// \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( (!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & (((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & ((w_i_floating_b[22]))) # 
// (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & (w_i_floating_a[22]))))) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & (w_i_floating_a[22])) ) )

	.dataa(!w_i_floating_a[22]),
	.datab(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout ),
	.datac(!w_i_floating_b[22]),
	.datad(!w_i_floating_a[21]),
	.datae(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0]),
	.dataf(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout ),
	.datag(!\w_i_floating_b[21]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][25]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][25]~62 .extended_lut = "on";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][25]~62 .lut_mask = 64'h0C3F1D1D00FF5555;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][25]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N0
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][23]~58 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][23]~58_combout  = ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( (!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & 
// (w_i_floating_b[19])) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & (((w_i_floating_a[19])))))) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & ((((w_i_floating_a[19]))))) ) ) # ( 
// \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( (!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & (w_i_floating_b[20])) # 
// (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & (((w_i_floating_a[20])))))) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & ((((w_i_floating_a[20]))))) ) )

	.dataa(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout ),
	.datab(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout ),
	.datac(!w_i_floating_b[20]),
	.datad(!w_i_floating_a[20]),
	.datae(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0]),
	.dataf(!w_i_floating_a[19]),
	.datag(!w_i_floating_b[19]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][23]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][23]~58 .extended_lut = "on";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][23]~58 .lut_mask = 64'h0808087F7F7F087F;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][23]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N36
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][19]~7 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][19]~7_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][23]~58_combout  & ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2]) # 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][19]~50_combout ) ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][23]~58_combout  & ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][19]~50_combout  & 
// \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2]) ) ) ) # ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][23]~58_combout  & ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( 
// (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][25]~62_combout ))) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][21]~54_combout )) ) ) 
// ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][23]~58_combout  & ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][25]~62_combout 
// ))) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][21]~54_combout )) ) ) )

	.dataa(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][19]~50_combout ),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][21]~54_combout ),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][25]~62_combout ),
	.datad(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2]),
	.datae(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][23]~58_combout ),
	.dataf(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][19]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][19]~7 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][19]~7 .lut_mask = 64'h0F330F330055FF55;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][19]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N41
dffeas \w_i_floating_a[11] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_a[11]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_a[11]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_a[11] .is_wysiwyg = "true";
defparam \w_i_floating_a[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N44
dffeas \w_i_floating_b[11] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_b[11]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_b[11]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_b[11] .is_wysiwyg = "true";
defparam \w_i_floating_b[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N0
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][15]~42 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][15]~42_combout  = ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( (!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & (((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & 
// ((w_i_floating_b[11]))) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & (w_i_floating_a[11]))))) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & (w_i_floating_a[11])) ) ) # ( 
// \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( (!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & (((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & (w_i_floating_b[12])) # 
// (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & ((w_i_floating_a[12])))))) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ((((w_i_floating_a[12]))))) ) )

	.dataa(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout ),
	.datab(!w_i_floating_a[11]),
	.datac(!w_i_floating_b[12]),
	.datad(!w_i_floating_a[12]),
	.datae(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0]),
	.dataf(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout ),
	.datag(!w_i_floating_b[11]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][15]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][15]~42 .extended_lut = "on";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][15]~42 .lut_mask = 64'h1B1B0A5F333300FF;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][15]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N0
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][17]~46 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][17]~46_combout  = ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & 
// ((w_i_floating_b[13]))) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & (w_i_floating_a[13])))) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & (w_i_floating_a[13]))) ) ) # ( 
// \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ((w_i_floating_b[14]))) # 
// (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & (w_i_floating_a[14])))) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & (w_i_floating_a[14]))) ) )

	.dataa(!w_i_floating_a[13]),
	.datab(!w_i_floating_a[14]),
	.datac(!w_i_floating_b[14]),
	.datad(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout ),
	.datae(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0]),
	.dataf(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout ),
	.datag(!w_i_floating_b[13]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][17]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][17]~46 .extended_lut = "on";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][17]~46 .lut_mask = 64'h0F550F3355553333;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][17]~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N6
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][13]~38 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][13]~38_combout  = ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( (!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & 
// (w_i_floating_b[9])) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & (((w_i_floating_a[9])))))) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ((((w_i_floating_a[9]))))) ) ) # ( 
// \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( (!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & (w_i_floating_b[10])) # 
// (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & (((w_i_floating_a[10])))))) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ((((w_i_floating_a[10]))))) ) )

	.dataa(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout ),
	.datab(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout ),
	.datac(!w_i_floating_b[10]),
	.datad(!w_i_floating_a[9]),
	.datae(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0]),
	.dataf(!w_i_floating_a[10]),
	.datag(!w_i_floating_b[9]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][13]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][13]~38 .extended_lut = "on";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][13]~38 .lut_mask = 64'h087F0808087F7F7F;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][13]~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N30
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][11]~34 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][11]~34_combout  = ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( (!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & 
// (w_i_floating_b[7])) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & (((w_i_floating_a[7])))))) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ((((w_i_floating_a[7]))))) ) ) # ( 
// \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( (!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & (w_i_floating_b[8])) # 
// (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & (((w_i_floating_a[8])))))) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ((((w_i_floating_a[8]))))) ) )

	.dataa(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout ),
	.datab(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout ),
	.datac(!w_i_floating_b[8]),
	.datad(!w_i_floating_a[7]),
	.datae(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0]),
	.dataf(!w_i_floating_a[8]),
	.datag(!w_i_floating_b[7]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][11]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][11]~34 .extended_lut = "on";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][11]~34 .lut_mask = 64'h087F0808087F7F7F;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][11]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N30
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][11]~22 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][11]~22_combout  = ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][11]~34_combout  & ( (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][13]~38_combout ) # 
// (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1]) ) ) ) # ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][11]~34_combout  & ( 
// (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][17]~46_combout ))) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][15]~42_combout )) ) ) 
// ) # ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][11]~34_combout  & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][13]~38_combout ) ) 
// ) ) # ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][11]~34_combout  & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & 
// ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][17]~46_combout ))) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][15]~42_combout )) ) ) )

	.dataa(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][15]~42_combout ),
	.datab(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][17]~46_combout ),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][13]~38_combout ),
	.datae(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2]),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][11]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][11]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][11]~22 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][11]~22 .lut_mask = 64'h1D1D00CC1D1D33FF;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][11]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N30
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[3]~24 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[3]~24_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][11]~22_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & 
// ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][19]~7_combout ))) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][3]~25_combout )) ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][11]~22_combout  & ( 
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][19]~7_combout ))) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][3]~25_combout )) ) ) ) # ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][11]~22_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & ( (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][27]~6_combout ) # 
// (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]) ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][11]~22_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & 
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][27]~6_combout ) ) ) )

	.dataa(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][3]~25_combout ),
	.datab(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][27]~6_combout ),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][19]~7_combout ),
	.datae(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][11]~22_combout ),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[3]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[3]~24 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[3]~24 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[3]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N27
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][25]~15 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][25]~15_combout  = ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[2]~1_combout  & ( (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~0_combout  & 
// ((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0])) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][25]~62_combout 
// ))))) ) ) # ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[2]~1_combout  & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~0_combout  & ((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & 
// (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0])) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][25]~62_combout ))))) ) )

	.dataa(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0]),
	.datab(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~0_combout ),
	.datac(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][25]~62_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][25]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][25]~15 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][25]~15 .lut_mask = 64'h808C808C20232023;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][25]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N42
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][17]~14 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][17]~14_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][21]~54_combout  & ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][19]~50_combout )) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][17]~46_combout ))) ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][21]~54_combout  & 
// ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][19]~50_combout )) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] 
// & ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][17]~46_combout ))) ) ) ) # ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][21]~54_combout  & ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( 
// (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1]) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][23]~58_combout ) ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][21]~54_combout  & ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] 
// & ( (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][23]~58_combout  & !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1]) ) ) )

	.dataa(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][19]~50_combout ),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][23]~58_combout ),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][17]~46_combout ),
	.datad(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.datae(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][21]~54_combout ),
	.dataf(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][17]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][17]~14 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][17]~14 .lut_mask = 64'h330033FF550F550F;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][17]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N18
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][9]~20 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][9]~20_combout  = ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][9]~30_combout  ) ) ) # ( 
// !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][13]~38_combout  ) ) ) # ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum 
// [2] & ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][11]~34_combout  ) ) ) # ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( 
// !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][15]~42_combout  ) ) )

	.dataa(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][11]~34_combout ),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][13]~38_combout ),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][15]~42_combout ),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][9]~30_combout ),
	.datae(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2]),
	.dataf(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][9]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][9]~20 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][9]~20 .lut_mask = 64'h0F0F5555333300FF;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][9]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N12
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[1]~27 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[1]~27_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][7]~26_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][3]~24_combout  & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1]) # 
// ((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][5]~23_combout ))) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ))) ) ) ) 
// # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][7]~26_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][3]~24_combout  & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & (((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][5]~23_combout  & 
// \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1])))) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & ((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ) # ((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum 
// [1])))) ) ) ) # ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][7]~26_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][3]~24_combout  & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & 
// ((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1]) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][5]~23_combout ))) ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][7]~26_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][3]~24_combout  & ( 
// (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][5]~23_combout  & \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1])) ) ) )

	.dataa(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ),
	.datab(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2]),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][5]~23_combout ),
	.datad(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.datae(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][7]~26_combout ),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][3]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[1]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[1]~27 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[1]~27 .lut_mask = 64'h000CCC0C332EFF2E;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[1]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N48
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[1]~28 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[1]~28_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][9]~20_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[1]~27_combout  & ( ((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][25]~15_combout )) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][17]~14_combout )))) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]) ) ) ) # ( 
// !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][9]~20_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[1]~27_combout  & ( (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][25]~15_combout ))) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & (((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][17]~14_combout )) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]))) ) ) ) # ( 
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][9]~20_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[1]~27_combout  & ( (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & (((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][25]~15_combout )) # 
// (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]))) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][17]~14_combout )))) ) ) ) 
// # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][9]~20_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[1]~27_combout  & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & ((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][25]~15_combout )) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][17]~14_combout ))))) ) ) )

	.dataa(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ),
	.datab(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][25]~15_combout ),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][17]~14_combout ),
	.datae(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][9]~20_combout ),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[1]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[1]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[1]~28 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[1]~28 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[1]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N48
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][0]~5 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][0]~5_combout  = ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][4]~4_combout  & !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2]) ) ) # ( 
// !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][6]~66_combout  & !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2]) ) )

	.dataa(gnd),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][4]~4_combout ),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][6]~66_combout ),
	.datad(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2]),
	.datae(gnd),
	.dataf(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][0]~5 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][0]~5 .lut_mask = 64'h0F000F0033003300;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N18
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][16]~2 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][16]~2_combout  = ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][16]~86_combout  ) ) ) # ( 
// !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][20]~94_combout  ) ) ) # ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum 
// [2] & ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][18]~90_combout  ) ) ) # ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( 
// !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][22]~98_combout  ) ) )

	.dataa(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][20]~94_combout ),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][18]~90_combout ),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][16]~86_combout ),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][22]~98_combout ),
	.datae(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2]),
	.dataf(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][16]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][16]~2 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][16]~2 .lut_mask = 64'h00FF333355550F0F;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][16]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N3
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][24]~1 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][24]~1_combout  = ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~0_combout  & ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][24]~102_combout 
//  & \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[2]~1_combout ) ) ) ) # ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~0_combout  & ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][24]~102_combout  & !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[2]~1_combout ) ) ) ) # ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~0_combout  & ( 
// !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][26]~0_combout  & \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[2]~1_combout ) ) ) ) # ( 
// !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~0_combout  & ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][26]~0_combout  & 
// !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[2]~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][24]~102_combout ),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][26]~0_combout ),
	.datad(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[2]~1_combout ),
	.datae(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~0_combout ),
	.dataf(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][24]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][24]~1 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][24]~1 .lut_mask = 64'hF00000F033000033;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][24]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N36
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][8]~3 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][8]~3_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][12]~78_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][14]~82_combout  & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2]) # 
// ((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][10]~74_combout ))) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][8]~70_combout ))) ) ) 
// ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][12]~78_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][14]~82_combout  & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & (((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum 
// [1])))) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & ((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][10]~74_combout ))) # 
// (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][8]~70_combout )))) ) ) ) # ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][12]~78_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][14]~82_combout  & ( 
// (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & (((\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1])))) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & 
// ((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][10]~74_combout ))) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][8]~70_combout )))) ) 
// ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][12]~78_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][14]~82_combout  & ( (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & ((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum 
// [1] & ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][10]~74_combout ))) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][8]~70_combout )))) ) ) )

	.dataa(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][8]~70_combout ),
	.datab(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2]),
	.datac(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][10]~74_combout ),
	.datae(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][12]~78_combout ),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][14]~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][8]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][8]~3 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][8]~3 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][8]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N6
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[0]~1 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[0]~1_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][24]~1_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][8]~3_combout  & ( (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ) # 
// ((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][16]~2_combout ))) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][0]~5_combout ))) ) ) ) 
// # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][24]~1_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][8]~3_combout  & ( (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & (((\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0])))) # 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & ((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][16]~2_combout ))) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][0]~5_combout )))) ) ) ) # ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][24]~1_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][8]~3_combout  & ( (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & 
// (((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0])))) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & ((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][16]~2_combout ))) # 
// (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][0]~5_combout )))) ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][24]~1_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][8]~3_combout  & ( 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & ((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][16]~2_combout ))) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][0]~5_combout )))) ) ) )

	.dataa(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][0]~5_combout ),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][16]~2_combout ),
	.datad(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]),
	.datae(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][24]~1_combout ),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][8]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[0]~1 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[0]~1 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N51
cyclonev_lcell_comb \FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_sign_min~0 (
// Equation(s):
// \FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_sign_min~0_combout  = ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[0]~1_combout  & ( (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[2]~26_combout  & (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[3]~24_combout  & 
// !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[1]~28_combout )) ) )

	.dataa(gnd),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[2]~26_combout ),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[3]~24_combout ),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[1]~28_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_sign_min~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_sign_min~0 .extended_lut = "off";
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_sign_min~0 .lut_mask = 64'hC000C00000000000;
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_sign_min~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N45
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[10]~13 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[10]~13_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][10]~21_combout  & ( (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & (((\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & 
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][18]~8_combout )))) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & (((\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0])) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][26]~9_combout ))) ) ) # ( 
// !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][10]~21_combout  & ( (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & (((\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][18]~8_combout )))) # 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][26]~9_combout  & (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]))) ) )

	.dataa(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][26]~9_combout ),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ),
	.datac(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][18]~8_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][10]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[10]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[10]~13 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[10]~13 .lut_mask = 64'h101C101C131F131F;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[10]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N54
cyclonev_lcell_comb \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[7]~18 (
// Equation(s):
// \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[7]~18_combout  = ( w_i_floating_a[7] & ( ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & !\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout )) # (w_i_floating_b[7]) ) ) # ( 
// !w_i_floating_a[7] & ( (w_i_floating_b[7] & ((\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout ) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout ))) ) )

	.dataa(gnd),
	.datab(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout ),
	.datac(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout ),
	.datad(!w_i_floating_b[7]),
	.datae(gnd),
	.dataf(!w_i_floating_a[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[7]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[7]~18 .extended_lut = "off";
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[7]~18 .lut_mask = 64'h003F003FC0FFC0FF;
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[7]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N6
cyclonev_lcell_comb \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[2].u_comp4|u_high|o_equal~0 (
// Equation(s):
// \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[2].u_comp4|u_high|o_equal~0_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][27]~6_combout  & ( \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[7]~18_combout  & ( 
// (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & ((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][19]~7_combout ) # ((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0])))) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & 
// (((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][11]~22_combout  & \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0])))) ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][27]~6_combout  & ( 
// \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[7]~18_combout  & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]) # ((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][19]~7_combout )) # 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & ((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][11]~22_combout )))) ) ) ) # ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][27]~6_combout  & ( !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[7]~18_combout  & 
// ( (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][19]~7_combout  & ((\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0])))) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & 
// (((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][11]~22_combout )))) ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][27]~6_combout  & ( 
// !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[7]~18_combout  & ( (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & ((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][19]~7_combout )) # 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][11]~22_combout ))))) ) ) )

	.dataa(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][19]~7_combout ),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][11]~22_combout ),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ),
	.datad(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]),
	.datae(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][27]~6_combout ),
	.dataf(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[7]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[2].u_comp4|u_high|o_equal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[2].u_comp4|u_high|o_equal~0 .extended_lut = "off";
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[2].u_comp4|u_high|o_equal~0 .lut_mask = 64'h00530F53FFACF0AC;
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[2].u_comp4|u_high|o_equal~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N24
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[9]~12 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[9]~12_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][9]~20_combout  & ( (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][17]~14_combout ))) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & (((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][25]~15_combout )) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]))) ) ) # ( 
// !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][9]~20_combout  & ( (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][17]~14_combout ))) # 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][25]~15_combout )))) ) )

	.dataa(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ),
	.datab(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][17]~14_combout ),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][25]~15_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][9]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[9]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[9]~12 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[9]~12 .lut_mask = 64'h0246024613571357;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[9]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N41
dffeas \w_i_floating_b[4] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_b[4]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_b[4]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_b[4] .is_wysiwyg = "true";
defparam \w_i_floating_b[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N40
dffeas \w_i_floating_a[4]~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_a[4]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\w_i_floating_a[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_a[4]~DUPLICATE .is_wysiwyg = "true";
defparam \w_i_floating_a[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N21
cyclonev_lcell_comb \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[4]~15 (
// Equation(s):
// \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[4]~15_combout  = ( \w_i_floating_a[4]~DUPLICATE_q  & ( (!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout ) # (w_i_floating_b[4]) ) ) # ( !\w_i_floating_a[4]~DUPLICATE_q  & ( (w_i_floating_b[4] & 
// \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!w_i_floating_b[4]),
	.datad(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout ),
	.datae(gnd),
	.dataf(!\w_i_floating_a[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[4]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[4]~15 .extended_lut = "off";
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[4]~15 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[4]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N42
cyclonev_lcell_comb \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[2].u_comp4|u_low|o_equal~0 (
// Equation(s):
// \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[2].u_comp4|u_low|o_equal~0_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][24]~1_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][8]~3_combout  & ( 
// !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[4]~15_combout  $ (((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & ((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][16]~2_combout ) # (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]))))) 
// ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][24]~1_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][8]~3_combout  & ( !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[4]~15_combout  $ 
// (((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]) # ((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][16]~2_combout  & !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout )))) ) ) ) # ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][24]~1_combout  & ( 
// !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][8]~3_combout  & ( !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[4]~15_combout  $ (((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & ((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][16]~2_combout ) # 
// (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]))) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & ((\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]))))) ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][24]~1_combout 
//  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][8]~3_combout  & ( !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[4]~15_combout  $ (((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][16]~2_combout ) # ((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum 
// [0]) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout )))) ) ) )

	.dataa(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[4]~15_combout ),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][16]~2_combout ),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ),
	.datad(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]),
	.datae(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][24]~1_combout ),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][8]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[2].u_comp4|u_low|o_equal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[2].u_comp4|u_low|o_equal~0 .extended_lut = "off";
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[2].u_comp4|u_low|o_equal~0 .lut_mask = 64'h55655A65556A5A6A;
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[2].u_comp4|u_low|o_equal~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N21
cyclonev_lcell_comb \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[6]~17 (
// Equation(s):
// \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[6]~17_combout  = ( \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout  & ( w_i_floating_b[6] ) ) # ( !\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout  & ( w_i_floating_a[6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!w_i_floating_a[6]),
	.datad(!w_i_floating_b[6]),
	.datae(gnd),
	.dataf(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[6]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[6]~17 .extended_lut = "off";
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[6]~17 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[6]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N27
cyclonev_lcell_comb \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[5]~16 (
// Equation(s):
// \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[5]~16_combout  = ( w_i_floating_b[5] & ( w_i_floating_a[5] ) ) # ( !w_i_floating_b[5] & ( w_i_floating_a[5] & ( !\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout  ) ) ) # ( w_i_floating_b[5] & ( 
// !w_i_floating_a[5] & ( \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout ),
	.datad(gnd),
	.datae(!w_i_floating_b[5]),
	.dataf(!w_i_floating_a[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[5]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[5]~16 .extended_lut = "off";
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[5]~16 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[5]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N12
cyclonev_lcell_comb \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~14 (
// Equation(s):
// \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~14_combout  = ( \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[6]~17_combout  & ( \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[5]~16_combout  & ( (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[10]~13_combout  & 
// (!\FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[2].u_comp4|u_high|o_equal~0_combout  & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[9]~12_combout  & !\FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[2].u_comp4|u_low|o_equal~0_combout ))) ) ) ) # ( 
// !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[6]~17_combout  & ( \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[5]~16_combout  & ( (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[10]~13_combout  & 
// (!\FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[2].u_comp4|u_high|o_equal~0_combout  & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[9]~12_combout  & !\FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[2].u_comp4|u_low|o_equal~0_combout ))) ) ) ) # ( 
// \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[6]~17_combout  & ( !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[5]~16_combout  & ( (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[10]~13_combout  & 
// (!\FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[2].u_comp4|u_high|o_equal~0_combout  & (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[9]~12_combout  & !\FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[2].u_comp4|u_low|o_equal~0_combout ))) ) ) ) # ( 
// !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[6]~17_combout  & ( !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[5]~16_combout  & ( (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[10]~13_combout  & 
// (!\FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[2].u_comp4|u_high|o_equal~0_combout  & (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[9]~12_combout  & !\FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[2].u_comp4|u_low|o_equal~0_combout ))) ) ) )

	.dataa(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[10]~13_combout ),
	.datab(!\FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[2].u_comp4|u_high|o_equal~0_combout ),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[9]~12_combout ),
	.datad(!\FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[2].u_comp4|u_low|o_equal~0_combout ),
	.datae(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[6]~17_combout ),
	.dataf(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[5]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~14 .extended_lut = "off";
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~14 .lut_mask = 64'h8000400008000400;
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N36
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][23]~10 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][23]~10_combout  = ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][23]~58_combout  & 
// (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[2]~1_combout  $ (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~0_combout ))) ) ) ) # ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( 
// \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][25]~62_combout  & (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[2]~1_combout  $ 
// (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~0_combout ))) ) ) ) # ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( 
// (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[2]~1_combout  $ (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~0_combout )) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][23]~58_combout ) ) ) ) # ( 
// !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][25]~62_combout  & 
// (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[2]~1_combout  $ (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~0_combout ))) ) ) )

	.dataa(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[2]~1_combout ),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][23]~58_combout ),
	.datac(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~0_combout ),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][25]~62_combout ),
	.datae(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.dataf(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][23]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][23]~10 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][23]~10 .lut_mask = 64'h00A57B7B00A52121;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][23]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N48
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][15]~16 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][15]~16_combout  = ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][17]~46_combout  & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][19]~50_combout )) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][15]~42_combout ))) ) ) ) # ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum 
// [1] & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][17]~46_combout  & ( (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2]) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][21]~54_combout ) ) ) ) # ( 
// \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][17]~46_combout  & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][19]~50_combout )) # 
// (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][15]~42_combout ))) ) ) ) # ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( 
// !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][17]~46_combout  & ( (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][21]~54_combout  & !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2]) ) ) )

	.dataa(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][21]~54_combout ),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][19]~50_combout ),
	.datac(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2]),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][15]~42_combout ),
	.datae(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][17]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][15]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][15]~16 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][15]~16 .lut_mask = 64'h5050303F5F5F303F;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][15]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N6
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[7]~16 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[7]~16_combout  = ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][9]~30_combout  & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1]) # 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][7]~26_combout ) ) ) ) # ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][9]~30_combout  & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] 
// & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][13]~38_combout )) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][11]~34_combout ))) ) ) ) # ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum 
// [2] & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][9]~30_combout  & ( (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][7]~26_combout ) ) ) ) # ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum 
// [2] & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][9]~30_combout  & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][13]~38_combout )) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] 
// & ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][11]~34_combout ))) ) ) )

	.dataa(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][13]~38_combout ),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][11]~34_combout ),
	.datac(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][7]~26_combout ),
	.datae(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2]),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][9]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[7]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[7]~16 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[7]~16 .lut_mask = 64'h5353000F5353F0FF;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[7]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N42
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[7]~17 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[7]~17_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[7]~16_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & ( (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]) # 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][23]~10_combout ) ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[7]~16_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & ( (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][23]~10_combout  & 
// !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]) ) ) ) # ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[7]~16_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & ( (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][15]~16_combout  & 
// \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]) ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[7]~16_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & ( (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][15]~16_combout  & 
// \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]) ) ) )

	.dataa(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][23]~10_combout ),
	.datab(gnd),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][15]~16_combout ),
	.datad(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]),
	.datae(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[7]~16_combout ),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[7]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[7]~17 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[7]~17 .lut_mask = 64'h000F000F550055FF;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[7]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N42
cyclonev_lcell_comb \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[2]~22 (
// Equation(s):
// \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[2]~22_combout  = ( w_i_floating_a[2] & ( (!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout ) # (\w_i_floating_b[2]~DUPLICATE_q ) ) ) # ( !w_i_floating_a[2] & ( (\w_i_floating_b[2]~DUPLICATE_q  & 
// \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\w_i_floating_b[2]~DUPLICATE_q ),
	.datad(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout ),
	.datae(gnd),
	.dataf(!w_i_floating_a[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[2]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[2]~22 .extended_lut = "off";
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[2]~22 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[2]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N12
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[6]~20 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[6]~20_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][10]~74_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][12]~78_combout  & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2]) # 
// ((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][8]~70_combout ))) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][6]~66_combout ))) ) ) 
// ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][10]~74_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][12]~78_combout  & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & (((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum 
// [1])))) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & ((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][8]~70_combout ))) # 
// (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][6]~66_combout )))) ) ) ) # ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][10]~74_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][12]~78_combout  & ( 
// (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & (((\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1])))) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & 
// ((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][8]~70_combout ))) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][6]~66_combout )))) ) ) 
// ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][10]~74_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][12]~78_combout  & ( (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & ((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] 
// & ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][8]~70_combout ))) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][6]~66_combout )))) ) ) )

	.dataa(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][6]~66_combout ),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][8]~70_combout ),
	.datac(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2]),
	.datad(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.datae(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][10]~74_combout ),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][12]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[6]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[6]~20 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[6]~20 .lut_mask = 64'h030503F5F305F3F5;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[6]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N24
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][22]~11 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][22]~11_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][22]~98_combout  & ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][26]~0_combout ) # 
// (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~0_combout  $ (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[2]~1_combout )) ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][22]~98_combout  & ( 
// \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][26]~0_combout  & (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~0_combout  $ 
// (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[2]~1_combout ))) ) ) ) # ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][22]~98_combout  & ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][24]~102_combout  & (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~0_combout  $ (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[2]~1_combout ))) ) ) ) # ( 
// !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][22]~98_combout  & ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][24]~102_combout  & 
// (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~0_combout  $ (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[2]~1_combout ))) ) ) )

	.dataa(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[3]~0_combout ),
	.datab(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_c[2]~1_combout ),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][24]~102_combout ),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][26]~0_combout ),
	.datae(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][22]~98_combout ),
	.dataf(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][22]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][22]~11 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][22]~11 .lut_mask = 64'h090909096600FF99;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][22]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N48
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][14]~19 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][14]~19_combout  = ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][14]~82_combout  ) ) ) # ( 
// !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][18]~90_combout  ) ) ) # ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum 
// [2] & ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][16]~86_combout  ) ) ) # ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( 
// !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][20]~94_combout  ) ) )

	.dataa(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][14]~82_combout ),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][20]~94_combout ),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][16]~86_combout ),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][18]~90_combout ),
	.datae(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2]),
	.dataf(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][14]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][14]~19 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][14]~19 .lut_mask = 64'h33330F0F00FF5555;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][14]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N24
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[6]~21 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[6]~21_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][14]~19_combout  & ( (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & (((\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0])))) # 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & ((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][22]~11_combout ))) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[6]~20_combout )))) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][14]~19_combout  & ( (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & ((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & 
// ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][22]~11_combout ))) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[6]~20_combout )))) ) )

	.dataa(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[6]~20_combout ),
	.datac(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][22]~11_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][14]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[6]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[6]~21 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[6]~21 .lut_mask = 64'h015101510B5B0B5B;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[6]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N0
cyclonev_lcell_comb \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[3]~19 (
// Equation(s):
// \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[3]~19_combout  = ( \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout  & ( w_i_floating_b[3] ) ) # ( !\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout  & ( \w_i_floating_a[3]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\w_i_floating_a[3]~DUPLICATE_q ),
	.datad(!w_i_floating_b[3]),
	.datae(gnd),
	.dataf(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[3]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[3]~19 .extended_lut = "off";
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[3]~19 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[3]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N48
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][12]~17 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][12]~17_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][14]~82_combout  & ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][16]~86_combout )) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][12]~78_combout ))) ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][14]~82_combout  & 
// ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][16]~86_combout )) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] 
// & ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][12]~78_combout ))) ) ) ) # ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][14]~82_combout  & ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( 
// (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2]) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][18]~90_combout ) ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][14]~82_combout  & ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] 
// & ( (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][18]~90_combout  & !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2]) ) ) )

	.dataa(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][18]~90_combout ),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][16]~86_combout ),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][12]~78_combout ),
	.datad(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2]),
	.datae(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][14]~82_combout ),
	.dataf(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][12]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][12]~17 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][12]~17 .lut_mask = 64'h550055FF330F330F;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][12]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N51
cyclonev_lcell_comb \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[0]~20 (
// Equation(s):
// \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[0]~20_combout  = ( w_i_floating_b[0] & ( (\w_i_floating_a[0]~DUPLICATE_q ) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout ) ) ) # ( !w_i_floating_b[0] & ( 
// (!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout  & \w_i_floating_a[0]~DUPLICATE_q ) ) )

	.dataa(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout ),
	.datab(gnd),
	.datac(!\w_i_floating_a[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!w_i_floating_b[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[0]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[0]~20 .extended_lut = "off";
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[0]~20 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[0]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N42
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][20]~12 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][20]~12_combout  = ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][20]~94_combout  ) ) ) # ( 
// !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][24]~102_combout  ) ) ) # ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum 
// [2] & ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][22]~98_combout  ) ) ) # ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( 
// !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][26]~0_combout  ) ) )

	.dataa(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][26]~0_combout ),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][22]~98_combout ),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][20]~94_combout ),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][24]~102_combout ),
	.datae(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2]),
	.dataf(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][20]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][20]~12 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][20]~12 .lut_mask = 64'hAAAA333300FF0F0F;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][20]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N9
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~18 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~18_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][10]~74_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][8]~70_combout  & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2]) # 
// ((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][6]~66_combout ))) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][4]~4_combout ))) ) ) ) 
// # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][10]~74_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][8]~70_combout  & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1])) # 
// (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & ((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][6]~66_combout ))) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][4]~4_combout )))) ) ) ) # ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][10]~74_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][8]~70_combout  & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & 
// (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1])) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & ((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][6]~66_combout 
// ))) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][4]~4_combout )))) ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][10]~74_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][8]~70_combout  
// & ( (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & ((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][6]~66_combout ))) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum 
// [1] & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][4]~4_combout )))) ) ) )

	.dataa(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2]),
	.datab(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][4]~4_combout ),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][6]~66_combout ),
	.datae(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][10]~74_combout ),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][8]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~18 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~18 .lut_mask = 64'h014589CD2367ABEF;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N0
cyclonev_lcell_comb \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[1].u_comp4|u_low|o_equal~0 (
// Equation(s):
// \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[1].u_comp4|u_low|o_equal~0_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][20]~12_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~18_combout  & ( 
// !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[0]~20_combout  $ (((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & ((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]) # (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][12]~17_combout ))))) 
// ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][20]~12_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~18_combout  & ( !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[0]~20_combout  $ 
// (((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]) # ((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][12]~17_combout )))) ) ) ) # ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][20]~12_combout  & ( 
// !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~18_combout  & ( !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[0]~20_combout  $ (((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout )) # 
// (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & ((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][12]~17_combout ) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ))))) ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][20]~12_combout  & ( 
// !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~18_combout  & ( !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[0]~20_combout  $ (((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]) # ((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][12]~17_combout ) # 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout )))) ) ) )

	.dataa(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][12]~17_combout ),
	.datad(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[0]~20_combout ),
	.datae(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][20]~12_combout ),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[1].u_comp4|u_low|o_equal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[1].u_comp4|u_low|o_equal~0 .extended_lut = "off";
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[1].u_comp4|u_low|o_equal~0 .lut_mask = 64'h04FB26D915EA37C8;
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[1].u_comp4|u_low|o_equal~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N27
cyclonev_lcell_comb \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[1]~21 (
// Equation(s):
// \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[1]~21_combout  = ( \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout  & ( w_i_floating_b[1] ) ) # ( !\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout  & ( w_i_floating_a[1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!w_i_floating_a[1]),
	.datad(!w_i_floating_b[1]),
	.datae(gnd),
	.dataf(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[1]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[1]~21 .extended_lut = "off";
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[1]~21 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[1]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N30
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[5]~19 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[5]~19_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][9]~30_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][7]~26_combout  & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & 
// (((\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2])) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][11]~34_combout ))) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & (((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum 
// [2]) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][5]~23_combout )))) ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][9]~30_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][7]~26_combout  & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum 
// [1] & (((\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2])) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][11]~34_combout ))) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & 
// (((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][5]~23_combout  & \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2])))) ) ) ) # ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][9]~30_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][7]~26_combout  & ( 
// (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][11]~34_combout  & ((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2])))) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] 
// & (((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2]) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][5]~23_combout )))) ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][9]~30_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][7]~26_combout  
// & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][11]~34_combout  & ((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2])))) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum 
// [1] & (((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][5]~23_combout  & \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2])))) ) ) )

	.dataa(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][11]~34_combout ),
	.datab(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][5]~23_combout ),
	.datad(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2]),
	.datae(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][9]~30_combout ),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][7]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[5]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[5]~19 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[5]~19 .lut_mask = 64'h4403770344CF77CF;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[5]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N51
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][21]~13 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][21]~13_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][23]~58_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][25]~62_combout  & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & 
// (((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0]) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2])))) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & 
// (((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2])) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][21]~54_combout ))) ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][23]~58_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][25]~62_combout  
// & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & (((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2])))) # 
// (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & (((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2])) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][21]~54_combout ))) ) ) ) # ( 
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][23]~58_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][25]~62_combout  & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & (((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0]) # 
// (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2])))) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][21]~54_combout  & ((\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum 
// [2])))) ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][23]~58_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][25]~62_combout  & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & 
// (((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2])))) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][21]~54_combout  
// & ((\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2])))) ) ) )

	.dataa(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][21]~54_combout ),
	.datab(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0]),
	.datac(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.datad(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2]),
	.datae(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][23]~58_combout ),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][25]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][21]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][21]~13 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][21]~13 .lut_mask = 64'hC005C0F5CF05CFF5;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][21]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N12
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][13]~18 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][13]~18_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][15]~42_combout  & ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & 
// ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][17]~46_combout ))) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][13]~38_combout )) ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][15]~42_combout  & 
// ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][17]~46_combout ))) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum 
// [2] & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][13]~38_combout )) ) ) ) # ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][15]~42_combout  & ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( 
// (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2]) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][19]~50_combout ) ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][15]~42_combout  & ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] 
// & ( (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][19]~50_combout  & !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2]) ) ) )

	.dataa(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][19]~50_combout ),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][13]~38_combout ),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][17]~46_combout ),
	.datad(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2]),
	.datae(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][15]~42_combout ),
	.dataf(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][13]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][13]~18 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][13]~18 .lut_mask = 64'h550055FF0F330F33;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][13]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N36
cyclonev_lcell_comb \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[1].u_comp4|u_low|o_equal~1 (
// Equation(s):
// \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[1].u_comp4|u_low|o_equal~1_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][21]~13_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][13]~18_combout  & ( 
// !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[1]~21_combout  $ (((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0])) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & 
// (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[5]~19_combout )))) ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][21]~13_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][13]~18_combout  & ( 
// !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[1]~21_combout  $ (((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]) # ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[5]~19_combout )))) ) ) ) 
// # ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][21]~13_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][13]~18_combout  & ( !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[1]~21_combout  $ (((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ) # 
// ((\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[5]~19_combout )))) ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][21]~13_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][13]~18_combout  & ( 
// !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[1]~21_combout  $ (((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ) # ((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]) # (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[5]~19_combout )))) ) 
// ) )

	.dataa(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[1]~21_combout ),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ),
	.datac(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[5]~19_combout ),
	.datae(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][21]~13_combout ),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][13]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[1].u_comp4|u_low|o_equal~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[1].u_comp4|u_low|o_equal~1 .extended_lut = "off";
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[1].u_comp4|u_low|o_equal~1 .lut_mask = 64'h55566566595A696A;
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[1].u_comp4|u_low|o_equal~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N36
cyclonev_lcell_comb \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~18 (
// Equation(s):
// \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~18_combout  = ( !\FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[1].u_comp4|u_low|o_equal~0_combout  & ( !\FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[1].u_comp4|u_low|o_equal~1_combout  & ( 
// (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[7]~17_combout  & (!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[3]~19_combout  & (!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[2]~22_combout  $ (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[6]~21_combout )))) # 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[7]~17_combout  & (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[3]~19_combout  & (!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[2]~22_combout  $ (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[6]~21_combout )))) ) ) 
// )

	.dataa(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[7]~17_combout ),
	.datab(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[2]~22_combout ),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[6]~21_combout ),
	.datad(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[3]~19_combout ),
	.datae(!\FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[1].u_comp4|u_low|o_equal~0_combout ),
	.dataf(!\FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[1].u_comp4|u_low|o_equal~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~18 .extended_lut = "off";
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~18 .lut_mask = 64'h8241000000000000;
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N3
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~22 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~22_combout  = ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & ( (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][12]~17_combout )) # 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~18_combout ))) ) ) # ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & ( (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & 
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][20]~12_combout ) ) )

	.dataa(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][12]~17_combout ),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~18_combout ),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][20]~12_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~22 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~22 .lut_mask = 64'h0055005527272727;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N42
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[5]~23 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[5]~23_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][21]~13_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][13]~18_combout  & ( (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & 
// (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0])) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & ((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[5]~19_combout ))) ) ) ) # ( 
// !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][21]~13_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][13]~18_combout  & ( (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & ((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ) # 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[5]~19_combout ))) ) ) ) # ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][21]~13_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][13]~18_combout  & ( (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & 
// ((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[5]~19_combout ))) ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][21]~13_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][13]~18_combout  & ( 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[5]~19_combout )) ) ) )

	.dataa(gnd),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ),
	.datac(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[5]~19_combout ),
	.datae(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][21]~13_combout ),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][13]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[5]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[5]~23 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[5]~23 .lut_mask = 64'h000330330C0F3C3F;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[5]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N21
cyclonev_lcell_comb \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~19 (
// Equation(s):
// \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~19_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[6]~21_combout  & ( (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[2]~22_combout  & (!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[3]~19_combout  $ 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[7]~17_combout ))) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[6]~21_combout  & ( (!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[2]~22_combout  & 
// (!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[3]~19_combout  $ (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[7]~17_combout ))) ) )

	.dataa(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[3]~19_combout ),
	.datab(gnd),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[7]~17_combout ),
	.datad(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[2]~22_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[6]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~19 .extended_lut = "off";
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~19 .lut_mask = 64'hA500A50000A500A5;
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N18
cyclonev_lcell_comb \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[1]~20 (
// Equation(s):
// \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[1]~20_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[6]~21_combout  & ( (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[3]~19_combout  & !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[7]~17_combout ) ) ) # ( 
// !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[6]~21_combout  & ( (!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[3]~19_combout  & (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[7]~17_combout  & \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[2]~22_combout )) # 
// (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[3]~19_combout  & ((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[7]~17_combout ) # (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[2]~22_combout ))) ) )

	.dataa(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[3]~19_combout ),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[7]~17_combout ),
	.datac(gnd),
	.datad(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[2]~22_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[6]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[1]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[1]~20 .extended_lut = "off";
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[1]~20 .lut_mask = 64'h44DD44DD44444444;
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[1]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N54
cyclonev_lcell_comb \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[1]~21 (
// Equation(s):
// \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[1]~21_combout  = ( \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~19_combout  & ( !\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[1]~20_combout  & ( (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[5]~23_combout  & 
// (!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[1]~21_combout  & ((!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[0]~20_combout ) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~22_combout )))) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[5]~23_combout  & 
// (((!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[0]~20_combout ) # (!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[1]~21_combout )) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~22_combout ))) ) ) ) # ( 
// !\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~19_combout  & ( !\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[1]~20_combout  ) )

	.dataa(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~22_combout ),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[5]~23_combout ),
	.datac(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[0]~20_combout ),
	.datad(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[1]~21_combout ),
	.datae(!\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~19_combout ),
	.dataf(!\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[1]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[1]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[1]~21 .extended_lut = "off";
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[1]~21 .lut_mask = 64'hFFFFF73100000000;
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[1]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N51
cyclonev_lcell_comb \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~15 (
// Equation(s):
// \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~15_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[10]~13_combout  & ( (!\FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[2].u_comp4|u_high|o_equal~0_combout  & 
// \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[6]~17_combout ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[10]~13_combout  & ( (!\FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[2].u_comp4|u_high|o_equal~0_combout  & 
// !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[6]~17_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[2].u_comp4|u_high|o_equal~0_combout ),
	.datad(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[6]~17_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[10]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~15 .extended_lut = "off";
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~15 .lut_mask = 64'hF000F00000F000F0;
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N27
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[8]~14 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[8]~14_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][8]~3_combout  & ( (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][16]~2_combout ))) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & (((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][24]~1_combout )) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]))) ) ) # ( 
// !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][8]~3_combout  & ( (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][16]~2_combout ))) # 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][24]~1_combout )))) ) )

	.dataa(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ),
	.datab(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][16]~2_combout ),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][24]~1_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][8]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[8]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[8]~14 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[8]~14 .lut_mask = 64'h0246024613571357;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[8]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N48
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[11]~15 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[11]~15_combout  = ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & ( (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][19]~7_combout ))) # 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][11]~22_combout )) ) ) # ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & ( (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & 
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][27]~6_combout ) ) )

	.dataa(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][11]~22_combout ),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][27]~6_combout ),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][19]~7_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[11]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[11]~15 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[11]~15 .lut_mask = 64'h0505050511BB11BB;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[11]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N39
cyclonev_lcell_comb \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[2]~16 (
// Equation(s):
// \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[2]~16_combout  = ( \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[6]~17_combout  & ( (!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[7]~18_combout  & (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[10]~13_combout  & 
// !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[11]~15_combout )) # (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[7]~18_combout  & ((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[10]~13_combout ) # (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[11]~15_combout ))) ) ) # ( 
// !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[6]~17_combout  & ( (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[7]~18_combout  & !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[11]~15_combout ) ) )

	.dataa(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[7]~18_combout ),
	.datab(gnd),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[10]~13_combout ),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[11]~15_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[6]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[2]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[2]~16 .extended_lut = "off";
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[2]~16 .lut_mask = 64'h55005500F550F550;
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[2]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N54
cyclonev_lcell_comb \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[2]~17 (
// Equation(s):
// \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[2]~17_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[8]~14_combout  & ( !\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[2]~16_combout  & ( (!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[5]~16_combout ) # 
// ((!\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~15_combout ) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[9]~12_combout )) ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[8]~14_combout  & ( !\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[2]~16_combout  & ( 
// (!\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~15_combout ) # ((!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[4]~15_combout  & ((!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[5]~16_combout ) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[9]~12_combout ))) 
// # (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[4]~15_combout  & (!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[5]~16_combout  & \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[9]~12_combout ))) ) ) )

	.dataa(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[4]~15_combout ),
	.datab(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[5]~16_combout ),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[9]~12_combout ),
	.datad(!\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~15_combout ),
	.datae(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[8]~14_combout ),
	.dataf(!\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[2]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[2]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[2]~17 .extended_lut = "off";
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[2]~17 .lut_mask = 64'hFF8EFFCF00000000;
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[2]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N0
cyclonev_lcell_comb \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[13]~10 (
// Equation(s):
// \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[13]~10_combout  = ( \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout  & ( w_i_floating_a[13] & ( w_i_floating_b[13] ) ) ) # ( !\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout  & ( 
// w_i_floating_a[13] ) ) # ( \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout  & ( !w_i_floating_a[13] & ( w_i_floating_b[13] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!w_i_floating_b[13]),
	.datad(gnd),
	.datae(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout ),
	.dataf(!w_i_floating_a[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[13]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[13]~10 .extended_lut = "off";
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[13]~10 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[13]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N24
cyclonev_lcell_comb \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[12]~9 (
// Equation(s):
// \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[12]~9_combout  = ( w_i_floating_a[12] & ( (!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout ) # (w_i_floating_b[12]) ) ) # ( !w_i_floating_a[12] & ( (w_i_floating_b[12] & 
// \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!w_i_floating_b[12]),
	.datad(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout ),
	.datae(gnd),
	.dataf(!w_i_floating_a[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[12]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[12]~9 .extended_lut = "off";
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[12]~9 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[12]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N54
cyclonev_lcell_comb \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~23 (
// Equation(s):
// \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~23_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][24]~1_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & ( (!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[13]~10_combout  & 
// (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[12]~9_combout )) # (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[13]~10_combout  & 
// (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0])) ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][24]~1_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & ( 
// (!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[13]~10_combout  & (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[12]~9_combout )) # 
// (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[13]~10_combout  & (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0])) ) ) ) # ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][24]~1_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  
// & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & (!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[13]~10_combout  & ((!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[12]~9_combout )))) # 
// (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[12]~9_combout  & (!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[13]~10_combout  $ 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][25]~15_combout )))) ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][24]~1_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & ( (!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[12]~9_combout  
// & (!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[13]~10_combout  $ (((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][25]~15_combout  & \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]))))) ) ) )

	.dataa(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[13]~10_combout ),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][25]~15_combout ),
	.datac(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]),
	.datad(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[12]~9_combout ),
	.datae(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][24]~1_combout ),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~23 .extended_lut = "off";
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~23 .lut_mask = 64'hA900A009A505A505;
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N6
cyclonev_lcell_comb \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~6 (
// Equation(s):
// \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~6_combout  = ( \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~23_combout  & ( \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[12]~9_combout  & ( (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ) # 
// ((\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][16]~2_combout  & \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][17]~14_combout ))) ) ) ) # ( !\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~23_combout  & ( 
// \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[12]~9_combout  & ( (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][16]~2_combout  & (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][17]~14_combout  & 
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ))) ) ) ) # ( \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~23_combout  & ( !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[12]~9_combout  & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]) 
// # ((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ) # ((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][16]~2_combout  & \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][17]~14_combout ))) ) ) ) # ( !\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~23_combout  & ( 
// !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[12]~9_combout  & ( (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][16]~2_combout  & (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][17]~14_combout  & 
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ))) ) ) )

	.dataa(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][16]~2_combout ),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][17]~14_combout ),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ),
	.datae(!\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~23_combout ),
	.dataf(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[12]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~6 .extended_lut = "off";
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~6 .lut_mask = 64'h0040FFAE0010FF01;
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N3
cyclonev_lcell_comb \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[8]~12 (
// Equation(s):
// \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[8]~12_combout  = ( w_i_floating_a[8] & ( ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & !\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout )) # (w_i_floating_b[8]) ) ) # ( 
// !w_i_floating_a[8] & ( (w_i_floating_b[8] & ((\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout ) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout ))) ) )

	.dataa(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout ),
	.datab(gnd),
	.datac(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout ),
	.datad(!w_i_floating_b[8]),
	.datae(gnd),
	.dataf(!w_i_floating_a[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[8]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[8]~12 .extended_lut = "off";
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[8]~12 .lut_mask = 64'h005F005FA0FFA0FF;
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[8]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N33
cyclonev_lcell_comb \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[3].u_comp4|u_low|o_equal~0 (
// Equation(s):
// \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[3].u_comp4|u_low|o_equal~0_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][12]~17_combout  & ( !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[8]~12_combout  $ 
// (((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]) # ((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][20]~12_combout )))) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][12]~17_combout  & ( 
// !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[8]~12_combout  $ ((((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]) # (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][20]~12_combout )) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ))) 
// ) )

	.dataa(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ),
	.datab(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][20]~12_combout ),
	.datad(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[8]~12_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][12]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[3].u_comp4|u_low|o_equal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[3].u_comp4|u_low|o_equal~0 .extended_lut = "off";
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[3].u_comp4|u_low|o_equal~0 .lut_mask = 64'h02FD02FD13EC13EC;
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[3].u_comp4|u_low|o_equal~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N42
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[14]~9 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[14]~9_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][14]~19_combout  & ( (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ) # 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][22]~11_combout ))) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][14]~19_combout  & ( (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][22]~11_combout  & 
// !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout )) ) )

	.dataa(gnd),
	.datab(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][22]~11_combout ),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][14]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[14]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[14]~9 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[14]~9 .lut_mask = 64'h0300030003330333;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[14]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N18
cyclonev_lcell_comb \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[9]~13 (
// Equation(s):
// \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[9]~13_combout  = ( \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ( w_i_floating_b[9] ) ) # ( !\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ( 
// (!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & ((w_i_floating_a[9]))) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & (w_i_floating_b[9])) ) )

	.dataa(gnd),
	.datab(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout ),
	.datac(!w_i_floating_b[9]),
	.datad(!w_i_floating_a[9]),
	.datae(gnd),
	.dataf(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[9]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[9]~13 .extended_lut = "off";
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[9]~13 .lut_mask = 64'h03CF03CF0F0F0F0F;
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[9]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N30
cyclonev_lcell_comb \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[3].u_comp4|u_low|o_equal~1 (
// Equation(s):
// \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[3].u_comp4|u_low|o_equal~1_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][13]~18_combout  & ( !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[9]~13_combout  $ 
// (((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]) # ((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][21]~13_combout )))) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][13]~18_combout  & ( 
// !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[9]~13_combout  $ ((((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]) # (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][21]~13_combout )) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ))) 
// ) )

	.dataa(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ),
	.datab(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]),
	.datac(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[9]~13_combout ),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][21]~13_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][13]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[3].u_comp4|u_low|o_equal~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[3].u_comp4|u_low|o_equal~1 .extended_lut = "off";
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[3].u_comp4|u_low|o_equal~1 .lut_mask = 64'h0F2D0F2D1E3C1E3C;
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[3].u_comp4|u_low|o_equal~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N36
cyclonev_lcell_comb \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[11]~11 (
// Equation(s):
// \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[11]~11_combout  = ( \w_i_floating_a[11]~DUPLICATE_q  & ( w_i_floating_b[11] ) ) # ( !\w_i_floating_a[11]~DUPLICATE_q  & ( w_i_floating_b[11] & ( \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout  ) ) 
// ) # ( \w_i_floating_a[11]~DUPLICATE_q  & ( !w_i_floating_b[11] & ( !\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout  ) ) )

	.dataa(gnd),
	.datab(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\w_i_floating_a[11]~DUPLICATE_q ),
	.dataf(!w_i_floating_b[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[11]~11 .extended_lut = "off";
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[11]~11 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N27
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[15]~8 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[15]~8_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][15]~16_combout  & ( (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][23]~10_combout ) # 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ))) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][15]~16_combout  & ( (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & 
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][23]~10_combout )) ) )

	.dataa(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ),
	.datab(gnd),
	.datac(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][23]~10_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][15]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[15]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[15]~8 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[15]~8 .lut_mask = 64'h000A000A050F050F;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[15]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N39
cyclonev_lcell_comb \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[10]~14 (
// Equation(s):
// \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[10]~14_combout  = ( \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout  & ( w_i_floating_b[10] ) ) # ( !\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout  & ( w_i_floating_a[10] ) )

	.dataa(!w_i_floating_a[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(!w_i_floating_b[10]),
	.datae(gnd),
	.dataf(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[10]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[10]~14 .extended_lut = "off";
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[10]~14 .lut_mask = 64'h5555555500FF00FF;
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[10]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N24
cyclonev_lcell_comb \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~9 (
// Equation(s):
// \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~9_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[15]~8_combout  & ( \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[10]~14_combout  & ( 
// (!\FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[3].u_comp4|u_low|o_equal~0_combout  & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[14]~9_combout  & (!\FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[3].u_comp4|u_low|o_equal~1_combout  & 
// \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[11]~11_combout ))) ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[15]~8_combout  & ( \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[10]~14_combout  & ( 
// (!\FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[3].u_comp4|u_low|o_equal~0_combout  & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[14]~9_combout  & (!\FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[3].u_comp4|u_low|o_equal~1_combout  & 
// !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[11]~11_combout ))) ) ) ) # ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[15]~8_combout  & ( !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[10]~14_combout  & ( 
// (!\FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[3].u_comp4|u_low|o_equal~0_combout  & (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[14]~9_combout  & (!\FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[3].u_comp4|u_low|o_equal~1_combout  & 
// \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[11]~11_combout ))) ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[15]~8_combout  & ( !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[10]~14_combout  & ( 
// (!\FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[3].u_comp4|u_low|o_equal~0_combout  & (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[14]~9_combout  & (!\FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[3].u_comp4|u_low|o_equal~1_combout  & 
// !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[11]~11_combout ))) ) ) )

	.dataa(!\FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[3].u_comp4|u_low|o_equal~0_combout ),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[14]~9_combout ),
	.datac(!\FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[3].u_comp4|u_low|o_equal~1_combout ),
	.datad(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[11]~11_combout ),
	.datae(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[15]~8_combout ),
	.dataf(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[10]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~9 .extended_lut = "off";
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~9 .lut_mask = 64'h8000008020000020;
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N30
cyclonev_lcell_comb \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[4]~24 (
// Equation(s):
// \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[4]~24_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][24]~1_combout  & ( (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[13]~10_combout ) ) ) # ( 
// !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][24]~1_combout  & ( ((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][25]~15_combout )) # (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[13]~10_combout ) ) )

	.dataa(gnd),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ),
	.datac(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[13]~10_combout ),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][25]~15_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][24]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[4]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[4]~24 .extended_lut = "off";
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[4]~24 .lut_mask = 64'hCF0FCF0F03030303;
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[4]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N48
cyclonev_lcell_comb \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[4]~7 (
// Equation(s):
// \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[4]~7_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][17]~14_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & ( (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[12]~9_combout  & 
// ((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]) # ((\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[4]~24_combout  & !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][16]~2_combout )))) ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][17]~14_combout  & 
// ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & ( (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[12]~9_combout  & ((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]) # (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][16]~2_combout ))) ) 
// ) ) # ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][17]~14_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & ( (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[12]~9_combout  & ((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum 
// [0]) # (\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[4]~24_combout ))) ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][17]~14_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & ( 
// (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[12]~9_combout  & ((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]) # (\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[4]~24_combout ))) ) ) )

	.dataa(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]),
	.datab(!\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[4]~24_combout ),
	.datac(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[12]~9_combout ),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][16]~2_combout ),
	.datae(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][17]~14_combout ),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[4]~7 .extended_lut = "off";
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[4]~7 .lut_mask = 64'h0B0B0B0B0F0A0B0A;
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[4]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N33
cyclonev_lcell_comb \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[15]~1 (
// Equation(s):
// \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[15]~1_combout  = ( w_i_floating_b[15] & ( (w_i_floating_a[15]) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout ) ) ) # ( !w_i_floating_b[15] & ( 
// (!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout  & w_i_floating_a[15]) ) )

	.dataa(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!w_i_floating_a[15]),
	.datae(gnd),
	.dataf(!w_i_floating_b[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[15]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[15]~1 .extended_lut = "off";
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[15]~1 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[15]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N45
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[18]~4 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[18]~4_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & ( (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][18]~8_combout ) ) ) # ( 
// !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & ( (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][26]~9_combout ) ) )

	.dataa(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]),
	.datab(gnd),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][18]~8_combout ),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][26]~9_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[18]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[18]~4 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[18]~4 .lut_mask = 64'h0055005505050505;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[18]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N39
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[19]~3 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[19]~3_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][19]~7_combout  & ( (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][27]~6_combout ) # 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ))) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][19]~7_combout  & ( (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & 
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][27]~6_combout )) ) )

	.dataa(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ),
	.datac(gnd),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][27]~6_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][19]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[19]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[19]~3 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[19]~3 .lut_mask = 64'h0044004411551155;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[19]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N36
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[17]~7 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[17]~7_combout  = (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & ((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][25]~15_combout )) # 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][17]~14_combout )))))

	.dataa(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][25]~15_combout ),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][17]~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[17]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[17]~7 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[17]~7 .lut_mask = 64'h0415041504150415;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[17]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N6
cyclonev_lcell_comb \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[14]~2 (
// Equation(s):
// \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[14]~2_combout  = ( \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout  & ( w_i_floating_b[14] ) ) # ( !\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout  & ( w_i_floating_a[14] ) )

	.dataa(gnd),
	.datab(!w_i_floating_a[14]),
	.datac(!w_i_floating_b[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[14]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[14]~2 .extended_lut = "off";
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[14]~2 .lut_mask = 64'h333333330F0F0F0F;
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[14]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N12
cyclonev_lcell_comb \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[4]~8 (
// Equation(s):
// \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[4]~8_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[17]~7_combout  & ( \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[14]~2_combout  & ( (!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[15]~1_combout  & 
// (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[18]~4_combout  & !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[19]~3_combout )) # (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[15]~1_combout  & ((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[18]~4_combout ) # 
// (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[19]~3_combout ))) ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[17]~7_combout  & ( \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[14]~2_combout  & ( 
// (!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[15]~1_combout  & (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[19]~3_combout  & ((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[18]~4_combout ) # (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[13]~10_combout )))) 
// # (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[15]~1_combout  & ((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[18]~4_combout ) # ((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[19]~3_combout ) # (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[13]~10_combout 
// )))) ) ) ) # ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[17]~7_combout  & ( !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[14]~2_combout  & ( (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[15]~1_combout  & 
// !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[19]~3_combout ) ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[17]~7_combout  & ( !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[14]~2_combout  & ( 
// (!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[15]~1_combout  & (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[18]~4_combout  & (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[13]~10_combout  & !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[19]~3_combout ))) # 
// (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[15]~1_combout  & ((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[19]~3_combout ) # ((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[18]~4_combout  & \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[13]~10_combout )))) 
// ) ) )

	.dataa(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[15]~1_combout ),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[18]~4_combout ),
	.datac(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[13]~10_combout ),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[19]~3_combout ),
	.datae(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[17]~7_combout ),
	.dataf(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[14]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[4]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[4]~8 .extended_lut = "off";
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[4]~8 .lut_mask = 64'h5D045500DF45DD44;
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[4]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N24
cyclonev_lcell_comb \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[17]~8 (
// Equation(s):
// \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[17]~8_combout  = ( \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & ( w_i_floating_b[17] ) ) # ( !\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & ( 
// (!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & (w_i_floating_a[17])) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ((w_i_floating_b[17]))) ) )

	.dataa(gnd),
	.datab(!w_i_floating_a[17]),
	.datac(!w_i_floating_b[17]),
	.datad(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[17]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[17]~8 .extended_lut = "off";
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[17]~8 .lut_mask = 64'h330F330F0F0F0F0F;
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[17]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N54
cyclonev_lcell_comb \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[5]~26 (
// Equation(s):
// \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[5]~26_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][24]~102_combout  & ( \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[17]~8_combout  & ( (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][26]~0_combout  & 
// !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1]) ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][24]~102_combout  & ( \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[17]~8_combout  & ( 
// (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1]) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][26]~0_combout ) ) ) ) # ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][24]~102_combout  & ( 
// !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[17]~8_combout  & ( (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][26]~0_combout  & !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1])) 
// ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][24]~102_combout  & ( !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[17]~8_combout  & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & 
// (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][26]~0_combout ))) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & (((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][25]~62_combout )))) ) 
// ) )

	.dataa(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0]),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][26]~0_combout ),
	.datac(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][25]~62_combout ),
	.datae(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][24]~102_combout ),
	.dataf(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[17]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[5]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[5]~26 .extended_lut = "off";
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[5]~26 .lut_mask = 64'h1F1010103F3F3030;
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[5]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N48
cyclonev_lcell_comb \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[5]~25 (
// Equation(s):
// \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[5]~25_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][20]~94_combout  & ( \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[17]~8_combout  & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & 
// !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][22]~98_combout ) ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][20]~94_combout  & ( \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[17]~8_combout  & ( (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][22]~98_combout 
// ) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1]) ) ) ) # ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][20]~94_combout  & ( !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[17]~8_combout  & ( 
// (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][23]~58_combout  & (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][22]~98_combout )) ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][20]~94_combout  & ( 
// !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[17]~8_combout  & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][23]~58_combout  & ((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][22]~98_combout 
// )))) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & (((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][21]~54_combout )))) ) ) )

	.dataa(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][23]~58_combout ),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][21]~54_combout ),
	.datac(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][22]~98_combout ),
	.datae(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][20]~94_combout ),
	.dataf(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[17]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[5]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[5]~25 .extended_lut = "off";
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[5]~25 .lut_mask = 64'hAC0CA000FF0FF000;
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[5]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N57
cyclonev_lcell_comb \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[16]~7 (
// Equation(s):
// \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[16]~7_combout  = (!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & (w_i_floating_a[16])) # 
// (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ((w_i_floating_b[16]))))) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & (((w_i_floating_b[16]))))

	.dataa(!w_i_floating_a[16]),
	.datab(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout ),
	.datac(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout ),
	.datad(!w_i_floating_b[16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[16]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[16]~7 .extended_lut = "off";
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[16]~7 .lut_mask = 64'h407F407F407F407F;
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[16]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N6
cyclonev_lcell_comb \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[5]~3 (
// Equation(s):
// \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[5]~3_combout  = ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[16]~7_combout  & ( (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ) # 
// ((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]) # (\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[5]~25_combout )) ) ) ) # ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( 
// \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[16]~7_combout  & ( ((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ) # (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0])) # (\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[5]~26_combout ) ) ) 
// )

	.dataa(!\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[5]~26_combout ),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ),
	.datac(!\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[5]~25_combout ),
	.datad(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]),
	.datae(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2]),
	.dataf(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[16]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[5]~3 .extended_lut = "off";
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[5]~3 .lut_mask = 64'h00000000FFDDFFCF;
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N12
cyclonev_lcell_comb \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~2 (
// Equation(s):
// \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~2_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][20]~12_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & 
// (!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[17]~8_combout  & (!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[16]~7_combout ))) # (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & 
// (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[16]~7_combout  & (!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[17]~8_combout  $ (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][21]~13_combout )))) ) ) ) # ( 
// !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][20]~12_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & ( (!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[16]~7_combout  & (!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[17]~8_combout  $ 
// (((\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][21]~13_combout ))))) ) ) ) # ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][20]~12_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & ( 
// (!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[17]~8_combout  & !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[16]~7_combout ) ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][20]~12_combout  & ( 
// !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & ( (!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[17]~8_combout  & !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[16]~7_combout ) ) ) )

	.dataa(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]),
	.datab(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[17]~8_combout ),
	.datac(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[16]~7_combout ),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][21]~13_combout ),
	.datae(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][20]~12_combout ),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~2 .extended_lut = "off";
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~2 .lut_mask = 64'hC0C0C0C0C0908481;
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N32
dffeas \w_i_floating_b[18] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_b[18]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_b[18]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_b[18] .is_wysiwyg = "true";
defparam \w_i_floating_b[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N33
cyclonev_lcell_comb \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[18]~4 (
// Equation(s):
// \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[18]~4_combout  = ( \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ( \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & ( w_i_floating_b[18] ) ) ) # ( 
// !\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ( \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & ( w_i_floating_b[18] ) ) ) # ( \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ( 
// !\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & ( w_i_floating_b[18] ) ) ) # ( !\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ( !\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & ( w_i_floating_a[18] ) ) )

	.dataa(gnd),
	.datab(!w_i_floating_a[18]),
	.datac(!w_i_floating_b[18]),
	.datad(gnd),
	.datae(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout ),
	.dataf(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[18]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[18]~4 .extended_lut = "off";
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[18]~4 .lut_mask = 64'h33330F0F0F0F0F0F;
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[18]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N54
cyclonev_lcell_comb \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[19]~3 (
// Equation(s):
// \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[19]~3_combout  = ( w_i_floating_a[19] & ( ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & !\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout )) # (w_i_floating_b[19]) ) ) # ( 
// !w_i_floating_a[19] & ( (w_i_floating_b[19] & ((\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout ) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout ))) ) )

	.dataa(gnd),
	.datab(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout ),
	.datac(!w_i_floating_b[19]),
	.datad(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout ),
	.datae(gnd),
	.dataf(!w_i_floating_a[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[19]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[19]~3 .extended_lut = "off";
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[19]~3 .lut_mask = 64'h030F030FCF0FCF0F;
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[19]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N6
cyclonev_lcell_comb \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~1 (
// Equation(s):
// \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~1_combout  = ( \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[19]~3_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][23]~10_combout  & ( (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & (!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[18]~4_combout  $ (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][22]~11_combout )))) ) ) ) # ( 
// !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[19]~3_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][23]~10_combout  & ( (!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[18]~4_combout  & 
// ((!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]) # (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ))) ) ) ) # ( !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[19]~3_combout  & ( 
// !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][23]~10_combout  & ( !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[18]~4_combout  $ (((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][22]~11_combout  & (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & 
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout )))) ) ) )

	.dataa(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[18]~4_combout ),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][22]~11_combout ),
	.datac(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ),
	.datae(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[19]~3_combout ),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][23]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~1 .extended_lut = "off";
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~1 .lut_mask = 64'hAAA90000AAA00009;
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N17
dffeas \w_i_floating_a[22]~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_a[22]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\w_i_floating_a[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_a[22]~DUPLICATE .is_wysiwyg = "true";
defparam \w_i_floating_a[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N36
cyclonev_lcell_comb \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[22]~5 (
// Equation(s):
// \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[22]~5_combout  = ( \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & ( w_i_floating_b[22] ) ) # ( !\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & ( 
// (!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & (\w_i_floating_a[22]~DUPLICATE_q )) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ((w_i_floating_b[22]))) ) )

	.dataa(gnd),
	.datab(!\w_i_floating_a[22]~DUPLICATE_q ),
	.datac(!w_i_floating_b[22]),
	.datad(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[22]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[22]~5 .extended_lut = "off";
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[22]~5 .lut_mask = 64'h330F330F0F0F0F0F;
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[22]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N3
cyclonev_lcell_comb \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[6].u_comp4|o_less~0 (
// Equation(s):
// \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[6].u_comp4|o_less~0_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & ( (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][26]~9_combout  & (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & 
// !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[22]~5_combout )) ) )

	.dataa(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][26]~9_combout ),
	.datab(gnd),
	.datac(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]),
	.datad(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[22]~5_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[6].u_comp4|o_less~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[6].u_comp4|o_less~0 .extended_lut = "off";
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[6].u_comp4|o_less~0 .lut_mask = 64'h0000000005000500;
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[6].u_comp4|o_less~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N42
cyclonev_lcell_comb \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[6].u_comp4|o_less~1 (
// Equation(s):
// \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[6].u_comp4|o_less~1_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][27]~6_combout  & ( (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & 
// ((!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[22]~5_combout ) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][26]~9_combout )))) ) )

	.dataa(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][26]~9_combout ),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ),
	.datac(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]),
	.datad(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[22]~5_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][27]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[6].u_comp4|o_less~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[6].u_comp4|o_less~1 .extended_lut = "off";
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[6].u_comp4|o_less~1 .lut_mask = 64'h0000000003010301;
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[6].u_comp4|o_less~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N24
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[24]~2 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[24]~2_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][24]~102_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][26]~0_combout  & ( (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & 
// (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ))) ) ) ) # ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][24]~102_combout  & ( 
// !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][26]~0_combout  & ( (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout )) ) ) ) # ( 
// !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][24]~102_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][26]~0_combout  & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & 
// (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ))) ) ) )

	.dataa(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.datab(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2]),
	.datac(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ),
	.datae(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][24]~102_combout ),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][26]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[24]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[24]~2 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[24]~2 .lut_mask = 64'h0002000300000001;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[24]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N54
cyclonev_lcell_comb \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[20]~0 (
// Equation(s):
// \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[20]~0_combout  = ( w_i_floating_b[20] & ( ((\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout ) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout )) # (w_i_floating_a[20]) ) ) # ( 
// !w_i_floating_b[20] & ( (w_i_floating_a[20] & (!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & !\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout )) ) )

	.dataa(gnd),
	.datab(!w_i_floating_a[20]),
	.datac(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout ),
	.datad(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout ),
	.datae(gnd),
	.dataf(!w_i_floating_b[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[20]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[20]~0 .extended_lut = "off";
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[20]~0 .lut_mask = 64'h300030003FFF3FFF;
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[20]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N27
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[25]~5 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[25]~5_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][25]~62_combout  & ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & 
// (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]))) ) ) ) # ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][25]~62_combout  & ( 
// !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0])) ) ) ) # 
// ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][25]~62_combout  & ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( (!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1] & (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] 
// & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]))) ) ) )

	.dataa(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.datab(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|sum [2]),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ),
	.datad(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]),
	.datae(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[1][25]~62_combout ),
	.dataf(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_0|w_p [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[25]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[25]~5 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[25]~5 .lut_mask = 64'h0002000300000001;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[25]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N30
cyclonev_lcell_comb \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[21]~6 (
// Equation(s):
// \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[21]~6_combout  = ( \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & ( \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ( \w_i_floating_b[21]~DUPLICATE_q  ) ) ) # ( 
// !\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & ( \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ( \w_i_floating_b[21]~DUPLICATE_q  ) ) ) # ( \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & ( 
// !\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ( \w_i_floating_b[21]~DUPLICATE_q  ) ) ) # ( !\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout  & ( !\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout  & ( w_i_floating_a[21] ) ) )

	.dataa(gnd),
	.datab(!\w_i_floating_b[21]~DUPLICATE_q ),
	.datac(!w_i_floating_a[21]),
	.datad(gnd),
	.datae(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~2_combout ),
	.dataf(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[21]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[21]~6 .extended_lut = "off";
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[21]~6 .lut_mask = 64'h0F0F333333333333;
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[21]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N18
cyclonev_lcell_comb \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[6].u_comp4|o_less~2 (
// Equation(s):
// \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[6].u_comp4|o_less~2_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[25]~5_combout  & ( \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[21]~6_combout  & ( 
// (\FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[6].u_comp4|o_less~1_combout  & (((!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[20]~0_combout ) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[24]~2_combout )) # 
// (\FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[6].u_comp4|o_less~0_combout ))) ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[25]~5_combout  & ( \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[21]~6_combout  & ( 
// (\FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[6].u_comp4|o_less~0_combout  & \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[6].u_comp4|o_less~1_combout ) ) ) ) # ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[25]~5_combout  & ( 
// !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[21]~6_combout  & ( \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[6].u_comp4|o_less~1_combout  ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[25]~5_combout  & ( 
// !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[21]~6_combout  & ( (\FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[6].u_comp4|o_less~1_combout  & (((!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[20]~0_combout ) # 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[24]~2_combout )) # (\FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[6].u_comp4|o_less~0_combout ))) ) ) )

	.dataa(!\FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[6].u_comp4|o_less~0_combout ),
	.datab(!\FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[6].u_comp4|o_less~1_combout ),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[24]~2_combout ),
	.datad(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[20]~0_combout ),
	.datae(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[25]~5_combout ),
	.dataf(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[21]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[6].u_comp4|o_less~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[6].u_comp4|o_less~2 .extended_lut = "off";
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[6].u_comp4|o_less~2 .lut_mask = 64'h3313333311113313;
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[6].u_comp4|o_less~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N48
cyclonev_lcell_comb \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[5]~4 (
// Equation(s):
// \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[5]~4_combout  = ( \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[19]~3_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][23]~10_combout  & ( (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & ((!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[18]~4_combout ) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][22]~11_combout )))) ) ) ) # ( 
// !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[19]~3_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][23]~10_combout  & ( (!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[18]~4_combout ) # 
// ((\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout )) ) ) ) # ( !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[19]~3_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][23]~10_combout  
// & ( (!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[18]~4_combout ) # ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][22]~11_combout  & (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ))) ) 
// ) )

	.dataa(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[18]~4_combout ),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][22]~11_combout ),
	.datac(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ),
	.datae(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[19]~3_combout ),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][23]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[5]~4 .extended_lut = "off";
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[5]~4 .lut_mask = 64'hAAAB0000AAAF000B;
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N39
cyclonev_lcell_comb \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[5].u_comp4|o_less~0 (
// Equation(s):
// \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[5].u_comp4|o_less~0_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][21]~13_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & ( 
// (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[17]~8_combout  & !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]) ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][21]~13_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & 
// ( \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[17]~8_combout  ) ) ) # ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][21]~13_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & ( 
// \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[17]~8_combout  ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][21]~13_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & ( 
// \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[17]~8_combout  ) ) )

	.dataa(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[17]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]),
	.datae(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][21]~13_combout ),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[5].u_comp4|o_less~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[5].u_comp4|o_less~0 .extended_lut = "off";
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[5].u_comp4|o_less~0 .lut_mask = 64'h5555555555555500;
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[5].u_comp4|o_less~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N0
cyclonev_lcell_comb \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[5]~5 (
// Equation(s):
// \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[5]~5_combout  = ( \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[5]~4_combout  & ( \FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[5].u_comp4|o_less~0_combout  & ( !\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~1_combout  ) ) ) # 
// ( \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[5]~4_combout  & ( !\FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[5].u_comp4|o_less~0_combout  & ( (!\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~1_combout ) # ((!\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[5]~3_combout  & 
// ((!\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~2_combout ) # (\FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[6].u_comp4|o_less~2_combout )))) ) ) )

	.dataa(!\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[5]~3_combout ),
	.datab(!\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~2_combout ),
	.datac(!\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~1_combout ),
	.datad(!\FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[6].u_comp4|o_less~2_combout ),
	.datae(!\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[5]~4_combout ),
	.dataf(!\FPU_UNIT|MAN_COMP_28BIT_UNIT|GEN_COMP_4BIT[5].u_comp4|o_less~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[5]~5 .extended_lut = "off";
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[5]~5 .lut_mask = 64'h0000F8FA0000F0F0;
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N18
cyclonev_lcell_comb \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~0 (
// Equation(s):
// \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~0_combout  = ( \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[15]~1_combout  & ( (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[19]~3_combout  & (!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[14]~2_combout  $ 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[18]~4_combout ))) ) ) # ( !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[15]~1_combout  & ( (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[19]~3_combout  & 
// (!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[14]~2_combout  $ (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[18]~4_combout ))) ) )

	.dataa(gnd),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[19]~3_combout ),
	.datac(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[14]~2_combout ),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[18]~4_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[15]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~0 .extended_lut = "off";
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~0 .lut_mask = 64'hC00CC00C30033003;
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N36
cyclonev_lcell_comb \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~10 (
// Equation(s):
// \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~10_combout  = ( \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[5]~5_combout  & ( \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~0_combout  & ( (\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~9_combout  & 
// ((\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[4]~8_combout ) # (\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[4]~7_combout ))) ) ) ) # ( !\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[5]~5_combout  & ( \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~0_combout  & ( 
// (\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~9_combout  & (((\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[4]~8_combout ) # (\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[4]~7_combout )) # (\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~6_combout ))) ) ) ) # ( 
// \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[5]~5_combout  & ( !\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~0_combout  & ( (\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~9_combout  & \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[4]~8_combout ) ) ) ) # ( 
// !\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[5]~5_combout  & ( !\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~0_combout  & ( (\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~9_combout  & \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[4]~8_combout ) ) ) )

	.dataa(!\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~6_combout ),
	.datab(!\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~9_combout ),
	.datac(!\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[4]~7_combout ),
	.datad(!\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[4]~8_combout ),
	.datae(!\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[5]~5_combout ),
	.dataf(!\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~10 .extended_lut = "off";
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~10 .lut_mask = 64'h0033003313330333;
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N18
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[13]~11 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[13]~11_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][13]~18_combout  & ( (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][21]~13_combout ) # 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ))) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][13]~18_combout  & ( (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & 
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][21]~13_combout )) ) )

	.dataa(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ),
	.datab(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]),
	.datac(gnd),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][21]~13_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][13]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[13]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[13]~11 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[13]~11 .lut_mask = 64'h0022002211331133;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[13]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N21
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[12]~10 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[12]~10_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][12]~17_combout  & ( (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][20]~12_combout ) # 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ))) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][12]~17_combout  & ( (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & 
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][20]~12_combout )) ) )

	.dataa(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ),
	.datab(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][20]~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][12]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[12]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[12]~10 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[12]~10 .lut_mask = 64'h0202020213131313;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[12]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N45
cyclonev_lcell_comb \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~11 (
// Equation(s):
// \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~11_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[15]~8_combout  & ( (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[11]~11_combout  & (!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[10]~14_combout  $ 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[14]~9_combout ))) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[15]~8_combout  & ( (!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[11]~11_combout  & 
// (!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[10]~14_combout  $ (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[14]~9_combout ))) ) )

	.dataa(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[10]~14_combout ),
	.datab(gnd),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[14]~9_combout ),
	.datad(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[11]~11_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[15]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~11 .extended_lut = "off";
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~11 .lut_mask = 64'hA500A50000A500A5;
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N36
cyclonev_lcell_comb \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[3]~12 (
// Equation(s):
// \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[3]~12_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[14]~9_combout  & ( (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[15]~8_combout  & \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[11]~11_combout ) ) ) # ( 
// !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[14]~9_combout  & ( (!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[10]~14_combout  & (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[15]~8_combout  & \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[11]~11_combout )) # 
// (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[10]~14_combout  & ((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[15]~8_combout ) # (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[11]~11_combout ))) ) )

	.dataa(gnd),
	.datab(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[10]~14_combout ),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[15]~8_combout ),
	.datad(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[11]~11_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[14]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[3]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[3]~12 .extended_lut = "off";
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[3]~12 .lut_mask = 64'h30F330F300F000F0;
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[3]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N54
cyclonev_lcell_comb \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[3]~13 (
// Equation(s):
// \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[3]~13_combout  = ( !\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[3]~12_combout  & ( \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[9]~13_combout  & ( (!\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~11_combout ) # 
// ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[13]~11_combout  & ((!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[8]~12_combout ) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[12]~10_combout )))) ) ) ) # ( !\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[3]~12_combout  
// & ( !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[9]~13_combout  & ( ((!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[8]~12_combout ) # ((!\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~11_combout ) # 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[12]~10_combout ))) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[13]~11_combout ) ) ) )

	.dataa(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[13]~11_combout ),
	.datab(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[8]~12_combout ),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[12]~10_combout ),
	.datad(!\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~11_combout ),
	.datae(!\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[3]~12_combout ),
	.dataf(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[9]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[3]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[3]~13 .extended_lut = "off";
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[3]~13 .lut_mask = 64'hFFDF0000FF450000;
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[3]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N42
cyclonev_lcell_comb \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[1]~22 (
// Equation(s):
// \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[1]~22_combout  = ( \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~10_combout  & ( \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[3]~13_combout  & ( (\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[1]~21_combout  & 
// ((!\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~18_combout ) # ((!\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~14_combout  & \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[2]~17_combout )))) ) ) ) # ( !\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~10_combout  & ( 
// \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[3]~13_combout  & ( (\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[1]~21_combout  & ((!\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~18_combout ) # (\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[2]~17_combout ))) ) ) ) # ( 
// \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~10_combout  & ( !\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[3]~13_combout  & ( (\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[1]~21_combout  & ((!\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~18_combout ) # 
// ((!\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~14_combout  & \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[2]~17_combout )))) ) ) ) # ( !\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~10_combout  & ( !\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[3]~13_combout  & ( 
// (\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[1]~21_combout  & ((!\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~18_combout ) # ((!\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~14_combout  & \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[2]~17_combout )))) ) ) )

	.dataa(!\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~14_combout ),
	.datab(!\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~18_combout ),
	.datac(!\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[1]~21_combout ),
	.datad(!\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[2]~17_combout ),
	.datae(!\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain~10_combout ),
	.dataf(!\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[3]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[1]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[1]~22 .extended_lut = "off";
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[1]~22 .lut_mask = 64'h0C0E0C0E0C0F0C0E;
defparam \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[1]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N48
cyclonev_lcell_comb \FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara (
// Equation(s):
// \FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout  = ( \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[1]~22_combout  & ( !\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout  ) ) # ( !\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[1]~22_combout  & ( 
// (!\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_sign_min~0_combout  & !\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_sign_min~0_combout ),
	.datad(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[1]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara .extended_lut = "off";
defparam \FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara .lut_mask = 64'hF000F000FF00FF00;
defparam \FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N18
cyclonev_io_ibuf \i_floating_b[31]~input (
	.i(i_floating_b[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_b[31]~input_o ));
// synopsys translate_off
defparam \i_floating_b[31]~input .bus_hold = "false";
defparam \i_floating_b[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y3_N17
dffeas \w_i_floating_b[31] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_b[31]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_b[31]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_b[31] .is_wysiwyg = "true";
defparam \w_i_floating_b[31] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \i_floating_a[31]~input (
	.i(i_floating_a[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_floating_a[31]~input_o ));
// synopsys translate_off
defparam \i_floating_a[31]~input .bus_hold = "false";
defparam \i_floating_a[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y3_N20
dffeas \w_i_floating_a[31] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_floating_a[31]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_floating_a[31]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_floating_a[31] .is_wysiwyg = "true";
defparam \w_i_floating_a[31] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N58
cyclonev_io_ibuf \i_fpu_op[0]~input (
	.i(i_fpu_op[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_fpu_op[0]~input_o ));
// synopsys translate_off
defparam \i_fpu_op[0]~input .bus_hold = "false";
defparam \i_fpu_op[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y3_N32
dffeas \w_i_fpu_op[0]~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_fpu_op[0]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\w_i_fpu_op[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_fpu_op[0]~DUPLICATE .is_wysiwyg = "true";
defparam \w_i_fpu_op[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N18
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0 (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  = ( \w_i_fpu_op[0]~DUPLICATE_q  & ( !w_i_floating_b[31] $ (w_i_floating_a[31]) ) ) # ( !\w_i_fpu_op[0]~DUPLICATE_q  & ( !w_i_floating_b[31] $ (!w_i_floating_a[31]) ) )

	.dataa(gnd),
	.datab(!w_i_floating_b[31]),
	.datac(gnd),
	.datad(!w_i_floating_a[31]),
	.datae(gnd),
	.dataf(!\w_i_fpu_op[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0 .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0 .lut_mask = 64'h33CC33CCCC33CC33;
defparam \FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N9
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c~0 (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c~0_combout  = ( \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[20]~0_combout  & ( (!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  & (!\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout  
// & !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[24]~2_combout )) # (\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  & ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[24]~2_combout ))) ) ) # ( !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[20]~0_combout  & ( 
// (\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout  & (!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  & \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[24]~2_combout )) ) )

	.dataa(gnd),
	.datab(!\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout ),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[24]~2_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[20]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c~0 .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c~0 .lut_mask = 64'h00300030C00FC00F;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N57
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p[1] (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p [1] = ( \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[21]~6_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  $ (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[25]~5_combout ) ) 
// ) # ( !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[21]~6_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  $ (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[25]~5_combout ) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ),
	.datab(gnd),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[25]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[21]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p[1] .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p[1] .lut_mask = 64'hA5A5A5A55A5A5A5A;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p[1] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N21
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_g[1]~0 (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_g[1]~0_combout  = ( \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[21]~6_combout  & ( (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[25]~5_combout  & 
// (!\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout  & !\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout )) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[25]~5_combout  & ((\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ))) ) ) # ( 
// !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[21]~6_combout  & ( (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[25]~5_combout  & (\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout  & !\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout )) ) )

	.dataa(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[25]~5_combout ),
	.datab(!\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout ),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[21]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_g[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_g[1]~0 .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_g[1]~0 .lut_mask = 64'h1010101085858585;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_g[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N45
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[2]~1 (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[2]~1_combout  = ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_g[1]~0_combout  & ( 
// (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c~0_combout ) # (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p [1]) ) )

	.dataa(gnd),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c~0_combout ),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_g[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[2]~1 .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[2]~1 .lut_mask = 64'hFCFCFCFC00000000;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N30
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p[0] (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p [0] = ( \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[20]~0_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  $ (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[24]~2_combout ) ) 
// ) # ( !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[20]~0_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  $ (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[24]~2_combout ) ) )

	.dataa(gnd),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ),
	.datac(gnd),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[24]~2_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[20]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p[0] .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p[0] .lut_mask = 64'hCC33CC3333CC33CC;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N24
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[21]~31 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[21]~31_combout  = ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & ( (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][21]~13_combout ) ) )

	.dataa(gnd),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ),
	.datac(gnd),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][21]~13_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[21]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[21]~31 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[21]~31 .lut_mask = 64'h0000000000330033;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[21]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N12
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p[1] (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p [1] = ( \FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[21]~31_combout  $ (!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[17]~8_combout ) ) 
// ) # ( !\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[21]~31_combout  $ (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[17]~8_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[21]~31_combout ),
	.datad(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[17]~8_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p[1] .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p[1] .lut_mask = 64'hF00FF00F0FF00FF0;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p[1] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N54
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[22]~32 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[22]~32_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][22]~11_combout  & ( (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][22]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[22]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[22]~32 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[22]~32 .lut_mask = 64'h0000000003030303;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[22]~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N24
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p[2] (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p [2] = ( \FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  & ( !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[18]~4_combout  $ (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[22]~32_combout ) ) 
// ) # ( !\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  & ( !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[18]~4_combout  $ (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[22]~32_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[18]~4_combout ),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[22]~32_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p[2] .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p[2] .lut_mask = 64'hF00FF00F0FF00FF0;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N51
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_c[3]~1 (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_c[3]~1_combout  = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p [2] & ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_c[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_c[3]~1 .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_c[3]~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_c[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N57
cyclonev_lcell_comb \FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[19]~1 (
// Equation(s):
// \FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[19]~1_combout  = ( \FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[19]~3_combout  ) ) # ( !\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout  & ( 
// \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[15]~1_combout  ) )

	.dataa(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[15]~1_combout ),
	.datab(gnd),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[19]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[19]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[19]~1 .extended_lut = "off";
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[19]~1 .lut_mask = 64'h555555550F0F0F0F;
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[19]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N6
cyclonev_lcell_comb \FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[15]~2 (
// Equation(s):
// \FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[15]~2_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[15]~8_combout  & ( (\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout ) # (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[11]~11_combout ) ) ) # ( 
// !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[15]~8_combout  & ( (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[11]~11_combout  & !\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[11]~11_combout ),
	.datad(!\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[15]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[15]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[15]~2 .extended_lut = "off";
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[15]~2 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[15]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N48
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[14]~3 (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[14]~3_combout  = ( \FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  & ( (!\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout  & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[14]~9_combout )) # 
// (\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout  & ((\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[10]~14_combout ))) ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  & ( (!\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout  & 
// (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[14]~9_combout )) # (\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout  & ((!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[10]~14_combout ))) ) )

	.dataa(gnd),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[14]~9_combout ),
	.datac(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[10]~14_combout ),
	.datad(!\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[14]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[14]~3 .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[14]~3 .lut_mask = 64'hCCF0CCF0330F330F;
defparam \FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[14]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N45
cyclonev_lcell_comb \FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[14]~3 (
// Equation(s):
// \FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[14]~3_combout  = ( \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[10]~14_combout  & ( (!\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout ) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[14]~9_combout ) ) ) # ( 
// !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[10]~14_combout  & ( (\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout  & \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[14]~9_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout ),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[14]~9_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[10]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[14]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[14]~3 .extended_lut = "off";
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[14]~3 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[14]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N33
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p[2] (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [2] = ( \FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[14]~3_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[14]~3_combout  ) ) # ( 
// !\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[14]~3_combout  & ( \FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[14]~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[14]~3_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[14]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p[2] .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p[2] .lut_mask = 64'h00FF00FFFF00FF00;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N36
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[16]~6 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[16]~6_combout  = ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & ( (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][24]~1_combout ))) # 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][16]~2_combout )) ) )

	.dataa(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ),
	.datab(gnd),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][16]~2_combout ),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][24]~1_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[16]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[16]~6 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[16]~6 .lut_mask = 64'h0000000005AF05AF;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[16]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N3
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_p[0] (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_p [0] = ( \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[12]~9_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  $ (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[16]~6_combout ) ) 
// ) # ( !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[12]~9_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  $ (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[16]~6_combout ) ) )

	.dataa(gnd),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ),
	.datac(gnd),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[16]~6_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[12]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_p [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_p[0] .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_p[0] .lut_mask = 64'hCC33CC3333CC33CC;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_p[0] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N30
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[15]~2 (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[15]~2_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[15]~8_combout  & ( \FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  $ 
// (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[11]~11_combout ) ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[15]~8_combout  & ( \FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  $ 
// (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[11]~11_combout ) ) ) ) # ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[15]~8_combout  & ( !\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout  & ( \FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  ) ) ) # ( 
// !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[15]~8_combout  & ( !\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ),
	.datac(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[11]~11_combout ),
	.datad(gnd),
	.datae(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[15]~8_combout ),
	.dataf(!\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[15]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[15]~2 .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[15]~2 .lut_mask = 64'hCCCC3333C3C3C3C3;
defparam \FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[15]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N57
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_g[1]~1 (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_g[1]~1_combout  = ( \FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout  & ( (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[13]~11_combout  & 
// (!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[9]~13_combout  $ (\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ))) ) ) # ( !\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout  & ( (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[9]~13_combout  & 
// (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[13]~11_combout  $ (\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ))) ) )

	.dataa(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[13]~11_combout ),
	.datab(gnd),
	.datac(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[9]~13_combout ),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_g[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_g[1]~1 .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_g[1]~1 .lut_mask = 64'h0A050A0550055005;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_g[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N45
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c[3]~1 (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c[3]~1_combout  = ( \FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[14]~3_combout  & ( (\FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[14]~3_combout ) # 
// (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_g[1]~1_combout ) ) ) # ( !\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[14]~3_combout  & ( (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_g[1]~1_combout  & 
// \FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[14]~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_g[1]~1_combout ),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[14]~3_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[14]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c[3]~1 .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c[3]~1 .lut_mask = 64'h000F000F0FFF0FFF;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N24
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_g[0]~0 (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_g[0]~0_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[12]~10_combout  & ( \FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  $ 
// (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[8]~12_combout ) ) ) ) # ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[12]~10_combout  & ( !\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout  & ( (\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  & 
// \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[8]~12_combout ) ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[12]~10_combout  & ( !\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout  & ( (!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  & 
// \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[8]~12_combout ) ) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ),
	.datab(gnd),
	.datac(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[8]~12_combout ),
	.datad(gnd),
	.datae(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[12]~10_combout ),
	.dataf(!\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_g[0]~0 .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_g[0]~0 .lut_mask = 64'h0A0A05050000A5A5;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_g[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N18
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p[3] (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p [3] = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[11]~15_combout  & ( \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[7]~18_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  ) 
// ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[11]~15_combout  & ( \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[7]~18_combout  & ( \FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  ) ) ) # ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[11]~15_combout  & ( 
// !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[7]~18_combout  & ( \FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[11]~15_combout  & ( !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[7]~18_combout  & ( 
// !\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ),
	.datad(gnd),
	.datae(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[11]~15_combout ),
	.dataf(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[7]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p[3] .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p[3] .lut_mask = 64'hF0F00F0F0F0FF0F0;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N9
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p[0] (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [0] = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[12]~10_combout  & ( \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[8]~12_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  ) 
// ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[12]~10_combout  & ( \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[8]~12_combout  & ( \FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  ) ) ) # ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[12]~10_combout  & ( 
// !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[8]~12_combout  & ( \FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[12]~10_combout  & ( !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[8]~12_combout  & ( 
// !\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  ) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[12]~10_combout ),
	.dataf(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[8]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p[0] .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p[0] .lut_mask = 64'hAAAA55555555AAAA;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N21
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p[1] (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [1] = ( \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[9]~13_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  $ (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[13]~11_combout ) ) 
// ) # ( !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[9]~13_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  $ (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[13]~11_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[13]~11_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[9]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p[1] .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p[1] .lut_mask = 64'hF00FF00F0FF00FF0;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N15
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[3]~1 (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[3]~1_combout  = ( \FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout  & ( (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[11]~15_combout  & (!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  $ 
// (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[7]~18_combout ))) ) ) # ( !\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout  & ( (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[7]~18_combout  & (!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  $ 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[11]~15_combout ))) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ),
	.datab(gnd),
	.datac(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[7]~18_combout ),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[11]~15_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[3]~1 .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[3]~1 .lut_mask = 64'h0A050A0500A500A5;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N30
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p[0] (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p [0] = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[8]~14_combout  & ( \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[4]~15_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  ) ) 
// ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[8]~14_combout  & ( \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[4]~15_combout  & ( \FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  ) ) ) # ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[8]~14_combout  & ( 
// !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[4]~15_combout  & ( \FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[8]~14_combout  & ( !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[4]~15_combout  & ( 
// !\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ),
	.datad(gnd),
	.datae(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[8]~14_combout ),
	.dataf(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[4]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p[0] .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p[0] .lut_mask = 64'hF0F00F0F0F0FF0F0;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p[0] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N57
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p[1] (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p [1] = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[9]~12_combout  & ( !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[5]~16_combout  $ (!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ) ) 
// ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[9]~12_combout  & ( !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[5]~16_combout  $ (\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[5]~16_combout ),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[9]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p[1] .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p[1] .lut_mask = 64'hF00FF00F0FF00FF0;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N39
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p[2] (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p [2] = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[10]~13_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  $ (!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[6]~17_combout ) ) 
// ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[10]~13_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  $ (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[6]~17_combout ) ) )

	.dataa(gnd),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ),
	.datac(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[6]~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[10]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p[2] .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p[2] .lut_mask = 64'hC3C3C3C33C3C3C3C;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N24
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[2]~2 (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[2]~2_combout  = ( \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[3]~19_combout  & ( \FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_sign_min~0_combout  & ( (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[7]~17_combout  & 
// (!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  & ((!\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[1]~22_combout ) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout )))) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[7]~17_combout  & 
// (((\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout )))) ) ) ) # ( !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[3]~19_combout  & ( \FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_sign_min~0_combout  & ( (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[7]~17_combout  & 
// (!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout  & (!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  & \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[1]~22_combout ))) ) ) ) # ( \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[3]~19_combout  & ( 
// !\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_sign_min~0_combout  & ( (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[7]~17_combout  & (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout  & !\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout )) # 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[7]~17_combout  & ((\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ))) ) ) ) # ( !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[3]~19_combout  & ( !\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_sign_min~0_combout  & ( 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[7]~17_combout  & (!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout  & !\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout )) ) ) )

	.dataa(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[7]~17_combout ),
	.datab(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout ),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ),
	.datad(!\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[1]~22_combout ),
	.datae(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[3]~19_combout ),
	.dataf(!\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_sign_min~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[2]~2 .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[2]~2 .lut_mask = 64'h404025250040A525;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N9
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_p[1] (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_p [1] = ( \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[1]~21_combout  & ( !w_i_floating_a[31] $ (!\w_i_fpu_op[0]~DUPLICATE_q  $ (!w_i_floating_b[31] $ 
// (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[5]~23_combout ))) ) ) # ( !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[1]~21_combout  & ( !w_i_floating_a[31] $ (!\w_i_fpu_op[0]~DUPLICATE_q  $ (!w_i_floating_b[31] $ 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[5]~23_combout ))) ) )

	.dataa(!w_i_floating_a[31]),
	.datab(!\w_i_fpu_op[0]~DUPLICATE_q ),
	.datac(!w_i_floating_b[31]),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[5]~23_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[1]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_p [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_p[1] .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_p[1] .lut_mask = 64'h9669966969966996;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_p[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N31
dffeas \w_i_fpu_op[0] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_fpu_op[0]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_fpu_op[0]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_fpu_op[0] .is_wysiwyg = "true";
defparam \w_i_fpu_op[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N39
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_p[2] (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_p [2] = ( \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[2]~22_combout  & ( !w_i_floating_b[31] $ (!w_i_floating_a[31] $ (!w_i_fpu_op[0] $ 
// (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[6]~21_combout ))) ) ) # ( !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[2]~22_combout  & ( !w_i_floating_b[31] $ (!w_i_floating_a[31] $ (!w_i_fpu_op[0] $ (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[6]~21_combout ))) 
// ) )

	.dataa(!w_i_floating_b[31]),
	.datab(!w_i_floating_a[31]),
	.datac(!w_i_fpu_op[0]),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[6]~21_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[2]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_p [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_p[2] .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_p[2] .lut_mask = 64'h9669966969966996;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_p[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N54
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[3]~4 (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[3]~4_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[5]~23_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[6]~21_combout  & ( (!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  & 
// (!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout  & ((!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[1]~21_combout ) # (!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[2]~22_combout )))) # (\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  & 
// (((\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[2]~22_combout )) # (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[1]~21_combout ))) ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[5]~23_combout  & ( 
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[6]~21_combout  & ( (!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  & ((!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[2]~22_combout  & ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout ))) # 
// (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[2]~22_combout  & (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[1]~21_combout )))) # (\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  & (((\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[2]~22_combout 
// )))) ) ) ) # ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[5]~23_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[6]~21_combout  & ( (!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[1]~21_combout  & (!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  & 
// ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout ) # (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[2]~22_combout )))) # (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[1]~21_combout  & 
// (((\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[2]~22_combout )))) ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[5]~23_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[6]~21_combout  & ( (!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  & 
// ((\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[2]~22_combout ) # (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[1]~21_combout ))) ) ) )

	.dataa(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[1]~21_combout ),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ),
	.datac(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[2]~22_combout ),
	.datad(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout ),
	.datae(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[5]~23_combout ),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[6]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[3]~4 .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[3]~4 .lut_mask = 64'h4C4C8D0DC707DB13;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N45
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[3]~5 (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[3]~5_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[6]~21_combout  & ( (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[2]~22_combout  & 
// !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[5]~23_combout ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[6]~21_combout  & ( (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[5]~23_combout ) # (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[2]~22_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[2]~22_combout ),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[5]~23_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[6]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[3]~5 .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[3]~5 .lut_mask = 64'hFF0FFF0F0F000F00;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N6
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[3]~1 (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[3]~1_combout  = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[3]~4_combout  & ( 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[3]~5_combout  & ( (((\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_sign_min~0_combout  & !\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[1]~22_combout )) # 
// (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout )) # (\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ) ) ) ) # ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[3]~4_combout  & ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[3]~5_combout  & ( (((!\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_sign_min~0_combout ) # (\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[1]~22_combout )) # 
// (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout )) # (\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ) ) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ),
	.datab(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout ),
	.datac(!\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_sign_min~0_combout ),
	.datad(!\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[1]~22_combout ),
	.datae(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[3]~4_combout ),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[3]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[3]~1 .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[3]~1 .lut_mask = 64'h0000F7FF00007F77;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N42
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_p[3] (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_p [3] = ( w_i_floating_b[31] & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[7]~17_combout  $ (!\w_i_fpu_op[0]~DUPLICATE_q  $ (!w_i_floating_a[31] $ 
// (!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[3]~19_combout ))) ) ) # ( !w_i_floating_b[31] & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[7]~17_combout  $ (!\w_i_fpu_op[0]~DUPLICATE_q  $ (!w_i_floating_a[31] $ 
// (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[3]~19_combout ))) ) )

	.dataa(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[7]~17_combout ),
	.datab(!\w_i_fpu_op[0]~DUPLICATE_q ),
	.datac(!w_i_floating_a[31]),
	.datad(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[3]~19_combout ),
	.datae(gnd),
	.dataf(!w_i_floating_b[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_p [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_p[3] .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_p[3] .lut_mask = 64'h9669966969966996;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_p[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N18
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[1]~3 (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[1]~3_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[3]~24_combout  & ( \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout  ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[3]~24_combout  & ( 
// (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout  & ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[1]~28_combout ) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[2]~26_combout ))) ) )

	.dataa(gnd),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[2]~26_combout ),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[1]~28_combout ),
	.datad(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[3]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[1]~3 .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[1]~3 .lut_mask = 64'h003F003F00FF00FF;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N27
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[2]~3 (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[2]~3_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~22_combout  & ( (!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  & (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[1]~3_combout  & 
// \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[0]~20_combout )) # (\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  & ((!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[0]~20_combout ))) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~22_combout  & ( 
// (!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[0]~20_combout  & ((\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[1]~3_combout ))) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[1]~3_combout ),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ),
	.datac(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[0]~20_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[2]~3 .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[2]~3 .lut_mask = 64'h7070707034343434;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N54
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[2]~2 (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[2]~2_combout  = ( \FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_sign_min~0_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~22_combout  & ( 
// (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[0]~20_combout  & ((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[0]~1_combout ) # (\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ))) ) ) ) # ( !\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_sign_min~0_combout  & ( 
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~22_combout  & ( (!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  & ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout ) # ((\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[0]~20_combout  & 
// !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[0]~1_combout )))) # (\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  & (((\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[0]~20_combout )))) ) ) ) # ( \FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_sign_min~0_combout  & ( 
// !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~22_combout  & ( (!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  & ((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[0]~1_combout ) # (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[0]~20_combout ))) ) ) ) # ( 
// !\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_sign_min~0_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~22_combout  & ( (!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  & ((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout  & 
// (!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[0]~20_combout )) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout  & ((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[0]~1_combout ) # (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[0]~20_combout 
// ))))) ) ) )

	.dataa(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout ),
	.datab(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[0]~20_combout ),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[0]~1_combout ),
	.datae(!\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_sign_min~0_combout ),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[2]~2 .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[2]~2 .lut_mask = 64'hD090F030B3A33303;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N30
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[2]~0 (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[2]~0_combout  = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[2]~3_combout  & ( 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[2]~2_combout  & ( (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[0]~20_combout  & (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~22_combout  & 
// ((!\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[1]~22_combout ) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout )))) ) ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[2]~3_combout  & ( 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[2]~2_combout  & ( (!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[0]~20_combout ) # (((!\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[1]~22_combout ) # 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~22_combout )) # (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout )) ) ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[2]~3_combout  & ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[2]~2_combout  & ( (!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout  & (\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[1]~22_combout  & 
// ((!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[0]~20_combout ) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~22_combout )))) ) ) )

	.dataa(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[0]~20_combout ),
	.datab(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout ),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~22_combout ),
	.datad(!\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[1]~22_combout ),
	.datae(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[2]~3_combout ),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[2]~0 .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[2]~0 .lut_mask = 64'h008C0000FFBF5010;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N12
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[2]~4 (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[2]~4_combout  = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_p [3] & ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[2]~0_combout  & ( 
// (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[2]~2_combout  & (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[3]~1_combout  & ((!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_p [1]) # 
// (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_p [2])))) ) ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_p [3] & ( 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[2]~0_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[2]~2_combout  ) ) ) # ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_p [3] & ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[2]~0_combout  & ( (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[2]~2_combout  & !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[3]~1_combout ) ) ) ) # ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_p [3] & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[2]~0_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[2]~2_combout  ) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[2]~2_combout ),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_p [1]),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_p [2]),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[3]~1_combout ),
	.datae(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_p [3]),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[2]~4 .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[2]~4 .lut_mask = 64'hAAAAAA00AAAAA800;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N42
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_c[3]~0 (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_c[3]~0_combout  = ( \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[6]~17_combout  & ( \FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout  & ( 
// (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[9]~12_combout  & (((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[10]~13_combout  & \FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout )))) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[9]~12_combout  & 
// ((!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[5]~16_combout  & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[10]~13_combout )) # (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[5]~16_combout  & ((\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ))))) ) ) ) # 
// ( !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[6]~17_combout  & ( \FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout  & ( (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[9]~12_combout  & (((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[10]~13_combout  & 
// !\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout )))) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[9]~12_combout  & ((!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[5]~16_combout  & ((!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ))) # 
// (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[5]~16_combout  & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[10]~13_combout )))) ) ) ) # ( \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[6]~17_combout  & ( !\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout  
// & ( (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[10]~13_combout  & ((!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ) # ((\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[5]~16_combout  & \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[9]~12_combout )))) # 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[10]~13_combout  & (((\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[5]~16_combout  & !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[9]~12_combout )) # (\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ))) ) ) ) # ( 
// !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[6]~17_combout  & ( !\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout  & ( (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[5]~16_combout  & ((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[9]~12_combout  & 
// (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[10]~13_combout  & !\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout )) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[9]~12_combout  & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[10]~13_combout  & 
// \FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout )))) ) ) )

	.dataa(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[5]~16_combout ),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[9]~12_combout ),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[10]~13_combout ),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ),
	.datae(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[6]~17_combout ),
	.dataf(!\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_c[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_c[3]~0 .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_c[3]~0 .lut_mask = 64'h4001F41F2F01021F;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_c[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N36
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_g[0]~0 (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_g[0]~0_combout  = ( \FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout  & ( (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[8]~14_combout  & (!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  $ 
// (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[4]~15_combout ))) ) ) # ( !\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout  & ( (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[4]~15_combout  & (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[8]~14_combout  $ 
// (\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ))) ) )

	.dataa(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[8]~14_combout ),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ),
	.datac(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[4]~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_g[0]~0 .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_g[0]~0 .lut_mask = 64'h0909090941414141;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_g[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N18
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_c[3]~1 (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_c[3]~1_combout  = ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_c[3]~0_combout  & ( 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_g[0]~0_combout  & ( (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p [1]) # (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p [2]) ) 
// ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_c[3]~0_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_g[0]~0_combout  & ( 
// (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p [0]) # ((!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p [1]) # ((!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p [2]) # 
// (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[2]~4_combout ))) ) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p [0]),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p [1]),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p [2]),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[2]~4_combout ),
	.datae(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_c[3]~0_combout ),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_g[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_c[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_c[3]~1 .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_c[3]~1 .lut_mask = 64'hFEFF0000FCFC0000;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_c[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N30
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c[2]~0 (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c[2]~0_combout  = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[3]~1_combout  & ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_c[3]~1_combout  & ( 
// (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [1] & ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [0]) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_g[0]~0_combout ))) ) 
// ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[3]~1_combout  & ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_c[3]~1_combout  & ( (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_g[0]~0_combout  & 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [1]) ) ) ) # ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[3]~1_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_c[3]~1_combout  & ( 
// (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [1] & ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [0]) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_g[0]~0_combout ))) ) 
// ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[3]~1_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_c[3]~1_combout  & ( (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [1] & 
// (((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p [3] & \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [0])) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_g[0]~0_combout ))) ) 
// ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_g[0]~0_combout ),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p [3]),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [0]),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [1]),
	.datae(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[3]~1_combout ),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_c[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c[2]~0 .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c[2]~0 .lut_mask = 64'h0057005F0055005F;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N6
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c~0 (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c~0_combout  = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c[3]~1_combout  & ( 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c[2]~0_combout  & ( (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_p [0] & ((\FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[15]~2_combout ) # 
// (\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[15]~2_combout ))) ) ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c[3]~1_combout  & ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c[2]~0_combout  & 
// ( (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_p [0] & ((!\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[15]~2_combout  & (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [2] & 
// \FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[15]~2_combout )) # (\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[15]~2_combout  & ((\FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[15]~2_combout ) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [2]))))) ) ) 
// ) # ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c[3]~1_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c[2]~0_combout  & ( 
// (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_p [0] & ((\FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[15]~2_combout ) # (\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[15]~2_combout ))) ) ) ) # ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c[3]~1_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c[2]~0_combout  & ( (\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[15]~2_combout  & 
// (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_p [0] & \FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[15]~2_combout )) ) ) )

	.dataa(!\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[15]~2_combout ),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [2]),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_p [0]),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[15]~2_combout ),
	.datae(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c[3]~1_combout ),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c~0 .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c~0 .lut_mask = 64'h0005050F0107050F;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N21
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[19]~1 (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[19]~1_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[19]~3_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  $ (((!\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout ) # 
// (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[15]~1_combout ))) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[19]~3_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  $ (((\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[15]~1_combout  & 
// \FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout ))) ) )

	.dataa(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[15]~1_combout ),
	.datab(gnd),
	.datac(!\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout ),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[19]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[19]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[19]~1 .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[19]~1 .lut_mask = 64'hFA05FA050AF50AF5;
defparam \FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[19]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N21
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_p[2] (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_p [2] = ( \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[14]~2_combout  & ( \FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[18]~4_combout  ) ) 
// ) # ( !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[14]~2_combout  & ( \FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[18]~4_combout  ) ) ) # ( \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[14]~2_combout  & ( 
// !\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[18]~4_combout  ) ) ) # ( !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[14]~2_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  & ( 
// !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[18]~4_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[18]~4_combout ),
	.datad(gnd),
	.datae(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[14]~2_combout ),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_p [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_p[2] .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_p[2] .lut_mask = 64'hF0F00F0F0F0FF0F0;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_p[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N15
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_p[1] (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_p [1] = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[17]~7_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  $ (!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[13]~10_combout ) ) 
// ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[17]~7_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  $ (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[13]~10_combout ) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ),
	.datab(gnd),
	.datac(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[13]~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[17]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_p [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_p[1] .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_p[1] .lut_mask = 64'hA5A5A5A55A5A5A5A;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_p[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N18
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c[3]~2 (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c[3]~2_combout  = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_p [1] & ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_p [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_p [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_p [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c[3]~2 .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c[3]~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N39
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c~1 (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c~1_combout  = ( \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[12]~9_combout  & ( (!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  & (!\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout  
// & !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[16]~6_combout )) # (\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  & ((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[16]~6_combout ))) ) ) # ( !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[12]~9_combout  & ( 
// (!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  & (\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout  & \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[16]~6_combout )) ) )

	.dataa(gnd),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ),
	.datac(!\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout ),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[16]~6_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[12]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c~1 .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c~1 .lut_mask = 64'h000C000CC033C033;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N0
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_g[1]~0 (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_g[1]~0_combout  = ( \FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout  & ( (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[17]~7_combout  & (!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  $ 
// (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[13]~10_combout ))) ) ) # ( !\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout  & ( (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[13]~10_combout  & (!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  $ 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[17]~7_combout ))) ) )

	.dataa(gnd),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[17]~7_combout ),
	.datad(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[13]~10_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_g[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_g[1]~0 .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_g[1]~0 .lut_mask = 64'h00C300C30C030C03;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_g[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N33
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c[3]~3 (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c[3]~3_combout  = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_g[1]~0_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[18]~4_combout  & ( 
// ((\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ) # (\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout )) # (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[14]~2_combout ) ) ) ) # ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_g[1]~0_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[18]~4_combout  & ( (!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[14]~2_combout  & 
// (\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout  & !\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout )) # (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[14]~2_combout  & ((\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ))) ) ) ) # ( 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_g[1]~0_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[18]~4_combout  & ( (!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[14]~2_combout  & 
// ((!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ))) # (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[14]~2_combout  & ((!\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout ) # (\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ))) ) ) ) # ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_g[1]~0_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[18]~4_combout  & ( (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[14]~2_combout  & 
// (!\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout  & !\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout )) ) ) )

	.dataa(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[14]~2_combout ),
	.datab(!\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout ),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ),
	.datad(gnd),
	.datae(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_g[1]~0_combout ),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[18]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c[3]~3 .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c[3]~3 .lut_mask = 64'h4040E5E525257F7F;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N42
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[5]~5 (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[5]~5_combout  = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c~1_combout  & ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c[3]~3_combout  & ( 
// (!\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[19]~1_combout  & !\FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[19]~1_combout ) ) ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c~1_combout  & ( 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c[3]~3_combout  & ( (!\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[19]~1_combout  & !\FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[19]~1_combout ) ) ) ) # ( 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c~1_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c[3]~3_combout  & ( (!\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[19]~1_combout  & 
// ((!\FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[19]~1_combout ) # (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c[3]~2_combout ))) # (\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[19]~1_combout  & 
// (!\FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[19]~1_combout  & !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c[3]~2_combout )) ) ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c~1_combout  & ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c[3]~3_combout  & ( (!\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[19]~1_combout  & ((!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c~0_combout ) # 
// ((!\FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[19]~1_combout ) # (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c[3]~2_combout )))) # (\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[19]~1_combout  & 
// (!\FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[19]~1_combout  & ((!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c~0_combout ) # (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c[3]~2_combout )))) ) ) )

	.dataa(!\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[19]~1_combout ),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c~0_combout ),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[19]~1_combout ),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c[3]~2_combout ),
	.datae(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c~1_combout ),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[5]~5 .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[5]~5 .lut_mask = 64'hFAE8FAA0A0A0A0A0;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N48
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[23]~29 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[23]~29_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][23]~10_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]),
	.datad(gnd),
	.datae(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][23]~10_combout ),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[23]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[23]~29 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[23]~29 .lut_mask = 64'h0000000000000F0F;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[23]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N15
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[23]~0 (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[23]~0_combout  = ( \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[19]~3_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  $ (((\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout ) # 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[23]~29_combout ))) ) ) # ( !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[19]~3_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  $ (((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[23]~29_combout  & 
// !\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout ))) ) )

	.dataa(gnd),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[23]~29_combout ),
	.datad(!\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[19]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[23]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[23]~0 .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[23]~0 .lut_mask = 64'hC3CCC3CCC333C333;
defparam \FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[23]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N6
cyclonev_lcell_comb \FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[23]~0 (
// Equation(s):
// \FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[23]~0_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[23]~29_combout  & ( (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[19]~3_combout ) # (\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout ) ) ) # ( 
// !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[23]~29_combout  & ( (!\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout  & \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[19]~3_combout ) ) )

	.dataa(gnd),
	.datab(!\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout ),
	.datac(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[19]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[23]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[23]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[23]~0 .extended_lut = "off";
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[23]~0 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[23]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N54
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p[3] (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p [3] = ( \FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[23]~0_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[23]~0_combout  ) ) # ( 
// !\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[23]~0_combout  & ( \FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[23]~0_combout  ) )

	.dataa(gnd),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[23]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[23]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p[3] .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p[3] .lut_mask = 64'h33333333CCCCCCCC;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N27
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[20]~30 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[20]~30_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & ( (\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][20]~12_combout ) ) )

	.dataa(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]),
	.datab(gnd),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][20]~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[20]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[20]~30 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[20]~30 .lut_mask = 64'h0000000005050505;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[20]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N18
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_c~0 (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_c~0_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[20]~30_combout  & ( \FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout  & ( 
// !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[16]~7_combout  $ (\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ) ) ) ) # ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[20]~30_combout  & ( !\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout  & ( 
// (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[16]~7_combout  & \FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ) ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[20]~30_combout  & ( !\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout  & ( 
// (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[16]~7_combout  & !\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ) ) ) )

	.dataa(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[16]~7_combout ),
	.datab(gnd),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ),
	.datad(gnd),
	.datae(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[20]~30_combout ),
	.dataf(!\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_c~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_c~0 .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_c~0 .lut_mask = 64'h505005050000A5A5;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_c~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N42
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p[0] (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p [0] = !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[16]~7_combout  $ (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[20]~30_combout  $ (!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ))

	.dataa(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[16]~7_combout ),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[20]~30_combout ),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p[0] .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p[0] .lut_mask = 64'h9696969696969696;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N0
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_g[1]~0 (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_g[1]~0_combout  = ( \FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout  & ( (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[21]~31_combout  & (!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  $ 
// (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[17]~8_combout ))) ) ) # ( !\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout  & ( (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[17]~8_combout  & (!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  $ 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[21]~31_combout ))) ) )

	.dataa(gnd),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ),
	.datac(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[17]~8_combout ),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[21]~31_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_g[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_g[1]~0 .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_g[1]~0 .lut_mask = 64'h0C030C0300C300C3;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_g[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N33
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_c[3]~2 (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_c[3]~2_combout  = ( \FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[18]~4_combout  & ( (!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  & 
// ((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[22]~32_combout  & (!\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout )) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[22]~32_combout  & 
// ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_g[1]~0_combout ))))) # (\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  & (((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_g[1]~0_combout ) # 
// (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[22]~32_combout )))) ) ) # ( !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[18]~4_combout  & ( (!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  & ((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[22]~32_combout  & 
// ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_g[1]~0_combout ))) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[22]~32_combout  & (\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout )))) # (\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  & 
// (((\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[22]~32_combout  & \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_g[1]~0_combout )))) ) )

	.dataa(!\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout ),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[22]~32_combout ),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_g[1]~0_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[18]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_c[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_c[3]~2 .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_c[3]~2 .lut_mask = 64'h04C704C783BF83BF;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_c[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N48
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[6]~6 (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[6]~6_combout  = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p [0] & ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_c[3]~2_combout  & ( 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p [3] ) ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p [0] & ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_c[3]~2_combout  
// & ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p [3] ) ) ) # ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p [0] & ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_c[3]~2_combout  & ( (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_c[3]~1_combout  & (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p 
// [3] & ((!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[5]~5_combout ) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_c~0_combout )))) ) ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p [0] & ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_c[3]~2_combout  & ( (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_c[3]~1_combout  & (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p 
// [3] & \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_c~0_combout )) ) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_c[3]~1_combout ),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[5]~5_combout ),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p [3]),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_c~0_combout ),
	.datae(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p [0]),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_c[3]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[6]~6 .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[6]~6 .lut_mask = 64'h000504050F0F0F0F;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N39
cyclonev_lcell_comb \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[26]~33 (
// Equation(s):
// \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[26]~33_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout  & ( (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][26]~9_combout  & \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]) ) )

	.dataa(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][26]~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]),
	.datae(gnd),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[26]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[26]~33 .extended_lut = "off";
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[26]~33 .lut_mask = 64'h0000000000550055;
defparam \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[26]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N18
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p[2] (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p [2] = ( \FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[26]~33_combout  $ (!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[22]~5_combout ) ) 
// ) # ( !\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[26]~33_combout  $ (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[22]~5_combout ) ) )

	.dataa(gnd),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[26]~33_combout ),
	.datac(gnd),
	.datad(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[22]~5_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p[2] .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p[2] .lut_mask = 64'hCC33CC3333CC33CC;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N21
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[6]~0 (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[6]~0_combout  = ( \FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[23]~0_combout  & ( \FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[23]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[23]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[23]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[6]~0 .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[6]~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N24
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[2] (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [2] = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p [2] & ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[6]~0_combout  & ( 
// (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[2]~1_combout  & ((!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p [0]) # (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p [1]))) 
// ) ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p [2] & ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[6]~0_combout  & ( (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[2]~1_combout ) # 
// ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p [0] & \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p [1])) ) ) ) # ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p [2] & ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[6]~0_combout  & ( (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[2]~1_combout  & ((!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p [0]) # 
// ((!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[6]~6_combout ) # (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p [1])))) ) ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p [2] & ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[6]~0_combout  & ( (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[2]~1_combout ) # ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p [0] & 
// (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[6]~6_combout  & \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p [1]))) ) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[2]~1_combout ),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p [0]),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[6]~6_combout ),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p [1]),
	.datae(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p [2]),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[6]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[2] .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[2] .lut_mask = 64'hAAAB5554AABB5544;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N33
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[3]~0 (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[3]~0_combout  = ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & ( !\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  $ 
// (((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ) # (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][27]~6_combout ))) ) ) # ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & ( \FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ),
	.datab(gnd),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][27]~6_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[3]~0 .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[3]~0 .lut_mask = 64'h55555555555A555A;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N48
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~2 (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~2_combout  = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p [2] & ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~2 .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N51
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~3 (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~3_combout  = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_g[1]~0_combout  & ( (!\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout  & 
// ((!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  $ (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[26]~33_combout )) # (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[22]~5_combout ))) # (\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout  & 
// ((!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  $ (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[22]~5_combout )) # (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[26]~33_combout ))) ) ) # ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_g[1]~0_combout  & ( (!\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout  & (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[22]~5_combout  & 
// (!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  $ (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[26]~33_combout )))) # (\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout  & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[26]~33_combout  & 
// (!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  $ (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[22]~5_combout )))) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[26]~33_combout ),
	.datac(!\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout ),
	.datad(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[22]~5_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_g[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~3 .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~3 .lut_mask = 64'h029102919BF79BF7;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N0
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~4 (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~4_combout  = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c~0_combout  & ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[6]~0_combout  & ( 
// (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~2_combout  & !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~3_combout ) ) ) ) # ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c~0_combout  & ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[6]~0_combout  & ( (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~3_combout  & 
// ((!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~2_combout ) # (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p [0]))) ) ) ) # ( 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c~0_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[6]~0_combout  & ( (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~2_combout  & 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~3_combout ) ) ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c~0_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[6]~0_combout  & ( 
// (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~3_combout  & ((!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~2_combout ) # 
// ((!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p [0]) # (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[6]~6_combout )))) ) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~2_combout ),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p [0]),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[6]~6_combout ),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~3_combout ),
	.datae(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c~0_combout ),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[6]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~4 .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~4 .lut_mask = 64'hFE00AA00EE00AA00;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N42
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[1] (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [1] = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p [0] & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p [1] $ 
// (((!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c~0_combout  & (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[6]~0_combout  & !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[6]~6_combout )))) ) ) # ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p [0] & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p [1] $ (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c~0_combout ) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p [1]),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c~0_combout ),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[6]~0_combout ),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[6]~6_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[1] .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[1] .lut_mask = 64'h666666666AAA6AAA;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N24
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum[3] (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [3] = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p [3] & ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_c~0_combout  & ( 
// (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_c[3]~1_combout  & !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_c[3]~2_combout ) ) ) ) # ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p [3] & ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_c~0_combout  & ( 
// (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_c[3]~2_combout ) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_c[3]~1_combout ) ) ) ) # ( 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p [3] & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_c~0_combout  & ( 
// (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_c[3]~2_combout  & ((!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_c[3]~1_combout ) # 
// ((!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p [0]) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[5]~5_combout )))) ) ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p [3] & ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_c~0_combout  & ( ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_c[3]~1_combout  & (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p 
// [0] & !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[5]~5_combout ))) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_c[3]~2_combout ) ) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_c[3]~1_combout ),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p [0]),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_c[3]~2_combout ),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[5]~5_combout ),
	.datae(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p [3]),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_c~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum[3] .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum[3] .lut_mask = 64'h1F0FE0F05F5FA0A0;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N54
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum[2] (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [2] = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_p [2] & ( (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_g[1]~0_combout  & 
// ((!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_p [1]) # ((!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c~1_combout  & !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c~0_combout 
// )))) ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_p [2] & ( ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_p [1] & 
// ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c~0_combout ) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c~1_combout )))) # 
// (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_g[1]~0_combout ) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c~1_combout ),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_g[1]~0_combout ),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_p [1]),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c~0_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_p [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum[2] .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum[2] .lut_mask = 64'h373F373FC8C0C8C0;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N12
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum[3] (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [3] = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c~0_combout  & ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c~1_combout  & 
// ( !\FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[19]~1_combout  $ (!\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[19]~1_combout  $ (((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c[3]~3_combout ) # 
// (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c[3]~2_combout )))) ) ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c~0_combout  & ( 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c~1_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[19]~1_combout  $ (!\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[19]~1_combout  $ 
// (((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c[3]~3_combout ) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c[3]~2_combout )))) ) ) ) # ( 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c~0_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c~1_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[19]~1_combout  $ 
// (!\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[19]~1_combout  $ (((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c[3]~3_combout ) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c[3]~2_combout )))) ) ) ) 
// # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c~0_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c~1_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[19]~1_combout  $ 
// (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c[3]~3_combout  $ (\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[19]~1_combout )) ) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[19]~1_combout ),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c[3]~2_combout ),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c[3]~3_combout ),
	.datad(!\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[19]~1_combout ),
	.datae(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c~0_combout ),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum[3] .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum[3] .lut_mask = 64'h5AA56A956A956A95;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N42
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum[0] (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [0] = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c[2]~0_combout  & ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [2] & ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_p [0] $ (((!\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[15]~2_combout  & !\FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[15]~2_combout ))) ) ) ) # ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c[2]~0_combout  & ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [2] & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_p [0] $ 
// (((!\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[15]~2_combout  & ((!\FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[15]~2_combout ) # (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c[3]~1_combout ))) # 
// (\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[15]~2_combout  & (!\FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[15]~2_combout  & !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c[3]~1_combout )))) ) ) ) # ( 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c[2]~0_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [2] & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_p [0] $ 
// (((!\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[15]~2_combout  & ((!\FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[15]~2_combout ) # (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c[3]~1_combout ))) # 
// (\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[15]~2_combout  & (!\FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[15]~2_combout  & !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c[3]~1_combout )))) ) ) ) # ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c[2]~0_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [2] & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_p [0] $ 
// (((!\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[15]~2_combout  & ((!\FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[15]~2_combout ) # (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c[3]~1_combout ))) # 
// (\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[15]~2_combout  & (!\FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[15]~2_combout  & !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c[3]~1_combout )))) ) ) )

	.dataa(!\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[15]~2_combout ),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_p [0]),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[15]~2_combout ),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c[3]~1_combout ),
	.datae(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c[2]~0_combout ),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum[0] .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum[0] .lut_mask = 64'h366C366C366C6C6C;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N39
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p[3] (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [3] = ( \FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[15]~2_combout  & ( !\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[15]~2_combout  ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[15]~2_combout  & ( 
// \FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[15]~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[15]~2_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[15]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p[3] .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p[3] .lut_mask = 64'h00FF00FFFF00FF00;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N51
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum[3] (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [3] = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c[2]~0_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [3] $ 
// (((!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c[3]~1_combout  & !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [2]))) ) ) # ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c[2]~0_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [3] $ 
// (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c[3]~1_combout ) ) )

	.dataa(gnd),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [3]),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c[3]~1_combout ),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [2]),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum[3] .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum[3] .lut_mask = 64'h3C3C3C3C3CCC3CCC;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N39
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum[2] (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [2] = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_g[1]~1_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [2] ) ) # 
// ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_g[1]~1_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c[2]~0_combout  $ 
// (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c[2]~0_combout ),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [2]),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_g[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum[2] .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum[2] .lut_mask = 64'h0FF00FF0FF00FF00;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N48
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum[0] (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [0] = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_c[3]~1_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[3]~1_combout  $ 
// (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [0]) ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_c[3]~1_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p 
// [0] $ (((!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[3]~1_combout  & !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p [3]))) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[3]~1_combout ),
	.datab(gnd),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p [3]),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [0]),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_c[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum[0] .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum[0] .lut_mask = 64'h5FA05FA055AA55AA;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N48
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum[0] (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [0] = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[1]~3_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~22_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  $ 
// (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[0]~20_combout ) ) ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[1]~3_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~22_combout  & ( 
// !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[0]~20_combout  $ ((((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[0]~1_combout ) # (\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout )) # (\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ))) ) ) ) # ( 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[1]~3_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~22_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  $ (!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[0]~20_combout ) ) ) ) # ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[1]~3_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~22_combout  & ( !\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[0]~20_combout  $ (((!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  & 
// (!\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout  & \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[0]~1_combout )))) ) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ),
	.datab(!\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout ),
	.datac(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[0]~20_combout ),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[0]~1_combout ),
	.datae(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[1]~3_combout ),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum[0] .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum[0] .lut_mask = 64'hF0785A5A0F87A5A5;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N12
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[1]~2 (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[1]~2_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[0]~1_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[1]~28_combout  $ (((!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout ) # 
// (\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ))) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[0]~1_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[1]~28_combout  ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[1]~28_combout ),
	.datac(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[1]~2 .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[1]~2 .lut_mask = 64'h3333333339393939;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N30
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[2]~1 (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[2]~1_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[0]~1_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[2]~26_combout  $ (((\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout ) # 
// (\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ))) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[0]~1_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[2]~26_combout  $ ((((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[1]~28_combout ) # 
// (\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout )) # (\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ))) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[1]~28_combout ),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[2]~26_combout ),
	.datad(!\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[2]~1 .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[2]~1 .lut_mask = 64'h2D0F2D0FA50FA50F;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N54
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[3]~0 (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[3]~0_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[2]~26_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[0]~1_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[3]~24_combout  $ 
// (((\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout ) # (\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ))) ) ) ) # ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[2]~26_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[0]~1_combout  & ( 
// !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[3]~24_combout  $ (((\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout ) # (\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ))) ) ) ) # ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[2]~26_combout  & ( 
// !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[0]~1_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[3]~24_combout  $ (((\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout ) # (\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ))) ) ) ) # ( 
// !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[2]~26_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[0]~1_combout  & ( !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[3]~24_combout  $ ((((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[1]~28_combout ) # 
// (\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout )) # (\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ))) ) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[1]~28_combout ),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[3]~24_combout ),
	.datad(!\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout ),
	.datae(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[2]~26_combout ),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[3]~0 .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[3]~0 .lut_mask = 64'h2D0FA50FA50FA50F;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N3
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|WideOr0~0 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|WideOr0~0_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[0]~1_combout  & ( (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [0] & 
// (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[1]~2_combout  & (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[2]~1_combout  & \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[3]~0_combout ))) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [0]),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[1]~2_combout ),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[2]~1_combout ),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[3]~0_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|WideOr0~0 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|WideOr0~0 .lut_mask = 64'h0000000000020002;
defparam \FPU_UNIT|NORMALIZATION_UNIT|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N27
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum[3] (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [3] = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[2]~0_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_p [3] $ 
// (((!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[3]~1_combout  & ((!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_p [1]) # (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_p 
// [2]))))) ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[2]~0_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_p [3] $ 
// (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[3]~1_combout ) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_p [3]),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_p [1]),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[3]~1_combout ),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_p [2]),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum[3] .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum[3] .lut_mask = 64'h5A5A5A5A5A6A5A6A;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N12
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum[2] (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [2] = ( \FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout  & ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[2]~0_combout  & ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_p [2] $ (((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[5]~23_combout  & (!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[1]~21_combout  $ (!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout 
// ))))) ) ) ) # ( !\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout  & ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[2]~0_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_p [2] $ 
// (((!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[1]~21_combout  & (!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  $ (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[5]~23_combout ))))) ) ) ) # ( \FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout  & ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[2]~0_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_p [2] $ (((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[5]~23_combout ) # 
// (!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[1]~21_combout  $ (!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout )))) ) ) ) # ( !\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout  & ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[2]~0_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_p [2] $ (((!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[1]~21_combout ) # 
// (!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  $ (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[5]~23_combout )))) ) ) )

	.dataa(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[1]~21_combout ),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_p [2]),
	.datad(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[5]~23_combout ),
	.datae(!\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout ),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum[2] .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum[2] .lut_mask = 64'h4B1E0F96D27896F0;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N9
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum[1] (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [1] = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[2]~0_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_p [1] ) ) # 
// ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[2]~0_combout  & ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_p [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_p [1]),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum[1] .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum[1] .lut_mask = 64'h00FF00FFFF00FF00;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N15
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|WideOr0~1 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|WideOr0~1_combout  = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [1] & ( (\FPU_UNIT|NORMALIZATION_UNIT|WideOr0~0_combout  & 
// (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [3] & \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [2])) ) )

	.dataa(gnd),
	.datab(!\FPU_UNIT|NORMALIZATION_UNIT|WideOr0~0_combout ),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [3]),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [2]),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|WideOr0~1 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|WideOr0~1 .lut_mask = 64'h0000000000030003;
defparam \FPU_UNIT|NORMALIZATION_UNIT|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N51
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum[0] (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [0] = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[2]~4_combout  & ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p [0] ) ) # ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[2]~4_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum[0] .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum[0] .lut_mask = 64'hF0F0F0F00F0F0F0F;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N24
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum[1] (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [1] = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[2]~4_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p [1] $ 
// (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_g[0]~0_combout ) ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[2]~4_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p [1] $ 
// (((!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p [0] & !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_g[0]~0_combout ))) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p [0]),
	.datab(gnd),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p [1]),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_g[0]~0_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum[1] .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum[1] .lut_mask = 64'h5AF05AF00FF00FF0;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N36
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_g[1]~1 (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_g[1]~1_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[9]~12_combout  & ( (!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  & 
// (!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[5]~16_combout  & \FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout )) # (\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  & (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[5]~16_combout )) ) ) # ( 
// !\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[9]~12_combout  & ( (!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  & (\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[5]~16_combout  & !\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout )) ) )

	.dataa(gnd),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ),
	.datac(!\FPU_UNIT|MAN_PRE_SWAP_BY_EXPONENT_UNIT|o_man_max[5]~16_combout ),
	.datad(!\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[9]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_g[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_g[1]~1 .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_g[1]~1 .lut_mask = 64'h0C000C0003C303C3;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_g[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N54
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum[2] (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [2] = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_g[1]~1_combout  & ( 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_g[0]~0_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p [2] ) ) ) # ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_g[1]~1_combout  & ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_g[0]~0_combout  & ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p [2] $ (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p [1]) ) ) ) # ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_g[1]~1_combout 
//  & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_g[0]~0_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p [2] ) ) ) # ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_g[1]~1_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_g[0]~0_combout  & ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p [2] $ (((!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p [1]) # ((!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p [0]) # 
// (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[2]~4_combout )))) ) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p [2]),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p [1]),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p [0]),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[2]~4_combout ),
	.datae(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_g[1]~1_combout ),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_g[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum[2] .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum[2] .lut_mask = 64'h5655AAAA6666AAAA;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N27
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|WideOr0~2 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|WideOr0~2_combout  = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [2] & ( (\FPU_UNIT|NORMALIZATION_UNIT|WideOr0~1_combout  & 
// (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [0] & \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [1])) ) )

	.dataa(gnd),
	.datab(!\FPU_UNIT|NORMALIZATION_UNIT|WideOr0~1_combout ),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [0]),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [1]),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|WideOr0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|WideOr0~2 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|WideOr0~2 .lut_mask = 64'h0000000000030003;
defparam \FPU_UNIT|NORMALIZATION_UNIT|WideOr0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N42
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum[1] (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [1] = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p [3] & ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_c[3]~1_combout  & ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [1] $ (((!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_g[0]~0_combout  & ((!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[3]~1_combout ) # 
// (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [0]))))) ) ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p [3] & ( 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_c[3]~1_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [1] $ 
// (((!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_g[0]~0_combout  & ((!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[3]~1_combout ) # (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [0]))))) ) ) ) # ( 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p [3] & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_c[3]~1_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [1] $ 
// (((!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_g[0]~0_combout  & !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [0]))) ) ) ) # ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p [3] & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_c[3]~1_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [1] $ 
// (((!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_g[0]~0_combout  & ((!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[3]~1_combout ) # (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [0]))))) ) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_g[0]~0_combout ),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[3]~1_combout ),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [1]),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [0]),
	.datae(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p [3]),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_c[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum[1] .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum[1] .lut_mask = 64'h5A785AF05A785A78;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N39
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum[3] (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [3] = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_c[3]~1_combout  & ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p [3] ) ) # 
// ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_c[3]~1_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_c[3]~1_combout ),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum[3] .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum[3] .lut_mask = 64'hFFFF00000000FFFF;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N18
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|WideOr0~3 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|WideOr0~3_combout  = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [3] & ( (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [0] & 
// (\FPU_UNIT|NORMALIZATION_UNIT|WideOr0~2_combout  & \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [1])) ) )

	.dataa(gnd),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [0]),
	.datac(!\FPU_UNIT|NORMALIZATION_UNIT|WideOr0~2_combout ),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [1]),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|WideOr0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|WideOr0~3 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|WideOr0~3 .lut_mask = 64'h0000000000030003;
defparam \FPU_UNIT|NORMALIZATION_UNIT|WideOr0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N57
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|WideOr0~4 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|WideOr0~4_combout  = ( \FPU_UNIT|NORMALIZATION_UNIT|WideOr0~3_combout  & ( (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [0] & 
// (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [3] & \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [2])) ) )

	.dataa(gnd),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [0]),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [3]),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [2]),
	.datae(gnd),
	.dataf(!\FPU_UNIT|NORMALIZATION_UNIT|WideOr0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|WideOr0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|WideOr0~4 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|WideOr0~4 .lut_mask = 64'h0000000000030003;
defparam \FPU_UNIT|NORMALIZATION_UNIT|WideOr0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N57
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum[1] (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [1] = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_p [1] & ( (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c~1_combout  & 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c~0_combout ) ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_p [1] & ( 
// (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c~0_combout ) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c~1_combout ) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c~0_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_p [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum[1] .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum[1] .lut_mask = 64'h55FF55FFAA00AA00;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N30
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|WideOr0~5 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|WideOr0~5_combout  = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [1] & ( (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [2] & 
// (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [3] & \FPU_UNIT|NORMALIZATION_UNIT|WideOr0~4_combout )) ) )

	.dataa(gnd),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [2]),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [3]),
	.datad(!\FPU_UNIT|NORMALIZATION_UNIT|WideOr0~4_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|WideOr0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|WideOr0~5 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|WideOr0~5 .lut_mask = 64'h0000000000030003;
defparam \FPU_UNIT|NORMALIZATION_UNIT|WideOr0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N21
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum[1] (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [1] = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[5]~5_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p [1] $ 
// (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_c~0_combout ) ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[5]~5_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p [1] $ 
// (((!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p [0] & !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_c~0_combout ))) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p [1]),
	.datab(gnd),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p [0]),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_c~0_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum[1] .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum[1] .lut_mask = 64'h5AAA5AAA55AA55AA;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N12
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum[0] (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [0] = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[5]~5_combout  & ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p [0] ) ) # ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[5]~5_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p [0]),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum[0] .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum[0] .lut_mask = 64'hFF00FF0000FF00FF;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N54
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum[2] (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [2] = ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_g[1]~0_combout  & ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p [2] & ( 
// (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p [1]) # ((!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_c~0_combout  & ((!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p [0]) # 
// (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[5]~5_combout )))) ) ) ) # ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_g[1]~0_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p [2] ) ) # ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_g[1]~0_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p [2] & ( (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p [1] & 
// (((!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[5]~5_combout  & \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p [0])) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_c~0_combout ))) ) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[5]~5_combout ),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p [1]),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_c~0_combout ),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p [0]),
	.datae(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_g[1]~0_combout ),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|w_p [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum[2] .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum[2] .lut_mask = 64'h0323FFFFFCDC0000;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N36
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|WideOr0~6 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|WideOr0~6_combout  = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [2] & ( (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [3] & 
// (\FPU_UNIT|NORMALIZATION_UNIT|WideOr0~5_combout  & (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [1] & \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [0]))) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [3]),
	.datab(!\FPU_UNIT|NORMALIZATION_UNIT|WideOr0~5_combout ),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [1]),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [0]),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|WideOr0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|WideOr0~6 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|WideOr0~6 .lut_mask = 64'h0000000000010001;
defparam \FPU_UNIT|NORMALIZATION_UNIT|WideOr0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N3
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[0] (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [0] = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p [0] & ( (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[6]~0_combout  & 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[6]~6_combout ) ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p [0] & ( (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[6]~6_combout ) # 
// (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[6]~0_combout ) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[6]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[6]~6_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[0] .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[0] .lut_mask = 64'h55FF55FFAA00AA00;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N42
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|WideOr0 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|WideOr0~combout  = ( \FPU_UNIT|NORMALIZATION_UNIT|WideOr0~6_combout  & ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [0] & ( 
// (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [2] & (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [1] & (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[3]~0_combout  $ 
// (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~4_combout )))) ) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [2]),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[3]~0_combout ),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~4_combout ),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [1]),
	.datae(!\FPU_UNIT|NORMALIZATION_UNIT|WideOr0~6_combout ),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|WideOr0 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|WideOr0 .lut_mask = 64'h0000000000000041;
defparam \FPU_UNIT|NORMALIZATION_UNIT|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N54
cyclonev_lcell_comb \o_floating_result[6]~2 (
// Equation(s):
// \o_floating_result[6]~2_combout  = ( \FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout  & ( \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & ( (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~4_combout  & 
// (!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  & ((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][27]~6_combout ) # (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout )))) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~4_combout 
//  & ((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][27]~6_combout ) # ((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ) # (!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout )))) ) ) ) # ( !\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout  & ( 
// \FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & ( (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~4_combout  & (!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout  $ 
// (((!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][27]~6_combout ) # (!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ))))) ) ) ) # ( \FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout  & ( !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & ( 
// (!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~4_combout ) ) ) ) # ( !\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout  & ( 
// !\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0] & ( (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~4_combout  & \FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ) ) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~4_combout ),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|stage[3][27]~6_combout ),
	.datac(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[4]~0_combout ),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|w_i_carry~0_combout ),
	.datae(!\FPU_UNIT|w_MAN_PRE_SWAP_BY_MAN_compara~combout ),
	.dataf(!\FPU_UNIT|EXP_SUB_UNIT|CLA_8BIT_UNIT|CLA_4BIT_UNIT_1|sum [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_floating_result[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_floating_result[6]~2 .extended_lut = "off";
defparam \o_floating_result[6]~2 .lut_mask = 64'h0055FF550154FD54;
defparam \o_floating_result[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N3
cyclonev_lcell_comb \o_floating_result[6]~3 (
// Equation(s):
// \o_floating_result[6]~3_combout  = ( \o_floating_result[6]~2_combout  & ( !\FPU_UNIT|NORMALIZATION_UNIT|WideOr0~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FPU_UNIT|NORMALIZATION_UNIT|WideOr0~combout ),
	.datae(gnd),
	.dataf(!\o_floating_result[6]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_floating_result[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_floating_result[6]~3 .extended_lut = "off";
defparam \o_floating_result[6]~3 .lut_mask = 64'h00000000FF00FF00;
defparam \o_floating_result[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N39
cyclonev_lcell_comb \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_0|LOPD_4bit_unit_0|o_pos_one[1] (
// Equation(s):
// \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_0|LOPD_4bit_unit_0|o_pos_one [1] = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [3] ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum 
// [3] & ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [2]),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_0|LOPD_4bit_unit_0|o_pos_one [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_0|LOPD_4bit_unit_0|o_pos_one[1] .extended_lut = "off";
defparam \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_0|LOPD_4bit_unit_0|o_pos_one[1] .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_0|LOPD_4bit_unit_0|o_pos_one[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N42
cyclonev_lcell_comb \o_floating_result[19]~0 (
// Equation(s):
// \o_floating_result[19]~0_combout  = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_c[3]~1_combout  & ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_g[0]~0_combout  & ( 
// (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [1] & (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [0] $ (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[3]~1_combout ))) ) ) ) # ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_c[3]~1_combout  & ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_g[0]~0_combout  & ( 
// (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [1] & (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [0] $ (((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[3]~1_combout ) # 
// (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p [3]))))) ) ) ) # ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_c[3]~1_combout  & ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_g[0]~0_combout  & ( (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [0] & (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [1] & 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[3]~1_combout )) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [0] & (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [1] & 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[3]~1_combout )) ) ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_c[3]~1_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_g[0]~0_combout  & ( 
// (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [0] & (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p [3] & (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [1] & 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[3]~1_combout ))) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [0] & (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [1] & 
// ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[3]~1_combout ) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p [3])))) ) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p [3]),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [0]),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [1]),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[3]~1_combout ),
	.datae(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_c[3]~1_combout ),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_g[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_floating_result[19]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_floating_result[19]~0 .extended_lut = "off";
defparam \o_floating_result[19]~0 .lut_mask = 64'h8103C00309030C03;
defparam \o_floating_result[19]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N36
cyclonev_lcell_comb \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|LOPD_4bit_unit_0|o_pos_one[1]~0 (
// Equation(s):
// \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|LOPD_4bit_unit_0|o_pos_one[1]~0_combout  = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_g[1]~1_combout  & ( 
// (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [3] & (!\FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[14]~3_combout  $ (!\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[14]~3_combout ))) ) ) # ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_g[1]~1_combout  & ( (!\FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[14]~3_combout  & ((!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [3] & 
// (!\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[14]~3_combout  & !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c[2]~0_combout )) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [3] & 
// (\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[14]~3_combout  & \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c[2]~0_combout )))) # (\FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[14]~3_combout  & 
// (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [3] & (!\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[14]~3_combout  $ (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c[2]~0_combout )))) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[14]~3_combout ),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [3]),
	.datac(!\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[14]~3_combout ),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c[2]~0_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_g[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|LOPD_4bit_unit_0|o_pos_one[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|LOPD_4bit_unit_0|o_pos_one[1]~0 .extended_lut = "off";
defparam \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|LOPD_4bit_unit_0|o_pos_one[1]~0 .lut_mask = 64'h8112811212121212;
defparam \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|LOPD_4bit_unit_0|o_pos_one[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N21
cyclonev_lcell_comb \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|o_pos_one[2]~0 (
// Equation(s):
// \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|o_pos_one[2]~0_combout  = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c~0_combout  & ( (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum 
// [0] & \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_p [1]) ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c~0_combout  & ( (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum 
// [0] & (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c~1_combout  $ (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_p [1]))) ) )

	.dataa(gnd),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c~1_combout ),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [0]),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_p [1]),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|w_c~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|o_pos_one[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|o_pos_one[2]~0 .extended_lut = "off";
defparam \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|o_pos_one[2]~0 .lut_mask = 64'hC030C03000F000F0;
defparam \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|o_pos_one[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N36
cyclonev_lcell_comb \o_floating_result[19]~1 (
// Equation(s):
// \o_floating_result[19]~1_combout  = ( \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|o_pos_one[2]~0_combout  & ( (\o_floating_result[19]~0_combout  & (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [3] & 
// (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [2] & \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|LOPD_4bit_unit_0|o_pos_one[1]~0_combout ))) ) )

	.dataa(!\o_floating_result[19]~0_combout ),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [3]),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [2]),
	.datad(!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|LOPD_4bit_unit_0|o_pos_one[1]~0_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|o_pos_one[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_floating_result[19]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_floating_result[19]~1 .extended_lut = "off";
defparam \o_floating_result[19]~1 .lut_mask = 64'h0000000000400040;
defparam \o_floating_result[19]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N48
cyclonev_lcell_comb \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_0|o_pos_one[2] (
// Equation(s):
// \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_0|o_pos_one [2] = ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [2] & ( (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [1] & 
// (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [0] & (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p [3] $ (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_c[3]~1_combout )))) 
// ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [1]),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_p [3]),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|w_c[3]~1_combout ),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [0]),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_0|o_pos_one [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_0|o_pos_one[2] .extended_lut = "off";
defparam \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_0|o_pos_one[2] .lut_mask = 64'h2800280000000000;
defparam \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_0|o_pos_one[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N6
cyclonev_lcell_comb \FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~0 (
// Equation(s):
// \FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~0_combout  = ( \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_0|o_pos_one [2] & ( (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [1] & 
// (!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_0|LOPD_4bit_unit_0|o_pos_one [1] & (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [0] & \o_floating_result[19]~1_combout ))) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [1]),
	.datab(!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_0|LOPD_4bit_unit_0|o_pos_one [1]),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [0]),
	.datad(!\o_floating_result[19]~1_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_0|o_pos_one [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~0 .extended_lut = "off";
defparam \FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~0 .lut_mask = 64'h0000000000080008;
defparam \FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N15
cyclonev_lcell_comb \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_pos_one[2]~1 (
// Equation(s):
// \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_pos_one[2]~1_combout  = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[6]~6_combout  & ( (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p [1] & 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p [0]) ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[6]~6_combout  & ( (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[6]~0_combout  & 
// (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p [0] & (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p [1] $ (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c~0_combout )))) # 
// (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[6]~0_combout  & (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p [1] & (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p [0]))) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p [1]),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[6]~0_combout ),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_p [0]),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c~0_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_c[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_pos_one[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_pos_one[2]~1 .extended_lut = "off";
defparam \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_pos_one[2]~1 .lut_mask = 64'h8141814105050505;
defparam \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_pos_one[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N18
cyclonev_lcell_comb \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~0 (
// Equation(s):
// \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~0_combout  = ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [2] & ( (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [0] & 
// (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [1] & !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [3])) ) )

	.dataa(gnd),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [0]),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [1]),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [3]),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~0 .extended_lut = "off";
defparam \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~0 .lut_mask = 64'hC000C00000000000;
defparam \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N39
cyclonev_lcell_comb \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~1 (
// Equation(s):
// \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~1_combout  = ( \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~0_combout  & ( (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [2] & 
// (\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_pos_one[2]~1_combout  & (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[3]~0_combout  $ (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~4_combout )))) 
// ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [2]),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[3]~0_combout ),
	.datac(!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_pos_one[2]~1_combout ),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~4_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~1 .extended_lut = "off";
defparam \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~1 .lut_mask = 64'h0000000002080208;
defparam \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N39
cyclonev_lcell_comb \FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag (
// Equation(s):
// \FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~combout  = ( \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~1_combout  & ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~0_combout  ) ) # ( !\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~0_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag .extended_lut = "off";
defparam \FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag .lut_mask = 64'hFFFFFFFFFF00FF00;
defparam \FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N9
cyclonev_lcell_comb \o_floating_result[6]~4 (
// Equation(s):
// \o_floating_result[6]~4_combout  = ( \FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~combout  & ( !\o_floating_result[6]~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\o_floating_result[6]~3_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_floating_result[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_floating_result[6]~4 .extended_lut = "off";
defparam \o_floating_result[6]~4 .lut_mask = 64'h00000000FF00FF00;
defparam \o_floating_result[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N27
cyclonev_lcell_comb \o_floating_result[6]~5 (
// Equation(s):
// \o_floating_result[6]~5_combout  = ( !\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~1_combout  & ( \o_floating_result[6]~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\o_floating_result[6]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_floating_result[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_floating_result[6]~5 .extended_lut = "off";
defparam \o_floating_result[6]~5 .lut_mask = 64'h0F0F0F0F00000000;
defparam \o_floating_result[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N30
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[4]~0 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[4]~0_combout  = ( \o_floating_result[6]~5_combout  & ( \FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [0] ) ) ) # ( 
// !\o_floating_result[6]~5_combout  & ( \FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~combout  & ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [1] ) ) ) # ( \o_floating_result[6]~5_combout  & ( 
// !\FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [0] ) ) ) # ( !\o_floating_result[6]~5_combout  & ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~combout  & ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [0] ) ) )

	.dataa(gnd),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [0]),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [1]),
	.datad(gnd),
	.datae(!\o_floating_result[6]~5_combout ),
	.dataf(!\FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[4]~0 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[4]~0 .lut_mask = 64'hCCCCCCCC0F0FCCCC;
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N51
cyclonev_lcell_comb \o_floating_result[6]~6 (
// Equation(s):
// \o_floating_result[6]~6_combout  = ( \FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~combout  & ( !\o_floating_result[6]~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\o_floating_result[6]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_floating_result[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_floating_result[6]~6 .extended_lut = "off";
defparam \o_floating_result[6]~6 .lut_mask = 64'h00000000F0F0F0F0;
defparam \o_floating_result[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N36
cyclonev_lcell_comb \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~6 (
// Equation(s):
// \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~6_combout  = ( \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|LOPD_4bit_unit_0|o_pos_one[1]~0_combout  & ( (\o_floating_result[19]~0_combout  & 
// !\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_0|o_pos_one [2]) ) )

	.dataa(gnd),
	.datab(!\o_floating_result[19]~0_combout ),
	.datac(gnd),
	.datad(!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_0|o_pos_one [2]),
	.datae(gnd),
	.dataf(!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|LOPD_4bit_unit_0|o_pos_one[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~6 .extended_lut = "off";
defparam \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~6 .lut_mask = 64'h0000000033003300;
defparam \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N39
cyclonev_lcell_comb \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~7 (
// Equation(s):
// \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~7_combout  = ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [3] & ( (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [2] & 
// (\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|o_pos_one[2]~0_combout  & !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~6_combout )) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [2]),
	.datab(gnd),
	.datac(!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|o_pos_one[2]~0_combout ),
	.datad(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~6_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~7 .extended_lut = "off";
defparam \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~7 .lut_mask = 64'h0A000A0000000000;
defparam \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N42
cyclonev_lcell_comb \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8 (
// Equation(s):
// \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[3]~0_combout  & ( \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~0_combout  & ( 
// ((!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_pos_one[2]~1_combout ) # ((!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~7_combout ) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [2]))) # 
// (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~4_combout ) ) ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[3]~0_combout  & ( 
// \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~0_combout  & ( (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~4_combout ) # ((!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_pos_one[2]~1_combout ) # 
// ((!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~7_combout ) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [2]))) ) ) ) # ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[3]~0_combout  & ( 
// !\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~0_combout  & ( ((!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_pos_one[2]~1_combout ) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [2])) # 
// (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~4_combout ) ) ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[3]~0_combout  & ( 
// !\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~0_combout  & ( (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~4_combout ) # ((!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_pos_one[2]~1_combout ) # 
// (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [2])) ) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~4_combout ),
	.datab(!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_pos_one[2]~1_combout ),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [2]),
	.datad(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~7_combout ),
	.datae(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[3]~0_combout ),
	.dataf(!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8 .extended_lut = "off";
defparam \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8 .lut_mask = 64'hEFEFDFDFFFEFFFDF;
defparam \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N0
cyclonev_lcell_comb \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5 (
// Equation(s):
// \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[3]~0_combout  & ( \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~0_combout  & ( 
// (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [2] & (\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_pos_one[2]~1_combout  & (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~4_combout  & 
// !\o_floating_result[19]~1_combout ))) ) ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[3]~0_combout  & ( \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~0_combout  & ( 
// (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [2] & (\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_pos_one[2]~1_combout  & (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~4_combout  & 
// !\o_floating_result[19]~1_combout ))) ) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [2]),
	.datab(!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_pos_one[2]~1_combout ),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~4_combout ),
	.datad(!\o_floating_result[19]~1_combout ),
	.datae(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[3]~0_combout ),
	.dataf(!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5 .extended_lut = "off";
defparam \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5 .lut_mask = 64'h0000000002002000;
defparam \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N6
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][11]~4 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][11]~4_combout  = ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][11]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][11]~4 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][11]~4 .lut_mask = 64'hFF00FF0000000000;
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][11]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N36
cyclonev_lcell_comb \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_pos_one[2]~0 (
// Equation(s):
// \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_pos_one[2]~0_combout  = ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [2] & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[3]~0_combout  $ 
// (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~4_combout ) ) )

	.dataa(gnd),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[3]~0_combout ),
	.datac(gnd),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~4_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_pos_one[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_pos_one[2]~0 .extended_lut = "off";
defparam \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_pos_one[2]~0 .lut_mask = 64'h33CC33CC00000000;
defparam \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_pos_one[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N30
cyclonev_lcell_comb \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~0 (
// Equation(s):
// \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~0_combout  = ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [2] & ( \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|o_pos_one[2]~0_combout  & ( 
// (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [3] & (((!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|LOPD_4bit_unit_0|o_pos_one[1]~0_combout ) # (!\o_floating_result[19]~0_combout )) # 
// (\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_0|o_pos_one [2]))) ) ) )

	.dataa(!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_0|o_pos_one [2]),
	.datab(!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|LOPD_4bit_unit_0|o_pos_one[1]~0_combout ),
	.datac(!\o_floating_result[19]~0_combout ),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [3]),
	.datae(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [2]),
	.dataf(!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|o_pos_one[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~0 .extended_lut = "off";
defparam \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~0 .lut_mask = 64'h00000000FD000000;
defparam \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N9
cyclonev_lcell_comb \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|LOPD_4bit_unit_1|o_pos_one[1]~0 (
// Equation(s):
// \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|LOPD_4bit_unit_1|o_pos_one[1]~0_combout  = ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [3] & ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [2]),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|LOPD_4bit_unit_1|o_pos_one[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|LOPD_4bit_unit_1|o_pos_one[1]~0 .extended_lut = "off";
defparam \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|LOPD_4bit_unit_1|o_pos_one[1]~0 .lut_mask = 64'hFF00FF0000000000;
defparam \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|LOPD_4bit_unit_1|o_pos_one[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N0
cyclonev_lcell_comb \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~11 (
// Equation(s):
// \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~11_combout  = ( !\o_floating_result[19]~1_combout  & ( (((!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~0_combout  & 
// (!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|LOPD_4bit_unit_1|o_pos_one[1]~0_combout )) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~0_combout  & 
// ((!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|LOPD_4bit_unit_0|o_pos_one[1]~0_combout ))))) ) ) # ( \o_floating_result[19]~1_combout  & ( ((!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~0_combout  & 
// (((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [2])) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [3]))) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~0_combout  & 
// (((\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_0|LOPD_4bit_unit_0|o_pos_one [1]))))) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [3]),
	.datab(!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_0|LOPD_4bit_unit_0|o_pos_one [1]),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [2]),
	.datad(!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|LOPD_4bit_unit_0|o_pos_one[1]~0_combout ),
	.datae(!\o_floating_result[19]~1_combout ),
	.dataf(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~0_combout ),
	.datag(!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|LOPD_4bit_unit_1|o_pos_one[1]~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~11 .extended_lut = "on";
defparam \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~11 .lut_mask = 64'hF0F05F5FFF003333;
defparam \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N33
cyclonev_lcell_comb \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~1 (
// Equation(s):
// \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~1_combout  = ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~11_combout  & ( (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [2] & 
// (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [3] & ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [0]) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [1])))) ) ) # ( 
// !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~11_combout  & ( (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [2] & !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [3]) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [2]),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [1]),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [0]),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [3]),
	.datae(gnd),
	.dataf(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~1 .extended_lut = "off";
defparam \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~1 .lut_mask = 64'hAA00AA002A002A00;
defparam \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N12
cyclonev_lcell_comb \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10 (
// Equation(s):
// \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  = ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~1_combout  & ( \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_pos_one[2]~0_combout  ) ) # ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~1_combout  & ( 
// (\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_pos_one[2]~0_combout  & !\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_pos_one[2]~1_combout ) ) )

	.dataa(!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_pos_one[2]~0_combout ),
	.datab(!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_pos_one[2]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10 .extended_lut = "off";
defparam \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10 .lut_mask = 64'h4444444455555555;
defparam \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N18
cyclonev_lcell_comb \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|LOPD_4bit_unit_0|o_pos_one[0]~1 (
// Equation(s):
// \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|LOPD_4bit_unit_0|o_pos_one[0]~1_combout  = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c[2]~0_combout  & ( 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_g[1]~1_combout  & ( (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [3] & (((!\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[14]~3_combout  & 
// !\FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[14]~3_combout )))) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [3] & ((!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [1] & 
// ((\FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[14]~3_combout ) # (\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[14]~3_combout ))) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [1] & 
// (\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[14]~3_combout  & \FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[14]~3_combout )))) ) ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c[2]~0_combout  & ( 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_g[1]~1_combout  & ( (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [3] & (((!\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[14]~3_combout  & 
// !\FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[14]~3_combout )))) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [3] & ((!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [1] & 
// ((\FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[14]~3_combout ) # (\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[14]~3_combout ))) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [1] & 
// (\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[14]~3_combout  & \FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[14]~3_combout )))) ) ) ) # ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c[2]~0_combout  & ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_g[1]~1_combout  & ( (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [3] & (((!\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[14]~3_combout  & 
// !\FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[14]~3_combout )))) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [3] & ((!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [1] & 
// ((\FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[14]~3_combout ) # (\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[14]~3_combout ))) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [1] & 
// (\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[14]~3_combout  & \FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[14]~3_combout )))) ) ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c[2]~0_combout  & ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_g[1]~1_combout  & ( (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [1] & (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [3] $ 
// (((\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[14]~3_combout  & \FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[14]~3_combout ))))) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [1] & 
// (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [3] & (!\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[14]~3_combout  $ (!\FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[14]~3_combout )))) ) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_p [3]),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [1]),
	.datac(!\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_man_max[14]~3_combout ),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|w_i_man_b[14]~3_combout ),
	.datae(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c[2]~0_combout ),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_g[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|LOPD_4bit_unit_0|o_pos_one[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|LOPD_4bit_unit_0|o_pos_one[0]~1 .extended_lut = "off";
defparam \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|LOPD_4bit_unit_0|o_pos_one[0]~1 .lut_mask = 64'h8AA4A445A445A445;
defparam \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|LOPD_4bit_unit_0|o_pos_one[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N51
cyclonev_lcell_comb \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_0|LOPD_4bit_unit_0|o_pos_one[0]~0 (
// Equation(s):
// \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_0|LOPD_4bit_unit_0|o_pos_one[0]~0_combout  = ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [3] & ( 
// (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [1]) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [1]),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [2]),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_0|LOPD_4bit_unit_0|o_pos_one[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_0|LOPD_4bit_unit_0|o_pos_one[0]~0 .extended_lut = "off";
defparam \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_0|LOPD_4bit_unit_0|o_pos_one[0]~0 .lut_mask = 64'hF0FFF0FF00000000;
defparam \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_0|LOPD_4bit_unit_0|o_pos_one[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N9
cyclonev_lcell_comb \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_0|LOPD_4bit_unit_1|o_pos_one[0]~0 (
// Equation(s):
// \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_0|LOPD_4bit_unit_1|o_pos_one[0]~0_combout  = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [2] & ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [3] ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [2] & ( (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [1] & 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [1]),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [3]),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_0|LOPD_4bit_unit_1|o_pos_one[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_0|LOPD_4bit_unit_1|o_pos_one[0]~0 .extended_lut = "off";
defparam \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_0|LOPD_4bit_unit_1|o_pos_one[0]~0 .lut_mask = 64'hF000F000FF00FF00;
defparam \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_0|LOPD_4bit_unit_1|o_pos_one[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N15
cyclonev_lcell_comb \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|LOPD_4bit_unit_1|o_pos_one[0]~1 (
// Equation(s):
// \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|LOPD_4bit_unit_1|o_pos_one[0]~1_combout  = ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [3] & ( 
// (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [1]) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [1]),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [2]),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|LOPD_4bit_unit_1|o_pos_one[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|LOPD_4bit_unit_1|o_pos_one[0]~1 .extended_lut = "off";
defparam \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|LOPD_4bit_unit_1|o_pos_one[0]~1 .lut_mask = 64'hF0FFF0FF00000000;
defparam \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|LOPD_4bit_unit_1|o_pos_one[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N54
cyclonev_lcell_comb \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~2 (
// Equation(s):
// \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~2_combout  = ( \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|LOPD_4bit_unit_1|o_pos_one[0]~1_combout  & ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~0_combout  & ( 
// (!\o_floating_result[19]~1_combout  & (!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|LOPD_4bit_unit_0|o_pos_one[0]~1_combout )) # (\o_floating_result[19]~1_combout  & 
// ((!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_0|LOPD_4bit_unit_0|o_pos_one[0]~0_combout ))) ) ) ) # ( !\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|LOPD_4bit_unit_1|o_pos_one[0]~1_combout  & ( 
// \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~0_combout  & ( (!\o_floating_result[19]~1_combout  & (!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|LOPD_4bit_unit_0|o_pos_one[0]~1_combout )) # (\o_floating_result[19]~1_combout  & 
// ((!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_0|LOPD_4bit_unit_0|o_pos_one[0]~0_combout ))) ) ) ) # ( \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|LOPD_4bit_unit_1|o_pos_one[0]~1_combout  & ( 
// !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~0_combout  & ( (\o_floating_result[19]~1_combout  & !\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_0|LOPD_4bit_unit_1|o_pos_one[0]~0_combout ) ) ) ) # ( 
// !\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|LOPD_4bit_unit_1|o_pos_one[0]~1_combout  & ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~0_combout  & ( (!\o_floating_result[19]~1_combout ) # 
// (!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_0|LOPD_4bit_unit_1|o_pos_one[0]~0_combout ) ) ) )

	.dataa(!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|LOPD_4bit_unit_0|o_pos_one[0]~1_combout ),
	.datab(!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_0|LOPD_4bit_unit_0|o_pos_one[0]~0_combout ),
	.datac(!\o_floating_result[19]~1_combout ),
	.datad(!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_0|LOPD_4bit_unit_1|o_pos_one[0]~0_combout ),
	.datae(!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|LOPD_4bit_unit_1|o_pos_one[0]~1_combout ),
	.dataf(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~2 .extended_lut = "off";
defparam \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~2 .lut_mask = 64'hFFF00F00ACACACAC;
defparam \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N30
cyclonev_lcell_comb \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~3 (
// Equation(s):
// \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~3_combout  = ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~2_combout  & ( (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [3] & 
// (((!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [1] & \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [0])) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [2]))) ) ) # ( 
// !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~2_combout  & ( (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [3] & ((!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [1]) # 
// (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [2]))) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [2]),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [1]),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [3]),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [0]),
	.datae(gnd),
	.dataf(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~3 .extended_lut = "off";
defparam \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~3 .lut_mask = 64'hD0D0D0D050D050D0;
defparam \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N36
cyclonev_lcell_comb \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~4 (
// Equation(s):
// \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~4_combout  = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~4_combout  & ( (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[3]~0_combout  & 
// ((!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [1]) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [2]))) ) ) # ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~4_combout  & ( (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[3]~0_combout  & 
// ((!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [1]) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [2]))) ) )

	.dataa(gnd),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [1]),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [2]),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[3]~0_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~4 .extended_lut = "off";
defparam \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~4 .lut_mask = 64'h00CF00CFCF00CF00;
defparam \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N15
cyclonev_lcell_comb \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9 (
// Equation(s):
// \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  = ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~4_combout  & ( (\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_pos_one[2]~0_combout  & 
// (\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_pos_one[2]~1_combout  & !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~3_combout )) ) ) # ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~4_combout  & ( 
// (!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_pos_one[2]~0_combout ) # ((!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_pos_one[2]~1_combout ) # (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~3_combout )) ) )

	.dataa(!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_pos_one[2]~0_combout ),
	.datab(!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_pos_one[2]~1_combout ),
	.datac(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9 .extended_lut = "off";
defparam \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9 .lut_mask = 64'hFEFEFEFE10101010;
defparam \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N54
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][4]~3 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][4]~3_combout  = ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ( 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[3]~0_combout  ) ) ) # ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ( 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[1]~2_combout  ) ) ) # ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [0] ) ) ) # ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ( 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[2]~1_combout  ) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[3]~0_combout ),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[2]~1_combout ),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[1]~2_combout ),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [0]),
	.datae(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout ),
	.dataf(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][4]~3 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][4]~3 .lut_mask = 64'h3333FF000F0F5555;
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N51
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][11]~1 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][11]~1_combout  = ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout ),
	.dataf(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][11]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][11]~1 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][11]~1 .lut_mask = 64'h0000FFFF00000000;
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][11]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N6
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][0]~0 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][0]~0_combout  = ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[0]~1_combout  & ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~4_combout  & ( 
// (\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_pos_one[2]~0_combout  & ((!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_pos_one[2]~1_combout ) # ((\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~1_combout  & 
// \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~3_combout )))) ) ) ) # ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[0]~1_combout  & ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~4_combout  & ( (\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_pos_one[2]~0_combout  
// & (\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_pos_one[2]~1_combout  & (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~1_combout  & \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~3_combout ))) ) ) )

	.dataa(!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_pos_one[2]~0_combout ),
	.datab(!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_pos_one[2]~1_combout ),
	.datac(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~1_combout ),
	.datad(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~3_combout ),
	.datae(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[0]~1_combout ),
	.dataf(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][0]~0 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][0]~0 .lut_mask = 64'h0000000100004445;
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N15
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][4]~2 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][4]~2_combout  = ( \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][0]~0_combout  & ( \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][11]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][11]~1_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][4]~2 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][4]~2 .lut_mask = 64'h0000000000FF00FF;
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N0
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[4]~1 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[4]~1_combout  = ( \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][4]~3_combout  & ( \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][4]~2_combout  & ( (!\o_floating_result[6]~4_combout  & 
// ((\o_floating_result[6]~6_combout ))) # (\o_floating_result[6]~4_combout  & (\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[4]~0_combout )) ) ) ) # ( !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][4]~3_combout  & ( 
// \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][4]~2_combout  & ( (!\o_floating_result[6]~4_combout  & ((\o_floating_result[6]~6_combout ))) # (\o_floating_result[6]~4_combout  & (\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[4]~0_combout )) ) ) ) # ( 
// \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][4]~3_combout  & ( !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][4]~2_combout  & ( (!\o_floating_result[6]~4_combout  & (((\o_floating_result[6]~6_combout  & 
// \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][11]~4_combout )))) # (\o_floating_result[6]~4_combout  & (\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[4]~0_combout )) ) ) ) # ( !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][4]~3_combout  
// & ( !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][4]~2_combout  & ( (\o_floating_result[6]~4_combout  & \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[4]~0_combout ) ) ) )

	.dataa(!\o_floating_result[6]~4_combout ),
	.datab(!\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[4]~0_combout ),
	.datac(!\o_floating_result[6]~6_combout ),
	.datad(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][11]~4_combout ),
	.datae(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][4]~3_combout ),
	.dataf(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][4]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[4]~1 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[4]~1 .lut_mask = 64'h1111111B1B1B1B1B;
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N1
dffeas \o_floating_result[0]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[4]~1_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_floating_result[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_floating_result[0]~reg0 .is_wysiwyg = "true";
defparam \o_floating_result[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N18
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][5]~5 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][5]~5_combout  = ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][11]~1_combout  & 
// ((!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[1]~2_combout ))) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[0]~1_combout )))) ) )

	.dataa(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[0]~1_combout ),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[1]~2_combout ),
	.datac(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout ),
	.datad(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][11]~1_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][5]~5 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][5]~5 .lut_mask = 64'h0000000000350035;
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N24
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][5]~6 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][5]~6_combout  = ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [0] ) ) ) # ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ( 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[2]~1_combout  ) ) ) # ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ( 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [1] ) ) ) # ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ( 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[3]~0_combout  ) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[2]~1_combout ),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[3]~0_combout ),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [0]),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [1]),
	.datae(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout ),
	.dataf(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][5]~6 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][5]~6 .lut_mask = 64'h333300FF5555F0F0;
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N15
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[5]~2 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[5]~2_combout  = ( \o_floating_result[6]~5_combout  & ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [1] ) ) # ( !\o_floating_result[6]~5_combout  & ( 
// (!\FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~combout  & (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [1])) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~combout  & 
// ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [2]))) ) )

	.dataa(gnd),
	.datab(!\FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~combout ),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [1]),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [2]),
	.datae(gnd),
	.dataf(!\o_floating_result[6]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[5]~2 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[5]~2 .lut_mask = 64'h0C3F0C3F0F0F0F0F;
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N0
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[5]~3 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[5]~3_combout  = ( \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[5]~2_combout  & ( \o_floating_result[6]~6_combout  & ( (((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][11]~4_combout  & 
// \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][5]~6_combout )) # (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][5]~5_combout )) # (\o_floating_result[6]~4_combout ) ) ) ) # ( !\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[5]~2_combout  & 
// ( \o_floating_result[6]~6_combout  & ( (!\o_floating_result[6]~4_combout  & (((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][11]~4_combout  & \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][5]~6_combout )) # 
// (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][5]~5_combout ))) ) ) ) # ( \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[5]~2_combout  & ( !\o_floating_result[6]~6_combout  & ( \o_floating_result[6]~4_combout  ) ) )

	.dataa(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][11]~4_combout ),
	.datab(!\o_floating_result[6]~4_combout ),
	.datac(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][5]~5_combout ),
	.datad(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][5]~6_combout ),
	.datae(!\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[5]~2_combout ),
	.dataf(!\o_floating_result[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[5]~3 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[5]~3 .lut_mask = 64'h000033330C4C3F7F;
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N1
dffeas \o_floating_result[1]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[5]~3_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_floating_result[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_floating_result[1]~reg0 .is_wysiwyg = "true";
defparam \o_floating_result[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N39
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][6]~7 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][6]~7_combout  = ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( 
// (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[1]~2_combout  & \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][11]~1_combout ) ) ) ) # ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ( 
// \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[2]~1_combout  & \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][11]~1_combout ) ) ) ) # ( 
// !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[0]~1_combout  & \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][11]~1_combout ) ) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[1]~2_combout ),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[0]~1_combout ),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[2]~1_combout ),
	.datad(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][11]~1_combout ),
	.datae(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout ),
	.dataf(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][6]~7 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][6]~7 .lut_mask = 64'h00330000000F0055;
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N24
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][6]~8 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][6]~8_combout  = ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [1] ) ) ) # ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [2] ) ) ) # ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[3]~0_combout  ) ) ) # ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [0] ) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [2]),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [1]),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[3]~0_combout ),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [0]),
	.datae(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout ),
	.dataf(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][6]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][6]~8 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][6]~8 .lut_mask = 64'hFF000F0F55553333;
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][6]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N57
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[6]~4 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[6]~4_combout  = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [3] & ( ((\FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~combout  & !\o_floating_result[6]~5_combout )) # 
// (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [2]) ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [3] & ( (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [2] & 
// ((!\FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~combout ) # (\o_floating_result[6]~5_combout ))) ) )

	.dataa(!\FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~combout ),
	.datab(gnd),
	.datac(!\o_floating_result[6]~5_combout ),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [2]),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[6]~4 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[6]~4 .lut_mask = 64'h00AF00AF50FF50FF;
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N42
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[6]~5 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[6]~5_combout  = ( \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[6]~4_combout  & ( \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][11]~4_combout  & ( ((\o_floating_result[6]~6_combout  & 
// ((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][6]~8_combout ) # (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][6]~7_combout )))) # (\o_floating_result[6]~4_combout ) ) ) ) # ( !\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[6]~4_combout  
// & ( \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][11]~4_combout  & ( (\o_floating_result[6]~6_combout  & (!\o_floating_result[6]~4_combout  & ((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][6]~8_combout ) # 
// (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][6]~7_combout )))) ) ) ) # ( \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[6]~4_combout  & ( !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][11]~4_combout  & ( 
// ((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][6]~7_combout  & \o_floating_result[6]~6_combout )) # (\o_floating_result[6]~4_combout ) ) ) ) # ( !\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[6]~4_combout  & ( 
// !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][11]~4_combout  & ( (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][6]~7_combout  & (\o_floating_result[6]~6_combout  & !\o_floating_result[6]~4_combout )) ) ) )

	.dataa(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][6]~7_combout ),
	.datab(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][6]~8_combout ),
	.datac(!\o_floating_result[6]~6_combout ),
	.datad(!\o_floating_result[6]~4_combout ),
	.datae(!\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[6]~4_combout ),
	.dataf(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][11]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[6]~5 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[6]~5 .lut_mask = 64'h050005FF070007FF;
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y1_N43
dffeas \o_floating_result[2]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[6]~5_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_floating_result[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_floating_result[2]~reg0 .is_wysiwyg = "true";
defparam \o_floating_result[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N30
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][3]~9 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][3]~9_combout  = ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[2]~1_combout  ) ) ) # ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[3]~0_combout  ) ) ) # ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[0]~1_combout  ) ) 
// ) # ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[1]~2_combout  ) ) )

	.dataa(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[0]~1_combout ),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[2]~1_combout ),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[3]~0_combout ),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[1]~2_combout ),
	.datae(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout ),
	.dataf(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][3]~9 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][3]~9 .lut_mask = 64'h00FF55550F0F3333;
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][3]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N36
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][7]~10 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][7]~10_combout  = ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [2] ) ) ) # ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [3] ) ) ) # ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [0] ) ) ) # ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [1] ) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [3]),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [0]),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [2]),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [1]),
	.datae(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout ),
	.dataf(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][7]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][7]~10 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][7]~10 .lut_mask = 64'h00FFCCCC55550F0F;
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][7]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N45
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[7]~6 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[7]~6_combout  = ( !\o_floating_result[6]~3_combout  & ( (\FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~combout  & ((!\o_floating_result[6]~5_combout  & 
// ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [0]))) # (\o_floating_result[6]~5_combout  & (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [3])))) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [3]),
	.datab(!\FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~combout ),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [0]),
	.datad(!\o_floating_result[6]~5_combout ),
	.datae(gnd),
	.dataf(!\o_floating_result[6]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[7]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[7]~6 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[7]~6 .lut_mask = 64'h0311031100000000;
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[7]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N15
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[7]~7 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[7]~7_combout  = ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & ( (\FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~combout  & (\o_floating_result[6]~3_combout  & !\o_floating_result[6]~5_combout )) ) )

	.dataa(gnd),
	.datab(!\FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~combout ),
	.datac(!\o_floating_result[6]~3_combout ),
	.datad(!\o_floating_result[6]~5_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[7]~7 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[7]~7 .lut_mask = 64'h0300030000000000;
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N6
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[7]~8 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[7]~8_combout  = ( \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[7]~7_combout  & ( ((!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & ((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][7]~10_combout ))) # 
// (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][3]~9_combout ))) # (\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[7]~6_combout ) ) ) # ( !\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[7]~7_combout  
// & ( \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[7]~6_combout  ) )

	.dataa(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout ),
	.datab(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][3]~9_combout ),
	.datac(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][7]~10_combout ),
	.datad(!\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[7]~6_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[7]~8 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[7]~8 .lut_mask = 64'h00FF00FF1BFF1BFF;
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N7
dffeas \o_floating_result[3]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[7]~8_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_floating_result[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_floating_result[3]~reg0 .is_wysiwyg = "true";
defparam \o_floating_result[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N48
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][8]~13 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][8]~13_combout  = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [0] & ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( 
// (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout ) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [3]) ) ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [0] & ( 
// \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [3] & \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout ) ) ) ) # ( 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [0] & ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & 
// (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [2])) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [1]))) ) ) ) # ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [0] & ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & 
// (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [2])) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [1]))) ) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [3]),
	.datab(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout ),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [2]),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [1]),
	.datae(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [0]),
	.dataf(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][8]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][8]~13 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][8]~13 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][8]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N21
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][10]~11 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][10]~11_combout  = ( \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|o_pos_one[2]~0_combout  & ( 
// (\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|LOPD_4bit_unit_1|o_pos_one[1]~0_combout  & ((!\o_floating_result[19]~0_combout ) # ((!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|LOPD_4bit_unit_0|o_pos_one[1]~0_combout ) 
// # (!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_0|o_pos_one [2])))) ) )

	.dataa(!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|LOPD_4bit_unit_1|o_pos_one[1]~0_combout ),
	.datab(!\o_floating_result[19]~0_combout ),
	.datac(!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|LOPD_4bit_unit_0|o_pos_one[1]~0_combout ),
	.datad(!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_0|o_pos_one [2]),
	.datae(gnd),
	.dataf(!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|o_pos_one[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][10]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][10]~11 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][10]~11 .lut_mask = 64'h0000000055545554;
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][10]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N24
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][10]~12 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][10]~12_combout  = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~4_combout  & ( \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~0_combout  & ( 
// (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [2] & (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[3]~0_combout  & (!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][10]~11_combout  & 
// \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_pos_one[2]~1_combout ))) ) ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~4_combout  & ( \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~0_combout  & ( 
// (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [2] & (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[3]~0_combout  & (!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][10]~11_combout  & 
// \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_pos_one[2]~1_combout ))) ) ) ) # ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~4_combout  & ( !\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~0_combout  & ( 
// (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [2] & (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[3]~0_combout  & \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_pos_one[2]~1_combout )) ) ) ) # ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~4_combout  & ( !\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~0_combout  & ( (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [2] & 
// (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[3]~0_combout  & \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_pos_one[2]~1_combout )) ) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [2]),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[3]~0_combout ),
	.datac(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][10]~11_combout ),
	.datad(!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_pos_one[2]~1_combout ),
	.datae(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~4_combout ),
	.dataf(!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][10]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][10]~12 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][10]~12 .lut_mask = 64'h0022008800200080;
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][10]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N48
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][8]~14 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][8]~14_combout  = ( \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][0]~0_combout  & ( (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & 
// (((!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][10]~12_combout )) # (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][8]~13_combout ))) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & 
// (((!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][10]~12_combout  & \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][4]~3_combout )))) ) ) # ( !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][0]~0_combout  & ( 
// (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][8]~13_combout  & (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][10]~12_combout ))) # 
// (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & (((!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][10]~12_combout  & \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][4]~3_combout )))) ) )

	.dataa(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][8]~13_combout ),
	.datab(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout ),
	.datac(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][10]~12_combout ),
	.datad(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][4]~3_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][8]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][8]~14 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][8]~14 .lut_mask = 64'h04340434C4F4C4F4;
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][8]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N6
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[8]~9 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[8]~9_combout  = ( \o_floating_result[6]~6_combout  & ( (!\o_floating_result[6]~4_combout  & (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][8]~14_combout )) # (\o_floating_result[6]~4_combout  & 
// ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [1]))) ) ) # ( !\o_floating_result[6]~6_combout  & ( (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [0] & \o_floating_result[6]~4_combout ) ) )

	.dataa(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][8]~14_combout ),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [1]),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [0]),
	.datad(!\o_floating_result[6]~4_combout ),
	.datae(gnd),
	.dataf(!\o_floating_result[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[8]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[8]~9 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[8]~9 .lut_mask = 64'h000F000F55335533;
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[8]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y1_N7
dffeas \o_floating_result[4]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[8]~9_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_floating_result[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_floating_result[4]~reg0 .is_wysiwyg = "true";
defparam \o_floating_result[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N30
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][9]~16 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][9]~16_combout  = ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ( 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [0] ) ) ) # ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ( 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [2] ) ) ) # ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ( 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [1] ) ) ) # ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ( 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [3] ) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [3]),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [2]),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [0]),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [1]),
	.datae(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout ),
	.dataf(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][9]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][9]~16 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][9]~16 .lut_mask = 64'h555500FF33330F0F;
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][9]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N21
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][1]~15 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][1]~15_combout  = ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & 
// ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[1]~2_combout ))) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[0]~1_combout )) ) )

	.dataa(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[0]~1_combout ),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[1]~2_combout ),
	.datac(gnd),
	.datad(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][1]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][1]~15 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][1]~15 .lut_mask = 64'h0000000033553355;
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][1]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N48
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][9]~17 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][9]~17_combout  = ( \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][10]~12_combout  & ( (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & 
// \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][9]~16_combout ) ) ) # ( !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][10]~12_combout  & ( (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & 
// ((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][1]~15_combout ))) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][5]~6_combout )) ) )

	.dataa(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout ),
	.datab(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][9]~16_combout ),
	.datac(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][5]~6_combout ),
	.datad(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][1]~15_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][10]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][9]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][9]~17 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][9]~17 .lut_mask = 64'h05AF05AF22222222;
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][9]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N48
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[9]~10 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[9]~10_combout  = ( \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][9]~17_combout  & ( (!\o_floating_result[6]~6_combout  & (\o_floating_result[6]~4_combout  & 
// (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [1]))) # (\o_floating_result[6]~6_combout  & ((!\o_floating_result[6]~4_combout ) # ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [2])))) ) ) # ( 
// !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][9]~17_combout  & ( (\o_floating_result[6]~4_combout  & ((!\o_floating_result[6]~6_combout  & (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [1])) # 
// (\o_floating_result[6]~6_combout  & ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [2]))))) ) )

	.dataa(!\o_floating_result[6]~6_combout ),
	.datab(!\o_floating_result[6]~4_combout ),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [1]),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [2]),
	.datae(gnd),
	.dataf(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][9]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[9]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[9]~10 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[9]~10 .lut_mask = 64'h0213021346574657;
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[9]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y1_N49
dffeas \o_floating_result[5]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[9]~10_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_floating_result[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_floating_result[5]~reg0 .is_wysiwyg = "true";
defparam \o_floating_result[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N3
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][2]~18 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][2]~18_combout  = ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[1]~2_combout  ) ) ) # ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[2]~1_combout  ) ) ) # ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( \FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[0]~1_combout  ) 
// ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[2]~1_combout ),
	.datab(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[0]~1_combout ),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[1]~2_combout ),
	.datad(gnd),
	.datae(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout ),
	.dataf(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][2]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][2]~18 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][2]~18 .lut_mask = 64'h3333000055550F0F;
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][2]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N24
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][10]~19 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][10]~19_combout  = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [0] & ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( 
// (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [2]))) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & 
// (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [1])) ) ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [0] & ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( 
// (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [2]))) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & 
// (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [1])) ) ) ) # ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [0] & ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( 
// (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout ) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [3]) ) ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [0] & ( 
// !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [3] & \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout ) ) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [3]),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [1]),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [2]),
	.datad(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout ),
	.datae(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [0]),
	.dataf(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][10]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][10]~19 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][10]~19 .lut_mask = 64'h0055FF550F330F33;
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][10]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N6
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][10]~20 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][10]~20_combout  = ( \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][10]~19_combout  & ( (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & 
// (((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][10]~12_combout )) # (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][2]~18_combout ))) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & 
// (((!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][10]~12_combout  & \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][6]~8_combout )))) ) ) # ( !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][10]~19_combout  & ( 
// (!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][10]~12_combout  & ((!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][2]~18_combout )) # 
// (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & ((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][6]~8_combout ))))) ) )

	.dataa(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout ),
	.datab(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][2]~18_combout ),
	.datac(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][10]~12_combout ),
	.datad(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][6]~8_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][10]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][10]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][10]~20 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][10]~20 .lut_mask = 64'h207020702A7A2A7A;
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][10]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N51
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[10]~11 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[10]~11_combout  = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [3] & ( (!\o_floating_result[6]~6_combout  & (\o_floating_result[6]~4_combout  & 
// ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [2])))) # (\o_floating_result[6]~6_combout  & (((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][10]~20_combout )) # (\o_floating_result[6]~4_combout ))) ) ) # ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [3] & ( (!\o_floating_result[6]~6_combout  & (\o_floating_result[6]~4_combout  & ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [2])))) # 
// (\o_floating_result[6]~6_combout  & (!\o_floating_result[6]~4_combout  & (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][10]~20_combout ))) ) )

	.dataa(!\o_floating_result[6]~6_combout ),
	.datab(!\o_floating_result[6]~4_combout ),
	.datac(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][10]~20_combout ),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [2]),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[10]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[10]~11 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[10]~11 .lut_mask = 64'h0426042615371537;
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[10]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y1_N53
dffeas \o_floating_result[6]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[10]~11_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_floating_result[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_floating_result[6]~reg0 .is_wysiwyg = "true";
defparam \o_floating_result[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N54
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][11]~21 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][11]~21_combout  = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [0] & ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( 
// (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [3]))) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & 
// (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [2])) ) ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [0] & ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( 
// (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [3]))) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & 
// (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [2])) ) ) ) # ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [0] & ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( 
// (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout ) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [1]) ) ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [0] & ( 
// !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [1] & !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout ) ) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [2]),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [3]),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [1]),
	.datad(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout ),
	.datae(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [0]),
	.dataf(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][11]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][11]~21 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][11]~21 .lut_mask = 64'h0F000FFF33553355;
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][11]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N48
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][11]~22 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][11]~22_combout  = ( \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][7]~10_combout  & ( \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][11]~21_combout  & ( 
// (\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~1_combout  & ((!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout ) # ((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][3]~9_combout  & 
// !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout )))) ) ) ) # ( !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][7]~10_combout  & ( \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][11]~21_combout  & ( 
// (\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~1_combout  & (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & ((!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout ) # 
// (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][3]~9_combout )))) ) ) ) # ( \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][7]~10_combout  & ( !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][11]~21_combout  & ( 
// (\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~1_combout  & ((!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & ((\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout ))) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & 
// (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][3]~9_combout  & !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout )))) ) ) ) # ( !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][7]~10_combout  & ( 
// !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][11]~21_combout  & ( (\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~1_combout  & (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][3]~9_combout  & 
// (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout ))) ) ) )

	.dataa(!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~1_combout ),
	.datab(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][3]~9_combout ),
	.datac(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout ),
	.datad(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout ),
	.datae(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][7]~10_combout ),
	.dataf(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][11]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][11]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][11]~22 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][11]~22 .lut_mask = 64'h0100015051005150;
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][11]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N12
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[11]~12 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[11]~12_combout  = ( \o_floating_result[6]~2_combout  & ( (\FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~combout  & (!\FPU_UNIT|NORMALIZATION_UNIT|WideOr0~combout  $ 
// (!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][11]~22_combout ))) ) ) # ( !\o_floating_result[6]~2_combout  & ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [0] ) )

	.dataa(!\FPU_UNIT|NORMALIZATION_UNIT|WideOr0~combout ),
	.datab(!\FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~combout ),
	.datac(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][11]~22_combout ),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [0]),
	.datae(gnd),
	.dataf(!\o_floating_result[6]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[11]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[11]~12 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[11]~12 .lut_mask = 64'h00FF00FF12121212;
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[11]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N13
dffeas \o_floating_result[7]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[11]~12_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_floating_result[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_floating_result[7]~reg0 .is_wysiwyg = "true";
defparam \o_floating_result[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N0
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][12]~23 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][12]~23_combout  = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [0] & ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( 
// (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout ) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [3]) ) ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [0] & ( 
// \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [3] & \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout ) ) ) ) # ( 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [0] & ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & 
// ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [2]))) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [1])) ) ) ) # ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [0] & ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & 
// ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [2]))) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [1])) ) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [3]),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [1]),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [2]),
	.datad(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout ),
	.datae(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [0]),
	.dataf(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][12]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][12]~23 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][12]~23 .lut_mask = 64'h0F330F330055FF55;
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][12]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N42
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[12]~13 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[12]~13_combout  = ( \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][4]~3_combout  & ( \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][0]~0_combout  & ( 
// ((!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & ((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][12]~23_combout ))) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & 
// (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][8]~13_combout ))) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout ) ) ) ) # ( !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][4]~3_combout  & ( 
// \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][0]~0_combout  & ( (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & ((!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & 
// ((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][12]~23_combout ))) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][8]~13_combout )))) # 
// (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & (((\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout )))) ) ) ) # ( \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][4]~3_combout  & ( 
// !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][0]~0_combout  & ( (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & ((!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & 
// ((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][12]~23_combout ))) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][8]~13_combout )))) # 
// (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & (((!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout )))) ) ) ) # ( !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][4]~3_combout  & ( 
// !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][0]~0_combout  & ( (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & ((!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & 
// ((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][12]~23_combout ))) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][8]~13_combout )))) ) ) )

	.dataa(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][8]~13_combout ),
	.datab(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout ),
	.datac(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][12]~23_combout ),
	.datad(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout ),
	.datae(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][4]~3_combout ),
	.dataf(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[12]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[12]~13 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[12]~13 .lut_mask = 64'h0C443F440C773F77;
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[12]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N9
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[12]~14 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[12]~14_combout  = ( \o_floating_result[6]~6_combout  & ( (!\o_floating_result[6]~4_combout  & (\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[12]~13_combout )) # (\o_floating_result[6]~4_combout  & 
// ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [1]))) ) ) # ( !\o_floating_result[6]~6_combout  & ( (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [0] & \o_floating_result[6]~4_combout ) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [0]),
	.datab(!\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[12]~13_combout ),
	.datac(!\o_floating_result[6]~4_combout ),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [1]),
	.datae(gnd),
	.dataf(!\o_floating_result[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[12]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[12]~14 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[12]~14 .lut_mask = 64'h05050505303F303F;
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[12]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N11
dffeas \o_floating_result[8]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[12]~14_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_floating_result[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_floating_result[8]~reg0 .is_wysiwyg = "true";
defparam \o_floating_result[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N0
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][13]~24 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][13]~24_combout  = ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [0] ) ) ) # ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [1] ) ) ) # ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [2] ) ) ) # ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [3] ) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [2]),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [1]),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [3]),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [0]),
	.datae(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout ),
	.dataf(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][13]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][13]~24 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][13]~24 .lut_mask = 64'h0F0F5555333300FF;
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][13]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N36
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[13]~15 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[13]~15_combout  = ( \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][1]~15_combout  & ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & ( (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout ) # 
// (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][5]~6_combout ) ) ) ) # ( !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][1]~15_combout  & ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & ( 
// (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][5]~6_combout  & !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout ) ) ) ) # ( \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][1]~15_combout  & ( 
// !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & ( (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][13]~24_combout )) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & 
// ((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][9]~16_combout ))) ) ) ) # ( !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][1]~15_combout  & ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & ( 
// (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][13]~24_combout )) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & 
// ((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][9]~16_combout ))) ) ) )

	.dataa(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][5]~6_combout ),
	.datab(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout ),
	.datac(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][13]~24_combout ),
	.datad(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][9]~16_combout ),
	.datae(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][1]~15_combout ),
	.dataf(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[13]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[13]~15 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[13]~15 .lut_mask = 64'h0C3F0C3F44447777;
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[13]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N9
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[13]~16 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[13]~16_combout  = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [1] & ( (!\o_floating_result[6]~6_combout  & (\o_floating_result[6]~4_combout )) # (\o_floating_result[6]~6_combout  & 
// ((!\o_floating_result[6]~4_combout  & ((\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[13]~15_combout ))) # (\o_floating_result[6]~4_combout  & (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [2])))) ) ) # ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [1] & ( (\o_floating_result[6]~6_combout  & ((!\o_floating_result[6]~4_combout  & ((\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[13]~15_combout ))) # (\o_floating_result[6]~4_combout  & 
// (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [2])))) ) )

	.dataa(!\o_floating_result[6]~6_combout ),
	.datab(!\o_floating_result[6]~4_combout ),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [2]),
	.datad(!\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[13]~15_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[13]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[13]~16 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[13]~16 .lut_mask = 64'h0145014523672367;
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[13]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N10
dffeas \o_floating_result[9]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[13]~16_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_floating_result[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_floating_result[9]~reg0 .is_wysiwyg = "true";
defparam \o_floating_result[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N36
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][14]~25 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][14]~25_combout  = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [3] & ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( 
// (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [2]))) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & 
// (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [1])) ) ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [3] & ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( 
// (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [2]))) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & 
// (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [1])) ) ) ) # ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [3] & ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( 
// (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout ) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [0]) ) ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [3] & ( 
// !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [0] & !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout ) ) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [0]),
	.datab(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout ),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [1]),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [2]),
	.datae(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [3]),
	.dataf(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][14]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][14]~25 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][14]~25 .lut_mask = 64'h4444777703CF03CF;
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][14]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N42
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[14]~17 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[14]~17_combout  = ( \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][2]~18_combout  & ( \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][10]~19_combout  & ( 
// ((!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][14]~25_combout )) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & 
// ((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][6]~8_combout )))) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout ) ) ) ) # ( !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][2]~18_combout  & ( 
// \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][10]~19_combout  & ( (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & ((!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & 
// (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][14]~25_combout )) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & ((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][6]~8_combout ))))) # 
// (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout )) ) ) ) # ( \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][2]~18_combout  & ( 
// !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][10]~19_combout  & ( (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & ((!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & 
// (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][14]~25_combout )) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & ((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][6]~8_combout ))))) # 
// (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout )) ) ) ) # ( !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][2]~18_combout  & ( 
// !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][10]~19_combout  & ( (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & ((!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & 
// (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][14]~25_combout )) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & ((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][6]~8_combout ))))) ) ) )

	.dataa(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout ),
	.datab(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout ),
	.datac(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][14]~25_combout ),
	.datad(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][6]~8_combout ),
	.datae(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][2]~18_combout ),
	.dataf(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][10]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[14]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[14]~17 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[14]~17 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[14]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N6
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[14]~18 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[14]~18_combout  = ( \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[14]~17_combout  & ( (!\o_floating_result[6]~6_combout  & (\o_floating_result[6]~4_combout  & 
// ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [2])))) # (\o_floating_result[6]~6_combout  & ((!\o_floating_result[6]~4_combout ) # ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [3])))) ) ) # ( 
// !\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[14]~17_combout  & ( (\o_floating_result[6]~4_combout  & ((!\o_floating_result[6]~6_combout  & ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [2]))) # (\o_floating_result[6]~6_combout  & 
// (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [3])))) ) )

	.dataa(!\o_floating_result[6]~6_combout ),
	.datab(!\o_floating_result[6]~4_combout ),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [3]),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [2]),
	.datae(gnd),
	.dataf(!\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[14]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[14]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[14]~18 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[14]~18 .lut_mask = 64'h0123012345674567;
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[14]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N7
dffeas \o_floating_result[10]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[14]~18_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_floating_result[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_floating_result[10]~reg0 .is_wysiwyg = "true";
defparam \o_floating_result[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N0
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][15]~26 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][15]~26_combout  = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [1] & ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( 
// (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [3])) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & 
// ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [2]))) ) ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [1] & ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( 
// (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [3])) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & 
// ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [2]))) ) ) ) # ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [1] & ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( 
// (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout ) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [0]) ) ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [1] & ( 
// !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [0] & \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout ) ) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [3]),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [2]),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [0]),
	.datad(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout ),
	.datae(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [1]),
	.dataf(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][15]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][15]~26 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][15]~26 .lut_mask = 64'h000FFF0F55335533;
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][15]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N6
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[15]~19 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[15]~19_combout  = ( \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][11]~21_combout  & ( \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][3]~9_combout  & ( 
// ((!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][15]~26_combout )) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & 
// ((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][7]~10_combout )))) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout ) ) ) ) # ( !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][11]~21_combout  & ( 
// \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][3]~9_combout  & ( (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][15]~26_combout  & 
// (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout ))) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & (((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][7]~10_combout ) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout 
// )))) ) ) ) # ( \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][11]~21_combout  & ( !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][3]~9_combout  & ( (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & 
// (((\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout )) # (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][15]~26_combout ))) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & 
// (((!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][7]~10_combout )))) ) ) ) # ( !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][11]~21_combout  & ( 
// !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][3]~9_combout  & ( (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & ((!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & 
// (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][15]~26_combout )) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & ((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][7]~10_combout ))))) ) ) )

	.dataa(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][15]~26_combout ),
	.datab(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout ),
	.datac(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout ),
	.datad(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][7]~10_combout ),
	.datae(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][11]~21_combout ),
	.dataf(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][3]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[15]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[15]~19 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[15]~19 .lut_mask = 64'h40704C7C43734F7F;
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[15]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N36
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[15]~20 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[15]~20_combout  = ( \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[15]~19_combout  & ( (!\o_floating_result[6]~4_combout  & (((\o_floating_result[6]~6_combout )))) # (\o_floating_result[6]~4_combout  & 
// ((!\o_floating_result[6]~6_combout  & ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [3]))) # (\o_floating_result[6]~6_combout  & (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [0])))) ) ) # ( 
// !\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[15]~19_combout  & ( (\o_floating_result[6]~4_combout  & ((!\o_floating_result[6]~6_combout  & ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [3]))) # (\o_floating_result[6]~6_combout  & 
// (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [0])))) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [0]),
	.datab(!\o_floating_result[6]~4_combout ),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [3]),
	.datad(!\o_floating_result[6]~6_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[15]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[15]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[15]~20 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[15]~20 .lut_mask = 64'h0311031103DD03DD;
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[15]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N37
dffeas \o_floating_result[11]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[15]~20_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_floating_result[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_floating_result[11]~reg0 .is_wysiwyg = "true";
defparam \o_floating_result[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N21
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~23 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~23_combout  = ( \o_floating_result[6]~2_combout  & ( (\FPU_UNIT|NORMALIZATION_UNIT|WideOr0~combout  & ((!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~1_combout ) # 
// (!\FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~0_combout ))) ) )

	.dataa(!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~1_combout ),
	.datab(gnd),
	.datac(!\FPU_UNIT|NORMALIZATION_UNIT|WideOr0~combout ),
	.datad(!\FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~0_combout ),
	.datae(gnd),
	.dataf(!\o_floating_result[6]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~23 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~23 .lut_mask = 64'h000000000F0A0F0A;
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N12
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~22 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~22_combout  = ( !\FPU_UNIT|NORMALIZATION_UNIT|WideOr0~combout  & ( (\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~1_combout  & (\o_floating_result[6]~2_combout  & 
// !\FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~0_combout )) ) )

	.dataa(!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~1_combout ),
	.datab(gnd),
	.datac(!\o_floating_result[6]~2_combout ),
	.datad(!\FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~0_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|NORMALIZATION_UNIT|WideOr0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~22 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~22 .lut_mask = 64'h0500050000000000;
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N51
cyclonev_lcell_comb \o_floating_result[12]~8 (
// Equation(s):
// \o_floating_result[12]~8_combout  = ( \o_floating_result[6]~2_combout  & ( (!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~1_combout  & (!\FPU_UNIT|NORMALIZATION_UNIT|WideOr0~combout  & !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout )) 
// ) ) # ( !\o_floating_result[6]~2_combout  & ( (!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~1_combout ) # (!\FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~0_combout ) ) )

	.dataa(!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~1_combout ),
	.datab(!\FPU_UNIT|NORMALIZATION_UNIT|WideOr0~combout ),
	.datac(!\FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~0_combout ),
	.datad(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout ),
	.datae(gnd),
	.dataf(!\o_floating_result[6]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_floating_result[12]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_floating_result[12]~8 .extended_lut = "off";
defparam \o_floating_result[12]~8 .lut_mask = 64'hFAFAFAFA88008800;
defparam \o_floating_result[12]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N48
cyclonev_lcell_comb \o_floating_result[12]~7 (
// Equation(s):
// \o_floating_result[12]~7_combout  = ( \o_floating_result[6]~2_combout  & ( (!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~1_combout  & (!\FPU_UNIT|NORMALIZATION_UNIT|WideOr0~combout  & ((!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout 
// )))) # (\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~1_combout  & (((\FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~0_combout )))) ) ) # ( !\o_floating_result[6]~2_combout  & ( (\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~1_combout  & 
// \FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~0_combout ) ) )

	.dataa(!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~1_combout ),
	.datab(!\FPU_UNIT|NORMALIZATION_UNIT|WideOr0~combout ),
	.datac(!\FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~0_combout ),
	.datad(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout ),
	.datae(gnd),
	.dataf(!\o_floating_result[6]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_floating_result[12]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_floating_result[12]~7 .extended_lut = "off";
defparam \o_floating_result[12]~7 .lut_mask = 64'h050505058D058D05;
defparam \o_floating_result[12]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N54
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~24 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~24_combout  = ( \o_floating_result[12]~7_combout  & ( (\o_floating_result[12]~8_combout  & \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][0]~0_combout ) ) ) # ( !\o_floating_result[12]~7_combout  & ( 
// (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [1] & \o_floating_result[12]~8_combout ) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [1]),
	.datab(gnd),
	.datac(!\o_floating_result[12]~8_combout ),
	.datad(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][0]~0_combout ),
	.datae(gnd),
	.dataf(!\o_floating_result[12]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~24 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~24 .lut_mask = 64'h05050505000F000F;
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N42
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][16]~27 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][16]~27_combout  = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [2] & ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( 
// (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [0]))) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & 
// (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [3])) ) ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [2] & ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( 
// (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [0]))) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & 
// (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [3])) ) ) ) # ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [2] & ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( 
// (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout ) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [1]) ) ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [2] & ( 
// !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [1] & \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout ) ) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [1]),
	.datab(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout ),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [3]),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [0]),
	.datae(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [2]),
	.dataf(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][16]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][16]~27 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][16]~27 .lut_mask = 64'h1111DDDD03CF03CF;
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][16]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N18
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~21 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~21_combout  = ( \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][12]~23_combout  & ( \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][4]~3_combout  & ( 
// ((!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & ((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][16]~27_combout ))) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & 
// (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][8]~13_combout ))) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout ) ) ) ) # ( !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][12]~23_combout  & ( 
// \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][4]~3_combout  & ( (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & (((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][16]~27_combout  & 
// !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout )))) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & (((\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout )) # (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][8]~13_combout 
// ))) ) ) ) # ( \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][12]~23_combout  & ( !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][4]~3_combout  & ( (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & 
// (((\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout ) # (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][16]~27_combout )))) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & 
// (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][8]~13_combout  & ((!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout )))) ) ) ) # ( !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][12]~23_combout  & ( 
// !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][4]~3_combout  & ( (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & ((!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & 
// ((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][16]~27_combout ))) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][8]~13_combout )))) ) ) )

	.dataa(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][8]~13_combout ),
	.datab(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][16]~27_combout ),
	.datac(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout ),
	.datad(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout ),
	.datae(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][12]~23_combout ),
	.dataf(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][4]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~21 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~21 .lut_mask = 64'h350035F0350F35FF;
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N3
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~25 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~25_combout  = ( \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~21_combout  & ( (((\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~23_combout  & \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum 
// [0])) # (\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~24_combout )) # (\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~22_combout ) ) ) # ( !\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~21_combout  & ( ((\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~23_combout  & 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [0])) # (\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~24_combout ) ) )

	.dataa(!\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~23_combout ),
	.datab(!\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~22_combout ),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [0]),
	.datad(!\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~24_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~25 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~25 .lut_mask = 64'h05FF05FF37FF37FF;
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N5
dffeas \o_floating_result[12]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~25_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_floating_result[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_floating_result[12]~reg0 .is_wysiwyg = "true";
defparam \o_floating_result[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N3
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[17]~27 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[17]~27_combout  = ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ( (!\o_floating_result[12]~7_combout  & 
// ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [2]))) # (\o_floating_result[12]~7_combout  & (\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[0]~1_combout )) ) ) ) # ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( 
// \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ( (!\o_floating_result[12]~7_combout  & \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [2]) ) ) ) # ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( 
// !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ( (!\o_floating_result[12]~7_combout  & ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [2]))) # (\o_floating_result[12]~7_combout  & 
// (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[1]~2_combout )) ) ) ) # ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ( (!\o_floating_result[12]~7_combout  & 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [2]) ) ) )

	.dataa(!\FPU_UNIT|SHF_RIGHT_28BIT_UNIT|o_data[0]~1_combout ),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[1]~2_combout ),
	.datac(!\o_floating_result[12]~7_combout ),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [2]),
	.datae(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout ),
	.dataf(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[17]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[17]~27 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[17]~27 .lut_mask = 64'h00F003F300F005F5;
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[17]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N6
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][17]~28 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][17]~28_combout  = ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [0] ) ) ) # ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [1] ) ) ) # ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [2] ) ) ) # ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [3] ) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [2]),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [0]),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [1]),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [3]),
	.datae(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout ),
	.dataf(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][17]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][17]~28 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][17]~28 .lut_mask = 64'h00FF55550F0F3333;
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][17]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N12
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[17]~26 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[17]~26_combout  = ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & ( \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][9]~16_combout  & ( (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout ) # 
// (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][5]~6_combout ) ) ) ) # ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & ( \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][9]~16_combout  & ( 
// (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][17]~28_combout )) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & 
// ((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][13]~24_combout ))) ) ) ) # ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & ( !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][9]~16_combout  & ( 
// (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][5]~6_combout  & \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout ) ) ) ) # ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & ( 
// !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][9]~16_combout  & ( (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][17]~28_combout )) # 
// (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & ((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][13]~24_combout ))) ) ) )

	.dataa(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][17]~28_combout ),
	.datab(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][5]~6_combout ),
	.datac(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][13]~24_combout ),
	.datad(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout ),
	.datae(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout ),
	.dataf(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][9]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[17]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[17]~26 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[17]~26 .lut_mask = 64'h550F0033550FFF33;
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[17]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N6
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[17]~28 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[17]~28_combout  = ( \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~23_combout  & ( \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[17]~26_combout  & ( (((\o_floating_result[12]~8_combout  & 
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[17]~27_combout )) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [1])) # (\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~22_combout ) ) ) ) # ( 
// !\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~23_combout  & ( \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[17]~26_combout  & ( ((\o_floating_result[12]~8_combout  & \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[17]~27_combout )) # 
// (\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~22_combout ) ) ) ) # ( \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~23_combout  & ( !\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[17]~26_combout  & ( ((\o_floating_result[12]~8_combout  & 
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[17]~27_combout )) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [1]) ) ) ) # ( !\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~23_combout  & ( 
// !\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[17]~26_combout  & ( (\o_floating_result[12]~8_combout  & \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[17]~27_combout ) ) ) )

	.dataa(!\o_floating_result[12]~8_combout ),
	.datab(!\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~22_combout ),
	.datac(!\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[17]~27_combout ),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [1]),
	.datae(!\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~23_combout ),
	.dataf(!\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[17]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[17]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[17]~28 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[17]~28 .lut_mask = 64'h050505FF373737FF;
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[17]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N7
dffeas \o_floating_result[13]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[17]~28_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_floating_result[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_floating_result[13]~reg0 .is_wysiwyg = "true";
defparam \o_floating_result[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N48
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][18]~29 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][18]~29_combout  = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [2] & ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( 
// (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout ) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [1]) ) ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [2] & ( 
// \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [1] & \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout ) ) ) ) # ( 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [2] & ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & 
// (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [0])) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [3]))) ) ) ) # ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [2] & ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & 
// (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [0])) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [3]))) ) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [1]),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [0]),
	.datac(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout ),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [3]),
	.datae(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [2]),
	.dataf(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][18]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][18]~29 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][18]~29 .lut_mask = 64'h303F303F0505F5F5;
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][18]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N54
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[18]~29 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[18]~29_combout  = ( \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][6]~8_combout  & ( \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][10]~19_combout  & ( 
// ((!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & ((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][18]~29_combout ))) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & 
// (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][14]~25_combout ))) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout ) ) ) ) # ( !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][6]~8_combout  & ( 
// \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][10]~19_combout  & ( (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & ((!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & 
// ((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][18]~29_combout ))) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][14]~25_combout )))) # 
// (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & (((!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout )))) ) ) ) # ( \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][6]~8_combout  & ( 
// !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][10]~19_combout  & ( (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & ((!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & 
// ((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][18]~29_combout ))) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][14]~25_combout )))) # 
// (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & (((\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout )))) ) ) ) # ( !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][6]~8_combout  & ( 
// !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][10]~19_combout  & ( (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & ((!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & 
// ((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][18]~29_combout ))) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][14]~25_combout )))) ) ) )

	.dataa(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][14]~25_combout ),
	.datab(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][18]~29_combout ),
	.datac(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout ),
	.datad(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout ),
	.datae(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][6]~8_combout ),
	.dataf(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][10]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[18]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[18]~29 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[18]~29 .lut_mask = 64'h3050305F3F503F5F;
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[18]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N24
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[18]~30 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[18]~30_combout  = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [3] & ( \o_floating_result[12]~7_combout  & ( (!\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~23_combout  & 
// (((\o_floating_result[12]~8_combout  & \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][2]~18_combout )))) # (\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~23_combout  & (((\o_floating_result[12]~8_combout  & 
// \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][2]~18_combout )) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [2]))) ) ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [3] & ( 
// \o_floating_result[12]~7_combout  & ( (!\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~23_combout  & (((\o_floating_result[12]~8_combout  & \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][2]~18_combout )))) # 
// (\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~23_combout  & (((\o_floating_result[12]~8_combout  & \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][2]~18_combout )) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [2]))) 
// ) ) ) # ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [3] & ( !\o_floating_result[12]~7_combout  & ( ((\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~23_combout  & 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [2])) # (\o_floating_result[12]~8_combout ) ) ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [3] & ( !\o_floating_result[12]~7_combout  & ( 
// (\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~23_combout  & \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [2]) ) ) )

	.dataa(!\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~23_combout ),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [2]),
	.datac(!\o_floating_result[12]~8_combout ),
	.datad(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][2]~18_combout ),
	.datae(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [3]),
	.dataf(!\o_floating_result[12]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[18]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[18]~30 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[18]~30 .lut_mask = 64'h11111F1F111F111F;
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[18]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N0
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[18]~31 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[18]~31_combout  = ( \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[18]~30_combout  ) # ( !\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[18]~30_combout  & ( (\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[18]~29_combout  & 
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~22_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[18]~29_combout ),
	.datad(!\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~22_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[18]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[18]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[18]~31 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[18]~31 .lut_mask = 64'h000F000FFFFFFFFF;
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[18]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N1
dffeas \o_floating_result[14]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[18]~31_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_floating_result[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_floating_result[14]~reg0 .is_wysiwyg = "true";
defparam \o_floating_result[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N12
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][19]~30 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][19]~30_combout  = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [0] & ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( 
// (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [3])) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & 
// ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [2]))) ) ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [0] & ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( 
// (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [3])) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & 
// ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [2]))) ) ) ) # ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [0] & ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( 
// (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout ) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [1]) ) ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [0] & ( 
// !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [1] & !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout ) ) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [3]),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [1]),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [2]),
	.datad(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout ),
	.datae(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [0]),
	.dataf(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][19]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][19]~30 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][19]~30 .lut_mask = 64'h330033FF550F550F;
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][19]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N18
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[19]~32 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[19]~32_combout  = ( \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][15]~26_combout  & ( \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][7]~10_combout  & ( 
// ((!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & ((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][19]~30_combout ))) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & 
// (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][11]~21_combout ))) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout ) ) ) ) # ( !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][15]~26_combout  & ( 
// \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][7]~10_combout  & ( (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & (((!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & 
// \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][19]~30_combout )))) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & (((\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout )) # 
// (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][11]~21_combout ))) ) ) ) # ( \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][15]~26_combout  & ( !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][7]~10_combout  & ( 
// (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & (((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][19]~30_combout ) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout )))) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout 
//  & (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][11]~21_combout  & (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout ))) ) ) ) # ( !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][15]~26_combout  & ( 
// !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][7]~10_combout  & ( (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & ((!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & 
// ((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][19]~30_combout ))) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][11]~21_combout )))) ) ) )

	.dataa(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][11]~21_combout ),
	.datab(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout ),
	.datac(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout ),
	.datad(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][19]~30_combout ),
	.datae(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][15]~26_combout ),
	.dataf(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][7]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[19]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[19]~32 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[19]~32 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[19]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N33
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[19]~33 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[19]~33_combout  = ( \o_floating_result[12]~7_combout  & ( (\o_floating_result[12]~8_combout  & \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][3]~9_combout ) ) ) # ( !\o_floating_result[12]~7_combout  & ( 
// (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [0] & \o_floating_result[12]~8_combout ) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [0]),
	.datab(gnd),
	.datac(!\o_floating_result[12]~8_combout ),
	.datad(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][3]~9_combout ),
	.datae(gnd),
	.dataf(!\o_floating_result[12]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[19]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[19]~33 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[19]~33 .lut_mask = 64'h05050505000F000F;
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[19]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N0
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[19]~34 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[19]~34_combout  = ( \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[19]~33_combout  ) # ( !\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[19]~33_combout  & ( (!\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~23_combout  & 
// (\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~22_combout  & ((\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[19]~32_combout )))) # (\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~23_combout  & (((\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~22_combout  & 
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[19]~32_combout )) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [3]))) ) )

	.dataa(!\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~23_combout ),
	.datab(!\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[16]~22_combout ),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [3]),
	.datad(!\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[19]~32_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[19]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[19]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[19]~34 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[19]~34 .lut_mask = 64'h05370537FFFFFFFF;
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[19]~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N1
dffeas \o_floating_result[15]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[19]~34_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_floating_result[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_floating_result[15]~reg0 .is_wysiwyg = "true";
defparam \o_floating_result[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N24
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[20]~36 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[20]~36_combout  = ( \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][4]~3_combout  & ( \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][4]~2_combout  & ( 
// (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [1] & (!\o_floating_result[6]~5_combout  & !\o_floating_result[6]~3_combout )) ) ) ) # ( !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][4]~3_combout  & ( 
// \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][4]~2_combout  & ( (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [1] & (!\o_floating_result[6]~5_combout  & !\o_floating_result[6]~3_combout )) ) ) ) # ( 
// \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][4]~3_combout  & ( !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][4]~2_combout  & ( (!\o_floating_result[6]~3_combout  & 
// (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [1] & ((!\o_floating_result[6]~5_combout )))) # (\o_floating_result[6]~3_combout  & (((!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][11]~4_combout )))) ) ) ) # ( 
// !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][4]~3_combout  & ( !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][4]~2_combout  & ( ((!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [1] & 
// !\o_floating_result[6]~5_combout )) # (\o_floating_result[6]~3_combout ) ) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [1]),
	.datab(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][11]~4_combout ),
	.datac(!\o_floating_result[6]~5_combout ),
	.datad(!\o_floating_result[6]~3_combout ),
	.datae(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][4]~3_combout ),
	.dataf(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][4]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[20]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[20]~36 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[20]~36 .lut_mask = 64'hA0FFA0CCA000A000;
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[20]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N24
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][20]~31 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][20]~31_combout  = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [3] & ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( 
// (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout ) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [0]) ) ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [3] & ( 
// \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [0] & !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout ) ) ) ) # ( 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [3] & ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & 
// ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [2]))) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [1])) ) ) ) # ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [3] & ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & 
// ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [2]))) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [1])) ) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [0]),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [1]),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [2]),
	.datad(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout ),
	.datae(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [3]),
	.dataf(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][20]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][20]~31 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][20]~31 .lut_mask = 64'h0F330F33550055FF;
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][20]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N18
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[20]~35 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[20]~35_combout  = ( \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][20]~31_combout  & ( \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][8]~13_combout  & ( 
// (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & (((!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout ) # (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][16]~27_combout )))) # 
// (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & (((\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout )) # (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][12]~23_combout ))) ) ) ) # ( 
// !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][20]~31_combout  & ( \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][8]~13_combout  & ( (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & 
// (((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][16]~27_combout  & \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout )))) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & (((\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout 
// )) # (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][12]~23_combout ))) ) ) ) # ( \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][20]~31_combout  & ( !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][8]~13_combout  & ( 
// (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & (((!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout ) # (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][16]~27_combout )))) # 
// (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][12]~23_combout  & ((!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout )))) ) ) ) # ( 
// !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][20]~31_combout  & ( !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][8]~13_combout  & ( (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & 
// (((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][16]~27_combout  & \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout )))) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & 
// (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][12]~23_combout  & ((!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout )))) ) ) )

	.dataa(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][12]~23_combout ),
	.datab(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout ),
	.datac(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][16]~27_combout ),
	.datad(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout ),
	.datae(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][20]~31_combout ),
	.dataf(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][8]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[20]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[20]~35 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[20]~35 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[20]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N12
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[20]~37 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[20]~37_combout  = ( \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[20]~35_combout  & ( (\FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~combout  & ((!\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[20]~36_combout ) # 
// ((\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~1_combout  & \o_floating_result[6]~3_combout )))) ) ) # ( !\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[20]~35_combout  & ( (\FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~combout  & 
// (!\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[20]~36_combout  & ((!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~1_combout ) # (!\o_floating_result[6]~3_combout )))) ) )

	.dataa(!\FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~combout ),
	.datab(!\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[20]~36_combout ),
	.datac(!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~1_combout ),
	.datad(!\o_floating_result[6]~3_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[20]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[20]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[20]~37 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[20]~37 .lut_mask = 64'h4440444044454445;
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[20]~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N13
dffeas \o_floating_result[16]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[20]~37_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_floating_result[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_floating_result[16]~reg0 .is_wysiwyg = "true";
defparam \o_floating_result[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N18
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][21]~32 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][21]~32_combout  = ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [2] & ( 
// (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [1])) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & 
// ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [0]))) ) ) ) # ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [2] & ( 
// (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout ) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [3]) ) ) ) # ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [2] & ( (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [1])) # 
// (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [0]))) ) ) ) # ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [2] & ( (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [3] & !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout ) ) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [1]),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [0]),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [3]),
	.datad(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout ),
	.datae(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout ),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][21]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][21]~32 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][21]~32 .lut_mask = 64'h0F0055330FFF5533;
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][21]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N54
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[21]~38 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[21]~38_combout  = ( \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][17]~28_combout  & ( \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][21]~32_combout  & ( 
// (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout ) # ((!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][13]~24_combout )) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  
// & ((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][9]~16_combout )))) ) ) ) # ( !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][17]~28_combout  & ( \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][21]~32_combout  & ( 
// (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & ((!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout ) # ((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][13]~24_combout )))) # 
// (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & ((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][9]~16_combout )))) ) ) ) # ( 
// \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][17]~28_combout  & ( !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][21]~32_combout  & ( (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & 
// (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][13]~24_combout ))) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & ((!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout ) 
// # ((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][9]~16_combout )))) ) ) ) # ( !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][17]~28_combout  & ( !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][21]~32_combout  & ( 
// (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & ((!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][13]~24_combout )) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & 
// ((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][9]~16_combout ))))) ) ) )

	.dataa(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout ),
	.datab(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout ),
	.datac(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][13]~24_combout ),
	.datad(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][9]~16_combout ),
	.datae(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][17]~28_combout ),
	.dataf(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][21]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[21]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[21]~38 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[21]~38 .lut_mask = 64'h021346578A9BCEDF;
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[21]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N54
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[21]~39 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[21]~39_combout  = ( \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][11]~4_combout  & ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [2] & ( 
// (!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][5]~6_combout  & (!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][5]~5_combout  & \o_floating_result[6]~3_combout )) ) ) ) # ( 
// !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][11]~4_combout  & ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [2] & ( (!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][5]~5_combout  & 
// \o_floating_result[6]~3_combout ) ) ) ) # ( \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][11]~4_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [2] & ( (!\o_floating_result[6]~3_combout  & 
// (!\o_floating_result[6]~5_combout )) # (\o_floating_result[6]~3_combout  & (((!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][5]~6_combout  & !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][5]~5_combout )))) ) ) ) # ( 
// !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][11]~4_combout  & ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [2] & ( (!\o_floating_result[6]~3_combout  & (!\o_floating_result[6]~5_combout )) # 
// (\o_floating_result[6]~3_combout  & ((!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][5]~5_combout ))) ) ) )

	.dataa(!\o_floating_result[6]~5_combout ),
	.datab(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][5]~6_combout ),
	.datac(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][5]~5_combout ),
	.datad(!\o_floating_result[6]~3_combout ),
	.datae(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][11]~4_combout ),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[21]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[21]~39 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[21]~39 .lut_mask = 64'hAAF0AAC000F000C0;
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[21]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N12
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[21]~40 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[21]~40_combout  = ( \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[21]~39_combout  & ( (\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~1_combout  & (\FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~combout  & 
// (\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[21]~38_combout  & \o_floating_result[6]~3_combout ))) ) ) # ( !\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[21]~39_combout  & ( (\FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~combout  & 
// ((!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~1_combout ) # ((!\o_floating_result[6]~3_combout ) # (\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[21]~38_combout )))) ) )

	.dataa(!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~1_combout ),
	.datab(!\FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~combout ),
	.datac(!\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[21]~38_combout ),
	.datad(!\o_floating_result[6]~3_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[21]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[21]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[21]~40 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[21]~40 .lut_mask = 64'h3323332300010001;
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[21]~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N13
dffeas \o_floating_result[17]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[21]~40_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_floating_result[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_floating_result[17]~reg0 .is_wysiwyg = "true";
defparam \o_floating_result[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N12
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][22]~33 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][22]~33_combout  = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [2] & ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( 
// (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout ) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [1]) ) ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [2] & ( 
// \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [1]) ) ) ) # ( 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [2] & ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & 
// ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [0]))) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [3])) ) ) ) # ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [2] & ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & 
// ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [0]))) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout  & (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [3])) ) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [3]),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [0]),
	.datac(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout ),
	.datad(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [1]),
	.datae(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [2]),
	.dataf(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][22]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][22]~33 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][22]~33 .lut_mask = 64'h35353535000FF0FF;
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][22]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N18
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[22]~41 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[22]~41_combout  = ( \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][14]~25_combout  & ( \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][10]~19_combout  & ( 
// ((!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][22]~33_combout )) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & 
// ((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][18]~29_combout )))) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout ) ) ) ) # ( !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][14]~25_combout  & ( 
// \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][10]~19_combout  & ( (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & ((!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & 
// (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][22]~33_combout )) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & ((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][18]~29_combout ))))) # 
// (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & (((\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout )))) ) ) ) # ( \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][14]~25_combout  & ( 
// !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][10]~19_combout  & ( (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & ((!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & 
// (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][22]~33_combout )) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & ((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][18]~29_combout ))))) # 
// (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & (((!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout )))) ) ) ) # ( !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][14]~25_combout  & ( 
// !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][10]~19_combout  & ( (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & ((!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & 
// (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][22]~33_combout )) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & ((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][18]~29_combout ))))) ) ) )

	.dataa(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout ),
	.datab(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][22]~33_combout ),
	.datac(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][18]~29_combout ),
	.datad(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout ),
	.datae(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][14]~25_combout ),
	.dataf(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][10]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[22]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[22]~41 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[22]~41 .lut_mask = 64'h220A770A225F775F;
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[22]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N24
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[22]~42 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[22]~42_combout  = ( !\o_floating_result[6]~5_combout  & ( \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][6]~7_combout  & ( (!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [3] & 
// !\o_floating_result[6]~3_combout ) ) ) ) # ( \o_floating_result[6]~5_combout  & ( !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][6]~7_combout  & ( (\o_floating_result[6]~3_combout  & 
// ((!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][6]~8_combout ) # (!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][11]~4_combout ))) ) ) ) # ( !\o_floating_result[6]~5_combout  & ( 
// !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][6]~7_combout  & ( (!\o_floating_result[6]~3_combout  & (((!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [3])))) # (\o_floating_result[6]~3_combout  & 
// ((!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][6]~8_combout ) # ((!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][11]~4_combout )))) ) ) )

	.dataa(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][6]~8_combout ),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [3]),
	.datac(!\o_floating_result[6]~3_combout ),
	.datad(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][11]~4_combout ),
	.datae(!\o_floating_result[6]~5_combout ),
	.dataf(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][6]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[22]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[22]~42 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[22]~42 .lut_mask = 64'hCFCA0F0AC0C00000;
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[22]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N54
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[22]~43 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[22]~43_combout  = ( \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[22]~42_combout  & ( (\FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~combout  & (\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~1_combout  & 
// (\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[22]~41_combout  & \o_floating_result[6]~3_combout ))) ) ) # ( !\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[22]~42_combout  & ( (\FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~combout  & 
// ((!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~1_combout ) # ((!\o_floating_result[6]~3_combout ) # (\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[22]~41_combout )))) ) )

	.dataa(!\FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~combout ),
	.datab(!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~1_combout ),
	.datac(!\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[22]~41_combout ),
	.datad(!\o_floating_result[6]~3_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[22]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[22]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[22]~43 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[22]~43 .lut_mask = 64'h5545554500010001;
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[22]~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y1_N55
dffeas \o_floating_result[18]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[22]~43_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_floating_result[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_floating_result[18]~reg0 .is_wysiwyg = "true";
defparam \o_floating_result[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N18
cyclonev_lcell_comb \o_floating_result[19]~10 (
// Equation(s):
// \o_floating_result[19]~10_combout  = ( \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~1_combout  & ( (\o_floating_result[19]~1_combout  & ((!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|LOPD_4bit_unit_0|o_pos_one[1]~0_combout ) 
// # (\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_0|o_pos_one [2]))) ) )

	.dataa(!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_0|o_pos_one [2]),
	.datab(gnd),
	.datac(!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|LOPD_4bit_unit_0|o_pos_one[1]~0_combout ),
	.datad(!\o_floating_result[19]~1_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_floating_result[19]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_floating_result[19]~10 .extended_lut = "off";
defparam \o_floating_result[19]~10 .lut_mask = 64'h0000000000F500F5;
defparam \o_floating_result[19]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N54
cyclonev_lcell_comb \o_floating_result[19]~12 (
// Equation(s):
// \o_floating_result[19]~12_combout  = ( \FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~combout  & ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( (!\o_floating_result[6]~2_combout ) # ((!\FPU_UNIT|NORMALIZATION_UNIT|WideOr0~combout  & 
// ((!\o_floating_result[19]~10_combout ) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout )))) ) ) ) # ( \FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~combout  & ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( 
// (!\FPU_UNIT|NORMALIZATION_UNIT|WideOr0~combout ) # (!\o_floating_result[6]~2_combout ) ) ) )

	.dataa(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout ),
	.datab(!\FPU_UNIT|NORMALIZATION_UNIT|WideOr0~combout ),
	.datac(!\o_floating_result[19]~10_combout ),
	.datad(!\o_floating_result[6]~2_combout ),
	.datae(!\FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~combout ),
	.dataf(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_floating_result[19]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_floating_result[19]~12 .extended_lut = "off";
defparam \o_floating_result[19]~12 .lut_mask = 64'h0000FFCC0000FFC4;
defparam \o_floating_result[19]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N24
cyclonev_lcell_comb \o_floating_result[19]~11 (
// Equation(s):
// \o_floating_result[19]~11_combout  = ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( (\FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~combout  & ((!\o_floating_result[6]~3_combout ) # ((\o_floating_result[19]~10_combout  & 
// !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout )))) ) ) # ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout  & ( (\FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~combout  & !\o_floating_result[6]~3_combout ) ) )

	.dataa(!\o_floating_result[19]~10_combout ),
	.datab(!\FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~combout ),
	.datac(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout ),
	.datad(!\o_floating_result[6]~3_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[1]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_floating_result[19]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_floating_result[19]~11 .extended_lut = "off";
defparam \o_floating_result[19]~11 .lut_mask = 64'h3300330033103310;
defparam \o_floating_result[19]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N30
cyclonev_lcell_comb \o_floating_result[19]~9 (
// Equation(s):
// \o_floating_result[19]~9_combout  = ( \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|LOPD_4bit_unit_1|o_pos_one[1]~0_combout  & ( \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~1_combout  & ( 
// ((!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|o_pos_one[2]~0_combout ) # (\o_floating_result[19]~1_combout )) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~6_combout ) ) ) ) # ( 
// !\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|LOPD_4bit_unit_1|o_pos_one[1]~0_combout  & ( \FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~1_combout  ) )

	.dataa(gnd),
	.datab(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~6_combout ),
	.datac(!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|o_pos_one[2]~0_combout ),
	.datad(!\o_floating_result[19]~1_combout ),
	.datae(!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_16bit_UNIT_LSB|LOPD_8bit_unit_1|LOPD_4bit_unit_1|o_pos_one[1]~0_combout ),
	.dataf(!\FPU_UNIT|LOPD_24BIT_UNIT|LOPD_8bit_UNIT_MSB|o_zero_flag~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_floating_result[19]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_floating_result[19]~9 .extended_lut = "off";
defparam \o_floating_result[19]~9 .lut_mask = 64'h00000000FFFFF3FF;
defparam \o_floating_result[19]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N42
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][7]~34 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][7]~34_combout  = ( \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][3]~9_combout  & ( (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][7]~10_combout ) # 
// (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout ) ) ) # ( !\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][3]~9_combout  & ( (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & 
// \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][7]~10_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout ),
	.datad(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][7]~10_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][3]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][7]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][7]~34 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][7]~34 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][7]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N30
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[23]~60 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[23]~60_combout  = ( !\o_floating_result[19]~9_combout  & ( ((!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & (((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][7]~34_combout )))) # 
// (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][15]~26_combout ))) ) ) # ( \o_floating_result[19]~9_combout  & ( (!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & 
// (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & (((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][19]~30_combout ))))) # (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & 
// (((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][11]~21_combout )))) ) )

	.dataa(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout ),
	.datab(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout ),
	.datac(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][11]~21_combout ),
	.datad(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][19]~30_combout ),
	.datae(!\o_floating_result[19]~9_combout ),
	.dataf(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][7]~34_combout ),
	.datag(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][15]~26_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[23]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[23]~60 .extended_lut = "on";
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[23]~60 .lut_mask = 64'h03030347CFCF0347;
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[23]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N42
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[23]~44 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[23]~44_combout  = ( \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[23]~60_combout  & ( (!\o_floating_result[19]~12_combout  & (((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [3] & 
// \o_floating_result[19]~11_combout )))) # (\o_floating_result[19]~12_combout  & (((!\o_floating_result[19]~11_combout )) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [0]))) ) ) # ( 
// !\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[23]~60_combout  & ( (\o_floating_result[19]~11_combout  & ((!\o_floating_result[19]~12_combout  & ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [3]))) # 
// (\o_floating_result[19]~12_combout  & (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [0])))) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [0]),
	.datab(!\o_floating_result[19]~12_combout ),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [3]),
	.datad(!\o_floating_result[19]~11_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[23]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[23]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[23]~44 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[23]~44 .lut_mask = 64'h001D001D331D331D;
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[23]~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N43
dffeas \o_floating_result[19]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[23]~44_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_floating_result[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_floating_result[19]~reg0 .is_wysiwyg = "true";
defparam \o_floating_result[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N30
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[24]~56 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[24]~56_combout  = ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & ( (!\o_floating_result[19]~9_combout  & (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][8]~14_combout )) # 
// (\o_floating_result[19]~9_combout  & (((\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][20]~31_combout ))))) ) ) # ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & ( 
// ((!\o_floating_result[19]~9_combout  & (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][16]~27_combout )) # (\o_floating_result[19]~9_combout  & (((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][12]~23_combout ))))) ) )

	.dataa(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][8]~14_combout ),
	.datab(!\o_floating_result[19]~9_combout ),
	.datac(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][16]~27_combout ),
	.datad(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][20]~31_combout ),
	.datae(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout ),
	.dataf(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][12]~23_combout ),
	.datag(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[24]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[24]~56 .extended_lut = "on";
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[24]~56 .lut_mask = 64'h44470C0C44473F3F;
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[24]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N12
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[24]~45 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[24]~45_combout  = ( \o_floating_result[19]~12_combout  & ( (!\o_floating_result[19]~11_combout  & ((\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[24]~56_combout ))) # (\o_floating_result[19]~11_combout  & 
// (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [1])) ) ) # ( !\o_floating_result[19]~12_combout  & ( (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [0] & \o_floating_result[19]~11_combout ) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [1]),
	.datab(!\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[24]~56_combout ),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [0]),
	.datad(!\o_floating_result[19]~11_combout ),
	.datae(gnd),
	.dataf(!\o_floating_result[19]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[24]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[24]~45 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[24]~45 .lut_mask = 64'h000F000F33553355;
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[24]~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y1_N13
dffeas \o_floating_result[20]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[24]~45_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_floating_result[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_floating_result[20]~reg0 .is_wysiwyg = "true";
defparam \o_floating_result[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N0
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[25]~52 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[25]~52_combout  = ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & ( ((!\o_floating_result[19]~9_combout  & (((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][9]~17_combout )))) # 
// (\o_floating_result[19]~9_combout  & (\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][21]~32_combout )))) ) ) # ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & ( 
// (!\o_floating_result[19]~9_combout  & (((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][17]~28_combout )))) # (\o_floating_result[19]~9_combout  & (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][13]~24_combout )) ) )

	.dataa(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][13]~24_combout ),
	.datab(!\o_floating_result[19]~9_combout ),
	.datac(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][17]~28_combout ),
	.datad(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][21]~32_combout ),
	.datae(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout ),
	.dataf(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][9]~17_combout ),
	.datag(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[25]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[25]~52 .extended_lut = "on";
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[25]~52 .lut_mask = 64'h00031D1DCCCF1D1D;
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[25]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N30
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[25]~46 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[25]~46_combout  = ( \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[25]~52_combout  & ( (!\o_floating_result[19]~11_combout  & (((\o_floating_result[19]~12_combout )))) # (\o_floating_result[19]~11_combout  & 
// ((!\o_floating_result[19]~12_combout  & ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [1]))) # (\o_floating_result[19]~12_combout  & (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [2])))) ) ) # ( 
// !\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[25]~52_combout  & ( (\o_floating_result[19]~11_combout  & ((!\o_floating_result[19]~12_combout  & ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [1]))) # 
// (\o_floating_result[19]~12_combout  & (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [2])))) ) )

	.dataa(!\o_floating_result[19]~11_combout ),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [2]),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [1]),
	.datad(!\o_floating_result[19]~12_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[25]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[25]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[25]~46 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[25]~46 .lut_mask = 64'h0511051105BB05BB;
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[25]~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N31
dffeas \o_floating_result[21]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[25]~46_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_floating_result[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_floating_result[21]~reg0 .is_wysiwyg = "true";
defparam \o_floating_result[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N12
cyclonev_lcell_comb \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[3] (
// Equation(s):
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [3] = ( \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~4_combout  & ( 
// \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[3]~0_combout  ) ) # ( !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~4_combout  & ( 
// !\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[3]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[3]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|w_c[3]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[3] .extended_lut = "off";
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[3] .lut_mask = 64'hF0F0F0F00F0F0F0F;
defparam \FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N36
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[26]~48 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[26]~48_combout  = ( !\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & ( (!\o_floating_result[19]~9_combout  & ((((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][10]~20_combout ))))) # 
// (\o_floating_result[19]~9_combout  & (((\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout  & ((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][22]~33_combout )))))) ) ) # ( \FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout  & ( 
// (!\o_floating_result[19]~9_combout  & (((\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][18]~29_combout )))) # (\o_floating_result[19]~9_combout  & (\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][14]~25_combout )) ) )

	.dataa(!\o_floating_result[19]~9_combout ),
	.datab(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][14]~25_combout ),
	.datac(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][18]~29_combout ),
	.datad(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[4][10]~20_combout ),
	.datae(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[3]~5_combout ),
	.dataf(!\FPU_UNIT|NORMALIZATION_UNIT|SHF_left_28bit_unit|stage[2][22]~33_combout ),
	.datag(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[2]~8_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[26]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[26]~48 .extended_lut = "on";
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[26]~48 .lut_mask = 64'h00AA1B1B05AF1B1B;
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[26]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N0
cyclonev_lcell_comb \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[26]~47 (
// Equation(s):
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[26]~47_combout  = ( \o_floating_result[19]~11_combout  & ( (!\o_floating_result[19]~12_combout  & ((\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [2]))) # 
// (\o_floating_result[19]~12_combout  & (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [3])) ) ) # ( !\o_floating_result[19]~11_combout  & ( (\o_floating_result[19]~12_combout  & 
// \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[26]~48_combout ) ) )

	.dataa(!\o_floating_result[19]~12_combout ),
	.datab(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [3]),
	.datac(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [2]),
	.datad(!\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[26]~48_combout ),
	.datae(gnd),
	.dataf(!\o_floating_result[19]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[26]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[26]~47 .extended_lut = "off";
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[26]~47 .lut_mask = 64'h005500551B1B1B1B;
defparam \FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[26]~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y1_N1
dffeas \o_floating_result[22]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\FPU_UNIT|NORMALIZATION_UNIT|o_mantissa[26]~47_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_floating_result[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_floating_result[22]~reg0 .is_wysiwyg = "true";
defparam \o_floating_result[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N30
cyclonev_lcell_comb \FPU_UNIT|EXP_ADJUST_UNIT|o_exp_result[0]~0 (
// Equation(s):
// \FPU_UNIT|EXP_ADJUST_UNIT|o_exp_result[0]~0_combout  = ( !\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout  & ( (\FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~combout  & (!w_i_floating_a[23] $ (((\o_floating_result[6]~2_combout  & 
// ((!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout ) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [3]))))))) ) ) # ( \FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout  & ( 
// (\FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~combout  & (!w_i_floating_b[23] $ (((\o_floating_result[6]~2_combout  & ((!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout ) # (\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum 
// [3]))))))) ) )

	.dataa(!\FPU_UNIT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [3]),
	.datab(!\o_floating_result[6]~2_combout ),
	.datac(!w_i_floating_b[23]),
	.datad(!\FPU_UNIT|LOPD_24BIT_UNIT|o_zero_flag~combout ),
	.datae(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout ),
	.dataf(!\FPU_UNIT|LOPD_24BIT_UNIT|o_one_position[0]~9_combout ),
	.datag(!w_i_floating_a[23]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|EXP_ADJUST_UNIT|o_exp_result[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|EXP_ADJUST_UNIT|o_exp_result[0]~0 .extended_lut = "on";
defparam \FPU_UNIT|EXP_ADJUST_UNIT|o_exp_result[0]~0 .lut_mask = 64'h00C300C300E100E1;
defparam \FPU_UNIT|EXP_ADJUST_UNIT|o_exp_result[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y1_N31
dffeas \o_floating_result[23]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\FPU_UNIT|EXP_ADJUST_UNIT|o_exp_result[0]~0_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_floating_result[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_floating_result[23]~reg0 .is_wysiwyg = "true";
defparam \o_floating_result[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N36
cyclonev_lcell_comb \FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_sign_max~0 (
// Equation(s):
// \FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_sign_max~0_combout  = ( \FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[1]~22_combout  & ( w_i_floating_b[31] ) ) # ( !\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[1]~22_combout  & ( 
// (!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout  & ((!\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_sign_min~0_combout  & (w_i_floating_b[31])) # (\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_sign_min~0_combout  & ((w_i_floating_a[31]))))) # 
// (\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout  & (w_i_floating_b[31])) ) )

	.dataa(!w_i_floating_b[31]),
	.datab(!w_i_floating_a[31]),
	.datac(!\FPU_UNIT|EXP_SWAP_UNIT|COMP_LESS_UNIT|o_less~5_combout ),
	.datad(!\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_sign_min~0_combout ),
	.datae(gnd),
	.dataf(!\FPU_UNIT|MAN_COMP_28BIT_UNIT|less_chain[1]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_sign_max~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_sign_max~0 .extended_lut = "off";
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_sign_max~0 .lut_mask = 64'h5535553555555555;
defparam \FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_sign_max~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N35
dffeas \o_floating_result[24]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FPU_UNIT|MAN_PRE_SWAP_BY_MAN_UNIT|o_sign_max~0_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_floating_result[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_floating_result[24]~reg0 .is_wysiwyg = "true";
defparam \o_floating_result[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
