$date
	Sun Oct 23 08:37:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#463092
b111 !
1"
#463094
b111 &
b111 %
1$
#463095
0"
#463098
b10110 &
b10110 %
#463102
b1011 &
b1011 %
#463106
b100010 &
b100010 %
#463110
b10001 &
b10001 %
#463114
b110100 &
b110100 %
#463118
b11010 &
b11010 %
#463122
b1101 &
b1101 %
#463126
b101000 &
b101000 %
#463130
b10100 &
b10100 %
#463134
b1010 &
b1010 %
#463138
b101 &
b101 %
#463142
b10000 &
b10000 %
#463146
b1000 &
b1000 %
#463150
b100 &
b100 %
#463154
b10 &
b10 %
#463158
b1 &
1#
b1 %
#463162
b0 &
b0 %
0#
0$
#1475228
b110 !
1"
#1475230
b110 &
b110 %
1$
#1475231
0"
#1475234
b11 &
b11 %
#1475238
b1010 &
b1010 %
#1475242
b101 &
b101 %
#1475246
b10000 &
b10000 %
#1475250
b1000 &
b1000 %
#1475254
b100 &
b100 %
#1475258
b10 &
b10 %
#1475262
b1 &
1#
b1 %
#1475266
b0 &
b0 %
0#
0$
#2469891
b10000 !
1"
#2469894
b10000 &
b10000 %
1$
#2469895
0"
#2469898
b1000 &
b1000 %
#2469902
b100 &
b100 %
#2469906
b10 &
b10 %
#2469910
b1 &
1#
b1 %
#2469914
b0 &
b0 %
0#
0$
#4500012
