@phdthesis{Chen:2008:VHC:1559300,
 author = {Chen, Xiaofang},
 title = {Verification of Hierarchical Cache Coherence Protocols for Futuristic Processors},
 year = {2008},
 isbn = {978-0-549-73309-6},
 note = {AAI3322423},
 publisher = {University of Utah},
 address = {Salt Lake City, UT, USA},
} 

@inproceedings{Arvind-memory-model,
 author = {Arvind and Maessen, Jan-Willem},
 title = {Memory Model = Instruction Reordering + Store Atomicity},
 booktitle = {Proceedings of the 33rd Annual International Symposium on Computer Architecture},
 series = {ISCA '06},
 year = {2006},
 isbn = {0-7695-2608-X},
 pages = {29--40},
 numpages = {12},
 url = {http://dx.doi.org/10.1109/ISCA.2006.26},
 doi = {10.1109/ISCA.2006.26},
 acmid = {1136489},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
}

@inproceedings{myron,
 author = {King, Myron and Dave, Nirav and Arvind},
 title = {Automatic generation of hardware/software interfaces},
 booktitle = {Proceedings of the seventeenth international conference on Architectural Support for Programming Languages and Operating Systems},
 series = {ASPLOS XVII},
 year = {2012},
 isbn = {978-1-4503-0759-8},
 location = {London, England, UK},
 pages = {325--336},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/2150976.2151011},
 doi = {10.1145/2150976.2151011},
 acmid = {2151011},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {hardware/software codesign},
} 

@ARTICLE{carloni, 
author={Carloni, L.P. and McMillan, K.L. and Sangiovanni-Vincentelli, A.L.}, 
journal={Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on}, 
title={Theory of latency-insensitive design}, 
year={2001}, 
volume={20}, 
number={9}, 
pages={1059-1076}, 
keywords={digital integrated circuits;industrial property;integrated circuit design;protocols;telecommunication channels;communication channel;complex system;correct-by-construction methodology;data exchange;deep submicron technology;delay recovery;digital integrated circuit;formal method;functional module;intellectual property;latency-insensitive design;protocol;synchronous distributed system;Application specific integrated circuits;Assembly systems;Clocks;Communication channels;Delay estimation;Design methodology;Integrated circuit interconnections;Integrated circuit synthesis;Integrated circuit technology;Protocols}, 
doi={10.1109/43.945302}, 
ISSN={0278-0070},}

@INPROCEEDINGS{murali, 
author={Vijayaraghavan, M. and Arvind}, 
booktitle={Formal Methods and Models for Co-Design, 2009. MEMOCODE '09. 7th IEEE/ACM International Conference on}, 
title={Bounded Dataflow Networks and Latency-Insensitive circuits}, 
year={2009}, 
pages={171-180}, 
keywords={Artificial intelligence;Clocks;Computer networks;Computer science;Delay;Field programmable gate arrays;Registers;Sequential circuits;Timing;Wire}, 
doi={10.1109/MEMCOD.2009.5185393},}

@INPROCEEDINGS{cortadella, 
author={Krstic, S. and Cortadella, J. and Kishinevsky, M. and O'Leary, J.}, 
booktitle={Formal Methods in Computer Aided Design, 2006. FMCAD '06}, 
title={Synchronous Elastic Networks}, 
year={2006}, 
pages={19-30}, 
keywords={circuit theory;logic circuits;circuit compositionality;latency-insensitive systems;network behavioral properties;stream transformer level;synchronous circuits;synchronous elastic networks;Adders;Circuits;Communications technology;Control systems;Delay;Design methodology;Microarchitecture;Process design;Timing;Wires}, 
doi={10.1109/FMCAD.2006.32},}



@inproceedings{Dave:Modular,
  author    = {Nirav Dave and
               Man Cheuk Ng and
               Michael Pellauer and
               Arvind},
  title     = {A design flow based on modular refinement},
  booktitle = {MEMOCODE},
  year      = {2010},
  pages     = {11-20},
  ee        = {http://dx.doi.org/10.1109/MEMCOD.2010.5558626},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}



% ----------------------------------------------------
% Bluespec References 
% ----------------------------------------------------
@inproceedings{Zhu,
  author    = {Jianwen Zhu and
               Daniel Gajski},
  title     = {Soft Scheduling in High Level Synthesis},
  booktitle = {DAC},
  year      = {1999},
  pages     = {219-224},
  ee        = {http://doi.acm.org/10.1145/309847.309917},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@book{Chandy,
 author = {Chandy, K. Mani},
 title = {Parallel program design: a foundation},
 year = {1988},
 isbn = {0-201-05866-9},
 publisher = {Addison-Wesley Longman Publishing Co., Inc.},
 address = {Boston, MA, USA},
} 

@incollection{Berry,
 author = {Berry, G{\'e}rard and Hoare, C. A. R. and Hunt, W. A.},
 chapter = {Esterel on hardware},
 title = {Mechanized reasoning and hardware design},
 editor = {Hoare, C. A. R. and Gordon, M. J. C.},
 year = {1992},
 isbn = {0-13-572405-8},
 pages = {87--104},
 numpages = {18},
 url = {http://dl.acm.org/citation.cfm?id=166608.166637},
 acmid = {166637},
 publisher = {Prentice Hall International (UK) Ltd.},
 address = {Hertfordshire, UK, UK},
} 



@inproceedings{Edwards,
  added-at = {2002-09-03T00:00:00.000+0200},
  author = {Edwards, Stephen A.},
  biburl = {http://www.bibsonomy.org/bibtex/29eb1b5a696206d5ba535c7a172a8b065/dblp},
  booktitle = {IWLS},
  date = {2002-09-03},
  description = {dblp},
  interhash = {cd1758fab3646a9098cd3732d26d2f28},
  intrahash = {9eb1b5a696206d5ba535c7a172a8b065},
  keywords = {dblp},
  pages = {401-406},
  timestamp = {2002-09-03T00:00:00.000+0200},
  title = {High-Level Synthesis from the Synchronous Language Esterel.},
  url = {http://dblp.uni-trier.de/db/conf/iwls/iwls2002.html#Edwards02},
  year = 2002
}



% --------------
% PHD Theses
% --------------

@PHDTHESIS{Hoe:Thesis,
        AUTHOR = "James C. Hoe",
        TITLE = {{Operation-Centric Hardware Description and Synthesis}},
        SCHOOL = "MIT",
        YEAR = {2000},
        ADDRESS = {Cambridge,~MA}
}

@PHDTHESIS{Shen:Thesis,
        AUTHOR = "Xiaowei Shen",
        TITLE = {{Design and Verification of Adaptive Cache Coherence Protocols}},
        SCHOOL = "MIT",
        YEAR = {2000},
        ADDRESS = {Cambridge,~MA}
}

@PHDTHESIS{Rosenband:Thesis,
        AUTHOR = "Daniel L. Rosenband",
        TITLE = {{A Performance Driven Approach for Hardware Synthesis of Guarded Atomic Actions}},
        SCHOOL = "MIT",
        YEAR = {2005},
        ADDRESS = {Cambridge,~MA}
}

@PHDTHESIS{Karczmarek:Thesis,
        AUTHOR = "Michal Karczmarek",
        TITLE = {{Multi-cycle Synthesis from Bluespec Descriptions}},
        SCHOOL = "MIT",
        YEAR = {2011},
        ADDRESS = {Cambridge,~MA}
}


% --------------
% Masters Theses
% --------------

@MASTERSTHESIS{Lis:Thesis,
        AUTHOR = "Mieszko Lis",
        TITLE = {{Superscalar Processors via Automatic Microarchitecture Transformations}},
        SCHOOL = "MIT",
        MONTH = {May},
        YEAR = 2000,
        ADDRESS = {Cambridge,~MA}
}

@MASTERSTHESIS{Dave:MSThesis,
        AUTHOR = "Nirav Dave",
        TITLE = {{Designing a Processor in Bluespec }},
        SCHOOL = "MIT",
        MONTH = {Jan},
        YEAR = 2005,
        ADDRESS = {Cambridge,~MA}
}

@MASTERSTHESIS{Dave:MSThesisPutGet,
        AUTHOR = "Nirav Dave",
        TITLE = {{Designing a Processor in Bluespec }},
        SCHOOL = "MIT",
        MONTH = {Jan},
        YEAR = 2005,
        pages = {23},
        ADDRESS = {Cambridge,~MA}
}

@MASTERSTHESIS{ChunChieh:MSThesis,
        AUTHOR = "Chun-Chieh Lin",
        TITLE = {{ Implementation of H.264 Decoder in Bluespec System Verilog}},
        SCHOOL = "MIT",
        MONTH = {Feb},
        YEAR = 2007,
        ADDRESS = {Cambridge,~MA}
}



% --------------
% Conference Papers
% --------------

@inproceedings{Karczmarek,
  author    = {Michal Karczmarek and
               Arvind},
  title     = {Synthesis from multi-cycle atomic actions as a solution
               to the timing closure problem},
  booktitle = {ICCAD},
  year      = {2008},
  ee        = {http://doi.acm.org/10.1145/1509456.1509475},
}


@article{ArvindNikhil:ExecutingProgram,
 author = {Arvind and Rishiyur S. Nikhil},
 title = {Executing a Program on the MIT Tagged-Token Dataflow Architecture},
 journal = {IEEE Trans. Comput.},
 volume = {39},
 number = {3},
 year = {1990},
 issn = {0018-9340},
 pages = {300--318},
 doi = {http://dx.doi.org/10.1109/12.48862},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
 }

@article{HCAA:MonsoonPerformance,
    author = "James Hicks and Derek Chiou and Boon Seong Ang and Arvind",
    title = "Performance Studies of {Id} on the {Monsoon Dataflow System}",
    journal = "Journal of Parallel and Distributed Computing",
    volume = "18",
    number = "3",
    pages = "273--300",
    year = "1993",
    url = "citeseer.ist.psu.edu/hicks94performance.html" 
}


@INPROCEEDINGS{HoeArvind:TRSSynthesis1,
        AUTHOR = "James C. Hoe and Arvind",
        TITLE = {{Synthesis of Operation-Centric Hardware Descriptions}},
        BOOKTITLE = {{Proceedings of ICCAD'00}},
        PAGES = {511--518},
        YEAR = {2000},
        ADDRESS = {San Jose,~CA}
}

@INPROCEEDINGS{Dave:ROB,
        AUTHOR = "Nirav Dave",
        TITLE = {{Designing a Reorder Buffer in Bluespec}},
        BOOKTITLE = "Proceedings of MEMOCODE'04",
        YEAR = {2004},
        ADDRESS = {San Diego,~CA}
}

@INPROCEEDINGS{ArvindNikhilRosenbandDave:HighLevelSynthesis,
        AUTHOR = "Arvind and Rishiyur S. Nikhil and Daniel L. Rosenband and Nirav Dave",
        TITLE = {{High-level Synthesis: An Essential Ingredient for Designing Complex ASICs}},
        BOOKTITLE = "Proceedings of ICCAD'04",
        YEAR = {2004},
        ADDRESS = {San Jose,~CA}
}

@INPROCEEDINGS{ANRD:HighLevelSynthesis,
        AUTHOR = "Arvind and Rishiyur S. Nikhil and Daniel L. Rosenband and Nirav Dave",
        TITLE = {{High-level Synthesis: An Essential Ingredient for Designing Complex ASICs}},
        BOOKTITLE = "Proceedings of ICCAD'04",
        YEAR = {2004},
        ADDRESS = {San Jose,~CA}
}


@INPROCEEDINGS{ModularScheduling,
        AUTHOR = "Daniel L. Rosenband and Arvind",
        TITLE = {{Modular Scheduling of Guarded Atomic Actions}},
        BOOKTITLE = "Proceedings of DAC'04",
        YEAR = 2004,
        ADDRESS = {San Diego,~CA}
}

@INPROCEEDINGS{Rosenband:PerformanceGuarantees,
        AUTHOR = "Daniel L. Rosenband and Arvind",
        TITLE = {{Hardware Synthesis from Guarded Atomic Actions with Performance Specifications}},
        BOOKTITLE = "Proceedings of ICCAD'05",
        YEAR = 2005,
        ADDRESS = {San Jose,~CA}
}

@INPROCEEDINGS{ehrs,
        AUTHOR = "Daniel L. Rosenband",
        TITLE = {{The Ephemeral History Register: Flexible Scheduling for Rule-Based Designs}},
        BOOKTITLE = "Proceedings of MEMOCODE'04",
        YEAR = {2004},
        ADDRESS = {San Diego,~CA}
}


@INPROCEEDINGS{StoyShenArvind:Proofs,
        AUTHOR = "Joseph E. Stoy and Xiaowei Shen and Arvind",
        TITLE = {{Proofs of Correctness of Cache-Coherence Protocols}},
        BOOKTITLE = {{Proceedings of FME'01: Formal Methods for Increasing Software Productivity}},
        YEAR = {2001},
        PAGES = {47--71},
        PUBLISHER = {Springer-Verlag},
        ADDRESS = {London,~UK}
}

@InProceedings{DNA:CoherenceImplementation,
  author = {Nirav Dave and Man Cheuk Ng and Arvind},
  title =  {{Automatic Synthesis of Cache-Coherence Protocol Processors Using Bluespec}},
  booktitle = {Proceedings of Formal Methods and Models for Codesign (MEMOCODE)},
  year = {2005},
  ADDRESS = {Verona,~Italy}
}

@inproceedings{Bluespec:MCD,
 author = {Ed Czeck and Ravi Nanavati and Joe Stoy},
 title = {{Reliable Design with Multiple Clock Domains}},
 booktitle = {Proceedings of Formal Methods and Models for Codesign (MEMOCODE)},
 year = {2006}
 }
 
@InProceedings{Nirav,
  author = {Nirav Dave and Michael Pellauer and Steve Gerding and Arvind},
  title =  {{802.11a Transmitter: A Case Study in Microarchitectural Exploration}},
  booktitle = {Proceedings of Formal Methods and Models for Codesign (MEMOCODE)},
  year = {2006},
  ADDRESS = {Napa,~CA}
}

@INPROCEEDINGS{Dave:Scheduling,
        AUTHOR = "Nirav Dave and Arvind and Michael Pellauer",
        TITLE = {{Scheduling as Rule Composition}},
        BOOKTITLE = "Proceedings of Formal Methods and Models for Codesign (MEMOCODE)",
        YEAR = {2007},
        ADDRESS = {Nice,~France}
}

@INPROCEEDINGS{Ng:OFDM,
        AUTHOR = "Man Cheuk Ng and Muralidaran Vijayaraghavan and Gopal Raghavan and Nirav Dave and Jamey Hicks and Arvind",
        TITLE = {{From WiFI to WiMAX: Techniques for IP Reuse Across Different OFDM Protocols}},
        BOOKTITLE = "Proceedings of Formal Methods and Models for Codesign (MEMOCODE)",
        YEAR = {2007},
        ADDRESS = {Nice,~France}
}[?].


@INPROCEEDINGS{NordinHoe:SynchronousExtensions,
        AUTHOR = "Grace Nordin and James C. Hoe",
        TITLE = {{Synchronous Extensions to Operation-Centric Hardware Description Languages}},
        BOOKTITLE = "Proceedings of MEMOCODE'04",
        YEAR = 2004,
        ADDRESS = {San Diego,~CA}
}

@inproceedings{Shen:CRF,
 author = {Xiaowei Shen and Arvind and Larry Rudolph},
 title = {Commit-reconcile \& fences (CRF): a new memory model for architects and compiler writers},
 booktitle = {Proceedings of the 26th annual international symposium on Computer architecture},
 year = {1999},
 isbn = {0-7695-0170-2},
 pages = {150--161},
 location = {Atlanta, Georgia, United States},
 doi = {http://doi.acm.org/10.1145/300979.300992},
 publisher = {IEEE Computer Society},
 }


% --------------
% Journal Articles
% --------------

@ARTICLE{Hoe:TCAD,
        AUTHOR = "James C. Hoe and Arvind",
        TITLE = {{Operation-Centric Hardware Description and Synthesis}},
        JOURNAL = {{IEEE TRANSACTIONS on Computer-Aided Design of Integrated Circuits and Systems}},
        VOLUME = {23},
        NUMBER = {9},
        MONTH = {September},
        YEAR = {2004}
}

@ARTICLE{ArvindShen:TRS_Processors,
        AUTHOR = "Arvind and Xiaowei Shen",
        TITLE = {{Using Term Rewriting Systems to Design and Verify Processors}},
        JOURNAL = {{IEEE Micro}},
        VOLUME = {19},
        NUMBER = {3},
        PAGES = {36--46},
        MONTH = May,
        YEAR = {1999}
}

% --------------
% Patents
% --------------

@MISC{ArvindHoe:Patent,
        AUTHOR = "Arvind and James C. Hoe",
        TITLE = {{Digital Circuit Synthesis System}},
        MONTH = {July},
        HOWPUBLISHED = {{United States Patent US 6,597,664 B1}},
        YEAR = {2003}
}

@MISC{Esposito:Patent,
        AUTHOR = {Thomas Esposito and Mieszko Lis and Ravi Nanavati and Joseph Stoy and Jacob Schwartz},
        TITLE = {System and Method for Scheduling {TRS} Rules},
        MONTH = {February},
        HOWPUBLISHED = {{United States Patent US 133051-0001}},
        YEAR = {2005}
}


% -------------
% Other
% -------------

@misc{BSV:LangRef,
    title = "{Bluespec Language definition}",
    author = "Lennart Augustsson and Jacob Schwarz and Rishiyur S. Nikhil",
    year = 2001,
    pages = "95",
    note = "Sandburst Corp."
}

@MISC{Interra:QoR,
        AUTHOR = {{Interra Systems}},
        TITLE = {{Bluespec Testing Results: Comparing RTL Tool Output to Hand-designed RTL}},
        HOWPUBLISHED = {{\texttt{http://www.bluespec.com/images/pdfs/InterraReport042604.pdf}}},
        MONTH = {April},
        YEAR = {2004}
}

@MISC{Bluespec:www,
        AUTHOR = {{Bluespec Inc.}},
        HOWPUBLISHED = {{\texttt{http://www.bluespec.com}}},
}

@MANUAL{Bluespec:TFRG,
        TITLE = "Bluespec SystemVerilog Version~3.8 Reference Guide",
        ORGANIZATION = "Bluespec,~Inc.",
        ADDRESS = {Waltham,~MA},
        MONTH = "November",
        YEAR = {2004}
}

@UNPUBLISHED{EckerEsenSteiniLis:BSV_Eval,
        AUTHOR = {Volkan Esen and Thomas Steininger and Wolfgang Ecker and Mieszko Lis},
        TITLE = {{A Case Study in Rule-based Synthesis for IP Reuse}},
        NOTE = {Unpublished},
        MONTH = {November},
        YEAR = {2004}
}



% ----------------------------------------------------
% Other Useful References
% ----------------------------------------------------

@INPROCEEDINGS{Haskell:STM,
 AUTHOR = {Tim Harris and Simon Marlow and Simon Peyton-Jones and Maurice Herlihy},
 TITLE = {Composable Memory Transactions},
 BOOKTITLE = {PPoPP '05: Proceedings of the tenth ACM SIGPLAN symposium on Principles and practice of parallel programming},
 YEAR = {2005}
 }

@article{Dijkstra:GuardedCommands,
 author = {Edsger W. Dijkstra},
 title = {{Guarded Commands, Nondeterminacy and Formal Derivation of Programs}},
 journal = {Commun. ACM},
 volume = {18},
 number = {8},
 year = {1975},
 issn = {0001-0782},
 pages = {453--457},
 doi = {http://doi.acm.org/10.1145/360933.360975},
 publisher = {ACM Press},
 address = {New York, NY, USA},
 }

@book{ChandyMisra:Book,
    AUTHOR = "Chandy, K. Mani and Jayadev Misra",
    TITLE = "Parallel Program Design: A Foundation",
    PUBLISHER = {Addison-Wesley},
    ADDRESS = {Reading, Massachusetts},
    YEAR = {1988}
    }

@MANUAL{SystemVerilog:LRM,
        TITLE = "SystemVerilog 3.1a Language Reference Manual",
        ORGANIZATION = "Accelera Organization,~Inc.",
        ADDRESS = {Napa,~CA},
        MONTH = "May",
        YEAR = {2004}
}

@article{Hoare:CSP,
 author = {C. A. R. Hoare},
 title = {Communicating sequential processes},
 journal = {Commun. ACM},
 volume = {21},
 number = {8},
 year = {1978},
 issn = {0001-0782},
 pages = {666--677},
 doi = {http://doi.acm.org/10.1145/359576.359585},
 publisher = {ACM Press},
 address = {New York, NY, USA},
 }

@INPROCEEDINGS{ SystemC,
    AUTHOR = "S. Y. Liao",
    TITLE = "Towards a New Standard for System Level Design",
    PAGES = "2--7",
    BOOKTITLE = {{Proceedings of the Eighth International Workshop on Hardware/Software Codesign}},
    MONTH={May},
    YEAR={2000},
    ADDRESS= {San Diego, ~CA}
}

% ----------------------------------------------------
% Paper Specific References
% ----------------------------------------------------    

@inproceedings{haskellSTM,
 author = {Tim Harris and Simon Marlow and Simon Peyton-Jones and Maurice Herlihy},
 title = {Composable memory transactions},
 booktitle = {PPoPP '05: Proceedings of the tenth ACM SIGPLAN symposium on Principles and practice of parallel programming},
 year = {2005},
 isbn = {1-59593-080-9},
 pages = {48--60},
 location = {Chicago, IL, USA},
 doi = {http://doi.acm.org/10.1145/1065944.1065952},
 publisher = {ACM},
 address = {New York, NY, USA},
 }

@inproceedings{herlihy93transactional,
    author = "M. Herlihy and J. E. B. Moss",
    title = "Transactional Memory: {Architectural} Support For Lock-Free Data Structures",
    booktitle = "Proceedings of {theTwentiethAnnual} International Symposium on Computer Architecture",
    year = "1993",
    url = "citeseer.ist.psu.edu/herlihy93transactional.html" }

@InProceedings{thies:cc:2002,
  author = "William Thies and Michal Karczmarek and Saman Amarasinghe",
  title = "StreamIt:  A Language for Streaming Applications",
  url = "http://cag.lcs.mit.edu/commit/papers/02/streamit-cc.pdf",
 month = Apr,
  year = 2002,
  title = "International Conference on Compiler Construction",
  booktitle = "International Conference on Compiler Construction",
  address = "Grenoble, France"}

@article{occam:programming,
 author = {A. W. Roscoe and C. A. R. Hoare},
 title = {The laws of Occam programming},
 journal = {Theor. Comput. Sci.},
 volume = {60},
 number = {2},
 year = {1988},
 issn = {0304-3975},
 pages = {177--229},
 doi = {http://dx.doi.org/10.1016/0304-3975(88)90049-7},
 publisher = {Elsevier Science Publishers Ltd.},
 address = {Essex, UK},
 }

@inproceedings{Singh:2007:MCB:1444445.1444738,
 author = {Singh, Gaurav and Shukla, Sandeep K.},
 title = {Model Checking Bluespec Specified Hardware Designs},
 booktitle = {Proceedings of the 2007 Eighth International Workshop on Microprocessor Test and Verification},
 year = {2007},
 isbn = {978-0-7695-3241-7},
 pages = {39--43},
 numpages = {5},
 url = {http://portal.acm.org/citation.cfm?id=1444445.1444738},
 doi = {10.1109/MTV.2007.9},
 acmid = {1444738},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
 keywords = {High-Level Synthesis, Bluespec System Verilog(BSV), Model Checking, Spin},
} 

@inproceedings{ganesh_2007_01,
author    = {Vijay Ganesh and David L. Dill},
title     = {{A Decision Procedure for Bit-Vectors and Arrays}},
booktitle = {19th International Conference on Computer Aided Verification (CAV-07)}, 
volume    = {4590},
year      = {2007},
pages     = {519-531},
}

@book{DBLP:books/mk/PattersonH97,
  author    = {David A. Patterson and
               John L. Hennessy},
  title     = {Computer Organization {\&} Design: The Hardware/Software
               Interface, Second Edition},
  publisher = {Morgan Kaufmann},
  year      = {1997},
  isbn      = {1-55860-428-6},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}



@book{DBLP:books/mk/HennessyP96,
  author    = {John L. Hennessy and
               David A. Patterson},
  title     = {Computer Architecture: A Quantitative Approach, 2nd Edition},
  publisher = {Morgan Kaufmann},
  year      = {1996},
  isbn      = {1-55860-329-8},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@inproceedings{Singh:Lava2004,
 author = {Singh, Satnam},
 title = {Designing Reconfigurable Systems in Lava},
 booktitle = {Proceedings of the 17th International Conference on VLSI Design},
 series = {VLSID '04},
 year = {2004},
 pages = {299--},
 acmid = {963371},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
} 

@article {currying,
   author = {Strachey, Christopher},
   title = {Fundamental Concepts in Programming Languages},
   journal = {Higher-Order and Symbolic Computation},
   issn = {1388-3690},
   keyword = {Computer Science},
   pages = {8},
   volume = {13},
   issue = {1},
   year = {2000}
}
