// Seed: 3465842333
`timescale 1ps / 1 ps
module module_0 (
    output logic id_0,
    input id_1,
    input id_2
);
  integer id_3 = (1);
  logic   id_4;
endmodule
