#-----------------------------------------------------------
# Vivado v2025.1.1 (64-bit)
# SW Build 6233196 on Thu Sep 11 21:27:11 MDT 2025
# IP Build 6232796 on Fri Sep 12 01:46:16 MDT 2025
# SharedData Build 6233195 on Thu Sep 11 17:56:43 MDT 2025
# Start of session at: Tue Feb 17 02:31:04 2026
# Process ID         : 154926
# Current directory  : /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.runs/impl_1
# Command line       : vivado -log bd_0_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace
# Log file           : /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper.vdi
# Journal file       : /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.runs/impl_1/vivado.jou
# Running On         : ece-linlabsrv01
# Platform           : RedHatEnterprise
# Operating System   : Red Hat Enterprise Linux release 8.10 (Ootpa)
# Processor Detail   : Intel(R) Xeon(R) Gold 5117 CPU @ 2.00GHz
# CPU Frequency      : 2800.000 MHz
# CPU Physical cores : 56
# CPU Logical cores  : 112
# Host memory        : 201166 MB
# Swap memory        : 68719 MB
# Total Virtual      : 269885 MB
# Available Virtual  : 65794 MB
#-----------------------------------------------------------
source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 43673
Command: open_checkpoint /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1739.895 ; gain = 0.000 ; free physical = 54215 ; free virtual = 61372
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2769.984 ; gain = 0.000 ; free physical = 52085 ; free virtual = 58925
INFO: [Netlist 29-17] Analyzing 78 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2769.984 ; gain = 0.000 ; free physical = 51818 ; free virtual = 58604
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3383.926 ; gain = 0.000 ; free physical = 48944 ; free virtual = 55302
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 4 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2025.1.1 (64-bit) build 6233196
open_checkpoint: Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 3383.961 ; gain = 1644.066 ; free physical = 48924 ; free virtual = 55280
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/2025.1.1/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3560.402 ; gain = 173.508 ; free physical = 48661 ; free virtual = 54992

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 14790b25a

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.95 . Memory (MB): peak = 3560.402 ; gain = 0.000 ; free physical = 48743 ; free virtual = 54964

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 14790b25a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3813.215 ; gain = 0.000 ; free physical = 48430 ; free virtual = 54224

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 14790b25a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3813.215 ; gain = 0.000 ; free physical = 48429 ; free virtual = 54224
Phase 1 Initialization | Checksum: 14790b25a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3813.215 ; gain = 0.000 ; free physical = 48429 ; free virtual = 54224

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 14790b25a

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3813.215 ; gain = 0.000 ; free physical = 48408 ; free virtual = 54203

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 14790b25a

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3813.215 ; gain = 0.000 ; free physical = 48408 ; free virtual = 54202
Phase 2 Timer Update And Timing Data Collection | Checksum: 14790b25a

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3813.215 ; gain = 0.000 ; free physical = 48408 ; free virtual = 54203

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1c534efef

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3813.215 ; gain = 0.000 ; free physical = 48400 ; free virtual = 54195
Retarget | Checksum: 1c534efef
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1beeb2032

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3813.215 ; gain = 0.000 ; free physical = 48397 ; free virtual = 54192
Constant propagation | Checksum: 1beeb2032
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3813.215 ; gain = 0.000 ; free physical = 48387 ; free virtual = 54182
Phase 5 Sweep | Checksum: 1cf0137af

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3813.215 ; gain = 0.000 ; free physical = 48384 ; free virtual = 54179
Sweep | Checksum: 1cf0137af
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 1cf0137af

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3845.230 ; gain = 32.016 ; free physical = 48380 ; free virtual = 54175
BUFG optimization | Checksum: 1cf0137af
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1cf0137af

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3845.230 ; gain = 32.016 ; free physical = 48379 ; free virtual = 54173
Shift Register Optimization | Checksum: 1cf0137af
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1cf0137af

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3845.230 ; gain = 32.016 ; free physical = 48384 ; free virtual = 54173
Post Processing Netlist | Checksum: 1cf0137af
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: fb961967

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3869.242 ; gain = 56.027 ; free physical = 48432 ; free virtual = 54159

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3869.242 ; gain = 0.000 ; free physical = 48431 ; free virtual = 54158
Phase 9.2 Verifying Netlist Connectivity | Checksum: fb961967

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3869.242 ; gain = 56.027 ; free physical = 48431 ; free virtual = 54158
Phase 9 Finalization | Checksum: fb961967

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3869.242 ; gain = 56.027 ; free physical = 48431 ; free virtual = 54158
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: fb961967

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3869.242 ; gain = 56.027 ; free physical = 48430 ; free virtual = 54157

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 90 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 88 newly gated: 0 Total Ports: 180
Ending PowerOpt Patch Enables Task | Checksum: eaf13777

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.74 . Memory (MB): peak = 4265.629 ; gain = 0.000 ; free physical = 47254 ; free virtual = 53086
Ending Power Optimization Task | Checksum: eaf13777

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 4265.629 ; gain = 396.387 ; free physical = 47249 ; free virtual = 53081

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: eaf13777

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4265.629 ; gain = 0.000 ; free physical = 47248 ; free virtual = 53080

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4265.629 ; gain = 0.000 ; free physical = 47246 ; free virtual = 53078
Ending Netlist Obfuscation Task | Checksum: ab2c22f8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4265.629 ; gain = 0.000 ; free physical = 47246 ; free virtual = 53078
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 4265.629 ; gain = 878.734 ; free physical = 47245 ; free virtual = 53078
INFO: [Vivado 12-24828] Executing command : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4265.629 ; gain = 0.000 ; free physical = 46880 ; free virtual = 52718
INFO: [Common 17-1381] The checkpoint '/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4265.629 ; gain = 0.000 ; free physical = 46481 ; free virtual = 52330
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 3f8adc16

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4265.629 ; gain = 0.000 ; free physical = 46481 ; free virtual = 52329
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4265.629 ; gain = 0.000 ; free physical = 46480 ; free virtual = 52329

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d8fe7c55

Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 4777.684 ; gain = 512.055 ; free physical = 43006 ; free virtual = 48877

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1362e7a44

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 4809.699 ; gain = 544.070 ; free physical = 42728 ; free virtual = 48611

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1362e7a44

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 4809.699 ; gain = 544.070 ; free physical = 42728 ; free virtual = 48610
Phase 1 Placer Initialization | Checksum: 1362e7a44

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 4809.699 ; gain = 544.070 ; free physical = 42727 ; free virtual = 48609

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: fe8ffad3

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 4809.699 ; gain = 544.070 ; free physical = 42619 ; free virtual = 48506

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3164] Check ILP status : ILP-based clock placer is skipped.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: fe8ffad3

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 4809.699 ; gain = 544.070 ; free physical = 42615 ; free virtual = 48503

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 1523e85f3

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 4809.699 ; gain = 544.070 ; free physical = 42605 ; free virtual = 48493

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 1523e85f3

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 4960.684 ; gain = 695.055 ; free physical = 41560 ; free virtual = 47777

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 2c2e36bbe

Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 4960.684 ; gain = 695.055 ; free physical = 41487 ; free virtual = 47705

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 1e38cf7df

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 4992.699 ; gain = 727.070 ; free physical = 41439 ; free virtual = 47656

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 1e38cf7df

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 4992.699 ; gain = 727.070 ; free physical = 41437 ; free virtual = 47655
Phase 2.1.1 Partition Driven Placement | Checksum: 1e38cf7df

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 4992.699 ; gain = 727.070 ; free physical = 41435 ; free virtual = 47653
Phase 2.1 Floorplanning | Checksum: 1f8a5e2d2

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 4992.699 ; gain = 727.070 ; free physical = 41424 ; free virtual = 47641

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1f8a5e2d2

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 4992.699 ; gain = 727.070 ; free physical = 41423 ; free virtual = 47640

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1f8a5e2d2

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 4992.699 ; gain = 727.070 ; free physical = 41421 ; free virtual = 47638

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 150defc47

Time (s): cpu = 00:01:20 ; elapsed = 00:00:40 . Memory (MB): peak = 5014.699 ; gain = 749.070 ; free physical = 40140 ; free virtual = 46360

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 150defc47

Time (s): cpu = 00:01:20 ; elapsed = 00:00:40 . Memory (MB): peak = 5014.699 ; gain = 749.070 ; free physical = 40123 ; free virtual = 46343

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 234 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 99 nets or LUTs. Breaked 0 LUT, combined 99 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-670] No setup violation found.  Equivalent Driver Rewiring was not performed.
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5014.699 ; gain = 0.000 ; free physical = 40017 ; free virtual = 46238

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             99  |                    99  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             99  |                    99  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: b5575f36

Time (s): cpu = 00:01:22 ; elapsed = 00:00:42 . Memory (MB): peak = 5014.699 ; gain = 749.070 ; free physical = 39896 ; free virtual = 46118
Phase 2.5 Global Place Phase2 | Checksum: 1a9d552a2

Time (s): cpu = 00:01:38 ; elapsed = 00:00:46 . Memory (MB): peak = 5014.699 ; gain = 749.070 ; free physical = 39050 ; free virtual = 45304
Phase 2 Global Placement | Checksum: 1a9d552a2

Time (s): cpu = 00:01:38 ; elapsed = 00:00:46 . Memory (MB): peak = 5014.699 ; gain = 749.070 ; free physical = 39048 ; free virtual = 45302

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 175788006

Time (s): cpu = 00:01:52 ; elapsed = 00:00:50 . Memory (MB): peak = 5014.699 ; gain = 749.070 ; free physical = 38482 ; free virtual = 44737

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 20d759303

Time (s): cpu = 00:01:54 ; elapsed = 00:00:51 . Memory (MB): peak = 5014.699 ; gain = 749.070 ; free physical = 38459 ; free virtual = 44714

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1af52bf58

Time (s): cpu = 00:02:08 ; elapsed = 00:00:55 . Memory (MB): peak = 5014.699 ; gain = 749.070 ; free physical = 37549 ; free virtual = 43807

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 1b8f24758

Time (s): cpu = 00:02:08 ; elapsed = 00:00:55 . Memory (MB): peak = 5014.699 ; gain = 749.070 ; free physical = 37519 ; free virtual = 43777
Phase 3.3.2 Slice Area Swap | Checksum: 1b8f24758

Time (s): cpu = 00:02:09 ; elapsed = 00:00:55 . Memory (MB): peak = 5014.699 ; gain = 749.070 ; free physical = 37513 ; free virtual = 43771
Phase 3.3 Small Shape DP | Checksum: 166f17403

Time (s): cpu = 00:02:09 ; elapsed = 00:00:55 . Memory (MB): peak = 5014.699 ; gain = 749.070 ; free physical = 37484 ; free virtual = 43742

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 11ae4a016

Time (s): cpu = 00:02:09 ; elapsed = 00:00:55 . Memory (MB): peak = 5014.699 ; gain = 749.070 ; free physical = 37460 ; free virtual = 43719

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1be177685

Time (s): cpu = 00:02:09 ; elapsed = 00:00:55 . Memory (MB): peak = 5014.699 ; gain = 749.070 ; free physical = 37456 ; free virtual = 43715
Phase 3 Detail Placement | Checksum: 1be177685

Time (s): cpu = 00:02:10 ; elapsed = 00:00:55 . Memory (MB): peak = 5014.699 ; gain = 749.070 ; free physical = 37454 ; free virtual = 43713

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a648d71c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.154 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1866c4a0f

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5014.699 ; gain = 0.000 ; free physical = 36711 ; free virtual = 42970
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1a292d61c

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.09 . Memory (MB): peak = 5014.699 ; gain = 0.000 ; free physical = 36706 ; free virtual = 42965
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a648d71c

Time (s): cpu = 00:02:28 ; elapsed = 00:01:01 . Memory (MB): peak = 5014.699 ; gain = 749.070 ; free physical = 36704 ; free virtual = 42963

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.154. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 193061e5b

Time (s): cpu = 00:02:28 ; elapsed = 00:01:01 . Memory (MB): peak = 5014.699 ; gain = 749.070 ; free physical = 36700 ; free virtual = 42959

Time (s): cpu = 00:02:28 ; elapsed = 00:01:01 . Memory (MB): peak = 5014.699 ; gain = 749.070 ; free physical = 36700 ; free virtual = 42959
Phase 4.1 Post Commit Optimization | Checksum: 193061e5b

Time (s): cpu = 00:02:28 ; elapsed = 00:01:01 . Memory (MB): peak = 5014.699 ; gain = 749.070 ; free physical = 36698 ; free virtual = 42957

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 193061e5b

Time (s): cpu = 00:02:45 ; elapsed = 00:01:07 . Memory (MB): peak = 5043.684 ; gain = 778.055 ; free physical = 35708 ; free virtual = 42319

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 193061e5b

Time (s): cpu = 00:02:45 ; elapsed = 00:01:07 . Memory (MB): peak = 5043.684 ; gain = 778.055 ; free physical = 35704 ; free virtual = 42315
Phase 4.3 Placer Reporting | Checksum: 193061e5b

Time (s): cpu = 00:02:45 ; elapsed = 00:01:07 . Memory (MB): peak = 5043.684 ; gain = 778.055 ; free physical = 35702 ; free virtual = 42312

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5043.684 ; gain = 0.000 ; free physical = 35700 ; free virtual = 42311

Time (s): cpu = 00:02:45 ; elapsed = 00:01:07 . Memory (MB): peak = 5043.684 ; gain = 778.055 ; free physical = 35700 ; free virtual = 42311
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19b4a4acd

Time (s): cpu = 00:02:45 ; elapsed = 00:01:07 . Memory (MB): peak = 5043.684 ; gain = 778.055 ; free physical = 35697 ; free virtual = 42308
Ending Placer Task | Checksum: 13f35bbac

Time (s): cpu = 00:02:45 ; elapsed = 00:01:07 . Memory (MB): peak = 5043.684 ; gain = 778.055 ; free physical = 35694 ; free virtual = 42305
76 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:53 ; elapsed = 00:01:09 . Memory (MB): peak = 5043.684 ; gain = 778.055 ; free physical = 35690 ; free virtual = 42301
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.26 . Memory (MB): peak = 5043.684 ; gain = 0.000 ; free physical = 35662 ; free virtual = 42274
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.62 . Memory (MB): peak = 5043.684 ; gain = 0.000 ; free physical = 35598 ; free virtual = 42210
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5043.684 ; gain = 0.000 ; free physical = 35581 ; free virtual = 42193
Wrote PlaceDB: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.3 . Memory (MB): peak = 5043.684 ; gain = 0.000 ; free physical = 35523 ; free virtual = 42139
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5043.684 ; gain = 0.000 ; free physical = 35523 ; free virtual = 42139
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.19 . Memory (MB): peak = 5043.684 ; gain = 0.000 ; free physical = 35502 ; free virtual = 42120
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5043.684 ; gain = 0.000 ; free physical = 35501 ; free virtual = 42119
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5043.684 ; gain = 0.000 ; free physical = 35480 ; free virtual = 42101
Write Physdb Complete: Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.58 . Memory (MB): peak = 5043.684 ; gain = 0.000 ; free physical = 35472 ; free virtual = 42093
INFO: [Common 17-1381] The checkpoint '/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'

Starting Initial Update Timing Task
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.96 . Memory (MB): peak = 5043.684 ; gain = 0.000 ; free physical = 35282 ; free virtual = 41897
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 4.154 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 5043.684 ; gain = 0.000 ; free physical = 35281 ; free virtual = 41896
Wrote PlaceDB: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.32 . Memory (MB): peak = 5043.684 ; gain = 0.000 ; free physical = 35184 ; free virtual = 41803
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5043.684 ; gain = 0.000 ; free physical = 35184 ; free virtual = 41803
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 5043.684 ; gain = 0.000 ; free physical = 35174 ; free virtual = 41795
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5043.684 ; gain = 0.000 ; free physical = 35173 ; free virtual = 41793
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.07 . Memory (MB): peak = 5043.684 ; gain = 0.000 ; free physical = 35161 ; free virtual = 41784
Write Physdb Complete: Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.48 . Memory (MB): peak = 5043.684 ; gain = 0.000 ; free physical = 35284 ; free virtual = 41908
INFO: [Common 17-1381] The checkpoint '/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 6beb5c31 ConstDB: 0 ShapeSum: b3b7e7bd RouteDB: 1f9277be
Nodegraph reading from file.  Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.75 . Memory (MB): peak = 5043.684 ; gain = 0.000 ; free physical = 35077 ; free virtual = 41697
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "A_in_q0[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_in_q0[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_in_q0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_in_q0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_ctrl_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_ctrl_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_in_q0[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_in_q0[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_in_q0[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_in_q0[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_in_q0[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_in_q0[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_in_q0[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_in_q0[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_in_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_in_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_in_q0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_in_q0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_in_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_in_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_in_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_in_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_in_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_in_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_in_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_in_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_in_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_in_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_in_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_in_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_in_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_in_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_in_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_in_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_in_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_in_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_in_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_in_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_in_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_in_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_in_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_in_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_in_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_in_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_in_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_in_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_in_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_in_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_in_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_in_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Post Restoration Checksum: NetGraph: 9871fe1e | NumContArr: a73d60b5 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2c501540d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5043.684 ; gain = 0.000 ; free physical = 34603 ; free virtual = 41239

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2c501540d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5043.684 ; gain = 0.000 ; free physical = 34601 ; free virtual = 41238

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2c501540d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5043.684 ; gain = 0.000 ; free physical = 34601 ; free virtual = 41237

Phase 2.3 Global Clock Net Routing
Phase 2.3 Global Clock Net Routing | Checksum: 2c501540d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 5043.684 ; gain = 0.000 ; free physical = 34561 ; free virtual = 41198

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2df87a2fa

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 5043.684 ; gain = 0.000 ; free physical = 34535 ; free virtual = 41172
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.236  | TNS=0.000  | WHS=0.018  | THS=0.000  |


Phase 2.5 Soft Constraint Pins - Fast Budgeting
Phase 2.5 Soft Constraint Pins - Fast Budgeting | Checksum: 252fe4b57

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 5043.684 ; gain = 0.000 ; free physical = 34570 ; free virtual = 41218

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3606
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3085
  Number of Partially Routed Nets     = 521
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 252fe4b57

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 5043.684 ; gain = 0.000 ; free physical = 34510 ; free virtual = 41159

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 252fe4b57

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 5043.684 ; gain = 0.000 ; free physical = 34504 ; free virtual = 41152

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2100aecb8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 5043.684 ; gain = 0.000 ; free physical = 34440 ; free virtual = 41090
Phase 4 Initial Routing | Checksum: 2d24f420b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 5043.684 ; gain = 0.000 ; free physical = 34431 ; free virtual = 41081

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 219
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.611  | TNS=0.000  | WHS=0.047  | THS=0.000  |

Phase 5.1 Global Iteration 0 | Checksum: 22835229b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 5043.684 ; gain = 0.000 ; free physical = 34037 ; free virtual = 40705

Phase 5.2 Additional Iteration for Hold
Phase 5.2 Additional Iteration for Hold | Checksum: 2cb661c5b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 5043.684 ; gain = 0.000 ; free physical = 34034 ; free virtual = 40702
Phase 5 Rip-up And Reroute | Checksum: 2cb661c5b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 5043.684 ; gain = 0.000 ; free physical = 34033 ; free virtual = 40702

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 2cb661c5b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 5043.684 ; gain = 0.000 ; free physical = 34032 ; free virtual = 40700

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2cb661c5b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 5043.684 ; gain = 0.000 ; free physical = 34034 ; free virtual = 40702
Phase 6 Delay and Skew Optimization | Checksum: 2cb661c5b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 5043.684 ; gain = 0.000 ; free physical = 34033 ; free virtual = 40701

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.611  | TNS=0.000  | WHS=0.047  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2cb22c9bd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 5043.684 ; gain = 0.000 ; free physical = 33996 ; free virtual = 40681
Phase 7 Post Hold Fix | Checksum: 2cb22c9bd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 5043.684 ; gain = 0.000 ; free physical = 33995 ; free virtual = 40681

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.63374 %
  Global Horizontal Routing Utilization  = 1.09831 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2cb22c9bd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 5043.684 ; gain = 0.000 ; free physical = 33986 ; free virtual = 40676

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2cb22c9bd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 5043.684 ; gain = 0.000 ; free physical = 33985 ; free virtual = 40676

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2cb22c9bd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 5043.684 ; gain = 0.000 ; free physical = 33946 ; free virtual = 40645

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 2cb22c9bd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 5043.684 ; gain = 0.000 ; free physical = 33942 ; free virtual = 40642

Phase 12 Post Process Routing
Phase 12 Post Process Routing | Checksum: 2cb22c9bd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 5043.684 ; gain = 0.000 ; free physical = 33933 ; free virtual = 40635

Phase 13 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.611  | TNS=0.000  | WHS=0.047  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 13 Post Router Timing | Checksum: 2cb22c9bd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 5043.684 ; gain = 0.000 ; free physical = 33930 ; free virtual = 40632
Total Elapsed time in route_design: 9.02 secs

Phase 14 Post-Route Event Processing
Phase 14 Post-Route Event Processing | Checksum: 163e0b0df

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 5043.684 ; gain = 0.000 ; free physical = 33918 ; free virtual = 40622
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 163e0b0df

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 5043.684 ; gain = 0.000 ; free physical = 33910 ; free virtual = 40616

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 5043.684 ; gain = 0.000 ; free physical = 33891 ; free virtual = 40599
INFO: [Vivado 12-24828] Executing command : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
118 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 5091.707 ; gain = 48.023 ; free physical = 32028 ; free virtual = 38956
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 5091.707 ; gain = 48.023 ; free physical = 31680 ; free virtual = 38608
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 5091.707 ; gain = 0.000 ; free physical = 31669 ; free virtual = 38597
Wrote PlaceDB: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.3 . Memory (MB): peak = 5091.707 ; gain = 0.000 ; free physical = 31633 ; free virtual = 38567
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5091.707 ; gain = 0.000 ; free physical = 31633 ; free virtual = 38566
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.19 . Memory (MB): peak = 5091.707 ; gain = 0.000 ; free physical = 31747 ; free virtual = 38681
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5091.707 ; gain = 0.000 ; free physical = 31733 ; free virtual = 38668
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5091.707 ; gain = 0.000 ; free physical = 31723 ; free virtual = 38660
Write Physdb Complete: Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.56 . Memory (MB): peak = 5091.707 ; gain = 0.000 ; free physical = 31722 ; free virtual = 38659
INFO: [Common 17-1381] The checkpoint '/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Feb 17 02:33:46 2026...
