
TP_Bus_et_Reseaux.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a174  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005ac  0800a348  0800a348  0001a348  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a8f4  0800a8f4  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800a8f4  0800a8f4  0001a8f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a8fc  0800a8fc  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a8fc  0800a8fc  0001a8fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a900  0800a900  0001a900  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800a904  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002ac  200001e4  0800aae8  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000490  0800aae8  00020490  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000ee3b  00000000  00000000  00020257  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000024dc  00000000  00000000  0002f092  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c80  00000000  00000000  00031570  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000009b3  00000000  00000000  000321f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002353f  00000000  00000000  00032ba3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000116e1  00000000  00000000  000560e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cf578  00000000  00000000  000677c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004a68  00000000  00000000  00136d3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  0013b7a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e4 	.word	0x200001e4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800a32c 	.word	0x0800a32c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e8 	.word	0x200001e8
 800020c:	0800a32c 	.word	0x0800a32c

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr
	...

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <strlen>:
 80002d0:	4603      	mov	r3, r0
 80002d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	d1fb      	bne.n	80002d2 <strlen+0x2>
 80002da:	1a18      	subs	r0, r3, r0
 80002dc:	3801      	subs	r0, #1
 80002de:	4770      	bx	lr

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	; 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	3c01      	subs	r4, #1
 800041c:	bf28      	it	cs
 800041e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000422:	d2e9      	bcs.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ca:	bf08      	it	eq
 80005cc:	4770      	bxeq	lr
 80005ce:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005d2:	bf04      	itt	eq
 80005d4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005d8:	4770      	bxeq	lr
 80005da:	b530      	push	{r4, r5, lr}
 80005dc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e8:	e71c      	b.n	8000424 <__adddf3+0x138>
 80005ea:	bf00      	nop

080005ec <__aeabi_ul2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	e00a      	b.n	8000612 <__aeabi_l2d+0x16>

080005fc <__aeabi_l2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800060a:	d502      	bpl.n	8000612 <__aeabi_l2d+0x16>
 800060c:	4240      	negs	r0, r0
 800060e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000612:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000616:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800061a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061e:	f43f aed8 	beq.w	80003d2 <__adddf3+0xe6>
 8000622:	f04f 0203 	mov.w	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800063a:	f1c2 0320 	rsb	r3, r2, #32
 800063e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 fe03 	lsl.w	lr, r1, r3
 800064a:	ea40 000e 	orr.w	r0, r0, lr
 800064e:	fa21 f102 	lsr.w	r1, r1, r2
 8000652:	4414      	add	r4, r2
 8000654:	e6bd      	b.n	80003d2 <__adddf3+0xe6>
 8000656:	bf00      	nop

08000658 <__aeabi_dmul>:
 8000658:	b570      	push	{r4, r5, r6, lr}
 800065a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800065e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000666:	bf1d      	ittte	ne
 8000668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800066c:	ea94 0f0c 	teqne	r4, ip
 8000670:	ea95 0f0c 	teqne	r5, ip
 8000674:	f000 f8de 	bleq	8000834 <__aeabi_dmul+0x1dc>
 8000678:	442c      	add	r4, r5
 800067a:	ea81 0603 	eor.w	r6, r1, r3
 800067e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800068a:	bf18      	it	ne
 800068c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000690:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000694:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000698:	d038      	beq.n	800070c <__aeabi_dmul+0xb4>
 800069a:	fba0 ce02 	umull	ip, lr, r0, r2
 800069e:	f04f 0500 	mov.w	r5, #0
 80006a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80006aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006ae:	f04f 0600 	mov.w	r6, #0
 80006b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b6:	f09c 0f00 	teq	ip, #0
 80006ba:	bf18      	it	ne
 80006bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006c4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006c8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006cc:	d204      	bcs.n	80006d8 <__aeabi_dmul+0x80>
 80006ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006d2:	416d      	adcs	r5, r5
 80006d4:	eb46 0606 	adc.w	r6, r6, r6
 80006d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ec:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006f0:	bf88      	it	hi
 80006f2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006f6:	d81e      	bhi.n	8000736 <__aeabi_dmul+0xde>
 80006f8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006fc:	bf08      	it	eq
 80006fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000702:	f150 0000 	adcs.w	r0, r0, #0
 8000706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000710:	ea46 0101 	orr.w	r1, r6, r1
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000720:	bfc2      	ittt	gt
 8000722:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800072a:	bd70      	popgt	{r4, r5, r6, pc}
 800072c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000730:	f04f 0e00 	mov.w	lr, #0
 8000734:	3c01      	subs	r4, #1
 8000736:	f300 80ab 	bgt.w	8000890 <__aeabi_dmul+0x238>
 800073a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800073e:	bfde      	ittt	le
 8000740:	2000      	movle	r0, #0
 8000742:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000746:	bd70      	pople	{r4, r5, r6, pc}
 8000748:	f1c4 0400 	rsb	r4, r4, #0
 800074c:	3c20      	subs	r4, #32
 800074e:	da35      	bge.n	80007bc <__aeabi_dmul+0x164>
 8000750:	340c      	adds	r4, #12
 8000752:	dc1b      	bgt.n	800078c <__aeabi_dmul+0x134>
 8000754:	f104 0414 	add.w	r4, r4, #20
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f305 	lsl.w	r3, r0, r5
 8000760:	fa20 f004 	lsr.w	r0, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000778:	fa21 f604 	lsr.w	r6, r1, r4
 800077c:	eb42 0106 	adc.w	r1, r2, r6
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 040c 	rsb	r4, r4, #12
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f304 	lsl.w	r3, r0, r4
 8000798:	fa20 f005 	lsr.w	r0, r0, r5
 800079c:	fa01 f204 	lsl.w	r2, r1, r4
 80007a0:	ea40 0002 	orr.w	r0, r0, r2
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007ac:	f141 0100 	adc.w	r1, r1, #0
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f1c4 0520 	rsb	r5, r4, #32
 80007c0:	fa00 f205 	lsl.w	r2, r0, r5
 80007c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c8:	fa20 f304 	lsr.w	r3, r0, r4
 80007cc:	fa01 f205 	lsl.w	r2, r1, r5
 80007d0:	ea43 0302 	orr.w	r3, r3, r2
 80007d4:	fa21 f004 	lsr.w	r0, r1, r4
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007dc:	fa21 f204 	lsr.w	r2, r1, r4
 80007e0:	ea20 0002 	bic.w	r0, r0, r2
 80007e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ec:	bf08      	it	eq
 80007ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007f2:	bd70      	pop	{r4, r5, r6, pc}
 80007f4:	f094 0f00 	teq	r4, #0
 80007f8:	d10f      	bne.n	800081a <__aeabi_dmul+0x1c2>
 80007fa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007fe:	0040      	lsls	r0, r0, #1
 8000800:	eb41 0101 	adc.w	r1, r1, r1
 8000804:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3c01      	subeq	r4, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1a6>
 800080e:	ea41 0106 	orr.w	r1, r1, r6
 8000812:	f095 0f00 	teq	r5, #0
 8000816:	bf18      	it	ne
 8000818:	4770      	bxne	lr
 800081a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800081e:	0052      	lsls	r2, r2, #1
 8000820:	eb43 0303 	adc.w	r3, r3, r3
 8000824:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000828:	bf08      	it	eq
 800082a:	3d01      	subeq	r5, #1
 800082c:	d0f7      	beq.n	800081e <__aeabi_dmul+0x1c6>
 800082e:	ea43 0306 	orr.w	r3, r3, r6
 8000832:	4770      	bx	lr
 8000834:	ea94 0f0c 	teq	r4, ip
 8000838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800083c:	bf18      	it	ne
 800083e:	ea95 0f0c 	teqne	r5, ip
 8000842:	d00c      	beq.n	800085e <__aeabi_dmul+0x206>
 8000844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000848:	bf18      	it	ne
 800084a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084e:	d1d1      	bne.n	80007f4 <__aeabi_dmul+0x19c>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000858:	f04f 0000 	mov.w	r0, #0
 800085c:	bd70      	pop	{r4, r5, r6, pc}
 800085e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000862:	bf06      	itte	eq
 8000864:	4610      	moveq	r0, r2
 8000866:	4619      	moveq	r1, r3
 8000868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800086c:	d019      	beq.n	80008a2 <__aeabi_dmul+0x24a>
 800086e:	ea94 0f0c 	teq	r4, ip
 8000872:	d102      	bne.n	800087a <__aeabi_dmul+0x222>
 8000874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000878:	d113      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800087a:	ea95 0f0c 	teq	r5, ip
 800087e:	d105      	bne.n	800088c <__aeabi_dmul+0x234>
 8000880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000884:	bf1c      	itt	ne
 8000886:	4610      	movne	r0, r2
 8000888:	4619      	movne	r1, r3
 800088a:	d10a      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800088c:	ea81 0103 	eor.w	r1, r1, r3
 8000890:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000894:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000898:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800089c:	f04f 0000 	mov.w	r0, #0
 80008a0:	bd70      	pop	{r4, r5, r6, pc}
 80008a2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008a6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80008aa:	bd70      	pop	{r4, r5, r6, pc}

080008ac <__aeabi_ddiv>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008b2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ba:	bf1d      	ittte	ne
 80008bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c0:	ea94 0f0c 	teqne	r4, ip
 80008c4:	ea95 0f0c 	teqne	r5, ip
 80008c8:	f000 f8a7 	bleq	8000a1a <__aeabi_ddiv+0x16e>
 80008cc:	eba4 0405 	sub.w	r4, r4, r5
 80008d0:	ea81 0e03 	eor.w	lr, r1, r3
 80008d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008dc:	f000 8088 	beq.w	80009f0 <__aeabi_ddiv+0x144>
 80008e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000900:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000904:	429d      	cmp	r5, r3
 8000906:	bf08      	it	eq
 8000908:	4296      	cmpeq	r6, r2
 800090a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800090e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000912:	d202      	bcs.n	800091a <__aeabi_ddiv+0x6e>
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	1ab6      	subs	r6, r6, r2
 800091c:	eb65 0503 	sbc.w	r5, r5, r3
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800092a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	ebb6 0e02 	subs.w	lr, r6, r2
 800097a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097e:	bf22      	ittt	cs
 8000980:	1ab6      	subcs	r6, r6, r2
 8000982:	4675      	movcs	r5, lr
 8000984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000988:	ea55 0e06 	orrs.w	lr, r5, r6
 800098c:	d018      	beq.n	80009c0 <__aeabi_ddiv+0x114>
 800098e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800099a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009aa:	d1c0      	bne.n	800092e <__aeabi_ddiv+0x82>
 80009ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b0:	d10b      	bne.n	80009ca <__aeabi_ddiv+0x11e>
 80009b2:	ea41 0100 	orr.w	r1, r1, r0
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009be:	e7b6      	b.n	800092e <__aeabi_ddiv+0x82>
 80009c0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009c4:	bf04      	itt	eq
 80009c6:	4301      	orreq	r1, r0
 80009c8:	2000      	moveq	r0, #0
 80009ca:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ce:	bf88      	it	hi
 80009d0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009d4:	f63f aeaf 	bhi.w	8000736 <__aeabi_dmul+0xde>
 80009d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009dc:	bf04      	itt	eq
 80009de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e6:	f150 0000 	adcs.w	r0, r0, #0
 80009ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
 80009f0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009fc:	bfc2      	ittt	gt
 80009fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a06:	bd70      	popgt	{r4, r5, r6, pc}
 8000a08:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a0c:	f04f 0e00 	mov.w	lr, #0
 8000a10:	3c01      	subs	r4, #1
 8000a12:	e690      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a14:	ea45 0e06 	orr.w	lr, r5, r6
 8000a18:	e68d      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1e:	ea94 0f0c 	teq	r4, ip
 8000a22:	bf08      	it	eq
 8000a24:	ea95 0f0c 	teqeq	r5, ip
 8000a28:	f43f af3b 	beq.w	80008a2 <__aeabi_dmul+0x24a>
 8000a2c:	ea94 0f0c 	teq	r4, ip
 8000a30:	d10a      	bne.n	8000a48 <__aeabi_ddiv+0x19c>
 8000a32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a36:	f47f af34 	bne.w	80008a2 <__aeabi_dmul+0x24a>
 8000a3a:	ea95 0f0c 	teq	r5, ip
 8000a3e:	f47f af25 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a42:	4610      	mov	r0, r2
 8000a44:	4619      	mov	r1, r3
 8000a46:	e72c      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a48:	ea95 0f0c 	teq	r5, ip
 8000a4c:	d106      	bne.n	8000a5c <__aeabi_ddiv+0x1b0>
 8000a4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a52:	f43f aefd 	beq.w	8000850 <__aeabi_dmul+0x1f8>
 8000a56:	4610      	mov	r0, r2
 8000a58:	4619      	mov	r1, r3
 8000a5a:	e722      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a66:	f47f aec5 	bne.w	80007f4 <__aeabi_dmul+0x19c>
 8000a6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6e:	f47f af0d 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a76:	f47f aeeb 	bne.w	8000850 <__aeabi_dmul+0x1f8>
 8000a7a:	e712      	b.n	80008a2 <__aeabi_dmul+0x24a>

08000a7c <__gedf2>:
 8000a7c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a80:	e006      	b.n	8000a90 <__cmpdf2+0x4>
 8000a82:	bf00      	nop

08000a84 <__ledf2>:
 8000a84:	f04f 0c01 	mov.w	ip, #1
 8000a88:	e002      	b.n	8000a90 <__cmpdf2+0x4>
 8000a8a:	bf00      	nop

08000a8c <__cmpdf2>:
 8000a8c:	f04f 0c01 	mov.w	ip, #1
 8000a90:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa0:	bf18      	it	ne
 8000aa2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aa6:	d01b      	beq.n	8000ae0 <__cmpdf2+0x54>
 8000aa8:	b001      	add	sp, #4
 8000aaa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000aae:	bf0c      	ite	eq
 8000ab0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ab4:	ea91 0f03 	teqne	r1, r3
 8000ab8:	bf02      	ittt	eq
 8000aba:	ea90 0f02 	teqeq	r0, r2
 8000abe:	2000      	moveq	r0, #0
 8000ac0:	4770      	bxeq	lr
 8000ac2:	f110 0f00 	cmn.w	r0, #0
 8000ac6:	ea91 0f03 	teq	r1, r3
 8000aca:	bf58      	it	pl
 8000acc:	4299      	cmppl	r1, r3
 8000ace:	bf08      	it	eq
 8000ad0:	4290      	cmpeq	r0, r2
 8000ad2:	bf2c      	ite	cs
 8000ad4:	17d8      	asrcs	r0, r3, #31
 8000ad6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ada:	f040 0001 	orr.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d102      	bne.n	8000af0 <__cmpdf2+0x64>
 8000aea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aee:	d107      	bne.n	8000b00 <__cmpdf2+0x74>
 8000af0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d1d6      	bne.n	8000aa8 <__cmpdf2+0x1c>
 8000afa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afe:	d0d3      	beq.n	8000aa8 <__cmpdf2+0x1c>
 8000b00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdrcmple>:
 8000b08:	4684      	mov	ip, r0
 8000b0a:	4610      	mov	r0, r2
 8000b0c:	4662      	mov	r2, ip
 8000b0e:	468c      	mov	ip, r1
 8000b10:	4619      	mov	r1, r3
 8000b12:	4663      	mov	r3, ip
 8000b14:	e000      	b.n	8000b18 <__aeabi_cdcmpeq>
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdcmpeq>:
 8000b18:	b501      	push	{r0, lr}
 8000b1a:	f7ff ffb7 	bl	8000a8c <__cmpdf2>
 8000b1e:	2800      	cmp	r0, #0
 8000b20:	bf48      	it	mi
 8000b22:	f110 0f00 	cmnmi.w	r0, #0
 8000b26:	bd01      	pop	{r0, pc}

08000b28 <__aeabi_dcmpeq>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff fff4 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b30:	bf0c      	ite	eq
 8000b32:	2001      	moveq	r0, #1
 8000b34:	2000      	movne	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmplt>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffea 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b44:	bf34      	ite	cc
 8000b46:	2001      	movcc	r0, #1
 8000b48:	2000      	movcs	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmple>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffe0 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b58:	bf94      	ite	ls
 8000b5a:	2001      	movls	r0, #1
 8000b5c:	2000      	movhi	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpge>:
 8000b64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b68:	f7ff ffce 	bl	8000b08 <__aeabi_cdrcmple>
 8000b6c:	bf94      	ite	ls
 8000b6e:	2001      	movls	r0, #1
 8000b70:	2000      	movhi	r0, #0
 8000b72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b76:	bf00      	nop

08000b78 <__aeabi_dcmpgt>:
 8000b78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b7c:	f7ff ffc4 	bl	8000b08 <__aeabi_cdrcmple>
 8000b80:	bf34      	ite	cc
 8000b82:	2001      	movcc	r0, #1
 8000b84:	2000      	movcs	r0, #0
 8000b86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b8a:	bf00      	nop

08000b8c <__aeabi_dcmpun>:
 8000b8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x10>
 8000b96:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b9a:	d10a      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000b9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x20>
 8000ba6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000baa:	d102      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000bac:	f04f 0000 	mov.w	r0, #0
 8000bb0:	4770      	bx	lr
 8000bb2:	f04f 0001 	mov.w	r0, #1
 8000bb6:	4770      	bx	lr

08000bb8 <__aeabi_d2iz>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d215      	bcs.n	8000bee <__aeabi_d2iz+0x36>
 8000bc2:	d511      	bpl.n	8000be8 <__aeabi_d2iz+0x30>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d912      	bls.n	8000bf4 <__aeabi_d2iz+0x3c>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bde:	fa23 f002 	lsr.w	r0, r3, r2
 8000be2:	bf18      	it	ne
 8000be4:	4240      	negne	r0, r0
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bf2:	d105      	bne.n	8000c00 <__aeabi_d2iz+0x48>
 8000bf4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	bf08      	it	eq
 8000bfa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop

08000c08 <__aeabi_d2uiz>:
 8000c08:	004a      	lsls	r2, r1, #1
 8000c0a:	d211      	bcs.n	8000c30 <__aeabi_d2uiz+0x28>
 8000c0c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c10:	d211      	bcs.n	8000c36 <__aeabi_d2uiz+0x2e>
 8000c12:	d50d      	bpl.n	8000c30 <__aeabi_d2uiz+0x28>
 8000c14:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c1c:	d40e      	bmi.n	8000c3c <__aeabi_d2uiz+0x34>
 8000c1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c22:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c2a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c2e:	4770      	bx	lr
 8000c30:	f04f 0000 	mov.w	r0, #0
 8000c34:	4770      	bx	lr
 8000c36:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c3a:	d102      	bne.n	8000c42 <__aeabi_d2uiz+0x3a>
 8000c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c40:	4770      	bx	lr
 8000c42:	f04f 0000 	mov.w	r0, #0
 8000c46:	4770      	bx	lr

08000c48 <__aeabi_d2f>:
 8000c48:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c4c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c50:	bf24      	itt	cs
 8000c52:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c56:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c5a:	d90d      	bls.n	8000c78 <__aeabi_d2f+0x30>
 8000c5c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c60:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c64:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c68:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c6c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c70:	bf08      	it	eq
 8000c72:	f020 0001 	biceq.w	r0, r0, #1
 8000c76:	4770      	bx	lr
 8000c78:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c7c:	d121      	bne.n	8000cc2 <__aeabi_d2f+0x7a>
 8000c7e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c82:	bfbc      	itt	lt
 8000c84:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c88:	4770      	bxlt	lr
 8000c8a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c8e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c92:	f1c2 0218 	rsb	r2, r2, #24
 8000c96:	f1c2 0c20 	rsb	ip, r2, #32
 8000c9a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c9e:	fa20 f002 	lsr.w	r0, r0, r2
 8000ca2:	bf18      	it	ne
 8000ca4:	f040 0001 	orrne.w	r0, r0, #1
 8000ca8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cac:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000cb0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000cb4:	ea40 000c 	orr.w	r0, r0, ip
 8000cb8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cbc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cc0:	e7cc      	b.n	8000c5c <__aeabi_d2f+0x14>
 8000cc2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cc6:	d107      	bne.n	8000cd8 <__aeabi_d2f+0x90>
 8000cc8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ccc:	bf1e      	ittt	ne
 8000cce:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cd2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cd6:	4770      	bxne	lr
 8000cd8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cdc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ce0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ce4:	4770      	bx	lr
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_ldivmod>:
 8000ce8:	b97b      	cbnz	r3, 8000d0a <__aeabi_ldivmod+0x22>
 8000cea:	b972      	cbnz	r2, 8000d0a <__aeabi_ldivmod+0x22>
 8000cec:	2900      	cmp	r1, #0
 8000cee:	bfbe      	ittt	lt
 8000cf0:	2000      	movlt	r0, #0
 8000cf2:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000cf6:	e006      	blt.n	8000d06 <__aeabi_ldivmod+0x1e>
 8000cf8:	bf08      	it	eq
 8000cfa:	2800      	cmpeq	r0, #0
 8000cfc:	bf1c      	itt	ne
 8000cfe:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000d02:	f04f 30ff 	movne.w	r0, #4294967295
 8000d06:	f000 b9f1 	b.w	80010ec <__aeabi_idiv0>
 8000d0a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d0e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d12:	2900      	cmp	r1, #0
 8000d14:	db09      	blt.n	8000d2a <__aeabi_ldivmod+0x42>
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	db1a      	blt.n	8000d50 <__aeabi_ldivmod+0x68>
 8000d1a:	f000 f883 	bl	8000e24 <__udivmoddi4>
 8000d1e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d22:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d26:	b004      	add	sp, #16
 8000d28:	4770      	bx	lr
 8000d2a:	4240      	negs	r0, r0
 8000d2c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	db1b      	blt.n	8000d6c <__aeabi_ldivmod+0x84>
 8000d34:	f000 f876 	bl	8000e24 <__udivmoddi4>
 8000d38:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d3c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d40:	b004      	add	sp, #16
 8000d42:	4240      	negs	r0, r0
 8000d44:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d48:	4252      	negs	r2, r2
 8000d4a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d4e:	4770      	bx	lr
 8000d50:	4252      	negs	r2, r2
 8000d52:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d56:	f000 f865 	bl	8000e24 <__udivmoddi4>
 8000d5a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d5e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d62:	b004      	add	sp, #16
 8000d64:	4240      	negs	r0, r0
 8000d66:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d6a:	4770      	bx	lr
 8000d6c:	4252      	negs	r2, r2
 8000d6e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d72:	f000 f857 	bl	8000e24 <__udivmoddi4>
 8000d76:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d7a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d7e:	b004      	add	sp, #16
 8000d80:	4252      	negs	r2, r2
 8000d82:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d86:	4770      	bx	lr

08000d88 <__aeabi_uldivmod>:
 8000d88:	b953      	cbnz	r3, 8000da0 <__aeabi_uldivmod+0x18>
 8000d8a:	b94a      	cbnz	r2, 8000da0 <__aeabi_uldivmod+0x18>
 8000d8c:	2900      	cmp	r1, #0
 8000d8e:	bf08      	it	eq
 8000d90:	2800      	cmpeq	r0, #0
 8000d92:	bf1c      	itt	ne
 8000d94:	f04f 31ff 	movne.w	r1, #4294967295
 8000d98:	f04f 30ff 	movne.w	r0, #4294967295
 8000d9c:	f000 b9a6 	b.w	80010ec <__aeabi_idiv0>
 8000da0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000da4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000da8:	f000 f83c 	bl	8000e24 <__udivmoddi4>
 8000dac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000db0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000db4:	b004      	add	sp, #16
 8000db6:	4770      	bx	lr

08000db8 <__aeabi_d2lz>:
 8000db8:	b538      	push	{r3, r4, r5, lr}
 8000dba:	2200      	movs	r2, #0
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	4604      	mov	r4, r0
 8000dc0:	460d      	mov	r5, r1
 8000dc2:	f7ff febb 	bl	8000b3c <__aeabi_dcmplt>
 8000dc6:	b928      	cbnz	r0, 8000dd4 <__aeabi_d2lz+0x1c>
 8000dc8:	4620      	mov	r0, r4
 8000dca:	4629      	mov	r1, r5
 8000dcc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000dd0:	f000 b80a 	b.w	8000de8 <__aeabi_d2ulz>
 8000dd4:	4620      	mov	r0, r4
 8000dd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000dda:	f000 f805 	bl	8000de8 <__aeabi_d2ulz>
 8000dde:	4240      	negs	r0, r0
 8000de0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000de4:	bd38      	pop	{r3, r4, r5, pc}
 8000de6:	bf00      	nop

08000de8 <__aeabi_d2ulz>:
 8000de8:	b5d0      	push	{r4, r6, r7, lr}
 8000dea:	4b0c      	ldr	r3, [pc, #48]	; (8000e1c <__aeabi_d2ulz+0x34>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	4606      	mov	r6, r0
 8000df0:	460f      	mov	r7, r1
 8000df2:	f7ff fc31 	bl	8000658 <__aeabi_dmul>
 8000df6:	f7ff ff07 	bl	8000c08 <__aeabi_d2uiz>
 8000dfa:	4604      	mov	r4, r0
 8000dfc:	f7ff fbb2 	bl	8000564 <__aeabi_ui2d>
 8000e00:	4b07      	ldr	r3, [pc, #28]	; (8000e20 <__aeabi_d2ulz+0x38>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	f7ff fc28 	bl	8000658 <__aeabi_dmul>
 8000e08:	4602      	mov	r2, r0
 8000e0a:	460b      	mov	r3, r1
 8000e0c:	4630      	mov	r0, r6
 8000e0e:	4639      	mov	r1, r7
 8000e10:	f7ff fa6a 	bl	80002e8 <__aeabi_dsub>
 8000e14:	f7ff fef8 	bl	8000c08 <__aeabi_d2uiz>
 8000e18:	4621      	mov	r1, r4
 8000e1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000e1c:	3df00000 	.word	0x3df00000
 8000e20:	41f00000 	.word	0x41f00000

08000e24 <__udivmoddi4>:
 8000e24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e28:	9e08      	ldr	r6, [sp, #32]
 8000e2a:	460d      	mov	r5, r1
 8000e2c:	4604      	mov	r4, r0
 8000e2e:	460f      	mov	r7, r1
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d14a      	bne.n	8000eca <__udivmoddi4+0xa6>
 8000e34:	428a      	cmp	r2, r1
 8000e36:	4694      	mov	ip, r2
 8000e38:	d965      	bls.n	8000f06 <__udivmoddi4+0xe2>
 8000e3a:	fab2 f382 	clz	r3, r2
 8000e3e:	b143      	cbz	r3, 8000e52 <__udivmoddi4+0x2e>
 8000e40:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e44:	f1c3 0220 	rsb	r2, r3, #32
 8000e48:	409f      	lsls	r7, r3
 8000e4a:	fa20 f202 	lsr.w	r2, r0, r2
 8000e4e:	4317      	orrs	r7, r2
 8000e50:	409c      	lsls	r4, r3
 8000e52:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000e56:	fa1f f58c 	uxth.w	r5, ip
 8000e5a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000e5e:	0c22      	lsrs	r2, r4, #16
 8000e60:	fb0e 7711 	mls	r7, lr, r1, r7
 8000e64:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000e68:	fb01 f005 	mul.w	r0, r1, r5
 8000e6c:	4290      	cmp	r0, r2
 8000e6e:	d90a      	bls.n	8000e86 <__udivmoddi4+0x62>
 8000e70:	eb1c 0202 	adds.w	r2, ip, r2
 8000e74:	f101 37ff 	add.w	r7, r1, #4294967295
 8000e78:	f080 811c 	bcs.w	80010b4 <__udivmoddi4+0x290>
 8000e7c:	4290      	cmp	r0, r2
 8000e7e:	f240 8119 	bls.w	80010b4 <__udivmoddi4+0x290>
 8000e82:	3902      	subs	r1, #2
 8000e84:	4462      	add	r2, ip
 8000e86:	1a12      	subs	r2, r2, r0
 8000e88:	b2a4      	uxth	r4, r4
 8000e8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000e8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000e92:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e96:	fb00 f505 	mul.w	r5, r0, r5
 8000e9a:	42a5      	cmp	r5, r4
 8000e9c:	d90a      	bls.n	8000eb4 <__udivmoddi4+0x90>
 8000e9e:	eb1c 0404 	adds.w	r4, ip, r4
 8000ea2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ea6:	f080 8107 	bcs.w	80010b8 <__udivmoddi4+0x294>
 8000eaa:	42a5      	cmp	r5, r4
 8000eac:	f240 8104 	bls.w	80010b8 <__udivmoddi4+0x294>
 8000eb0:	4464      	add	r4, ip
 8000eb2:	3802      	subs	r0, #2
 8000eb4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000eb8:	1b64      	subs	r4, r4, r5
 8000eba:	2100      	movs	r1, #0
 8000ebc:	b11e      	cbz	r6, 8000ec6 <__udivmoddi4+0xa2>
 8000ebe:	40dc      	lsrs	r4, r3
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	e9c6 4300 	strd	r4, r3, [r6]
 8000ec6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eca:	428b      	cmp	r3, r1
 8000ecc:	d908      	bls.n	8000ee0 <__udivmoddi4+0xbc>
 8000ece:	2e00      	cmp	r6, #0
 8000ed0:	f000 80ed 	beq.w	80010ae <__udivmoddi4+0x28a>
 8000ed4:	2100      	movs	r1, #0
 8000ed6:	e9c6 0500 	strd	r0, r5, [r6]
 8000eda:	4608      	mov	r0, r1
 8000edc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ee0:	fab3 f183 	clz	r1, r3
 8000ee4:	2900      	cmp	r1, #0
 8000ee6:	d149      	bne.n	8000f7c <__udivmoddi4+0x158>
 8000ee8:	42ab      	cmp	r3, r5
 8000eea:	d302      	bcc.n	8000ef2 <__udivmoddi4+0xce>
 8000eec:	4282      	cmp	r2, r0
 8000eee:	f200 80f8 	bhi.w	80010e2 <__udivmoddi4+0x2be>
 8000ef2:	1a84      	subs	r4, r0, r2
 8000ef4:	eb65 0203 	sbc.w	r2, r5, r3
 8000ef8:	2001      	movs	r0, #1
 8000efa:	4617      	mov	r7, r2
 8000efc:	2e00      	cmp	r6, #0
 8000efe:	d0e2      	beq.n	8000ec6 <__udivmoddi4+0xa2>
 8000f00:	e9c6 4700 	strd	r4, r7, [r6]
 8000f04:	e7df      	b.n	8000ec6 <__udivmoddi4+0xa2>
 8000f06:	b902      	cbnz	r2, 8000f0a <__udivmoddi4+0xe6>
 8000f08:	deff      	udf	#255	; 0xff
 8000f0a:	fab2 f382 	clz	r3, r2
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	f040 8090 	bne.w	8001034 <__udivmoddi4+0x210>
 8000f14:	1a8a      	subs	r2, r1, r2
 8000f16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f1a:	fa1f fe8c 	uxth.w	lr, ip
 8000f1e:	2101      	movs	r1, #1
 8000f20:	fbb2 f5f7 	udiv	r5, r2, r7
 8000f24:	fb07 2015 	mls	r0, r7, r5, r2
 8000f28:	0c22      	lsrs	r2, r4, #16
 8000f2a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000f2e:	fb0e f005 	mul.w	r0, lr, r5
 8000f32:	4290      	cmp	r0, r2
 8000f34:	d908      	bls.n	8000f48 <__udivmoddi4+0x124>
 8000f36:	eb1c 0202 	adds.w	r2, ip, r2
 8000f3a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f3e:	d202      	bcs.n	8000f46 <__udivmoddi4+0x122>
 8000f40:	4290      	cmp	r0, r2
 8000f42:	f200 80cb 	bhi.w	80010dc <__udivmoddi4+0x2b8>
 8000f46:	4645      	mov	r5, r8
 8000f48:	1a12      	subs	r2, r2, r0
 8000f4a:	b2a4      	uxth	r4, r4
 8000f4c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000f50:	fb07 2210 	mls	r2, r7, r0, r2
 8000f54:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000f58:	fb0e fe00 	mul.w	lr, lr, r0
 8000f5c:	45a6      	cmp	lr, r4
 8000f5e:	d908      	bls.n	8000f72 <__udivmoddi4+0x14e>
 8000f60:	eb1c 0404 	adds.w	r4, ip, r4
 8000f64:	f100 32ff 	add.w	r2, r0, #4294967295
 8000f68:	d202      	bcs.n	8000f70 <__udivmoddi4+0x14c>
 8000f6a:	45a6      	cmp	lr, r4
 8000f6c:	f200 80bb 	bhi.w	80010e6 <__udivmoddi4+0x2c2>
 8000f70:	4610      	mov	r0, r2
 8000f72:	eba4 040e 	sub.w	r4, r4, lr
 8000f76:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000f7a:	e79f      	b.n	8000ebc <__udivmoddi4+0x98>
 8000f7c:	f1c1 0720 	rsb	r7, r1, #32
 8000f80:	408b      	lsls	r3, r1
 8000f82:	fa22 fc07 	lsr.w	ip, r2, r7
 8000f86:	ea4c 0c03 	orr.w	ip, ip, r3
 8000f8a:	fa05 f401 	lsl.w	r4, r5, r1
 8000f8e:	fa20 f307 	lsr.w	r3, r0, r7
 8000f92:	40fd      	lsrs	r5, r7
 8000f94:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000f98:	4323      	orrs	r3, r4
 8000f9a:	fbb5 f8f9 	udiv	r8, r5, r9
 8000f9e:	fa1f fe8c 	uxth.w	lr, ip
 8000fa2:	fb09 5518 	mls	r5, r9, r8, r5
 8000fa6:	0c1c      	lsrs	r4, r3, #16
 8000fa8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000fac:	fb08 f50e 	mul.w	r5, r8, lr
 8000fb0:	42a5      	cmp	r5, r4
 8000fb2:	fa02 f201 	lsl.w	r2, r2, r1
 8000fb6:	fa00 f001 	lsl.w	r0, r0, r1
 8000fba:	d90b      	bls.n	8000fd4 <__udivmoddi4+0x1b0>
 8000fbc:	eb1c 0404 	adds.w	r4, ip, r4
 8000fc0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000fc4:	f080 8088 	bcs.w	80010d8 <__udivmoddi4+0x2b4>
 8000fc8:	42a5      	cmp	r5, r4
 8000fca:	f240 8085 	bls.w	80010d8 <__udivmoddi4+0x2b4>
 8000fce:	f1a8 0802 	sub.w	r8, r8, #2
 8000fd2:	4464      	add	r4, ip
 8000fd4:	1b64      	subs	r4, r4, r5
 8000fd6:	b29d      	uxth	r5, r3
 8000fd8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000fdc:	fb09 4413 	mls	r4, r9, r3, r4
 8000fe0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000fe4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000fe8:	45a6      	cmp	lr, r4
 8000fea:	d908      	bls.n	8000ffe <__udivmoddi4+0x1da>
 8000fec:	eb1c 0404 	adds.w	r4, ip, r4
 8000ff0:	f103 35ff 	add.w	r5, r3, #4294967295
 8000ff4:	d26c      	bcs.n	80010d0 <__udivmoddi4+0x2ac>
 8000ff6:	45a6      	cmp	lr, r4
 8000ff8:	d96a      	bls.n	80010d0 <__udivmoddi4+0x2ac>
 8000ffa:	3b02      	subs	r3, #2
 8000ffc:	4464      	add	r4, ip
 8000ffe:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8001002:	fba3 9502 	umull	r9, r5, r3, r2
 8001006:	eba4 040e 	sub.w	r4, r4, lr
 800100a:	42ac      	cmp	r4, r5
 800100c:	46c8      	mov	r8, r9
 800100e:	46ae      	mov	lr, r5
 8001010:	d356      	bcc.n	80010c0 <__udivmoddi4+0x29c>
 8001012:	d053      	beq.n	80010bc <__udivmoddi4+0x298>
 8001014:	b156      	cbz	r6, 800102c <__udivmoddi4+0x208>
 8001016:	ebb0 0208 	subs.w	r2, r0, r8
 800101a:	eb64 040e 	sbc.w	r4, r4, lr
 800101e:	fa04 f707 	lsl.w	r7, r4, r7
 8001022:	40ca      	lsrs	r2, r1
 8001024:	40cc      	lsrs	r4, r1
 8001026:	4317      	orrs	r7, r2
 8001028:	e9c6 7400 	strd	r7, r4, [r6]
 800102c:	4618      	mov	r0, r3
 800102e:	2100      	movs	r1, #0
 8001030:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001034:	f1c3 0120 	rsb	r1, r3, #32
 8001038:	fa02 fc03 	lsl.w	ip, r2, r3
 800103c:	fa20 f201 	lsr.w	r2, r0, r1
 8001040:	fa25 f101 	lsr.w	r1, r5, r1
 8001044:	409d      	lsls	r5, r3
 8001046:	432a      	orrs	r2, r5
 8001048:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800104c:	fa1f fe8c 	uxth.w	lr, ip
 8001050:	fbb1 f0f7 	udiv	r0, r1, r7
 8001054:	fb07 1510 	mls	r5, r7, r0, r1
 8001058:	0c11      	lsrs	r1, r2, #16
 800105a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800105e:	fb00 f50e 	mul.w	r5, r0, lr
 8001062:	428d      	cmp	r5, r1
 8001064:	fa04 f403 	lsl.w	r4, r4, r3
 8001068:	d908      	bls.n	800107c <__udivmoddi4+0x258>
 800106a:	eb1c 0101 	adds.w	r1, ip, r1
 800106e:	f100 38ff 	add.w	r8, r0, #4294967295
 8001072:	d22f      	bcs.n	80010d4 <__udivmoddi4+0x2b0>
 8001074:	428d      	cmp	r5, r1
 8001076:	d92d      	bls.n	80010d4 <__udivmoddi4+0x2b0>
 8001078:	3802      	subs	r0, #2
 800107a:	4461      	add	r1, ip
 800107c:	1b49      	subs	r1, r1, r5
 800107e:	b292      	uxth	r2, r2
 8001080:	fbb1 f5f7 	udiv	r5, r1, r7
 8001084:	fb07 1115 	mls	r1, r7, r5, r1
 8001088:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800108c:	fb05 f10e 	mul.w	r1, r5, lr
 8001090:	4291      	cmp	r1, r2
 8001092:	d908      	bls.n	80010a6 <__udivmoddi4+0x282>
 8001094:	eb1c 0202 	adds.w	r2, ip, r2
 8001098:	f105 38ff 	add.w	r8, r5, #4294967295
 800109c:	d216      	bcs.n	80010cc <__udivmoddi4+0x2a8>
 800109e:	4291      	cmp	r1, r2
 80010a0:	d914      	bls.n	80010cc <__udivmoddi4+0x2a8>
 80010a2:	3d02      	subs	r5, #2
 80010a4:	4462      	add	r2, ip
 80010a6:	1a52      	subs	r2, r2, r1
 80010a8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80010ac:	e738      	b.n	8000f20 <__udivmoddi4+0xfc>
 80010ae:	4631      	mov	r1, r6
 80010b0:	4630      	mov	r0, r6
 80010b2:	e708      	b.n	8000ec6 <__udivmoddi4+0xa2>
 80010b4:	4639      	mov	r1, r7
 80010b6:	e6e6      	b.n	8000e86 <__udivmoddi4+0x62>
 80010b8:	4610      	mov	r0, r2
 80010ba:	e6fb      	b.n	8000eb4 <__udivmoddi4+0x90>
 80010bc:	4548      	cmp	r0, r9
 80010be:	d2a9      	bcs.n	8001014 <__udivmoddi4+0x1f0>
 80010c0:	ebb9 0802 	subs.w	r8, r9, r2
 80010c4:	eb65 0e0c 	sbc.w	lr, r5, ip
 80010c8:	3b01      	subs	r3, #1
 80010ca:	e7a3      	b.n	8001014 <__udivmoddi4+0x1f0>
 80010cc:	4645      	mov	r5, r8
 80010ce:	e7ea      	b.n	80010a6 <__udivmoddi4+0x282>
 80010d0:	462b      	mov	r3, r5
 80010d2:	e794      	b.n	8000ffe <__udivmoddi4+0x1da>
 80010d4:	4640      	mov	r0, r8
 80010d6:	e7d1      	b.n	800107c <__udivmoddi4+0x258>
 80010d8:	46d0      	mov	r8, sl
 80010da:	e77b      	b.n	8000fd4 <__udivmoddi4+0x1b0>
 80010dc:	3d02      	subs	r5, #2
 80010de:	4462      	add	r2, ip
 80010e0:	e732      	b.n	8000f48 <__udivmoddi4+0x124>
 80010e2:	4608      	mov	r0, r1
 80010e4:	e70a      	b.n	8000efc <__udivmoddi4+0xd8>
 80010e6:	4464      	add	r4, ip
 80010e8:	3802      	subs	r0, #2
 80010ea:	e742      	b.n	8000f72 <__udivmoddi4+0x14e>

080010ec <__aeabi_idiv0>:
 80010ec:	4770      	bx	lr
 80010ee:	bf00      	nop

080010f0 <BMP280_check>:

BMP280_S32_t t_fine;
uint32_t final_P;
float final_T;

int BMP280_check() {
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b084      	sub	sp, #16
 80010f4:	af02      	add	r7, sp, #8
	uint8_t buf[1];
	HAL_StatusTypeDef ret;
	buf[0] = BMP280_ID_REG;
 80010f6:	23d0      	movs	r3, #208	; 0xd0
 80010f8:	713b      	strb	r3, [r7, #4]

	ret = HAL_I2C_Master_Transmit(&hi2c1, BMP280_ADDR, buf, 1, HAL_MAX_DELAY);
 80010fa:	23ee      	movs	r3, #238	; 0xee
 80010fc:	b299      	uxth	r1, r3
 80010fe:	1d3a      	adds	r2, r7, #4
 8001100:	f04f 33ff 	mov.w	r3, #4294967295
 8001104:	9300      	str	r3, [sp, #0]
 8001106:	2301      	movs	r3, #1
 8001108:	4819      	ldr	r0, [pc, #100]	; (8001170 <BMP280_check+0x80>)
 800110a:	f001 ffb7 	bl	800307c <HAL_I2C_Master_Transmit>
 800110e:	4603      	mov	r3, r0
 8001110:	71fb      	strb	r3, [r7, #7]
	if (ret != 0) {
 8001112:	79fb      	ldrb	r3, [r7, #7]
 8001114:	2b00      	cmp	r3, #0
 8001116:	d002      	beq.n	800111e <BMP280_check+0x2e>
		printf("Problem with check (I2C Transmit)\r\n");
 8001118:	4816      	ldr	r0, [pc, #88]	; (8001174 <BMP280_check+0x84>)
 800111a:	f005 fcbb 	bl	8006a94 <puts>
	}

	ret = HAL_I2C_Master_Receive(&hi2c1, BMP280_ADDR, buf, BMP280_ID_LEN,
 800111e:	23ee      	movs	r3, #238	; 0xee
 8001120:	b299      	uxth	r1, r3
 8001122:	2301      	movs	r3, #1
 8001124:	b29b      	uxth	r3, r3
 8001126:	1d3a      	adds	r2, r7, #4
 8001128:	f04f 30ff 	mov.w	r0, #4294967295
 800112c:	9000      	str	r0, [sp, #0]
 800112e:	4810      	ldr	r0, [pc, #64]	; (8001170 <BMP280_check+0x80>)
 8001130:	f002 f8a2 	bl	8003278 <HAL_I2C_Master_Receive>
 8001134:	4603      	mov	r3, r0
 8001136:	71fb      	strb	r3, [r7, #7]
	HAL_MAX_DELAY);
	if (ret != 0) {
 8001138:	79fb      	ldrb	r3, [r7, #7]
 800113a:	2b00      	cmp	r3, #0
 800113c:	d002      	beq.n	8001144 <BMP280_check+0x54>
		printf("Problem with check (I2C Receive) \r\n");
 800113e:	480e      	ldr	r0, [pc, #56]	; (8001178 <BMP280_check+0x88>)
 8001140:	f005 fca8 	bl	8006a94 <puts>
	}

	printf("Id: 0x%x...", buf[0]);
 8001144:	793b      	ldrb	r3, [r7, #4]
 8001146:	4619      	mov	r1, r3
 8001148:	480c      	ldr	r0, [pc, #48]	; (800117c <BMP280_check+0x8c>)
 800114a:	f005 fc3d 	bl	80069c8 <iprintf>
	if (buf[0] == BMP280_ID_VAL) {
 800114e:	793b      	ldrb	r3, [r7, #4]
 8001150:	2258      	movs	r2, #88	; 0x58
 8001152:	4293      	cmp	r3, r2
 8001154:	d104      	bne.n	8001160 <BMP280_check+0x70>
		printf("Ok\r\n");
 8001156:	480a      	ldr	r0, [pc, #40]	; (8001180 <BMP280_check+0x90>)
 8001158:	f005 fc9c 	bl	8006a94 <puts>
		return 0;
 800115c:	2300      	movs	r3, #0
 800115e:	e003      	b.n	8001168 <BMP280_check+0x78>
	} else {
		printf("not Ok!\r\n");
 8001160:	4808      	ldr	r0, [pc, #32]	; (8001184 <BMP280_check+0x94>)
 8001162:	f005 fc97 	bl	8006a94 <puts>
		return 1;
 8001166:	2301      	movs	r3, #1
	}
}
 8001168:	4618      	mov	r0, r3
 800116a:	3708      	adds	r7, #8
 800116c:	46bd      	mov	sp, r7
 800116e:	bd80      	pop	{r7, pc}
 8001170:	20000258 	.word	0x20000258
 8001174:	0800a348 	.word	0x0800a348
 8001178:	0800a36c 	.word	0x0800a36c
 800117c:	0800a390 	.word	0x0800a390
 8001180:	0800a39c 	.word	0x0800a39c
 8001184:	0800a3a0 	.word	0x0800a3a0

08001188 <BMP280_get_trimming>:

int BMP280_get_trimming() {
 8001188:	b580      	push	{r7, lr}
 800118a:	b082      	sub	sp, #8
 800118c:	af00      	add	r7, sp, #0
	uint8_t *buf;
	buf = BMP280_Read_Reg(BMP280_TRIM_REG_MSB, BMP280_TRIM_LEN);
 800118e:	2388      	movs	r3, #136	; 0x88
 8001190:	2218      	movs	r2, #24
 8001192:	4611      	mov	r1, r2
 8001194:	4618      	mov	r0, r3
 8001196:	f000 f921 	bl	80013dc <BMP280_Read_Reg>
 800119a:	6078      	str	r0, [r7, #4]
	dig_T1 = (buf[0] + buf[1]<<8);
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	b29a      	uxth	r2, r3
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	3301      	adds	r3, #1
 80011a6:	781b      	ldrb	r3, [r3, #0]
 80011a8:	b29b      	uxth	r3, r3
 80011aa:	4413      	add	r3, r2
 80011ac:	b29b      	uxth	r3, r3
 80011ae:	021b      	lsls	r3, r3, #8
 80011b0:	b29a      	uxth	r2, r3
 80011b2:	4b48      	ldr	r3, [pc, #288]	; (80012d4 <BMP280_get_trimming+0x14c>)
 80011b4:	801a      	strh	r2, [r3, #0]
	dig_T2 = (buf[2] + buf[3]<<8);
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	3302      	adds	r3, #2
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	461a      	mov	r2, r3
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	3303      	adds	r3, #3
 80011c2:	781b      	ldrb	r3, [r3, #0]
 80011c4:	4413      	add	r3, r2
 80011c6:	021b      	lsls	r3, r3, #8
 80011c8:	b21a      	sxth	r2, r3
 80011ca:	4b43      	ldr	r3, [pc, #268]	; (80012d8 <BMP280_get_trimming+0x150>)
 80011cc:	801a      	strh	r2, [r3, #0]
	dig_T3 = (buf[4] + buf[5]<<8);
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	3304      	adds	r3, #4
 80011d2:	781b      	ldrb	r3, [r3, #0]
 80011d4:	461a      	mov	r2, r3
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	3305      	adds	r3, #5
 80011da:	781b      	ldrb	r3, [r3, #0]
 80011dc:	4413      	add	r3, r2
 80011de:	021b      	lsls	r3, r3, #8
 80011e0:	b21a      	sxth	r2, r3
 80011e2:	4b3e      	ldr	r3, [pc, #248]	; (80012dc <BMP280_get_trimming+0x154>)
 80011e4:	801a      	strh	r2, [r3, #0]
	dig_P1 = (buf[6] + buf[7]<<8);
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	3306      	adds	r3, #6
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	b29a      	uxth	r2, r3
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	3307      	adds	r3, #7
 80011f2:	781b      	ldrb	r3, [r3, #0]
 80011f4:	b29b      	uxth	r3, r3
 80011f6:	4413      	add	r3, r2
 80011f8:	b29b      	uxth	r3, r3
 80011fa:	021b      	lsls	r3, r3, #8
 80011fc:	b29a      	uxth	r2, r3
 80011fe:	4b38      	ldr	r3, [pc, #224]	; (80012e0 <BMP280_get_trimming+0x158>)
 8001200:	801a      	strh	r2, [r3, #0]
	dig_P2 = (buf[8] + buf[9]<<8);
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	3308      	adds	r3, #8
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	461a      	mov	r2, r3
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	3309      	adds	r3, #9
 800120e:	781b      	ldrb	r3, [r3, #0]
 8001210:	4413      	add	r3, r2
 8001212:	021b      	lsls	r3, r3, #8
 8001214:	b21a      	sxth	r2, r3
 8001216:	4b33      	ldr	r3, [pc, #204]	; (80012e4 <BMP280_get_trimming+0x15c>)
 8001218:	801a      	strh	r2, [r3, #0]
	dig_P3 = (buf[10] + buf[11]<<8);
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	330a      	adds	r3, #10
 800121e:	781b      	ldrb	r3, [r3, #0]
 8001220:	461a      	mov	r2, r3
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	330b      	adds	r3, #11
 8001226:	781b      	ldrb	r3, [r3, #0]
 8001228:	4413      	add	r3, r2
 800122a:	021b      	lsls	r3, r3, #8
 800122c:	b21a      	sxth	r2, r3
 800122e:	4b2e      	ldr	r3, [pc, #184]	; (80012e8 <BMP280_get_trimming+0x160>)
 8001230:	801a      	strh	r2, [r3, #0]
	dig_P4 = (buf[12] + buf[13]<<8);
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	330c      	adds	r3, #12
 8001236:	781b      	ldrb	r3, [r3, #0]
 8001238:	461a      	mov	r2, r3
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	330d      	adds	r3, #13
 800123e:	781b      	ldrb	r3, [r3, #0]
 8001240:	4413      	add	r3, r2
 8001242:	021b      	lsls	r3, r3, #8
 8001244:	b21a      	sxth	r2, r3
 8001246:	4b29      	ldr	r3, [pc, #164]	; (80012ec <BMP280_get_trimming+0x164>)
 8001248:	801a      	strh	r2, [r3, #0]
	dig_P5 = (buf[14] + buf[15]<<8);
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	330e      	adds	r3, #14
 800124e:	781b      	ldrb	r3, [r3, #0]
 8001250:	461a      	mov	r2, r3
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	330f      	adds	r3, #15
 8001256:	781b      	ldrb	r3, [r3, #0]
 8001258:	4413      	add	r3, r2
 800125a:	021b      	lsls	r3, r3, #8
 800125c:	b21a      	sxth	r2, r3
 800125e:	4b24      	ldr	r3, [pc, #144]	; (80012f0 <BMP280_get_trimming+0x168>)
 8001260:	801a      	strh	r2, [r3, #0]
	dig_P6 = (buf[16] + buf[17]<<8);
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	3310      	adds	r3, #16
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	461a      	mov	r2, r3
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	3311      	adds	r3, #17
 800126e:	781b      	ldrb	r3, [r3, #0]
 8001270:	4413      	add	r3, r2
 8001272:	021b      	lsls	r3, r3, #8
 8001274:	b21a      	sxth	r2, r3
 8001276:	4b1f      	ldr	r3, [pc, #124]	; (80012f4 <BMP280_get_trimming+0x16c>)
 8001278:	801a      	strh	r2, [r3, #0]
	dig_P7 = (buf[18] + buf[19]<<8);
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	3312      	adds	r3, #18
 800127e:	781b      	ldrb	r3, [r3, #0]
 8001280:	461a      	mov	r2, r3
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	3313      	adds	r3, #19
 8001286:	781b      	ldrb	r3, [r3, #0]
 8001288:	4413      	add	r3, r2
 800128a:	021b      	lsls	r3, r3, #8
 800128c:	b21a      	sxth	r2, r3
 800128e:	4b1a      	ldr	r3, [pc, #104]	; (80012f8 <BMP280_get_trimming+0x170>)
 8001290:	801a      	strh	r2, [r3, #0]
	dig_P8 = (buf[20] + buf[21]<<8);
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	3314      	adds	r3, #20
 8001296:	781b      	ldrb	r3, [r3, #0]
 8001298:	461a      	mov	r2, r3
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	3315      	adds	r3, #21
 800129e:	781b      	ldrb	r3, [r3, #0]
 80012a0:	4413      	add	r3, r2
 80012a2:	021b      	lsls	r3, r3, #8
 80012a4:	b21a      	sxth	r2, r3
 80012a6:	4b15      	ldr	r3, [pc, #84]	; (80012fc <BMP280_get_trimming+0x174>)
 80012a8:	801a      	strh	r2, [r3, #0]
	dig_P9 = (buf[22] + buf[23]<<8);
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	3316      	adds	r3, #22
 80012ae:	781b      	ldrb	r3, [r3, #0]
 80012b0:	461a      	mov	r2, r3
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	3317      	adds	r3, #23
 80012b6:	781b      	ldrb	r3, [r3, #0]
 80012b8:	4413      	add	r3, r2
 80012ba:	021b      	lsls	r3, r3, #8
 80012bc:	b21a      	sxth	r2, r3
 80012be:	4b10      	ldr	r3, [pc, #64]	; (8001300 <BMP280_get_trimming+0x178>)
 80012c0:	801a      	strh	r2, [r3, #0]
	free(buf);
 80012c2:	6878      	ldr	r0, [r7, #4]
 80012c4:	f004 fb94 	bl	80059f0 <free>
	return 0;
 80012c8:	2300      	movs	r3, #0
}
 80012ca:	4618      	mov	r0, r3
 80012cc:	3708      	adds	r7, #8
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	20000200 	.word	0x20000200
 80012d8:	20000202 	.word	0x20000202
 80012dc:	20000204 	.word	0x20000204
 80012e0:	20000206 	.word	0x20000206
 80012e4:	20000208 	.word	0x20000208
 80012e8:	2000020a 	.word	0x2000020a
 80012ec:	2000020c 	.word	0x2000020c
 80012f0:	2000020e 	.word	0x2000020e
 80012f4:	20000210 	.word	0x20000210
 80012f8:	20000212 	.word	0x20000212
 80012fc:	20000214 	.word	0x20000214
 8001300:	20000216 	.word	0x20000216

08001304 <BMP280_init>:

int BMP280_init() {
 8001304:	b580      	push	{r7, lr}
 8001306:	b082      	sub	sp, #8
 8001308:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef ret;
	uint8_t ctrl = (0b010 << 5) | (0b101 << 2) | (0b11);
 800130a:	2357      	movs	r3, #87	; 0x57
 800130c:	71fb      	strb	r3, [r7, #7]
	/* 				osr_t x2       osr_p x16       normal mode   */

	printf("Configure...\r\n");
 800130e:	480e      	ldr	r0, [pc, #56]	; (8001348 <BMP280_init+0x44>)
 8001310:	f005 fbc0 	bl	8006a94 <puts>
	ret = BMP280_Write_Reg(BMP280_CTRL_MEAS_REG, ctrl);
 8001314:	22f4      	movs	r2, #244	; 0xf4
 8001316:	79fb      	ldrb	r3, [r7, #7]
 8001318:	4619      	mov	r1, r3
 800131a:	4610      	mov	r0, r2
 800131c:	f000 f81a 	bl	8001354 <BMP280_Write_Reg>
 8001320:	4603      	mov	r3, r0
 8001322:	71bb      	strb	r3, [r7, #6]
	if (ret == 0) {
 8001324:	79bb      	ldrb	r3, [r7, #6]
 8001326:	2b00      	cmp	r3, #0
 8001328:	d106      	bne.n	8001338 <BMP280_init+0x34>
		printf("Config Ok\r\n");
 800132a:	4808      	ldr	r0, [pc, #32]	; (800134c <BMP280_init+0x48>)
 800132c:	f005 fbb2 	bl	8006a94 <puts>
	} else {
		printf("Config not Ok!\r\n");
		return 1;
	}
	BMP280_get_trimming();
 8001330:	f7ff ff2a 	bl	8001188 <BMP280_get_trimming>
	return 0;
 8001334:	2300      	movs	r3, #0
 8001336:	e003      	b.n	8001340 <BMP280_init+0x3c>
		printf("Config not Ok!\r\n");
 8001338:	4805      	ldr	r0, [pc, #20]	; (8001350 <BMP280_init+0x4c>)
 800133a:	f005 fbab 	bl	8006a94 <puts>
		return 1;
 800133e:	2301      	movs	r3, #1
}
 8001340:	4618      	mov	r0, r3
 8001342:	3708      	adds	r7, #8
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}
 8001348:	0800a3ac 	.word	0x0800a3ac
 800134c:	0800a3bc 	.word	0x0800a3bc
 8001350:	0800a3c8 	.word	0x0800a3c8

08001354 <BMP280_Write_Reg>:

int BMP280_Write_Reg(uint8_t reg, uint8_t value) {
 8001354:	b580      	push	{r7, lr}
 8001356:	b086      	sub	sp, #24
 8001358:	af02      	add	r7, sp, #8
 800135a:	4603      	mov	r3, r0
 800135c:	460a      	mov	r2, r1
 800135e:	71fb      	strb	r3, [r7, #7]
 8001360:	4613      	mov	r3, r2
 8001362:	71bb      	strb	r3, [r7, #6]
	uint8_t buf[3];
	HAL_StatusTypeDef ret;

	buf[0] = reg;
 8001364:	79fb      	ldrb	r3, [r7, #7]
 8001366:	733b      	strb	r3, [r7, #12]
	buf[1] = value;
 8001368:	79bb      	ldrb	r3, [r7, #6]
 800136a:	737b      	strb	r3, [r7, #13]
	ret = HAL_I2C_Master_Transmit(&hi2c1, BMP280_ADDR, buf, 2, HAL_MAX_DELAY);
 800136c:	23ee      	movs	r3, #238	; 0xee
 800136e:	b299      	uxth	r1, r3
 8001370:	f107 020c 	add.w	r2, r7, #12
 8001374:	f04f 33ff 	mov.w	r3, #4294967295
 8001378:	9300      	str	r3, [sp, #0]
 800137a:	2302      	movs	r3, #2
 800137c:	4814      	ldr	r0, [pc, #80]	; (80013d0 <BMP280_Write_Reg+0x7c>)
 800137e:	f001 fe7d 	bl	800307c <HAL_I2C_Master_Transmit>
 8001382:	4603      	mov	r3, r0
 8001384:	73fb      	strb	r3, [r7, #15]
	if (ret != 0) {
 8001386:	7bfb      	ldrb	r3, [r7, #15]
 8001388:	2b00      	cmp	r3, #0
 800138a:	d002      	beq.n	8001392 <BMP280_Write_Reg+0x3e>
		printf("Problem with I2C Transmit\r\n");
 800138c:	4811      	ldr	r0, [pc, #68]	; (80013d4 <BMP280_Write_Reg+0x80>)
 800138e:	f005 fb81 	bl	8006a94 <puts>
	}

	ret = HAL_I2C_Master_Receive(&hi2c1, BMP280_ADDR, buf, 1, HAL_MAX_DELAY);
 8001392:	23ee      	movs	r3, #238	; 0xee
 8001394:	b299      	uxth	r1, r3
 8001396:	f107 020c 	add.w	r2, r7, #12
 800139a:	f04f 33ff 	mov.w	r3, #4294967295
 800139e:	9300      	str	r3, [sp, #0]
 80013a0:	2301      	movs	r3, #1
 80013a2:	480b      	ldr	r0, [pc, #44]	; (80013d0 <BMP280_Write_Reg+0x7c>)
 80013a4:	f001 ff68 	bl	8003278 <HAL_I2C_Master_Receive>
 80013a8:	4603      	mov	r3, r0
 80013aa:	73fb      	strb	r3, [r7, #15]
	if (ret != 0) {
 80013ac:	7bfb      	ldrb	r3, [r7, #15]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d002      	beq.n	80013b8 <BMP280_Write_Reg+0x64>
		printf("Problem with I2C Receive\r\n");
 80013b2:	4809      	ldr	r0, [pc, #36]	; (80013d8 <BMP280_Write_Reg+0x84>)
 80013b4:	f005 fb6e 	bl	8006a94 <puts>
	}

	if (buf[0] == value) {
 80013b8:	7b3b      	ldrb	r3, [r7, #12]
 80013ba:	79ba      	ldrb	r2, [r7, #6]
 80013bc:	429a      	cmp	r2, r3
 80013be:	d101      	bne.n	80013c4 <BMP280_Write_Reg+0x70>
		return 0;
 80013c0:	2300      	movs	r3, #0
 80013c2:	e000      	b.n	80013c6 <BMP280_Write_Reg+0x72>
	} else {
		return 1;
 80013c4:	2301      	movs	r3, #1
	}
}
 80013c6:	4618      	mov	r0, r3
 80013c8:	3710      	adds	r7, #16
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	20000258 	.word	0x20000258
 80013d4:	0800a3d8 	.word	0x0800a3d8
 80013d8:	0800a3f4 	.word	0x0800a3f4

080013dc <BMP280_Read_Reg>:

uint8_t* BMP280_Read_Reg(uint8_t reg, uint8_t length) {
 80013dc:	b580      	push	{r7, lr}
 80013de:	b086      	sub	sp, #24
 80013e0:	af02      	add	r7, sp, #8
 80013e2:	4603      	mov	r3, r0
 80013e4:	460a      	mov	r2, r1
 80013e6:	71fb      	strb	r3, [r7, #7]
 80013e8:	4613      	mov	r3, r2
 80013ea:	71bb      	strb	r3, [r7, #6]
	uint8_t *buf;
	HAL_StatusTypeDef ret;

	ret = HAL_I2C_Master_Transmit(&hi2c1, BMP280_ADDR, &reg, 1, HAL_MAX_DELAY);
 80013ec:	23ee      	movs	r3, #238	; 0xee
 80013ee:	b299      	uxth	r1, r3
 80013f0:	1dfa      	adds	r2, r7, #7
 80013f2:	f04f 33ff 	mov.w	r3, #4294967295
 80013f6:	9300      	str	r3, [sp, #0]
 80013f8:	2301      	movs	r3, #1
 80013fa:	4814      	ldr	r0, [pc, #80]	; (800144c <BMP280_Read_Reg+0x70>)
 80013fc:	f001 fe3e 	bl	800307c <HAL_I2C_Master_Transmit>
 8001400:	4603      	mov	r3, r0
 8001402:	73fb      	strb	r3, [r7, #15]
	if (ret != 0) {
 8001404:	7bfb      	ldrb	r3, [r7, #15]
 8001406:	2b00      	cmp	r3, #0
 8001408:	d002      	beq.n	8001410 <BMP280_Read_Reg+0x34>
		printf("Problem with I2C Transmit\r\n");
 800140a:	4811      	ldr	r0, [pc, #68]	; (8001450 <BMP280_Read_Reg+0x74>)
 800140c:	f005 fb42 	bl	8006a94 <puts>
	}

	buf = (uint8_t*) malloc(length);
 8001410:	79bb      	ldrb	r3, [r7, #6]
 8001412:	4618      	mov	r0, r3
 8001414:	f004 fae4 	bl	80059e0 <malloc>
 8001418:	4603      	mov	r3, r0
 800141a:	60bb      	str	r3, [r7, #8]
	ret = HAL_I2C_Master_Receive(&hi2c1, BMP280_ADDR, buf, length,
 800141c:	23ee      	movs	r3, #238	; 0xee
 800141e:	b299      	uxth	r1, r3
 8001420:	79bb      	ldrb	r3, [r7, #6]
 8001422:	b29b      	uxth	r3, r3
 8001424:	f04f 32ff 	mov.w	r2, #4294967295
 8001428:	9200      	str	r2, [sp, #0]
 800142a:	68ba      	ldr	r2, [r7, #8]
 800142c:	4807      	ldr	r0, [pc, #28]	; (800144c <BMP280_Read_Reg+0x70>)
 800142e:	f001 ff23 	bl	8003278 <HAL_I2C_Master_Receive>
 8001432:	4603      	mov	r3, r0
 8001434:	73fb      	strb	r3, [r7, #15]
	HAL_MAX_DELAY);
	if (ret != 0) {
 8001436:	7bfb      	ldrb	r3, [r7, #15]
 8001438:	2b00      	cmp	r3, #0
 800143a:	d002      	beq.n	8001442 <BMP280_Read_Reg+0x66>
		printf("Problem with I2C Receive\r\n");
 800143c:	4805      	ldr	r0, [pc, #20]	; (8001454 <BMP280_Read_Reg+0x78>)
 800143e:	f005 fb29 	bl	8006a94 <puts>
	}

	return buf;
 8001442:	68bb      	ldr	r3, [r7, #8]
}
 8001444:	4618      	mov	r0, r3
 8001446:	3710      	adds	r7, #16
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}
 800144c:	20000258 	.word	0x20000258
 8001450:	0800a3d8 	.word	0x0800a3d8
 8001454:	0800a3f4 	.word	0x0800a3f4

08001458 <BMP280_get_pressure>:
//	printf("\r\n");

	return adc_T;
}

BMP280_S32_t BMP280_get_pressure() {
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0
	uint8_t *buf;
	BMP280_S32_t adc_P;

	buf = BMP280_Read_Reg(BMP280_PRES_REG_MSB, BMP280_PRES_LEN);
 800145e:	23f7      	movs	r3, #247	; 0xf7
 8001460:	2203      	movs	r2, #3
 8001462:	4611      	mov	r1, r2
 8001464:	4618      	mov	r0, r3
 8001466:	f7ff ffb9 	bl	80013dc <BMP280_Read_Reg>
 800146a:	6078      	str	r0, [r7, #4]

	adc_P = ((BMP280_S32_t) (buf[0]) << 12) | ((BMP280_S32_t) (buf[1]) << 4)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	781b      	ldrb	r3, [r3, #0]
 8001470:	031a      	lsls	r2, r3, #12
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	3301      	adds	r3, #1
 8001476:	781b      	ldrb	r3, [r3, #0]
 8001478:	011b      	lsls	r3, r3, #4
 800147a:	4313      	orrs	r3, r2
			| ((BMP280_S32_t) (buf[2]) >> 4);
 800147c:	687a      	ldr	r2, [r7, #4]
 800147e:	3202      	adds	r2, #2
 8001480:	7812      	ldrb	r2, [r2, #0]
 8001482:	0912      	lsrs	r2, r2, #4
 8001484:	b2d2      	uxtb	r2, r2
	adc_P = ((BMP280_S32_t) (buf[0]) << 12) | ((BMP280_S32_t) (buf[1]) << 4)
 8001486:	4313      	orrs	r3, r2
 8001488:	603b      	str	r3, [r7, #0]

	free(buf);
 800148a:	6878      	ldr	r0, [r7, #4]
 800148c:	f004 fab0 	bl	80059f0 <free>

//	printf("Pressure:    0x");
//	printf("%05lX", adc_P);
//	printf("\r\n");

	return adc_P;
 8001490:	683b      	ldr	r3, [r7, #0]
}
 8001492:	4618      	mov	r0, r3
 8001494:	3708      	adds	r7, #8
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}
	...

0800149c <bmp280_compensate_P_int64>:
	return final_T;
}

// Returns pressure in Pa as unsigned 32 bit integer in Q24.8 format (24 integer bits and 8 fractional bits).
// Output value of “24674867” represents 24674867/256 = 96386.2 Pa = 963.862 hPa
uint32_t bmp280_compensate_P_int64() {
 800149c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80014a0:	b0ca      	sub	sp, #296	; 0x128
 80014a2:	af00      	add	r7, sp, #0
	BMP280_S32_t adc_P = BMP280_get_pressure();
 80014a4:	f7ff ffd8 	bl	8001458 <BMP280_get_pressure>
 80014a8:	f8c7 0124 	str.w	r0, [r7, #292]	; 0x124
	BMP280_S64_t var1, var2, p;
	var1 = ((BMP280_S64_t) t_fine) - 128000;
 80014ac:	4baf      	ldr	r3, [pc, #700]	; (800176c <bmp280_compensate_P_int64+0x2d0>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	17da      	asrs	r2, r3, #31
 80014b2:	461c      	mov	r4, r3
 80014b4:	4615      	mov	r5, r2
 80014b6:	f5b4 3afa 	subs.w	sl, r4, #128000	; 0x1f400
 80014ba:	f145 3bff 	adc.w	fp, r5, #4294967295
 80014be:	e9c7 ab46 	strd	sl, fp, [r7, #280]	; 0x118
	var2 = var1 * var1 * (BMP280_S64_t) dig_P6;
 80014c2:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 80014c6:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80014ca:	fb03 f102 	mul.w	r1, r3, r2
 80014ce:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 80014d2:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80014d6:	fb02 f303 	mul.w	r3, r2, r3
 80014da:	18ca      	adds	r2, r1, r3
 80014dc:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80014e0:	fba3 8903 	umull	r8, r9, r3, r3
 80014e4:	eb02 0309 	add.w	r3, r2, r9
 80014e8:	4699      	mov	r9, r3
 80014ea:	4ba1      	ldr	r3, [pc, #644]	; (8001770 <bmp280_compensate_P_int64+0x2d4>)
 80014ec:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014f0:	b21b      	sxth	r3, r3
 80014f2:	17da      	asrs	r2, r3, #31
 80014f4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80014f8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80014fc:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8001500:	4603      	mov	r3, r0
 8001502:	fb03 f209 	mul.w	r2, r3, r9
 8001506:	460b      	mov	r3, r1
 8001508:	fb08 f303 	mul.w	r3, r8, r3
 800150c:	4413      	add	r3, r2
 800150e:	4602      	mov	r2, r0
 8001510:	fba8 1202 	umull	r1, r2, r8, r2
 8001514:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8001518:	460a      	mov	r2, r1
 800151a:	f8c7 20c0 	str.w	r2, [r7, #192]	; 0xc0
 800151e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8001522:	4413      	add	r3, r2
 8001524:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8001528:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	; 0xc0
 800152c:	e9c7 3444 	strd	r3, r4, [r7, #272]	; 0x110
 8001530:	e9c7 3444 	strd	r3, r4, [r7, #272]	; 0x110
	var2 = var2 + ((var1 * (BMP280_S64_t) dig_P5) << 17);
 8001534:	4b8f      	ldr	r3, [pc, #572]	; (8001774 <bmp280_compensate_P_int64+0x2d8>)
 8001536:	f9b3 3000 	ldrsh.w	r3, [r3]
 800153a:	b21b      	sxth	r3, r3
 800153c:	17da      	asrs	r2, r3, #31
 800153e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8001542:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 8001546:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800154a:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	; 0xb0
 800154e:	462a      	mov	r2, r5
 8001550:	fb02 f203 	mul.w	r2, r2, r3
 8001554:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8001558:	4621      	mov	r1, r4
 800155a:	fb01 f303 	mul.w	r3, r1, r3
 800155e:	441a      	add	r2, r3
 8001560:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8001564:	4621      	mov	r1, r4
 8001566:	fba3 1301 	umull	r1, r3, r3, r1
 800156a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800156e:	460b      	mov	r3, r1
 8001570:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8001574:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8001578:	18d3      	adds	r3, r2, r3
 800157a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800157e:	f04f 0000 	mov.w	r0, #0
 8001582:	f04f 0100 	mov.w	r1, #0
 8001586:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	; 0x100
 800158a:	462b      	mov	r3, r5
 800158c:	0459      	lsls	r1, r3, #17
 800158e:	4623      	mov	r3, r4
 8001590:	ea41 31d3 	orr.w	r1, r1, r3, lsr #15
 8001594:	4623      	mov	r3, r4
 8001596:	0458      	lsls	r0, r3, #17
 8001598:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 800159c:	1814      	adds	r4, r2, r0
 800159e:	643c      	str	r4, [r7, #64]	; 0x40
 80015a0:	414b      	adcs	r3, r1
 80015a2:	647b      	str	r3, [r7, #68]	; 0x44
 80015a4:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 80015a8:	e9c7 3444 	strd	r3, r4, [r7, #272]	; 0x110
	var2 = var2 + (((BMP280_S64_t) dig_P4) << 35);
 80015ac:	4b72      	ldr	r3, [pc, #456]	; (8001778 <bmp280_compensate_P_int64+0x2dc>)
 80015ae:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015b2:	b21b      	sxth	r3, r3
 80015b4:	17da      	asrs	r2, r3, #31
 80015b6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80015ba:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80015be:	f04f 0000 	mov.w	r0, #0
 80015c2:	f04f 0100 	mov.w	r1, #0
 80015c6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80015ca:	00d9      	lsls	r1, r3, #3
 80015cc:	2000      	movs	r0, #0
 80015ce:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 80015d2:	1814      	adds	r4, r2, r0
 80015d4:	63bc      	str	r4, [r7, #56]	; 0x38
 80015d6:	414b      	adcs	r3, r1
 80015d8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80015da:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 80015de:	e9c7 3444 	strd	r3, r4, [r7, #272]	; 0x110
	var1 = ((var1 * var1 * (BMP280_S64_t) dig_P3) >> 8)
 80015e2:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 80015e6:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80015ea:	fb03 f102 	mul.w	r1, r3, r2
 80015ee:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 80015f2:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80015f6:	fb02 f303 	mul.w	r3, r2, r3
 80015fa:	18ca      	adds	r2, r1, r3
 80015fc:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8001600:	fba3 1303 	umull	r1, r3, r3, r3
 8001604:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8001608:	460b      	mov	r3, r1
 800160a:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800160e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001612:	18d3      	adds	r3, r2, r3
 8001614:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8001618:	4b58      	ldr	r3, [pc, #352]	; (800177c <bmp280_compensate_P_int64+0x2e0>)
 800161a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800161e:	b21b      	sxth	r3, r3
 8001620:	17da      	asrs	r2, r3, #31
 8001622:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8001626:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800162a:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	; 0xf8
 800162e:	462b      	mov	r3, r5
 8001630:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8001634:	4642      	mov	r2, r8
 8001636:	fb02 f203 	mul.w	r2, r2, r3
 800163a:	464b      	mov	r3, r9
 800163c:	4621      	mov	r1, r4
 800163e:	fb01 f303 	mul.w	r3, r1, r3
 8001642:	4413      	add	r3, r2
 8001644:	4622      	mov	r2, r4
 8001646:	4641      	mov	r1, r8
 8001648:	fba2 1201 	umull	r1, r2, r2, r1
 800164c:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8001650:	460a      	mov	r2, r1
 8001652:	f8c7 20f0 	str.w	r2, [r7, #240]	; 0xf0
 8001656:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 800165a:	4413      	add	r3, r2
 800165c:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8001660:	f04f 0000 	mov.w	r0, #0
 8001664:	f04f 0100 	mov.w	r1, #0
 8001668:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	; 0xf0
 800166c:	4623      	mov	r3, r4
 800166e:	0a18      	lsrs	r0, r3, #8
 8001670:	462b      	mov	r3, r5
 8001672:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001676:	462b      	mov	r3, r5
 8001678:	1219      	asrs	r1, r3, #8
			+ ((var1 * (BMP280_S64_t) dig_P2) << 12);
 800167a:	4b41      	ldr	r3, [pc, #260]	; (8001780 <bmp280_compensate_P_int64+0x2e4>)
 800167c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001680:	b21b      	sxth	r3, r3
 8001682:	17da      	asrs	r2, r3, #31
 8001684:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8001688:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 800168c:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8001690:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	; 0x98
 8001694:	464a      	mov	r2, r9
 8001696:	fb02 f203 	mul.w	r2, r2, r3
 800169a:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800169e:	4644      	mov	r4, r8
 80016a0:	fb04 f303 	mul.w	r3, r4, r3
 80016a4:	441a      	add	r2, r3
 80016a6:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80016aa:	4644      	mov	r4, r8
 80016ac:	fba3 4304 	umull	r4, r3, r3, r4
 80016b0:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80016b4:	4623      	mov	r3, r4
 80016b6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80016ba:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80016be:	18d3      	adds	r3, r2, r3
 80016c0:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80016c4:	f04f 0200 	mov.w	r2, #0
 80016c8:	f04f 0300 	mov.w	r3, #0
 80016cc:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	; 0xe8
 80016d0:	464c      	mov	r4, r9
 80016d2:	0323      	lsls	r3, r4, #12
 80016d4:	4644      	mov	r4, r8
 80016d6:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 80016da:	4644      	mov	r4, r8
 80016dc:	0322      	lsls	r2, r4, #12
	var1 = ((var1 * var1 * (BMP280_S64_t) dig_P3) >> 8)
 80016de:	1884      	adds	r4, r0, r2
 80016e0:	633c      	str	r4, [r7, #48]	; 0x30
 80016e2:	eb41 0303 	adc.w	r3, r1, r3
 80016e6:	637b      	str	r3, [r7, #52]	; 0x34
 80016e8:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 80016ec:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
	var1 = (((((BMP280_S64_t) 1) << 47) + var1)) * ((BMP280_S64_t) dig_P1)
 80016f0:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 80016f4:	f503 4100 	add.w	r1, r3, #32768	; 0x8000
 80016f8:	f8c7 1094 	str.w	r1, [r7, #148]	; 0x94
 80016fc:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 8001700:	4b20      	ldr	r3, [pc, #128]	; (8001784 <bmp280_compensate_P_int64+0x2e8>)
 8001702:	881b      	ldrh	r3, [r3, #0]
 8001704:	b29b      	uxth	r3, r3
 8001706:	2200      	movs	r2, #0
 8001708:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800170c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8001710:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8001714:	462b      	mov	r3, r5
 8001716:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800171a:	4642      	mov	r2, r8
 800171c:	fb02 f203 	mul.w	r2, r2, r3
 8001720:	464b      	mov	r3, r9
 8001722:	4621      	mov	r1, r4
 8001724:	fb01 f303 	mul.w	r3, r1, r3
 8001728:	4413      	add	r3, r2
 800172a:	4622      	mov	r2, r4
 800172c:	4641      	mov	r1, r8
 800172e:	fba2 1201 	umull	r1, r2, r2, r1
 8001732:	f8c7 20e4 	str.w	r2, [r7, #228]	; 0xe4
 8001736:	460a      	mov	r2, r1
 8001738:	f8c7 20e0 	str.w	r2, [r7, #224]	; 0xe0
 800173c:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8001740:	4413      	add	r3, r2
 8001742:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8001746:	f04f 0200 	mov.w	r2, #0
 800174a:	f04f 0300 	mov.w	r3, #0
 800174e:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	; 0xe0
 8001752:	4629      	mov	r1, r5
 8001754:	104a      	asrs	r2, r1, #1
 8001756:	4629      	mov	r1, r5
 8001758:	17cb      	asrs	r3, r1, #31
 800175a:	e9c7 2346 	strd	r2, r3, [r7, #280]	; 0x118
			>> 33;
	if (var1 == 0) {
 800175e:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8001762:	4313      	orrs	r3, r2
 8001764:	d110      	bne.n	8001788 <bmp280_compensate_P_int64+0x2ec>
		return 0; // avoid exception caused by division by zero
 8001766:	2300      	movs	r3, #0
 8001768:	e15f      	b.n	8001a2a <bmp280_compensate_P_int64+0x58e>
 800176a:	bf00      	nop
 800176c:	20000218 	.word	0x20000218
 8001770:	20000210 	.word	0x20000210
 8001774:	2000020e 	.word	0x2000020e
 8001778:	2000020c 	.word	0x2000020c
 800177c:	2000020a 	.word	0x2000020a
 8001780:	20000208 	.word	0x20000208
 8001784:	20000206 	.word	0x20000206
	}
	p = 1048576 - adc_P;
 8001788:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800178c:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 8001790:	17da      	asrs	r2, r3, #31
 8001792:	62bb      	str	r3, [r7, #40]	; 0x28
 8001794:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001796:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 800179a:	e9c7 3442 	strd	r3, r4, [r7, #264]	; 0x108
	p = (((p << 31) - var2) * 3125) / var1;
 800179e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80017a2:	105b      	asrs	r3, r3, #1
 80017a4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80017a8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80017ac:	07db      	lsls	r3, r3, #31
 80017ae:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80017b2:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 80017b6:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	; 0x80
 80017ba:	4621      	mov	r1, r4
 80017bc:	1a89      	subs	r1, r1, r2
 80017be:	67b9      	str	r1, [r7, #120]	; 0x78
 80017c0:	4629      	mov	r1, r5
 80017c2:	eb61 0303 	sbc.w	r3, r1, r3
 80017c6:	67fb      	str	r3, [r7, #124]	; 0x7c
 80017c8:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 80017cc:	4622      	mov	r2, r4
 80017ce:	462b      	mov	r3, r5
 80017d0:	1891      	adds	r1, r2, r2
 80017d2:	6239      	str	r1, [r7, #32]
 80017d4:	415b      	adcs	r3, r3
 80017d6:	627b      	str	r3, [r7, #36]	; 0x24
 80017d8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80017dc:	4621      	mov	r1, r4
 80017de:	1851      	adds	r1, r2, r1
 80017e0:	61b9      	str	r1, [r7, #24]
 80017e2:	4629      	mov	r1, r5
 80017e4:	414b      	adcs	r3, r1
 80017e6:	61fb      	str	r3, [r7, #28]
 80017e8:	f04f 0200 	mov.w	r2, #0
 80017ec:	f04f 0300 	mov.w	r3, #0
 80017f0:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 80017f4:	4649      	mov	r1, r9
 80017f6:	018b      	lsls	r3, r1, #6
 80017f8:	4641      	mov	r1, r8
 80017fa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80017fe:	4641      	mov	r1, r8
 8001800:	018a      	lsls	r2, r1, #6
 8001802:	4641      	mov	r1, r8
 8001804:	1889      	adds	r1, r1, r2
 8001806:	6139      	str	r1, [r7, #16]
 8001808:	4649      	mov	r1, r9
 800180a:	eb43 0101 	adc.w	r1, r3, r1
 800180e:	6179      	str	r1, [r7, #20]
 8001810:	f04f 0200 	mov.w	r2, #0
 8001814:	f04f 0300 	mov.w	r3, #0
 8001818:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 800181c:	4649      	mov	r1, r9
 800181e:	008b      	lsls	r3, r1, #2
 8001820:	4641      	mov	r1, r8
 8001822:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001826:	4641      	mov	r1, r8
 8001828:	008a      	lsls	r2, r1, #2
 800182a:	4610      	mov	r0, r2
 800182c:	4619      	mov	r1, r3
 800182e:	4603      	mov	r3, r0
 8001830:	4622      	mov	r2, r4
 8001832:	189b      	adds	r3, r3, r2
 8001834:	60bb      	str	r3, [r7, #8]
 8001836:	460b      	mov	r3, r1
 8001838:	462a      	mov	r2, r5
 800183a:	eb42 0303 	adc.w	r3, r2, r3
 800183e:	60fb      	str	r3, [r7, #12]
 8001840:	f04f 0200 	mov.w	r2, #0
 8001844:	f04f 0300 	mov.w	r3, #0
 8001848:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 800184c:	4649      	mov	r1, r9
 800184e:	008b      	lsls	r3, r1, #2
 8001850:	4641      	mov	r1, r8
 8001852:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001856:	4641      	mov	r1, r8
 8001858:	008a      	lsls	r2, r1, #2
 800185a:	4610      	mov	r0, r2
 800185c:	4619      	mov	r1, r3
 800185e:	4603      	mov	r3, r0
 8001860:	4622      	mov	r2, r4
 8001862:	189b      	adds	r3, r3, r2
 8001864:	673b      	str	r3, [r7, #112]	; 0x70
 8001866:	462b      	mov	r3, r5
 8001868:	460a      	mov	r2, r1
 800186a:	eb42 0303 	adc.w	r3, r2, r3
 800186e:	677b      	str	r3, [r7, #116]	; 0x74
 8001870:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8001874:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8001878:	f7ff fa36 	bl	8000ce8 <__aeabi_ldivmod>
 800187c:	4602      	mov	r2, r0
 800187e:	460b      	mov	r3, r1
 8001880:	e9c7 2342 	strd	r2, r3, [r7, #264]	; 0x108
	var1 = (((BMP280_S64_t) dig_P9) * (p >> 13) * (p >> 13)) >> 25;
 8001884:	4b6c      	ldr	r3, [pc, #432]	; (8001a38 <bmp280_compensate_P_int64+0x59c>)
 8001886:	f9b3 3000 	ldrsh.w	r3, [r3]
 800188a:	b21b      	sxth	r3, r3
 800188c:	17da      	asrs	r2, r3, #31
 800188e:	66bb      	str	r3, [r7, #104]	; 0x68
 8001890:	66fa      	str	r2, [r7, #108]	; 0x6c
 8001892:	e9d7 2342 	ldrd	r2, r3, [r7, #264]	; 0x108
 8001896:	f04f 0000 	mov.w	r0, #0
 800189a:	f04f 0100 	mov.w	r1, #0
 800189e:	0b50      	lsrs	r0, r2, #13
 80018a0:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 80018a4:	1359      	asrs	r1, r3, #13
 80018a6:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	; 0x68
 80018aa:	462b      	mov	r3, r5
 80018ac:	fb00 f203 	mul.w	r2, r0, r3
 80018b0:	4623      	mov	r3, r4
 80018b2:	fb03 f301 	mul.w	r3, r3, r1
 80018b6:	4413      	add	r3, r2
 80018b8:	4622      	mov	r2, r4
 80018ba:	fba2 1200 	umull	r1, r2, r2, r0
 80018be:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80018c2:	460a      	mov	r2, r1
 80018c4:	f8c7 20d8 	str.w	r2, [r7, #216]	; 0xd8
 80018c8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 80018cc:	4413      	add	r3, r2
 80018ce:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80018d2:	e9d7 2342 	ldrd	r2, r3, [r7, #264]	; 0x108
 80018d6:	f04f 0000 	mov.w	r0, #0
 80018da:	f04f 0100 	mov.w	r1, #0
 80018de:	0b50      	lsrs	r0, r2, #13
 80018e0:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 80018e4:	1359      	asrs	r1, r3, #13
 80018e6:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	; 0xd8
 80018ea:	462b      	mov	r3, r5
 80018ec:	fb00 f203 	mul.w	r2, r0, r3
 80018f0:	4623      	mov	r3, r4
 80018f2:	fb03 f301 	mul.w	r3, r3, r1
 80018f6:	4413      	add	r3, r2
 80018f8:	4622      	mov	r2, r4
 80018fa:	fba2 1200 	umull	r1, r2, r2, r0
 80018fe:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8001902:	460a      	mov	r2, r1
 8001904:	f8c7 20d0 	str.w	r2, [r7, #208]	; 0xd0
 8001908:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 800190c:	4413      	add	r3, r2
 800190e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8001912:	f04f 0200 	mov.w	r2, #0
 8001916:	f04f 0300 	mov.w	r3, #0
 800191a:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	; 0xd0
 800191e:	4621      	mov	r1, r4
 8001920:	0e4a      	lsrs	r2, r1, #25
 8001922:	4629      	mov	r1, r5
 8001924:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 8001928:	4629      	mov	r1, r5
 800192a:	164b      	asrs	r3, r1, #25
 800192c:	e9c7 2346 	strd	r2, r3, [r7, #280]	; 0x118
	var2 = (((BMP280_S64_t) dig_P8) * p) >> 19;
 8001930:	4b42      	ldr	r3, [pc, #264]	; (8001a3c <bmp280_compensate_P_int64+0x5a0>)
 8001932:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001936:	b21b      	sxth	r3, r3
 8001938:	17da      	asrs	r2, r3, #31
 800193a:	663b      	str	r3, [r7, #96]	; 0x60
 800193c:	667a      	str	r2, [r7, #100]	; 0x64
 800193e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001942:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8001946:	462a      	mov	r2, r5
 8001948:	fb02 f203 	mul.w	r2, r2, r3
 800194c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001950:	4621      	mov	r1, r4
 8001952:	fb01 f303 	mul.w	r3, r1, r3
 8001956:	4413      	add	r3, r2
 8001958:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 800195c:	4621      	mov	r1, r4
 800195e:	fba2 1201 	umull	r1, r2, r2, r1
 8001962:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 8001966:	460a      	mov	r2, r1
 8001968:	f8c7 20c8 	str.w	r2, [r7, #200]	; 0xc8
 800196c:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 8001970:	4413      	add	r3, r2
 8001972:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8001976:	f04f 0200 	mov.w	r2, #0
 800197a:	f04f 0300 	mov.w	r3, #0
 800197e:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	; 0xc8
 8001982:	4621      	mov	r1, r4
 8001984:	0cca      	lsrs	r2, r1, #19
 8001986:	4629      	mov	r1, r5
 8001988:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 800198c:	4629      	mov	r1, r5
 800198e:	14cb      	asrs	r3, r1, #19
 8001990:	e9c7 2344 	strd	r2, r3, [r7, #272]	; 0x110
	p = ((p + var1 + var2) >> 8) + (((BMP280_S64_t) dig_P7) << 4);
 8001994:	e9d7 0142 	ldrd	r0, r1, [r7, #264]	; 0x108
 8001998:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 800199c:	1884      	adds	r4, r0, r2
 800199e:	65bc      	str	r4, [r7, #88]	; 0x58
 80019a0:	eb41 0303 	adc.w	r3, r1, r3
 80019a4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80019a6:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 80019aa:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 80019ae:	4621      	mov	r1, r4
 80019b0:	1889      	adds	r1, r1, r2
 80019b2:	6539      	str	r1, [r7, #80]	; 0x50
 80019b4:	4629      	mov	r1, r5
 80019b6:	eb43 0101 	adc.w	r1, r3, r1
 80019ba:	6579      	str	r1, [r7, #84]	; 0x54
 80019bc:	f04f 0000 	mov.w	r0, #0
 80019c0:	f04f 0100 	mov.w	r1, #0
 80019c4:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 80019c8:	4623      	mov	r3, r4
 80019ca:	0a18      	lsrs	r0, r3, #8
 80019cc:	462b      	mov	r3, r5
 80019ce:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 80019d2:	462b      	mov	r3, r5
 80019d4:	1219      	asrs	r1, r3, #8
 80019d6:	4b1a      	ldr	r3, [pc, #104]	; (8001a40 <bmp280_compensate_P_int64+0x5a4>)
 80019d8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019dc:	b21b      	sxth	r3, r3
 80019de:	17da      	asrs	r2, r3, #31
 80019e0:	64bb      	str	r3, [r7, #72]	; 0x48
 80019e2:	64fa      	str	r2, [r7, #76]	; 0x4c
 80019e4:	f04f 0200 	mov.w	r2, #0
 80019e8:	f04f 0300 	mov.w	r3, #0
 80019ec:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	; 0x48
 80019f0:	464c      	mov	r4, r9
 80019f2:	0123      	lsls	r3, r4, #4
 80019f4:	4644      	mov	r4, r8
 80019f6:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 80019fa:	4644      	mov	r4, r8
 80019fc:	0122      	lsls	r2, r4, #4
 80019fe:	1884      	adds	r4, r0, r2
 8001a00:	603c      	str	r4, [r7, #0]
 8001a02:	eb41 0303 	adc.w	r3, r1, r3
 8001a06:	607b      	str	r3, [r7, #4]
 8001a08:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001a0c:	e9c7 3442 	strd	r3, r4, [r7, #264]	; 0x108
	final_P = (uint32_t) p/256;
 8001a10:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001a14:	0a1b      	lsrs	r3, r3, #8
 8001a16:	4a0b      	ldr	r2, [pc, #44]	; (8001a44 <bmp280_compensate_P_int64+0x5a8>)
 8001a18:	6013      	str	r3, [r2, #0]
	printf("P=%ldPa\r\n",final_P);
 8001a1a:	4b0a      	ldr	r3, [pc, #40]	; (8001a44 <bmp280_compensate_P_int64+0x5a8>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	4619      	mov	r1, r3
 8001a20:	4809      	ldr	r0, [pc, #36]	; (8001a48 <bmp280_compensate_P_int64+0x5ac>)
 8001a22:	f004 ffd1 	bl	80069c8 <iprintf>
	return final_P;
 8001a26:	4b07      	ldr	r3, [pc, #28]	; (8001a44 <bmp280_compensate_P_int64+0x5a8>)
 8001a28:	681b      	ldr	r3, [r3, #0]
}
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f507 7794 	add.w	r7, r7, #296	; 0x128
 8001a30:	46bd      	mov	sp, r7
 8001a32:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001a36:	bf00      	nop
 8001a38:	20000216 	.word	0x20000216
 8001a3c:	20000214 	.word	0x20000214
 8001a40:	20000212 	.word	0x20000212
 8001a44:	2000021c 	.word	0x2000021c
 8001a48:	0800a41c 	.word	0x0800a41c

08001a4c <interface_stm32_raspberrypi>:

uint8_t temperature[] = "T=+12.50_C\r\n";

char *token;

void interface_stm32_raspberrypi(void) {
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	af00      	add	r7, sp, #0

	if (uartRxReceived) {
 8001a50:	4b23      	ldr	r3, [pc, #140]	; (8001ae0 <interface_stm32_raspberrypi+0x94>)
 8001a52:	781b      	ldrb	r3, [r3, #0]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d040      	beq.n	8001ada <interface_stm32_raspberrypi+0x8e>
		if (strcmp(short_uartRxBuffer, "GET_T") == 0) {
 8001a58:	4922      	ldr	r1, [pc, #136]	; (8001ae4 <interface_stm32_raspberrypi+0x98>)
 8001a5a:	4823      	ldr	r0, [pc, #140]	; (8001ae8 <interface_stm32_raspberrypi+0x9c>)
 8001a5c:	f7fe fbd8 	bl	8000210 <strcmp>
 8001a60:	4603      	mov	r3, r0
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d105      	bne.n	8001a72 <interface_stm32_raspberrypi+0x26>
			//bmp280_compensate_T_int32();
			HAL_UART_Transmit(&huart1, temperature, sizeof(temperature), 100);
 8001a66:	2364      	movs	r3, #100	; 0x64
 8001a68:	220d      	movs	r2, #13
 8001a6a:	4920      	ldr	r1, [pc, #128]	; (8001aec <interface_stm32_raspberrypi+0xa0>)
 8001a6c:	4820      	ldr	r0, [pc, #128]	; (8001af0 <interface_stm32_raspberrypi+0xa4>)
 8001a6e:	f002 ff8c 	bl	800498a <HAL_UART_Transmit>
		}
		if (strcmp(short_uartRxBuffer, "GET_P") == 0) {
 8001a72:	4920      	ldr	r1, [pc, #128]	; (8001af4 <interface_stm32_raspberrypi+0xa8>)
 8001a74:	481c      	ldr	r0, [pc, #112]	; (8001ae8 <interface_stm32_raspberrypi+0x9c>)
 8001a76:	f7fe fbcb 	bl	8000210 <strcmp>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d101      	bne.n	8001a84 <interface_stm32_raspberrypi+0x38>
			bmp280_compensate_P_int64();
 8001a80:	f7ff fd0c 	bl	800149c <bmp280_compensate_P_int64>
		}
//		if (strcmp(short_uartRxBuffer, "SET_K") == 0) {
//			uartRxReceived=0;
//		}
		if (strcmp(short_uartRxBuffer[0], "=") == 0) {
 8001a84:	4b18      	ldr	r3, [pc, #96]	; (8001ae8 <interface_stm32_raspberrypi+0x9c>)
 8001a86:	781b      	ldrb	r3, [r3, #0]
 8001a88:	491b      	ldr	r1, [pc, #108]	; (8001af8 <interface_stm32_raspberrypi+0xac>)
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f7fe fbc0 	bl	8000210 <strcmp>
 8001a90:	4603      	mov	r3, r0
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d111      	bne.n	8001aba <interface_stm32_raspberrypi+0x6e>
			token = strtok(short_uartRxBuffer,"=");
 8001a96:	4918      	ldr	r1, [pc, #96]	; (8001af8 <interface_stm32_raspberrypi+0xac>)
 8001a98:	4813      	ldr	r0, [pc, #76]	; (8001ae8 <interface_stm32_raspberrypi+0x9c>)
 8001a9a:	f005 f903 	bl	8006ca4 <strtok>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	4a16      	ldr	r2, [pc, #88]	; (8001afc <interface_stm32_raspberrypi+0xb0>)
 8001aa2:	6013      	str	r3, [r2, #0]
			K = *token;
 8001aa4:	4b15      	ldr	r3, [pc, #84]	; (8001afc <interface_stm32_raspberrypi+0xb0>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	781a      	ldrb	r2, [r3, #0]
 8001aaa:	4b15      	ldr	r3, [pc, #84]	; (8001b00 <interface_stm32_raspberrypi+0xb4>)
 8001aac:	701a      	strb	r2, [r3, #0]
			printf("K=%d\r\n",K);
 8001aae:	4b14      	ldr	r3, [pc, #80]	; (8001b00 <interface_stm32_raspberrypi+0xb4>)
 8001ab0:	781b      	ldrb	r3, [r3, #0]
 8001ab2:	4619      	mov	r1, r3
 8001ab4:	4813      	ldr	r0, [pc, #76]	; (8001b04 <interface_stm32_raspberrypi+0xb8>)
 8001ab6:	f004 ff87 	bl	80069c8 <iprintf>
		}
		if (strcmp(short_uartRxBuffer, "GET_A") == 0) {
 8001aba:	4913      	ldr	r1, [pc, #76]	; (8001b08 <interface_stm32_raspberrypi+0xbc>)
 8001abc:	480a      	ldr	r0, [pc, #40]	; (8001ae8 <interface_stm32_raspberrypi+0x9c>)
 8001abe:	f7fe fba7 	bl	8000210 <strcmp>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d105      	bne.n	8001ad4 <interface_stm32_raspberrypi+0x88>
			printf("A=%d\r\n",angle);
 8001ac8:	4b10      	ldr	r3, [pc, #64]	; (8001b0c <interface_stm32_raspberrypi+0xc0>)
 8001aca:	781b      	ldrb	r3, [r3, #0]
 8001acc:	4619      	mov	r1, r3
 8001ace:	4810      	ldr	r0, [pc, #64]	; (8001b10 <interface_stm32_raspberrypi+0xc4>)
 8001ad0:	f004 ff7a 	bl	80069c8 <iprintf>
		}
		uartRxReceived = 0;
 8001ad4:	4b02      	ldr	r3, [pc, #8]	; (8001ae0 <interface_stm32_raspberrypi+0x94>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	701a      	strb	r2, [r3, #0]
	}
}
 8001ada:	bf00      	nop
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	20000220 	.word	0x20000220
 8001ae4:	0800a428 	.word	0x0800a428
 8001ae8:	20000224 	.word	0x20000224
 8001aec:	20000000 	.word	0x20000000
 8001af0:	200002ac 	.word	0x200002ac
 8001af4:	0800a430 	.word	0x0800a430
 8001af8:	0800a438 	.word	0x0800a438
 8001afc:	2000022c 	.word	0x2000022c
 8001b00:	20000229 	.word	0x20000229
 8001b04:	0800a43c 	.word	0x0800a43c
 8001b08:	0800a444 	.word	0x0800a444
 8001b0c:	2000000d 	.word	0x2000000d
 8001b10:	0800a44c 	.word	0x0800a44c

08001b14 <HAL_UART_RxCpltCallback>:
 uartRxReceived = 0;
 }

 }*/

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b082      	sub	sp, #8
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
	uartRxReceived = 1;
 8001b1c:	4b05      	ldr	r3, [pc, #20]	; (8001b34 <HAL_UART_RxCpltCallback+0x20>)
 8001b1e:	2201      	movs	r2, #1
 8001b20:	701a      	strb	r2, [r3, #0]
	HAL_UART_Receive_IT(&huart1, short_uartRxBuffer, SHORT_UART_RX_BUFFER_SIZE);
 8001b22:	2205      	movs	r2, #5
 8001b24:	4904      	ldr	r1, [pc, #16]	; (8001b38 <HAL_UART_RxCpltCallback+0x24>)
 8001b26:	4805      	ldr	r0, [pc, #20]	; (8001b3c <HAL_UART_RxCpltCallback+0x28>)
 8001b28:	f002 ffc1 	bl	8004aae <HAL_UART_Receive_IT>
}
 8001b2c:	bf00      	nop
 8001b2e:	3708      	adds	r7, #8
 8001b30:	46bd      	mov	sp, r7
 8001b32:	bd80      	pop	{r7, pc}
 8001b34:	20000220 	.word	0x20000220
 8001b38:	20000224 	.word	0x20000224
 8001b3c:	200002ac 	.word	0x200002ac

08001b40 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	test_frame_forward[0] = 0x54;
 8001b44:	4b16      	ldr	r3, [pc, #88]	; (8001ba0 <main+0x60>)
 8001b46:	2254      	movs	r2, #84	; 0x54
 8001b48:	701a      	strb	r2, [r3, #0]
	test_frame_forward[1] = 0x00;
 8001b4a:	4b15      	ldr	r3, [pc, #84]	; (8001ba0 <main+0x60>)
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	705a      	strb	r2, [r3, #1]
	test_frame_reverse[0] = 0x54;
 8001b50:	4b14      	ldr	r3, [pc, #80]	; (8001ba4 <main+0x64>)
 8001b52:	2254      	movs	r2, #84	; 0x54
 8001b54:	701a      	strb	r2, [r3, #0]
	test_frame_reverse[1] = 0x01;
 8001b56:	4b13      	ldr	r3, [pc, #76]	; (8001ba4 <main+0x64>)
 8001b58:	2201      	movs	r2, #1
 8001b5a:	705a      	strb	r2, [r3, #1]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b5c:	f000 fc46 	bl	80023ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b60:	f000 f828 	bl	8001bb4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b64:	f000 f94a 	bl	8001dfc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001b68:	f000 f91e 	bl	8001da8 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001b6c:	f000 f8c4 	bl	8001cf8 <MX_I2C1_Init>
  MX_CAN1_Init();
 8001b70:	f000 f88c 	bl	8001c8c <MX_CAN1_Init>
  MX_USART1_UART_Init();
 8001b74:	f000 f8ee 	bl	8001d54 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
	//Shell_Init();
  if (HAL_CAN_Start(&hcan1) != HAL_OK)
 8001b78:	480b      	ldr	r0, [pc, #44]	; (8001ba8 <main+0x68>)
 8001b7a:	f000 fda4 	bl	80026c6 <HAL_CAN_Start>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d001      	beq.n	8001b88 <main+0x48>
	Error_Handler();
 8001b84:	f000 f9a8 	bl	8001ed8 <Error_Handler>
  HAL_UART_Receive_IT(&huart1, short_uartRxBuffer, SHORT_UART_RX_BUFFER_SIZE);
 8001b88:	2205      	movs	r2, #5
 8001b8a:	4908      	ldr	r1, [pc, #32]	; (8001bac <main+0x6c>)
 8001b8c:	4808      	ldr	r0, [pc, #32]	; (8001bb0 <main+0x70>)
 8001b8e:	f002 ff8e 	bl	8004aae <HAL_UART_Receive_IT>
  //HAL_UART_Receive_IT(&huart1, long_uartRxBuffer, LONG_UART_RX_BUFFER_SIZE);
  BMP280_check();
 8001b92:	f7ff faad 	bl	80010f0 <BMP280_check>
  BMP280_init();
 8001b96:	f7ff fbb5 	bl	8001304 <BMP280_init>
		else {
			if (HAL_CAN_AddTxMessage(&hcan1, &automatic_mode_test,
				test_frame_reverse, &test_mail_box) != HAL_OK)
				Error_Handler();
		HAL_Delay(2000);*/
		interface_stm32_raspberrypi();
 8001b9a:	f7ff ff57 	bl	8001a4c <interface_stm32_raspberrypi>
 8001b9e:	e7fc      	b.n	8001b9a <main+0x5a>
 8001ba0:	20000334 	.word	0x20000334
 8001ba4:	20000338 	.word	0x20000338
 8001ba8:	20000230 	.word	0x20000230
 8001bac:	20000224 	.word	0x20000224
 8001bb0:	200002ac 	.word	0x200002ac

08001bb4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b094      	sub	sp, #80	; 0x50
 8001bb8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001bba:	f107 031c 	add.w	r3, r7, #28
 8001bbe:	2234      	movs	r2, #52	; 0x34
 8001bc0:	2100      	movs	r1, #0
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f005 f866 	bl	8006c94 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001bc8:	f107 0308 	add.w	r3, r7, #8
 8001bcc:	2200      	movs	r2, #0
 8001bce:	601a      	str	r2, [r3, #0]
 8001bd0:	605a      	str	r2, [r3, #4]
 8001bd2:	609a      	str	r2, [r3, #8]
 8001bd4:	60da      	str	r2, [r3, #12]
 8001bd6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bd8:	2300      	movs	r3, #0
 8001bda:	607b      	str	r3, [r7, #4]
 8001bdc:	4b29      	ldr	r3, [pc, #164]	; (8001c84 <SystemClock_Config+0xd0>)
 8001bde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001be0:	4a28      	ldr	r2, [pc, #160]	; (8001c84 <SystemClock_Config+0xd0>)
 8001be2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001be6:	6413      	str	r3, [r2, #64]	; 0x40
 8001be8:	4b26      	ldr	r3, [pc, #152]	; (8001c84 <SystemClock_Config+0xd0>)
 8001bea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bf0:	607b      	str	r3, [r7, #4]
 8001bf2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	603b      	str	r3, [r7, #0]
 8001bf8:	4b23      	ldr	r3, [pc, #140]	; (8001c88 <SystemClock_Config+0xd4>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001c00:	4a21      	ldr	r2, [pc, #132]	; (8001c88 <SystemClock_Config+0xd4>)
 8001c02:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c06:	6013      	str	r3, [r2, #0]
 8001c08:	4b1f      	ldr	r3, [pc, #124]	; (8001c88 <SystemClock_Config+0xd4>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001c10:	603b      	str	r3, [r7, #0]
 8001c12:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001c14:	2302      	movs	r3, #2
 8001c16:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c18:	2301      	movs	r3, #1
 8001c1a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001c1c:	2310      	movs	r3, #16
 8001c1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c20:	2302      	movs	r3, #2
 8001c22:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001c24:	2300      	movs	r3, #0
 8001c26:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001c28:	2308      	movs	r3, #8
 8001c2a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 80;
 8001c2c:	2350      	movs	r3, #80	; 0x50
 8001c2e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001c30:	2302      	movs	r3, #2
 8001c32:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001c34:	2302      	movs	r3, #2
 8001c36:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001c38:	2302      	movs	r3, #2
 8001c3a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c3c:	f107 031c 	add.w	r3, r7, #28
 8001c40:	4618      	mov	r0, r3
 8001c42:	f002 fbb7 	bl	80043b4 <HAL_RCC_OscConfig>
 8001c46:	4603      	mov	r3, r0
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d001      	beq.n	8001c50 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001c4c:	f000 f944 	bl	8001ed8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c50:	230f      	movs	r3, #15
 8001c52:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c54:	2302      	movs	r3, #2
 8001c56:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001c5c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c60:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c62:	2300      	movs	r3, #0
 8001c64:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001c66:	f107 0308 	add.w	r3, r7, #8
 8001c6a:	2102      	movs	r1, #2
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f002 f857 	bl	8003d20 <HAL_RCC_ClockConfig>
 8001c72:	4603      	mov	r3, r0
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d001      	beq.n	8001c7c <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8001c78:	f000 f92e 	bl	8001ed8 <Error_Handler>
  }
}
 8001c7c:	bf00      	nop
 8001c7e:	3750      	adds	r7, #80	; 0x50
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}
 8001c84:	40023800 	.word	0x40023800
 8001c88:	40007000 	.word	0x40007000

08001c8c <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001c90:	4b17      	ldr	r3, [pc, #92]	; (8001cf0 <MX_CAN1_Init+0x64>)
 8001c92:	4a18      	ldr	r2, [pc, #96]	; (8001cf4 <MX_CAN1_Init+0x68>)
 8001c94:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 8001c96:	4b16      	ldr	r3, [pc, #88]	; (8001cf0 <MX_CAN1_Init+0x64>)
 8001c98:	2210      	movs	r2, #16
 8001c9a:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001c9c:	4b14      	ldr	r3, [pc, #80]	; (8001cf0 <MX_CAN1_Init+0x64>)
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001ca2:	4b13      	ldr	r3, [pc, #76]	; (8001cf0 <MX_CAN1_Init+0x64>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8001ca8:	4b11      	ldr	r3, [pc, #68]	; (8001cf0 <MX_CAN1_Init+0x64>)
 8001caa:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001cae:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001cb0:	4b0f      	ldr	r3, [pc, #60]	; (8001cf0 <MX_CAN1_Init+0x64>)
 8001cb2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001cb6:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001cb8:	4b0d      	ldr	r3, [pc, #52]	; (8001cf0 <MX_CAN1_Init+0x64>)
 8001cba:	2200      	movs	r2, #0
 8001cbc:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001cbe:	4b0c      	ldr	r3, [pc, #48]	; (8001cf0 <MX_CAN1_Init+0x64>)
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001cc4:	4b0a      	ldr	r3, [pc, #40]	; (8001cf0 <MX_CAN1_Init+0x64>)
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001cca:	4b09      	ldr	r3, [pc, #36]	; (8001cf0 <MX_CAN1_Init+0x64>)
 8001ccc:	2200      	movs	r2, #0
 8001cce:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001cd0:	4b07      	ldr	r3, [pc, #28]	; (8001cf0 <MX_CAN1_Init+0x64>)
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001cd6:	4b06      	ldr	r3, [pc, #24]	; (8001cf0 <MX_CAN1_Init+0x64>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001cdc:	4804      	ldr	r0, [pc, #16]	; (8001cf0 <MX_CAN1_Init+0x64>)
 8001cde:	f000 fbf7 	bl	80024d0 <HAL_CAN_Init>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d001      	beq.n	8001cec <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8001ce8:	f000 f8f6 	bl	8001ed8 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001cec:	bf00      	nop
 8001cee:	bd80      	pop	{r7, pc}
 8001cf0:	20000230 	.word	0x20000230
 8001cf4:	40006400 	.word	0x40006400

08001cf8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001cfc:	4b12      	ldr	r3, [pc, #72]	; (8001d48 <MX_I2C1_Init+0x50>)
 8001cfe:	4a13      	ldr	r2, [pc, #76]	; (8001d4c <MX_I2C1_Init+0x54>)
 8001d00:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001d02:	4b11      	ldr	r3, [pc, #68]	; (8001d48 <MX_I2C1_Init+0x50>)
 8001d04:	4a12      	ldr	r2, [pc, #72]	; (8001d50 <MX_I2C1_Init+0x58>)
 8001d06:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001d08:	4b0f      	ldr	r3, [pc, #60]	; (8001d48 <MX_I2C1_Init+0x50>)
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001d0e:	4b0e      	ldr	r3, [pc, #56]	; (8001d48 <MX_I2C1_Init+0x50>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001d14:	4b0c      	ldr	r3, [pc, #48]	; (8001d48 <MX_I2C1_Init+0x50>)
 8001d16:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001d1a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001d1c:	4b0a      	ldr	r3, [pc, #40]	; (8001d48 <MX_I2C1_Init+0x50>)
 8001d1e:	2200      	movs	r2, #0
 8001d20:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001d22:	4b09      	ldr	r3, [pc, #36]	; (8001d48 <MX_I2C1_Init+0x50>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001d28:	4b07      	ldr	r3, [pc, #28]	; (8001d48 <MX_I2C1_Init+0x50>)
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001d2e:	4b06      	ldr	r3, [pc, #24]	; (8001d48 <MX_I2C1_Init+0x50>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001d34:	4804      	ldr	r0, [pc, #16]	; (8001d48 <MX_I2C1_Init+0x50>)
 8001d36:	f001 f85d 	bl	8002df4 <HAL_I2C_Init>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d001      	beq.n	8001d44 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001d40:	f000 f8ca 	bl	8001ed8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001d44:	bf00      	nop
 8001d46:	bd80      	pop	{r7, pc}
 8001d48:	20000258 	.word	0x20000258
 8001d4c:	40005400 	.word	0x40005400
 8001d50:	000186a0 	.word	0x000186a0

08001d54 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001d58:	4b11      	ldr	r3, [pc, #68]	; (8001da0 <MX_USART1_UART_Init+0x4c>)
 8001d5a:	4a12      	ldr	r2, [pc, #72]	; (8001da4 <MX_USART1_UART_Init+0x50>)
 8001d5c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001d5e:	4b10      	ldr	r3, [pc, #64]	; (8001da0 <MX_USART1_UART_Init+0x4c>)
 8001d60:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001d64:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001d66:	4b0e      	ldr	r3, [pc, #56]	; (8001da0 <MX_USART1_UART_Init+0x4c>)
 8001d68:	2200      	movs	r2, #0
 8001d6a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001d6c:	4b0c      	ldr	r3, [pc, #48]	; (8001da0 <MX_USART1_UART_Init+0x4c>)
 8001d6e:	2200      	movs	r2, #0
 8001d70:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001d72:	4b0b      	ldr	r3, [pc, #44]	; (8001da0 <MX_USART1_UART_Init+0x4c>)
 8001d74:	2200      	movs	r2, #0
 8001d76:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001d78:	4b09      	ldr	r3, [pc, #36]	; (8001da0 <MX_USART1_UART_Init+0x4c>)
 8001d7a:	220c      	movs	r2, #12
 8001d7c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d7e:	4b08      	ldr	r3, [pc, #32]	; (8001da0 <MX_USART1_UART_Init+0x4c>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d84:	4b06      	ldr	r3, [pc, #24]	; (8001da0 <MX_USART1_UART_Init+0x4c>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001d8a:	4805      	ldr	r0, [pc, #20]	; (8001da0 <MX_USART1_UART_Init+0x4c>)
 8001d8c:	f002 fdb0 	bl	80048f0 <HAL_UART_Init>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d001      	beq.n	8001d9a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001d96:	f000 f89f 	bl	8001ed8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001d9a:	bf00      	nop
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	bf00      	nop
 8001da0:	200002ac 	.word	0x200002ac
 8001da4:	40011000 	.word	0x40011000

08001da8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001dac:	4b11      	ldr	r3, [pc, #68]	; (8001df4 <MX_USART2_UART_Init+0x4c>)
 8001dae:	4a12      	ldr	r2, [pc, #72]	; (8001df8 <MX_USART2_UART_Init+0x50>)
 8001db0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001db2:	4b10      	ldr	r3, [pc, #64]	; (8001df4 <MX_USART2_UART_Init+0x4c>)
 8001db4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001db8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001dba:	4b0e      	ldr	r3, [pc, #56]	; (8001df4 <MX_USART2_UART_Init+0x4c>)
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001dc0:	4b0c      	ldr	r3, [pc, #48]	; (8001df4 <MX_USART2_UART_Init+0x4c>)
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001dc6:	4b0b      	ldr	r3, [pc, #44]	; (8001df4 <MX_USART2_UART_Init+0x4c>)
 8001dc8:	2200      	movs	r2, #0
 8001dca:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001dcc:	4b09      	ldr	r3, [pc, #36]	; (8001df4 <MX_USART2_UART_Init+0x4c>)
 8001dce:	220c      	movs	r2, #12
 8001dd0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001dd2:	4b08      	ldr	r3, [pc, #32]	; (8001df4 <MX_USART2_UART_Init+0x4c>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001dd8:	4b06      	ldr	r3, [pc, #24]	; (8001df4 <MX_USART2_UART_Init+0x4c>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001dde:	4805      	ldr	r0, [pc, #20]	; (8001df4 <MX_USART2_UART_Init+0x4c>)
 8001de0:	f002 fd86 	bl	80048f0 <HAL_UART_Init>
 8001de4:	4603      	mov	r3, r0
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d001      	beq.n	8001dee <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001dea:	f000 f875 	bl	8001ed8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001dee:	bf00      	nop
 8001df0:	bd80      	pop	{r7, pc}
 8001df2:	bf00      	nop
 8001df4:	200002f0 	.word	0x200002f0
 8001df8:	40004400 	.word	0x40004400

08001dfc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b08a      	sub	sp, #40	; 0x28
 8001e00:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e02:	f107 0314 	add.w	r3, r7, #20
 8001e06:	2200      	movs	r2, #0
 8001e08:	601a      	str	r2, [r3, #0]
 8001e0a:	605a      	str	r2, [r3, #4]
 8001e0c:	609a      	str	r2, [r3, #8]
 8001e0e:	60da      	str	r2, [r3, #12]
 8001e10:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e12:	2300      	movs	r3, #0
 8001e14:	613b      	str	r3, [r7, #16]
 8001e16:	4b2d      	ldr	r3, [pc, #180]	; (8001ecc <MX_GPIO_Init+0xd0>)
 8001e18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e1a:	4a2c      	ldr	r2, [pc, #176]	; (8001ecc <MX_GPIO_Init+0xd0>)
 8001e1c:	f043 0304 	orr.w	r3, r3, #4
 8001e20:	6313      	str	r3, [r2, #48]	; 0x30
 8001e22:	4b2a      	ldr	r3, [pc, #168]	; (8001ecc <MX_GPIO_Init+0xd0>)
 8001e24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e26:	f003 0304 	and.w	r3, r3, #4
 8001e2a:	613b      	str	r3, [r7, #16]
 8001e2c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001e2e:	2300      	movs	r3, #0
 8001e30:	60fb      	str	r3, [r7, #12]
 8001e32:	4b26      	ldr	r3, [pc, #152]	; (8001ecc <MX_GPIO_Init+0xd0>)
 8001e34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e36:	4a25      	ldr	r2, [pc, #148]	; (8001ecc <MX_GPIO_Init+0xd0>)
 8001e38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001e3c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e3e:	4b23      	ldr	r3, [pc, #140]	; (8001ecc <MX_GPIO_Init+0xd0>)
 8001e40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e46:	60fb      	str	r3, [r7, #12]
 8001e48:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	60bb      	str	r3, [r7, #8]
 8001e4e:	4b1f      	ldr	r3, [pc, #124]	; (8001ecc <MX_GPIO_Init+0xd0>)
 8001e50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e52:	4a1e      	ldr	r2, [pc, #120]	; (8001ecc <MX_GPIO_Init+0xd0>)
 8001e54:	f043 0301 	orr.w	r3, r3, #1
 8001e58:	6313      	str	r3, [r2, #48]	; 0x30
 8001e5a:	4b1c      	ldr	r3, [pc, #112]	; (8001ecc <MX_GPIO_Init+0xd0>)
 8001e5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e5e:	f003 0301 	and.w	r3, r3, #1
 8001e62:	60bb      	str	r3, [r7, #8]
 8001e64:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e66:	2300      	movs	r3, #0
 8001e68:	607b      	str	r3, [r7, #4]
 8001e6a:	4b18      	ldr	r3, [pc, #96]	; (8001ecc <MX_GPIO_Init+0xd0>)
 8001e6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e6e:	4a17      	ldr	r2, [pc, #92]	; (8001ecc <MX_GPIO_Init+0xd0>)
 8001e70:	f043 0302 	orr.w	r3, r3, #2
 8001e74:	6313      	str	r3, [r2, #48]	; 0x30
 8001e76:	4b15      	ldr	r3, [pc, #84]	; (8001ecc <MX_GPIO_Init+0xd0>)
 8001e78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e7a:	f003 0302 	and.w	r3, r3, #2
 8001e7e:	607b      	str	r3, [r7, #4]
 8001e80:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001e82:	2200      	movs	r2, #0
 8001e84:	2120      	movs	r1, #32
 8001e86:	4812      	ldr	r0, [pc, #72]	; (8001ed0 <MX_GPIO_Init+0xd4>)
 8001e88:	f000 ff9a 	bl	8002dc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001e8c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001e90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001e92:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001e96:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001e9c:	f107 0314 	add.w	r3, r7, #20
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	480c      	ldr	r0, [pc, #48]	; (8001ed4 <MX_GPIO_Init+0xd8>)
 8001ea4:	f000 fdf8 	bl	8002a98 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001ea8:	2320      	movs	r3, #32
 8001eaa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001eac:	2301      	movs	r3, #1
 8001eae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001eb8:	f107 0314 	add.w	r3, r7, #20
 8001ebc:	4619      	mov	r1, r3
 8001ebe:	4804      	ldr	r0, [pc, #16]	; (8001ed0 <MX_GPIO_Init+0xd4>)
 8001ec0:	f000 fdea 	bl	8002a98 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001ec4:	bf00      	nop
 8001ec6:	3728      	adds	r7, #40	; 0x28
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}
 8001ecc:	40023800 	.word	0x40023800
 8001ed0:	40020000 	.word	0x40020000
 8001ed4:	40020800 	.word	0x40020800

08001ed8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001edc:	b672      	cpsid	i
}
 8001ede:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001ee0:	e7fe      	b.n	8001ee0 <Error_Handler+0x8>
	...

08001ee4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b082      	sub	sp, #8
 8001ee8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001eea:	2300      	movs	r3, #0
 8001eec:	607b      	str	r3, [r7, #4]
 8001eee:	4b10      	ldr	r3, [pc, #64]	; (8001f30 <HAL_MspInit+0x4c>)
 8001ef0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ef2:	4a0f      	ldr	r2, [pc, #60]	; (8001f30 <HAL_MspInit+0x4c>)
 8001ef4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ef8:	6453      	str	r3, [r2, #68]	; 0x44
 8001efa:	4b0d      	ldr	r3, [pc, #52]	; (8001f30 <HAL_MspInit+0x4c>)
 8001efc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001efe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f02:	607b      	str	r3, [r7, #4]
 8001f04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f06:	2300      	movs	r3, #0
 8001f08:	603b      	str	r3, [r7, #0]
 8001f0a:	4b09      	ldr	r3, [pc, #36]	; (8001f30 <HAL_MspInit+0x4c>)
 8001f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f0e:	4a08      	ldr	r2, [pc, #32]	; (8001f30 <HAL_MspInit+0x4c>)
 8001f10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f14:	6413      	str	r3, [r2, #64]	; 0x40
 8001f16:	4b06      	ldr	r3, [pc, #24]	; (8001f30 <HAL_MspInit+0x4c>)
 8001f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f1e:	603b      	str	r3, [r7, #0]
 8001f20:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001f22:	2007      	movs	r0, #7
 8001f24:	f000 fce4 	bl	80028f0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f28:	bf00      	nop
 8001f2a:	3708      	adds	r7, #8
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}
 8001f30:	40023800 	.word	0x40023800

08001f34 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b08a      	sub	sp, #40	; 0x28
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f3c:	f107 0314 	add.w	r3, r7, #20
 8001f40:	2200      	movs	r2, #0
 8001f42:	601a      	str	r2, [r3, #0]
 8001f44:	605a      	str	r2, [r3, #4]
 8001f46:	609a      	str	r2, [r3, #8]
 8001f48:	60da      	str	r2, [r3, #12]
 8001f4a:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a19      	ldr	r2, [pc, #100]	; (8001fb8 <HAL_CAN_MspInit+0x84>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d12c      	bne.n	8001fb0 <HAL_CAN_MspInit+0x7c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001f56:	2300      	movs	r3, #0
 8001f58:	613b      	str	r3, [r7, #16]
 8001f5a:	4b18      	ldr	r3, [pc, #96]	; (8001fbc <HAL_CAN_MspInit+0x88>)
 8001f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f5e:	4a17      	ldr	r2, [pc, #92]	; (8001fbc <HAL_CAN_MspInit+0x88>)
 8001f60:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001f64:	6413      	str	r3, [r2, #64]	; 0x40
 8001f66:	4b15      	ldr	r3, [pc, #84]	; (8001fbc <HAL_CAN_MspInit+0x88>)
 8001f68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f6e:	613b      	str	r3, [r7, #16]
 8001f70:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f72:	2300      	movs	r3, #0
 8001f74:	60fb      	str	r3, [r7, #12]
 8001f76:	4b11      	ldr	r3, [pc, #68]	; (8001fbc <HAL_CAN_MspInit+0x88>)
 8001f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f7a:	4a10      	ldr	r2, [pc, #64]	; (8001fbc <HAL_CAN_MspInit+0x88>)
 8001f7c:	f043 0302 	orr.w	r3, r3, #2
 8001f80:	6313      	str	r3, [r2, #48]	; 0x30
 8001f82:	4b0e      	ldr	r3, [pc, #56]	; (8001fbc <HAL_CAN_MspInit+0x88>)
 8001f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f86:	f003 0302 	and.w	r3, r3, #2
 8001f8a:	60fb      	str	r3, [r7, #12]
 8001f8c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001f8e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001f92:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f94:	2302      	movs	r3, #2
 8001f96:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f98:	2300      	movs	r3, #0
 8001f9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f9c:	2303      	movs	r3, #3
 8001f9e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001fa0:	2309      	movs	r3, #9
 8001fa2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fa4:	f107 0314 	add.w	r3, r7, #20
 8001fa8:	4619      	mov	r1, r3
 8001faa:	4805      	ldr	r0, [pc, #20]	; (8001fc0 <HAL_CAN_MspInit+0x8c>)
 8001fac:	f000 fd74 	bl	8002a98 <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8001fb0:	bf00      	nop
 8001fb2:	3728      	adds	r7, #40	; 0x28
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bd80      	pop	{r7, pc}
 8001fb8:	40006400 	.word	0x40006400
 8001fbc:	40023800 	.word	0x40023800
 8001fc0:	40020400 	.word	0x40020400

08001fc4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b08a      	sub	sp, #40	; 0x28
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fcc:	f107 0314 	add.w	r3, r7, #20
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	601a      	str	r2, [r3, #0]
 8001fd4:	605a      	str	r2, [r3, #4]
 8001fd6:	609a      	str	r2, [r3, #8]
 8001fd8:	60da      	str	r2, [r3, #12]
 8001fda:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a19      	ldr	r2, [pc, #100]	; (8002048 <HAL_I2C_MspInit+0x84>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d12b      	bne.n	800203e <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	613b      	str	r3, [r7, #16]
 8001fea:	4b18      	ldr	r3, [pc, #96]	; (800204c <HAL_I2C_MspInit+0x88>)
 8001fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fee:	4a17      	ldr	r2, [pc, #92]	; (800204c <HAL_I2C_MspInit+0x88>)
 8001ff0:	f043 0302 	orr.w	r3, r3, #2
 8001ff4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ff6:	4b15      	ldr	r3, [pc, #84]	; (800204c <HAL_I2C_MspInit+0x88>)
 8001ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ffa:	f003 0302 	and.w	r3, r3, #2
 8001ffe:	613b      	str	r3, [r7, #16]
 8002000:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002002:	23c0      	movs	r3, #192	; 0xc0
 8002004:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002006:	2312      	movs	r3, #18
 8002008:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800200a:	2300      	movs	r3, #0
 800200c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800200e:	2303      	movs	r3, #3
 8002010:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002012:	2304      	movs	r3, #4
 8002014:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002016:	f107 0314 	add.w	r3, r7, #20
 800201a:	4619      	mov	r1, r3
 800201c:	480c      	ldr	r0, [pc, #48]	; (8002050 <HAL_I2C_MspInit+0x8c>)
 800201e:	f000 fd3b 	bl	8002a98 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002022:	2300      	movs	r3, #0
 8002024:	60fb      	str	r3, [r7, #12]
 8002026:	4b09      	ldr	r3, [pc, #36]	; (800204c <HAL_I2C_MspInit+0x88>)
 8002028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800202a:	4a08      	ldr	r2, [pc, #32]	; (800204c <HAL_I2C_MspInit+0x88>)
 800202c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002030:	6413      	str	r3, [r2, #64]	; 0x40
 8002032:	4b06      	ldr	r3, [pc, #24]	; (800204c <HAL_I2C_MspInit+0x88>)
 8002034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002036:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800203a:	60fb      	str	r3, [r7, #12]
 800203c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800203e:	bf00      	nop
 8002040:	3728      	adds	r7, #40	; 0x28
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}
 8002046:	bf00      	nop
 8002048:	40005400 	.word	0x40005400
 800204c:	40023800 	.word	0x40023800
 8002050:	40020400 	.word	0x40020400

08002054 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b08c      	sub	sp, #48	; 0x30
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800205c:	f107 031c 	add.w	r3, r7, #28
 8002060:	2200      	movs	r2, #0
 8002062:	601a      	str	r2, [r3, #0]
 8002064:	605a      	str	r2, [r3, #4]
 8002066:	609a      	str	r2, [r3, #8]
 8002068:	60da      	str	r2, [r3, #12]
 800206a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4a36      	ldr	r2, [pc, #216]	; (800214c <HAL_UART_MspInit+0xf8>)
 8002072:	4293      	cmp	r3, r2
 8002074:	d135      	bne.n	80020e2 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002076:	2300      	movs	r3, #0
 8002078:	61bb      	str	r3, [r7, #24]
 800207a:	4b35      	ldr	r3, [pc, #212]	; (8002150 <HAL_UART_MspInit+0xfc>)
 800207c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800207e:	4a34      	ldr	r2, [pc, #208]	; (8002150 <HAL_UART_MspInit+0xfc>)
 8002080:	f043 0310 	orr.w	r3, r3, #16
 8002084:	6453      	str	r3, [r2, #68]	; 0x44
 8002086:	4b32      	ldr	r3, [pc, #200]	; (8002150 <HAL_UART_MspInit+0xfc>)
 8002088:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800208a:	f003 0310 	and.w	r3, r3, #16
 800208e:	61bb      	str	r3, [r7, #24]
 8002090:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002092:	2300      	movs	r3, #0
 8002094:	617b      	str	r3, [r7, #20]
 8002096:	4b2e      	ldr	r3, [pc, #184]	; (8002150 <HAL_UART_MspInit+0xfc>)
 8002098:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800209a:	4a2d      	ldr	r2, [pc, #180]	; (8002150 <HAL_UART_MspInit+0xfc>)
 800209c:	f043 0301 	orr.w	r3, r3, #1
 80020a0:	6313      	str	r3, [r2, #48]	; 0x30
 80020a2:	4b2b      	ldr	r3, [pc, #172]	; (8002150 <HAL_UART_MspInit+0xfc>)
 80020a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020a6:	f003 0301 	and.w	r3, r3, #1
 80020aa:	617b      	str	r3, [r7, #20]
 80020ac:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80020ae:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80020b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020b4:	2302      	movs	r3, #2
 80020b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020b8:	2300      	movs	r3, #0
 80020ba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020bc:	2303      	movs	r3, #3
 80020be:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80020c0:	2307      	movs	r3, #7
 80020c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020c4:	f107 031c 	add.w	r3, r7, #28
 80020c8:	4619      	mov	r1, r3
 80020ca:	4822      	ldr	r0, [pc, #136]	; (8002154 <HAL_UART_MspInit+0x100>)
 80020cc:	f000 fce4 	bl	8002a98 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80020d0:	2200      	movs	r2, #0
 80020d2:	2100      	movs	r1, #0
 80020d4:	2025      	movs	r0, #37	; 0x25
 80020d6:	f000 fc16 	bl	8002906 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80020da:	2025      	movs	r0, #37	; 0x25
 80020dc:	f000 fc2f 	bl	800293e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80020e0:	e030      	b.n	8002144 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	4a1c      	ldr	r2, [pc, #112]	; (8002158 <HAL_UART_MspInit+0x104>)
 80020e8:	4293      	cmp	r3, r2
 80020ea:	d12b      	bne.n	8002144 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 80020ec:	2300      	movs	r3, #0
 80020ee:	613b      	str	r3, [r7, #16]
 80020f0:	4b17      	ldr	r3, [pc, #92]	; (8002150 <HAL_UART_MspInit+0xfc>)
 80020f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020f4:	4a16      	ldr	r2, [pc, #88]	; (8002150 <HAL_UART_MspInit+0xfc>)
 80020f6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020fa:	6413      	str	r3, [r2, #64]	; 0x40
 80020fc:	4b14      	ldr	r3, [pc, #80]	; (8002150 <HAL_UART_MspInit+0xfc>)
 80020fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002100:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002104:	613b      	str	r3, [r7, #16]
 8002106:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002108:	2300      	movs	r3, #0
 800210a:	60fb      	str	r3, [r7, #12]
 800210c:	4b10      	ldr	r3, [pc, #64]	; (8002150 <HAL_UART_MspInit+0xfc>)
 800210e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002110:	4a0f      	ldr	r2, [pc, #60]	; (8002150 <HAL_UART_MspInit+0xfc>)
 8002112:	f043 0301 	orr.w	r3, r3, #1
 8002116:	6313      	str	r3, [r2, #48]	; 0x30
 8002118:	4b0d      	ldr	r3, [pc, #52]	; (8002150 <HAL_UART_MspInit+0xfc>)
 800211a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800211c:	f003 0301 	and.w	r3, r3, #1
 8002120:	60fb      	str	r3, [r7, #12]
 8002122:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002124:	230c      	movs	r3, #12
 8002126:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002128:	2302      	movs	r3, #2
 800212a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800212c:	2300      	movs	r3, #0
 800212e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002130:	2303      	movs	r3, #3
 8002132:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002134:	2307      	movs	r3, #7
 8002136:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002138:	f107 031c 	add.w	r3, r7, #28
 800213c:	4619      	mov	r1, r3
 800213e:	4805      	ldr	r0, [pc, #20]	; (8002154 <HAL_UART_MspInit+0x100>)
 8002140:	f000 fcaa 	bl	8002a98 <HAL_GPIO_Init>
}
 8002144:	bf00      	nop
 8002146:	3730      	adds	r7, #48	; 0x30
 8002148:	46bd      	mov	sp, r7
 800214a:	bd80      	pop	{r7, pc}
 800214c:	40011000 	.word	0x40011000
 8002150:	40023800 	.word	0x40023800
 8002154:	40020000 	.word	0x40020000
 8002158:	40004400 	.word	0x40004400

0800215c <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b082      	sub	sp, #8
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART2 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8002164:	1d39      	adds	r1, r7, #4
 8002166:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800216a:	2201      	movs	r2, #1
 800216c:	4803      	ldr	r0, [pc, #12]	; (800217c <__io_putchar+0x20>)
 800216e:	f002 fc0c 	bl	800498a <HAL_UART_Transmit>
  //HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
  return ch;
 8002172:	687b      	ldr	r3, [r7, #4]
}
 8002174:	4618      	mov	r0, r3
 8002176:	3708      	adds	r7, #8
 8002178:	46bd      	mov	sp, r7
 800217a:	bd80      	pop	{r7, pc}
 800217c:	200002f0 	.word	0x200002f0

08002180 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002180:	b480      	push	{r7}
 8002182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002184:	e7fe      	b.n	8002184 <NMI_Handler+0x4>

08002186 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002186:	b480      	push	{r7}
 8002188:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800218a:	e7fe      	b.n	800218a <HardFault_Handler+0x4>

0800218c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800218c:	b480      	push	{r7}
 800218e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002190:	e7fe      	b.n	8002190 <MemManage_Handler+0x4>

08002192 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002192:	b480      	push	{r7}
 8002194:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002196:	e7fe      	b.n	8002196 <BusFault_Handler+0x4>

08002198 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002198:	b480      	push	{r7}
 800219a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800219c:	e7fe      	b.n	800219c <UsageFault_Handler+0x4>

0800219e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800219e:	b480      	push	{r7}
 80021a0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80021a2:	bf00      	nop
 80021a4:	46bd      	mov	sp, r7
 80021a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021aa:	4770      	bx	lr

080021ac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021ac:	b480      	push	{r7}
 80021ae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021b0:	bf00      	nop
 80021b2:	46bd      	mov	sp, r7
 80021b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b8:	4770      	bx	lr

080021ba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80021ba:	b480      	push	{r7}
 80021bc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80021be:	bf00      	nop
 80021c0:	46bd      	mov	sp, r7
 80021c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c6:	4770      	bx	lr

080021c8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80021cc:	f000 f960 	bl	8002490 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80021d0:	bf00      	nop
 80021d2:	bd80      	pop	{r7, pc}

080021d4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80021d8:	4802      	ldr	r0, [pc, #8]	; (80021e4 <USART1_IRQHandler+0x10>)
 80021da:	f002 fc99 	bl	8004b10 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
//  uartRxReceived = 1;
//  printf("Flag changed\r\n");
  /* USER CODE END USART1_IRQn 1 */
}
 80021de:	bf00      	nop
 80021e0:	bd80      	pop	{r7, pc}
 80021e2:	bf00      	nop
 80021e4:	200002ac 	.word	0x200002ac

080021e8 <_getpid>:
 80021e8:	b480      	push	{r7}
 80021ea:	af00      	add	r7, sp, #0
 80021ec:	2301      	movs	r3, #1
 80021ee:	4618      	mov	r0, r3
 80021f0:	46bd      	mov	sp, r7
 80021f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f6:	4770      	bx	lr

080021f8 <_kill>:
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b082      	sub	sp, #8
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
 8002200:	6039      	str	r1, [r7, #0]
 8002202:	f004 fe05 	bl	8006e10 <__errno>
 8002206:	4603      	mov	r3, r0
 8002208:	2216      	movs	r2, #22
 800220a:	601a      	str	r2, [r3, #0]
 800220c:	f04f 33ff 	mov.w	r3, #4294967295
 8002210:	4618      	mov	r0, r3
 8002212:	3708      	adds	r7, #8
 8002214:	46bd      	mov	sp, r7
 8002216:	bd80      	pop	{r7, pc}

08002218 <_exit>:
 8002218:	b580      	push	{r7, lr}
 800221a:	b082      	sub	sp, #8
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
 8002220:	f04f 31ff 	mov.w	r1, #4294967295
 8002224:	6878      	ldr	r0, [r7, #4]
 8002226:	f7ff ffe7 	bl	80021f8 <_kill>
 800222a:	e7fe      	b.n	800222a <_exit+0x12>

0800222c <_read>:
 800222c:	b580      	push	{r7, lr}
 800222e:	b086      	sub	sp, #24
 8002230:	af00      	add	r7, sp, #0
 8002232:	60f8      	str	r0, [r7, #12]
 8002234:	60b9      	str	r1, [r7, #8]
 8002236:	607a      	str	r2, [r7, #4]
 8002238:	2300      	movs	r3, #0
 800223a:	617b      	str	r3, [r7, #20]
 800223c:	e00a      	b.n	8002254 <_read+0x28>
 800223e:	f3af 8000 	nop.w
 8002242:	4601      	mov	r1, r0
 8002244:	68bb      	ldr	r3, [r7, #8]
 8002246:	1c5a      	adds	r2, r3, #1
 8002248:	60ba      	str	r2, [r7, #8]
 800224a:	b2ca      	uxtb	r2, r1
 800224c:	701a      	strb	r2, [r3, #0]
 800224e:	697b      	ldr	r3, [r7, #20]
 8002250:	3301      	adds	r3, #1
 8002252:	617b      	str	r3, [r7, #20]
 8002254:	697a      	ldr	r2, [r7, #20]
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	429a      	cmp	r2, r3
 800225a:	dbf0      	blt.n	800223e <_read+0x12>
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	4618      	mov	r0, r3
 8002260:	3718      	adds	r7, #24
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}

08002266 <_write>:
 8002266:	b580      	push	{r7, lr}
 8002268:	b086      	sub	sp, #24
 800226a:	af00      	add	r7, sp, #0
 800226c:	60f8      	str	r0, [r7, #12]
 800226e:	60b9      	str	r1, [r7, #8]
 8002270:	607a      	str	r2, [r7, #4]
 8002272:	2300      	movs	r3, #0
 8002274:	617b      	str	r3, [r7, #20]
 8002276:	e009      	b.n	800228c <_write+0x26>
 8002278:	68bb      	ldr	r3, [r7, #8]
 800227a:	1c5a      	adds	r2, r3, #1
 800227c:	60ba      	str	r2, [r7, #8]
 800227e:	781b      	ldrb	r3, [r3, #0]
 8002280:	4618      	mov	r0, r3
 8002282:	f7ff ff6b 	bl	800215c <__io_putchar>
 8002286:	697b      	ldr	r3, [r7, #20]
 8002288:	3301      	adds	r3, #1
 800228a:	617b      	str	r3, [r7, #20]
 800228c:	697a      	ldr	r2, [r7, #20]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	429a      	cmp	r2, r3
 8002292:	dbf1      	blt.n	8002278 <_write+0x12>
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	4618      	mov	r0, r3
 8002298:	3718      	adds	r7, #24
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}

0800229e <_close>:
 800229e:	b480      	push	{r7}
 80022a0:	b083      	sub	sp, #12
 80022a2:	af00      	add	r7, sp, #0
 80022a4:	6078      	str	r0, [r7, #4]
 80022a6:	f04f 33ff 	mov.w	r3, #4294967295
 80022aa:	4618      	mov	r0, r3
 80022ac:	370c      	adds	r7, #12
 80022ae:	46bd      	mov	sp, r7
 80022b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b4:	4770      	bx	lr

080022b6 <_fstat>:
 80022b6:	b480      	push	{r7}
 80022b8:	b083      	sub	sp, #12
 80022ba:	af00      	add	r7, sp, #0
 80022bc:	6078      	str	r0, [r7, #4]
 80022be:	6039      	str	r1, [r7, #0]
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80022c6:	605a      	str	r2, [r3, #4]
 80022c8:	2300      	movs	r3, #0
 80022ca:	4618      	mov	r0, r3
 80022cc:	370c      	adds	r7, #12
 80022ce:	46bd      	mov	sp, r7
 80022d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d4:	4770      	bx	lr

080022d6 <_isatty>:
 80022d6:	b480      	push	{r7}
 80022d8:	b083      	sub	sp, #12
 80022da:	af00      	add	r7, sp, #0
 80022dc:	6078      	str	r0, [r7, #4]
 80022de:	2301      	movs	r3, #1
 80022e0:	4618      	mov	r0, r3
 80022e2:	370c      	adds	r7, #12
 80022e4:	46bd      	mov	sp, r7
 80022e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ea:	4770      	bx	lr

080022ec <_lseek>:
 80022ec:	b480      	push	{r7}
 80022ee:	b085      	sub	sp, #20
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	60f8      	str	r0, [r7, #12]
 80022f4:	60b9      	str	r1, [r7, #8]
 80022f6:	607a      	str	r2, [r7, #4]
 80022f8:	2300      	movs	r3, #0
 80022fa:	4618      	mov	r0, r3
 80022fc:	3714      	adds	r7, #20
 80022fe:	46bd      	mov	sp, r7
 8002300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002304:	4770      	bx	lr
	...

08002308 <_sbrk>:
 8002308:	b580      	push	{r7, lr}
 800230a:	b086      	sub	sp, #24
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
 8002310:	4a14      	ldr	r2, [pc, #80]	; (8002364 <_sbrk+0x5c>)
 8002312:	4b15      	ldr	r3, [pc, #84]	; (8002368 <_sbrk+0x60>)
 8002314:	1ad3      	subs	r3, r2, r3
 8002316:	617b      	str	r3, [r7, #20]
 8002318:	697b      	ldr	r3, [r7, #20]
 800231a:	613b      	str	r3, [r7, #16]
 800231c:	4b13      	ldr	r3, [pc, #76]	; (800236c <_sbrk+0x64>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d102      	bne.n	800232a <_sbrk+0x22>
 8002324:	4b11      	ldr	r3, [pc, #68]	; (800236c <_sbrk+0x64>)
 8002326:	4a12      	ldr	r2, [pc, #72]	; (8002370 <_sbrk+0x68>)
 8002328:	601a      	str	r2, [r3, #0]
 800232a:	4b10      	ldr	r3, [pc, #64]	; (800236c <_sbrk+0x64>)
 800232c:	681a      	ldr	r2, [r3, #0]
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	4413      	add	r3, r2
 8002332:	693a      	ldr	r2, [r7, #16]
 8002334:	429a      	cmp	r2, r3
 8002336:	d207      	bcs.n	8002348 <_sbrk+0x40>
 8002338:	f004 fd6a 	bl	8006e10 <__errno>
 800233c:	4603      	mov	r3, r0
 800233e:	220c      	movs	r2, #12
 8002340:	601a      	str	r2, [r3, #0]
 8002342:	f04f 33ff 	mov.w	r3, #4294967295
 8002346:	e009      	b.n	800235c <_sbrk+0x54>
 8002348:	4b08      	ldr	r3, [pc, #32]	; (800236c <_sbrk+0x64>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	60fb      	str	r3, [r7, #12]
 800234e:	4b07      	ldr	r3, [pc, #28]	; (800236c <_sbrk+0x64>)
 8002350:	681a      	ldr	r2, [r3, #0]
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	4413      	add	r3, r2
 8002356:	4a05      	ldr	r2, [pc, #20]	; (800236c <_sbrk+0x64>)
 8002358:	6013      	str	r3, [r2, #0]
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	4618      	mov	r0, r3
 800235e:	3718      	adds	r7, #24
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}
 8002364:	20020000 	.word	0x20020000
 8002368:	00000400 	.word	0x00000400
 800236c:	2000033c 	.word	0x2000033c
 8002370:	20000490 	.word	0x20000490

08002374 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002374:	b480      	push	{r7}
 8002376:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002378:	4b06      	ldr	r3, [pc, #24]	; (8002394 <SystemInit+0x20>)
 800237a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800237e:	4a05      	ldr	r2, [pc, #20]	; (8002394 <SystemInit+0x20>)
 8002380:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002384:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002388:	bf00      	nop
 800238a:	46bd      	mov	sp, r7
 800238c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002390:	4770      	bx	lr
 8002392:	bf00      	nop
 8002394:	e000ed00 	.word	0xe000ed00

08002398 <Reset_Handler>:
 8002398:	f8df d034 	ldr.w	sp, [pc, #52]	; 80023d0 <LoopFillZerobss+0x12>
 800239c:	480d      	ldr	r0, [pc, #52]	; (80023d4 <LoopFillZerobss+0x16>)
 800239e:	490e      	ldr	r1, [pc, #56]	; (80023d8 <LoopFillZerobss+0x1a>)
 80023a0:	4a0e      	ldr	r2, [pc, #56]	; (80023dc <LoopFillZerobss+0x1e>)
 80023a2:	2300      	movs	r3, #0
 80023a4:	e002      	b.n	80023ac <LoopCopyDataInit>

080023a6 <CopyDataInit>:
 80023a6:	58d4      	ldr	r4, [r2, r3]
 80023a8:	50c4      	str	r4, [r0, r3]
 80023aa:	3304      	adds	r3, #4

080023ac <LoopCopyDataInit>:
 80023ac:	18c4      	adds	r4, r0, r3
 80023ae:	428c      	cmp	r4, r1
 80023b0:	d3f9      	bcc.n	80023a6 <CopyDataInit>
 80023b2:	4a0b      	ldr	r2, [pc, #44]	; (80023e0 <LoopFillZerobss+0x22>)
 80023b4:	4c0b      	ldr	r4, [pc, #44]	; (80023e4 <LoopFillZerobss+0x26>)
 80023b6:	2300      	movs	r3, #0
 80023b8:	e001      	b.n	80023be <LoopFillZerobss>

080023ba <FillZerobss>:
 80023ba:	6013      	str	r3, [r2, #0]
 80023bc:	3204      	adds	r2, #4

080023be <LoopFillZerobss>:
 80023be:	42a2      	cmp	r2, r4
 80023c0:	d3fb      	bcc.n	80023ba <FillZerobss>
 80023c2:	f7ff ffd7 	bl	8002374 <SystemInit>
 80023c6:	f004 fd29 	bl	8006e1c <__libc_init_array>
 80023ca:	f7ff fbb9 	bl	8001b40 <main>
 80023ce:	4770      	bx	lr
 80023d0:	20020000 	.word	0x20020000
 80023d4:	20000000 	.word	0x20000000
 80023d8:	200001e4 	.word	0x200001e4
 80023dc:	0800a904 	.word	0x0800a904
 80023e0:	200001e4 	.word	0x200001e4
 80023e4:	20000490 	.word	0x20000490

080023e8 <ADC_IRQHandler>:
 80023e8:	e7fe      	b.n	80023e8 <ADC_IRQHandler>
	...

080023ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80023f0:	4b0e      	ldr	r3, [pc, #56]	; (800242c <HAL_Init+0x40>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4a0d      	ldr	r2, [pc, #52]	; (800242c <HAL_Init+0x40>)
 80023f6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80023fa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80023fc:	4b0b      	ldr	r3, [pc, #44]	; (800242c <HAL_Init+0x40>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4a0a      	ldr	r2, [pc, #40]	; (800242c <HAL_Init+0x40>)
 8002402:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002406:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002408:	4b08      	ldr	r3, [pc, #32]	; (800242c <HAL_Init+0x40>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a07      	ldr	r2, [pc, #28]	; (800242c <HAL_Init+0x40>)
 800240e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002412:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002414:	2003      	movs	r0, #3
 8002416:	f000 fa6b 	bl	80028f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800241a:	2000      	movs	r0, #0
 800241c:	f000 f808 	bl	8002430 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002420:	f7ff fd60 	bl	8001ee4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002424:	2300      	movs	r3, #0
}
 8002426:	4618      	mov	r0, r3
 8002428:	bd80      	pop	{r7, pc}
 800242a:	bf00      	nop
 800242c:	40023c00 	.word	0x40023c00

08002430 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b082      	sub	sp, #8
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002438:	4b12      	ldr	r3, [pc, #72]	; (8002484 <HAL_InitTick+0x54>)
 800243a:	681a      	ldr	r2, [r3, #0]
 800243c:	4b12      	ldr	r3, [pc, #72]	; (8002488 <HAL_InitTick+0x58>)
 800243e:	781b      	ldrb	r3, [r3, #0]
 8002440:	4619      	mov	r1, r3
 8002442:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002446:	fbb3 f3f1 	udiv	r3, r3, r1
 800244a:	fbb2 f3f3 	udiv	r3, r2, r3
 800244e:	4618      	mov	r0, r3
 8002450:	f000 fa83 	bl	800295a <HAL_SYSTICK_Config>
 8002454:	4603      	mov	r3, r0
 8002456:	2b00      	cmp	r3, #0
 8002458:	d001      	beq.n	800245e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800245a:	2301      	movs	r3, #1
 800245c:	e00e      	b.n	800247c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	2b0f      	cmp	r3, #15
 8002462:	d80a      	bhi.n	800247a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002464:	2200      	movs	r2, #0
 8002466:	6879      	ldr	r1, [r7, #4]
 8002468:	f04f 30ff 	mov.w	r0, #4294967295
 800246c:	f000 fa4b 	bl	8002906 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002470:	4a06      	ldr	r2, [pc, #24]	; (800248c <HAL_InitTick+0x5c>)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002476:	2300      	movs	r3, #0
 8002478:	e000      	b.n	800247c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800247a:	2301      	movs	r3, #1
}
 800247c:	4618      	mov	r0, r3
 800247e:	3708      	adds	r7, #8
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}
 8002484:	20000010 	.word	0x20000010
 8002488:	20000018 	.word	0x20000018
 800248c:	20000014 	.word	0x20000014

08002490 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002490:	b480      	push	{r7}
 8002492:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002494:	4b06      	ldr	r3, [pc, #24]	; (80024b0 <HAL_IncTick+0x20>)
 8002496:	781b      	ldrb	r3, [r3, #0]
 8002498:	461a      	mov	r2, r3
 800249a:	4b06      	ldr	r3, [pc, #24]	; (80024b4 <HAL_IncTick+0x24>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4413      	add	r3, r2
 80024a0:	4a04      	ldr	r2, [pc, #16]	; (80024b4 <HAL_IncTick+0x24>)
 80024a2:	6013      	str	r3, [r2, #0]
}
 80024a4:	bf00      	nop
 80024a6:	46bd      	mov	sp, r7
 80024a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ac:	4770      	bx	lr
 80024ae:	bf00      	nop
 80024b0:	20000018 	.word	0x20000018
 80024b4:	20000340 	.word	0x20000340

080024b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024b8:	b480      	push	{r7}
 80024ba:	af00      	add	r7, sp, #0
  return uwTick;
 80024bc:	4b03      	ldr	r3, [pc, #12]	; (80024cc <HAL_GetTick+0x14>)
 80024be:	681b      	ldr	r3, [r3, #0]
}
 80024c0:	4618      	mov	r0, r3
 80024c2:	46bd      	mov	sp, r7
 80024c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c8:	4770      	bx	lr
 80024ca:	bf00      	nop
 80024cc:	20000340 	.word	0x20000340

080024d0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b084      	sub	sp, #16
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d101      	bne.n	80024e2 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80024de:	2301      	movs	r3, #1
 80024e0:	e0ed      	b.n	80026be <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80024e8:	b2db      	uxtb	r3, r3
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d102      	bne.n	80024f4 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80024ee:	6878      	ldr	r0, [r7, #4]
 80024f0:	f7ff fd20 	bl	8001f34 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	681a      	ldr	r2, [r3, #0]
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f042 0201 	orr.w	r2, r2, #1
 8002502:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002504:	f7ff ffd8 	bl	80024b8 <HAL_GetTick>
 8002508:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800250a:	e012      	b.n	8002532 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800250c:	f7ff ffd4 	bl	80024b8 <HAL_GetTick>
 8002510:	4602      	mov	r2, r0
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	1ad3      	subs	r3, r2, r3
 8002516:	2b0a      	cmp	r3, #10
 8002518:	d90b      	bls.n	8002532 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800251e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	2205      	movs	r2, #5
 800252a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800252e:	2301      	movs	r3, #1
 8002530:	e0c5      	b.n	80026be <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	f003 0301 	and.w	r3, r3, #1
 800253c:	2b00      	cmp	r3, #0
 800253e:	d0e5      	beq.n	800250c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	681a      	ldr	r2, [r3, #0]
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f022 0202 	bic.w	r2, r2, #2
 800254e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002550:	f7ff ffb2 	bl	80024b8 <HAL_GetTick>
 8002554:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002556:	e012      	b.n	800257e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002558:	f7ff ffae 	bl	80024b8 <HAL_GetTick>
 800255c:	4602      	mov	r2, r0
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	1ad3      	subs	r3, r2, r3
 8002562:	2b0a      	cmp	r3, #10
 8002564:	d90b      	bls.n	800257e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800256a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	2205      	movs	r2, #5
 8002576:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800257a:	2301      	movs	r3, #1
 800257c:	e09f      	b.n	80026be <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	f003 0302 	and.w	r3, r3, #2
 8002588:	2b00      	cmp	r3, #0
 800258a:	d1e5      	bne.n	8002558 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	7e1b      	ldrb	r3, [r3, #24]
 8002590:	2b01      	cmp	r3, #1
 8002592:	d108      	bne.n	80025a6 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	681a      	ldr	r2, [r3, #0]
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80025a2:	601a      	str	r2, [r3, #0]
 80025a4:	e007      	b.n	80025b6 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	681a      	ldr	r2, [r3, #0]
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80025b4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	7e5b      	ldrb	r3, [r3, #25]
 80025ba:	2b01      	cmp	r3, #1
 80025bc:	d108      	bne.n	80025d0 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	681a      	ldr	r2, [r3, #0]
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80025cc:	601a      	str	r2, [r3, #0]
 80025ce:	e007      	b.n	80025e0 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	681a      	ldr	r2, [r3, #0]
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80025de:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	7e9b      	ldrb	r3, [r3, #26]
 80025e4:	2b01      	cmp	r3, #1
 80025e6:	d108      	bne.n	80025fa <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	681a      	ldr	r2, [r3, #0]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f042 0220 	orr.w	r2, r2, #32
 80025f6:	601a      	str	r2, [r3, #0]
 80025f8:	e007      	b.n	800260a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	681a      	ldr	r2, [r3, #0]
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f022 0220 	bic.w	r2, r2, #32
 8002608:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	7edb      	ldrb	r3, [r3, #27]
 800260e:	2b01      	cmp	r3, #1
 8002610:	d108      	bne.n	8002624 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	681a      	ldr	r2, [r3, #0]
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f022 0210 	bic.w	r2, r2, #16
 8002620:	601a      	str	r2, [r3, #0]
 8002622:	e007      	b.n	8002634 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	681a      	ldr	r2, [r3, #0]
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f042 0210 	orr.w	r2, r2, #16
 8002632:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	7f1b      	ldrb	r3, [r3, #28]
 8002638:	2b01      	cmp	r3, #1
 800263a:	d108      	bne.n	800264e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	681a      	ldr	r2, [r3, #0]
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f042 0208 	orr.w	r2, r2, #8
 800264a:	601a      	str	r2, [r3, #0]
 800264c:	e007      	b.n	800265e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	681a      	ldr	r2, [r3, #0]
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f022 0208 	bic.w	r2, r2, #8
 800265c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	7f5b      	ldrb	r3, [r3, #29]
 8002662:	2b01      	cmp	r3, #1
 8002664:	d108      	bne.n	8002678 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	681a      	ldr	r2, [r3, #0]
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f042 0204 	orr.w	r2, r2, #4
 8002674:	601a      	str	r2, [r3, #0]
 8002676:	e007      	b.n	8002688 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	681a      	ldr	r2, [r3, #0]
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f022 0204 	bic.w	r2, r2, #4
 8002686:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	689a      	ldr	r2, [r3, #8]
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	68db      	ldr	r3, [r3, #12]
 8002690:	431a      	orrs	r2, r3
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	691b      	ldr	r3, [r3, #16]
 8002696:	431a      	orrs	r2, r3
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	695b      	ldr	r3, [r3, #20]
 800269c:	ea42 0103 	orr.w	r1, r2, r3
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	685b      	ldr	r3, [r3, #4]
 80026a4:	1e5a      	subs	r2, r3, #1
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	430a      	orrs	r2, r1
 80026ac:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	2200      	movs	r2, #0
 80026b2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2201      	movs	r2, #1
 80026b8:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80026bc:	2300      	movs	r3, #0
}
 80026be:	4618      	mov	r0, r3
 80026c0:	3710      	adds	r7, #16
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd80      	pop	{r7, pc}

080026c6 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80026c6:	b580      	push	{r7, lr}
 80026c8:	b084      	sub	sp, #16
 80026ca:	af00      	add	r7, sp, #0
 80026cc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80026d4:	b2db      	uxtb	r3, r3
 80026d6:	2b01      	cmp	r3, #1
 80026d8:	d12e      	bne.n	8002738 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2202      	movs	r2, #2
 80026de:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	681a      	ldr	r2, [r3, #0]
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f022 0201 	bic.w	r2, r2, #1
 80026f0:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80026f2:	f7ff fee1 	bl	80024b8 <HAL_GetTick>
 80026f6:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80026f8:	e012      	b.n	8002720 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80026fa:	f7ff fedd 	bl	80024b8 <HAL_GetTick>
 80026fe:	4602      	mov	r2, r0
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	1ad3      	subs	r3, r2, r3
 8002704:	2b0a      	cmp	r3, #10
 8002706:	d90b      	bls.n	8002720 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800270c:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2205      	movs	r2, #5
 8002718:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800271c:	2301      	movs	r3, #1
 800271e:	e012      	b.n	8002746 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	f003 0301 	and.w	r3, r3, #1
 800272a:	2b00      	cmp	r3, #0
 800272c:	d1e5      	bne.n	80026fa <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2200      	movs	r2, #0
 8002732:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8002734:	2300      	movs	r3, #0
 8002736:	e006      	b.n	8002746 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800273c:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002744:	2301      	movs	r3, #1
  }
}
 8002746:	4618      	mov	r0, r3
 8002748:	3710      	adds	r7, #16
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}
	...

08002750 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002750:	b480      	push	{r7}
 8002752:	b085      	sub	sp, #20
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	f003 0307 	and.w	r3, r3, #7
 800275e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002760:	4b0c      	ldr	r3, [pc, #48]	; (8002794 <__NVIC_SetPriorityGrouping+0x44>)
 8002762:	68db      	ldr	r3, [r3, #12]
 8002764:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002766:	68ba      	ldr	r2, [r7, #8]
 8002768:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800276c:	4013      	ands	r3, r2
 800276e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002774:	68bb      	ldr	r3, [r7, #8]
 8002776:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002778:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800277c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002780:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002782:	4a04      	ldr	r2, [pc, #16]	; (8002794 <__NVIC_SetPriorityGrouping+0x44>)
 8002784:	68bb      	ldr	r3, [r7, #8]
 8002786:	60d3      	str	r3, [r2, #12]
}
 8002788:	bf00      	nop
 800278a:	3714      	adds	r7, #20
 800278c:	46bd      	mov	sp, r7
 800278e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002792:	4770      	bx	lr
 8002794:	e000ed00 	.word	0xe000ed00

08002798 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002798:	b480      	push	{r7}
 800279a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800279c:	4b04      	ldr	r3, [pc, #16]	; (80027b0 <__NVIC_GetPriorityGrouping+0x18>)
 800279e:	68db      	ldr	r3, [r3, #12]
 80027a0:	0a1b      	lsrs	r3, r3, #8
 80027a2:	f003 0307 	and.w	r3, r3, #7
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	46bd      	mov	sp, r7
 80027aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ae:	4770      	bx	lr
 80027b0:	e000ed00 	.word	0xe000ed00

080027b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027b4:	b480      	push	{r7}
 80027b6:	b083      	sub	sp, #12
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	4603      	mov	r3, r0
 80027bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	db0b      	blt.n	80027de <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027c6:	79fb      	ldrb	r3, [r7, #7]
 80027c8:	f003 021f 	and.w	r2, r3, #31
 80027cc:	4907      	ldr	r1, [pc, #28]	; (80027ec <__NVIC_EnableIRQ+0x38>)
 80027ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027d2:	095b      	lsrs	r3, r3, #5
 80027d4:	2001      	movs	r0, #1
 80027d6:	fa00 f202 	lsl.w	r2, r0, r2
 80027da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80027de:	bf00      	nop
 80027e0:	370c      	adds	r7, #12
 80027e2:	46bd      	mov	sp, r7
 80027e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e8:	4770      	bx	lr
 80027ea:	bf00      	nop
 80027ec:	e000e100 	.word	0xe000e100

080027f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027f0:	b480      	push	{r7}
 80027f2:	b083      	sub	sp, #12
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	4603      	mov	r3, r0
 80027f8:	6039      	str	r1, [r7, #0]
 80027fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002800:	2b00      	cmp	r3, #0
 8002802:	db0a      	blt.n	800281a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	b2da      	uxtb	r2, r3
 8002808:	490c      	ldr	r1, [pc, #48]	; (800283c <__NVIC_SetPriority+0x4c>)
 800280a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800280e:	0112      	lsls	r2, r2, #4
 8002810:	b2d2      	uxtb	r2, r2
 8002812:	440b      	add	r3, r1
 8002814:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002818:	e00a      	b.n	8002830 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	b2da      	uxtb	r2, r3
 800281e:	4908      	ldr	r1, [pc, #32]	; (8002840 <__NVIC_SetPriority+0x50>)
 8002820:	79fb      	ldrb	r3, [r7, #7]
 8002822:	f003 030f 	and.w	r3, r3, #15
 8002826:	3b04      	subs	r3, #4
 8002828:	0112      	lsls	r2, r2, #4
 800282a:	b2d2      	uxtb	r2, r2
 800282c:	440b      	add	r3, r1
 800282e:	761a      	strb	r2, [r3, #24]
}
 8002830:	bf00      	nop
 8002832:	370c      	adds	r7, #12
 8002834:	46bd      	mov	sp, r7
 8002836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283a:	4770      	bx	lr
 800283c:	e000e100 	.word	0xe000e100
 8002840:	e000ed00 	.word	0xe000ed00

08002844 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002844:	b480      	push	{r7}
 8002846:	b089      	sub	sp, #36	; 0x24
 8002848:	af00      	add	r7, sp, #0
 800284a:	60f8      	str	r0, [r7, #12]
 800284c:	60b9      	str	r1, [r7, #8]
 800284e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	f003 0307 	and.w	r3, r3, #7
 8002856:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002858:	69fb      	ldr	r3, [r7, #28]
 800285a:	f1c3 0307 	rsb	r3, r3, #7
 800285e:	2b04      	cmp	r3, #4
 8002860:	bf28      	it	cs
 8002862:	2304      	movcs	r3, #4
 8002864:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002866:	69fb      	ldr	r3, [r7, #28]
 8002868:	3304      	adds	r3, #4
 800286a:	2b06      	cmp	r3, #6
 800286c:	d902      	bls.n	8002874 <NVIC_EncodePriority+0x30>
 800286e:	69fb      	ldr	r3, [r7, #28]
 8002870:	3b03      	subs	r3, #3
 8002872:	e000      	b.n	8002876 <NVIC_EncodePriority+0x32>
 8002874:	2300      	movs	r3, #0
 8002876:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002878:	f04f 32ff 	mov.w	r2, #4294967295
 800287c:	69bb      	ldr	r3, [r7, #24]
 800287e:	fa02 f303 	lsl.w	r3, r2, r3
 8002882:	43da      	mvns	r2, r3
 8002884:	68bb      	ldr	r3, [r7, #8]
 8002886:	401a      	ands	r2, r3
 8002888:	697b      	ldr	r3, [r7, #20]
 800288a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800288c:	f04f 31ff 	mov.w	r1, #4294967295
 8002890:	697b      	ldr	r3, [r7, #20]
 8002892:	fa01 f303 	lsl.w	r3, r1, r3
 8002896:	43d9      	mvns	r1, r3
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800289c:	4313      	orrs	r3, r2
         );
}
 800289e:	4618      	mov	r0, r3
 80028a0:	3724      	adds	r7, #36	; 0x24
 80028a2:	46bd      	mov	sp, r7
 80028a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a8:	4770      	bx	lr
	...

080028ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b082      	sub	sp, #8
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	3b01      	subs	r3, #1
 80028b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80028bc:	d301      	bcc.n	80028c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80028be:	2301      	movs	r3, #1
 80028c0:	e00f      	b.n	80028e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80028c2:	4a0a      	ldr	r2, [pc, #40]	; (80028ec <SysTick_Config+0x40>)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	3b01      	subs	r3, #1
 80028c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80028ca:	210f      	movs	r1, #15
 80028cc:	f04f 30ff 	mov.w	r0, #4294967295
 80028d0:	f7ff ff8e 	bl	80027f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80028d4:	4b05      	ldr	r3, [pc, #20]	; (80028ec <SysTick_Config+0x40>)
 80028d6:	2200      	movs	r2, #0
 80028d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028da:	4b04      	ldr	r3, [pc, #16]	; (80028ec <SysTick_Config+0x40>)
 80028dc:	2207      	movs	r2, #7
 80028de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80028e0:	2300      	movs	r3, #0
}
 80028e2:	4618      	mov	r0, r3
 80028e4:	3708      	adds	r7, #8
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bd80      	pop	{r7, pc}
 80028ea:	bf00      	nop
 80028ec:	e000e010 	.word	0xe000e010

080028f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b082      	sub	sp, #8
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028f8:	6878      	ldr	r0, [r7, #4]
 80028fa:	f7ff ff29 	bl	8002750 <__NVIC_SetPriorityGrouping>
}
 80028fe:	bf00      	nop
 8002900:	3708      	adds	r7, #8
 8002902:	46bd      	mov	sp, r7
 8002904:	bd80      	pop	{r7, pc}

08002906 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002906:	b580      	push	{r7, lr}
 8002908:	b086      	sub	sp, #24
 800290a:	af00      	add	r7, sp, #0
 800290c:	4603      	mov	r3, r0
 800290e:	60b9      	str	r1, [r7, #8]
 8002910:	607a      	str	r2, [r7, #4]
 8002912:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002914:	2300      	movs	r3, #0
 8002916:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002918:	f7ff ff3e 	bl	8002798 <__NVIC_GetPriorityGrouping>
 800291c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800291e:	687a      	ldr	r2, [r7, #4]
 8002920:	68b9      	ldr	r1, [r7, #8]
 8002922:	6978      	ldr	r0, [r7, #20]
 8002924:	f7ff ff8e 	bl	8002844 <NVIC_EncodePriority>
 8002928:	4602      	mov	r2, r0
 800292a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800292e:	4611      	mov	r1, r2
 8002930:	4618      	mov	r0, r3
 8002932:	f7ff ff5d 	bl	80027f0 <__NVIC_SetPriority>
}
 8002936:	bf00      	nop
 8002938:	3718      	adds	r7, #24
 800293a:	46bd      	mov	sp, r7
 800293c:	bd80      	pop	{r7, pc}

0800293e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800293e:	b580      	push	{r7, lr}
 8002940:	b082      	sub	sp, #8
 8002942:	af00      	add	r7, sp, #0
 8002944:	4603      	mov	r3, r0
 8002946:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002948:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800294c:	4618      	mov	r0, r3
 800294e:	f7ff ff31 	bl	80027b4 <__NVIC_EnableIRQ>
}
 8002952:	bf00      	nop
 8002954:	3708      	adds	r7, #8
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}

0800295a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800295a:	b580      	push	{r7, lr}
 800295c:	b082      	sub	sp, #8
 800295e:	af00      	add	r7, sp, #0
 8002960:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002962:	6878      	ldr	r0, [r7, #4]
 8002964:	f7ff ffa2 	bl	80028ac <SysTick_Config>
 8002968:	4603      	mov	r3, r0
}
 800296a:	4618      	mov	r0, r3
 800296c:	3708      	adds	r7, #8
 800296e:	46bd      	mov	sp, r7
 8002970:	bd80      	pop	{r7, pc}

08002972 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002972:	b580      	push	{r7, lr}
 8002974:	b084      	sub	sp, #16
 8002976:	af00      	add	r7, sp, #0
 8002978:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800297e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002980:	f7ff fd9a 	bl	80024b8 <HAL_GetTick>
 8002984:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800298c:	b2db      	uxtb	r3, r3
 800298e:	2b02      	cmp	r3, #2
 8002990:	d008      	beq.n	80029a4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2280      	movs	r2, #128	; 0x80
 8002996:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2200      	movs	r2, #0
 800299c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80029a0:	2301      	movs	r3, #1
 80029a2:	e052      	b.n	8002a4a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	681a      	ldr	r2, [r3, #0]
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f022 0216 	bic.w	r2, r2, #22
 80029b2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	695a      	ldr	r2, [r3, #20]
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80029c2:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d103      	bne.n	80029d4 <HAL_DMA_Abort+0x62>
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d007      	beq.n	80029e4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	681a      	ldr	r2, [r3, #0]
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f022 0208 	bic.w	r2, r2, #8
 80029e2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	681a      	ldr	r2, [r3, #0]
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f022 0201 	bic.w	r2, r2, #1
 80029f2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80029f4:	e013      	b.n	8002a1e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80029f6:	f7ff fd5f 	bl	80024b8 <HAL_GetTick>
 80029fa:	4602      	mov	r2, r0
 80029fc:	68bb      	ldr	r3, [r7, #8]
 80029fe:	1ad3      	subs	r3, r2, r3
 8002a00:	2b05      	cmp	r3, #5
 8002a02:	d90c      	bls.n	8002a1e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2220      	movs	r2, #32
 8002a08:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2203      	movs	r2, #3
 8002a0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2200      	movs	r2, #0
 8002a16:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002a1a:	2303      	movs	r3, #3
 8002a1c:	e015      	b.n	8002a4a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f003 0301 	and.w	r3, r3, #1
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d1e4      	bne.n	80029f6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a30:	223f      	movs	r2, #63	; 0x3f
 8002a32:	409a      	lsls	r2, r3
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2201      	movs	r2, #1
 8002a3c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2200      	movs	r2, #0
 8002a44:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002a48:	2300      	movs	r3, #0
}
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	3710      	adds	r7, #16
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}

08002a52 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002a52:	b480      	push	{r7}
 8002a54:	b083      	sub	sp, #12
 8002a56:	af00      	add	r7, sp, #0
 8002a58:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002a60:	b2db      	uxtb	r3, r3
 8002a62:	2b02      	cmp	r3, #2
 8002a64:	d004      	beq.n	8002a70 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	2280      	movs	r2, #128	; 0x80
 8002a6a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	e00c      	b.n	8002a8a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2205      	movs	r2, #5
 8002a74:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	681a      	ldr	r2, [r3, #0]
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f022 0201 	bic.w	r2, r2, #1
 8002a86:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002a88:	2300      	movs	r3, #0
}
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	370c      	adds	r7, #12
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a94:	4770      	bx	lr
	...

08002a98 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	b089      	sub	sp, #36	; 0x24
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
 8002aa0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002aaa:	2300      	movs	r3, #0
 8002aac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002aae:	2300      	movs	r3, #0
 8002ab0:	61fb      	str	r3, [r7, #28]
 8002ab2:	e165      	b.n	8002d80 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002ab4:	2201      	movs	r2, #1
 8002ab6:	69fb      	ldr	r3, [r7, #28]
 8002ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8002abc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	697a      	ldr	r2, [r7, #20]
 8002ac4:	4013      	ands	r3, r2
 8002ac6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002ac8:	693a      	ldr	r2, [r7, #16]
 8002aca:	697b      	ldr	r3, [r7, #20]
 8002acc:	429a      	cmp	r2, r3
 8002ace:	f040 8154 	bne.w	8002d7a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	685b      	ldr	r3, [r3, #4]
 8002ad6:	f003 0303 	and.w	r3, r3, #3
 8002ada:	2b01      	cmp	r3, #1
 8002adc:	d005      	beq.n	8002aea <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	685b      	ldr	r3, [r3, #4]
 8002ae2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ae6:	2b02      	cmp	r3, #2
 8002ae8:	d130      	bne.n	8002b4c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	689b      	ldr	r3, [r3, #8]
 8002aee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002af0:	69fb      	ldr	r3, [r7, #28]
 8002af2:	005b      	lsls	r3, r3, #1
 8002af4:	2203      	movs	r2, #3
 8002af6:	fa02 f303 	lsl.w	r3, r2, r3
 8002afa:	43db      	mvns	r3, r3
 8002afc:	69ba      	ldr	r2, [r7, #24]
 8002afe:	4013      	ands	r3, r2
 8002b00:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	68da      	ldr	r2, [r3, #12]
 8002b06:	69fb      	ldr	r3, [r7, #28]
 8002b08:	005b      	lsls	r3, r3, #1
 8002b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b0e:	69ba      	ldr	r2, [r7, #24]
 8002b10:	4313      	orrs	r3, r2
 8002b12:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	69ba      	ldr	r2, [r7, #24]
 8002b18:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002b20:	2201      	movs	r2, #1
 8002b22:	69fb      	ldr	r3, [r7, #28]
 8002b24:	fa02 f303 	lsl.w	r3, r2, r3
 8002b28:	43db      	mvns	r3, r3
 8002b2a:	69ba      	ldr	r2, [r7, #24]
 8002b2c:	4013      	ands	r3, r2
 8002b2e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	091b      	lsrs	r3, r3, #4
 8002b36:	f003 0201 	and.w	r2, r3, #1
 8002b3a:	69fb      	ldr	r3, [r7, #28]
 8002b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b40:	69ba      	ldr	r2, [r7, #24]
 8002b42:	4313      	orrs	r3, r2
 8002b44:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	69ba      	ldr	r2, [r7, #24]
 8002b4a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	f003 0303 	and.w	r3, r3, #3
 8002b54:	2b03      	cmp	r3, #3
 8002b56:	d017      	beq.n	8002b88 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	68db      	ldr	r3, [r3, #12]
 8002b5c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002b5e:	69fb      	ldr	r3, [r7, #28]
 8002b60:	005b      	lsls	r3, r3, #1
 8002b62:	2203      	movs	r2, #3
 8002b64:	fa02 f303 	lsl.w	r3, r2, r3
 8002b68:	43db      	mvns	r3, r3
 8002b6a:	69ba      	ldr	r2, [r7, #24]
 8002b6c:	4013      	ands	r3, r2
 8002b6e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	689a      	ldr	r2, [r3, #8]
 8002b74:	69fb      	ldr	r3, [r7, #28]
 8002b76:	005b      	lsls	r3, r3, #1
 8002b78:	fa02 f303 	lsl.w	r3, r2, r3
 8002b7c:	69ba      	ldr	r2, [r7, #24]
 8002b7e:	4313      	orrs	r3, r2
 8002b80:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	69ba      	ldr	r2, [r7, #24]
 8002b86:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	f003 0303 	and.w	r3, r3, #3
 8002b90:	2b02      	cmp	r3, #2
 8002b92:	d123      	bne.n	8002bdc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002b94:	69fb      	ldr	r3, [r7, #28]
 8002b96:	08da      	lsrs	r2, r3, #3
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	3208      	adds	r2, #8
 8002b9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ba0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002ba2:	69fb      	ldr	r3, [r7, #28]
 8002ba4:	f003 0307 	and.w	r3, r3, #7
 8002ba8:	009b      	lsls	r3, r3, #2
 8002baa:	220f      	movs	r2, #15
 8002bac:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb0:	43db      	mvns	r3, r3
 8002bb2:	69ba      	ldr	r2, [r7, #24]
 8002bb4:	4013      	ands	r3, r2
 8002bb6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	691a      	ldr	r2, [r3, #16]
 8002bbc:	69fb      	ldr	r3, [r7, #28]
 8002bbe:	f003 0307 	and.w	r3, r3, #7
 8002bc2:	009b      	lsls	r3, r3, #2
 8002bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc8:	69ba      	ldr	r2, [r7, #24]
 8002bca:	4313      	orrs	r3, r2
 8002bcc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002bce:	69fb      	ldr	r3, [r7, #28]
 8002bd0:	08da      	lsrs	r2, r3, #3
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	3208      	adds	r2, #8
 8002bd6:	69b9      	ldr	r1, [r7, #24]
 8002bd8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002be2:	69fb      	ldr	r3, [r7, #28]
 8002be4:	005b      	lsls	r3, r3, #1
 8002be6:	2203      	movs	r2, #3
 8002be8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bec:	43db      	mvns	r3, r3
 8002bee:	69ba      	ldr	r2, [r7, #24]
 8002bf0:	4013      	ands	r3, r2
 8002bf2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	f003 0203 	and.w	r2, r3, #3
 8002bfc:	69fb      	ldr	r3, [r7, #28]
 8002bfe:	005b      	lsls	r3, r3, #1
 8002c00:	fa02 f303 	lsl.w	r3, r2, r3
 8002c04:	69ba      	ldr	r2, [r7, #24]
 8002c06:	4313      	orrs	r3, r2
 8002c08:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	69ba      	ldr	r2, [r7, #24]
 8002c0e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	f000 80ae 	beq.w	8002d7a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c1e:	2300      	movs	r3, #0
 8002c20:	60fb      	str	r3, [r7, #12]
 8002c22:	4b5d      	ldr	r3, [pc, #372]	; (8002d98 <HAL_GPIO_Init+0x300>)
 8002c24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c26:	4a5c      	ldr	r2, [pc, #368]	; (8002d98 <HAL_GPIO_Init+0x300>)
 8002c28:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c2c:	6453      	str	r3, [r2, #68]	; 0x44
 8002c2e:	4b5a      	ldr	r3, [pc, #360]	; (8002d98 <HAL_GPIO_Init+0x300>)
 8002c30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c32:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c36:	60fb      	str	r3, [r7, #12]
 8002c38:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002c3a:	4a58      	ldr	r2, [pc, #352]	; (8002d9c <HAL_GPIO_Init+0x304>)
 8002c3c:	69fb      	ldr	r3, [r7, #28]
 8002c3e:	089b      	lsrs	r3, r3, #2
 8002c40:	3302      	adds	r3, #2
 8002c42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c46:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002c48:	69fb      	ldr	r3, [r7, #28]
 8002c4a:	f003 0303 	and.w	r3, r3, #3
 8002c4e:	009b      	lsls	r3, r3, #2
 8002c50:	220f      	movs	r2, #15
 8002c52:	fa02 f303 	lsl.w	r3, r2, r3
 8002c56:	43db      	mvns	r3, r3
 8002c58:	69ba      	ldr	r2, [r7, #24]
 8002c5a:	4013      	ands	r3, r2
 8002c5c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	4a4f      	ldr	r2, [pc, #316]	; (8002da0 <HAL_GPIO_Init+0x308>)
 8002c62:	4293      	cmp	r3, r2
 8002c64:	d025      	beq.n	8002cb2 <HAL_GPIO_Init+0x21a>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	4a4e      	ldr	r2, [pc, #312]	; (8002da4 <HAL_GPIO_Init+0x30c>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d01f      	beq.n	8002cae <HAL_GPIO_Init+0x216>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	4a4d      	ldr	r2, [pc, #308]	; (8002da8 <HAL_GPIO_Init+0x310>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d019      	beq.n	8002caa <HAL_GPIO_Init+0x212>
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	4a4c      	ldr	r2, [pc, #304]	; (8002dac <HAL_GPIO_Init+0x314>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d013      	beq.n	8002ca6 <HAL_GPIO_Init+0x20e>
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	4a4b      	ldr	r2, [pc, #300]	; (8002db0 <HAL_GPIO_Init+0x318>)
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d00d      	beq.n	8002ca2 <HAL_GPIO_Init+0x20a>
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	4a4a      	ldr	r2, [pc, #296]	; (8002db4 <HAL_GPIO_Init+0x31c>)
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d007      	beq.n	8002c9e <HAL_GPIO_Init+0x206>
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	4a49      	ldr	r2, [pc, #292]	; (8002db8 <HAL_GPIO_Init+0x320>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d101      	bne.n	8002c9a <HAL_GPIO_Init+0x202>
 8002c96:	2306      	movs	r3, #6
 8002c98:	e00c      	b.n	8002cb4 <HAL_GPIO_Init+0x21c>
 8002c9a:	2307      	movs	r3, #7
 8002c9c:	e00a      	b.n	8002cb4 <HAL_GPIO_Init+0x21c>
 8002c9e:	2305      	movs	r3, #5
 8002ca0:	e008      	b.n	8002cb4 <HAL_GPIO_Init+0x21c>
 8002ca2:	2304      	movs	r3, #4
 8002ca4:	e006      	b.n	8002cb4 <HAL_GPIO_Init+0x21c>
 8002ca6:	2303      	movs	r3, #3
 8002ca8:	e004      	b.n	8002cb4 <HAL_GPIO_Init+0x21c>
 8002caa:	2302      	movs	r3, #2
 8002cac:	e002      	b.n	8002cb4 <HAL_GPIO_Init+0x21c>
 8002cae:	2301      	movs	r3, #1
 8002cb0:	e000      	b.n	8002cb4 <HAL_GPIO_Init+0x21c>
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	69fa      	ldr	r2, [r7, #28]
 8002cb6:	f002 0203 	and.w	r2, r2, #3
 8002cba:	0092      	lsls	r2, r2, #2
 8002cbc:	4093      	lsls	r3, r2
 8002cbe:	69ba      	ldr	r2, [r7, #24]
 8002cc0:	4313      	orrs	r3, r2
 8002cc2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002cc4:	4935      	ldr	r1, [pc, #212]	; (8002d9c <HAL_GPIO_Init+0x304>)
 8002cc6:	69fb      	ldr	r3, [r7, #28]
 8002cc8:	089b      	lsrs	r3, r3, #2
 8002cca:	3302      	adds	r3, #2
 8002ccc:	69ba      	ldr	r2, [r7, #24]
 8002cce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002cd2:	4b3a      	ldr	r3, [pc, #232]	; (8002dbc <HAL_GPIO_Init+0x324>)
 8002cd4:	689b      	ldr	r3, [r3, #8]
 8002cd6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cd8:	693b      	ldr	r3, [r7, #16]
 8002cda:	43db      	mvns	r3, r3
 8002cdc:	69ba      	ldr	r2, [r7, #24]
 8002cde:	4013      	ands	r3, r2
 8002ce0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d003      	beq.n	8002cf6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002cee:	69ba      	ldr	r2, [r7, #24]
 8002cf0:	693b      	ldr	r3, [r7, #16]
 8002cf2:	4313      	orrs	r3, r2
 8002cf4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002cf6:	4a31      	ldr	r2, [pc, #196]	; (8002dbc <HAL_GPIO_Init+0x324>)
 8002cf8:	69bb      	ldr	r3, [r7, #24]
 8002cfa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002cfc:	4b2f      	ldr	r3, [pc, #188]	; (8002dbc <HAL_GPIO_Init+0x324>)
 8002cfe:	68db      	ldr	r3, [r3, #12]
 8002d00:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d02:	693b      	ldr	r3, [r7, #16]
 8002d04:	43db      	mvns	r3, r3
 8002d06:	69ba      	ldr	r2, [r7, #24]
 8002d08:	4013      	ands	r3, r2
 8002d0a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d003      	beq.n	8002d20 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002d18:	69ba      	ldr	r2, [r7, #24]
 8002d1a:	693b      	ldr	r3, [r7, #16]
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002d20:	4a26      	ldr	r2, [pc, #152]	; (8002dbc <HAL_GPIO_Init+0x324>)
 8002d22:	69bb      	ldr	r3, [r7, #24]
 8002d24:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002d26:	4b25      	ldr	r3, [pc, #148]	; (8002dbc <HAL_GPIO_Init+0x324>)
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d2c:	693b      	ldr	r3, [r7, #16]
 8002d2e:	43db      	mvns	r3, r3
 8002d30:	69ba      	ldr	r2, [r7, #24]
 8002d32:	4013      	ands	r3, r2
 8002d34:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d003      	beq.n	8002d4a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002d42:	69ba      	ldr	r2, [r7, #24]
 8002d44:	693b      	ldr	r3, [r7, #16]
 8002d46:	4313      	orrs	r3, r2
 8002d48:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002d4a:	4a1c      	ldr	r2, [pc, #112]	; (8002dbc <HAL_GPIO_Init+0x324>)
 8002d4c:	69bb      	ldr	r3, [r7, #24]
 8002d4e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002d50:	4b1a      	ldr	r3, [pc, #104]	; (8002dbc <HAL_GPIO_Init+0x324>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d56:	693b      	ldr	r3, [r7, #16]
 8002d58:	43db      	mvns	r3, r3
 8002d5a:	69ba      	ldr	r2, [r7, #24]
 8002d5c:	4013      	ands	r3, r2
 8002d5e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	685b      	ldr	r3, [r3, #4]
 8002d64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d003      	beq.n	8002d74 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002d6c:	69ba      	ldr	r2, [r7, #24]
 8002d6e:	693b      	ldr	r3, [r7, #16]
 8002d70:	4313      	orrs	r3, r2
 8002d72:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002d74:	4a11      	ldr	r2, [pc, #68]	; (8002dbc <HAL_GPIO_Init+0x324>)
 8002d76:	69bb      	ldr	r3, [r7, #24]
 8002d78:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d7a:	69fb      	ldr	r3, [r7, #28]
 8002d7c:	3301      	adds	r3, #1
 8002d7e:	61fb      	str	r3, [r7, #28]
 8002d80:	69fb      	ldr	r3, [r7, #28]
 8002d82:	2b0f      	cmp	r3, #15
 8002d84:	f67f ae96 	bls.w	8002ab4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002d88:	bf00      	nop
 8002d8a:	bf00      	nop
 8002d8c:	3724      	adds	r7, #36	; 0x24
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d94:	4770      	bx	lr
 8002d96:	bf00      	nop
 8002d98:	40023800 	.word	0x40023800
 8002d9c:	40013800 	.word	0x40013800
 8002da0:	40020000 	.word	0x40020000
 8002da4:	40020400 	.word	0x40020400
 8002da8:	40020800 	.word	0x40020800
 8002dac:	40020c00 	.word	0x40020c00
 8002db0:	40021000 	.word	0x40021000
 8002db4:	40021400 	.word	0x40021400
 8002db8:	40021800 	.word	0x40021800
 8002dbc:	40013c00 	.word	0x40013c00

08002dc0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	b083      	sub	sp, #12
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
 8002dc8:	460b      	mov	r3, r1
 8002dca:	807b      	strh	r3, [r7, #2]
 8002dcc:	4613      	mov	r3, r2
 8002dce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002dd0:	787b      	ldrb	r3, [r7, #1]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d003      	beq.n	8002dde <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002dd6:	887a      	ldrh	r2, [r7, #2]
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002ddc:	e003      	b.n	8002de6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002dde:	887b      	ldrh	r3, [r7, #2]
 8002de0:	041a      	lsls	r2, r3, #16
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	619a      	str	r2, [r3, #24]
}
 8002de6:	bf00      	nop
 8002de8:	370c      	adds	r7, #12
 8002dea:	46bd      	mov	sp, r7
 8002dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df0:	4770      	bx	lr
	...

08002df4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b084      	sub	sp, #16
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d101      	bne.n	8002e06 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002e02:	2301      	movs	r3, #1
 8002e04:	e12b      	b.n	800305e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e0c:	b2db      	uxtb	r3, r3
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d106      	bne.n	8002e20 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2200      	movs	r2, #0
 8002e16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002e1a:	6878      	ldr	r0, [r7, #4]
 8002e1c:	f7ff f8d2 	bl	8001fc4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2224      	movs	r2, #36	; 0x24
 8002e24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	681a      	ldr	r2, [r3, #0]
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f022 0201 	bic.w	r2, r2, #1
 8002e36:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	681a      	ldr	r2, [r3, #0]
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002e46:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	681a      	ldr	r2, [r3, #0]
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002e56:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002e58:	f001 f854 	bl	8003f04 <HAL_RCC_GetPCLK1Freq>
 8002e5c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	685b      	ldr	r3, [r3, #4]
 8002e62:	4a81      	ldr	r2, [pc, #516]	; (8003068 <HAL_I2C_Init+0x274>)
 8002e64:	4293      	cmp	r3, r2
 8002e66:	d807      	bhi.n	8002e78 <HAL_I2C_Init+0x84>
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	4a80      	ldr	r2, [pc, #512]	; (800306c <HAL_I2C_Init+0x278>)
 8002e6c:	4293      	cmp	r3, r2
 8002e6e:	bf94      	ite	ls
 8002e70:	2301      	movls	r3, #1
 8002e72:	2300      	movhi	r3, #0
 8002e74:	b2db      	uxtb	r3, r3
 8002e76:	e006      	b.n	8002e86 <HAL_I2C_Init+0x92>
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	4a7d      	ldr	r2, [pc, #500]	; (8003070 <HAL_I2C_Init+0x27c>)
 8002e7c:	4293      	cmp	r3, r2
 8002e7e:	bf94      	ite	ls
 8002e80:	2301      	movls	r3, #1
 8002e82:	2300      	movhi	r3, #0
 8002e84:	b2db      	uxtb	r3, r3
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d001      	beq.n	8002e8e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	e0e7      	b.n	800305e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	4a78      	ldr	r2, [pc, #480]	; (8003074 <HAL_I2C_Init+0x280>)
 8002e92:	fba2 2303 	umull	r2, r3, r2, r3
 8002e96:	0c9b      	lsrs	r3, r3, #18
 8002e98:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	68ba      	ldr	r2, [r7, #8]
 8002eaa:	430a      	orrs	r2, r1
 8002eac:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	6a1b      	ldr	r3, [r3, #32]
 8002eb4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	4a6a      	ldr	r2, [pc, #424]	; (8003068 <HAL_I2C_Init+0x274>)
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d802      	bhi.n	8002ec8 <HAL_I2C_Init+0xd4>
 8002ec2:	68bb      	ldr	r3, [r7, #8]
 8002ec4:	3301      	adds	r3, #1
 8002ec6:	e009      	b.n	8002edc <HAL_I2C_Init+0xe8>
 8002ec8:	68bb      	ldr	r3, [r7, #8]
 8002eca:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002ece:	fb02 f303 	mul.w	r3, r2, r3
 8002ed2:	4a69      	ldr	r2, [pc, #420]	; (8003078 <HAL_I2C_Init+0x284>)
 8002ed4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ed8:	099b      	lsrs	r3, r3, #6
 8002eda:	3301      	adds	r3, #1
 8002edc:	687a      	ldr	r2, [r7, #4]
 8002ede:	6812      	ldr	r2, [r2, #0]
 8002ee0:	430b      	orrs	r3, r1
 8002ee2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	69db      	ldr	r3, [r3, #28]
 8002eea:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002eee:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	495c      	ldr	r1, [pc, #368]	; (8003068 <HAL_I2C_Init+0x274>)
 8002ef8:	428b      	cmp	r3, r1
 8002efa:	d819      	bhi.n	8002f30 <HAL_I2C_Init+0x13c>
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	1e59      	subs	r1, r3, #1
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	685b      	ldr	r3, [r3, #4]
 8002f04:	005b      	lsls	r3, r3, #1
 8002f06:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f0a:	1c59      	adds	r1, r3, #1
 8002f0c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002f10:	400b      	ands	r3, r1
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d00a      	beq.n	8002f2c <HAL_I2C_Init+0x138>
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	1e59      	subs	r1, r3, #1
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	685b      	ldr	r3, [r3, #4]
 8002f1e:	005b      	lsls	r3, r3, #1
 8002f20:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f24:	3301      	adds	r3, #1
 8002f26:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f2a:	e051      	b.n	8002fd0 <HAL_I2C_Init+0x1dc>
 8002f2c:	2304      	movs	r3, #4
 8002f2e:	e04f      	b.n	8002fd0 <HAL_I2C_Init+0x1dc>
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	689b      	ldr	r3, [r3, #8]
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d111      	bne.n	8002f5c <HAL_I2C_Init+0x168>
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	1e58      	subs	r0, r3, #1
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6859      	ldr	r1, [r3, #4]
 8002f40:	460b      	mov	r3, r1
 8002f42:	005b      	lsls	r3, r3, #1
 8002f44:	440b      	add	r3, r1
 8002f46:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f4a:	3301      	adds	r3, #1
 8002f4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	bf0c      	ite	eq
 8002f54:	2301      	moveq	r3, #1
 8002f56:	2300      	movne	r3, #0
 8002f58:	b2db      	uxtb	r3, r3
 8002f5a:	e012      	b.n	8002f82 <HAL_I2C_Init+0x18e>
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	1e58      	subs	r0, r3, #1
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6859      	ldr	r1, [r3, #4]
 8002f64:	460b      	mov	r3, r1
 8002f66:	009b      	lsls	r3, r3, #2
 8002f68:	440b      	add	r3, r1
 8002f6a:	0099      	lsls	r1, r3, #2
 8002f6c:	440b      	add	r3, r1
 8002f6e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f72:	3301      	adds	r3, #1
 8002f74:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	bf0c      	ite	eq
 8002f7c:	2301      	moveq	r3, #1
 8002f7e:	2300      	movne	r3, #0
 8002f80:	b2db      	uxtb	r3, r3
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d001      	beq.n	8002f8a <HAL_I2C_Init+0x196>
 8002f86:	2301      	movs	r3, #1
 8002f88:	e022      	b.n	8002fd0 <HAL_I2C_Init+0x1dc>
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	689b      	ldr	r3, [r3, #8]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d10e      	bne.n	8002fb0 <HAL_I2C_Init+0x1bc>
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	1e58      	subs	r0, r3, #1
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6859      	ldr	r1, [r3, #4]
 8002f9a:	460b      	mov	r3, r1
 8002f9c:	005b      	lsls	r3, r3, #1
 8002f9e:	440b      	add	r3, r1
 8002fa0:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fa4:	3301      	adds	r3, #1
 8002fa6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002faa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002fae:	e00f      	b.n	8002fd0 <HAL_I2C_Init+0x1dc>
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	1e58      	subs	r0, r3, #1
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6859      	ldr	r1, [r3, #4]
 8002fb8:	460b      	mov	r3, r1
 8002fba:	009b      	lsls	r3, r3, #2
 8002fbc:	440b      	add	r3, r1
 8002fbe:	0099      	lsls	r1, r3, #2
 8002fc0:	440b      	add	r3, r1
 8002fc2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fc6:	3301      	adds	r3, #1
 8002fc8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fcc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002fd0:	6879      	ldr	r1, [r7, #4]
 8002fd2:	6809      	ldr	r1, [r1, #0]
 8002fd4:	4313      	orrs	r3, r2
 8002fd6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	69da      	ldr	r2, [r3, #28]
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	6a1b      	ldr	r3, [r3, #32]
 8002fea:	431a      	orrs	r2, r3
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	430a      	orrs	r2, r1
 8002ff2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	689b      	ldr	r3, [r3, #8]
 8002ffa:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002ffe:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003002:	687a      	ldr	r2, [r7, #4]
 8003004:	6911      	ldr	r1, [r2, #16]
 8003006:	687a      	ldr	r2, [r7, #4]
 8003008:	68d2      	ldr	r2, [r2, #12]
 800300a:	4311      	orrs	r1, r2
 800300c:	687a      	ldr	r2, [r7, #4]
 800300e:	6812      	ldr	r2, [r2, #0]
 8003010:	430b      	orrs	r3, r1
 8003012:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	68db      	ldr	r3, [r3, #12]
 800301a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	695a      	ldr	r2, [r3, #20]
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	699b      	ldr	r3, [r3, #24]
 8003026:	431a      	orrs	r2, r3
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	430a      	orrs	r2, r1
 800302e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	681a      	ldr	r2, [r3, #0]
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f042 0201 	orr.w	r2, r2, #1
 800303e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2200      	movs	r2, #0
 8003044:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2220      	movs	r2, #32
 800304a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2200      	movs	r2, #0
 8003052:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2200      	movs	r2, #0
 8003058:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800305c:	2300      	movs	r3, #0
}
 800305e:	4618      	mov	r0, r3
 8003060:	3710      	adds	r7, #16
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}
 8003066:	bf00      	nop
 8003068:	000186a0 	.word	0x000186a0
 800306c:	001e847f 	.word	0x001e847f
 8003070:	003d08ff 	.word	0x003d08ff
 8003074:	431bde83 	.word	0x431bde83
 8003078:	10624dd3 	.word	0x10624dd3

0800307c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b088      	sub	sp, #32
 8003080:	af02      	add	r7, sp, #8
 8003082:	60f8      	str	r0, [r7, #12]
 8003084:	607a      	str	r2, [r7, #4]
 8003086:	461a      	mov	r2, r3
 8003088:	460b      	mov	r3, r1
 800308a:	817b      	strh	r3, [r7, #10]
 800308c:	4613      	mov	r3, r2
 800308e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003090:	f7ff fa12 	bl	80024b8 <HAL_GetTick>
 8003094:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800309c:	b2db      	uxtb	r3, r3
 800309e:	2b20      	cmp	r3, #32
 80030a0:	f040 80e0 	bne.w	8003264 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80030a4:	697b      	ldr	r3, [r7, #20]
 80030a6:	9300      	str	r3, [sp, #0]
 80030a8:	2319      	movs	r3, #25
 80030aa:	2201      	movs	r2, #1
 80030ac:	4970      	ldr	r1, [pc, #448]	; (8003270 <HAL_I2C_Master_Transmit+0x1f4>)
 80030ae:	68f8      	ldr	r0, [r7, #12]
 80030b0:	f000 fc58 	bl	8003964 <I2C_WaitOnFlagUntilTimeout>
 80030b4:	4603      	mov	r3, r0
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d001      	beq.n	80030be <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80030ba:	2302      	movs	r3, #2
 80030bc:	e0d3      	b.n	8003266 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80030c4:	2b01      	cmp	r3, #1
 80030c6:	d101      	bne.n	80030cc <HAL_I2C_Master_Transmit+0x50>
 80030c8:	2302      	movs	r3, #2
 80030ca:	e0cc      	b.n	8003266 <HAL_I2C_Master_Transmit+0x1ea>
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	2201      	movs	r2, #1
 80030d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f003 0301 	and.w	r3, r3, #1
 80030de:	2b01      	cmp	r3, #1
 80030e0:	d007      	beq.n	80030f2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	681a      	ldr	r2, [r3, #0]
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f042 0201 	orr.w	r2, r2, #1
 80030f0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	681a      	ldr	r2, [r3, #0]
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003100:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	2221      	movs	r2, #33	; 0x21
 8003106:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	2210      	movs	r2, #16
 800310e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	2200      	movs	r2, #0
 8003116:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	687a      	ldr	r2, [r7, #4]
 800311c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	893a      	ldrh	r2, [r7, #8]
 8003122:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003128:	b29a      	uxth	r2, r3
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	4a50      	ldr	r2, [pc, #320]	; (8003274 <HAL_I2C_Master_Transmit+0x1f8>)
 8003132:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003134:	8979      	ldrh	r1, [r7, #10]
 8003136:	697b      	ldr	r3, [r7, #20]
 8003138:	6a3a      	ldr	r2, [r7, #32]
 800313a:	68f8      	ldr	r0, [r7, #12]
 800313c:	f000 fac2 	bl	80036c4 <I2C_MasterRequestWrite>
 8003140:	4603      	mov	r3, r0
 8003142:	2b00      	cmp	r3, #0
 8003144:	d001      	beq.n	800314a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003146:	2301      	movs	r3, #1
 8003148:	e08d      	b.n	8003266 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800314a:	2300      	movs	r3, #0
 800314c:	613b      	str	r3, [r7, #16]
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	695b      	ldr	r3, [r3, #20]
 8003154:	613b      	str	r3, [r7, #16]
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	699b      	ldr	r3, [r3, #24]
 800315c:	613b      	str	r3, [r7, #16]
 800315e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003160:	e066      	b.n	8003230 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003162:	697a      	ldr	r2, [r7, #20]
 8003164:	6a39      	ldr	r1, [r7, #32]
 8003166:	68f8      	ldr	r0, [r7, #12]
 8003168:	f000 fcd2 	bl	8003b10 <I2C_WaitOnTXEFlagUntilTimeout>
 800316c:	4603      	mov	r3, r0
 800316e:	2b00      	cmp	r3, #0
 8003170:	d00d      	beq.n	800318e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003176:	2b04      	cmp	r3, #4
 8003178:	d107      	bne.n	800318a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	681a      	ldr	r2, [r3, #0]
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003188:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800318a:	2301      	movs	r3, #1
 800318c:	e06b      	b.n	8003266 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003192:	781a      	ldrb	r2, [r3, #0]
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800319e:	1c5a      	adds	r2, r3, #1
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031a8:	b29b      	uxth	r3, r3
 80031aa:	3b01      	subs	r3, #1
 80031ac:	b29a      	uxth	r2, r3
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031b6:	3b01      	subs	r3, #1
 80031b8:	b29a      	uxth	r2, r3
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	695b      	ldr	r3, [r3, #20]
 80031c4:	f003 0304 	and.w	r3, r3, #4
 80031c8:	2b04      	cmp	r3, #4
 80031ca:	d11b      	bne.n	8003204 <HAL_I2C_Master_Transmit+0x188>
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d017      	beq.n	8003204 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031d8:	781a      	ldrb	r2, [r3, #0]
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031e4:	1c5a      	adds	r2, r3, #1
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031ee:	b29b      	uxth	r3, r3
 80031f0:	3b01      	subs	r3, #1
 80031f2:	b29a      	uxth	r2, r3
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031fc:	3b01      	subs	r3, #1
 80031fe:	b29a      	uxth	r2, r3
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003204:	697a      	ldr	r2, [r7, #20]
 8003206:	6a39      	ldr	r1, [r7, #32]
 8003208:	68f8      	ldr	r0, [r7, #12]
 800320a:	f000 fcc2 	bl	8003b92 <I2C_WaitOnBTFFlagUntilTimeout>
 800320e:	4603      	mov	r3, r0
 8003210:	2b00      	cmp	r3, #0
 8003212:	d00d      	beq.n	8003230 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003218:	2b04      	cmp	r3, #4
 800321a:	d107      	bne.n	800322c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	681a      	ldr	r2, [r3, #0]
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800322a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800322c:	2301      	movs	r3, #1
 800322e:	e01a      	b.n	8003266 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003234:	2b00      	cmp	r3, #0
 8003236:	d194      	bne.n	8003162 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	681a      	ldr	r2, [r3, #0]
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003246:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	2220      	movs	r2, #32
 800324c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	2200      	movs	r2, #0
 8003254:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	2200      	movs	r2, #0
 800325c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003260:	2300      	movs	r3, #0
 8003262:	e000      	b.n	8003266 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003264:	2302      	movs	r3, #2
  }
}
 8003266:	4618      	mov	r0, r3
 8003268:	3718      	adds	r7, #24
 800326a:	46bd      	mov	sp, r7
 800326c:	bd80      	pop	{r7, pc}
 800326e:	bf00      	nop
 8003270:	00100002 	.word	0x00100002
 8003274:	ffff0000 	.word	0xffff0000

08003278 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b08c      	sub	sp, #48	; 0x30
 800327c:	af02      	add	r7, sp, #8
 800327e:	60f8      	str	r0, [r7, #12]
 8003280:	607a      	str	r2, [r7, #4]
 8003282:	461a      	mov	r2, r3
 8003284:	460b      	mov	r3, r1
 8003286:	817b      	strh	r3, [r7, #10]
 8003288:	4613      	mov	r3, r2
 800328a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800328c:	f7ff f914 	bl	80024b8 <HAL_GetTick>
 8003290:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003298:	b2db      	uxtb	r3, r3
 800329a:	2b20      	cmp	r3, #32
 800329c:	f040 820b 	bne.w	80036b6 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80032a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032a2:	9300      	str	r3, [sp, #0]
 80032a4:	2319      	movs	r3, #25
 80032a6:	2201      	movs	r2, #1
 80032a8:	497c      	ldr	r1, [pc, #496]	; (800349c <HAL_I2C_Master_Receive+0x224>)
 80032aa:	68f8      	ldr	r0, [r7, #12]
 80032ac:	f000 fb5a 	bl	8003964 <I2C_WaitOnFlagUntilTimeout>
 80032b0:	4603      	mov	r3, r0
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d001      	beq.n	80032ba <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80032b6:	2302      	movs	r3, #2
 80032b8:	e1fe      	b.n	80036b8 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80032c0:	2b01      	cmp	r3, #1
 80032c2:	d101      	bne.n	80032c8 <HAL_I2C_Master_Receive+0x50>
 80032c4:	2302      	movs	r3, #2
 80032c6:	e1f7      	b.n	80036b8 <HAL_I2C_Master_Receive+0x440>
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	2201      	movs	r2, #1
 80032cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f003 0301 	and.w	r3, r3, #1
 80032da:	2b01      	cmp	r3, #1
 80032dc:	d007      	beq.n	80032ee <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	681a      	ldr	r2, [r3, #0]
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f042 0201 	orr.w	r2, r2, #1
 80032ec:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	681a      	ldr	r2, [r3, #0]
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80032fc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	2222      	movs	r2, #34	; 0x22
 8003302:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	2210      	movs	r2, #16
 800330a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	2200      	movs	r2, #0
 8003312:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	687a      	ldr	r2, [r7, #4]
 8003318:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	893a      	ldrh	r2, [r7, #8]
 800331e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003324:	b29a      	uxth	r2, r3
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	4a5c      	ldr	r2, [pc, #368]	; (80034a0 <HAL_I2C_Master_Receive+0x228>)
 800332e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003330:	8979      	ldrh	r1, [r7, #10]
 8003332:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003334:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003336:	68f8      	ldr	r0, [r7, #12]
 8003338:	f000 fa46 	bl	80037c8 <I2C_MasterRequestRead>
 800333c:	4603      	mov	r3, r0
 800333e:	2b00      	cmp	r3, #0
 8003340:	d001      	beq.n	8003346 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8003342:	2301      	movs	r3, #1
 8003344:	e1b8      	b.n	80036b8 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800334a:	2b00      	cmp	r3, #0
 800334c:	d113      	bne.n	8003376 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800334e:	2300      	movs	r3, #0
 8003350:	623b      	str	r3, [r7, #32]
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	695b      	ldr	r3, [r3, #20]
 8003358:	623b      	str	r3, [r7, #32]
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	699b      	ldr	r3, [r3, #24]
 8003360:	623b      	str	r3, [r7, #32]
 8003362:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	681a      	ldr	r2, [r3, #0]
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003372:	601a      	str	r2, [r3, #0]
 8003374:	e18c      	b.n	8003690 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800337a:	2b01      	cmp	r3, #1
 800337c:	d11b      	bne.n	80033b6 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	681a      	ldr	r2, [r3, #0]
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800338c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800338e:	2300      	movs	r3, #0
 8003390:	61fb      	str	r3, [r7, #28]
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	695b      	ldr	r3, [r3, #20]
 8003398:	61fb      	str	r3, [r7, #28]
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	699b      	ldr	r3, [r3, #24]
 80033a0:	61fb      	str	r3, [r7, #28]
 80033a2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	681a      	ldr	r2, [r3, #0]
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033b2:	601a      	str	r2, [r3, #0]
 80033b4:	e16c      	b.n	8003690 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033ba:	2b02      	cmp	r3, #2
 80033bc:	d11b      	bne.n	80033f6 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	681a      	ldr	r2, [r3, #0]
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80033cc:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	681a      	ldr	r2, [r3, #0]
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80033dc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033de:	2300      	movs	r3, #0
 80033e0:	61bb      	str	r3, [r7, #24]
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	695b      	ldr	r3, [r3, #20]
 80033e8:	61bb      	str	r3, [r7, #24]
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	699b      	ldr	r3, [r3, #24]
 80033f0:	61bb      	str	r3, [r7, #24]
 80033f2:	69bb      	ldr	r3, [r7, #24]
 80033f4:	e14c      	b.n	8003690 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	681a      	ldr	r2, [r3, #0]
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003404:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003406:	2300      	movs	r3, #0
 8003408:	617b      	str	r3, [r7, #20]
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	695b      	ldr	r3, [r3, #20]
 8003410:	617b      	str	r3, [r7, #20]
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	699b      	ldr	r3, [r3, #24]
 8003418:	617b      	str	r3, [r7, #20]
 800341a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800341c:	e138      	b.n	8003690 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003422:	2b03      	cmp	r3, #3
 8003424:	f200 80f1 	bhi.w	800360a <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800342c:	2b01      	cmp	r3, #1
 800342e:	d123      	bne.n	8003478 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003430:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003432:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003434:	68f8      	ldr	r0, [r7, #12]
 8003436:	f000 fbed 	bl	8003c14 <I2C_WaitOnRXNEFlagUntilTimeout>
 800343a:	4603      	mov	r3, r0
 800343c:	2b00      	cmp	r3, #0
 800343e:	d001      	beq.n	8003444 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8003440:	2301      	movs	r3, #1
 8003442:	e139      	b.n	80036b8 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	691a      	ldr	r2, [r3, #16]
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800344e:	b2d2      	uxtb	r2, r2
 8003450:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003456:	1c5a      	adds	r2, r3, #1
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003460:	3b01      	subs	r3, #1
 8003462:	b29a      	uxth	r2, r3
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800346c:	b29b      	uxth	r3, r3
 800346e:	3b01      	subs	r3, #1
 8003470:	b29a      	uxth	r2, r3
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003476:	e10b      	b.n	8003690 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800347c:	2b02      	cmp	r3, #2
 800347e:	d14e      	bne.n	800351e <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003482:	9300      	str	r3, [sp, #0]
 8003484:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003486:	2200      	movs	r2, #0
 8003488:	4906      	ldr	r1, [pc, #24]	; (80034a4 <HAL_I2C_Master_Receive+0x22c>)
 800348a:	68f8      	ldr	r0, [r7, #12]
 800348c:	f000 fa6a 	bl	8003964 <I2C_WaitOnFlagUntilTimeout>
 8003490:	4603      	mov	r3, r0
 8003492:	2b00      	cmp	r3, #0
 8003494:	d008      	beq.n	80034a8 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8003496:	2301      	movs	r3, #1
 8003498:	e10e      	b.n	80036b8 <HAL_I2C_Master_Receive+0x440>
 800349a:	bf00      	nop
 800349c:	00100002 	.word	0x00100002
 80034a0:	ffff0000 	.word	0xffff0000
 80034a4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	681a      	ldr	r2, [r3, #0]
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034b6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	691a      	ldr	r2, [r3, #16]
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034c2:	b2d2      	uxtb	r2, r2
 80034c4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ca:	1c5a      	adds	r2, r3, #1
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034d4:	3b01      	subs	r3, #1
 80034d6:	b29a      	uxth	r2, r3
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034e0:	b29b      	uxth	r3, r3
 80034e2:	3b01      	subs	r3, #1
 80034e4:	b29a      	uxth	r2, r3
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	691a      	ldr	r2, [r3, #16]
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034f4:	b2d2      	uxtb	r2, r2
 80034f6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034fc:	1c5a      	adds	r2, r3, #1
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003506:	3b01      	subs	r3, #1
 8003508:	b29a      	uxth	r2, r3
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003512:	b29b      	uxth	r3, r3
 8003514:	3b01      	subs	r3, #1
 8003516:	b29a      	uxth	r2, r3
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800351c:	e0b8      	b.n	8003690 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800351e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003520:	9300      	str	r3, [sp, #0]
 8003522:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003524:	2200      	movs	r2, #0
 8003526:	4966      	ldr	r1, [pc, #408]	; (80036c0 <HAL_I2C_Master_Receive+0x448>)
 8003528:	68f8      	ldr	r0, [r7, #12]
 800352a:	f000 fa1b 	bl	8003964 <I2C_WaitOnFlagUntilTimeout>
 800352e:	4603      	mov	r3, r0
 8003530:	2b00      	cmp	r3, #0
 8003532:	d001      	beq.n	8003538 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8003534:	2301      	movs	r3, #1
 8003536:	e0bf      	b.n	80036b8 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	681a      	ldr	r2, [r3, #0]
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003546:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	691a      	ldr	r2, [r3, #16]
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003552:	b2d2      	uxtb	r2, r2
 8003554:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800355a:	1c5a      	adds	r2, r3, #1
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003564:	3b01      	subs	r3, #1
 8003566:	b29a      	uxth	r2, r3
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003570:	b29b      	uxth	r3, r3
 8003572:	3b01      	subs	r3, #1
 8003574:	b29a      	uxth	r2, r3
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800357a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800357c:	9300      	str	r3, [sp, #0]
 800357e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003580:	2200      	movs	r2, #0
 8003582:	494f      	ldr	r1, [pc, #316]	; (80036c0 <HAL_I2C_Master_Receive+0x448>)
 8003584:	68f8      	ldr	r0, [r7, #12]
 8003586:	f000 f9ed 	bl	8003964 <I2C_WaitOnFlagUntilTimeout>
 800358a:	4603      	mov	r3, r0
 800358c:	2b00      	cmp	r3, #0
 800358e:	d001      	beq.n	8003594 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8003590:	2301      	movs	r3, #1
 8003592:	e091      	b.n	80036b8 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	681a      	ldr	r2, [r3, #0]
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035a2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	691a      	ldr	r2, [r3, #16]
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035ae:	b2d2      	uxtb	r2, r2
 80035b0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035b6:	1c5a      	adds	r2, r3, #1
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035c0:	3b01      	subs	r3, #1
 80035c2:	b29a      	uxth	r2, r3
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035cc:	b29b      	uxth	r3, r3
 80035ce:	3b01      	subs	r3, #1
 80035d0:	b29a      	uxth	r2, r3
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	691a      	ldr	r2, [r3, #16]
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035e0:	b2d2      	uxtb	r2, r2
 80035e2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035e8:	1c5a      	adds	r2, r3, #1
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035f2:	3b01      	subs	r3, #1
 80035f4:	b29a      	uxth	r2, r3
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035fe:	b29b      	uxth	r3, r3
 8003600:	3b01      	subs	r3, #1
 8003602:	b29a      	uxth	r2, r3
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003608:	e042      	b.n	8003690 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800360a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800360c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800360e:	68f8      	ldr	r0, [r7, #12]
 8003610:	f000 fb00 	bl	8003c14 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003614:	4603      	mov	r3, r0
 8003616:	2b00      	cmp	r3, #0
 8003618:	d001      	beq.n	800361e <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800361a:	2301      	movs	r3, #1
 800361c:	e04c      	b.n	80036b8 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	691a      	ldr	r2, [r3, #16]
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003628:	b2d2      	uxtb	r2, r2
 800362a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003630:	1c5a      	adds	r2, r3, #1
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800363a:	3b01      	subs	r3, #1
 800363c:	b29a      	uxth	r2, r3
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003646:	b29b      	uxth	r3, r3
 8003648:	3b01      	subs	r3, #1
 800364a:	b29a      	uxth	r2, r3
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	695b      	ldr	r3, [r3, #20]
 8003656:	f003 0304 	and.w	r3, r3, #4
 800365a:	2b04      	cmp	r3, #4
 800365c:	d118      	bne.n	8003690 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	691a      	ldr	r2, [r3, #16]
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003668:	b2d2      	uxtb	r2, r2
 800366a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003670:	1c5a      	adds	r2, r3, #1
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800367a:	3b01      	subs	r3, #1
 800367c:	b29a      	uxth	r2, r3
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003686:	b29b      	uxth	r3, r3
 8003688:	3b01      	subs	r3, #1
 800368a:	b29a      	uxth	r2, r3
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003694:	2b00      	cmp	r3, #0
 8003696:	f47f aec2 	bne.w	800341e <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	2220      	movs	r2, #32
 800369e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	2200      	movs	r2, #0
 80036a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	2200      	movs	r2, #0
 80036ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80036b2:	2300      	movs	r3, #0
 80036b4:	e000      	b.n	80036b8 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 80036b6:	2302      	movs	r3, #2
  }
}
 80036b8:	4618      	mov	r0, r3
 80036ba:	3728      	adds	r7, #40	; 0x28
 80036bc:	46bd      	mov	sp, r7
 80036be:	bd80      	pop	{r7, pc}
 80036c0:	00010004 	.word	0x00010004

080036c4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b088      	sub	sp, #32
 80036c8:	af02      	add	r7, sp, #8
 80036ca:	60f8      	str	r0, [r7, #12]
 80036cc:	607a      	str	r2, [r7, #4]
 80036ce:	603b      	str	r3, [r7, #0]
 80036d0:	460b      	mov	r3, r1
 80036d2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036d8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80036da:	697b      	ldr	r3, [r7, #20]
 80036dc:	2b08      	cmp	r3, #8
 80036de:	d006      	beq.n	80036ee <I2C_MasterRequestWrite+0x2a>
 80036e0:	697b      	ldr	r3, [r7, #20]
 80036e2:	2b01      	cmp	r3, #1
 80036e4:	d003      	beq.n	80036ee <I2C_MasterRequestWrite+0x2a>
 80036e6:	697b      	ldr	r3, [r7, #20]
 80036e8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80036ec:	d108      	bne.n	8003700 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	681a      	ldr	r2, [r3, #0]
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80036fc:	601a      	str	r2, [r3, #0]
 80036fe:	e00b      	b.n	8003718 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003704:	2b12      	cmp	r3, #18
 8003706:	d107      	bne.n	8003718 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	681a      	ldr	r2, [r3, #0]
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003716:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	9300      	str	r3, [sp, #0]
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2200      	movs	r2, #0
 8003720:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003724:	68f8      	ldr	r0, [r7, #12]
 8003726:	f000 f91d 	bl	8003964 <I2C_WaitOnFlagUntilTimeout>
 800372a:	4603      	mov	r3, r0
 800372c:	2b00      	cmp	r3, #0
 800372e:	d00d      	beq.n	800374c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800373a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800373e:	d103      	bne.n	8003748 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003746:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003748:	2303      	movs	r3, #3
 800374a:	e035      	b.n	80037b8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	691b      	ldr	r3, [r3, #16]
 8003750:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003754:	d108      	bne.n	8003768 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003756:	897b      	ldrh	r3, [r7, #10]
 8003758:	b2db      	uxtb	r3, r3
 800375a:	461a      	mov	r2, r3
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003764:	611a      	str	r2, [r3, #16]
 8003766:	e01b      	b.n	80037a0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003768:	897b      	ldrh	r3, [r7, #10]
 800376a:	11db      	asrs	r3, r3, #7
 800376c:	b2db      	uxtb	r3, r3
 800376e:	f003 0306 	and.w	r3, r3, #6
 8003772:	b2db      	uxtb	r3, r3
 8003774:	f063 030f 	orn	r3, r3, #15
 8003778:	b2da      	uxtb	r2, r3
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	687a      	ldr	r2, [r7, #4]
 8003784:	490e      	ldr	r1, [pc, #56]	; (80037c0 <I2C_MasterRequestWrite+0xfc>)
 8003786:	68f8      	ldr	r0, [r7, #12]
 8003788:	f000 f943 	bl	8003a12 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800378c:	4603      	mov	r3, r0
 800378e:	2b00      	cmp	r3, #0
 8003790:	d001      	beq.n	8003796 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003792:	2301      	movs	r3, #1
 8003794:	e010      	b.n	80037b8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003796:	897b      	ldrh	r3, [r7, #10]
 8003798:	b2da      	uxtb	r2, r3
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	687a      	ldr	r2, [r7, #4]
 80037a4:	4907      	ldr	r1, [pc, #28]	; (80037c4 <I2C_MasterRequestWrite+0x100>)
 80037a6:	68f8      	ldr	r0, [r7, #12]
 80037a8:	f000 f933 	bl	8003a12 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80037ac:	4603      	mov	r3, r0
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d001      	beq.n	80037b6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80037b2:	2301      	movs	r3, #1
 80037b4:	e000      	b.n	80037b8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80037b6:	2300      	movs	r3, #0
}
 80037b8:	4618      	mov	r0, r3
 80037ba:	3718      	adds	r7, #24
 80037bc:	46bd      	mov	sp, r7
 80037be:	bd80      	pop	{r7, pc}
 80037c0:	00010008 	.word	0x00010008
 80037c4:	00010002 	.word	0x00010002

080037c8 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b088      	sub	sp, #32
 80037cc:	af02      	add	r7, sp, #8
 80037ce:	60f8      	str	r0, [r7, #12]
 80037d0:	607a      	str	r2, [r7, #4]
 80037d2:	603b      	str	r3, [r7, #0]
 80037d4:	460b      	mov	r3, r1
 80037d6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037dc:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	681a      	ldr	r2, [r3, #0]
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80037ec:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80037ee:	697b      	ldr	r3, [r7, #20]
 80037f0:	2b08      	cmp	r3, #8
 80037f2:	d006      	beq.n	8003802 <I2C_MasterRequestRead+0x3a>
 80037f4:	697b      	ldr	r3, [r7, #20]
 80037f6:	2b01      	cmp	r3, #1
 80037f8:	d003      	beq.n	8003802 <I2C_MasterRequestRead+0x3a>
 80037fa:	697b      	ldr	r3, [r7, #20]
 80037fc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003800:	d108      	bne.n	8003814 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	681a      	ldr	r2, [r3, #0]
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003810:	601a      	str	r2, [r3, #0]
 8003812:	e00b      	b.n	800382c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003818:	2b11      	cmp	r3, #17
 800381a:	d107      	bne.n	800382c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	681a      	ldr	r2, [r3, #0]
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800382a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	9300      	str	r3, [sp, #0]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2200      	movs	r2, #0
 8003834:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003838:	68f8      	ldr	r0, [r7, #12]
 800383a:	f000 f893 	bl	8003964 <I2C_WaitOnFlagUntilTimeout>
 800383e:	4603      	mov	r3, r0
 8003840:	2b00      	cmp	r3, #0
 8003842:	d00d      	beq.n	8003860 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800384e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003852:	d103      	bne.n	800385c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	f44f 7200 	mov.w	r2, #512	; 0x200
 800385a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800385c:	2303      	movs	r3, #3
 800385e:	e079      	b.n	8003954 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	691b      	ldr	r3, [r3, #16]
 8003864:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003868:	d108      	bne.n	800387c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800386a:	897b      	ldrh	r3, [r7, #10]
 800386c:	b2db      	uxtb	r3, r3
 800386e:	f043 0301 	orr.w	r3, r3, #1
 8003872:	b2da      	uxtb	r2, r3
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	611a      	str	r2, [r3, #16]
 800387a:	e05f      	b.n	800393c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800387c:	897b      	ldrh	r3, [r7, #10]
 800387e:	11db      	asrs	r3, r3, #7
 8003880:	b2db      	uxtb	r3, r3
 8003882:	f003 0306 	and.w	r3, r3, #6
 8003886:	b2db      	uxtb	r3, r3
 8003888:	f063 030f 	orn	r3, r3, #15
 800388c:	b2da      	uxtb	r2, r3
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	687a      	ldr	r2, [r7, #4]
 8003898:	4930      	ldr	r1, [pc, #192]	; (800395c <I2C_MasterRequestRead+0x194>)
 800389a:	68f8      	ldr	r0, [r7, #12]
 800389c:	f000 f8b9 	bl	8003a12 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80038a0:	4603      	mov	r3, r0
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d001      	beq.n	80038aa <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80038a6:	2301      	movs	r3, #1
 80038a8:	e054      	b.n	8003954 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80038aa:	897b      	ldrh	r3, [r7, #10]
 80038ac:	b2da      	uxtb	r2, r3
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	687a      	ldr	r2, [r7, #4]
 80038b8:	4929      	ldr	r1, [pc, #164]	; (8003960 <I2C_MasterRequestRead+0x198>)
 80038ba:	68f8      	ldr	r0, [r7, #12]
 80038bc:	f000 f8a9 	bl	8003a12 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80038c0:	4603      	mov	r3, r0
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d001      	beq.n	80038ca <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80038c6:	2301      	movs	r3, #1
 80038c8:	e044      	b.n	8003954 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038ca:	2300      	movs	r3, #0
 80038cc:	613b      	str	r3, [r7, #16]
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	695b      	ldr	r3, [r3, #20]
 80038d4:	613b      	str	r3, [r7, #16]
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	699b      	ldr	r3, [r3, #24]
 80038dc:	613b      	str	r3, [r7, #16]
 80038de:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	681a      	ldr	r2, [r3, #0]
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80038ee:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	9300      	str	r3, [sp, #0]
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2200      	movs	r2, #0
 80038f8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80038fc:	68f8      	ldr	r0, [r7, #12]
 80038fe:	f000 f831 	bl	8003964 <I2C_WaitOnFlagUntilTimeout>
 8003902:	4603      	mov	r3, r0
 8003904:	2b00      	cmp	r3, #0
 8003906:	d00d      	beq.n	8003924 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003912:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003916:	d103      	bne.n	8003920 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800391e:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8003920:	2303      	movs	r3, #3
 8003922:	e017      	b.n	8003954 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003924:	897b      	ldrh	r3, [r7, #10]
 8003926:	11db      	asrs	r3, r3, #7
 8003928:	b2db      	uxtb	r3, r3
 800392a:	f003 0306 	and.w	r3, r3, #6
 800392e:	b2db      	uxtb	r3, r3
 8003930:	f063 030e 	orn	r3, r3, #14
 8003934:	b2da      	uxtb	r2, r3
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	687a      	ldr	r2, [r7, #4]
 8003940:	4907      	ldr	r1, [pc, #28]	; (8003960 <I2C_MasterRequestRead+0x198>)
 8003942:	68f8      	ldr	r0, [r7, #12]
 8003944:	f000 f865 	bl	8003a12 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003948:	4603      	mov	r3, r0
 800394a:	2b00      	cmp	r3, #0
 800394c:	d001      	beq.n	8003952 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800394e:	2301      	movs	r3, #1
 8003950:	e000      	b.n	8003954 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8003952:	2300      	movs	r3, #0
}
 8003954:	4618      	mov	r0, r3
 8003956:	3718      	adds	r7, #24
 8003958:	46bd      	mov	sp, r7
 800395a:	bd80      	pop	{r7, pc}
 800395c:	00010008 	.word	0x00010008
 8003960:	00010002 	.word	0x00010002

08003964 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b084      	sub	sp, #16
 8003968:	af00      	add	r7, sp, #0
 800396a:	60f8      	str	r0, [r7, #12]
 800396c:	60b9      	str	r1, [r7, #8]
 800396e:	603b      	str	r3, [r7, #0]
 8003970:	4613      	mov	r3, r2
 8003972:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003974:	e025      	b.n	80039c2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	f1b3 3fff 	cmp.w	r3, #4294967295
 800397c:	d021      	beq.n	80039c2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800397e:	f7fe fd9b 	bl	80024b8 <HAL_GetTick>
 8003982:	4602      	mov	r2, r0
 8003984:	69bb      	ldr	r3, [r7, #24]
 8003986:	1ad3      	subs	r3, r2, r3
 8003988:	683a      	ldr	r2, [r7, #0]
 800398a:	429a      	cmp	r2, r3
 800398c:	d302      	bcc.n	8003994 <I2C_WaitOnFlagUntilTimeout+0x30>
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	2b00      	cmp	r3, #0
 8003992:	d116      	bne.n	80039c2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	2200      	movs	r2, #0
 8003998:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	2220      	movs	r2, #32
 800399e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	2200      	movs	r2, #0
 80039a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ae:	f043 0220 	orr.w	r2, r3, #32
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	2200      	movs	r2, #0
 80039ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80039be:	2301      	movs	r3, #1
 80039c0:	e023      	b.n	8003a0a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80039c2:	68bb      	ldr	r3, [r7, #8]
 80039c4:	0c1b      	lsrs	r3, r3, #16
 80039c6:	b2db      	uxtb	r3, r3
 80039c8:	2b01      	cmp	r3, #1
 80039ca:	d10d      	bne.n	80039e8 <I2C_WaitOnFlagUntilTimeout+0x84>
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	695b      	ldr	r3, [r3, #20]
 80039d2:	43da      	mvns	r2, r3
 80039d4:	68bb      	ldr	r3, [r7, #8]
 80039d6:	4013      	ands	r3, r2
 80039d8:	b29b      	uxth	r3, r3
 80039da:	2b00      	cmp	r3, #0
 80039dc:	bf0c      	ite	eq
 80039de:	2301      	moveq	r3, #1
 80039e0:	2300      	movne	r3, #0
 80039e2:	b2db      	uxtb	r3, r3
 80039e4:	461a      	mov	r2, r3
 80039e6:	e00c      	b.n	8003a02 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	699b      	ldr	r3, [r3, #24]
 80039ee:	43da      	mvns	r2, r3
 80039f0:	68bb      	ldr	r3, [r7, #8]
 80039f2:	4013      	ands	r3, r2
 80039f4:	b29b      	uxth	r3, r3
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	bf0c      	ite	eq
 80039fa:	2301      	moveq	r3, #1
 80039fc:	2300      	movne	r3, #0
 80039fe:	b2db      	uxtb	r3, r3
 8003a00:	461a      	mov	r2, r3
 8003a02:	79fb      	ldrb	r3, [r7, #7]
 8003a04:	429a      	cmp	r2, r3
 8003a06:	d0b6      	beq.n	8003976 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003a08:	2300      	movs	r3, #0
}
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	3710      	adds	r7, #16
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bd80      	pop	{r7, pc}

08003a12 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003a12:	b580      	push	{r7, lr}
 8003a14:	b084      	sub	sp, #16
 8003a16:	af00      	add	r7, sp, #0
 8003a18:	60f8      	str	r0, [r7, #12]
 8003a1a:	60b9      	str	r1, [r7, #8]
 8003a1c:	607a      	str	r2, [r7, #4]
 8003a1e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003a20:	e051      	b.n	8003ac6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	695b      	ldr	r3, [r3, #20]
 8003a28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a2c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a30:	d123      	bne.n	8003a7a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	681a      	ldr	r2, [r3, #0]
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a40:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003a4a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	2200      	movs	r2, #0
 8003a50:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	2220      	movs	r2, #32
 8003a56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a66:	f043 0204 	orr.w	r2, r3, #4
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	2200      	movs	r2, #0
 8003a72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003a76:	2301      	movs	r3, #1
 8003a78:	e046      	b.n	8003b08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a80:	d021      	beq.n	8003ac6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a82:	f7fe fd19 	bl	80024b8 <HAL_GetTick>
 8003a86:	4602      	mov	r2, r0
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	1ad3      	subs	r3, r2, r3
 8003a8c:	687a      	ldr	r2, [r7, #4]
 8003a8e:	429a      	cmp	r2, r3
 8003a90:	d302      	bcc.n	8003a98 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d116      	bne.n	8003ac6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	2220      	movs	r2, #32
 8003aa2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ab2:	f043 0220 	orr.w	r2, r3, #32
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	2200      	movs	r2, #0
 8003abe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	e020      	b.n	8003b08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003ac6:	68bb      	ldr	r3, [r7, #8]
 8003ac8:	0c1b      	lsrs	r3, r3, #16
 8003aca:	b2db      	uxtb	r3, r3
 8003acc:	2b01      	cmp	r3, #1
 8003ace:	d10c      	bne.n	8003aea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	695b      	ldr	r3, [r3, #20]
 8003ad6:	43da      	mvns	r2, r3
 8003ad8:	68bb      	ldr	r3, [r7, #8]
 8003ada:	4013      	ands	r3, r2
 8003adc:	b29b      	uxth	r3, r3
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	bf14      	ite	ne
 8003ae2:	2301      	movne	r3, #1
 8003ae4:	2300      	moveq	r3, #0
 8003ae6:	b2db      	uxtb	r3, r3
 8003ae8:	e00b      	b.n	8003b02 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	699b      	ldr	r3, [r3, #24]
 8003af0:	43da      	mvns	r2, r3
 8003af2:	68bb      	ldr	r3, [r7, #8]
 8003af4:	4013      	ands	r3, r2
 8003af6:	b29b      	uxth	r3, r3
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	bf14      	ite	ne
 8003afc:	2301      	movne	r3, #1
 8003afe:	2300      	moveq	r3, #0
 8003b00:	b2db      	uxtb	r3, r3
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d18d      	bne.n	8003a22 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003b06:	2300      	movs	r3, #0
}
 8003b08:	4618      	mov	r0, r3
 8003b0a:	3710      	adds	r7, #16
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	bd80      	pop	{r7, pc}

08003b10 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b084      	sub	sp, #16
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	60f8      	str	r0, [r7, #12]
 8003b18:	60b9      	str	r1, [r7, #8]
 8003b1a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003b1c:	e02d      	b.n	8003b7a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003b1e:	68f8      	ldr	r0, [r7, #12]
 8003b20:	f000 f8ce 	bl	8003cc0 <I2C_IsAcknowledgeFailed>
 8003b24:	4603      	mov	r3, r0
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d001      	beq.n	8003b2e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	e02d      	b.n	8003b8a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b2e:	68bb      	ldr	r3, [r7, #8]
 8003b30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b34:	d021      	beq.n	8003b7a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b36:	f7fe fcbf 	bl	80024b8 <HAL_GetTick>
 8003b3a:	4602      	mov	r2, r0
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	1ad3      	subs	r3, r2, r3
 8003b40:	68ba      	ldr	r2, [r7, #8]
 8003b42:	429a      	cmp	r2, r3
 8003b44:	d302      	bcc.n	8003b4c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003b46:	68bb      	ldr	r3, [r7, #8]
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d116      	bne.n	8003b7a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	2200      	movs	r2, #0
 8003b50:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	2220      	movs	r2, #32
 8003b56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b66:	f043 0220 	orr.w	r2, r3, #32
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	2200      	movs	r2, #0
 8003b72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003b76:	2301      	movs	r3, #1
 8003b78:	e007      	b.n	8003b8a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	695b      	ldr	r3, [r3, #20]
 8003b80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b84:	2b80      	cmp	r3, #128	; 0x80
 8003b86:	d1ca      	bne.n	8003b1e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003b88:	2300      	movs	r3, #0
}
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	3710      	adds	r7, #16
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	bd80      	pop	{r7, pc}

08003b92 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003b92:	b580      	push	{r7, lr}
 8003b94:	b084      	sub	sp, #16
 8003b96:	af00      	add	r7, sp, #0
 8003b98:	60f8      	str	r0, [r7, #12]
 8003b9a:	60b9      	str	r1, [r7, #8]
 8003b9c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003b9e:	e02d      	b.n	8003bfc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003ba0:	68f8      	ldr	r0, [r7, #12]
 8003ba2:	f000 f88d 	bl	8003cc0 <I2C_IsAcknowledgeFailed>
 8003ba6:	4603      	mov	r3, r0
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d001      	beq.n	8003bb0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003bac:	2301      	movs	r3, #1
 8003bae:	e02d      	b.n	8003c0c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003bb0:	68bb      	ldr	r3, [r7, #8]
 8003bb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bb6:	d021      	beq.n	8003bfc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bb8:	f7fe fc7e 	bl	80024b8 <HAL_GetTick>
 8003bbc:	4602      	mov	r2, r0
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	1ad3      	subs	r3, r2, r3
 8003bc2:	68ba      	ldr	r2, [r7, #8]
 8003bc4:	429a      	cmp	r2, r3
 8003bc6:	d302      	bcc.n	8003bce <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003bc8:	68bb      	ldr	r3, [r7, #8]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d116      	bne.n	8003bfc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	2220      	movs	r2, #32
 8003bd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	2200      	movs	r2, #0
 8003be0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003be8:	f043 0220 	orr.w	r2, r3, #32
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003bf8:	2301      	movs	r3, #1
 8003bfa:	e007      	b.n	8003c0c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	695b      	ldr	r3, [r3, #20]
 8003c02:	f003 0304 	and.w	r3, r3, #4
 8003c06:	2b04      	cmp	r3, #4
 8003c08:	d1ca      	bne.n	8003ba0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003c0a:	2300      	movs	r3, #0
}
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	3710      	adds	r7, #16
 8003c10:	46bd      	mov	sp, r7
 8003c12:	bd80      	pop	{r7, pc}

08003c14 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b084      	sub	sp, #16
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	60f8      	str	r0, [r7, #12]
 8003c1c:	60b9      	str	r1, [r7, #8]
 8003c1e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003c20:	e042      	b.n	8003ca8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	695b      	ldr	r3, [r3, #20]
 8003c28:	f003 0310 	and.w	r3, r3, #16
 8003c2c:	2b10      	cmp	r3, #16
 8003c2e:	d119      	bne.n	8003c64 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f06f 0210 	mvn.w	r2, #16
 8003c38:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	2220      	movs	r2, #32
 8003c44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003c60:	2301      	movs	r3, #1
 8003c62:	e029      	b.n	8003cb8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c64:	f7fe fc28 	bl	80024b8 <HAL_GetTick>
 8003c68:	4602      	mov	r2, r0
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	1ad3      	subs	r3, r2, r3
 8003c6e:	68ba      	ldr	r2, [r7, #8]
 8003c70:	429a      	cmp	r2, r3
 8003c72:	d302      	bcc.n	8003c7a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003c74:	68bb      	ldr	r3, [r7, #8]
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d116      	bne.n	8003ca8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	2220      	movs	r2, #32
 8003c84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c94:	f043 0220 	orr.w	r2, r3, #32
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003ca4:	2301      	movs	r3, #1
 8003ca6:	e007      	b.n	8003cb8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	695b      	ldr	r3, [r3, #20]
 8003cae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cb2:	2b40      	cmp	r3, #64	; 0x40
 8003cb4:	d1b5      	bne.n	8003c22 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003cb6:	2300      	movs	r3, #0
}
 8003cb8:	4618      	mov	r0, r3
 8003cba:	3710      	adds	r7, #16
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	bd80      	pop	{r7, pc}

08003cc0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003cc0:	b480      	push	{r7}
 8003cc2:	b083      	sub	sp, #12
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	695b      	ldr	r3, [r3, #20]
 8003cce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003cd2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003cd6:	d11b      	bne.n	8003d10 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003ce0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	2220      	movs	r2, #32
 8003cec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cfc:	f043 0204 	orr.w	r2, r3, #4
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2200      	movs	r2, #0
 8003d08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003d0c:	2301      	movs	r3, #1
 8003d0e:	e000      	b.n	8003d12 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003d10:	2300      	movs	r3, #0
}
 8003d12:	4618      	mov	r0, r3
 8003d14:	370c      	adds	r7, #12
 8003d16:	46bd      	mov	sp, r7
 8003d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1c:	4770      	bx	lr
	...

08003d20 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b084      	sub	sp, #16
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
 8003d28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d101      	bne.n	8003d34 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d30:	2301      	movs	r3, #1
 8003d32:	e0cc      	b.n	8003ece <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003d34:	4b68      	ldr	r3, [pc, #416]	; (8003ed8 <HAL_RCC_ClockConfig+0x1b8>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f003 030f 	and.w	r3, r3, #15
 8003d3c:	683a      	ldr	r2, [r7, #0]
 8003d3e:	429a      	cmp	r2, r3
 8003d40:	d90c      	bls.n	8003d5c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d42:	4b65      	ldr	r3, [pc, #404]	; (8003ed8 <HAL_RCC_ClockConfig+0x1b8>)
 8003d44:	683a      	ldr	r2, [r7, #0]
 8003d46:	b2d2      	uxtb	r2, r2
 8003d48:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d4a:	4b63      	ldr	r3, [pc, #396]	; (8003ed8 <HAL_RCC_ClockConfig+0x1b8>)
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f003 030f 	and.w	r3, r3, #15
 8003d52:	683a      	ldr	r2, [r7, #0]
 8003d54:	429a      	cmp	r2, r3
 8003d56:	d001      	beq.n	8003d5c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003d58:	2301      	movs	r3, #1
 8003d5a:	e0b8      	b.n	8003ece <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f003 0302 	and.w	r3, r3, #2
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d020      	beq.n	8003daa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f003 0304 	and.w	r3, r3, #4
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d005      	beq.n	8003d80 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003d74:	4b59      	ldr	r3, [pc, #356]	; (8003edc <HAL_RCC_ClockConfig+0x1bc>)
 8003d76:	689b      	ldr	r3, [r3, #8]
 8003d78:	4a58      	ldr	r2, [pc, #352]	; (8003edc <HAL_RCC_ClockConfig+0x1bc>)
 8003d7a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003d7e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f003 0308 	and.w	r3, r3, #8
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d005      	beq.n	8003d98 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003d8c:	4b53      	ldr	r3, [pc, #332]	; (8003edc <HAL_RCC_ClockConfig+0x1bc>)
 8003d8e:	689b      	ldr	r3, [r3, #8]
 8003d90:	4a52      	ldr	r2, [pc, #328]	; (8003edc <HAL_RCC_ClockConfig+0x1bc>)
 8003d92:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003d96:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d98:	4b50      	ldr	r3, [pc, #320]	; (8003edc <HAL_RCC_ClockConfig+0x1bc>)
 8003d9a:	689b      	ldr	r3, [r3, #8]
 8003d9c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	689b      	ldr	r3, [r3, #8]
 8003da4:	494d      	ldr	r1, [pc, #308]	; (8003edc <HAL_RCC_ClockConfig+0x1bc>)
 8003da6:	4313      	orrs	r3, r2
 8003da8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f003 0301 	and.w	r3, r3, #1
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d044      	beq.n	8003e40 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	685b      	ldr	r3, [r3, #4]
 8003dba:	2b01      	cmp	r3, #1
 8003dbc:	d107      	bne.n	8003dce <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dbe:	4b47      	ldr	r3, [pc, #284]	; (8003edc <HAL_RCC_ClockConfig+0x1bc>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d119      	bne.n	8003dfe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003dca:	2301      	movs	r3, #1
 8003dcc:	e07f      	b.n	8003ece <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	685b      	ldr	r3, [r3, #4]
 8003dd2:	2b02      	cmp	r3, #2
 8003dd4:	d003      	beq.n	8003dde <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003dda:	2b03      	cmp	r3, #3
 8003ddc:	d107      	bne.n	8003dee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003dde:	4b3f      	ldr	r3, [pc, #252]	; (8003edc <HAL_RCC_ClockConfig+0x1bc>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d109      	bne.n	8003dfe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003dea:	2301      	movs	r3, #1
 8003dec:	e06f      	b.n	8003ece <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dee:	4b3b      	ldr	r3, [pc, #236]	; (8003edc <HAL_RCC_ClockConfig+0x1bc>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f003 0302 	and.w	r3, r3, #2
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d101      	bne.n	8003dfe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	e067      	b.n	8003ece <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003dfe:	4b37      	ldr	r3, [pc, #220]	; (8003edc <HAL_RCC_ClockConfig+0x1bc>)
 8003e00:	689b      	ldr	r3, [r3, #8]
 8003e02:	f023 0203 	bic.w	r2, r3, #3
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	685b      	ldr	r3, [r3, #4]
 8003e0a:	4934      	ldr	r1, [pc, #208]	; (8003edc <HAL_RCC_ClockConfig+0x1bc>)
 8003e0c:	4313      	orrs	r3, r2
 8003e0e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003e10:	f7fe fb52 	bl	80024b8 <HAL_GetTick>
 8003e14:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e16:	e00a      	b.n	8003e2e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e18:	f7fe fb4e 	bl	80024b8 <HAL_GetTick>
 8003e1c:	4602      	mov	r2, r0
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	1ad3      	subs	r3, r2, r3
 8003e22:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d901      	bls.n	8003e2e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003e2a:	2303      	movs	r3, #3
 8003e2c:	e04f      	b.n	8003ece <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e2e:	4b2b      	ldr	r3, [pc, #172]	; (8003edc <HAL_RCC_ClockConfig+0x1bc>)
 8003e30:	689b      	ldr	r3, [r3, #8]
 8003e32:	f003 020c 	and.w	r2, r3, #12
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	685b      	ldr	r3, [r3, #4]
 8003e3a:	009b      	lsls	r3, r3, #2
 8003e3c:	429a      	cmp	r2, r3
 8003e3e:	d1eb      	bne.n	8003e18 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003e40:	4b25      	ldr	r3, [pc, #148]	; (8003ed8 <HAL_RCC_ClockConfig+0x1b8>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f003 030f 	and.w	r3, r3, #15
 8003e48:	683a      	ldr	r2, [r7, #0]
 8003e4a:	429a      	cmp	r2, r3
 8003e4c:	d20c      	bcs.n	8003e68 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e4e:	4b22      	ldr	r3, [pc, #136]	; (8003ed8 <HAL_RCC_ClockConfig+0x1b8>)
 8003e50:	683a      	ldr	r2, [r7, #0]
 8003e52:	b2d2      	uxtb	r2, r2
 8003e54:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e56:	4b20      	ldr	r3, [pc, #128]	; (8003ed8 <HAL_RCC_ClockConfig+0x1b8>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f003 030f 	and.w	r3, r3, #15
 8003e5e:	683a      	ldr	r2, [r7, #0]
 8003e60:	429a      	cmp	r2, r3
 8003e62:	d001      	beq.n	8003e68 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003e64:	2301      	movs	r3, #1
 8003e66:	e032      	b.n	8003ece <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f003 0304 	and.w	r3, r3, #4
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d008      	beq.n	8003e86 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e74:	4b19      	ldr	r3, [pc, #100]	; (8003edc <HAL_RCC_ClockConfig+0x1bc>)
 8003e76:	689b      	ldr	r3, [r3, #8]
 8003e78:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	68db      	ldr	r3, [r3, #12]
 8003e80:	4916      	ldr	r1, [pc, #88]	; (8003edc <HAL_RCC_ClockConfig+0x1bc>)
 8003e82:	4313      	orrs	r3, r2
 8003e84:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f003 0308 	and.w	r3, r3, #8
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d009      	beq.n	8003ea6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003e92:	4b12      	ldr	r3, [pc, #72]	; (8003edc <HAL_RCC_ClockConfig+0x1bc>)
 8003e94:	689b      	ldr	r3, [r3, #8]
 8003e96:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	691b      	ldr	r3, [r3, #16]
 8003e9e:	00db      	lsls	r3, r3, #3
 8003ea0:	490e      	ldr	r1, [pc, #56]	; (8003edc <HAL_RCC_ClockConfig+0x1bc>)
 8003ea2:	4313      	orrs	r3, r2
 8003ea4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003ea6:	f000 f855 	bl	8003f54 <HAL_RCC_GetSysClockFreq>
 8003eaa:	4602      	mov	r2, r0
 8003eac:	4b0b      	ldr	r3, [pc, #44]	; (8003edc <HAL_RCC_ClockConfig+0x1bc>)
 8003eae:	689b      	ldr	r3, [r3, #8]
 8003eb0:	091b      	lsrs	r3, r3, #4
 8003eb2:	f003 030f 	and.w	r3, r3, #15
 8003eb6:	490a      	ldr	r1, [pc, #40]	; (8003ee0 <HAL_RCC_ClockConfig+0x1c0>)
 8003eb8:	5ccb      	ldrb	r3, [r1, r3]
 8003eba:	fa22 f303 	lsr.w	r3, r2, r3
 8003ebe:	4a09      	ldr	r2, [pc, #36]	; (8003ee4 <HAL_RCC_ClockConfig+0x1c4>)
 8003ec0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003ec2:	4b09      	ldr	r3, [pc, #36]	; (8003ee8 <HAL_RCC_ClockConfig+0x1c8>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	f7fe fab2 	bl	8002430 <HAL_InitTick>

  return HAL_OK;
 8003ecc:	2300      	movs	r3, #0
}
 8003ece:	4618      	mov	r0, r3
 8003ed0:	3710      	adds	r7, #16
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	bd80      	pop	{r7, pc}
 8003ed6:	bf00      	nop
 8003ed8:	40023c00 	.word	0x40023c00
 8003edc:	40023800 	.word	0x40023800
 8003ee0:	0800a454 	.word	0x0800a454
 8003ee4:	20000010 	.word	0x20000010
 8003ee8:	20000014 	.word	0x20000014

08003eec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003eec:	b480      	push	{r7}
 8003eee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ef0:	4b03      	ldr	r3, [pc, #12]	; (8003f00 <HAL_RCC_GetHCLKFreq+0x14>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
}
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efc:	4770      	bx	lr
 8003efe:	bf00      	nop
 8003f00:	20000010 	.word	0x20000010

08003f04 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003f08:	f7ff fff0 	bl	8003eec <HAL_RCC_GetHCLKFreq>
 8003f0c:	4602      	mov	r2, r0
 8003f0e:	4b05      	ldr	r3, [pc, #20]	; (8003f24 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003f10:	689b      	ldr	r3, [r3, #8]
 8003f12:	0a9b      	lsrs	r3, r3, #10
 8003f14:	f003 0307 	and.w	r3, r3, #7
 8003f18:	4903      	ldr	r1, [pc, #12]	; (8003f28 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003f1a:	5ccb      	ldrb	r3, [r1, r3]
 8003f1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f20:	4618      	mov	r0, r3
 8003f22:	bd80      	pop	{r7, pc}
 8003f24:	40023800 	.word	0x40023800
 8003f28:	0800a464 	.word	0x0800a464

08003f2c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003f30:	f7ff ffdc 	bl	8003eec <HAL_RCC_GetHCLKFreq>
 8003f34:	4602      	mov	r2, r0
 8003f36:	4b05      	ldr	r3, [pc, #20]	; (8003f4c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003f38:	689b      	ldr	r3, [r3, #8]
 8003f3a:	0b5b      	lsrs	r3, r3, #13
 8003f3c:	f003 0307 	and.w	r3, r3, #7
 8003f40:	4903      	ldr	r1, [pc, #12]	; (8003f50 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003f42:	5ccb      	ldrb	r3, [r1, r3]
 8003f44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f48:	4618      	mov	r0, r3
 8003f4a:	bd80      	pop	{r7, pc}
 8003f4c:	40023800 	.word	0x40023800
 8003f50:	0800a464 	.word	0x0800a464

08003f54 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003f58:	b0ae      	sub	sp, #184	; 0xb8
 8003f5a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8003f62:	2300      	movs	r3, #0
 8003f64:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8003f68:	2300      	movs	r3, #0
 8003f6a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8003f6e:	2300      	movs	r3, #0
 8003f70:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8003f74:	2300      	movs	r3, #0
 8003f76:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003f7a:	4bcb      	ldr	r3, [pc, #812]	; (80042a8 <HAL_RCC_GetSysClockFreq+0x354>)
 8003f7c:	689b      	ldr	r3, [r3, #8]
 8003f7e:	f003 030c 	and.w	r3, r3, #12
 8003f82:	2b0c      	cmp	r3, #12
 8003f84:	f200 8206 	bhi.w	8004394 <HAL_RCC_GetSysClockFreq+0x440>
 8003f88:	a201      	add	r2, pc, #4	; (adr r2, 8003f90 <HAL_RCC_GetSysClockFreq+0x3c>)
 8003f8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f8e:	bf00      	nop
 8003f90:	08003fc5 	.word	0x08003fc5
 8003f94:	08004395 	.word	0x08004395
 8003f98:	08004395 	.word	0x08004395
 8003f9c:	08004395 	.word	0x08004395
 8003fa0:	08003fcd 	.word	0x08003fcd
 8003fa4:	08004395 	.word	0x08004395
 8003fa8:	08004395 	.word	0x08004395
 8003fac:	08004395 	.word	0x08004395
 8003fb0:	08003fd5 	.word	0x08003fd5
 8003fb4:	08004395 	.word	0x08004395
 8003fb8:	08004395 	.word	0x08004395
 8003fbc:	08004395 	.word	0x08004395
 8003fc0:	080041c5 	.word	0x080041c5
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003fc4:	4bb9      	ldr	r3, [pc, #740]	; (80042ac <HAL_RCC_GetSysClockFreq+0x358>)
 8003fc6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8003fca:	e1e7      	b.n	800439c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003fcc:	4bb8      	ldr	r3, [pc, #736]	; (80042b0 <HAL_RCC_GetSysClockFreq+0x35c>)
 8003fce:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003fd2:	e1e3      	b.n	800439c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003fd4:	4bb4      	ldr	r3, [pc, #720]	; (80042a8 <HAL_RCC_GetSysClockFreq+0x354>)
 8003fd6:	685b      	ldr	r3, [r3, #4]
 8003fd8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003fdc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003fe0:	4bb1      	ldr	r3, [pc, #708]	; (80042a8 <HAL_RCC_GetSysClockFreq+0x354>)
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d071      	beq.n	80040d0 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003fec:	4bae      	ldr	r3, [pc, #696]	; (80042a8 <HAL_RCC_GetSysClockFreq+0x354>)
 8003fee:	685b      	ldr	r3, [r3, #4]
 8003ff0:	099b      	lsrs	r3, r3, #6
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003ff8:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8003ffc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004000:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004004:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004008:	2300      	movs	r3, #0
 800400a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800400e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004012:	4622      	mov	r2, r4
 8004014:	462b      	mov	r3, r5
 8004016:	f04f 0000 	mov.w	r0, #0
 800401a:	f04f 0100 	mov.w	r1, #0
 800401e:	0159      	lsls	r1, r3, #5
 8004020:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004024:	0150      	lsls	r0, r2, #5
 8004026:	4602      	mov	r2, r0
 8004028:	460b      	mov	r3, r1
 800402a:	4621      	mov	r1, r4
 800402c:	1a51      	subs	r1, r2, r1
 800402e:	6439      	str	r1, [r7, #64]	; 0x40
 8004030:	4629      	mov	r1, r5
 8004032:	eb63 0301 	sbc.w	r3, r3, r1
 8004036:	647b      	str	r3, [r7, #68]	; 0x44
 8004038:	f04f 0200 	mov.w	r2, #0
 800403c:	f04f 0300 	mov.w	r3, #0
 8004040:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8004044:	4649      	mov	r1, r9
 8004046:	018b      	lsls	r3, r1, #6
 8004048:	4641      	mov	r1, r8
 800404a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800404e:	4641      	mov	r1, r8
 8004050:	018a      	lsls	r2, r1, #6
 8004052:	4641      	mov	r1, r8
 8004054:	1a51      	subs	r1, r2, r1
 8004056:	63b9      	str	r1, [r7, #56]	; 0x38
 8004058:	4649      	mov	r1, r9
 800405a:	eb63 0301 	sbc.w	r3, r3, r1
 800405e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004060:	f04f 0200 	mov.w	r2, #0
 8004064:	f04f 0300 	mov.w	r3, #0
 8004068:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 800406c:	4649      	mov	r1, r9
 800406e:	00cb      	lsls	r3, r1, #3
 8004070:	4641      	mov	r1, r8
 8004072:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004076:	4641      	mov	r1, r8
 8004078:	00ca      	lsls	r2, r1, #3
 800407a:	4610      	mov	r0, r2
 800407c:	4619      	mov	r1, r3
 800407e:	4603      	mov	r3, r0
 8004080:	4622      	mov	r2, r4
 8004082:	189b      	adds	r3, r3, r2
 8004084:	633b      	str	r3, [r7, #48]	; 0x30
 8004086:	462b      	mov	r3, r5
 8004088:	460a      	mov	r2, r1
 800408a:	eb42 0303 	adc.w	r3, r2, r3
 800408e:	637b      	str	r3, [r7, #52]	; 0x34
 8004090:	f04f 0200 	mov.w	r2, #0
 8004094:	f04f 0300 	mov.w	r3, #0
 8004098:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800409c:	4629      	mov	r1, r5
 800409e:	024b      	lsls	r3, r1, #9
 80040a0:	4621      	mov	r1, r4
 80040a2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80040a6:	4621      	mov	r1, r4
 80040a8:	024a      	lsls	r2, r1, #9
 80040aa:	4610      	mov	r0, r2
 80040ac:	4619      	mov	r1, r3
 80040ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80040b2:	2200      	movs	r2, #0
 80040b4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80040b8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80040bc:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80040c0:	f7fc fe62 	bl	8000d88 <__aeabi_uldivmod>
 80040c4:	4602      	mov	r2, r0
 80040c6:	460b      	mov	r3, r1
 80040c8:	4613      	mov	r3, r2
 80040ca:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80040ce:	e067      	b.n	80041a0 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80040d0:	4b75      	ldr	r3, [pc, #468]	; (80042a8 <HAL_RCC_GetSysClockFreq+0x354>)
 80040d2:	685b      	ldr	r3, [r3, #4]
 80040d4:	099b      	lsrs	r3, r3, #6
 80040d6:	2200      	movs	r2, #0
 80040d8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80040dc:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 80040e0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80040e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040e8:	67bb      	str	r3, [r7, #120]	; 0x78
 80040ea:	2300      	movs	r3, #0
 80040ec:	67fb      	str	r3, [r7, #124]	; 0x7c
 80040ee:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 80040f2:	4622      	mov	r2, r4
 80040f4:	462b      	mov	r3, r5
 80040f6:	f04f 0000 	mov.w	r0, #0
 80040fa:	f04f 0100 	mov.w	r1, #0
 80040fe:	0159      	lsls	r1, r3, #5
 8004100:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004104:	0150      	lsls	r0, r2, #5
 8004106:	4602      	mov	r2, r0
 8004108:	460b      	mov	r3, r1
 800410a:	4621      	mov	r1, r4
 800410c:	1a51      	subs	r1, r2, r1
 800410e:	62b9      	str	r1, [r7, #40]	; 0x28
 8004110:	4629      	mov	r1, r5
 8004112:	eb63 0301 	sbc.w	r3, r3, r1
 8004116:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004118:	f04f 0200 	mov.w	r2, #0
 800411c:	f04f 0300 	mov.w	r3, #0
 8004120:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8004124:	4649      	mov	r1, r9
 8004126:	018b      	lsls	r3, r1, #6
 8004128:	4641      	mov	r1, r8
 800412a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800412e:	4641      	mov	r1, r8
 8004130:	018a      	lsls	r2, r1, #6
 8004132:	4641      	mov	r1, r8
 8004134:	ebb2 0a01 	subs.w	sl, r2, r1
 8004138:	4649      	mov	r1, r9
 800413a:	eb63 0b01 	sbc.w	fp, r3, r1
 800413e:	f04f 0200 	mov.w	r2, #0
 8004142:	f04f 0300 	mov.w	r3, #0
 8004146:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800414a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800414e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004152:	4692      	mov	sl, r2
 8004154:	469b      	mov	fp, r3
 8004156:	4623      	mov	r3, r4
 8004158:	eb1a 0303 	adds.w	r3, sl, r3
 800415c:	623b      	str	r3, [r7, #32]
 800415e:	462b      	mov	r3, r5
 8004160:	eb4b 0303 	adc.w	r3, fp, r3
 8004164:	627b      	str	r3, [r7, #36]	; 0x24
 8004166:	f04f 0200 	mov.w	r2, #0
 800416a:	f04f 0300 	mov.w	r3, #0
 800416e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8004172:	4629      	mov	r1, r5
 8004174:	028b      	lsls	r3, r1, #10
 8004176:	4621      	mov	r1, r4
 8004178:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800417c:	4621      	mov	r1, r4
 800417e:	028a      	lsls	r2, r1, #10
 8004180:	4610      	mov	r0, r2
 8004182:	4619      	mov	r1, r3
 8004184:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004188:	2200      	movs	r2, #0
 800418a:	673b      	str	r3, [r7, #112]	; 0x70
 800418c:	677a      	str	r2, [r7, #116]	; 0x74
 800418e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8004192:	f7fc fdf9 	bl	8000d88 <__aeabi_uldivmod>
 8004196:	4602      	mov	r2, r0
 8004198:	460b      	mov	r3, r1
 800419a:	4613      	mov	r3, r2
 800419c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80041a0:	4b41      	ldr	r3, [pc, #260]	; (80042a8 <HAL_RCC_GetSysClockFreq+0x354>)
 80041a2:	685b      	ldr	r3, [r3, #4]
 80041a4:	0c1b      	lsrs	r3, r3, #16
 80041a6:	f003 0303 	and.w	r3, r3, #3
 80041aa:	3301      	adds	r3, #1
 80041ac:	005b      	lsls	r3, r3, #1
 80041ae:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 80041b2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80041b6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80041ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80041be:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80041c2:	e0eb      	b.n	800439c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80041c4:	4b38      	ldr	r3, [pc, #224]	; (80042a8 <HAL_RCC_GetSysClockFreq+0x354>)
 80041c6:	685b      	ldr	r3, [r3, #4]
 80041c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80041cc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80041d0:	4b35      	ldr	r3, [pc, #212]	; (80042a8 <HAL_RCC_GetSysClockFreq+0x354>)
 80041d2:	685b      	ldr	r3, [r3, #4]
 80041d4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d06b      	beq.n	80042b4 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80041dc:	4b32      	ldr	r3, [pc, #200]	; (80042a8 <HAL_RCC_GetSysClockFreq+0x354>)
 80041de:	685b      	ldr	r3, [r3, #4]
 80041e0:	099b      	lsrs	r3, r3, #6
 80041e2:	2200      	movs	r2, #0
 80041e4:	66bb      	str	r3, [r7, #104]	; 0x68
 80041e6:	66fa      	str	r2, [r7, #108]	; 0x6c
 80041e8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80041ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041ee:	663b      	str	r3, [r7, #96]	; 0x60
 80041f0:	2300      	movs	r3, #0
 80041f2:	667b      	str	r3, [r7, #100]	; 0x64
 80041f4:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 80041f8:	4622      	mov	r2, r4
 80041fa:	462b      	mov	r3, r5
 80041fc:	f04f 0000 	mov.w	r0, #0
 8004200:	f04f 0100 	mov.w	r1, #0
 8004204:	0159      	lsls	r1, r3, #5
 8004206:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800420a:	0150      	lsls	r0, r2, #5
 800420c:	4602      	mov	r2, r0
 800420e:	460b      	mov	r3, r1
 8004210:	4621      	mov	r1, r4
 8004212:	1a51      	subs	r1, r2, r1
 8004214:	61b9      	str	r1, [r7, #24]
 8004216:	4629      	mov	r1, r5
 8004218:	eb63 0301 	sbc.w	r3, r3, r1
 800421c:	61fb      	str	r3, [r7, #28]
 800421e:	f04f 0200 	mov.w	r2, #0
 8004222:	f04f 0300 	mov.w	r3, #0
 8004226:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800422a:	4659      	mov	r1, fp
 800422c:	018b      	lsls	r3, r1, #6
 800422e:	4651      	mov	r1, sl
 8004230:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004234:	4651      	mov	r1, sl
 8004236:	018a      	lsls	r2, r1, #6
 8004238:	4651      	mov	r1, sl
 800423a:	ebb2 0801 	subs.w	r8, r2, r1
 800423e:	4659      	mov	r1, fp
 8004240:	eb63 0901 	sbc.w	r9, r3, r1
 8004244:	f04f 0200 	mov.w	r2, #0
 8004248:	f04f 0300 	mov.w	r3, #0
 800424c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004250:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004254:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004258:	4690      	mov	r8, r2
 800425a:	4699      	mov	r9, r3
 800425c:	4623      	mov	r3, r4
 800425e:	eb18 0303 	adds.w	r3, r8, r3
 8004262:	613b      	str	r3, [r7, #16]
 8004264:	462b      	mov	r3, r5
 8004266:	eb49 0303 	adc.w	r3, r9, r3
 800426a:	617b      	str	r3, [r7, #20]
 800426c:	f04f 0200 	mov.w	r2, #0
 8004270:	f04f 0300 	mov.w	r3, #0
 8004274:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8004278:	4629      	mov	r1, r5
 800427a:	024b      	lsls	r3, r1, #9
 800427c:	4621      	mov	r1, r4
 800427e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004282:	4621      	mov	r1, r4
 8004284:	024a      	lsls	r2, r1, #9
 8004286:	4610      	mov	r0, r2
 8004288:	4619      	mov	r1, r3
 800428a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800428e:	2200      	movs	r2, #0
 8004290:	65bb      	str	r3, [r7, #88]	; 0x58
 8004292:	65fa      	str	r2, [r7, #92]	; 0x5c
 8004294:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004298:	f7fc fd76 	bl	8000d88 <__aeabi_uldivmod>
 800429c:	4602      	mov	r2, r0
 800429e:	460b      	mov	r3, r1
 80042a0:	4613      	mov	r3, r2
 80042a2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80042a6:	e065      	b.n	8004374 <HAL_RCC_GetSysClockFreq+0x420>
 80042a8:	40023800 	.word	0x40023800
 80042ac:	00f42400 	.word	0x00f42400
 80042b0:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80042b4:	4b3d      	ldr	r3, [pc, #244]	; (80043ac <HAL_RCC_GetSysClockFreq+0x458>)
 80042b6:	685b      	ldr	r3, [r3, #4]
 80042b8:	099b      	lsrs	r3, r3, #6
 80042ba:	2200      	movs	r2, #0
 80042bc:	4618      	mov	r0, r3
 80042be:	4611      	mov	r1, r2
 80042c0:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80042c4:	653b      	str	r3, [r7, #80]	; 0x50
 80042c6:	2300      	movs	r3, #0
 80042c8:	657b      	str	r3, [r7, #84]	; 0x54
 80042ca:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 80042ce:	4642      	mov	r2, r8
 80042d0:	464b      	mov	r3, r9
 80042d2:	f04f 0000 	mov.w	r0, #0
 80042d6:	f04f 0100 	mov.w	r1, #0
 80042da:	0159      	lsls	r1, r3, #5
 80042dc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80042e0:	0150      	lsls	r0, r2, #5
 80042e2:	4602      	mov	r2, r0
 80042e4:	460b      	mov	r3, r1
 80042e6:	4641      	mov	r1, r8
 80042e8:	1a51      	subs	r1, r2, r1
 80042ea:	60b9      	str	r1, [r7, #8]
 80042ec:	4649      	mov	r1, r9
 80042ee:	eb63 0301 	sbc.w	r3, r3, r1
 80042f2:	60fb      	str	r3, [r7, #12]
 80042f4:	f04f 0200 	mov.w	r2, #0
 80042f8:	f04f 0300 	mov.w	r3, #0
 80042fc:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8004300:	4659      	mov	r1, fp
 8004302:	018b      	lsls	r3, r1, #6
 8004304:	4651      	mov	r1, sl
 8004306:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800430a:	4651      	mov	r1, sl
 800430c:	018a      	lsls	r2, r1, #6
 800430e:	4651      	mov	r1, sl
 8004310:	1a54      	subs	r4, r2, r1
 8004312:	4659      	mov	r1, fp
 8004314:	eb63 0501 	sbc.w	r5, r3, r1
 8004318:	f04f 0200 	mov.w	r2, #0
 800431c:	f04f 0300 	mov.w	r3, #0
 8004320:	00eb      	lsls	r3, r5, #3
 8004322:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004326:	00e2      	lsls	r2, r4, #3
 8004328:	4614      	mov	r4, r2
 800432a:	461d      	mov	r5, r3
 800432c:	4643      	mov	r3, r8
 800432e:	18e3      	adds	r3, r4, r3
 8004330:	603b      	str	r3, [r7, #0]
 8004332:	464b      	mov	r3, r9
 8004334:	eb45 0303 	adc.w	r3, r5, r3
 8004338:	607b      	str	r3, [r7, #4]
 800433a:	f04f 0200 	mov.w	r2, #0
 800433e:	f04f 0300 	mov.w	r3, #0
 8004342:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004346:	4629      	mov	r1, r5
 8004348:	028b      	lsls	r3, r1, #10
 800434a:	4621      	mov	r1, r4
 800434c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004350:	4621      	mov	r1, r4
 8004352:	028a      	lsls	r2, r1, #10
 8004354:	4610      	mov	r0, r2
 8004356:	4619      	mov	r1, r3
 8004358:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800435c:	2200      	movs	r2, #0
 800435e:	64bb      	str	r3, [r7, #72]	; 0x48
 8004360:	64fa      	str	r2, [r7, #76]	; 0x4c
 8004362:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004366:	f7fc fd0f 	bl	8000d88 <__aeabi_uldivmod>
 800436a:	4602      	mov	r2, r0
 800436c:	460b      	mov	r3, r1
 800436e:	4613      	mov	r3, r2
 8004370:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004374:	4b0d      	ldr	r3, [pc, #52]	; (80043ac <HAL_RCC_GetSysClockFreq+0x458>)
 8004376:	685b      	ldr	r3, [r3, #4]
 8004378:	0f1b      	lsrs	r3, r3, #28
 800437a:	f003 0307 	and.w	r3, r3, #7
 800437e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8004382:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004386:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800438a:	fbb2 f3f3 	udiv	r3, r2, r3
 800438e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8004392:	e003      	b.n	800439c <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004394:	4b06      	ldr	r3, [pc, #24]	; (80043b0 <HAL_RCC_GetSysClockFreq+0x45c>)
 8004396:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800439a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800439c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 80043a0:	4618      	mov	r0, r3
 80043a2:	37b8      	adds	r7, #184	; 0xb8
 80043a4:	46bd      	mov	sp, r7
 80043a6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80043aa:	bf00      	nop
 80043ac:	40023800 	.word	0x40023800
 80043b0:	00f42400 	.word	0x00f42400

080043b4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80043b4:	b580      	push	{r7, lr}
 80043b6:	b086      	sub	sp, #24
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d101      	bne.n	80043c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80043c2:	2301      	movs	r3, #1
 80043c4:	e28d      	b.n	80048e2 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f003 0301 	and.w	r3, r3, #1
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	f000 8083 	beq.w	80044da <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80043d4:	4b94      	ldr	r3, [pc, #592]	; (8004628 <HAL_RCC_OscConfig+0x274>)
 80043d6:	689b      	ldr	r3, [r3, #8]
 80043d8:	f003 030c 	and.w	r3, r3, #12
 80043dc:	2b04      	cmp	r3, #4
 80043de:	d019      	beq.n	8004414 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80043e0:	4b91      	ldr	r3, [pc, #580]	; (8004628 <HAL_RCC_OscConfig+0x274>)
 80043e2:	689b      	ldr	r3, [r3, #8]
 80043e4:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80043e8:	2b08      	cmp	r3, #8
 80043ea:	d106      	bne.n	80043fa <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80043ec:	4b8e      	ldr	r3, [pc, #568]	; (8004628 <HAL_RCC_OscConfig+0x274>)
 80043ee:	685b      	ldr	r3, [r3, #4]
 80043f0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80043f4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80043f8:	d00c      	beq.n	8004414 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80043fa:	4b8b      	ldr	r3, [pc, #556]	; (8004628 <HAL_RCC_OscConfig+0x274>)
 80043fc:	689b      	ldr	r3, [r3, #8]
 80043fe:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004402:	2b0c      	cmp	r3, #12
 8004404:	d112      	bne.n	800442c <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004406:	4b88      	ldr	r3, [pc, #544]	; (8004628 <HAL_RCC_OscConfig+0x274>)
 8004408:	685b      	ldr	r3, [r3, #4]
 800440a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800440e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004412:	d10b      	bne.n	800442c <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004414:	4b84      	ldr	r3, [pc, #528]	; (8004628 <HAL_RCC_OscConfig+0x274>)
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800441c:	2b00      	cmp	r3, #0
 800441e:	d05b      	beq.n	80044d8 <HAL_RCC_OscConfig+0x124>
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	2b00      	cmp	r3, #0
 8004426:	d157      	bne.n	80044d8 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004428:	2301      	movs	r3, #1
 800442a:	e25a      	b.n	80048e2 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	685b      	ldr	r3, [r3, #4]
 8004430:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004434:	d106      	bne.n	8004444 <HAL_RCC_OscConfig+0x90>
 8004436:	4b7c      	ldr	r3, [pc, #496]	; (8004628 <HAL_RCC_OscConfig+0x274>)
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	4a7b      	ldr	r2, [pc, #492]	; (8004628 <HAL_RCC_OscConfig+0x274>)
 800443c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004440:	6013      	str	r3, [r2, #0]
 8004442:	e01d      	b.n	8004480 <HAL_RCC_OscConfig+0xcc>
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	685b      	ldr	r3, [r3, #4]
 8004448:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800444c:	d10c      	bne.n	8004468 <HAL_RCC_OscConfig+0xb4>
 800444e:	4b76      	ldr	r3, [pc, #472]	; (8004628 <HAL_RCC_OscConfig+0x274>)
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	4a75      	ldr	r2, [pc, #468]	; (8004628 <HAL_RCC_OscConfig+0x274>)
 8004454:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004458:	6013      	str	r3, [r2, #0]
 800445a:	4b73      	ldr	r3, [pc, #460]	; (8004628 <HAL_RCC_OscConfig+0x274>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	4a72      	ldr	r2, [pc, #456]	; (8004628 <HAL_RCC_OscConfig+0x274>)
 8004460:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004464:	6013      	str	r3, [r2, #0]
 8004466:	e00b      	b.n	8004480 <HAL_RCC_OscConfig+0xcc>
 8004468:	4b6f      	ldr	r3, [pc, #444]	; (8004628 <HAL_RCC_OscConfig+0x274>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	4a6e      	ldr	r2, [pc, #440]	; (8004628 <HAL_RCC_OscConfig+0x274>)
 800446e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004472:	6013      	str	r3, [r2, #0]
 8004474:	4b6c      	ldr	r3, [pc, #432]	; (8004628 <HAL_RCC_OscConfig+0x274>)
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	4a6b      	ldr	r2, [pc, #428]	; (8004628 <HAL_RCC_OscConfig+0x274>)
 800447a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800447e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	2b00      	cmp	r3, #0
 8004486:	d013      	beq.n	80044b0 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004488:	f7fe f816 	bl	80024b8 <HAL_GetTick>
 800448c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800448e:	e008      	b.n	80044a2 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004490:	f7fe f812 	bl	80024b8 <HAL_GetTick>
 8004494:	4602      	mov	r2, r0
 8004496:	693b      	ldr	r3, [r7, #16]
 8004498:	1ad3      	subs	r3, r2, r3
 800449a:	2b64      	cmp	r3, #100	; 0x64
 800449c:	d901      	bls.n	80044a2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800449e:	2303      	movs	r3, #3
 80044a0:	e21f      	b.n	80048e2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044a2:	4b61      	ldr	r3, [pc, #388]	; (8004628 <HAL_RCC_OscConfig+0x274>)
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d0f0      	beq.n	8004490 <HAL_RCC_OscConfig+0xdc>
 80044ae:	e014      	b.n	80044da <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044b0:	f7fe f802 	bl	80024b8 <HAL_GetTick>
 80044b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044b6:	e008      	b.n	80044ca <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80044b8:	f7fd fffe 	bl	80024b8 <HAL_GetTick>
 80044bc:	4602      	mov	r2, r0
 80044be:	693b      	ldr	r3, [r7, #16]
 80044c0:	1ad3      	subs	r3, r2, r3
 80044c2:	2b64      	cmp	r3, #100	; 0x64
 80044c4:	d901      	bls.n	80044ca <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80044c6:	2303      	movs	r3, #3
 80044c8:	e20b      	b.n	80048e2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044ca:	4b57      	ldr	r3, [pc, #348]	; (8004628 <HAL_RCC_OscConfig+0x274>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d1f0      	bne.n	80044b8 <HAL_RCC_OscConfig+0x104>
 80044d6:	e000      	b.n	80044da <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f003 0302 	and.w	r3, r3, #2
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d06f      	beq.n	80045c6 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80044e6:	4b50      	ldr	r3, [pc, #320]	; (8004628 <HAL_RCC_OscConfig+0x274>)
 80044e8:	689b      	ldr	r3, [r3, #8]
 80044ea:	f003 030c 	and.w	r3, r3, #12
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d017      	beq.n	8004522 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80044f2:	4b4d      	ldr	r3, [pc, #308]	; (8004628 <HAL_RCC_OscConfig+0x274>)
 80044f4:	689b      	ldr	r3, [r3, #8]
 80044f6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80044fa:	2b08      	cmp	r3, #8
 80044fc:	d105      	bne.n	800450a <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80044fe:	4b4a      	ldr	r3, [pc, #296]	; (8004628 <HAL_RCC_OscConfig+0x274>)
 8004500:	685b      	ldr	r3, [r3, #4]
 8004502:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004506:	2b00      	cmp	r3, #0
 8004508:	d00b      	beq.n	8004522 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800450a:	4b47      	ldr	r3, [pc, #284]	; (8004628 <HAL_RCC_OscConfig+0x274>)
 800450c:	689b      	ldr	r3, [r3, #8]
 800450e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004512:	2b0c      	cmp	r3, #12
 8004514:	d11c      	bne.n	8004550 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004516:	4b44      	ldr	r3, [pc, #272]	; (8004628 <HAL_RCC_OscConfig+0x274>)
 8004518:	685b      	ldr	r3, [r3, #4]
 800451a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800451e:	2b00      	cmp	r3, #0
 8004520:	d116      	bne.n	8004550 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004522:	4b41      	ldr	r3, [pc, #260]	; (8004628 <HAL_RCC_OscConfig+0x274>)
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f003 0302 	and.w	r3, r3, #2
 800452a:	2b00      	cmp	r3, #0
 800452c:	d005      	beq.n	800453a <HAL_RCC_OscConfig+0x186>
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	68db      	ldr	r3, [r3, #12]
 8004532:	2b01      	cmp	r3, #1
 8004534:	d001      	beq.n	800453a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004536:	2301      	movs	r3, #1
 8004538:	e1d3      	b.n	80048e2 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800453a:	4b3b      	ldr	r3, [pc, #236]	; (8004628 <HAL_RCC_OscConfig+0x274>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	691b      	ldr	r3, [r3, #16]
 8004546:	00db      	lsls	r3, r3, #3
 8004548:	4937      	ldr	r1, [pc, #220]	; (8004628 <HAL_RCC_OscConfig+0x274>)
 800454a:	4313      	orrs	r3, r2
 800454c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800454e:	e03a      	b.n	80045c6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	68db      	ldr	r3, [r3, #12]
 8004554:	2b00      	cmp	r3, #0
 8004556:	d020      	beq.n	800459a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004558:	4b34      	ldr	r3, [pc, #208]	; (800462c <HAL_RCC_OscConfig+0x278>)
 800455a:	2201      	movs	r2, #1
 800455c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800455e:	f7fd ffab 	bl	80024b8 <HAL_GetTick>
 8004562:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004564:	e008      	b.n	8004578 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004566:	f7fd ffa7 	bl	80024b8 <HAL_GetTick>
 800456a:	4602      	mov	r2, r0
 800456c:	693b      	ldr	r3, [r7, #16]
 800456e:	1ad3      	subs	r3, r2, r3
 8004570:	2b02      	cmp	r3, #2
 8004572:	d901      	bls.n	8004578 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004574:	2303      	movs	r3, #3
 8004576:	e1b4      	b.n	80048e2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004578:	4b2b      	ldr	r3, [pc, #172]	; (8004628 <HAL_RCC_OscConfig+0x274>)
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f003 0302 	and.w	r3, r3, #2
 8004580:	2b00      	cmp	r3, #0
 8004582:	d0f0      	beq.n	8004566 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004584:	4b28      	ldr	r3, [pc, #160]	; (8004628 <HAL_RCC_OscConfig+0x274>)
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	691b      	ldr	r3, [r3, #16]
 8004590:	00db      	lsls	r3, r3, #3
 8004592:	4925      	ldr	r1, [pc, #148]	; (8004628 <HAL_RCC_OscConfig+0x274>)
 8004594:	4313      	orrs	r3, r2
 8004596:	600b      	str	r3, [r1, #0]
 8004598:	e015      	b.n	80045c6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800459a:	4b24      	ldr	r3, [pc, #144]	; (800462c <HAL_RCC_OscConfig+0x278>)
 800459c:	2200      	movs	r2, #0
 800459e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045a0:	f7fd ff8a 	bl	80024b8 <HAL_GetTick>
 80045a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80045a6:	e008      	b.n	80045ba <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80045a8:	f7fd ff86 	bl	80024b8 <HAL_GetTick>
 80045ac:	4602      	mov	r2, r0
 80045ae:	693b      	ldr	r3, [r7, #16]
 80045b0:	1ad3      	subs	r3, r2, r3
 80045b2:	2b02      	cmp	r3, #2
 80045b4:	d901      	bls.n	80045ba <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80045b6:	2303      	movs	r3, #3
 80045b8:	e193      	b.n	80048e2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80045ba:	4b1b      	ldr	r3, [pc, #108]	; (8004628 <HAL_RCC_OscConfig+0x274>)
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f003 0302 	and.w	r3, r3, #2
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d1f0      	bne.n	80045a8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f003 0308 	and.w	r3, r3, #8
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d036      	beq.n	8004640 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	695b      	ldr	r3, [r3, #20]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d016      	beq.n	8004608 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80045da:	4b15      	ldr	r3, [pc, #84]	; (8004630 <HAL_RCC_OscConfig+0x27c>)
 80045dc:	2201      	movs	r2, #1
 80045de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045e0:	f7fd ff6a 	bl	80024b8 <HAL_GetTick>
 80045e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045e6:	e008      	b.n	80045fa <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80045e8:	f7fd ff66 	bl	80024b8 <HAL_GetTick>
 80045ec:	4602      	mov	r2, r0
 80045ee:	693b      	ldr	r3, [r7, #16]
 80045f0:	1ad3      	subs	r3, r2, r3
 80045f2:	2b02      	cmp	r3, #2
 80045f4:	d901      	bls.n	80045fa <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80045f6:	2303      	movs	r3, #3
 80045f8:	e173      	b.n	80048e2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045fa:	4b0b      	ldr	r3, [pc, #44]	; (8004628 <HAL_RCC_OscConfig+0x274>)
 80045fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80045fe:	f003 0302 	and.w	r3, r3, #2
 8004602:	2b00      	cmp	r3, #0
 8004604:	d0f0      	beq.n	80045e8 <HAL_RCC_OscConfig+0x234>
 8004606:	e01b      	b.n	8004640 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004608:	4b09      	ldr	r3, [pc, #36]	; (8004630 <HAL_RCC_OscConfig+0x27c>)
 800460a:	2200      	movs	r2, #0
 800460c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800460e:	f7fd ff53 	bl	80024b8 <HAL_GetTick>
 8004612:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004614:	e00e      	b.n	8004634 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004616:	f7fd ff4f 	bl	80024b8 <HAL_GetTick>
 800461a:	4602      	mov	r2, r0
 800461c:	693b      	ldr	r3, [r7, #16]
 800461e:	1ad3      	subs	r3, r2, r3
 8004620:	2b02      	cmp	r3, #2
 8004622:	d907      	bls.n	8004634 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004624:	2303      	movs	r3, #3
 8004626:	e15c      	b.n	80048e2 <HAL_RCC_OscConfig+0x52e>
 8004628:	40023800 	.word	0x40023800
 800462c:	42470000 	.word	0x42470000
 8004630:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004634:	4b8a      	ldr	r3, [pc, #552]	; (8004860 <HAL_RCC_OscConfig+0x4ac>)
 8004636:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004638:	f003 0302 	and.w	r3, r3, #2
 800463c:	2b00      	cmp	r3, #0
 800463e:	d1ea      	bne.n	8004616 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f003 0304 	and.w	r3, r3, #4
 8004648:	2b00      	cmp	r3, #0
 800464a:	f000 8097 	beq.w	800477c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800464e:	2300      	movs	r3, #0
 8004650:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004652:	4b83      	ldr	r3, [pc, #524]	; (8004860 <HAL_RCC_OscConfig+0x4ac>)
 8004654:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004656:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800465a:	2b00      	cmp	r3, #0
 800465c:	d10f      	bne.n	800467e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800465e:	2300      	movs	r3, #0
 8004660:	60bb      	str	r3, [r7, #8]
 8004662:	4b7f      	ldr	r3, [pc, #508]	; (8004860 <HAL_RCC_OscConfig+0x4ac>)
 8004664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004666:	4a7e      	ldr	r2, [pc, #504]	; (8004860 <HAL_RCC_OscConfig+0x4ac>)
 8004668:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800466c:	6413      	str	r3, [r2, #64]	; 0x40
 800466e:	4b7c      	ldr	r3, [pc, #496]	; (8004860 <HAL_RCC_OscConfig+0x4ac>)
 8004670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004672:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004676:	60bb      	str	r3, [r7, #8]
 8004678:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800467a:	2301      	movs	r3, #1
 800467c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800467e:	4b79      	ldr	r3, [pc, #484]	; (8004864 <HAL_RCC_OscConfig+0x4b0>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004686:	2b00      	cmp	r3, #0
 8004688:	d118      	bne.n	80046bc <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800468a:	4b76      	ldr	r3, [pc, #472]	; (8004864 <HAL_RCC_OscConfig+0x4b0>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	4a75      	ldr	r2, [pc, #468]	; (8004864 <HAL_RCC_OscConfig+0x4b0>)
 8004690:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004694:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004696:	f7fd ff0f 	bl	80024b8 <HAL_GetTick>
 800469a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800469c:	e008      	b.n	80046b0 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800469e:	f7fd ff0b 	bl	80024b8 <HAL_GetTick>
 80046a2:	4602      	mov	r2, r0
 80046a4:	693b      	ldr	r3, [r7, #16]
 80046a6:	1ad3      	subs	r3, r2, r3
 80046a8:	2b02      	cmp	r3, #2
 80046aa:	d901      	bls.n	80046b0 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80046ac:	2303      	movs	r3, #3
 80046ae:	e118      	b.n	80048e2 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046b0:	4b6c      	ldr	r3, [pc, #432]	; (8004864 <HAL_RCC_OscConfig+0x4b0>)
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d0f0      	beq.n	800469e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	689b      	ldr	r3, [r3, #8]
 80046c0:	2b01      	cmp	r3, #1
 80046c2:	d106      	bne.n	80046d2 <HAL_RCC_OscConfig+0x31e>
 80046c4:	4b66      	ldr	r3, [pc, #408]	; (8004860 <HAL_RCC_OscConfig+0x4ac>)
 80046c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046c8:	4a65      	ldr	r2, [pc, #404]	; (8004860 <HAL_RCC_OscConfig+0x4ac>)
 80046ca:	f043 0301 	orr.w	r3, r3, #1
 80046ce:	6713      	str	r3, [r2, #112]	; 0x70
 80046d0:	e01c      	b.n	800470c <HAL_RCC_OscConfig+0x358>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	689b      	ldr	r3, [r3, #8]
 80046d6:	2b05      	cmp	r3, #5
 80046d8:	d10c      	bne.n	80046f4 <HAL_RCC_OscConfig+0x340>
 80046da:	4b61      	ldr	r3, [pc, #388]	; (8004860 <HAL_RCC_OscConfig+0x4ac>)
 80046dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046de:	4a60      	ldr	r2, [pc, #384]	; (8004860 <HAL_RCC_OscConfig+0x4ac>)
 80046e0:	f043 0304 	orr.w	r3, r3, #4
 80046e4:	6713      	str	r3, [r2, #112]	; 0x70
 80046e6:	4b5e      	ldr	r3, [pc, #376]	; (8004860 <HAL_RCC_OscConfig+0x4ac>)
 80046e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046ea:	4a5d      	ldr	r2, [pc, #372]	; (8004860 <HAL_RCC_OscConfig+0x4ac>)
 80046ec:	f043 0301 	orr.w	r3, r3, #1
 80046f0:	6713      	str	r3, [r2, #112]	; 0x70
 80046f2:	e00b      	b.n	800470c <HAL_RCC_OscConfig+0x358>
 80046f4:	4b5a      	ldr	r3, [pc, #360]	; (8004860 <HAL_RCC_OscConfig+0x4ac>)
 80046f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046f8:	4a59      	ldr	r2, [pc, #356]	; (8004860 <HAL_RCC_OscConfig+0x4ac>)
 80046fa:	f023 0301 	bic.w	r3, r3, #1
 80046fe:	6713      	str	r3, [r2, #112]	; 0x70
 8004700:	4b57      	ldr	r3, [pc, #348]	; (8004860 <HAL_RCC_OscConfig+0x4ac>)
 8004702:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004704:	4a56      	ldr	r2, [pc, #344]	; (8004860 <HAL_RCC_OscConfig+0x4ac>)
 8004706:	f023 0304 	bic.w	r3, r3, #4
 800470a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	689b      	ldr	r3, [r3, #8]
 8004710:	2b00      	cmp	r3, #0
 8004712:	d015      	beq.n	8004740 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004714:	f7fd fed0 	bl	80024b8 <HAL_GetTick>
 8004718:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800471a:	e00a      	b.n	8004732 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800471c:	f7fd fecc 	bl	80024b8 <HAL_GetTick>
 8004720:	4602      	mov	r2, r0
 8004722:	693b      	ldr	r3, [r7, #16]
 8004724:	1ad3      	subs	r3, r2, r3
 8004726:	f241 3288 	movw	r2, #5000	; 0x1388
 800472a:	4293      	cmp	r3, r2
 800472c:	d901      	bls.n	8004732 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800472e:	2303      	movs	r3, #3
 8004730:	e0d7      	b.n	80048e2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004732:	4b4b      	ldr	r3, [pc, #300]	; (8004860 <HAL_RCC_OscConfig+0x4ac>)
 8004734:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004736:	f003 0302 	and.w	r3, r3, #2
 800473a:	2b00      	cmp	r3, #0
 800473c:	d0ee      	beq.n	800471c <HAL_RCC_OscConfig+0x368>
 800473e:	e014      	b.n	800476a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004740:	f7fd feba 	bl	80024b8 <HAL_GetTick>
 8004744:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004746:	e00a      	b.n	800475e <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004748:	f7fd feb6 	bl	80024b8 <HAL_GetTick>
 800474c:	4602      	mov	r2, r0
 800474e:	693b      	ldr	r3, [r7, #16]
 8004750:	1ad3      	subs	r3, r2, r3
 8004752:	f241 3288 	movw	r2, #5000	; 0x1388
 8004756:	4293      	cmp	r3, r2
 8004758:	d901      	bls.n	800475e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800475a:	2303      	movs	r3, #3
 800475c:	e0c1      	b.n	80048e2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800475e:	4b40      	ldr	r3, [pc, #256]	; (8004860 <HAL_RCC_OscConfig+0x4ac>)
 8004760:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004762:	f003 0302 	and.w	r3, r3, #2
 8004766:	2b00      	cmp	r3, #0
 8004768:	d1ee      	bne.n	8004748 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800476a:	7dfb      	ldrb	r3, [r7, #23]
 800476c:	2b01      	cmp	r3, #1
 800476e:	d105      	bne.n	800477c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004770:	4b3b      	ldr	r3, [pc, #236]	; (8004860 <HAL_RCC_OscConfig+0x4ac>)
 8004772:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004774:	4a3a      	ldr	r2, [pc, #232]	; (8004860 <HAL_RCC_OscConfig+0x4ac>)
 8004776:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800477a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	699b      	ldr	r3, [r3, #24]
 8004780:	2b00      	cmp	r3, #0
 8004782:	f000 80ad 	beq.w	80048e0 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004786:	4b36      	ldr	r3, [pc, #216]	; (8004860 <HAL_RCC_OscConfig+0x4ac>)
 8004788:	689b      	ldr	r3, [r3, #8]
 800478a:	f003 030c 	and.w	r3, r3, #12
 800478e:	2b08      	cmp	r3, #8
 8004790:	d060      	beq.n	8004854 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	699b      	ldr	r3, [r3, #24]
 8004796:	2b02      	cmp	r3, #2
 8004798:	d145      	bne.n	8004826 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800479a:	4b33      	ldr	r3, [pc, #204]	; (8004868 <HAL_RCC_OscConfig+0x4b4>)
 800479c:	2200      	movs	r2, #0
 800479e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047a0:	f7fd fe8a 	bl	80024b8 <HAL_GetTick>
 80047a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047a6:	e008      	b.n	80047ba <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80047a8:	f7fd fe86 	bl	80024b8 <HAL_GetTick>
 80047ac:	4602      	mov	r2, r0
 80047ae:	693b      	ldr	r3, [r7, #16]
 80047b0:	1ad3      	subs	r3, r2, r3
 80047b2:	2b02      	cmp	r3, #2
 80047b4:	d901      	bls.n	80047ba <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80047b6:	2303      	movs	r3, #3
 80047b8:	e093      	b.n	80048e2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047ba:	4b29      	ldr	r3, [pc, #164]	; (8004860 <HAL_RCC_OscConfig+0x4ac>)
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d1f0      	bne.n	80047a8 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	69da      	ldr	r2, [r3, #28]
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6a1b      	ldr	r3, [r3, #32]
 80047ce:	431a      	orrs	r2, r3
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047d4:	019b      	lsls	r3, r3, #6
 80047d6:	431a      	orrs	r2, r3
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047dc:	085b      	lsrs	r3, r3, #1
 80047de:	3b01      	subs	r3, #1
 80047e0:	041b      	lsls	r3, r3, #16
 80047e2:	431a      	orrs	r2, r3
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047e8:	061b      	lsls	r3, r3, #24
 80047ea:	431a      	orrs	r2, r3
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047f0:	071b      	lsls	r3, r3, #28
 80047f2:	491b      	ldr	r1, [pc, #108]	; (8004860 <HAL_RCC_OscConfig+0x4ac>)
 80047f4:	4313      	orrs	r3, r2
 80047f6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80047f8:	4b1b      	ldr	r3, [pc, #108]	; (8004868 <HAL_RCC_OscConfig+0x4b4>)
 80047fa:	2201      	movs	r2, #1
 80047fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047fe:	f7fd fe5b 	bl	80024b8 <HAL_GetTick>
 8004802:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004804:	e008      	b.n	8004818 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004806:	f7fd fe57 	bl	80024b8 <HAL_GetTick>
 800480a:	4602      	mov	r2, r0
 800480c:	693b      	ldr	r3, [r7, #16]
 800480e:	1ad3      	subs	r3, r2, r3
 8004810:	2b02      	cmp	r3, #2
 8004812:	d901      	bls.n	8004818 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004814:	2303      	movs	r3, #3
 8004816:	e064      	b.n	80048e2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004818:	4b11      	ldr	r3, [pc, #68]	; (8004860 <HAL_RCC_OscConfig+0x4ac>)
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004820:	2b00      	cmp	r3, #0
 8004822:	d0f0      	beq.n	8004806 <HAL_RCC_OscConfig+0x452>
 8004824:	e05c      	b.n	80048e0 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004826:	4b10      	ldr	r3, [pc, #64]	; (8004868 <HAL_RCC_OscConfig+0x4b4>)
 8004828:	2200      	movs	r2, #0
 800482a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800482c:	f7fd fe44 	bl	80024b8 <HAL_GetTick>
 8004830:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004832:	e008      	b.n	8004846 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004834:	f7fd fe40 	bl	80024b8 <HAL_GetTick>
 8004838:	4602      	mov	r2, r0
 800483a:	693b      	ldr	r3, [r7, #16]
 800483c:	1ad3      	subs	r3, r2, r3
 800483e:	2b02      	cmp	r3, #2
 8004840:	d901      	bls.n	8004846 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8004842:	2303      	movs	r3, #3
 8004844:	e04d      	b.n	80048e2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004846:	4b06      	ldr	r3, [pc, #24]	; (8004860 <HAL_RCC_OscConfig+0x4ac>)
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800484e:	2b00      	cmp	r3, #0
 8004850:	d1f0      	bne.n	8004834 <HAL_RCC_OscConfig+0x480>
 8004852:	e045      	b.n	80048e0 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	699b      	ldr	r3, [r3, #24]
 8004858:	2b01      	cmp	r3, #1
 800485a:	d107      	bne.n	800486c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800485c:	2301      	movs	r3, #1
 800485e:	e040      	b.n	80048e2 <HAL_RCC_OscConfig+0x52e>
 8004860:	40023800 	.word	0x40023800
 8004864:	40007000 	.word	0x40007000
 8004868:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800486c:	4b1f      	ldr	r3, [pc, #124]	; (80048ec <HAL_RCC_OscConfig+0x538>)
 800486e:	685b      	ldr	r3, [r3, #4]
 8004870:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	699b      	ldr	r3, [r3, #24]
 8004876:	2b01      	cmp	r3, #1
 8004878:	d030      	beq.n	80048dc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004884:	429a      	cmp	r2, r3
 8004886:	d129      	bne.n	80048dc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004892:	429a      	cmp	r2, r3
 8004894:	d122      	bne.n	80048dc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004896:	68fa      	ldr	r2, [r7, #12]
 8004898:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800489c:	4013      	ands	r3, r2
 800489e:	687a      	ldr	r2, [r7, #4]
 80048a0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80048a2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80048a4:	4293      	cmp	r3, r2
 80048a6:	d119      	bne.n	80048dc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048b2:	085b      	lsrs	r3, r3, #1
 80048b4:	3b01      	subs	r3, #1
 80048b6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80048b8:	429a      	cmp	r2, r3
 80048ba:	d10f      	bne.n	80048dc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048c6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80048c8:	429a      	cmp	r2, r3
 80048ca:	d107      	bne.n	80048dc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048d6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80048d8:	429a      	cmp	r2, r3
 80048da:	d001      	beq.n	80048e0 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80048dc:	2301      	movs	r3, #1
 80048de:	e000      	b.n	80048e2 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80048e0:	2300      	movs	r3, #0
}
 80048e2:	4618      	mov	r0, r3
 80048e4:	3718      	adds	r7, #24
 80048e6:	46bd      	mov	sp, r7
 80048e8:	bd80      	pop	{r7, pc}
 80048ea:	bf00      	nop
 80048ec:	40023800 	.word	0x40023800

080048f0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	b082      	sub	sp, #8
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d101      	bne.n	8004902 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80048fe:	2301      	movs	r3, #1
 8004900:	e03f      	b.n	8004982 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004908:	b2db      	uxtb	r3, r3
 800490a:	2b00      	cmp	r3, #0
 800490c:	d106      	bne.n	800491c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	2200      	movs	r2, #0
 8004912:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004916:	6878      	ldr	r0, [r7, #4]
 8004918:	f7fd fb9c 	bl	8002054 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2224      	movs	r2, #36	; 0x24
 8004920:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	68da      	ldr	r2, [r3, #12]
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004932:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004934:	6878      	ldr	r0, [r7, #4]
 8004936:	f000 fddf 	bl	80054f8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	691a      	ldr	r2, [r3, #16]
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004948:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	695a      	ldr	r2, [r3, #20]
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004958:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	68da      	ldr	r2, [r3, #12]
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004968:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2200      	movs	r2, #0
 800496e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2220      	movs	r2, #32
 8004974:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2220      	movs	r2, #32
 800497c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004980:	2300      	movs	r3, #0
}
 8004982:	4618      	mov	r0, r3
 8004984:	3708      	adds	r7, #8
 8004986:	46bd      	mov	sp, r7
 8004988:	bd80      	pop	{r7, pc}

0800498a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800498a:	b580      	push	{r7, lr}
 800498c:	b08a      	sub	sp, #40	; 0x28
 800498e:	af02      	add	r7, sp, #8
 8004990:	60f8      	str	r0, [r7, #12]
 8004992:	60b9      	str	r1, [r7, #8]
 8004994:	603b      	str	r3, [r7, #0]
 8004996:	4613      	mov	r3, r2
 8004998:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800499a:	2300      	movs	r3, #0
 800499c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049a4:	b2db      	uxtb	r3, r3
 80049a6:	2b20      	cmp	r3, #32
 80049a8:	d17c      	bne.n	8004aa4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80049aa:	68bb      	ldr	r3, [r7, #8]
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d002      	beq.n	80049b6 <HAL_UART_Transmit+0x2c>
 80049b0:	88fb      	ldrh	r3, [r7, #6]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d101      	bne.n	80049ba <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80049b6:	2301      	movs	r3, #1
 80049b8:	e075      	b.n	8004aa6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80049c0:	2b01      	cmp	r3, #1
 80049c2:	d101      	bne.n	80049c8 <HAL_UART_Transmit+0x3e>
 80049c4:	2302      	movs	r3, #2
 80049c6:	e06e      	b.n	8004aa6 <HAL_UART_Transmit+0x11c>
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	2201      	movs	r2, #1
 80049cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	2200      	movs	r2, #0
 80049d4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	2221      	movs	r2, #33	; 0x21
 80049da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80049de:	f7fd fd6b 	bl	80024b8 <HAL_GetTick>
 80049e2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	88fa      	ldrh	r2, [r7, #6]
 80049e8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	88fa      	ldrh	r2, [r7, #6]
 80049ee:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	689b      	ldr	r3, [r3, #8]
 80049f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80049f8:	d108      	bne.n	8004a0c <HAL_UART_Transmit+0x82>
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	691b      	ldr	r3, [r3, #16]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d104      	bne.n	8004a0c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004a02:	2300      	movs	r3, #0
 8004a04:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004a06:	68bb      	ldr	r3, [r7, #8]
 8004a08:	61bb      	str	r3, [r7, #24]
 8004a0a:	e003      	b.n	8004a14 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004a0c:	68bb      	ldr	r3, [r7, #8]
 8004a0e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004a10:	2300      	movs	r3, #0
 8004a12:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	2200      	movs	r2, #0
 8004a18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004a1c:	e02a      	b.n	8004a74 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	9300      	str	r3, [sp, #0]
 8004a22:	697b      	ldr	r3, [r7, #20]
 8004a24:	2200      	movs	r2, #0
 8004a26:	2180      	movs	r1, #128	; 0x80
 8004a28:	68f8      	ldr	r0, [r7, #12]
 8004a2a:	f000 fb1f 	bl	800506c <UART_WaitOnFlagUntilTimeout>
 8004a2e:	4603      	mov	r3, r0
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d001      	beq.n	8004a38 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004a34:	2303      	movs	r3, #3
 8004a36:	e036      	b.n	8004aa6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004a38:	69fb      	ldr	r3, [r7, #28]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d10b      	bne.n	8004a56 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004a3e:	69bb      	ldr	r3, [r7, #24]
 8004a40:	881b      	ldrh	r3, [r3, #0]
 8004a42:	461a      	mov	r2, r3
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004a4c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004a4e:	69bb      	ldr	r3, [r7, #24]
 8004a50:	3302      	adds	r3, #2
 8004a52:	61bb      	str	r3, [r7, #24]
 8004a54:	e007      	b.n	8004a66 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004a56:	69fb      	ldr	r3, [r7, #28]
 8004a58:	781a      	ldrb	r2, [r3, #0]
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004a60:	69fb      	ldr	r3, [r7, #28]
 8004a62:	3301      	adds	r3, #1
 8004a64:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004a6a:	b29b      	uxth	r3, r3
 8004a6c:	3b01      	subs	r3, #1
 8004a6e:	b29a      	uxth	r2, r3
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004a78:	b29b      	uxth	r3, r3
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d1cf      	bne.n	8004a1e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004a7e:	683b      	ldr	r3, [r7, #0]
 8004a80:	9300      	str	r3, [sp, #0]
 8004a82:	697b      	ldr	r3, [r7, #20]
 8004a84:	2200      	movs	r2, #0
 8004a86:	2140      	movs	r1, #64	; 0x40
 8004a88:	68f8      	ldr	r0, [r7, #12]
 8004a8a:	f000 faef 	bl	800506c <UART_WaitOnFlagUntilTimeout>
 8004a8e:	4603      	mov	r3, r0
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d001      	beq.n	8004a98 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004a94:	2303      	movs	r3, #3
 8004a96:	e006      	b.n	8004aa6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	2220      	movs	r2, #32
 8004a9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004aa0:	2300      	movs	r3, #0
 8004aa2:	e000      	b.n	8004aa6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004aa4:	2302      	movs	r3, #2
  }
}
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	3720      	adds	r7, #32
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	bd80      	pop	{r7, pc}

08004aae <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004aae:	b580      	push	{r7, lr}
 8004ab0:	b084      	sub	sp, #16
 8004ab2:	af00      	add	r7, sp, #0
 8004ab4:	60f8      	str	r0, [r7, #12]
 8004ab6:	60b9      	str	r1, [r7, #8]
 8004ab8:	4613      	mov	r3, r2
 8004aba:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004ac2:	b2db      	uxtb	r3, r3
 8004ac4:	2b20      	cmp	r3, #32
 8004ac6:	d11d      	bne.n	8004b04 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ac8:	68bb      	ldr	r3, [r7, #8]
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d002      	beq.n	8004ad4 <HAL_UART_Receive_IT+0x26>
 8004ace:	88fb      	ldrh	r3, [r7, #6]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d101      	bne.n	8004ad8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004ad4:	2301      	movs	r3, #1
 8004ad6:	e016      	b.n	8004b06 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ade:	2b01      	cmp	r3, #1
 8004ae0:	d101      	bne.n	8004ae6 <HAL_UART_Receive_IT+0x38>
 8004ae2:	2302      	movs	r3, #2
 8004ae4:	e00f      	b.n	8004b06 <HAL_UART_Receive_IT+0x58>
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	2201      	movs	r2, #1
 8004aea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	2200      	movs	r2, #0
 8004af2:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004af4:	88fb      	ldrh	r3, [r7, #6]
 8004af6:	461a      	mov	r2, r3
 8004af8:	68b9      	ldr	r1, [r7, #8]
 8004afa:	68f8      	ldr	r0, [r7, #12]
 8004afc:	f000 fb24 	bl	8005148 <UART_Start_Receive_IT>
 8004b00:	4603      	mov	r3, r0
 8004b02:	e000      	b.n	8004b06 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8004b04:	2302      	movs	r3, #2
  }
}
 8004b06:	4618      	mov	r0, r3
 8004b08:	3710      	adds	r7, #16
 8004b0a:	46bd      	mov	sp, r7
 8004b0c:	bd80      	pop	{r7, pc}
	...

08004b10 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b0ba      	sub	sp, #232	; 0xe8
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	68db      	ldr	r3, [r3, #12]
 8004b28:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	695b      	ldr	r3, [r3, #20]
 8004b32:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8004b36:	2300      	movs	r3, #0
 8004b38:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004b42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004b46:	f003 030f 	and.w	r3, r3, #15
 8004b4a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8004b4e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d10f      	bne.n	8004b76 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004b56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004b5a:	f003 0320 	and.w	r3, r3, #32
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d009      	beq.n	8004b76 <HAL_UART_IRQHandler+0x66>
 8004b62:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004b66:	f003 0320 	and.w	r3, r3, #32
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d003      	beq.n	8004b76 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004b6e:	6878      	ldr	r0, [r7, #4]
 8004b70:	f000 fc07 	bl	8005382 <UART_Receive_IT>
      return;
 8004b74:	e256      	b.n	8005024 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004b76:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	f000 80de 	beq.w	8004d3c <HAL_UART_IRQHandler+0x22c>
 8004b80:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004b84:	f003 0301 	and.w	r3, r3, #1
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d106      	bne.n	8004b9a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004b8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004b90:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	f000 80d1 	beq.w	8004d3c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004b9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004b9e:	f003 0301 	and.w	r3, r3, #1
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d00b      	beq.n	8004bbe <HAL_UART_IRQHandler+0xae>
 8004ba6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004baa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d005      	beq.n	8004bbe <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bb6:	f043 0201 	orr.w	r2, r3, #1
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004bbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004bc2:	f003 0304 	and.w	r3, r3, #4
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d00b      	beq.n	8004be2 <HAL_UART_IRQHandler+0xd2>
 8004bca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004bce:	f003 0301 	and.w	r3, r3, #1
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d005      	beq.n	8004be2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bda:	f043 0202 	orr.w	r2, r3, #2
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004be2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004be6:	f003 0302 	and.w	r3, r3, #2
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d00b      	beq.n	8004c06 <HAL_UART_IRQHandler+0xf6>
 8004bee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004bf2:	f003 0301 	and.w	r3, r3, #1
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d005      	beq.n	8004c06 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bfe:	f043 0204 	orr.w	r2, r3, #4
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004c06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004c0a:	f003 0308 	and.w	r3, r3, #8
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d011      	beq.n	8004c36 <HAL_UART_IRQHandler+0x126>
 8004c12:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004c16:	f003 0320 	and.w	r3, r3, #32
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d105      	bne.n	8004c2a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004c1e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004c22:	f003 0301 	and.w	r3, r3, #1
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d005      	beq.n	8004c36 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c2e:	f043 0208 	orr.w	r2, r3, #8
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	f000 81ed 	beq.w	800501a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004c40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004c44:	f003 0320 	and.w	r3, r3, #32
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d008      	beq.n	8004c5e <HAL_UART_IRQHandler+0x14e>
 8004c4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004c50:	f003 0320 	and.w	r3, r3, #32
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d002      	beq.n	8004c5e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004c58:	6878      	ldr	r0, [r7, #4]
 8004c5a:	f000 fb92 	bl	8005382 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	695b      	ldr	r3, [r3, #20]
 8004c64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c68:	2b40      	cmp	r3, #64	; 0x40
 8004c6a:	bf0c      	ite	eq
 8004c6c:	2301      	moveq	r3, #1
 8004c6e:	2300      	movne	r3, #0
 8004c70:	b2db      	uxtb	r3, r3
 8004c72:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c7a:	f003 0308 	and.w	r3, r3, #8
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d103      	bne.n	8004c8a <HAL_UART_IRQHandler+0x17a>
 8004c82:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d04f      	beq.n	8004d2a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004c8a:	6878      	ldr	r0, [r7, #4]
 8004c8c:	f000 fa9a 	bl	80051c4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	695b      	ldr	r3, [r3, #20]
 8004c96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c9a:	2b40      	cmp	r3, #64	; 0x40
 8004c9c:	d141      	bne.n	8004d22 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	3314      	adds	r3, #20
 8004ca4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ca8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004cac:	e853 3f00 	ldrex	r3, [r3]
 8004cb0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004cb4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004cb8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004cbc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	3314      	adds	r3, #20
 8004cc6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004cca:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004cce:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cd2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004cd6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004cda:	e841 2300 	strex	r3, r2, [r1]
 8004cde:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004ce2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d1d9      	bne.n	8004c9e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d013      	beq.n	8004d1a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cf6:	4a7d      	ldr	r2, [pc, #500]	; (8004eec <HAL_UART_IRQHandler+0x3dc>)
 8004cf8:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cfe:	4618      	mov	r0, r3
 8004d00:	f7fd fea7 	bl	8002a52 <HAL_DMA_Abort_IT>
 8004d04:	4603      	mov	r3, r0
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d016      	beq.n	8004d38 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d0e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d10:	687a      	ldr	r2, [r7, #4]
 8004d12:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004d14:	4610      	mov	r0, r2
 8004d16:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d18:	e00e      	b.n	8004d38 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004d1a:	6878      	ldr	r0, [r7, #4]
 8004d1c:	f000 f990 	bl	8005040 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d20:	e00a      	b.n	8004d38 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004d22:	6878      	ldr	r0, [r7, #4]
 8004d24:	f000 f98c 	bl	8005040 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d28:	e006      	b.n	8004d38 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004d2a:	6878      	ldr	r0, [r7, #4]
 8004d2c:	f000 f988 	bl	8005040 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2200      	movs	r2, #0
 8004d34:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8004d36:	e170      	b.n	800501a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d38:	bf00      	nop
    return;
 8004d3a:	e16e      	b.n	800501a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d40:	2b01      	cmp	r3, #1
 8004d42:	f040 814a 	bne.w	8004fda <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004d46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004d4a:	f003 0310 	and.w	r3, r3, #16
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	f000 8143 	beq.w	8004fda <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004d54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004d58:	f003 0310 	and.w	r3, r3, #16
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	f000 813c 	beq.w	8004fda <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004d62:	2300      	movs	r3, #0
 8004d64:	60bb      	str	r3, [r7, #8]
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	60bb      	str	r3, [r7, #8]
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	685b      	ldr	r3, [r3, #4]
 8004d74:	60bb      	str	r3, [r7, #8]
 8004d76:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	695b      	ldr	r3, [r3, #20]
 8004d7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d82:	2b40      	cmp	r3, #64	; 0x40
 8004d84:	f040 80b4 	bne.w	8004ef0 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	685b      	ldr	r3, [r3, #4]
 8004d90:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004d94:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	f000 8140 	beq.w	800501e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004da2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004da6:	429a      	cmp	r2, r3
 8004da8:	f080 8139 	bcs.w	800501e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004db2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004db8:	69db      	ldr	r3, [r3, #28]
 8004dba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004dbe:	f000 8088 	beq.w	8004ed2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	330c      	adds	r3, #12
 8004dc8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dcc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004dd0:	e853 3f00 	ldrex	r3, [r3]
 8004dd4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004dd8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004ddc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004de0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	330c      	adds	r3, #12
 8004dea:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004dee:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004df2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004df6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004dfa:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004dfe:	e841 2300 	strex	r3, r2, [r1]
 8004e02:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004e06:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d1d9      	bne.n	8004dc2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	3314      	adds	r3, #20
 8004e14:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e16:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004e18:	e853 3f00 	ldrex	r3, [r3]
 8004e1c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004e1e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004e20:	f023 0301 	bic.w	r3, r3, #1
 8004e24:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	3314      	adds	r3, #20
 8004e2e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004e32:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004e36:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e38:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004e3a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004e3e:	e841 2300 	strex	r3, r2, [r1]
 8004e42:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004e44:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d1e1      	bne.n	8004e0e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	3314      	adds	r3, #20
 8004e50:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e52:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004e54:	e853 3f00 	ldrex	r3, [r3]
 8004e58:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004e5a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004e5c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004e60:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	3314      	adds	r3, #20
 8004e6a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004e6e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004e70:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e72:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004e74:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004e76:	e841 2300 	strex	r3, r2, [r1]
 8004e7a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004e7c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d1e3      	bne.n	8004e4a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	2220      	movs	r2, #32
 8004e86:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	330c      	adds	r3, #12
 8004e96:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e98:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e9a:	e853 3f00 	ldrex	r3, [r3]
 8004e9e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004ea0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004ea2:	f023 0310 	bic.w	r3, r3, #16
 8004ea6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	330c      	adds	r3, #12
 8004eb0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004eb4:	65ba      	str	r2, [r7, #88]	; 0x58
 8004eb6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eb8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004eba:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004ebc:	e841 2300 	strex	r3, r2, [r1]
 8004ec0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004ec2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d1e3      	bne.n	8004e90 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ecc:	4618      	mov	r0, r3
 8004ece:	f7fd fd50 	bl	8002972 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004eda:	b29b      	uxth	r3, r3
 8004edc:	1ad3      	subs	r3, r2, r3
 8004ede:	b29b      	uxth	r3, r3
 8004ee0:	4619      	mov	r1, r3
 8004ee2:	6878      	ldr	r0, [r7, #4]
 8004ee4:	f000 f8b6 	bl	8005054 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004ee8:	e099      	b.n	800501e <HAL_UART_IRQHandler+0x50e>
 8004eea:	bf00      	nop
 8004eec:	0800528b 	.word	0x0800528b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004ef8:	b29b      	uxth	r3, r3
 8004efa:	1ad3      	subs	r3, r2, r3
 8004efc:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004f04:	b29b      	uxth	r3, r3
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	f000 808b 	beq.w	8005022 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8004f0c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	f000 8086 	beq.w	8005022 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	330c      	adds	r3, #12
 8004f1c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f20:	e853 3f00 	ldrex	r3, [r3]
 8004f24:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004f26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f28:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004f2c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	330c      	adds	r3, #12
 8004f36:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8004f3a:	647a      	str	r2, [r7, #68]	; 0x44
 8004f3c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f3e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004f40:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004f42:	e841 2300 	strex	r3, r2, [r1]
 8004f46:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004f48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d1e3      	bne.n	8004f16 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	3314      	adds	r3, #20
 8004f54:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f58:	e853 3f00 	ldrex	r3, [r3]
 8004f5c:	623b      	str	r3, [r7, #32]
   return(result);
 8004f5e:	6a3b      	ldr	r3, [r7, #32]
 8004f60:	f023 0301 	bic.w	r3, r3, #1
 8004f64:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	3314      	adds	r3, #20
 8004f6e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004f72:	633a      	str	r2, [r7, #48]	; 0x30
 8004f74:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f76:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004f78:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004f7a:	e841 2300 	strex	r3, r2, [r1]
 8004f7e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004f80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d1e3      	bne.n	8004f4e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	2220      	movs	r2, #32
 8004f8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	2200      	movs	r2, #0
 8004f92:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	330c      	adds	r3, #12
 8004f9a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f9c:	693b      	ldr	r3, [r7, #16]
 8004f9e:	e853 3f00 	ldrex	r3, [r3]
 8004fa2:	60fb      	str	r3, [r7, #12]
   return(result);
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	f023 0310 	bic.w	r3, r3, #16
 8004faa:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	330c      	adds	r3, #12
 8004fb4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004fb8:	61fa      	str	r2, [r7, #28]
 8004fba:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fbc:	69b9      	ldr	r1, [r7, #24]
 8004fbe:	69fa      	ldr	r2, [r7, #28]
 8004fc0:	e841 2300 	strex	r3, r2, [r1]
 8004fc4:	617b      	str	r3, [r7, #20]
   return(result);
 8004fc6:	697b      	ldr	r3, [r7, #20]
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d1e3      	bne.n	8004f94 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004fcc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004fd0:	4619      	mov	r1, r3
 8004fd2:	6878      	ldr	r0, [r7, #4]
 8004fd4:	f000 f83e 	bl	8005054 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004fd8:	e023      	b.n	8005022 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004fda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004fde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d009      	beq.n	8004ffa <HAL_UART_IRQHandler+0x4ea>
 8004fe6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004fea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d003      	beq.n	8004ffa <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8004ff2:	6878      	ldr	r0, [r7, #4]
 8004ff4:	f000 f95d 	bl	80052b2 <UART_Transmit_IT>
    return;
 8004ff8:	e014      	b.n	8005024 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004ffa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004ffe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005002:	2b00      	cmp	r3, #0
 8005004:	d00e      	beq.n	8005024 <HAL_UART_IRQHandler+0x514>
 8005006:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800500a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800500e:	2b00      	cmp	r3, #0
 8005010:	d008      	beq.n	8005024 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8005012:	6878      	ldr	r0, [r7, #4]
 8005014:	f000 f99d 	bl	8005352 <UART_EndTransmit_IT>
    return;
 8005018:	e004      	b.n	8005024 <HAL_UART_IRQHandler+0x514>
    return;
 800501a:	bf00      	nop
 800501c:	e002      	b.n	8005024 <HAL_UART_IRQHandler+0x514>
      return;
 800501e:	bf00      	nop
 8005020:	e000      	b.n	8005024 <HAL_UART_IRQHandler+0x514>
      return;
 8005022:	bf00      	nop
  }
}
 8005024:	37e8      	adds	r7, #232	; 0xe8
 8005026:	46bd      	mov	sp, r7
 8005028:	bd80      	pop	{r7, pc}
 800502a:	bf00      	nop

0800502c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800502c:	b480      	push	{r7}
 800502e:	b083      	sub	sp, #12
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005034:	bf00      	nop
 8005036:	370c      	adds	r7, #12
 8005038:	46bd      	mov	sp, r7
 800503a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503e:	4770      	bx	lr

08005040 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005040:	b480      	push	{r7}
 8005042:	b083      	sub	sp, #12
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005048:	bf00      	nop
 800504a:	370c      	adds	r7, #12
 800504c:	46bd      	mov	sp, r7
 800504e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005052:	4770      	bx	lr

08005054 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005054:	b480      	push	{r7}
 8005056:	b083      	sub	sp, #12
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
 800505c:	460b      	mov	r3, r1
 800505e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005060:	bf00      	nop
 8005062:	370c      	adds	r7, #12
 8005064:	46bd      	mov	sp, r7
 8005066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506a:	4770      	bx	lr

0800506c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b090      	sub	sp, #64	; 0x40
 8005070:	af00      	add	r7, sp, #0
 8005072:	60f8      	str	r0, [r7, #12]
 8005074:	60b9      	str	r1, [r7, #8]
 8005076:	603b      	str	r3, [r7, #0]
 8005078:	4613      	mov	r3, r2
 800507a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800507c:	e050      	b.n	8005120 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800507e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005080:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005084:	d04c      	beq.n	8005120 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005086:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005088:	2b00      	cmp	r3, #0
 800508a:	d007      	beq.n	800509c <UART_WaitOnFlagUntilTimeout+0x30>
 800508c:	f7fd fa14 	bl	80024b8 <HAL_GetTick>
 8005090:	4602      	mov	r2, r0
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	1ad3      	subs	r3, r2, r3
 8005096:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005098:	429a      	cmp	r2, r3
 800509a:	d241      	bcs.n	8005120 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	330c      	adds	r3, #12
 80050a2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050a6:	e853 3f00 	ldrex	r3, [r3]
 80050aa:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80050ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050ae:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80050b2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	330c      	adds	r3, #12
 80050ba:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80050bc:	637a      	str	r2, [r7, #52]	; 0x34
 80050be:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050c0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80050c2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80050c4:	e841 2300 	strex	r3, r2, [r1]
 80050c8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80050ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d1e5      	bne.n	800509c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	3314      	adds	r3, #20
 80050d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050d8:	697b      	ldr	r3, [r7, #20]
 80050da:	e853 3f00 	ldrex	r3, [r3]
 80050de:	613b      	str	r3, [r7, #16]
   return(result);
 80050e0:	693b      	ldr	r3, [r7, #16]
 80050e2:	f023 0301 	bic.w	r3, r3, #1
 80050e6:	63bb      	str	r3, [r7, #56]	; 0x38
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	3314      	adds	r3, #20
 80050ee:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80050f0:	623a      	str	r2, [r7, #32]
 80050f2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050f4:	69f9      	ldr	r1, [r7, #28]
 80050f6:	6a3a      	ldr	r2, [r7, #32]
 80050f8:	e841 2300 	strex	r3, r2, [r1]
 80050fc:	61bb      	str	r3, [r7, #24]
   return(result);
 80050fe:	69bb      	ldr	r3, [r7, #24]
 8005100:	2b00      	cmp	r3, #0
 8005102:	d1e5      	bne.n	80050d0 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	2220      	movs	r2, #32
 8005108:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	2220      	movs	r2, #32
 8005110:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	2200      	movs	r2, #0
 8005118:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800511c:	2303      	movs	r3, #3
 800511e:	e00f      	b.n	8005140 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	681a      	ldr	r2, [r3, #0]
 8005126:	68bb      	ldr	r3, [r7, #8]
 8005128:	4013      	ands	r3, r2
 800512a:	68ba      	ldr	r2, [r7, #8]
 800512c:	429a      	cmp	r2, r3
 800512e:	bf0c      	ite	eq
 8005130:	2301      	moveq	r3, #1
 8005132:	2300      	movne	r3, #0
 8005134:	b2db      	uxtb	r3, r3
 8005136:	461a      	mov	r2, r3
 8005138:	79fb      	ldrb	r3, [r7, #7]
 800513a:	429a      	cmp	r2, r3
 800513c:	d09f      	beq.n	800507e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800513e:	2300      	movs	r3, #0
}
 8005140:	4618      	mov	r0, r3
 8005142:	3740      	adds	r7, #64	; 0x40
 8005144:	46bd      	mov	sp, r7
 8005146:	bd80      	pop	{r7, pc}

08005148 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005148:	b480      	push	{r7}
 800514a:	b085      	sub	sp, #20
 800514c:	af00      	add	r7, sp, #0
 800514e:	60f8      	str	r0, [r7, #12]
 8005150:	60b9      	str	r1, [r7, #8]
 8005152:	4613      	mov	r3, r2
 8005154:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	68ba      	ldr	r2, [r7, #8]
 800515a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	88fa      	ldrh	r2, [r7, #6]
 8005160:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	88fa      	ldrh	r2, [r7, #6]
 8005166:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	2200      	movs	r2, #0
 800516c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	2222      	movs	r2, #34	; 0x22
 8005172:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	2200      	movs	r2, #0
 800517a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	691b      	ldr	r3, [r3, #16]
 8005182:	2b00      	cmp	r3, #0
 8005184:	d007      	beq.n	8005196 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	68da      	ldr	r2, [r3, #12]
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005194:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	695a      	ldr	r2, [r3, #20]
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f042 0201 	orr.w	r2, r2, #1
 80051a4:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	68da      	ldr	r2, [r3, #12]
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f042 0220 	orr.w	r2, r2, #32
 80051b4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80051b6:	2300      	movs	r3, #0
}
 80051b8:	4618      	mov	r0, r3
 80051ba:	3714      	adds	r7, #20
 80051bc:	46bd      	mov	sp, r7
 80051be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c2:	4770      	bx	lr

080051c4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80051c4:	b480      	push	{r7}
 80051c6:	b095      	sub	sp, #84	; 0x54
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	330c      	adds	r3, #12
 80051d2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80051d6:	e853 3f00 	ldrex	r3, [r3]
 80051da:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80051dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051de:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80051e2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	330c      	adds	r3, #12
 80051ea:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80051ec:	643a      	str	r2, [r7, #64]	; 0x40
 80051ee:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051f0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80051f2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80051f4:	e841 2300 	strex	r3, r2, [r1]
 80051f8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80051fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d1e5      	bne.n	80051cc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	3314      	adds	r3, #20
 8005206:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005208:	6a3b      	ldr	r3, [r7, #32]
 800520a:	e853 3f00 	ldrex	r3, [r3]
 800520e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005210:	69fb      	ldr	r3, [r7, #28]
 8005212:	f023 0301 	bic.w	r3, r3, #1
 8005216:	64bb      	str	r3, [r7, #72]	; 0x48
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	3314      	adds	r3, #20
 800521e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005220:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005222:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005224:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005226:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005228:	e841 2300 	strex	r3, r2, [r1]
 800522c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800522e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005230:	2b00      	cmp	r3, #0
 8005232:	d1e5      	bne.n	8005200 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005238:	2b01      	cmp	r3, #1
 800523a:	d119      	bne.n	8005270 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	330c      	adds	r3, #12
 8005242:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	e853 3f00 	ldrex	r3, [r3]
 800524a:	60bb      	str	r3, [r7, #8]
   return(result);
 800524c:	68bb      	ldr	r3, [r7, #8]
 800524e:	f023 0310 	bic.w	r3, r3, #16
 8005252:	647b      	str	r3, [r7, #68]	; 0x44
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	330c      	adds	r3, #12
 800525a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800525c:	61ba      	str	r2, [r7, #24]
 800525e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005260:	6979      	ldr	r1, [r7, #20]
 8005262:	69ba      	ldr	r2, [r7, #24]
 8005264:	e841 2300 	strex	r3, r2, [r1]
 8005268:	613b      	str	r3, [r7, #16]
   return(result);
 800526a:	693b      	ldr	r3, [r7, #16]
 800526c:	2b00      	cmp	r3, #0
 800526e:	d1e5      	bne.n	800523c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2220      	movs	r2, #32
 8005274:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2200      	movs	r2, #0
 800527c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800527e:	bf00      	nop
 8005280:	3754      	adds	r7, #84	; 0x54
 8005282:	46bd      	mov	sp, r7
 8005284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005288:	4770      	bx	lr

0800528a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800528a:	b580      	push	{r7, lr}
 800528c:	b084      	sub	sp, #16
 800528e:	af00      	add	r7, sp, #0
 8005290:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005296:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	2200      	movs	r2, #0
 800529c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	2200      	movs	r2, #0
 80052a2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80052a4:	68f8      	ldr	r0, [r7, #12]
 80052a6:	f7ff fecb 	bl	8005040 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80052aa:	bf00      	nop
 80052ac:	3710      	adds	r7, #16
 80052ae:	46bd      	mov	sp, r7
 80052b0:	bd80      	pop	{r7, pc}

080052b2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80052b2:	b480      	push	{r7}
 80052b4:	b085      	sub	sp, #20
 80052b6:	af00      	add	r7, sp, #0
 80052b8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052c0:	b2db      	uxtb	r3, r3
 80052c2:	2b21      	cmp	r3, #33	; 0x21
 80052c4:	d13e      	bne.n	8005344 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	689b      	ldr	r3, [r3, #8]
 80052ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80052ce:	d114      	bne.n	80052fa <UART_Transmit_IT+0x48>
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	691b      	ldr	r3, [r3, #16]
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d110      	bne.n	80052fa <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	6a1b      	ldr	r3, [r3, #32]
 80052dc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	881b      	ldrh	r3, [r3, #0]
 80052e2:	461a      	mov	r2, r3
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80052ec:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6a1b      	ldr	r3, [r3, #32]
 80052f2:	1c9a      	adds	r2, r3, #2
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	621a      	str	r2, [r3, #32]
 80052f8:	e008      	b.n	800530c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6a1b      	ldr	r3, [r3, #32]
 80052fe:	1c59      	adds	r1, r3, #1
 8005300:	687a      	ldr	r2, [r7, #4]
 8005302:	6211      	str	r1, [r2, #32]
 8005304:	781a      	ldrb	r2, [r3, #0]
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005310:	b29b      	uxth	r3, r3
 8005312:	3b01      	subs	r3, #1
 8005314:	b29b      	uxth	r3, r3
 8005316:	687a      	ldr	r2, [r7, #4]
 8005318:	4619      	mov	r1, r3
 800531a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800531c:	2b00      	cmp	r3, #0
 800531e:	d10f      	bne.n	8005340 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	68da      	ldr	r2, [r3, #12]
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800532e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	68da      	ldr	r2, [r3, #12]
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800533e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005340:	2300      	movs	r3, #0
 8005342:	e000      	b.n	8005346 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005344:	2302      	movs	r3, #2
  }
}
 8005346:	4618      	mov	r0, r3
 8005348:	3714      	adds	r7, #20
 800534a:	46bd      	mov	sp, r7
 800534c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005350:	4770      	bx	lr

08005352 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005352:	b580      	push	{r7, lr}
 8005354:	b082      	sub	sp, #8
 8005356:	af00      	add	r7, sp, #0
 8005358:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	68da      	ldr	r2, [r3, #12]
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005368:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2220      	movs	r2, #32
 800536e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005372:	6878      	ldr	r0, [r7, #4]
 8005374:	f7ff fe5a 	bl	800502c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005378:	2300      	movs	r3, #0
}
 800537a:	4618      	mov	r0, r3
 800537c:	3708      	adds	r7, #8
 800537e:	46bd      	mov	sp, r7
 8005380:	bd80      	pop	{r7, pc}

08005382 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005382:	b580      	push	{r7, lr}
 8005384:	b08c      	sub	sp, #48	; 0x30
 8005386:	af00      	add	r7, sp, #0
 8005388:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005390:	b2db      	uxtb	r3, r3
 8005392:	2b22      	cmp	r3, #34	; 0x22
 8005394:	f040 80ab 	bne.w	80054ee <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	689b      	ldr	r3, [r3, #8]
 800539c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80053a0:	d117      	bne.n	80053d2 <UART_Receive_IT+0x50>
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	691b      	ldr	r3, [r3, #16]
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d113      	bne.n	80053d2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80053aa:	2300      	movs	r3, #0
 80053ac:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053b2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	685b      	ldr	r3, [r3, #4]
 80053ba:	b29b      	uxth	r3, r3
 80053bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80053c0:	b29a      	uxth	r2, r3
 80053c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053c4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053ca:	1c9a      	adds	r2, r3, #2
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	629a      	str	r2, [r3, #40]	; 0x28
 80053d0:	e026      	b.n	8005420 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053d6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80053d8:	2300      	movs	r3, #0
 80053da:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	689b      	ldr	r3, [r3, #8]
 80053e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80053e4:	d007      	beq.n	80053f6 <UART_Receive_IT+0x74>
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	689b      	ldr	r3, [r3, #8]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d10a      	bne.n	8005404 <UART_Receive_IT+0x82>
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	691b      	ldr	r3, [r3, #16]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d106      	bne.n	8005404 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	685b      	ldr	r3, [r3, #4]
 80053fc:	b2da      	uxtb	r2, r3
 80053fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005400:	701a      	strb	r2, [r3, #0]
 8005402:	e008      	b.n	8005416 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	685b      	ldr	r3, [r3, #4]
 800540a:	b2db      	uxtb	r3, r3
 800540c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005410:	b2da      	uxtb	r2, r3
 8005412:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005414:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800541a:	1c5a      	adds	r2, r3, #1
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005424:	b29b      	uxth	r3, r3
 8005426:	3b01      	subs	r3, #1
 8005428:	b29b      	uxth	r3, r3
 800542a:	687a      	ldr	r2, [r7, #4]
 800542c:	4619      	mov	r1, r3
 800542e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005430:	2b00      	cmp	r3, #0
 8005432:	d15a      	bne.n	80054ea <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	68da      	ldr	r2, [r3, #12]
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f022 0220 	bic.w	r2, r2, #32
 8005442:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	68da      	ldr	r2, [r3, #12]
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005452:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	695a      	ldr	r2, [r3, #20]
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f022 0201 	bic.w	r2, r2, #1
 8005462:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2220      	movs	r2, #32
 8005468:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005470:	2b01      	cmp	r3, #1
 8005472:	d135      	bne.n	80054e0 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2200      	movs	r2, #0
 8005478:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	330c      	adds	r3, #12
 8005480:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005482:	697b      	ldr	r3, [r7, #20]
 8005484:	e853 3f00 	ldrex	r3, [r3]
 8005488:	613b      	str	r3, [r7, #16]
   return(result);
 800548a:	693b      	ldr	r3, [r7, #16]
 800548c:	f023 0310 	bic.w	r3, r3, #16
 8005490:	627b      	str	r3, [r7, #36]	; 0x24
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	330c      	adds	r3, #12
 8005498:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800549a:	623a      	str	r2, [r7, #32]
 800549c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800549e:	69f9      	ldr	r1, [r7, #28]
 80054a0:	6a3a      	ldr	r2, [r7, #32]
 80054a2:	e841 2300 	strex	r3, r2, [r1]
 80054a6:	61bb      	str	r3, [r7, #24]
   return(result);
 80054a8:	69bb      	ldr	r3, [r7, #24]
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d1e5      	bne.n	800547a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f003 0310 	and.w	r3, r3, #16
 80054b8:	2b10      	cmp	r3, #16
 80054ba:	d10a      	bne.n	80054d2 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80054bc:	2300      	movs	r3, #0
 80054be:	60fb      	str	r3, [r7, #12]
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	60fb      	str	r3, [r7, #12]
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	685b      	ldr	r3, [r3, #4]
 80054ce:	60fb      	str	r3, [r7, #12]
 80054d0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80054d6:	4619      	mov	r1, r3
 80054d8:	6878      	ldr	r0, [r7, #4]
 80054da:	f7ff fdbb 	bl	8005054 <HAL_UARTEx_RxEventCallback>
 80054de:	e002      	b.n	80054e6 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80054e0:	6878      	ldr	r0, [r7, #4]
 80054e2:	f7fc fb17 	bl	8001b14 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80054e6:	2300      	movs	r3, #0
 80054e8:	e002      	b.n	80054f0 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80054ea:	2300      	movs	r3, #0
 80054ec:	e000      	b.n	80054f0 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80054ee:	2302      	movs	r3, #2
  }
}
 80054f0:	4618      	mov	r0, r3
 80054f2:	3730      	adds	r7, #48	; 0x30
 80054f4:	46bd      	mov	sp, r7
 80054f6:	bd80      	pop	{r7, pc}

080054f8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80054f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80054fc:	b0c0      	sub	sp, #256	; 0x100
 80054fe:	af00      	add	r7, sp, #0
 8005500:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005504:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	691b      	ldr	r3, [r3, #16]
 800550c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005510:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005514:	68d9      	ldr	r1, [r3, #12]
 8005516:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800551a:	681a      	ldr	r2, [r3, #0]
 800551c:	ea40 0301 	orr.w	r3, r0, r1
 8005520:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005522:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005526:	689a      	ldr	r2, [r3, #8]
 8005528:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800552c:	691b      	ldr	r3, [r3, #16]
 800552e:	431a      	orrs	r2, r3
 8005530:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005534:	695b      	ldr	r3, [r3, #20]
 8005536:	431a      	orrs	r2, r3
 8005538:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800553c:	69db      	ldr	r3, [r3, #28]
 800553e:	4313      	orrs	r3, r2
 8005540:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005544:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	68db      	ldr	r3, [r3, #12]
 800554c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005550:	f021 010c 	bic.w	r1, r1, #12
 8005554:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005558:	681a      	ldr	r2, [r3, #0]
 800555a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800555e:	430b      	orrs	r3, r1
 8005560:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005562:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	695b      	ldr	r3, [r3, #20]
 800556a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800556e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005572:	6999      	ldr	r1, [r3, #24]
 8005574:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005578:	681a      	ldr	r2, [r3, #0]
 800557a:	ea40 0301 	orr.w	r3, r0, r1
 800557e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005580:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005584:	681a      	ldr	r2, [r3, #0]
 8005586:	4b8f      	ldr	r3, [pc, #572]	; (80057c4 <UART_SetConfig+0x2cc>)
 8005588:	429a      	cmp	r2, r3
 800558a:	d005      	beq.n	8005598 <UART_SetConfig+0xa0>
 800558c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005590:	681a      	ldr	r2, [r3, #0]
 8005592:	4b8d      	ldr	r3, [pc, #564]	; (80057c8 <UART_SetConfig+0x2d0>)
 8005594:	429a      	cmp	r2, r3
 8005596:	d104      	bne.n	80055a2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005598:	f7fe fcc8 	bl	8003f2c <HAL_RCC_GetPCLK2Freq>
 800559c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80055a0:	e003      	b.n	80055aa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80055a2:	f7fe fcaf 	bl	8003f04 <HAL_RCC_GetPCLK1Freq>
 80055a6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80055aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80055ae:	69db      	ldr	r3, [r3, #28]
 80055b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80055b4:	f040 810c 	bne.w	80057d0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80055b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80055bc:	2200      	movs	r2, #0
 80055be:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80055c2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80055c6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80055ca:	4622      	mov	r2, r4
 80055cc:	462b      	mov	r3, r5
 80055ce:	1891      	adds	r1, r2, r2
 80055d0:	65b9      	str	r1, [r7, #88]	; 0x58
 80055d2:	415b      	adcs	r3, r3
 80055d4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80055d6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80055da:	4621      	mov	r1, r4
 80055dc:	eb12 0801 	adds.w	r8, r2, r1
 80055e0:	4629      	mov	r1, r5
 80055e2:	eb43 0901 	adc.w	r9, r3, r1
 80055e6:	f04f 0200 	mov.w	r2, #0
 80055ea:	f04f 0300 	mov.w	r3, #0
 80055ee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80055f2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80055f6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80055fa:	4690      	mov	r8, r2
 80055fc:	4699      	mov	r9, r3
 80055fe:	4623      	mov	r3, r4
 8005600:	eb18 0303 	adds.w	r3, r8, r3
 8005604:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005608:	462b      	mov	r3, r5
 800560a:	eb49 0303 	adc.w	r3, r9, r3
 800560e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005612:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005616:	685b      	ldr	r3, [r3, #4]
 8005618:	2200      	movs	r2, #0
 800561a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800561e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005622:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005626:	460b      	mov	r3, r1
 8005628:	18db      	adds	r3, r3, r3
 800562a:	653b      	str	r3, [r7, #80]	; 0x50
 800562c:	4613      	mov	r3, r2
 800562e:	eb42 0303 	adc.w	r3, r2, r3
 8005632:	657b      	str	r3, [r7, #84]	; 0x54
 8005634:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005638:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800563c:	f7fb fba4 	bl	8000d88 <__aeabi_uldivmod>
 8005640:	4602      	mov	r2, r0
 8005642:	460b      	mov	r3, r1
 8005644:	4b61      	ldr	r3, [pc, #388]	; (80057cc <UART_SetConfig+0x2d4>)
 8005646:	fba3 2302 	umull	r2, r3, r3, r2
 800564a:	095b      	lsrs	r3, r3, #5
 800564c:	011c      	lsls	r4, r3, #4
 800564e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005652:	2200      	movs	r2, #0
 8005654:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005658:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800565c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005660:	4642      	mov	r2, r8
 8005662:	464b      	mov	r3, r9
 8005664:	1891      	adds	r1, r2, r2
 8005666:	64b9      	str	r1, [r7, #72]	; 0x48
 8005668:	415b      	adcs	r3, r3
 800566a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800566c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005670:	4641      	mov	r1, r8
 8005672:	eb12 0a01 	adds.w	sl, r2, r1
 8005676:	4649      	mov	r1, r9
 8005678:	eb43 0b01 	adc.w	fp, r3, r1
 800567c:	f04f 0200 	mov.w	r2, #0
 8005680:	f04f 0300 	mov.w	r3, #0
 8005684:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005688:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800568c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005690:	4692      	mov	sl, r2
 8005692:	469b      	mov	fp, r3
 8005694:	4643      	mov	r3, r8
 8005696:	eb1a 0303 	adds.w	r3, sl, r3
 800569a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800569e:	464b      	mov	r3, r9
 80056a0:	eb4b 0303 	adc.w	r3, fp, r3
 80056a4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80056a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80056ac:	685b      	ldr	r3, [r3, #4]
 80056ae:	2200      	movs	r2, #0
 80056b0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80056b4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80056b8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80056bc:	460b      	mov	r3, r1
 80056be:	18db      	adds	r3, r3, r3
 80056c0:	643b      	str	r3, [r7, #64]	; 0x40
 80056c2:	4613      	mov	r3, r2
 80056c4:	eb42 0303 	adc.w	r3, r2, r3
 80056c8:	647b      	str	r3, [r7, #68]	; 0x44
 80056ca:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80056ce:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80056d2:	f7fb fb59 	bl	8000d88 <__aeabi_uldivmod>
 80056d6:	4602      	mov	r2, r0
 80056d8:	460b      	mov	r3, r1
 80056da:	4611      	mov	r1, r2
 80056dc:	4b3b      	ldr	r3, [pc, #236]	; (80057cc <UART_SetConfig+0x2d4>)
 80056de:	fba3 2301 	umull	r2, r3, r3, r1
 80056e2:	095b      	lsrs	r3, r3, #5
 80056e4:	2264      	movs	r2, #100	; 0x64
 80056e6:	fb02 f303 	mul.w	r3, r2, r3
 80056ea:	1acb      	subs	r3, r1, r3
 80056ec:	00db      	lsls	r3, r3, #3
 80056ee:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80056f2:	4b36      	ldr	r3, [pc, #216]	; (80057cc <UART_SetConfig+0x2d4>)
 80056f4:	fba3 2302 	umull	r2, r3, r3, r2
 80056f8:	095b      	lsrs	r3, r3, #5
 80056fa:	005b      	lsls	r3, r3, #1
 80056fc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005700:	441c      	add	r4, r3
 8005702:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005706:	2200      	movs	r2, #0
 8005708:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800570c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005710:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005714:	4642      	mov	r2, r8
 8005716:	464b      	mov	r3, r9
 8005718:	1891      	adds	r1, r2, r2
 800571a:	63b9      	str	r1, [r7, #56]	; 0x38
 800571c:	415b      	adcs	r3, r3
 800571e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005720:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005724:	4641      	mov	r1, r8
 8005726:	1851      	adds	r1, r2, r1
 8005728:	6339      	str	r1, [r7, #48]	; 0x30
 800572a:	4649      	mov	r1, r9
 800572c:	414b      	adcs	r3, r1
 800572e:	637b      	str	r3, [r7, #52]	; 0x34
 8005730:	f04f 0200 	mov.w	r2, #0
 8005734:	f04f 0300 	mov.w	r3, #0
 8005738:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800573c:	4659      	mov	r1, fp
 800573e:	00cb      	lsls	r3, r1, #3
 8005740:	4651      	mov	r1, sl
 8005742:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005746:	4651      	mov	r1, sl
 8005748:	00ca      	lsls	r2, r1, #3
 800574a:	4610      	mov	r0, r2
 800574c:	4619      	mov	r1, r3
 800574e:	4603      	mov	r3, r0
 8005750:	4642      	mov	r2, r8
 8005752:	189b      	adds	r3, r3, r2
 8005754:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005758:	464b      	mov	r3, r9
 800575a:	460a      	mov	r2, r1
 800575c:	eb42 0303 	adc.w	r3, r2, r3
 8005760:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005764:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005768:	685b      	ldr	r3, [r3, #4]
 800576a:	2200      	movs	r2, #0
 800576c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005770:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005774:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005778:	460b      	mov	r3, r1
 800577a:	18db      	adds	r3, r3, r3
 800577c:	62bb      	str	r3, [r7, #40]	; 0x28
 800577e:	4613      	mov	r3, r2
 8005780:	eb42 0303 	adc.w	r3, r2, r3
 8005784:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005786:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800578a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800578e:	f7fb fafb 	bl	8000d88 <__aeabi_uldivmod>
 8005792:	4602      	mov	r2, r0
 8005794:	460b      	mov	r3, r1
 8005796:	4b0d      	ldr	r3, [pc, #52]	; (80057cc <UART_SetConfig+0x2d4>)
 8005798:	fba3 1302 	umull	r1, r3, r3, r2
 800579c:	095b      	lsrs	r3, r3, #5
 800579e:	2164      	movs	r1, #100	; 0x64
 80057a0:	fb01 f303 	mul.w	r3, r1, r3
 80057a4:	1ad3      	subs	r3, r2, r3
 80057a6:	00db      	lsls	r3, r3, #3
 80057a8:	3332      	adds	r3, #50	; 0x32
 80057aa:	4a08      	ldr	r2, [pc, #32]	; (80057cc <UART_SetConfig+0x2d4>)
 80057ac:	fba2 2303 	umull	r2, r3, r2, r3
 80057b0:	095b      	lsrs	r3, r3, #5
 80057b2:	f003 0207 	and.w	r2, r3, #7
 80057b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	4422      	add	r2, r4
 80057be:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80057c0:	e106      	b.n	80059d0 <UART_SetConfig+0x4d8>
 80057c2:	bf00      	nop
 80057c4:	40011000 	.word	0x40011000
 80057c8:	40011400 	.word	0x40011400
 80057cc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80057d0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80057d4:	2200      	movs	r2, #0
 80057d6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80057da:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80057de:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80057e2:	4642      	mov	r2, r8
 80057e4:	464b      	mov	r3, r9
 80057e6:	1891      	adds	r1, r2, r2
 80057e8:	6239      	str	r1, [r7, #32]
 80057ea:	415b      	adcs	r3, r3
 80057ec:	627b      	str	r3, [r7, #36]	; 0x24
 80057ee:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80057f2:	4641      	mov	r1, r8
 80057f4:	1854      	adds	r4, r2, r1
 80057f6:	4649      	mov	r1, r9
 80057f8:	eb43 0501 	adc.w	r5, r3, r1
 80057fc:	f04f 0200 	mov.w	r2, #0
 8005800:	f04f 0300 	mov.w	r3, #0
 8005804:	00eb      	lsls	r3, r5, #3
 8005806:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800580a:	00e2      	lsls	r2, r4, #3
 800580c:	4614      	mov	r4, r2
 800580e:	461d      	mov	r5, r3
 8005810:	4643      	mov	r3, r8
 8005812:	18e3      	adds	r3, r4, r3
 8005814:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005818:	464b      	mov	r3, r9
 800581a:	eb45 0303 	adc.w	r3, r5, r3
 800581e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005822:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005826:	685b      	ldr	r3, [r3, #4]
 8005828:	2200      	movs	r2, #0
 800582a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800582e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005832:	f04f 0200 	mov.w	r2, #0
 8005836:	f04f 0300 	mov.w	r3, #0
 800583a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800583e:	4629      	mov	r1, r5
 8005840:	008b      	lsls	r3, r1, #2
 8005842:	4621      	mov	r1, r4
 8005844:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005848:	4621      	mov	r1, r4
 800584a:	008a      	lsls	r2, r1, #2
 800584c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005850:	f7fb fa9a 	bl	8000d88 <__aeabi_uldivmod>
 8005854:	4602      	mov	r2, r0
 8005856:	460b      	mov	r3, r1
 8005858:	4b60      	ldr	r3, [pc, #384]	; (80059dc <UART_SetConfig+0x4e4>)
 800585a:	fba3 2302 	umull	r2, r3, r3, r2
 800585e:	095b      	lsrs	r3, r3, #5
 8005860:	011c      	lsls	r4, r3, #4
 8005862:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005866:	2200      	movs	r2, #0
 8005868:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800586c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005870:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005874:	4642      	mov	r2, r8
 8005876:	464b      	mov	r3, r9
 8005878:	1891      	adds	r1, r2, r2
 800587a:	61b9      	str	r1, [r7, #24]
 800587c:	415b      	adcs	r3, r3
 800587e:	61fb      	str	r3, [r7, #28]
 8005880:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005884:	4641      	mov	r1, r8
 8005886:	1851      	adds	r1, r2, r1
 8005888:	6139      	str	r1, [r7, #16]
 800588a:	4649      	mov	r1, r9
 800588c:	414b      	adcs	r3, r1
 800588e:	617b      	str	r3, [r7, #20]
 8005890:	f04f 0200 	mov.w	r2, #0
 8005894:	f04f 0300 	mov.w	r3, #0
 8005898:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800589c:	4659      	mov	r1, fp
 800589e:	00cb      	lsls	r3, r1, #3
 80058a0:	4651      	mov	r1, sl
 80058a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80058a6:	4651      	mov	r1, sl
 80058a8:	00ca      	lsls	r2, r1, #3
 80058aa:	4610      	mov	r0, r2
 80058ac:	4619      	mov	r1, r3
 80058ae:	4603      	mov	r3, r0
 80058b0:	4642      	mov	r2, r8
 80058b2:	189b      	adds	r3, r3, r2
 80058b4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80058b8:	464b      	mov	r3, r9
 80058ba:	460a      	mov	r2, r1
 80058bc:	eb42 0303 	adc.w	r3, r2, r3
 80058c0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80058c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058c8:	685b      	ldr	r3, [r3, #4]
 80058ca:	2200      	movs	r2, #0
 80058cc:	67bb      	str	r3, [r7, #120]	; 0x78
 80058ce:	67fa      	str	r2, [r7, #124]	; 0x7c
 80058d0:	f04f 0200 	mov.w	r2, #0
 80058d4:	f04f 0300 	mov.w	r3, #0
 80058d8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80058dc:	4649      	mov	r1, r9
 80058de:	008b      	lsls	r3, r1, #2
 80058e0:	4641      	mov	r1, r8
 80058e2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80058e6:	4641      	mov	r1, r8
 80058e8:	008a      	lsls	r2, r1, #2
 80058ea:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80058ee:	f7fb fa4b 	bl	8000d88 <__aeabi_uldivmod>
 80058f2:	4602      	mov	r2, r0
 80058f4:	460b      	mov	r3, r1
 80058f6:	4611      	mov	r1, r2
 80058f8:	4b38      	ldr	r3, [pc, #224]	; (80059dc <UART_SetConfig+0x4e4>)
 80058fa:	fba3 2301 	umull	r2, r3, r3, r1
 80058fe:	095b      	lsrs	r3, r3, #5
 8005900:	2264      	movs	r2, #100	; 0x64
 8005902:	fb02 f303 	mul.w	r3, r2, r3
 8005906:	1acb      	subs	r3, r1, r3
 8005908:	011b      	lsls	r3, r3, #4
 800590a:	3332      	adds	r3, #50	; 0x32
 800590c:	4a33      	ldr	r2, [pc, #204]	; (80059dc <UART_SetConfig+0x4e4>)
 800590e:	fba2 2303 	umull	r2, r3, r2, r3
 8005912:	095b      	lsrs	r3, r3, #5
 8005914:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005918:	441c      	add	r4, r3
 800591a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800591e:	2200      	movs	r2, #0
 8005920:	673b      	str	r3, [r7, #112]	; 0x70
 8005922:	677a      	str	r2, [r7, #116]	; 0x74
 8005924:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005928:	4642      	mov	r2, r8
 800592a:	464b      	mov	r3, r9
 800592c:	1891      	adds	r1, r2, r2
 800592e:	60b9      	str	r1, [r7, #8]
 8005930:	415b      	adcs	r3, r3
 8005932:	60fb      	str	r3, [r7, #12]
 8005934:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005938:	4641      	mov	r1, r8
 800593a:	1851      	adds	r1, r2, r1
 800593c:	6039      	str	r1, [r7, #0]
 800593e:	4649      	mov	r1, r9
 8005940:	414b      	adcs	r3, r1
 8005942:	607b      	str	r3, [r7, #4]
 8005944:	f04f 0200 	mov.w	r2, #0
 8005948:	f04f 0300 	mov.w	r3, #0
 800594c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005950:	4659      	mov	r1, fp
 8005952:	00cb      	lsls	r3, r1, #3
 8005954:	4651      	mov	r1, sl
 8005956:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800595a:	4651      	mov	r1, sl
 800595c:	00ca      	lsls	r2, r1, #3
 800595e:	4610      	mov	r0, r2
 8005960:	4619      	mov	r1, r3
 8005962:	4603      	mov	r3, r0
 8005964:	4642      	mov	r2, r8
 8005966:	189b      	adds	r3, r3, r2
 8005968:	66bb      	str	r3, [r7, #104]	; 0x68
 800596a:	464b      	mov	r3, r9
 800596c:	460a      	mov	r2, r1
 800596e:	eb42 0303 	adc.w	r3, r2, r3
 8005972:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005974:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005978:	685b      	ldr	r3, [r3, #4]
 800597a:	2200      	movs	r2, #0
 800597c:	663b      	str	r3, [r7, #96]	; 0x60
 800597e:	667a      	str	r2, [r7, #100]	; 0x64
 8005980:	f04f 0200 	mov.w	r2, #0
 8005984:	f04f 0300 	mov.w	r3, #0
 8005988:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800598c:	4649      	mov	r1, r9
 800598e:	008b      	lsls	r3, r1, #2
 8005990:	4641      	mov	r1, r8
 8005992:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005996:	4641      	mov	r1, r8
 8005998:	008a      	lsls	r2, r1, #2
 800599a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800599e:	f7fb f9f3 	bl	8000d88 <__aeabi_uldivmod>
 80059a2:	4602      	mov	r2, r0
 80059a4:	460b      	mov	r3, r1
 80059a6:	4b0d      	ldr	r3, [pc, #52]	; (80059dc <UART_SetConfig+0x4e4>)
 80059a8:	fba3 1302 	umull	r1, r3, r3, r2
 80059ac:	095b      	lsrs	r3, r3, #5
 80059ae:	2164      	movs	r1, #100	; 0x64
 80059b0:	fb01 f303 	mul.w	r3, r1, r3
 80059b4:	1ad3      	subs	r3, r2, r3
 80059b6:	011b      	lsls	r3, r3, #4
 80059b8:	3332      	adds	r3, #50	; 0x32
 80059ba:	4a08      	ldr	r2, [pc, #32]	; (80059dc <UART_SetConfig+0x4e4>)
 80059bc:	fba2 2303 	umull	r2, r3, r2, r3
 80059c0:	095b      	lsrs	r3, r3, #5
 80059c2:	f003 020f 	and.w	r2, r3, #15
 80059c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	4422      	add	r2, r4
 80059ce:	609a      	str	r2, [r3, #8]
}
 80059d0:	bf00      	nop
 80059d2:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80059d6:	46bd      	mov	sp, r7
 80059d8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80059dc:	51eb851f 	.word	0x51eb851f

080059e0 <malloc>:
 80059e0:	4b02      	ldr	r3, [pc, #8]	; (80059ec <malloc+0xc>)
 80059e2:	4601      	mov	r1, r0
 80059e4:	6818      	ldr	r0, [r3, #0]
 80059e6:	f000 b82b 	b.w	8005a40 <_malloc_r>
 80059ea:	bf00      	nop
 80059ec:	20000074 	.word	0x20000074

080059f0 <free>:
 80059f0:	4b02      	ldr	r3, [pc, #8]	; (80059fc <free+0xc>)
 80059f2:	4601      	mov	r1, r0
 80059f4:	6818      	ldr	r0, [r3, #0]
 80059f6:	f002 b8d9 	b.w	8007bac <_free_r>
 80059fa:	bf00      	nop
 80059fc:	20000074 	.word	0x20000074

08005a00 <sbrk_aligned>:
 8005a00:	b570      	push	{r4, r5, r6, lr}
 8005a02:	4e0e      	ldr	r6, [pc, #56]	; (8005a3c <sbrk_aligned+0x3c>)
 8005a04:	460c      	mov	r4, r1
 8005a06:	6831      	ldr	r1, [r6, #0]
 8005a08:	4605      	mov	r5, r0
 8005a0a:	b911      	cbnz	r1, 8005a12 <sbrk_aligned+0x12>
 8005a0c:	f001 f9de 	bl	8006dcc <_sbrk_r>
 8005a10:	6030      	str	r0, [r6, #0]
 8005a12:	4621      	mov	r1, r4
 8005a14:	4628      	mov	r0, r5
 8005a16:	f001 f9d9 	bl	8006dcc <_sbrk_r>
 8005a1a:	1c43      	adds	r3, r0, #1
 8005a1c:	d00a      	beq.n	8005a34 <sbrk_aligned+0x34>
 8005a1e:	1cc4      	adds	r4, r0, #3
 8005a20:	f024 0403 	bic.w	r4, r4, #3
 8005a24:	42a0      	cmp	r0, r4
 8005a26:	d007      	beq.n	8005a38 <sbrk_aligned+0x38>
 8005a28:	1a21      	subs	r1, r4, r0
 8005a2a:	4628      	mov	r0, r5
 8005a2c:	f001 f9ce 	bl	8006dcc <_sbrk_r>
 8005a30:	3001      	adds	r0, #1
 8005a32:	d101      	bne.n	8005a38 <sbrk_aligned+0x38>
 8005a34:	f04f 34ff 	mov.w	r4, #4294967295
 8005a38:	4620      	mov	r0, r4
 8005a3a:	bd70      	pop	{r4, r5, r6, pc}
 8005a3c:	20000348 	.word	0x20000348

08005a40 <_malloc_r>:
 8005a40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005a44:	1ccd      	adds	r5, r1, #3
 8005a46:	f025 0503 	bic.w	r5, r5, #3
 8005a4a:	3508      	adds	r5, #8
 8005a4c:	2d0c      	cmp	r5, #12
 8005a4e:	bf38      	it	cc
 8005a50:	250c      	movcc	r5, #12
 8005a52:	2d00      	cmp	r5, #0
 8005a54:	4607      	mov	r7, r0
 8005a56:	db01      	blt.n	8005a5c <_malloc_r+0x1c>
 8005a58:	42a9      	cmp	r1, r5
 8005a5a:	d905      	bls.n	8005a68 <_malloc_r+0x28>
 8005a5c:	230c      	movs	r3, #12
 8005a5e:	603b      	str	r3, [r7, #0]
 8005a60:	2600      	movs	r6, #0
 8005a62:	4630      	mov	r0, r6
 8005a64:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005a68:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005b3c <_malloc_r+0xfc>
 8005a6c:	f000 f868 	bl	8005b40 <__malloc_lock>
 8005a70:	f8d8 3000 	ldr.w	r3, [r8]
 8005a74:	461c      	mov	r4, r3
 8005a76:	bb5c      	cbnz	r4, 8005ad0 <_malloc_r+0x90>
 8005a78:	4629      	mov	r1, r5
 8005a7a:	4638      	mov	r0, r7
 8005a7c:	f7ff ffc0 	bl	8005a00 <sbrk_aligned>
 8005a80:	1c43      	adds	r3, r0, #1
 8005a82:	4604      	mov	r4, r0
 8005a84:	d155      	bne.n	8005b32 <_malloc_r+0xf2>
 8005a86:	f8d8 4000 	ldr.w	r4, [r8]
 8005a8a:	4626      	mov	r6, r4
 8005a8c:	2e00      	cmp	r6, #0
 8005a8e:	d145      	bne.n	8005b1c <_malloc_r+0xdc>
 8005a90:	2c00      	cmp	r4, #0
 8005a92:	d048      	beq.n	8005b26 <_malloc_r+0xe6>
 8005a94:	6823      	ldr	r3, [r4, #0]
 8005a96:	4631      	mov	r1, r6
 8005a98:	4638      	mov	r0, r7
 8005a9a:	eb04 0903 	add.w	r9, r4, r3
 8005a9e:	f001 f995 	bl	8006dcc <_sbrk_r>
 8005aa2:	4581      	cmp	r9, r0
 8005aa4:	d13f      	bne.n	8005b26 <_malloc_r+0xe6>
 8005aa6:	6821      	ldr	r1, [r4, #0]
 8005aa8:	1a6d      	subs	r5, r5, r1
 8005aaa:	4629      	mov	r1, r5
 8005aac:	4638      	mov	r0, r7
 8005aae:	f7ff ffa7 	bl	8005a00 <sbrk_aligned>
 8005ab2:	3001      	adds	r0, #1
 8005ab4:	d037      	beq.n	8005b26 <_malloc_r+0xe6>
 8005ab6:	6823      	ldr	r3, [r4, #0]
 8005ab8:	442b      	add	r3, r5
 8005aba:	6023      	str	r3, [r4, #0]
 8005abc:	f8d8 3000 	ldr.w	r3, [r8]
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d038      	beq.n	8005b36 <_malloc_r+0xf6>
 8005ac4:	685a      	ldr	r2, [r3, #4]
 8005ac6:	42a2      	cmp	r2, r4
 8005ac8:	d12b      	bne.n	8005b22 <_malloc_r+0xe2>
 8005aca:	2200      	movs	r2, #0
 8005acc:	605a      	str	r2, [r3, #4]
 8005ace:	e00f      	b.n	8005af0 <_malloc_r+0xb0>
 8005ad0:	6822      	ldr	r2, [r4, #0]
 8005ad2:	1b52      	subs	r2, r2, r5
 8005ad4:	d41f      	bmi.n	8005b16 <_malloc_r+0xd6>
 8005ad6:	2a0b      	cmp	r2, #11
 8005ad8:	d917      	bls.n	8005b0a <_malloc_r+0xca>
 8005ada:	1961      	adds	r1, r4, r5
 8005adc:	42a3      	cmp	r3, r4
 8005ade:	6025      	str	r5, [r4, #0]
 8005ae0:	bf18      	it	ne
 8005ae2:	6059      	strne	r1, [r3, #4]
 8005ae4:	6863      	ldr	r3, [r4, #4]
 8005ae6:	bf08      	it	eq
 8005ae8:	f8c8 1000 	streq.w	r1, [r8]
 8005aec:	5162      	str	r2, [r4, r5]
 8005aee:	604b      	str	r3, [r1, #4]
 8005af0:	4638      	mov	r0, r7
 8005af2:	f104 060b 	add.w	r6, r4, #11
 8005af6:	f000 f829 	bl	8005b4c <__malloc_unlock>
 8005afa:	f026 0607 	bic.w	r6, r6, #7
 8005afe:	1d23      	adds	r3, r4, #4
 8005b00:	1af2      	subs	r2, r6, r3
 8005b02:	d0ae      	beq.n	8005a62 <_malloc_r+0x22>
 8005b04:	1b9b      	subs	r3, r3, r6
 8005b06:	50a3      	str	r3, [r4, r2]
 8005b08:	e7ab      	b.n	8005a62 <_malloc_r+0x22>
 8005b0a:	42a3      	cmp	r3, r4
 8005b0c:	6862      	ldr	r2, [r4, #4]
 8005b0e:	d1dd      	bne.n	8005acc <_malloc_r+0x8c>
 8005b10:	f8c8 2000 	str.w	r2, [r8]
 8005b14:	e7ec      	b.n	8005af0 <_malloc_r+0xb0>
 8005b16:	4623      	mov	r3, r4
 8005b18:	6864      	ldr	r4, [r4, #4]
 8005b1a:	e7ac      	b.n	8005a76 <_malloc_r+0x36>
 8005b1c:	4634      	mov	r4, r6
 8005b1e:	6876      	ldr	r6, [r6, #4]
 8005b20:	e7b4      	b.n	8005a8c <_malloc_r+0x4c>
 8005b22:	4613      	mov	r3, r2
 8005b24:	e7cc      	b.n	8005ac0 <_malloc_r+0x80>
 8005b26:	230c      	movs	r3, #12
 8005b28:	603b      	str	r3, [r7, #0]
 8005b2a:	4638      	mov	r0, r7
 8005b2c:	f000 f80e 	bl	8005b4c <__malloc_unlock>
 8005b30:	e797      	b.n	8005a62 <_malloc_r+0x22>
 8005b32:	6025      	str	r5, [r4, #0]
 8005b34:	e7dc      	b.n	8005af0 <_malloc_r+0xb0>
 8005b36:	605b      	str	r3, [r3, #4]
 8005b38:	deff      	udf	#255	; 0xff
 8005b3a:	bf00      	nop
 8005b3c:	20000344 	.word	0x20000344

08005b40 <__malloc_lock>:
 8005b40:	4801      	ldr	r0, [pc, #4]	; (8005b48 <__malloc_lock+0x8>)
 8005b42:	f001 b990 	b.w	8006e66 <__retarget_lock_acquire_recursive>
 8005b46:	bf00      	nop
 8005b48:	2000048c 	.word	0x2000048c

08005b4c <__malloc_unlock>:
 8005b4c:	4801      	ldr	r0, [pc, #4]	; (8005b54 <__malloc_unlock+0x8>)
 8005b4e:	f001 b98b 	b.w	8006e68 <__retarget_lock_release_recursive>
 8005b52:	bf00      	nop
 8005b54:	2000048c 	.word	0x2000048c

08005b58 <__cvt>:
 8005b58:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005b5c:	ec55 4b10 	vmov	r4, r5, d0
 8005b60:	2d00      	cmp	r5, #0
 8005b62:	460e      	mov	r6, r1
 8005b64:	4619      	mov	r1, r3
 8005b66:	462b      	mov	r3, r5
 8005b68:	bfbb      	ittet	lt
 8005b6a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005b6e:	461d      	movlt	r5, r3
 8005b70:	2300      	movge	r3, #0
 8005b72:	232d      	movlt	r3, #45	; 0x2d
 8005b74:	700b      	strb	r3, [r1, #0]
 8005b76:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005b78:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005b7c:	4691      	mov	r9, r2
 8005b7e:	f023 0820 	bic.w	r8, r3, #32
 8005b82:	bfbc      	itt	lt
 8005b84:	4622      	movlt	r2, r4
 8005b86:	4614      	movlt	r4, r2
 8005b88:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005b8c:	d005      	beq.n	8005b9a <__cvt+0x42>
 8005b8e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005b92:	d100      	bne.n	8005b96 <__cvt+0x3e>
 8005b94:	3601      	adds	r6, #1
 8005b96:	2102      	movs	r1, #2
 8005b98:	e000      	b.n	8005b9c <__cvt+0x44>
 8005b9a:	2103      	movs	r1, #3
 8005b9c:	ab03      	add	r3, sp, #12
 8005b9e:	9301      	str	r3, [sp, #4]
 8005ba0:	ab02      	add	r3, sp, #8
 8005ba2:	9300      	str	r3, [sp, #0]
 8005ba4:	ec45 4b10 	vmov	d0, r4, r5
 8005ba8:	4653      	mov	r3, sl
 8005baa:	4632      	mov	r2, r6
 8005bac:	f001 fa0c 	bl	8006fc8 <_dtoa_r>
 8005bb0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005bb4:	4607      	mov	r7, r0
 8005bb6:	d102      	bne.n	8005bbe <__cvt+0x66>
 8005bb8:	f019 0f01 	tst.w	r9, #1
 8005bbc:	d022      	beq.n	8005c04 <__cvt+0xac>
 8005bbe:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005bc2:	eb07 0906 	add.w	r9, r7, r6
 8005bc6:	d110      	bne.n	8005bea <__cvt+0x92>
 8005bc8:	783b      	ldrb	r3, [r7, #0]
 8005bca:	2b30      	cmp	r3, #48	; 0x30
 8005bcc:	d10a      	bne.n	8005be4 <__cvt+0x8c>
 8005bce:	2200      	movs	r2, #0
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	4620      	mov	r0, r4
 8005bd4:	4629      	mov	r1, r5
 8005bd6:	f7fa ffa7 	bl	8000b28 <__aeabi_dcmpeq>
 8005bda:	b918      	cbnz	r0, 8005be4 <__cvt+0x8c>
 8005bdc:	f1c6 0601 	rsb	r6, r6, #1
 8005be0:	f8ca 6000 	str.w	r6, [sl]
 8005be4:	f8da 3000 	ldr.w	r3, [sl]
 8005be8:	4499      	add	r9, r3
 8005bea:	2200      	movs	r2, #0
 8005bec:	2300      	movs	r3, #0
 8005bee:	4620      	mov	r0, r4
 8005bf0:	4629      	mov	r1, r5
 8005bf2:	f7fa ff99 	bl	8000b28 <__aeabi_dcmpeq>
 8005bf6:	b108      	cbz	r0, 8005bfc <__cvt+0xa4>
 8005bf8:	f8cd 900c 	str.w	r9, [sp, #12]
 8005bfc:	2230      	movs	r2, #48	; 0x30
 8005bfe:	9b03      	ldr	r3, [sp, #12]
 8005c00:	454b      	cmp	r3, r9
 8005c02:	d307      	bcc.n	8005c14 <__cvt+0xbc>
 8005c04:	9b03      	ldr	r3, [sp, #12]
 8005c06:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005c08:	1bdb      	subs	r3, r3, r7
 8005c0a:	4638      	mov	r0, r7
 8005c0c:	6013      	str	r3, [r2, #0]
 8005c0e:	b004      	add	sp, #16
 8005c10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c14:	1c59      	adds	r1, r3, #1
 8005c16:	9103      	str	r1, [sp, #12]
 8005c18:	701a      	strb	r2, [r3, #0]
 8005c1a:	e7f0      	b.n	8005bfe <__cvt+0xa6>

08005c1c <__exponent>:
 8005c1c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005c1e:	4603      	mov	r3, r0
 8005c20:	2900      	cmp	r1, #0
 8005c22:	bfb8      	it	lt
 8005c24:	4249      	neglt	r1, r1
 8005c26:	f803 2b02 	strb.w	r2, [r3], #2
 8005c2a:	bfb4      	ite	lt
 8005c2c:	222d      	movlt	r2, #45	; 0x2d
 8005c2e:	222b      	movge	r2, #43	; 0x2b
 8005c30:	2909      	cmp	r1, #9
 8005c32:	7042      	strb	r2, [r0, #1]
 8005c34:	dd2a      	ble.n	8005c8c <__exponent+0x70>
 8005c36:	f10d 0207 	add.w	r2, sp, #7
 8005c3a:	4617      	mov	r7, r2
 8005c3c:	260a      	movs	r6, #10
 8005c3e:	4694      	mov	ip, r2
 8005c40:	fb91 f5f6 	sdiv	r5, r1, r6
 8005c44:	fb06 1415 	mls	r4, r6, r5, r1
 8005c48:	3430      	adds	r4, #48	; 0x30
 8005c4a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8005c4e:	460c      	mov	r4, r1
 8005c50:	2c63      	cmp	r4, #99	; 0x63
 8005c52:	f102 32ff 	add.w	r2, r2, #4294967295
 8005c56:	4629      	mov	r1, r5
 8005c58:	dcf1      	bgt.n	8005c3e <__exponent+0x22>
 8005c5a:	3130      	adds	r1, #48	; 0x30
 8005c5c:	f1ac 0402 	sub.w	r4, ip, #2
 8005c60:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005c64:	1c41      	adds	r1, r0, #1
 8005c66:	4622      	mov	r2, r4
 8005c68:	42ba      	cmp	r2, r7
 8005c6a:	d30a      	bcc.n	8005c82 <__exponent+0x66>
 8005c6c:	f10d 0209 	add.w	r2, sp, #9
 8005c70:	eba2 020c 	sub.w	r2, r2, ip
 8005c74:	42bc      	cmp	r4, r7
 8005c76:	bf88      	it	hi
 8005c78:	2200      	movhi	r2, #0
 8005c7a:	4413      	add	r3, r2
 8005c7c:	1a18      	subs	r0, r3, r0
 8005c7e:	b003      	add	sp, #12
 8005c80:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c82:	f812 5b01 	ldrb.w	r5, [r2], #1
 8005c86:	f801 5f01 	strb.w	r5, [r1, #1]!
 8005c8a:	e7ed      	b.n	8005c68 <__exponent+0x4c>
 8005c8c:	2330      	movs	r3, #48	; 0x30
 8005c8e:	3130      	adds	r1, #48	; 0x30
 8005c90:	7083      	strb	r3, [r0, #2]
 8005c92:	70c1      	strb	r1, [r0, #3]
 8005c94:	1d03      	adds	r3, r0, #4
 8005c96:	e7f1      	b.n	8005c7c <__exponent+0x60>

08005c98 <_printf_float>:
 8005c98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c9c:	ed2d 8b02 	vpush	{d8}
 8005ca0:	b08d      	sub	sp, #52	; 0x34
 8005ca2:	460c      	mov	r4, r1
 8005ca4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005ca8:	4616      	mov	r6, r2
 8005caa:	461f      	mov	r7, r3
 8005cac:	4605      	mov	r5, r0
 8005cae:	f001 f855 	bl	8006d5c <_localeconv_r>
 8005cb2:	f8d0 a000 	ldr.w	sl, [r0]
 8005cb6:	4650      	mov	r0, sl
 8005cb8:	f7fa fb0a 	bl	80002d0 <strlen>
 8005cbc:	2300      	movs	r3, #0
 8005cbe:	930a      	str	r3, [sp, #40]	; 0x28
 8005cc0:	6823      	ldr	r3, [r4, #0]
 8005cc2:	9305      	str	r3, [sp, #20]
 8005cc4:	f8d8 3000 	ldr.w	r3, [r8]
 8005cc8:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005ccc:	3307      	adds	r3, #7
 8005cce:	f023 0307 	bic.w	r3, r3, #7
 8005cd2:	f103 0208 	add.w	r2, r3, #8
 8005cd6:	f8c8 2000 	str.w	r2, [r8]
 8005cda:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005cde:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005ce2:	9307      	str	r3, [sp, #28]
 8005ce4:	f8cd 8018 	str.w	r8, [sp, #24]
 8005ce8:	ee08 0a10 	vmov	s16, r0
 8005cec:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8005cf0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005cf4:	4b9e      	ldr	r3, [pc, #632]	; (8005f70 <_printf_float+0x2d8>)
 8005cf6:	f04f 32ff 	mov.w	r2, #4294967295
 8005cfa:	f7fa ff47 	bl	8000b8c <__aeabi_dcmpun>
 8005cfe:	bb88      	cbnz	r0, 8005d64 <_printf_float+0xcc>
 8005d00:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005d04:	4b9a      	ldr	r3, [pc, #616]	; (8005f70 <_printf_float+0x2d8>)
 8005d06:	f04f 32ff 	mov.w	r2, #4294967295
 8005d0a:	f7fa ff21 	bl	8000b50 <__aeabi_dcmple>
 8005d0e:	bb48      	cbnz	r0, 8005d64 <_printf_float+0xcc>
 8005d10:	2200      	movs	r2, #0
 8005d12:	2300      	movs	r3, #0
 8005d14:	4640      	mov	r0, r8
 8005d16:	4649      	mov	r1, r9
 8005d18:	f7fa ff10 	bl	8000b3c <__aeabi_dcmplt>
 8005d1c:	b110      	cbz	r0, 8005d24 <_printf_float+0x8c>
 8005d1e:	232d      	movs	r3, #45	; 0x2d
 8005d20:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d24:	4a93      	ldr	r2, [pc, #588]	; (8005f74 <_printf_float+0x2dc>)
 8005d26:	4b94      	ldr	r3, [pc, #592]	; (8005f78 <_printf_float+0x2e0>)
 8005d28:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005d2c:	bf94      	ite	ls
 8005d2e:	4690      	movls	r8, r2
 8005d30:	4698      	movhi	r8, r3
 8005d32:	2303      	movs	r3, #3
 8005d34:	6123      	str	r3, [r4, #16]
 8005d36:	9b05      	ldr	r3, [sp, #20]
 8005d38:	f023 0304 	bic.w	r3, r3, #4
 8005d3c:	6023      	str	r3, [r4, #0]
 8005d3e:	f04f 0900 	mov.w	r9, #0
 8005d42:	9700      	str	r7, [sp, #0]
 8005d44:	4633      	mov	r3, r6
 8005d46:	aa0b      	add	r2, sp, #44	; 0x2c
 8005d48:	4621      	mov	r1, r4
 8005d4a:	4628      	mov	r0, r5
 8005d4c:	f000 f9da 	bl	8006104 <_printf_common>
 8005d50:	3001      	adds	r0, #1
 8005d52:	f040 8090 	bne.w	8005e76 <_printf_float+0x1de>
 8005d56:	f04f 30ff 	mov.w	r0, #4294967295
 8005d5a:	b00d      	add	sp, #52	; 0x34
 8005d5c:	ecbd 8b02 	vpop	{d8}
 8005d60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d64:	4642      	mov	r2, r8
 8005d66:	464b      	mov	r3, r9
 8005d68:	4640      	mov	r0, r8
 8005d6a:	4649      	mov	r1, r9
 8005d6c:	f7fa ff0e 	bl	8000b8c <__aeabi_dcmpun>
 8005d70:	b140      	cbz	r0, 8005d84 <_printf_float+0xec>
 8005d72:	464b      	mov	r3, r9
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	bfbc      	itt	lt
 8005d78:	232d      	movlt	r3, #45	; 0x2d
 8005d7a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005d7e:	4a7f      	ldr	r2, [pc, #508]	; (8005f7c <_printf_float+0x2e4>)
 8005d80:	4b7f      	ldr	r3, [pc, #508]	; (8005f80 <_printf_float+0x2e8>)
 8005d82:	e7d1      	b.n	8005d28 <_printf_float+0x90>
 8005d84:	6863      	ldr	r3, [r4, #4]
 8005d86:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005d8a:	9206      	str	r2, [sp, #24]
 8005d8c:	1c5a      	adds	r2, r3, #1
 8005d8e:	d13f      	bne.n	8005e10 <_printf_float+0x178>
 8005d90:	2306      	movs	r3, #6
 8005d92:	6063      	str	r3, [r4, #4]
 8005d94:	9b05      	ldr	r3, [sp, #20]
 8005d96:	6861      	ldr	r1, [r4, #4]
 8005d98:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005d9c:	2300      	movs	r3, #0
 8005d9e:	9303      	str	r3, [sp, #12]
 8005da0:	ab0a      	add	r3, sp, #40	; 0x28
 8005da2:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005da6:	ab09      	add	r3, sp, #36	; 0x24
 8005da8:	ec49 8b10 	vmov	d0, r8, r9
 8005dac:	9300      	str	r3, [sp, #0]
 8005dae:	6022      	str	r2, [r4, #0]
 8005db0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005db4:	4628      	mov	r0, r5
 8005db6:	f7ff fecf 	bl	8005b58 <__cvt>
 8005dba:	9b06      	ldr	r3, [sp, #24]
 8005dbc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005dbe:	2b47      	cmp	r3, #71	; 0x47
 8005dc0:	4680      	mov	r8, r0
 8005dc2:	d108      	bne.n	8005dd6 <_printf_float+0x13e>
 8005dc4:	1cc8      	adds	r0, r1, #3
 8005dc6:	db02      	blt.n	8005dce <_printf_float+0x136>
 8005dc8:	6863      	ldr	r3, [r4, #4]
 8005dca:	4299      	cmp	r1, r3
 8005dcc:	dd41      	ble.n	8005e52 <_printf_float+0x1ba>
 8005dce:	f1ab 0302 	sub.w	r3, fp, #2
 8005dd2:	fa5f fb83 	uxtb.w	fp, r3
 8005dd6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005dda:	d820      	bhi.n	8005e1e <_printf_float+0x186>
 8005ddc:	3901      	subs	r1, #1
 8005dde:	465a      	mov	r2, fp
 8005de0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005de4:	9109      	str	r1, [sp, #36]	; 0x24
 8005de6:	f7ff ff19 	bl	8005c1c <__exponent>
 8005dea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005dec:	1813      	adds	r3, r2, r0
 8005dee:	2a01      	cmp	r2, #1
 8005df0:	4681      	mov	r9, r0
 8005df2:	6123      	str	r3, [r4, #16]
 8005df4:	dc02      	bgt.n	8005dfc <_printf_float+0x164>
 8005df6:	6822      	ldr	r2, [r4, #0]
 8005df8:	07d2      	lsls	r2, r2, #31
 8005dfa:	d501      	bpl.n	8005e00 <_printf_float+0x168>
 8005dfc:	3301      	adds	r3, #1
 8005dfe:	6123      	str	r3, [r4, #16]
 8005e00:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d09c      	beq.n	8005d42 <_printf_float+0xaa>
 8005e08:	232d      	movs	r3, #45	; 0x2d
 8005e0a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005e0e:	e798      	b.n	8005d42 <_printf_float+0xaa>
 8005e10:	9a06      	ldr	r2, [sp, #24]
 8005e12:	2a47      	cmp	r2, #71	; 0x47
 8005e14:	d1be      	bne.n	8005d94 <_printf_float+0xfc>
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d1bc      	bne.n	8005d94 <_printf_float+0xfc>
 8005e1a:	2301      	movs	r3, #1
 8005e1c:	e7b9      	b.n	8005d92 <_printf_float+0xfa>
 8005e1e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005e22:	d118      	bne.n	8005e56 <_printf_float+0x1be>
 8005e24:	2900      	cmp	r1, #0
 8005e26:	6863      	ldr	r3, [r4, #4]
 8005e28:	dd0b      	ble.n	8005e42 <_printf_float+0x1aa>
 8005e2a:	6121      	str	r1, [r4, #16]
 8005e2c:	b913      	cbnz	r3, 8005e34 <_printf_float+0x19c>
 8005e2e:	6822      	ldr	r2, [r4, #0]
 8005e30:	07d0      	lsls	r0, r2, #31
 8005e32:	d502      	bpl.n	8005e3a <_printf_float+0x1a2>
 8005e34:	3301      	adds	r3, #1
 8005e36:	440b      	add	r3, r1
 8005e38:	6123      	str	r3, [r4, #16]
 8005e3a:	65a1      	str	r1, [r4, #88]	; 0x58
 8005e3c:	f04f 0900 	mov.w	r9, #0
 8005e40:	e7de      	b.n	8005e00 <_printf_float+0x168>
 8005e42:	b913      	cbnz	r3, 8005e4a <_printf_float+0x1b2>
 8005e44:	6822      	ldr	r2, [r4, #0]
 8005e46:	07d2      	lsls	r2, r2, #31
 8005e48:	d501      	bpl.n	8005e4e <_printf_float+0x1b6>
 8005e4a:	3302      	adds	r3, #2
 8005e4c:	e7f4      	b.n	8005e38 <_printf_float+0x1a0>
 8005e4e:	2301      	movs	r3, #1
 8005e50:	e7f2      	b.n	8005e38 <_printf_float+0x1a0>
 8005e52:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005e56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e58:	4299      	cmp	r1, r3
 8005e5a:	db05      	blt.n	8005e68 <_printf_float+0x1d0>
 8005e5c:	6823      	ldr	r3, [r4, #0]
 8005e5e:	6121      	str	r1, [r4, #16]
 8005e60:	07d8      	lsls	r0, r3, #31
 8005e62:	d5ea      	bpl.n	8005e3a <_printf_float+0x1a2>
 8005e64:	1c4b      	adds	r3, r1, #1
 8005e66:	e7e7      	b.n	8005e38 <_printf_float+0x1a0>
 8005e68:	2900      	cmp	r1, #0
 8005e6a:	bfd4      	ite	le
 8005e6c:	f1c1 0202 	rsble	r2, r1, #2
 8005e70:	2201      	movgt	r2, #1
 8005e72:	4413      	add	r3, r2
 8005e74:	e7e0      	b.n	8005e38 <_printf_float+0x1a0>
 8005e76:	6823      	ldr	r3, [r4, #0]
 8005e78:	055a      	lsls	r2, r3, #21
 8005e7a:	d407      	bmi.n	8005e8c <_printf_float+0x1f4>
 8005e7c:	6923      	ldr	r3, [r4, #16]
 8005e7e:	4642      	mov	r2, r8
 8005e80:	4631      	mov	r1, r6
 8005e82:	4628      	mov	r0, r5
 8005e84:	47b8      	blx	r7
 8005e86:	3001      	adds	r0, #1
 8005e88:	d12c      	bne.n	8005ee4 <_printf_float+0x24c>
 8005e8a:	e764      	b.n	8005d56 <_printf_float+0xbe>
 8005e8c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005e90:	f240 80e0 	bls.w	8006054 <_printf_float+0x3bc>
 8005e94:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005e98:	2200      	movs	r2, #0
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	f7fa fe44 	bl	8000b28 <__aeabi_dcmpeq>
 8005ea0:	2800      	cmp	r0, #0
 8005ea2:	d034      	beq.n	8005f0e <_printf_float+0x276>
 8005ea4:	4a37      	ldr	r2, [pc, #220]	; (8005f84 <_printf_float+0x2ec>)
 8005ea6:	2301      	movs	r3, #1
 8005ea8:	4631      	mov	r1, r6
 8005eaa:	4628      	mov	r0, r5
 8005eac:	47b8      	blx	r7
 8005eae:	3001      	adds	r0, #1
 8005eb0:	f43f af51 	beq.w	8005d56 <_printf_float+0xbe>
 8005eb4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005eb8:	429a      	cmp	r2, r3
 8005eba:	db02      	blt.n	8005ec2 <_printf_float+0x22a>
 8005ebc:	6823      	ldr	r3, [r4, #0]
 8005ebe:	07d8      	lsls	r0, r3, #31
 8005ec0:	d510      	bpl.n	8005ee4 <_printf_float+0x24c>
 8005ec2:	ee18 3a10 	vmov	r3, s16
 8005ec6:	4652      	mov	r2, sl
 8005ec8:	4631      	mov	r1, r6
 8005eca:	4628      	mov	r0, r5
 8005ecc:	47b8      	blx	r7
 8005ece:	3001      	adds	r0, #1
 8005ed0:	f43f af41 	beq.w	8005d56 <_printf_float+0xbe>
 8005ed4:	f04f 0800 	mov.w	r8, #0
 8005ed8:	f104 091a 	add.w	r9, r4, #26
 8005edc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005ede:	3b01      	subs	r3, #1
 8005ee0:	4543      	cmp	r3, r8
 8005ee2:	dc09      	bgt.n	8005ef8 <_printf_float+0x260>
 8005ee4:	6823      	ldr	r3, [r4, #0]
 8005ee6:	079b      	lsls	r3, r3, #30
 8005ee8:	f100 8107 	bmi.w	80060fa <_printf_float+0x462>
 8005eec:	68e0      	ldr	r0, [r4, #12]
 8005eee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005ef0:	4298      	cmp	r0, r3
 8005ef2:	bfb8      	it	lt
 8005ef4:	4618      	movlt	r0, r3
 8005ef6:	e730      	b.n	8005d5a <_printf_float+0xc2>
 8005ef8:	2301      	movs	r3, #1
 8005efa:	464a      	mov	r2, r9
 8005efc:	4631      	mov	r1, r6
 8005efe:	4628      	mov	r0, r5
 8005f00:	47b8      	blx	r7
 8005f02:	3001      	adds	r0, #1
 8005f04:	f43f af27 	beq.w	8005d56 <_printf_float+0xbe>
 8005f08:	f108 0801 	add.w	r8, r8, #1
 8005f0c:	e7e6      	b.n	8005edc <_printf_float+0x244>
 8005f0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	dc39      	bgt.n	8005f88 <_printf_float+0x2f0>
 8005f14:	4a1b      	ldr	r2, [pc, #108]	; (8005f84 <_printf_float+0x2ec>)
 8005f16:	2301      	movs	r3, #1
 8005f18:	4631      	mov	r1, r6
 8005f1a:	4628      	mov	r0, r5
 8005f1c:	47b8      	blx	r7
 8005f1e:	3001      	adds	r0, #1
 8005f20:	f43f af19 	beq.w	8005d56 <_printf_float+0xbe>
 8005f24:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005f28:	4313      	orrs	r3, r2
 8005f2a:	d102      	bne.n	8005f32 <_printf_float+0x29a>
 8005f2c:	6823      	ldr	r3, [r4, #0]
 8005f2e:	07d9      	lsls	r1, r3, #31
 8005f30:	d5d8      	bpl.n	8005ee4 <_printf_float+0x24c>
 8005f32:	ee18 3a10 	vmov	r3, s16
 8005f36:	4652      	mov	r2, sl
 8005f38:	4631      	mov	r1, r6
 8005f3a:	4628      	mov	r0, r5
 8005f3c:	47b8      	blx	r7
 8005f3e:	3001      	adds	r0, #1
 8005f40:	f43f af09 	beq.w	8005d56 <_printf_float+0xbe>
 8005f44:	f04f 0900 	mov.w	r9, #0
 8005f48:	f104 0a1a 	add.w	sl, r4, #26
 8005f4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f4e:	425b      	negs	r3, r3
 8005f50:	454b      	cmp	r3, r9
 8005f52:	dc01      	bgt.n	8005f58 <_printf_float+0x2c0>
 8005f54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f56:	e792      	b.n	8005e7e <_printf_float+0x1e6>
 8005f58:	2301      	movs	r3, #1
 8005f5a:	4652      	mov	r2, sl
 8005f5c:	4631      	mov	r1, r6
 8005f5e:	4628      	mov	r0, r5
 8005f60:	47b8      	blx	r7
 8005f62:	3001      	adds	r0, #1
 8005f64:	f43f aef7 	beq.w	8005d56 <_printf_float+0xbe>
 8005f68:	f109 0901 	add.w	r9, r9, #1
 8005f6c:	e7ee      	b.n	8005f4c <_printf_float+0x2b4>
 8005f6e:	bf00      	nop
 8005f70:	7fefffff 	.word	0x7fefffff
 8005f74:	0800a46c 	.word	0x0800a46c
 8005f78:	0800a470 	.word	0x0800a470
 8005f7c:	0800a474 	.word	0x0800a474
 8005f80:	0800a478 	.word	0x0800a478
 8005f84:	0800a47c 	.word	0x0800a47c
 8005f88:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005f8a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005f8c:	429a      	cmp	r2, r3
 8005f8e:	bfa8      	it	ge
 8005f90:	461a      	movge	r2, r3
 8005f92:	2a00      	cmp	r2, #0
 8005f94:	4691      	mov	r9, r2
 8005f96:	dc37      	bgt.n	8006008 <_printf_float+0x370>
 8005f98:	f04f 0b00 	mov.w	fp, #0
 8005f9c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005fa0:	f104 021a 	add.w	r2, r4, #26
 8005fa4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005fa6:	9305      	str	r3, [sp, #20]
 8005fa8:	eba3 0309 	sub.w	r3, r3, r9
 8005fac:	455b      	cmp	r3, fp
 8005fae:	dc33      	bgt.n	8006018 <_printf_float+0x380>
 8005fb0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005fb4:	429a      	cmp	r2, r3
 8005fb6:	db3b      	blt.n	8006030 <_printf_float+0x398>
 8005fb8:	6823      	ldr	r3, [r4, #0]
 8005fba:	07da      	lsls	r2, r3, #31
 8005fbc:	d438      	bmi.n	8006030 <_printf_float+0x398>
 8005fbe:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005fc2:	eba2 0903 	sub.w	r9, r2, r3
 8005fc6:	9b05      	ldr	r3, [sp, #20]
 8005fc8:	1ad2      	subs	r2, r2, r3
 8005fca:	4591      	cmp	r9, r2
 8005fcc:	bfa8      	it	ge
 8005fce:	4691      	movge	r9, r2
 8005fd0:	f1b9 0f00 	cmp.w	r9, #0
 8005fd4:	dc35      	bgt.n	8006042 <_printf_float+0x3aa>
 8005fd6:	f04f 0800 	mov.w	r8, #0
 8005fda:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005fde:	f104 0a1a 	add.w	sl, r4, #26
 8005fe2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005fe6:	1a9b      	subs	r3, r3, r2
 8005fe8:	eba3 0309 	sub.w	r3, r3, r9
 8005fec:	4543      	cmp	r3, r8
 8005fee:	f77f af79 	ble.w	8005ee4 <_printf_float+0x24c>
 8005ff2:	2301      	movs	r3, #1
 8005ff4:	4652      	mov	r2, sl
 8005ff6:	4631      	mov	r1, r6
 8005ff8:	4628      	mov	r0, r5
 8005ffa:	47b8      	blx	r7
 8005ffc:	3001      	adds	r0, #1
 8005ffe:	f43f aeaa 	beq.w	8005d56 <_printf_float+0xbe>
 8006002:	f108 0801 	add.w	r8, r8, #1
 8006006:	e7ec      	b.n	8005fe2 <_printf_float+0x34a>
 8006008:	4613      	mov	r3, r2
 800600a:	4631      	mov	r1, r6
 800600c:	4642      	mov	r2, r8
 800600e:	4628      	mov	r0, r5
 8006010:	47b8      	blx	r7
 8006012:	3001      	adds	r0, #1
 8006014:	d1c0      	bne.n	8005f98 <_printf_float+0x300>
 8006016:	e69e      	b.n	8005d56 <_printf_float+0xbe>
 8006018:	2301      	movs	r3, #1
 800601a:	4631      	mov	r1, r6
 800601c:	4628      	mov	r0, r5
 800601e:	9205      	str	r2, [sp, #20]
 8006020:	47b8      	blx	r7
 8006022:	3001      	adds	r0, #1
 8006024:	f43f ae97 	beq.w	8005d56 <_printf_float+0xbe>
 8006028:	9a05      	ldr	r2, [sp, #20]
 800602a:	f10b 0b01 	add.w	fp, fp, #1
 800602e:	e7b9      	b.n	8005fa4 <_printf_float+0x30c>
 8006030:	ee18 3a10 	vmov	r3, s16
 8006034:	4652      	mov	r2, sl
 8006036:	4631      	mov	r1, r6
 8006038:	4628      	mov	r0, r5
 800603a:	47b8      	blx	r7
 800603c:	3001      	adds	r0, #1
 800603e:	d1be      	bne.n	8005fbe <_printf_float+0x326>
 8006040:	e689      	b.n	8005d56 <_printf_float+0xbe>
 8006042:	9a05      	ldr	r2, [sp, #20]
 8006044:	464b      	mov	r3, r9
 8006046:	4442      	add	r2, r8
 8006048:	4631      	mov	r1, r6
 800604a:	4628      	mov	r0, r5
 800604c:	47b8      	blx	r7
 800604e:	3001      	adds	r0, #1
 8006050:	d1c1      	bne.n	8005fd6 <_printf_float+0x33e>
 8006052:	e680      	b.n	8005d56 <_printf_float+0xbe>
 8006054:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006056:	2a01      	cmp	r2, #1
 8006058:	dc01      	bgt.n	800605e <_printf_float+0x3c6>
 800605a:	07db      	lsls	r3, r3, #31
 800605c:	d53a      	bpl.n	80060d4 <_printf_float+0x43c>
 800605e:	2301      	movs	r3, #1
 8006060:	4642      	mov	r2, r8
 8006062:	4631      	mov	r1, r6
 8006064:	4628      	mov	r0, r5
 8006066:	47b8      	blx	r7
 8006068:	3001      	adds	r0, #1
 800606a:	f43f ae74 	beq.w	8005d56 <_printf_float+0xbe>
 800606e:	ee18 3a10 	vmov	r3, s16
 8006072:	4652      	mov	r2, sl
 8006074:	4631      	mov	r1, r6
 8006076:	4628      	mov	r0, r5
 8006078:	47b8      	blx	r7
 800607a:	3001      	adds	r0, #1
 800607c:	f43f ae6b 	beq.w	8005d56 <_printf_float+0xbe>
 8006080:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006084:	2200      	movs	r2, #0
 8006086:	2300      	movs	r3, #0
 8006088:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800608c:	f7fa fd4c 	bl	8000b28 <__aeabi_dcmpeq>
 8006090:	b9d8      	cbnz	r0, 80060ca <_printf_float+0x432>
 8006092:	f10a 33ff 	add.w	r3, sl, #4294967295
 8006096:	f108 0201 	add.w	r2, r8, #1
 800609a:	4631      	mov	r1, r6
 800609c:	4628      	mov	r0, r5
 800609e:	47b8      	blx	r7
 80060a0:	3001      	adds	r0, #1
 80060a2:	d10e      	bne.n	80060c2 <_printf_float+0x42a>
 80060a4:	e657      	b.n	8005d56 <_printf_float+0xbe>
 80060a6:	2301      	movs	r3, #1
 80060a8:	4652      	mov	r2, sl
 80060aa:	4631      	mov	r1, r6
 80060ac:	4628      	mov	r0, r5
 80060ae:	47b8      	blx	r7
 80060b0:	3001      	adds	r0, #1
 80060b2:	f43f ae50 	beq.w	8005d56 <_printf_float+0xbe>
 80060b6:	f108 0801 	add.w	r8, r8, #1
 80060ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80060bc:	3b01      	subs	r3, #1
 80060be:	4543      	cmp	r3, r8
 80060c0:	dcf1      	bgt.n	80060a6 <_printf_float+0x40e>
 80060c2:	464b      	mov	r3, r9
 80060c4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80060c8:	e6da      	b.n	8005e80 <_printf_float+0x1e8>
 80060ca:	f04f 0800 	mov.w	r8, #0
 80060ce:	f104 0a1a 	add.w	sl, r4, #26
 80060d2:	e7f2      	b.n	80060ba <_printf_float+0x422>
 80060d4:	2301      	movs	r3, #1
 80060d6:	4642      	mov	r2, r8
 80060d8:	e7df      	b.n	800609a <_printf_float+0x402>
 80060da:	2301      	movs	r3, #1
 80060dc:	464a      	mov	r2, r9
 80060de:	4631      	mov	r1, r6
 80060e0:	4628      	mov	r0, r5
 80060e2:	47b8      	blx	r7
 80060e4:	3001      	adds	r0, #1
 80060e6:	f43f ae36 	beq.w	8005d56 <_printf_float+0xbe>
 80060ea:	f108 0801 	add.w	r8, r8, #1
 80060ee:	68e3      	ldr	r3, [r4, #12]
 80060f0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80060f2:	1a5b      	subs	r3, r3, r1
 80060f4:	4543      	cmp	r3, r8
 80060f6:	dcf0      	bgt.n	80060da <_printf_float+0x442>
 80060f8:	e6f8      	b.n	8005eec <_printf_float+0x254>
 80060fa:	f04f 0800 	mov.w	r8, #0
 80060fe:	f104 0919 	add.w	r9, r4, #25
 8006102:	e7f4      	b.n	80060ee <_printf_float+0x456>

08006104 <_printf_common>:
 8006104:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006108:	4616      	mov	r6, r2
 800610a:	4699      	mov	r9, r3
 800610c:	688a      	ldr	r2, [r1, #8]
 800610e:	690b      	ldr	r3, [r1, #16]
 8006110:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006114:	4293      	cmp	r3, r2
 8006116:	bfb8      	it	lt
 8006118:	4613      	movlt	r3, r2
 800611a:	6033      	str	r3, [r6, #0]
 800611c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006120:	4607      	mov	r7, r0
 8006122:	460c      	mov	r4, r1
 8006124:	b10a      	cbz	r2, 800612a <_printf_common+0x26>
 8006126:	3301      	adds	r3, #1
 8006128:	6033      	str	r3, [r6, #0]
 800612a:	6823      	ldr	r3, [r4, #0]
 800612c:	0699      	lsls	r1, r3, #26
 800612e:	bf42      	ittt	mi
 8006130:	6833      	ldrmi	r3, [r6, #0]
 8006132:	3302      	addmi	r3, #2
 8006134:	6033      	strmi	r3, [r6, #0]
 8006136:	6825      	ldr	r5, [r4, #0]
 8006138:	f015 0506 	ands.w	r5, r5, #6
 800613c:	d106      	bne.n	800614c <_printf_common+0x48>
 800613e:	f104 0a19 	add.w	sl, r4, #25
 8006142:	68e3      	ldr	r3, [r4, #12]
 8006144:	6832      	ldr	r2, [r6, #0]
 8006146:	1a9b      	subs	r3, r3, r2
 8006148:	42ab      	cmp	r3, r5
 800614a:	dc26      	bgt.n	800619a <_printf_common+0x96>
 800614c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006150:	1e13      	subs	r3, r2, #0
 8006152:	6822      	ldr	r2, [r4, #0]
 8006154:	bf18      	it	ne
 8006156:	2301      	movne	r3, #1
 8006158:	0692      	lsls	r2, r2, #26
 800615a:	d42b      	bmi.n	80061b4 <_printf_common+0xb0>
 800615c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006160:	4649      	mov	r1, r9
 8006162:	4638      	mov	r0, r7
 8006164:	47c0      	blx	r8
 8006166:	3001      	adds	r0, #1
 8006168:	d01e      	beq.n	80061a8 <_printf_common+0xa4>
 800616a:	6823      	ldr	r3, [r4, #0]
 800616c:	6922      	ldr	r2, [r4, #16]
 800616e:	f003 0306 	and.w	r3, r3, #6
 8006172:	2b04      	cmp	r3, #4
 8006174:	bf02      	ittt	eq
 8006176:	68e5      	ldreq	r5, [r4, #12]
 8006178:	6833      	ldreq	r3, [r6, #0]
 800617a:	1aed      	subeq	r5, r5, r3
 800617c:	68a3      	ldr	r3, [r4, #8]
 800617e:	bf0c      	ite	eq
 8006180:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006184:	2500      	movne	r5, #0
 8006186:	4293      	cmp	r3, r2
 8006188:	bfc4      	itt	gt
 800618a:	1a9b      	subgt	r3, r3, r2
 800618c:	18ed      	addgt	r5, r5, r3
 800618e:	2600      	movs	r6, #0
 8006190:	341a      	adds	r4, #26
 8006192:	42b5      	cmp	r5, r6
 8006194:	d11a      	bne.n	80061cc <_printf_common+0xc8>
 8006196:	2000      	movs	r0, #0
 8006198:	e008      	b.n	80061ac <_printf_common+0xa8>
 800619a:	2301      	movs	r3, #1
 800619c:	4652      	mov	r2, sl
 800619e:	4649      	mov	r1, r9
 80061a0:	4638      	mov	r0, r7
 80061a2:	47c0      	blx	r8
 80061a4:	3001      	adds	r0, #1
 80061a6:	d103      	bne.n	80061b0 <_printf_common+0xac>
 80061a8:	f04f 30ff 	mov.w	r0, #4294967295
 80061ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80061b0:	3501      	adds	r5, #1
 80061b2:	e7c6      	b.n	8006142 <_printf_common+0x3e>
 80061b4:	18e1      	adds	r1, r4, r3
 80061b6:	1c5a      	adds	r2, r3, #1
 80061b8:	2030      	movs	r0, #48	; 0x30
 80061ba:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80061be:	4422      	add	r2, r4
 80061c0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80061c4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80061c8:	3302      	adds	r3, #2
 80061ca:	e7c7      	b.n	800615c <_printf_common+0x58>
 80061cc:	2301      	movs	r3, #1
 80061ce:	4622      	mov	r2, r4
 80061d0:	4649      	mov	r1, r9
 80061d2:	4638      	mov	r0, r7
 80061d4:	47c0      	blx	r8
 80061d6:	3001      	adds	r0, #1
 80061d8:	d0e6      	beq.n	80061a8 <_printf_common+0xa4>
 80061da:	3601      	adds	r6, #1
 80061dc:	e7d9      	b.n	8006192 <_printf_common+0x8e>
	...

080061e0 <_printf_i>:
 80061e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80061e4:	7e0f      	ldrb	r7, [r1, #24]
 80061e6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80061e8:	2f78      	cmp	r7, #120	; 0x78
 80061ea:	4691      	mov	r9, r2
 80061ec:	4680      	mov	r8, r0
 80061ee:	460c      	mov	r4, r1
 80061f0:	469a      	mov	sl, r3
 80061f2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80061f6:	d807      	bhi.n	8006208 <_printf_i+0x28>
 80061f8:	2f62      	cmp	r7, #98	; 0x62
 80061fa:	d80a      	bhi.n	8006212 <_printf_i+0x32>
 80061fc:	2f00      	cmp	r7, #0
 80061fe:	f000 80d4 	beq.w	80063aa <_printf_i+0x1ca>
 8006202:	2f58      	cmp	r7, #88	; 0x58
 8006204:	f000 80c0 	beq.w	8006388 <_printf_i+0x1a8>
 8006208:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800620c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006210:	e03a      	b.n	8006288 <_printf_i+0xa8>
 8006212:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006216:	2b15      	cmp	r3, #21
 8006218:	d8f6      	bhi.n	8006208 <_printf_i+0x28>
 800621a:	a101      	add	r1, pc, #4	; (adr r1, 8006220 <_printf_i+0x40>)
 800621c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006220:	08006279 	.word	0x08006279
 8006224:	0800628d 	.word	0x0800628d
 8006228:	08006209 	.word	0x08006209
 800622c:	08006209 	.word	0x08006209
 8006230:	08006209 	.word	0x08006209
 8006234:	08006209 	.word	0x08006209
 8006238:	0800628d 	.word	0x0800628d
 800623c:	08006209 	.word	0x08006209
 8006240:	08006209 	.word	0x08006209
 8006244:	08006209 	.word	0x08006209
 8006248:	08006209 	.word	0x08006209
 800624c:	08006391 	.word	0x08006391
 8006250:	080062b9 	.word	0x080062b9
 8006254:	0800634b 	.word	0x0800634b
 8006258:	08006209 	.word	0x08006209
 800625c:	08006209 	.word	0x08006209
 8006260:	080063b3 	.word	0x080063b3
 8006264:	08006209 	.word	0x08006209
 8006268:	080062b9 	.word	0x080062b9
 800626c:	08006209 	.word	0x08006209
 8006270:	08006209 	.word	0x08006209
 8006274:	08006353 	.word	0x08006353
 8006278:	682b      	ldr	r3, [r5, #0]
 800627a:	1d1a      	adds	r2, r3, #4
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	602a      	str	r2, [r5, #0]
 8006280:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006284:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006288:	2301      	movs	r3, #1
 800628a:	e09f      	b.n	80063cc <_printf_i+0x1ec>
 800628c:	6820      	ldr	r0, [r4, #0]
 800628e:	682b      	ldr	r3, [r5, #0]
 8006290:	0607      	lsls	r7, r0, #24
 8006292:	f103 0104 	add.w	r1, r3, #4
 8006296:	6029      	str	r1, [r5, #0]
 8006298:	d501      	bpl.n	800629e <_printf_i+0xbe>
 800629a:	681e      	ldr	r6, [r3, #0]
 800629c:	e003      	b.n	80062a6 <_printf_i+0xc6>
 800629e:	0646      	lsls	r6, r0, #25
 80062a0:	d5fb      	bpl.n	800629a <_printf_i+0xba>
 80062a2:	f9b3 6000 	ldrsh.w	r6, [r3]
 80062a6:	2e00      	cmp	r6, #0
 80062a8:	da03      	bge.n	80062b2 <_printf_i+0xd2>
 80062aa:	232d      	movs	r3, #45	; 0x2d
 80062ac:	4276      	negs	r6, r6
 80062ae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80062b2:	485a      	ldr	r0, [pc, #360]	; (800641c <_printf_i+0x23c>)
 80062b4:	230a      	movs	r3, #10
 80062b6:	e012      	b.n	80062de <_printf_i+0xfe>
 80062b8:	682b      	ldr	r3, [r5, #0]
 80062ba:	6820      	ldr	r0, [r4, #0]
 80062bc:	1d19      	adds	r1, r3, #4
 80062be:	6029      	str	r1, [r5, #0]
 80062c0:	0605      	lsls	r5, r0, #24
 80062c2:	d501      	bpl.n	80062c8 <_printf_i+0xe8>
 80062c4:	681e      	ldr	r6, [r3, #0]
 80062c6:	e002      	b.n	80062ce <_printf_i+0xee>
 80062c8:	0641      	lsls	r1, r0, #25
 80062ca:	d5fb      	bpl.n	80062c4 <_printf_i+0xe4>
 80062cc:	881e      	ldrh	r6, [r3, #0]
 80062ce:	4853      	ldr	r0, [pc, #332]	; (800641c <_printf_i+0x23c>)
 80062d0:	2f6f      	cmp	r7, #111	; 0x6f
 80062d2:	bf0c      	ite	eq
 80062d4:	2308      	moveq	r3, #8
 80062d6:	230a      	movne	r3, #10
 80062d8:	2100      	movs	r1, #0
 80062da:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80062de:	6865      	ldr	r5, [r4, #4]
 80062e0:	60a5      	str	r5, [r4, #8]
 80062e2:	2d00      	cmp	r5, #0
 80062e4:	bfa2      	ittt	ge
 80062e6:	6821      	ldrge	r1, [r4, #0]
 80062e8:	f021 0104 	bicge.w	r1, r1, #4
 80062ec:	6021      	strge	r1, [r4, #0]
 80062ee:	b90e      	cbnz	r6, 80062f4 <_printf_i+0x114>
 80062f0:	2d00      	cmp	r5, #0
 80062f2:	d04b      	beq.n	800638c <_printf_i+0x1ac>
 80062f4:	4615      	mov	r5, r2
 80062f6:	fbb6 f1f3 	udiv	r1, r6, r3
 80062fa:	fb03 6711 	mls	r7, r3, r1, r6
 80062fe:	5dc7      	ldrb	r7, [r0, r7]
 8006300:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006304:	4637      	mov	r7, r6
 8006306:	42bb      	cmp	r3, r7
 8006308:	460e      	mov	r6, r1
 800630a:	d9f4      	bls.n	80062f6 <_printf_i+0x116>
 800630c:	2b08      	cmp	r3, #8
 800630e:	d10b      	bne.n	8006328 <_printf_i+0x148>
 8006310:	6823      	ldr	r3, [r4, #0]
 8006312:	07de      	lsls	r6, r3, #31
 8006314:	d508      	bpl.n	8006328 <_printf_i+0x148>
 8006316:	6923      	ldr	r3, [r4, #16]
 8006318:	6861      	ldr	r1, [r4, #4]
 800631a:	4299      	cmp	r1, r3
 800631c:	bfde      	ittt	le
 800631e:	2330      	movle	r3, #48	; 0x30
 8006320:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006324:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006328:	1b52      	subs	r2, r2, r5
 800632a:	6122      	str	r2, [r4, #16]
 800632c:	f8cd a000 	str.w	sl, [sp]
 8006330:	464b      	mov	r3, r9
 8006332:	aa03      	add	r2, sp, #12
 8006334:	4621      	mov	r1, r4
 8006336:	4640      	mov	r0, r8
 8006338:	f7ff fee4 	bl	8006104 <_printf_common>
 800633c:	3001      	adds	r0, #1
 800633e:	d14a      	bne.n	80063d6 <_printf_i+0x1f6>
 8006340:	f04f 30ff 	mov.w	r0, #4294967295
 8006344:	b004      	add	sp, #16
 8006346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800634a:	6823      	ldr	r3, [r4, #0]
 800634c:	f043 0320 	orr.w	r3, r3, #32
 8006350:	6023      	str	r3, [r4, #0]
 8006352:	4833      	ldr	r0, [pc, #204]	; (8006420 <_printf_i+0x240>)
 8006354:	2778      	movs	r7, #120	; 0x78
 8006356:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800635a:	6823      	ldr	r3, [r4, #0]
 800635c:	6829      	ldr	r1, [r5, #0]
 800635e:	061f      	lsls	r7, r3, #24
 8006360:	f851 6b04 	ldr.w	r6, [r1], #4
 8006364:	d402      	bmi.n	800636c <_printf_i+0x18c>
 8006366:	065f      	lsls	r7, r3, #25
 8006368:	bf48      	it	mi
 800636a:	b2b6      	uxthmi	r6, r6
 800636c:	07df      	lsls	r7, r3, #31
 800636e:	bf48      	it	mi
 8006370:	f043 0320 	orrmi.w	r3, r3, #32
 8006374:	6029      	str	r1, [r5, #0]
 8006376:	bf48      	it	mi
 8006378:	6023      	strmi	r3, [r4, #0]
 800637a:	b91e      	cbnz	r6, 8006384 <_printf_i+0x1a4>
 800637c:	6823      	ldr	r3, [r4, #0]
 800637e:	f023 0320 	bic.w	r3, r3, #32
 8006382:	6023      	str	r3, [r4, #0]
 8006384:	2310      	movs	r3, #16
 8006386:	e7a7      	b.n	80062d8 <_printf_i+0xf8>
 8006388:	4824      	ldr	r0, [pc, #144]	; (800641c <_printf_i+0x23c>)
 800638a:	e7e4      	b.n	8006356 <_printf_i+0x176>
 800638c:	4615      	mov	r5, r2
 800638e:	e7bd      	b.n	800630c <_printf_i+0x12c>
 8006390:	682b      	ldr	r3, [r5, #0]
 8006392:	6826      	ldr	r6, [r4, #0]
 8006394:	6961      	ldr	r1, [r4, #20]
 8006396:	1d18      	adds	r0, r3, #4
 8006398:	6028      	str	r0, [r5, #0]
 800639a:	0635      	lsls	r5, r6, #24
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	d501      	bpl.n	80063a4 <_printf_i+0x1c4>
 80063a0:	6019      	str	r1, [r3, #0]
 80063a2:	e002      	b.n	80063aa <_printf_i+0x1ca>
 80063a4:	0670      	lsls	r0, r6, #25
 80063a6:	d5fb      	bpl.n	80063a0 <_printf_i+0x1c0>
 80063a8:	8019      	strh	r1, [r3, #0]
 80063aa:	2300      	movs	r3, #0
 80063ac:	6123      	str	r3, [r4, #16]
 80063ae:	4615      	mov	r5, r2
 80063b0:	e7bc      	b.n	800632c <_printf_i+0x14c>
 80063b2:	682b      	ldr	r3, [r5, #0]
 80063b4:	1d1a      	adds	r2, r3, #4
 80063b6:	602a      	str	r2, [r5, #0]
 80063b8:	681d      	ldr	r5, [r3, #0]
 80063ba:	6862      	ldr	r2, [r4, #4]
 80063bc:	2100      	movs	r1, #0
 80063be:	4628      	mov	r0, r5
 80063c0:	f7f9 ff36 	bl	8000230 <memchr>
 80063c4:	b108      	cbz	r0, 80063ca <_printf_i+0x1ea>
 80063c6:	1b40      	subs	r0, r0, r5
 80063c8:	6060      	str	r0, [r4, #4]
 80063ca:	6863      	ldr	r3, [r4, #4]
 80063cc:	6123      	str	r3, [r4, #16]
 80063ce:	2300      	movs	r3, #0
 80063d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80063d4:	e7aa      	b.n	800632c <_printf_i+0x14c>
 80063d6:	6923      	ldr	r3, [r4, #16]
 80063d8:	462a      	mov	r2, r5
 80063da:	4649      	mov	r1, r9
 80063dc:	4640      	mov	r0, r8
 80063de:	47d0      	blx	sl
 80063e0:	3001      	adds	r0, #1
 80063e2:	d0ad      	beq.n	8006340 <_printf_i+0x160>
 80063e4:	6823      	ldr	r3, [r4, #0]
 80063e6:	079b      	lsls	r3, r3, #30
 80063e8:	d413      	bmi.n	8006412 <_printf_i+0x232>
 80063ea:	68e0      	ldr	r0, [r4, #12]
 80063ec:	9b03      	ldr	r3, [sp, #12]
 80063ee:	4298      	cmp	r0, r3
 80063f0:	bfb8      	it	lt
 80063f2:	4618      	movlt	r0, r3
 80063f4:	e7a6      	b.n	8006344 <_printf_i+0x164>
 80063f6:	2301      	movs	r3, #1
 80063f8:	4632      	mov	r2, r6
 80063fa:	4649      	mov	r1, r9
 80063fc:	4640      	mov	r0, r8
 80063fe:	47d0      	blx	sl
 8006400:	3001      	adds	r0, #1
 8006402:	d09d      	beq.n	8006340 <_printf_i+0x160>
 8006404:	3501      	adds	r5, #1
 8006406:	68e3      	ldr	r3, [r4, #12]
 8006408:	9903      	ldr	r1, [sp, #12]
 800640a:	1a5b      	subs	r3, r3, r1
 800640c:	42ab      	cmp	r3, r5
 800640e:	dcf2      	bgt.n	80063f6 <_printf_i+0x216>
 8006410:	e7eb      	b.n	80063ea <_printf_i+0x20a>
 8006412:	2500      	movs	r5, #0
 8006414:	f104 0619 	add.w	r6, r4, #25
 8006418:	e7f5      	b.n	8006406 <_printf_i+0x226>
 800641a:	bf00      	nop
 800641c:	0800a47e 	.word	0x0800a47e
 8006420:	0800a48f 	.word	0x0800a48f

08006424 <_scanf_float>:
 8006424:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006428:	b087      	sub	sp, #28
 800642a:	4617      	mov	r7, r2
 800642c:	9303      	str	r3, [sp, #12]
 800642e:	688b      	ldr	r3, [r1, #8]
 8006430:	1e5a      	subs	r2, r3, #1
 8006432:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8006436:	bf83      	ittte	hi
 8006438:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800643c:	195b      	addhi	r3, r3, r5
 800643e:	9302      	strhi	r3, [sp, #8]
 8006440:	2300      	movls	r3, #0
 8006442:	bf86      	itte	hi
 8006444:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006448:	608b      	strhi	r3, [r1, #8]
 800644a:	9302      	strls	r3, [sp, #8]
 800644c:	680b      	ldr	r3, [r1, #0]
 800644e:	468b      	mov	fp, r1
 8006450:	2500      	movs	r5, #0
 8006452:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8006456:	f84b 3b1c 	str.w	r3, [fp], #28
 800645a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800645e:	4680      	mov	r8, r0
 8006460:	460c      	mov	r4, r1
 8006462:	465e      	mov	r6, fp
 8006464:	46aa      	mov	sl, r5
 8006466:	46a9      	mov	r9, r5
 8006468:	9501      	str	r5, [sp, #4]
 800646a:	68a2      	ldr	r2, [r4, #8]
 800646c:	b152      	cbz	r2, 8006484 <_scanf_float+0x60>
 800646e:	683b      	ldr	r3, [r7, #0]
 8006470:	781b      	ldrb	r3, [r3, #0]
 8006472:	2b4e      	cmp	r3, #78	; 0x4e
 8006474:	d864      	bhi.n	8006540 <_scanf_float+0x11c>
 8006476:	2b40      	cmp	r3, #64	; 0x40
 8006478:	d83c      	bhi.n	80064f4 <_scanf_float+0xd0>
 800647a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800647e:	b2c8      	uxtb	r0, r1
 8006480:	280e      	cmp	r0, #14
 8006482:	d93a      	bls.n	80064fa <_scanf_float+0xd6>
 8006484:	f1b9 0f00 	cmp.w	r9, #0
 8006488:	d003      	beq.n	8006492 <_scanf_float+0x6e>
 800648a:	6823      	ldr	r3, [r4, #0]
 800648c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006490:	6023      	str	r3, [r4, #0]
 8006492:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006496:	f1ba 0f01 	cmp.w	sl, #1
 800649a:	f200 8113 	bhi.w	80066c4 <_scanf_float+0x2a0>
 800649e:	455e      	cmp	r6, fp
 80064a0:	f200 8105 	bhi.w	80066ae <_scanf_float+0x28a>
 80064a4:	2501      	movs	r5, #1
 80064a6:	4628      	mov	r0, r5
 80064a8:	b007      	add	sp, #28
 80064aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064ae:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80064b2:	2a0d      	cmp	r2, #13
 80064b4:	d8e6      	bhi.n	8006484 <_scanf_float+0x60>
 80064b6:	a101      	add	r1, pc, #4	; (adr r1, 80064bc <_scanf_float+0x98>)
 80064b8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80064bc:	080065fb 	.word	0x080065fb
 80064c0:	08006485 	.word	0x08006485
 80064c4:	08006485 	.word	0x08006485
 80064c8:	08006485 	.word	0x08006485
 80064cc:	0800665b 	.word	0x0800665b
 80064d0:	08006633 	.word	0x08006633
 80064d4:	08006485 	.word	0x08006485
 80064d8:	08006485 	.word	0x08006485
 80064dc:	08006609 	.word	0x08006609
 80064e0:	08006485 	.word	0x08006485
 80064e4:	08006485 	.word	0x08006485
 80064e8:	08006485 	.word	0x08006485
 80064ec:	08006485 	.word	0x08006485
 80064f0:	080065c1 	.word	0x080065c1
 80064f4:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80064f8:	e7db      	b.n	80064b2 <_scanf_float+0x8e>
 80064fa:	290e      	cmp	r1, #14
 80064fc:	d8c2      	bhi.n	8006484 <_scanf_float+0x60>
 80064fe:	a001      	add	r0, pc, #4	; (adr r0, 8006504 <_scanf_float+0xe0>)
 8006500:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006504:	080065b3 	.word	0x080065b3
 8006508:	08006485 	.word	0x08006485
 800650c:	080065b3 	.word	0x080065b3
 8006510:	08006647 	.word	0x08006647
 8006514:	08006485 	.word	0x08006485
 8006518:	08006561 	.word	0x08006561
 800651c:	0800659d 	.word	0x0800659d
 8006520:	0800659d 	.word	0x0800659d
 8006524:	0800659d 	.word	0x0800659d
 8006528:	0800659d 	.word	0x0800659d
 800652c:	0800659d 	.word	0x0800659d
 8006530:	0800659d 	.word	0x0800659d
 8006534:	0800659d 	.word	0x0800659d
 8006538:	0800659d 	.word	0x0800659d
 800653c:	0800659d 	.word	0x0800659d
 8006540:	2b6e      	cmp	r3, #110	; 0x6e
 8006542:	d809      	bhi.n	8006558 <_scanf_float+0x134>
 8006544:	2b60      	cmp	r3, #96	; 0x60
 8006546:	d8b2      	bhi.n	80064ae <_scanf_float+0x8a>
 8006548:	2b54      	cmp	r3, #84	; 0x54
 800654a:	d077      	beq.n	800663c <_scanf_float+0x218>
 800654c:	2b59      	cmp	r3, #89	; 0x59
 800654e:	d199      	bne.n	8006484 <_scanf_float+0x60>
 8006550:	2d07      	cmp	r5, #7
 8006552:	d197      	bne.n	8006484 <_scanf_float+0x60>
 8006554:	2508      	movs	r5, #8
 8006556:	e029      	b.n	80065ac <_scanf_float+0x188>
 8006558:	2b74      	cmp	r3, #116	; 0x74
 800655a:	d06f      	beq.n	800663c <_scanf_float+0x218>
 800655c:	2b79      	cmp	r3, #121	; 0x79
 800655e:	e7f6      	b.n	800654e <_scanf_float+0x12a>
 8006560:	6821      	ldr	r1, [r4, #0]
 8006562:	05c8      	lsls	r0, r1, #23
 8006564:	d51a      	bpl.n	800659c <_scanf_float+0x178>
 8006566:	9b02      	ldr	r3, [sp, #8]
 8006568:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800656c:	6021      	str	r1, [r4, #0]
 800656e:	f109 0901 	add.w	r9, r9, #1
 8006572:	b11b      	cbz	r3, 800657c <_scanf_float+0x158>
 8006574:	3b01      	subs	r3, #1
 8006576:	3201      	adds	r2, #1
 8006578:	9302      	str	r3, [sp, #8]
 800657a:	60a2      	str	r2, [r4, #8]
 800657c:	68a3      	ldr	r3, [r4, #8]
 800657e:	3b01      	subs	r3, #1
 8006580:	60a3      	str	r3, [r4, #8]
 8006582:	6923      	ldr	r3, [r4, #16]
 8006584:	3301      	adds	r3, #1
 8006586:	6123      	str	r3, [r4, #16]
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	3b01      	subs	r3, #1
 800658c:	2b00      	cmp	r3, #0
 800658e:	607b      	str	r3, [r7, #4]
 8006590:	f340 8084 	ble.w	800669c <_scanf_float+0x278>
 8006594:	683b      	ldr	r3, [r7, #0]
 8006596:	3301      	adds	r3, #1
 8006598:	603b      	str	r3, [r7, #0]
 800659a:	e766      	b.n	800646a <_scanf_float+0x46>
 800659c:	eb1a 0f05 	cmn.w	sl, r5
 80065a0:	f47f af70 	bne.w	8006484 <_scanf_float+0x60>
 80065a4:	6822      	ldr	r2, [r4, #0]
 80065a6:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80065aa:	6022      	str	r2, [r4, #0]
 80065ac:	f806 3b01 	strb.w	r3, [r6], #1
 80065b0:	e7e4      	b.n	800657c <_scanf_float+0x158>
 80065b2:	6822      	ldr	r2, [r4, #0]
 80065b4:	0610      	lsls	r0, r2, #24
 80065b6:	f57f af65 	bpl.w	8006484 <_scanf_float+0x60>
 80065ba:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80065be:	e7f4      	b.n	80065aa <_scanf_float+0x186>
 80065c0:	f1ba 0f00 	cmp.w	sl, #0
 80065c4:	d10e      	bne.n	80065e4 <_scanf_float+0x1c0>
 80065c6:	f1b9 0f00 	cmp.w	r9, #0
 80065ca:	d10e      	bne.n	80065ea <_scanf_float+0x1c6>
 80065cc:	6822      	ldr	r2, [r4, #0]
 80065ce:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80065d2:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80065d6:	d108      	bne.n	80065ea <_scanf_float+0x1c6>
 80065d8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80065dc:	6022      	str	r2, [r4, #0]
 80065de:	f04f 0a01 	mov.w	sl, #1
 80065e2:	e7e3      	b.n	80065ac <_scanf_float+0x188>
 80065e4:	f1ba 0f02 	cmp.w	sl, #2
 80065e8:	d055      	beq.n	8006696 <_scanf_float+0x272>
 80065ea:	2d01      	cmp	r5, #1
 80065ec:	d002      	beq.n	80065f4 <_scanf_float+0x1d0>
 80065ee:	2d04      	cmp	r5, #4
 80065f0:	f47f af48 	bne.w	8006484 <_scanf_float+0x60>
 80065f4:	3501      	adds	r5, #1
 80065f6:	b2ed      	uxtb	r5, r5
 80065f8:	e7d8      	b.n	80065ac <_scanf_float+0x188>
 80065fa:	f1ba 0f01 	cmp.w	sl, #1
 80065fe:	f47f af41 	bne.w	8006484 <_scanf_float+0x60>
 8006602:	f04f 0a02 	mov.w	sl, #2
 8006606:	e7d1      	b.n	80065ac <_scanf_float+0x188>
 8006608:	b97d      	cbnz	r5, 800662a <_scanf_float+0x206>
 800660a:	f1b9 0f00 	cmp.w	r9, #0
 800660e:	f47f af3c 	bne.w	800648a <_scanf_float+0x66>
 8006612:	6822      	ldr	r2, [r4, #0]
 8006614:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006618:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800661c:	f47f af39 	bne.w	8006492 <_scanf_float+0x6e>
 8006620:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006624:	6022      	str	r2, [r4, #0]
 8006626:	2501      	movs	r5, #1
 8006628:	e7c0      	b.n	80065ac <_scanf_float+0x188>
 800662a:	2d03      	cmp	r5, #3
 800662c:	d0e2      	beq.n	80065f4 <_scanf_float+0x1d0>
 800662e:	2d05      	cmp	r5, #5
 8006630:	e7de      	b.n	80065f0 <_scanf_float+0x1cc>
 8006632:	2d02      	cmp	r5, #2
 8006634:	f47f af26 	bne.w	8006484 <_scanf_float+0x60>
 8006638:	2503      	movs	r5, #3
 800663a:	e7b7      	b.n	80065ac <_scanf_float+0x188>
 800663c:	2d06      	cmp	r5, #6
 800663e:	f47f af21 	bne.w	8006484 <_scanf_float+0x60>
 8006642:	2507      	movs	r5, #7
 8006644:	e7b2      	b.n	80065ac <_scanf_float+0x188>
 8006646:	6822      	ldr	r2, [r4, #0]
 8006648:	0591      	lsls	r1, r2, #22
 800664a:	f57f af1b 	bpl.w	8006484 <_scanf_float+0x60>
 800664e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8006652:	6022      	str	r2, [r4, #0]
 8006654:	f8cd 9004 	str.w	r9, [sp, #4]
 8006658:	e7a8      	b.n	80065ac <_scanf_float+0x188>
 800665a:	6822      	ldr	r2, [r4, #0]
 800665c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8006660:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8006664:	d006      	beq.n	8006674 <_scanf_float+0x250>
 8006666:	0550      	lsls	r0, r2, #21
 8006668:	f57f af0c 	bpl.w	8006484 <_scanf_float+0x60>
 800666c:	f1b9 0f00 	cmp.w	r9, #0
 8006670:	f43f af0f 	beq.w	8006492 <_scanf_float+0x6e>
 8006674:	0591      	lsls	r1, r2, #22
 8006676:	bf58      	it	pl
 8006678:	9901      	ldrpl	r1, [sp, #4]
 800667a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800667e:	bf58      	it	pl
 8006680:	eba9 0101 	subpl.w	r1, r9, r1
 8006684:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8006688:	bf58      	it	pl
 800668a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800668e:	6022      	str	r2, [r4, #0]
 8006690:	f04f 0900 	mov.w	r9, #0
 8006694:	e78a      	b.n	80065ac <_scanf_float+0x188>
 8006696:	f04f 0a03 	mov.w	sl, #3
 800669a:	e787      	b.n	80065ac <_scanf_float+0x188>
 800669c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80066a0:	4639      	mov	r1, r7
 80066a2:	4640      	mov	r0, r8
 80066a4:	4798      	blx	r3
 80066a6:	2800      	cmp	r0, #0
 80066a8:	f43f aedf 	beq.w	800646a <_scanf_float+0x46>
 80066ac:	e6ea      	b.n	8006484 <_scanf_float+0x60>
 80066ae:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80066b2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80066b6:	463a      	mov	r2, r7
 80066b8:	4640      	mov	r0, r8
 80066ba:	4798      	blx	r3
 80066bc:	6923      	ldr	r3, [r4, #16]
 80066be:	3b01      	subs	r3, #1
 80066c0:	6123      	str	r3, [r4, #16]
 80066c2:	e6ec      	b.n	800649e <_scanf_float+0x7a>
 80066c4:	1e6b      	subs	r3, r5, #1
 80066c6:	2b06      	cmp	r3, #6
 80066c8:	d825      	bhi.n	8006716 <_scanf_float+0x2f2>
 80066ca:	2d02      	cmp	r5, #2
 80066cc:	d836      	bhi.n	800673c <_scanf_float+0x318>
 80066ce:	455e      	cmp	r6, fp
 80066d0:	f67f aee8 	bls.w	80064a4 <_scanf_float+0x80>
 80066d4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80066d8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80066dc:	463a      	mov	r2, r7
 80066de:	4640      	mov	r0, r8
 80066e0:	4798      	blx	r3
 80066e2:	6923      	ldr	r3, [r4, #16]
 80066e4:	3b01      	subs	r3, #1
 80066e6:	6123      	str	r3, [r4, #16]
 80066e8:	e7f1      	b.n	80066ce <_scanf_float+0x2aa>
 80066ea:	9802      	ldr	r0, [sp, #8]
 80066ec:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80066f0:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80066f4:	9002      	str	r0, [sp, #8]
 80066f6:	463a      	mov	r2, r7
 80066f8:	4640      	mov	r0, r8
 80066fa:	4798      	blx	r3
 80066fc:	6923      	ldr	r3, [r4, #16]
 80066fe:	3b01      	subs	r3, #1
 8006700:	6123      	str	r3, [r4, #16]
 8006702:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006706:	fa5f fa8a 	uxtb.w	sl, sl
 800670a:	f1ba 0f02 	cmp.w	sl, #2
 800670e:	d1ec      	bne.n	80066ea <_scanf_float+0x2c6>
 8006710:	3d03      	subs	r5, #3
 8006712:	b2ed      	uxtb	r5, r5
 8006714:	1b76      	subs	r6, r6, r5
 8006716:	6823      	ldr	r3, [r4, #0]
 8006718:	05da      	lsls	r2, r3, #23
 800671a:	d52f      	bpl.n	800677c <_scanf_float+0x358>
 800671c:	055b      	lsls	r3, r3, #21
 800671e:	d510      	bpl.n	8006742 <_scanf_float+0x31e>
 8006720:	455e      	cmp	r6, fp
 8006722:	f67f aebf 	bls.w	80064a4 <_scanf_float+0x80>
 8006726:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800672a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800672e:	463a      	mov	r2, r7
 8006730:	4640      	mov	r0, r8
 8006732:	4798      	blx	r3
 8006734:	6923      	ldr	r3, [r4, #16]
 8006736:	3b01      	subs	r3, #1
 8006738:	6123      	str	r3, [r4, #16]
 800673a:	e7f1      	b.n	8006720 <_scanf_float+0x2fc>
 800673c:	46aa      	mov	sl, r5
 800673e:	9602      	str	r6, [sp, #8]
 8006740:	e7df      	b.n	8006702 <_scanf_float+0x2de>
 8006742:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006746:	6923      	ldr	r3, [r4, #16]
 8006748:	2965      	cmp	r1, #101	; 0x65
 800674a:	f103 33ff 	add.w	r3, r3, #4294967295
 800674e:	f106 35ff 	add.w	r5, r6, #4294967295
 8006752:	6123      	str	r3, [r4, #16]
 8006754:	d00c      	beq.n	8006770 <_scanf_float+0x34c>
 8006756:	2945      	cmp	r1, #69	; 0x45
 8006758:	d00a      	beq.n	8006770 <_scanf_float+0x34c>
 800675a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800675e:	463a      	mov	r2, r7
 8006760:	4640      	mov	r0, r8
 8006762:	4798      	blx	r3
 8006764:	6923      	ldr	r3, [r4, #16]
 8006766:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800676a:	3b01      	subs	r3, #1
 800676c:	1eb5      	subs	r5, r6, #2
 800676e:	6123      	str	r3, [r4, #16]
 8006770:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006774:	463a      	mov	r2, r7
 8006776:	4640      	mov	r0, r8
 8006778:	4798      	blx	r3
 800677a:	462e      	mov	r6, r5
 800677c:	6825      	ldr	r5, [r4, #0]
 800677e:	f015 0510 	ands.w	r5, r5, #16
 8006782:	d158      	bne.n	8006836 <_scanf_float+0x412>
 8006784:	7035      	strb	r5, [r6, #0]
 8006786:	6823      	ldr	r3, [r4, #0]
 8006788:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800678c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006790:	d11c      	bne.n	80067cc <_scanf_float+0x3a8>
 8006792:	9b01      	ldr	r3, [sp, #4]
 8006794:	454b      	cmp	r3, r9
 8006796:	eba3 0209 	sub.w	r2, r3, r9
 800679a:	d124      	bne.n	80067e6 <_scanf_float+0x3c2>
 800679c:	2200      	movs	r2, #0
 800679e:	4659      	mov	r1, fp
 80067a0:	4640      	mov	r0, r8
 80067a2:	f002 fd09 	bl	80091b8 <_strtod_r>
 80067a6:	9b03      	ldr	r3, [sp, #12]
 80067a8:	6821      	ldr	r1, [r4, #0]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	f011 0f02 	tst.w	r1, #2
 80067b0:	ec57 6b10 	vmov	r6, r7, d0
 80067b4:	f103 0204 	add.w	r2, r3, #4
 80067b8:	d020      	beq.n	80067fc <_scanf_float+0x3d8>
 80067ba:	9903      	ldr	r1, [sp, #12]
 80067bc:	600a      	str	r2, [r1, #0]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	e9c3 6700 	strd	r6, r7, [r3]
 80067c4:	68e3      	ldr	r3, [r4, #12]
 80067c6:	3301      	adds	r3, #1
 80067c8:	60e3      	str	r3, [r4, #12]
 80067ca:	e66c      	b.n	80064a6 <_scanf_float+0x82>
 80067cc:	9b04      	ldr	r3, [sp, #16]
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d0e4      	beq.n	800679c <_scanf_float+0x378>
 80067d2:	9905      	ldr	r1, [sp, #20]
 80067d4:	230a      	movs	r3, #10
 80067d6:	462a      	mov	r2, r5
 80067d8:	3101      	adds	r1, #1
 80067da:	4640      	mov	r0, r8
 80067dc:	f002 fd74 	bl	80092c8 <_strtol_r>
 80067e0:	9b04      	ldr	r3, [sp, #16]
 80067e2:	9e05      	ldr	r6, [sp, #20]
 80067e4:	1ac2      	subs	r2, r0, r3
 80067e6:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80067ea:	429e      	cmp	r6, r3
 80067ec:	bf28      	it	cs
 80067ee:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80067f2:	4912      	ldr	r1, [pc, #72]	; (800683c <_scanf_float+0x418>)
 80067f4:	4630      	mov	r0, r6
 80067f6:	f000 f955 	bl	8006aa4 <siprintf>
 80067fa:	e7cf      	b.n	800679c <_scanf_float+0x378>
 80067fc:	f011 0f04 	tst.w	r1, #4
 8006800:	9903      	ldr	r1, [sp, #12]
 8006802:	600a      	str	r2, [r1, #0]
 8006804:	d1db      	bne.n	80067be <_scanf_float+0x39a>
 8006806:	f8d3 8000 	ldr.w	r8, [r3]
 800680a:	ee10 2a10 	vmov	r2, s0
 800680e:	ee10 0a10 	vmov	r0, s0
 8006812:	463b      	mov	r3, r7
 8006814:	4639      	mov	r1, r7
 8006816:	f7fa f9b9 	bl	8000b8c <__aeabi_dcmpun>
 800681a:	b128      	cbz	r0, 8006828 <_scanf_float+0x404>
 800681c:	4808      	ldr	r0, [pc, #32]	; (8006840 <_scanf_float+0x41c>)
 800681e:	f000 fb25 	bl	8006e6c <nanf>
 8006822:	ed88 0a00 	vstr	s0, [r8]
 8006826:	e7cd      	b.n	80067c4 <_scanf_float+0x3a0>
 8006828:	4630      	mov	r0, r6
 800682a:	4639      	mov	r1, r7
 800682c:	f7fa fa0c 	bl	8000c48 <__aeabi_d2f>
 8006830:	f8c8 0000 	str.w	r0, [r8]
 8006834:	e7c6      	b.n	80067c4 <_scanf_float+0x3a0>
 8006836:	2500      	movs	r5, #0
 8006838:	e635      	b.n	80064a6 <_scanf_float+0x82>
 800683a:	bf00      	nop
 800683c:	0800a4a0 	.word	0x0800a4a0
 8006840:	0800a551 	.word	0x0800a551

08006844 <std>:
 8006844:	2300      	movs	r3, #0
 8006846:	b510      	push	{r4, lr}
 8006848:	4604      	mov	r4, r0
 800684a:	e9c0 3300 	strd	r3, r3, [r0]
 800684e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006852:	6083      	str	r3, [r0, #8]
 8006854:	8181      	strh	r1, [r0, #12]
 8006856:	6643      	str	r3, [r0, #100]	; 0x64
 8006858:	81c2      	strh	r2, [r0, #14]
 800685a:	6183      	str	r3, [r0, #24]
 800685c:	4619      	mov	r1, r3
 800685e:	2208      	movs	r2, #8
 8006860:	305c      	adds	r0, #92	; 0x5c
 8006862:	f000 fa17 	bl	8006c94 <memset>
 8006866:	4b0d      	ldr	r3, [pc, #52]	; (800689c <std+0x58>)
 8006868:	6263      	str	r3, [r4, #36]	; 0x24
 800686a:	4b0d      	ldr	r3, [pc, #52]	; (80068a0 <std+0x5c>)
 800686c:	62a3      	str	r3, [r4, #40]	; 0x28
 800686e:	4b0d      	ldr	r3, [pc, #52]	; (80068a4 <std+0x60>)
 8006870:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006872:	4b0d      	ldr	r3, [pc, #52]	; (80068a8 <std+0x64>)
 8006874:	6323      	str	r3, [r4, #48]	; 0x30
 8006876:	4b0d      	ldr	r3, [pc, #52]	; (80068ac <std+0x68>)
 8006878:	6224      	str	r4, [r4, #32]
 800687a:	429c      	cmp	r4, r3
 800687c:	d006      	beq.n	800688c <std+0x48>
 800687e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8006882:	4294      	cmp	r4, r2
 8006884:	d002      	beq.n	800688c <std+0x48>
 8006886:	33d0      	adds	r3, #208	; 0xd0
 8006888:	429c      	cmp	r4, r3
 800688a:	d105      	bne.n	8006898 <std+0x54>
 800688c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006890:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006894:	f000 bae6 	b.w	8006e64 <__retarget_lock_init_recursive>
 8006898:	bd10      	pop	{r4, pc}
 800689a:	bf00      	nop
 800689c:	08006ae5 	.word	0x08006ae5
 80068a0:	08006b07 	.word	0x08006b07
 80068a4:	08006b3f 	.word	0x08006b3f
 80068a8:	08006b63 	.word	0x08006b63
 80068ac:	2000034c 	.word	0x2000034c

080068b0 <stdio_exit_handler>:
 80068b0:	4a02      	ldr	r2, [pc, #8]	; (80068bc <stdio_exit_handler+0xc>)
 80068b2:	4903      	ldr	r1, [pc, #12]	; (80068c0 <stdio_exit_handler+0x10>)
 80068b4:	4803      	ldr	r0, [pc, #12]	; (80068c4 <stdio_exit_handler+0x14>)
 80068b6:	f000 b869 	b.w	800698c <_fwalk_sglue>
 80068ba:	bf00      	nop
 80068bc:	2000001c 	.word	0x2000001c
 80068c0:	08009911 	.word	0x08009911
 80068c4:	20000028 	.word	0x20000028

080068c8 <cleanup_stdio>:
 80068c8:	6841      	ldr	r1, [r0, #4]
 80068ca:	4b0c      	ldr	r3, [pc, #48]	; (80068fc <cleanup_stdio+0x34>)
 80068cc:	4299      	cmp	r1, r3
 80068ce:	b510      	push	{r4, lr}
 80068d0:	4604      	mov	r4, r0
 80068d2:	d001      	beq.n	80068d8 <cleanup_stdio+0x10>
 80068d4:	f003 f81c 	bl	8009910 <_fflush_r>
 80068d8:	68a1      	ldr	r1, [r4, #8]
 80068da:	4b09      	ldr	r3, [pc, #36]	; (8006900 <cleanup_stdio+0x38>)
 80068dc:	4299      	cmp	r1, r3
 80068de:	d002      	beq.n	80068e6 <cleanup_stdio+0x1e>
 80068e0:	4620      	mov	r0, r4
 80068e2:	f003 f815 	bl	8009910 <_fflush_r>
 80068e6:	68e1      	ldr	r1, [r4, #12]
 80068e8:	4b06      	ldr	r3, [pc, #24]	; (8006904 <cleanup_stdio+0x3c>)
 80068ea:	4299      	cmp	r1, r3
 80068ec:	d004      	beq.n	80068f8 <cleanup_stdio+0x30>
 80068ee:	4620      	mov	r0, r4
 80068f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80068f4:	f003 b80c 	b.w	8009910 <_fflush_r>
 80068f8:	bd10      	pop	{r4, pc}
 80068fa:	bf00      	nop
 80068fc:	2000034c 	.word	0x2000034c
 8006900:	200003b4 	.word	0x200003b4
 8006904:	2000041c 	.word	0x2000041c

08006908 <global_stdio_init.part.0>:
 8006908:	b510      	push	{r4, lr}
 800690a:	4b0b      	ldr	r3, [pc, #44]	; (8006938 <global_stdio_init.part.0+0x30>)
 800690c:	4c0b      	ldr	r4, [pc, #44]	; (800693c <global_stdio_init.part.0+0x34>)
 800690e:	4a0c      	ldr	r2, [pc, #48]	; (8006940 <global_stdio_init.part.0+0x38>)
 8006910:	601a      	str	r2, [r3, #0]
 8006912:	4620      	mov	r0, r4
 8006914:	2200      	movs	r2, #0
 8006916:	2104      	movs	r1, #4
 8006918:	f7ff ff94 	bl	8006844 <std>
 800691c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8006920:	2201      	movs	r2, #1
 8006922:	2109      	movs	r1, #9
 8006924:	f7ff ff8e 	bl	8006844 <std>
 8006928:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800692c:	2202      	movs	r2, #2
 800692e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006932:	2112      	movs	r1, #18
 8006934:	f7ff bf86 	b.w	8006844 <std>
 8006938:	20000484 	.word	0x20000484
 800693c:	2000034c 	.word	0x2000034c
 8006940:	080068b1 	.word	0x080068b1

08006944 <__sfp_lock_acquire>:
 8006944:	4801      	ldr	r0, [pc, #4]	; (800694c <__sfp_lock_acquire+0x8>)
 8006946:	f000 ba8e 	b.w	8006e66 <__retarget_lock_acquire_recursive>
 800694a:	bf00      	nop
 800694c:	2000048d 	.word	0x2000048d

08006950 <__sfp_lock_release>:
 8006950:	4801      	ldr	r0, [pc, #4]	; (8006958 <__sfp_lock_release+0x8>)
 8006952:	f000 ba89 	b.w	8006e68 <__retarget_lock_release_recursive>
 8006956:	bf00      	nop
 8006958:	2000048d 	.word	0x2000048d

0800695c <__sinit>:
 800695c:	b510      	push	{r4, lr}
 800695e:	4604      	mov	r4, r0
 8006960:	f7ff fff0 	bl	8006944 <__sfp_lock_acquire>
 8006964:	6a23      	ldr	r3, [r4, #32]
 8006966:	b11b      	cbz	r3, 8006970 <__sinit+0x14>
 8006968:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800696c:	f7ff bff0 	b.w	8006950 <__sfp_lock_release>
 8006970:	4b04      	ldr	r3, [pc, #16]	; (8006984 <__sinit+0x28>)
 8006972:	6223      	str	r3, [r4, #32]
 8006974:	4b04      	ldr	r3, [pc, #16]	; (8006988 <__sinit+0x2c>)
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	2b00      	cmp	r3, #0
 800697a:	d1f5      	bne.n	8006968 <__sinit+0xc>
 800697c:	f7ff ffc4 	bl	8006908 <global_stdio_init.part.0>
 8006980:	e7f2      	b.n	8006968 <__sinit+0xc>
 8006982:	bf00      	nop
 8006984:	080068c9 	.word	0x080068c9
 8006988:	20000484 	.word	0x20000484

0800698c <_fwalk_sglue>:
 800698c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006990:	4607      	mov	r7, r0
 8006992:	4688      	mov	r8, r1
 8006994:	4614      	mov	r4, r2
 8006996:	2600      	movs	r6, #0
 8006998:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800699c:	f1b9 0901 	subs.w	r9, r9, #1
 80069a0:	d505      	bpl.n	80069ae <_fwalk_sglue+0x22>
 80069a2:	6824      	ldr	r4, [r4, #0]
 80069a4:	2c00      	cmp	r4, #0
 80069a6:	d1f7      	bne.n	8006998 <_fwalk_sglue+0xc>
 80069a8:	4630      	mov	r0, r6
 80069aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80069ae:	89ab      	ldrh	r3, [r5, #12]
 80069b0:	2b01      	cmp	r3, #1
 80069b2:	d907      	bls.n	80069c4 <_fwalk_sglue+0x38>
 80069b4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80069b8:	3301      	adds	r3, #1
 80069ba:	d003      	beq.n	80069c4 <_fwalk_sglue+0x38>
 80069bc:	4629      	mov	r1, r5
 80069be:	4638      	mov	r0, r7
 80069c0:	47c0      	blx	r8
 80069c2:	4306      	orrs	r6, r0
 80069c4:	3568      	adds	r5, #104	; 0x68
 80069c6:	e7e9      	b.n	800699c <_fwalk_sglue+0x10>

080069c8 <iprintf>:
 80069c8:	b40f      	push	{r0, r1, r2, r3}
 80069ca:	b507      	push	{r0, r1, r2, lr}
 80069cc:	4906      	ldr	r1, [pc, #24]	; (80069e8 <iprintf+0x20>)
 80069ce:	ab04      	add	r3, sp, #16
 80069d0:	6808      	ldr	r0, [r1, #0]
 80069d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80069d6:	6881      	ldr	r1, [r0, #8]
 80069d8:	9301      	str	r3, [sp, #4]
 80069da:	f002 fdf9 	bl	80095d0 <_vfiprintf_r>
 80069de:	b003      	add	sp, #12
 80069e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80069e4:	b004      	add	sp, #16
 80069e6:	4770      	bx	lr
 80069e8:	20000074 	.word	0x20000074

080069ec <_puts_r>:
 80069ec:	6a03      	ldr	r3, [r0, #32]
 80069ee:	b570      	push	{r4, r5, r6, lr}
 80069f0:	6884      	ldr	r4, [r0, #8]
 80069f2:	4605      	mov	r5, r0
 80069f4:	460e      	mov	r6, r1
 80069f6:	b90b      	cbnz	r3, 80069fc <_puts_r+0x10>
 80069f8:	f7ff ffb0 	bl	800695c <__sinit>
 80069fc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80069fe:	07db      	lsls	r3, r3, #31
 8006a00:	d405      	bmi.n	8006a0e <_puts_r+0x22>
 8006a02:	89a3      	ldrh	r3, [r4, #12]
 8006a04:	0598      	lsls	r0, r3, #22
 8006a06:	d402      	bmi.n	8006a0e <_puts_r+0x22>
 8006a08:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006a0a:	f000 fa2c 	bl	8006e66 <__retarget_lock_acquire_recursive>
 8006a0e:	89a3      	ldrh	r3, [r4, #12]
 8006a10:	0719      	lsls	r1, r3, #28
 8006a12:	d513      	bpl.n	8006a3c <_puts_r+0x50>
 8006a14:	6923      	ldr	r3, [r4, #16]
 8006a16:	b18b      	cbz	r3, 8006a3c <_puts_r+0x50>
 8006a18:	3e01      	subs	r6, #1
 8006a1a:	68a3      	ldr	r3, [r4, #8]
 8006a1c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006a20:	3b01      	subs	r3, #1
 8006a22:	60a3      	str	r3, [r4, #8]
 8006a24:	b9e9      	cbnz	r1, 8006a62 <_puts_r+0x76>
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	da2e      	bge.n	8006a88 <_puts_r+0x9c>
 8006a2a:	4622      	mov	r2, r4
 8006a2c:	210a      	movs	r1, #10
 8006a2e:	4628      	mov	r0, r5
 8006a30:	f000 f89b 	bl	8006b6a <__swbuf_r>
 8006a34:	3001      	adds	r0, #1
 8006a36:	d007      	beq.n	8006a48 <_puts_r+0x5c>
 8006a38:	250a      	movs	r5, #10
 8006a3a:	e007      	b.n	8006a4c <_puts_r+0x60>
 8006a3c:	4621      	mov	r1, r4
 8006a3e:	4628      	mov	r0, r5
 8006a40:	f000 f8d0 	bl	8006be4 <__swsetup_r>
 8006a44:	2800      	cmp	r0, #0
 8006a46:	d0e7      	beq.n	8006a18 <_puts_r+0x2c>
 8006a48:	f04f 35ff 	mov.w	r5, #4294967295
 8006a4c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006a4e:	07da      	lsls	r2, r3, #31
 8006a50:	d405      	bmi.n	8006a5e <_puts_r+0x72>
 8006a52:	89a3      	ldrh	r3, [r4, #12]
 8006a54:	059b      	lsls	r3, r3, #22
 8006a56:	d402      	bmi.n	8006a5e <_puts_r+0x72>
 8006a58:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006a5a:	f000 fa05 	bl	8006e68 <__retarget_lock_release_recursive>
 8006a5e:	4628      	mov	r0, r5
 8006a60:	bd70      	pop	{r4, r5, r6, pc}
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	da04      	bge.n	8006a70 <_puts_r+0x84>
 8006a66:	69a2      	ldr	r2, [r4, #24]
 8006a68:	429a      	cmp	r2, r3
 8006a6a:	dc06      	bgt.n	8006a7a <_puts_r+0x8e>
 8006a6c:	290a      	cmp	r1, #10
 8006a6e:	d004      	beq.n	8006a7a <_puts_r+0x8e>
 8006a70:	6823      	ldr	r3, [r4, #0]
 8006a72:	1c5a      	adds	r2, r3, #1
 8006a74:	6022      	str	r2, [r4, #0]
 8006a76:	7019      	strb	r1, [r3, #0]
 8006a78:	e7cf      	b.n	8006a1a <_puts_r+0x2e>
 8006a7a:	4622      	mov	r2, r4
 8006a7c:	4628      	mov	r0, r5
 8006a7e:	f000 f874 	bl	8006b6a <__swbuf_r>
 8006a82:	3001      	adds	r0, #1
 8006a84:	d1c9      	bne.n	8006a1a <_puts_r+0x2e>
 8006a86:	e7df      	b.n	8006a48 <_puts_r+0x5c>
 8006a88:	6823      	ldr	r3, [r4, #0]
 8006a8a:	250a      	movs	r5, #10
 8006a8c:	1c5a      	adds	r2, r3, #1
 8006a8e:	6022      	str	r2, [r4, #0]
 8006a90:	701d      	strb	r5, [r3, #0]
 8006a92:	e7db      	b.n	8006a4c <_puts_r+0x60>

08006a94 <puts>:
 8006a94:	4b02      	ldr	r3, [pc, #8]	; (8006aa0 <puts+0xc>)
 8006a96:	4601      	mov	r1, r0
 8006a98:	6818      	ldr	r0, [r3, #0]
 8006a9a:	f7ff bfa7 	b.w	80069ec <_puts_r>
 8006a9e:	bf00      	nop
 8006aa0:	20000074 	.word	0x20000074

08006aa4 <siprintf>:
 8006aa4:	b40e      	push	{r1, r2, r3}
 8006aa6:	b500      	push	{lr}
 8006aa8:	b09c      	sub	sp, #112	; 0x70
 8006aaa:	ab1d      	add	r3, sp, #116	; 0x74
 8006aac:	9002      	str	r0, [sp, #8]
 8006aae:	9006      	str	r0, [sp, #24]
 8006ab0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006ab4:	4809      	ldr	r0, [pc, #36]	; (8006adc <siprintf+0x38>)
 8006ab6:	9107      	str	r1, [sp, #28]
 8006ab8:	9104      	str	r1, [sp, #16]
 8006aba:	4909      	ldr	r1, [pc, #36]	; (8006ae0 <siprintf+0x3c>)
 8006abc:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ac0:	9105      	str	r1, [sp, #20]
 8006ac2:	6800      	ldr	r0, [r0, #0]
 8006ac4:	9301      	str	r3, [sp, #4]
 8006ac6:	a902      	add	r1, sp, #8
 8006ac8:	f002 fc5a 	bl	8009380 <_svfiprintf_r>
 8006acc:	9b02      	ldr	r3, [sp, #8]
 8006ace:	2200      	movs	r2, #0
 8006ad0:	701a      	strb	r2, [r3, #0]
 8006ad2:	b01c      	add	sp, #112	; 0x70
 8006ad4:	f85d eb04 	ldr.w	lr, [sp], #4
 8006ad8:	b003      	add	sp, #12
 8006ada:	4770      	bx	lr
 8006adc:	20000074 	.word	0x20000074
 8006ae0:	ffff0208 	.word	0xffff0208

08006ae4 <__sread>:
 8006ae4:	b510      	push	{r4, lr}
 8006ae6:	460c      	mov	r4, r1
 8006ae8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006aec:	f000 f95c 	bl	8006da8 <_read_r>
 8006af0:	2800      	cmp	r0, #0
 8006af2:	bfab      	itete	ge
 8006af4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006af6:	89a3      	ldrhlt	r3, [r4, #12]
 8006af8:	181b      	addge	r3, r3, r0
 8006afa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006afe:	bfac      	ite	ge
 8006b00:	6563      	strge	r3, [r4, #84]	; 0x54
 8006b02:	81a3      	strhlt	r3, [r4, #12]
 8006b04:	bd10      	pop	{r4, pc}

08006b06 <__swrite>:
 8006b06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b0a:	461f      	mov	r7, r3
 8006b0c:	898b      	ldrh	r3, [r1, #12]
 8006b0e:	05db      	lsls	r3, r3, #23
 8006b10:	4605      	mov	r5, r0
 8006b12:	460c      	mov	r4, r1
 8006b14:	4616      	mov	r6, r2
 8006b16:	d505      	bpl.n	8006b24 <__swrite+0x1e>
 8006b18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b1c:	2302      	movs	r3, #2
 8006b1e:	2200      	movs	r2, #0
 8006b20:	f000 f930 	bl	8006d84 <_lseek_r>
 8006b24:	89a3      	ldrh	r3, [r4, #12]
 8006b26:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006b2a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006b2e:	81a3      	strh	r3, [r4, #12]
 8006b30:	4632      	mov	r2, r6
 8006b32:	463b      	mov	r3, r7
 8006b34:	4628      	mov	r0, r5
 8006b36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006b3a:	f000 b957 	b.w	8006dec <_write_r>

08006b3e <__sseek>:
 8006b3e:	b510      	push	{r4, lr}
 8006b40:	460c      	mov	r4, r1
 8006b42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b46:	f000 f91d 	bl	8006d84 <_lseek_r>
 8006b4a:	1c43      	adds	r3, r0, #1
 8006b4c:	89a3      	ldrh	r3, [r4, #12]
 8006b4e:	bf15      	itete	ne
 8006b50:	6560      	strne	r0, [r4, #84]	; 0x54
 8006b52:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006b56:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006b5a:	81a3      	strheq	r3, [r4, #12]
 8006b5c:	bf18      	it	ne
 8006b5e:	81a3      	strhne	r3, [r4, #12]
 8006b60:	bd10      	pop	{r4, pc}

08006b62 <__sclose>:
 8006b62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b66:	f000 b8fd 	b.w	8006d64 <_close_r>

08006b6a <__swbuf_r>:
 8006b6a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b6c:	460e      	mov	r6, r1
 8006b6e:	4614      	mov	r4, r2
 8006b70:	4605      	mov	r5, r0
 8006b72:	b118      	cbz	r0, 8006b7c <__swbuf_r+0x12>
 8006b74:	6a03      	ldr	r3, [r0, #32]
 8006b76:	b90b      	cbnz	r3, 8006b7c <__swbuf_r+0x12>
 8006b78:	f7ff fef0 	bl	800695c <__sinit>
 8006b7c:	69a3      	ldr	r3, [r4, #24]
 8006b7e:	60a3      	str	r3, [r4, #8]
 8006b80:	89a3      	ldrh	r3, [r4, #12]
 8006b82:	071a      	lsls	r2, r3, #28
 8006b84:	d525      	bpl.n	8006bd2 <__swbuf_r+0x68>
 8006b86:	6923      	ldr	r3, [r4, #16]
 8006b88:	b31b      	cbz	r3, 8006bd2 <__swbuf_r+0x68>
 8006b8a:	6823      	ldr	r3, [r4, #0]
 8006b8c:	6922      	ldr	r2, [r4, #16]
 8006b8e:	1a98      	subs	r0, r3, r2
 8006b90:	6963      	ldr	r3, [r4, #20]
 8006b92:	b2f6      	uxtb	r6, r6
 8006b94:	4283      	cmp	r3, r0
 8006b96:	4637      	mov	r7, r6
 8006b98:	dc04      	bgt.n	8006ba4 <__swbuf_r+0x3a>
 8006b9a:	4621      	mov	r1, r4
 8006b9c:	4628      	mov	r0, r5
 8006b9e:	f002 feb7 	bl	8009910 <_fflush_r>
 8006ba2:	b9e0      	cbnz	r0, 8006bde <__swbuf_r+0x74>
 8006ba4:	68a3      	ldr	r3, [r4, #8]
 8006ba6:	3b01      	subs	r3, #1
 8006ba8:	60a3      	str	r3, [r4, #8]
 8006baa:	6823      	ldr	r3, [r4, #0]
 8006bac:	1c5a      	adds	r2, r3, #1
 8006bae:	6022      	str	r2, [r4, #0]
 8006bb0:	701e      	strb	r6, [r3, #0]
 8006bb2:	6962      	ldr	r2, [r4, #20]
 8006bb4:	1c43      	adds	r3, r0, #1
 8006bb6:	429a      	cmp	r2, r3
 8006bb8:	d004      	beq.n	8006bc4 <__swbuf_r+0x5a>
 8006bba:	89a3      	ldrh	r3, [r4, #12]
 8006bbc:	07db      	lsls	r3, r3, #31
 8006bbe:	d506      	bpl.n	8006bce <__swbuf_r+0x64>
 8006bc0:	2e0a      	cmp	r6, #10
 8006bc2:	d104      	bne.n	8006bce <__swbuf_r+0x64>
 8006bc4:	4621      	mov	r1, r4
 8006bc6:	4628      	mov	r0, r5
 8006bc8:	f002 fea2 	bl	8009910 <_fflush_r>
 8006bcc:	b938      	cbnz	r0, 8006bde <__swbuf_r+0x74>
 8006bce:	4638      	mov	r0, r7
 8006bd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006bd2:	4621      	mov	r1, r4
 8006bd4:	4628      	mov	r0, r5
 8006bd6:	f000 f805 	bl	8006be4 <__swsetup_r>
 8006bda:	2800      	cmp	r0, #0
 8006bdc:	d0d5      	beq.n	8006b8a <__swbuf_r+0x20>
 8006bde:	f04f 37ff 	mov.w	r7, #4294967295
 8006be2:	e7f4      	b.n	8006bce <__swbuf_r+0x64>

08006be4 <__swsetup_r>:
 8006be4:	b538      	push	{r3, r4, r5, lr}
 8006be6:	4b2a      	ldr	r3, [pc, #168]	; (8006c90 <__swsetup_r+0xac>)
 8006be8:	4605      	mov	r5, r0
 8006bea:	6818      	ldr	r0, [r3, #0]
 8006bec:	460c      	mov	r4, r1
 8006bee:	b118      	cbz	r0, 8006bf8 <__swsetup_r+0x14>
 8006bf0:	6a03      	ldr	r3, [r0, #32]
 8006bf2:	b90b      	cbnz	r3, 8006bf8 <__swsetup_r+0x14>
 8006bf4:	f7ff feb2 	bl	800695c <__sinit>
 8006bf8:	89a3      	ldrh	r3, [r4, #12]
 8006bfa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006bfe:	0718      	lsls	r0, r3, #28
 8006c00:	d422      	bmi.n	8006c48 <__swsetup_r+0x64>
 8006c02:	06d9      	lsls	r1, r3, #27
 8006c04:	d407      	bmi.n	8006c16 <__swsetup_r+0x32>
 8006c06:	2309      	movs	r3, #9
 8006c08:	602b      	str	r3, [r5, #0]
 8006c0a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006c0e:	81a3      	strh	r3, [r4, #12]
 8006c10:	f04f 30ff 	mov.w	r0, #4294967295
 8006c14:	e034      	b.n	8006c80 <__swsetup_r+0x9c>
 8006c16:	0758      	lsls	r0, r3, #29
 8006c18:	d512      	bpl.n	8006c40 <__swsetup_r+0x5c>
 8006c1a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006c1c:	b141      	cbz	r1, 8006c30 <__swsetup_r+0x4c>
 8006c1e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006c22:	4299      	cmp	r1, r3
 8006c24:	d002      	beq.n	8006c2c <__swsetup_r+0x48>
 8006c26:	4628      	mov	r0, r5
 8006c28:	f000 ffc0 	bl	8007bac <_free_r>
 8006c2c:	2300      	movs	r3, #0
 8006c2e:	6363      	str	r3, [r4, #52]	; 0x34
 8006c30:	89a3      	ldrh	r3, [r4, #12]
 8006c32:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006c36:	81a3      	strh	r3, [r4, #12]
 8006c38:	2300      	movs	r3, #0
 8006c3a:	6063      	str	r3, [r4, #4]
 8006c3c:	6923      	ldr	r3, [r4, #16]
 8006c3e:	6023      	str	r3, [r4, #0]
 8006c40:	89a3      	ldrh	r3, [r4, #12]
 8006c42:	f043 0308 	orr.w	r3, r3, #8
 8006c46:	81a3      	strh	r3, [r4, #12]
 8006c48:	6923      	ldr	r3, [r4, #16]
 8006c4a:	b94b      	cbnz	r3, 8006c60 <__swsetup_r+0x7c>
 8006c4c:	89a3      	ldrh	r3, [r4, #12]
 8006c4e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006c52:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006c56:	d003      	beq.n	8006c60 <__swsetup_r+0x7c>
 8006c58:	4621      	mov	r1, r4
 8006c5a:	4628      	mov	r0, r5
 8006c5c:	f002 feb8 	bl	80099d0 <__smakebuf_r>
 8006c60:	89a0      	ldrh	r0, [r4, #12]
 8006c62:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006c66:	f010 0301 	ands.w	r3, r0, #1
 8006c6a:	d00a      	beq.n	8006c82 <__swsetup_r+0x9e>
 8006c6c:	2300      	movs	r3, #0
 8006c6e:	60a3      	str	r3, [r4, #8]
 8006c70:	6963      	ldr	r3, [r4, #20]
 8006c72:	425b      	negs	r3, r3
 8006c74:	61a3      	str	r3, [r4, #24]
 8006c76:	6923      	ldr	r3, [r4, #16]
 8006c78:	b943      	cbnz	r3, 8006c8c <__swsetup_r+0xa8>
 8006c7a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006c7e:	d1c4      	bne.n	8006c0a <__swsetup_r+0x26>
 8006c80:	bd38      	pop	{r3, r4, r5, pc}
 8006c82:	0781      	lsls	r1, r0, #30
 8006c84:	bf58      	it	pl
 8006c86:	6963      	ldrpl	r3, [r4, #20]
 8006c88:	60a3      	str	r3, [r4, #8]
 8006c8a:	e7f4      	b.n	8006c76 <__swsetup_r+0x92>
 8006c8c:	2000      	movs	r0, #0
 8006c8e:	e7f7      	b.n	8006c80 <__swsetup_r+0x9c>
 8006c90:	20000074 	.word	0x20000074

08006c94 <memset>:
 8006c94:	4402      	add	r2, r0
 8006c96:	4603      	mov	r3, r0
 8006c98:	4293      	cmp	r3, r2
 8006c9a:	d100      	bne.n	8006c9e <memset+0xa>
 8006c9c:	4770      	bx	lr
 8006c9e:	f803 1b01 	strb.w	r1, [r3], #1
 8006ca2:	e7f9      	b.n	8006c98 <memset+0x4>

08006ca4 <strtok>:
 8006ca4:	4b16      	ldr	r3, [pc, #88]	; (8006d00 <strtok+0x5c>)
 8006ca6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006ca8:	681e      	ldr	r6, [r3, #0]
 8006caa:	6c74      	ldr	r4, [r6, #68]	; 0x44
 8006cac:	4605      	mov	r5, r0
 8006cae:	b9fc      	cbnz	r4, 8006cf0 <strtok+0x4c>
 8006cb0:	2050      	movs	r0, #80	; 0x50
 8006cb2:	9101      	str	r1, [sp, #4]
 8006cb4:	f7fe fe94 	bl	80059e0 <malloc>
 8006cb8:	9901      	ldr	r1, [sp, #4]
 8006cba:	6470      	str	r0, [r6, #68]	; 0x44
 8006cbc:	4602      	mov	r2, r0
 8006cbe:	b920      	cbnz	r0, 8006cca <strtok+0x26>
 8006cc0:	4b10      	ldr	r3, [pc, #64]	; (8006d04 <strtok+0x60>)
 8006cc2:	4811      	ldr	r0, [pc, #68]	; (8006d08 <strtok+0x64>)
 8006cc4:	215b      	movs	r1, #91	; 0x5b
 8006cc6:	f000 f8d7 	bl	8006e78 <__assert_func>
 8006cca:	e9c0 4400 	strd	r4, r4, [r0]
 8006cce:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8006cd2:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8006cd6:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8006cda:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8006cde:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8006ce2:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8006ce6:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8006cea:	6184      	str	r4, [r0, #24]
 8006cec:	7704      	strb	r4, [r0, #28]
 8006cee:	6244      	str	r4, [r0, #36]	; 0x24
 8006cf0:	6c72      	ldr	r2, [r6, #68]	; 0x44
 8006cf2:	2301      	movs	r3, #1
 8006cf4:	4628      	mov	r0, r5
 8006cf6:	b002      	add	sp, #8
 8006cf8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006cfc:	f000 b806 	b.w	8006d0c <__strtok_r>
 8006d00:	20000074 	.word	0x20000074
 8006d04:	0800a4a5 	.word	0x0800a4a5
 8006d08:	0800a4bc 	.word	0x0800a4bc

08006d0c <__strtok_r>:
 8006d0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006d0e:	b908      	cbnz	r0, 8006d14 <__strtok_r+0x8>
 8006d10:	6810      	ldr	r0, [r2, #0]
 8006d12:	b188      	cbz	r0, 8006d38 <__strtok_r+0x2c>
 8006d14:	4604      	mov	r4, r0
 8006d16:	4620      	mov	r0, r4
 8006d18:	f814 5b01 	ldrb.w	r5, [r4], #1
 8006d1c:	460f      	mov	r7, r1
 8006d1e:	f817 6b01 	ldrb.w	r6, [r7], #1
 8006d22:	b91e      	cbnz	r6, 8006d2c <__strtok_r+0x20>
 8006d24:	b965      	cbnz	r5, 8006d40 <__strtok_r+0x34>
 8006d26:	6015      	str	r5, [r2, #0]
 8006d28:	4628      	mov	r0, r5
 8006d2a:	e005      	b.n	8006d38 <__strtok_r+0x2c>
 8006d2c:	42b5      	cmp	r5, r6
 8006d2e:	d1f6      	bne.n	8006d1e <__strtok_r+0x12>
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d1f0      	bne.n	8006d16 <__strtok_r+0xa>
 8006d34:	6014      	str	r4, [r2, #0]
 8006d36:	7003      	strb	r3, [r0, #0]
 8006d38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d3a:	461c      	mov	r4, r3
 8006d3c:	e00c      	b.n	8006d58 <__strtok_r+0x4c>
 8006d3e:	b915      	cbnz	r5, 8006d46 <__strtok_r+0x3a>
 8006d40:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006d44:	460e      	mov	r6, r1
 8006d46:	f816 5b01 	ldrb.w	r5, [r6], #1
 8006d4a:	42ab      	cmp	r3, r5
 8006d4c:	d1f7      	bne.n	8006d3e <__strtok_r+0x32>
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d0f3      	beq.n	8006d3a <__strtok_r+0x2e>
 8006d52:	2300      	movs	r3, #0
 8006d54:	f804 3c01 	strb.w	r3, [r4, #-1]
 8006d58:	6014      	str	r4, [r2, #0]
 8006d5a:	e7ed      	b.n	8006d38 <__strtok_r+0x2c>

08006d5c <_localeconv_r>:
 8006d5c:	4800      	ldr	r0, [pc, #0]	; (8006d60 <_localeconv_r+0x4>)
 8006d5e:	4770      	bx	lr
 8006d60:	20000168 	.word	0x20000168

08006d64 <_close_r>:
 8006d64:	b538      	push	{r3, r4, r5, lr}
 8006d66:	4d06      	ldr	r5, [pc, #24]	; (8006d80 <_close_r+0x1c>)
 8006d68:	2300      	movs	r3, #0
 8006d6a:	4604      	mov	r4, r0
 8006d6c:	4608      	mov	r0, r1
 8006d6e:	602b      	str	r3, [r5, #0]
 8006d70:	f7fb fa95 	bl	800229e <_close>
 8006d74:	1c43      	adds	r3, r0, #1
 8006d76:	d102      	bne.n	8006d7e <_close_r+0x1a>
 8006d78:	682b      	ldr	r3, [r5, #0]
 8006d7a:	b103      	cbz	r3, 8006d7e <_close_r+0x1a>
 8006d7c:	6023      	str	r3, [r4, #0]
 8006d7e:	bd38      	pop	{r3, r4, r5, pc}
 8006d80:	20000488 	.word	0x20000488

08006d84 <_lseek_r>:
 8006d84:	b538      	push	{r3, r4, r5, lr}
 8006d86:	4d07      	ldr	r5, [pc, #28]	; (8006da4 <_lseek_r+0x20>)
 8006d88:	4604      	mov	r4, r0
 8006d8a:	4608      	mov	r0, r1
 8006d8c:	4611      	mov	r1, r2
 8006d8e:	2200      	movs	r2, #0
 8006d90:	602a      	str	r2, [r5, #0]
 8006d92:	461a      	mov	r2, r3
 8006d94:	f7fb faaa 	bl	80022ec <_lseek>
 8006d98:	1c43      	adds	r3, r0, #1
 8006d9a:	d102      	bne.n	8006da2 <_lseek_r+0x1e>
 8006d9c:	682b      	ldr	r3, [r5, #0]
 8006d9e:	b103      	cbz	r3, 8006da2 <_lseek_r+0x1e>
 8006da0:	6023      	str	r3, [r4, #0]
 8006da2:	bd38      	pop	{r3, r4, r5, pc}
 8006da4:	20000488 	.word	0x20000488

08006da8 <_read_r>:
 8006da8:	b538      	push	{r3, r4, r5, lr}
 8006daa:	4d07      	ldr	r5, [pc, #28]	; (8006dc8 <_read_r+0x20>)
 8006dac:	4604      	mov	r4, r0
 8006dae:	4608      	mov	r0, r1
 8006db0:	4611      	mov	r1, r2
 8006db2:	2200      	movs	r2, #0
 8006db4:	602a      	str	r2, [r5, #0]
 8006db6:	461a      	mov	r2, r3
 8006db8:	f7fb fa38 	bl	800222c <_read>
 8006dbc:	1c43      	adds	r3, r0, #1
 8006dbe:	d102      	bne.n	8006dc6 <_read_r+0x1e>
 8006dc0:	682b      	ldr	r3, [r5, #0]
 8006dc2:	b103      	cbz	r3, 8006dc6 <_read_r+0x1e>
 8006dc4:	6023      	str	r3, [r4, #0]
 8006dc6:	bd38      	pop	{r3, r4, r5, pc}
 8006dc8:	20000488 	.word	0x20000488

08006dcc <_sbrk_r>:
 8006dcc:	b538      	push	{r3, r4, r5, lr}
 8006dce:	4d06      	ldr	r5, [pc, #24]	; (8006de8 <_sbrk_r+0x1c>)
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	4604      	mov	r4, r0
 8006dd4:	4608      	mov	r0, r1
 8006dd6:	602b      	str	r3, [r5, #0]
 8006dd8:	f7fb fa96 	bl	8002308 <_sbrk>
 8006ddc:	1c43      	adds	r3, r0, #1
 8006dde:	d102      	bne.n	8006de6 <_sbrk_r+0x1a>
 8006de0:	682b      	ldr	r3, [r5, #0]
 8006de2:	b103      	cbz	r3, 8006de6 <_sbrk_r+0x1a>
 8006de4:	6023      	str	r3, [r4, #0]
 8006de6:	bd38      	pop	{r3, r4, r5, pc}
 8006de8:	20000488 	.word	0x20000488

08006dec <_write_r>:
 8006dec:	b538      	push	{r3, r4, r5, lr}
 8006dee:	4d07      	ldr	r5, [pc, #28]	; (8006e0c <_write_r+0x20>)
 8006df0:	4604      	mov	r4, r0
 8006df2:	4608      	mov	r0, r1
 8006df4:	4611      	mov	r1, r2
 8006df6:	2200      	movs	r2, #0
 8006df8:	602a      	str	r2, [r5, #0]
 8006dfa:	461a      	mov	r2, r3
 8006dfc:	f7fb fa33 	bl	8002266 <_write>
 8006e00:	1c43      	adds	r3, r0, #1
 8006e02:	d102      	bne.n	8006e0a <_write_r+0x1e>
 8006e04:	682b      	ldr	r3, [r5, #0]
 8006e06:	b103      	cbz	r3, 8006e0a <_write_r+0x1e>
 8006e08:	6023      	str	r3, [r4, #0]
 8006e0a:	bd38      	pop	{r3, r4, r5, pc}
 8006e0c:	20000488 	.word	0x20000488

08006e10 <__errno>:
 8006e10:	4b01      	ldr	r3, [pc, #4]	; (8006e18 <__errno+0x8>)
 8006e12:	6818      	ldr	r0, [r3, #0]
 8006e14:	4770      	bx	lr
 8006e16:	bf00      	nop
 8006e18:	20000074 	.word	0x20000074

08006e1c <__libc_init_array>:
 8006e1c:	b570      	push	{r4, r5, r6, lr}
 8006e1e:	4d0d      	ldr	r5, [pc, #52]	; (8006e54 <__libc_init_array+0x38>)
 8006e20:	4c0d      	ldr	r4, [pc, #52]	; (8006e58 <__libc_init_array+0x3c>)
 8006e22:	1b64      	subs	r4, r4, r5
 8006e24:	10a4      	asrs	r4, r4, #2
 8006e26:	2600      	movs	r6, #0
 8006e28:	42a6      	cmp	r6, r4
 8006e2a:	d109      	bne.n	8006e40 <__libc_init_array+0x24>
 8006e2c:	4d0b      	ldr	r5, [pc, #44]	; (8006e5c <__libc_init_array+0x40>)
 8006e2e:	4c0c      	ldr	r4, [pc, #48]	; (8006e60 <__libc_init_array+0x44>)
 8006e30:	f003 fa7c 	bl	800a32c <_init>
 8006e34:	1b64      	subs	r4, r4, r5
 8006e36:	10a4      	asrs	r4, r4, #2
 8006e38:	2600      	movs	r6, #0
 8006e3a:	42a6      	cmp	r6, r4
 8006e3c:	d105      	bne.n	8006e4a <__libc_init_array+0x2e>
 8006e3e:	bd70      	pop	{r4, r5, r6, pc}
 8006e40:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e44:	4798      	blx	r3
 8006e46:	3601      	adds	r6, #1
 8006e48:	e7ee      	b.n	8006e28 <__libc_init_array+0xc>
 8006e4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e4e:	4798      	blx	r3
 8006e50:	3601      	adds	r6, #1
 8006e52:	e7f2      	b.n	8006e3a <__libc_init_array+0x1e>
 8006e54:	0800a8fc 	.word	0x0800a8fc
 8006e58:	0800a8fc 	.word	0x0800a8fc
 8006e5c:	0800a8fc 	.word	0x0800a8fc
 8006e60:	0800a900 	.word	0x0800a900

08006e64 <__retarget_lock_init_recursive>:
 8006e64:	4770      	bx	lr

08006e66 <__retarget_lock_acquire_recursive>:
 8006e66:	4770      	bx	lr

08006e68 <__retarget_lock_release_recursive>:
 8006e68:	4770      	bx	lr
	...

08006e6c <nanf>:
 8006e6c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8006e74 <nanf+0x8>
 8006e70:	4770      	bx	lr
 8006e72:	bf00      	nop
 8006e74:	7fc00000 	.word	0x7fc00000

08006e78 <__assert_func>:
 8006e78:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006e7a:	4614      	mov	r4, r2
 8006e7c:	461a      	mov	r2, r3
 8006e7e:	4b09      	ldr	r3, [pc, #36]	; (8006ea4 <__assert_func+0x2c>)
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	4605      	mov	r5, r0
 8006e84:	68d8      	ldr	r0, [r3, #12]
 8006e86:	b14c      	cbz	r4, 8006e9c <__assert_func+0x24>
 8006e88:	4b07      	ldr	r3, [pc, #28]	; (8006ea8 <__assert_func+0x30>)
 8006e8a:	9100      	str	r1, [sp, #0]
 8006e8c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006e90:	4906      	ldr	r1, [pc, #24]	; (8006eac <__assert_func+0x34>)
 8006e92:	462b      	mov	r3, r5
 8006e94:	f002 fd64 	bl	8009960 <fiprintf>
 8006e98:	f002 fe3a 	bl	8009b10 <abort>
 8006e9c:	4b04      	ldr	r3, [pc, #16]	; (8006eb0 <__assert_func+0x38>)
 8006e9e:	461c      	mov	r4, r3
 8006ea0:	e7f3      	b.n	8006e8a <__assert_func+0x12>
 8006ea2:	bf00      	nop
 8006ea4:	20000074 	.word	0x20000074
 8006ea8:	0800a516 	.word	0x0800a516
 8006eac:	0800a523 	.word	0x0800a523
 8006eb0:	0800a551 	.word	0x0800a551

08006eb4 <quorem>:
 8006eb4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006eb8:	6903      	ldr	r3, [r0, #16]
 8006eba:	690c      	ldr	r4, [r1, #16]
 8006ebc:	42a3      	cmp	r3, r4
 8006ebe:	4607      	mov	r7, r0
 8006ec0:	db7e      	blt.n	8006fc0 <quorem+0x10c>
 8006ec2:	3c01      	subs	r4, #1
 8006ec4:	f101 0814 	add.w	r8, r1, #20
 8006ec8:	f100 0514 	add.w	r5, r0, #20
 8006ecc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006ed0:	9301      	str	r3, [sp, #4]
 8006ed2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006ed6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006eda:	3301      	adds	r3, #1
 8006edc:	429a      	cmp	r2, r3
 8006ede:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006ee2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006ee6:	fbb2 f6f3 	udiv	r6, r2, r3
 8006eea:	d331      	bcc.n	8006f50 <quorem+0x9c>
 8006eec:	f04f 0e00 	mov.w	lr, #0
 8006ef0:	4640      	mov	r0, r8
 8006ef2:	46ac      	mov	ip, r5
 8006ef4:	46f2      	mov	sl, lr
 8006ef6:	f850 2b04 	ldr.w	r2, [r0], #4
 8006efa:	b293      	uxth	r3, r2
 8006efc:	fb06 e303 	mla	r3, r6, r3, lr
 8006f00:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006f04:	0c1a      	lsrs	r2, r3, #16
 8006f06:	b29b      	uxth	r3, r3
 8006f08:	ebaa 0303 	sub.w	r3, sl, r3
 8006f0c:	f8dc a000 	ldr.w	sl, [ip]
 8006f10:	fa13 f38a 	uxtah	r3, r3, sl
 8006f14:	fb06 220e 	mla	r2, r6, lr, r2
 8006f18:	9300      	str	r3, [sp, #0]
 8006f1a:	9b00      	ldr	r3, [sp, #0]
 8006f1c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006f20:	b292      	uxth	r2, r2
 8006f22:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006f26:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006f2a:	f8bd 3000 	ldrh.w	r3, [sp]
 8006f2e:	4581      	cmp	r9, r0
 8006f30:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006f34:	f84c 3b04 	str.w	r3, [ip], #4
 8006f38:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006f3c:	d2db      	bcs.n	8006ef6 <quorem+0x42>
 8006f3e:	f855 300b 	ldr.w	r3, [r5, fp]
 8006f42:	b92b      	cbnz	r3, 8006f50 <quorem+0x9c>
 8006f44:	9b01      	ldr	r3, [sp, #4]
 8006f46:	3b04      	subs	r3, #4
 8006f48:	429d      	cmp	r5, r3
 8006f4a:	461a      	mov	r2, r3
 8006f4c:	d32c      	bcc.n	8006fa8 <quorem+0xf4>
 8006f4e:	613c      	str	r4, [r7, #16]
 8006f50:	4638      	mov	r0, r7
 8006f52:	f001 f93d 	bl	80081d0 <__mcmp>
 8006f56:	2800      	cmp	r0, #0
 8006f58:	db22      	blt.n	8006fa0 <quorem+0xec>
 8006f5a:	3601      	adds	r6, #1
 8006f5c:	4629      	mov	r1, r5
 8006f5e:	2000      	movs	r0, #0
 8006f60:	f858 2b04 	ldr.w	r2, [r8], #4
 8006f64:	f8d1 c000 	ldr.w	ip, [r1]
 8006f68:	b293      	uxth	r3, r2
 8006f6a:	1ac3      	subs	r3, r0, r3
 8006f6c:	0c12      	lsrs	r2, r2, #16
 8006f6e:	fa13 f38c 	uxtah	r3, r3, ip
 8006f72:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8006f76:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006f7a:	b29b      	uxth	r3, r3
 8006f7c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006f80:	45c1      	cmp	r9, r8
 8006f82:	f841 3b04 	str.w	r3, [r1], #4
 8006f86:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006f8a:	d2e9      	bcs.n	8006f60 <quorem+0xac>
 8006f8c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006f90:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006f94:	b922      	cbnz	r2, 8006fa0 <quorem+0xec>
 8006f96:	3b04      	subs	r3, #4
 8006f98:	429d      	cmp	r5, r3
 8006f9a:	461a      	mov	r2, r3
 8006f9c:	d30a      	bcc.n	8006fb4 <quorem+0x100>
 8006f9e:	613c      	str	r4, [r7, #16]
 8006fa0:	4630      	mov	r0, r6
 8006fa2:	b003      	add	sp, #12
 8006fa4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fa8:	6812      	ldr	r2, [r2, #0]
 8006faa:	3b04      	subs	r3, #4
 8006fac:	2a00      	cmp	r2, #0
 8006fae:	d1ce      	bne.n	8006f4e <quorem+0x9a>
 8006fb0:	3c01      	subs	r4, #1
 8006fb2:	e7c9      	b.n	8006f48 <quorem+0x94>
 8006fb4:	6812      	ldr	r2, [r2, #0]
 8006fb6:	3b04      	subs	r3, #4
 8006fb8:	2a00      	cmp	r2, #0
 8006fba:	d1f0      	bne.n	8006f9e <quorem+0xea>
 8006fbc:	3c01      	subs	r4, #1
 8006fbe:	e7eb      	b.n	8006f98 <quorem+0xe4>
 8006fc0:	2000      	movs	r0, #0
 8006fc2:	e7ee      	b.n	8006fa2 <quorem+0xee>
 8006fc4:	0000      	movs	r0, r0
	...

08006fc8 <_dtoa_r>:
 8006fc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fcc:	ed2d 8b04 	vpush	{d8-d9}
 8006fd0:	69c5      	ldr	r5, [r0, #28]
 8006fd2:	b093      	sub	sp, #76	; 0x4c
 8006fd4:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006fd8:	ec57 6b10 	vmov	r6, r7, d0
 8006fdc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006fe0:	9107      	str	r1, [sp, #28]
 8006fe2:	4604      	mov	r4, r0
 8006fe4:	920a      	str	r2, [sp, #40]	; 0x28
 8006fe6:	930d      	str	r3, [sp, #52]	; 0x34
 8006fe8:	b975      	cbnz	r5, 8007008 <_dtoa_r+0x40>
 8006fea:	2010      	movs	r0, #16
 8006fec:	f7fe fcf8 	bl	80059e0 <malloc>
 8006ff0:	4602      	mov	r2, r0
 8006ff2:	61e0      	str	r0, [r4, #28]
 8006ff4:	b920      	cbnz	r0, 8007000 <_dtoa_r+0x38>
 8006ff6:	4bae      	ldr	r3, [pc, #696]	; (80072b0 <_dtoa_r+0x2e8>)
 8006ff8:	21ef      	movs	r1, #239	; 0xef
 8006ffa:	48ae      	ldr	r0, [pc, #696]	; (80072b4 <_dtoa_r+0x2ec>)
 8006ffc:	f7ff ff3c 	bl	8006e78 <__assert_func>
 8007000:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007004:	6005      	str	r5, [r0, #0]
 8007006:	60c5      	str	r5, [r0, #12]
 8007008:	69e3      	ldr	r3, [r4, #28]
 800700a:	6819      	ldr	r1, [r3, #0]
 800700c:	b151      	cbz	r1, 8007024 <_dtoa_r+0x5c>
 800700e:	685a      	ldr	r2, [r3, #4]
 8007010:	604a      	str	r2, [r1, #4]
 8007012:	2301      	movs	r3, #1
 8007014:	4093      	lsls	r3, r2
 8007016:	608b      	str	r3, [r1, #8]
 8007018:	4620      	mov	r0, r4
 800701a:	f000 fe53 	bl	8007cc4 <_Bfree>
 800701e:	69e3      	ldr	r3, [r4, #28]
 8007020:	2200      	movs	r2, #0
 8007022:	601a      	str	r2, [r3, #0]
 8007024:	1e3b      	subs	r3, r7, #0
 8007026:	bfbb      	ittet	lt
 8007028:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800702c:	9303      	strlt	r3, [sp, #12]
 800702e:	2300      	movge	r3, #0
 8007030:	2201      	movlt	r2, #1
 8007032:	bfac      	ite	ge
 8007034:	f8c8 3000 	strge.w	r3, [r8]
 8007038:	f8c8 2000 	strlt.w	r2, [r8]
 800703c:	4b9e      	ldr	r3, [pc, #632]	; (80072b8 <_dtoa_r+0x2f0>)
 800703e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007042:	ea33 0308 	bics.w	r3, r3, r8
 8007046:	d11b      	bne.n	8007080 <_dtoa_r+0xb8>
 8007048:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800704a:	f242 730f 	movw	r3, #9999	; 0x270f
 800704e:	6013      	str	r3, [r2, #0]
 8007050:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8007054:	4333      	orrs	r3, r6
 8007056:	f000 8593 	beq.w	8007b80 <_dtoa_r+0xbb8>
 800705a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800705c:	b963      	cbnz	r3, 8007078 <_dtoa_r+0xb0>
 800705e:	4b97      	ldr	r3, [pc, #604]	; (80072bc <_dtoa_r+0x2f4>)
 8007060:	e027      	b.n	80070b2 <_dtoa_r+0xea>
 8007062:	4b97      	ldr	r3, [pc, #604]	; (80072c0 <_dtoa_r+0x2f8>)
 8007064:	9300      	str	r3, [sp, #0]
 8007066:	3308      	adds	r3, #8
 8007068:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800706a:	6013      	str	r3, [r2, #0]
 800706c:	9800      	ldr	r0, [sp, #0]
 800706e:	b013      	add	sp, #76	; 0x4c
 8007070:	ecbd 8b04 	vpop	{d8-d9}
 8007074:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007078:	4b90      	ldr	r3, [pc, #576]	; (80072bc <_dtoa_r+0x2f4>)
 800707a:	9300      	str	r3, [sp, #0]
 800707c:	3303      	adds	r3, #3
 800707e:	e7f3      	b.n	8007068 <_dtoa_r+0xa0>
 8007080:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007084:	2200      	movs	r2, #0
 8007086:	ec51 0b17 	vmov	r0, r1, d7
 800708a:	eeb0 8a47 	vmov.f32	s16, s14
 800708e:	eef0 8a67 	vmov.f32	s17, s15
 8007092:	2300      	movs	r3, #0
 8007094:	f7f9 fd48 	bl	8000b28 <__aeabi_dcmpeq>
 8007098:	4681      	mov	r9, r0
 800709a:	b160      	cbz	r0, 80070b6 <_dtoa_r+0xee>
 800709c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800709e:	2301      	movs	r3, #1
 80070a0:	6013      	str	r3, [r2, #0]
 80070a2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	f000 8568 	beq.w	8007b7a <_dtoa_r+0xbb2>
 80070aa:	4b86      	ldr	r3, [pc, #536]	; (80072c4 <_dtoa_r+0x2fc>)
 80070ac:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80070ae:	6013      	str	r3, [r2, #0]
 80070b0:	3b01      	subs	r3, #1
 80070b2:	9300      	str	r3, [sp, #0]
 80070b4:	e7da      	b.n	800706c <_dtoa_r+0xa4>
 80070b6:	aa10      	add	r2, sp, #64	; 0x40
 80070b8:	a911      	add	r1, sp, #68	; 0x44
 80070ba:	4620      	mov	r0, r4
 80070bc:	eeb0 0a48 	vmov.f32	s0, s16
 80070c0:	eef0 0a68 	vmov.f32	s1, s17
 80070c4:	f001 f99a 	bl	80083fc <__d2b>
 80070c8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80070cc:	4682      	mov	sl, r0
 80070ce:	2d00      	cmp	r5, #0
 80070d0:	d07f      	beq.n	80071d2 <_dtoa_r+0x20a>
 80070d2:	ee18 3a90 	vmov	r3, s17
 80070d6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80070da:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80070de:	ec51 0b18 	vmov	r0, r1, d8
 80070e2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80070e6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80070ea:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80070ee:	4619      	mov	r1, r3
 80070f0:	2200      	movs	r2, #0
 80070f2:	4b75      	ldr	r3, [pc, #468]	; (80072c8 <_dtoa_r+0x300>)
 80070f4:	f7f9 f8f8 	bl	80002e8 <__aeabi_dsub>
 80070f8:	a367      	add	r3, pc, #412	; (adr r3, 8007298 <_dtoa_r+0x2d0>)
 80070fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070fe:	f7f9 faab 	bl	8000658 <__aeabi_dmul>
 8007102:	a367      	add	r3, pc, #412	; (adr r3, 80072a0 <_dtoa_r+0x2d8>)
 8007104:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007108:	f7f9 f8f0 	bl	80002ec <__adddf3>
 800710c:	4606      	mov	r6, r0
 800710e:	4628      	mov	r0, r5
 8007110:	460f      	mov	r7, r1
 8007112:	f7f9 fa37 	bl	8000584 <__aeabi_i2d>
 8007116:	a364      	add	r3, pc, #400	; (adr r3, 80072a8 <_dtoa_r+0x2e0>)
 8007118:	e9d3 2300 	ldrd	r2, r3, [r3]
 800711c:	f7f9 fa9c 	bl	8000658 <__aeabi_dmul>
 8007120:	4602      	mov	r2, r0
 8007122:	460b      	mov	r3, r1
 8007124:	4630      	mov	r0, r6
 8007126:	4639      	mov	r1, r7
 8007128:	f7f9 f8e0 	bl	80002ec <__adddf3>
 800712c:	4606      	mov	r6, r0
 800712e:	460f      	mov	r7, r1
 8007130:	f7f9 fd42 	bl	8000bb8 <__aeabi_d2iz>
 8007134:	2200      	movs	r2, #0
 8007136:	4683      	mov	fp, r0
 8007138:	2300      	movs	r3, #0
 800713a:	4630      	mov	r0, r6
 800713c:	4639      	mov	r1, r7
 800713e:	f7f9 fcfd 	bl	8000b3c <__aeabi_dcmplt>
 8007142:	b148      	cbz	r0, 8007158 <_dtoa_r+0x190>
 8007144:	4658      	mov	r0, fp
 8007146:	f7f9 fa1d 	bl	8000584 <__aeabi_i2d>
 800714a:	4632      	mov	r2, r6
 800714c:	463b      	mov	r3, r7
 800714e:	f7f9 fceb 	bl	8000b28 <__aeabi_dcmpeq>
 8007152:	b908      	cbnz	r0, 8007158 <_dtoa_r+0x190>
 8007154:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007158:	f1bb 0f16 	cmp.w	fp, #22
 800715c:	d857      	bhi.n	800720e <_dtoa_r+0x246>
 800715e:	4b5b      	ldr	r3, [pc, #364]	; (80072cc <_dtoa_r+0x304>)
 8007160:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007164:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007168:	ec51 0b18 	vmov	r0, r1, d8
 800716c:	f7f9 fce6 	bl	8000b3c <__aeabi_dcmplt>
 8007170:	2800      	cmp	r0, #0
 8007172:	d04e      	beq.n	8007212 <_dtoa_r+0x24a>
 8007174:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007178:	2300      	movs	r3, #0
 800717a:	930c      	str	r3, [sp, #48]	; 0x30
 800717c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800717e:	1b5b      	subs	r3, r3, r5
 8007180:	1e5a      	subs	r2, r3, #1
 8007182:	bf45      	ittet	mi
 8007184:	f1c3 0301 	rsbmi	r3, r3, #1
 8007188:	9305      	strmi	r3, [sp, #20]
 800718a:	2300      	movpl	r3, #0
 800718c:	2300      	movmi	r3, #0
 800718e:	9206      	str	r2, [sp, #24]
 8007190:	bf54      	ite	pl
 8007192:	9305      	strpl	r3, [sp, #20]
 8007194:	9306      	strmi	r3, [sp, #24]
 8007196:	f1bb 0f00 	cmp.w	fp, #0
 800719a:	db3c      	blt.n	8007216 <_dtoa_r+0x24e>
 800719c:	9b06      	ldr	r3, [sp, #24]
 800719e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80071a2:	445b      	add	r3, fp
 80071a4:	9306      	str	r3, [sp, #24]
 80071a6:	2300      	movs	r3, #0
 80071a8:	9308      	str	r3, [sp, #32]
 80071aa:	9b07      	ldr	r3, [sp, #28]
 80071ac:	2b09      	cmp	r3, #9
 80071ae:	d868      	bhi.n	8007282 <_dtoa_r+0x2ba>
 80071b0:	2b05      	cmp	r3, #5
 80071b2:	bfc4      	itt	gt
 80071b4:	3b04      	subgt	r3, #4
 80071b6:	9307      	strgt	r3, [sp, #28]
 80071b8:	9b07      	ldr	r3, [sp, #28]
 80071ba:	f1a3 0302 	sub.w	r3, r3, #2
 80071be:	bfcc      	ite	gt
 80071c0:	2500      	movgt	r5, #0
 80071c2:	2501      	movle	r5, #1
 80071c4:	2b03      	cmp	r3, #3
 80071c6:	f200 8085 	bhi.w	80072d4 <_dtoa_r+0x30c>
 80071ca:	e8df f003 	tbb	[pc, r3]
 80071ce:	3b2e      	.short	0x3b2e
 80071d0:	5839      	.short	0x5839
 80071d2:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80071d6:	441d      	add	r5, r3
 80071d8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80071dc:	2b20      	cmp	r3, #32
 80071de:	bfc1      	itttt	gt
 80071e0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80071e4:	fa08 f803 	lslgt.w	r8, r8, r3
 80071e8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 80071ec:	fa26 f303 	lsrgt.w	r3, r6, r3
 80071f0:	bfd6      	itet	le
 80071f2:	f1c3 0320 	rsble	r3, r3, #32
 80071f6:	ea48 0003 	orrgt.w	r0, r8, r3
 80071fa:	fa06 f003 	lslle.w	r0, r6, r3
 80071fe:	f7f9 f9b1 	bl	8000564 <__aeabi_ui2d>
 8007202:	2201      	movs	r2, #1
 8007204:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8007208:	3d01      	subs	r5, #1
 800720a:	920e      	str	r2, [sp, #56]	; 0x38
 800720c:	e76f      	b.n	80070ee <_dtoa_r+0x126>
 800720e:	2301      	movs	r3, #1
 8007210:	e7b3      	b.n	800717a <_dtoa_r+0x1b2>
 8007212:	900c      	str	r0, [sp, #48]	; 0x30
 8007214:	e7b2      	b.n	800717c <_dtoa_r+0x1b4>
 8007216:	9b05      	ldr	r3, [sp, #20]
 8007218:	eba3 030b 	sub.w	r3, r3, fp
 800721c:	9305      	str	r3, [sp, #20]
 800721e:	f1cb 0300 	rsb	r3, fp, #0
 8007222:	9308      	str	r3, [sp, #32]
 8007224:	2300      	movs	r3, #0
 8007226:	930b      	str	r3, [sp, #44]	; 0x2c
 8007228:	e7bf      	b.n	80071aa <_dtoa_r+0x1e2>
 800722a:	2300      	movs	r3, #0
 800722c:	9309      	str	r3, [sp, #36]	; 0x24
 800722e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007230:	2b00      	cmp	r3, #0
 8007232:	dc52      	bgt.n	80072da <_dtoa_r+0x312>
 8007234:	2301      	movs	r3, #1
 8007236:	9301      	str	r3, [sp, #4]
 8007238:	9304      	str	r3, [sp, #16]
 800723a:	461a      	mov	r2, r3
 800723c:	920a      	str	r2, [sp, #40]	; 0x28
 800723e:	e00b      	b.n	8007258 <_dtoa_r+0x290>
 8007240:	2301      	movs	r3, #1
 8007242:	e7f3      	b.n	800722c <_dtoa_r+0x264>
 8007244:	2300      	movs	r3, #0
 8007246:	9309      	str	r3, [sp, #36]	; 0x24
 8007248:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800724a:	445b      	add	r3, fp
 800724c:	9301      	str	r3, [sp, #4]
 800724e:	3301      	adds	r3, #1
 8007250:	2b01      	cmp	r3, #1
 8007252:	9304      	str	r3, [sp, #16]
 8007254:	bfb8      	it	lt
 8007256:	2301      	movlt	r3, #1
 8007258:	69e0      	ldr	r0, [r4, #28]
 800725a:	2100      	movs	r1, #0
 800725c:	2204      	movs	r2, #4
 800725e:	f102 0614 	add.w	r6, r2, #20
 8007262:	429e      	cmp	r6, r3
 8007264:	d93d      	bls.n	80072e2 <_dtoa_r+0x31a>
 8007266:	6041      	str	r1, [r0, #4]
 8007268:	4620      	mov	r0, r4
 800726a:	f000 fceb 	bl	8007c44 <_Balloc>
 800726e:	9000      	str	r0, [sp, #0]
 8007270:	2800      	cmp	r0, #0
 8007272:	d139      	bne.n	80072e8 <_dtoa_r+0x320>
 8007274:	4b16      	ldr	r3, [pc, #88]	; (80072d0 <_dtoa_r+0x308>)
 8007276:	4602      	mov	r2, r0
 8007278:	f240 11af 	movw	r1, #431	; 0x1af
 800727c:	e6bd      	b.n	8006ffa <_dtoa_r+0x32>
 800727e:	2301      	movs	r3, #1
 8007280:	e7e1      	b.n	8007246 <_dtoa_r+0x27e>
 8007282:	2501      	movs	r5, #1
 8007284:	2300      	movs	r3, #0
 8007286:	9307      	str	r3, [sp, #28]
 8007288:	9509      	str	r5, [sp, #36]	; 0x24
 800728a:	f04f 33ff 	mov.w	r3, #4294967295
 800728e:	9301      	str	r3, [sp, #4]
 8007290:	9304      	str	r3, [sp, #16]
 8007292:	2200      	movs	r2, #0
 8007294:	2312      	movs	r3, #18
 8007296:	e7d1      	b.n	800723c <_dtoa_r+0x274>
 8007298:	636f4361 	.word	0x636f4361
 800729c:	3fd287a7 	.word	0x3fd287a7
 80072a0:	8b60c8b3 	.word	0x8b60c8b3
 80072a4:	3fc68a28 	.word	0x3fc68a28
 80072a8:	509f79fb 	.word	0x509f79fb
 80072ac:	3fd34413 	.word	0x3fd34413
 80072b0:	0800a4a5 	.word	0x0800a4a5
 80072b4:	0800a55f 	.word	0x0800a55f
 80072b8:	7ff00000 	.word	0x7ff00000
 80072bc:	0800a55b 	.word	0x0800a55b
 80072c0:	0800a552 	.word	0x0800a552
 80072c4:	0800a47d 	.word	0x0800a47d
 80072c8:	3ff80000 	.word	0x3ff80000
 80072cc:	0800a650 	.word	0x0800a650
 80072d0:	0800a5b7 	.word	0x0800a5b7
 80072d4:	2301      	movs	r3, #1
 80072d6:	9309      	str	r3, [sp, #36]	; 0x24
 80072d8:	e7d7      	b.n	800728a <_dtoa_r+0x2c2>
 80072da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80072dc:	9301      	str	r3, [sp, #4]
 80072de:	9304      	str	r3, [sp, #16]
 80072e0:	e7ba      	b.n	8007258 <_dtoa_r+0x290>
 80072e2:	3101      	adds	r1, #1
 80072e4:	0052      	lsls	r2, r2, #1
 80072e6:	e7ba      	b.n	800725e <_dtoa_r+0x296>
 80072e8:	69e3      	ldr	r3, [r4, #28]
 80072ea:	9a00      	ldr	r2, [sp, #0]
 80072ec:	601a      	str	r2, [r3, #0]
 80072ee:	9b04      	ldr	r3, [sp, #16]
 80072f0:	2b0e      	cmp	r3, #14
 80072f2:	f200 80a8 	bhi.w	8007446 <_dtoa_r+0x47e>
 80072f6:	2d00      	cmp	r5, #0
 80072f8:	f000 80a5 	beq.w	8007446 <_dtoa_r+0x47e>
 80072fc:	f1bb 0f00 	cmp.w	fp, #0
 8007300:	dd38      	ble.n	8007374 <_dtoa_r+0x3ac>
 8007302:	4bc0      	ldr	r3, [pc, #768]	; (8007604 <_dtoa_r+0x63c>)
 8007304:	f00b 020f 	and.w	r2, fp, #15
 8007308:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800730c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8007310:	e9d3 6700 	ldrd	r6, r7, [r3]
 8007314:	ea4f 182b 	mov.w	r8, fp, asr #4
 8007318:	d019      	beq.n	800734e <_dtoa_r+0x386>
 800731a:	4bbb      	ldr	r3, [pc, #748]	; (8007608 <_dtoa_r+0x640>)
 800731c:	ec51 0b18 	vmov	r0, r1, d8
 8007320:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007324:	f7f9 fac2 	bl	80008ac <__aeabi_ddiv>
 8007328:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800732c:	f008 080f 	and.w	r8, r8, #15
 8007330:	2503      	movs	r5, #3
 8007332:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8007608 <_dtoa_r+0x640>
 8007336:	f1b8 0f00 	cmp.w	r8, #0
 800733a:	d10a      	bne.n	8007352 <_dtoa_r+0x38a>
 800733c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007340:	4632      	mov	r2, r6
 8007342:	463b      	mov	r3, r7
 8007344:	f7f9 fab2 	bl	80008ac <__aeabi_ddiv>
 8007348:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800734c:	e02b      	b.n	80073a6 <_dtoa_r+0x3de>
 800734e:	2502      	movs	r5, #2
 8007350:	e7ef      	b.n	8007332 <_dtoa_r+0x36a>
 8007352:	f018 0f01 	tst.w	r8, #1
 8007356:	d008      	beq.n	800736a <_dtoa_r+0x3a2>
 8007358:	4630      	mov	r0, r6
 800735a:	4639      	mov	r1, r7
 800735c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8007360:	f7f9 f97a 	bl	8000658 <__aeabi_dmul>
 8007364:	3501      	adds	r5, #1
 8007366:	4606      	mov	r6, r0
 8007368:	460f      	mov	r7, r1
 800736a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800736e:	f109 0908 	add.w	r9, r9, #8
 8007372:	e7e0      	b.n	8007336 <_dtoa_r+0x36e>
 8007374:	f000 809f 	beq.w	80074b6 <_dtoa_r+0x4ee>
 8007378:	f1cb 0600 	rsb	r6, fp, #0
 800737c:	4ba1      	ldr	r3, [pc, #644]	; (8007604 <_dtoa_r+0x63c>)
 800737e:	4fa2      	ldr	r7, [pc, #648]	; (8007608 <_dtoa_r+0x640>)
 8007380:	f006 020f 	and.w	r2, r6, #15
 8007384:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007388:	e9d3 2300 	ldrd	r2, r3, [r3]
 800738c:	ec51 0b18 	vmov	r0, r1, d8
 8007390:	f7f9 f962 	bl	8000658 <__aeabi_dmul>
 8007394:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007398:	1136      	asrs	r6, r6, #4
 800739a:	2300      	movs	r3, #0
 800739c:	2502      	movs	r5, #2
 800739e:	2e00      	cmp	r6, #0
 80073a0:	d17e      	bne.n	80074a0 <_dtoa_r+0x4d8>
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d1d0      	bne.n	8007348 <_dtoa_r+0x380>
 80073a6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80073a8:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	f000 8084 	beq.w	80074ba <_dtoa_r+0x4f2>
 80073b2:	4b96      	ldr	r3, [pc, #600]	; (800760c <_dtoa_r+0x644>)
 80073b4:	2200      	movs	r2, #0
 80073b6:	4640      	mov	r0, r8
 80073b8:	4649      	mov	r1, r9
 80073ba:	f7f9 fbbf 	bl	8000b3c <__aeabi_dcmplt>
 80073be:	2800      	cmp	r0, #0
 80073c0:	d07b      	beq.n	80074ba <_dtoa_r+0x4f2>
 80073c2:	9b04      	ldr	r3, [sp, #16]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d078      	beq.n	80074ba <_dtoa_r+0x4f2>
 80073c8:	9b01      	ldr	r3, [sp, #4]
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	dd39      	ble.n	8007442 <_dtoa_r+0x47a>
 80073ce:	4b90      	ldr	r3, [pc, #576]	; (8007610 <_dtoa_r+0x648>)
 80073d0:	2200      	movs	r2, #0
 80073d2:	4640      	mov	r0, r8
 80073d4:	4649      	mov	r1, r9
 80073d6:	f7f9 f93f 	bl	8000658 <__aeabi_dmul>
 80073da:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80073de:	9e01      	ldr	r6, [sp, #4]
 80073e0:	f10b 37ff 	add.w	r7, fp, #4294967295
 80073e4:	3501      	adds	r5, #1
 80073e6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80073ea:	4628      	mov	r0, r5
 80073ec:	f7f9 f8ca 	bl	8000584 <__aeabi_i2d>
 80073f0:	4642      	mov	r2, r8
 80073f2:	464b      	mov	r3, r9
 80073f4:	f7f9 f930 	bl	8000658 <__aeabi_dmul>
 80073f8:	4b86      	ldr	r3, [pc, #536]	; (8007614 <_dtoa_r+0x64c>)
 80073fa:	2200      	movs	r2, #0
 80073fc:	f7f8 ff76 	bl	80002ec <__adddf3>
 8007400:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8007404:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007408:	9303      	str	r3, [sp, #12]
 800740a:	2e00      	cmp	r6, #0
 800740c:	d158      	bne.n	80074c0 <_dtoa_r+0x4f8>
 800740e:	4b82      	ldr	r3, [pc, #520]	; (8007618 <_dtoa_r+0x650>)
 8007410:	2200      	movs	r2, #0
 8007412:	4640      	mov	r0, r8
 8007414:	4649      	mov	r1, r9
 8007416:	f7f8 ff67 	bl	80002e8 <__aeabi_dsub>
 800741a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800741e:	4680      	mov	r8, r0
 8007420:	4689      	mov	r9, r1
 8007422:	f7f9 fba9 	bl	8000b78 <__aeabi_dcmpgt>
 8007426:	2800      	cmp	r0, #0
 8007428:	f040 8296 	bne.w	8007958 <_dtoa_r+0x990>
 800742c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007430:	4640      	mov	r0, r8
 8007432:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007436:	4649      	mov	r1, r9
 8007438:	f7f9 fb80 	bl	8000b3c <__aeabi_dcmplt>
 800743c:	2800      	cmp	r0, #0
 800743e:	f040 8289 	bne.w	8007954 <_dtoa_r+0x98c>
 8007442:	ed8d 8b02 	vstr	d8, [sp, #8]
 8007446:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007448:	2b00      	cmp	r3, #0
 800744a:	f2c0 814e 	blt.w	80076ea <_dtoa_r+0x722>
 800744e:	f1bb 0f0e 	cmp.w	fp, #14
 8007452:	f300 814a 	bgt.w	80076ea <_dtoa_r+0x722>
 8007456:	4b6b      	ldr	r3, [pc, #428]	; (8007604 <_dtoa_r+0x63c>)
 8007458:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800745c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007460:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007462:	2b00      	cmp	r3, #0
 8007464:	f280 80dc 	bge.w	8007620 <_dtoa_r+0x658>
 8007468:	9b04      	ldr	r3, [sp, #16]
 800746a:	2b00      	cmp	r3, #0
 800746c:	f300 80d8 	bgt.w	8007620 <_dtoa_r+0x658>
 8007470:	f040 826f 	bne.w	8007952 <_dtoa_r+0x98a>
 8007474:	4b68      	ldr	r3, [pc, #416]	; (8007618 <_dtoa_r+0x650>)
 8007476:	2200      	movs	r2, #0
 8007478:	4640      	mov	r0, r8
 800747a:	4649      	mov	r1, r9
 800747c:	f7f9 f8ec 	bl	8000658 <__aeabi_dmul>
 8007480:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007484:	f7f9 fb6e 	bl	8000b64 <__aeabi_dcmpge>
 8007488:	9e04      	ldr	r6, [sp, #16]
 800748a:	4637      	mov	r7, r6
 800748c:	2800      	cmp	r0, #0
 800748e:	f040 8245 	bne.w	800791c <_dtoa_r+0x954>
 8007492:	9d00      	ldr	r5, [sp, #0]
 8007494:	2331      	movs	r3, #49	; 0x31
 8007496:	f805 3b01 	strb.w	r3, [r5], #1
 800749a:	f10b 0b01 	add.w	fp, fp, #1
 800749e:	e241      	b.n	8007924 <_dtoa_r+0x95c>
 80074a0:	07f2      	lsls	r2, r6, #31
 80074a2:	d505      	bpl.n	80074b0 <_dtoa_r+0x4e8>
 80074a4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80074a8:	f7f9 f8d6 	bl	8000658 <__aeabi_dmul>
 80074ac:	3501      	adds	r5, #1
 80074ae:	2301      	movs	r3, #1
 80074b0:	1076      	asrs	r6, r6, #1
 80074b2:	3708      	adds	r7, #8
 80074b4:	e773      	b.n	800739e <_dtoa_r+0x3d6>
 80074b6:	2502      	movs	r5, #2
 80074b8:	e775      	b.n	80073a6 <_dtoa_r+0x3de>
 80074ba:	9e04      	ldr	r6, [sp, #16]
 80074bc:	465f      	mov	r7, fp
 80074be:	e792      	b.n	80073e6 <_dtoa_r+0x41e>
 80074c0:	9900      	ldr	r1, [sp, #0]
 80074c2:	4b50      	ldr	r3, [pc, #320]	; (8007604 <_dtoa_r+0x63c>)
 80074c4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80074c8:	4431      	add	r1, r6
 80074ca:	9102      	str	r1, [sp, #8]
 80074cc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80074ce:	eeb0 9a47 	vmov.f32	s18, s14
 80074d2:	eef0 9a67 	vmov.f32	s19, s15
 80074d6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80074da:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80074de:	2900      	cmp	r1, #0
 80074e0:	d044      	beq.n	800756c <_dtoa_r+0x5a4>
 80074e2:	494e      	ldr	r1, [pc, #312]	; (800761c <_dtoa_r+0x654>)
 80074e4:	2000      	movs	r0, #0
 80074e6:	f7f9 f9e1 	bl	80008ac <__aeabi_ddiv>
 80074ea:	ec53 2b19 	vmov	r2, r3, d9
 80074ee:	f7f8 fefb 	bl	80002e8 <__aeabi_dsub>
 80074f2:	9d00      	ldr	r5, [sp, #0]
 80074f4:	ec41 0b19 	vmov	d9, r0, r1
 80074f8:	4649      	mov	r1, r9
 80074fa:	4640      	mov	r0, r8
 80074fc:	f7f9 fb5c 	bl	8000bb8 <__aeabi_d2iz>
 8007500:	4606      	mov	r6, r0
 8007502:	f7f9 f83f 	bl	8000584 <__aeabi_i2d>
 8007506:	4602      	mov	r2, r0
 8007508:	460b      	mov	r3, r1
 800750a:	4640      	mov	r0, r8
 800750c:	4649      	mov	r1, r9
 800750e:	f7f8 feeb 	bl	80002e8 <__aeabi_dsub>
 8007512:	3630      	adds	r6, #48	; 0x30
 8007514:	f805 6b01 	strb.w	r6, [r5], #1
 8007518:	ec53 2b19 	vmov	r2, r3, d9
 800751c:	4680      	mov	r8, r0
 800751e:	4689      	mov	r9, r1
 8007520:	f7f9 fb0c 	bl	8000b3c <__aeabi_dcmplt>
 8007524:	2800      	cmp	r0, #0
 8007526:	d164      	bne.n	80075f2 <_dtoa_r+0x62a>
 8007528:	4642      	mov	r2, r8
 800752a:	464b      	mov	r3, r9
 800752c:	4937      	ldr	r1, [pc, #220]	; (800760c <_dtoa_r+0x644>)
 800752e:	2000      	movs	r0, #0
 8007530:	f7f8 feda 	bl	80002e8 <__aeabi_dsub>
 8007534:	ec53 2b19 	vmov	r2, r3, d9
 8007538:	f7f9 fb00 	bl	8000b3c <__aeabi_dcmplt>
 800753c:	2800      	cmp	r0, #0
 800753e:	f040 80b6 	bne.w	80076ae <_dtoa_r+0x6e6>
 8007542:	9b02      	ldr	r3, [sp, #8]
 8007544:	429d      	cmp	r5, r3
 8007546:	f43f af7c 	beq.w	8007442 <_dtoa_r+0x47a>
 800754a:	4b31      	ldr	r3, [pc, #196]	; (8007610 <_dtoa_r+0x648>)
 800754c:	ec51 0b19 	vmov	r0, r1, d9
 8007550:	2200      	movs	r2, #0
 8007552:	f7f9 f881 	bl	8000658 <__aeabi_dmul>
 8007556:	4b2e      	ldr	r3, [pc, #184]	; (8007610 <_dtoa_r+0x648>)
 8007558:	ec41 0b19 	vmov	d9, r0, r1
 800755c:	2200      	movs	r2, #0
 800755e:	4640      	mov	r0, r8
 8007560:	4649      	mov	r1, r9
 8007562:	f7f9 f879 	bl	8000658 <__aeabi_dmul>
 8007566:	4680      	mov	r8, r0
 8007568:	4689      	mov	r9, r1
 800756a:	e7c5      	b.n	80074f8 <_dtoa_r+0x530>
 800756c:	ec51 0b17 	vmov	r0, r1, d7
 8007570:	f7f9 f872 	bl	8000658 <__aeabi_dmul>
 8007574:	9b02      	ldr	r3, [sp, #8]
 8007576:	9d00      	ldr	r5, [sp, #0]
 8007578:	930f      	str	r3, [sp, #60]	; 0x3c
 800757a:	ec41 0b19 	vmov	d9, r0, r1
 800757e:	4649      	mov	r1, r9
 8007580:	4640      	mov	r0, r8
 8007582:	f7f9 fb19 	bl	8000bb8 <__aeabi_d2iz>
 8007586:	4606      	mov	r6, r0
 8007588:	f7f8 fffc 	bl	8000584 <__aeabi_i2d>
 800758c:	3630      	adds	r6, #48	; 0x30
 800758e:	4602      	mov	r2, r0
 8007590:	460b      	mov	r3, r1
 8007592:	4640      	mov	r0, r8
 8007594:	4649      	mov	r1, r9
 8007596:	f7f8 fea7 	bl	80002e8 <__aeabi_dsub>
 800759a:	f805 6b01 	strb.w	r6, [r5], #1
 800759e:	9b02      	ldr	r3, [sp, #8]
 80075a0:	429d      	cmp	r5, r3
 80075a2:	4680      	mov	r8, r0
 80075a4:	4689      	mov	r9, r1
 80075a6:	f04f 0200 	mov.w	r2, #0
 80075aa:	d124      	bne.n	80075f6 <_dtoa_r+0x62e>
 80075ac:	4b1b      	ldr	r3, [pc, #108]	; (800761c <_dtoa_r+0x654>)
 80075ae:	ec51 0b19 	vmov	r0, r1, d9
 80075b2:	f7f8 fe9b 	bl	80002ec <__adddf3>
 80075b6:	4602      	mov	r2, r0
 80075b8:	460b      	mov	r3, r1
 80075ba:	4640      	mov	r0, r8
 80075bc:	4649      	mov	r1, r9
 80075be:	f7f9 fadb 	bl	8000b78 <__aeabi_dcmpgt>
 80075c2:	2800      	cmp	r0, #0
 80075c4:	d173      	bne.n	80076ae <_dtoa_r+0x6e6>
 80075c6:	ec53 2b19 	vmov	r2, r3, d9
 80075ca:	4914      	ldr	r1, [pc, #80]	; (800761c <_dtoa_r+0x654>)
 80075cc:	2000      	movs	r0, #0
 80075ce:	f7f8 fe8b 	bl	80002e8 <__aeabi_dsub>
 80075d2:	4602      	mov	r2, r0
 80075d4:	460b      	mov	r3, r1
 80075d6:	4640      	mov	r0, r8
 80075d8:	4649      	mov	r1, r9
 80075da:	f7f9 faaf 	bl	8000b3c <__aeabi_dcmplt>
 80075de:	2800      	cmp	r0, #0
 80075e0:	f43f af2f 	beq.w	8007442 <_dtoa_r+0x47a>
 80075e4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80075e6:	1e6b      	subs	r3, r5, #1
 80075e8:	930f      	str	r3, [sp, #60]	; 0x3c
 80075ea:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80075ee:	2b30      	cmp	r3, #48	; 0x30
 80075f0:	d0f8      	beq.n	80075e4 <_dtoa_r+0x61c>
 80075f2:	46bb      	mov	fp, r7
 80075f4:	e04a      	b.n	800768c <_dtoa_r+0x6c4>
 80075f6:	4b06      	ldr	r3, [pc, #24]	; (8007610 <_dtoa_r+0x648>)
 80075f8:	f7f9 f82e 	bl	8000658 <__aeabi_dmul>
 80075fc:	4680      	mov	r8, r0
 80075fe:	4689      	mov	r9, r1
 8007600:	e7bd      	b.n	800757e <_dtoa_r+0x5b6>
 8007602:	bf00      	nop
 8007604:	0800a650 	.word	0x0800a650
 8007608:	0800a628 	.word	0x0800a628
 800760c:	3ff00000 	.word	0x3ff00000
 8007610:	40240000 	.word	0x40240000
 8007614:	401c0000 	.word	0x401c0000
 8007618:	40140000 	.word	0x40140000
 800761c:	3fe00000 	.word	0x3fe00000
 8007620:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007624:	9d00      	ldr	r5, [sp, #0]
 8007626:	4642      	mov	r2, r8
 8007628:	464b      	mov	r3, r9
 800762a:	4630      	mov	r0, r6
 800762c:	4639      	mov	r1, r7
 800762e:	f7f9 f93d 	bl	80008ac <__aeabi_ddiv>
 8007632:	f7f9 fac1 	bl	8000bb8 <__aeabi_d2iz>
 8007636:	9001      	str	r0, [sp, #4]
 8007638:	f7f8 ffa4 	bl	8000584 <__aeabi_i2d>
 800763c:	4642      	mov	r2, r8
 800763e:	464b      	mov	r3, r9
 8007640:	f7f9 f80a 	bl	8000658 <__aeabi_dmul>
 8007644:	4602      	mov	r2, r0
 8007646:	460b      	mov	r3, r1
 8007648:	4630      	mov	r0, r6
 800764a:	4639      	mov	r1, r7
 800764c:	f7f8 fe4c 	bl	80002e8 <__aeabi_dsub>
 8007650:	9e01      	ldr	r6, [sp, #4]
 8007652:	9f04      	ldr	r7, [sp, #16]
 8007654:	3630      	adds	r6, #48	; 0x30
 8007656:	f805 6b01 	strb.w	r6, [r5], #1
 800765a:	9e00      	ldr	r6, [sp, #0]
 800765c:	1bae      	subs	r6, r5, r6
 800765e:	42b7      	cmp	r7, r6
 8007660:	4602      	mov	r2, r0
 8007662:	460b      	mov	r3, r1
 8007664:	d134      	bne.n	80076d0 <_dtoa_r+0x708>
 8007666:	f7f8 fe41 	bl	80002ec <__adddf3>
 800766a:	4642      	mov	r2, r8
 800766c:	464b      	mov	r3, r9
 800766e:	4606      	mov	r6, r0
 8007670:	460f      	mov	r7, r1
 8007672:	f7f9 fa81 	bl	8000b78 <__aeabi_dcmpgt>
 8007676:	b9c8      	cbnz	r0, 80076ac <_dtoa_r+0x6e4>
 8007678:	4642      	mov	r2, r8
 800767a:	464b      	mov	r3, r9
 800767c:	4630      	mov	r0, r6
 800767e:	4639      	mov	r1, r7
 8007680:	f7f9 fa52 	bl	8000b28 <__aeabi_dcmpeq>
 8007684:	b110      	cbz	r0, 800768c <_dtoa_r+0x6c4>
 8007686:	9b01      	ldr	r3, [sp, #4]
 8007688:	07db      	lsls	r3, r3, #31
 800768a:	d40f      	bmi.n	80076ac <_dtoa_r+0x6e4>
 800768c:	4651      	mov	r1, sl
 800768e:	4620      	mov	r0, r4
 8007690:	f000 fb18 	bl	8007cc4 <_Bfree>
 8007694:	2300      	movs	r3, #0
 8007696:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007698:	702b      	strb	r3, [r5, #0]
 800769a:	f10b 0301 	add.w	r3, fp, #1
 800769e:	6013      	str	r3, [r2, #0]
 80076a0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	f43f ace2 	beq.w	800706c <_dtoa_r+0xa4>
 80076a8:	601d      	str	r5, [r3, #0]
 80076aa:	e4df      	b.n	800706c <_dtoa_r+0xa4>
 80076ac:	465f      	mov	r7, fp
 80076ae:	462b      	mov	r3, r5
 80076b0:	461d      	mov	r5, r3
 80076b2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80076b6:	2a39      	cmp	r2, #57	; 0x39
 80076b8:	d106      	bne.n	80076c8 <_dtoa_r+0x700>
 80076ba:	9a00      	ldr	r2, [sp, #0]
 80076bc:	429a      	cmp	r2, r3
 80076be:	d1f7      	bne.n	80076b0 <_dtoa_r+0x6e8>
 80076c0:	9900      	ldr	r1, [sp, #0]
 80076c2:	2230      	movs	r2, #48	; 0x30
 80076c4:	3701      	adds	r7, #1
 80076c6:	700a      	strb	r2, [r1, #0]
 80076c8:	781a      	ldrb	r2, [r3, #0]
 80076ca:	3201      	adds	r2, #1
 80076cc:	701a      	strb	r2, [r3, #0]
 80076ce:	e790      	b.n	80075f2 <_dtoa_r+0x62a>
 80076d0:	4ba3      	ldr	r3, [pc, #652]	; (8007960 <_dtoa_r+0x998>)
 80076d2:	2200      	movs	r2, #0
 80076d4:	f7f8 ffc0 	bl	8000658 <__aeabi_dmul>
 80076d8:	2200      	movs	r2, #0
 80076da:	2300      	movs	r3, #0
 80076dc:	4606      	mov	r6, r0
 80076de:	460f      	mov	r7, r1
 80076e0:	f7f9 fa22 	bl	8000b28 <__aeabi_dcmpeq>
 80076e4:	2800      	cmp	r0, #0
 80076e6:	d09e      	beq.n	8007626 <_dtoa_r+0x65e>
 80076e8:	e7d0      	b.n	800768c <_dtoa_r+0x6c4>
 80076ea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80076ec:	2a00      	cmp	r2, #0
 80076ee:	f000 80ca 	beq.w	8007886 <_dtoa_r+0x8be>
 80076f2:	9a07      	ldr	r2, [sp, #28]
 80076f4:	2a01      	cmp	r2, #1
 80076f6:	f300 80ad 	bgt.w	8007854 <_dtoa_r+0x88c>
 80076fa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80076fc:	2a00      	cmp	r2, #0
 80076fe:	f000 80a5 	beq.w	800784c <_dtoa_r+0x884>
 8007702:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007706:	9e08      	ldr	r6, [sp, #32]
 8007708:	9d05      	ldr	r5, [sp, #20]
 800770a:	9a05      	ldr	r2, [sp, #20]
 800770c:	441a      	add	r2, r3
 800770e:	9205      	str	r2, [sp, #20]
 8007710:	9a06      	ldr	r2, [sp, #24]
 8007712:	2101      	movs	r1, #1
 8007714:	441a      	add	r2, r3
 8007716:	4620      	mov	r0, r4
 8007718:	9206      	str	r2, [sp, #24]
 800771a:	f000 fbd3 	bl	8007ec4 <__i2b>
 800771e:	4607      	mov	r7, r0
 8007720:	b165      	cbz	r5, 800773c <_dtoa_r+0x774>
 8007722:	9b06      	ldr	r3, [sp, #24]
 8007724:	2b00      	cmp	r3, #0
 8007726:	dd09      	ble.n	800773c <_dtoa_r+0x774>
 8007728:	42ab      	cmp	r3, r5
 800772a:	9a05      	ldr	r2, [sp, #20]
 800772c:	bfa8      	it	ge
 800772e:	462b      	movge	r3, r5
 8007730:	1ad2      	subs	r2, r2, r3
 8007732:	9205      	str	r2, [sp, #20]
 8007734:	9a06      	ldr	r2, [sp, #24]
 8007736:	1aed      	subs	r5, r5, r3
 8007738:	1ad3      	subs	r3, r2, r3
 800773a:	9306      	str	r3, [sp, #24]
 800773c:	9b08      	ldr	r3, [sp, #32]
 800773e:	b1f3      	cbz	r3, 800777e <_dtoa_r+0x7b6>
 8007740:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007742:	2b00      	cmp	r3, #0
 8007744:	f000 80a3 	beq.w	800788e <_dtoa_r+0x8c6>
 8007748:	2e00      	cmp	r6, #0
 800774a:	dd10      	ble.n	800776e <_dtoa_r+0x7a6>
 800774c:	4639      	mov	r1, r7
 800774e:	4632      	mov	r2, r6
 8007750:	4620      	mov	r0, r4
 8007752:	f000 fc77 	bl	8008044 <__pow5mult>
 8007756:	4652      	mov	r2, sl
 8007758:	4601      	mov	r1, r0
 800775a:	4607      	mov	r7, r0
 800775c:	4620      	mov	r0, r4
 800775e:	f000 fbc7 	bl	8007ef0 <__multiply>
 8007762:	4651      	mov	r1, sl
 8007764:	4680      	mov	r8, r0
 8007766:	4620      	mov	r0, r4
 8007768:	f000 faac 	bl	8007cc4 <_Bfree>
 800776c:	46c2      	mov	sl, r8
 800776e:	9b08      	ldr	r3, [sp, #32]
 8007770:	1b9a      	subs	r2, r3, r6
 8007772:	d004      	beq.n	800777e <_dtoa_r+0x7b6>
 8007774:	4651      	mov	r1, sl
 8007776:	4620      	mov	r0, r4
 8007778:	f000 fc64 	bl	8008044 <__pow5mult>
 800777c:	4682      	mov	sl, r0
 800777e:	2101      	movs	r1, #1
 8007780:	4620      	mov	r0, r4
 8007782:	f000 fb9f 	bl	8007ec4 <__i2b>
 8007786:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007788:	2b00      	cmp	r3, #0
 800778a:	4606      	mov	r6, r0
 800778c:	f340 8081 	ble.w	8007892 <_dtoa_r+0x8ca>
 8007790:	461a      	mov	r2, r3
 8007792:	4601      	mov	r1, r0
 8007794:	4620      	mov	r0, r4
 8007796:	f000 fc55 	bl	8008044 <__pow5mult>
 800779a:	9b07      	ldr	r3, [sp, #28]
 800779c:	2b01      	cmp	r3, #1
 800779e:	4606      	mov	r6, r0
 80077a0:	dd7a      	ble.n	8007898 <_dtoa_r+0x8d0>
 80077a2:	f04f 0800 	mov.w	r8, #0
 80077a6:	6933      	ldr	r3, [r6, #16]
 80077a8:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80077ac:	6918      	ldr	r0, [r3, #16]
 80077ae:	f000 fb3b 	bl	8007e28 <__hi0bits>
 80077b2:	f1c0 0020 	rsb	r0, r0, #32
 80077b6:	9b06      	ldr	r3, [sp, #24]
 80077b8:	4418      	add	r0, r3
 80077ba:	f010 001f 	ands.w	r0, r0, #31
 80077be:	f000 8094 	beq.w	80078ea <_dtoa_r+0x922>
 80077c2:	f1c0 0320 	rsb	r3, r0, #32
 80077c6:	2b04      	cmp	r3, #4
 80077c8:	f340 8085 	ble.w	80078d6 <_dtoa_r+0x90e>
 80077cc:	9b05      	ldr	r3, [sp, #20]
 80077ce:	f1c0 001c 	rsb	r0, r0, #28
 80077d2:	4403      	add	r3, r0
 80077d4:	9305      	str	r3, [sp, #20]
 80077d6:	9b06      	ldr	r3, [sp, #24]
 80077d8:	4403      	add	r3, r0
 80077da:	4405      	add	r5, r0
 80077dc:	9306      	str	r3, [sp, #24]
 80077de:	9b05      	ldr	r3, [sp, #20]
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	dd05      	ble.n	80077f0 <_dtoa_r+0x828>
 80077e4:	4651      	mov	r1, sl
 80077e6:	461a      	mov	r2, r3
 80077e8:	4620      	mov	r0, r4
 80077ea:	f000 fc85 	bl	80080f8 <__lshift>
 80077ee:	4682      	mov	sl, r0
 80077f0:	9b06      	ldr	r3, [sp, #24]
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	dd05      	ble.n	8007802 <_dtoa_r+0x83a>
 80077f6:	4631      	mov	r1, r6
 80077f8:	461a      	mov	r2, r3
 80077fa:	4620      	mov	r0, r4
 80077fc:	f000 fc7c 	bl	80080f8 <__lshift>
 8007800:	4606      	mov	r6, r0
 8007802:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007804:	2b00      	cmp	r3, #0
 8007806:	d072      	beq.n	80078ee <_dtoa_r+0x926>
 8007808:	4631      	mov	r1, r6
 800780a:	4650      	mov	r0, sl
 800780c:	f000 fce0 	bl	80081d0 <__mcmp>
 8007810:	2800      	cmp	r0, #0
 8007812:	da6c      	bge.n	80078ee <_dtoa_r+0x926>
 8007814:	2300      	movs	r3, #0
 8007816:	4651      	mov	r1, sl
 8007818:	220a      	movs	r2, #10
 800781a:	4620      	mov	r0, r4
 800781c:	f000 fa74 	bl	8007d08 <__multadd>
 8007820:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007822:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007826:	4682      	mov	sl, r0
 8007828:	2b00      	cmp	r3, #0
 800782a:	f000 81b0 	beq.w	8007b8e <_dtoa_r+0xbc6>
 800782e:	2300      	movs	r3, #0
 8007830:	4639      	mov	r1, r7
 8007832:	220a      	movs	r2, #10
 8007834:	4620      	mov	r0, r4
 8007836:	f000 fa67 	bl	8007d08 <__multadd>
 800783a:	9b01      	ldr	r3, [sp, #4]
 800783c:	2b00      	cmp	r3, #0
 800783e:	4607      	mov	r7, r0
 8007840:	f300 8096 	bgt.w	8007970 <_dtoa_r+0x9a8>
 8007844:	9b07      	ldr	r3, [sp, #28]
 8007846:	2b02      	cmp	r3, #2
 8007848:	dc59      	bgt.n	80078fe <_dtoa_r+0x936>
 800784a:	e091      	b.n	8007970 <_dtoa_r+0x9a8>
 800784c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800784e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007852:	e758      	b.n	8007706 <_dtoa_r+0x73e>
 8007854:	9b04      	ldr	r3, [sp, #16]
 8007856:	1e5e      	subs	r6, r3, #1
 8007858:	9b08      	ldr	r3, [sp, #32]
 800785a:	42b3      	cmp	r3, r6
 800785c:	bfbf      	itttt	lt
 800785e:	9b08      	ldrlt	r3, [sp, #32]
 8007860:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8007862:	9608      	strlt	r6, [sp, #32]
 8007864:	1af3      	sublt	r3, r6, r3
 8007866:	bfb4      	ite	lt
 8007868:	18d2      	addlt	r2, r2, r3
 800786a:	1b9e      	subge	r6, r3, r6
 800786c:	9b04      	ldr	r3, [sp, #16]
 800786e:	bfbc      	itt	lt
 8007870:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8007872:	2600      	movlt	r6, #0
 8007874:	2b00      	cmp	r3, #0
 8007876:	bfb7      	itett	lt
 8007878:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800787c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8007880:	1a9d      	sublt	r5, r3, r2
 8007882:	2300      	movlt	r3, #0
 8007884:	e741      	b.n	800770a <_dtoa_r+0x742>
 8007886:	9e08      	ldr	r6, [sp, #32]
 8007888:	9d05      	ldr	r5, [sp, #20]
 800788a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800788c:	e748      	b.n	8007720 <_dtoa_r+0x758>
 800788e:	9a08      	ldr	r2, [sp, #32]
 8007890:	e770      	b.n	8007774 <_dtoa_r+0x7ac>
 8007892:	9b07      	ldr	r3, [sp, #28]
 8007894:	2b01      	cmp	r3, #1
 8007896:	dc19      	bgt.n	80078cc <_dtoa_r+0x904>
 8007898:	9b02      	ldr	r3, [sp, #8]
 800789a:	b9bb      	cbnz	r3, 80078cc <_dtoa_r+0x904>
 800789c:	9b03      	ldr	r3, [sp, #12]
 800789e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80078a2:	b99b      	cbnz	r3, 80078cc <_dtoa_r+0x904>
 80078a4:	9b03      	ldr	r3, [sp, #12]
 80078a6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80078aa:	0d1b      	lsrs	r3, r3, #20
 80078ac:	051b      	lsls	r3, r3, #20
 80078ae:	b183      	cbz	r3, 80078d2 <_dtoa_r+0x90a>
 80078b0:	9b05      	ldr	r3, [sp, #20]
 80078b2:	3301      	adds	r3, #1
 80078b4:	9305      	str	r3, [sp, #20]
 80078b6:	9b06      	ldr	r3, [sp, #24]
 80078b8:	3301      	adds	r3, #1
 80078ba:	9306      	str	r3, [sp, #24]
 80078bc:	f04f 0801 	mov.w	r8, #1
 80078c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	f47f af6f 	bne.w	80077a6 <_dtoa_r+0x7de>
 80078c8:	2001      	movs	r0, #1
 80078ca:	e774      	b.n	80077b6 <_dtoa_r+0x7ee>
 80078cc:	f04f 0800 	mov.w	r8, #0
 80078d0:	e7f6      	b.n	80078c0 <_dtoa_r+0x8f8>
 80078d2:	4698      	mov	r8, r3
 80078d4:	e7f4      	b.n	80078c0 <_dtoa_r+0x8f8>
 80078d6:	d082      	beq.n	80077de <_dtoa_r+0x816>
 80078d8:	9a05      	ldr	r2, [sp, #20]
 80078da:	331c      	adds	r3, #28
 80078dc:	441a      	add	r2, r3
 80078de:	9205      	str	r2, [sp, #20]
 80078e0:	9a06      	ldr	r2, [sp, #24]
 80078e2:	441a      	add	r2, r3
 80078e4:	441d      	add	r5, r3
 80078e6:	9206      	str	r2, [sp, #24]
 80078e8:	e779      	b.n	80077de <_dtoa_r+0x816>
 80078ea:	4603      	mov	r3, r0
 80078ec:	e7f4      	b.n	80078d8 <_dtoa_r+0x910>
 80078ee:	9b04      	ldr	r3, [sp, #16]
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	dc37      	bgt.n	8007964 <_dtoa_r+0x99c>
 80078f4:	9b07      	ldr	r3, [sp, #28]
 80078f6:	2b02      	cmp	r3, #2
 80078f8:	dd34      	ble.n	8007964 <_dtoa_r+0x99c>
 80078fa:	9b04      	ldr	r3, [sp, #16]
 80078fc:	9301      	str	r3, [sp, #4]
 80078fe:	9b01      	ldr	r3, [sp, #4]
 8007900:	b963      	cbnz	r3, 800791c <_dtoa_r+0x954>
 8007902:	4631      	mov	r1, r6
 8007904:	2205      	movs	r2, #5
 8007906:	4620      	mov	r0, r4
 8007908:	f000 f9fe 	bl	8007d08 <__multadd>
 800790c:	4601      	mov	r1, r0
 800790e:	4606      	mov	r6, r0
 8007910:	4650      	mov	r0, sl
 8007912:	f000 fc5d 	bl	80081d0 <__mcmp>
 8007916:	2800      	cmp	r0, #0
 8007918:	f73f adbb 	bgt.w	8007492 <_dtoa_r+0x4ca>
 800791c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800791e:	9d00      	ldr	r5, [sp, #0]
 8007920:	ea6f 0b03 	mvn.w	fp, r3
 8007924:	f04f 0800 	mov.w	r8, #0
 8007928:	4631      	mov	r1, r6
 800792a:	4620      	mov	r0, r4
 800792c:	f000 f9ca 	bl	8007cc4 <_Bfree>
 8007930:	2f00      	cmp	r7, #0
 8007932:	f43f aeab 	beq.w	800768c <_dtoa_r+0x6c4>
 8007936:	f1b8 0f00 	cmp.w	r8, #0
 800793a:	d005      	beq.n	8007948 <_dtoa_r+0x980>
 800793c:	45b8      	cmp	r8, r7
 800793e:	d003      	beq.n	8007948 <_dtoa_r+0x980>
 8007940:	4641      	mov	r1, r8
 8007942:	4620      	mov	r0, r4
 8007944:	f000 f9be 	bl	8007cc4 <_Bfree>
 8007948:	4639      	mov	r1, r7
 800794a:	4620      	mov	r0, r4
 800794c:	f000 f9ba 	bl	8007cc4 <_Bfree>
 8007950:	e69c      	b.n	800768c <_dtoa_r+0x6c4>
 8007952:	2600      	movs	r6, #0
 8007954:	4637      	mov	r7, r6
 8007956:	e7e1      	b.n	800791c <_dtoa_r+0x954>
 8007958:	46bb      	mov	fp, r7
 800795a:	4637      	mov	r7, r6
 800795c:	e599      	b.n	8007492 <_dtoa_r+0x4ca>
 800795e:	bf00      	nop
 8007960:	40240000 	.word	0x40240000
 8007964:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007966:	2b00      	cmp	r3, #0
 8007968:	f000 80c8 	beq.w	8007afc <_dtoa_r+0xb34>
 800796c:	9b04      	ldr	r3, [sp, #16]
 800796e:	9301      	str	r3, [sp, #4]
 8007970:	2d00      	cmp	r5, #0
 8007972:	dd05      	ble.n	8007980 <_dtoa_r+0x9b8>
 8007974:	4639      	mov	r1, r7
 8007976:	462a      	mov	r2, r5
 8007978:	4620      	mov	r0, r4
 800797a:	f000 fbbd 	bl	80080f8 <__lshift>
 800797e:	4607      	mov	r7, r0
 8007980:	f1b8 0f00 	cmp.w	r8, #0
 8007984:	d05b      	beq.n	8007a3e <_dtoa_r+0xa76>
 8007986:	6879      	ldr	r1, [r7, #4]
 8007988:	4620      	mov	r0, r4
 800798a:	f000 f95b 	bl	8007c44 <_Balloc>
 800798e:	4605      	mov	r5, r0
 8007990:	b928      	cbnz	r0, 800799e <_dtoa_r+0x9d6>
 8007992:	4b83      	ldr	r3, [pc, #524]	; (8007ba0 <_dtoa_r+0xbd8>)
 8007994:	4602      	mov	r2, r0
 8007996:	f240 21ef 	movw	r1, #751	; 0x2ef
 800799a:	f7ff bb2e 	b.w	8006ffa <_dtoa_r+0x32>
 800799e:	693a      	ldr	r2, [r7, #16]
 80079a0:	3202      	adds	r2, #2
 80079a2:	0092      	lsls	r2, r2, #2
 80079a4:	f107 010c 	add.w	r1, r7, #12
 80079a8:	300c      	adds	r0, #12
 80079aa:	f002 f89b 	bl	8009ae4 <memcpy>
 80079ae:	2201      	movs	r2, #1
 80079b0:	4629      	mov	r1, r5
 80079b2:	4620      	mov	r0, r4
 80079b4:	f000 fba0 	bl	80080f8 <__lshift>
 80079b8:	9b00      	ldr	r3, [sp, #0]
 80079ba:	3301      	adds	r3, #1
 80079bc:	9304      	str	r3, [sp, #16]
 80079be:	e9dd 2300 	ldrd	r2, r3, [sp]
 80079c2:	4413      	add	r3, r2
 80079c4:	9308      	str	r3, [sp, #32]
 80079c6:	9b02      	ldr	r3, [sp, #8]
 80079c8:	f003 0301 	and.w	r3, r3, #1
 80079cc:	46b8      	mov	r8, r7
 80079ce:	9306      	str	r3, [sp, #24]
 80079d0:	4607      	mov	r7, r0
 80079d2:	9b04      	ldr	r3, [sp, #16]
 80079d4:	4631      	mov	r1, r6
 80079d6:	3b01      	subs	r3, #1
 80079d8:	4650      	mov	r0, sl
 80079da:	9301      	str	r3, [sp, #4]
 80079dc:	f7ff fa6a 	bl	8006eb4 <quorem>
 80079e0:	4641      	mov	r1, r8
 80079e2:	9002      	str	r0, [sp, #8]
 80079e4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80079e8:	4650      	mov	r0, sl
 80079ea:	f000 fbf1 	bl	80081d0 <__mcmp>
 80079ee:	463a      	mov	r2, r7
 80079f0:	9005      	str	r0, [sp, #20]
 80079f2:	4631      	mov	r1, r6
 80079f4:	4620      	mov	r0, r4
 80079f6:	f000 fc07 	bl	8008208 <__mdiff>
 80079fa:	68c2      	ldr	r2, [r0, #12]
 80079fc:	4605      	mov	r5, r0
 80079fe:	bb02      	cbnz	r2, 8007a42 <_dtoa_r+0xa7a>
 8007a00:	4601      	mov	r1, r0
 8007a02:	4650      	mov	r0, sl
 8007a04:	f000 fbe4 	bl	80081d0 <__mcmp>
 8007a08:	4602      	mov	r2, r0
 8007a0a:	4629      	mov	r1, r5
 8007a0c:	4620      	mov	r0, r4
 8007a0e:	9209      	str	r2, [sp, #36]	; 0x24
 8007a10:	f000 f958 	bl	8007cc4 <_Bfree>
 8007a14:	9b07      	ldr	r3, [sp, #28]
 8007a16:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007a18:	9d04      	ldr	r5, [sp, #16]
 8007a1a:	ea43 0102 	orr.w	r1, r3, r2
 8007a1e:	9b06      	ldr	r3, [sp, #24]
 8007a20:	4319      	orrs	r1, r3
 8007a22:	d110      	bne.n	8007a46 <_dtoa_r+0xa7e>
 8007a24:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007a28:	d029      	beq.n	8007a7e <_dtoa_r+0xab6>
 8007a2a:	9b05      	ldr	r3, [sp, #20]
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	dd02      	ble.n	8007a36 <_dtoa_r+0xa6e>
 8007a30:	9b02      	ldr	r3, [sp, #8]
 8007a32:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8007a36:	9b01      	ldr	r3, [sp, #4]
 8007a38:	f883 9000 	strb.w	r9, [r3]
 8007a3c:	e774      	b.n	8007928 <_dtoa_r+0x960>
 8007a3e:	4638      	mov	r0, r7
 8007a40:	e7ba      	b.n	80079b8 <_dtoa_r+0x9f0>
 8007a42:	2201      	movs	r2, #1
 8007a44:	e7e1      	b.n	8007a0a <_dtoa_r+0xa42>
 8007a46:	9b05      	ldr	r3, [sp, #20]
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	db04      	blt.n	8007a56 <_dtoa_r+0xa8e>
 8007a4c:	9907      	ldr	r1, [sp, #28]
 8007a4e:	430b      	orrs	r3, r1
 8007a50:	9906      	ldr	r1, [sp, #24]
 8007a52:	430b      	orrs	r3, r1
 8007a54:	d120      	bne.n	8007a98 <_dtoa_r+0xad0>
 8007a56:	2a00      	cmp	r2, #0
 8007a58:	dded      	ble.n	8007a36 <_dtoa_r+0xa6e>
 8007a5a:	4651      	mov	r1, sl
 8007a5c:	2201      	movs	r2, #1
 8007a5e:	4620      	mov	r0, r4
 8007a60:	f000 fb4a 	bl	80080f8 <__lshift>
 8007a64:	4631      	mov	r1, r6
 8007a66:	4682      	mov	sl, r0
 8007a68:	f000 fbb2 	bl	80081d0 <__mcmp>
 8007a6c:	2800      	cmp	r0, #0
 8007a6e:	dc03      	bgt.n	8007a78 <_dtoa_r+0xab0>
 8007a70:	d1e1      	bne.n	8007a36 <_dtoa_r+0xa6e>
 8007a72:	f019 0f01 	tst.w	r9, #1
 8007a76:	d0de      	beq.n	8007a36 <_dtoa_r+0xa6e>
 8007a78:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007a7c:	d1d8      	bne.n	8007a30 <_dtoa_r+0xa68>
 8007a7e:	9a01      	ldr	r2, [sp, #4]
 8007a80:	2339      	movs	r3, #57	; 0x39
 8007a82:	7013      	strb	r3, [r2, #0]
 8007a84:	462b      	mov	r3, r5
 8007a86:	461d      	mov	r5, r3
 8007a88:	3b01      	subs	r3, #1
 8007a8a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007a8e:	2a39      	cmp	r2, #57	; 0x39
 8007a90:	d06c      	beq.n	8007b6c <_dtoa_r+0xba4>
 8007a92:	3201      	adds	r2, #1
 8007a94:	701a      	strb	r2, [r3, #0]
 8007a96:	e747      	b.n	8007928 <_dtoa_r+0x960>
 8007a98:	2a00      	cmp	r2, #0
 8007a9a:	dd07      	ble.n	8007aac <_dtoa_r+0xae4>
 8007a9c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007aa0:	d0ed      	beq.n	8007a7e <_dtoa_r+0xab6>
 8007aa2:	9a01      	ldr	r2, [sp, #4]
 8007aa4:	f109 0301 	add.w	r3, r9, #1
 8007aa8:	7013      	strb	r3, [r2, #0]
 8007aaa:	e73d      	b.n	8007928 <_dtoa_r+0x960>
 8007aac:	9b04      	ldr	r3, [sp, #16]
 8007aae:	9a08      	ldr	r2, [sp, #32]
 8007ab0:	f803 9c01 	strb.w	r9, [r3, #-1]
 8007ab4:	4293      	cmp	r3, r2
 8007ab6:	d043      	beq.n	8007b40 <_dtoa_r+0xb78>
 8007ab8:	4651      	mov	r1, sl
 8007aba:	2300      	movs	r3, #0
 8007abc:	220a      	movs	r2, #10
 8007abe:	4620      	mov	r0, r4
 8007ac0:	f000 f922 	bl	8007d08 <__multadd>
 8007ac4:	45b8      	cmp	r8, r7
 8007ac6:	4682      	mov	sl, r0
 8007ac8:	f04f 0300 	mov.w	r3, #0
 8007acc:	f04f 020a 	mov.w	r2, #10
 8007ad0:	4641      	mov	r1, r8
 8007ad2:	4620      	mov	r0, r4
 8007ad4:	d107      	bne.n	8007ae6 <_dtoa_r+0xb1e>
 8007ad6:	f000 f917 	bl	8007d08 <__multadd>
 8007ada:	4680      	mov	r8, r0
 8007adc:	4607      	mov	r7, r0
 8007ade:	9b04      	ldr	r3, [sp, #16]
 8007ae0:	3301      	adds	r3, #1
 8007ae2:	9304      	str	r3, [sp, #16]
 8007ae4:	e775      	b.n	80079d2 <_dtoa_r+0xa0a>
 8007ae6:	f000 f90f 	bl	8007d08 <__multadd>
 8007aea:	4639      	mov	r1, r7
 8007aec:	4680      	mov	r8, r0
 8007aee:	2300      	movs	r3, #0
 8007af0:	220a      	movs	r2, #10
 8007af2:	4620      	mov	r0, r4
 8007af4:	f000 f908 	bl	8007d08 <__multadd>
 8007af8:	4607      	mov	r7, r0
 8007afa:	e7f0      	b.n	8007ade <_dtoa_r+0xb16>
 8007afc:	9b04      	ldr	r3, [sp, #16]
 8007afe:	9301      	str	r3, [sp, #4]
 8007b00:	9d00      	ldr	r5, [sp, #0]
 8007b02:	4631      	mov	r1, r6
 8007b04:	4650      	mov	r0, sl
 8007b06:	f7ff f9d5 	bl	8006eb4 <quorem>
 8007b0a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007b0e:	9b00      	ldr	r3, [sp, #0]
 8007b10:	f805 9b01 	strb.w	r9, [r5], #1
 8007b14:	1aea      	subs	r2, r5, r3
 8007b16:	9b01      	ldr	r3, [sp, #4]
 8007b18:	4293      	cmp	r3, r2
 8007b1a:	dd07      	ble.n	8007b2c <_dtoa_r+0xb64>
 8007b1c:	4651      	mov	r1, sl
 8007b1e:	2300      	movs	r3, #0
 8007b20:	220a      	movs	r2, #10
 8007b22:	4620      	mov	r0, r4
 8007b24:	f000 f8f0 	bl	8007d08 <__multadd>
 8007b28:	4682      	mov	sl, r0
 8007b2a:	e7ea      	b.n	8007b02 <_dtoa_r+0xb3a>
 8007b2c:	9b01      	ldr	r3, [sp, #4]
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	bfc8      	it	gt
 8007b32:	461d      	movgt	r5, r3
 8007b34:	9b00      	ldr	r3, [sp, #0]
 8007b36:	bfd8      	it	le
 8007b38:	2501      	movle	r5, #1
 8007b3a:	441d      	add	r5, r3
 8007b3c:	f04f 0800 	mov.w	r8, #0
 8007b40:	4651      	mov	r1, sl
 8007b42:	2201      	movs	r2, #1
 8007b44:	4620      	mov	r0, r4
 8007b46:	f000 fad7 	bl	80080f8 <__lshift>
 8007b4a:	4631      	mov	r1, r6
 8007b4c:	4682      	mov	sl, r0
 8007b4e:	f000 fb3f 	bl	80081d0 <__mcmp>
 8007b52:	2800      	cmp	r0, #0
 8007b54:	dc96      	bgt.n	8007a84 <_dtoa_r+0xabc>
 8007b56:	d102      	bne.n	8007b5e <_dtoa_r+0xb96>
 8007b58:	f019 0f01 	tst.w	r9, #1
 8007b5c:	d192      	bne.n	8007a84 <_dtoa_r+0xabc>
 8007b5e:	462b      	mov	r3, r5
 8007b60:	461d      	mov	r5, r3
 8007b62:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007b66:	2a30      	cmp	r2, #48	; 0x30
 8007b68:	d0fa      	beq.n	8007b60 <_dtoa_r+0xb98>
 8007b6a:	e6dd      	b.n	8007928 <_dtoa_r+0x960>
 8007b6c:	9a00      	ldr	r2, [sp, #0]
 8007b6e:	429a      	cmp	r2, r3
 8007b70:	d189      	bne.n	8007a86 <_dtoa_r+0xabe>
 8007b72:	f10b 0b01 	add.w	fp, fp, #1
 8007b76:	2331      	movs	r3, #49	; 0x31
 8007b78:	e796      	b.n	8007aa8 <_dtoa_r+0xae0>
 8007b7a:	4b0a      	ldr	r3, [pc, #40]	; (8007ba4 <_dtoa_r+0xbdc>)
 8007b7c:	f7ff ba99 	b.w	80070b2 <_dtoa_r+0xea>
 8007b80:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	f47f aa6d 	bne.w	8007062 <_dtoa_r+0x9a>
 8007b88:	4b07      	ldr	r3, [pc, #28]	; (8007ba8 <_dtoa_r+0xbe0>)
 8007b8a:	f7ff ba92 	b.w	80070b2 <_dtoa_r+0xea>
 8007b8e:	9b01      	ldr	r3, [sp, #4]
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	dcb5      	bgt.n	8007b00 <_dtoa_r+0xb38>
 8007b94:	9b07      	ldr	r3, [sp, #28]
 8007b96:	2b02      	cmp	r3, #2
 8007b98:	f73f aeb1 	bgt.w	80078fe <_dtoa_r+0x936>
 8007b9c:	e7b0      	b.n	8007b00 <_dtoa_r+0xb38>
 8007b9e:	bf00      	nop
 8007ba0:	0800a5b7 	.word	0x0800a5b7
 8007ba4:	0800a47c 	.word	0x0800a47c
 8007ba8:	0800a552 	.word	0x0800a552

08007bac <_free_r>:
 8007bac:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007bae:	2900      	cmp	r1, #0
 8007bb0:	d044      	beq.n	8007c3c <_free_r+0x90>
 8007bb2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007bb6:	9001      	str	r0, [sp, #4]
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	f1a1 0404 	sub.w	r4, r1, #4
 8007bbe:	bfb8      	it	lt
 8007bc0:	18e4      	addlt	r4, r4, r3
 8007bc2:	f7fd ffbd 	bl	8005b40 <__malloc_lock>
 8007bc6:	4a1e      	ldr	r2, [pc, #120]	; (8007c40 <_free_r+0x94>)
 8007bc8:	9801      	ldr	r0, [sp, #4]
 8007bca:	6813      	ldr	r3, [r2, #0]
 8007bcc:	b933      	cbnz	r3, 8007bdc <_free_r+0x30>
 8007bce:	6063      	str	r3, [r4, #4]
 8007bd0:	6014      	str	r4, [r2, #0]
 8007bd2:	b003      	add	sp, #12
 8007bd4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007bd8:	f7fd bfb8 	b.w	8005b4c <__malloc_unlock>
 8007bdc:	42a3      	cmp	r3, r4
 8007bde:	d908      	bls.n	8007bf2 <_free_r+0x46>
 8007be0:	6825      	ldr	r5, [r4, #0]
 8007be2:	1961      	adds	r1, r4, r5
 8007be4:	428b      	cmp	r3, r1
 8007be6:	bf01      	itttt	eq
 8007be8:	6819      	ldreq	r1, [r3, #0]
 8007bea:	685b      	ldreq	r3, [r3, #4]
 8007bec:	1949      	addeq	r1, r1, r5
 8007bee:	6021      	streq	r1, [r4, #0]
 8007bf0:	e7ed      	b.n	8007bce <_free_r+0x22>
 8007bf2:	461a      	mov	r2, r3
 8007bf4:	685b      	ldr	r3, [r3, #4]
 8007bf6:	b10b      	cbz	r3, 8007bfc <_free_r+0x50>
 8007bf8:	42a3      	cmp	r3, r4
 8007bfa:	d9fa      	bls.n	8007bf2 <_free_r+0x46>
 8007bfc:	6811      	ldr	r1, [r2, #0]
 8007bfe:	1855      	adds	r5, r2, r1
 8007c00:	42a5      	cmp	r5, r4
 8007c02:	d10b      	bne.n	8007c1c <_free_r+0x70>
 8007c04:	6824      	ldr	r4, [r4, #0]
 8007c06:	4421      	add	r1, r4
 8007c08:	1854      	adds	r4, r2, r1
 8007c0a:	42a3      	cmp	r3, r4
 8007c0c:	6011      	str	r1, [r2, #0]
 8007c0e:	d1e0      	bne.n	8007bd2 <_free_r+0x26>
 8007c10:	681c      	ldr	r4, [r3, #0]
 8007c12:	685b      	ldr	r3, [r3, #4]
 8007c14:	6053      	str	r3, [r2, #4]
 8007c16:	440c      	add	r4, r1
 8007c18:	6014      	str	r4, [r2, #0]
 8007c1a:	e7da      	b.n	8007bd2 <_free_r+0x26>
 8007c1c:	d902      	bls.n	8007c24 <_free_r+0x78>
 8007c1e:	230c      	movs	r3, #12
 8007c20:	6003      	str	r3, [r0, #0]
 8007c22:	e7d6      	b.n	8007bd2 <_free_r+0x26>
 8007c24:	6825      	ldr	r5, [r4, #0]
 8007c26:	1961      	adds	r1, r4, r5
 8007c28:	428b      	cmp	r3, r1
 8007c2a:	bf04      	itt	eq
 8007c2c:	6819      	ldreq	r1, [r3, #0]
 8007c2e:	685b      	ldreq	r3, [r3, #4]
 8007c30:	6063      	str	r3, [r4, #4]
 8007c32:	bf04      	itt	eq
 8007c34:	1949      	addeq	r1, r1, r5
 8007c36:	6021      	streq	r1, [r4, #0]
 8007c38:	6054      	str	r4, [r2, #4]
 8007c3a:	e7ca      	b.n	8007bd2 <_free_r+0x26>
 8007c3c:	b003      	add	sp, #12
 8007c3e:	bd30      	pop	{r4, r5, pc}
 8007c40:	20000344 	.word	0x20000344

08007c44 <_Balloc>:
 8007c44:	b570      	push	{r4, r5, r6, lr}
 8007c46:	69c6      	ldr	r6, [r0, #28]
 8007c48:	4604      	mov	r4, r0
 8007c4a:	460d      	mov	r5, r1
 8007c4c:	b976      	cbnz	r6, 8007c6c <_Balloc+0x28>
 8007c4e:	2010      	movs	r0, #16
 8007c50:	f7fd fec6 	bl	80059e0 <malloc>
 8007c54:	4602      	mov	r2, r0
 8007c56:	61e0      	str	r0, [r4, #28]
 8007c58:	b920      	cbnz	r0, 8007c64 <_Balloc+0x20>
 8007c5a:	4b18      	ldr	r3, [pc, #96]	; (8007cbc <_Balloc+0x78>)
 8007c5c:	4818      	ldr	r0, [pc, #96]	; (8007cc0 <_Balloc+0x7c>)
 8007c5e:	216b      	movs	r1, #107	; 0x6b
 8007c60:	f7ff f90a 	bl	8006e78 <__assert_func>
 8007c64:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007c68:	6006      	str	r6, [r0, #0]
 8007c6a:	60c6      	str	r6, [r0, #12]
 8007c6c:	69e6      	ldr	r6, [r4, #28]
 8007c6e:	68f3      	ldr	r3, [r6, #12]
 8007c70:	b183      	cbz	r3, 8007c94 <_Balloc+0x50>
 8007c72:	69e3      	ldr	r3, [r4, #28]
 8007c74:	68db      	ldr	r3, [r3, #12]
 8007c76:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007c7a:	b9b8      	cbnz	r0, 8007cac <_Balloc+0x68>
 8007c7c:	2101      	movs	r1, #1
 8007c7e:	fa01 f605 	lsl.w	r6, r1, r5
 8007c82:	1d72      	adds	r2, r6, #5
 8007c84:	0092      	lsls	r2, r2, #2
 8007c86:	4620      	mov	r0, r4
 8007c88:	f001 ff49 	bl	8009b1e <_calloc_r>
 8007c8c:	b160      	cbz	r0, 8007ca8 <_Balloc+0x64>
 8007c8e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007c92:	e00e      	b.n	8007cb2 <_Balloc+0x6e>
 8007c94:	2221      	movs	r2, #33	; 0x21
 8007c96:	2104      	movs	r1, #4
 8007c98:	4620      	mov	r0, r4
 8007c9a:	f001 ff40 	bl	8009b1e <_calloc_r>
 8007c9e:	69e3      	ldr	r3, [r4, #28]
 8007ca0:	60f0      	str	r0, [r6, #12]
 8007ca2:	68db      	ldr	r3, [r3, #12]
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d1e4      	bne.n	8007c72 <_Balloc+0x2e>
 8007ca8:	2000      	movs	r0, #0
 8007caa:	bd70      	pop	{r4, r5, r6, pc}
 8007cac:	6802      	ldr	r2, [r0, #0]
 8007cae:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007cb2:	2300      	movs	r3, #0
 8007cb4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007cb8:	e7f7      	b.n	8007caa <_Balloc+0x66>
 8007cba:	bf00      	nop
 8007cbc:	0800a4a5 	.word	0x0800a4a5
 8007cc0:	0800a5c8 	.word	0x0800a5c8

08007cc4 <_Bfree>:
 8007cc4:	b570      	push	{r4, r5, r6, lr}
 8007cc6:	69c6      	ldr	r6, [r0, #28]
 8007cc8:	4605      	mov	r5, r0
 8007cca:	460c      	mov	r4, r1
 8007ccc:	b976      	cbnz	r6, 8007cec <_Bfree+0x28>
 8007cce:	2010      	movs	r0, #16
 8007cd0:	f7fd fe86 	bl	80059e0 <malloc>
 8007cd4:	4602      	mov	r2, r0
 8007cd6:	61e8      	str	r0, [r5, #28]
 8007cd8:	b920      	cbnz	r0, 8007ce4 <_Bfree+0x20>
 8007cda:	4b09      	ldr	r3, [pc, #36]	; (8007d00 <_Bfree+0x3c>)
 8007cdc:	4809      	ldr	r0, [pc, #36]	; (8007d04 <_Bfree+0x40>)
 8007cde:	218f      	movs	r1, #143	; 0x8f
 8007ce0:	f7ff f8ca 	bl	8006e78 <__assert_func>
 8007ce4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007ce8:	6006      	str	r6, [r0, #0]
 8007cea:	60c6      	str	r6, [r0, #12]
 8007cec:	b13c      	cbz	r4, 8007cfe <_Bfree+0x3a>
 8007cee:	69eb      	ldr	r3, [r5, #28]
 8007cf0:	6862      	ldr	r2, [r4, #4]
 8007cf2:	68db      	ldr	r3, [r3, #12]
 8007cf4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007cf8:	6021      	str	r1, [r4, #0]
 8007cfa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007cfe:	bd70      	pop	{r4, r5, r6, pc}
 8007d00:	0800a4a5 	.word	0x0800a4a5
 8007d04:	0800a5c8 	.word	0x0800a5c8

08007d08 <__multadd>:
 8007d08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d0c:	690d      	ldr	r5, [r1, #16]
 8007d0e:	4607      	mov	r7, r0
 8007d10:	460c      	mov	r4, r1
 8007d12:	461e      	mov	r6, r3
 8007d14:	f101 0c14 	add.w	ip, r1, #20
 8007d18:	2000      	movs	r0, #0
 8007d1a:	f8dc 3000 	ldr.w	r3, [ip]
 8007d1e:	b299      	uxth	r1, r3
 8007d20:	fb02 6101 	mla	r1, r2, r1, r6
 8007d24:	0c1e      	lsrs	r6, r3, #16
 8007d26:	0c0b      	lsrs	r3, r1, #16
 8007d28:	fb02 3306 	mla	r3, r2, r6, r3
 8007d2c:	b289      	uxth	r1, r1
 8007d2e:	3001      	adds	r0, #1
 8007d30:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007d34:	4285      	cmp	r5, r0
 8007d36:	f84c 1b04 	str.w	r1, [ip], #4
 8007d3a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007d3e:	dcec      	bgt.n	8007d1a <__multadd+0x12>
 8007d40:	b30e      	cbz	r6, 8007d86 <__multadd+0x7e>
 8007d42:	68a3      	ldr	r3, [r4, #8]
 8007d44:	42ab      	cmp	r3, r5
 8007d46:	dc19      	bgt.n	8007d7c <__multadd+0x74>
 8007d48:	6861      	ldr	r1, [r4, #4]
 8007d4a:	4638      	mov	r0, r7
 8007d4c:	3101      	adds	r1, #1
 8007d4e:	f7ff ff79 	bl	8007c44 <_Balloc>
 8007d52:	4680      	mov	r8, r0
 8007d54:	b928      	cbnz	r0, 8007d62 <__multadd+0x5a>
 8007d56:	4602      	mov	r2, r0
 8007d58:	4b0c      	ldr	r3, [pc, #48]	; (8007d8c <__multadd+0x84>)
 8007d5a:	480d      	ldr	r0, [pc, #52]	; (8007d90 <__multadd+0x88>)
 8007d5c:	21ba      	movs	r1, #186	; 0xba
 8007d5e:	f7ff f88b 	bl	8006e78 <__assert_func>
 8007d62:	6922      	ldr	r2, [r4, #16]
 8007d64:	3202      	adds	r2, #2
 8007d66:	f104 010c 	add.w	r1, r4, #12
 8007d6a:	0092      	lsls	r2, r2, #2
 8007d6c:	300c      	adds	r0, #12
 8007d6e:	f001 feb9 	bl	8009ae4 <memcpy>
 8007d72:	4621      	mov	r1, r4
 8007d74:	4638      	mov	r0, r7
 8007d76:	f7ff ffa5 	bl	8007cc4 <_Bfree>
 8007d7a:	4644      	mov	r4, r8
 8007d7c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007d80:	3501      	adds	r5, #1
 8007d82:	615e      	str	r6, [r3, #20]
 8007d84:	6125      	str	r5, [r4, #16]
 8007d86:	4620      	mov	r0, r4
 8007d88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d8c:	0800a5b7 	.word	0x0800a5b7
 8007d90:	0800a5c8 	.word	0x0800a5c8

08007d94 <__s2b>:
 8007d94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d98:	460c      	mov	r4, r1
 8007d9a:	4615      	mov	r5, r2
 8007d9c:	461f      	mov	r7, r3
 8007d9e:	2209      	movs	r2, #9
 8007da0:	3308      	adds	r3, #8
 8007da2:	4606      	mov	r6, r0
 8007da4:	fb93 f3f2 	sdiv	r3, r3, r2
 8007da8:	2100      	movs	r1, #0
 8007daa:	2201      	movs	r2, #1
 8007dac:	429a      	cmp	r2, r3
 8007dae:	db09      	blt.n	8007dc4 <__s2b+0x30>
 8007db0:	4630      	mov	r0, r6
 8007db2:	f7ff ff47 	bl	8007c44 <_Balloc>
 8007db6:	b940      	cbnz	r0, 8007dca <__s2b+0x36>
 8007db8:	4602      	mov	r2, r0
 8007dba:	4b19      	ldr	r3, [pc, #100]	; (8007e20 <__s2b+0x8c>)
 8007dbc:	4819      	ldr	r0, [pc, #100]	; (8007e24 <__s2b+0x90>)
 8007dbe:	21d3      	movs	r1, #211	; 0xd3
 8007dc0:	f7ff f85a 	bl	8006e78 <__assert_func>
 8007dc4:	0052      	lsls	r2, r2, #1
 8007dc6:	3101      	adds	r1, #1
 8007dc8:	e7f0      	b.n	8007dac <__s2b+0x18>
 8007dca:	9b08      	ldr	r3, [sp, #32]
 8007dcc:	6143      	str	r3, [r0, #20]
 8007dce:	2d09      	cmp	r5, #9
 8007dd0:	f04f 0301 	mov.w	r3, #1
 8007dd4:	6103      	str	r3, [r0, #16]
 8007dd6:	dd16      	ble.n	8007e06 <__s2b+0x72>
 8007dd8:	f104 0909 	add.w	r9, r4, #9
 8007ddc:	46c8      	mov	r8, r9
 8007dde:	442c      	add	r4, r5
 8007de0:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007de4:	4601      	mov	r1, r0
 8007de6:	3b30      	subs	r3, #48	; 0x30
 8007de8:	220a      	movs	r2, #10
 8007dea:	4630      	mov	r0, r6
 8007dec:	f7ff ff8c 	bl	8007d08 <__multadd>
 8007df0:	45a0      	cmp	r8, r4
 8007df2:	d1f5      	bne.n	8007de0 <__s2b+0x4c>
 8007df4:	f1a5 0408 	sub.w	r4, r5, #8
 8007df8:	444c      	add	r4, r9
 8007dfa:	1b2d      	subs	r5, r5, r4
 8007dfc:	1963      	adds	r3, r4, r5
 8007dfe:	42bb      	cmp	r3, r7
 8007e00:	db04      	blt.n	8007e0c <__s2b+0x78>
 8007e02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e06:	340a      	adds	r4, #10
 8007e08:	2509      	movs	r5, #9
 8007e0a:	e7f6      	b.n	8007dfa <__s2b+0x66>
 8007e0c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007e10:	4601      	mov	r1, r0
 8007e12:	3b30      	subs	r3, #48	; 0x30
 8007e14:	220a      	movs	r2, #10
 8007e16:	4630      	mov	r0, r6
 8007e18:	f7ff ff76 	bl	8007d08 <__multadd>
 8007e1c:	e7ee      	b.n	8007dfc <__s2b+0x68>
 8007e1e:	bf00      	nop
 8007e20:	0800a5b7 	.word	0x0800a5b7
 8007e24:	0800a5c8 	.word	0x0800a5c8

08007e28 <__hi0bits>:
 8007e28:	0c03      	lsrs	r3, r0, #16
 8007e2a:	041b      	lsls	r3, r3, #16
 8007e2c:	b9d3      	cbnz	r3, 8007e64 <__hi0bits+0x3c>
 8007e2e:	0400      	lsls	r0, r0, #16
 8007e30:	2310      	movs	r3, #16
 8007e32:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007e36:	bf04      	itt	eq
 8007e38:	0200      	lsleq	r0, r0, #8
 8007e3a:	3308      	addeq	r3, #8
 8007e3c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007e40:	bf04      	itt	eq
 8007e42:	0100      	lsleq	r0, r0, #4
 8007e44:	3304      	addeq	r3, #4
 8007e46:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007e4a:	bf04      	itt	eq
 8007e4c:	0080      	lsleq	r0, r0, #2
 8007e4e:	3302      	addeq	r3, #2
 8007e50:	2800      	cmp	r0, #0
 8007e52:	db05      	blt.n	8007e60 <__hi0bits+0x38>
 8007e54:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007e58:	f103 0301 	add.w	r3, r3, #1
 8007e5c:	bf08      	it	eq
 8007e5e:	2320      	moveq	r3, #32
 8007e60:	4618      	mov	r0, r3
 8007e62:	4770      	bx	lr
 8007e64:	2300      	movs	r3, #0
 8007e66:	e7e4      	b.n	8007e32 <__hi0bits+0xa>

08007e68 <__lo0bits>:
 8007e68:	6803      	ldr	r3, [r0, #0]
 8007e6a:	f013 0207 	ands.w	r2, r3, #7
 8007e6e:	d00c      	beq.n	8007e8a <__lo0bits+0x22>
 8007e70:	07d9      	lsls	r1, r3, #31
 8007e72:	d422      	bmi.n	8007eba <__lo0bits+0x52>
 8007e74:	079a      	lsls	r2, r3, #30
 8007e76:	bf49      	itett	mi
 8007e78:	085b      	lsrmi	r3, r3, #1
 8007e7a:	089b      	lsrpl	r3, r3, #2
 8007e7c:	6003      	strmi	r3, [r0, #0]
 8007e7e:	2201      	movmi	r2, #1
 8007e80:	bf5c      	itt	pl
 8007e82:	6003      	strpl	r3, [r0, #0]
 8007e84:	2202      	movpl	r2, #2
 8007e86:	4610      	mov	r0, r2
 8007e88:	4770      	bx	lr
 8007e8a:	b299      	uxth	r1, r3
 8007e8c:	b909      	cbnz	r1, 8007e92 <__lo0bits+0x2a>
 8007e8e:	0c1b      	lsrs	r3, r3, #16
 8007e90:	2210      	movs	r2, #16
 8007e92:	b2d9      	uxtb	r1, r3
 8007e94:	b909      	cbnz	r1, 8007e9a <__lo0bits+0x32>
 8007e96:	3208      	adds	r2, #8
 8007e98:	0a1b      	lsrs	r3, r3, #8
 8007e9a:	0719      	lsls	r1, r3, #28
 8007e9c:	bf04      	itt	eq
 8007e9e:	091b      	lsreq	r3, r3, #4
 8007ea0:	3204      	addeq	r2, #4
 8007ea2:	0799      	lsls	r1, r3, #30
 8007ea4:	bf04      	itt	eq
 8007ea6:	089b      	lsreq	r3, r3, #2
 8007ea8:	3202      	addeq	r2, #2
 8007eaa:	07d9      	lsls	r1, r3, #31
 8007eac:	d403      	bmi.n	8007eb6 <__lo0bits+0x4e>
 8007eae:	085b      	lsrs	r3, r3, #1
 8007eb0:	f102 0201 	add.w	r2, r2, #1
 8007eb4:	d003      	beq.n	8007ebe <__lo0bits+0x56>
 8007eb6:	6003      	str	r3, [r0, #0]
 8007eb8:	e7e5      	b.n	8007e86 <__lo0bits+0x1e>
 8007eba:	2200      	movs	r2, #0
 8007ebc:	e7e3      	b.n	8007e86 <__lo0bits+0x1e>
 8007ebe:	2220      	movs	r2, #32
 8007ec0:	e7e1      	b.n	8007e86 <__lo0bits+0x1e>
	...

08007ec4 <__i2b>:
 8007ec4:	b510      	push	{r4, lr}
 8007ec6:	460c      	mov	r4, r1
 8007ec8:	2101      	movs	r1, #1
 8007eca:	f7ff febb 	bl	8007c44 <_Balloc>
 8007ece:	4602      	mov	r2, r0
 8007ed0:	b928      	cbnz	r0, 8007ede <__i2b+0x1a>
 8007ed2:	4b05      	ldr	r3, [pc, #20]	; (8007ee8 <__i2b+0x24>)
 8007ed4:	4805      	ldr	r0, [pc, #20]	; (8007eec <__i2b+0x28>)
 8007ed6:	f240 1145 	movw	r1, #325	; 0x145
 8007eda:	f7fe ffcd 	bl	8006e78 <__assert_func>
 8007ede:	2301      	movs	r3, #1
 8007ee0:	6144      	str	r4, [r0, #20]
 8007ee2:	6103      	str	r3, [r0, #16]
 8007ee4:	bd10      	pop	{r4, pc}
 8007ee6:	bf00      	nop
 8007ee8:	0800a5b7 	.word	0x0800a5b7
 8007eec:	0800a5c8 	.word	0x0800a5c8

08007ef0 <__multiply>:
 8007ef0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ef4:	4691      	mov	r9, r2
 8007ef6:	690a      	ldr	r2, [r1, #16]
 8007ef8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007efc:	429a      	cmp	r2, r3
 8007efe:	bfb8      	it	lt
 8007f00:	460b      	movlt	r3, r1
 8007f02:	460c      	mov	r4, r1
 8007f04:	bfbc      	itt	lt
 8007f06:	464c      	movlt	r4, r9
 8007f08:	4699      	movlt	r9, r3
 8007f0a:	6927      	ldr	r7, [r4, #16]
 8007f0c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007f10:	68a3      	ldr	r3, [r4, #8]
 8007f12:	6861      	ldr	r1, [r4, #4]
 8007f14:	eb07 060a 	add.w	r6, r7, sl
 8007f18:	42b3      	cmp	r3, r6
 8007f1a:	b085      	sub	sp, #20
 8007f1c:	bfb8      	it	lt
 8007f1e:	3101      	addlt	r1, #1
 8007f20:	f7ff fe90 	bl	8007c44 <_Balloc>
 8007f24:	b930      	cbnz	r0, 8007f34 <__multiply+0x44>
 8007f26:	4602      	mov	r2, r0
 8007f28:	4b44      	ldr	r3, [pc, #272]	; (800803c <__multiply+0x14c>)
 8007f2a:	4845      	ldr	r0, [pc, #276]	; (8008040 <__multiply+0x150>)
 8007f2c:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8007f30:	f7fe ffa2 	bl	8006e78 <__assert_func>
 8007f34:	f100 0514 	add.w	r5, r0, #20
 8007f38:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007f3c:	462b      	mov	r3, r5
 8007f3e:	2200      	movs	r2, #0
 8007f40:	4543      	cmp	r3, r8
 8007f42:	d321      	bcc.n	8007f88 <__multiply+0x98>
 8007f44:	f104 0314 	add.w	r3, r4, #20
 8007f48:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007f4c:	f109 0314 	add.w	r3, r9, #20
 8007f50:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007f54:	9202      	str	r2, [sp, #8]
 8007f56:	1b3a      	subs	r2, r7, r4
 8007f58:	3a15      	subs	r2, #21
 8007f5a:	f022 0203 	bic.w	r2, r2, #3
 8007f5e:	3204      	adds	r2, #4
 8007f60:	f104 0115 	add.w	r1, r4, #21
 8007f64:	428f      	cmp	r7, r1
 8007f66:	bf38      	it	cc
 8007f68:	2204      	movcc	r2, #4
 8007f6a:	9201      	str	r2, [sp, #4]
 8007f6c:	9a02      	ldr	r2, [sp, #8]
 8007f6e:	9303      	str	r3, [sp, #12]
 8007f70:	429a      	cmp	r2, r3
 8007f72:	d80c      	bhi.n	8007f8e <__multiply+0x9e>
 8007f74:	2e00      	cmp	r6, #0
 8007f76:	dd03      	ble.n	8007f80 <__multiply+0x90>
 8007f78:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d05b      	beq.n	8008038 <__multiply+0x148>
 8007f80:	6106      	str	r6, [r0, #16]
 8007f82:	b005      	add	sp, #20
 8007f84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f88:	f843 2b04 	str.w	r2, [r3], #4
 8007f8c:	e7d8      	b.n	8007f40 <__multiply+0x50>
 8007f8e:	f8b3 a000 	ldrh.w	sl, [r3]
 8007f92:	f1ba 0f00 	cmp.w	sl, #0
 8007f96:	d024      	beq.n	8007fe2 <__multiply+0xf2>
 8007f98:	f104 0e14 	add.w	lr, r4, #20
 8007f9c:	46a9      	mov	r9, r5
 8007f9e:	f04f 0c00 	mov.w	ip, #0
 8007fa2:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007fa6:	f8d9 1000 	ldr.w	r1, [r9]
 8007faa:	fa1f fb82 	uxth.w	fp, r2
 8007fae:	b289      	uxth	r1, r1
 8007fb0:	fb0a 110b 	mla	r1, sl, fp, r1
 8007fb4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007fb8:	f8d9 2000 	ldr.w	r2, [r9]
 8007fbc:	4461      	add	r1, ip
 8007fbe:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007fc2:	fb0a c20b 	mla	r2, sl, fp, ip
 8007fc6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007fca:	b289      	uxth	r1, r1
 8007fcc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007fd0:	4577      	cmp	r7, lr
 8007fd2:	f849 1b04 	str.w	r1, [r9], #4
 8007fd6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007fda:	d8e2      	bhi.n	8007fa2 <__multiply+0xb2>
 8007fdc:	9a01      	ldr	r2, [sp, #4]
 8007fde:	f845 c002 	str.w	ip, [r5, r2]
 8007fe2:	9a03      	ldr	r2, [sp, #12]
 8007fe4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007fe8:	3304      	adds	r3, #4
 8007fea:	f1b9 0f00 	cmp.w	r9, #0
 8007fee:	d021      	beq.n	8008034 <__multiply+0x144>
 8007ff0:	6829      	ldr	r1, [r5, #0]
 8007ff2:	f104 0c14 	add.w	ip, r4, #20
 8007ff6:	46ae      	mov	lr, r5
 8007ff8:	f04f 0a00 	mov.w	sl, #0
 8007ffc:	f8bc b000 	ldrh.w	fp, [ip]
 8008000:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008004:	fb09 220b 	mla	r2, r9, fp, r2
 8008008:	4452      	add	r2, sl
 800800a:	b289      	uxth	r1, r1
 800800c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008010:	f84e 1b04 	str.w	r1, [lr], #4
 8008014:	f85c 1b04 	ldr.w	r1, [ip], #4
 8008018:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800801c:	f8be 1000 	ldrh.w	r1, [lr]
 8008020:	fb09 110a 	mla	r1, r9, sl, r1
 8008024:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8008028:	4567      	cmp	r7, ip
 800802a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800802e:	d8e5      	bhi.n	8007ffc <__multiply+0x10c>
 8008030:	9a01      	ldr	r2, [sp, #4]
 8008032:	50a9      	str	r1, [r5, r2]
 8008034:	3504      	adds	r5, #4
 8008036:	e799      	b.n	8007f6c <__multiply+0x7c>
 8008038:	3e01      	subs	r6, #1
 800803a:	e79b      	b.n	8007f74 <__multiply+0x84>
 800803c:	0800a5b7 	.word	0x0800a5b7
 8008040:	0800a5c8 	.word	0x0800a5c8

08008044 <__pow5mult>:
 8008044:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008048:	4615      	mov	r5, r2
 800804a:	f012 0203 	ands.w	r2, r2, #3
 800804e:	4606      	mov	r6, r0
 8008050:	460f      	mov	r7, r1
 8008052:	d007      	beq.n	8008064 <__pow5mult+0x20>
 8008054:	4c25      	ldr	r4, [pc, #148]	; (80080ec <__pow5mult+0xa8>)
 8008056:	3a01      	subs	r2, #1
 8008058:	2300      	movs	r3, #0
 800805a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800805e:	f7ff fe53 	bl	8007d08 <__multadd>
 8008062:	4607      	mov	r7, r0
 8008064:	10ad      	asrs	r5, r5, #2
 8008066:	d03d      	beq.n	80080e4 <__pow5mult+0xa0>
 8008068:	69f4      	ldr	r4, [r6, #28]
 800806a:	b97c      	cbnz	r4, 800808c <__pow5mult+0x48>
 800806c:	2010      	movs	r0, #16
 800806e:	f7fd fcb7 	bl	80059e0 <malloc>
 8008072:	4602      	mov	r2, r0
 8008074:	61f0      	str	r0, [r6, #28]
 8008076:	b928      	cbnz	r0, 8008084 <__pow5mult+0x40>
 8008078:	4b1d      	ldr	r3, [pc, #116]	; (80080f0 <__pow5mult+0xac>)
 800807a:	481e      	ldr	r0, [pc, #120]	; (80080f4 <__pow5mult+0xb0>)
 800807c:	f240 11b3 	movw	r1, #435	; 0x1b3
 8008080:	f7fe fefa 	bl	8006e78 <__assert_func>
 8008084:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008088:	6004      	str	r4, [r0, #0]
 800808a:	60c4      	str	r4, [r0, #12]
 800808c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8008090:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008094:	b94c      	cbnz	r4, 80080aa <__pow5mult+0x66>
 8008096:	f240 2171 	movw	r1, #625	; 0x271
 800809a:	4630      	mov	r0, r6
 800809c:	f7ff ff12 	bl	8007ec4 <__i2b>
 80080a0:	2300      	movs	r3, #0
 80080a2:	f8c8 0008 	str.w	r0, [r8, #8]
 80080a6:	4604      	mov	r4, r0
 80080a8:	6003      	str	r3, [r0, #0]
 80080aa:	f04f 0900 	mov.w	r9, #0
 80080ae:	07eb      	lsls	r3, r5, #31
 80080b0:	d50a      	bpl.n	80080c8 <__pow5mult+0x84>
 80080b2:	4639      	mov	r1, r7
 80080b4:	4622      	mov	r2, r4
 80080b6:	4630      	mov	r0, r6
 80080b8:	f7ff ff1a 	bl	8007ef0 <__multiply>
 80080bc:	4639      	mov	r1, r7
 80080be:	4680      	mov	r8, r0
 80080c0:	4630      	mov	r0, r6
 80080c2:	f7ff fdff 	bl	8007cc4 <_Bfree>
 80080c6:	4647      	mov	r7, r8
 80080c8:	106d      	asrs	r5, r5, #1
 80080ca:	d00b      	beq.n	80080e4 <__pow5mult+0xa0>
 80080cc:	6820      	ldr	r0, [r4, #0]
 80080ce:	b938      	cbnz	r0, 80080e0 <__pow5mult+0x9c>
 80080d0:	4622      	mov	r2, r4
 80080d2:	4621      	mov	r1, r4
 80080d4:	4630      	mov	r0, r6
 80080d6:	f7ff ff0b 	bl	8007ef0 <__multiply>
 80080da:	6020      	str	r0, [r4, #0]
 80080dc:	f8c0 9000 	str.w	r9, [r0]
 80080e0:	4604      	mov	r4, r0
 80080e2:	e7e4      	b.n	80080ae <__pow5mult+0x6a>
 80080e4:	4638      	mov	r0, r7
 80080e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80080ea:	bf00      	nop
 80080ec:	0800a718 	.word	0x0800a718
 80080f0:	0800a4a5 	.word	0x0800a4a5
 80080f4:	0800a5c8 	.word	0x0800a5c8

080080f8 <__lshift>:
 80080f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80080fc:	460c      	mov	r4, r1
 80080fe:	6849      	ldr	r1, [r1, #4]
 8008100:	6923      	ldr	r3, [r4, #16]
 8008102:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008106:	68a3      	ldr	r3, [r4, #8]
 8008108:	4607      	mov	r7, r0
 800810a:	4691      	mov	r9, r2
 800810c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008110:	f108 0601 	add.w	r6, r8, #1
 8008114:	42b3      	cmp	r3, r6
 8008116:	db0b      	blt.n	8008130 <__lshift+0x38>
 8008118:	4638      	mov	r0, r7
 800811a:	f7ff fd93 	bl	8007c44 <_Balloc>
 800811e:	4605      	mov	r5, r0
 8008120:	b948      	cbnz	r0, 8008136 <__lshift+0x3e>
 8008122:	4602      	mov	r2, r0
 8008124:	4b28      	ldr	r3, [pc, #160]	; (80081c8 <__lshift+0xd0>)
 8008126:	4829      	ldr	r0, [pc, #164]	; (80081cc <__lshift+0xd4>)
 8008128:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800812c:	f7fe fea4 	bl	8006e78 <__assert_func>
 8008130:	3101      	adds	r1, #1
 8008132:	005b      	lsls	r3, r3, #1
 8008134:	e7ee      	b.n	8008114 <__lshift+0x1c>
 8008136:	2300      	movs	r3, #0
 8008138:	f100 0114 	add.w	r1, r0, #20
 800813c:	f100 0210 	add.w	r2, r0, #16
 8008140:	4618      	mov	r0, r3
 8008142:	4553      	cmp	r3, sl
 8008144:	db33      	blt.n	80081ae <__lshift+0xb6>
 8008146:	6920      	ldr	r0, [r4, #16]
 8008148:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800814c:	f104 0314 	add.w	r3, r4, #20
 8008150:	f019 091f 	ands.w	r9, r9, #31
 8008154:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008158:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800815c:	d02b      	beq.n	80081b6 <__lshift+0xbe>
 800815e:	f1c9 0e20 	rsb	lr, r9, #32
 8008162:	468a      	mov	sl, r1
 8008164:	2200      	movs	r2, #0
 8008166:	6818      	ldr	r0, [r3, #0]
 8008168:	fa00 f009 	lsl.w	r0, r0, r9
 800816c:	4310      	orrs	r0, r2
 800816e:	f84a 0b04 	str.w	r0, [sl], #4
 8008172:	f853 2b04 	ldr.w	r2, [r3], #4
 8008176:	459c      	cmp	ip, r3
 8008178:	fa22 f20e 	lsr.w	r2, r2, lr
 800817c:	d8f3      	bhi.n	8008166 <__lshift+0x6e>
 800817e:	ebac 0304 	sub.w	r3, ip, r4
 8008182:	3b15      	subs	r3, #21
 8008184:	f023 0303 	bic.w	r3, r3, #3
 8008188:	3304      	adds	r3, #4
 800818a:	f104 0015 	add.w	r0, r4, #21
 800818e:	4584      	cmp	ip, r0
 8008190:	bf38      	it	cc
 8008192:	2304      	movcc	r3, #4
 8008194:	50ca      	str	r2, [r1, r3]
 8008196:	b10a      	cbz	r2, 800819c <__lshift+0xa4>
 8008198:	f108 0602 	add.w	r6, r8, #2
 800819c:	3e01      	subs	r6, #1
 800819e:	4638      	mov	r0, r7
 80081a0:	612e      	str	r6, [r5, #16]
 80081a2:	4621      	mov	r1, r4
 80081a4:	f7ff fd8e 	bl	8007cc4 <_Bfree>
 80081a8:	4628      	mov	r0, r5
 80081aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081ae:	f842 0f04 	str.w	r0, [r2, #4]!
 80081b2:	3301      	adds	r3, #1
 80081b4:	e7c5      	b.n	8008142 <__lshift+0x4a>
 80081b6:	3904      	subs	r1, #4
 80081b8:	f853 2b04 	ldr.w	r2, [r3], #4
 80081bc:	f841 2f04 	str.w	r2, [r1, #4]!
 80081c0:	459c      	cmp	ip, r3
 80081c2:	d8f9      	bhi.n	80081b8 <__lshift+0xc0>
 80081c4:	e7ea      	b.n	800819c <__lshift+0xa4>
 80081c6:	bf00      	nop
 80081c8:	0800a5b7 	.word	0x0800a5b7
 80081cc:	0800a5c8 	.word	0x0800a5c8

080081d0 <__mcmp>:
 80081d0:	b530      	push	{r4, r5, lr}
 80081d2:	6902      	ldr	r2, [r0, #16]
 80081d4:	690c      	ldr	r4, [r1, #16]
 80081d6:	1b12      	subs	r2, r2, r4
 80081d8:	d10e      	bne.n	80081f8 <__mcmp+0x28>
 80081da:	f100 0314 	add.w	r3, r0, #20
 80081de:	3114      	adds	r1, #20
 80081e0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80081e4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80081e8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80081ec:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80081f0:	42a5      	cmp	r5, r4
 80081f2:	d003      	beq.n	80081fc <__mcmp+0x2c>
 80081f4:	d305      	bcc.n	8008202 <__mcmp+0x32>
 80081f6:	2201      	movs	r2, #1
 80081f8:	4610      	mov	r0, r2
 80081fa:	bd30      	pop	{r4, r5, pc}
 80081fc:	4283      	cmp	r3, r0
 80081fe:	d3f3      	bcc.n	80081e8 <__mcmp+0x18>
 8008200:	e7fa      	b.n	80081f8 <__mcmp+0x28>
 8008202:	f04f 32ff 	mov.w	r2, #4294967295
 8008206:	e7f7      	b.n	80081f8 <__mcmp+0x28>

08008208 <__mdiff>:
 8008208:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800820c:	460c      	mov	r4, r1
 800820e:	4606      	mov	r6, r0
 8008210:	4611      	mov	r1, r2
 8008212:	4620      	mov	r0, r4
 8008214:	4690      	mov	r8, r2
 8008216:	f7ff ffdb 	bl	80081d0 <__mcmp>
 800821a:	1e05      	subs	r5, r0, #0
 800821c:	d110      	bne.n	8008240 <__mdiff+0x38>
 800821e:	4629      	mov	r1, r5
 8008220:	4630      	mov	r0, r6
 8008222:	f7ff fd0f 	bl	8007c44 <_Balloc>
 8008226:	b930      	cbnz	r0, 8008236 <__mdiff+0x2e>
 8008228:	4b3a      	ldr	r3, [pc, #232]	; (8008314 <__mdiff+0x10c>)
 800822a:	4602      	mov	r2, r0
 800822c:	f240 2137 	movw	r1, #567	; 0x237
 8008230:	4839      	ldr	r0, [pc, #228]	; (8008318 <__mdiff+0x110>)
 8008232:	f7fe fe21 	bl	8006e78 <__assert_func>
 8008236:	2301      	movs	r3, #1
 8008238:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800823c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008240:	bfa4      	itt	ge
 8008242:	4643      	movge	r3, r8
 8008244:	46a0      	movge	r8, r4
 8008246:	4630      	mov	r0, r6
 8008248:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800824c:	bfa6      	itte	ge
 800824e:	461c      	movge	r4, r3
 8008250:	2500      	movge	r5, #0
 8008252:	2501      	movlt	r5, #1
 8008254:	f7ff fcf6 	bl	8007c44 <_Balloc>
 8008258:	b920      	cbnz	r0, 8008264 <__mdiff+0x5c>
 800825a:	4b2e      	ldr	r3, [pc, #184]	; (8008314 <__mdiff+0x10c>)
 800825c:	4602      	mov	r2, r0
 800825e:	f240 2145 	movw	r1, #581	; 0x245
 8008262:	e7e5      	b.n	8008230 <__mdiff+0x28>
 8008264:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008268:	6926      	ldr	r6, [r4, #16]
 800826a:	60c5      	str	r5, [r0, #12]
 800826c:	f104 0914 	add.w	r9, r4, #20
 8008270:	f108 0514 	add.w	r5, r8, #20
 8008274:	f100 0e14 	add.w	lr, r0, #20
 8008278:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800827c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008280:	f108 0210 	add.w	r2, r8, #16
 8008284:	46f2      	mov	sl, lr
 8008286:	2100      	movs	r1, #0
 8008288:	f859 3b04 	ldr.w	r3, [r9], #4
 800828c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008290:	fa11 f88b 	uxtah	r8, r1, fp
 8008294:	b299      	uxth	r1, r3
 8008296:	0c1b      	lsrs	r3, r3, #16
 8008298:	eba8 0801 	sub.w	r8, r8, r1
 800829c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80082a0:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80082a4:	fa1f f888 	uxth.w	r8, r8
 80082a8:	1419      	asrs	r1, r3, #16
 80082aa:	454e      	cmp	r6, r9
 80082ac:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80082b0:	f84a 3b04 	str.w	r3, [sl], #4
 80082b4:	d8e8      	bhi.n	8008288 <__mdiff+0x80>
 80082b6:	1b33      	subs	r3, r6, r4
 80082b8:	3b15      	subs	r3, #21
 80082ba:	f023 0303 	bic.w	r3, r3, #3
 80082be:	3304      	adds	r3, #4
 80082c0:	3415      	adds	r4, #21
 80082c2:	42a6      	cmp	r6, r4
 80082c4:	bf38      	it	cc
 80082c6:	2304      	movcc	r3, #4
 80082c8:	441d      	add	r5, r3
 80082ca:	4473      	add	r3, lr
 80082cc:	469e      	mov	lr, r3
 80082ce:	462e      	mov	r6, r5
 80082d0:	4566      	cmp	r6, ip
 80082d2:	d30e      	bcc.n	80082f2 <__mdiff+0xea>
 80082d4:	f10c 0203 	add.w	r2, ip, #3
 80082d8:	1b52      	subs	r2, r2, r5
 80082da:	f022 0203 	bic.w	r2, r2, #3
 80082de:	3d03      	subs	r5, #3
 80082e0:	45ac      	cmp	ip, r5
 80082e2:	bf38      	it	cc
 80082e4:	2200      	movcc	r2, #0
 80082e6:	4413      	add	r3, r2
 80082e8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80082ec:	b17a      	cbz	r2, 800830e <__mdiff+0x106>
 80082ee:	6107      	str	r7, [r0, #16]
 80082f0:	e7a4      	b.n	800823c <__mdiff+0x34>
 80082f2:	f856 8b04 	ldr.w	r8, [r6], #4
 80082f6:	fa11 f288 	uxtah	r2, r1, r8
 80082fa:	1414      	asrs	r4, r2, #16
 80082fc:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008300:	b292      	uxth	r2, r2
 8008302:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008306:	f84e 2b04 	str.w	r2, [lr], #4
 800830a:	1421      	asrs	r1, r4, #16
 800830c:	e7e0      	b.n	80082d0 <__mdiff+0xc8>
 800830e:	3f01      	subs	r7, #1
 8008310:	e7ea      	b.n	80082e8 <__mdiff+0xe0>
 8008312:	bf00      	nop
 8008314:	0800a5b7 	.word	0x0800a5b7
 8008318:	0800a5c8 	.word	0x0800a5c8

0800831c <__ulp>:
 800831c:	b082      	sub	sp, #8
 800831e:	ed8d 0b00 	vstr	d0, [sp]
 8008322:	9a01      	ldr	r2, [sp, #4]
 8008324:	4b0f      	ldr	r3, [pc, #60]	; (8008364 <__ulp+0x48>)
 8008326:	4013      	ands	r3, r2
 8008328:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800832c:	2b00      	cmp	r3, #0
 800832e:	dc08      	bgt.n	8008342 <__ulp+0x26>
 8008330:	425b      	negs	r3, r3
 8008332:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8008336:	ea4f 5223 	mov.w	r2, r3, asr #20
 800833a:	da04      	bge.n	8008346 <__ulp+0x2a>
 800833c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008340:	4113      	asrs	r3, r2
 8008342:	2200      	movs	r2, #0
 8008344:	e008      	b.n	8008358 <__ulp+0x3c>
 8008346:	f1a2 0314 	sub.w	r3, r2, #20
 800834a:	2b1e      	cmp	r3, #30
 800834c:	bfda      	itte	le
 800834e:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8008352:	40da      	lsrle	r2, r3
 8008354:	2201      	movgt	r2, #1
 8008356:	2300      	movs	r3, #0
 8008358:	4619      	mov	r1, r3
 800835a:	4610      	mov	r0, r2
 800835c:	ec41 0b10 	vmov	d0, r0, r1
 8008360:	b002      	add	sp, #8
 8008362:	4770      	bx	lr
 8008364:	7ff00000 	.word	0x7ff00000

08008368 <__b2d>:
 8008368:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800836c:	6906      	ldr	r6, [r0, #16]
 800836e:	f100 0814 	add.w	r8, r0, #20
 8008372:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8008376:	1f37      	subs	r7, r6, #4
 8008378:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800837c:	4610      	mov	r0, r2
 800837e:	f7ff fd53 	bl	8007e28 <__hi0bits>
 8008382:	f1c0 0320 	rsb	r3, r0, #32
 8008386:	280a      	cmp	r0, #10
 8008388:	600b      	str	r3, [r1, #0]
 800838a:	491b      	ldr	r1, [pc, #108]	; (80083f8 <__b2d+0x90>)
 800838c:	dc15      	bgt.n	80083ba <__b2d+0x52>
 800838e:	f1c0 0c0b 	rsb	ip, r0, #11
 8008392:	fa22 f30c 	lsr.w	r3, r2, ip
 8008396:	45b8      	cmp	r8, r7
 8008398:	ea43 0501 	orr.w	r5, r3, r1
 800839c:	bf34      	ite	cc
 800839e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80083a2:	2300      	movcs	r3, #0
 80083a4:	3015      	adds	r0, #21
 80083a6:	fa02 f000 	lsl.w	r0, r2, r0
 80083aa:	fa23 f30c 	lsr.w	r3, r3, ip
 80083ae:	4303      	orrs	r3, r0
 80083b0:	461c      	mov	r4, r3
 80083b2:	ec45 4b10 	vmov	d0, r4, r5
 80083b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80083ba:	45b8      	cmp	r8, r7
 80083bc:	bf3a      	itte	cc
 80083be:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80083c2:	f1a6 0708 	subcc.w	r7, r6, #8
 80083c6:	2300      	movcs	r3, #0
 80083c8:	380b      	subs	r0, #11
 80083ca:	d012      	beq.n	80083f2 <__b2d+0x8a>
 80083cc:	f1c0 0120 	rsb	r1, r0, #32
 80083d0:	fa23 f401 	lsr.w	r4, r3, r1
 80083d4:	4082      	lsls	r2, r0
 80083d6:	4322      	orrs	r2, r4
 80083d8:	4547      	cmp	r7, r8
 80083da:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 80083de:	bf8c      	ite	hi
 80083e0:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80083e4:	2200      	movls	r2, #0
 80083e6:	4083      	lsls	r3, r0
 80083e8:	40ca      	lsrs	r2, r1
 80083ea:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80083ee:	4313      	orrs	r3, r2
 80083f0:	e7de      	b.n	80083b0 <__b2d+0x48>
 80083f2:	ea42 0501 	orr.w	r5, r2, r1
 80083f6:	e7db      	b.n	80083b0 <__b2d+0x48>
 80083f8:	3ff00000 	.word	0x3ff00000

080083fc <__d2b>:
 80083fc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008400:	460f      	mov	r7, r1
 8008402:	2101      	movs	r1, #1
 8008404:	ec59 8b10 	vmov	r8, r9, d0
 8008408:	4616      	mov	r6, r2
 800840a:	f7ff fc1b 	bl	8007c44 <_Balloc>
 800840e:	4604      	mov	r4, r0
 8008410:	b930      	cbnz	r0, 8008420 <__d2b+0x24>
 8008412:	4602      	mov	r2, r0
 8008414:	4b24      	ldr	r3, [pc, #144]	; (80084a8 <__d2b+0xac>)
 8008416:	4825      	ldr	r0, [pc, #148]	; (80084ac <__d2b+0xb0>)
 8008418:	f240 310f 	movw	r1, #783	; 0x30f
 800841c:	f7fe fd2c 	bl	8006e78 <__assert_func>
 8008420:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008424:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008428:	bb2d      	cbnz	r5, 8008476 <__d2b+0x7a>
 800842a:	9301      	str	r3, [sp, #4]
 800842c:	f1b8 0300 	subs.w	r3, r8, #0
 8008430:	d026      	beq.n	8008480 <__d2b+0x84>
 8008432:	4668      	mov	r0, sp
 8008434:	9300      	str	r3, [sp, #0]
 8008436:	f7ff fd17 	bl	8007e68 <__lo0bits>
 800843a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800843e:	b1e8      	cbz	r0, 800847c <__d2b+0x80>
 8008440:	f1c0 0320 	rsb	r3, r0, #32
 8008444:	fa02 f303 	lsl.w	r3, r2, r3
 8008448:	430b      	orrs	r3, r1
 800844a:	40c2      	lsrs	r2, r0
 800844c:	6163      	str	r3, [r4, #20]
 800844e:	9201      	str	r2, [sp, #4]
 8008450:	9b01      	ldr	r3, [sp, #4]
 8008452:	61a3      	str	r3, [r4, #24]
 8008454:	2b00      	cmp	r3, #0
 8008456:	bf14      	ite	ne
 8008458:	2202      	movne	r2, #2
 800845a:	2201      	moveq	r2, #1
 800845c:	6122      	str	r2, [r4, #16]
 800845e:	b1bd      	cbz	r5, 8008490 <__d2b+0x94>
 8008460:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008464:	4405      	add	r5, r0
 8008466:	603d      	str	r5, [r7, #0]
 8008468:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800846c:	6030      	str	r0, [r6, #0]
 800846e:	4620      	mov	r0, r4
 8008470:	b003      	add	sp, #12
 8008472:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008476:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800847a:	e7d6      	b.n	800842a <__d2b+0x2e>
 800847c:	6161      	str	r1, [r4, #20]
 800847e:	e7e7      	b.n	8008450 <__d2b+0x54>
 8008480:	a801      	add	r0, sp, #4
 8008482:	f7ff fcf1 	bl	8007e68 <__lo0bits>
 8008486:	9b01      	ldr	r3, [sp, #4]
 8008488:	6163      	str	r3, [r4, #20]
 800848a:	3020      	adds	r0, #32
 800848c:	2201      	movs	r2, #1
 800848e:	e7e5      	b.n	800845c <__d2b+0x60>
 8008490:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008494:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008498:	6038      	str	r0, [r7, #0]
 800849a:	6918      	ldr	r0, [r3, #16]
 800849c:	f7ff fcc4 	bl	8007e28 <__hi0bits>
 80084a0:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80084a4:	e7e2      	b.n	800846c <__d2b+0x70>
 80084a6:	bf00      	nop
 80084a8:	0800a5b7 	.word	0x0800a5b7
 80084ac:	0800a5c8 	.word	0x0800a5c8

080084b0 <__ratio>:
 80084b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084b4:	4688      	mov	r8, r1
 80084b6:	4669      	mov	r1, sp
 80084b8:	4681      	mov	r9, r0
 80084ba:	f7ff ff55 	bl	8008368 <__b2d>
 80084be:	a901      	add	r1, sp, #4
 80084c0:	4640      	mov	r0, r8
 80084c2:	ec55 4b10 	vmov	r4, r5, d0
 80084c6:	f7ff ff4f 	bl	8008368 <__b2d>
 80084ca:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80084ce:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80084d2:	eba3 0c02 	sub.w	ip, r3, r2
 80084d6:	e9dd 3200 	ldrd	r3, r2, [sp]
 80084da:	1a9b      	subs	r3, r3, r2
 80084dc:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80084e0:	ec51 0b10 	vmov	r0, r1, d0
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	bfd6      	itet	le
 80084e8:	460a      	movle	r2, r1
 80084ea:	462a      	movgt	r2, r5
 80084ec:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80084f0:	468b      	mov	fp, r1
 80084f2:	462f      	mov	r7, r5
 80084f4:	bfd4      	ite	le
 80084f6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80084fa:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80084fe:	4620      	mov	r0, r4
 8008500:	ee10 2a10 	vmov	r2, s0
 8008504:	465b      	mov	r3, fp
 8008506:	4639      	mov	r1, r7
 8008508:	f7f8 f9d0 	bl	80008ac <__aeabi_ddiv>
 800850c:	ec41 0b10 	vmov	d0, r0, r1
 8008510:	b003      	add	sp, #12
 8008512:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008516 <__copybits>:
 8008516:	3901      	subs	r1, #1
 8008518:	b570      	push	{r4, r5, r6, lr}
 800851a:	1149      	asrs	r1, r1, #5
 800851c:	6914      	ldr	r4, [r2, #16]
 800851e:	3101      	adds	r1, #1
 8008520:	f102 0314 	add.w	r3, r2, #20
 8008524:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008528:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800852c:	1f05      	subs	r5, r0, #4
 800852e:	42a3      	cmp	r3, r4
 8008530:	d30c      	bcc.n	800854c <__copybits+0x36>
 8008532:	1aa3      	subs	r3, r4, r2
 8008534:	3b11      	subs	r3, #17
 8008536:	f023 0303 	bic.w	r3, r3, #3
 800853a:	3211      	adds	r2, #17
 800853c:	42a2      	cmp	r2, r4
 800853e:	bf88      	it	hi
 8008540:	2300      	movhi	r3, #0
 8008542:	4418      	add	r0, r3
 8008544:	2300      	movs	r3, #0
 8008546:	4288      	cmp	r0, r1
 8008548:	d305      	bcc.n	8008556 <__copybits+0x40>
 800854a:	bd70      	pop	{r4, r5, r6, pc}
 800854c:	f853 6b04 	ldr.w	r6, [r3], #4
 8008550:	f845 6f04 	str.w	r6, [r5, #4]!
 8008554:	e7eb      	b.n	800852e <__copybits+0x18>
 8008556:	f840 3b04 	str.w	r3, [r0], #4
 800855a:	e7f4      	b.n	8008546 <__copybits+0x30>

0800855c <__any_on>:
 800855c:	f100 0214 	add.w	r2, r0, #20
 8008560:	6900      	ldr	r0, [r0, #16]
 8008562:	114b      	asrs	r3, r1, #5
 8008564:	4298      	cmp	r0, r3
 8008566:	b510      	push	{r4, lr}
 8008568:	db11      	blt.n	800858e <__any_on+0x32>
 800856a:	dd0a      	ble.n	8008582 <__any_on+0x26>
 800856c:	f011 011f 	ands.w	r1, r1, #31
 8008570:	d007      	beq.n	8008582 <__any_on+0x26>
 8008572:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008576:	fa24 f001 	lsr.w	r0, r4, r1
 800857a:	fa00 f101 	lsl.w	r1, r0, r1
 800857e:	428c      	cmp	r4, r1
 8008580:	d10b      	bne.n	800859a <__any_on+0x3e>
 8008582:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008586:	4293      	cmp	r3, r2
 8008588:	d803      	bhi.n	8008592 <__any_on+0x36>
 800858a:	2000      	movs	r0, #0
 800858c:	bd10      	pop	{r4, pc}
 800858e:	4603      	mov	r3, r0
 8008590:	e7f7      	b.n	8008582 <__any_on+0x26>
 8008592:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008596:	2900      	cmp	r1, #0
 8008598:	d0f5      	beq.n	8008586 <__any_on+0x2a>
 800859a:	2001      	movs	r0, #1
 800859c:	e7f6      	b.n	800858c <__any_on+0x30>

0800859e <sulp>:
 800859e:	b570      	push	{r4, r5, r6, lr}
 80085a0:	4604      	mov	r4, r0
 80085a2:	460d      	mov	r5, r1
 80085a4:	ec45 4b10 	vmov	d0, r4, r5
 80085a8:	4616      	mov	r6, r2
 80085aa:	f7ff feb7 	bl	800831c <__ulp>
 80085ae:	ec51 0b10 	vmov	r0, r1, d0
 80085b2:	b17e      	cbz	r6, 80085d4 <sulp+0x36>
 80085b4:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80085b8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80085bc:	2b00      	cmp	r3, #0
 80085be:	dd09      	ble.n	80085d4 <sulp+0x36>
 80085c0:	051b      	lsls	r3, r3, #20
 80085c2:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80085c6:	2400      	movs	r4, #0
 80085c8:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80085cc:	4622      	mov	r2, r4
 80085ce:	462b      	mov	r3, r5
 80085d0:	f7f8 f842 	bl	8000658 <__aeabi_dmul>
 80085d4:	bd70      	pop	{r4, r5, r6, pc}
	...

080085d8 <_strtod_l>:
 80085d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085dc:	ed2d 8b02 	vpush	{d8}
 80085e0:	b09b      	sub	sp, #108	; 0x6c
 80085e2:	4604      	mov	r4, r0
 80085e4:	9213      	str	r2, [sp, #76]	; 0x4c
 80085e6:	2200      	movs	r2, #0
 80085e8:	9216      	str	r2, [sp, #88]	; 0x58
 80085ea:	460d      	mov	r5, r1
 80085ec:	f04f 0800 	mov.w	r8, #0
 80085f0:	f04f 0900 	mov.w	r9, #0
 80085f4:	460a      	mov	r2, r1
 80085f6:	9215      	str	r2, [sp, #84]	; 0x54
 80085f8:	7811      	ldrb	r1, [r2, #0]
 80085fa:	292b      	cmp	r1, #43	; 0x2b
 80085fc:	d04c      	beq.n	8008698 <_strtod_l+0xc0>
 80085fe:	d83a      	bhi.n	8008676 <_strtod_l+0x9e>
 8008600:	290d      	cmp	r1, #13
 8008602:	d834      	bhi.n	800866e <_strtod_l+0x96>
 8008604:	2908      	cmp	r1, #8
 8008606:	d834      	bhi.n	8008672 <_strtod_l+0x9a>
 8008608:	2900      	cmp	r1, #0
 800860a:	d03d      	beq.n	8008688 <_strtod_l+0xb0>
 800860c:	2200      	movs	r2, #0
 800860e:	920a      	str	r2, [sp, #40]	; 0x28
 8008610:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8008612:	7832      	ldrb	r2, [r6, #0]
 8008614:	2a30      	cmp	r2, #48	; 0x30
 8008616:	f040 80b4 	bne.w	8008782 <_strtod_l+0x1aa>
 800861a:	7872      	ldrb	r2, [r6, #1]
 800861c:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8008620:	2a58      	cmp	r2, #88	; 0x58
 8008622:	d170      	bne.n	8008706 <_strtod_l+0x12e>
 8008624:	9302      	str	r3, [sp, #8]
 8008626:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008628:	9301      	str	r3, [sp, #4]
 800862a:	ab16      	add	r3, sp, #88	; 0x58
 800862c:	9300      	str	r3, [sp, #0]
 800862e:	4a8e      	ldr	r2, [pc, #568]	; (8008868 <_strtod_l+0x290>)
 8008630:	ab17      	add	r3, sp, #92	; 0x5c
 8008632:	a915      	add	r1, sp, #84	; 0x54
 8008634:	4620      	mov	r0, r4
 8008636:	f001 faef 	bl	8009c18 <__gethex>
 800863a:	f010 070f 	ands.w	r7, r0, #15
 800863e:	4605      	mov	r5, r0
 8008640:	d005      	beq.n	800864e <_strtod_l+0x76>
 8008642:	2f06      	cmp	r7, #6
 8008644:	d12a      	bne.n	800869c <_strtod_l+0xc4>
 8008646:	3601      	adds	r6, #1
 8008648:	2300      	movs	r3, #0
 800864a:	9615      	str	r6, [sp, #84]	; 0x54
 800864c:	930a      	str	r3, [sp, #40]	; 0x28
 800864e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008650:	2b00      	cmp	r3, #0
 8008652:	f040 857f 	bne.w	8009154 <_strtod_l+0xb7c>
 8008656:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008658:	b1db      	cbz	r3, 8008692 <_strtod_l+0xba>
 800865a:	4642      	mov	r2, r8
 800865c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8008660:	ec43 2b10 	vmov	d0, r2, r3
 8008664:	b01b      	add	sp, #108	; 0x6c
 8008666:	ecbd 8b02 	vpop	{d8}
 800866a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800866e:	2920      	cmp	r1, #32
 8008670:	d1cc      	bne.n	800860c <_strtod_l+0x34>
 8008672:	3201      	adds	r2, #1
 8008674:	e7bf      	b.n	80085f6 <_strtod_l+0x1e>
 8008676:	292d      	cmp	r1, #45	; 0x2d
 8008678:	d1c8      	bne.n	800860c <_strtod_l+0x34>
 800867a:	2101      	movs	r1, #1
 800867c:	910a      	str	r1, [sp, #40]	; 0x28
 800867e:	1c51      	adds	r1, r2, #1
 8008680:	9115      	str	r1, [sp, #84]	; 0x54
 8008682:	7852      	ldrb	r2, [r2, #1]
 8008684:	2a00      	cmp	r2, #0
 8008686:	d1c3      	bne.n	8008610 <_strtod_l+0x38>
 8008688:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800868a:	9515      	str	r5, [sp, #84]	; 0x54
 800868c:	2b00      	cmp	r3, #0
 800868e:	f040 855f 	bne.w	8009150 <_strtod_l+0xb78>
 8008692:	4642      	mov	r2, r8
 8008694:	464b      	mov	r3, r9
 8008696:	e7e3      	b.n	8008660 <_strtod_l+0x88>
 8008698:	2100      	movs	r1, #0
 800869a:	e7ef      	b.n	800867c <_strtod_l+0xa4>
 800869c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800869e:	b13a      	cbz	r2, 80086b0 <_strtod_l+0xd8>
 80086a0:	2135      	movs	r1, #53	; 0x35
 80086a2:	a818      	add	r0, sp, #96	; 0x60
 80086a4:	f7ff ff37 	bl	8008516 <__copybits>
 80086a8:	9916      	ldr	r1, [sp, #88]	; 0x58
 80086aa:	4620      	mov	r0, r4
 80086ac:	f7ff fb0a 	bl	8007cc4 <_Bfree>
 80086b0:	3f01      	subs	r7, #1
 80086b2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80086b4:	2f04      	cmp	r7, #4
 80086b6:	d806      	bhi.n	80086c6 <_strtod_l+0xee>
 80086b8:	e8df f007 	tbb	[pc, r7]
 80086bc:	201d0314 	.word	0x201d0314
 80086c0:	14          	.byte	0x14
 80086c1:	00          	.byte	0x00
 80086c2:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 80086c6:	05e9      	lsls	r1, r5, #23
 80086c8:	bf48      	it	mi
 80086ca:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 80086ce:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80086d2:	0d1b      	lsrs	r3, r3, #20
 80086d4:	051b      	lsls	r3, r3, #20
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d1b9      	bne.n	800864e <_strtod_l+0x76>
 80086da:	f7fe fb99 	bl	8006e10 <__errno>
 80086de:	2322      	movs	r3, #34	; 0x22
 80086e0:	6003      	str	r3, [r0, #0]
 80086e2:	e7b4      	b.n	800864e <_strtod_l+0x76>
 80086e4:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 80086e8:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80086ec:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80086f0:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 80086f4:	e7e7      	b.n	80086c6 <_strtod_l+0xee>
 80086f6:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8008870 <_strtod_l+0x298>
 80086fa:	e7e4      	b.n	80086c6 <_strtod_l+0xee>
 80086fc:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8008700:	f04f 38ff 	mov.w	r8, #4294967295
 8008704:	e7df      	b.n	80086c6 <_strtod_l+0xee>
 8008706:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008708:	1c5a      	adds	r2, r3, #1
 800870a:	9215      	str	r2, [sp, #84]	; 0x54
 800870c:	785b      	ldrb	r3, [r3, #1]
 800870e:	2b30      	cmp	r3, #48	; 0x30
 8008710:	d0f9      	beq.n	8008706 <_strtod_l+0x12e>
 8008712:	2b00      	cmp	r3, #0
 8008714:	d09b      	beq.n	800864e <_strtod_l+0x76>
 8008716:	2301      	movs	r3, #1
 8008718:	f04f 0a00 	mov.w	sl, #0
 800871c:	9304      	str	r3, [sp, #16]
 800871e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008720:	930b      	str	r3, [sp, #44]	; 0x2c
 8008722:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8008726:	46d3      	mov	fp, sl
 8008728:	220a      	movs	r2, #10
 800872a:	9815      	ldr	r0, [sp, #84]	; 0x54
 800872c:	7806      	ldrb	r6, [r0, #0]
 800872e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8008732:	b2d9      	uxtb	r1, r3
 8008734:	2909      	cmp	r1, #9
 8008736:	d926      	bls.n	8008786 <_strtod_l+0x1ae>
 8008738:	494c      	ldr	r1, [pc, #304]	; (800886c <_strtod_l+0x294>)
 800873a:	2201      	movs	r2, #1
 800873c:	f001 f99e 	bl	8009a7c <strncmp>
 8008740:	2800      	cmp	r0, #0
 8008742:	d030      	beq.n	80087a6 <_strtod_l+0x1ce>
 8008744:	2000      	movs	r0, #0
 8008746:	4632      	mov	r2, r6
 8008748:	9005      	str	r0, [sp, #20]
 800874a:	465e      	mov	r6, fp
 800874c:	4603      	mov	r3, r0
 800874e:	2a65      	cmp	r2, #101	; 0x65
 8008750:	d001      	beq.n	8008756 <_strtod_l+0x17e>
 8008752:	2a45      	cmp	r2, #69	; 0x45
 8008754:	d113      	bne.n	800877e <_strtod_l+0x1a6>
 8008756:	b91e      	cbnz	r6, 8008760 <_strtod_l+0x188>
 8008758:	9a04      	ldr	r2, [sp, #16]
 800875a:	4302      	orrs	r2, r0
 800875c:	d094      	beq.n	8008688 <_strtod_l+0xb0>
 800875e:	2600      	movs	r6, #0
 8008760:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8008762:	1c6a      	adds	r2, r5, #1
 8008764:	9215      	str	r2, [sp, #84]	; 0x54
 8008766:	786a      	ldrb	r2, [r5, #1]
 8008768:	2a2b      	cmp	r2, #43	; 0x2b
 800876a:	d074      	beq.n	8008856 <_strtod_l+0x27e>
 800876c:	2a2d      	cmp	r2, #45	; 0x2d
 800876e:	d078      	beq.n	8008862 <_strtod_l+0x28a>
 8008770:	f04f 0c00 	mov.w	ip, #0
 8008774:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8008778:	2909      	cmp	r1, #9
 800877a:	d97f      	bls.n	800887c <_strtod_l+0x2a4>
 800877c:	9515      	str	r5, [sp, #84]	; 0x54
 800877e:	2700      	movs	r7, #0
 8008780:	e09e      	b.n	80088c0 <_strtod_l+0x2e8>
 8008782:	2300      	movs	r3, #0
 8008784:	e7c8      	b.n	8008718 <_strtod_l+0x140>
 8008786:	f1bb 0f08 	cmp.w	fp, #8
 800878a:	bfd8      	it	le
 800878c:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800878e:	f100 0001 	add.w	r0, r0, #1
 8008792:	bfda      	itte	le
 8008794:	fb02 3301 	mlale	r3, r2, r1, r3
 8008798:	9309      	strle	r3, [sp, #36]	; 0x24
 800879a:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800879e:	f10b 0b01 	add.w	fp, fp, #1
 80087a2:	9015      	str	r0, [sp, #84]	; 0x54
 80087a4:	e7c1      	b.n	800872a <_strtod_l+0x152>
 80087a6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80087a8:	1c5a      	adds	r2, r3, #1
 80087aa:	9215      	str	r2, [sp, #84]	; 0x54
 80087ac:	785a      	ldrb	r2, [r3, #1]
 80087ae:	f1bb 0f00 	cmp.w	fp, #0
 80087b2:	d037      	beq.n	8008824 <_strtod_l+0x24c>
 80087b4:	9005      	str	r0, [sp, #20]
 80087b6:	465e      	mov	r6, fp
 80087b8:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80087bc:	2b09      	cmp	r3, #9
 80087be:	d912      	bls.n	80087e6 <_strtod_l+0x20e>
 80087c0:	2301      	movs	r3, #1
 80087c2:	e7c4      	b.n	800874e <_strtod_l+0x176>
 80087c4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80087c6:	1c5a      	adds	r2, r3, #1
 80087c8:	9215      	str	r2, [sp, #84]	; 0x54
 80087ca:	785a      	ldrb	r2, [r3, #1]
 80087cc:	3001      	adds	r0, #1
 80087ce:	2a30      	cmp	r2, #48	; 0x30
 80087d0:	d0f8      	beq.n	80087c4 <_strtod_l+0x1ec>
 80087d2:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80087d6:	2b08      	cmp	r3, #8
 80087d8:	f200 84c1 	bhi.w	800915e <_strtod_l+0xb86>
 80087dc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80087de:	9005      	str	r0, [sp, #20]
 80087e0:	2000      	movs	r0, #0
 80087e2:	930b      	str	r3, [sp, #44]	; 0x2c
 80087e4:	4606      	mov	r6, r0
 80087e6:	3a30      	subs	r2, #48	; 0x30
 80087e8:	f100 0301 	add.w	r3, r0, #1
 80087ec:	d014      	beq.n	8008818 <_strtod_l+0x240>
 80087ee:	9905      	ldr	r1, [sp, #20]
 80087f0:	4419      	add	r1, r3
 80087f2:	9105      	str	r1, [sp, #20]
 80087f4:	4633      	mov	r3, r6
 80087f6:	eb00 0c06 	add.w	ip, r0, r6
 80087fa:	210a      	movs	r1, #10
 80087fc:	4563      	cmp	r3, ip
 80087fe:	d113      	bne.n	8008828 <_strtod_l+0x250>
 8008800:	1833      	adds	r3, r6, r0
 8008802:	2b08      	cmp	r3, #8
 8008804:	f106 0601 	add.w	r6, r6, #1
 8008808:	4406      	add	r6, r0
 800880a:	dc1a      	bgt.n	8008842 <_strtod_l+0x26a>
 800880c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800880e:	230a      	movs	r3, #10
 8008810:	fb03 2301 	mla	r3, r3, r1, r2
 8008814:	9309      	str	r3, [sp, #36]	; 0x24
 8008816:	2300      	movs	r3, #0
 8008818:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800881a:	1c51      	adds	r1, r2, #1
 800881c:	9115      	str	r1, [sp, #84]	; 0x54
 800881e:	7852      	ldrb	r2, [r2, #1]
 8008820:	4618      	mov	r0, r3
 8008822:	e7c9      	b.n	80087b8 <_strtod_l+0x1e0>
 8008824:	4658      	mov	r0, fp
 8008826:	e7d2      	b.n	80087ce <_strtod_l+0x1f6>
 8008828:	2b08      	cmp	r3, #8
 800882a:	f103 0301 	add.w	r3, r3, #1
 800882e:	dc03      	bgt.n	8008838 <_strtod_l+0x260>
 8008830:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008832:	434f      	muls	r7, r1
 8008834:	9709      	str	r7, [sp, #36]	; 0x24
 8008836:	e7e1      	b.n	80087fc <_strtod_l+0x224>
 8008838:	2b10      	cmp	r3, #16
 800883a:	bfd8      	it	le
 800883c:	fb01 fa0a 	mulle.w	sl, r1, sl
 8008840:	e7dc      	b.n	80087fc <_strtod_l+0x224>
 8008842:	2e10      	cmp	r6, #16
 8008844:	bfdc      	itt	le
 8008846:	230a      	movle	r3, #10
 8008848:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800884c:	e7e3      	b.n	8008816 <_strtod_l+0x23e>
 800884e:	2300      	movs	r3, #0
 8008850:	9305      	str	r3, [sp, #20]
 8008852:	2301      	movs	r3, #1
 8008854:	e780      	b.n	8008758 <_strtod_l+0x180>
 8008856:	f04f 0c00 	mov.w	ip, #0
 800885a:	1caa      	adds	r2, r5, #2
 800885c:	9215      	str	r2, [sp, #84]	; 0x54
 800885e:	78aa      	ldrb	r2, [r5, #2]
 8008860:	e788      	b.n	8008774 <_strtod_l+0x19c>
 8008862:	f04f 0c01 	mov.w	ip, #1
 8008866:	e7f8      	b.n	800885a <_strtod_l+0x282>
 8008868:	0800a728 	.word	0x0800a728
 800886c:	0800a724 	.word	0x0800a724
 8008870:	7ff00000 	.word	0x7ff00000
 8008874:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008876:	1c51      	adds	r1, r2, #1
 8008878:	9115      	str	r1, [sp, #84]	; 0x54
 800887a:	7852      	ldrb	r2, [r2, #1]
 800887c:	2a30      	cmp	r2, #48	; 0x30
 800887e:	d0f9      	beq.n	8008874 <_strtod_l+0x29c>
 8008880:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8008884:	2908      	cmp	r1, #8
 8008886:	f63f af7a 	bhi.w	800877e <_strtod_l+0x1a6>
 800888a:	3a30      	subs	r2, #48	; 0x30
 800888c:	9208      	str	r2, [sp, #32]
 800888e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008890:	920c      	str	r2, [sp, #48]	; 0x30
 8008892:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008894:	1c57      	adds	r7, r2, #1
 8008896:	9715      	str	r7, [sp, #84]	; 0x54
 8008898:	7852      	ldrb	r2, [r2, #1]
 800889a:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800889e:	f1be 0f09 	cmp.w	lr, #9
 80088a2:	d938      	bls.n	8008916 <_strtod_l+0x33e>
 80088a4:	990c      	ldr	r1, [sp, #48]	; 0x30
 80088a6:	1a7f      	subs	r7, r7, r1
 80088a8:	2f08      	cmp	r7, #8
 80088aa:	f644 671f 	movw	r7, #19999	; 0x4e1f
 80088ae:	dc03      	bgt.n	80088b8 <_strtod_l+0x2e0>
 80088b0:	9908      	ldr	r1, [sp, #32]
 80088b2:	428f      	cmp	r7, r1
 80088b4:	bfa8      	it	ge
 80088b6:	460f      	movge	r7, r1
 80088b8:	f1bc 0f00 	cmp.w	ip, #0
 80088bc:	d000      	beq.n	80088c0 <_strtod_l+0x2e8>
 80088be:	427f      	negs	r7, r7
 80088c0:	2e00      	cmp	r6, #0
 80088c2:	d14f      	bne.n	8008964 <_strtod_l+0x38c>
 80088c4:	9904      	ldr	r1, [sp, #16]
 80088c6:	4301      	orrs	r1, r0
 80088c8:	f47f aec1 	bne.w	800864e <_strtod_l+0x76>
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	f47f aedb 	bne.w	8008688 <_strtod_l+0xb0>
 80088d2:	2a69      	cmp	r2, #105	; 0x69
 80088d4:	d029      	beq.n	800892a <_strtod_l+0x352>
 80088d6:	dc26      	bgt.n	8008926 <_strtod_l+0x34e>
 80088d8:	2a49      	cmp	r2, #73	; 0x49
 80088da:	d026      	beq.n	800892a <_strtod_l+0x352>
 80088dc:	2a4e      	cmp	r2, #78	; 0x4e
 80088de:	f47f aed3 	bne.w	8008688 <_strtod_l+0xb0>
 80088e2:	499b      	ldr	r1, [pc, #620]	; (8008b50 <_strtod_l+0x578>)
 80088e4:	a815      	add	r0, sp, #84	; 0x54
 80088e6:	f001 fbd7 	bl	800a098 <__match>
 80088ea:	2800      	cmp	r0, #0
 80088ec:	f43f aecc 	beq.w	8008688 <_strtod_l+0xb0>
 80088f0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80088f2:	781b      	ldrb	r3, [r3, #0]
 80088f4:	2b28      	cmp	r3, #40	; 0x28
 80088f6:	d12f      	bne.n	8008958 <_strtod_l+0x380>
 80088f8:	4996      	ldr	r1, [pc, #600]	; (8008b54 <_strtod_l+0x57c>)
 80088fa:	aa18      	add	r2, sp, #96	; 0x60
 80088fc:	a815      	add	r0, sp, #84	; 0x54
 80088fe:	f001 fbdf 	bl	800a0c0 <__hexnan>
 8008902:	2805      	cmp	r0, #5
 8008904:	d128      	bne.n	8008958 <_strtod_l+0x380>
 8008906:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008908:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800890c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8008910:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8008914:	e69b      	b.n	800864e <_strtod_l+0x76>
 8008916:	9f08      	ldr	r7, [sp, #32]
 8008918:	210a      	movs	r1, #10
 800891a:	fb01 2107 	mla	r1, r1, r7, r2
 800891e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8008922:	9208      	str	r2, [sp, #32]
 8008924:	e7b5      	b.n	8008892 <_strtod_l+0x2ba>
 8008926:	2a6e      	cmp	r2, #110	; 0x6e
 8008928:	e7d9      	b.n	80088de <_strtod_l+0x306>
 800892a:	498b      	ldr	r1, [pc, #556]	; (8008b58 <_strtod_l+0x580>)
 800892c:	a815      	add	r0, sp, #84	; 0x54
 800892e:	f001 fbb3 	bl	800a098 <__match>
 8008932:	2800      	cmp	r0, #0
 8008934:	f43f aea8 	beq.w	8008688 <_strtod_l+0xb0>
 8008938:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800893a:	4988      	ldr	r1, [pc, #544]	; (8008b5c <_strtod_l+0x584>)
 800893c:	3b01      	subs	r3, #1
 800893e:	a815      	add	r0, sp, #84	; 0x54
 8008940:	9315      	str	r3, [sp, #84]	; 0x54
 8008942:	f001 fba9 	bl	800a098 <__match>
 8008946:	b910      	cbnz	r0, 800894e <_strtod_l+0x376>
 8008948:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800894a:	3301      	adds	r3, #1
 800894c:	9315      	str	r3, [sp, #84]	; 0x54
 800894e:	f8df 921c 	ldr.w	r9, [pc, #540]	; 8008b6c <_strtod_l+0x594>
 8008952:	f04f 0800 	mov.w	r8, #0
 8008956:	e67a      	b.n	800864e <_strtod_l+0x76>
 8008958:	4881      	ldr	r0, [pc, #516]	; (8008b60 <_strtod_l+0x588>)
 800895a:	f001 f8d1 	bl	8009b00 <nan>
 800895e:	ec59 8b10 	vmov	r8, r9, d0
 8008962:	e674      	b.n	800864e <_strtod_l+0x76>
 8008964:	9b05      	ldr	r3, [sp, #20]
 8008966:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008968:	1afb      	subs	r3, r7, r3
 800896a:	f1bb 0f00 	cmp.w	fp, #0
 800896e:	bf08      	it	eq
 8008970:	46b3      	moveq	fp, r6
 8008972:	2e10      	cmp	r6, #16
 8008974:	9308      	str	r3, [sp, #32]
 8008976:	4635      	mov	r5, r6
 8008978:	bfa8      	it	ge
 800897a:	2510      	movge	r5, #16
 800897c:	f7f7 fdf2 	bl	8000564 <__aeabi_ui2d>
 8008980:	2e09      	cmp	r6, #9
 8008982:	4680      	mov	r8, r0
 8008984:	4689      	mov	r9, r1
 8008986:	dd13      	ble.n	80089b0 <_strtod_l+0x3d8>
 8008988:	4b76      	ldr	r3, [pc, #472]	; (8008b64 <_strtod_l+0x58c>)
 800898a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800898e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8008992:	f7f7 fe61 	bl	8000658 <__aeabi_dmul>
 8008996:	4680      	mov	r8, r0
 8008998:	4650      	mov	r0, sl
 800899a:	4689      	mov	r9, r1
 800899c:	f7f7 fde2 	bl	8000564 <__aeabi_ui2d>
 80089a0:	4602      	mov	r2, r0
 80089a2:	460b      	mov	r3, r1
 80089a4:	4640      	mov	r0, r8
 80089a6:	4649      	mov	r1, r9
 80089a8:	f7f7 fca0 	bl	80002ec <__adddf3>
 80089ac:	4680      	mov	r8, r0
 80089ae:	4689      	mov	r9, r1
 80089b0:	2e0f      	cmp	r6, #15
 80089b2:	dc38      	bgt.n	8008a26 <_strtod_l+0x44e>
 80089b4:	9b08      	ldr	r3, [sp, #32]
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	f43f ae49 	beq.w	800864e <_strtod_l+0x76>
 80089bc:	dd24      	ble.n	8008a08 <_strtod_l+0x430>
 80089be:	2b16      	cmp	r3, #22
 80089c0:	dc0b      	bgt.n	80089da <_strtod_l+0x402>
 80089c2:	4968      	ldr	r1, [pc, #416]	; (8008b64 <_strtod_l+0x58c>)
 80089c4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80089c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80089cc:	4642      	mov	r2, r8
 80089ce:	464b      	mov	r3, r9
 80089d0:	f7f7 fe42 	bl	8000658 <__aeabi_dmul>
 80089d4:	4680      	mov	r8, r0
 80089d6:	4689      	mov	r9, r1
 80089d8:	e639      	b.n	800864e <_strtod_l+0x76>
 80089da:	9a08      	ldr	r2, [sp, #32]
 80089dc:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 80089e0:	4293      	cmp	r3, r2
 80089e2:	db20      	blt.n	8008a26 <_strtod_l+0x44e>
 80089e4:	4c5f      	ldr	r4, [pc, #380]	; (8008b64 <_strtod_l+0x58c>)
 80089e6:	f1c6 060f 	rsb	r6, r6, #15
 80089ea:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 80089ee:	4642      	mov	r2, r8
 80089f0:	464b      	mov	r3, r9
 80089f2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80089f6:	f7f7 fe2f 	bl	8000658 <__aeabi_dmul>
 80089fa:	9b08      	ldr	r3, [sp, #32]
 80089fc:	1b9e      	subs	r6, r3, r6
 80089fe:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8008a02:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008a06:	e7e3      	b.n	80089d0 <_strtod_l+0x3f8>
 8008a08:	9b08      	ldr	r3, [sp, #32]
 8008a0a:	3316      	adds	r3, #22
 8008a0c:	db0b      	blt.n	8008a26 <_strtod_l+0x44e>
 8008a0e:	9b05      	ldr	r3, [sp, #20]
 8008a10:	1bdf      	subs	r7, r3, r7
 8008a12:	4b54      	ldr	r3, [pc, #336]	; (8008b64 <_strtod_l+0x58c>)
 8008a14:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8008a18:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008a1c:	4640      	mov	r0, r8
 8008a1e:	4649      	mov	r1, r9
 8008a20:	f7f7 ff44 	bl	80008ac <__aeabi_ddiv>
 8008a24:	e7d6      	b.n	80089d4 <_strtod_l+0x3fc>
 8008a26:	9b08      	ldr	r3, [sp, #32]
 8008a28:	1b75      	subs	r5, r6, r5
 8008a2a:	441d      	add	r5, r3
 8008a2c:	2d00      	cmp	r5, #0
 8008a2e:	dd70      	ble.n	8008b12 <_strtod_l+0x53a>
 8008a30:	f015 030f 	ands.w	r3, r5, #15
 8008a34:	d00a      	beq.n	8008a4c <_strtod_l+0x474>
 8008a36:	494b      	ldr	r1, [pc, #300]	; (8008b64 <_strtod_l+0x58c>)
 8008a38:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008a3c:	4642      	mov	r2, r8
 8008a3e:	464b      	mov	r3, r9
 8008a40:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008a44:	f7f7 fe08 	bl	8000658 <__aeabi_dmul>
 8008a48:	4680      	mov	r8, r0
 8008a4a:	4689      	mov	r9, r1
 8008a4c:	f035 050f 	bics.w	r5, r5, #15
 8008a50:	d04d      	beq.n	8008aee <_strtod_l+0x516>
 8008a52:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8008a56:	dd22      	ble.n	8008a9e <_strtod_l+0x4c6>
 8008a58:	2500      	movs	r5, #0
 8008a5a:	46ab      	mov	fp, r5
 8008a5c:	9509      	str	r5, [sp, #36]	; 0x24
 8008a5e:	9505      	str	r5, [sp, #20]
 8008a60:	2322      	movs	r3, #34	; 0x22
 8008a62:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8008b6c <_strtod_l+0x594>
 8008a66:	6023      	str	r3, [r4, #0]
 8008a68:	f04f 0800 	mov.w	r8, #0
 8008a6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	f43f aded 	beq.w	800864e <_strtod_l+0x76>
 8008a74:	9916      	ldr	r1, [sp, #88]	; 0x58
 8008a76:	4620      	mov	r0, r4
 8008a78:	f7ff f924 	bl	8007cc4 <_Bfree>
 8008a7c:	9905      	ldr	r1, [sp, #20]
 8008a7e:	4620      	mov	r0, r4
 8008a80:	f7ff f920 	bl	8007cc4 <_Bfree>
 8008a84:	4659      	mov	r1, fp
 8008a86:	4620      	mov	r0, r4
 8008a88:	f7ff f91c 	bl	8007cc4 <_Bfree>
 8008a8c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008a8e:	4620      	mov	r0, r4
 8008a90:	f7ff f918 	bl	8007cc4 <_Bfree>
 8008a94:	4629      	mov	r1, r5
 8008a96:	4620      	mov	r0, r4
 8008a98:	f7ff f914 	bl	8007cc4 <_Bfree>
 8008a9c:	e5d7      	b.n	800864e <_strtod_l+0x76>
 8008a9e:	4b32      	ldr	r3, [pc, #200]	; (8008b68 <_strtod_l+0x590>)
 8008aa0:	9304      	str	r3, [sp, #16]
 8008aa2:	2300      	movs	r3, #0
 8008aa4:	112d      	asrs	r5, r5, #4
 8008aa6:	4640      	mov	r0, r8
 8008aa8:	4649      	mov	r1, r9
 8008aaa:	469a      	mov	sl, r3
 8008aac:	2d01      	cmp	r5, #1
 8008aae:	dc21      	bgt.n	8008af4 <_strtod_l+0x51c>
 8008ab0:	b10b      	cbz	r3, 8008ab6 <_strtod_l+0x4de>
 8008ab2:	4680      	mov	r8, r0
 8008ab4:	4689      	mov	r9, r1
 8008ab6:	492c      	ldr	r1, [pc, #176]	; (8008b68 <_strtod_l+0x590>)
 8008ab8:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8008abc:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8008ac0:	4642      	mov	r2, r8
 8008ac2:	464b      	mov	r3, r9
 8008ac4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008ac8:	f7f7 fdc6 	bl	8000658 <__aeabi_dmul>
 8008acc:	4b27      	ldr	r3, [pc, #156]	; (8008b6c <_strtod_l+0x594>)
 8008ace:	460a      	mov	r2, r1
 8008ad0:	400b      	ands	r3, r1
 8008ad2:	4927      	ldr	r1, [pc, #156]	; (8008b70 <_strtod_l+0x598>)
 8008ad4:	428b      	cmp	r3, r1
 8008ad6:	4680      	mov	r8, r0
 8008ad8:	d8be      	bhi.n	8008a58 <_strtod_l+0x480>
 8008ada:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8008ade:	428b      	cmp	r3, r1
 8008ae0:	bf86      	itte	hi
 8008ae2:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 8008b74 <_strtod_l+0x59c>
 8008ae6:	f04f 38ff 	movhi.w	r8, #4294967295
 8008aea:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8008aee:	2300      	movs	r3, #0
 8008af0:	9304      	str	r3, [sp, #16]
 8008af2:	e07b      	b.n	8008bec <_strtod_l+0x614>
 8008af4:	07ea      	lsls	r2, r5, #31
 8008af6:	d505      	bpl.n	8008b04 <_strtod_l+0x52c>
 8008af8:	9b04      	ldr	r3, [sp, #16]
 8008afa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008afe:	f7f7 fdab 	bl	8000658 <__aeabi_dmul>
 8008b02:	2301      	movs	r3, #1
 8008b04:	9a04      	ldr	r2, [sp, #16]
 8008b06:	3208      	adds	r2, #8
 8008b08:	f10a 0a01 	add.w	sl, sl, #1
 8008b0c:	106d      	asrs	r5, r5, #1
 8008b0e:	9204      	str	r2, [sp, #16]
 8008b10:	e7cc      	b.n	8008aac <_strtod_l+0x4d4>
 8008b12:	d0ec      	beq.n	8008aee <_strtod_l+0x516>
 8008b14:	426d      	negs	r5, r5
 8008b16:	f015 020f 	ands.w	r2, r5, #15
 8008b1a:	d00a      	beq.n	8008b32 <_strtod_l+0x55a>
 8008b1c:	4b11      	ldr	r3, [pc, #68]	; (8008b64 <_strtod_l+0x58c>)
 8008b1e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008b22:	4640      	mov	r0, r8
 8008b24:	4649      	mov	r1, r9
 8008b26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b2a:	f7f7 febf 	bl	80008ac <__aeabi_ddiv>
 8008b2e:	4680      	mov	r8, r0
 8008b30:	4689      	mov	r9, r1
 8008b32:	112d      	asrs	r5, r5, #4
 8008b34:	d0db      	beq.n	8008aee <_strtod_l+0x516>
 8008b36:	2d1f      	cmp	r5, #31
 8008b38:	dd1e      	ble.n	8008b78 <_strtod_l+0x5a0>
 8008b3a:	2500      	movs	r5, #0
 8008b3c:	46ab      	mov	fp, r5
 8008b3e:	9509      	str	r5, [sp, #36]	; 0x24
 8008b40:	9505      	str	r5, [sp, #20]
 8008b42:	2322      	movs	r3, #34	; 0x22
 8008b44:	f04f 0800 	mov.w	r8, #0
 8008b48:	f04f 0900 	mov.w	r9, #0
 8008b4c:	6023      	str	r3, [r4, #0]
 8008b4e:	e78d      	b.n	8008a6c <_strtod_l+0x494>
 8008b50:	0800a479 	.word	0x0800a479
 8008b54:	0800a73c 	.word	0x0800a73c
 8008b58:	0800a471 	.word	0x0800a471
 8008b5c:	0800a555 	.word	0x0800a555
 8008b60:	0800a551 	.word	0x0800a551
 8008b64:	0800a650 	.word	0x0800a650
 8008b68:	0800a628 	.word	0x0800a628
 8008b6c:	7ff00000 	.word	0x7ff00000
 8008b70:	7ca00000 	.word	0x7ca00000
 8008b74:	7fefffff 	.word	0x7fefffff
 8008b78:	f015 0310 	ands.w	r3, r5, #16
 8008b7c:	bf18      	it	ne
 8008b7e:	236a      	movne	r3, #106	; 0x6a
 8008b80:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 8008f24 <_strtod_l+0x94c>
 8008b84:	9304      	str	r3, [sp, #16]
 8008b86:	4640      	mov	r0, r8
 8008b88:	4649      	mov	r1, r9
 8008b8a:	2300      	movs	r3, #0
 8008b8c:	07ea      	lsls	r2, r5, #31
 8008b8e:	d504      	bpl.n	8008b9a <_strtod_l+0x5c2>
 8008b90:	e9da 2300 	ldrd	r2, r3, [sl]
 8008b94:	f7f7 fd60 	bl	8000658 <__aeabi_dmul>
 8008b98:	2301      	movs	r3, #1
 8008b9a:	106d      	asrs	r5, r5, #1
 8008b9c:	f10a 0a08 	add.w	sl, sl, #8
 8008ba0:	d1f4      	bne.n	8008b8c <_strtod_l+0x5b4>
 8008ba2:	b10b      	cbz	r3, 8008ba8 <_strtod_l+0x5d0>
 8008ba4:	4680      	mov	r8, r0
 8008ba6:	4689      	mov	r9, r1
 8008ba8:	9b04      	ldr	r3, [sp, #16]
 8008baa:	b1bb      	cbz	r3, 8008bdc <_strtod_l+0x604>
 8008bac:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8008bb0:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	4649      	mov	r1, r9
 8008bb8:	dd10      	ble.n	8008bdc <_strtod_l+0x604>
 8008bba:	2b1f      	cmp	r3, #31
 8008bbc:	f340 811e 	ble.w	8008dfc <_strtod_l+0x824>
 8008bc0:	2b34      	cmp	r3, #52	; 0x34
 8008bc2:	bfde      	ittt	le
 8008bc4:	f04f 33ff 	movle.w	r3, #4294967295
 8008bc8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8008bcc:	4093      	lslle	r3, r2
 8008bce:	f04f 0800 	mov.w	r8, #0
 8008bd2:	bfcc      	ite	gt
 8008bd4:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8008bd8:	ea03 0901 	andle.w	r9, r3, r1
 8008bdc:	2200      	movs	r2, #0
 8008bde:	2300      	movs	r3, #0
 8008be0:	4640      	mov	r0, r8
 8008be2:	4649      	mov	r1, r9
 8008be4:	f7f7 ffa0 	bl	8000b28 <__aeabi_dcmpeq>
 8008be8:	2800      	cmp	r0, #0
 8008bea:	d1a6      	bne.n	8008b3a <_strtod_l+0x562>
 8008bec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008bee:	9300      	str	r3, [sp, #0]
 8008bf0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008bf2:	4633      	mov	r3, r6
 8008bf4:	465a      	mov	r2, fp
 8008bf6:	4620      	mov	r0, r4
 8008bf8:	f7ff f8cc 	bl	8007d94 <__s2b>
 8008bfc:	9009      	str	r0, [sp, #36]	; 0x24
 8008bfe:	2800      	cmp	r0, #0
 8008c00:	f43f af2a 	beq.w	8008a58 <_strtod_l+0x480>
 8008c04:	9a08      	ldr	r2, [sp, #32]
 8008c06:	9b05      	ldr	r3, [sp, #20]
 8008c08:	2a00      	cmp	r2, #0
 8008c0a:	eba3 0307 	sub.w	r3, r3, r7
 8008c0e:	bfa8      	it	ge
 8008c10:	2300      	movge	r3, #0
 8008c12:	930c      	str	r3, [sp, #48]	; 0x30
 8008c14:	2500      	movs	r5, #0
 8008c16:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008c1a:	9312      	str	r3, [sp, #72]	; 0x48
 8008c1c:	46ab      	mov	fp, r5
 8008c1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c20:	4620      	mov	r0, r4
 8008c22:	6859      	ldr	r1, [r3, #4]
 8008c24:	f7ff f80e 	bl	8007c44 <_Balloc>
 8008c28:	9005      	str	r0, [sp, #20]
 8008c2a:	2800      	cmp	r0, #0
 8008c2c:	f43f af18 	beq.w	8008a60 <_strtod_l+0x488>
 8008c30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c32:	691a      	ldr	r2, [r3, #16]
 8008c34:	3202      	adds	r2, #2
 8008c36:	f103 010c 	add.w	r1, r3, #12
 8008c3a:	0092      	lsls	r2, r2, #2
 8008c3c:	300c      	adds	r0, #12
 8008c3e:	f000 ff51 	bl	8009ae4 <memcpy>
 8008c42:	ec49 8b10 	vmov	d0, r8, r9
 8008c46:	aa18      	add	r2, sp, #96	; 0x60
 8008c48:	a917      	add	r1, sp, #92	; 0x5c
 8008c4a:	4620      	mov	r0, r4
 8008c4c:	f7ff fbd6 	bl	80083fc <__d2b>
 8008c50:	ec49 8b18 	vmov	d8, r8, r9
 8008c54:	9016      	str	r0, [sp, #88]	; 0x58
 8008c56:	2800      	cmp	r0, #0
 8008c58:	f43f af02 	beq.w	8008a60 <_strtod_l+0x488>
 8008c5c:	2101      	movs	r1, #1
 8008c5e:	4620      	mov	r0, r4
 8008c60:	f7ff f930 	bl	8007ec4 <__i2b>
 8008c64:	4683      	mov	fp, r0
 8008c66:	2800      	cmp	r0, #0
 8008c68:	f43f aefa 	beq.w	8008a60 <_strtod_l+0x488>
 8008c6c:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8008c6e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008c70:	2e00      	cmp	r6, #0
 8008c72:	bfab      	itete	ge
 8008c74:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 8008c76:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 8008c78:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8008c7a:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 8008c7e:	bfac      	ite	ge
 8008c80:	eb06 0a03 	addge.w	sl, r6, r3
 8008c84:	1b9f      	sublt	r7, r3, r6
 8008c86:	9b04      	ldr	r3, [sp, #16]
 8008c88:	1af6      	subs	r6, r6, r3
 8008c8a:	4416      	add	r6, r2
 8008c8c:	4ba0      	ldr	r3, [pc, #640]	; (8008f10 <_strtod_l+0x938>)
 8008c8e:	3e01      	subs	r6, #1
 8008c90:	429e      	cmp	r6, r3
 8008c92:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8008c96:	f280 80c4 	bge.w	8008e22 <_strtod_l+0x84a>
 8008c9a:	1b9b      	subs	r3, r3, r6
 8008c9c:	2b1f      	cmp	r3, #31
 8008c9e:	eba2 0203 	sub.w	r2, r2, r3
 8008ca2:	f04f 0101 	mov.w	r1, #1
 8008ca6:	f300 80b0 	bgt.w	8008e0a <_strtod_l+0x832>
 8008caa:	fa01 f303 	lsl.w	r3, r1, r3
 8008cae:	930e      	str	r3, [sp, #56]	; 0x38
 8008cb0:	2300      	movs	r3, #0
 8008cb2:	930d      	str	r3, [sp, #52]	; 0x34
 8008cb4:	eb0a 0602 	add.w	r6, sl, r2
 8008cb8:	9b04      	ldr	r3, [sp, #16]
 8008cba:	45b2      	cmp	sl, r6
 8008cbc:	4417      	add	r7, r2
 8008cbe:	441f      	add	r7, r3
 8008cc0:	4653      	mov	r3, sl
 8008cc2:	bfa8      	it	ge
 8008cc4:	4633      	movge	r3, r6
 8008cc6:	42bb      	cmp	r3, r7
 8008cc8:	bfa8      	it	ge
 8008cca:	463b      	movge	r3, r7
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	bfc2      	ittt	gt
 8008cd0:	1af6      	subgt	r6, r6, r3
 8008cd2:	1aff      	subgt	r7, r7, r3
 8008cd4:	ebaa 0a03 	subgt.w	sl, sl, r3
 8008cd8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	dd17      	ble.n	8008d0e <_strtod_l+0x736>
 8008cde:	4659      	mov	r1, fp
 8008ce0:	461a      	mov	r2, r3
 8008ce2:	4620      	mov	r0, r4
 8008ce4:	f7ff f9ae 	bl	8008044 <__pow5mult>
 8008ce8:	4683      	mov	fp, r0
 8008cea:	2800      	cmp	r0, #0
 8008cec:	f43f aeb8 	beq.w	8008a60 <_strtod_l+0x488>
 8008cf0:	4601      	mov	r1, r0
 8008cf2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008cf4:	4620      	mov	r0, r4
 8008cf6:	f7ff f8fb 	bl	8007ef0 <__multiply>
 8008cfa:	900b      	str	r0, [sp, #44]	; 0x2c
 8008cfc:	2800      	cmp	r0, #0
 8008cfe:	f43f aeaf 	beq.w	8008a60 <_strtod_l+0x488>
 8008d02:	9916      	ldr	r1, [sp, #88]	; 0x58
 8008d04:	4620      	mov	r0, r4
 8008d06:	f7fe ffdd 	bl	8007cc4 <_Bfree>
 8008d0a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008d0c:	9316      	str	r3, [sp, #88]	; 0x58
 8008d0e:	2e00      	cmp	r6, #0
 8008d10:	f300 808c 	bgt.w	8008e2c <_strtod_l+0x854>
 8008d14:	9b08      	ldr	r3, [sp, #32]
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	dd08      	ble.n	8008d2c <_strtod_l+0x754>
 8008d1a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008d1c:	9905      	ldr	r1, [sp, #20]
 8008d1e:	4620      	mov	r0, r4
 8008d20:	f7ff f990 	bl	8008044 <__pow5mult>
 8008d24:	9005      	str	r0, [sp, #20]
 8008d26:	2800      	cmp	r0, #0
 8008d28:	f43f ae9a 	beq.w	8008a60 <_strtod_l+0x488>
 8008d2c:	2f00      	cmp	r7, #0
 8008d2e:	dd08      	ble.n	8008d42 <_strtod_l+0x76a>
 8008d30:	9905      	ldr	r1, [sp, #20]
 8008d32:	463a      	mov	r2, r7
 8008d34:	4620      	mov	r0, r4
 8008d36:	f7ff f9df 	bl	80080f8 <__lshift>
 8008d3a:	9005      	str	r0, [sp, #20]
 8008d3c:	2800      	cmp	r0, #0
 8008d3e:	f43f ae8f 	beq.w	8008a60 <_strtod_l+0x488>
 8008d42:	f1ba 0f00 	cmp.w	sl, #0
 8008d46:	dd08      	ble.n	8008d5a <_strtod_l+0x782>
 8008d48:	4659      	mov	r1, fp
 8008d4a:	4652      	mov	r2, sl
 8008d4c:	4620      	mov	r0, r4
 8008d4e:	f7ff f9d3 	bl	80080f8 <__lshift>
 8008d52:	4683      	mov	fp, r0
 8008d54:	2800      	cmp	r0, #0
 8008d56:	f43f ae83 	beq.w	8008a60 <_strtod_l+0x488>
 8008d5a:	9a05      	ldr	r2, [sp, #20]
 8008d5c:	9916      	ldr	r1, [sp, #88]	; 0x58
 8008d5e:	4620      	mov	r0, r4
 8008d60:	f7ff fa52 	bl	8008208 <__mdiff>
 8008d64:	4605      	mov	r5, r0
 8008d66:	2800      	cmp	r0, #0
 8008d68:	f43f ae7a 	beq.w	8008a60 <_strtod_l+0x488>
 8008d6c:	68c3      	ldr	r3, [r0, #12]
 8008d6e:	930b      	str	r3, [sp, #44]	; 0x2c
 8008d70:	2300      	movs	r3, #0
 8008d72:	60c3      	str	r3, [r0, #12]
 8008d74:	4659      	mov	r1, fp
 8008d76:	f7ff fa2b 	bl	80081d0 <__mcmp>
 8008d7a:	2800      	cmp	r0, #0
 8008d7c:	da60      	bge.n	8008e40 <_strtod_l+0x868>
 8008d7e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008d80:	ea53 0308 	orrs.w	r3, r3, r8
 8008d84:	f040 8084 	bne.w	8008e90 <_strtod_l+0x8b8>
 8008d88:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d17f      	bne.n	8008e90 <_strtod_l+0x8b8>
 8008d90:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008d94:	0d1b      	lsrs	r3, r3, #20
 8008d96:	051b      	lsls	r3, r3, #20
 8008d98:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8008d9c:	d978      	bls.n	8008e90 <_strtod_l+0x8b8>
 8008d9e:	696b      	ldr	r3, [r5, #20]
 8008da0:	b913      	cbnz	r3, 8008da8 <_strtod_l+0x7d0>
 8008da2:	692b      	ldr	r3, [r5, #16]
 8008da4:	2b01      	cmp	r3, #1
 8008da6:	dd73      	ble.n	8008e90 <_strtod_l+0x8b8>
 8008da8:	4629      	mov	r1, r5
 8008daa:	2201      	movs	r2, #1
 8008dac:	4620      	mov	r0, r4
 8008dae:	f7ff f9a3 	bl	80080f8 <__lshift>
 8008db2:	4659      	mov	r1, fp
 8008db4:	4605      	mov	r5, r0
 8008db6:	f7ff fa0b 	bl	80081d0 <__mcmp>
 8008dba:	2800      	cmp	r0, #0
 8008dbc:	dd68      	ble.n	8008e90 <_strtod_l+0x8b8>
 8008dbe:	9904      	ldr	r1, [sp, #16]
 8008dc0:	4a54      	ldr	r2, [pc, #336]	; (8008f14 <_strtod_l+0x93c>)
 8008dc2:	464b      	mov	r3, r9
 8008dc4:	2900      	cmp	r1, #0
 8008dc6:	f000 8084 	beq.w	8008ed2 <_strtod_l+0x8fa>
 8008dca:	ea02 0109 	and.w	r1, r2, r9
 8008dce:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8008dd2:	dc7e      	bgt.n	8008ed2 <_strtod_l+0x8fa>
 8008dd4:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8008dd8:	f77f aeb3 	ble.w	8008b42 <_strtod_l+0x56a>
 8008ddc:	4b4e      	ldr	r3, [pc, #312]	; (8008f18 <_strtod_l+0x940>)
 8008dde:	4640      	mov	r0, r8
 8008de0:	4649      	mov	r1, r9
 8008de2:	2200      	movs	r2, #0
 8008de4:	f7f7 fc38 	bl	8000658 <__aeabi_dmul>
 8008de8:	4b4a      	ldr	r3, [pc, #296]	; (8008f14 <_strtod_l+0x93c>)
 8008dea:	400b      	ands	r3, r1
 8008dec:	4680      	mov	r8, r0
 8008dee:	4689      	mov	r9, r1
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	f47f ae3f 	bne.w	8008a74 <_strtod_l+0x49c>
 8008df6:	2322      	movs	r3, #34	; 0x22
 8008df8:	6023      	str	r3, [r4, #0]
 8008dfa:	e63b      	b.n	8008a74 <_strtod_l+0x49c>
 8008dfc:	f04f 32ff 	mov.w	r2, #4294967295
 8008e00:	fa02 f303 	lsl.w	r3, r2, r3
 8008e04:	ea03 0808 	and.w	r8, r3, r8
 8008e08:	e6e8      	b.n	8008bdc <_strtod_l+0x604>
 8008e0a:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8008e0e:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8008e12:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8008e16:	36e2      	adds	r6, #226	; 0xe2
 8008e18:	fa01 f306 	lsl.w	r3, r1, r6
 8008e1c:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8008e20:	e748      	b.n	8008cb4 <_strtod_l+0x6dc>
 8008e22:	2100      	movs	r1, #0
 8008e24:	2301      	movs	r3, #1
 8008e26:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 8008e2a:	e743      	b.n	8008cb4 <_strtod_l+0x6dc>
 8008e2c:	9916      	ldr	r1, [sp, #88]	; 0x58
 8008e2e:	4632      	mov	r2, r6
 8008e30:	4620      	mov	r0, r4
 8008e32:	f7ff f961 	bl	80080f8 <__lshift>
 8008e36:	9016      	str	r0, [sp, #88]	; 0x58
 8008e38:	2800      	cmp	r0, #0
 8008e3a:	f47f af6b 	bne.w	8008d14 <_strtod_l+0x73c>
 8008e3e:	e60f      	b.n	8008a60 <_strtod_l+0x488>
 8008e40:	46ca      	mov	sl, r9
 8008e42:	d171      	bne.n	8008f28 <_strtod_l+0x950>
 8008e44:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008e46:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008e4a:	b352      	cbz	r2, 8008ea2 <_strtod_l+0x8ca>
 8008e4c:	4a33      	ldr	r2, [pc, #204]	; (8008f1c <_strtod_l+0x944>)
 8008e4e:	4293      	cmp	r3, r2
 8008e50:	d12a      	bne.n	8008ea8 <_strtod_l+0x8d0>
 8008e52:	9b04      	ldr	r3, [sp, #16]
 8008e54:	4641      	mov	r1, r8
 8008e56:	b1fb      	cbz	r3, 8008e98 <_strtod_l+0x8c0>
 8008e58:	4b2e      	ldr	r3, [pc, #184]	; (8008f14 <_strtod_l+0x93c>)
 8008e5a:	ea09 0303 	and.w	r3, r9, r3
 8008e5e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008e62:	f04f 32ff 	mov.w	r2, #4294967295
 8008e66:	d81a      	bhi.n	8008e9e <_strtod_l+0x8c6>
 8008e68:	0d1b      	lsrs	r3, r3, #20
 8008e6a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8008e72:	4299      	cmp	r1, r3
 8008e74:	d118      	bne.n	8008ea8 <_strtod_l+0x8d0>
 8008e76:	4b2a      	ldr	r3, [pc, #168]	; (8008f20 <_strtod_l+0x948>)
 8008e78:	459a      	cmp	sl, r3
 8008e7a:	d102      	bne.n	8008e82 <_strtod_l+0x8aa>
 8008e7c:	3101      	adds	r1, #1
 8008e7e:	f43f adef 	beq.w	8008a60 <_strtod_l+0x488>
 8008e82:	4b24      	ldr	r3, [pc, #144]	; (8008f14 <_strtod_l+0x93c>)
 8008e84:	ea0a 0303 	and.w	r3, sl, r3
 8008e88:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8008e8c:	f04f 0800 	mov.w	r8, #0
 8008e90:	9b04      	ldr	r3, [sp, #16]
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d1a2      	bne.n	8008ddc <_strtod_l+0x804>
 8008e96:	e5ed      	b.n	8008a74 <_strtod_l+0x49c>
 8008e98:	f04f 33ff 	mov.w	r3, #4294967295
 8008e9c:	e7e9      	b.n	8008e72 <_strtod_l+0x89a>
 8008e9e:	4613      	mov	r3, r2
 8008ea0:	e7e7      	b.n	8008e72 <_strtod_l+0x89a>
 8008ea2:	ea53 0308 	orrs.w	r3, r3, r8
 8008ea6:	d08a      	beq.n	8008dbe <_strtod_l+0x7e6>
 8008ea8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008eaa:	b1e3      	cbz	r3, 8008ee6 <_strtod_l+0x90e>
 8008eac:	ea13 0f0a 	tst.w	r3, sl
 8008eb0:	d0ee      	beq.n	8008e90 <_strtod_l+0x8b8>
 8008eb2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008eb4:	9a04      	ldr	r2, [sp, #16]
 8008eb6:	4640      	mov	r0, r8
 8008eb8:	4649      	mov	r1, r9
 8008eba:	b1c3      	cbz	r3, 8008eee <_strtod_l+0x916>
 8008ebc:	f7ff fb6f 	bl	800859e <sulp>
 8008ec0:	4602      	mov	r2, r0
 8008ec2:	460b      	mov	r3, r1
 8008ec4:	ec51 0b18 	vmov	r0, r1, d8
 8008ec8:	f7f7 fa10 	bl	80002ec <__adddf3>
 8008ecc:	4680      	mov	r8, r0
 8008ece:	4689      	mov	r9, r1
 8008ed0:	e7de      	b.n	8008e90 <_strtod_l+0x8b8>
 8008ed2:	4013      	ands	r3, r2
 8008ed4:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8008ed8:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8008edc:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8008ee0:	f04f 38ff 	mov.w	r8, #4294967295
 8008ee4:	e7d4      	b.n	8008e90 <_strtod_l+0x8b8>
 8008ee6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008ee8:	ea13 0f08 	tst.w	r3, r8
 8008eec:	e7e0      	b.n	8008eb0 <_strtod_l+0x8d8>
 8008eee:	f7ff fb56 	bl	800859e <sulp>
 8008ef2:	4602      	mov	r2, r0
 8008ef4:	460b      	mov	r3, r1
 8008ef6:	ec51 0b18 	vmov	r0, r1, d8
 8008efa:	f7f7 f9f5 	bl	80002e8 <__aeabi_dsub>
 8008efe:	2200      	movs	r2, #0
 8008f00:	2300      	movs	r3, #0
 8008f02:	4680      	mov	r8, r0
 8008f04:	4689      	mov	r9, r1
 8008f06:	f7f7 fe0f 	bl	8000b28 <__aeabi_dcmpeq>
 8008f0a:	2800      	cmp	r0, #0
 8008f0c:	d0c0      	beq.n	8008e90 <_strtod_l+0x8b8>
 8008f0e:	e618      	b.n	8008b42 <_strtod_l+0x56a>
 8008f10:	fffffc02 	.word	0xfffffc02
 8008f14:	7ff00000 	.word	0x7ff00000
 8008f18:	39500000 	.word	0x39500000
 8008f1c:	000fffff 	.word	0x000fffff
 8008f20:	7fefffff 	.word	0x7fefffff
 8008f24:	0800a750 	.word	0x0800a750
 8008f28:	4659      	mov	r1, fp
 8008f2a:	4628      	mov	r0, r5
 8008f2c:	f7ff fac0 	bl	80084b0 <__ratio>
 8008f30:	ec57 6b10 	vmov	r6, r7, d0
 8008f34:	ee10 0a10 	vmov	r0, s0
 8008f38:	2200      	movs	r2, #0
 8008f3a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008f3e:	4639      	mov	r1, r7
 8008f40:	f7f7 fe06 	bl	8000b50 <__aeabi_dcmple>
 8008f44:	2800      	cmp	r0, #0
 8008f46:	d071      	beq.n	800902c <_strtod_l+0xa54>
 8008f48:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d17c      	bne.n	8009048 <_strtod_l+0xa70>
 8008f4e:	f1b8 0f00 	cmp.w	r8, #0
 8008f52:	d15a      	bne.n	800900a <_strtod_l+0xa32>
 8008f54:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d15d      	bne.n	8009018 <_strtod_l+0xa40>
 8008f5c:	4b90      	ldr	r3, [pc, #576]	; (80091a0 <_strtod_l+0xbc8>)
 8008f5e:	2200      	movs	r2, #0
 8008f60:	4630      	mov	r0, r6
 8008f62:	4639      	mov	r1, r7
 8008f64:	f7f7 fdea 	bl	8000b3c <__aeabi_dcmplt>
 8008f68:	2800      	cmp	r0, #0
 8008f6a:	d15c      	bne.n	8009026 <_strtod_l+0xa4e>
 8008f6c:	4630      	mov	r0, r6
 8008f6e:	4639      	mov	r1, r7
 8008f70:	4b8c      	ldr	r3, [pc, #560]	; (80091a4 <_strtod_l+0xbcc>)
 8008f72:	2200      	movs	r2, #0
 8008f74:	f7f7 fb70 	bl	8000658 <__aeabi_dmul>
 8008f78:	4606      	mov	r6, r0
 8008f7a:	460f      	mov	r7, r1
 8008f7c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8008f80:	9606      	str	r6, [sp, #24]
 8008f82:	9307      	str	r3, [sp, #28]
 8008f84:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008f88:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8008f8c:	4b86      	ldr	r3, [pc, #536]	; (80091a8 <_strtod_l+0xbd0>)
 8008f8e:	ea0a 0303 	and.w	r3, sl, r3
 8008f92:	930d      	str	r3, [sp, #52]	; 0x34
 8008f94:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008f96:	4b85      	ldr	r3, [pc, #532]	; (80091ac <_strtod_l+0xbd4>)
 8008f98:	429a      	cmp	r2, r3
 8008f9a:	f040 8090 	bne.w	80090be <_strtod_l+0xae6>
 8008f9e:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8008fa2:	ec49 8b10 	vmov	d0, r8, r9
 8008fa6:	f7ff f9b9 	bl	800831c <__ulp>
 8008faa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008fae:	ec51 0b10 	vmov	r0, r1, d0
 8008fb2:	f7f7 fb51 	bl	8000658 <__aeabi_dmul>
 8008fb6:	4642      	mov	r2, r8
 8008fb8:	464b      	mov	r3, r9
 8008fba:	f7f7 f997 	bl	80002ec <__adddf3>
 8008fbe:	460b      	mov	r3, r1
 8008fc0:	4979      	ldr	r1, [pc, #484]	; (80091a8 <_strtod_l+0xbd0>)
 8008fc2:	4a7b      	ldr	r2, [pc, #492]	; (80091b0 <_strtod_l+0xbd8>)
 8008fc4:	4019      	ands	r1, r3
 8008fc6:	4291      	cmp	r1, r2
 8008fc8:	4680      	mov	r8, r0
 8008fca:	d944      	bls.n	8009056 <_strtod_l+0xa7e>
 8008fcc:	ee18 2a90 	vmov	r2, s17
 8008fd0:	4b78      	ldr	r3, [pc, #480]	; (80091b4 <_strtod_l+0xbdc>)
 8008fd2:	429a      	cmp	r2, r3
 8008fd4:	d104      	bne.n	8008fe0 <_strtod_l+0xa08>
 8008fd6:	ee18 3a10 	vmov	r3, s16
 8008fda:	3301      	adds	r3, #1
 8008fdc:	f43f ad40 	beq.w	8008a60 <_strtod_l+0x488>
 8008fe0:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 80091b4 <_strtod_l+0xbdc>
 8008fe4:	f04f 38ff 	mov.w	r8, #4294967295
 8008fe8:	9916      	ldr	r1, [sp, #88]	; 0x58
 8008fea:	4620      	mov	r0, r4
 8008fec:	f7fe fe6a 	bl	8007cc4 <_Bfree>
 8008ff0:	9905      	ldr	r1, [sp, #20]
 8008ff2:	4620      	mov	r0, r4
 8008ff4:	f7fe fe66 	bl	8007cc4 <_Bfree>
 8008ff8:	4659      	mov	r1, fp
 8008ffa:	4620      	mov	r0, r4
 8008ffc:	f7fe fe62 	bl	8007cc4 <_Bfree>
 8009000:	4629      	mov	r1, r5
 8009002:	4620      	mov	r0, r4
 8009004:	f7fe fe5e 	bl	8007cc4 <_Bfree>
 8009008:	e609      	b.n	8008c1e <_strtod_l+0x646>
 800900a:	f1b8 0f01 	cmp.w	r8, #1
 800900e:	d103      	bne.n	8009018 <_strtod_l+0xa40>
 8009010:	f1b9 0f00 	cmp.w	r9, #0
 8009014:	f43f ad95 	beq.w	8008b42 <_strtod_l+0x56a>
 8009018:	ed9f 7b55 	vldr	d7, [pc, #340]	; 8009170 <_strtod_l+0xb98>
 800901c:	4f60      	ldr	r7, [pc, #384]	; (80091a0 <_strtod_l+0xbc8>)
 800901e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009022:	2600      	movs	r6, #0
 8009024:	e7ae      	b.n	8008f84 <_strtod_l+0x9ac>
 8009026:	4f5f      	ldr	r7, [pc, #380]	; (80091a4 <_strtod_l+0xbcc>)
 8009028:	2600      	movs	r6, #0
 800902a:	e7a7      	b.n	8008f7c <_strtod_l+0x9a4>
 800902c:	4b5d      	ldr	r3, [pc, #372]	; (80091a4 <_strtod_l+0xbcc>)
 800902e:	4630      	mov	r0, r6
 8009030:	4639      	mov	r1, r7
 8009032:	2200      	movs	r2, #0
 8009034:	f7f7 fb10 	bl	8000658 <__aeabi_dmul>
 8009038:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800903a:	4606      	mov	r6, r0
 800903c:	460f      	mov	r7, r1
 800903e:	2b00      	cmp	r3, #0
 8009040:	d09c      	beq.n	8008f7c <_strtod_l+0x9a4>
 8009042:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009046:	e79d      	b.n	8008f84 <_strtod_l+0x9ac>
 8009048:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 8009178 <_strtod_l+0xba0>
 800904c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009050:	ec57 6b17 	vmov	r6, r7, d7
 8009054:	e796      	b.n	8008f84 <_strtod_l+0x9ac>
 8009056:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800905a:	9b04      	ldr	r3, [sp, #16]
 800905c:	46ca      	mov	sl, r9
 800905e:	2b00      	cmp	r3, #0
 8009060:	d1c2      	bne.n	8008fe8 <_strtod_l+0xa10>
 8009062:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009066:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009068:	0d1b      	lsrs	r3, r3, #20
 800906a:	051b      	lsls	r3, r3, #20
 800906c:	429a      	cmp	r2, r3
 800906e:	d1bb      	bne.n	8008fe8 <_strtod_l+0xa10>
 8009070:	4630      	mov	r0, r6
 8009072:	4639      	mov	r1, r7
 8009074:	f7f7 fea0 	bl	8000db8 <__aeabi_d2lz>
 8009078:	f7f7 fac0 	bl	80005fc <__aeabi_l2d>
 800907c:	4602      	mov	r2, r0
 800907e:	460b      	mov	r3, r1
 8009080:	4630      	mov	r0, r6
 8009082:	4639      	mov	r1, r7
 8009084:	f7f7 f930 	bl	80002e8 <__aeabi_dsub>
 8009088:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800908a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800908e:	ea43 0308 	orr.w	r3, r3, r8
 8009092:	4313      	orrs	r3, r2
 8009094:	4606      	mov	r6, r0
 8009096:	460f      	mov	r7, r1
 8009098:	d054      	beq.n	8009144 <_strtod_l+0xb6c>
 800909a:	a339      	add	r3, pc, #228	; (adr r3, 8009180 <_strtod_l+0xba8>)
 800909c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090a0:	f7f7 fd4c 	bl	8000b3c <__aeabi_dcmplt>
 80090a4:	2800      	cmp	r0, #0
 80090a6:	f47f ace5 	bne.w	8008a74 <_strtod_l+0x49c>
 80090aa:	a337      	add	r3, pc, #220	; (adr r3, 8009188 <_strtod_l+0xbb0>)
 80090ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090b0:	4630      	mov	r0, r6
 80090b2:	4639      	mov	r1, r7
 80090b4:	f7f7 fd60 	bl	8000b78 <__aeabi_dcmpgt>
 80090b8:	2800      	cmp	r0, #0
 80090ba:	d095      	beq.n	8008fe8 <_strtod_l+0xa10>
 80090bc:	e4da      	b.n	8008a74 <_strtod_l+0x49c>
 80090be:	9b04      	ldr	r3, [sp, #16]
 80090c0:	b333      	cbz	r3, 8009110 <_strtod_l+0xb38>
 80090c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80090c4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80090c8:	d822      	bhi.n	8009110 <_strtod_l+0xb38>
 80090ca:	a331      	add	r3, pc, #196	; (adr r3, 8009190 <_strtod_l+0xbb8>)
 80090cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090d0:	4630      	mov	r0, r6
 80090d2:	4639      	mov	r1, r7
 80090d4:	f7f7 fd3c 	bl	8000b50 <__aeabi_dcmple>
 80090d8:	b1a0      	cbz	r0, 8009104 <_strtod_l+0xb2c>
 80090da:	4639      	mov	r1, r7
 80090dc:	4630      	mov	r0, r6
 80090de:	f7f7 fd93 	bl	8000c08 <__aeabi_d2uiz>
 80090e2:	2801      	cmp	r0, #1
 80090e4:	bf38      	it	cc
 80090e6:	2001      	movcc	r0, #1
 80090e8:	f7f7 fa3c 	bl	8000564 <__aeabi_ui2d>
 80090ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80090ee:	4606      	mov	r6, r0
 80090f0:	460f      	mov	r7, r1
 80090f2:	bb23      	cbnz	r3, 800913e <_strtod_l+0xb66>
 80090f4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80090f8:	9010      	str	r0, [sp, #64]	; 0x40
 80090fa:	9311      	str	r3, [sp, #68]	; 0x44
 80090fc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009100:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8009104:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009106:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009108:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800910c:	1a9b      	subs	r3, r3, r2
 800910e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009110:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8009114:	eeb0 0a48 	vmov.f32	s0, s16
 8009118:	eef0 0a68 	vmov.f32	s1, s17
 800911c:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8009120:	f7ff f8fc 	bl	800831c <__ulp>
 8009124:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8009128:	ec53 2b10 	vmov	r2, r3, d0
 800912c:	f7f7 fa94 	bl	8000658 <__aeabi_dmul>
 8009130:	ec53 2b18 	vmov	r2, r3, d8
 8009134:	f7f7 f8da 	bl	80002ec <__adddf3>
 8009138:	4680      	mov	r8, r0
 800913a:	4689      	mov	r9, r1
 800913c:	e78d      	b.n	800905a <_strtod_l+0xa82>
 800913e:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8009142:	e7db      	b.n	80090fc <_strtod_l+0xb24>
 8009144:	a314      	add	r3, pc, #80	; (adr r3, 8009198 <_strtod_l+0xbc0>)
 8009146:	e9d3 2300 	ldrd	r2, r3, [r3]
 800914a:	f7f7 fcf7 	bl	8000b3c <__aeabi_dcmplt>
 800914e:	e7b3      	b.n	80090b8 <_strtod_l+0xae0>
 8009150:	2300      	movs	r3, #0
 8009152:	930a      	str	r3, [sp, #40]	; 0x28
 8009154:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009156:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009158:	6013      	str	r3, [r2, #0]
 800915a:	f7ff ba7c 	b.w	8008656 <_strtod_l+0x7e>
 800915e:	2a65      	cmp	r2, #101	; 0x65
 8009160:	f43f ab75 	beq.w	800884e <_strtod_l+0x276>
 8009164:	2a45      	cmp	r2, #69	; 0x45
 8009166:	f43f ab72 	beq.w	800884e <_strtod_l+0x276>
 800916a:	2301      	movs	r3, #1
 800916c:	f7ff bbaa 	b.w	80088c4 <_strtod_l+0x2ec>
 8009170:	00000000 	.word	0x00000000
 8009174:	bff00000 	.word	0xbff00000
 8009178:	00000000 	.word	0x00000000
 800917c:	3ff00000 	.word	0x3ff00000
 8009180:	94a03595 	.word	0x94a03595
 8009184:	3fdfffff 	.word	0x3fdfffff
 8009188:	35afe535 	.word	0x35afe535
 800918c:	3fe00000 	.word	0x3fe00000
 8009190:	ffc00000 	.word	0xffc00000
 8009194:	41dfffff 	.word	0x41dfffff
 8009198:	94a03595 	.word	0x94a03595
 800919c:	3fcfffff 	.word	0x3fcfffff
 80091a0:	3ff00000 	.word	0x3ff00000
 80091a4:	3fe00000 	.word	0x3fe00000
 80091a8:	7ff00000 	.word	0x7ff00000
 80091ac:	7fe00000 	.word	0x7fe00000
 80091b0:	7c9fffff 	.word	0x7c9fffff
 80091b4:	7fefffff 	.word	0x7fefffff

080091b8 <_strtod_r>:
 80091b8:	4b01      	ldr	r3, [pc, #4]	; (80091c0 <_strtod_r+0x8>)
 80091ba:	f7ff ba0d 	b.w	80085d8 <_strtod_l>
 80091be:	bf00      	nop
 80091c0:	20000078 	.word	0x20000078

080091c4 <_strtol_l.constprop.0>:
 80091c4:	2b01      	cmp	r3, #1
 80091c6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80091ca:	d001      	beq.n	80091d0 <_strtol_l.constprop.0+0xc>
 80091cc:	2b24      	cmp	r3, #36	; 0x24
 80091ce:	d906      	bls.n	80091de <_strtol_l.constprop.0+0x1a>
 80091d0:	f7fd fe1e 	bl	8006e10 <__errno>
 80091d4:	2316      	movs	r3, #22
 80091d6:	6003      	str	r3, [r0, #0]
 80091d8:	2000      	movs	r0, #0
 80091da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80091de:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80092c4 <_strtol_l.constprop.0+0x100>
 80091e2:	460d      	mov	r5, r1
 80091e4:	462e      	mov	r6, r5
 80091e6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80091ea:	f81c 7004 	ldrb.w	r7, [ip, r4]
 80091ee:	f017 0708 	ands.w	r7, r7, #8
 80091f2:	d1f7      	bne.n	80091e4 <_strtol_l.constprop.0+0x20>
 80091f4:	2c2d      	cmp	r4, #45	; 0x2d
 80091f6:	d132      	bne.n	800925e <_strtol_l.constprop.0+0x9a>
 80091f8:	782c      	ldrb	r4, [r5, #0]
 80091fa:	2701      	movs	r7, #1
 80091fc:	1cb5      	adds	r5, r6, #2
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d05b      	beq.n	80092ba <_strtol_l.constprop.0+0xf6>
 8009202:	2b10      	cmp	r3, #16
 8009204:	d109      	bne.n	800921a <_strtol_l.constprop.0+0x56>
 8009206:	2c30      	cmp	r4, #48	; 0x30
 8009208:	d107      	bne.n	800921a <_strtol_l.constprop.0+0x56>
 800920a:	782c      	ldrb	r4, [r5, #0]
 800920c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8009210:	2c58      	cmp	r4, #88	; 0x58
 8009212:	d14d      	bne.n	80092b0 <_strtol_l.constprop.0+0xec>
 8009214:	786c      	ldrb	r4, [r5, #1]
 8009216:	2310      	movs	r3, #16
 8009218:	3502      	adds	r5, #2
 800921a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800921e:	f108 38ff 	add.w	r8, r8, #4294967295
 8009222:	f04f 0e00 	mov.w	lr, #0
 8009226:	fbb8 f9f3 	udiv	r9, r8, r3
 800922a:	4676      	mov	r6, lr
 800922c:	fb03 8a19 	mls	sl, r3, r9, r8
 8009230:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8009234:	f1bc 0f09 	cmp.w	ip, #9
 8009238:	d816      	bhi.n	8009268 <_strtol_l.constprop.0+0xa4>
 800923a:	4664      	mov	r4, ip
 800923c:	42a3      	cmp	r3, r4
 800923e:	dd24      	ble.n	800928a <_strtol_l.constprop.0+0xc6>
 8009240:	f1be 3fff 	cmp.w	lr, #4294967295
 8009244:	d008      	beq.n	8009258 <_strtol_l.constprop.0+0x94>
 8009246:	45b1      	cmp	r9, r6
 8009248:	d31c      	bcc.n	8009284 <_strtol_l.constprop.0+0xc0>
 800924a:	d101      	bne.n	8009250 <_strtol_l.constprop.0+0x8c>
 800924c:	45a2      	cmp	sl, r4
 800924e:	db19      	blt.n	8009284 <_strtol_l.constprop.0+0xc0>
 8009250:	fb06 4603 	mla	r6, r6, r3, r4
 8009254:	f04f 0e01 	mov.w	lr, #1
 8009258:	f815 4b01 	ldrb.w	r4, [r5], #1
 800925c:	e7e8      	b.n	8009230 <_strtol_l.constprop.0+0x6c>
 800925e:	2c2b      	cmp	r4, #43	; 0x2b
 8009260:	bf04      	itt	eq
 8009262:	782c      	ldrbeq	r4, [r5, #0]
 8009264:	1cb5      	addeq	r5, r6, #2
 8009266:	e7ca      	b.n	80091fe <_strtol_l.constprop.0+0x3a>
 8009268:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800926c:	f1bc 0f19 	cmp.w	ip, #25
 8009270:	d801      	bhi.n	8009276 <_strtol_l.constprop.0+0xb2>
 8009272:	3c37      	subs	r4, #55	; 0x37
 8009274:	e7e2      	b.n	800923c <_strtol_l.constprop.0+0x78>
 8009276:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800927a:	f1bc 0f19 	cmp.w	ip, #25
 800927e:	d804      	bhi.n	800928a <_strtol_l.constprop.0+0xc6>
 8009280:	3c57      	subs	r4, #87	; 0x57
 8009282:	e7db      	b.n	800923c <_strtol_l.constprop.0+0x78>
 8009284:	f04f 3eff 	mov.w	lr, #4294967295
 8009288:	e7e6      	b.n	8009258 <_strtol_l.constprop.0+0x94>
 800928a:	f1be 3fff 	cmp.w	lr, #4294967295
 800928e:	d105      	bne.n	800929c <_strtol_l.constprop.0+0xd8>
 8009290:	2322      	movs	r3, #34	; 0x22
 8009292:	6003      	str	r3, [r0, #0]
 8009294:	4646      	mov	r6, r8
 8009296:	b942      	cbnz	r2, 80092aa <_strtol_l.constprop.0+0xe6>
 8009298:	4630      	mov	r0, r6
 800929a:	e79e      	b.n	80091da <_strtol_l.constprop.0+0x16>
 800929c:	b107      	cbz	r7, 80092a0 <_strtol_l.constprop.0+0xdc>
 800929e:	4276      	negs	r6, r6
 80092a0:	2a00      	cmp	r2, #0
 80092a2:	d0f9      	beq.n	8009298 <_strtol_l.constprop.0+0xd4>
 80092a4:	f1be 0f00 	cmp.w	lr, #0
 80092a8:	d000      	beq.n	80092ac <_strtol_l.constprop.0+0xe8>
 80092aa:	1e69      	subs	r1, r5, #1
 80092ac:	6011      	str	r1, [r2, #0]
 80092ae:	e7f3      	b.n	8009298 <_strtol_l.constprop.0+0xd4>
 80092b0:	2430      	movs	r4, #48	; 0x30
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d1b1      	bne.n	800921a <_strtol_l.constprop.0+0x56>
 80092b6:	2308      	movs	r3, #8
 80092b8:	e7af      	b.n	800921a <_strtol_l.constprop.0+0x56>
 80092ba:	2c30      	cmp	r4, #48	; 0x30
 80092bc:	d0a5      	beq.n	800920a <_strtol_l.constprop.0+0x46>
 80092be:	230a      	movs	r3, #10
 80092c0:	e7ab      	b.n	800921a <_strtol_l.constprop.0+0x56>
 80092c2:	bf00      	nop
 80092c4:	0800a779 	.word	0x0800a779

080092c8 <_strtol_r>:
 80092c8:	f7ff bf7c 	b.w	80091c4 <_strtol_l.constprop.0>

080092cc <__ssputs_r>:
 80092cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80092d0:	688e      	ldr	r6, [r1, #8]
 80092d2:	461f      	mov	r7, r3
 80092d4:	42be      	cmp	r6, r7
 80092d6:	680b      	ldr	r3, [r1, #0]
 80092d8:	4682      	mov	sl, r0
 80092da:	460c      	mov	r4, r1
 80092dc:	4690      	mov	r8, r2
 80092de:	d82c      	bhi.n	800933a <__ssputs_r+0x6e>
 80092e0:	898a      	ldrh	r2, [r1, #12]
 80092e2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80092e6:	d026      	beq.n	8009336 <__ssputs_r+0x6a>
 80092e8:	6965      	ldr	r5, [r4, #20]
 80092ea:	6909      	ldr	r1, [r1, #16]
 80092ec:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80092f0:	eba3 0901 	sub.w	r9, r3, r1
 80092f4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80092f8:	1c7b      	adds	r3, r7, #1
 80092fa:	444b      	add	r3, r9
 80092fc:	106d      	asrs	r5, r5, #1
 80092fe:	429d      	cmp	r5, r3
 8009300:	bf38      	it	cc
 8009302:	461d      	movcc	r5, r3
 8009304:	0553      	lsls	r3, r2, #21
 8009306:	d527      	bpl.n	8009358 <__ssputs_r+0x8c>
 8009308:	4629      	mov	r1, r5
 800930a:	f7fc fb99 	bl	8005a40 <_malloc_r>
 800930e:	4606      	mov	r6, r0
 8009310:	b360      	cbz	r0, 800936c <__ssputs_r+0xa0>
 8009312:	6921      	ldr	r1, [r4, #16]
 8009314:	464a      	mov	r2, r9
 8009316:	f000 fbe5 	bl	8009ae4 <memcpy>
 800931a:	89a3      	ldrh	r3, [r4, #12]
 800931c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009320:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009324:	81a3      	strh	r3, [r4, #12]
 8009326:	6126      	str	r6, [r4, #16]
 8009328:	6165      	str	r5, [r4, #20]
 800932a:	444e      	add	r6, r9
 800932c:	eba5 0509 	sub.w	r5, r5, r9
 8009330:	6026      	str	r6, [r4, #0]
 8009332:	60a5      	str	r5, [r4, #8]
 8009334:	463e      	mov	r6, r7
 8009336:	42be      	cmp	r6, r7
 8009338:	d900      	bls.n	800933c <__ssputs_r+0x70>
 800933a:	463e      	mov	r6, r7
 800933c:	6820      	ldr	r0, [r4, #0]
 800933e:	4632      	mov	r2, r6
 8009340:	4641      	mov	r1, r8
 8009342:	f000 fb81 	bl	8009a48 <memmove>
 8009346:	68a3      	ldr	r3, [r4, #8]
 8009348:	1b9b      	subs	r3, r3, r6
 800934a:	60a3      	str	r3, [r4, #8]
 800934c:	6823      	ldr	r3, [r4, #0]
 800934e:	4433      	add	r3, r6
 8009350:	6023      	str	r3, [r4, #0]
 8009352:	2000      	movs	r0, #0
 8009354:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009358:	462a      	mov	r2, r5
 800935a:	f000 ff5e 	bl	800a21a <_realloc_r>
 800935e:	4606      	mov	r6, r0
 8009360:	2800      	cmp	r0, #0
 8009362:	d1e0      	bne.n	8009326 <__ssputs_r+0x5a>
 8009364:	6921      	ldr	r1, [r4, #16]
 8009366:	4650      	mov	r0, sl
 8009368:	f7fe fc20 	bl	8007bac <_free_r>
 800936c:	230c      	movs	r3, #12
 800936e:	f8ca 3000 	str.w	r3, [sl]
 8009372:	89a3      	ldrh	r3, [r4, #12]
 8009374:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009378:	81a3      	strh	r3, [r4, #12]
 800937a:	f04f 30ff 	mov.w	r0, #4294967295
 800937e:	e7e9      	b.n	8009354 <__ssputs_r+0x88>

08009380 <_svfiprintf_r>:
 8009380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009384:	4698      	mov	r8, r3
 8009386:	898b      	ldrh	r3, [r1, #12]
 8009388:	061b      	lsls	r3, r3, #24
 800938a:	b09d      	sub	sp, #116	; 0x74
 800938c:	4607      	mov	r7, r0
 800938e:	460d      	mov	r5, r1
 8009390:	4614      	mov	r4, r2
 8009392:	d50e      	bpl.n	80093b2 <_svfiprintf_r+0x32>
 8009394:	690b      	ldr	r3, [r1, #16]
 8009396:	b963      	cbnz	r3, 80093b2 <_svfiprintf_r+0x32>
 8009398:	2140      	movs	r1, #64	; 0x40
 800939a:	f7fc fb51 	bl	8005a40 <_malloc_r>
 800939e:	6028      	str	r0, [r5, #0]
 80093a0:	6128      	str	r0, [r5, #16]
 80093a2:	b920      	cbnz	r0, 80093ae <_svfiprintf_r+0x2e>
 80093a4:	230c      	movs	r3, #12
 80093a6:	603b      	str	r3, [r7, #0]
 80093a8:	f04f 30ff 	mov.w	r0, #4294967295
 80093ac:	e0d0      	b.n	8009550 <_svfiprintf_r+0x1d0>
 80093ae:	2340      	movs	r3, #64	; 0x40
 80093b0:	616b      	str	r3, [r5, #20]
 80093b2:	2300      	movs	r3, #0
 80093b4:	9309      	str	r3, [sp, #36]	; 0x24
 80093b6:	2320      	movs	r3, #32
 80093b8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80093bc:	f8cd 800c 	str.w	r8, [sp, #12]
 80093c0:	2330      	movs	r3, #48	; 0x30
 80093c2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8009568 <_svfiprintf_r+0x1e8>
 80093c6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80093ca:	f04f 0901 	mov.w	r9, #1
 80093ce:	4623      	mov	r3, r4
 80093d0:	469a      	mov	sl, r3
 80093d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80093d6:	b10a      	cbz	r2, 80093dc <_svfiprintf_r+0x5c>
 80093d8:	2a25      	cmp	r2, #37	; 0x25
 80093da:	d1f9      	bne.n	80093d0 <_svfiprintf_r+0x50>
 80093dc:	ebba 0b04 	subs.w	fp, sl, r4
 80093e0:	d00b      	beq.n	80093fa <_svfiprintf_r+0x7a>
 80093e2:	465b      	mov	r3, fp
 80093e4:	4622      	mov	r2, r4
 80093e6:	4629      	mov	r1, r5
 80093e8:	4638      	mov	r0, r7
 80093ea:	f7ff ff6f 	bl	80092cc <__ssputs_r>
 80093ee:	3001      	adds	r0, #1
 80093f0:	f000 80a9 	beq.w	8009546 <_svfiprintf_r+0x1c6>
 80093f4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80093f6:	445a      	add	r2, fp
 80093f8:	9209      	str	r2, [sp, #36]	; 0x24
 80093fa:	f89a 3000 	ldrb.w	r3, [sl]
 80093fe:	2b00      	cmp	r3, #0
 8009400:	f000 80a1 	beq.w	8009546 <_svfiprintf_r+0x1c6>
 8009404:	2300      	movs	r3, #0
 8009406:	f04f 32ff 	mov.w	r2, #4294967295
 800940a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800940e:	f10a 0a01 	add.w	sl, sl, #1
 8009412:	9304      	str	r3, [sp, #16]
 8009414:	9307      	str	r3, [sp, #28]
 8009416:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800941a:	931a      	str	r3, [sp, #104]	; 0x68
 800941c:	4654      	mov	r4, sl
 800941e:	2205      	movs	r2, #5
 8009420:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009424:	4850      	ldr	r0, [pc, #320]	; (8009568 <_svfiprintf_r+0x1e8>)
 8009426:	f7f6 ff03 	bl	8000230 <memchr>
 800942a:	9a04      	ldr	r2, [sp, #16]
 800942c:	b9d8      	cbnz	r0, 8009466 <_svfiprintf_r+0xe6>
 800942e:	06d0      	lsls	r0, r2, #27
 8009430:	bf44      	itt	mi
 8009432:	2320      	movmi	r3, #32
 8009434:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009438:	0711      	lsls	r1, r2, #28
 800943a:	bf44      	itt	mi
 800943c:	232b      	movmi	r3, #43	; 0x2b
 800943e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009442:	f89a 3000 	ldrb.w	r3, [sl]
 8009446:	2b2a      	cmp	r3, #42	; 0x2a
 8009448:	d015      	beq.n	8009476 <_svfiprintf_r+0xf6>
 800944a:	9a07      	ldr	r2, [sp, #28]
 800944c:	4654      	mov	r4, sl
 800944e:	2000      	movs	r0, #0
 8009450:	f04f 0c0a 	mov.w	ip, #10
 8009454:	4621      	mov	r1, r4
 8009456:	f811 3b01 	ldrb.w	r3, [r1], #1
 800945a:	3b30      	subs	r3, #48	; 0x30
 800945c:	2b09      	cmp	r3, #9
 800945e:	d94d      	bls.n	80094fc <_svfiprintf_r+0x17c>
 8009460:	b1b0      	cbz	r0, 8009490 <_svfiprintf_r+0x110>
 8009462:	9207      	str	r2, [sp, #28]
 8009464:	e014      	b.n	8009490 <_svfiprintf_r+0x110>
 8009466:	eba0 0308 	sub.w	r3, r0, r8
 800946a:	fa09 f303 	lsl.w	r3, r9, r3
 800946e:	4313      	orrs	r3, r2
 8009470:	9304      	str	r3, [sp, #16]
 8009472:	46a2      	mov	sl, r4
 8009474:	e7d2      	b.n	800941c <_svfiprintf_r+0x9c>
 8009476:	9b03      	ldr	r3, [sp, #12]
 8009478:	1d19      	adds	r1, r3, #4
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	9103      	str	r1, [sp, #12]
 800947e:	2b00      	cmp	r3, #0
 8009480:	bfbb      	ittet	lt
 8009482:	425b      	neglt	r3, r3
 8009484:	f042 0202 	orrlt.w	r2, r2, #2
 8009488:	9307      	strge	r3, [sp, #28]
 800948a:	9307      	strlt	r3, [sp, #28]
 800948c:	bfb8      	it	lt
 800948e:	9204      	strlt	r2, [sp, #16]
 8009490:	7823      	ldrb	r3, [r4, #0]
 8009492:	2b2e      	cmp	r3, #46	; 0x2e
 8009494:	d10c      	bne.n	80094b0 <_svfiprintf_r+0x130>
 8009496:	7863      	ldrb	r3, [r4, #1]
 8009498:	2b2a      	cmp	r3, #42	; 0x2a
 800949a:	d134      	bne.n	8009506 <_svfiprintf_r+0x186>
 800949c:	9b03      	ldr	r3, [sp, #12]
 800949e:	1d1a      	adds	r2, r3, #4
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	9203      	str	r2, [sp, #12]
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	bfb8      	it	lt
 80094a8:	f04f 33ff 	movlt.w	r3, #4294967295
 80094ac:	3402      	adds	r4, #2
 80094ae:	9305      	str	r3, [sp, #20]
 80094b0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8009578 <_svfiprintf_r+0x1f8>
 80094b4:	7821      	ldrb	r1, [r4, #0]
 80094b6:	2203      	movs	r2, #3
 80094b8:	4650      	mov	r0, sl
 80094ba:	f7f6 feb9 	bl	8000230 <memchr>
 80094be:	b138      	cbz	r0, 80094d0 <_svfiprintf_r+0x150>
 80094c0:	9b04      	ldr	r3, [sp, #16]
 80094c2:	eba0 000a 	sub.w	r0, r0, sl
 80094c6:	2240      	movs	r2, #64	; 0x40
 80094c8:	4082      	lsls	r2, r0
 80094ca:	4313      	orrs	r3, r2
 80094cc:	3401      	adds	r4, #1
 80094ce:	9304      	str	r3, [sp, #16]
 80094d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094d4:	4825      	ldr	r0, [pc, #148]	; (800956c <_svfiprintf_r+0x1ec>)
 80094d6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80094da:	2206      	movs	r2, #6
 80094dc:	f7f6 fea8 	bl	8000230 <memchr>
 80094e0:	2800      	cmp	r0, #0
 80094e2:	d038      	beq.n	8009556 <_svfiprintf_r+0x1d6>
 80094e4:	4b22      	ldr	r3, [pc, #136]	; (8009570 <_svfiprintf_r+0x1f0>)
 80094e6:	bb1b      	cbnz	r3, 8009530 <_svfiprintf_r+0x1b0>
 80094e8:	9b03      	ldr	r3, [sp, #12]
 80094ea:	3307      	adds	r3, #7
 80094ec:	f023 0307 	bic.w	r3, r3, #7
 80094f0:	3308      	adds	r3, #8
 80094f2:	9303      	str	r3, [sp, #12]
 80094f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80094f6:	4433      	add	r3, r6
 80094f8:	9309      	str	r3, [sp, #36]	; 0x24
 80094fa:	e768      	b.n	80093ce <_svfiprintf_r+0x4e>
 80094fc:	fb0c 3202 	mla	r2, ip, r2, r3
 8009500:	460c      	mov	r4, r1
 8009502:	2001      	movs	r0, #1
 8009504:	e7a6      	b.n	8009454 <_svfiprintf_r+0xd4>
 8009506:	2300      	movs	r3, #0
 8009508:	3401      	adds	r4, #1
 800950a:	9305      	str	r3, [sp, #20]
 800950c:	4619      	mov	r1, r3
 800950e:	f04f 0c0a 	mov.w	ip, #10
 8009512:	4620      	mov	r0, r4
 8009514:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009518:	3a30      	subs	r2, #48	; 0x30
 800951a:	2a09      	cmp	r2, #9
 800951c:	d903      	bls.n	8009526 <_svfiprintf_r+0x1a6>
 800951e:	2b00      	cmp	r3, #0
 8009520:	d0c6      	beq.n	80094b0 <_svfiprintf_r+0x130>
 8009522:	9105      	str	r1, [sp, #20]
 8009524:	e7c4      	b.n	80094b0 <_svfiprintf_r+0x130>
 8009526:	fb0c 2101 	mla	r1, ip, r1, r2
 800952a:	4604      	mov	r4, r0
 800952c:	2301      	movs	r3, #1
 800952e:	e7f0      	b.n	8009512 <_svfiprintf_r+0x192>
 8009530:	ab03      	add	r3, sp, #12
 8009532:	9300      	str	r3, [sp, #0]
 8009534:	462a      	mov	r2, r5
 8009536:	4b0f      	ldr	r3, [pc, #60]	; (8009574 <_svfiprintf_r+0x1f4>)
 8009538:	a904      	add	r1, sp, #16
 800953a:	4638      	mov	r0, r7
 800953c:	f7fc fbac 	bl	8005c98 <_printf_float>
 8009540:	1c42      	adds	r2, r0, #1
 8009542:	4606      	mov	r6, r0
 8009544:	d1d6      	bne.n	80094f4 <_svfiprintf_r+0x174>
 8009546:	89ab      	ldrh	r3, [r5, #12]
 8009548:	065b      	lsls	r3, r3, #25
 800954a:	f53f af2d 	bmi.w	80093a8 <_svfiprintf_r+0x28>
 800954e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009550:	b01d      	add	sp, #116	; 0x74
 8009552:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009556:	ab03      	add	r3, sp, #12
 8009558:	9300      	str	r3, [sp, #0]
 800955a:	462a      	mov	r2, r5
 800955c:	4b05      	ldr	r3, [pc, #20]	; (8009574 <_svfiprintf_r+0x1f4>)
 800955e:	a904      	add	r1, sp, #16
 8009560:	4638      	mov	r0, r7
 8009562:	f7fc fe3d 	bl	80061e0 <_printf_i>
 8009566:	e7eb      	b.n	8009540 <_svfiprintf_r+0x1c0>
 8009568:	0800a879 	.word	0x0800a879
 800956c:	0800a883 	.word	0x0800a883
 8009570:	08005c99 	.word	0x08005c99
 8009574:	080092cd 	.word	0x080092cd
 8009578:	0800a87f 	.word	0x0800a87f

0800957c <__sfputc_r>:
 800957c:	6893      	ldr	r3, [r2, #8]
 800957e:	3b01      	subs	r3, #1
 8009580:	2b00      	cmp	r3, #0
 8009582:	b410      	push	{r4}
 8009584:	6093      	str	r3, [r2, #8]
 8009586:	da08      	bge.n	800959a <__sfputc_r+0x1e>
 8009588:	6994      	ldr	r4, [r2, #24]
 800958a:	42a3      	cmp	r3, r4
 800958c:	db01      	blt.n	8009592 <__sfputc_r+0x16>
 800958e:	290a      	cmp	r1, #10
 8009590:	d103      	bne.n	800959a <__sfputc_r+0x1e>
 8009592:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009596:	f7fd bae8 	b.w	8006b6a <__swbuf_r>
 800959a:	6813      	ldr	r3, [r2, #0]
 800959c:	1c58      	adds	r0, r3, #1
 800959e:	6010      	str	r0, [r2, #0]
 80095a0:	7019      	strb	r1, [r3, #0]
 80095a2:	4608      	mov	r0, r1
 80095a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80095a8:	4770      	bx	lr

080095aa <__sfputs_r>:
 80095aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095ac:	4606      	mov	r6, r0
 80095ae:	460f      	mov	r7, r1
 80095b0:	4614      	mov	r4, r2
 80095b2:	18d5      	adds	r5, r2, r3
 80095b4:	42ac      	cmp	r4, r5
 80095b6:	d101      	bne.n	80095bc <__sfputs_r+0x12>
 80095b8:	2000      	movs	r0, #0
 80095ba:	e007      	b.n	80095cc <__sfputs_r+0x22>
 80095bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80095c0:	463a      	mov	r2, r7
 80095c2:	4630      	mov	r0, r6
 80095c4:	f7ff ffda 	bl	800957c <__sfputc_r>
 80095c8:	1c43      	adds	r3, r0, #1
 80095ca:	d1f3      	bne.n	80095b4 <__sfputs_r+0xa>
 80095cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080095d0 <_vfiprintf_r>:
 80095d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095d4:	460d      	mov	r5, r1
 80095d6:	b09d      	sub	sp, #116	; 0x74
 80095d8:	4614      	mov	r4, r2
 80095da:	4698      	mov	r8, r3
 80095dc:	4606      	mov	r6, r0
 80095de:	b118      	cbz	r0, 80095e8 <_vfiprintf_r+0x18>
 80095e0:	6a03      	ldr	r3, [r0, #32]
 80095e2:	b90b      	cbnz	r3, 80095e8 <_vfiprintf_r+0x18>
 80095e4:	f7fd f9ba 	bl	800695c <__sinit>
 80095e8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80095ea:	07d9      	lsls	r1, r3, #31
 80095ec:	d405      	bmi.n	80095fa <_vfiprintf_r+0x2a>
 80095ee:	89ab      	ldrh	r3, [r5, #12]
 80095f0:	059a      	lsls	r2, r3, #22
 80095f2:	d402      	bmi.n	80095fa <_vfiprintf_r+0x2a>
 80095f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80095f6:	f7fd fc36 	bl	8006e66 <__retarget_lock_acquire_recursive>
 80095fa:	89ab      	ldrh	r3, [r5, #12]
 80095fc:	071b      	lsls	r3, r3, #28
 80095fe:	d501      	bpl.n	8009604 <_vfiprintf_r+0x34>
 8009600:	692b      	ldr	r3, [r5, #16]
 8009602:	b99b      	cbnz	r3, 800962c <_vfiprintf_r+0x5c>
 8009604:	4629      	mov	r1, r5
 8009606:	4630      	mov	r0, r6
 8009608:	f7fd faec 	bl	8006be4 <__swsetup_r>
 800960c:	b170      	cbz	r0, 800962c <_vfiprintf_r+0x5c>
 800960e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009610:	07dc      	lsls	r4, r3, #31
 8009612:	d504      	bpl.n	800961e <_vfiprintf_r+0x4e>
 8009614:	f04f 30ff 	mov.w	r0, #4294967295
 8009618:	b01d      	add	sp, #116	; 0x74
 800961a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800961e:	89ab      	ldrh	r3, [r5, #12]
 8009620:	0598      	lsls	r0, r3, #22
 8009622:	d4f7      	bmi.n	8009614 <_vfiprintf_r+0x44>
 8009624:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009626:	f7fd fc1f 	bl	8006e68 <__retarget_lock_release_recursive>
 800962a:	e7f3      	b.n	8009614 <_vfiprintf_r+0x44>
 800962c:	2300      	movs	r3, #0
 800962e:	9309      	str	r3, [sp, #36]	; 0x24
 8009630:	2320      	movs	r3, #32
 8009632:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009636:	f8cd 800c 	str.w	r8, [sp, #12]
 800963a:	2330      	movs	r3, #48	; 0x30
 800963c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80097f0 <_vfiprintf_r+0x220>
 8009640:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009644:	f04f 0901 	mov.w	r9, #1
 8009648:	4623      	mov	r3, r4
 800964a:	469a      	mov	sl, r3
 800964c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009650:	b10a      	cbz	r2, 8009656 <_vfiprintf_r+0x86>
 8009652:	2a25      	cmp	r2, #37	; 0x25
 8009654:	d1f9      	bne.n	800964a <_vfiprintf_r+0x7a>
 8009656:	ebba 0b04 	subs.w	fp, sl, r4
 800965a:	d00b      	beq.n	8009674 <_vfiprintf_r+0xa4>
 800965c:	465b      	mov	r3, fp
 800965e:	4622      	mov	r2, r4
 8009660:	4629      	mov	r1, r5
 8009662:	4630      	mov	r0, r6
 8009664:	f7ff ffa1 	bl	80095aa <__sfputs_r>
 8009668:	3001      	adds	r0, #1
 800966a:	f000 80a9 	beq.w	80097c0 <_vfiprintf_r+0x1f0>
 800966e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009670:	445a      	add	r2, fp
 8009672:	9209      	str	r2, [sp, #36]	; 0x24
 8009674:	f89a 3000 	ldrb.w	r3, [sl]
 8009678:	2b00      	cmp	r3, #0
 800967a:	f000 80a1 	beq.w	80097c0 <_vfiprintf_r+0x1f0>
 800967e:	2300      	movs	r3, #0
 8009680:	f04f 32ff 	mov.w	r2, #4294967295
 8009684:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009688:	f10a 0a01 	add.w	sl, sl, #1
 800968c:	9304      	str	r3, [sp, #16]
 800968e:	9307      	str	r3, [sp, #28]
 8009690:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009694:	931a      	str	r3, [sp, #104]	; 0x68
 8009696:	4654      	mov	r4, sl
 8009698:	2205      	movs	r2, #5
 800969a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800969e:	4854      	ldr	r0, [pc, #336]	; (80097f0 <_vfiprintf_r+0x220>)
 80096a0:	f7f6 fdc6 	bl	8000230 <memchr>
 80096a4:	9a04      	ldr	r2, [sp, #16]
 80096a6:	b9d8      	cbnz	r0, 80096e0 <_vfiprintf_r+0x110>
 80096a8:	06d1      	lsls	r1, r2, #27
 80096aa:	bf44      	itt	mi
 80096ac:	2320      	movmi	r3, #32
 80096ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80096b2:	0713      	lsls	r3, r2, #28
 80096b4:	bf44      	itt	mi
 80096b6:	232b      	movmi	r3, #43	; 0x2b
 80096b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80096bc:	f89a 3000 	ldrb.w	r3, [sl]
 80096c0:	2b2a      	cmp	r3, #42	; 0x2a
 80096c2:	d015      	beq.n	80096f0 <_vfiprintf_r+0x120>
 80096c4:	9a07      	ldr	r2, [sp, #28]
 80096c6:	4654      	mov	r4, sl
 80096c8:	2000      	movs	r0, #0
 80096ca:	f04f 0c0a 	mov.w	ip, #10
 80096ce:	4621      	mov	r1, r4
 80096d0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80096d4:	3b30      	subs	r3, #48	; 0x30
 80096d6:	2b09      	cmp	r3, #9
 80096d8:	d94d      	bls.n	8009776 <_vfiprintf_r+0x1a6>
 80096da:	b1b0      	cbz	r0, 800970a <_vfiprintf_r+0x13a>
 80096dc:	9207      	str	r2, [sp, #28]
 80096de:	e014      	b.n	800970a <_vfiprintf_r+0x13a>
 80096e0:	eba0 0308 	sub.w	r3, r0, r8
 80096e4:	fa09 f303 	lsl.w	r3, r9, r3
 80096e8:	4313      	orrs	r3, r2
 80096ea:	9304      	str	r3, [sp, #16]
 80096ec:	46a2      	mov	sl, r4
 80096ee:	e7d2      	b.n	8009696 <_vfiprintf_r+0xc6>
 80096f0:	9b03      	ldr	r3, [sp, #12]
 80096f2:	1d19      	adds	r1, r3, #4
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	9103      	str	r1, [sp, #12]
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	bfbb      	ittet	lt
 80096fc:	425b      	neglt	r3, r3
 80096fe:	f042 0202 	orrlt.w	r2, r2, #2
 8009702:	9307      	strge	r3, [sp, #28]
 8009704:	9307      	strlt	r3, [sp, #28]
 8009706:	bfb8      	it	lt
 8009708:	9204      	strlt	r2, [sp, #16]
 800970a:	7823      	ldrb	r3, [r4, #0]
 800970c:	2b2e      	cmp	r3, #46	; 0x2e
 800970e:	d10c      	bne.n	800972a <_vfiprintf_r+0x15a>
 8009710:	7863      	ldrb	r3, [r4, #1]
 8009712:	2b2a      	cmp	r3, #42	; 0x2a
 8009714:	d134      	bne.n	8009780 <_vfiprintf_r+0x1b0>
 8009716:	9b03      	ldr	r3, [sp, #12]
 8009718:	1d1a      	adds	r2, r3, #4
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	9203      	str	r2, [sp, #12]
 800971e:	2b00      	cmp	r3, #0
 8009720:	bfb8      	it	lt
 8009722:	f04f 33ff 	movlt.w	r3, #4294967295
 8009726:	3402      	adds	r4, #2
 8009728:	9305      	str	r3, [sp, #20]
 800972a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8009800 <_vfiprintf_r+0x230>
 800972e:	7821      	ldrb	r1, [r4, #0]
 8009730:	2203      	movs	r2, #3
 8009732:	4650      	mov	r0, sl
 8009734:	f7f6 fd7c 	bl	8000230 <memchr>
 8009738:	b138      	cbz	r0, 800974a <_vfiprintf_r+0x17a>
 800973a:	9b04      	ldr	r3, [sp, #16]
 800973c:	eba0 000a 	sub.w	r0, r0, sl
 8009740:	2240      	movs	r2, #64	; 0x40
 8009742:	4082      	lsls	r2, r0
 8009744:	4313      	orrs	r3, r2
 8009746:	3401      	adds	r4, #1
 8009748:	9304      	str	r3, [sp, #16]
 800974a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800974e:	4829      	ldr	r0, [pc, #164]	; (80097f4 <_vfiprintf_r+0x224>)
 8009750:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009754:	2206      	movs	r2, #6
 8009756:	f7f6 fd6b 	bl	8000230 <memchr>
 800975a:	2800      	cmp	r0, #0
 800975c:	d03f      	beq.n	80097de <_vfiprintf_r+0x20e>
 800975e:	4b26      	ldr	r3, [pc, #152]	; (80097f8 <_vfiprintf_r+0x228>)
 8009760:	bb1b      	cbnz	r3, 80097aa <_vfiprintf_r+0x1da>
 8009762:	9b03      	ldr	r3, [sp, #12]
 8009764:	3307      	adds	r3, #7
 8009766:	f023 0307 	bic.w	r3, r3, #7
 800976a:	3308      	adds	r3, #8
 800976c:	9303      	str	r3, [sp, #12]
 800976e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009770:	443b      	add	r3, r7
 8009772:	9309      	str	r3, [sp, #36]	; 0x24
 8009774:	e768      	b.n	8009648 <_vfiprintf_r+0x78>
 8009776:	fb0c 3202 	mla	r2, ip, r2, r3
 800977a:	460c      	mov	r4, r1
 800977c:	2001      	movs	r0, #1
 800977e:	e7a6      	b.n	80096ce <_vfiprintf_r+0xfe>
 8009780:	2300      	movs	r3, #0
 8009782:	3401      	adds	r4, #1
 8009784:	9305      	str	r3, [sp, #20]
 8009786:	4619      	mov	r1, r3
 8009788:	f04f 0c0a 	mov.w	ip, #10
 800978c:	4620      	mov	r0, r4
 800978e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009792:	3a30      	subs	r2, #48	; 0x30
 8009794:	2a09      	cmp	r2, #9
 8009796:	d903      	bls.n	80097a0 <_vfiprintf_r+0x1d0>
 8009798:	2b00      	cmp	r3, #0
 800979a:	d0c6      	beq.n	800972a <_vfiprintf_r+0x15a>
 800979c:	9105      	str	r1, [sp, #20]
 800979e:	e7c4      	b.n	800972a <_vfiprintf_r+0x15a>
 80097a0:	fb0c 2101 	mla	r1, ip, r1, r2
 80097a4:	4604      	mov	r4, r0
 80097a6:	2301      	movs	r3, #1
 80097a8:	e7f0      	b.n	800978c <_vfiprintf_r+0x1bc>
 80097aa:	ab03      	add	r3, sp, #12
 80097ac:	9300      	str	r3, [sp, #0]
 80097ae:	462a      	mov	r2, r5
 80097b0:	4b12      	ldr	r3, [pc, #72]	; (80097fc <_vfiprintf_r+0x22c>)
 80097b2:	a904      	add	r1, sp, #16
 80097b4:	4630      	mov	r0, r6
 80097b6:	f7fc fa6f 	bl	8005c98 <_printf_float>
 80097ba:	4607      	mov	r7, r0
 80097bc:	1c78      	adds	r0, r7, #1
 80097be:	d1d6      	bne.n	800976e <_vfiprintf_r+0x19e>
 80097c0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80097c2:	07d9      	lsls	r1, r3, #31
 80097c4:	d405      	bmi.n	80097d2 <_vfiprintf_r+0x202>
 80097c6:	89ab      	ldrh	r3, [r5, #12]
 80097c8:	059a      	lsls	r2, r3, #22
 80097ca:	d402      	bmi.n	80097d2 <_vfiprintf_r+0x202>
 80097cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80097ce:	f7fd fb4b 	bl	8006e68 <__retarget_lock_release_recursive>
 80097d2:	89ab      	ldrh	r3, [r5, #12]
 80097d4:	065b      	lsls	r3, r3, #25
 80097d6:	f53f af1d 	bmi.w	8009614 <_vfiprintf_r+0x44>
 80097da:	9809      	ldr	r0, [sp, #36]	; 0x24
 80097dc:	e71c      	b.n	8009618 <_vfiprintf_r+0x48>
 80097de:	ab03      	add	r3, sp, #12
 80097e0:	9300      	str	r3, [sp, #0]
 80097e2:	462a      	mov	r2, r5
 80097e4:	4b05      	ldr	r3, [pc, #20]	; (80097fc <_vfiprintf_r+0x22c>)
 80097e6:	a904      	add	r1, sp, #16
 80097e8:	4630      	mov	r0, r6
 80097ea:	f7fc fcf9 	bl	80061e0 <_printf_i>
 80097ee:	e7e4      	b.n	80097ba <_vfiprintf_r+0x1ea>
 80097f0:	0800a879 	.word	0x0800a879
 80097f4:	0800a883 	.word	0x0800a883
 80097f8:	08005c99 	.word	0x08005c99
 80097fc:	080095ab 	.word	0x080095ab
 8009800:	0800a87f 	.word	0x0800a87f

08009804 <__sflush_r>:
 8009804:	898a      	ldrh	r2, [r1, #12]
 8009806:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800980a:	4605      	mov	r5, r0
 800980c:	0710      	lsls	r0, r2, #28
 800980e:	460c      	mov	r4, r1
 8009810:	d458      	bmi.n	80098c4 <__sflush_r+0xc0>
 8009812:	684b      	ldr	r3, [r1, #4]
 8009814:	2b00      	cmp	r3, #0
 8009816:	dc05      	bgt.n	8009824 <__sflush_r+0x20>
 8009818:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800981a:	2b00      	cmp	r3, #0
 800981c:	dc02      	bgt.n	8009824 <__sflush_r+0x20>
 800981e:	2000      	movs	r0, #0
 8009820:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009824:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009826:	2e00      	cmp	r6, #0
 8009828:	d0f9      	beq.n	800981e <__sflush_r+0x1a>
 800982a:	2300      	movs	r3, #0
 800982c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009830:	682f      	ldr	r7, [r5, #0]
 8009832:	6a21      	ldr	r1, [r4, #32]
 8009834:	602b      	str	r3, [r5, #0]
 8009836:	d032      	beq.n	800989e <__sflush_r+0x9a>
 8009838:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800983a:	89a3      	ldrh	r3, [r4, #12]
 800983c:	075a      	lsls	r2, r3, #29
 800983e:	d505      	bpl.n	800984c <__sflush_r+0x48>
 8009840:	6863      	ldr	r3, [r4, #4]
 8009842:	1ac0      	subs	r0, r0, r3
 8009844:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009846:	b10b      	cbz	r3, 800984c <__sflush_r+0x48>
 8009848:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800984a:	1ac0      	subs	r0, r0, r3
 800984c:	2300      	movs	r3, #0
 800984e:	4602      	mov	r2, r0
 8009850:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009852:	6a21      	ldr	r1, [r4, #32]
 8009854:	4628      	mov	r0, r5
 8009856:	47b0      	blx	r6
 8009858:	1c43      	adds	r3, r0, #1
 800985a:	89a3      	ldrh	r3, [r4, #12]
 800985c:	d106      	bne.n	800986c <__sflush_r+0x68>
 800985e:	6829      	ldr	r1, [r5, #0]
 8009860:	291d      	cmp	r1, #29
 8009862:	d82b      	bhi.n	80098bc <__sflush_r+0xb8>
 8009864:	4a29      	ldr	r2, [pc, #164]	; (800990c <__sflush_r+0x108>)
 8009866:	410a      	asrs	r2, r1
 8009868:	07d6      	lsls	r6, r2, #31
 800986a:	d427      	bmi.n	80098bc <__sflush_r+0xb8>
 800986c:	2200      	movs	r2, #0
 800986e:	6062      	str	r2, [r4, #4]
 8009870:	04d9      	lsls	r1, r3, #19
 8009872:	6922      	ldr	r2, [r4, #16]
 8009874:	6022      	str	r2, [r4, #0]
 8009876:	d504      	bpl.n	8009882 <__sflush_r+0x7e>
 8009878:	1c42      	adds	r2, r0, #1
 800987a:	d101      	bne.n	8009880 <__sflush_r+0x7c>
 800987c:	682b      	ldr	r3, [r5, #0]
 800987e:	b903      	cbnz	r3, 8009882 <__sflush_r+0x7e>
 8009880:	6560      	str	r0, [r4, #84]	; 0x54
 8009882:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009884:	602f      	str	r7, [r5, #0]
 8009886:	2900      	cmp	r1, #0
 8009888:	d0c9      	beq.n	800981e <__sflush_r+0x1a>
 800988a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800988e:	4299      	cmp	r1, r3
 8009890:	d002      	beq.n	8009898 <__sflush_r+0x94>
 8009892:	4628      	mov	r0, r5
 8009894:	f7fe f98a 	bl	8007bac <_free_r>
 8009898:	2000      	movs	r0, #0
 800989a:	6360      	str	r0, [r4, #52]	; 0x34
 800989c:	e7c0      	b.n	8009820 <__sflush_r+0x1c>
 800989e:	2301      	movs	r3, #1
 80098a0:	4628      	mov	r0, r5
 80098a2:	47b0      	blx	r6
 80098a4:	1c41      	adds	r1, r0, #1
 80098a6:	d1c8      	bne.n	800983a <__sflush_r+0x36>
 80098a8:	682b      	ldr	r3, [r5, #0]
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	d0c5      	beq.n	800983a <__sflush_r+0x36>
 80098ae:	2b1d      	cmp	r3, #29
 80098b0:	d001      	beq.n	80098b6 <__sflush_r+0xb2>
 80098b2:	2b16      	cmp	r3, #22
 80098b4:	d101      	bne.n	80098ba <__sflush_r+0xb6>
 80098b6:	602f      	str	r7, [r5, #0]
 80098b8:	e7b1      	b.n	800981e <__sflush_r+0x1a>
 80098ba:	89a3      	ldrh	r3, [r4, #12]
 80098bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80098c0:	81a3      	strh	r3, [r4, #12]
 80098c2:	e7ad      	b.n	8009820 <__sflush_r+0x1c>
 80098c4:	690f      	ldr	r7, [r1, #16]
 80098c6:	2f00      	cmp	r7, #0
 80098c8:	d0a9      	beq.n	800981e <__sflush_r+0x1a>
 80098ca:	0793      	lsls	r3, r2, #30
 80098cc:	680e      	ldr	r6, [r1, #0]
 80098ce:	bf08      	it	eq
 80098d0:	694b      	ldreq	r3, [r1, #20]
 80098d2:	600f      	str	r7, [r1, #0]
 80098d4:	bf18      	it	ne
 80098d6:	2300      	movne	r3, #0
 80098d8:	eba6 0807 	sub.w	r8, r6, r7
 80098dc:	608b      	str	r3, [r1, #8]
 80098de:	f1b8 0f00 	cmp.w	r8, #0
 80098e2:	dd9c      	ble.n	800981e <__sflush_r+0x1a>
 80098e4:	6a21      	ldr	r1, [r4, #32]
 80098e6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80098e8:	4643      	mov	r3, r8
 80098ea:	463a      	mov	r2, r7
 80098ec:	4628      	mov	r0, r5
 80098ee:	47b0      	blx	r6
 80098f0:	2800      	cmp	r0, #0
 80098f2:	dc06      	bgt.n	8009902 <__sflush_r+0xfe>
 80098f4:	89a3      	ldrh	r3, [r4, #12]
 80098f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80098fa:	81a3      	strh	r3, [r4, #12]
 80098fc:	f04f 30ff 	mov.w	r0, #4294967295
 8009900:	e78e      	b.n	8009820 <__sflush_r+0x1c>
 8009902:	4407      	add	r7, r0
 8009904:	eba8 0800 	sub.w	r8, r8, r0
 8009908:	e7e9      	b.n	80098de <__sflush_r+0xda>
 800990a:	bf00      	nop
 800990c:	dfbffffe 	.word	0xdfbffffe

08009910 <_fflush_r>:
 8009910:	b538      	push	{r3, r4, r5, lr}
 8009912:	690b      	ldr	r3, [r1, #16]
 8009914:	4605      	mov	r5, r0
 8009916:	460c      	mov	r4, r1
 8009918:	b913      	cbnz	r3, 8009920 <_fflush_r+0x10>
 800991a:	2500      	movs	r5, #0
 800991c:	4628      	mov	r0, r5
 800991e:	bd38      	pop	{r3, r4, r5, pc}
 8009920:	b118      	cbz	r0, 800992a <_fflush_r+0x1a>
 8009922:	6a03      	ldr	r3, [r0, #32]
 8009924:	b90b      	cbnz	r3, 800992a <_fflush_r+0x1a>
 8009926:	f7fd f819 	bl	800695c <__sinit>
 800992a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800992e:	2b00      	cmp	r3, #0
 8009930:	d0f3      	beq.n	800991a <_fflush_r+0xa>
 8009932:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009934:	07d0      	lsls	r0, r2, #31
 8009936:	d404      	bmi.n	8009942 <_fflush_r+0x32>
 8009938:	0599      	lsls	r1, r3, #22
 800993a:	d402      	bmi.n	8009942 <_fflush_r+0x32>
 800993c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800993e:	f7fd fa92 	bl	8006e66 <__retarget_lock_acquire_recursive>
 8009942:	4628      	mov	r0, r5
 8009944:	4621      	mov	r1, r4
 8009946:	f7ff ff5d 	bl	8009804 <__sflush_r>
 800994a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800994c:	07da      	lsls	r2, r3, #31
 800994e:	4605      	mov	r5, r0
 8009950:	d4e4      	bmi.n	800991c <_fflush_r+0xc>
 8009952:	89a3      	ldrh	r3, [r4, #12]
 8009954:	059b      	lsls	r3, r3, #22
 8009956:	d4e1      	bmi.n	800991c <_fflush_r+0xc>
 8009958:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800995a:	f7fd fa85 	bl	8006e68 <__retarget_lock_release_recursive>
 800995e:	e7dd      	b.n	800991c <_fflush_r+0xc>

08009960 <fiprintf>:
 8009960:	b40e      	push	{r1, r2, r3}
 8009962:	b503      	push	{r0, r1, lr}
 8009964:	4601      	mov	r1, r0
 8009966:	ab03      	add	r3, sp, #12
 8009968:	4805      	ldr	r0, [pc, #20]	; (8009980 <fiprintf+0x20>)
 800996a:	f853 2b04 	ldr.w	r2, [r3], #4
 800996e:	6800      	ldr	r0, [r0, #0]
 8009970:	9301      	str	r3, [sp, #4]
 8009972:	f7ff fe2d 	bl	80095d0 <_vfiprintf_r>
 8009976:	b002      	add	sp, #8
 8009978:	f85d eb04 	ldr.w	lr, [sp], #4
 800997c:	b003      	add	sp, #12
 800997e:	4770      	bx	lr
 8009980:	20000074 	.word	0x20000074

08009984 <__swhatbuf_r>:
 8009984:	b570      	push	{r4, r5, r6, lr}
 8009986:	460c      	mov	r4, r1
 8009988:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800998c:	2900      	cmp	r1, #0
 800998e:	b096      	sub	sp, #88	; 0x58
 8009990:	4615      	mov	r5, r2
 8009992:	461e      	mov	r6, r3
 8009994:	da0d      	bge.n	80099b2 <__swhatbuf_r+0x2e>
 8009996:	89a3      	ldrh	r3, [r4, #12]
 8009998:	f013 0f80 	tst.w	r3, #128	; 0x80
 800999c:	f04f 0100 	mov.w	r1, #0
 80099a0:	bf0c      	ite	eq
 80099a2:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80099a6:	2340      	movne	r3, #64	; 0x40
 80099a8:	2000      	movs	r0, #0
 80099aa:	6031      	str	r1, [r6, #0]
 80099ac:	602b      	str	r3, [r5, #0]
 80099ae:	b016      	add	sp, #88	; 0x58
 80099b0:	bd70      	pop	{r4, r5, r6, pc}
 80099b2:	466a      	mov	r2, sp
 80099b4:	f000 f874 	bl	8009aa0 <_fstat_r>
 80099b8:	2800      	cmp	r0, #0
 80099ba:	dbec      	blt.n	8009996 <__swhatbuf_r+0x12>
 80099bc:	9901      	ldr	r1, [sp, #4]
 80099be:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80099c2:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80099c6:	4259      	negs	r1, r3
 80099c8:	4159      	adcs	r1, r3
 80099ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80099ce:	e7eb      	b.n	80099a8 <__swhatbuf_r+0x24>

080099d0 <__smakebuf_r>:
 80099d0:	898b      	ldrh	r3, [r1, #12]
 80099d2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80099d4:	079d      	lsls	r5, r3, #30
 80099d6:	4606      	mov	r6, r0
 80099d8:	460c      	mov	r4, r1
 80099da:	d507      	bpl.n	80099ec <__smakebuf_r+0x1c>
 80099dc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80099e0:	6023      	str	r3, [r4, #0]
 80099e2:	6123      	str	r3, [r4, #16]
 80099e4:	2301      	movs	r3, #1
 80099e6:	6163      	str	r3, [r4, #20]
 80099e8:	b002      	add	sp, #8
 80099ea:	bd70      	pop	{r4, r5, r6, pc}
 80099ec:	ab01      	add	r3, sp, #4
 80099ee:	466a      	mov	r2, sp
 80099f0:	f7ff ffc8 	bl	8009984 <__swhatbuf_r>
 80099f4:	9900      	ldr	r1, [sp, #0]
 80099f6:	4605      	mov	r5, r0
 80099f8:	4630      	mov	r0, r6
 80099fa:	f7fc f821 	bl	8005a40 <_malloc_r>
 80099fe:	b948      	cbnz	r0, 8009a14 <__smakebuf_r+0x44>
 8009a00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a04:	059a      	lsls	r2, r3, #22
 8009a06:	d4ef      	bmi.n	80099e8 <__smakebuf_r+0x18>
 8009a08:	f023 0303 	bic.w	r3, r3, #3
 8009a0c:	f043 0302 	orr.w	r3, r3, #2
 8009a10:	81a3      	strh	r3, [r4, #12]
 8009a12:	e7e3      	b.n	80099dc <__smakebuf_r+0xc>
 8009a14:	89a3      	ldrh	r3, [r4, #12]
 8009a16:	6020      	str	r0, [r4, #0]
 8009a18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009a1c:	81a3      	strh	r3, [r4, #12]
 8009a1e:	9b00      	ldr	r3, [sp, #0]
 8009a20:	6163      	str	r3, [r4, #20]
 8009a22:	9b01      	ldr	r3, [sp, #4]
 8009a24:	6120      	str	r0, [r4, #16]
 8009a26:	b15b      	cbz	r3, 8009a40 <__smakebuf_r+0x70>
 8009a28:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009a2c:	4630      	mov	r0, r6
 8009a2e:	f000 f849 	bl	8009ac4 <_isatty_r>
 8009a32:	b128      	cbz	r0, 8009a40 <__smakebuf_r+0x70>
 8009a34:	89a3      	ldrh	r3, [r4, #12]
 8009a36:	f023 0303 	bic.w	r3, r3, #3
 8009a3a:	f043 0301 	orr.w	r3, r3, #1
 8009a3e:	81a3      	strh	r3, [r4, #12]
 8009a40:	89a3      	ldrh	r3, [r4, #12]
 8009a42:	431d      	orrs	r5, r3
 8009a44:	81a5      	strh	r5, [r4, #12]
 8009a46:	e7cf      	b.n	80099e8 <__smakebuf_r+0x18>

08009a48 <memmove>:
 8009a48:	4288      	cmp	r0, r1
 8009a4a:	b510      	push	{r4, lr}
 8009a4c:	eb01 0402 	add.w	r4, r1, r2
 8009a50:	d902      	bls.n	8009a58 <memmove+0x10>
 8009a52:	4284      	cmp	r4, r0
 8009a54:	4623      	mov	r3, r4
 8009a56:	d807      	bhi.n	8009a68 <memmove+0x20>
 8009a58:	1e43      	subs	r3, r0, #1
 8009a5a:	42a1      	cmp	r1, r4
 8009a5c:	d008      	beq.n	8009a70 <memmove+0x28>
 8009a5e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009a62:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009a66:	e7f8      	b.n	8009a5a <memmove+0x12>
 8009a68:	4402      	add	r2, r0
 8009a6a:	4601      	mov	r1, r0
 8009a6c:	428a      	cmp	r2, r1
 8009a6e:	d100      	bne.n	8009a72 <memmove+0x2a>
 8009a70:	bd10      	pop	{r4, pc}
 8009a72:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009a76:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009a7a:	e7f7      	b.n	8009a6c <memmove+0x24>

08009a7c <strncmp>:
 8009a7c:	b510      	push	{r4, lr}
 8009a7e:	b16a      	cbz	r2, 8009a9c <strncmp+0x20>
 8009a80:	3901      	subs	r1, #1
 8009a82:	1884      	adds	r4, r0, r2
 8009a84:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009a88:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009a8c:	429a      	cmp	r2, r3
 8009a8e:	d103      	bne.n	8009a98 <strncmp+0x1c>
 8009a90:	42a0      	cmp	r0, r4
 8009a92:	d001      	beq.n	8009a98 <strncmp+0x1c>
 8009a94:	2a00      	cmp	r2, #0
 8009a96:	d1f5      	bne.n	8009a84 <strncmp+0x8>
 8009a98:	1ad0      	subs	r0, r2, r3
 8009a9a:	bd10      	pop	{r4, pc}
 8009a9c:	4610      	mov	r0, r2
 8009a9e:	e7fc      	b.n	8009a9a <strncmp+0x1e>

08009aa0 <_fstat_r>:
 8009aa0:	b538      	push	{r3, r4, r5, lr}
 8009aa2:	4d07      	ldr	r5, [pc, #28]	; (8009ac0 <_fstat_r+0x20>)
 8009aa4:	2300      	movs	r3, #0
 8009aa6:	4604      	mov	r4, r0
 8009aa8:	4608      	mov	r0, r1
 8009aaa:	4611      	mov	r1, r2
 8009aac:	602b      	str	r3, [r5, #0]
 8009aae:	f7f8 fc02 	bl	80022b6 <_fstat>
 8009ab2:	1c43      	adds	r3, r0, #1
 8009ab4:	d102      	bne.n	8009abc <_fstat_r+0x1c>
 8009ab6:	682b      	ldr	r3, [r5, #0]
 8009ab8:	b103      	cbz	r3, 8009abc <_fstat_r+0x1c>
 8009aba:	6023      	str	r3, [r4, #0]
 8009abc:	bd38      	pop	{r3, r4, r5, pc}
 8009abe:	bf00      	nop
 8009ac0:	20000488 	.word	0x20000488

08009ac4 <_isatty_r>:
 8009ac4:	b538      	push	{r3, r4, r5, lr}
 8009ac6:	4d06      	ldr	r5, [pc, #24]	; (8009ae0 <_isatty_r+0x1c>)
 8009ac8:	2300      	movs	r3, #0
 8009aca:	4604      	mov	r4, r0
 8009acc:	4608      	mov	r0, r1
 8009ace:	602b      	str	r3, [r5, #0]
 8009ad0:	f7f8 fc01 	bl	80022d6 <_isatty>
 8009ad4:	1c43      	adds	r3, r0, #1
 8009ad6:	d102      	bne.n	8009ade <_isatty_r+0x1a>
 8009ad8:	682b      	ldr	r3, [r5, #0]
 8009ada:	b103      	cbz	r3, 8009ade <_isatty_r+0x1a>
 8009adc:	6023      	str	r3, [r4, #0]
 8009ade:	bd38      	pop	{r3, r4, r5, pc}
 8009ae0:	20000488 	.word	0x20000488

08009ae4 <memcpy>:
 8009ae4:	440a      	add	r2, r1
 8009ae6:	4291      	cmp	r1, r2
 8009ae8:	f100 33ff 	add.w	r3, r0, #4294967295
 8009aec:	d100      	bne.n	8009af0 <memcpy+0xc>
 8009aee:	4770      	bx	lr
 8009af0:	b510      	push	{r4, lr}
 8009af2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009af6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009afa:	4291      	cmp	r1, r2
 8009afc:	d1f9      	bne.n	8009af2 <memcpy+0xe>
 8009afe:	bd10      	pop	{r4, pc}

08009b00 <nan>:
 8009b00:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8009b08 <nan+0x8>
 8009b04:	4770      	bx	lr
 8009b06:	bf00      	nop
 8009b08:	00000000 	.word	0x00000000
 8009b0c:	7ff80000 	.word	0x7ff80000

08009b10 <abort>:
 8009b10:	b508      	push	{r3, lr}
 8009b12:	2006      	movs	r0, #6
 8009b14:	f000 fbe6 	bl	800a2e4 <raise>
 8009b18:	2001      	movs	r0, #1
 8009b1a:	f7f8 fb7d 	bl	8002218 <_exit>

08009b1e <_calloc_r>:
 8009b1e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009b20:	fba1 2402 	umull	r2, r4, r1, r2
 8009b24:	b94c      	cbnz	r4, 8009b3a <_calloc_r+0x1c>
 8009b26:	4611      	mov	r1, r2
 8009b28:	9201      	str	r2, [sp, #4]
 8009b2a:	f7fb ff89 	bl	8005a40 <_malloc_r>
 8009b2e:	9a01      	ldr	r2, [sp, #4]
 8009b30:	4605      	mov	r5, r0
 8009b32:	b930      	cbnz	r0, 8009b42 <_calloc_r+0x24>
 8009b34:	4628      	mov	r0, r5
 8009b36:	b003      	add	sp, #12
 8009b38:	bd30      	pop	{r4, r5, pc}
 8009b3a:	220c      	movs	r2, #12
 8009b3c:	6002      	str	r2, [r0, #0]
 8009b3e:	2500      	movs	r5, #0
 8009b40:	e7f8      	b.n	8009b34 <_calloc_r+0x16>
 8009b42:	4621      	mov	r1, r4
 8009b44:	f7fd f8a6 	bl	8006c94 <memset>
 8009b48:	e7f4      	b.n	8009b34 <_calloc_r+0x16>

08009b4a <rshift>:
 8009b4a:	6903      	ldr	r3, [r0, #16]
 8009b4c:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009b50:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009b54:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009b58:	f100 0414 	add.w	r4, r0, #20
 8009b5c:	dd45      	ble.n	8009bea <rshift+0xa0>
 8009b5e:	f011 011f 	ands.w	r1, r1, #31
 8009b62:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009b66:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009b6a:	d10c      	bne.n	8009b86 <rshift+0x3c>
 8009b6c:	f100 0710 	add.w	r7, r0, #16
 8009b70:	4629      	mov	r1, r5
 8009b72:	42b1      	cmp	r1, r6
 8009b74:	d334      	bcc.n	8009be0 <rshift+0x96>
 8009b76:	1a9b      	subs	r3, r3, r2
 8009b78:	009b      	lsls	r3, r3, #2
 8009b7a:	1eea      	subs	r2, r5, #3
 8009b7c:	4296      	cmp	r6, r2
 8009b7e:	bf38      	it	cc
 8009b80:	2300      	movcc	r3, #0
 8009b82:	4423      	add	r3, r4
 8009b84:	e015      	b.n	8009bb2 <rshift+0x68>
 8009b86:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009b8a:	f1c1 0820 	rsb	r8, r1, #32
 8009b8e:	40cf      	lsrs	r7, r1
 8009b90:	f105 0e04 	add.w	lr, r5, #4
 8009b94:	46a1      	mov	r9, r4
 8009b96:	4576      	cmp	r6, lr
 8009b98:	46f4      	mov	ip, lr
 8009b9a:	d815      	bhi.n	8009bc8 <rshift+0x7e>
 8009b9c:	1a9a      	subs	r2, r3, r2
 8009b9e:	0092      	lsls	r2, r2, #2
 8009ba0:	3a04      	subs	r2, #4
 8009ba2:	3501      	adds	r5, #1
 8009ba4:	42ae      	cmp	r6, r5
 8009ba6:	bf38      	it	cc
 8009ba8:	2200      	movcc	r2, #0
 8009baa:	18a3      	adds	r3, r4, r2
 8009bac:	50a7      	str	r7, [r4, r2]
 8009bae:	b107      	cbz	r7, 8009bb2 <rshift+0x68>
 8009bb0:	3304      	adds	r3, #4
 8009bb2:	1b1a      	subs	r2, r3, r4
 8009bb4:	42a3      	cmp	r3, r4
 8009bb6:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009bba:	bf08      	it	eq
 8009bbc:	2300      	moveq	r3, #0
 8009bbe:	6102      	str	r2, [r0, #16]
 8009bc0:	bf08      	it	eq
 8009bc2:	6143      	streq	r3, [r0, #20]
 8009bc4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009bc8:	f8dc c000 	ldr.w	ip, [ip]
 8009bcc:	fa0c fc08 	lsl.w	ip, ip, r8
 8009bd0:	ea4c 0707 	orr.w	r7, ip, r7
 8009bd4:	f849 7b04 	str.w	r7, [r9], #4
 8009bd8:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009bdc:	40cf      	lsrs	r7, r1
 8009bde:	e7da      	b.n	8009b96 <rshift+0x4c>
 8009be0:	f851 cb04 	ldr.w	ip, [r1], #4
 8009be4:	f847 cf04 	str.w	ip, [r7, #4]!
 8009be8:	e7c3      	b.n	8009b72 <rshift+0x28>
 8009bea:	4623      	mov	r3, r4
 8009bec:	e7e1      	b.n	8009bb2 <rshift+0x68>

08009bee <__hexdig_fun>:
 8009bee:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8009bf2:	2b09      	cmp	r3, #9
 8009bf4:	d802      	bhi.n	8009bfc <__hexdig_fun+0xe>
 8009bf6:	3820      	subs	r0, #32
 8009bf8:	b2c0      	uxtb	r0, r0
 8009bfa:	4770      	bx	lr
 8009bfc:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8009c00:	2b05      	cmp	r3, #5
 8009c02:	d801      	bhi.n	8009c08 <__hexdig_fun+0x1a>
 8009c04:	3847      	subs	r0, #71	; 0x47
 8009c06:	e7f7      	b.n	8009bf8 <__hexdig_fun+0xa>
 8009c08:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8009c0c:	2b05      	cmp	r3, #5
 8009c0e:	d801      	bhi.n	8009c14 <__hexdig_fun+0x26>
 8009c10:	3827      	subs	r0, #39	; 0x27
 8009c12:	e7f1      	b.n	8009bf8 <__hexdig_fun+0xa>
 8009c14:	2000      	movs	r0, #0
 8009c16:	4770      	bx	lr

08009c18 <__gethex>:
 8009c18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c1c:	4617      	mov	r7, r2
 8009c1e:	680a      	ldr	r2, [r1, #0]
 8009c20:	b085      	sub	sp, #20
 8009c22:	f102 0b02 	add.w	fp, r2, #2
 8009c26:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8009c2a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8009c2e:	4681      	mov	r9, r0
 8009c30:	468a      	mov	sl, r1
 8009c32:	9302      	str	r3, [sp, #8]
 8009c34:	32fe      	adds	r2, #254	; 0xfe
 8009c36:	eb02 030b 	add.w	r3, r2, fp
 8009c3a:	46d8      	mov	r8, fp
 8009c3c:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8009c40:	9301      	str	r3, [sp, #4]
 8009c42:	2830      	cmp	r0, #48	; 0x30
 8009c44:	d0f7      	beq.n	8009c36 <__gethex+0x1e>
 8009c46:	f7ff ffd2 	bl	8009bee <__hexdig_fun>
 8009c4a:	4604      	mov	r4, r0
 8009c4c:	2800      	cmp	r0, #0
 8009c4e:	d138      	bne.n	8009cc2 <__gethex+0xaa>
 8009c50:	49a7      	ldr	r1, [pc, #668]	; (8009ef0 <__gethex+0x2d8>)
 8009c52:	2201      	movs	r2, #1
 8009c54:	4640      	mov	r0, r8
 8009c56:	f7ff ff11 	bl	8009a7c <strncmp>
 8009c5a:	4606      	mov	r6, r0
 8009c5c:	2800      	cmp	r0, #0
 8009c5e:	d169      	bne.n	8009d34 <__gethex+0x11c>
 8009c60:	f898 0001 	ldrb.w	r0, [r8, #1]
 8009c64:	465d      	mov	r5, fp
 8009c66:	f7ff ffc2 	bl	8009bee <__hexdig_fun>
 8009c6a:	2800      	cmp	r0, #0
 8009c6c:	d064      	beq.n	8009d38 <__gethex+0x120>
 8009c6e:	465a      	mov	r2, fp
 8009c70:	7810      	ldrb	r0, [r2, #0]
 8009c72:	2830      	cmp	r0, #48	; 0x30
 8009c74:	4690      	mov	r8, r2
 8009c76:	f102 0201 	add.w	r2, r2, #1
 8009c7a:	d0f9      	beq.n	8009c70 <__gethex+0x58>
 8009c7c:	f7ff ffb7 	bl	8009bee <__hexdig_fun>
 8009c80:	2301      	movs	r3, #1
 8009c82:	fab0 f480 	clz	r4, r0
 8009c86:	0964      	lsrs	r4, r4, #5
 8009c88:	465e      	mov	r6, fp
 8009c8a:	9301      	str	r3, [sp, #4]
 8009c8c:	4642      	mov	r2, r8
 8009c8e:	4615      	mov	r5, r2
 8009c90:	3201      	adds	r2, #1
 8009c92:	7828      	ldrb	r0, [r5, #0]
 8009c94:	f7ff ffab 	bl	8009bee <__hexdig_fun>
 8009c98:	2800      	cmp	r0, #0
 8009c9a:	d1f8      	bne.n	8009c8e <__gethex+0x76>
 8009c9c:	4994      	ldr	r1, [pc, #592]	; (8009ef0 <__gethex+0x2d8>)
 8009c9e:	2201      	movs	r2, #1
 8009ca0:	4628      	mov	r0, r5
 8009ca2:	f7ff feeb 	bl	8009a7c <strncmp>
 8009ca6:	b978      	cbnz	r0, 8009cc8 <__gethex+0xb0>
 8009ca8:	b946      	cbnz	r6, 8009cbc <__gethex+0xa4>
 8009caa:	1c6e      	adds	r6, r5, #1
 8009cac:	4632      	mov	r2, r6
 8009cae:	4615      	mov	r5, r2
 8009cb0:	3201      	adds	r2, #1
 8009cb2:	7828      	ldrb	r0, [r5, #0]
 8009cb4:	f7ff ff9b 	bl	8009bee <__hexdig_fun>
 8009cb8:	2800      	cmp	r0, #0
 8009cba:	d1f8      	bne.n	8009cae <__gethex+0x96>
 8009cbc:	1b73      	subs	r3, r6, r5
 8009cbe:	009e      	lsls	r6, r3, #2
 8009cc0:	e004      	b.n	8009ccc <__gethex+0xb4>
 8009cc2:	2400      	movs	r4, #0
 8009cc4:	4626      	mov	r6, r4
 8009cc6:	e7e1      	b.n	8009c8c <__gethex+0x74>
 8009cc8:	2e00      	cmp	r6, #0
 8009cca:	d1f7      	bne.n	8009cbc <__gethex+0xa4>
 8009ccc:	782b      	ldrb	r3, [r5, #0]
 8009cce:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009cd2:	2b50      	cmp	r3, #80	; 0x50
 8009cd4:	d13d      	bne.n	8009d52 <__gethex+0x13a>
 8009cd6:	786b      	ldrb	r3, [r5, #1]
 8009cd8:	2b2b      	cmp	r3, #43	; 0x2b
 8009cda:	d02f      	beq.n	8009d3c <__gethex+0x124>
 8009cdc:	2b2d      	cmp	r3, #45	; 0x2d
 8009cde:	d031      	beq.n	8009d44 <__gethex+0x12c>
 8009ce0:	1c69      	adds	r1, r5, #1
 8009ce2:	f04f 0b00 	mov.w	fp, #0
 8009ce6:	7808      	ldrb	r0, [r1, #0]
 8009ce8:	f7ff ff81 	bl	8009bee <__hexdig_fun>
 8009cec:	1e42      	subs	r2, r0, #1
 8009cee:	b2d2      	uxtb	r2, r2
 8009cf0:	2a18      	cmp	r2, #24
 8009cf2:	d82e      	bhi.n	8009d52 <__gethex+0x13a>
 8009cf4:	f1a0 0210 	sub.w	r2, r0, #16
 8009cf8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009cfc:	f7ff ff77 	bl	8009bee <__hexdig_fun>
 8009d00:	f100 3cff 	add.w	ip, r0, #4294967295
 8009d04:	fa5f fc8c 	uxtb.w	ip, ip
 8009d08:	f1bc 0f18 	cmp.w	ip, #24
 8009d0c:	d91d      	bls.n	8009d4a <__gethex+0x132>
 8009d0e:	f1bb 0f00 	cmp.w	fp, #0
 8009d12:	d000      	beq.n	8009d16 <__gethex+0xfe>
 8009d14:	4252      	negs	r2, r2
 8009d16:	4416      	add	r6, r2
 8009d18:	f8ca 1000 	str.w	r1, [sl]
 8009d1c:	b1dc      	cbz	r4, 8009d56 <__gethex+0x13e>
 8009d1e:	9b01      	ldr	r3, [sp, #4]
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	bf14      	ite	ne
 8009d24:	f04f 0800 	movne.w	r8, #0
 8009d28:	f04f 0806 	moveq.w	r8, #6
 8009d2c:	4640      	mov	r0, r8
 8009d2e:	b005      	add	sp, #20
 8009d30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d34:	4645      	mov	r5, r8
 8009d36:	4626      	mov	r6, r4
 8009d38:	2401      	movs	r4, #1
 8009d3a:	e7c7      	b.n	8009ccc <__gethex+0xb4>
 8009d3c:	f04f 0b00 	mov.w	fp, #0
 8009d40:	1ca9      	adds	r1, r5, #2
 8009d42:	e7d0      	b.n	8009ce6 <__gethex+0xce>
 8009d44:	f04f 0b01 	mov.w	fp, #1
 8009d48:	e7fa      	b.n	8009d40 <__gethex+0x128>
 8009d4a:	230a      	movs	r3, #10
 8009d4c:	fb03 0002 	mla	r0, r3, r2, r0
 8009d50:	e7d0      	b.n	8009cf4 <__gethex+0xdc>
 8009d52:	4629      	mov	r1, r5
 8009d54:	e7e0      	b.n	8009d18 <__gethex+0x100>
 8009d56:	eba5 0308 	sub.w	r3, r5, r8
 8009d5a:	3b01      	subs	r3, #1
 8009d5c:	4621      	mov	r1, r4
 8009d5e:	2b07      	cmp	r3, #7
 8009d60:	dc0a      	bgt.n	8009d78 <__gethex+0x160>
 8009d62:	4648      	mov	r0, r9
 8009d64:	f7fd ff6e 	bl	8007c44 <_Balloc>
 8009d68:	4604      	mov	r4, r0
 8009d6a:	b940      	cbnz	r0, 8009d7e <__gethex+0x166>
 8009d6c:	4b61      	ldr	r3, [pc, #388]	; (8009ef4 <__gethex+0x2dc>)
 8009d6e:	4602      	mov	r2, r0
 8009d70:	21e4      	movs	r1, #228	; 0xe4
 8009d72:	4861      	ldr	r0, [pc, #388]	; (8009ef8 <__gethex+0x2e0>)
 8009d74:	f7fd f880 	bl	8006e78 <__assert_func>
 8009d78:	3101      	adds	r1, #1
 8009d7a:	105b      	asrs	r3, r3, #1
 8009d7c:	e7ef      	b.n	8009d5e <__gethex+0x146>
 8009d7e:	f100 0a14 	add.w	sl, r0, #20
 8009d82:	2300      	movs	r3, #0
 8009d84:	495a      	ldr	r1, [pc, #360]	; (8009ef0 <__gethex+0x2d8>)
 8009d86:	f8cd a004 	str.w	sl, [sp, #4]
 8009d8a:	469b      	mov	fp, r3
 8009d8c:	45a8      	cmp	r8, r5
 8009d8e:	d342      	bcc.n	8009e16 <__gethex+0x1fe>
 8009d90:	9801      	ldr	r0, [sp, #4]
 8009d92:	f840 bb04 	str.w	fp, [r0], #4
 8009d96:	eba0 000a 	sub.w	r0, r0, sl
 8009d9a:	1080      	asrs	r0, r0, #2
 8009d9c:	6120      	str	r0, [r4, #16]
 8009d9e:	ea4f 1840 	mov.w	r8, r0, lsl #5
 8009da2:	4658      	mov	r0, fp
 8009da4:	f7fe f840 	bl	8007e28 <__hi0bits>
 8009da8:	683d      	ldr	r5, [r7, #0]
 8009daa:	eba8 0000 	sub.w	r0, r8, r0
 8009dae:	42a8      	cmp	r0, r5
 8009db0:	dd59      	ble.n	8009e66 <__gethex+0x24e>
 8009db2:	eba0 0805 	sub.w	r8, r0, r5
 8009db6:	4641      	mov	r1, r8
 8009db8:	4620      	mov	r0, r4
 8009dba:	f7fe fbcf 	bl	800855c <__any_on>
 8009dbe:	4683      	mov	fp, r0
 8009dc0:	b1b8      	cbz	r0, 8009df2 <__gethex+0x1da>
 8009dc2:	f108 33ff 	add.w	r3, r8, #4294967295
 8009dc6:	1159      	asrs	r1, r3, #5
 8009dc8:	f003 021f 	and.w	r2, r3, #31
 8009dcc:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009dd0:	f04f 0b01 	mov.w	fp, #1
 8009dd4:	fa0b f202 	lsl.w	r2, fp, r2
 8009dd8:	420a      	tst	r2, r1
 8009dda:	d00a      	beq.n	8009df2 <__gethex+0x1da>
 8009ddc:	455b      	cmp	r3, fp
 8009dde:	dd06      	ble.n	8009dee <__gethex+0x1d6>
 8009de0:	f1a8 0102 	sub.w	r1, r8, #2
 8009de4:	4620      	mov	r0, r4
 8009de6:	f7fe fbb9 	bl	800855c <__any_on>
 8009dea:	2800      	cmp	r0, #0
 8009dec:	d138      	bne.n	8009e60 <__gethex+0x248>
 8009dee:	f04f 0b02 	mov.w	fp, #2
 8009df2:	4641      	mov	r1, r8
 8009df4:	4620      	mov	r0, r4
 8009df6:	f7ff fea8 	bl	8009b4a <rshift>
 8009dfa:	4446      	add	r6, r8
 8009dfc:	68bb      	ldr	r3, [r7, #8]
 8009dfe:	42b3      	cmp	r3, r6
 8009e00:	da41      	bge.n	8009e86 <__gethex+0x26e>
 8009e02:	4621      	mov	r1, r4
 8009e04:	4648      	mov	r0, r9
 8009e06:	f7fd ff5d 	bl	8007cc4 <_Bfree>
 8009e0a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009e0c:	2300      	movs	r3, #0
 8009e0e:	6013      	str	r3, [r2, #0]
 8009e10:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8009e14:	e78a      	b.n	8009d2c <__gethex+0x114>
 8009e16:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 8009e1a:	2a2e      	cmp	r2, #46	; 0x2e
 8009e1c:	d014      	beq.n	8009e48 <__gethex+0x230>
 8009e1e:	2b20      	cmp	r3, #32
 8009e20:	d106      	bne.n	8009e30 <__gethex+0x218>
 8009e22:	9b01      	ldr	r3, [sp, #4]
 8009e24:	f843 bb04 	str.w	fp, [r3], #4
 8009e28:	f04f 0b00 	mov.w	fp, #0
 8009e2c:	9301      	str	r3, [sp, #4]
 8009e2e:	465b      	mov	r3, fp
 8009e30:	7828      	ldrb	r0, [r5, #0]
 8009e32:	9303      	str	r3, [sp, #12]
 8009e34:	f7ff fedb 	bl	8009bee <__hexdig_fun>
 8009e38:	9b03      	ldr	r3, [sp, #12]
 8009e3a:	f000 000f 	and.w	r0, r0, #15
 8009e3e:	4098      	lsls	r0, r3
 8009e40:	ea4b 0b00 	orr.w	fp, fp, r0
 8009e44:	3304      	adds	r3, #4
 8009e46:	e7a1      	b.n	8009d8c <__gethex+0x174>
 8009e48:	45a8      	cmp	r8, r5
 8009e4a:	d8e8      	bhi.n	8009e1e <__gethex+0x206>
 8009e4c:	2201      	movs	r2, #1
 8009e4e:	4628      	mov	r0, r5
 8009e50:	9303      	str	r3, [sp, #12]
 8009e52:	f7ff fe13 	bl	8009a7c <strncmp>
 8009e56:	4926      	ldr	r1, [pc, #152]	; (8009ef0 <__gethex+0x2d8>)
 8009e58:	9b03      	ldr	r3, [sp, #12]
 8009e5a:	2800      	cmp	r0, #0
 8009e5c:	d1df      	bne.n	8009e1e <__gethex+0x206>
 8009e5e:	e795      	b.n	8009d8c <__gethex+0x174>
 8009e60:	f04f 0b03 	mov.w	fp, #3
 8009e64:	e7c5      	b.n	8009df2 <__gethex+0x1da>
 8009e66:	da0b      	bge.n	8009e80 <__gethex+0x268>
 8009e68:	eba5 0800 	sub.w	r8, r5, r0
 8009e6c:	4621      	mov	r1, r4
 8009e6e:	4642      	mov	r2, r8
 8009e70:	4648      	mov	r0, r9
 8009e72:	f7fe f941 	bl	80080f8 <__lshift>
 8009e76:	eba6 0608 	sub.w	r6, r6, r8
 8009e7a:	4604      	mov	r4, r0
 8009e7c:	f100 0a14 	add.w	sl, r0, #20
 8009e80:	f04f 0b00 	mov.w	fp, #0
 8009e84:	e7ba      	b.n	8009dfc <__gethex+0x1e4>
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	42b3      	cmp	r3, r6
 8009e8a:	dd73      	ble.n	8009f74 <__gethex+0x35c>
 8009e8c:	1b9e      	subs	r6, r3, r6
 8009e8e:	42b5      	cmp	r5, r6
 8009e90:	dc34      	bgt.n	8009efc <__gethex+0x2e4>
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	2b02      	cmp	r3, #2
 8009e96:	d023      	beq.n	8009ee0 <__gethex+0x2c8>
 8009e98:	2b03      	cmp	r3, #3
 8009e9a:	d025      	beq.n	8009ee8 <__gethex+0x2d0>
 8009e9c:	2b01      	cmp	r3, #1
 8009e9e:	d115      	bne.n	8009ecc <__gethex+0x2b4>
 8009ea0:	42b5      	cmp	r5, r6
 8009ea2:	d113      	bne.n	8009ecc <__gethex+0x2b4>
 8009ea4:	2d01      	cmp	r5, #1
 8009ea6:	d10b      	bne.n	8009ec0 <__gethex+0x2a8>
 8009ea8:	9a02      	ldr	r2, [sp, #8]
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	6013      	str	r3, [r2, #0]
 8009eae:	2301      	movs	r3, #1
 8009eb0:	6123      	str	r3, [r4, #16]
 8009eb2:	f8ca 3000 	str.w	r3, [sl]
 8009eb6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009eb8:	f04f 0862 	mov.w	r8, #98	; 0x62
 8009ebc:	601c      	str	r4, [r3, #0]
 8009ebe:	e735      	b.n	8009d2c <__gethex+0x114>
 8009ec0:	1e69      	subs	r1, r5, #1
 8009ec2:	4620      	mov	r0, r4
 8009ec4:	f7fe fb4a 	bl	800855c <__any_on>
 8009ec8:	2800      	cmp	r0, #0
 8009eca:	d1ed      	bne.n	8009ea8 <__gethex+0x290>
 8009ecc:	4621      	mov	r1, r4
 8009ece:	4648      	mov	r0, r9
 8009ed0:	f7fd fef8 	bl	8007cc4 <_Bfree>
 8009ed4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009ed6:	2300      	movs	r3, #0
 8009ed8:	6013      	str	r3, [r2, #0]
 8009eda:	f04f 0850 	mov.w	r8, #80	; 0x50
 8009ede:	e725      	b.n	8009d2c <__gethex+0x114>
 8009ee0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d1f2      	bne.n	8009ecc <__gethex+0x2b4>
 8009ee6:	e7df      	b.n	8009ea8 <__gethex+0x290>
 8009ee8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d1dc      	bne.n	8009ea8 <__gethex+0x290>
 8009eee:	e7ed      	b.n	8009ecc <__gethex+0x2b4>
 8009ef0:	0800a724 	.word	0x0800a724
 8009ef4:	0800a5b7 	.word	0x0800a5b7
 8009ef8:	0800a892 	.word	0x0800a892
 8009efc:	f106 38ff 	add.w	r8, r6, #4294967295
 8009f00:	f1bb 0f00 	cmp.w	fp, #0
 8009f04:	d133      	bne.n	8009f6e <__gethex+0x356>
 8009f06:	f1b8 0f00 	cmp.w	r8, #0
 8009f0a:	d004      	beq.n	8009f16 <__gethex+0x2fe>
 8009f0c:	4641      	mov	r1, r8
 8009f0e:	4620      	mov	r0, r4
 8009f10:	f7fe fb24 	bl	800855c <__any_on>
 8009f14:	4683      	mov	fp, r0
 8009f16:	ea4f 1268 	mov.w	r2, r8, asr #5
 8009f1a:	2301      	movs	r3, #1
 8009f1c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009f20:	f008 081f 	and.w	r8, r8, #31
 8009f24:	fa03 f308 	lsl.w	r3, r3, r8
 8009f28:	4213      	tst	r3, r2
 8009f2a:	4631      	mov	r1, r6
 8009f2c:	4620      	mov	r0, r4
 8009f2e:	bf18      	it	ne
 8009f30:	f04b 0b02 	orrne.w	fp, fp, #2
 8009f34:	1bad      	subs	r5, r5, r6
 8009f36:	f7ff fe08 	bl	8009b4a <rshift>
 8009f3a:	687e      	ldr	r6, [r7, #4]
 8009f3c:	f04f 0802 	mov.w	r8, #2
 8009f40:	f1bb 0f00 	cmp.w	fp, #0
 8009f44:	d04a      	beq.n	8009fdc <__gethex+0x3c4>
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	2b02      	cmp	r3, #2
 8009f4a:	d016      	beq.n	8009f7a <__gethex+0x362>
 8009f4c:	2b03      	cmp	r3, #3
 8009f4e:	d018      	beq.n	8009f82 <__gethex+0x36a>
 8009f50:	2b01      	cmp	r3, #1
 8009f52:	d109      	bne.n	8009f68 <__gethex+0x350>
 8009f54:	f01b 0f02 	tst.w	fp, #2
 8009f58:	d006      	beq.n	8009f68 <__gethex+0x350>
 8009f5a:	f8da 3000 	ldr.w	r3, [sl]
 8009f5e:	ea4b 0b03 	orr.w	fp, fp, r3
 8009f62:	f01b 0f01 	tst.w	fp, #1
 8009f66:	d10f      	bne.n	8009f88 <__gethex+0x370>
 8009f68:	f048 0810 	orr.w	r8, r8, #16
 8009f6c:	e036      	b.n	8009fdc <__gethex+0x3c4>
 8009f6e:	f04f 0b01 	mov.w	fp, #1
 8009f72:	e7d0      	b.n	8009f16 <__gethex+0x2fe>
 8009f74:	f04f 0801 	mov.w	r8, #1
 8009f78:	e7e2      	b.n	8009f40 <__gethex+0x328>
 8009f7a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009f7c:	f1c3 0301 	rsb	r3, r3, #1
 8009f80:	930f      	str	r3, [sp, #60]	; 0x3c
 8009f82:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d0ef      	beq.n	8009f68 <__gethex+0x350>
 8009f88:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009f8c:	f104 0214 	add.w	r2, r4, #20
 8009f90:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8009f94:	9301      	str	r3, [sp, #4]
 8009f96:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 8009f9a:	2300      	movs	r3, #0
 8009f9c:	4694      	mov	ip, r2
 8009f9e:	f852 1b04 	ldr.w	r1, [r2], #4
 8009fa2:	f1b1 3fff 	cmp.w	r1, #4294967295
 8009fa6:	d01e      	beq.n	8009fe6 <__gethex+0x3ce>
 8009fa8:	3101      	adds	r1, #1
 8009faa:	f8cc 1000 	str.w	r1, [ip]
 8009fae:	f1b8 0f02 	cmp.w	r8, #2
 8009fb2:	f104 0214 	add.w	r2, r4, #20
 8009fb6:	d13d      	bne.n	800a034 <__gethex+0x41c>
 8009fb8:	683b      	ldr	r3, [r7, #0]
 8009fba:	3b01      	subs	r3, #1
 8009fbc:	42ab      	cmp	r3, r5
 8009fbe:	d10b      	bne.n	8009fd8 <__gethex+0x3c0>
 8009fc0:	1169      	asrs	r1, r5, #5
 8009fc2:	2301      	movs	r3, #1
 8009fc4:	f005 051f 	and.w	r5, r5, #31
 8009fc8:	fa03 f505 	lsl.w	r5, r3, r5
 8009fcc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009fd0:	421d      	tst	r5, r3
 8009fd2:	bf18      	it	ne
 8009fd4:	f04f 0801 	movne.w	r8, #1
 8009fd8:	f048 0820 	orr.w	r8, r8, #32
 8009fdc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009fde:	601c      	str	r4, [r3, #0]
 8009fe0:	9b02      	ldr	r3, [sp, #8]
 8009fe2:	601e      	str	r6, [r3, #0]
 8009fe4:	e6a2      	b.n	8009d2c <__gethex+0x114>
 8009fe6:	4290      	cmp	r0, r2
 8009fe8:	f842 3c04 	str.w	r3, [r2, #-4]
 8009fec:	d8d6      	bhi.n	8009f9c <__gethex+0x384>
 8009fee:	68a2      	ldr	r2, [r4, #8]
 8009ff0:	4593      	cmp	fp, r2
 8009ff2:	db17      	blt.n	800a024 <__gethex+0x40c>
 8009ff4:	6861      	ldr	r1, [r4, #4]
 8009ff6:	4648      	mov	r0, r9
 8009ff8:	3101      	adds	r1, #1
 8009ffa:	f7fd fe23 	bl	8007c44 <_Balloc>
 8009ffe:	4682      	mov	sl, r0
 800a000:	b918      	cbnz	r0, 800a00a <__gethex+0x3f2>
 800a002:	4b1b      	ldr	r3, [pc, #108]	; (800a070 <__gethex+0x458>)
 800a004:	4602      	mov	r2, r0
 800a006:	2184      	movs	r1, #132	; 0x84
 800a008:	e6b3      	b.n	8009d72 <__gethex+0x15a>
 800a00a:	6922      	ldr	r2, [r4, #16]
 800a00c:	3202      	adds	r2, #2
 800a00e:	f104 010c 	add.w	r1, r4, #12
 800a012:	0092      	lsls	r2, r2, #2
 800a014:	300c      	adds	r0, #12
 800a016:	f7ff fd65 	bl	8009ae4 <memcpy>
 800a01a:	4621      	mov	r1, r4
 800a01c:	4648      	mov	r0, r9
 800a01e:	f7fd fe51 	bl	8007cc4 <_Bfree>
 800a022:	4654      	mov	r4, sl
 800a024:	6922      	ldr	r2, [r4, #16]
 800a026:	1c51      	adds	r1, r2, #1
 800a028:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800a02c:	6121      	str	r1, [r4, #16]
 800a02e:	2101      	movs	r1, #1
 800a030:	6151      	str	r1, [r2, #20]
 800a032:	e7bc      	b.n	8009fae <__gethex+0x396>
 800a034:	6921      	ldr	r1, [r4, #16]
 800a036:	4559      	cmp	r1, fp
 800a038:	dd0b      	ble.n	800a052 <__gethex+0x43a>
 800a03a:	2101      	movs	r1, #1
 800a03c:	4620      	mov	r0, r4
 800a03e:	f7ff fd84 	bl	8009b4a <rshift>
 800a042:	68bb      	ldr	r3, [r7, #8]
 800a044:	3601      	adds	r6, #1
 800a046:	42b3      	cmp	r3, r6
 800a048:	f6ff aedb 	blt.w	8009e02 <__gethex+0x1ea>
 800a04c:	f04f 0801 	mov.w	r8, #1
 800a050:	e7c2      	b.n	8009fd8 <__gethex+0x3c0>
 800a052:	f015 051f 	ands.w	r5, r5, #31
 800a056:	d0f9      	beq.n	800a04c <__gethex+0x434>
 800a058:	9b01      	ldr	r3, [sp, #4]
 800a05a:	441a      	add	r2, r3
 800a05c:	f1c5 0520 	rsb	r5, r5, #32
 800a060:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800a064:	f7fd fee0 	bl	8007e28 <__hi0bits>
 800a068:	42a8      	cmp	r0, r5
 800a06a:	dbe6      	blt.n	800a03a <__gethex+0x422>
 800a06c:	e7ee      	b.n	800a04c <__gethex+0x434>
 800a06e:	bf00      	nop
 800a070:	0800a5b7 	.word	0x0800a5b7

0800a074 <L_shift>:
 800a074:	f1c2 0208 	rsb	r2, r2, #8
 800a078:	0092      	lsls	r2, r2, #2
 800a07a:	b570      	push	{r4, r5, r6, lr}
 800a07c:	f1c2 0620 	rsb	r6, r2, #32
 800a080:	6843      	ldr	r3, [r0, #4]
 800a082:	6804      	ldr	r4, [r0, #0]
 800a084:	fa03 f506 	lsl.w	r5, r3, r6
 800a088:	432c      	orrs	r4, r5
 800a08a:	40d3      	lsrs	r3, r2
 800a08c:	6004      	str	r4, [r0, #0]
 800a08e:	f840 3f04 	str.w	r3, [r0, #4]!
 800a092:	4288      	cmp	r0, r1
 800a094:	d3f4      	bcc.n	800a080 <L_shift+0xc>
 800a096:	bd70      	pop	{r4, r5, r6, pc}

0800a098 <__match>:
 800a098:	b530      	push	{r4, r5, lr}
 800a09a:	6803      	ldr	r3, [r0, #0]
 800a09c:	3301      	adds	r3, #1
 800a09e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a0a2:	b914      	cbnz	r4, 800a0aa <__match+0x12>
 800a0a4:	6003      	str	r3, [r0, #0]
 800a0a6:	2001      	movs	r0, #1
 800a0a8:	bd30      	pop	{r4, r5, pc}
 800a0aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a0ae:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800a0b2:	2d19      	cmp	r5, #25
 800a0b4:	bf98      	it	ls
 800a0b6:	3220      	addls	r2, #32
 800a0b8:	42a2      	cmp	r2, r4
 800a0ba:	d0f0      	beq.n	800a09e <__match+0x6>
 800a0bc:	2000      	movs	r0, #0
 800a0be:	e7f3      	b.n	800a0a8 <__match+0x10>

0800a0c0 <__hexnan>:
 800a0c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0c4:	680b      	ldr	r3, [r1, #0]
 800a0c6:	6801      	ldr	r1, [r0, #0]
 800a0c8:	115e      	asrs	r6, r3, #5
 800a0ca:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a0ce:	f013 031f 	ands.w	r3, r3, #31
 800a0d2:	b087      	sub	sp, #28
 800a0d4:	bf18      	it	ne
 800a0d6:	3604      	addne	r6, #4
 800a0d8:	2500      	movs	r5, #0
 800a0da:	1f37      	subs	r7, r6, #4
 800a0dc:	4682      	mov	sl, r0
 800a0de:	4690      	mov	r8, r2
 800a0e0:	9301      	str	r3, [sp, #4]
 800a0e2:	f846 5c04 	str.w	r5, [r6, #-4]
 800a0e6:	46b9      	mov	r9, r7
 800a0e8:	463c      	mov	r4, r7
 800a0ea:	9502      	str	r5, [sp, #8]
 800a0ec:	46ab      	mov	fp, r5
 800a0ee:	784a      	ldrb	r2, [r1, #1]
 800a0f0:	1c4b      	adds	r3, r1, #1
 800a0f2:	9303      	str	r3, [sp, #12]
 800a0f4:	b342      	cbz	r2, 800a148 <__hexnan+0x88>
 800a0f6:	4610      	mov	r0, r2
 800a0f8:	9105      	str	r1, [sp, #20]
 800a0fa:	9204      	str	r2, [sp, #16]
 800a0fc:	f7ff fd77 	bl	8009bee <__hexdig_fun>
 800a100:	2800      	cmp	r0, #0
 800a102:	d14f      	bne.n	800a1a4 <__hexnan+0xe4>
 800a104:	9a04      	ldr	r2, [sp, #16]
 800a106:	9905      	ldr	r1, [sp, #20]
 800a108:	2a20      	cmp	r2, #32
 800a10a:	d818      	bhi.n	800a13e <__hexnan+0x7e>
 800a10c:	9b02      	ldr	r3, [sp, #8]
 800a10e:	459b      	cmp	fp, r3
 800a110:	dd13      	ble.n	800a13a <__hexnan+0x7a>
 800a112:	454c      	cmp	r4, r9
 800a114:	d206      	bcs.n	800a124 <__hexnan+0x64>
 800a116:	2d07      	cmp	r5, #7
 800a118:	dc04      	bgt.n	800a124 <__hexnan+0x64>
 800a11a:	462a      	mov	r2, r5
 800a11c:	4649      	mov	r1, r9
 800a11e:	4620      	mov	r0, r4
 800a120:	f7ff ffa8 	bl	800a074 <L_shift>
 800a124:	4544      	cmp	r4, r8
 800a126:	d950      	bls.n	800a1ca <__hexnan+0x10a>
 800a128:	2300      	movs	r3, #0
 800a12a:	f1a4 0904 	sub.w	r9, r4, #4
 800a12e:	f844 3c04 	str.w	r3, [r4, #-4]
 800a132:	f8cd b008 	str.w	fp, [sp, #8]
 800a136:	464c      	mov	r4, r9
 800a138:	461d      	mov	r5, r3
 800a13a:	9903      	ldr	r1, [sp, #12]
 800a13c:	e7d7      	b.n	800a0ee <__hexnan+0x2e>
 800a13e:	2a29      	cmp	r2, #41	; 0x29
 800a140:	d155      	bne.n	800a1ee <__hexnan+0x12e>
 800a142:	3102      	adds	r1, #2
 800a144:	f8ca 1000 	str.w	r1, [sl]
 800a148:	f1bb 0f00 	cmp.w	fp, #0
 800a14c:	d04f      	beq.n	800a1ee <__hexnan+0x12e>
 800a14e:	454c      	cmp	r4, r9
 800a150:	d206      	bcs.n	800a160 <__hexnan+0xa0>
 800a152:	2d07      	cmp	r5, #7
 800a154:	dc04      	bgt.n	800a160 <__hexnan+0xa0>
 800a156:	462a      	mov	r2, r5
 800a158:	4649      	mov	r1, r9
 800a15a:	4620      	mov	r0, r4
 800a15c:	f7ff ff8a 	bl	800a074 <L_shift>
 800a160:	4544      	cmp	r4, r8
 800a162:	d934      	bls.n	800a1ce <__hexnan+0x10e>
 800a164:	f1a8 0204 	sub.w	r2, r8, #4
 800a168:	4623      	mov	r3, r4
 800a16a:	f853 1b04 	ldr.w	r1, [r3], #4
 800a16e:	f842 1f04 	str.w	r1, [r2, #4]!
 800a172:	429f      	cmp	r7, r3
 800a174:	d2f9      	bcs.n	800a16a <__hexnan+0xaa>
 800a176:	1b3b      	subs	r3, r7, r4
 800a178:	f023 0303 	bic.w	r3, r3, #3
 800a17c:	3304      	adds	r3, #4
 800a17e:	3e03      	subs	r6, #3
 800a180:	3401      	adds	r4, #1
 800a182:	42a6      	cmp	r6, r4
 800a184:	bf38      	it	cc
 800a186:	2304      	movcc	r3, #4
 800a188:	4443      	add	r3, r8
 800a18a:	2200      	movs	r2, #0
 800a18c:	f843 2b04 	str.w	r2, [r3], #4
 800a190:	429f      	cmp	r7, r3
 800a192:	d2fb      	bcs.n	800a18c <__hexnan+0xcc>
 800a194:	683b      	ldr	r3, [r7, #0]
 800a196:	b91b      	cbnz	r3, 800a1a0 <__hexnan+0xe0>
 800a198:	4547      	cmp	r7, r8
 800a19a:	d126      	bne.n	800a1ea <__hexnan+0x12a>
 800a19c:	2301      	movs	r3, #1
 800a19e:	603b      	str	r3, [r7, #0]
 800a1a0:	2005      	movs	r0, #5
 800a1a2:	e025      	b.n	800a1f0 <__hexnan+0x130>
 800a1a4:	3501      	adds	r5, #1
 800a1a6:	2d08      	cmp	r5, #8
 800a1a8:	f10b 0b01 	add.w	fp, fp, #1
 800a1ac:	dd06      	ble.n	800a1bc <__hexnan+0xfc>
 800a1ae:	4544      	cmp	r4, r8
 800a1b0:	d9c3      	bls.n	800a13a <__hexnan+0x7a>
 800a1b2:	2300      	movs	r3, #0
 800a1b4:	f844 3c04 	str.w	r3, [r4, #-4]
 800a1b8:	2501      	movs	r5, #1
 800a1ba:	3c04      	subs	r4, #4
 800a1bc:	6822      	ldr	r2, [r4, #0]
 800a1be:	f000 000f 	and.w	r0, r0, #15
 800a1c2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a1c6:	6020      	str	r0, [r4, #0]
 800a1c8:	e7b7      	b.n	800a13a <__hexnan+0x7a>
 800a1ca:	2508      	movs	r5, #8
 800a1cc:	e7b5      	b.n	800a13a <__hexnan+0x7a>
 800a1ce:	9b01      	ldr	r3, [sp, #4]
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d0df      	beq.n	800a194 <__hexnan+0xd4>
 800a1d4:	f1c3 0320 	rsb	r3, r3, #32
 800a1d8:	f04f 32ff 	mov.w	r2, #4294967295
 800a1dc:	40da      	lsrs	r2, r3
 800a1de:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800a1e2:	4013      	ands	r3, r2
 800a1e4:	f846 3c04 	str.w	r3, [r6, #-4]
 800a1e8:	e7d4      	b.n	800a194 <__hexnan+0xd4>
 800a1ea:	3f04      	subs	r7, #4
 800a1ec:	e7d2      	b.n	800a194 <__hexnan+0xd4>
 800a1ee:	2004      	movs	r0, #4
 800a1f0:	b007      	add	sp, #28
 800a1f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a1f6 <__ascii_mbtowc>:
 800a1f6:	b082      	sub	sp, #8
 800a1f8:	b901      	cbnz	r1, 800a1fc <__ascii_mbtowc+0x6>
 800a1fa:	a901      	add	r1, sp, #4
 800a1fc:	b142      	cbz	r2, 800a210 <__ascii_mbtowc+0x1a>
 800a1fe:	b14b      	cbz	r3, 800a214 <__ascii_mbtowc+0x1e>
 800a200:	7813      	ldrb	r3, [r2, #0]
 800a202:	600b      	str	r3, [r1, #0]
 800a204:	7812      	ldrb	r2, [r2, #0]
 800a206:	1e10      	subs	r0, r2, #0
 800a208:	bf18      	it	ne
 800a20a:	2001      	movne	r0, #1
 800a20c:	b002      	add	sp, #8
 800a20e:	4770      	bx	lr
 800a210:	4610      	mov	r0, r2
 800a212:	e7fb      	b.n	800a20c <__ascii_mbtowc+0x16>
 800a214:	f06f 0001 	mvn.w	r0, #1
 800a218:	e7f8      	b.n	800a20c <__ascii_mbtowc+0x16>

0800a21a <_realloc_r>:
 800a21a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a21e:	4680      	mov	r8, r0
 800a220:	4614      	mov	r4, r2
 800a222:	460e      	mov	r6, r1
 800a224:	b921      	cbnz	r1, 800a230 <_realloc_r+0x16>
 800a226:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a22a:	4611      	mov	r1, r2
 800a22c:	f7fb bc08 	b.w	8005a40 <_malloc_r>
 800a230:	b92a      	cbnz	r2, 800a23e <_realloc_r+0x24>
 800a232:	f7fd fcbb 	bl	8007bac <_free_r>
 800a236:	4625      	mov	r5, r4
 800a238:	4628      	mov	r0, r5
 800a23a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a23e:	f000 f86d 	bl	800a31c <_malloc_usable_size_r>
 800a242:	4284      	cmp	r4, r0
 800a244:	4607      	mov	r7, r0
 800a246:	d802      	bhi.n	800a24e <_realloc_r+0x34>
 800a248:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a24c:	d812      	bhi.n	800a274 <_realloc_r+0x5a>
 800a24e:	4621      	mov	r1, r4
 800a250:	4640      	mov	r0, r8
 800a252:	f7fb fbf5 	bl	8005a40 <_malloc_r>
 800a256:	4605      	mov	r5, r0
 800a258:	2800      	cmp	r0, #0
 800a25a:	d0ed      	beq.n	800a238 <_realloc_r+0x1e>
 800a25c:	42bc      	cmp	r4, r7
 800a25e:	4622      	mov	r2, r4
 800a260:	4631      	mov	r1, r6
 800a262:	bf28      	it	cs
 800a264:	463a      	movcs	r2, r7
 800a266:	f7ff fc3d 	bl	8009ae4 <memcpy>
 800a26a:	4631      	mov	r1, r6
 800a26c:	4640      	mov	r0, r8
 800a26e:	f7fd fc9d 	bl	8007bac <_free_r>
 800a272:	e7e1      	b.n	800a238 <_realloc_r+0x1e>
 800a274:	4635      	mov	r5, r6
 800a276:	e7df      	b.n	800a238 <_realloc_r+0x1e>

0800a278 <__ascii_wctomb>:
 800a278:	b149      	cbz	r1, 800a28e <__ascii_wctomb+0x16>
 800a27a:	2aff      	cmp	r2, #255	; 0xff
 800a27c:	bf85      	ittet	hi
 800a27e:	238a      	movhi	r3, #138	; 0x8a
 800a280:	6003      	strhi	r3, [r0, #0]
 800a282:	700a      	strbls	r2, [r1, #0]
 800a284:	f04f 30ff 	movhi.w	r0, #4294967295
 800a288:	bf98      	it	ls
 800a28a:	2001      	movls	r0, #1
 800a28c:	4770      	bx	lr
 800a28e:	4608      	mov	r0, r1
 800a290:	4770      	bx	lr

0800a292 <_raise_r>:
 800a292:	291f      	cmp	r1, #31
 800a294:	b538      	push	{r3, r4, r5, lr}
 800a296:	4604      	mov	r4, r0
 800a298:	460d      	mov	r5, r1
 800a29a:	d904      	bls.n	800a2a6 <_raise_r+0x14>
 800a29c:	2316      	movs	r3, #22
 800a29e:	6003      	str	r3, [r0, #0]
 800a2a0:	f04f 30ff 	mov.w	r0, #4294967295
 800a2a4:	bd38      	pop	{r3, r4, r5, pc}
 800a2a6:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800a2a8:	b112      	cbz	r2, 800a2b0 <_raise_r+0x1e>
 800a2aa:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a2ae:	b94b      	cbnz	r3, 800a2c4 <_raise_r+0x32>
 800a2b0:	4620      	mov	r0, r4
 800a2b2:	f000 f831 	bl	800a318 <_getpid_r>
 800a2b6:	462a      	mov	r2, r5
 800a2b8:	4601      	mov	r1, r0
 800a2ba:	4620      	mov	r0, r4
 800a2bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a2c0:	f000 b818 	b.w	800a2f4 <_kill_r>
 800a2c4:	2b01      	cmp	r3, #1
 800a2c6:	d00a      	beq.n	800a2de <_raise_r+0x4c>
 800a2c8:	1c59      	adds	r1, r3, #1
 800a2ca:	d103      	bne.n	800a2d4 <_raise_r+0x42>
 800a2cc:	2316      	movs	r3, #22
 800a2ce:	6003      	str	r3, [r0, #0]
 800a2d0:	2001      	movs	r0, #1
 800a2d2:	e7e7      	b.n	800a2a4 <_raise_r+0x12>
 800a2d4:	2400      	movs	r4, #0
 800a2d6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a2da:	4628      	mov	r0, r5
 800a2dc:	4798      	blx	r3
 800a2de:	2000      	movs	r0, #0
 800a2e0:	e7e0      	b.n	800a2a4 <_raise_r+0x12>
	...

0800a2e4 <raise>:
 800a2e4:	4b02      	ldr	r3, [pc, #8]	; (800a2f0 <raise+0xc>)
 800a2e6:	4601      	mov	r1, r0
 800a2e8:	6818      	ldr	r0, [r3, #0]
 800a2ea:	f7ff bfd2 	b.w	800a292 <_raise_r>
 800a2ee:	bf00      	nop
 800a2f0:	20000074 	.word	0x20000074

0800a2f4 <_kill_r>:
 800a2f4:	b538      	push	{r3, r4, r5, lr}
 800a2f6:	4d07      	ldr	r5, [pc, #28]	; (800a314 <_kill_r+0x20>)
 800a2f8:	2300      	movs	r3, #0
 800a2fa:	4604      	mov	r4, r0
 800a2fc:	4608      	mov	r0, r1
 800a2fe:	4611      	mov	r1, r2
 800a300:	602b      	str	r3, [r5, #0]
 800a302:	f7f7 ff79 	bl	80021f8 <_kill>
 800a306:	1c43      	adds	r3, r0, #1
 800a308:	d102      	bne.n	800a310 <_kill_r+0x1c>
 800a30a:	682b      	ldr	r3, [r5, #0]
 800a30c:	b103      	cbz	r3, 800a310 <_kill_r+0x1c>
 800a30e:	6023      	str	r3, [r4, #0]
 800a310:	bd38      	pop	{r3, r4, r5, pc}
 800a312:	bf00      	nop
 800a314:	20000488 	.word	0x20000488

0800a318 <_getpid_r>:
 800a318:	f7f7 bf66 	b.w	80021e8 <_getpid>

0800a31c <_malloc_usable_size_r>:
 800a31c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a320:	1f18      	subs	r0, r3, #4
 800a322:	2b00      	cmp	r3, #0
 800a324:	bfbc      	itt	lt
 800a326:	580b      	ldrlt	r3, [r1, r0]
 800a328:	18c0      	addlt	r0, r0, r3
 800a32a:	4770      	bx	lr

0800a32c <_init>:
 800a32c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a32e:	bf00      	nop
 800a330:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a332:	bc08      	pop	{r3}
 800a334:	469e      	mov	lr, r3
 800a336:	4770      	bx	lr

0800a338 <_fini>:
 800a338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a33a:	bf00      	nop
 800a33c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a33e:	bc08      	pop	{r3}
 800a340:	469e      	mov	lr, r3
 800a342:	4770      	bx	lr
