version 3








0




CLOCK_LIST_BEGIN
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
/test_ctrl/write_pc
/test_ctrl/iord
/test_ctrl/write_mem
/test_ctrl/write_dr
/test_ctrl/write_ir
/test_ctrl/memtoreg
/test_ctrl/regdst
/test_ctrl/pcsource
/test_ctrl/write_c
/test_ctrl/alu_ctrl
/test_ctrl/alu_srcA
/test_ctrl/alu_srcB
/test_ctrl/write_a
/test_ctrl/write_b
/test_ctrl/write_reg
/test_ctrl/state
/test_ctrl/insn_type
/test_ctrl/insn_code
/test_ctrl/insn_stage
/test_ctrl/clk
/test_ctrl/rst
/test_ctrl/ir_data
/test_ctrl/zero
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
DIVIDERS_END
SIGPROPS_BEGIN
/test_ctrl/write_pc
2
0
/test_ctrl/iord
2
0
/test_ctrl/write_mem
2
0
/test_ctrl/write_dr
2
0
/test_ctrl/write_ir
2
0
/test_ctrl/memtoreg
2
0
/test_ctrl/regdst
2
0
/test_ctrl/pcsource
2
0
/test_ctrl/write_c
2
0
/test_ctrl/alu_ctrl
2
0
/test_ctrl/alu_srcA
2
0
/test_ctrl/alu_srcB
2
0
/test_ctrl/write_a
2
0
/test_ctrl/write_b
2
0
/test_ctrl/write_reg
2
0
/test_ctrl/state
1
0
/test_ctrl/insn_type
2
0
/test_ctrl/insn_code
2
0
/test_ctrl/insn_stage
2
0
/test_ctrl/clk
2
0
/test_ctrl/rst
2
0
/test_ctrl/ir_data
2
0
/test_ctrl/zero
2
0
SIGPROPS_END
GROUPS_HIER_BEGIN
GROUPS_HIER_END
GROUPS_CHILDREN_BEGIN
GROUPS_CHILDREN_END
