Running: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Xilinx/BLDC_Controller/pid_sim_isim_beh.exe -prj C:/Xilinx/BLDC_Controller/pid_sim_beh.prj work.pid_sim work.glbl 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Xilinx/BLDC_Controller/PID.v" into library work
Analyzing Verilog file "C:/Xilinx/BLDC_Controller/pid_sim.v" into library work
Analyzing Verilog file "C:/Xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing VHDL file "C:/Xilinx/BLDC_Controller/Akash_Driver_v1.vhf" into library work
Parsing VHDL file "C:/Xilinx/BLDC_Controller/Comparator.vhf" into library work
Parsing VHDL file "C:/Xilinx/BLDC_Controller/DEADTIME.vhf" into library work
Parsing VHDL file "C:/Xilinx/BLDC_Controller/DEAD_TIME.vhf" into library work
Parsing VHDL file "C:/Xilinx/BLDC_Controller/MAIN.vhf" into library work
Parsing VHDL file "C:/Xilinx/BLDC_Controller/PWM.vhf" into library work
Parsing VHDL file "C:/Xilinx/BLDC_Controller/PWM_NB_2.vhf" into library work
Parsing VHDL file "C:/Xilinx/BLDC_Controller/PWM_V2.vhf" into library work
Parsing VHDL file "C:/Xilinx/BLDC_Controller/PWM_VNB.vhf" into library work
Parsing VHDL file "C:/Xilinx/BLDC_Controller/main_sub.vhf" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Xilinx/BLDC_Controller/pid_sim.v" Line 39: Size mismatch in connection of port <current_vel>. Formal port size is 9-bit while actual signal size is 8-bit.
Completed static elaboration
Compiling module pid_controller
Compiling module pid_sim
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable C:/Xilinx/BLDC_Controller/pid_sim_isim_beh.exe
Fuse Memory Usage: 45160 KB
Fuse CPU Usage: 843 ms
