Assembler report for MasterVerilog
<<<<<<< HEAD
Fri Nov 07 22:35:26 2014
=======
Sun Nov 09 15:31:20 2014
>>>>>>> origin/master
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Generated Files
<<<<<<< HEAD
  5. Assembler Device Options: C:/Users/Patrick/Documents/GitHub/CSC317-Project-1/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.sof
  6. Assembler Device Options: C:/Users/Patrick/Documents/GitHub/CSC317-Project-1/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.pof
=======
  5. Assembler Device Options: C:/Users/DIGITLAB5/Desktop/CSC317-FinalVersion wo_RAM/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.sof
  6. Assembler Device Options: C:/Users/DIGITLAB5/Desktop/CSC317-FinalVersion wo_RAM/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.pof
>>>>>>> origin/master
  7. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
<<<<<<< HEAD
; Assembler Status      ; Successful - Fri Nov 07 22:35:26 2014 ;
=======
; Assembler Status      ; Successful - Sun Nov 09 15:31:20 2014 ;
>>>>>>> origin/master
; Revision Name         ; MasterVerilog                         ;
; Top-level Entity Name ; MasterVerilog                         ;
; Family                ; Cyclone II                            ;
; Device                ; EP2C35F672C6                          ;
+-----------------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Assembler Settings                                                                                     ;
+-----------------------------------------------------------------------------+----------+---------------+
; Option                                                                      ; Setting  ; Default Value ;
+-----------------------------------------------------------------------------+----------+---------------+
; Auto user code                                                              ; Off      ; On            ;
; Use smart compilation                                                       ; Off      ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation  ; On       ; On            ;
; Enable compact report table                                                 ; Off      ; Off           ;
; Generate compressed bitstreams                                              ; On       ; On            ;
; Compression mode                                                            ; Off      ; Off           ;
; Clock source for configuration device                                       ; Internal ; Internal      ;
; Clock frequency of the configuration device                                 ; 10 MHZ   ; 10 MHz        ;
; Divide clock frequency by                                                   ; 1        ; 1             ;
; Use configuration device                                                    ; On       ; On            ;
; Configuration device                                                        ; Auto     ; Auto          ;
; Configuration device auto user code                                         ; Off      ; Off           ;
; Generate Tabular Text File (.ttf) For Target Device                         ; Off      ; Off           ;
; Generate Raw Binary File (.rbf) For Target Device                           ; Off      ; Off           ;
; Generate Hexadecimal (Intel-Format) Output File (.hexout) for Target Device ; Off      ; Off           ;
; Hexadecimal Output File start address                                       ; 0        ; 0             ;
; Hexadecimal Output File count direction                                     ; Up       ; Up            ;
; Release clears before tri-states                                            ; Off      ; Off           ;
; Auto-restart configuration after error                                      ; On       ; On            ;
; Maintain Compatibility with All Cyclone II M4K Versions                     ; On       ; On            ;
; Generate Serial Vector Format File (.svf) for Target Device                 ; Off      ; Off           ;
; Generate a JEDEC STAPL Format File (.jam) for Target Device                 ; Off      ; Off           ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; Off      ; Off           ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; On       ; On            ;
+-----------------------------------------------------------------------------+----------+---------------+


<<<<<<< HEAD
+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assembler Generated Files                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------+
; File Name                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------+
; C:/Users/Patrick/Documents/GitHub/CSC317-Project-1/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.sof ;
; C:/Users/Patrick/Documents/GitHub/CSC317-Project-1/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.pof ;
+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assembler Device Options: C:/Users/Patrick/Documents/GitHub/CSC317-Project-1/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.sof ;
+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Option         ; Setting                                                                                                                                              ;
+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Device         ; EP2C35F672C6                                                                                                                                         ;
; JTAG usercode  ; 0xFFFFFFFF                                                                                                                                           ;
; Checksum       ; 0x005434A1                                                                                                                                           ;
+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assembler Device Options: C:/Users/Patrick/Documents/GitHub/CSC317-Project-1/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.pof ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Option             ; Setting                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Device             ; EPCS16                                                                                                                                           ;
; JTAG usercode      ; 0x00000000                                                                                                                                       ;
; Checksum           ; 0x1C3509D9                                                                                                                                       ;
; Compression Ratio  ; 3                                                                                                                                                ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
=======
+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assembler Generated Files                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------+
; File Name                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------+
; C:/Users/DIGITLAB5/Desktop/CSC317-FinalVersion wo_RAM/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.sof ;
; C:/Users/DIGITLAB5/Desktop/CSC317-FinalVersion wo_RAM/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.pof ;
+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assembler Device Options: C:/Users/DIGITLAB5/Desktop/CSC317-FinalVersion wo_RAM/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.sof ;
+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Option         ; Setting                                                                                                                                                 ;
+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Device         ; EP2C35F672C6                                                                                                                                            ;
; JTAG usercode  ; 0xFFFFFFFF                                                                                                                                              ;
; Checksum       ; 0x004CE71E                                                                                                                                              ;
+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assembler Device Options: C:/Users/DIGITLAB5/Desktop/CSC317-FinalVersion wo_RAM/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.pof ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Option             ; Setting                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Device             ; EPCS16                                                                                                                                              ;
; JTAG usercode      ; 0x00000000                                                                                                                                          ;
; Checksum           ; 0x1C41B831                                                                                                                                          ;
; Compression Ratio  ; 3                                                                                                                                                   ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
>>>>>>> origin/master


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Assembler
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
<<<<<<< HEAD
    Info: Processing started: Fri Nov 07 22:35:24 2014
=======
    Info: Processing started: Sun Nov 09 15:31:18 2014
>>>>>>> origin/master
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off MasterVerilog_FPGA -c MasterVerilog
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings
<<<<<<< HEAD
    Info: Peak virtual memory: 438 megabytes
    Info: Processing ended: Fri Nov 07 22:35:26 2014
=======
    Info: Peak virtual memory: 418 megabytes
    Info: Processing ended: Sun Nov 09 15:31:20 2014
>>>>>>> origin/master
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


