INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_cdc_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module xpm_cdc_handshake
INFO: [VRFC 10-311] analyzing module xpm_cdc_pulse
INFO: [VRFC 10-311] analyzing module xpm_cdc_array_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module xpm_cdc_async_rst
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Repositories/FPGA/Xilinx/Vivado/LED Driver/LED Driver.srcs/sources_1/new/LedDriver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LedDriver
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Repositories/FPGA/Xilinx/Vivado/LED Driver/LED Driver.srcs/sim_1/new/LedDriver_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LedDriver_tb
INFO: [VRFC 10-2458] undeclared symbol rd_addr, assumed default net type wire [D:/Repositories/FPGA/Xilinx/Vivado/LED Driver/LED Driver.srcs/sim_1/new/LedDriver_tb.v:35]
INFO: [VRFC 10-2458] undeclared symbol A, assumed default net type wire [D:/Repositories/FPGA/Xilinx/Vivado/LED Driver/LED Driver.srcs/sim_1/new/LedDriver_tb.v:39]
INFO: [VRFC 10-2458] undeclared symbol RED, assumed default net type wire [D:/Repositories/FPGA/Xilinx/Vivado/LED Driver/LED Driver.srcs/sim_1/new/LedDriver_tb.v:40]
INFO: [VRFC 10-2458] undeclared symbol GREEN, assumed default net type wire [D:/Repositories/FPGA/Xilinx/Vivado/LED Driver/LED Driver.srcs/sim_1/new/LedDriver_tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol BLUE, assumed default net type wire [D:/Repositories/FPGA/Xilinx/Vivado/LED Driver/LED Driver.srcs/sim_1/new/LedDriver_tb.v:42]
INFO: [VRFC 10-2458] undeclared symbol LE, assumed default net type wire [D:/Repositories/FPGA/Xilinx/Vivado/LED Driver/LED Driver.srcs/sim_1/new/LedDriver_tb.v:43]
INFO: [VRFC 10-2458] undeclared symbol OE_N, assumed default net type wire [D:/Repositories/FPGA/Xilinx/Vivado/LED Driver/LED Driver.srcs/sim_1/new/LedDriver_tb.v:44]
INFO: [VRFC 10-2458] undeclared symbol CLK, assumed default net type wire [D:/Repositories/FPGA/Xilinx/Vivado/LED Driver/LED Driver.srcs/sim_1/new/LedDriver_tb.v:45]
INFO: [VRFC 10-2458] undeclared symbol v_sync, assumed default net type wire [D:/Repositories/FPGA/Xilinx/Vivado/LED Driver/LED Driver.srcs/sim_1/new/LedDriver_tb.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Repositories/FPGA/Xilinx/Vivado/LED Driver/LED Driver.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
