{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575138706744 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575138706754 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 30 15:31:46 2019 " "Processing started: Sat Nov 30 15:31:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575138706754 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1575138706754 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pControle -c pControle " "Command: quartus_sta pControle -c pControle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1575138706754 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1575138706944 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1575138707304 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1575138707304 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575138707394 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575138707394 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "The Timing Analyzer is analyzing 18 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1575138708014 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pControle.sdc " "Synopsys Design Constraints File file not found: 'pControle.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1575138708054 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1575138708054 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575138708054 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state\[0\] state\[0\] " "create_clock -period 1.000 -name state\[0\] state\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575138708054 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state\[1\] state\[1\] " "create_clock -period 1.000 -name state\[1\] state\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575138708054 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575138708054 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ld_A~13  from: dataa  to: combout " "Cell: ld_A~13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575138708064 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ld_A~6  from: datab  to: combout " "Cell: ld_A~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575138708064 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ld_A~7  from: datab  to: combout " "Cell: ld_A~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575138708064 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ld_B~5  from: dataa  to: combout " "Cell: ld_B~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575138708064 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r_mux~2  from: datab  to: combout " "Cell: r_mux~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575138708064 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: slt_reg\[2\]~11  from: dataa  to: combout " "Cell: slt_reg\[2\]~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575138708064 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: slt_reg\[2\]~11  from: datad  to: combout " "Cell: slt_reg\[2\]~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575138708064 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: slt_reg\[2\]~12  from: dataa  to: combout " "Cell: slt_reg\[2\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575138708064 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: wr~2  from: datab  to: combout " "Cell: wr~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575138708064 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1575138708064 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1575138708064 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575138708064 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1575138708064 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1575138708074 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1575138708114 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1575138708114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.392 " "Worst-case setup slack is -6.392" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138708124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138708124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.392             -61.434 state\[0\]  " "   -6.392             -61.434 state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138708124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.730             -59.028 state\[1\]  " "   -5.730             -59.028 state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138708124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.742             -18.886 clk  " "   -4.742             -18.886 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138708124 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575138708124 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.187 " "Worst-case hold slack is -0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138708134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138708134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.187              -0.187 state\[0\]  " "   -0.187              -0.187 state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138708134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.027              -0.027 state\[1\]  " "   -0.027              -0.027 state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138708134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.607               0.000 clk  " "    0.607               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138708134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575138708134 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.806 " "Worst-case recovery slack is -5.806" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138708154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138708154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.806             -73.101 state\[0\]  " "   -5.806             -73.101 state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138708154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.373             -74.108 state\[1\]  " "   -5.373             -74.108 state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138708154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575138708154 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.090 " "Worst-case removal slack is -0.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138708164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138708164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090              -0.154 state\[0\]  " "   -0.090              -0.154 state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138708164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 state\[1\]  " "    0.138               0.000 state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138708164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575138708164 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138708164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138708164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -9.425 clk  " "   -3.000              -9.425 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138708164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.089              -9.025 state\[0\]  " "   -1.089              -9.025 state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138708164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.522              -4.168 state\[1\]  " "   -0.522              -4.168 state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138708164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575138708164 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1575138708374 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1575138708404 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1575138708804 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ld_A~13  from: dataa  to: combout " "Cell: ld_A~13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575138708884 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ld_A~6  from: datab  to: combout " "Cell: ld_A~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575138708884 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ld_A~7  from: datab  to: combout " "Cell: ld_A~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575138708884 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ld_B~5  from: dataa  to: combout " "Cell: ld_B~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575138708884 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r_mux~2  from: datab  to: combout " "Cell: r_mux~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575138708884 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: slt_reg\[2\]~11  from: dataa  to: combout " "Cell: slt_reg\[2\]~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575138708884 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: slt_reg\[2\]~11  from: datad  to: combout " "Cell: slt_reg\[2\]~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575138708884 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: slt_reg\[2\]~12  from: dataa  to: combout " "Cell: slt_reg\[2\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575138708884 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: wr~2  from: datab  to: combout " "Cell: wr~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575138708884 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1575138708884 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575138708884 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1575138708914 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1575138708914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.027 " "Worst-case setup slack is -6.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138708924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138708924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.027             -57.168 state\[0\]  " "   -6.027             -57.168 state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138708924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.474             -55.454 state\[1\]  " "   -5.474             -55.454 state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138708924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.411             -17.312 clk  " "   -4.411             -17.312 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138708924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575138708924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.193 " "Worst-case hold slack is -0.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138708944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138708944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.193              -0.193 state\[0\]  " "   -0.193              -0.193 state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138708944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.003              -0.003 state\[1\]  " "   -0.003              -0.003 state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138708944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.477               0.000 clk  " "    0.477               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138708944 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575138708944 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.458 " "Worst-case recovery slack is -5.458" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138708964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138708964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.458             -67.908 state\[0\]  " "   -5.458             -67.908 state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138708964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.143             -69.358 state\[1\]  " "   -5.143             -69.358 state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138708964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575138708964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.071 " "Worst-case removal slack is -0.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138708984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138708984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.071              -0.106 state\[0\]  " "   -0.071              -0.106 state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138708984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.039               0.000 state\[1\]  " "    0.039               0.000 state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138708984 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575138708984 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138708994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138708994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -9.425 clk  " "   -3.000              -9.425 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138708994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.933              -7.714 state\[0\]  " "   -0.933              -7.714 state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138708994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.453              -3.346 state\[1\]  " "   -0.453              -3.346 state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138708994 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575138708994 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1575138709244 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ld_A~13  from: dataa  to: combout " "Cell: ld_A~13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575138709344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ld_A~6  from: datab  to: combout " "Cell: ld_A~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575138709344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ld_A~7  from: datab  to: combout " "Cell: ld_A~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575138709344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ld_B~5  from: dataa  to: combout " "Cell: ld_B~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575138709344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r_mux~2  from: datab  to: combout " "Cell: r_mux~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575138709344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: slt_reg\[2\]~11  from: dataa  to: combout " "Cell: slt_reg\[2\]~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575138709344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: slt_reg\[2\]~11  from: datad  to: combout " "Cell: slt_reg\[2\]~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575138709344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: slt_reg\[2\]~12  from: dataa  to: combout " "Cell: slt_reg\[2\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575138709344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: wr~2  from: datab  to: combout " "Cell: wr~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575138709344 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1575138709344 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575138709344 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1575138709354 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1575138709354 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.827 " "Worst-case setup slack is -2.827" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138709364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138709364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.827             -27.224 state\[0\]  " "   -2.827             -27.224 state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138709364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.675             -26.433 state\[1\]  " "   -2.675             -26.433 state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138709364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.881              -7.061 clk  " "   -1.881              -7.061 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138709364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575138709364 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.043 " "Worst-case hold slack is -0.043" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138709384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138709384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.043              -0.043 state\[1\]  " "   -0.043              -0.043 state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138709384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.002               0.000 state\[0\]  " "    0.002               0.000 state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138709384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.123               0.000 clk  " "    0.123               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138709384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575138709384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.609 " "Worst-case recovery slack is -2.609" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138709404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138709404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.609             -31.762 state\[0\]  " "   -2.609             -31.762 state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138709404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.461             -32.744 state\[1\]  " "   -2.461             -32.744 state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138709404 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575138709404 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.075 " "Worst-case removal slack is -0.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138709424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138709424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.075              -0.147 state\[0\]  " "   -0.075              -0.147 state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138709424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.052               0.000 state\[1\]  " "    0.052               0.000 state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138709424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575138709424 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138709444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138709444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.124 clk  " "   -3.000              -8.124 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138709444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.294              -1.510 state\[0\]  " "   -0.294              -1.510 state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138709444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.029              -0.058 state\[1\]  " "   -0.029              -0.058 state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575138709444 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575138709444 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1575138710304 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1575138710304 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "670 " "Peak virtual memory: 670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575138710534 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 30 15:31:50 2019 " "Processing ended: Sat Nov 30 15:31:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575138710534 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575138710534 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575138710534 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1575138710534 ""}
