Classic Timing Analyzer report for RegisterInference
Tue Mar 24 13:47:15 2009
Quartus II Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. tsu
  6. tco
  7. th
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                       ;
+------------------------------+-------+---------------+-------------+---------+---------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From    ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+---------+---------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.275 ns    ; d       ; q2~reg0 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.893 ns    ; q2~reg0 ; q2      ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.709 ns   ; d       ; q1~reg0 ; --         ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;             ;         ;         ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+---------+---------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C4F324C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+---------------------------------------------------------------+
; tsu                                                           ;
+-------+--------------+------------+------+---------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To      ; To Clock ;
+-------+--------------+------------+------+---------+----------+
; N/A   ; None         ; 5.275 ns   ; d    ; q2~reg0 ; clk      ;
; N/A   ; None         ; 3.761 ns   ; d    ; q1~reg0 ; clk      ;
+-------+--------------+------------+------+---------+----------+


+---------------------------------------------------------------+
; tco                                                           ;
+-------+--------------+------------+---------+----+------------+
; Slack ; Required tco ; Actual tco ; From    ; To ; From Clock ;
+-------+--------------+------------+---------+----+------------+
; N/A   ; None         ; 7.893 ns   ; q2~reg0 ; q2 ; clk        ;
; N/A   ; None         ; 7.871 ns   ; q1~reg0 ; q1 ; clk        ;
+-------+--------------+------------+---------+----+------------+


+---------------------------------------------------------------------+
; th                                                                  ;
+---------------+-------------+-----------+------+---------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To      ; To Clock ;
+---------------+-------------+-----------+------+---------+----------+
; N/A           ; None        ; -3.709 ns ; d    ; q1~reg0 ; clk      ;
; N/A           ; None        ; -5.223 ns ; d    ; q2~reg0 ; clk      ;
+---------------+-------------+-----------+------+---------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Mar 24 13:47:15 2009
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RegisterInference -c RegisterInference --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: No valid register-to-register data paths exist for clock "clk"
Info: tsu for register "q2~reg0" (data pin = "d", clock pin = "clk") is 5.275 ns
    Info: + Longest pin to register delay is 8.400 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_P6; Fanout = 2; PIN Node = 'd'
        Info: 2: + IC(6.616 ns) + CELL(0.309 ns) = 8.400 ns; Loc. = LC_X18_Y8_N2; Fanout = 1; REG Node = 'q2~reg0'
        Info: Total cell delay = 1.784 ns ( 21.24 % )
        Info: Total interconnect delay = 6.616 ns ( 78.76 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "clk" to destination register is 3.162 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J3; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.982 ns) + CELL(0.711 ns) = 3.162 ns; Loc. = LC_X18_Y8_N2; Fanout = 1; REG Node = 'q2~reg0'
        Info: Total cell delay = 2.180 ns ( 68.94 % )
        Info: Total interconnect delay = 0.982 ns ( 31.06 % )
Info: tco from clock "clk" to destination pin "q2" through register "q2~reg0" is 7.893 ns
    Info: + Longest clock path from clock "clk" to source register is 3.162 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J3; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.982 ns) + CELL(0.711 ns) = 3.162 ns; Loc. = LC_X18_Y8_N2; Fanout = 1; REG Node = 'q2~reg0'
        Info: Total cell delay = 2.180 ns ( 68.94 % )
        Info: Total interconnect delay = 0.982 ns ( 31.06 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 4.507 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X18_Y8_N2; Fanout = 1; REG Node = 'q2~reg0'
        Info: 2: + IC(2.399 ns) + CELL(2.108 ns) = 4.507 ns; Loc. = PIN_U10; Fanout = 0; PIN Node = 'q2'
        Info: Total cell delay = 2.108 ns ( 46.77 % )
        Info: Total interconnect delay = 2.399 ns ( 53.23 % )
Info: th for register "q1~reg0" (data pin = "d", clock pin = "clk") is -3.709 ns
    Info: + Longest clock path from clock "clk" to destination register is 3.128 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J3; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.948 ns) + CELL(0.711 ns) = 3.128 ns; Loc. = LC_X7_Y1_N2; Fanout = 1; REG Node = 'q1~reg0'
        Info: Total cell delay = 2.180 ns ( 69.69 % )
        Info: Total interconnect delay = 0.948 ns ( 30.31 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 6.852 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_P6; Fanout = 2; PIN Node = 'd'
        Info: 2: + IC(5.068 ns) + CELL(0.309 ns) = 6.852 ns; Loc. = LC_X7_Y1_N2; Fanout = 1; REG Node = 'q1~reg0'
        Info: Total cell delay = 1.784 ns ( 26.04 % )
        Info: Total interconnect delay = 5.068 ns ( 73.96 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 123 megabytes
    Info: Processing ended: Tue Mar 24 13:47:16 2009
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


