[INSTANCE_TO_TOP]
cpu1.clk -> clk
cpu1.reset -> reset
cpu1.debug_data -> cpu_debug_data
cpu1.invalid_port -> invalid_port
nonexistent_inst.fake_port -> invalid_port
cpu2.clk -> clk
cpu2.reset -> reset