module top_module (
    input clk,
    input areset,   // active high asynchronous reset
    input [7:0] d,
    output [7:0] q
);
    always@(posedge clk , posedge areset)begin
        for(int i=0;i<8;i=i+1)begin
            if(areset)
                q<={8{1'b0}};
            else
                q<=d;
        end
    end

endmodule
