date-bp-1 | Address Bus Encoding Techniques for System-Level Power Optimization | http://doi.ieeecomputersociety.org/10.1109/DATE.1998.655959 | description:1997  136 citation ratings:1 author:Luca Benini, Giovanni De Micheli, Enrico Macii, Donatella Sciuto, Cristina Silvano
date-bp-2 | Library Mapping for Memories | http://dx.doi.org/10.1109/EDTC.1997.582372 | description:1997  31 citation ratings:2 author:Pradip K. Jhaj, Nikil D. Dutt
date-bp-3 | Testability of 2-level AND/EXOR circuits | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=date-bp-3 Testability of 2-level AND/EXOR circuits | description:1997  29 citation ratings:3 author:Rolf Drechsler, Harry Hengster, H. Schafer, Joachim Hartmann, Bernd Becker
date-bp-4 | Hardware synthesis from C/C++ models | http://doi.ieeecomputersociety.org/10.1109/DATE.1999.761150 | description:1999  103 citation ratings:1 author:G. D. Michelli
date-bp-5 | Functional Verification Methodology for Microprocessors Using the Genesys Test-Program Generator-Application to the x86 Microprocessors Family | http://doi.ieeecomputersociety.org/10.1109/DATE.1999.761162 | description:1999  56 citation ratings:2 author:Laurent Fournier, Yaron Arbetman, Moshe Levinger
date-bp-6 | Hardware synthesis from C/C++ | http://doi.ieeecomputersociety.org/10.1109/DATE.1999.761152 | description:1999  47 citation ratings:3 author:Abhijit Ghosh, Joachim Kunkel, Stan Y. Liao
date-bp-7 | Symbolic functional vector generation for VHDL specifications | http://doi.ieeecomputersociety.org/10.1109/DATE.1999.761163 | description:1999 best paper 42 citation ratings:5 author:Fabrizio Ferrandi, Franco Fummi, Luca Gerli, Donatella Sciuto
date-bp-8 | A CAD Framework for Generating Self-Checking 1 Multipliers Based on Residue Codes. | http://doi.ieeecomputersociety.org/10.1109/DATE.1999.761107 | description:1999 best paper 29 citation ratings:7 author:Issam Alzaher-Noufal, Michael Nicolaidis
date-bp-9 | Reduced-order modeling of large linear passive multi-terminal circuits using matrix-padé approximation | http://doi.ieeecomputersociety.org/10.1109/DATE.1998.655909 | description:1998 best paper 44 citation ratings:1 author:R. W. Freund, P. Feldmann
date-bp-10 | Methodology and technology for design of communications and multimedia products via system-level ip integration | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=date-bp-10 Methodology and technology for design of communications and multimedia products via system-level ip integration | description:1998  19 citation ratings:2 author:G. Martin, B. Salefski
date-bp-11 | Parallel VHDL simulation | http://doi.ieeecomputersociety.org/10.1109/DATE.1998.655851 | description:1998  16 citation ratings:3 author:Edwin Naroska
date-bp-12 | Measuring the Effectiveness of Various Design Validation Approaches For PowerPC(TM) Microprocessor Arrays. | http://doi.ieeecomputersociety.org/10.1109/DATE.1998.655867 | description:1998 best paper 6 citation ratings:6 author:Li-C. Wang, Magdy S. Abadir, Jing Zeng
date-bp-13 | Improving Compression Ratio, Area Overhead, and Test Application Time for System-on-a-Chip Test Data Compression/Decompression | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=date-bp-13 Improving Compression Ratio, Area Overhead, and Test Application Time for System-on-a-Chip Test Data Compression/Decompression | description:2002  127 citation ratings:1 author:Paul Theo Gonciari, Bashir M. Al-Hashimi, Nicola Nicolici
date-bp-14 | Dynamic VTH Scaling Scheme for Active Leakage Power Reduction | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=date-bp-14 Dynamic VTH Scaling Scheme for Active Leakage Power Reduction | description:2002  109 citation ratings:2 author:Chris H. Kim, Kaushik Roy
date-bp-15 | Energy-Efficient Mapping and Scheduling for DVS Enabled Distributed Embedded Systems | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=date-bp-15 Energy-Efficient Mapping and Scheduling for DVS Enabled Distributed Embedded Systems | description:2002  86 citation ratings:3 author:Marcus T. Schmitz, Bashir M. Al-Hashimi, Petru Eles
date-bp-16 | Reducing Test Application Time Through Test Data Mutation Encoding | http://doi.ieeecomputersociety.org/10.1109/DATE.2002.998303 | description:2002 best paper 73 citation ratings:4 author:S. Reda, A. Orailoglu
date-bp-17 | Using Problem Symmetry in Search Based Satisfiability Algorithms | http://doi.ieeecomputersociety.org/10.1109/DATE.2002.998261 | description:2002 best paper 12 citation ratings:31 author:E. Goldberg, M. Prasad, R. Brayton
date-bp-18 | Analysis of Nonlinearities in RF Front-End Architectures Using a Modified Volterra Series Approach | http://doi.ieeecomputersociety.org/10.1109/DATE.2002.998297 | description:2002 best paper 4 citation ratings:48 author:M. Goffioul, P. Wambacq, G. Vandersteen, S. Donnay
date-bp-19 | Verification of Proofs of Unsatisfiability for CNF Formulas | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=date-bp-19 Verification of Proofs of Unsatisfiability for CNF Formulas | description:2003  88 citation ratings:1 author:Evguenii I. Goldberg, Yakov Novikov
date-bp-20 | Automated Bus Generation for Multiprocessor SoC Design | http://doi.ieeecomputersociety.org/10.1109/DATE.2003.10093 | description:2003  72 citation ratings:2 author:Kyeong Keol Ryu, Vincent J. Mooney III
date-bp-21 | Improving SAT-Based Bounded Model Checking by Means of BDD-Based Approximate Traversals | http://doi.ieeecomputersociety.org/10.1109/DATE.2003.10011 | description:2003  66 citation ratings:3 author:Gianpiero Cabodi, Sergio Nocco, Stefano Quer
date-bp-22 | Cost Reduction and Evaluation of a Temporary Faults Detecting Technique. | http://doi.ieeecomputersociety.org/10.1109/DATE.2000.840845 | description:2000 best paper 160 citation ratings:1 author:Lorena Anghel, Michael Nicolaidis
date-bp-23 | Code selection for media processors with SIMD instructions | http://doi.ieeecomputersociety.org/10.1109/DATE.2000.840007 | description:2000 best paper 76 citation ratings:2 author:Rainer Leupers
date-bp-24 | Transformational placement and synthesis | http://doi.ieeecomputersociety.org/10.1109/DATE.2000.840038 | description:2000  54 citation ratings:3 author:Wilm E. Donath, Prabhakar Kudva, Leon Stok, Lakshmi Reddy, Andrew Sullivan, Kanad Chakraborty, Paul Villarrubia
date-bp-25 | Techniques for reducing read latency of core bus wrappers | http://doi.ieeecomputersociety.org/10.1109/DATE.2000.840021 | description:2000 best paper 17 citation ratings:13 author:Roman L. Lysecky, Frank Vahid, Tony D. Givargis
date-bp-26 | A decade of reconfigurable computing: a visionary retrospective | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=date-bp-26 A decade of reconfigurable computing: a visionary retrospective | description:2001  596 citation ratings:1 author:Reiner W. Hartenstein
date-bp-27 | Optimal FPGA module placement with temporal precedence constraints | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=date-bp-27 Optimal FPGA module placement with temporal precedence constraints | description:2001  115 citation ratings:2 author:Sándor P. Fekete, Ekkehard Köhler, Jürgen Teich
date-bp-28 | Design methodology for PicoRadio networks | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=date-bp-28 Design methodology for PicoRadio networks | description:2001  72 citation ratings:3 author:Julio Leao da Silva Jr., J. Shamberger, M. Josie Ammer, C. Guo, Suet-Fei Li, Rahul C. Shah, Tim Tuan, Michael Sheets, Jan M. Rabaey, Borivoje Nikolic, Alberto L. Sangiovanni-Vincentelli, Paul K. Wright
date-bp-29 | SystemCSV - an extension of SystemC for mixed multi-level communication modeling and interface-based system design | http://doi.acm.org/10.1145/367072.367080 | description:2001 best paper 38 citation ratings:8 author:R. Siegmund, D. Müller
date-bp-30 | Probabilistic application modeling for system-level perfromance analysis | http://doi.acm.org/10.1145/367072.367822 | description:2001 best paper 28 citation ratings:10 author:R. Marculescu, A. Nandi
date-bp-31 | Efficient test data compression and decompression for system-on-a-chip using internal scan chains and Golomb coding | http://doi.acm.org/10.1145/367072.367125 | description:2001 best paper 28 citation ratings:11 author:A. Chandra, K. Chakrabarty
date-bp-32 | Application specific NoC design | http://doi.acm.org/10.1145/1131614 | description:2006  78 citation ratings:1 author:Luca Benini
date-bp-33 | Distance-guided hybrid verification with GUIDO | http://doi.ieeecomputersociety.org/10.1109/HLDVT.2006.319979 | description:2006  36 citation ratings:2 author:Smitha Shyam, Valeria Bertacco
date-bp-34 | Communication architecture optimization: making the shortest path shorter in regular networks-on-chip | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=date-bp-34 Communication architecture optimization: making the shortest path shorter in regular networks-on-chip | description:2006  30 citation ratings:3 author:Ümit Y. Ogras, Radu Marculescu, Hyung Gyu Lee, Naehyuck Chang
date-bp-35 | Statistical blockade: a novel method for very fast Monte Carlo simulation of rare circuit events, and its application | http://doi.acm.org/10.1145/1266366.1266667 | description:2007 best paper 65 citation ratings:1 author:Amith Singhee, Rob A. Rutenbar
date-bp-36 | Compositional specification of behavioral semantics | http://doi.acm.org/10.1145/1266366.1266562 | description:2007 best paper 30 citation ratings:2 author:Kai Chen, Janos Sztipanovits, Sandeep Neema
date-bp-37 | Computing synchronizer failure probabilities | http://doi.acm.org/10.1145/1266366.1266663 | description:2007  24 citation ratings:3 author:Suwen Yang, Mark R. Greenstreet
date-bp-38 | Poor Man's TBR: A Simple Model Reduction Scheme | http://doi.ieeecomputersociety.org/10.1109/DATE.2004.1269012 | description:2004  104 citation ratings:1 author:Joel R. Phillips, Luis Miguel Silveira
date-bp-39 | Effective Software-Based Self-Test Strategies for On-Line Periodic Testing of Embedded Processors | http://doi.ieeecomputersociety.org/10.1109/DATE.2004.1268907 | description:2004  69 citation ratings:2 author:Antonis M. Paschalis, Dimitris Gizopoulos
date-bp-40 | Synthesis of Reversible Logic | http://doi.ieeecomputersociety.org/10.1109/DATE.2004.1269099 | description:2004  66 citation ratings:3 author:Abhinav Agrawal, Niraj K. Jha
date-bp-41 | Accurate Reliability Evaluation and Enhancement via Probabilistic Transfer Matrices | http://doi.ieeecomputersociety.org/10.1109/DATE.2005.47 | description:2005 best paper 158 citation ratings:1 author:Smita Krishnaswamy, George F. Viamontes, Igor L. Markov, John P. Hayes
date-bp-42 | ast pipes Lite: A Synthesis Oriented Design Library For Networks on Chips. | http://doi.ieeecomputersociety.org/10.1109/DATE.2005.1 | description:2005  113 citation ratings:2 author:Stergios Stergiou, Federico Angiolini, Salvatore Carta, Luigi Raffo, Davide Bertozzi, Giovanni De Micheli
date-bp-43 | An Application-Specific Design Methodology for STbus Crossbar Generation | http://doi.ieeecomputersociety.org/10.1109/DATE.2005.50 | description:2005 best paper 69 citation ratings:3 author:Srinivasan Murali, Giovanni De Micheli
date-bp-44 | Design Optimization of Time-and Cost-Constrained Fault-Tolerant Distributed Embedded Systems | http://doi.ieeecomputersociety.org/10.1109/DATE.2005.116 | description:2005 best paper 100 citation ratings:4 author:Viacheslav Izosimov, Paul Pop, Petru Eles, Zebo Peng
date-bp-45 | Systematic Transaction Level Modeling of Embedded Systems with SystemC | http://doi.ieeecomputersociety.org/10.1109/DATE.2005.293 | description:2005 best paper 23 citation ratings:11 author:Wolfgang Klingauf
date-bp-46 | Panel: Future SoC verification methodology: UVM evolution or revolution? | http://dx.doi.org/10.7873/DATE2014.385 | description:2014   ratings:1 author:Rolf Drechsler, Christophe Chevallaz, Franco Fummi, Alan J. Hu, Ronny Morad, Frank Schirrmeister, Alex Goryachev
date-bp-47 | Panel: The world is going... analog & mixed-signal! What about EDA? | http://dx.doi.org/10.7873/DATE2014.050 | description:2014   ratings:2 author:Marco Casale-Rossi, Pietro Palella, Mario Anton, Ori Galzur, Robert Hum, Rainer Kress, Paul Lo
date-bp-48 | Panel: Emerging vs. established technologies, a two sphinxes' riddle at the crossroads? | http://dx.doi.org/10.7873/DATE2014.016 | description:2014   ratings:3 author:Marco Casale-Rossi, Giovanni De Micheli, Rob Aitken, Antun Domic, Manfred Horstmann, Robert Hum, Philippe Magarshack
date-bp-49 | CASP: Concurrent Autonomous Chip Self-Test Using Stored Test Patterns | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=date-bp-49 CASP: Concurrent Autonomous Chip Self-Test Using Stored Test Patterns | description:2008  79 citation ratings:1 author:Yanjing Li, Samy Makar, Subhasish Mitra
date-bp-50 | Towards Trojan-Free Trusted ICs: Problem Analysis and Detection Scheme | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=date-bp-50 Towards Trojan-Free Trusted ICs: Problem Analysis and Detection Scheme | description:2008  78 citation ratings:2 author:Francis G. Wolff, Christos A. Papachristou, Swarup Bhunia, Rajat Subhra Chakraborty
date-bp-51 | Temperature-Aware Scheduling and Assignment for Hard Real-Time Applications on MPSoCs | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=date-bp-51 Temperature-Aware Scheduling and Assignment for Hard Real-Time Applications on MPSoCs | description:2008  77 citation ratings:3 author:Thidapat Chantem, Robert P. Dick, Xiaobo Sharon Hu
date-bp-52 | Run-time system for an extensible embedded processor with dynamic instruction set | http://dx.doi.org/10.1109/DATE.2008.4484769 | description:2008 best paper 18 citation ratings:64 author:Lars Bauer, Muhammad Shafique, Stephanie Kreutz, Jörg Henkel
date-bp-53 | Power balanced gates insensitive to routing capacitance mismatch | http://dx.doi.org/10.1109/DATE.2008.4484855 | description:2008 best paper 10 citation ratings:115 author:Konrad J. Kulikowski, Vyas Venkataraman, Zhen Wang, Alexander Taubin
date-bp-54 | Retargetable code optimization for predicated execution | http://dx.doi.org/10.1109/DATE.2008.4484885 | description:2008 best paper 4 citation ratings:191 author:M. Hohenauer, F. Engel, R. Leupers, G. Ascheid, H. Meyr, Gerrit Bette, Balpreet Singh
date-bp-55 | Analysis and optimization of the recessed probe launch for high frequency measurements of PCB interconnects | http://dx.doi.org/10.1109/DATE.2008.4484891 | description:2008 best paper 6 citation ratings:192 author:Renato Rimolo-Donadio, Christian Schuster, Xiaoxiong Gu, Young H. Kwark, Mark B. Ritter
date-bp-56 | GCS: High-performance gate-level simulation with GPGPUs | http://ieeexplore.ieee.org/xpls/abs_all.jsp?isnumber=5090609&arnumber=5090871&count=326&index=257 | description:2009  32 citation ratings:1 author:Debapriya Chatterjee, Andrew Deorio, Valeria Bertacco
date-bp-57 | KAST: K-associative sector translation for NAND flash memory in real-time systems | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=date-bp-57 KAST: K-associative sector translation for NAND flash memory in real-time systems | description:2009  31 citation ratings:2 author:Hyun-jin Cho, Dongkun Shin, Young Ik Eom
date-bp-58 | Automatically mapping applications to a self-reconfiguring platform | http://ieeexplore.ieee.org/xpls/abs_all.jsp?isnumber=5090609&arnumber=5090804&count=326&index=190 | description:2009  29 citation ratings:3 author:Karel Bruneel, Fatma Abouelella, Dirk Stroobandt
date-bp-59 | Analysis and optimization of NBTI induced clock skew in gated clock trees | http://ieeexplore.ieee.org/xpls/abs_all.jsp?isnumber=5090609&arnumber=5090675&count=326&index=61 | description:2009 best paper 17 citation ratings:13 author:Ashutosh Chakraborty, Gokul Ganesan, Anand Rajaram, David Z. Pan
date-bp-60 | On linewidth-based yield analysis for nanometer lithography | http://ieeexplore.ieee.org/xpls/abs_all.jsp?isnumber=5090609&arnumber=5090693&count=326&index=79 | description:2009 best paper 4 citation ratings:20 author:Aswin Sreedhar, Sandip Kundu
date-bp-61 | Gate sizing for large cell-based designs | http://ieeexplore.ieee.org/xpls/abs_all.jsp?isnumber=5090609&arnumber=5090777&count=326&index=163 | description:2009 best paper 3 citation ratings:21 author:Stephan Held
date-bp-62 | Design implications of memristor-based RRAM cross-point structures. | http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5763125 | description:2011  57 citation ratings:1 author:Cong Xu, Xiangyu Dong, Norman P. Jouppi, Yuan Xie
date-bp-63 | A distributed and self-calibrating model-predictive controller for energy and thermal management of high-performance multicores. | http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5763141 | description:2011  18 citation ratings:2 author:Andrea Bartolini, Matteo Cacciari, Andrea Tilli, Luca Benini
date-bp-64 | Towards energy efficient hybrid on-chip Scratch Pad Memory with non-volatile memory. | http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5763127 | description:2011  16 citation ratings:3 author:Jingtong Hu, Chun Jason Xue, Qingfeng Zhuge, Wei-Che Tseng, Edwin Hsing-Mean Sha
date-bp-65 | Scalable stochastic processors | http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5457181 | description:2010  89 citation ratings:1 author:Sriram Narayanan, John Sartori, Rakesh Kumar, Douglas L. Jones
date-bp-66 | A resilience roadmap | http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5456958 | description:2010  34 citation ratings:2 author:Sani R. Nassif, Nikil Mehta, Yu Cao
date-bp-67 | Verifying UML/OCL models using Boolean satisfiability | http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5457017 | description:2010  28 citation ratings:3 author:Mathias Soeken, Robert Wille, Mirco Kuhlmann, Martin Gogolla, Rolf Drechsler
date-bp-68 | Properties of and improvements to time-domain dynamic thermal analysis algorithms | http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5456984 | description:2010 best paper 5 citation ratings:12 author:Xi Chen, Robert P. Dick, Li Shang
date-bp-69 | NUMANA: a hybrid <u>num</u>erical and <u>ana</u>lytical thermal simulator for 3-D ICs. | http://dl.acm.org/citation.cfm?id=2485617 | description:2013   ratings:1 author:Yu-Min Lee, Tsung-Heng Wu, Pei-Yu Huang, Chi-Ping Yang
date-bp-70 | Design, Automation and Test in Europe, DATE 13, Grenoble, France, March 18-22, 2013 | http://dl.acm.org/citation.cfm?id=2485288 | description:2013   ratings:2 author:
date-bp-71 | Compositional system-level design exploration with planning of high-level synthesis | http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=6176550 | description:2012 best paper 10 citation ratings:1 author:Hung-Yi Liu, Michele Petracca, Luca P. Carloni
date-bp-72 | Challenges and emerging solutions in testing TSV-based 2 1 over 2D- and 3D-stacked ICs. | http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=6176689 | description:2012  1 citation ratings:2 author:Erik Jan Marinissen
date-bp-73 | Pathways to servers of the future. | http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=6176577 | description:2012   ratings:3 author:Gerhard Fettweis, Wolfgang E. Nagel, Wolfgang Lehner
