Using ABC speed script.
Extracting clock period from SDC file: ./results/ihp-sg13g2/asqrt_top/base/clock_period.txt
Setting clock period to 5000
1. Executing Liberty frontend: ./objects/ihp-sg13g2/asqrt_top/base/lib/sg13g2_stdcell_typ_1p20V_25C.lib
2. Executing Liberty frontend: ./objects/ihp-sg13g2/asqrt_top/base/lib/sg13g2_stdcell_typ_1p20V_25C.lib
3. Executing Verilog-2005 frontend: rtl/asqrt_iu.v
4. Executing Verilog-2005 frontend: rtl/asqrt_pipe.v
5. Executing Verilog-2005 frontend: rtl/asqrt_top.v
6. Executing Verilog-2005 frontend: /work/ece260c-lab1-starter/section3/orfs_lab1/flow/platforms/ihp-sg13g2/cells_clkgate.v
7. Executing AST frontend in derive mode using pre-parsed AST for module `\asqrt_top'.
8. Executing AST frontend in derive mode using pre-parsed AST for module `\asqrt_top'.
9. Executing AST frontend in derive mode using pre-parsed AST for module `\asqrt_top'.
10. Executing HIERARCHY pass (managing design hierarchy).
11. Executing AST frontend in derive mode using pre-parsed AST for module `\asqrt_top'.
11.1. Analyzing design hierarchy..
11.2. Executing AST frontend in derive mode using pre-parsed AST for module `\asqrt_pipe'.
11.3. Analyzing design hierarchy..
11.4. Executing AST frontend in derive mode using pre-parsed AST for module `\asqrt_iu'.
11.5. Analyzing design hierarchy..
11.6. Analyzing design hierarchy..
12. Executing OPT_CLEAN pass (remove unused cells and wires).
Warning: Ignoring module asqrt_iu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$96c717c3b99faefa6efa315f13272489f0d077d0\asqrt_pipe because it contains processes (run 'proc' command first).
13. Executing RTLIL backend.
Warnings: 2 unique messages, 2 total
End of script. Logfile hash: fdbb19df30, CPU: user 0.10s system 0.02s, MEM: 17.25 MB peak
Yosys 0.51+85 (git sha1 d3aec12fe, clang++ 18.1.8 -fPIC -O3)
Time spent: 62% 4x read_liberty (0 sec), 21% 1x hierarchy (0 sec), ...
Elapsed time: 0:00.31[h:]min:sec. CPU time: user 0.21 sys 0.03 (80%). Peak memory: 18816KB.
