# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../../../../../Downloads/task1/src/sev_seg_decoder.sv" \
"../../../../project_1.srcs/sim_1/new/tb_seven_seg_decoder.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
