$date
2023-08-08T15:38+0000
$end
$version
0.2
$end
$comment

$end
$timescale 1ns  $end
$scope module V_Csr $end
 $var wire 32 ! vlReg $end
 $var wire 32 " io_vl_writeback $end
 $var wire 32 # io_vl_out $end
 $var wire 11 $ io_Vtype_inst $end
 $var wire 1 % clock $end
 $var wire 1 & reset $end
$upscope $end
$enddefinitions $end
$dumpvars
0%
b00000000000000000000000000000000 #
b00000000000 $
0&
b00000000000000000000000000000000 !
b00000000000000000000000000000000 "
$end
#0
1&
#1
1%
#6
0%
0&
b00001010111 $
#11
1%
#16
0%
#21
1%
#26
0%
#31
1%
#36
0%
#41
1%
#46
0%
#51
1%
#56
0%
b00000000000 $
#61
1%
#66
0%
