ARM 2+2W0006
"DMBdWW Wse PodWR DpAddrdW Wse"
Cycle=Wse PodWR DpAddrdW Wse DMBdWW
Relax=[Wse,DMBdWW,Wse]
Safe=PodWR DpAddrdW
Prefetch=0:x=F,0:y=W,1:y=F,1:x=W
Com=Ws Ws
Orig=DMBdWW Wse PodWR DpAddrdW Wse
{
%x0=x; %y0=y;
%y1=y; %z1=z; %x1=x;
}
 P0           | P1              ;
 MOV R0,#2    | MOV R0,#2       ;
 STR R0,[%x0] | STR R0,[%y1]    ;
 DMB          | LDR R1,[%z1]    ;
 MOV R1,#1    | EOR R2,R1,R1    ;
 STR R1,[%y0] | MOV R3,#1       ;
              | STR R3,[R2,%x1] ;
exists
(x=2 /\ y=2)
