 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 10
Design : UART
Version: K-2015.06
Date   : Sat Aug 13 16:29:19 2022
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/QN (DFFRX4M)
                                                          0.59       0.59 r
  U0_UART_RX/U0_edge_bit_counter/U37/Y (AOI211X2M)        0.29       0.88 f
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/D (DFFRX4M)
                                                          0.00       0.88 f
  data arrival time                                                  0.88

  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/CK (DFFRX4M)
                                                          0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/QN (DFFRX4M)
                                                          0.71       0.71 r
  U0_UART_RX/U0_edge_bit_counter/U32/Y (OAI32X2M)         0.26       0.97 f
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/D (DFFRX4M)
                                                          0.00       0.97 f
  data arrival time                                                  0.97

  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (DFFRX4M)
                                                          0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/QN (DFFRX4M)
                                                          0.59       0.59 r
  U0_UART_RX/U0_edge_bit_counter/U33/Y (OAI2BB2X1M)       0.39       0.98 f
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/D (DFFRX4M)
                                                          0.00       0.98 f
  data arrival time                                                  0.98

  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/CK (DFFRX4M)
                                                          0.00       0.05 r
  library hold time                                      -0.06      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (DFFRX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/QN (DFFRX2M)
                                                          0.70       0.70 r
  U0_UART_RX/U0_edge_bit_counter/U34/Y (OAI21X2M)         0.31       1.01 f
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/D (DFFRX2M)
                                                          0.00       1.01 f
  data arrival time                                                  1.01

  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (DFFRX2M)
                                                          0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/QN (DFFRX2M)
                                                          0.68       0.68 f
  U0_UART_RX/U0_edge_bit_counter/U39/Y (AND2X2M)          0.36       1.04 f
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/D (DFFRX2M)
                                                          0.00       1.04 f
  data arrival time                                                  1.04

  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRX2M)
                                                          0.00       0.05 r
  library hold time                                      -0.03       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: U0_UART_RX/U0_uart_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: U0_UART_RX/U0_uart_fsm/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_uart_fsm/current_state_reg[2]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_uart_fsm/current_state_reg[2]/Q (DFFRX4M)
                                                          0.79       0.79 r
  U0_UART_RX/U0_uart_fsm/U59/Y (OAI21X2M)                 0.25       1.04 f
  U0_UART_RX/U0_uart_fsm/current_state_reg[1]/D (DFFRX4M)
                                                          0.00       1.04 f
  data arrival time                                                  1.04

  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_UART_RX/U0_uart_fsm/current_state_reg[1]/CK (DFFRX4M)
                                                          0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/CK (DFFRX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/QN (DFFRX2M)
                                                          0.74       0.74 r
  U0_UART_RX/U0_edge_bit_counter/U38/Y (AOI21X2M)         0.35       1.09 f
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/D (DFFRX2M)
                                                          0.00       1.09 f
  data arrival time                                                  1.09

  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/CK (DFFRX2M)
                                                          0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg[0]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/P_DATA_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/P_DATA_reg[0]/Q (DFFRQX2M)
                                                          0.68       0.68 f
  U0_UART_RX/U0_deserializer/U24/Y (OAI2BB2X1M)           0.50       1.17 f
  U0_UART_RX/U0_deserializer/P_DATA_reg[0]/D (DFFRQX2M)
                                                          0.00       1.17 f
  data arrival time                                                  1.17

  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_UART_RX/U0_deserializer/P_DATA_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.05 r
  library hold time                                      -0.07      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: U0_UART_RX/U0_uart_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: U0_UART_RX/U0_uart_fsm/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_uart_fsm/current_state_reg[1]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_uart_fsm/current_state_reg[1]/QN (DFFRX4M)
                                                          0.62       0.62 r
  U0_UART_RX/U0_uart_fsm/U61/Y (NOR4X4M)                  0.24       0.85 f
  U0_UART_RX/U0_uart_fsm/U54/Y (NAND3BX2M)                0.41       1.26 f
  U0_UART_RX/U0_uart_fsm/current_state_reg[2]/D (DFFRX4M)
                                                          0.00       1.26 f
  data arrival time                                                  1.26

  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_UART_RX/U0_uart_fsm/current_state_reg[2]/CK (DFFRX4M)
                                                          0.00       0.05 r
  library hold time                                      -0.06      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: U0_UART_RX/U0_data_sampling/Samples_reg[1]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: U0_UART_RX/U0_data_sampling/Samples_reg[1]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_data_sampling/Samples_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_data_sampling/Samples_reg[1]/Q (DFFRQX2M)
                                                          0.77       0.77 f
  U0_UART_RX/U0_data_sampling/U60/Y (INVX2M)              0.33       1.09 r
  U0_UART_RX/U0_data_sampling/U59/Y (OAI32X2M)            0.23       1.33 f
  U0_UART_RX/U0_data_sampling/Samples_reg[1]/D (DFFRQX2M)
                                                          0.00       1.33 f
  data arrival time                                                  1.33

  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_UART_RX/U0_data_sampling/Samples_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: U0_UART_TX/U0_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: U0_UART_TX/U0_fsm/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/current_state_reg[1]/CK (DFFRX1M)     0.00       0.00 r
  U0_UART_TX/U0_fsm/current_state_reg[1]/QN (DFFRX1M)     0.86       0.86 r
  U0_UART_TX/U0_fsm/U4/Y (NOR3X2M)                        0.30       1.16 f
  U0_UART_TX/U0_fsm/current_state_reg[2]/D (DFFRQX4M)     0.00       1.16 f
  data arrival time                                                  1.16

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_UART_TX/U0_fsm/current_state_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.05 r
  library hold time                                      -0.05       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: U0_UART_TX/U0_Serializer/ser_count_reg[2]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: U0_UART_TX/U0_Serializer/ser_count_reg[2]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/ser_count_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/ser_count_reg[2]/QN (DFFRX1M)
                                                          0.84       0.84 r
  U0_UART_TX/U0_Serializer/U25/Y (OAI32X2M)               0.33       1.17 f
  U0_UART_TX/U0_Serializer/ser_count_reg[2]/D (DFFRX1M)
                                                          0.00       1.17 f
  data arrival time                                                  1.17

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_UART_TX/U0_Serializer/ser_count_reg[2]/CK (DFFRX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: U0_UART_TX/U0_Serializer/DATA_V_reg[6]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg[6]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/DATA_V_reg[6]/CK (DFFRX1M)     0.00       0.00 r
  U0_UART_TX/U0_Serializer/DATA_V_reg[6]/Q (DFFRX1M)      0.84       0.84 f
  U0_UART_TX/U0_Serializer/U22/Y (OAI2BB1X2M)             0.42       1.26 f
  U0_UART_TX/U0_Serializer/DATA_V_reg[6]/D (DFFRX1M)      0.00       1.26 f
  data arrival time                                                  1.26

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_UART_TX/U0_Serializer/DATA_V_reg[6]/CK (DFFRX1M)     0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: U0_UART_TX/U0_Serializer/DATA_V_reg[5]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg[5]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/DATA_V_reg[5]/CK (DFFRX1M)     0.00       0.00 r
  U0_UART_TX/U0_Serializer/DATA_V_reg[5]/Q (DFFRX1M)      0.84       0.84 f
  U0_UART_TX/U0_Serializer/U20/Y (OAI2BB1X2M)             0.42       1.26 f
  U0_UART_TX/U0_Serializer/DATA_V_reg[5]/D (DFFRX1M)      0.00       1.26 f
  data arrival time                                                  1.26

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_UART_TX/U0_Serializer/DATA_V_reg[5]/CK (DFFRX1M)     0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: U0_UART_TX/U0_Serializer/DATA_V_reg[4]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg[4]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/DATA_V_reg[4]/CK (DFFRX1M)     0.00       0.00 r
  U0_UART_TX/U0_Serializer/DATA_V_reg[4]/Q (DFFRX1M)      0.84       0.84 f
  U0_UART_TX/U0_Serializer/U18/Y (OAI2BB1X2M)             0.42       1.26 f
  U0_UART_TX/U0_Serializer/DATA_V_reg[4]/D (DFFRX1M)      0.00       1.26 f
  data arrival time                                                  1.26

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_UART_TX/U0_Serializer/DATA_V_reg[4]/CK (DFFRX1M)     0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: U0_UART_TX/U0_Serializer/DATA_V_reg[3]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg[3]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/DATA_V_reg[3]/CK (DFFRX1M)     0.00       0.00 r
  U0_UART_TX/U0_Serializer/DATA_V_reg[3]/Q (DFFRX1M)      0.84       0.84 f
  U0_UART_TX/U0_Serializer/U16/Y (OAI2BB1X2M)             0.42       1.26 f
  U0_UART_TX/U0_Serializer/DATA_V_reg[3]/D (DFFRX1M)      0.00       1.26 f
  data arrival time                                                  1.26

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_UART_TX/U0_Serializer/DATA_V_reg[3]/CK (DFFRX1M)     0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: U0_UART_TX/U0_Serializer/DATA_V_reg[2]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg[2]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/DATA_V_reg[2]/CK (DFFRX1M)     0.00       0.00 r
  U0_UART_TX/U0_Serializer/DATA_V_reg[2]/Q (DFFRX1M)      0.84       0.84 f
  U0_UART_TX/U0_Serializer/U14/Y (OAI2BB1X2M)             0.42       1.26 f
  U0_UART_TX/U0_Serializer/DATA_V_reg[2]/D (DFFRX1M)      0.00       1.26 f
  data arrival time                                                  1.26

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_UART_TX/U0_Serializer/DATA_V_reg[2]/CK (DFFRX1M)     0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: U0_UART_TX/U0_Serializer/DATA_V_reg[0]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg[0]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/DATA_V_reg[0]/CK (DFFRX1M)     0.00       0.00 r
  U0_UART_TX/U0_Serializer/DATA_V_reg[0]/Q (DFFRX1M)      0.84       0.84 f
  U0_UART_TX/U0_Serializer/U10/Y (OAI2BB1X2M)             0.45       1.29 f
  U0_UART_TX/U0_Serializer/DATA_V_reg[0]/D (DFFRX1M)      0.00       1.29 f
  data arrival time                                                  1.29

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_UART_TX/U0_Serializer/DATA_V_reg[0]/CK (DFFRX1M)     0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: U0_UART_TX/U0_Serializer/DATA_V_reg[1]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg[1]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/DATA_V_reg[1]/CK (DFFRX1M)     0.00       0.00 r
  U0_UART_TX/U0_Serializer/DATA_V_reg[1]/Q (DFFRX1M)      0.84       0.84 f
  U0_UART_TX/U0_Serializer/U12/Y (OAI2BB1X2M)             0.45       1.29 f
  U0_UART_TX/U0_Serializer/DATA_V_reg[1]/D (DFFRX1M)      0.00       1.29 f
  data arrival time                                                  1.29

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_UART_TX/U0_Serializer/DATA_V_reg[1]/CK (DFFRX1M)     0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: U0_UART_TX/U0_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: U0_UART_TX/U0_fsm/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/current_state_reg[1]/CK (DFFRX1M)     0.00       0.00 r
  U0_UART_TX/U0_fsm/current_state_reg[1]/QN (DFFRX1M)     0.72       0.72 f
  U0_UART_TX/U0_fsm/U8/Y (OAI21X2M)                       0.38       1.10 r
  U0_UART_TX/U0_fsm/U6/Y (AOI21X2M)                       0.27       1.37 f
  U0_UART_TX/U0_fsm/current_state_reg[0]/D (DFFRX2M)      0.00       1.37 f
  data arrival time                                                  1.37

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_UART_TX/U0_fsm/current_state_reg[0]/CK (DFFRX2M)     0.00       0.05 r
  library hold time                                      -0.05       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


1
