// Seed: 2417935932
module module_0 (
    input id_0,
    input logic id_1,
    output id_2
);
  type_7(
      ~1 & 1, id_1 - id_1
  );
  wor id_3;
  assign id_2 = 1;
  logic id_4 = 1, id_5;
  always @(posedge 1 or negedge 1 or posedge 1, posedge id_5 & 1 or 1'h0)
    if (id_0)
      if (1) id_2 <= 1;
      else begin
        id_3[1'd0] = 1;
        id_5 = 1;
        begin
        end
      end
  type_10(
      1, 1, 1 & 1
  ); type_11(
      .id_0(1)
  );
endmodule
`define pp_3 0
`define pp_4 0
