Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Mon Apr 17 00:28:28 2023
| Host             : LAPTOP-JNLNLQVE running 64-bit major release  (build 9200)
| Command          : report_power -file top_FNN_power_routed.rpt -pb top_FNN_power_summary_routed.pb -rpx top_FNN_power_routed.rpx
| Design           : top_FNN
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 200.374 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                      |
| Power Budget Margin (W)  | NA                                |
| Dynamic (W)              | 199.551                           |
| Device Static (W)        | 0.823                             |
| Effective TJA (C/W)      | 4.6                               |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |    27.422 |    12315 |       --- |             --- |
|   LUT as Logic |    24.893 |     6017 |     63400 |            9.49 |
|   CARRY4       |     1.903 |      341 |     15850 |            2.15 |
|   Register     |     0.620 |     4658 |    126800 |            3.67 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   Others       |     0.000 |      456 |       --- |             --- |
|   F7/F8 Muxes  |     0.000 |       15 |     63400 |            0.02 |
| Signals        |    44.686 |    13875 |       --- |             --- |
| Block RAM      |     5.503 |       35 |       135 |           25.93 |
| DSPs           |   119.601 |      160 |       240 |           66.67 |
| I/O            |     2.339 |       52 |       210 |           24.76 |
| Static Power   |     0.823 |          |           |                 |
| Total          |   200.374 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |   197.448 |     196.864 |      0.584 |
| Vccaux    |       1.800 |     0.278 |       0.186 |      0.093 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     1.078 |       1.074 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.449 |       0.420 |      0.029 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------+-----------+
| Name             | Power (W) |
+------------------+-----------+
| top_FNN          |   199.551 |
|   l1             |   107.490 |
|     n_0          |     3.950 |
|       siginst.s1 |     0.552 |
|     n_1          |     3.414 |
|     n_10         |     3.923 |
|       siginst.s1 |     0.432 |
|     n_11         |     3.480 |
|     n_12         |     3.970 |
|       siginst.s1 |     0.493 |
|     n_13         |     3.244 |
|     n_14         |     3.803 |
|       siginst.s1 |     0.428 |
|     n_15         |     3.453 |
|     n_16         |     3.803 |
|       siginst.s1 |     0.450 |
|     n_17         |     3.282 |
|     n_18         |     3.954 |
|       siginst.s1 |     0.446 |
|     n_19         |     3.379 |
|     n_2          |     3.680 |
|       siginst.s1 |     0.428 |
|     n_20         |     3.681 |
|       siginst.s1 |     0.457 |
|     n_21         |     3.121 |
|     n_22         |     3.706 |
|       siginst.s1 |     0.440 |
|     n_23         |     3.470 |
|     n_24         |     3.959 |
|       siginst.s1 |     0.440 |
|     n_25         |     3.315 |
|     n_26         |     3.975 |
|       siginst.s1 |     0.450 |
|     n_27         |     3.308 |
|     n_28         |     3.628 |
|       siginst.s1 |     0.278 |
|     n_29         |     3.469 |
|     n_3          |     3.180 |
|     n_4          |     3.705 |
|       siginst.s1 |     0.441 |
|     n_5          |     3.375 |
|     n_6          |     3.719 |
|       siginst.s1 |     0.485 |
|     n_7          |     3.261 |
|     n_8          |     3.897 |
|       siginst.s1 |     0.433 |
|     n_9          |     3.384 |
|   l2             |    61.829 |
|     n_0          |     2.417 |
|       siginst.s1 |     0.218 |
|     n_1          |     2.365 |
|     n_10         |     2.281 |
|       siginst.s1 |     0.234 |
|     n_11         |     1.939 |
|     n_12         |     1.688 |
|       siginst.s1 |     0.321 |
|     n_13         |     2.131 |
|     n_14         |     2.332 |
|       siginst.s1 |     0.425 |
|     n_15         |     2.152 |
|     n_16         |     2.038 |
|       siginst.s1 |     0.223 |
|     n_17         |     1.372 |
|     n_18         |     2.598 |
|       siginst.s1 |     0.230 |
|     n_19         |     1.610 |
|     n_2          |     1.745 |
|       siginst.s1 |     0.431 |
|     n_20         |     2.854 |
|       siginst.s1 |     0.219 |
|     n_21         |     1.570 |
|     n_22         |     2.300 |
|       siginst.s1 |     0.320 |
|     n_23         |     1.666 |
|     n_24         |     2.493 |
|       siginst.s1 |     0.216 |
|     n_25         |     2.358 |
|     n_26         |     1.986 |
|       siginst.s1 |     0.221 |
|     n_27         |     1.789 |
|     n_28         |     2.239 |
|       siginst.s1 |     0.271 |
|     n_29         |     2.274 |
|     n_3          |     2.112 |
|     n_4          |     2.395 |
|       siginst.s1 |     0.236 |
|     n_5          |     1.601 |
|     n_6          |     1.663 |
|       siginst.s1 |     0.233 |
|     n_7          |     1.879 |
|     n_8          |     2.667 |
|       siginst.s1 |     0.304 |
|     n_9          |     1.313 |
|   l3             |    13.514 |
|     n_0          |     1.250 |
|       siginst.s1 |     0.088 |
|     n_1          |     1.440 |
|     n_2          |     1.652 |
|       siginst.s1 |     0.087 |
|     n_3          |     1.325 |
|     n_4          |     1.227 |
|       siginst.s1 |     0.110 |
|     n_5          |     1.086 |
|     n_6          |     1.240 |
|       siginst.s1 |     0.110 |
|     n_7          |     1.085 |
|     n_8          |     1.648 |
|       siginst.s1 |     0.066 |
|     n_9          |     1.562 |
|   l4             |    11.035 |
|     n_0          |     1.155 |
|     n_1          |     1.135 |
|     n_2          |     1.015 |
|     n_3          |     1.144 |
|     n_4          |     1.233 |
|       siginst.s1 |     0.057 |
|     n_5          |     0.988 |
|     n_6          |     1.081 |
|       siginst.s1 |     0.056 |
|     n_7          |     1.106 |
|     n_8          |     1.035 |
|     n_9          |     1.141 |
|   mFind          |     0.981 |
+------------------+-----------+


