{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1713339088349 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1713339088364 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 13:01:28 2024 " "Processing started: Wed Apr 17 13:01:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1713339088364 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1713339088364 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off JSoC -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off JSoC -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1713339088372 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1713339091564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/soc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC " "Found entity 1: SoC" {  } { { "SoC/synthesis/SoC.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/SoC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339092511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339092511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339092557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339092557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "SoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339092582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339092582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "SoC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339092657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339092657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_irq_mapper " "Found entity 1: SoC_irq_mapper" {  } { { "SoC/synthesis/submodules/SoC_irq_mapper.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339092697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339092697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1 " "Found entity 1: SoC_mm_interconnect_1" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339092741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339092741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "SoC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339092824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339092824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "SoC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339092867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339092867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "SoC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339092907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339092907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339092964 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339092964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339092964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_rsp_xbar_mux_001 " "Found entity 1: SoC_mm_interconnect_1_rsp_xbar_mux_001" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_mux_001.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339093011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339093011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_rsp_xbar_mux " "Found entity 1: SoC_mm_interconnect_1_rsp_xbar_mux" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_mux.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339093079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339093079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_rsp_xbar_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_rsp_xbar_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_rsp_xbar_demux_005 " "Found entity 1: SoC_mm_interconnect_1_rsp_xbar_demux_005" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_demux_005.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339093144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339093144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_rsp_xbar_demux_002 " "Found entity 1: SoC_mm_interconnect_1_rsp_xbar_demux_002" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_demux_002.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339093197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339093197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_cmd_xbar_mux_005 " "Found entity 1: SoC_mm_interconnect_1_cmd_xbar_mux_005" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_mux_005.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_mux_005.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339093241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339093241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_cmd_xbar_mux_002 " "Found entity 1: SoC_mm_interconnect_1_cmd_xbar_mux_002" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_mux_002.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339093298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339093298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_cmd_xbar_mux " "Found entity 1: SoC_mm_interconnect_1_cmd_xbar_mux" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_mux.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339093360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339093360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_cmd_xbar_demux_001 " "Found entity 1: SoC_mm_interconnect_1_cmd_xbar_demux_001" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_demux_001.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339093406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339093406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_cmd_xbar_demux " "Found entity 1: SoC_mm_interconnect_1_cmd_xbar_demux" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_demux.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339093446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339093446 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_1_id_router_005.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_1_id_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_005.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1713339093497 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_1_id_router_005.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_1_id_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_005.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1713339093498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_id_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_id_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_id_router_005_default_decode " "Found entity 1: SoC_mm_interconnect_1_id_router_005_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_005.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339093500 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_1_id_router_005 " "Found entity 2: SoC_mm_interconnect_1_id_router_005" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_005.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_005.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339093500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339093500 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_1_id_router_002.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_1_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_002.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1713339093544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_1_id_router_002.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_1_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_002.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1713339093544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_id_router_002_default_decode " "Found entity 1: SoC_mm_interconnect_1_id_router_002_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_002.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339093546 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_1_id_router_002 " "Found entity 2: SoC_mm_interconnect_1_id_router_002" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_002.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339093546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339093546 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_1_id_router.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_1_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1713339093584 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_1_id_router.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_1_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1713339093584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_id_router_default_decode " "Found entity 1: SoC_mm_interconnect_1_id_router_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339093587 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_1_id_router " "Found entity 2: SoC_mm_interconnect_1_id_router" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339093587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339093587 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_1_addr_router_001.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_1_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router_001.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1713339093627 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_1_addr_router_001.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_1_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router_001.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1713339093627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_addr_router_001_default_decode " "Found entity 1: SoC_mm_interconnect_1_addr_router_001_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router_001.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339093630 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_1_addr_router_001 " "Found entity 2: SoC_mm_interconnect_1_addr_router_001" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router_001.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339093630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339093630 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_1_addr_router.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_1_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1713339093670 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_1_addr_router.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_1_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1713339093671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_addr_router_default_decode " "Found entity 1: SoC_mm_interconnect_1_addr_router_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339093673 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_1_addr_router " "Found entity 2: SoC_mm_interconnect_1_addr_router" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339093673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339093673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "SoC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339093682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339093682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339093718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339093718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339093761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339093761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "SoC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339093811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339093811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339093856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339093856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "SoC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339093899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339093899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0 " "Found entity 1: SoC_mm_interconnect_0" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339093933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339093933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: SoC_mm_interconnect_0_rsp_xbar_mux" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339093983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339093983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: SoC_mm_interconnect_0_rsp_xbar_demux" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339094032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: SoC_mm_interconnect_0_cmd_xbar_mux" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339094076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: SoC_mm_interconnect_0_cmd_xbar_demux" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339094117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339094205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "SoC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094257 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "SoC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339094257 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1713339094305 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1713339094305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_id_router_default_decode " "Found entity 1: SoC_mm_interconnect_0_id_router_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094312 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_0_id_router " "Found entity 2: SoC_mm_interconnect_0_id_router" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339094312 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1713339094357 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1713339094365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_addr_router_default_decode " "Found entity 1: SoC_mm_interconnect_0_addr_router_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094368 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_0_addr_router " "Found entity 2: SoC_mm_interconnect_0_addr_router" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339094368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "SoC/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339094410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_custom_instruction_master_comb_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_custom_instruction_master_comb_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_custom_instruction_master_comb_xconnect " "Found entity 1: SoC_cpu_custom_instruction_master_comb_xconnect" {  } { { "SoC/synthesis/submodules/SoC_cpu_custom_instruction_master_comb_xconnect.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu_custom_instruction_master_comb_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339094482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "SoC/synthesis/submodules/altera_customins_master_translator.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339094513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_high_resolution_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_high_resolution_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_high_resolution_timer " "Found entity 1: SoC_high_resolution_timer" {  } { { "SoC/synthesis/submodules/SoC_high_resolution_timer.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_high_resolution_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339094523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/crc_component.v 3 3 " "Found 3 design units, including 3 entities, in source file soc/synthesis/submodules/crc_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRC_Component " "Found entity 1: CRC_Component" {  } { { "SoC/synthesis/submodules/CRC_Component.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/CRC_Component.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094532 ""} { "Info" "ISGN_ENTITY_NAME" "2 XOR_Shift_Block " "Found entity 2: XOR_Shift_Block" {  } { { "SoC/synthesis/submodules/CRC_Component.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/CRC_Component.v" 263 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094532 ""} { "Info" "ISGN_ENTITY_NAME" "3 XOR_Shift " "Found entity 3: XOR_Shift" {  } { { "SoC/synthesis/submodules/CRC_Component.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/CRC_Component.v" 299 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339094532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/crc_custom_instruction.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/crc_custom_instruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRC_Custom_Instruction " "Found entity 1: CRC_Custom_Instruction" {  } { { "SoC/synthesis/submodules/CRC_Custom_Instruction.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/CRC_Custom_Instruction.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339094545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_sdram_input_efifo_module " "Found entity 1: SoC_sdram_input_efifo_module" {  } { { "SoC/synthesis/submodules/SoC_sdram.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094558 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_sdram " "Found entity 2: SoC_sdram" {  } { { "SoC/synthesis/submodules/SoC_sdram.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339094558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file soc/synthesis/submodules/soc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_register_bank_a_module " "Found entity 1: SoC_cpu_register_bank_a_module" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094629 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_cpu_register_bank_b_module " "Found entity 2: SoC_cpu_register_bank_b_module" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094629 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_cpu_nios2_oci_debug " "Found entity 3: SoC_cpu_nios2_oci_debug" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094629 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_cpu_ociram_sp_ram_module " "Found entity 4: SoC_cpu_ociram_sp_ram_module" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094629 ""} { "Info" "ISGN_ENTITY_NAME" "5 SoC_cpu_nios2_ocimem " "Found entity 5: SoC_cpu_nios2_ocimem" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094629 ""} { "Info" "ISGN_ENTITY_NAME" "6 SoC_cpu_nios2_avalon_reg " "Found entity 6: SoC_cpu_nios2_avalon_reg" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094629 ""} { "Info" "ISGN_ENTITY_NAME" "7 SoC_cpu_nios2_oci_break " "Found entity 7: SoC_cpu_nios2_oci_break" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094629 ""} { "Info" "ISGN_ENTITY_NAME" "8 SoC_cpu_nios2_oci_xbrk " "Found entity 8: SoC_cpu_nios2_oci_xbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094629 ""} { "Info" "ISGN_ENTITY_NAME" "9 SoC_cpu_nios2_oci_dbrk " "Found entity 9: SoC_cpu_nios2_oci_dbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094629 ""} { "Info" "ISGN_ENTITY_NAME" "10 SoC_cpu_nios2_oci_itrace " "Found entity 10: SoC_cpu_nios2_oci_itrace" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094629 ""} { "Info" "ISGN_ENTITY_NAME" "11 SoC_cpu_nios2_oci_td_mode " "Found entity 11: SoC_cpu_nios2_oci_td_mode" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094629 ""} { "Info" "ISGN_ENTITY_NAME" "12 SoC_cpu_nios2_oci_dtrace " "Found entity 12: SoC_cpu_nios2_oci_dtrace" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094629 ""} { "Info" "ISGN_ENTITY_NAME" "13 SoC_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 13: SoC_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094629 ""} { "Info" "ISGN_ENTITY_NAME" "14 SoC_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 14: SoC_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094629 ""} { "Info" "ISGN_ENTITY_NAME" "15 SoC_cpu_nios2_oci_fifo_cnt_inc " "Found entity 15: SoC_cpu_nios2_oci_fifo_cnt_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094629 ""} { "Info" "ISGN_ENTITY_NAME" "16 SoC_cpu_nios2_oci_fifo " "Found entity 16: SoC_cpu_nios2_oci_fifo" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094629 ""} { "Info" "ISGN_ENTITY_NAME" "17 SoC_cpu_nios2_oci_pib " "Found entity 17: SoC_cpu_nios2_oci_pib" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094629 ""} { "Info" "ISGN_ENTITY_NAME" "18 SoC_cpu_nios2_oci_im " "Found entity 18: SoC_cpu_nios2_oci_im" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094629 ""} { "Info" "ISGN_ENTITY_NAME" "19 SoC_cpu_nios2_performance_monitors " "Found entity 19: SoC_cpu_nios2_performance_monitors" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094629 ""} { "Info" "ISGN_ENTITY_NAME" "20 SoC_cpu_nios2_oci " "Found entity 20: SoC_cpu_nios2_oci" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094629 ""} { "Info" "ISGN_ENTITY_NAME" "21 SoC_cpu " "Found entity 21: SoC_cpu" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339094629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_jtag_debug_module_sysclk " "Found entity 1: SoC_cpu_jtag_debug_module_sysclk" {  } { { "SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_sysclk.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339094656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_jtag_debug_module_tck " "Found entity 1: SoC_cpu_jtag_debug_module_tck" {  } { { "SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_tck.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339094666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_jtag_debug_module_wrapper " "Found entity 1: SoC_cpu_jtag_debug_module_wrapper" {  } { { "SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339094677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_oci_test_bench " "Found entity 1: SoC_cpu_oci_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu_oci_test_bench.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339094690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_test_bench " "Found entity 1: SoC_cpu_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu_test_bench.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339094725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_led_out.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_led_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_led_out " "Found entity 1: SoC_led_out" {  } { { "SoC/synthesis/submodules/SoC_led_out.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_led_out.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339094741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file soc/synthesis/submodules/soc_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_jtag_uart_sim_scfifo_w " "Found entity 1: SoC_jtag_uart_sim_scfifo_w" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094783 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_jtag_uart_scfifo_w " "Found entity 2: SoC_jtag_uart_scfifo_w" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094783 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_jtag_uart_sim_scfifo_r " "Found entity 3: SoC_jtag_uart_sim_scfifo_r" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094783 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_jtag_uart_scfifo_r " "Found entity 4: SoC_jtag_uart_scfifo_r" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094783 ""} { "Info" "ISGN_ENTITY_NAME" "5 SoC_jtag_uart " "Found entity 5: SoC_jtag_uart" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339094783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_sysid " "Found entity 1: SoC_sysid" {  } { { "SoC/synthesis/submodules/SoC_sysid.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339094792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339094805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "SoC/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339094825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "SoC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339094837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_timer " "Found entity 1: SoC_timer" {  } { { "SoC/synthesis/submodules/SoC_timer.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339094863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file soc/synthesis/submodules/soc_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_pll_dffpipe_l2c " "Found entity 1: SoC_pll_dffpipe_l2c" {  } { { "SoC/synthesis/submodules/SoC_pll.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094877 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_pll_stdsync_sv6 " "Found entity 2: SoC_pll_stdsync_sv6" {  } { { "SoC/synthesis/submodules/SoC_pll.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094877 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_pll_altpll_b6h2 " "Found entity 3: SoC_pll_altpll_b6h2" {  } { { "SoC/synthesis/submodules/SoC_pll.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_pll.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094877 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_pll " "Found entity 4: SoC_pll" {  } { { "SoC/synthesis/submodules/SoC_pll.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_pll.v" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339094877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339094877 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu.v(1605) " "Verilog HDL or VHDL warning at SoC_cpu.v(1605): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1713339094939 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu.v(1607) " "Verilog HDL or VHDL warning at SoC_cpu.v(1607): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1713339094939 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu.v(1763) " "Verilog HDL or VHDL warning at SoC_cpu.v(1763): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1713339094941 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu.v(2587) " "Verilog HDL or VHDL warning at SoC_cpu.v(2587): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1713339094954 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_sdram.v(316) " "Verilog HDL or VHDL warning at SoC_sdram.v(316): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_sdram.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1713339094967 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_sdram.v(326) " "Verilog HDL or VHDL warning at SoC_sdram.v(326): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_sdram.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1713339094967 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_sdram.v(336) " "Verilog HDL or VHDL warning at SoC_sdram.v(336): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_sdram.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1713339094967 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_sdram.v(680) " "Verilog HDL or VHDL warning at SoC_sdram.v(680): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_sdram.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1713339094977 ""}
{ "Warning" "WSGN_SEARCH_FILE" "toplevel.bdf 1 1 " "Using design file toplevel.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339096941 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1713339096941 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1713339096978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC SoC:inst " "Elaborating entity \"SoC\" for hierarchy \"SoC:inst\"" {  } { { "toplevel.bdf" "inst" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 200 912 1424 552 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339097290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_pll SoC:inst\|SoC_pll:pll " "Elaborating entity \"SoC_pll\" for hierarchy \"SoC:inst\|SoC_pll:pll\"" {  } { { "SoC/synthesis/SoC.v" "pll" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/SoC.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339097382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_pll_stdsync_sv6 SoC:inst\|SoC_pll:pll\|SoC_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"SoC_pll_stdsync_sv6\" for hierarchy \"SoC:inst\|SoC_pll:pll\|SoC_pll_stdsync_sv6:stdsync2\"" {  } { { "SoC/synthesis/submodules/SoC_pll.v" "stdsync2" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_pll.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339097456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_pll_dffpipe_l2c SoC:inst\|SoC_pll:pll\|SoC_pll_stdsync_sv6:stdsync2\|SoC_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"SoC_pll_dffpipe_l2c\" for hierarchy \"SoC:inst\|SoC_pll:pll\|SoC_pll_stdsync_sv6:stdsync2\|SoC_pll_dffpipe_l2c:dffpipe3\"" {  } { { "SoC/synthesis/submodules/SoC_pll.v" "dffpipe3" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339097510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_pll_altpll_b6h2 SoC:inst\|SoC_pll:pll\|SoC_pll_altpll_b6h2:sd1 " "Elaborating entity \"SoC_pll_altpll_b6h2\" for hierarchy \"SoC:inst\|SoC_pll:pll\|SoC_pll_altpll_b6h2:sd1\"" {  } { { "SoC/synthesis/submodules/SoC_pll.v" "sd1" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_pll.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339097576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_timer SoC:inst\|SoC_timer:timer " "Elaborating entity \"SoC_timer\" for hierarchy \"SoC:inst\|SoC_timer:timer\"" {  } { { "SoC/synthesis/SoC.v" "timer" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/SoC.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339097636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\"" {  } { { "SoC/synthesis/SoC.v" "clock_crossing_bridge" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/SoC.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339097705 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_mm_clock_crossing_bridge.v(192) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(192): truncated value with size 32 to match size of target (3)" {  } { { "SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713339097763 "|TopLevel|SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_mm_clock_crossing_bridge.v(194) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(194): truncated value with size 32 to match size of target (3)" {  } { { "SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713339097764 "|TopLevel|SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339097770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "SoC/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339097829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "SoC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339097970 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u " "Elaborated megafunction instantiation \"SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "SoC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713339098021 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u " "Instantiated megafunction \"SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339098024 ""}  } { { "SoC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713339098024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339098059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_sysid SoC:inst\|SoC_sysid:sysid " "Elaborating entity \"SoC_sysid\" for hierarchy \"SoC:inst\|SoC_sysid:sysid\"" {  } { { "SoC/synthesis/SoC.v" "sysid" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/SoC.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339098164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_jtag_uart SoC:inst\|SoC_jtag_uart:jtag_uart " "Elaborating entity \"SoC_jtag_uart\" for hierarchy \"SoC:inst\|SoC_jtag_uart:jtag_uart\"" {  } { { "SoC/synthesis/SoC.v" "jtag_uart" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/SoC.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339098211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_jtag_uart_scfifo_w SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w " "Elaborating entity \"SoC_jtag_uart_scfifo_w\" for hierarchy \"SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "the_SoC_jtag_uart_scfifo_w" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339098275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "wfifo" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339099257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713339099302 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339099302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339099302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339099302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339099302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339099302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339099302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339099302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339099302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339099302 ""}  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713339099302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_dv21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_dv21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_dv21 " "Found entity 1: scfifo_dv21" {  } { { "db/scfifo_dv21.tdf" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/db/scfifo_dv21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339099795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339099795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_dv21 SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated " "Elaborating entity \"scfifo_dv21\" for hierarchy \"SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339099797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_k531.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_k531.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_k531 " "Found entity 1: a_dpfifo_k531" {  } { { "db/a_dpfifo_k531.tdf" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/db/a_dpfifo_k531.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339099968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339099968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_k531 SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_k531:dpfifo " "Elaborating entity \"a_dpfifo_k531\" for hierarchy \"SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_k531:dpfifo\"" {  } { { "db/scfifo_dv21.tdf" "dpfifo" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/db/scfifo_dv21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339099972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339100243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339100243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_k531:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_k531:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_k531.tdf" "fifo_state" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/db/a_dpfifo_k531.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339100247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339100624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339100624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_k531:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_k531:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339100624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_hp21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_hp21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_hp21 " "Found entity 1: dpram_hp21" {  } { { "db/dpram_hp21.tdf" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/db/dpram_hp21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339100990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339100990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_hp21 SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_k531:dpfifo\|dpram_hp21:FIFOram " "Elaborating entity \"dpram_hp21\" for hierarchy \"SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_k531:dpfifo\|dpram_hp21:FIFOram\"" {  } { { "db/a_dpfifo_k531.tdf" "FIFOram" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/db/a_dpfifo_k531.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339100998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l5m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l5m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l5m1 " "Found entity 1: altsyncram_l5m1" {  } { { "db/altsyncram_l5m1.tdf" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/db/altsyncram_l5m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339101291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339101291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l5m1 SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_k531:dpfifo\|dpram_hp21:FIFOram\|altsyncram_l5m1:altsyncram1 " "Elaborating entity \"altsyncram_l5m1\" for hierarchy \"SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_k531:dpfifo\|dpram_hp21:FIFOram\|altsyncram_l5m1:altsyncram1\"" {  } { { "db/dpram_hp21.tdf" "altsyncram1" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/db/dpram_hp21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339101293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rrb " "Found entity 1: cntr_rrb" {  } { { "db/cntr_rrb.tdf" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/db/cntr_rrb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339101541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339101541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rrb SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_k531:dpfifo\|cntr_rrb:rd_ptr_count " "Elaborating entity \"cntr_rrb\" for hierarchy \"SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_k531:dpfifo\|cntr_rrb:rd_ptr_count\"" {  } { { "db/a_dpfifo_k531.tdf" "rd_ptr_count" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/db/a_dpfifo_k531.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339101543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_jtag_uart_scfifo_r SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r " "Elaborating entity \"SoC_jtag_uart_scfifo_r\" for hierarchy \"SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "the_SoC_jtag_uart_scfifo_r" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339101588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic SoC:inst\|SoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"SoC:inst\|SoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "SoC_jtag_uart_alt_jtag_atlantic" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339101905 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst\|SoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SoC:inst\|SoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713339101955 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst\|SoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"SoC:inst\|SoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339101955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339101955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339101955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339101955 ""}  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713339101955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_led_out SoC:inst\|SoC_led_out:led_out " "Elaborating entity \"SoC_led_out\" for hierarchy \"SoC:inst\|SoC_led_out:led_out\"" {  } { { "SoC/synthesis/SoC.v" "led_out" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/SoC.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339102040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu SoC:inst\|SoC_cpu:cpu " "Elaborating entity \"SoC_cpu\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\"" {  } { { "SoC/synthesis/SoC.v" "cpu" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/SoC.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339102126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_test_bench SoC:inst\|SoC_cpu:cpu\|SoC_cpu_test_bench:the_SoC_cpu_test_bench " "Elaborating entity \"SoC_cpu_test_bench\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_test_bench:the_SoC_cpu_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_test_bench" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 3879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339102215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_register_bank_a_module SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a " "Elaborating entity \"SoC_cpu_register_bank_a_module\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "SoC_cpu_register_bank_a" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 4380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339102252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339102392 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713339102425 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339102425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"SoC_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339102425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339102425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339102425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339102425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339102425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339102425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339102425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339102425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339102425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339102425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339102425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339102425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339102425 ""}  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713339102425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0sf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0sf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0sf1 " "Found entity 1: altsyncram_0sf1" {  } { { "db/altsyncram_0sf1.tdf" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/db/altsyncram_0sf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339102607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339102607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0sf1 SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_0sf1:auto_generated " "Elaborating entity \"altsyncram_0sf1\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_0sf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339102617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_register_bank_b_module SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b " "Elaborating entity \"SoC_cpu_register_bank_b_module\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "SoC_cpu_register_bank_b" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 4401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339102704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339102760 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713339102791 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339102791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"SoC_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339102791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339102791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339102791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339102791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339102791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339102791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339102791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339102791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339102791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339102791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339102791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339102791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339102791 ""}  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713339102791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1sf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1sf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1sf1 " "Found entity 1: altsyncram_1sf1" {  } { { "db/altsyncram_1sf1.tdf" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/db/altsyncram_1sf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339102938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339102938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1sf1 SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_1sf1:auto_generated " "Elaborating entity \"altsyncram_1sf1\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_1sf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339102940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci " "Elaborating entity \"SoC_cpu_nios2_oci\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 4870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339103038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_debug SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug " "Elaborating entity \"SoC_cpu_nios2_oci_debug\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_debug" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339103098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_ocimem SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem " "Elaborating entity \"SoC_cpu_nios2_ocimem\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_ocimem" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339103238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_ociram_sp_ram_module SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram " "Elaborating entity \"SoC_cpu_ociram_sp_ram_module\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "SoC_cpu_ociram_sp_ram" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339103300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339103554 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713339103616 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"SoC_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339103617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339103617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339103617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339103617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339103617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339103617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339103617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339103617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339103617 ""}  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713339103617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j281.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j281.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j281 " "Found entity 1: altsyncram_j281" {  } { { "db/altsyncram_j281.tdf" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/db/altsyncram_j281.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339103799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339103799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j281 SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_j281:auto_generated " "Elaborating entity \"altsyncram_j281\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_j281:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339103802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_avalon_reg SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg " "Elaborating entity \"SoC_cpu_nios2_avalon_reg\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_avalon_reg" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339103904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_break SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_break:the_SoC_cpu_nios2_oci_break " "Elaborating entity \"SoC_cpu_nios2_oci_break\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_break:the_SoC_cpu_nios2_oci_break\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_break" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339103953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_xbrk SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_xbrk:the_SoC_cpu_nios2_oci_xbrk " "Elaborating entity \"SoC_cpu_nios2_oci_xbrk\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_xbrk:the_SoC_cpu_nios2_oci_xbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_xbrk" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339104013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_dbrk SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_dbrk:the_SoC_cpu_nios2_oci_dbrk " "Elaborating entity \"SoC_cpu_nios2_oci_dbrk\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_dbrk:the_SoC_cpu_nios2_oci_dbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_dbrk" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339104069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_itrace SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_itrace:the_SoC_cpu_nios2_oci_itrace " "Elaborating entity \"SoC_cpu_nios2_oci_itrace\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_itrace:the_SoC_cpu_nios2_oci_itrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_itrace" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339104120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_dtrace SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_dtrace:the_SoC_cpu_nios2_oci_dtrace " "Elaborating entity \"SoC_cpu_nios2_oci_dtrace\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_dtrace:the_SoC_cpu_nios2_oci_dtrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_dtrace" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339104269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_td_mode SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_dtrace:the_SoC_cpu_nios2_oci_dtrace\|SoC_cpu_nios2_oci_td_mode:SoC_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SoC_cpu_nios2_oci_td_mode\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_dtrace:the_SoC_cpu_nios2_oci_dtrace\|SoC_cpu_nios2_oci_td_mode:SoC_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "SoC_cpu_nios2_oci_trc_ctrl_td_mode" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339104320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_fifo SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo " "Elaborating entity \"SoC_cpu_nios2_oci_fifo\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_fifo" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339104500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_compute_input_tm_cnt SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo\|SoC_cpu_nios2_oci_compute_input_tm_cnt:the_SoC_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"SoC_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo\|SoC_cpu_nios2_oci_compute_input_tm_cnt:the_SoC_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_compute_input_tm_cnt" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339104537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_fifo_wrptr_inc SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo\|SoC_cpu_nios2_oci_fifo_wrptr_inc:the_SoC_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"SoC_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo\|SoC_cpu_nios2_oci_fifo_wrptr_inc:the_SoC_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_fifo_wrptr_inc" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339104586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_fifo_cnt_inc SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo\|SoC_cpu_nios2_oci_fifo_cnt_inc:the_SoC_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"SoC_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo\|SoC_cpu_nios2_oci_fifo_cnt_inc:the_SoC_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_fifo_cnt_inc" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339104715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_oci_test_bench SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo\|SoC_cpu_oci_test_bench:the_SoC_cpu_oci_test_bench " "Elaborating entity \"SoC_cpu_oci_test_bench\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo\|SoC_cpu_oci_test_bench:the_SoC_cpu_oci_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_oci_test_bench" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339104754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_pib SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_pib:the_SoC_cpu_nios2_oci_pib " "Elaborating entity \"SoC_cpu_nios2_oci_pib\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_pib:the_SoC_cpu_nios2_oci_pib\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_pib" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339104804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_im SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im " "Elaborating entity \"SoC_cpu_nios2_oci_im\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_im" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339104866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_jtag_debug_module_wrapper SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper " "Elaborating entity \"SoC_cpu_jtag_debug_module_wrapper\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_jtag_debug_module_wrapper" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339104916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_jtag_debug_module_tck SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck " "Elaborating entity \"SoC_cpu_jtag_debug_module_tck\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" "the_SoC_cpu_jtag_debug_module_tck" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339104953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_jtag_debug_module_sysclk SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk " "Elaborating entity \"SoC_cpu_jtag_debug_module_sysclk\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" "the_SoC_cpu_jtag_debug_module_sysclk" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339105006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" "SoC_cpu_jtag_debug_module_phy" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339105128 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713339105159 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy " "Instantiated megafunction \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339105159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339105159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339105159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339105159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339105159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339105159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339105159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339105159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339105159 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713339105159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "f:/altera/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339105164 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "f:/altera/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339105203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_sdram SoC:inst\|SoC_sdram:sdram " "Elaborating entity \"SoC_sdram\" for hierarchy \"SoC:inst\|SoC_sdram:sdram\"" {  } { { "SoC/synthesis/SoC.v" "sdram" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/SoC.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339105215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_sdram_input_efifo_module SoC:inst\|SoC_sdram:sdram\|SoC_sdram_input_efifo_module:the_SoC_sdram_input_efifo_module " "Elaborating entity \"SoC_sdram_input_efifo_module\" for hierarchy \"SoC:inst\|SoC_sdram:sdram\|SoC_sdram_input_efifo_module:the_SoC_sdram_input_efifo_module\"" {  } { { "SoC/synthesis/submodules/SoC_sdram.v" "the_SoC_sdram_input_efifo_module" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339105277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_Custom_Instruction SoC:inst\|CRC_Custom_Instruction:crc " "Elaborating entity \"CRC_Custom_Instruction\" for hierarchy \"SoC:inst\|CRC_Custom_Instruction:crc\"" {  } { { "SoC/synthesis/SoC.v" "crc" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/SoC.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339105321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_Component SoC:inst\|CRC_Custom_Instruction:crc\|CRC_Component:wrapper_wiring " "Elaborating entity \"CRC_Component\" for hierarchy \"SoC:inst\|CRC_Custom_Instruction:crc\|CRC_Component:wrapper_wiring\"" {  } { { "SoC/synthesis/submodules/CRC_Custom_Instruction.v" "wrapper_wiring" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/CRC_Custom_Instruction.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339105356 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 CRC_Component.v(114) " "Verilog HDL assignment warning at CRC_Component.v(114): truncated value with size 34 to match size of target (32)" {  } { { "SoC/synthesis/submodules/CRC_Component.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/CRC_Component.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713339105389 "|TopLevel|SoC:inst|CRC_Custom_Instruction:crc|CRC_Component:wrapper_wiring"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 CRC_Component.v(163) " "Verilog HDL assignment warning at CRC_Component.v(163): truncated value with size 34 to match size of target (32)" {  } { { "SoC/synthesis/submodules/CRC_Component.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/CRC_Component.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713339105389 "|TopLevel|SoC:inst|CRC_Custom_Instruction:crc|CRC_Component:wrapper_wiring"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 CRC_Component.v(219) " "Verilog HDL assignment warning at CRC_Component.v(219): truncated value with size 34 to match size of target (32)" {  } { { "SoC/synthesis/submodules/CRC_Component.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/CRC_Component.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713339105389 "|TopLevel|SoC:inst|CRC_Custom_Instruction:crc|CRC_Component:wrapper_wiring"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_Shift_Block SoC:inst\|CRC_Custom_Instruction:crc\|CRC_Component:wrapper_wiring\|XOR_Shift_Block:cascade_block0 " "Elaborating entity \"XOR_Shift_Block\" for hierarchy \"SoC:inst\|CRC_Custom_Instruction:crc\|CRC_Component:wrapper_wiring\|XOR_Shift_Block:cascade_block0\"" {  } { { "SoC/synthesis/submodules/CRC_Component.v" "cascade_block0" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/CRC_Component.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339105391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_Shift SoC:inst\|CRC_Custom_Instruction:crc\|CRC_Component:wrapper_wiring\|XOR_Shift_Block:cascade_block0\|XOR_Shift:bit_0 " "Elaborating entity \"XOR_Shift\" for hierarchy \"SoC:inst\|CRC_Custom_Instruction:crc\|CRC_Component:wrapper_wiring\|XOR_Shift_Block:cascade_block0\|XOR_Shift:bit_0\"" {  } { { "SoC/synthesis/submodules/CRC_Component.v" "bit_0" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/CRC_Component.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339105421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_high_resolution_timer SoC:inst\|SoC_high_resolution_timer:high_resolution_timer " "Elaborating entity \"SoC_high_resolution_timer\" for hierarchy \"SoC:inst\|SoC_high_resolution_timer:high_resolution_timer\"" {  } { { "SoC/synthesis/SoC.v" "high_resolution_timer" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/SoC.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339105606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator SoC:inst\|altera_customins_master_translator:cpu_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"SoC:inst\|altera_customins_master_translator:cpu_custom_instruction_master_translator\"" {  } { { "SoC/synthesis/SoC.v" "cpu_custom_instruction_master_translator" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/SoC.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339105672 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ci_slave_multi_result altera_customins_master_translator.v(51) " "Output port \"ci_slave_multi_result\" at altera_customins_master_translator.v(51) has no driver" {  } { { "SoC/synthesis/submodules/altera_customins_master_translator.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_customins_master_translator.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1713339105722 "|TopLevel|SoC:inst|altera_customins_master_translator:cpu_custom_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_custom_instruction_master_comb_xconnect SoC:inst\|SoC_cpu_custom_instruction_master_comb_xconnect:cpu_custom_instruction_master_comb_xconnect " "Elaborating entity \"SoC_cpu_custom_instruction_master_comb_xconnect\" for hierarchy \"SoC:inst\|SoC_cpu_custom_instruction_master_comb_xconnect:cpu_custom_instruction_master_comb_xconnect\"" {  } { { "SoC/synthesis/SoC.v" "cpu_custom_instruction_master_comb_xconnect" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/SoC.v" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339105740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator SoC:inst\|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"SoC:inst\|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0\"" {  } { { "SoC/synthesis/SoC.v" "cpu_custom_instruction_master_comb_slave_translator0" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/SoC.v" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339105818 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "SoC/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713339105905 "|TopLevel|SoC:inst|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "SoC/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713339105905 "|TopLevel|SoC:inst|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "SoC/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713339105905 "|TopLevel|SoC:inst|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0 SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"SoC_mm_interconnect_0\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\"" {  } { { "SoC/synthesis/SoC.v" "mm_interconnect_0" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/SoC.v" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339105913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:clock_crossing_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:clock_crossing_bridge_m0_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "clock_crossing_bridge_m0_translator" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339106050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "timer_s1_translator" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339106101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339106185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339106250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "timer_s1_translator_avalon_universal_slave_0_agent" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339106304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339106353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339106423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_addr_router SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"SoC_mm_interconnect_0_addr_router\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router:addr_router\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "addr_router" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339106549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_addr_router_default_decode SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router:addr_router\|SoC_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router:addr_router\|SoC_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339106607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_id_router SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router:id_router " "Elaborating entity \"SoC_mm_interconnect_0_id_router\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router:id_router\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "id_router" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339106663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_id_router_default_decode SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router:id_router\|SoC_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_0_id_router_default_decode\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router:id_router\|SoC_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339106722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "limiter" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339106807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_cmd_xbar_demux SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"SoC_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cmd_xbar_demux" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339106865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_cmd_xbar_mux SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"SoC_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cmd_xbar_mux" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339106953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_rsp_xbar_demux SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"SoC_mm_interconnect_0_rsp_xbar_demux\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "rsp_xbar_demux" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339107032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_rsp_xbar_mux SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"SoC_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "rsp_xbar_mux" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339107140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_mux.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339107204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339107314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1 SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"SoC_mm_interconnect_1\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\"" {  } { { "SoC/synthesis/SoC.v" "mm_interconnect_1" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/SoC.v" 561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339107405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cpu_instruction_master_translator" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339107579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cpu_data_master_translator" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339107617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cpu_jtag_debug_module_translator" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339107653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "sdram_s1_translator" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339107695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_out_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_out_s1_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "led_out_s1_translator" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339107735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "jtag_uart_avalon_jtag_slave_translator" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339107771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:clock_crossing_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:clock_crossing_bridge_s0_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "clock_crossing_bridge_s0_translator" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339107810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pll_pll_slave_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "pll_pll_slave_translator" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 1005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339107852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 1087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339107892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 1169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339107950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 1252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339108005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339108063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 1293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339108135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 1417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339108212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 1789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339108343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 1954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339108463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_addr_router SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_addr_router:addr_router " "Elaborating entity \"SoC_mm_interconnect_1_addr_router\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_addr_router:addr_router\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "addr_router" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 1970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339108543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_addr_router_default_decode SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_addr_router:addr_router\|SoC_mm_interconnect_1_addr_router_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_1_addr_router_default_decode\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_addr_router:addr_router\|SoC_mm_interconnect_1_addr_router_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339108656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_addr_router_001 SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_addr_router_001:addr_router_001 " "Elaborating entity \"SoC_mm_interconnect_1_addr_router_001\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_addr_router_001:addr_router_001\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "addr_router_001" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 1986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339108722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_addr_router_001_default_decode SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_addr_router_001:addr_router_001\|SoC_mm_interconnect_1_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_1_addr_router_001_default_decode\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_addr_router_001:addr_router_001\|SoC_mm_interconnect_1_addr_router_001_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router_001.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router_001.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339108780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_id_router SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router:id_router " "Elaborating entity \"SoC_mm_interconnect_1_id_router\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router:id_router\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "id_router" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339108838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_id_router_default_decode SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router:id_router\|SoC_mm_interconnect_1_id_router_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_1_id_router_default_decode\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router:id_router\|SoC_mm_interconnect_1_id_router_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339108904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_id_router_002 SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router_002:id_router_002 " "Elaborating entity \"SoC_mm_interconnect_1_id_router_002\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router_002:id_router_002\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "id_router_002" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339108973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_id_router_002_default_decode SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router_002:id_router_002\|SoC_mm_interconnect_1_id_router_002_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_1_id_router_002_default_decode\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router_002:id_router_002\|SoC_mm_interconnect_1_id_router_002_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_002.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339109029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_id_router_005 SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router_005:id_router_005 " "Elaborating entity \"SoC_mm_interconnect_1_id_router_005\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router_005:id_router_005\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "id_router_005" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339109105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_id_router_005_default_decode SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router_005:id_router_005\|SoC_mm_interconnect_1_id_router_005_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_1_id_router_005_default_decode\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router_005:id_router_005\|SoC_mm_interconnect_1_id_router_005_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_005.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_005.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339109167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_cmd_xbar_demux SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"SoC_mm_interconnect_1_cmd_xbar_demux\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cmd_xbar_demux" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339109204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_cmd_xbar_demux_001 SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"SoC_mm_interconnect_1_cmd_xbar_demux_001\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cmd_xbar_demux_001" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339109270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_cmd_xbar_mux SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"SoC_mm_interconnect_1_cmd_xbar_mux\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cmd_xbar_mux" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339109346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_mux.sv" "arb" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339109416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339109479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_cmd_xbar_mux_002 SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_mux_002:cmd_xbar_mux_002 " "Elaborating entity \"SoC_mm_interconnect_1_cmd_xbar_mux_002\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_mux_002:cmd_xbar_mux_002\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cmd_xbar_mux_002" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339109628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_cmd_xbar_mux_005 SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_mux_005:cmd_xbar_mux_005 " "Elaborating entity \"SoC_mm_interconnect_1_cmd_xbar_mux_005\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_mux_005:cmd_xbar_mux_005\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cmd_xbar_mux_005" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339109705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_rsp_xbar_demux_002 SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"SoC_mm_interconnect_1_rsp_xbar_demux_002\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "rsp_xbar_demux_002" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339109786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_rsp_xbar_demux_005 SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_demux_005:rsp_xbar_demux_005 " "Elaborating entity \"SoC_mm_interconnect_1_rsp_xbar_demux_005\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_demux_005:rsp_xbar_demux_005\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "rsp_xbar_demux_005" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339109865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_rsp_xbar_mux SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"SoC_mm_interconnect_1_rsp_xbar_mux\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "rsp_xbar_mux" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339109932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_mux.sv" "arb" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339109998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_rsp_xbar_mux_001 SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"SoC_mm_interconnect_1_rsp_xbar_mux_001\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "rsp_xbar_mux_001" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339110067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_mux_001.sv" "arb" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_mux_001.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339110160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339110191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "crosser" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339110221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "SoC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339110251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_irq_mapper SoC:inst\|SoC_irq_mapper:irq_mapper " "Elaborating entity \"SoC_irq_mapper\" for hierarchy \"SoC:inst\|SoC_irq_mapper:irq_mapper\"" {  } { { "SoC/synthesis/SoC.v" "irq_mapper" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/SoC.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339110321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser SoC:inst\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"SoC:inst\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "SoC/synthesis/SoC.v" "irq_synchronizer" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/SoC.v" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339110348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle SoC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"SoC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "SoC/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339110451 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"SoC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "SoC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713339110498 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"SoC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339110499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339110499 ""}  } { { "SoC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713339110499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer SoC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"SoC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "f:/altera/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339110506 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SoC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u SoC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"SoC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"SoC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "f:/altera/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "SoC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339110552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SoC:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SoC:inst\|altera_reset_controller:rst_controller\"" {  } { { "SoC/synthesis/SoC.v" "rst_controller" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/SoC.v" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339110586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SoC:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SoC:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339110638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SoC:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SoC:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339110689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SoC:inst\|altera_reset_controller:rst_controller_003 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SoC:inst\|altera_reset_controller:rst_controller_003\"" {  } { { "SoC/synthesis/SoC.v" "rst_controller_003" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/SoC.v" 844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339110771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SoC:inst\|altera_reset_controller:rst_controller_004 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SoC:inst\|altera_reset_controller:rst_controller_004\"" {  } { { "SoC/synthesis/SoC.v" "rst_controller_004" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/SoC.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339110838 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1713339132580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 22 " "Parameter WIDTH_A set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1713339132580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1713339132580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4 " "Parameter NUMWORDS_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1713339132580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 22 " "Parameter WIDTH_B set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1713339132580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1713339132580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4 " "Parameter NUMWORDS_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1713339132580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1713339132580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1713339132580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1713339132580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1713339132580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1713339132580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1713339132580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1713339132580 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1713339132580 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1713339132580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 23 " "Parameter WIDTH_A set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1713339132580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1713339132580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4 " "Parameter NUMWORDS_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1713339132580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 23 " "Parameter WIDTH_B set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1713339132580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1713339132580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4 " "Parameter NUMWORDS_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1713339132580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1713339132580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1713339132580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1713339132580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1713339132580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1713339132580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1713339132580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1713339132580 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1713339132580 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1713339132580 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713339132813 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339132813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 22 " "Parameter \"WIDTH_A\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339132813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339132813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4 " "Parameter \"NUMWORDS_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339132813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 22 " "Parameter \"WIDTH_B\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339132813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339132813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4 " "Parameter \"NUMWORDS_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339132813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339132813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339132813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339132813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339132813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339132813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339132813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339132813 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713339132813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40d1 " "Found entity 1: altsyncram_40d1" {  } { { "db/altsyncram_40d1.tdf" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/db/altsyncram_40d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339132993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339132993 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713339133186 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339133186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 23 " "Parameter \"WIDTH_A\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339133186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339133186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4 " "Parameter \"NUMWORDS_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339133186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 23 " "Parameter \"WIDTH_B\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339133186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339133186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4 " "Parameter \"NUMWORDS_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339133186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339133186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339133186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339133186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339133186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339133186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339133186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713339133186 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713339133186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_60d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_60d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_60d1 " "Found entity 1: altsyncram_60d1" {  } { { "db/altsyncram_60d1.tdf" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/db/altsyncram_60d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713339133335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713339133335 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1713339134493 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SoC/synthesis/submodules/SoC_sdram.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_sdram.v" 440 -1 0 } } { "SoC/synthesis/submodules/SoC_sdram.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_sdram.v" 354 -1 0 } } { "SoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 3235 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 4233 -1 0 } } { "SoC/synthesis/submodules/SoC_sdram.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_sdram.v" 304 -1 0 } } { "SoC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_merlin_master_agent.sv" 279 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "f:/altera/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "f:/altera/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "SoC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "SoC/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_avalon_dc_fifo.v" 180 -1 0 } } { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 393 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 3827 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "f:/altera/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 611 -1 0 } } { "SoC/synthesis/submodules/SoC_pll.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_pll.v" 247 -1 0 } } { "SoC/synthesis/submodules/SoC_timer.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_timer.v" 166 -1 0 } } { "SoC/synthesis/submodules/SoC_high_resolution_timer.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_high_resolution_timer.v" 166 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1713339134977 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1713339134980 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CKE VCC " "Pin \"SDRAM_CKE\" is stuck at VCC" {  } { { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 432 640 816 448 "SDRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1713339139277 "|TopLevel|SDRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1713339139277 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713339140431 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "127 " "127 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1713339145051 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Education/Academic/workspaces/co503_labs/lab02/TopLevel.map.smsg " "Generated suppressed messages file E:/Education/Academic/workspaces/co503_labs/lab02/TopLevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1713339146511 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1713339149359 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713339149359 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3393 " "Implemented 3393 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1713339151690 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1713339151690 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1713339151690 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3164 " "Implemented 3164 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1713339151690 ""} { "Info" "ICUT_CUT_TM_RAMS" "157 " "Implemented 157 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1713339151690 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1713339151690 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1713339151690 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1713339152122 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 13:02:32 2024 " "Processing ended: Wed Apr 17 13:02:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1713339152122 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:04 " "Elapsed time: 00:01:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1713339152122 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1713339152122 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1713339152122 ""}
