{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606178839255 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606178839255 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 23 21:47:19 2020 " "Processing started: Mon Nov 23 21:47:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606178839255 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1606178839255 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off fpga-riscv32-minimal -c fpga-riscv32-minimal " "Command: quartus_eda --read_settings_files=off --write_settings_files=off fpga-riscv32-minimal -c fpga-riscv32-minimal" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1606178839255 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1606178840236 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fpga-riscv32-minimal.vho F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/ simulation " "Generated file fpga-riscv32-minimal.vho in folder \"F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1606178840291 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "F:/QuartusProjects/fpga-riscv32-minimal/timing/stamp//fpga-riscv32-minimal_8_h7_1100mv_85c_board_slow.mod F:/QuartusProjects/fpga-riscv32-minimal/timing/stamp//fpga-riscv32-minimal_8_h7_1100mv_85c_board_slow.data " "Generated files \"F:/QuartusProjects/fpga-riscv32-minimal/timing/stamp//fpga-riscv32-minimal_8_h7_1100mv_85c_board_slow.mod\" and \"F:/QuartusProjects/fpga-riscv32-minimal/timing/stamp//fpga-riscv32-minimal_8_h7_1100mv_85c_board_slow.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1606178840416 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "F:/QuartusProjects/fpga-riscv32-minimal/timing/stamp//fpga-riscv32-minimal_8_h7_1100mv_0c_board_slow.mod F:/QuartusProjects/fpga-riscv32-minimal/timing/stamp//fpga-riscv32-minimal_8_h7_1100mv_0c_board_slow.data " "Generated files \"F:/QuartusProjects/fpga-riscv32-minimal/timing/stamp//fpga-riscv32-minimal_8_h7_1100mv_0c_board_slow.mod\" and \"F:/QuartusProjects/fpga-riscv32-minimal/timing/stamp//fpga-riscv32-minimal_8_h7_1100mv_0c_board_slow.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1606178840422 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "F:/QuartusProjects/fpga-riscv32-minimal/timing/stamp//fpga-riscv32-minimal_min_1100mv_0c_board_fast.mod F:/QuartusProjects/fpga-riscv32-minimal/timing/stamp//fpga-riscv32-minimal_min_1100mv_0c_board_fast.data " "Generated files \"F:/QuartusProjects/fpga-riscv32-minimal/timing/stamp//fpga-riscv32-minimal_min_1100mv_0c_board_fast.mod\" and \"F:/QuartusProjects/fpga-riscv32-minimal/timing/stamp//fpga-riscv32-minimal_min_1100mv_0c_board_fast.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1606178840428 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "F:/QuartusProjects/fpga-riscv32-minimal/timing/stamp//fpga-riscv32-minimal_min_1100mv_85c_board_fast.mod F:/QuartusProjects/fpga-riscv32-minimal/timing/stamp//fpga-riscv32-minimal_min_1100mv_85c_board_fast.data " "Generated files \"F:/QuartusProjects/fpga-riscv32-minimal/timing/stamp//fpga-riscv32-minimal_min_1100mv_85c_board_fast.mod\" and \"F:/QuartusProjects/fpga-riscv32-minimal/timing/stamp//fpga-riscv32-minimal_min_1100mv_85c_board_fast.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1606178840438 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "F:/QuartusProjects/fpga-riscv32-minimal/timing/stamp//fpga-riscv32-minimal_board.mod F:/QuartusProjects/fpga-riscv32-minimal/timing/stamp//fpga-riscv32-minimal_board.data " "Generated files \"F:/QuartusProjects/fpga-riscv32-minimal/timing/stamp//fpga-riscv32-minimal_board.mod\" and \"F:/QuartusProjects/fpga-riscv32-minimal/timing/stamp//fpga-riscv32-minimal_board.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1606178840440 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606178840526 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 23 21:47:20 2020 " "Processing ended: Mon Nov 23 21:47:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606178840526 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606178840526 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606178840526 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1606178840526 ""}
