Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath1_tb_behav xil_defaultlib.datapath1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfAdder
Compiling module xil_defaultlib.flipFlop
Compiling module xil_defaultlib.instMem
Compiling module xil_defaultlib.regFetchtoDecode
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.regDecodetoExecute
Compiling module xil_defaultlib.fullAdder
Compiling module xil_defaultlib.mux3to1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.regExecutetoMem1
Compiling module xil_defaultlib.datamem
Compiling module xil_defaultlib.regMemtoWB
Compiling module xil_defaultlib.controlHazards
Compiling module xil_defaultlib.datapath1
Compiling module xil_defaultlib.datapath1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot datapath1_tb_behav
