Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition
    Info: Copyright (C) 2022  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sat Dec 10 21:34:06 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/ALU.vhd
    Info (12022): Found design unit 1: ALU-mixed File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/ALU.vhd Line: 34
    Info (12023): Found entity 1: ALU File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/ALU.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/AddSub.vhd
    Info (12022): Found design unit 1: AddSub-structure File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/AddSub.vhd Line: 12
    Info (12023): Found entity 1: addsub File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/AddSub.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd
    Info (12022): Found design unit 1: Barrel_Shifter-mixed File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 33
    Info (12023): Found entity 1: Barrel_Shifter File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/FullAdder.vhd
    Info (12022): Found design unit 1: FullAdder-structure File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/FullAdder.vhd Line: 13
    Info (12023): Found entity 1: FullAdder File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/FullAdder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/5x32decoder.vhd
    Info (12022): Found design unit 1: decoder5x32-dataflow File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/5x32decoder.vhd Line: 10
    Info (12023): Found entity 1: decoder5x32 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/5x32decoder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/Nor.vhd
    Info (12022): Found design unit 1: Norg-dataflow File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/Nor.vhd Line: 31
    Info (12023): Found entity 1: Norg File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/Nor.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/andg2.vhd
    Info (12022): Found design unit 1: andg2-dataflow File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/andg2.vhd Line: 31
    Info (12023): Found entity 1: andg2 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/andg2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/andg6.vhd
    Info (12022): Found design unit 1: andg6-dataflow File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/andg6.vhd Line: 16
    Info (12023): Found entity 1: andg6 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/andg6.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/dffg.vhd
    Info (12022): Found design unit 1: dffg-mixed File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/dffg.vhd Line: 33
    Info (12023): Found entity 1: dffg File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/dffg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/dffgSpecial.vhd
    Info (12022): Found design unit 1: dffgSpecial-mixed File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/dffgSpecial.vhd Line: 33
    Info (12023): Found entity 1: dffgSpecial File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/dffgSpecial.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/flushablereg.vhd
    Info (12022): Found design unit 1: flush_reg-structural File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/flushablereg.vhd Line: 15
    Info (12023): Found entity 1: flush_reg File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/flushablereg.vhd Line: 4
Info (12021): Found 3 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/flushablereg4.vhd
    Info (12022): Found design unit 1: flushpkg File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/flushablereg4.vhd Line: 4
    Info (12022): Found design unit 2: flush_reg_seq-structural File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/flushablereg4.vhd Line: 23
    Info (12023): Found entity 1: flush_reg_seq File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/flushablereg4.vhd Line: 12
Info (12021): Found 3 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/mux32t1.vhd
    Info (12022): Found design unit 1: muxpkg File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/mux32t1.vhd Line: 4
    Info (12022): Found design unit 2: mux32t1-dataflow File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/mux32t1.vhd Line: 18
    Info (12023): Found entity 1: mux32t1 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/mux32t1.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/n_dff.vhd
    Info (12022): Found design unit 1: n_dff-structural File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/n_dff.vhd Line: 14
    Info (12023): Found entity 1: n_dff File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/n_dff.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/notg.vhd
    Info (12022): Found design unit 1: notg-dataflow File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/notg.vhd Line: 11
    Info (12023): Found entity 1: notg File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/notg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/org2.vhd
    Info (12022): Found design unit 1: org2-dataflow File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/org2.vhd Line: 31
    Info (12023): Found entity 1: org2 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/org2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/org5.vhd
    Info (12022): Found design unit 1: org5-dataflow File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/org5.vhd Line: 15
    Info (12023): Found entity 1: org5 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/org5.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/tffg.vhd
    Info (12022): Found design unit 1: tffg-structure File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/tffg.vhd Line: 33
    Info (12023): Found entity 1: tffg File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/tffg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/xorg2.vhd
    Info (12022): Found design unit 1: xorg2-dataflow File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/xorg2.vhd Line: 31
    Info (12023): Found entity 1: xorg2 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/xorg2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Control/Foward.vhd
    Info (12022): Found design unit 1: Foward-behavioral File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Control/Foward.vhd Line: 15
    Info (12023): Found entity 1: Foward File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Control/Foward.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Control/control.vhd
    Info (12022): Found design unit 1: control-behavioral File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Control/control.vhd Line: 29
    Info (12023): Found entity 1: control File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Control/control.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Control/controlhazard.vhd
    Info (12022): Found design unit 1: controlhazards-behavioral File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Control/controlhazard.vhd Line: 12
    Info (12023): Found entity 1: controlhazards File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Control/controlhazard.vhd Line: 4
Info (12021): Found 2 design units, including 0 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/MIPS_types.vhd
    Info (12022): Found design unit 1: MIPS_types File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/MIPS_types.vhd Line: 15
    Info (12022): Found design unit 2: MIPS_types-body File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/MIPS_types.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/PC/pc.vhd
    Info (12022): Found design unit 1: pc-behavioral File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/PC/pc.vhd Line: 20
    Info (12023): Found entity 1: pc File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/PC/pc.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd
    Info (12022): Found design unit 1: regfile-mixed File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 17
    Info (12023): Found entity 1: regfile File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd
    Info (12022): Found design unit 1: MIPS_Processor-structure File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd Line: 36
    Info (12023): Found entity 1: MIPS_Processor File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd
    Info (12022): Found design unit 1: mem-rtl File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 27
    Info (12023): Found entity 1: mem File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 8
Info (12127): Elaborating entity "MIPS_Processor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(55): object "s_Halt" assigned a value but never read File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd Line: 55
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(58): object "s_Ovfl" assigned a value but never read File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd Line: 58
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(172): object "s_equal" assigned a value but never read File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd Line: 172
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(175): object "s_INST5" assigned a value but never read File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd Line: 175
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(175): object "s_DMEMOUT2" assigned a value but never read File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd Line: 175
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(179): object "s_PCP43" assigned a value but never read File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd Line: 179
Info (12128): Elaborating entity "mem" for hierarchy "mem:IMem" File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd Line: 191
Info (12128): Elaborating entity "control" for hierarchy "control:ControlUnit" File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd Line: 210
Info (12128): Elaborating entity "Foward" for hierarchy "Foward:Fowarding" File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd Line: 238
Info (12128): Elaborating entity "controlhazards" for hierarchy "controlhazards:ControlHazard" File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd Line: 248
Info (12128): Elaborating entity "notg" for hierarchy "controlhazards:ControlHazard|notg:\NOTG0:0:NOTI0" File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Control/controlhazard.vhd Line: 53
Info (12128): Elaborating entity "andg6" for hierarchy "controlhazards:ControlHazard|andg6:AND2" File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Control/controlhazard.vhd Line: 65
Info (12128): Elaborating entity "org5" for hierarchy "controlhazards:ControlHazard|org5:ORG" File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Control/controlhazard.vhd Line: 96
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:MathUnit" File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd Line: 263
Info (12128): Elaborating entity "Barrel_Shifter" for hierarchy "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter" File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/ALU.vhd Line: 107
Info (10041): Inferred latch for "s_sra[0]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[1]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[2]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[3]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[4]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[5]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[6]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[7]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[8]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[9]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[10]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[11]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[12]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[13]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[14]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[15]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[16]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[17]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[18]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[19]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[20]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[21]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[22]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[23]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[24]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[25]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[26]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[27]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[28]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[29]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[30]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[31]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_srl[0]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[1]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[2]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[3]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[4]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[5]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[6]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[7]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[8]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[9]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[10]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[11]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[12]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[13]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[14]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[15]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[16]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[17]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[18]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[19]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[20]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[21]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[22]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[23]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[24]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[25]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[26]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[27]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[28]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[29]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[30]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[31]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_sll[0]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[1]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[2]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[3]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[4]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[5]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[6]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[7]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[8]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[9]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[10]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[11]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[12]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[13]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[14]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[15]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[16]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[17]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[18]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[19]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[20]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[21]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[22]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[23]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[24]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[25]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[26]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[27]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[28]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[29]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[30]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[31]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (12128): Elaborating entity "andg2" for hierarchy "ALU:MathUnit|andg2:\g_Andg_N:0:andi" File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/ALU.vhd Line: 114
Info (12128): Elaborating entity "org2" for hierarchy "ALU:MathUnit|org2:\g_Org_N:0:orgi" File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/ALU.vhd Line: 121
Info (12128): Elaborating entity "xorg2" for hierarchy "ALU:MathUnit|xorg2:\g_Xorg_N:0:xorgi" File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/ALU.vhd Line: 128
Info (12128): Elaborating entity "Norg" for hierarchy "ALU:MathUnit|Norg:\g_Nor2_N:0:Nor2i" File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/ALU.vhd Line: 135
Info (12128): Elaborating entity "addsub" for hierarchy "ALU:MathUnit|addsub:g_addsub" File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/ALU.vhd Line: 141
Info (12128): Elaborating entity "FullAdder" for hierarchy "ALU:MathUnit|addsub:g_addsub|FullAdder:g_FullAdder" File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/AddSub.vhd Line: 33
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:Registers" File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd Line: 286
Info (10041): Inferred latch for "o_RDATA1[0]" at regfile.vhd(107) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Info (10041): Inferred latch for "o_RDATA1[1]" at regfile.vhd(107) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Info (10041): Inferred latch for "o_RDATA1[2]" at regfile.vhd(107) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Info (10041): Inferred latch for "o_RDATA1[3]" at regfile.vhd(107) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Info (10041): Inferred latch for "o_RDATA1[4]" at regfile.vhd(107) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Info (10041): Inferred latch for "o_RDATA1[5]" at regfile.vhd(107) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Info (10041): Inferred latch for "o_RDATA1[6]" at regfile.vhd(107) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Info (10041): Inferred latch for "o_RDATA1[7]" at regfile.vhd(107) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Info (10041): Inferred latch for "o_RDATA1[8]" at regfile.vhd(107) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Info (10041): Inferred latch for "o_RDATA1[9]" at regfile.vhd(107) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Info (10041): Inferred latch for "o_RDATA1[10]" at regfile.vhd(107) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Info (10041): Inferred latch for "o_RDATA1[11]" at regfile.vhd(107) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Info (10041): Inferred latch for "o_RDATA1[12]" at regfile.vhd(107) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Info (10041): Inferred latch for "o_RDATA1[13]" at regfile.vhd(107) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Info (10041): Inferred latch for "o_RDATA1[14]" at regfile.vhd(107) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Info (10041): Inferred latch for "o_RDATA1[15]" at regfile.vhd(107) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Info (10041): Inferred latch for "o_RDATA1[16]" at regfile.vhd(107) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Info (10041): Inferred latch for "o_RDATA1[17]" at regfile.vhd(107) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Info (10041): Inferred latch for "o_RDATA1[18]" at regfile.vhd(107) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Info (10041): Inferred latch for "o_RDATA1[19]" at regfile.vhd(107) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Info (10041): Inferred latch for "o_RDATA1[20]" at regfile.vhd(107) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Info (10041): Inferred latch for "o_RDATA1[21]" at regfile.vhd(107) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Info (10041): Inferred latch for "o_RDATA1[22]" at regfile.vhd(107) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Info (10041): Inferred latch for "o_RDATA1[23]" at regfile.vhd(107) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Info (10041): Inferred latch for "o_RDATA1[24]" at regfile.vhd(107) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Info (10041): Inferred latch for "o_RDATA1[25]" at regfile.vhd(107) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Info (10041): Inferred latch for "o_RDATA1[26]" at regfile.vhd(107) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Info (10041): Inferred latch for "o_RDATA1[27]" at regfile.vhd(107) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Info (10041): Inferred latch for "o_RDATA1[28]" at regfile.vhd(107) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Info (10041): Inferred latch for "o_RDATA1[29]" at regfile.vhd(107) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Info (10041): Inferred latch for "o_RDATA1[30]" at regfile.vhd(107) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Info (10041): Inferred latch for "o_RDATA1[31]" at regfile.vhd(107) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Info (10041): Inferred latch for "o_RDATA0[0]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[1]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[2]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[3]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[4]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[5]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[6]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[7]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[8]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[9]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[10]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[11]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[12]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[13]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[14]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[15]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[16]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[17]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[18]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[19]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[20]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[21]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[22]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[23]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[24]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[25]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[26]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[27]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[28]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[29]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[30]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[31]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "s_WRITELINES[1]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[2]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[3]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[4]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[5]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[6]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[7]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[8]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[9]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[10]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[11]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[12]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[13]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[14]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[15]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[16]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[17]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[18]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[19]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[20]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[21]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[22]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[23]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[24]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[25]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[26]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[27]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[28]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[29]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[30]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[31]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (12128): Elaborating entity "n_dff" for hierarchy "regfile:Registers|n_dff:\REGS:0:REGI" File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 31
Info (12128): Elaborating entity "dffg" for hierarchy "regfile:Registers|n_dff:\REGS:0:REGI|dffg:\G_NDFF:0:DFFI" File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/n_dff.vhd Line: 26
Info (12128): Elaborating entity "flush_reg" for hierarchy "flush_reg:PCP40" File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd Line: 318
Info (12128): Elaborating entity "dffgSpecial" for hierarchy "dffgSpecial:PC" File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd Line: 363
Info (12128): Elaborating entity "flush_reg" for hierarchy "flush_reg:C2" File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd Line: 371
Info (12128): Elaborating entity "n_dff" for hierarchy "flush_reg:C2|n_dff:NREG" File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/flushablereg.vhd Line: 34
Info (12128): Elaborating entity "n_dff" for hierarchy "n_dff:DEST2" File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd Line: 433
Info (12128): Elaborating entity "flush_reg" for hierarchy "flush_reg:SHAMT2" File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd Line: 495
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[0]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[0]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[0]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[1]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[1]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[1]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[2]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[2]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[2]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[3]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[3]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[3]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[4]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[4]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[4]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[5]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[5]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[5]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[6]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[6]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[6]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[7]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[7]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[7]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[8]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[8]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[8]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[9]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[9]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[9]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[10]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[10]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[10]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[11]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[11]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[11]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[12]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[12]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[12]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[13]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[13]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[13]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[14]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[14]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[14]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[15]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[15]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[15]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[16]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[16]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[16]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[17]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[17]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[17]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[18]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[18]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[18]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[19]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[19]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[19]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[20]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[20]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[20]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[21]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[21]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[21]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[22]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[22]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[22]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[23]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[23]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[23]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[24]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[24]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[24]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[25]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[25]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[25]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[26]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[26]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[26]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[27]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[27]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[27]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[28]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[28]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[28]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[29]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[29]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[29]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[30]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[30]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[30]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[31]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[31]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[31]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA0[0]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA1[0]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA1[31]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA0[4]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA0[3]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA0[2]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA0[1]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA1[1]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA1[2]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA1[3]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA1[4]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA0[5]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA1[5]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA0[6]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA1[6]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA0[7]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA1[7]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA0[8]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA1[8]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA0[9]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA1[9]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA0[10]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA1[10]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA0[11]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA1[11]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA0[12]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA1[12]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA0[13]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA1[13]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA0[14]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA1[14]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA0[15]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA1[15]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA0[16]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA1[16]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA0[17]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA1[17]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA0[18]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA1[18]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA0[19]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA1[19]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA0[20]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA1[20]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA0[21]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA1[21]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA0[22]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA1[22]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA0[23]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA1[23]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA0[24]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA1[24]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA0[25]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA1[25]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA0[26]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA1[26]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA0[27]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA1[27]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA0[28]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA1[28]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA0[29]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA1[29]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA0[30]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA1[30]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 107
Warning (14026): LATCH primitive "regfile:Registers|o_RDATA0[31]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "mem:DMem|ram" is uninferred due to asynchronous read logic File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Info (276007): RAM logic "mem:IMem|ram" is uninferred due to asynchronous read logic File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (276002): Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis
Info (13000): Registers with preset signals will power-up high File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/dffgSpecial.vhd Line: 53
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "iInstAddr[31]" File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
Info (21057): Implemented 115619 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 67 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 115520 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 170 warnings
    Info: Peak virtual memory: 1079 megabytes
    Info: Processing ended: Sat Dec 10 21:37:06 2022
    Info: Elapsed time: 00:03:00
    Info: Total CPU time (on all processors): 00:02:58
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition
    Info: Copyright (C) 2022  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sat Dec 10 21:37:06 2022
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Info: qfit2_default_script.tcl version: #1
Info: Project  = toolflow
Info: Revision = toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE115F29C7 for design "toolflow"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE40F29C7 is compatible
    Info (176445): Device EP4CE40F29I7 is compatible
    Info (176445): Device EP4CE30F29C7 is compatible
    Info (176445): Device EP4CE30F29I7 is compatible
    Info (176445): Device EP4CE55F29C7 is compatible
    Info (176445): Device EP4CE55F29I7 is compatible
    Info (176445): Device EP4CE75F29C7 is compatible
    Info (176445): Device EP4CE75F29I7 is compatible
    Info (176445): Device EP4CE115F29I7 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location P28
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 99 pins of 99 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (332104): Reading SDC File: 'toolflow.sdc'
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000         iCLK
Info (176353): Automatically promoted node iCLK~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd Line: 26
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node iRST~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd Line: 27
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 97 (unused VREF, 2.5V VCCIO, 65 input, 32 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:02:00
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:41
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:06:19
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 28% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 52% of the available device resources in the region that extends from location X23_Y37 to location X33_Y48
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:13:02
Info (11888): Total time spent on timing analysis during the Fitter is 100.04 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:42
Info (144001): Generated suppressed messages file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/internal/QuartusWork/output_files/toolflow.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 2461 megabytes
    Info: Processing ended: Sat Dec 10 22:01:21 2022
    Info: Elapsed time: 00:24:15
    Info: Total CPU time (on all processors): 01:07:06
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition
    Info: Copyright (C) 2022  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sat Dec 10 22:01:22 2022
Info: Command: quartus_asm --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 745 megabytes
    Info: Processing ended: Sat Dec 10 22:01:32 2022
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:10
