
#include "cap_pxc_csr.h"
#include "LogMsg.h"        
using namespace std;
        
cap_pxc_csr_dhs_c_mac_apb_entry_t::cap_pxc_csr_dhs_c_mac_apb_entry_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_dhs_c_mac_apb_entry_t::~cap_pxc_csr_dhs_c_mac_apb_entry_t() { }

cap_pxc_csr_dhs_c_mac_apb_t::cap_pxc_csr_dhs_c_mac_apb_t(string name, cap_csr_base * parent): 
    cap_memory_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_dhs_c_mac_apb_t::~cap_pxc_csr_dhs_c_mac_apb_t() { }

cap_pxc_csr_sta_c_port_phystatus_t::cap_pxc_csr_sta_c_port_phystatus_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_sta_c_port_phystatus_t::~cap_pxc_csr_sta_c_port_phystatus_t() { }

cap_pxc_csr_sat_c_port_cnt15_t::cap_pxc_csr_sat_c_port_cnt15_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_sat_c_port_cnt15_t::~cap_pxc_csr_sat_c_port_cnt15_t() { }

cap_pxc_csr_sat_c_port_cnt14_t::cap_pxc_csr_sat_c_port_cnt14_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_sat_c_port_cnt14_t::~cap_pxc_csr_sat_c_port_cnt14_t() { }

cap_pxc_csr_sat_c_port_cnt13_t::cap_pxc_csr_sat_c_port_cnt13_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_sat_c_port_cnt13_t::~cap_pxc_csr_sat_c_port_cnt13_t() { }

cap_pxc_csr_sat_c_port_cnt12_t::cap_pxc_csr_sat_c_port_cnt12_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_sat_c_port_cnt12_t::~cap_pxc_csr_sat_c_port_cnt12_t() { }

cap_pxc_csr_sat_c_port_cnt11_t::cap_pxc_csr_sat_c_port_cnt11_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_sat_c_port_cnt11_t::~cap_pxc_csr_sat_c_port_cnt11_t() { }

cap_pxc_csr_sat_c_port_cnt10_t::cap_pxc_csr_sat_c_port_cnt10_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_sat_c_port_cnt10_t::~cap_pxc_csr_sat_c_port_cnt10_t() { }

cap_pxc_csr_sat_c_port_cnt9_t::cap_pxc_csr_sat_c_port_cnt9_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_sat_c_port_cnt9_t::~cap_pxc_csr_sat_c_port_cnt9_t() { }

cap_pxc_csr_sat_c_port_cnt8_t::cap_pxc_csr_sat_c_port_cnt8_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_sat_c_port_cnt8_t::~cap_pxc_csr_sat_c_port_cnt8_t() { }

cap_pxc_csr_sat_c_port_cnt7_t::cap_pxc_csr_sat_c_port_cnt7_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_sat_c_port_cnt7_t::~cap_pxc_csr_sat_c_port_cnt7_t() { }

cap_pxc_csr_sat_c_port_cnt6_t::cap_pxc_csr_sat_c_port_cnt6_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_sat_c_port_cnt6_t::~cap_pxc_csr_sat_c_port_cnt6_t() { }

cap_pxc_csr_sat_c_port_cnt5_t::cap_pxc_csr_sat_c_port_cnt5_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_sat_c_port_cnt5_t::~cap_pxc_csr_sat_c_port_cnt5_t() { }

cap_pxc_csr_sat_c_port_cnt4_t::cap_pxc_csr_sat_c_port_cnt4_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_sat_c_port_cnt4_t::~cap_pxc_csr_sat_c_port_cnt4_t() { }

cap_pxc_csr_sat_c_port_cnt3_t::cap_pxc_csr_sat_c_port_cnt3_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_sat_c_port_cnt3_t::~cap_pxc_csr_sat_c_port_cnt3_t() { }

cap_pxc_csr_sat_c_port_cnt2_t::cap_pxc_csr_sat_c_port_cnt2_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_sat_c_port_cnt2_t::~cap_pxc_csr_sat_c_port_cnt2_t() { }

cap_pxc_csr_sat_c_port_cnt1_t::cap_pxc_csr_sat_c_port_cnt1_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_sat_c_port_cnt1_t::~cap_pxc_csr_sat_c_port_cnt1_t() { }

cap_pxc_csr_sat_c_port_cnt0_t::cap_pxc_csr_sat_c_port_cnt0_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_sat_c_port_cnt0_t::~cap_pxc_csr_sat_c_port_cnt0_t() { }

cap_pxc_csr_sta_c_ecc_rxbuf_3_t::cap_pxc_csr_sta_c_ecc_rxbuf_3_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_sta_c_ecc_rxbuf_3_t::~cap_pxc_csr_sta_c_ecc_rxbuf_3_t() { }

cap_pxc_csr_sta_c_ecc_rxbuf_2_t::cap_pxc_csr_sta_c_ecc_rxbuf_2_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_sta_c_ecc_rxbuf_2_t::~cap_pxc_csr_sta_c_ecc_rxbuf_2_t() { }

cap_pxc_csr_sta_c_ecc_rxbuf_1_t::cap_pxc_csr_sta_c_ecc_rxbuf_1_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_sta_c_ecc_rxbuf_1_t::~cap_pxc_csr_sta_c_ecc_rxbuf_1_t() { }

cap_pxc_csr_sta_c_ecc_rxbuf_0_t::cap_pxc_csr_sta_c_ecc_rxbuf_0_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_sta_c_ecc_rxbuf_0_t::~cap_pxc_csr_sta_c_ecc_rxbuf_0_t() { }

cap_pxc_csr_sta_c_tx_fc_credits_t::cap_pxc_csr_sta_c_tx_fc_credits_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_sta_c_tx_fc_credits_t::~cap_pxc_csr_sta_c_tx_fc_credits_t() { }

cap_pxc_csr_cfg_c_mac_ssvid_cap_t::cap_pxc_csr_cfg_c_mac_ssvid_cap_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_cfg_c_mac_ssvid_cap_t::~cap_pxc_csr_cfg_c_mac_ssvid_cap_t() { }

cap_pxc_csr_cfg_c_mac_test_in_t::cap_pxc_csr_cfg_c_mac_test_in_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_cfg_c_mac_test_in_t::~cap_pxc_csr_cfg_c_mac_test_in_t() { }

cap_pxc_csr_sta_c_brsw_t::cap_pxc_csr_sta_c_brsw_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_sta_c_brsw_t::~cap_pxc_csr_sta_c_brsw_t() { }

cap_pxc_csr_cfg_c_brsw_t::cap_pxc_csr_cfg_c_brsw_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_cfg_c_brsw_t::~cap_pxc_csr_cfg_c_brsw_t() { }

cap_pxc_csr_cfg_c_ecc_disable_t::cap_pxc_csr_cfg_c_ecc_disable_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_cfg_c_ecc_disable_t::~cap_pxc_csr_cfg_c_ecc_disable_t() { }

cap_pxc_csr_cfg_c_autonomous_linkwidth_t::cap_pxc_csr_cfg_c_autonomous_linkwidth_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_cfg_c_autonomous_linkwidth_t::~cap_pxc_csr_cfg_c_autonomous_linkwidth_t() { }

cap_pxc_csr_cfg_c_ltr_latency_t::cap_pxc_csr_cfg_c_ltr_latency_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_cfg_c_ltr_latency_t::~cap_pxc_csr_cfg_c_ltr_latency_t() { }

cap_pxc_csr_cfg_c_portgate_close_t::cap_pxc_csr_cfg_c_portgate_close_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_cfg_c_portgate_close_t::~cap_pxc_csr_cfg_c_portgate_close_t() { }

cap_pxc_csr_cfg_c_portgate_open_t::cap_pxc_csr_cfg_c_portgate_open_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_cfg_c_portgate_open_t::~cap_pxc_csr_cfg_c_portgate_open_t() { }

cap_pxc_csr_sta_c_port_rst_t::cap_pxc_csr_sta_c_port_rst_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_sta_c_port_rst_t::~cap_pxc_csr_sta_c_port_rst_t() { }

cap_pxc_csr_sta_c_port_mac_t::cap_pxc_csr_sta_c_port_mac_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_sta_c_port_mac_t::~cap_pxc_csr_sta_c_port_mac_t() { }

cap_pxc_csr_cnt_c_tl_rx_t::cap_pxc_csr_cnt_c_tl_rx_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_cnt_c_tl_rx_t::~cap_pxc_csr_cnt_c_tl_rx_t() { }

cap_pxc_csr_cfg_c_port_mac_t::cap_pxc_csr_cfg_c_port_mac_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_cfg_c_port_mac_t::~cap_pxc_csr_cfg_c_port_mac_t() { }

cap_pxc_csr_cfg_c_mac_k_bar0windows_t::cap_pxc_csr_cfg_c_mac_k_bar0windows_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_cfg_c_mac_k_bar0windows_t::~cap_pxc_csr_cfg_c_mac_k_bar0windows_t() { }

cap_pxc_csr_cfg_c_mac_k_equpreset16_t::cap_pxc_csr_cfg_c_mac_k_equpreset16_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_cfg_c_mac_k_equpreset16_t::~cap_pxc_csr_cfg_c_mac_k_equpreset16_t() { }

cap_pxc_csr_cfg_c_mac_k_equpreset_t::cap_pxc_csr_cfg_c_mac_k_equpreset_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_cfg_c_mac_k_equpreset_t::~cap_pxc_csr_cfg_c_mac_k_equpreset_t() { }

cap_pxc_csr_cfg_c_mac_k_pciconf_t::cap_pxc_csr_cfg_c_mac_k_pciconf_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_cfg_c_mac_k_pciconf_t::~cap_pxc_csr_cfg_c_mac_k_pciconf_t() { }

cap_pxc_csr_cfg_c_mac_k_pexconf_t::cap_pxc_csr_cfg_c_mac_k_pexconf_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_cfg_c_mac_k_pexconf_t::~cap_pxc_csr_cfg_c_mac_k_pexconf_t() { }

cap_pxc_csr_cfg_c_mac_k_lmr_t::cap_pxc_csr_cfg_c_mac_k_lmr_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_cfg_c_mac_k_lmr_t::~cap_pxc_csr_cfg_c_mac_k_lmr_t() { }

cap_pxc_csr_cfg_c_mac_k_rx_cred_t::cap_pxc_csr_cfg_c_mac_k_rx_cred_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_cfg_c_mac_k_rx_cred_t::~cap_pxc_csr_cfg_c_mac_k_rx_cred_t() { }

cap_pxc_csr_cfg_c_mac_k_gen_t::cap_pxc_csr_cfg_c_mac_k_gen_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_cfg_c_mac_k_gen_t::~cap_pxc_csr_cfg_c_mac_k_gen_t() { }

cap_pxc_csr_t::cap_pxc_csr_t(string name, cap_csr_base * parent): 
    cap_block_base(name, parent)  { 
        set_byte_size(8192);
        set_attributes(0,get_name(), 0);
        }
cap_pxc_csr_t::~cap_pxc_csr_t() { }

void cap_pxc_csr_dhs_c_mac_apb_entry_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".cfg_data: 0x" << int_var__cfg_data << dec << endl)
}

void cap_pxc_csr_dhs_c_mac_apb_t::show() {

    for(int ii = 0; ii < 1024; ii++) {
        entry[ii].show();
    }
}

void cap_pxc_csr_sta_c_port_phystatus_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".per_lane: 0x" << int_var__per_lane << dec << endl)
}

void cap_pxc_csr_sat_c_port_cnt15_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".tbd: 0x" << int_var__tbd << dec << endl)
}

void cap_pxc_csr_sat_c_port_cnt14_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".tbd: 0x" << int_var__tbd << dec << endl)
}

void cap_pxc_csr_sat_c_port_cnt13_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".tbd: 0x" << int_var__tbd << dec << endl)
}

void cap_pxc_csr_sat_c_port_cnt12_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".tbd: 0x" << int_var__tbd << dec << endl)
}

void cap_pxc_csr_sat_c_port_cnt11_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".tbd: 0x" << int_var__tbd << dec << endl)
}

void cap_pxc_csr_sat_c_port_cnt10_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".tbd: 0x" << int_var__tbd << dec << endl)
}

void cap_pxc_csr_sat_c_port_cnt9_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".tbd: 0x" << int_var__tbd << dec << endl)
}

void cap_pxc_csr_sat_c_port_cnt8_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".tbd: 0x" << int_var__tbd << dec << endl)
}

void cap_pxc_csr_sat_c_port_cnt7_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".tbd: 0x" << int_var__tbd << dec << endl)
}

void cap_pxc_csr_sat_c_port_cnt6_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".tbd: 0x" << int_var__tbd << dec << endl)
}

void cap_pxc_csr_sat_c_port_cnt5_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".tbd: 0x" << int_var__tbd << dec << endl)
}

void cap_pxc_csr_sat_c_port_cnt4_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".tbd: 0x" << int_var__tbd << dec << endl)
}

void cap_pxc_csr_sat_c_port_cnt3_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".tbd: 0x" << int_var__tbd << dec << endl)
}

void cap_pxc_csr_sat_c_port_cnt2_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".tbd: 0x" << int_var__tbd << dec << endl)
}

void cap_pxc_csr_sat_c_port_cnt1_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".tbd: 0x" << int_var__tbd << dec << endl)
}

void cap_pxc_csr_sat_c_port_cnt0_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".tbd: 0x" << int_var__tbd << dec << endl)
}

void cap_pxc_csr_sta_c_ecc_rxbuf_3_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".uncorrectable: 0x" << int_var__uncorrectable << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".correctable: 0x" << int_var__correctable << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".syndrome: 0x" << int_var__syndrome << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".addr: 0x" << int_var__addr << dec << endl)
}

void cap_pxc_csr_sta_c_ecc_rxbuf_2_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".uncorrectable: 0x" << int_var__uncorrectable << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".correctable: 0x" << int_var__correctable << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".syndrome: 0x" << int_var__syndrome << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".addr: 0x" << int_var__addr << dec << endl)
}

void cap_pxc_csr_sta_c_ecc_rxbuf_1_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".uncorrectable: 0x" << int_var__uncorrectable << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".correctable: 0x" << int_var__correctable << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".syndrome: 0x" << int_var__syndrome << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".addr: 0x" << int_var__addr << dec << endl)
}

void cap_pxc_csr_sta_c_ecc_rxbuf_0_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".uncorrectable: 0x" << int_var__uncorrectable << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".correctable: 0x" << int_var__correctable << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".syndrome: 0x" << int_var__syndrome << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".addr: 0x" << int_var__addr << dec << endl)
}

void cap_pxc_csr_sta_c_tx_fc_credits_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".posted: 0x" << int_var__posted << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".non_posted: 0x" << int_var__non_posted << dec << endl)
}

void cap_pxc_csr_cfg_c_mac_ssvid_cap_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".ssvid: 0x" << int_var__ssvid << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".ssid: 0x" << int_var__ssid << dec << endl)
}

void cap_pxc_csr_cfg_c_mac_test_in_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".dw0: 0x" << int_var__dw0 << dec << endl)
}

void cap_pxc_csr_sta_c_brsw_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".tl_brsw_out: 0x" << int_var__tl_brsw_out << dec << endl)
}

void cap_pxc_csr_cfg_c_brsw_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".tl_brsw_in: 0x" << int_var__tl_brsw_in << dec << endl)
}

void cap_pxc_csr_cfg_c_ecc_disable_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".rxbuf_cor: 0x" << int_var__rxbuf_cor << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".rxbuf_det: 0x" << int_var__rxbuf_det << dec << endl)
}

void cap_pxc_csr_cfg_c_autonomous_linkwidth_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".pm_bwchange: 0x" << int_var__pm_bwchange << dec << endl)
}

void cap_pxc_csr_cfg_c_ltr_latency_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".data: 0x" << int_var__data << dec << endl)
}

void cap_pxc_csr_cfg_c_portgate_close_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".data: 0x" << int_var__data << dec << endl)
}

void cap_pxc_csr_cfg_c_portgate_open_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".data: 0x" << int_var__data << dec << endl)
}

void cap_pxc_csr_sta_c_port_rst_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".status: 0x" << int_var__status << dec << endl)
}

void cap_pxc_csr_sta_c_port_mac_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".ltssm: 0x" << int_var__ltssm << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".dl_up: 0x" << int_var__dl_up << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".portgate_open: 0x" << int_var__portgate_open << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".lp_state: 0x" << int_var__lp_state << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".rc_int_pinstate: 0x" << int_var__rc_int_pinstate << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".pm_turnoffstatus: 0x" << int_var__pm_turnoffstatus << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".pm_clkstatus: 0x" << int_var__pm_clkstatus << dec << endl)
}

void cap_pxc_csr_cnt_c_tl_rx_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".tlp: 0x" << int_var__tlp << dec << endl)
}

void cap_pxc_csr_cfg_c_port_mac_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".reset: 0x" << int_var__reset << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".ltssm_en: 0x" << int_var__ltssm_en << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".ltssm_en_portgate_qual: 0x" << int_var__ltssm_en_portgate_qual << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".cfg_retry_en: 0x" << int_var__cfg_retry_en << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".tl_clock_freq: 0x" << int_var__tl_clock_freq << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".port_type: 0x" << int_var__port_type << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".flush_marker_en: 0x" << int_var__flush_marker_en << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".tx_stream: 0x" << int_var__tx_stream << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".pl_exit_en: 0x" << int_var__pl_exit_en << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".pm_auxpwr: 0x" << int_var__pm_auxpwr << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".pm_event: 0x" << int_var__pm_event << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".pm_data: 0x" << int_var__pm_data << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".pm_turnoffcontrol: 0x" << int_var__pm_turnoffcontrol << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".pm_clkcontrol: 0x" << int_var__pm_clkcontrol << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".inject_lcrc: 0x" << int_var__inject_lcrc << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".inject_ecrc: 0x" << int_var__inject_ecrc << dec << endl)
}

void cap_pxc_csr_cfg_c_mac_k_bar0windows_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".bits227_224: 0x" << int_var__bits227_224 << dec << endl)
}

void cap_pxc_csr_cfg_c_mac_k_equpreset16_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".lane0: 0x" << int_var__lane0 << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".lane1: 0x" << int_var__lane1 << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".lane2: 0x" << int_var__lane2 << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".lane3: 0x" << int_var__lane3 << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".lane4: 0x" << int_var__lane4 << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".lane5: 0x" << int_var__lane5 << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".lane6: 0x" << int_var__lane6 << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".lane7: 0x" << int_var__lane7 << dec << endl)
}

void cap_pxc_csr_cfg_c_mac_k_equpreset_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".lane0: 0x" << int_var__lane0 << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".lane1: 0x" << int_var__lane1 << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".lane2: 0x" << int_var__lane2 << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".lane3: 0x" << int_var__lane3 << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".lane4: 0x" << int_var__lane4 << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".lane5: 0x" << int_var__lane5 << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".lane6: 0x" << int_var__lane6 << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".lane7: 0x" << int_var__lane7 << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".lane8: 0x" << int_var__lane8 << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".lane9: 0x" << int_var__lane9 << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".lane10: 0x" << int_var__lane10 << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".lane11: 0x" << int_var__lane11 << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".lane12: 0x" << int_var__lane12 << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".lane13: 0x" << int_var__lane13 << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".lane14: 0x" << int_var__lane14 << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".lane15: 0x" << int_var__lane15 << dec << endl)
}

void cap_pxc_csr_cfg_c_mac_k_pciconf_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".word0: 0x" << int_var__word0 << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".word1: 0x" << int_var__word1 << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".word2: 0x" << int_var__word2 << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".word3: 0x" << int_var__word3 << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".word4: 0x" << int_var__word4 << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".word5: 0x" << int_var__word5 << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".word6: 0x" << int_var__word6 << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".word7: 0x" << int_var__word7 << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".word8: 0x" << int_var__word8 << dec << endl)
}

void cap_pxc_csr_cfg_c_mac_k_pexconf_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".word0: 0x" << int_var__word0 << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".word1: 0x" << int_var__word1 << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".word2: 0x" << int_var__word2 << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".word3: 0x" << int_var__word3 << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".word4: 0x" << int_var__word4 << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".word5: 0x" << int_var__word5 << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".word6: 0x" << int_var__word6 << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".word7: 0x" << int_var__word7 << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".word8: 0x" << int_var__word8 << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".word9: 0x" << int_var__word9 << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".word10: 0x" << int_var__word10 << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".word11: 0x" << int_var__word11 << dec << endl)
}

void cap_pxc_csr_cfg_c_mac_k_lmr_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".word0: 0x" << int_var__word0 << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".word1: 0x" << int_var__word1 << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".word3: 0x" << int_var__word3 << dec << endl)
}

void cap_pxc_csr_cfg_c_mac_k_rx_cred_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".word0: 0x" << int_var__word0 << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".word1: 0x" << int_var__word1 << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".word3: 0x" << int_var__word3 << dec << endl)
}

void cap_pxc_csr_cfg_c_mac_k_gen_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".spec_version: 0x" << int_var__spec_version << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".port_type: 0x" << int_var__port_type << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".sris_mode: 0x" << int_var__sris_mode << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".gen1_supported: 0x" << int_var__gen1_supported << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".gen2_supported: 0x" << int_var__gen2_supported << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".gen3_supported: 0x" << int_var__gen3_supported << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".gen4_supported: 0x" << int_var__gen4_supported << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".reserved1: 0x" << int_var__reserved1 << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".bfm_mode: 0x" << int_var__bfm_mode << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".lane_reverse_en: 0x" << int_var__lane_reverse_en << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".reserved2: 0x" << int_var__reserved2 << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".rx_cutthru_en: 0x" << int_var__rx_cutthru_en << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".tx_cutthru_en: 0x" << int_var__tx_cutthru_en << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".eq_ph23_en: 0x" << int_var__eq_ph23_en << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".disable_lanes: 0x" << int_var__disable_lanes << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".rxelecidle_cfg: 0x" << int_var__rxelecidle_cfg << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".reserved3: 0x" << int_var__reserved3 << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".pie8: 0x" << int_var__pie8 << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".ecrc_gen_mode: 0x" << int_var__ecrc_gen_mode << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".ext_intr_mode: 0x" << int_var__ext_intr_mode << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".tx_ecc_nullify: 0x" << int_var__tx_ecc_nullify << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".tx_ecc_flush: 0x" << int_var__tx_ecc_flush << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".rx_wdog_en: 0x" << int_var__rx_wdog_en << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".upcfg_en: 0x" << int_var__upcfg_en << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".rxvalid_filter: 0x" << int_var__rxvalid_filter << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".reserved4: 0x" << int_var__reserved4 << dec << endl)
}

void cap_pxc_csr_t::show() {

    cfg_c_mac_k_gen.show();
    cfg_c_mac_k_rx_cred.show();
    cfg_c_mac_k_lmr.show();
    cfg_c_mac_k_pexconf.show();
    cfg_c_mac_k_pciconf.show();
    cfg_c_mac_k_equpreset.show();
    cfg_c_mac_k_equpreset16.show();
    cfg_c_mac_k_bar0windows.show();
    cfg_c_port_mac.show();
    cnt_c_tl_rx.show();
    sta_c_port_mac.show();
    sta_c_port_rst.show();
    cfg_c_portgate_open.show();
    cfg_c_portgate_close.show();
    cfg_c_ltr_latency.show();
    cfg_c_autonomous_linkwidth.show();
    cfg_c_ecc_disable.show();
    cfg_c_brsw.show();
    sta_c_brsw.show();
    cfg_c_mac_test_in.show();
    cfg_c_mac_ssvid_cap.show();
    sta_c_tx_fc_credits.show();
    sta_c_ecc_rxbuf_0.show();
    sta_c_ecc_rxbuf_1.show();
    sta_c_ecc_rxbuf_2.show();
    sta_c_ecc_rxbuf_3.show();
    sat_c_port_cnt0.show();
    sat_c_port_cnt1.show();
    sat_c_port_cnt2.show();
    sat_c_port_cnt3.show();
    sat_c_port_cnt4.show();
    sat_c_port_cnt5.show();
    sat_c_port_cnt6.show();
    sat_c_port_cnt7.show();
    sat_c_port_cnt8.show();
    sat_c_port_cnt9.show();
    sat_c_port_cnt10.show();
    sat_c_port_cnt11.show();
    sat_c_port_cnt12.show();
    sat_c_port_cnt13.show();
    sat_c_port_cnt14.show();
    sat_c_port_cnt15.show();
    sta_c_port_phystatus.show();
    dhs_c_mac_apb.show();
}

int cap_pxc_csr_dhs_c_mac_apb_entry_t::get_width() const {
    return cap_pxc_csr_dhs_c_mac_apb_entry_t::s_get_width();

}

int cap_pxc_csr_dhs_c_mac_apb_t::get_width() const {
    return cap_pxc_csr_dhs_c_mac_apb_t::s_get_width();

}

int cap_pxc_csr_sta_c_port_phystatus_t::get_width() const {
    return cap_pxc_csr_sta_c_port_phystatus_t::s_get_width();

}

int cap_pxc_csr_sat_c_port_cnt15_t::get_width() const {
    return cap_pxc_csr_sat_c_port_cnt15_t::s_get_width();

}

int cap_pxc_csr_sat_c_port_cnt14_t::get_width() const {
    return cap_pxc_csr_sat_c_port_cnt14_t::s_get_width();

}

int cap_pxc_csr_sat_c_port_cnt13_t::get_width() const {
    return cap_pxc_csr_sat_c_port_cnt13_t::s_get_width();

}

int cap_pxc_csr_sat_c_port_cnt12_t::get_width() const {
    return cap_pxc_csr_sat_c_port_cnt12_t::s_get_width();

}

int cap_pxc_csr_sat_c_port_cnt11_t::get_width() const {
    return cap_pxc_csr_sat_c_port_cnt11_t::s_get_width();

}

int cap_pxc_csr_sat_c_port_cnt10_t::get_width() const {
    return cap_pxc_csr_sat_c_port_cnt10_t::s_get_width();

}

int cap_pxc_csr_sat_c_port_cnt9_t::get_width() const {
    return cap_pxc_csr_sat_c_port_cnt9_t::s_get_width();

}

int cap_pxc_csr_sat_c_port_cnt8_t::get_width() const {
    return cap_pxc_csr_sat_c_port_cnt8_t::s_get_width();

}

int cap_pxc_csr_sat_c_port_cnt7_t::get_width() const {
    return cap_pxc_csr_sat_c_port_cnt7_t::s_get_width();

}

int cap_pxc_csr_sat_c_port_cnt6_t::get_width() const {
    return cap_pxc_csr_sat_c_port_cnt6_t::s_get_width();

}

int cap_pxc_csr_sat_c_port_cnt5_t::get_width() const {
    return cap_pxc_csr_sat_c_port_cnt5_t::s_get_width();

}

int cap_pxc_csr_sat_c_port_cnt4_t::get_width() const {
    return cap_pxc_csr_sat_c_port_cnt4_t::s_get_width();

}

int cap_pxc_csr_sat_c_port_cnt3_t::get_width() const {
    return cap_pxc_csr_sat_c_port_cnt3_t::s_get_width();

}

int cap_pxc_csr_sat_c_port_cnt2_t::get_width() const {
    return cap_pxc_csr_sat_c_port_cnt2_t::s_get_width();

}

int cap_pxc_csr_sat_c_port_cnt1_t::get_width() const {
    return cap_pxc_csr_sat_c_port_cnt1_t::s_get_width();

}

int cap_pxc_csr_sat_c_port_cnt0_t::get_width() const {
    return cap_pxc_csr_sat_c_port_cnt0_t::s_get_width();

}

int cap_pxc_csr_sta_c_ecc_rxbuf_3_t::get_width() const {
    return cap_pxc_csr_sta_c_ecc_rxbuf_3_t::s_get_width();

}

int cap_pxc_csr_sta_c_ecc_rxbuf_2_t::get_width() const {
    return cap_pxc_csr_sta_c_ecc_rxbuf_2_t::s_get_width();

}

int cap_pxc_csr_sta_c_ecc_rxbuf_1_t::get_width() const {
    return cap_pxc_csr_sta_c_ecc_rxbuf_1_t::s_get_width();

}

int cap_pxc_csr_sta_c_ecc_rxbuf_0_t::get_width() const {
    return cap_pxc_csr_sta_c_ecc_rxbuf_0_t::s_get_width();

}

int cap_pxc_csr_sta_c_tx_fc_credits_t::get_width() const {
    return cap_pxc_csr_sta_c_tx_fc_credits_t::s_get_width();

}

int cap_pxc_csr_cfg_c_mac_ssvid_cap_t::get_width() const {
    return cap_pxc_csr_cfg_c_mac_ssvid_cap_t::s_get_width();

}

int cap_pxc_csr_cfg_c_mac_test_in_t::get_width() const {
    return cap_pxc_csr_cfg_c_mac_test_in_t::s_get_width();

}

int cap_pxc_csr_sta_c_brsw_t::get_width() const {
    return cap_pxc_csr_sta_c_brsw_t::s_get_width();

}

int cap_pxc_csr_cfg_c_brsw_t::get_width() const {
    return cap_pxc_csr_cfg_c_brsw_t::s_get_width();

}

int cap_pxc_csr_cfg_c_ecc_disable_t::get_width() const {
    return cap_pxc_csr_cfg_c_ecc_disable_t::s_get_width();

}

int cap_pxc_csr_cfg_c_autonomous_linkwidth_t::get_width() const {
    return cap_pxc_csr_cfg_c_autonomous_linkwidth_t::s_get_width();

}

int cap_pxc_csr_cfg_c_ltr_latency_t::get_width() const {
    return cap_pxc_csr_cfg_c_ltr_latency_t::s_get_width();

}

int cap_pxc_csr_cfg_c_portgate_close_t::get_width() const {
    return cap_pxc_csr_cfg_c_portgate_close_t::s_get_width();

}

int cap_pxc_csr_cfg_c_portgate_open_t::get_width() const {
    return cap_pxc_csr_cfg_c_portgate_open_t::s_get_width();

}

int cap_pxc_csr_sta_c_port_rst_t::get_width() const {
    return cap_pxc_csr_sta_c_port_rst_t::s_get_width();

}

int cap_pxc_csr_sta_c_port_mac_t::get_width() const {
    return cap_pxc_csr_sta_c_port_mac_t::s_get_width();

}

int cap_pxc_csr_cnt_c_tl_rx_t::get_width() const {
    return cap_pxc_csr_cnt_c_tl_rx_t::s_get_width();

}

int cap_pxc_csr_cfg_c_port_mac_t::get_width() const {
    return cap_pxc_csr_cfg_c_port_mac_t::s_get_width();

}

int cap_pxc_csr_cfg_c_mac_k_bar0windows_t::get_width() const {
    return cap_pxc_csr_cfg_c_mac_k_bar0windows_t::s_get_width();

}

int cap_pxc_csr_cfg_c_mac_k_equpreset16_t::get_width() const {
    return cap_pxc_csr_cfg_c_mac_k_equpreset16_t::s_get_width();

}

int cap_pxc_csr_cfg_c_mac_k_equpreset_t::get_width() const {
    return cap_pxc_csr_cfg_c_mac_k_equpreset_t::s_get_width();

}

int cap_pxc_csr_cfg_c_mac_k_pciconf_t::get_width() const {
    return cap_pxc_csr_cfg_c_mac_k_pciconf_t::s_get_width();

}

int cap_pxc_csr_cfg_c_mac_k_pexconf_t::get_width() const {
    return cap_pxc_csr_cfg_c_mac_k_pexconf_t::s_get_width();

}

int cap_pxc_csr_cfg_c_mac_k_lmr_t::get_width() const {
    return cap_pxc_csr_cfg_c_mac_k_lmr_t::s_get_width();

}

int cap_pxc_csr_cfg_c_mac_k_rx_cred_t::get_width() const {
    return cap_pxc_csr_cfg_c_mac_k_rx_cred_t::s_get_width();

}

int cap_pxc_csr_cfg_c_mac_k_gen_t::get_width() const {
    return cap_pxc_csr_cfg_c_mac_k_gen_t::s_get_width();

}

int cap_pxc_csr_t::get_width() const {
    return cap_pxc_csr_t::s_get_width();

}

int cap_pxc_csr_dhs_c_mac_apb_entry_t::s_get_width() {
    int _count = 0;

    _count += 32; // cfg_data
    return _count;
}

int cap_pxc_csr_dhs_c_mac_apb_t::s_get_width() {
    int _count = 0;

    _count += (cap_pxc_csr_dhs_c_mac_apb_entry_t::s_get_width() * 1024); // entry
    return _count;
}

int cap_pxc_csr_sta_c_port_phystatus_t::s_get_width() {
    int _count = 0;

    _count += 16; // per_lane
    return _count;
}

int cap_pxc_csr_sat_c_port_cnt15_t::s_get_width() {
    int _count = 0;

    _count += 8; // tbd
    return _count;
}

int cap_pxc_csr_sat_c_port_cnt14_t::s_get_width() {
    int _count = 0;

    _count += 8; // tbd
    return _count;
}

int cap_pxc_csr_sat_c_port_cnt13_t::s_get_width() {
    int _count = 0;

    _count += 8; // tbd
    return _count;
}

int cap_pxc_csr_sat_c_port_cnt12_t::s_get_width() {
    int _count = 0;

    _count += 8; // tbd
    return _count;
}

int cap_pxc_csr_sat_c_port_cnt11_t::s_get_width() {
    int _count = 0;

    _count += 8; // tbd
    return _count;
}

int cap_pxc_csr_sat_c_port_cnt10_t::s_get_width() {
    int _count = 0;

    _count += 8; // tbd
    return _count;
}

int cap_pxc_csr_sat_c_port_cnt9_t::s_get_width() {
    int _count = 0;

    _count += 8; // tbd
    return _count;
}

int cap_pxc_csr_sat_c_port_cnt8_t::s_get_width() {
    int _count = 0;

    _count += 8; // tbd
    return _count;
}

int cap_pxc_csr_sat_c_port_cnt7_t::s_get_width() {
    int _count = 0;

    _count += 8; // tbd
    return _count;
}

int cap_pxc_csr_sat_c_port_cnt6_t::s_get_width() {
    int _count = 0;

    _count += 8; // tbd
    return _count;
}

int cap_pxc_csr_sat_c_port_cnt5_t::s_get_width() {
    int _count = 0;

    _count += 8; // tbd
    return _count;
}

int cap_pxc_csr_sat_c_port_cnt4_t::s_get_width() {
    int _count = 0;

    _count += 8; // tbd
    return _count;
}

int cap_pxc_csr_sat_c_port_cnt3_t::s_get_width() {
    int _count = 0;

    _count += 8; // tbd
    return _count;
}

int cap_pxc_csr_sat_c_port_cnt2_t::s_get_width() {
    int _count = 0;

    _count += 8; // tbd
    return _count;
}

int cap_pxc_csr_sat_c_port_cnt1_t::s_get_width() {
    int _count = 0;

    _count += 8; // tbd
    return _count;
}

int cap_pxc_csr_sat_c_port_cnt0_t::s_get_width() {
    int _count = 0;

    _count += 8; // tbd
    return _count;
}

int cap_pxc_csr_sta_c_ecc_rxbuf_3_t::s_get_width() {
    int _count = 0;

    _count += 1; // uncorrectable
    _count += 1; // correctable
    _count += 8; // syndrome
    _count += 8; // addr
    return _count;
}

int cap_pxc_csr_sta_c_ecc_rxbuf_2_t::s_get_width() {
    int _count = 0;

    _count += 1; // uncorrectable
    _count += 1; // correctable
    _count += 8; // syndrome
    _count += 8; // addr
    return _count;
}

int cap_pxc_csr_sta_c_ecc_rxbuf_1_t::s_get_width() {
    int _count = 0;

    _count += 1; // uncorrectable
    _count += 1; // correctable
    _count += 8; // syndrome
    _count += 8; // addr
    return _count;
}

int cap_pxc_csr_sta_c_ecc_rxbuf_0_t::s_get_width() {
    int _count = 0;

    _count += 1; // uncorrectable
    _count += 1; // correctable
    _count += 8; // syndrome
    _count += 8; // addr
    return _count;
}

int cap_pxc_csr_sta_c_tx_fc_credits_t::s_get_width() {
    int _count = 0;

    _count += 32; // posted
    _count += 32; // non_posted
    return _count;
}

int cap_pxc_csr_cfg_c_mac_ssvid_cap_t::s_get_width() {
    int _count = 0;

    _count += 16; // ssvid
    _count += 16; // ssid
    return _count;
}

int cap_pxc_csr_cfg_c_mac_test_in_t::s_get_width() {
    int _count = 0;

    _count += 32; // dw0
    return _count;
}

int cap_pxc_csr_sta_c_brsw_t::s_get_width() {
    int _count = 0;

    _count += 8; // tl_brsw_out
    return _count;
}

int cap_pxc_csr_cfg_c_brsw_t::s_get_width() {
    int _count = 0;

    _count += 8; // tl_brsw_in
    return _count;
}

int cap_pxc_csr_cfg_c_ecc_disable_t::s_get_width() {
    int _count = 0;

    _count += 1; // rxbuf_cor
    _count += 1; // rxbuf_det
    return _count;
}

int cap_pxc_csr_cfg_c_autonomous_linkwidth_t::s_get_width() {
    int _count = 0;

    _count += 4; // pm_bwchange
    return _count;
}

int cap_pxc_csr_cfg_c_ltr_latency_t::s_get_width() {
    int _count = 0;

    _count += 33; // data
    return _count;
}

int cap_pxc_csr_cfg_c_portgate_close_t::s_get_width() {
    int _count = 0;

    _count += 1; // data
    return _count;
}

int cap_pxc_csr_cfg_c_portgate_open_t::s_get_width() {
    int _count = 0;

    _count += 1; // data
    return _count;
}

int cap_pxc_csr_sta_c_port_rst_t::s_get_width() {
    int _count = 0;

    _count += 32; // status
    return _count;
}

int cap_pxc_csr_sta_c_port_mac_t::s_get_width() {
    int _count = 0;

    _count += 5; // ltssm
    _count += 1; // dl_up
    _count += 1; // portgate_open
    _count += 4; // lp_state
    _count += 4; // rc_int_pinstate
    _count += 1; // pm_turnoffstatus
    _count += 4; // pm_clkstatus
    return _count;
}

int cap_pxc_csr_cnt_c_tl_rx_t::s_get_width() {
    int _count = 0;

    _count += 32; // tlp
    return _count;
}

int cap_pxc_csr_cfg_c_port_mac_t::s_get_width() {
    int _count = 0;

    _count += 1; // reset
    _count += 1; // ltssm_en
    _count += 1; // ltssm_en_portgate_qual
    _count += 1; // cfg_retry_en
    _count += 22; // tl_clock_freq
    _count += 1; // port_type
    _count += 1; // flush_marker_en
    _count += 1; // tx_stream
    _count += 3; // pl_exit_en
    _count += 1; // pm_auxpwr
    _count += 1; // pm_event
    _count += 10; // pm_data
    _count += 1; // pm_turnoffcontrol
    _count += 1; // pm_clkcontrol
    _count += 1; // inject_lcrc
    _count += 1; // inject_ecrc
    return _count;
}

int cap_pxc_csr_cfg_c_mac_k_bar0windows_t::s_get_width() {
    int _count = 0;

    _count += 4; // bits227_224
    return _count;
}

int cap_pxc_csr_cfg_c_mac_k_equpreset16_t::s_get_width() {
    int _count = 0;

    _count += 16; // lane0
    _count += 16; // lane1
    _count += 16; // lane2
    _count += 16; // lane3
    _count += 16; // lane4
    _count += 16; // lane5
    _count += 16; // lane6
    _count += 16; // lane7
    return _count;
}

int cap_pxc_csr_cfg_c_mac_k_equpreset_t::s_get_width() {
    int _count = 0;

    _count += 16; // lane0
    _count += 16; // lane1
    _count += 16; // lane2
    _count += 16; // lane3
    _count += 16; // lane4
    _count += 16; // lane5
    _count += 16; // lane6
    _count += 16; // lane7
    _count += 16; // lane8
    _count += 16; // lane9
    _count += 16; // lane10
    _count += 16; // lane11
    _count += 16; // lane12
    _count += 16; // lane13
    _count += 16; // lane14
    _count += 16; // lane15
    return _count;
}

int cap_pxc_csr_cfg_c_mac_k_pciconf_t::s_get_width() {
    int _count = 0;

    _count += 32; // word0
    _count += 32; // word1
    _count += 32; // word2
    _count += 32; // word3
    _count += 32; // word4
    _count += 32; // word5
    _count += 32; // word6
    _count += 32; // word7
    _count += 32; // word8
    return _count;
}

int cap_pxc_csr_cfg_c_mac_k_pexconf_t::s_get_width() {
    int _count = 0;

    _count += 32; // word0
    _count += 32; // word1
    _count += 32; // word2
    _count += 32; // word3
    _count += 32; // word4
    _count += 32; // word5
    _count += 32; // word6
    _count += 32; // word7
    _count += 32; // word8
    _count += 32; // word9
    _count += 32; // word10
    _count += 32; // word11
    return _count;
}

int cap_pxc_csr_cfg_c_mac_k_lmr_t::s_get_width() {
    int _count = 0;

    _count += 32; // word0
    _count += 32; // word1
    _count += 32; // word3
    return _count;
}

int cap_pxc_csr_cfg_c_mac_k_rx_cred_t::s_get_width() {
    int _count = 0;

    _count += 32; // word0
    _count += 32; // word1
    _count += 32; // word3
    return _count;
}

int cap_pxc_csr_cfg_c_mac_k_gen_t::s_get_width() {
    int _count = 0;

    _count += 4; // spec_version
    _count += 4; // port_type
    _count += 1; // sris_mode
    _count += 1; // gen1_supported
    _count += 1; // gen2_supported
    _count += 1; // gen3_supported
    _count += 1; // gen4_supported
    _count += 3; // reserved1
    _count += 1; // bfm_mode
    _count += 1; // lane_reverse_en
    _count += 3; // reserved2
    _count += 1; // rx_cutthru_en
    _count += 1; // tx_cutthru_en
    _count += 1; // eq_ph23_en
    _count += 4; // disable_lanes
    _count += 1; // rxelecidle_cfg
    _count += 1; // reserved3
    _count += 1; // pie8
    _count += 1; // ecrc_gen_mode
    _count += 1; // ext_intr_mode
    _count += 1; // tx_ecc_nullify
    _count += 1; // tx_ecc_flush
    _count += 1; // rx_wdog_en
    _count += 1; // upcfg_en
    _count += 1; // rxvalid_filter
    _count += 26; // reserved4
    return _count;
}

int cap_pxc_csr_t::s_get_width() {
    int _count = 0;

    _count += cap_pxc_csr_cfg_c_mac_k_gen_t::s_get_width(); // cfg_c_mac_k_gen
    _count += cap_pxc_csr_cfg_c_mac_k_rx_cred_t::s_get_width(); // cfg_c_mac_k_rx_cred
    _count += cap_pxc_csr_cfg_c_mac_k_lmr_t::s_get_width(); // cfg_c_mac_k_lmr
    _count += cap_pxc_csr_cfg_c_mac_k_pexconf_t::s_get_width(); // cfg_c_mac_k_pexconf
    _count += cap_pxc_csr_cfg_c_mac_k_pciconf_t::s_get_width(); // cfg_c_mac_k_pciconf
    _count += cap_pxc_csr_cfg_c_mac_k_equpreset_t::s_get_width(); // cfg_c_mac_k_equpreset
    _count += cap_pxc_csr_cfg_c_mac_k_equpreset16_t::s_get_width(); // cfg_c_mac_k_equpreset16
    _count += cap_pxc_csr_cfg_c_mac_k_bar0windows_t::s_get_width(); // cfg_c_mac_k_bar0windows
    _count += cap_pxc_csr_cfg_c_port_mac_t::s_get_width(); // cfg_c_port_mac
    _count += cap_pxc_csr_cnt_c_tl_rx_t::s_get_width(); // cnt_c_tl_rx
    _count += cap_pxc_csr_sta_c_port_mac_t::s_get_width(); // sta_c_port_mac
    _count += cap_pxc_csr_sta_c_port_rst_t::s_get_width(); // sta_c_port_rst
    _count += cap_pxc_csr_cfg_c_portgate_open_t::s_get_width(); // cfg_c_portgate_open
    _count += cap_pxc_csr_cfg_c_portgate_close_t::s_get_width(); // cfg_c_portgate_close
    _count += cap_pxc_csr_cfg_c_ltr_latency_t::s_get_width(); // cfg_c_ltr_latency
    _count += cap_pxc_csr_cfg_c_autonomous_linkwidth_t::s_get_width(); // cfg_c_autonomous_linkwidth
    _count += cap_pxc_csr_cfg_c_ecc_disable_t::s_get_width(); // cfg_c_ecc_disable
    _count += cap_pxc_csr_cfg_c_brsw_t::s_get_width(); // cfg_c_brsw
    _count += cap_pxc_csr_sta_c_brsw_t::s_get_width(); // sta_c_brsw
    _count += cap_pxc_csr_cfg_c_mac_test_in_t::s_get_width(); // cfg_c_mac_test_in
    _count += cap_pxc_csr_cfg_c_mac_ssvid_cap_t::s_get_width(); // cfg_c_mac_ssvid_cap
    _count += cap_pxc_csr_sta_c_tx_fc_credits_t::s_get_width(); // sta_c_tx_fc_credits
    _count += cap_pxc_csr_sta_c_ecc_rxbuf_0_t::s_get_width(); // sta_c_ecc_rxbuf_0
    _count += cap_pxc_csr_sta_c_ecc_rxbuf_1_t::s_get_width(); // sta_c_ecc_rxbuf_1
    _count += cap_pxc_csr_sta_c_ecc_rxbuf_2_t::s_get_width(); // sta_c_ecc_rxbuf_2
    _count += cap_pxc_csr_sta_c_ecc_rxbuf_3_t::s_get_width(); // sta_c_ecc_rxbuf_3
    _count += cap_pxc_csr_sat_c_port_cnt0_t::s_get_width(); // sat_c_port_cnt0
    _count += cap_pxc_csr_sat_c_port_cnt1_t::s_get_width(); // sat_c_port_cnt1
    _count += cap_pxc_csr_sat_c_port_cnt2_t::s_get_width(); // sat_c_port_cnt2
    _count += cap_pxc_csr_sat_c_port_cnt3_t::s_get_width(); // sat_c_port_cnt3
    _count += cap_pxc_csr_sat_c_port_cnt4_t::s_get_width(); // sat_c_port_cnt4
    _count += cap_pxc_csr_sat_c_port_cnt5_t::s_get_width(); // sat_c_port_cnt5
    _count += cap_pxc_csr_sat_c_port_cnt6_t::s_get_width(); // sat_c_port_cnt6
    _count += cap_pxc_csr_sat_c_port_cnt7_t::s_get_width(); // sat_c_port_cnt7
    _count += cap_pxc_csr_sat_c_port_cnt8_t::s_get_width(); // sat_c_port_cnt8
    _count += cap_pxc_csr_sat_c_port_cnt9_t::s_get_width(); // sat_c_port_cnt9
    _count += cap_pxc_csr_sat_c_port_cnt10_t::s_get_width(); // sat_c_port_cnt10
    _count += cap_pxc_csr_sat_c_port_cnt11_t::s_get_width(); // sat_c_port_cnt11
    _count += cap_pxc_csr_sat_c_port_cnt12_t::s_get_width(); // sat_c_port_cnt12
    _count += cap_pxc_csr_sat_c_port_cnt13_t::s_get_width(); // sat_c_port_cnt13
    _count += cap_pxc_csr_sat_c_port_cnt14_t::s_get_width(); // sat_c_port_cnt14
    _count += cap_pxc_csr_sat_c_port_cnt15_t::s_get_width(); // sat_c_port_cnt15
    _count += cap_pxc_csr_sta_c_port_phystatus_t::s_get_width(); // sta_c_port_phystatus
    _count += cap_pxc_csr_dhs_c_mac_apb_t::s_get_width(); // dhs_c_mac_apb
    return _count;
}

void cap_pxc_csr_dhs_c_mac_apb_entry_t::all(const cpp_int & _val) {
    int _count = 0;

    // cfg_data
    int_var__cfg_data = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< cfg_data_cpp_int_t >()  ;
    _count += 32;
}

void cap_pxc_csr_dhs_c_mac_apb_t::all(const cpp_int & _val) {
    int _count = 0;

    // entry
    for(int ii = 0; ii < 1024; ii++) {
        entry[ii].all( hlp.get_slc(_val, _count, _count -1 + entry[ii].get_width()));
        _count += entry[ii].get_width();
    }
}

void cap_pxc_csr_sta_c_port_phystatus_t::all(const cpp_int & _val) {
    int _count = 0;

    // per_lane
    int_var__per_lane = hlp.get_slc(_val, _count, _count -1 + 16 ).convert_to< per_lane_cpp_int_t >()  ;
    _count += 16;
}

void cap_pxc_csr_sat_c_port_cnt15_t::all(const cpp_int & _val) {
    int _count = 0;

    // tbd
    int_var__tbd = hlp.get_slc(_val, _count, _count -1 + 8 ).convert_to< tbd_cpp_int_t >()  ;
    _count += 8;
}

void cap_pxc_csr_sat_c_port_cnt14_t::all(const cpp_int & _val) {
    int _count = 0;

    // tbd
    int_var__tbd = hlp.get_slc(_val, _count, _count -1 + 8 ).convert_to< tbd_cpp_int_t >()  ;
    _count += 8;
}

void cap_pxc_csr_sat_c_port_cnt13_t::all(const cpp_int & _val) {
    int _count = 0;

    // tbd
    int_var__tbd = hlp.get_slc(_val, _count, _count -1 + 8 ).convert_to< tbd_cpp_int_t >()  ;
    _count += 8;
}

void cap_pxc_csr_sat_c_port_cnt12_t::all(const cpp_int & _val) {
    int _count = 0;

    // tbd
    int_var__tbd = hlp.get_slc(_val, _count, _count -1 + 8 ).convert_to< tbd_cpp_int_t >()  ;
    _count += 8;
}

void cap_pxc_csr_sat_c_port_cnt11_t::all(const cpp_int & _val) {
    int _count = 0;

    // tbd
    int_var__tbd = hlp.get_slc(_val, _count, _count -1 + 8 ).convert_to< tbd_cpp_int_t >()  ;
    _count += 8;
}

void cap_pxc_csr_sat_c_port_cnt10_t::all(const cpp_int & _val) {
    int _count = 0;

    // tbd
    int_var__tbd = hlp.get_slc(_val, _count, _count -1 + 8 ).convert_to< tbd_cpp_int_t >()  ;
    _count += 8;
}

void cap_pxc_csr_sat_c_port_cnt9_t::all(const cpp_int & _val) {
    int _count = 0;

    // tbd
    int_var__tbd = hlp.get_slc(_val, _count, _count -1 + 8 ).convert_to< tbd_cpp_int_t >()  ;
    _count += 8;
}

void cap_pxc_csr_sat_c_port_cnt8_t::all(const cpp_int & _val) {
    int _count = 0;

    // tbd
    int_var__tbd = hlp.get_slc(_val, _count, _count -1 + 8 ).convert_to< tbd_cpp_int_t >()  ;
    _count += 8;
}

void cap_pxc_csr_sat_c_port_cnt7_t::all(const cpp_int & _val) {
    int _count = 0;

    // tbd
    int_var__tbd = hlp.get_slc(_val, _count, _count -1 + 8 ).convert_to< tbd_cpp_int_t >()  ;
    _count += 8;
}

void cap_pxc_csr_sat_c_port_cnt6_t::all(const cpp_int & _val) {
    int _count = 0;

    // tbd
    int_var__tbd = hlp.get_slc(_val, _count, _count -1 + 8 ).convert_to< tbd_cpp_int_t >()  ;
    _count += 8;
}

void cap_pxc_csr_sat_c_port_cnt5_t::all(const cpp_int & _val) {
    int _count = 0;

    // tbd
    int_var__tbd = hlp.get_slc(_val, _count, _count -1 + 8 ).convert_to< tbd_cpp_int_t >()  ;
    _count += 8;
}

void cap_pxc_csr_sat_c_port_cnt4_t::all(const cpp_int & _val) {
    int _count = 0;

    // tbd
    int_var__tbd = hlp.get_slc(_val, _count, _count -1 + 8 ).convert_to< tbd_cpp_int_t >()  ;
    _count += 8;
}

void cap_pxc_csr_sat_c_port_cnt3_t::all(const cpp_int & _val) {
    int _count = 0;

    // tbd
    int_var__tbd = hlp.get_slc(_val, _count, _count -1 + 8 ).convert_to< tbd_cpp_int_t >()  ;
    _count += 8;
}

void cap_pxc_csr_sat_c_port_cnt2_t::all(const cpp_int & _val) {
    int _count = 0;

    // tbd
    int_var__tbd = hlp.get_slc(_val, _count, _count -1 + 8 ).convert_to< tbd_cpp_int_t >()  ;
    _count += 8;
}

void cap_pxc_csr_sat_c_port_cnt1_t::all(const cpp_int & _val) {
    int _count = 0;

    // tbd
    int_var__tbd = hlp.get_slc(_val, _count, _count -1 + 8 ).convert_to< tbd_cpp_int_t >()  ;
    _count += 8;
}

void cap_pxc_csr_sat_c_port_cnt0_t::all(const cpp_int & _val) {
    int _count = 0;

    // tbd
    int_var__tbd = hlp.get_slc(_val, _count, _count -1 + 8 ).convert_to< tbd_cpp_int_t >()  ;
    _count += 8;
}

void cap_pxc_csr_sta_c_ecc_rxbuf_3_t::all(const cpp_int & _val) {
    int _count = 0;

    // uncorrectable
    int_var__uncorrectable = hlp.get_slc(_val, _count, _count -1 + 1 ).convert_to< uncorrectable_cpp_int_t >()  ;
    _count += 1;
    // correctable
    int_var__correctable = hlp.get_slc(_val, _count, _count -1 + 1 ).convert_to< correctable_cpp_int_t >()  ;
    _count += 1;
    // syndrome
    int_var__syndrome = hlp.get_slc(_val, _count, _count -1 + 8 ).convert_to< syndrome_cpp_int_t >()  ;
    _count += 8;
    // addr
    int_var__addr = hlp.get_slc(_val, _count, _count -1 + 8 ).convert_to< addr_cpp_int_t >()  ;
    _count += 8;
}

void cap_pxc_csr_sta_c_ecc_rxbuf_2_t::all(const cpp_int & _val) {
    int _count = 0;

    // uncorrectable
    int_var__uncorrectable = hlp.get_slc(_val, _count, _count -1 + 1 ).convert_to< uncorrectable_cpp_int_t >()  ;
    _count += 1;
    // correctable
    int_var__correctable = hlp.get_slc(_val, _count, _count -1 + 1 ).convert_to< correctable_cpp_int_t >()  ;
    _count += 1;
    // syndrome
    int_var__syndrome = hlp.get_slc(_val, _count, _count -1 + 8 ).convert_to< syndrome_cpp_int_t >()  ;
    _count += 8;
    // addr
    int_var__addr = hlp.get_slc(_val, _count, _count -1 + 8 ).convert_to< addr_cpp_int_t >()  ;
    _count += 8;
}

void cap_pxc_csr_sta_c_ecc_rxbuf_1_t::all(const cpp_int & _val) {
    int _count = 0;

    // uncorrectable
    int_var__uncorrectable = hlp.get_slc(_val, _count, _count -1 + 1 ).convert_to< uncorrectable_cpp_int_t >()  ;
    _count += 1;
    // correctable
    int_var__correctable = hlp.get_slc(_val, _count, _count -1 + 1 ).convert_to< correctable_cpp_int_t >()  ;
    _count += 1;
    // syndrome
    int_var__syndrome = hlp.get_slc(_val, _count, _count -1 + 8 ).convert_to< syndrome_cpp_int_t >()  ;
    _count += 8;
    // addr
    int_var__addr = hlp.get_slc(_val, _count, _count -1 + 8 ).convert_to< addr_cpp_int_t >()  ;
    _count += 8;
}

void cap_pxc_csr_sta_c_ecc_rxbuf_0_t::all(const cpp_int & _val) {
    int _count = 0;

    // uncorrectable
    int_var__uncorrectable = hlp.get_slc(_val, _count, _count -1 + 1 ).convert_to< uncorrectable_cpp_int_t >()  ;
    _count += 1;
    // correctable
    int_var__correctable = hlp.get_slc(_val, _count, _count -1 + 1 ).convert_to< correctable_cpp_int_t >()  ;
    _count += 1;
    // syndrome
    int_var__syndrome = hlp.get_slc(_val, _count, _count -1 + 8 ).convert_to< syndrome_cpp_int_t >()  ;
    _count += 8;
    // addr
    int_var__addr = hlp.get_slc(_val, _count, _count -1 + 8 ).convert_to< addr_cpp_int_t >()  ;
    _count += 8;
}

void cap_pxc_csr_sta_c_tx_fc_credits_t::all(const cpp_int & _val) {
    int _count = 0;

    // posted
    int_var__posted = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< posted_cpp_int_t >()  ;
    _count += 32;
    // non_posted
    int_var__non_posted = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< non_posted_cpp_int_t >()  ;
    _count += 32;
}

void cap_pxc_csr_cfg_c_mac_ssvid_cap_t::all(const cpp_int & _val) {
    int _count = 0;

    // ssvid
    int_var__ssvid = hlp.get_slc(_val, _count, _count -1 + 16 ).convert_to< ssvid_cpp_int_t >()  ;
    _count += 16;
    // ssid
    int_var__ssid = hlp.get_slc(_val, _count, _count -1 + 16 ).convert_to< ssid_cpp_int_t >()  ;
    _count += 16;
}

void cap_pxc_csr_cfg_c_mac_test_in_t::all(const cpp_int & _val) {
    int _count = 0;

    // dw0
    int_var__dw0 = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< dw0_cpp_int_t >()  ;
    _count += 32;
}

void cap_pxc_csr_sta_c_brsw_t::all(const cpp_int & _val) {
    int _count = 0;

    // tl_brsw_out
    int_var__tl_brsw_out = hlp.get_slc(_val, _count, _count -1 + 8 ).convert_to< tl_brsw_out_cpp_int_t >()  ;
    _count += 8;
}

void cap_pxc_csr_cfg_c_brsw_t::all(const cpp_int & _val) {
    int _count = 0;

    // tl_brsw_in
    int_var__tl_brsw_in = hlp.get_slc(_val, _count, _count -1 + 8 ).convert_to< tl_brsw_in_cpp_int_t >()  ;
    _count += 8;
}

void cap_pxc_csr_cfg_c_ecc_disable_t::all(const cpp_int & _val) {
    int _count = 0;

    // rxbuf_cor
    int_var__rxbuf_cor = hlp.get_slc(_val, _count, _count -1 + 1 ).convert_to< rxbuf_cor_cpp_int_t >()  ;
    _count += 1;
    // rxbuf_det
    int_var__rxbuf_det = hlp.get_slc(_val, _count, _count -1 + 1 ).convert_to< rxbuf_det_cpp_int_t >()  ;
    _count += 1;
}

void cap_pxc_csr_cfg_c_autonomous_linkwidth_t::all(const cpp_int & _val) {
    int _count = 0;

    // pm_bwchange
    int_var__pm_bwchange = hlp.get_slc(_val, _count, _count -1 + 4 ).convert_to< pm_bwchange_cpp_int_t >()  ;
    _count += 4;
}

void cap_pxc_csr_cfg_c_ltr_latency_t::all(const cpp_int & _val) {
    int _count = 0;

    // data
    int_var__data = hlp.get_slc(_val, _count, _count -1 + 33 ).convert_to< data_cpp_int_t >()  ;
    _count += 33;
}

void cap_pxc_csr_cfg_c_portgate_close_t::all(const cpp_int & _val) {
    int _count = 0;

    // data
    int_var__data = hlp.get_slc(_val, _count, _count -1 + 1 ).convert_to< data_cpp_int_t >()  ;
    _count += 1;
}

void cap_pxc_csr_cfg_c_portgate_open_t::all(const cpp_int & _val) {
    int _count = 0;

    // data
    int_var__data = hlp.get_slc(_val, _count, _count -1 + 1 ).convert_to< data_cpp_int_t >()  ;
    _count += 1;
}

void cap_pxc_csr_sta_c_port_rst_t::all(const cpp_int & _val) {
    int _count = 0;

    // status
    int_var__status = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< status_cpp_int_t >()  ;
    _count += 32;
}

void cap_pxc_csr_sta_c_port_mac_t::all(const cpp_int & _val) {
    int _count = 0;

    // ltssm
    int_var__ltssm = hlp.get_slc(_val, _count, _count -1 + 5 ).convert_to< ltssm_cpp_int_t >()  ;
    _count += 5;
    // dl_up
    int_var__dl_up = hlp.get_slc(_val, _count, _count -1 + 1 ).convert_to< dl_up_cpp_int_t >()  ;
    _count += 1;
    // portgate_open
    int_var__portgate_open = hlp.get_slc(_val, _count, _count -1 + 1 ).convert_to< portgate_open_cpp_int_t >()  ;
    _count += 1;
    // lp_state
    int_var__lp_state = hlp.get_slc(_val, _count, _count -1 + 4 ).convert_to< lp_state_cpp_int_t >()  ;
    _count += 4;
    // rc_int_pinstate
    int_var__rc_int_pinstate = hlp.get_slc(_val, _count, _count -1 + 4 ).convert_to< rc_int_pinstate_cpp_int_t >()  ;
    _count += 4;
    // pm_turnoffstatus
    int_var__pm_turnoffstatus = hlp.get_slc(_val, _count, _count -1 + 1 ).convert_to< pm_turnoffstatus_cpp_int_t >()  ;
    _count += 1;
    // pm_clkstatus
    int_var__pm_clkstatus = hlp.get_slc(_val, _count, _count -1 + 4 ).convert_to< pm_clkstatus_cpp_int_t >()  ;
    _count += 4;
}

void cap_pxc_csr_cnt_c_tl_rx_t::all(const cpp_int & _val) {
    int _count = 0;

    // tlp
    int_var__tlp = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< tlp_cpp_int_t >()  ;
    _count += 32;
}

void cap_pxc_csr_cfg_c_port_mac_t::all(const cpp_int & _val) {
    int _count = 0;

    // reset
    int_var__reset = hlp.get_slc(_val, _count, _count -1 + 1 ).convert_to< reset_cpp_int_t >()  ;
    _count += 1;
    // ltssm_en
    int_var__ltssm_en = hlp.get_slc(_val, _count, _count -1 + 1 ).convert_to< ltssm_en_cpp_int_t >()  ;
    _count += 1;
    // ltssm_en_portgate_qual
    int_var__ltssm_en_portgate_qual = hlp.get_slc(_val, _count, _count -1 + 1 ).convert_to< ltssm_en_portgate_qual_cpp_int_t >()  ;
    _count += 1;
    // cfg_retry_en
    int_var__cfg_retry_en = hlp.get_slc(_val, _count, _count -1 + 1 ).convert_to< cfg_retry_en_cpp_int_t >()  ;
    _count += 1;
    // tl_clock_freq
    int_var__tl_clock_freq = hlp.get_slc(_val, _count, _count -1 + 22 ).convert_to< tl_clock_freq_cpp_int_t >()  ;
    _count += 22;
    // port_type
    int_var__port_type = hlp.get_slc(_val, _count, _count -1 + 1 ).convert_to< port_type_cpp_int_t >()  ;
    _count += 1;
    // flush_marker_en
    int_var__flush_marker_en = hlp.get_slc(_val, _count, _count -1 + 1 ).convert_to< flush_marker_en_cpp_int_t >()  ;
    _count += 1;
    // tx_stream
    int_var__tx_stream = hlp.get_slc(_val, _count, _count -1 + 1 ).convert_to< tx_stream_cpp_int_t >()  ;
    _count += 1;
    // pl_exit_en
    int_var__pl_exit_en = hlp.get_slc(_val, _count, _count -1 + 3 ).convert_to< pl_exit_en_cpp_int_t >()  ;
    _count += 3;
    // pm_auxpwr
    int_var__pm_auxpwr = hlp.get_slc(_val, _count, _count -1 + 1 ).convert_to< pm_auxpwr_cpp_int_t >()  ;
    _count += 1;
    // pm_event
    int_var__pm_event = hlp.get_slc(_val, _count, _count -1 + 1 ).convert_to< pm_event_cpp_int_t >()  ;
    _count += 1;
    // pm_data
    int_var__pm_data = hlp.get_slc(_val, _count, _count -1 + 10 ).convert_to< pm_data_cpp_int_t >()  ;
    _count += 10;
    // pm_turnoffcontrol
    int_var__pm_turnoffcontrol = hlp.get_slc(_val, _count, _count -1 + 1 ).convert_to< pm_turnoffcontrol_cpp_int_t >()  ;
    _count += 1;
    // pm_clkcontrol
    int_var__pm_clkcontrol = hlp.get_slc(_val, _count, _count -1 + 1 ).convert_to< pm_clkcontrol_cpp_int_t >()  ;
    _count += 1;
    // inject_lcrc
    int_var__inject_lcrc = hlp.get_slc(_val, _count, _count -1 + 1 ).convert_to< inject_lcrc_cpp_int_t >()  ;
    _count += 1;
    // inject_ecrc
    int_var__inject_ecrc = hlp.get_slc(_val, _count, _count -1 + 1 ).convert_to< inject_ecrc_cpp_int_t >()  ;
    _count += 1;
}

void cap_pxc_csr_cfg_c_mac_k_bar0windows_t::all(const cpp_int & _val) {
    int _count = 0;

    // bits227_224
    int_var__bits227_224 = hlp.get_slc(_val, _count, _count -1 + 4 ).convert_to< bits227_224_cpp_int_t >()  ;
    _count += 4;
}

void cap_pxc_csr_cfg_c_mac_k_equpreset16_t::all(const cpp_int & _val) {
    int _count = 0;

    // lane0
    int_var__lane0 = hlp.get_slc(_val, _count, _count -1 + 16 ).convert_to< lane0_cpp_int_t >()  ;
    _count += 16;
    // lane1
    int_var__lane1 = hlp.get_slc(_val, _count, _count -1 + 16 ).convert_to< lane1_cpp_int_t >()  ;
    _count += 16;
    // lane2
    int_var__lane2 = hlp.get_slc(_val, _count, _count -1 + 16 ).convert_to< lane2_cpp_int_t >()  ;
    _count += 16;
    // lane3
    int_var__lane3 = hlp.get_slc(_val, _count, _count -1 + 16 ).convert_to< lane3_cpp_int_t >()  ;
    _count += 16;
    // lane4
    int_var__lane4 = hlp.get_slc(_val, _count, _count -1 + 16 ).convert_to< lane4_cpp_int_t >()  ;
    _count += 16;
    // lane5
    int_var__lane5 = hlp.get_slc(_val, _count, _count -1 + 16 ).convert_to< lane5_cpp_int_t >()  ;
    _count += 16;
    // lane6
    int_var__lane6 = hlp.get_slc(_val, _count, _count -1 + 16 ).convert_to< lane6_cpp_int_t >()  ;
    _count += 16;
    // lane7
    int_var__lane7 = hlp.get_slc(_val, _count, _count -1 + 16 ).convert_to< lane7_cpp_int_t >()  ;
    _count += 16;
}

void cap_pxc_csr_cfg_c_mac_k_equpreset_t::all(const cpp_int & _val) {
    int _count = 0;

    // lane0
    int_var__lane0 = hlp.get_slc(_val, _count, _count -1 + 16 ).convert_to< lane0_cpp_int_t >()  ;
    _count += 16;
    // lane1
    int_var__lane1 = hlp.get_slc(_val, _count, _count -1 + 16 ).convert_to< lane1_cpp_int_t >()  ;
    _count += 16;
    // lane2
    int_var__lane2 = hlp.get_slc(_val, _count, _count -1 + 16 ).convert_to< lane2_cpp_int_t >()  ;
    _count += 16;
    // lane3
    int_var__lane3 = hlp.get_slc(_val, _count, _count -1 + 16 ).convert_to< lane3_cpp_int_t >()  ;
    _count += 16;
    // lane4
    int_var__lane4 = hlp.get_slc(_val, _count, _count -1 + 16 ).convert_to< lane4_cpp_int_t >()  ;
    _count += 16;
    // lane5
    int_var__lane5 = hlp.get_slc(_val, _count, _count -1 + 16 ).convert_to< lane5_cpp_int_t >()  ;
    _count += 16;
    // lane6
    int_var__lane6 = hlp.get_slc(_val, _count, _count -1 + 16 ).convert_to< lane6_cpp_int_t >()  ;
    _count += 16;
    // lane7
    int_var__lane7 = hlp.get_slc(_val, _count, _count -1 + 16 ).convert_to< lane7_cpp_int_t >()  ;
    _count += 16;
    // lane8
    int_var__lane8 = hlp.get_slc(_val, _count, _count -1 + 16 ).convert_to< lane8_cpp_int_t >()  ;
    _count += 16;
    // lane9
    int_var__lane9 = hlp.get_slc(_val, _count, _count -1 + 16 ).convert_to< lane9_cpp_int_t >()  ;
    _count += 16;
    // lane10
    int_var__lane10 = hlp.get_slc(_val, _count, _count -1 + 16 ).convert_to< lane10_cpp_int_t >()  ;
    _count += 16;
    // lane11
    int_var__lane11 = hlp.get_slc(_val, _count, _count -1 + 16 ).convert_to< lane11_cpp_int_t >()  ;
    _count += 16;
    // lane12
    int_var__lane12 = hlp.get_slc(_val, _count, _count -1 + 16 ).convert_to< lane12_cpp_int_t >()  ;
    _count += 16;
    // lane13
    int_var__lane13 = hlp.get_slc(_val, _count, _count -1 + 16 ).convert_to< lane13_cpp_int_t >()  ;
    _count += 16;
    // lane14
    int_var__lane14 = hlp.get_slc(_val, _count, _count -1 + 16 ).convert_to< lane14_cpp_int_t >()  ;
    _count += 16;
    // lane15
    int_var__lane15 = hlp.get_slc(_val, _count, _count -1 + 16 ).convert_to< lane15_cpp_int_t >()  ;
    _count += 16;
}

void cap_pxc_csr_cfg_c_mac_k_pciconf_t::all(const cpp_int & _val) {
    int _count = 0;

    // word0
    int_var__word0 = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< word0_cpp_int_t >()  ;
    _count += 32;
    // word1
    int_var__word1 = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< word1_cpp_int_t >()  ;
    _count += 32;
    // word2
    int_var__word2 = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< word2_cpp_int_t >()  ;
    _count += 32;
    // word3
    int_var__word3 = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< word3_cpp_int_t >()  ;
    _count += 32;
    // word4
    int_var__word4 = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< word4_cpp_int_t >()  ;
    _count += 32;
    // word5
    int_var__word5 = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< word5_cpp_int_t >()  ;
    _count += 32;
    // word6
    int_var__word6 = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< word6_cpp_int_t >()  ;
    _count += 32;
    // word7
    int_var__word7 = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< word7_cpp_int_t >()  ;
    _count += 32;
    // word8
    int_var__word8 = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< word8_cpp_int_t >()  ;
    _count += 32;
}

void cap_pxc_csr_cfg_c_mac_k_pexconf_t::all(const cpp_int & _val) {
    int _count = 0;

    // word0
    int_var__word0 = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< word0_cpp_int_t >()  ;
    _count += 32;
    // word1
    int_var__word1 = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< word1_cpp_int_t >()  ;
    _count += 32;
    // word2
    int_var__word2 = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< word2_cpp_int_t >()  ;
    _count += 32;
    // word3
    int_var__word3 = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< word3_cpp_int_t >()  ;
    _count += 32;
    // word4
    int_var__word4 = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< word4_cpp_int_t >()  ;
    _count += 32;
    // word5
    int_var__word5 = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< word5_cpp_int_t >()  ;
    _count += 32;
    // word6
    int_var__word6 = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< word6_cpp_int_t >()  ;
    _count += 32;
    // word7
    int_var__word7 = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< word7_cpp_int_t >()  ;
    _count += 32;
    // word8
    int_var__word8 = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< word8_cpp_int_t >()  ;
    _count += 32;
    // word9
    int_var__word9 = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< word9_cpp_int_t >()  ;
    _count += 32;
    // word10
    int_var__word10 = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< word10_cpp_int_t >()  ;
    _count += 32;
    // word11
    int_var__word11 = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< word11_cpp_int_t >()  ;
    _count += 32;
}

void cap_pxc_csr_cfg_c_mac_k_lmr_t::all(const cpp_int & _val) {
    int _count = 0;

    // word0
    int_var__word0 = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< word0_cpp_int_t >()  ;
    _count += 32;
    // word1
    int_var__word1 = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< word1_cpp_int_t >()  ;
    _count += 32;
    // word3
    int_var__word3 = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< word3_cpp_int_t >()  ;
    _count += 32;
}

void cap_pxc_csr_cfg_c_mac_k_rx_cred_t::all(const cpp_int & _val) {
    int _count = 0;

    // word0
    int_var__word0 = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< word0_cpp_int_t >()  ;
    _count += 32;
    // word1
    int_var__word1 = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< word1_cpp_int_t >()  ;
    _count += 32;
    // word3
    int_var__word3 = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< word3_cpp_int_t >()  ;
    _count += 32;
}

void cap_pxc_csr_cfg_c_mac_k_gen_t::all(const cpp_int & _val) {
    int _count = 0;

    // spec_version
    int_var__spec_version = hlp.get_slc(_val, _count, _count -1 + 4 ).convert_to< spec_version_cpp_int_t >()  ;
    _count += 4;
    // port_type
    int_var__port_type = hlp.get_slc(_val, _count, _count -1 + 4 ).convert_to< port_type_cpp_int_t >()  ;
    _count += 4;
    // sris_mode
    int_var__sris_mode = hlp.get_slc(_val, _count, _count -1 + 1 ).convert_to< sris_mode_cpp_int_t >()  ;
    _count += 1;
    // gen1_supported
    int_var__gen1_supported = hlp.get_slc(_val, _count, _count -1 + 1 ).convert_to< gen1_supported_cpp_int_t >()  ;
    _count += 1;
    // gen2_supported
    int_var__gen2_supported = hlp.get_slc(_val, _count, _count -1 + 1 ).convert_to< gen2_supported_cpp_int_t >()  ;
    _count += 1;
    // gen3_supported
    int_var__gen3_supported = hlp.get_slc(_val, _count, _count -1 + 1 ).convert_to< gen3_supported_cpp_int_t >()  ;
    _count += 1;
    // gen4_supported
    int_var__gen4_supported = hlp.get_slc(_val, _count, _count -1 + 1 ).convert_to< gen4_supported_cpp_int_t >()  ;
    _count += 1;
    // reserved1
    int_var__reserved1 = hlp.get_slc(_val, _count, _count -1 + 3 ).convert_to< reserved1_cpp_int_t >()  ;
    _count += 3;
    // bfm_mode
    int_var__bfm_mode = hlp.get_slc(_val, _count, _count -1 + 1 ).convert_to< bfm_mode_cpp_int_t >()  ;
    _count += 1;
    // lane_reverse_en
    int_var__lane_reverse_en = hlp.get_slc(_val, _count, _count -1 + 1 ).convert_to< lane_reverse_en_cpp_int_t >()  ;
    _count += 1;
    // reserved2
    int_var__reserved2 = hlp.get_slc(_val, _count, _count -1 + 3 ).convert_to< reserved2_cpp_int_t >()  ;
    _count += 3;
    // rx_cutthru_en
    int_var__rx_cutthru_en = hlp.get_slc(_val, _count, _count -1 + 1 ).convert_to< rx_cutthru_en_cpp_int_t >()  ;
    _count += 1;
    // tx_cutthru_en
    int_var__tx_cutthru_en = hlp.get_slc(_val, _count, _count -1 + 1 ).convert_to< tx_cutthru_en_cpp_int_t >()  ;
    _count += 1;
    // eq_ph23_en
    int_var__eq_ph23_en = hlp.get_slc(_val, _count, _count -1 + 1 ).convert_to< eq_ph23_en_cpp_int_t >()  ;
    _count += 1;
    // disable_lanes
    int_var__disable_lanes = hlp.get_slc(_val, _count, _count -1 + 4 ).convert_to< disable_lanes_cpp_int_t >()  ;
    _count += 4;
    // rxelecidle_cfg
    int_var__rxelecidle_cfg = hlp.get_slc(_val, _count, _count -1 + 1 ).convert_to< rxelecidle_cfg_cpp_int_t >()  ;
    _count += 1;
    // reserved3
    int_var__reserved3 = hlp.get_slc(_val, _count, _count -1 + 1 ).convert_to< reserved3_cpp_int_t >()  ;
    _count += 1;
    // pie8
    int_var__pie8 = hlp.get_slc(_val, _count, _count -1 + 1 ).convert_to< pie8_cpp_int_t >()  ;
    _count += 1;
    // ecrc_gen_mode
    int_var__ecrc_gen_mode = hlp.get_slc(_val, _count, _count -1 + 1 ).convert_to< ecrc_gen_mode_cpp_int_t >()  ;
    _count += 1;
    // ext_intr_mode
    int_var__ext_intr_mode = hlp.get_slc(_val, _count, _count -1 + 1 ).convert_to< ext_intr_mode_cpp_int_t >()  ;
    _count += 1;
    // tx_ecc_nullify
    int_var__tx_ecc_nullify = hlp.get_slc(_val, _count, _count -1 + 1 ).convert_to< tx_ecc_nullify_cpp_int_t >()  ;
    _count += 1;
    // tx_ecc_flush
    int_var__tx_ecc_flush = hlp.get_slc(_val, _count, _count -1 + 1 ).convert_to< tx_ecc_flush_cpp_int_t >()  ;
    _count += 1;
    // rx_wdog_en
    int_var__rx_wdog_en = hlp.get_slc(_val, _count, _count -1 + 1 ).convert_to< rx_wdog_en_cpp_int_t >()  ;
    _count += 1;
    // upcfg_en
    int_var__upcfg_en = hlp.get_slc(_val, _count, _count -1 + 1 ).convert_to< upcfg_en_cpp_int_t >()  ;
    _count += 1;
    // rxvalid_filter
    int_var__rxvalid_filter = hlp.get_slc(_val, _count, _count -1 + 1 ).convert_to< rxvalid_filter_cpp_int_t >()  ;
    _count += 1;
    // reserved4
    int_var__reserved4 = hlp.get_slc(_val, _count, _count -1 + 26 ).convert_to< reserved4_cpp_int_t >()  ;
    _count += 26;
}

void cap_pxc_csr_t::all(const cpp_int & _val) {
    int _count = 0;

    cfg_c_mac_k_gen.all( hlp.get_slc(_val, _count, _count -1 + cfg_c_mac_k_gen.get_width() )); // cfg_c_mac_k_gen
    _count += cfg_c_mac_k_gen.get_width();
    cfg_c_mac_k_rx_cred.all( hlp.get_slc(_val, _count, _count -1 + cfg_c_mac_k_rx_cred.get_width() )); // cfg_c_mac_k_rx_cred
    _count += cfg_c_mac_k_rx_cred.get_width();
    cfg_c_mac_k_lmr.all( hlp.get_slc(_val, _count, _count -1 + cfg_c_mac_k_lmr.get_width() )); // cfg_c_mac_k_lmr
    _count += cfg_c_mac_k_lmr.get_width();
    cfg_c_mac_k_pexconf.all( hlp.get_slc(_val, _count, _count -1 + cfg_c_mac_k_pexconf.get_width() )); // cfg_c_mac_k_pexconf
    _count += cfg_c_mac_k_pexconf.get_width();
    cfg_c_mac_k_pciconf.all( hlp.get_slc(_val, _count, _count -1 + cfg_c_mac_k_pciconf.get_width() )); // cfg_c_mac_k_pciconf
    _count += cfg_c_mac_k_pciconf.get_width();
    cfg_c_mac_k_equpreset.all( hlp.get_slc(_val, _count, _count -1 + cfg_c_mac_k_equpreset.get_width() )); // cfg_c_mac_k_equpreset
    _count += cfg_c_mac_k_equpreset.get_width();
    cfg_c_mac_k_equpreset16.all( hlp.get_slc(_val, _count, _count -1 + cfg_c_mac_k_equpreset16.get_width() )); // cfg_c_mac_k_equpreset16
    _count += cfg_c_mac_k_equpreset16.get_width();
    cfg_c_mac_k_bar0windows.all( hlp.get_slc(_val, _count, _count -1 + cfg_c_mac_k_bar0windows.get_width() )); // cfg_c_mac_k_bar0windows
    _count += cfg_c_mac_k_bar0windows.get_width();
    cfg_c_port_mac.all( hlp.get_slc(_val, _count, _count -1 + cfg_c_port_mac.get_width() )); // cfg_c_port_mac
    _count += cfg_c_port_mac.get_width();
    cnt_c_tl_rx.all( hlp.get_slc(_val, _count, _count -1 + cnt_c_tl_rx.get_width() )); // cnt_c_tl_rx
    _count += cnt_c_tl_rx.get_width();
    sta_c_port_mac.all( hlp.get_slc(_val, _count, _count -1 + sta_c_port_mac.get_width() )); // sta_c_port_mac
    _count += sta_c_port_mac.get_width();
    sta_c_port_rst.all( hlp.get_slc(_val, _count, _count -1 + sta_c_port_rst.get_width() )); // sta_c_port_rst
    _count += sta_c_port_rst.get_width();
    cfg_c_portgate_open.all( hlp.get_slc(_val, _count, _count -1 + cfg_c_portgate_open.get_width() )); // cfg_c_portgate_open
    _count += cfg_c_portgate_open.get_width();
    cfg_c_portgate_close.all( hlp.get_slc(_val, _count, _count -1 + cfg_c_portgate_close.get_width() )); // cfg_c_portgate_close
    _count += cfg_c_portgate_close.get_width();
    cfg_c_ltr_latency.all( hlp.get_slc(_val, _count, _count -1 + cfg_c_ltr_latency.get_width() )); // cfg_c_ltr_latency
    _count += cfg_c_ltr_latency.get_width();
    cfg_c_autonomous_linkwidth.all( hlp.get_slc(_val, _count, _count -1 + cfg_c_autonomous_linkwidth.get_width() )); // cfg_c_autonomous_linkwidth
    _count += cfg_c_autonomous_linkwidth.get_width();
    cfg_c_ecc_disable.all( hlp.get_slc(_val, _count, _count -1 + cfg_c_ecc_disable.get_width() )); // cfg_c_ecc_disable
    _count += cfg_c_ecc_disable.get_width();
    cfg_c_brsw.all( hlp.get_slc(_val, _count, _count -1 + cfg_c_brsw.get_width() )); // cfg_c_brsw
    _count += cfg_c_brsw.get_width();
    sta_c_brsw.all( hlp.get_slc(_val, _count, _count -1 + sta_c_brsw.get_width() )); // sta_c_brsw
    _count += sta_c_brsw.get_width();
    cfg_c_mac_test_in.all( hlp.get_slc(_val, _count, _count -1 + cfg_c_mac_test_in.get_width() )); // cfg_c_mac_test_in
    _count += cfg_c_mac_test_in.get_width();
    cfg_c_mac_ssvid_cap.all( hlp.get_slc(_val, _count, _count -1 + cfg_c_mac_ssvid_cap.get_width() )); // cfg_c_mac_ssvid_cap
    _count += cfg_c_mac_ssvid_cap.get_width();
    sta_c_tx_fc_credits.all( hlp.get_slc(_val, _count, _count -1 + sta_c_tx_fc_credits.get_width() )); // sta_c_tx_fc_credits
    _count += sta_c_tx_fc_credits.get_width();
    sta_c_ecc_rxbuf_0.all( hlp.get_slc(_val, _count, _count -1 + sta_c_ecc_rxbuf_0.get_width() )); // sta_c_ecc_rxbuf_0
    _count += sta_c_ecc_rxbuf_0.get_width();
    sta_c_ecc_rxbuf_1.all( hlp.get_slc(_val, _count, _count -1 + sta_c_ecc_rxbuf_1.get_width() )); // sta_c_ecc_rxbuf_1
    _count += sta_c_ecc_rxbuf_1.get_width();
    sta_c_ecc_rxbuf_2.all( hlp.get_slc(_val, _count, _count -1 + sta_c_ecc_rxbuf_2.get_width() )); // sta_c_ecc_rxbuf_2
    _count += sta_c_ecc_rxbuf_2.get_width();
    sta_c_ecc_rxbuf_3.all( hlp.get_slc(_val, _count, _count -1 + sta_c_ecc_rxbuf_3.get_width() )); // sta_c_ecc_rxbuf_3
    _count += sta_c_ecc_rxbuf_3.get_width();
    sat_c_port_cnt0.all( hlp.get_slc(_val, _count, _count -1 + sat_c_port_cnt0.get_width() )); // sat_c_port_cnt0
    _count += sat_c_port_cnt0.get_width();
    sat_c_port_cnt1.all( hlp.get_slc(_val, _count, _count -1 + sat_c_port_cnt1.get_width() )); // sat_c_port_cnt1
    _count += sat_c_port_cnt1.get_width();
    sat_c_port_cnt2.all( hlp.get_slc(_val, _count, _count -1 + sat_c_port_cnt2.get_width() )); // sat_c_port_cnt2
    _count += sat_c_port_cnt2.get_width();
    sat_c_port_cnt3.all( hlp.get_slc(_val, _count, _count -1 + sat_c_port_cnt3.get_width() )); // sat_c_port_cnt3
    _count += sat_c_port_cnt3.get_width();
    sat_c_port_cnt4.all( hlp.get_slc(_val, _count, _count -1 + sat_c_port_cnt4.get_width() )); // sat_c_port_cnt4
    _count += sat_c_port_cnt4.get_width();
    sat_c_port_cnt5.all( hlp.get_slc(_val, _count, _count -1 + sat_c_port_cnt5.get_width() )); // sat_c_port_cnt5
    _count += sat_c_port_cnt5.get_width();
    sat_c_port_cnt6.all( hlp.get_slc(_val, _count, _count -1 + sat_c_port_cnt6.get_width() )); // sat_c_port_cnt6
    _count += sat_c_port_cnt6.get_width();
    sat_c_port_cnt7.all( hlp.get_slc(_val, _count, _count -1 + sat_c_port_cnt7.get_width() )); // sat_c_port_cnt7
    _count += sat_c_port_cnt7.get_width();
    sat_c_port_cnt8.all( hlp.get_slc(_val, _count, _count -1 + sat_c_port_cnt8.get_width() )); // sat_c_port_cnt8
    _count += sat_c_port_cnt8.get_width();
    sat_c_port_cnt9.all( hlp.get_slc(_val, _count, _count -1 + sat_c_port_cnt9.get_width() )); // sat_c_port_cnt9
    _count += sat_c_port_cnt9.get_width();
    sat_c_port_cnt10.all( hlp.get_slc(_val, _count, _count -1 + sat_c_port_cnt10.get_width() )); // sat_c_port_cnt10
    _count += sat_c_port_cnt10.get_width();
    sat_c_port_cnt11.all( hlp.get_slc(_val, _count, _count -1 + sat_c_port_cnt11.get_width() )); // sat_c_port_cnt11
    _count += sat_c_port_cnt11.get_width();
    sat_c_port_cnt12.all( hlp.get_slc(_val, _count, _count -1 + sat_c_port_cnt12.get_width() )); // sat_c_port_cnt12
    _count += sat_c_port_cnt12.get_width();
    sat_c_port_cnt13.all( hlp.get_slc(_val, _count, _count -1 + sat_c_port_cnt13.get_width() )); // sat_c_port_cnt13
    _count += sat_c_port_cnt13.get_width();
    sat_c_port_cnt14.all( hlp.get_slc(_val, _count, _count -1 + sat_c_port_cnt14.get_width() )); // sat_c_port_cnt14
    _count += sat_c_port_cnt14.get_width();
    sat_c_port_cnt15.all( hlp.get_slc(_val, _count, _count -1 + sat_c_port_cnt15.get_width() )); // sat_c_port_cnt15
    _count += sat_c_port_cnt15.get_width();
    sta_c_port_phystatus.all( hlp.get_slc(_val, _count, _count -1 + sta_c_port_phystatus.get_width() )); // sta_c_port_phystatus
    _count += sta_c_port_phystatus.get_width();
    dhs_c_mac_apb.all( hlp.get_slc(_val, _count, _count -1 + dhs_c_mac_apb.get_width() )); // dhs_c_mac_apb
    _count += dhs_c_mac_apb.get_width();
}

cpp_int cap_pxc_csr_dhs_c_mac_apb_entry_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // cfg_data
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__cfg_data) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_pxc_csr_dhs_c_mac_apb_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // entry
    for(int ii = 0; ii < 1024; ii++) {
         ret_val = hlp.set_slc(ret_val, entry[ii].all() , _count, _count -1 + entry[ii].get_width() );
        _count += entry[ii].get_width();
    }
    return ret_val;
}

cpp_int cap_pxc_csr_sta_c_port_phystatus_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // per_lane
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__per_lane) , _count, _count -1 + 16 );
    _count += 16;
    return ret_val;
}

cpp_int cap_pxc_csr_sat_c_port_cnt15_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // tbd
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__tbd) , _count, _count -1 + 8 );
    _count += 8;
    return ret_val;
}

cpp_int cap_pxc_csr_sat_c_port_cnt14_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // tbd
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__tbd) , _count, _count -1 + 8 );
    _count += 8;
    return ret_val;
}

cpp_int cap_pxc_csr_sat_c_port_cnt13_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // tbd
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__tbd) , _count, _count -1 + 8 );
    _count += 8;
    return ret_val;
}

cpp_int cap_pxc_csr_sat_c_port_cnt12_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // tbd
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__tbd) , _count, _count -1 + 8 );
    _count += 8;
    return ret_val;
}

cpp_int cap_pxc_csr_sat_c_port_cnt11_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // tbd
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__tbd) , _count, _count -1 + 8 );
    _count += 8;
    return ret_val;
}

cpp_int cap_pxc_csr_sat_c_port_cnt10_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // tbd
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__tbd) , _count, _count -1 + 8 );
    _count += 8;
    return ret_val;
}

cpp_int cap_pxc_csr_sat_c_port_cnt9_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // tbd
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__tbd) , _count, _count -1 + 8 );
    _count += 8;
    return ret_val;
}

cpp_int cap_pxc_csr_sat_c_port_cnt8_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // tbd
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__tbd) , _count, _count -1 + 8 );
    _count += 8;
    return ret_val;
}

cpp_int cap_pxc_csr_sat_c_port_cnt7_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // tbd
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__tbd) , _count, _count -1 + 8 );
    _count += 8;
    return ret_val;
}

cpp_int cap_pxc_csr_sat_c_port_cnt6_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // tbd
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__tbd) , _count, _count -1 + 8 );
    _count += 8;
    return ret_val;
}

cpp_int cap_pxc_csr_sat_c_port_cnt5_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // tbd
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__tbd) , _count, _count -1 + 8 );
    _count += 8;
    return ret_val;
}

cpp_int cap_pxc_csr_sat_c_port_cnt4_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // tbd
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__tbd) , _count, _count -1 + 8 );
    _count += 8;
    return ret_val;
}

cpp_int cap_pxc_csr_sat_c_port_cnt3_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // tbd
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__tbd) , _count, _count -1 + 8 );
    _count += 8;
    return ret_val;
}

cpp_int cap_pxc_csr_sat_c_port_cnt2_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // tbd
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__tbd) , _count, _count -1 + 8 );
    _count += 8;
    return ret_val;
}

cpp_int cap_pxc_csr_sat_c_port_cnt1_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // tbd
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__tbd) , _count, _count -1 + 8 );
    _count += 8;
    return ret_val;
}

cpp_int cap_pxc_csr_sat_c_port_cnt0_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // tbd
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__tbd) , _count, _count -1 + 8 );
    _count += 8;
    return ret_val;
}

cpp_int cap_pxc_csr_sta_c_ecc_rxbuf_3_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // uncorrectable
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__uncorrectable) , _count, _count -1 + 1 );
    _count += 1;
    // correctable
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__correctable) , _count, _count -1 + 1 );
    _count += 1;
    // syndrome
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__syndrome) , _count, _count -1 + 8 );
    _count += 8;
    // addr
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__addr) , _count, _count -1 + 8 );
    _count += 8;
    return ret_val;
}

cpp_int cap_pxc_csr_sta_c_ecc_rxbuf_2_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // uncorrectable
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__uncorrectable) , _count, _count -1 + 1 );
    _count += 1;
    // correctable
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__correctable) , _count, _count -1 + 1 );
    _count += 1;
    // syndrome
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__syndrome) , _count, _count -1 + 8 );
    _count += 8;
    // addr
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__addr) , _count, _count -1 + 8 );
    _count += 8;
    return ret_val;
}

cpp_int cap_pxc_csr_sta_c_ecc_rxbuf_1_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // uncorrectable
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__uncorrectable) , _count, _count -1 + 1 );
    _count += 1;
    // correctable
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__correctable) , _count, _count -1 + 1 );
    _count += 1;
    // syndrome
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__syndrome) , _count, _count -1 + 8 );
    _count += 8;
    // addr
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__addr) , _count, _count -1 + 8 );
    _count += 8;
    return ret_val;
}

cpp_int cap_pxc_csr_sta_c_ecc_rxbuf_0_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // uncorrectable
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__uncorrectable) , _count, _count -1 + 1 );
    _count += 1;
    // correctable
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__correctable) , _count, _count -1 + 1 );
    _count += 1;
    // syndrome
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__syndrome) , _count, _count -1 + 8 );
    _count += 8;
    // addr
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__addr) , _count, _count -1 + 8 );
    _count += 8;
    return ret_val;
}

cpp_int cap_pxc_csr_sta_c_tx_fc_credits_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // posted
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__posted) , _count, _count -1 + 32 );
    _count += 32;
    // non_posted
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__non_posted) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_pxc_csr_cfg_c_mac_ssvid_cap_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // ssvid
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__ssvid) , _count, _count -1 + 16 );
    _count += 16;
    // ssid
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__ssid) , _count, _count -1 + 16 );
    _count += 16;
    return ret_val;
}

cpp_int cap_pxc_csr_cfg_c_mac_test_in_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // dw0
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__dw0) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_pxc_csr_sta_c_brsw_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // tl_brsw_out
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__tl_brsw_out) , _count, _count -1 + 8 );
    _count += 8;
    return ret_val;
}

cpp_int cap_pxc_csr_cfg_c_brsw_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // tl_brsw_in
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__tl_brsw_in) , _count, _count -1 + 8 );
    _count += 8;
    return ret_val;
}

cpp_int cap_pxc_csr_cfg_c_ecc_disable_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // rxbuf_cor
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__rxbuf_cor) , _count, _count -1 + 1 );
    _count += 1;
    // rxbuf_det
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__rxbuf_det) , _count, _count -1 + 1 );
    _count += 1;
    return ret_val;
}

cpp_int cap_pxc_csr_cfg_c_autonomous_linkwidth_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // pm_bwchange
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__pm_bwchange) , _count, _count -1 + 4 );
    _count += 4;
    return ret_val;
}

cpp_int cap_pxc_csr_cfg_c_ltr_latency_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // data
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__data) , _count, _count -1 + 33 );
    _count += 33;
    return ret_val;
}

cpp_int cap_pxc_csr_cfg_c_portgate_close_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // data
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__data) , _count, _count -1 + 1 );
    _count += 1;
    return ret_val;
}

cpp_int cap_pxc_csr_cfg_c_portgate_open_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // data
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__data) , _count, _count -1 + 1 );
    _count += 1;
    return ret_val;
}

cpp_int cap_pxc_csr_sta_c_port_rst_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // status
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__status) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_pxc_csr_sta_c_port_mac_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // ltssm
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__ltssm) , _count, _count -1 + 5 );
    _count += 5;
    // dl_up
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__dl_up) , _count, _count -1 + 1 );
    _count += 1;
    // portgate_open
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__portgate_open) , _count, _count -1 + 1 );
    _count += 1;
    // lp_state
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__lp_state) , _count, _count -1 + 4 );
    _count += 4;
    // rc_int_pinstate
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__rc_int_pinstate) , _count, _count -1 + 4 );
    _count += 4;
    // pm_turnoffstatus
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__pm_turnoffstatus) , _count, _count -1 + 1 );
    _count += 1;
    // pm_clkstatus
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__pm_clkstatus) , _count, _count -1 + 4 );
    _count += 4;
    return ret_val;
}

cpp_int cap_pxc_csr_cnt_c_tl_rx_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // tlp
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__tlp) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_pxc_csr_cfg_c_port_mac_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // reset
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__reset) , _count, _count -1 + 1 );
    _count += 1;
    // ltssm_en
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__ltssm_en) , _count, _count -1 + 1 );
    _count += 1;
    // ltssm_en_portgate_qual
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__ltssm_en_portgate_qual) , _count, _count -1 + 1 );
    _count += 1;
    // cfg_retry_en
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__cfg_retry_en) , _count, _count -1 + 1 );
    _count += 1;
    // tl_clock_freq
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__tl_clock_freq) , _count, _count -1 + 22 );
    _count += 22;
    // port_type
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__port_type) , _count, _count -1 + 1 );
    _count += 1;
    // flush_marker_en
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__flush_marker_en) , _count, _count -1 + 1 );
    _count += 1;
    // tx_stream
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__tx_stream) , _count, _count -1 + 1 );
    _count += 1;
    // pl_exit_en
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__pl_exit_en) , _count, _count -1 + 3 );
    _count += 3;
    // pm_auxpwr
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__pm_auxpwr) , _count, _count -1 + 1 );
    _count += 1;
    // pm_event
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__pm_event) , _count, _count -1 + 1 );
    _count += 1;
    // pm_data
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__pm_data) , _count, _count -1 + 10 );
    _count += 10;
    // pm_turnoffcontrol
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__pm_turnoffcontrol) , _count, _count -1 + 1 );
    _count += 1;
    // pm_clkcontrol
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__pm_clkcontrol) , _count, _count -1 + 1 );
    _count += 1;
    // inject_lcrc
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__inject_lcrc) , _count, _count -1 + 1 );
    _count += 1;
    // inject_ecrc
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__inject_ecrc) , _count, _count -1 + 1 );
    _count += 1;
    return ret_val;
}

cpp_int cap_pxc_csr_cfg_c_mac_k_bar0windows_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // bits227_224
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__bits227_224) , _count, _count -1 + 4 );
    _count += 4;
    return ret_val;
}

cpp_int cap_pxc_csr_cfg_c_mac_k_equpreset16_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // lane0
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__lane0) , _count, _count -1 + 16 );
    _count += 16;
    // lane1
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__lane1) , _count, _count -1 + 16 );
    _count += 16;
    // lane2
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__lane2) , _count, _count -1 + 16 );
    _count += 16;
    // lane3
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__lane3) , _count, _count -1 + 16 );
    _count += 16;
    // lane4
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__lane4) , _count, _count -1 + 16 );
    _count += 16;
    // lane5
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__lane5) , _count, _count -1 + 16 );
    _count += 16;
    // lane6
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__lane6) , _count, _count -1 + 16 );
    _count += 16;
    // lane7
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__lane7) , _count, _count -1 + 16 );
    _count += 16;
    return ret_val;
}

cpp_int cap_pxc_csr_cfg_c_mac_k_equpreset_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // lane0
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__lane0) , _count, _count -1 + 16 );
    _count += 16;
    // lane1
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__lane1) , _count, _count -1 + 16 );
    _count += 16;
    // lane2
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__lane2) , _count, _count -1 + 16 );
    _count += 16;
    // lane3
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__lane3) , _count, _count -1 + 16 );
    _count += 16;
    // lane4
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__lane4) , _count, _count -1 + 16 );
    _count += 16;
    // lane5
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__lane5) , _count, _count -1 + 16 );
    _count += 16;
    // lane6
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__lane6) , _count, _count -1 + 16 );
    _count += 16;
    // lane7
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__lane7) , _count, _count -1 + 16 );
    _count += 16;
    // lane8
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__lane8) , _count, _count -1 + 16 );
    _count += 16;
    // lane9
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__lane9) , _count, _count -1 + 16 );
    _count += 16;
    // lane10
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__lane10) , _count, _count -1 + 16 );
    _count += 16;
    // lane11
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__lane11) , _count, _count -1 + 16 );
    _count += 16;
    // lane12
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__lane12) , _count, _count -1 + 16 );
    _count += 16;
    // lane13
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__lane13) , _count, _count -1 + 16 );
    _count += 16;
    // lane14
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__lane14) , _count, _count -1 + 16 );
    _count += 16;
    // lane15
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__lane15) , _count, _count -1 + 16 );
    _count += 16;
    return ret_val;
}

cpp_int cap_pxc_csr_cfg_c_mac_k_pciconf_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // word0
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__word0) , _count, _count -1 + 32 );
    _count += 32;
    // word1
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__word1) , _count, _count -1 + 32 );
    _count += 32;
    // word2
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__word2) , _count, _count -1 + 32 );
    _count += 32;
    // word3
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__word3) , _count, _count -1 + 32 );
    _count += 32;
    // word4
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__word4) , _count, _count -1 + 32 );
    _count += 32;
    // word5
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__word5) , _count, _count -1 + 32 );
    _count += 32;
    // word6
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__word6) , _count, _count -1 + 32 );
    _count += 32;
    // word7
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__word7) , _count, _count -1 + 32 );
    _count += 32;
    // word8
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__word8) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_pxc_csr_cfg_c_mac_k_pexconf_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // word0
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__word0) , _count, _count -1 + 32 );
    _count += 32;
    // word1
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__word1) , _count, _count -1 + 32 );
    _count += 32;
    // word2
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__word2) , _count, _count -1 + 32 );
    _count += 32;
    // word3
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__word3) , _count, _count -1 + 32 );
    _count += 32;
    // word4
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__word4) , _count, _count -1 + 32 );
    _count += 32;
    // word5
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__word5) , _count, _count -1 + 32 );
    _count += 32;
    // word6
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__word6) , _count, _count -1 + 32 );
    _count += 32;
    // word7
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__word7) , _count, _count -1 + 32 );
    _count += 32;
    // word8
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__word8) , _count, _count -1 + 32 );
    _count += 32;
    // word9
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__word9) , _count, _count -1 + 32 );
    _count += 32;
    // word10
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__word10) , _count, _count -1 + 32 );
    _count += 32;
    // word11
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__word11) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_pxc_csr_cfg_c_mac_k_lmr_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // word0
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__word0) , _count, _count -1 + 32 );
    _count += 32;
    // word1
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__word1) , _count, _count -1 + 32 );
    _count += 32;
    // word3
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__word3) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_pxc_csr_cfg_c_mac_k_rx_cred_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // word0
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__word0) , _count, _count -1 + 32 );
    _count += 32;
    // word1
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__word1) , _count, _count -1 + 32 );
    _count += 32;
    // word3
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__word3) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // spec_version
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__spec_version) , _count, _count -1 + 4 );
    _count += 4;
    // port_type
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__port_type) , _count, _count -1 + 4 );
    _count += 4;
    // sris_mode
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__sris_mode) , _count, _count -1 + 1 );
    _count += 1;
    // gen1_supported
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__gen1_supported) , _count, _count -1 + 1 );
    _count += 1;
    // gen2_supported
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__gen2_supported) , _count, _count -1 + 1 );
    _count += 1;
    // gen3_supported
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__gen3_supported) , _count, _count -1 + 1 );
    _count += 1;
    // gen4_supported
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__gen4_supported) , _count, _count -1 + 1 );
    _count += 1;
    // reserved1
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__reserved1) , _count, _count -1 + 3 );
    _count += 3;
    // bfm_mode
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__bfm_mode) , _count, _count -1 + 1 );
    _count += 1;
    // lane_reverse_en
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__lane_reverse_en) , _count, _count -1 + 1 );
    _count += 1;
    // reserved2
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__reserved2) , _count, _count -1 + 3 );
    _count += 3;
    // rx_cutthru_en
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__rx_cutthru_en) , _count, _count -1 + 1 );
    _count += 1;
    // tx_cutthru_en
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__tx_cutthru_en) , _count, _count -1 + 1 );
    _count += 1;
    // eq_ph23_en
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__eq_ph23_en) , _count, _count -1 + 1 );
    _count += 1;
    // disable_lanes
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__disable_lanes) , _count, _count -1 + 4 );
    _count += 4;
    // rxelecidle_cfg
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__rxelecidle_cfg) , _count, _count -1 + 1 );
    _count += 1;
    // reserved3
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__reserved3) , _count, _count -1 + 1 );
    _count += 1;
    // pie8
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__pie8) , _count, _count -1 + 1 );
    _count += 1;
    // ecrc_gen_mode
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__ecrc_gen_mode) , _count, _count -1 + 1 );
    _count += 1;
    // ext_intr_mode
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__ext_intr_mode) , _count, _count -1 + 1 );
    _count += 1;
    // tx_ecc_nullify
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__tx_ecc_nullify) , _count, _count -1 + 1 );
    _count += 1;
    // tx_ecc_flush
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__tx_ecc_flush) , _count, _count -1 + 1 );
    _count += 1;
    // rx_wdog_en
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__rx_wdog_en) , _count, _count -1 + 1 );
    _count += 1;
    // upcfg_en
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__upcfg_en) , _count, _count -1 + 1 );
    _count += 1;
    // rxvalid_filter
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__rxvalid_filter) , _count, _count -1 + 1 );
    _count += 1;
    // reserved4
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__reserved4) , _count, _count -1 + 26 );
    _count += 26;
    return ret_val;
}

cpp_int cap_pxc_csr_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    ret_val = hlp.set_slc(ret_val, cfg_c_mac_k_gen.all() , _count, _count -1 + cfg_c_mac_k_gen.get_width() ); // cfg_c_mac_k_gen
    _count += cfg_c_mac_k_gen.get_width();
    ret_val = hlp.set_slc(ret_val, cfg_c_mac_k_rx_cred.all() , _count, _count -1 + cfg_c_mac_k_rx_cred.get_width() ); // cfg_c_mac_k_rx_cred
    _count += cfg_c_mac_k_rx_cred.get_width();
    ret_val = hlp.set_slc(ret_val, cfg_c_mac_k_lmr.all() , _count, _count -1 + cfg_c_mac_k_lmr.get_width() ); // cfg_c_mac_k_lmr
    _count += cfg_c_mac_k_lmr.get_width();
    ret_val = hlp.set_slc(ret_val, cfg_c_mac_k_pexconf.all() , _count, _count -1 + cfg_c_mac_k_pexconf.get_width() ); // cfg_c_mac_k_pexconf
    _count += cfg_c_mac_k_pexconf.get_width();
    ret_val = hlp.set_slc(ret_val, cfg_c_mac_k_pciconf.all() , _count, _count -1 + cfg_c_mac_k_pciconf.get_width() ); // cfg_c_mac_k_pciconf
    _count += cfg_c_mac_k_pciconf.get_width();
    ret_val = hlp.set_slc(ret_val, cfg_c_mac_k_equpreset.all() , _count, _count -1 + cfg_c_mac_k_equpreset.get_width() ); // cfg_c_mac_k_equpreset
    _count += cfg_c_mac_k_equpreset.get_width();
    ret_val = hlp.set_slc(ret_val, cfg_c_mac_k_equpreset16.all() , _count, _count -1 + cfg_c_mac_k_equpreset16.get_width() ); // cfg_c_mac_k_equpreset16
    _count += cfg_c_mac_k_equpreset16.get_width();
    ret_val = hlp.set_slc(ret_val, cfg_c_mac_k_bar0windows.all() , _count, _count -1 + cfg_c_mac_k_bar0windows.get_width() ); // cfg_c_mac_k_bar0windows
    _count += cfg_c_mac_k_bar0windows.get_width();
    ret_val = hlp.set_slc(ret_val, cfg_c_port_mac.all() , _count, _count -1 + cfg_c_port_mac.get_width() ); // cfg_c_port_mac
    _count += cfg_c_port_mac.get_width();
    ret_val = hlp.set_slc(ret_val, cnt_c_tl_rx.all() , _count, _count -1 + cnt_c_tl_rx.get_width() ); // cnt_c_tl_rx
    _count += cnt_c_tl_rx.get_width();
    ret_val = hlp.set_slc(ret_val, sta_c_port_mac.all() , _count, _count -1 + sta_c_port_mac.get_width() ); // sta_c_port_mac
    _count += sta_c_port_mac.get_width();
    ret_val = hlp.set_slc(ret_val, sta_c_port_rst.all() , _count, _count -1 + sta_c_port_rst.get_width() ); // sta_c_port_rst
    _count += sta_c_port_rst.get_width();
    ret_val = hlp.set_slc(ret_val, cfg_c_portgate_open.all() , _count, _count -1 + cfg_c_portgate_open.get_width() ); // cfg_c_portgate_open
    _count += cfg_c_portgate_open.get_width();
    ret_val = hlp.set_slc(ret_val, cfg_c_portgate_close.all() , _count, _count -1 + cfg_c_portgate_close.get_width() ); // cfg_c_portgate_close
    _count += cfg_c_portgate_close.get_width();
    ret_val = hlp.set_slc(ret_val, cfg_c_ltr_latency.all() , _count, _count -1 + cfg_c_ltr_latency.get_width() ); // cfg_c_ltr_latency
    _count += cfg_c_ltr_latency.get_width();
    ret_val = hlp.set_slc(ret_val, cfg_c_autonomous_linkwidth.all() , _count, _count -1 + cfg_c_autonomous_linkwidth.get_width() ); // cfg_c_autonomous_linkwidth
    _count += cfg_c_autonomous_linkwidth.get_width();
    ret_val = hlp.set_slc(ret_val, cfg_c_ecc_disable.all() , _count, _count -1 + cfg_c_ecc_disable.get_width() ); // cfg_c_ecc_disable
    _count += cfg_c_ecc_disable.get_width();
    ret_val = hlp.set_slc(ret_val, cfg_c_brsw.all() , _count, _count -1 + cfg_c_brsw.get_width() ); // cfg_c_brsw
    _count += cfg_c_brsw.get_width();
    ret_val = hlp.set_slc(ret_val, sta_c_brsw.all() , _count, _count -1 + sta_c_brsw.get_width() ); // sta_c_brsw
    _count += sta_c_brsw.get_width();
    ret_val = hlp.set_slc(ret_val, cfg_c_mac_test_in.all() , _count, _count -1 + cfg_c_mac_test_in.get_width() ); // cfg_c_mac_test_in
    _count += cfg_c_mac_test_in.get_width();
    ret_val = hlp.set_slc(ret_val, cfg_c_mac_ssvid_cap.all() , _count, _count -1 + cfg_c_mac_ssvid_cap.get_width() ); // cfg_c_mac_ssvid_cap
    _count += cfg_c_mac_ssvid_cap.get_width();
    ret_val = hlp.set_slc(ret_val, sta_c_tx_fc_credits.all() , _count, _count -1 + sta_c_tx_fc_credits.get_width() ); // sta_c_tx_fc_credits
    _count += sta_c_tx_fc_credits.get_width();
    ret_val = hlp.set_slc(ret_val, sta_c_ecc_rxbuf_0.all() , _count, _count -1 + sta_c_ecc_rxbuf_0.get_width() ); // sta_c_ecc_rxbuf_0
    _count += sta_c_ecc_rxbuf_0.get_width();
    ret_val = hlp.set_slc(ret_val, sta_c_ecc_rxbuf_1.all() , _count, _count -1 + sta_c_ecc_rxbuf_1.get_width() ); // sta_c_ecc_rxbuf_1
    _count += sta_c_ecc_rxbuf_1.get_width();
    ret_val = hlp.set_slc(ret_val, sta_c_ecc_rxbuf_2.all() , _count, _count -1 + sta_c_ecc_rxbuf_2.get_width() ); // sta_c_ecc_rxbuf_2
    _count += sta_c_ecc_rxbuf_2.get_width();
    ret_val = hlp.set_slc(ret_val, sta_c_ecc_rxbuf_3.all() , _count, _count -1 + sta_c_ecc_rxbuf_3.get_width() ); // sta_c_ecc_rxbuf_3
    _count += sta_c_ecc_rxbuf_3.get_width();
    ret_val = hlp.set_slc(ret_val, sat_c_port_cnt0.all() , _count, _count -1 + sat_c_port_cnt0.get_width() ); // sat_c_port_cnt0
    _count += sat_c_port_cnt0.get_width();
    ret_val = hlp.set_slc(ret_val, sat_c_port_cnt1.all() , _count, _count -1 + sat_c_port_cnt1.get_width() ); // sat_c_port_cnt1
    _count += sat_c_port_cnt1.get_width();
    ret_val = hlp.set_slc(ret_val, sat_c_port_cnt2.all() , _count, _count -1 + sat_c_port_cnt2.get_width() ); // sat_c_port_cnt2
    _count += sat_c_port_cnt2.get_width();
    ret_val = hlp.set_slc(ret_val, sat_c_port_cnt3.all() , _count, _count -1 + sat_c_port_cnt3.get_width() ); // sat_c_port_cnt3
    _count += sat_c_port_cnt3.get_width();
    ret_val = hlp.set_slc(ret_val, sat_c_port_cnt4.all() , _count, _count -1 + sat_c_port_cnt4.get_width() ); // sat_c_port_cnt4
    _count += sat_c_port_cnt4.get_width();
    ret_val = hlp.set_slc(ret_val, sat_c_port_cnt5.all() , _count, _count -1 + sat_c_port_cnt5.get_width() ); // sat_c_port_cnt5
    _count += sat_c_port_cnt5.get_width();
    ret_val = hlp.set_slc(ret_val, sat_c_port_cnt6.all() , _count, _count -1 + sat_c_port_cnt6.get_width() ); // sat_c_port_cnt6
    _count += sat_c_port_cnt6.get_width();
    ret_val = hlp.set_slc(ret_val, sat_c_port_cnt7.all() , _count, _count -1 + sat_c_port_cnt7.get_width() ); // sat_c_port_cnt7
    _count += sat_c_port_cnt7.get_width();
    ret_val = hlp.set_slc(ret_val, sat_c_port_cnt8.all() , _count, _count -1 + sat_c_port_cnt8.get_width() ); // sat_c_port_cnt8
    _count += sat_c_port_cnt8.get_width();
    ret_val = hlp.set_slc(ret_val, sat_c_port_cnt9.all() , _count, _count -1 + sat_c_port_cnt9.get_width() ); // sat_c_port_cnt9
    _count += sat_c_port_cnt9.get_width();
    ret_val = hlp.set_slc(ret_val, sat_c_port_cnt10.all() , _count, _count -1 + sat_c_port_cnt10.get_width() ); // sat_c_port_cnt10
    _count += sat_c_port_cnt10.get_width();
    ret_val = hlp.set_slc(ret_val, sat_c_port_cnt11.all() , _count, _count -1 + sat_c_port_cnt11.get_width() ); // sat_c_port_cnt11
    _count += sat_c_port_cnt11.get_width();
    ret_val = hlp.set_slc(ret_val, sat_c_port_cnt12.all() , _count, _count -1 + sat_c_port_cnt12.get_width() ); // sat_c_port_cnt12
    _count += sat_c_port_cnt12.get_width();
    ret_val = hlp.set_slc(ret_val, sat_c_port_cnt13.all() , _count, _count -1 + sat_c_port_cnt13.get_width() ); // sat_c_port_cnt13
    _count += sat_c_port_cnt13.get_width();
    ret_val = hlp.set_slc(ret_val, sat_c_port_cnt14.all() , _count, _count -1 + sat_c_port_cnt14.get_width() ); // sat_c_port_cnt14
    _count += sat_c_port_cnt14.get_width();
    ret_val = hlp.set_slc(ret_val, sat_c_port_cnt15.all() , _count, _count -1 + sat_c_port_cnt15.get_width() ); // sat_c_port_cnt15
    _count += sat_c_port_cnt15.get_width();
    ret_val = hlp.set_slc(ret_val, sta_c_port_phystatus.all() , _count, _count -1 + sta_c_port_phystatus.get_width() ); // sta_c_port_phystatus
    _count += sta_c_port_phystatus.get_width();
    ret_val = hlp.set_slc(ret_val, dhs_c_mac_apb.all() , _count, _count -1 + dhs_c_mac_apb.get_width() ); // dhs_c_mac_apb
    _count += dhs_c_mac_apb.get_width();
    return ret_val;
}

void cap_pxc_csr_dhs_c_mac_apb_entry_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("cfg_data", (cap_csr_base::set_function_type_t)&cap_pxc_csr_dhs_c_mac_apb_entry_t::cfg_data);
            register_get_func("cfg_data", (cap_csr_base::get_function_type_t)&cap_pxc_csr_dhs_c_mac_apb_entry_t::cfg_data);
        }
        #endif
    
}

void cap_pxc_csr_dhs_c_mac_apb_t::init() {

    for(int ii = 0; ii < 1024; ii++) {
        if(ii != 0) entry[ii].set_field_init_done(true);
        entry[ii].set_attributes(this,"entry["+to_string(ii)+"]",  0x0 + (entry[ii].get_byte_size()*ii));
    }
}

void cap_pxc_csr_sta_c_port_phystatus_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("per_lane", (cap_csr_base::set_function_type_t)&cap_pxc_csr_sta_c_port_phystatus_t::per_lane);
            register_get_func("per_lane", (cap_csr_base::get_function_type_t)&cap_pxc_csr_sta_c_port_phystatus_t::per_lane);
        }
        #endif
    
}

void cap_pxc_csr_sat_c_port_cnt15_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("tbd", (cap_csr_base::set_function_type_t)&cap_pxc_csr_sat_c_port_cnt15_t::tbd);
            register_get_func("tbd", (cap_csr_base::get_function_type_t)&cap_pxc_csr_sat_c_port_cnt15_t::tbd);
        }
        #endif
    
}

void cap_pxc_csr_sat_c_port_cnt14_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("tbd", (cap_csr_base::set_function_type_t)&cap_pxc_csr_sat_c_port_cnt14_t::tbd);
            register_get_func("tbd", (cap_csr_base::get_function_type_t)&cap_pxc_csr_sat_c_port_cnt14_t::tbd);
        }
        #endif
    
}

void cap_pxc_csr_sat_c_port_cnt13_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("tbd", (cap_csr_base::set_function_type_t)&cap_pxc_csr_sat_c_port_cnt13_t::tbd);
            register_get_func("tbd", (cap_csr_base::get_function_type_t)&cap_pxc_csr_sat_c_port_cnt13_t::tbd);
        }
        #endif
    
}

void cap_pxc_csr_sat_c_port_cnt12_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("tbd", (cap_csr_base::set_function_type_t)&cap_pxc_csr_sat_c_port_cnt12_t::tbd);
            register_get_func("tbd", (cap_csr_base::get_function_type_t)&cap_pxc_csr_sat_c_port_cnt12_t::tbd);
        }
        #endif
    
}

void cap_pxc_csr_sat_c_port_cnt11_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("tbd", (cap_csr_base::set_function_type_t)&cap_pxc_csr_sat_c_port_cnt11_t::tbd);
            register_get_func("tbd", (cap_csr_base::get_function_type_t)&cap_pxc_csr_sat_c_port_cnt11_t::tbd);
        }
        #endif
    
}

void cap_pxc_csr_sat_c_port_cnt10_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("tbd", (cap_csr_base::set_function_type_t)&cap_pxc_csr_sat_c_port_cnt10_t::tbd);
            register_get_func("tbd", (cap_csr_base::get_function_type_t)&cap_pxc_csr_sat_c_port_cnt10_t::tbd);
        }
        #endif
    
}

void cap_pxc_csr_sat_c_port_cnt9_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("tbd", (cap_csr_base::set_function_type_t)&cap_pxc_csr_sat_c_port_cnt9_t::tbd);
            register_get_func("tbd", (cap_csr_base::get_function_type_t)&cap_pxc_csr_sat_c_port_cnt9_t::tbd);
        }
        #endif
    
}

void cap_pxc_csr_sat_c_port_cnt8_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("tbd", (cap_csr_base::set_function_type_t)&cap_pxc_csr_sat_c_port_cnt8_t::tbd);
            register_get_func("tbd", (cap_csr_base::get_function_type_t)&cap_pxc_csr_sat_c_port_cnt8_t::tbd);
        }
        #endif
    
}

void cap_pxc_csr_sat_c_port_cnt7_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("tbd", (cap_csr_base::set_function_type_t)&cap_pxc_csr_sat_c_port_cnt7_t::tbd);
            register_get_func("tbd", (cap_csr_base::get_function_type_t)&cap_pxc_csr_sat_c_port_cnt7_t::tbd);
        }
        #endif
    
}

void cap_pxc_csr_sat_c_port_cnt6_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("tbd", (cap_csr_base::set_function_type_t)&cap_pxc_csr_sat_c_port_cnt6_t::tbd);
            register_get_func("tbd", (cap_csr_base::get_function_type_t)&cap_pxc_csr_sat_c_port_cnt6_t::tbd);
        }
        #endif
    
}

void cap_pxc_csr_sat_c_port_cnt5_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("tbd", (cap_csr_base::set_function_type_t)&cap_pxc_csr_sat_c_port_cnt5_t::tbd);
            register_get_func("tbd", (cap_csr_base::get_function_type_t)&cap_pxc_csr_sat_c_port_cnt5_t::tbd);
        }
        #endif
    
}

void cap_pxc_csr_sat_c_port_cnt4_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("tbd", (cap_csr_base::set_function_type_t)&cap_pxc_csr_sat_c_port_cnt4_t::tbd);
            register_get_func("tbd", (cap_csr_base::get_function_type_t)&cap_pxc_csr_sat_c_port_cnt4_t::tbd);
        }
        #endif
    
}

void cap_pxc_csr_sat_c_port_cnt3_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("tbd", (cap_csr_base::set_function_type_t)&cap_pxc_csr_sat_c_port_cnt3_t::tbd);
            register_get_func("tbd", (cap_csr_base::get_function_type_t)&cap_pxc_csr_sat_c_port_cnt3_t::tbd);
        }
        #endif
    
}

void cap_pxc_csr_sat_c_port_cnt2_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("tbd", (cap_csr_base::set_function_type_t)&cap_pxc_csr_sat_c_port_cnt2_t::tbd);
            register_get_func("tbd", (cap_csr_base::get_function_type_t)&cap_pxc_csr_sat_c_port_cnt2_t::tbd);
        }
        #endif
    
}

void cap_pxc_csr_sat_c_port_cnt1_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("tbd", (cap_csr_base::set_function_type_t)&cap_pxc_csr_sat_c_port_cnt1_t::tbd);
            register_get_func("tbd", (cap_csr_base::get_function_type_t)&cap_pxc_csr_sat_c_port_cnt1_t::tbd);
        }
        #endif
    
}

void cap_pxc_csr_sat_c_port_cnt0_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("tbd", (cap_csr_base::set_function_type_t)&cap_pxc_csr_sat_c_port_cnt0_t::tbd);
            register_get_func("tbd", (cap_csr_base::get_function_type_t)&cap_pxc_csr_sat_c_port_cnt0_t::tbd);
        }
        #endif
    
}

void cap_pxc_csr_sta_c_ecc_rxbuf_3_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("uncorrectable", (cap_csr_base::set_function_type_t)&cap_pxc_csr_sta_c_ecc_rxbuf_3_t::uncorrectable);
            register_get_func("uncorrectable", (cap_csr_base::get_function_type_t)&cap_pxc_csr_sta_c_ecc_rxbuf_3_t::uncorrectable);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("correctable", (cap_csr_base::set_function_type_t)&cap_pxc_csr_sta_c_ecc_rxbuf_3_t::correctable);
            register_get_func("correctable", (cap_csr_base::get_function_type_t)&cap_pxc_csr_sta_c_ecc_rxbuf_3_t::correctable);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("syndrome", (cap_csr_base::set_function_type_t)&cap_pxc_csr_sta_c_ecc_rxbuf_3_t::syndrome);
            register_get_func("syndrome", (cap_csr_base::get_function_type_t)&cap_pxc_csr_sta_c_ecc_rxbuf_3_t::syndrome);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("addr", (cap_csr_base::set_function_type_t)&cap_pxc_csr_sta_c_ecc_rxbuf_3_t::addr);
            register_get_func("addr", (cap_csr_base::get_function_type_t)&cap_pxc_csr_sta_c_ecc_rxbuf_3_t::addr);
        }
        #endif
    
}

void cap_pxc_csr_sta_c_ecc_rxbuf_2_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("uncorrectable", (cap_csr_base::set_function_type_t)&cap_pxc_csr_sta_c_ecc_rxbuf_2_t::uncorrectable);
            register_get_func("uncorrectable", (cap_csr_base::get_function_type_t)&cap_pxc_csr_sta_c_ecc_rxbuf_2_t::uncorrectable);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("correctable", (cap_csr_base::set_function_type_t)&cap_pxc_csr_sta_c_ecc_rxbuf_2_t::correctable);
            register_get_func("correctable", (cap_csr_base::get_function_type_t)&cap_pxc_csr_sta_c_ecc_rxbuf_2_t::correctable);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("syndrome", (cap_csr_base::set_function_type_t)&cap_pxc_csr_sta_c_ecc_rxbuf_2_t::syndrome);
            register_get_func("syndrome", (cap_csr_base::get_function_type_t)&cap_pxc_csr_sta_c_ecc_rxbuf_2_t::syndrome);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("addr", (cap_csr_base::set_function_type_t)&cap_pxc_csr_sta_c_ecc_rxbuf_2_t::addr);
            register_get_func("addr", (cap_csr_base::get_function_type_t)&cap_pxc_csr_sta_c_ecc_rxbuf_2_t::addr);
        }
        #endif
    
}

void cap_pxc_csr_sta_c_ecc_rxbuf_1_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("uncorrectable", (cap_csr_base::set_function_type_t)&cap_pxc_csr_sta_c_ecc_rxbuf_1_t::uncorrectable);
            register_get_func("uncorrectable", (cap_csr_base::get_function_type_t)&cap_pxc_csr_sta_c_ecc_rxbuf_1_t::uncorrectable);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("correctable", (cap_csr_base::set_function_type_t)&cap_pxc_csr_sta_c_ecc_rxbuf_1_t::correctable);
            register_get_func("correctable", (cap_csr_base::get_function_type_t)&cap_pxc_csr_sta_c_ecc_rxbuf_1_t::correctable);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("syndrome", (cap_csr_base::set_function_type_t)&cap_pxc_csr_sta_c_ecc_rxbuf_1_t::syndrome);
            register_get_func("syndrome", (cap_csr_base::get_function_type_t)&cap_pxc_csr_sta_c_ecc_rxbuf_1_t::syndrome);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("addr", (cap_csr_base::set_function_type_t)&cap_pxc_csr_sta_c_ecc_rxbuf_1_t::addr);
            register_get_func("addr", (cap_csr_base::get_function_type_t)&cap_pxc_csr_sta_c_ecc_rxbuf_1_t::addr);
        }
        #endif
    
}

void cap_pxc_csr_sta_c_ecc_rxbuf_0_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("uncorrectable", (cap_csr_base::set_function_type_t)&cap_pxc_csr_sta_c_ecc_rxbuf_0_t::uncorrectable);
            register_get_func("uncorrectable", (cap_csr_base::get_function_type_t)&cap_pxc_csr_sta_c_ecc_rxbuf_0_t::uncorrectable);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("correctable", (cap_csr_base::set_function_type_t)&cap_pxc_csr_sta_c_ecc_rxbuf_0_t::correctable);
            register_get_func("correctable", (cap_csr_base::get_function_type_t)&cap_pxc_csr_sta_c_ecc_rxbuf_0_t::correctable);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("syndrome", (cap_csr_base::set_function_type_t)&cap_pxc_csr_sta_c_ecc_rxbuf_0_t::syndrome);
            register_get_func("syndrome", (cap_csr_base::get_function_type_t)&cap_pxc_csr_sta_c_ecc_rxbuf_0_t::syndrome);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("addr", (cap_csr_base::set_function_type_t)&cap_pxc_csr_sta_c_ecc_rxbuf_0_t::addr);
            register_get_func("addr", (cap_csr_base::get_function_type_t)&cap_pxc_csr_sta_c_ecc_rxbuf_0_t::addr);
        }
        #endif
    
}

void cap_pxc_csr_sta_c_tx_fc_credits_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("posted", (cap_csr_base::set_function_type_t)&cap_pxc_csr_sta_c_tx_fc_credits_t::posted);
            register_get_func("posted", (cap_csr_base::get_function_type_t)&cap_pxc_csr_sta_c_tx_fc_credits_t::posted);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("non_posted", (cap_csr_base::set_function_type_t)&cap_pxc_csr_sta_c_tx_fc_credits_t::non_posted);
            register_get_func("non_posted", (cap_csr_base::get_function_type_t)&cap_pxc_csr_sta_c_tx_fc_credits_t::non_posted);
        }
        #endif
    
}

void cap_pxc_csr_cfg_c_mac_ssvid_cap_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("ssvid", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_ssvid_cap_t::ssvid);
            register_get_func("ssvid", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_ssvid_cap_t::ssvid);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("ssid", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_ssvid_cap_t::ssid);
            register_get_func("ssid", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_ssvid_cap_t::ssid);
        }
        #endif
    
    set_reset_val(cpp_int("0xcafef00d"));
    all(get_reset_val());
}

void cap_pxc_csr_cfg_c_mac_test_in_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("dw0", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_test_in_t::dw0);
            register_get_func("dw0", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_test_in_t::dw0);
        }
        #endif
    
}

void cap_pxc_csr_sta_c_brsw_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("tl_brsw_out", (cap_csr_base::set_function_type_t)&cap_pxc_csr_sta_c_brsw_t::tl_brsw_out);
            register_get_func("tl_brsw_out", (cap_csr_base::get_function_type_t)&cap_pxc_csr_sta_c_brsw_t::tl_brsw_out);
        }
        #endif
    
}

void cap_pxc_csr_cfg_c_brsw_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("tl_brsw_in", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_brsw_t::tl_brsw_in);
            register_get_func("tl_brsw_in", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_brsw_t::tl_brsw_in);
        }
        #endif
    
}

void cap_pxc_csr_cfg_c_ecc_disable_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("rxbuf_cor", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_ecc_disable_t::rxbuf_cor);
            register_get_func("rxbuf_cor", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_ecc_disable_t::rxbuf_cor);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("rxbuf_det", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_ecc_disable_t::rxbuf_det);
            register_get_func("rxbuf_det", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_ecc_disable_t::rxbuf_det);
        }
        #endif
    
}

void cap_pxc_csr_cfg_c_autonomous_linkwidth_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("pm_bwchange", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_autonomous_linkwidth_t::pm_bwchange);
            register_get_func("pm_bwchange", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_autonomous_linkwidth_t::pm_bwchange);
        }
        #endif
    
}

void cap_pxc_csr_cfg_c_ltr_latency_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("data", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_ltr_latency_t::data);
            register_get_func("data", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_ltr_latency_t::data);
        }
        #endif
    
}

void cap_pxc_csr_cfg_c_portgate_close_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("data", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_portgate_close_t::data);
            register_get_func("data", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_portgate_close_t::data);
        }
        #endif
    
}

void cap_pxc_csr_cfg_c_portgate_open_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("data", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_portgate_open_t::data);
            register_get_func("data", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_portgate_open_t::data);
        }
        #endif
    
}

void cap_pxc_csr_sta_c_port_rst_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("status", (cap_csr_base::set_function_type_t)&cap_pxc_csr_sta_c_port_rst_t::status);
            register_get_func("status", (cap_csr_base::get_function_type_t)&cap_pxc_csr_sta_c_port_rst_t::status);
        }
        #endif
    
}

void cap_pxc_csr_sta_c_port_mac_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("ltssm", (cap_csr_base::set_function_type_t)&cap_pxc_csr_sta_c_port_mac_t::ltssm);
            register_get_func("ltssm", (cap_csr_base::get_function_type_t)&cap_pxc_csr_sta_c_port_mac_t::ltssm);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("dl_up", (cap_csr_base::set_function_type_t)&cap_pxc_csr_sta_c_port_mac_t::dl_up);
            register_get_func("dl_up", (cap_csr_base::get_function_type_t)&cap_pxc_csr_sta_c_port_mac_t::dl_up);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("portgate_open", (cap_csr_base::set_function_type_t)&cap_pxc_csr_sta_c_port_mac_t::portgate_open);
            register_get_func("portgate_open", (cap_csr_base::get_function_type_t)&cap_pxc_csr_sta_c_port_mac_t::portgate_open);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("lp_state", (cap_csr_base::set_function_type_t)&cap_pxc_csr_sta_c_port_mac_t::lp_state);
            register_get_func("lp_state", (cap_csr_base::get_function_type_t)&cap_pxc_csr_sta_c_port_mac_t::lp_state);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("rc_int_pinstate", (cap_csr_base::set_function_type_t)&cap_pxc_csr_sta_c_port_mac_t::rc_int_pinstate);
            register_get_func("rc_int_pinstate", (cap_csr_base::get_function_type_t)&cap_pxc_csr_sta_c_port_mac_t::rc_int_pinstate);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("pm_turnoffstatus", (cap_csr_base::set_function_type_t)&cap_pxc_csr_sta_c_port_mac_t::pm_turnoffstatus);
            register_get_func("pm_turnoffstatus", (cap_csr_base::get_function_type_t)&cap_pxc_csr_sta_c_port_mac_t::pm_turnoffstatus);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("pm_clkstatus", (cap_csr_base::set_function_type_t)&cap_pxc_csr_sta_c_port_mac_t::pm_clkstatus);
            register_get_func("pm_clkstatus", (cap_csr_base::get_function_type_t)&cap_pxc_csr_sta_c_port_mac_t::pm_clkstatus);
        }
        #endif
    
}

void cap_pxc_csr_cnt_c_tl_rx_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("tlp", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cnt_c_tl_rx_t::tlp);
            register_get_func("tlp", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cnt_c_tl_rx_t::tlp);
        }
        #endif
    
}

void cap_pxc_csr_cfg_c_port_mac_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("reset", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_port_mac_t::reset);
            register_get_func("reset", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_port_mac_t::reset);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("ltssm_en", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_port_mac_t::ltssm_en);
            register_get_func("ltssm_en", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_port_mac_t::ltssm_en);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("ltssm_en_portgate_qual", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_port_mac_t::ltssm_en_portgate_qual);
            register_get_func("ltssm_en_portgate_qual", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_port_mac_t::ltssm_en_portgate_qual);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("cfg_retry_en", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_port_mac_t::cfg_retry_en);
            register_get_func("cfg_retry_en", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_port_mac_t::cfg_retry_en);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("tl_clock_freq", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_port_mac_t::tl_clock_freq);
            register_get_func("tl_clock_freq", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_port_mac_t::tl_clock_freq);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("port_type", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_port_mac_t::port_type);
            register_get_func("port_type", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_port_mac_t::port_type);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("flush_marker_en", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_port_mac_t::flush_marker_en);
            register_get_func("flush_marker_en", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_port_mac_t::flush_marker_en);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("tx_stream", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_port_mac_t::tx_stream);
            register_get_func("tx_stream", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_port_mac_t::tx_stream);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("pl_exit_en", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_port_mac_t::pl_exit_en);
            register_get_func("pl_exit_en", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_port_mac_t::pl_exit_en);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("pm_auxpwr", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_port_mac_t::pm_auxpwr);
            register_get_func("pm_auxpwr", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_port_mac_t::pm_auxpwr);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("pm_event", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_port_mac_t::pm_event);
            register_get_func("pm_event", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_port_mac_t::pm_event);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("pm_data", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_port_mac_t::pm_data);
            register_get_func("pm_data", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_port_mac_t::pm_data);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("pm_turnoffcontrol", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_port_mac_t::pm_turnoffcontrol);
            register_get_func("pm_turnoffcontrol", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_port_mac_t::pm_turnoffcontrol);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("pm_clkcontrol", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_port_mac_t::pm_clkcontrol);
            register_get_func("pm_clkcontrol", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_port_mac_t::pm_clkcontrol);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("inject_lcrc", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_port_mac_t::inject_lcrc);
            register_get_func("inject_lcrc", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_port_mac_t::inject_lcrc);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("inject_ecrc", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_port_mac_t::inject_ecrc);
            register_get_func("inject_ecrc", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_port_mac_t::inject_ecrc);
        }
        #endif
    
    set_reset_val(cpp_int("0xfc0033e9"));
    all(get_reset_val());
}

void cap_pxc_csr_cfg_c_mac_k_bar0windows_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("bits227_224", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_bar0windows_t::bits227_224);
            register_get_func("bits227_224", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_bar0windows_t::bits227_224);
        }
        #endif
    
    set_reset_val(cpp_int("0xf"));
    all(get_reset_val());
}

void cap_pxc_csr_cfg_c_mac_k_equpreset16_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("lane0", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_equpreset16_t::lane0);
            register_get_func("lane0", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_equpreset16_t::lane0);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("lane1", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_equpreset16_t::lane1);
            register_get_func("lane1", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_equpreset16_t::lane1);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("lane2", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_equpreset16_t::lane2);
            register_get_func("lane2", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_equpreset16_t::lane2);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("lane3", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_equpreset16_t::lane3);
            register_get_func("lane3", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_equpreset16_t::lane3);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("lane4", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_equpreset16_t::lane4);
            register_get_func("lane4", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_equpreset16_t::lane4);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("lane5", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_equpreset16_t::lane5);
            register_get_func("lane5", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_equpreset16_t::lane5);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("lane6", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_equpreset16_t::lane6);
            register_get_func("lane6", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_equpreset16_t::lane6);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("lane7", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_equpreset16_t::lane7);
            register_get_func("lane7", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_equpreset16_t::lane7);
        }
        #endif
    
    set_reset_val(cpp_int("0x44444444444444444444444444444444"));
    all(get_reset_val());
}

void cap_pxc_csr_cfg_c_mac_k_equpreset_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("lane0", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane0);
            register_get_func("lane0", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane0);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("lane1", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane1);
            register_get_func("lane1", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane1);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("lane2", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane2);
            register_get_func("lane2", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane2);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("lane3", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane3);
            register_get_func("lane3", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane3);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("lane4", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane4);
            register_get_func("lane4", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane4);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("lane5", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane5);
            register_get_func("lane5", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane5);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("lane6", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane6);
            register_get_func("lane6", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane6);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("lane7", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane7);
            register_get_func("lane7", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane7);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("lane8", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane8);
            register_get_func("lane8", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane8);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("lane9", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane9);
            register_get_func("lane9", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane9);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("lane10", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane10);
            register_get_func("lane10", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane10);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("lane11", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane11);
            register_get_func("lane11", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane11);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("lane12", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane12);
            register_get_func("lane12", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane12);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("lane13", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane13);
            register_get_func("lane13", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane13);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("lane14", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane14);
            register_get_func("lane14", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane14);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("lane15", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane15);
            register_get_func("lane15", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane15);
        }
        #endif
    
    set_reset_val(cpp_int("0x404040404040404040404040404040404040404040404040404040404040404"));
    all(get_reset_val());
}

void cap_pxc_csr_cfg_c_mac_k_pciconf_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("word0", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_pciconf_t::word0);
            register_get_func("word0", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_pciconf_t::word0);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("word1", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_pciconf_t::word1);
            register_get_func("word1", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_pciconf_t::word1);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("word2", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_pciconf_t::word2);
            register_get_func("word2", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_pciconf_t::word2);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("word3", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_pciconf_t::word3);
            register_get_func("word3", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_pciconf_t::word3);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("word4", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_pciconf_t::word4);
            register_get_func("word4", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_pciconf_t::word4);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("word5", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_pciconf_t::word5);
            register_get_func("word5", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_pciconf_t::word5);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("word6", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_pciconf_t::word6);
            register_get_func("word6", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_pciconf_t::word6);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("word7", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_pciconf_t::word7);
            register_get_func("word7", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_pciconf_t::word7);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("word8", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_pciconf_t::word8);
            register_get_func("word8", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_pciconf_t::word8);
        }
        #endif
    
    set_reset_val(cpp_int("0x8000000000000000000000000000006800004000100015560400000010001556"));
    all(get_reset_val());
}

void cap_pxc_csr_cfg_c_mac_k_pexconf_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("word0", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_pexconf_t::word0);
            register_get_func("word0", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_pexconf_t::word0);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("word1", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_pexconf_t::word1);
            register_get_func("word1", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_pexconf_t::word1);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("word2", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_pexconf_t::word2);
            register_get_func("word2", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_pexconf_t::word2);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("word3", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_pexconf_t::word3);
            register_get_func("word3", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_pexconf_t::word3);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("word4", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_pexconf_t::word4);
            register_get_func("word4", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_pexconf_t::word4);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("word5", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_pexconf_t::word5);
            register_get_func("word5", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_pexconf_t::word5);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("word6", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_pexconf_t::word6);
            register_get_func("word6", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_pexconf_t::word6);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("word7", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_pexconf_t::word7);
            register_get_func("word7", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_pexconf_t::word7);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("word8", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_pexconf_t::word8);
            register_get_func("word8", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_pexconf_t::word8);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("word9", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_pexconf_t::word9);
            register_get_func("word9", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_pexconf_t::word9);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("word10", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_pexconf_t::word10);
            register_get_func("word10", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_pexconf_t::word10);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("word11", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_pexconf_t::word11);
            register_get_func("word11", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_pexconf_t::word11);
        }
        #endif
    
    set_reset_val(cpp_int("0x1800001000090c00000000020202020000820068040200000000000000000000018a44400210bf000000001"));
    all(get_reset_val());
}

void cap_pxc_csr_cfg_c_mac_k_lmr_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("word0", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_lmr_t::word0);
            register_get_func("word0", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_lmr_t::word0);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("word1", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_lmr_t::word1);
            register_get_func("word1", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_lmr_t::word1);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("word3", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_lmr_t::word3);
            register_get_func("word3", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_lmr_t::word3);
        }
        #endif
    
    set_reset_val(cpp_int("0x10000000514062000"));
    all(get_reset_val());
}

void cap_pxc_csr_cfg_c_mac_k_rx_cred_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("word0", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_rx_cred_t::word0);
            register_get_func("word0", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_rx_cred_t::word0);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("word1", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_rx_cred_t::word1);
            register_get_func("word1", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_rx_cred_t::word1);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("word3", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_rx_cred_t::word3);
            register_get_func("word3", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_rx_cred_t::word3);
        }
        #endif
    
    set_reset_val(cpp_int("0x40004000400200"));
    all(get_reset_val());
}

void cap_pxc_csr_cfg_c_mac_k_gen_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("spec_version", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_gen_t::spec_version);
            register_get_func("spec_version", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_gen_t::spec_version);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("port_type", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_gen_t::port_type);
            register_get_func("port_type", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_gen_t::port_type);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("sris_mode", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_gen_t::sris_mode);
            register_get_func("sris_mode", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_gen_t::sris_mode);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("gen1_supported", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_gen_t::gen1_supported);
            register_get_func("gen1_supported", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_gen_t::gen1_supported);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("gen2_supported", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_gen_t::gen2_supported);
            register_get_func("gen2_supported", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_gen_t::gen2_supported);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("gen3_supported", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_gen_t::gen3_supported);
            register_get_func("gen3_supported", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_gen_t::gen3_supported);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("gen4_supported", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_gen_t::gen4_supported);
            register_get_func("gen4_supported", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_gen_t::gen4_supported);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("reserved1", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_gen_t::reserved1);
            register_get_func("reserved1", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_gen_t::reserved1);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("bfm_mode", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_gen_t::bfm_mode);
            register_get_func("bfm_mode", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_gen_t::bfm_mode);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("lane_reverse_en", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_gen_t::lane_reverse_en);
            register_get_func("lane_reverse_en", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_gen_t::lane_reverse_en);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("reserved2", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_gen_t::reserved2);
            register_get_func("reserved2", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_gen_t::reserved2);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("rx_cutthru_en", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_gen_t::rx_cutthru_en);
            register_get_func("rx_cutthru_en", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_gen_t::rx_cutthru_en);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("tx_cutthru_en", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_gen_t::tx_cutthru_en);
            register_get_func("tx_cutthru_en", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_gen_t::tx_cutthru_en);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("eq_ph23_en", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_gen_t::eq_ph23_en);
            register_get_func("eq_ph23_en", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_gen_t::eq_ph23_en);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("disable_lanes", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_gen_t::disable_lanes);
            register_get_func("disable_lanes", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_gen_t::disable_lanes);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("rxelecidle_cfg", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_gen_t::rxelecidle_cfg);
            register_get_func("rxelecidle_cfg", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_gen_t::rxelecidle_cfg);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("reserved3", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_gen_t::reserved3);
            register_get_func("reserved3", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_gen_t::reserved3);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("pie8", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_gen_t::pie8);
            register_get_func("pie8", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_gen_t::pie8);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("ecrc_gen_mode", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_gen_t::ecrc_gen_mode);
            register_get_func("ecrc_gen_mode", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_gen_t::ecrc_gen_mode);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("ext_intr_mode", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_gen_t::ext_intr_mode);
            register_get_func("ext_intr_mode", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_gen_t::ext_intr_mode);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("tx_ecc_nullify", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_gen_t::tx_ecc_nullify);
            register_get_func("tx_ecc_nullify", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_gen_t::tx_ecc_nullify);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("tx_ecc_flush", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_gen_t::tx_ecc_flush);
            register_get_func("tx_ecc_flush", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_gen_t::tx_ecc_flush);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("rx_wdog_en", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_gen_t::rx_wdog_en);
            register_get_func("rx_wdog_en", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_gen_t::rx_wdog_en);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("upcfg_en", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_gen_t::upcfg_en);
            register_get_func("upcfg_en", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_gen_t::upcfg_en);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("rxvalid_filter", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_gen_t::rxvalid_filter);
            register_get_func("rxvalid_filter", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_gen_t::rxvalid_filter);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("reserved4", (cap_csr_base::set_function_type_t)&cap_pxc_csr_cfg_c_mac_k_gen_t::reserved4);
            register_get_func("reserved4", (cap_csr_base::get_function_type_t)&cap_pxc_csr_cfg_c_mac_k_gen_t::reserved4);
        }
        #endif
    
    set_reset_val(cpp_int("0xb80e21e54"));
    all(get_reset_val());
}

void cap_pxc_csr_t::init() {

    cfg_c_mac_k_gen.set_attributes(this,"cfg_c_mac_k_gen", 0x1000 );
    cfg_c_mac_k_rx_cred.set_attributes(this,"cfg_c_mac_k_rx_cred", 0x1010 );
    cfg_c_mac_k_lmr.set_attributes(this,"cfg_c_mac_k_lmr", 0x1020 );
    cfg_c_mac_k_pexconf.set_attributes(this,"cfg_c_mac_k_pexconf", 0x1040 );
    cfg_c_mac_k_pciconf.set_attributes(this,"cfg_c_mac_k_pciconf", 0x1080 );
    cfg_c_mac_k_equpreset.set_attributes(this,"cfg_c_mac_k_equpreset", 0x10c0 );
    cfg_c_mac_k_equpreset16.set_attributes(this,"cfg_c_mac_k_equpreset16", 0x10e0 );
    cfg_c_mac_k_bar0windows.set_attributes(this,"cfg_c_mac_k_bar0windows", 0x10f0 );
    cfg_c_port_mac.set_attributes(this,"cfg_c_port_mac", 0x10f8 );
    cnt_c_tl_rx.set_attributes(this,"cnt_c_tl_rx", 0x1100 );
    sta_c_port_mac.set_attributes(this,"sta_c_port_mac", 0x1104 );
    sta_c_port_rst.set_attributes(this,"sta_c_port_rst", 0x1108 );
    cfg_c_portgate_open.set_attributes(this,"cfg_c_portgate_open", 0x110c );
    cfg_c_portgate_close.set_attributes(this,"cfg_c_portgate_close", 0x1110 );
    cfg_c_ltr_latency.set_attributes(this,"cfg_c_ltr_latency", 0x1118 );
    cfg_c_autonomous_linkwidth.set_attributes(this,"cfg_c_autonomous_linkwidth", 0x1120 );
    cfg_c_ecc_disable.set_attributes(this,"cfg_c_ecc_disable", 0x1124 );
    cfg_c_brsw.set_attributes(this,"cfg_c_brsw", 0x1128 );
    sta_c_brsw.set_attributes(this,"sta_c_brsw", 0x112c );
    cfg_c_mac_test_in.set_attributes(this,"cfg_c_mac_test_in", 0x1130 );
    cfg_c_mac_ssvid_cap.set_attributes(this,"cfg_c_mac_ssvid_cap", 0x1134 );
    sta_c_tx_fc_credits.set_attributes(this,"sta_c_tx_fc_credits", 0x1138 );
    sta_c_ecc_rxbuf_0.set_attributes(this,"sta_c_ecc_rxbuf_0", 0x1140 );
    sta_c_ecc_rxbuf_1.set_attributes(this,"sta_c_ecc_rxbuf_1", 0x1144 );
    sta_c_ecc_rxbuf_2.set_attributes(this,"sta_c_ecc_rxbuf_2", 0x1148 );
    sta_c_ecc_rxbuf_3.set_attributes(this,"sta_c_ecc_rxbuf_3", 0x114c );
    sat_c_port_cnt0.set_attributes(this,"sat_c_port_cnt0", 0x1150 );
    sat_c_port_cnt1.set_attributes(this,"sat_c_port_cnt1", 0x1154 );
    sat_c_port_cnt2.set_attributes(this,"sat_c_port_cnt2", 0x1158 );
    sat_c_port_cnt3.set_attributes(this,"sat_c_port_cnt3", 0x115c );
    sat_c_port_cnt4.set_attributes(this,"sat_c_port_cnt4", 0x1160 );
    sat_c_port_cnt5.set_attributes(this,"sat_c_port_cnt5", 0x1164 );
    sat_c_port_cnt6.set_attributes(this,"sat_c_port_cnt6", 0x1168 );
    sat_c_port_cnt7.set_attributes(this,"sat_c_port_cnt7", 0x116c );
    sat_c_port_cnt8.set_attributes(this,"sat_c_port_cnt8", 0x1170 );
    sat_c_port_cnt9.set_attributes(this,"sat_c_port_cnt9", 0x1174 );
    sat_c_port_cnt10.set_attributes(this,"sat_c_port_cnt10", 0x1178 );
    sat_c_port_cnt11.set_attributes(this,"sat_c_port_cnt11", 0x117c );
    sat_c_port_cnt12.set_attributes(this,"sat_c_port_cnt12", 0x1180 );
    sat_c_port_cnt13.set_attributes(this,"sat_c_port_cnt13", 0x1184 );
    sat_c_port_cnt14.set_attributes(this,"sat_c_port_cnt14", 0x1188 );
    sat_c_port_cnt15.set_attributes(this,"sat_c_port_cnt15", 0x118c );
    sta_c_port_phystatus.set_attributes(this,"sta_c_port_phystatus", 0x1190 );
    dhs_c_mac_apb.set_attributes(this,"dhs_c_mac_apb", 0x0 );
}

void cap_pxc_csr_dhs_c_mac_apb_entry_t::cfg_data(const cpp_int & _val) { 
    // cfg_data
    int_var__cfg_data = _val.convert_to< cfg_data_cpp_int_t >();
}

cpp_int cap_pxc_csr_dhs_c_mac_apb_entry_t::cfg_data() const {
    return int_var__cfg_data.convert_to< cpp_int >();
}
    
void cap_pxc_csr_sta_c_port_phystatus_t::per_lane(const cpp_int & _val) { 
    // per_lane
    int_var__per_lane = _val.convert_to< per_lane_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_port_phystatus_t::per_lane() const {
    return int_var__per_lane.convert_to< cpp_int >();
}
    
void cap_pxc_csr_sat_c_port_cnt15_t::tbd(const cpp_int & _val) { 
    // tbd
    int_var__tbd = _val.convert_to< tbd_cpp_int_t >();
}

cpp_int cap_pxc_csr_sat_c_port_cnt15_t::tbd() const {
    return int_var__tbd.convert_to< cpp_int >();
}
    
void cap_pxc_csr_sat_c_port_cnt14_t::tbd(const cpp_int & _val) { 
    // tbd
    int_var__tbd = _val.convert_to< tbd_cpp_int_t >();
}

cpp_int cap_pxc_csr_sat_c_port_cnt14_t::tbd() const {
    return int_var__tbd.convert_to< cpp_int >();
}
    
void cap_pxc_csr_sat_c_port_cnt13_t::tbd(const cpp_int & _val) { 
    // tbd
    int_var__tbd = _val.convert_to< tbd_cpp_int_t >();
}

cpp_int cap_pxc_csr_sat_c_port_cnt13_t::tbd() const {
    return int_var__tbd.convert_to< cpp_int >();
}
    
void cap_pxc_csr_sat_c_port_cnt12_t::tbd(const cpp_int & _val) { 
    // tbd
    int_var__tbd = _val.convert_to< tbd_cpp_int_t >();
}

cpp_int cap_pxc_csr_sat_c_port_cnt12_t::tbd() const {
    return int_var__tbd.convert_to< cpp_int >();
}
    
void cap_pxc_csr_sat_c_port_cnt11_t::tbd(const cpp_int & _val) { 
    // tbd
    int_var__tbd = _val.convert_to< tbd_cpp_int_t >();
}

cpp_int cap_pxc_csr_sat_c_port_cnt11_t::tbd() const {
    return int_var__tbd.convert_to< cpp_int >();
}
    
void cap_pxc_csr_sat_c_port_cnt10_t::tbd(const cpp_int & _val) { 
    // tbd
    int_var__tbd = _val.convert_to< tbd_cpp_int_t >();
}

cpp_int cap_pxc_csr_sat_c_port_cnt10_t::tbd() const {
    return int_var__tbd.convert_to< cpp_int >();
}
    
void cap_pxc_csr_sat_c_port_cnt9_t::tbd(const cpp_int & _val) { 
    // tbd
    int_var__tbd = _val.convert_to< tbd_cpp_int_t >();
}

cpp_int cap_pxc_csr_sat_c_port_cnt9_t::tbd() const {
    return int_var__tbd.convert_to< cpp_int >();
}
    
void cap_pxc_csr_sat_c_port_cnt8_t::tbd(const cpp_int & _val) { 
    // tbd
    int_var__tbd = _val.convert_to< tbd_cpp_int_t >();
}

cpp_int cap_pxc_csr_sat_c_port_cnt8_t::tbd() const {
    return int_var__tbd.convert_to< cpp_int >();
}
    
void cap_pxc_csr_sat_c_port_cnt7_t::tbd(const cpp_int & _val) { 
    // tbd
    int_var__tbd = _val.convert_to< tbd_cpp_int_t >();
}

cpp_int cap_pxc_csr_sat_c_port_cnt7_t::tbd() const {
    return int_var__tbd.convert_to< cpp_int >();
}
    
void cap_pxc_csr_sat_c_port_cnt6_t::tbd(const cpp_int & _val) { 
    // tbd
    int_var__tbd = _val.convert_to< tbd_cpp_int_t >();
}

cpp_int cap_pxc_csr_sat_c_port_cnt6_t::tbd() const {
    return int_var__tbd.convert_to< cpp_int >();
}
    
void cap_pxc_csr_sat_c_port_cnt5_t::tbd(const cpp_int & _val) { 
    // tbd
    int_var__tbd = _val.convert_to< tbd_cpp_int_t >();
}

cpp_int cap_pxc_csr_sat_c_port_cnt5_t::tbd() const {
    return int_var__tbd.convert_to< cpp_int >();
}
    
void cap_pxc_csr_sat_c_port_cnt4_t::tbd(const cpp_int & _val) { 
    // tbd
    int_var__tbd = _val.convert_to< tbd_cpp_int_t >();
}

cpp_int cap_pxc_csr_sat_c_port_cnt4_t::tbd() const {
    return int_var__tbd.convert_to< cpp_int >();
}
    
void cap_pxc_csr_sat_c_port_cnt3_t::tbd(const cpp_int & _val) { 
    // tbd
    int_var__tbd = _val.convert_to< tbd_cpp_int_t >();
}

cpp_int cap_pxc_csr_sat_c_port_cnt3_t::tbd() const {
    return int_var__tbd.convert_to< cpp_int >();
}
    
void cap_pxc_csr_sat_c_port_cnt2_t::tbd(const cpp_int & _val) { 
    // tbd
    int_var__tbd = _val.convert_to< tbd_cpp_int_t >();
}

cpp_int cap_pxc_csr_sat_c_port_cnt2_t::tbd() const {
    return int_var__tbd.convert_to< cpp_int >();
}
    
void cap_pxc_csr_sat_c_port_cnt1_t::tbd(const cpp_int & _val) { 
    // tbd
    int_var__tbd = _val.convert_to< tbd_cpp_int_t >();
}

cpp_int cap_pxc_csr_sat_c_port_cnt1_t::tbd() const {
    return int_var__tbd.convert_to< cpp_int >();
}
    
void cap_pxc_csr_sat_c_port_cnt0_t::tbd(const cpp_int & _val) { 
    // tbd
    int_var__tbd = _val.convert_to< tbd_cpp_int_t >();
}

cpp_int cap_pxc_csr_sat_c_port_cnt0_t::tbd() const {
    return int_var__tbd.convert_to< cpp_int >();
}
    
void cap_pxc_csr_sta_c_ecc_rxbuf_3_t::uncorrectable(const cpp_int & _val) { 
    // uncorrectable
    int_var__uncorrectable = _val.convert_to< uncorrectable_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_ecc_rxbuf_3_t::uncorrectable() const {
    return int_var__uncorrectable.convert_to< cpp_int >();
}
    
void cap_pxc_csr_sta_c_ecc_rxbuf_3_t::correctable(const cpp_int & _val) { 
    // correctable
    int_var__correctable = _val.convert_to< correctable_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_ecc_rxbuf_3_t::correctable() const {
    return int_var__correctable.convert_to< cpp_int >();
}
    
void cap_pxc_csr_sta_c_ecc_rxbuf_3_t::syndrome(const cpp_int & _val) { 
    // syndrome
    int_var__syndrome = _val.convert_to< syndrome_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_ecc_rxbuf_3_t::syndrome() const {
    return int_var__syndrome.convert_to< cpp_int >();
}
    
void cap_pxc_csr_sta_c_ecc_rxbuf_3_t::addr(const cpp_int & _val) { 
    // addr
    int_var__addr = _val.convert_to< addr_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_ecc_rxbuf_3_t::addr() const {
    return int_var__addr.convert_to< cpp_int >();
}
    
void cap_pxc_csr_sta_c_ecc_rxbuf_2_t::uncorrectable(const cpp_int & _val) { 
    // uncorrectable
    int_var__uncorrectable = _val.convert_to< uncorrectable_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_ecc_rxbuf_2_t::uncorrectable() const {
    return int_var__uncorrectable.convert_to< cpp_int >();
}
    
void cap_pxc_csr_sta_c_ecc_rxbuf_2_t::correctable(const cpp_int & _val) { 
    // correctable
    int_var__correctable = _val.convert_to< correctable_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_ecc_rxbuf_2_t::correctable() const {
    return int_var__correctable.convert_to< cpp_int >();
}
    
void cap_pxc_csr_sta_c_ecc_rxbuf_2_t::syndrome(const cpp_int & _val) { 
    // syndrome
    int_var__syndrome = _val.convert_to< syndrome_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_ecc_rxbuf_2_t::syndrome() const {
    return int_var__syndrome.convert_to< cpp_int >();
}
    
void cap_pxc_csr_sta_c_ecc_rxbuf_2_t::addr(const cpp_int & _val) { 
    // addr
    int_var__addr = _val.convert_to< addr_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_ecc_rxbuf_2_t::addr() const {
    return int_var__addr.convert_to< cpp_int >();
}
    
void cap_pxc_csr_sta_c_ecc_rxbuf_1_t::uncorrectable(const cpp_int & _val) { 
    // uncorrectable
    int_var__uncorrectable = _val.convert_to< uncorrectable_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_ecc_rxbuf_1_t::uncorrectable() const {
    return int_var__uncorrectable.convert_to< cpp_int >();
}
    
void cap_pxc_csr_sta_c_ecc_rxbuf_1_t::correctable(const cpp_int & _val) { 
    // correctable
    int_var__correctable = _val.convert_to< correctable_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_ecc_rxbuf_1_t::correctable() const {
    return int_var__correctable.convert_to< cpp_int >();
}
    
void cap_pxc_csr_sta_c_ecc_rxbuf_1_t::syndrome(const cpp_int & _val) { 
    // syndrome
    int_var__syndrome = _val.convert_to< syndrome_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_ecc_rxbuf_1_t::syndrome() const {
    return int_var__syndrome.convert_to< cpp_int >();
}
    
void cap_pxc_csr_sta_c_ecc_rxbuf_1_t::addr(const cpp_int & _val) { 
    // addr
    int_var__addr = _val.convert_to< addr_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_ecc_rxbuf_1_t::addr() const {
    return int_var__addr.convert_to< cpp_int >();
}
    
void cap_pxc_csr_sta_c_ecc_rxbuf_0_t::uncorrectable(const cpp_int & _val) { 
    // uncorrectable
    int_var__uncorrectable = _val.convert_to< uncorrectable_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_ecc_rxbuf_0_t::uncorrectable() const {
    return int_var__uncorrectable.convert_to< cpp_int >();
}
    
void cap_pxc_csr_sta_c_ecc_rxbuf_0_t::correctable(const cpp_int & _val) { 
    // correctable
    int_var__correctable = _val.convert_to< correctable_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_ecc_rxbuf_0_t::correctable() const {
    return int_var__correctable.convert_to< cpp_int >();
}
    
void cap_pxc_csr_sta_c_ecc_rxbuf_0_t::syndrome(const cpp_int & _val) { 
    // syndrome
    int_var__syndrome = _val.convert_to< syndrome_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_ecc_rxbuf_0_t::syndrome() const {
    return int_var__syndrome.convert_to< cpp_int >();
}
    
void cap_pxc_csr_sta_c_ecc_rxbuf_0_t::addr(const cpp_int & _val) { 
    // addr
    int_var__addr = _val.convert_to< addr_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_ecc_rxbuf_0_t::addr() const {
    return int_var__addr.convert_to< cpp_int >();
}
    
void cap_pxc_csr_sta_c_tx_fc_credits_t::posted(const cpp_int & _val) { 
    // posted
    int_var__posted = _val.convert_to< posted_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_tx_fc_credits_t::posted() const {
    return int_var__posted.convert_to< cpp_int >();
}
    
void cap_pxc_csr_sta_c_tx_fc_credits_t::non_posted(const cpp_int & _val) { 
    // non_posted
    int_var__non_posted = _val.convert_to< non_posted_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_tx_fc_credits_t::non_posted() const {
    return int_var__non_posted.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_ssvid_cap_t::ssvid(const cpp_int & _val) { 
    // ssvid
    int_var__ssvid = _val.convert_to< ssvid_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_ssvid_cap_t::ssvid() const {
    return int_var__ssvid.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_ssvid_cap_t::ssid(const cpp_int & _val) { 
    // ssid
    int_var__ssid = _val.convert_to< ssid_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_ssvid_cap_t::ssid() const {
    return int_var__ssid.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_test_in_t::dw0(const cpp_int & _val) { 
    // dw0
    int_var__dw0 = _val.convert_to< dw0_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_test_in_t::dw0() const {
    return int_var__dw0.convert_to< cpp_int >();
}
    
void cap_pxc_csr_sta_c_brsw_t::tl_brsw_out(const cpp_int & _val) { 
    // tl_brsw_out
    int_var__tl_brsw_out = _val.convert_to< tl_brsw_out_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_brsw_t::tl_brsw_out() const {
    return int_var__tl_brsw_out.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_brsw_t::tl_brsw_in(const cpp_int & _val) { 
    // tl_brsw_in
    int_var__tl_brsw_in = _val.convert_to< tl_brsw_in_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_brsw_t::tl_brsw_in() const {
    return int_var__tl_brsw_in.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_ecc_disable_t::rxbuf_cor(const cpp_int & _val) { 
    // rxbuf_cor
    int_var__rxbuf_cor = _val.convert_to< rxbuf_cor_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_ecc_disable_t::rxbuf_cor() const {
    return int_var__rxbuf_cor.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_ecc_disable_t::rxbuf_det(const cpp_int & _val) { 
    // rxbuf_det
    int_var__rxbuf_det = _val.convert_to< rxbuf_det_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_ecc_disable_t::rxbuf_det() const {
    return int_var__rxbuf_det.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_autonomous_linkwidth_t::pm_bwchange(const cpp_int & _val) { 
    // pm_bwchange
    int_var__pm_bwchange = _val.convert_to< pm_bwchange_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_autonomous_linkwidth_t::pm_bwchange() const {
    return int_var__pm_bwchange.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_ltr_latency_t::data(const cpp_int & _val) { 
    // data
    int_var__data = _val.convert_to< data_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_ltr_latency_t::data() const {
    return int_var__data.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_portgate_close_t::data(const cpp_int & _val) { 
    // data
    int_var__data = _val.convert_to< data_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_portgate_close_t::data() const {
    return int_var__data.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_portgate_open_t::data(const cpp_int & _val) { 
    // data
    int_var__data = _val.convert_to< data_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_portgate_open_t::data() const {
    return int_var__data.convert_to< cpp_int >();
}
    
void cap_pxc_csr_sta_c_port_rst_t::status(const cpp_int & _val) { 
    // status
    int_var__status = _val.convert_to< status_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_port_rst_t::status() const {
    return int_var__status.convert_to< cpp_int >();
}
    
void cap_pxc_csr_sta_c_port_mac_t::ltssm(const cpp_int & _val) { 
    // ltssm
    int_var__ltssm = _val.convert_to< ltssm_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_port_mac_t::ltssm() const {
    return int_var__ltssm.convert_to< cpp_int >();
}
    
void cap_pxc_csr_sta_c_port_mac_t::dl_up(const cpp_int & _val) { 
    // dl_up
    int_var__dl_up = _val.convert_to< dl_up_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_port_mac_t::dl_up() const {
    return int_var__dl_up.convert_to< cpp_int >();
}
    
void cap_pxc_csr_sta_c_port_mac_t::portgate_open(const cpp_int & _val) { 
    // portgate_open
    int_var__portgate_open = _val.convert_to< portgate_open_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_port_mac_t::portgate_open() const {
    return int_var__portgate_open.convert_to< cpp_int >();
}
    
void cap_pxc_csr_sta_c_port_mac_t::lp_state(const cpp_int & _val) { 
    // lp_state
    int_var__lp_state = _val.convert_to< lp_state_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_port_mac_t::lp_state() const {
    return int_var__lp_state.convert_to< cpp_int >();
}
    
void cap_pxc_csr_sta_c_port_mac_t::rc_int_pinstate(const cpp_int & _val) { 
    // rc_int_pinstate
    int_var__rc_int_pinstate = _val.convert_to< rc_int_pinstate_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_port_mac_t::rc_int_pinstate() const {
    return int_var__rc_int_pinstate.convert_to< cpp_int >();
}
    
void cap_pxc_csr_sta_c_port_mac_t::pm_turnoffstatus(const cpp_int & _val) { 
    // pm_turnoffstatus
    int_var__pm_turnoffstatus = _val.convert_to< pm_turnoffstatus_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_port_mac_t::pm_turnoffstatus() const {
    return int_var__pm_turnoffstatus.convert_to< cpp_int >();
}
    
void cap_pxc_csr_sta_c_port_mac_t::pm_clkstatus(const cpp_int & _val) { 
    // pm_clkstatus
    int_var__pm_clkstatus = _val.convert_to< pm_clkstatus_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_port_mac_t::pm_clkstatus() const {
    return int_var__pm_clkstatus.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cnt_c_tl_rx_t::tlp(const cpp_int & _val) { 
    // tlp
    int_var__tlp = _val.convert_to< tlp_cpp_int_t >();
}

cpp_int cap_pxc_csr_cnt_c_tl_rx_t::tlp() const {
    return int_var__tlp.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_port_mac_t::reset(const cpp_int & _val) { 
    // reset
    int_var__reset = _val.convert_to< reset_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_port_mac_t::reset() const {
    return int_var__reset.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_port_mac_t::ltssm_en(const cpp_int & _val) { 
    // ltssm_en
    int_var__ltssm_en = _val.convert_to< ltssm_en_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_port_mac_t::ltssm_en() const {
    return int_var__ltssm_en.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_port_mac_t::ltssm_en_portgate_qual(const cpp_int & _val) { 
    // ltssm_en_portgate_qual
    int_var__ltssm_en_portgate_qual = _val.convert_to< ltssm_en_portgate_qual_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_port_mac_t::ltssm_en_portgate_qual() const {
    return int_var__ltssm_en_portgate_qual.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_port_mac_t::cfg_retry_en(const cpp_int & _val) { 
    // cfg_retry_en
    int_var__cfg_retry_en = _val.convert_to< cfg_retry_en_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_port_mac_t::cfg_retry_en() const {
    return int_var__cfg_retry_en.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_port_mac_t::tl_clock_freq(const cpp_int & _val) { 
    // tl_clock_freq
    int_var__tl_clock_freq = _val.convert_to< tl_clock_freq_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_port_mac_t::tl_clock_freq() const {
    return int_var__tl_clock_freq.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_port_mac_t::port_type(const cpp_int & _val) { 
    // port_type
    int_var__port_type = _val.convert_to< port_type_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_port_mac_t::port_type() const {
    return int_var__port_type.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_port_mac_t::flush_marker_en(const cpp_int & _val) { 
    // flush_marker_en
    int_var__flush_marker_en = _val.convert_to< flush_marker_en_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_port_mac_t::flush_marker_en() const {
    return int_var__flush_marker_en.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_port_mac_t::tx_stream(const cpp_int & _val) { 
    // tx_stream
    int_var__tx_stream = _val.convert_to< tx_stream_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_port_mac_t::tx_stream() const {
    return int_var__tx_stream.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_port_mac_t::pl_exit_en(const cpp_int & _val) { 
    // pl_exit_en
    int_var__pl_exit_en = _val.convert_to< pl_exit_en_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_port_mac_t::pl_exit_en() const {
    return int_var__pl_exit_en.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_port_mac_t::pm_auxpwr(const cpp_int & _val) { 
    // pm_auxpwr
    int_var__pm_auxpwr = _val.convert_to< pm_auxpwr_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_port_mac_t::pm_auxpwr() const {
    return int_var__pm_auxpwr.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_port_mac_t::pm_event(const cpp_int & _val) { 
    // pm_event
    int_var__pm_event = _val.convert_to< pm_event_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_port_mac_t::pm_event() const {
    return int_var__pm_event.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_port_mac_t::pm_data(const cpp_int & _val) { 
    // pm_data
    int_var__pm_data = _val.convert_to< pm_data_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_port_mac_t::pm_data() const {
    return int_var__pm_data.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_port_mac_t::pm_turnoffcontrol(const cpp_int & _val) { 
    // pm_turnoffcontrol
    int_var__pm_turnoffcontrol = _val.convert_to< pm_turnoffcontrol_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_port_mac_t::pm_turnoffcontrol() const {
    return int_var__pm_turnoffcontrol.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_port_mac_t::pm_clkcontrol(const cpp_int & _val) { 
    // pm_clkcontrol
    int_var__pm_clkcontrol = _val.convert_to< pm_clkcontrol_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_port_mac_t::pm_clkcontrol() const {
    return int_var__pm_clkcontrol.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_port_mac_t::inject_lcrc(const cpp_int & _val) { 
    // inject_lcrc
    int_var__inject_lcrc = _val.convert_to< inject_lcrc_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_port_mac_t::inject_lcrc() const {
    return int_var__inject_lcrc.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_port_mac_t::inject_ecrc(const cpp_int & _val) { 
    // inject_ecrc
    int_var__inject_ecrc = _val.convert_to< inject_ecrc_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_port_mac_t::inject_ecrc() const {
    return int_var__inject_ecrc.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_bar0windows_t::bits227_224(const cpp_int & _val) { 
    // bits227_224
    int_var__bits227_224 = _val.convert_to< bits227_224_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_bar0windows_t::bits227_224() const {
    return int_var__bits227_224.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_equpreset16_t::lane0(const cpp_int & _val) { 
    // lane0
    int_var__lane0 = _val.convert_to< lane0_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_equpreset16_t::lane0() const {
    return int_var__lane0.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_equpreset16_t::lane1(const cpp_int & _val) { 
    // lane1
    int_var__lane1 = _val.convert_to< lane1_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_equpreset16_t::lane1() const {
    return int_var__lane1.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_equpreset16_t::lane2(const cpp_int & _val) { 
    // lane2
    int_var__lane2 = _val.convert_to< lane2_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_equpreset16_t::lane2() const {
    return int_var__lane2.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_equpreset16_t::lane3(const cpp_int & _val) { 
    // lane3
    int_var__lane3 = _val.convert_to< lane3_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_equpreset16_t::lane3() const {
    return int_var__lane3.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_equpreset16_t::lane4(const cpp_int & _val) { 
    // lane4
    int_var__lane4 = _val.convert_to< lane4_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_equpreset16_t::lane4() const {
    return int_var__lane4.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_equpreset16_t::lane5(const cpp_int & _val) { 
    // lane5
    int_var__lane5 = _val.convert_to< lane5_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_equpreset16_t::lane5() const {
    return int_var__lane5.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_equpreset16_t::lane6(const cpp_int & _val) { 
    // lane6
    int_var__lane6 = _val.convert_to< lane6_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_equpreset16_t::lane6() const {
    return int_var__lane6.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_equpreset16_t::lane7(const cpp_int & _val) { 
    // lane7
    int_var__lane7 = _val.convert_to< lane7_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_equpreset16_t::lane7() const {
    return int_var__lane7.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane0(const cpp_int & _val) { 
    // lane0
    int_var__lane0 = _val.convert_to< lane0_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane0() const {
    return int_var__lane0.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane1(const cpp_int & _val) { 
    // lane1
    int_var__lane1 = _val.convert_to< lane1_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane1() const {
    return int_var__lane1.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane2(const cpp_int & _val) { 
    // lane2
    int_var__lane2 = _val.convert_to< lane2_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane2() const {
    return int_var__lane2.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane3(const cpp_int & _val) { 
    // lane3
    int_var__lane3 = _val.convert_to< lane3_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane3() const {
    return int_var__lane3.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane4(const cpp_int & _val) { 
    // lane4
    int_var__lane4 = _val.convert_to< lane4_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane4() const {
    return int_var__lane4.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane5(const cpp_int & _val) { 
    // lane5
    int_var__lane5 = _val.convert_to< lane5_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane5() const {
    return int_var__lane5.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane6(const cpp_int & _val) { 
    // lane6
    int_var__lane6 = _val.convert_to< lane6_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane6() const {
    return int_var__lane6.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane7(const cpp_int & _val) { 
    // lane7
    int_var__lane7 = _val.convert_to< lane7_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane7() const {
    return int_var__lane7.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane8(const cpp_int & _val) { 
    // lane8
    int_var__lane8 = _val.convert_to< lane8_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane8() const {
    return int_var__lane8.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane9(const cpp_int & _val) { 
    // lane9
    int_var__lane9 = _val.convert_to< lane9_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane9() const {
    return int_var__lane9.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane10(const cpp_int & _val) { 
    // lane10
    int_var__lane10 = _val.convert_to< lane10_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane10() const {
    return int_var__lane10.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane11(const cpp_int & _val) { 
    // lane11
    int_var__lane11 = _val.convert_to< lane11_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane11() const {
    return int_var__lane11.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane12(const cpp_int & _val) { 
    // lane12
    int_var__lane12 = _val.convert_to< lane12_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane12() const {
    return int_var__lane12.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane13(const cpp_int & _val) { 
    // lane13
    int_var__lane13 = _val.convert_to< lane13_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane13() const {
    return int_var__lane13.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane14(const cpp_int & _val) { 
    // lane14
    int_var__lane14 = _val.convert_to< lane14_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane14() const {
    return int_var__lane14.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane15(const cpp_int & _val) { 
    // lane15
    int_var__lane15 = _val.convert_to< lane15_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane15() const {
    return int_var__lane15.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_pciconf_t::word0(const cpp_int & _val) { 
    // word0
    int_var__word0 = _val.convert_to< word0_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_pciconf_t::word0() const {
    return int_var__word0.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_pciconf_t::word1(const cpp_int & _val) { 
    // word1
    int_var__word1 = _val.convert_to< word1_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_pciconf_t::word1() const {
    return int_var__word1.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_pciconf_t::word2(const cpp_int & _val) { 
    // word2
    int_var__word2 = _val.convert_to< word2_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_pciconf_t::word2() const {
    return int_var__word2.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_pciconf_t::word3(const cpp_int & _val) { 
    // word3
    int_var__word3 = _val.convert_to< word3_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_pciconf_t::word3() const {
    return int_var__word3.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_pciconf_t::word4(const cpp_int & _val) { 
    // word4
    int_var__word4 = _val.convert_to< word4_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_pciconf_t::word4() const {
    return int_var__word4.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_pciconf_t::word5(const cpp_int & _val) { 
    // word5
    int_var__word5 = _val.convert_to< word5_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_pciconf_t::word5() const {
    return int_var__word5.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_pciconf_t::word6(const cpp_int & _val) { 
    // word6
    int_var__word6 = _val.convert_to< word6_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_pciconf_t::word6() const {
    return int_var__word6.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_pciconf_t::word7(const cpp_int & _val) { 
    // word7
    int_var__word7 = _val.convert_to< word7_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_pciconf_t::word7() const {
    return int_var__word7.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_pciconf_t::word8(const cpp_int & _val) { 
    // word8
    int_var__word8 = _val.convert_to< word8_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_pciconf_t::word8() const {
    return int_var__word8.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_pexconf_t::word0(const cpp_int & _val) { 
    // word0
    int_var__word0 = _val.convert_to< word0_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_pexconf_t::word0() const {
    return int_var__word0.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_pexconf_t::word1(const cpp_int & _val) { 
    // word1
    int_var__word1 = _val.convert_to< word1_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_pexconf_t::word1() const {
    return int_var__word1.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_pexconf_t::word2(const cpp_int & _val) { 
    // word2
    int_var__word2 = _val.convert_to< word2_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_pexconf_t::word2() const {
    return int_var__word2.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_pexconf_t::word3(const cpp_int & _val) { 
    // word3
    int_var__word3 = _val.convert_to< word3_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_pexconf_t::word3() const {
    return int_var__word3.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_pexconf_t::word4(const cpp_int & _val) { 
    // word4
    int_var__word4 = _val.convert_to< word4_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_pexconf_t::word4() const {
    return int_var__word4.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_pexconf_t::word5(const cpp_int & _val) { 
    // word5
    int_var__word5 = _val.convert_to< word5_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_pexconf_t::word5() const {
    return int_var__word5.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_pexconf_t::word6(const cpp_int & _val) { 
    // word6
    int_var__word6 = _val.convert_to< word6_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_pexconf_t::word6() const {
    return int_var__word6.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_pexconf_t::word7(const cpp_int & _val) { 
    // word7
    int_var__word7 = _val.convert_to< word7_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_pexconf_t::word7() const {
    return int_var__word7.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_pexconf_t::word8(const cpp_int & _val) { 
    // word8
    int_var__word8 = _val.convert_to< word8_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_pexconf_t::word8() const {
    return int_var__word8.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_pexconf_t::word9(const cpp_int & _val) { 
    // word9
    int_var__word9 = _val.convert_to< word9_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_pexconf_t::word9() const {
    return int_var__word9.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_pexconf_t::word10(const cpp_int & _val) { 
    // word10
    int_var__word10 = _val.convert_to< word10_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_pexconf_t::word10() const {
    return int_var__word10.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_pexconf_t::word11(const cpp_int & _val) { 
    // word11
    int_var__word11 = _val.convert_to< word11_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_pexconf_t::word11() const {
    return int_var__word11.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_lmr_t::word0(const cpp_int & _val) { 
    // word0
    int_var__word0 = _val.convert_to< word0_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_lmr_t::word0() const {
    return int_var__word0.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_lmr_t::word1(const cpp_int & _val) { 
    // word1
    int_var__word1 = _val.convert_to< word1_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_lmr_t::word1() const {
    return int_var__word1.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_lmr_t::word3(const cpp_int & _val) { 
    // word3
    int_var__word3 = _val.convert_to< word3_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_lmr_t::word3() const {
    return int_var__word3.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_rx_cred_t::word0(const cpp_int & _val) { 
    // word0
    int_var__word0 = _val.convert_to< word0_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_rx_cred_t::word0() const {
    return int_var__word0.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_rx_cred_t::word1(const cpp_int & _val) { 
    // word1
    int_var__word1 = _val.convert_to< word1_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_rx_cred_t::word1() const {
    return int_var__word1.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_rx_cred_t::word3(const cpp_int & _val) { 
    // word3
    int_var__word3 = _val.convert_to< word3_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_rx_cred_t::word3() const {
    return int_var__word3.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::spec_version(const cpp_int & _val) { 
    // spec_version
    int_var__spec_version = _val.convert_to< spec_version_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::spec_version() const {
    return int_var__spec_version.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::port_type(const cpp_int & _val) { 
    // port_type
    int_var__port_type = _val.convert_to< port_type_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::port_type() const {
    return int_var__port_type.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::sris_mode(const cpp_int & _val) { 
    // sris_mode
    int_var__sris_mode = _val.convert_to< sris_mode_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::sris_mode() const {
    return int_var__sris_mode.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::gen1_supported(const cpp_int & _val) { 
    // gen1_supported
    int_var__gen1_supported = _val.convert_to< gen1_supported_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::gen1_supported() const {
    return int_var__gen1_supported.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::gen2_supported(const cpp_int & _val) { 
    // gen2_supported
    int_var__gen2_supported = _val.convert_to< gen2_supported_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::gen2_supported() const {
    return int_var__gen2_supported.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::gen3_supported(const cpp_int & _val) { 
    // gen3_supported
    int_var__gen3_supported = _val.convert_to< gen3_supported_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::gen3_supported() const {
    return int_var__gen3_supported.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::gen4_supported(const cpp_int & _val) { 
    // gen4_supported
    int_var__gen4_supported = _val.convert_to< gen4_supported_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::gen4_supported() const {
    return int_var__gen4_supported.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::reserved1(const cpp_int & _val) { 
    // reserved1
    int_var__reserved1 = _val.convert_to< reserved1_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::reserved1() const {
    return int_var__reserved1.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::bfm_mode(const cpp_int & _val) { 
    // bfm_mode
    int_var__bfm_mode = _val.convert_to< bfm_mode_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::bfm_mode() const {
    return int_var__bfm_mode.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::lane_reverse_en(const cpp_int & _val) { 
    // lane_reverse_en
    int_var__lane_reverse_en = _val.convert_to< lane_reverse_en_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::lane_reverse_en() const {
    return int_var__lane_reverse_en.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::reserved2(const cpp_int & _val) { 
    // reserved2
    int_var__reserved2 = _val.convert_to< reserved2_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::reserved2() const {
    return int_var__reserved2.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::rx_cutthru_en(const cpp_int & _val) { 
    // rx_cutthru_en
    int_var__rx_cutthru_en = _val.convert_to< rx_cutthru_en_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::rx_cutthru_en() const {
    return int_var__rx_cutthru_en.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::tx_cutthru_en(const cpp_int & _val) { 
    // tx_cutthru_en
    int_var__tx_cutthru_en = _val.convert_to< tx_cutthru_en_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::tx_cutthru_en() const {
    return int_var__tx_cutthru_en.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::eq_ph23_en(const cpp_int & _val) { 
    // eq_ph23_en
    int_var__eq_ph23_en = _val.convert_to< eq_ph23_en_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::eq_ph23_en() const {
    return int_var__eq_ph23_en.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::disable_lanes(const cpp_int & _val) { 
    // disable_lanes
    int_var__disable_lanes = _val.convert_to< disable_lanes_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::disable_lanes() const {
    return int_var__disable_lanes.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::rxelecidle_cfg(const cpp_int & _val) { 
    // rxelecidle_cfg
    int_var__rxelecidle_cfg = _val.convert_to< rxelecidle_cfg_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::rxelecidle_cfg() const {
    return int_var__rxelecidle_cfg.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::reserved3(const cpp_int & _val) { 
    // reserved3
    int_var__reserved3 = _val.convert_to< reserved3_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::reserved3() const {
    return int_var__reserved3.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::pie8(const cpp_int & _val) { 
    // pie8
    int_var__pie8 = _val.convert_to< pie8_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::pie8() const {
    return int_var__pie8.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::ecrc_gen_mode(const cpp_int & _val) { 
    // ecrc_gen_mode
    int_var__ecrc_gen_mode = _val.convert_to< ecrc_gen_mode_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::ecrc_gen_mode() const {
    return int_var__ecrc_gen_mode.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::ext_intr_mode(const cpp_int & _val) { 
    // ext_intr_mode
    int_var__ext_intr_mode = _val.convert_to< ext_intr_mode_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::ext_intr_mode() const {
    return int_var__ext_intr_mode.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::tx_ecc_nullify(const cpp_int & _val) { 
    // tx_ecc_nullify
    int_var__tx_ecc_nullify = _val.convert_to< tx_ecc_nullify_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::tx_ecc_nullify() const {
    return int_var__tx_ecc_nullify.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::tx_ecc_flush(const cpp_int & _val) { 
    // tx_ecc_flush
    int_var__tx_ecc_flush = _val.convert_to< tx_ecc_flush_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::tx_ecc_flush() const {
    return int_var__tx_ecc_flush.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::rx_wdog_en(const cpp_int & _val) { 
    // rx_wdog_en
    int_var__rx_wdog_en = _val.convert_to< rx_wdog_en_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::rx_wdog_en() const {
    return int_var__rx_wdog_en.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::upcfg_en(const cpp_int & _val) { 
    // upcfg_en
    int_var__upcfg_en = _val.convert_to< upcfg_en_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::upcfg_en() const {
    return int_var__upcfg_en.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::rxvalid_filter(const cpp_int & _val) { 
    // rxvalid_filter
    int_var__rxvalid_filter = _val.convert_to< rxvalid_filter_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::rxvalid_filter() const {
    return int_var__rxvalid_filter.convert_to< cpp_int >();
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::reserved4(const cpp_int & _val) { 
    // reserved4
    int_var__reserved4 = _val.convert_to< reserved4_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::reserved4() const {
    return int_var__reserved4.convert_to< cpp_int >();
}
    