C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\bin64\m_generic.exe  -mp  4  -prjfile  C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_xua\synthesis\scratchproject.prs  -implementation  synthesis  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_xua\synthesis   -part M2GL025  -package VF400  -grade STD    -continue_on_error -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -ternary_adder_decomp 66 -RWCheckOnRam 0 -summaryfile C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_xua\synthesis\synlog\report\sccb_design_premap.xml -merge_inferred_clocks 0  -top_level_module  sccb_design  -ovm  C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_xua\synthesis\sccb_design.vm  -conchk_prepass  C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_xua\synthesis\sccb_design_cck.rpt   -freq 100.000   -tcl  C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_xua\designer\sccb_design\synthesis.fdc  C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_xua\synthesis\synwork\sccb_design_mult.srs  -flow prepass  -gcc_prepass  -osrd  C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_xua\synthesis\synwork\sccb_design_prem.srd  -qsap  C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_xua\synthesis\sccb_design.sap  -devicelib  C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v  -ologparam  C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_xua\synthesis\syntmp\sccb_design.plg  -osyn  C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_xua\synthesis\synwork\sccb_design_prem.srd  -prjdir  C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_xua\synthesis\  -prjname  sccb_design_syn  -log  C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_xua\synthesis\synlog\sccb_design_premap.srr  -sn  2018.09  -jobname  "premap" 
relcom:..\..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.3\SynplifyPro\bin64\m_generic.exe -mp 4 -prjfile ..\scratchproject.prs -implementation synthesis -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part M2GL025 -package VF400 -grade STD -continue_on_error -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -ternary_adder_decomp 66 -RWCheckOnRam 0 -summaryfile ..\synlog\report\sccb_design_premap.xml -merge_inferred_clocks 0 -top_level_module sccb_design -ovm ..\sccb_design.vm -conchk_prepass ..\sccb_design_cck.rpt -freq 100.000 -tcl ..\..\designer\sccb_design\synthesis.fdc ..\synwork\sccb_design_mult.srs -flow prepass -gcc_prepass -osrd ..\synwork\sccb_design_prem.srd -qsap ..\sccb_design.sap -devicelib ..\..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v -ologparam sccb_design.plg -osyn ..\synwork\sccb_design_prem.srd -prjdir ..\ -prjname sccb_design_syn -log ..\synlog\sccb_design_premap.srr -sn 2018.09 -jobname "premap"
rc:1 success:1 runtime:1
file:..\scratchproject.prs|io:o|time:1612823709|size:3778|exec:0|csum:
file:..\sccb_design.vm|io:o|time:1612824345|size:43445|exec:0|csum:
file:..\sccb_design_cck.rpt|io:o|time:1612840994|size:3117|exec:0|csum:
file:..\..\designer\sccb_design\synthesis.fdc|io:i|time:1612840990|size:54|exec:0|csum:ECB4DEE0A2F0431E0526D8DA0BC792A7
file:..\synwork\sccb_design_mult.srs|io:i|time:1612840993|size:4628|exec:0|csum:D26404C5BE37C66FC28305050346F3ED
file:..\synwork\sccb_design_prem.srd|io:o|time:1612840994|size:26237|exec:0|csum:
file:..\sccb_design.sap|io:o|time:1612840994|size:1097|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v|io:i|time:1562075649|size:16445|exec:0|csum:0C1A855CE2A914A7AF1E723A1690BFF3
file:sccb_design.plg|io:o|time:1612840994|size:0|exec:0|csum:
file:..\synwork\sccb_design_prem.srd|io:o|time:1612840994|size:26237|exec:0|csum:
file:..\synlog\sccb_design_premap.srr|io:o|time:1612840994|size:8500|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.3\SynplifyPro\bin64\m_generic.exe|io:i|time:1562075633|size:38000640|exec:1|csum:A6C484326238892E1A273F6F2DDDDE7F
