// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition"

// DATE "05/23/2020 15:12:07"

// 
// Device: Altera EP4CGX110DF31C7 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module sc_computer (
	resetn,
	clock,
	mem_clk,
	pc,
	inst,
	aluout,
	memout,
	imem_clk,
	dmem_clk,
	out_port0,
	out_port1,
	out_port2,
	in_port0,
	in_port1,
	mem_dataout,
	io_read_data);
input 	resetn;
input 	clock;
input 	mem_clk;
output 	[31:0] pc;
output 	[31:0] inst;
output 	[31:0] aluout;
output 	[31:0] memout;
output 	imem_clk;
output 	dmem_clk;
output 	[31:0] out_port0;
output 	[31:0] out_port1;
output 	[31:0] out_port2;
input 	[31:0] in_port0;
input 	[31:0] in_port1;
output 	[31:0] mem_dataout;
output 	[31:0] io_read_data;

// Design Ports Information
// pc[0]	=>  Location: PIN_Y30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[1]	=>  Location: PIN_AA29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[2]	=>  Location: PIN_AK20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[3]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[5]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[6]	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[7]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[8]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[9]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[10]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[11]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[12]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[13]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[14]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[15]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[16]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[17]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[18]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[19]	=>  Location: PIN_AC16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[20]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[21]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[22]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[23]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[24]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[25]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[26]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[27]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[28]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[29]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[30]	=>  Location: PIN_W30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[31]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[0]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[1]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[2]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[3]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[4]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[5]	=>  Location: PIN_L30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[6]	=>  Location: PIN_M29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[7]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[8]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[9]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[10]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[11]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[12]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[13]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[14]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[15]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[16]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[17]	=>  Location: PIN_J30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[18]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[19]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[20]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[21]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[22]	=>  Location: PIN_K29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[23]	=>  Location: PIN_K30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[24]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[25]	=>  Location: PIN_N24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[26]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[27]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[28]	=>  Location: PIN_H30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[29]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[30]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[31]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluout[0]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluout[1]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluout[2]	=>  Location: PIN_M30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluout[3]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluout[4]	=>  Location: PIN_AD16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluout[5]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluout[6]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluout[7]	=>  Location: PIN_J29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluout[8]	=>  Location: PIN_A24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluout[9]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluout[10]	=>  Location: PIN_G30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluout[11]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluout[12]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluout[13]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluout[14]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluout[15]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluout[16]	=>  Location: PIN_AB29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluout[17]	=>  Location: PIN_T28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluout[18]	=>  Location: PIN_N30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluout[19]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluout[20]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluout[21]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluout[22]	=>  Location: PIN_P30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluout[23]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluout[24]	=>  Location: PIN_T27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluout[25]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluout[26]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluout[27]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluout[28]	=>  Location: PIN_N29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluout[29]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluout[30]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluout[31]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[0]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[1]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[2]	=>  Location: PIN_AG24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[3]	=>  Location: PIN_AK25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[4]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[5]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[6]	=>  Location: PIN_H27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[7]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[8]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[9]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[10]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[11]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[12]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[13]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[14]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[15]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[16]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[17]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[18]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[19]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[20]	=>  Location: PIN_B24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[21]	=>  Location: PIN_G23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[22]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[23]	=>  Location: PIN_A29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[24]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[25]	=>  Location: PIN_G29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[26]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[27]	=>  Location: PIN_F23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[28]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[29]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[30]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[31]	=>  Location: PIN_C28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imem_clk	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dmem_clk	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[0]	=>  Location: PIN_K18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[1]	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[2]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[3]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[4]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[5]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[6]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[7]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[8]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[9]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[10]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[11]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[12]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[13]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[14]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[15]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[16]	=>  Location: PIN_AK10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[17]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[18]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[19]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[20]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[21]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[22]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[23]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[24]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[25]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[26]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[27]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[28]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[29]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[30]	=>  Location: PIN_AK15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port0[31]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[0]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[2]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[3]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[4]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[5]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[6]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[7]	=>  Location: PIN_AJ15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[8]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[9]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[10]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[11]	=>  Location: PIN_AG14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[12]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[13]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[14]	=>  Location: PIN_AH16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[15]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[16]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[17]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[18]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[19]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[20]	=>  Location: PIN_AK17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[21]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[22]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[23]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[24]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[25]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[26]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[27]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[28]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[29]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[30]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port1[31]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[0]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[1]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[2]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[3]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[4]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[5]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[6]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[7]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[8]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[9]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[10]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[11]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[12]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[13]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[14]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[15]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[16]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[17]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[18]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[19]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[20]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[21]	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[22]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[23]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[24]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[25]	=>  Location: PIN_AJ18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[26]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[27]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[28]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[29]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[30]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_port2[31]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dataout[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dataout[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dataout[2]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dataout[3]	=>  Location: PIN_AJ13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dataout[4]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dataout[5]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dataout[6]	=>  Location: PIN_B30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dataout[7]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dataout[8]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dataout[9]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dataout[10]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dataout[11]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dataout[12]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dataout[13]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dataout[14]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dataout[15]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dataout[16]	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dataout[17]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dataout[18]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dataout[19]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dataout[20]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dataout[21]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dataout[22]	=>  Location: PIN_C29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dataout[23]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dataout[24]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dataout[25]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dataout[26]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dataout[27]	=>  Location: PIN_F24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dataout[28]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dataout[29]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dataout[30]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dataout[31]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_read_data[0]	=>  Location: PIN_F29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_read_data[1]	=>  Location: PIN_T24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_read_data[2]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_read_data[3]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_read_data[4]	=>  Location: PIN_N28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_read_data[5]	=>  Location: PIN_U30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_read_data[6]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_read_data[7]	=>  Location: PIN_K24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_read_data[8]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_read_data[9]	=>  Location: PIN_C30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_read_data[10]	=>  Location: PIN_R29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_read_data[11]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_read_data[12]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_read_data[13]	=>  Location: PIN_F30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_read_data[14]	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_read_data[15]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_read_data[16]	=>  Location: PIN_D28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_read_data[17]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_read_data[18]	=>  Location: PIN_D29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_read_data[19]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_read_data[20]	=>  Location: PIN_N27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_read_data[21]	=>  Location: PIN_H28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_read_data[22]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_read_data[23]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_read_data[24]	=>  Location: PIN_R30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_read_data[25]	=>  Location: PIN_E30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_read_data[26]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_read_data[27]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_read_data[28]	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_read_data[29]	=>  Location: PIN_D30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_read_data[30]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_read_data[31]	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// resetn	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port1[0]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port0[0]	=>  Location: PIN_T23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port0[1]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port1[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port0[2]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port1[2]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port0[3]	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port1[3]	=>  Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port0[4]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port1[4]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port0[5]	=>  Location: PIN_AE30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port1[5]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port0[6]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port1[6]	=>  Location: PIN_A28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port0[7]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port1[7]	=>  Location: PIN_AJ30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port0[8]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port1[8]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port0[9]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port1[9]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port0[10]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port1[10]	=>  Location: PIN_AJ28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port0[11]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port1[11]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port0[12]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port1[12]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port0[13]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port1[13]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port0[14]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port1[14]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port0[15]	=>  Location: PIN_A27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port1[15]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port0[16]	=>  Location: PIN_Y28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port1[16]	=>  Location: PIN_B28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port0[17]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port1[17]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port0[18]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port1[18]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port0[19]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port1[19]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port0[20]	=>  Location: PIN_AG29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port1[20]	=>  Location: PIN_AA27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port0[21]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port1[21]	=>  Location: PIN_AF27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port0[22]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port1[22]	=>  Location: PIN_B27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port0[23]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port1[23]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port0[24]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port1[24]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port0[25]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port1[25]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port0[26]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port1[26]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port0[27]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port1[27]	=>  Location: PIN_AD28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port0[28]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port1[28]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port0[29]	=>  Location: PIN_W29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port1[29]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port0[30]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port1[30]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port0[31]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_port1[31]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_clk	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("sc_computer_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \cpu|al_unit|Add0~17_combout ;
wire \cpu|al_unit|Add0~45_combout ;
wire \cpu|al_unit|Add0~48_combout ;
wire \cpu|al_unit|Add0~57_combout ;
wire \cpu|al_unit|Add0~75_combout ;
wire \cpu|al_unit|Add0~105_combout ;
wire \cpu|br_adr|p4[2]~0_combout ;
wire \cpu|br_adr|p4[4]~4_combout ;
wire \cpu|br_adr|p4[5]~6_combout ;
wire \cpu|br_adr|p4[6]~8_combout ;
wire \cpu|br_adr|p4[7]~10_combout ;
wire \cpu|pcplus4|p4[8]~12_combout ;
wire \cpu|br_adr|p4[8]~12_combout ;
wire \cpu|br_adr|p4[9]~14_combout ;
wire \cpu|br_adr|p4[11]~18_combout ;
wire \cpu|pcplus4|p4[12]~20_combout ;
wire \cpu|pcplus4|p4[14]~24_combout ;
wire \cpu|br_adr|p4[16]~28_combout ;
wire \cpu|br_adr|p4[18]~32_combout ;
wire \cpu|br_adr|p4[20]~36_combout ;
wire \cpu|br_adr|p4[22]~40_combout ;
wire \cpu|br_adr|p4[27]~50_combout ;
wire \cpu|rf|qa[5]~52_combout ;
wire \cpu|rf|register[23][5]~q ;
wire \cpu|rf|qa[5]~59_combout ;
wire \cpu|rf|qa[5]~60_combout ;
wire \cpu|rf|register[5][5]~q ;
wire \cpu|rf|register[14][5]~q ;
wire \cpu|rf|register[12][5]~q ;
wire \cpu|rf|qa[5]~73_combout ;
wire \cpu|rf|qa[5]~74_combout ;
wire \cpu|rf|qa[6]~82_combout ;
wire \cpu|rf|qa[6]~83_combout ;
wire \cpu|rf|register[6][6]~q ;
wire \cpu|rf|register[5][6]~q ;
wire \cpu|rf|register[4][6]~q ;
wire \cpu|rf|qa[6]~88_combout ;
wire \cpu|rf|register[7][6]~q ;
wire \cpu|rf|qa[6]~89_combout ;
wire \cpu|rf|register[2][6]~q ;
wire \cpu|rf|qa[6]~90_combout ;
wire \cpu|rf|qa[6]~91_combout ;
wire \cpu|rf|register[14][6]~q ;
wire \cpu|rf|register[13][6]~q ;
wire \cpu|rf|register[12][6]~q ;
wire \cpu|rf|qa[6]~93_combout ;
wire \cpu|rf|register[15][6]~q ;
wire \cpu|rf|qa[6]~94_combout ;
wire \cpu|rf|register[23][7]~q ;
wire \cpu|rf|qa[7]~103_combout ;
wire \cpu|rf|qa[7]~104_combout ;
wire \cpu|rf|register[6][7]~q ;
wire \cpu|rf|qa[7]~108_combout ;
wire \cpu|rf|register[7][7]~q ;
wire \cpu|rf|qa[7]~109_combout ;
wire \cpu|rf|register[26][8]~q ;
wire \cpu|rf|qa[8]~120_combout ;
wire \cpu|rf|register[29][8]~q ;
wire \cpu|rf|qa[8]~121_combout ;
wire \cpu|rf|register[24][8]~q ;
wire \cpu|rf|register[16][8]~q ;
wire \cpu|rf|qa[8]~122_combout ;
wire \cpu|rf|qa[8]~123_combout ;
wire \cpu|rf|qa[8]~124_combout ;
wire \cpu|rf|register[1][8]~q ;
wire \cpu|rf|qa[8]~130_combout ;
wire \cpu|rf|register[14][8]~q ;
wire \cpu|rf|register[13][8]~q ;
wire \cpu|rf|register[12][8]~q ;
wire \cpu|rf|qa[8]~133_combout ;
wire \cpu|rf|register[15][8]~q ;
wire \cpu|rf|qa[8]~134_combout ;
wire \cpu|rf|register[25][9]~q ;
wire \cpu|rf|register[21][9]~q ;
wire \cpu|rf|register[17][9]~q ;
wire \cpu|rf|qa[9]~136_combout ;
wire \cpu|rf|register[29][9]~q ;
wire \cpu|rf|qa[9]~137_combout ;
wire \cpu|rf|register[22][9]~q ;
wire \cpu|rf|register[26][9]~q ;
wire \cpu|rf|register[18][9]~q ;
wire \cpu|rf|qa[9]~138_combout ;
wire \cpu|rf|register[30][9]~q ;
wire \cpu|rf|qa[9]~139_combout ;
wire \cpu|rf|register[24][9]~q ;
wire \cpu|rf|register[16][9]~q ;
wire \cpu|rf|qa[9]~140_combout ;
wire \cpu|rf|register[27][9]~q ;
wire \cpu|rf|register[23][9]~q ;
wire \cpu|rf|register[9][9]~q ;
wire \cpu|rf|register[8][9]~q ;
wire \cpu|rf|qa[9]~146_combout ;
wire \cpu|rf|qa[9]~147_combout ;
wire \cpu|rf|register[4][9]~q ;
wire \cpu|rf|qa[9]~148_combout ;
wire \cpu|rf|register[12][9]~q ;
wire \cpu|rf|qa[9]~153_combout ;
wire \cpu|rf|register[15][9]~q ;
wire \cpu|rf|qa[9]~154_combout ;
wire \cpu|rf|qa[10]~158_combout ;
wire \cpu|rf|qa[10]~159_combout ;
wire \cpu|rf|register[6][10]~q ;
wire \cpu|rf|register[5][10]~q ;
wire \cpu|rf|register[2][10]~q ;
wire \cpu|rf|register[14][10]~q ;
wire \cpu|rf|register[13][10]~q ;
wire \cpu|rf|register[12][10]~q ;
wire \cpu|rf|qa[10]~173_combout ;
wire \cpu|rf|register[15][10]~q ;
wire \cpu|rf|qa[10]~174_combout ;
wire \cpu|al_unit|ShiftLeft0~3_combout ;
wire \cpu|rf|register[21][11]~q ;
wire \cpu|rf|register[17][11]~q ;
wire \cpu|rf|qa[11]~176_combout ;
wire \cpu|rf|register[24][11]~q ;
wire \cpu|rf|register[23][11]~q ;
wire \cpu|rf|qa[11]~186_combout ;
wire \cpu|rf|register[11][11]~q ;
wire \cpu|rf|qa[11]~187_combout ;
wire \cpu|rf|register[5][11]~q ;
wire \cpu|rf|register[6][11]~q ;
wire \cpu|rf|register[14][11]~q ;
wire \cpu|rf|register[12][11]~q ;
wire \cpu|rf|qa[11]~193_combout ;
wire \cpu|rf|qa[11]~194_combout ;
wire \cpu|rf|register[9][12]~q ;
wire \cpu|rf|qa[12]~196_combout ;
wire \cpu|rf|qa[12]~197_combout ;
wire \cpu|rf|register[24][12]~q ;
wire \cpu|rf|register[2][12]~q ;
wire \cpu|rf|qa[12]~210_combout ;
wire \cpu|rf|register[13][12]~q ;
wire \cpu|rf|register[25][13]~q ;
wire \cpu|rf|register[21][13]~q ;
wire \cpu|rf|register[17][13]~q ;
wire \cpu|rf|qa[13]~216_combout ;
wire \cpu|rf|register[29][13]~q ;
wire \cpu|rf|qa[13]~217_combout ;
wire \cpu|rf|register[20][13]~q ;
wire \cpu|rf|register[24][13]~q ;
wire \cpu|rf|register[16][13]~q ;
wire \cpu|rf|qa[13]~220_combout ;
wire \cpu|rf|register[28][13]~q ;
wire \cpu|rf|qa[13]~221_combout ;
wire \cpu|rf|register[23][13]~q ;
wire \cpu|rf|register[6][13]~q ;
wire \cpu|rf|register[4][13]~q ;
wire \cpu|rf|qa[13]~228_combout ;
wire \cpu|rf|register[18][14]~q ;
wire \cpu|rf|qa[14]~238_combout ;
wire \cpu|rf|register[30][14]~q ;
wire \cpu|rf|qa[14]~239_combout ;
wire \cpu|rf|register[6][14]~q ;
wire \cpu|rf|register[14][14]~q ;
wire \cpu|rf|register[13][14]~q ;
wire \cpu|rf|register[25][15]~q ;
wire \cpu|rf|register[21][15]~q ;
wire \cpu|rf|register[17][15]~q ;
wire \cpu|rf|qa[15]~256_combout ;
wire \cpu|rf|register[29][15]~q ;
wire \cpu|rf|qa[15]~257_combout ;
wire \cpu|rf|register[18][15]~q ;
wire \cpu|rf|qa[15]~258_combout ;
wire \cpu|rf|register[30][15]~q ;
wire \cpu|rf|qa[15]~259_combout ;
wire \cpu|rf|register[10][15]~q ;
wire \cpu|rf|register[9][15]~q ;
wire \cpu|rf|register[8][15]~q ;
wire \cpu|rf|qa[15]~266_combout ;
wire \cpu|rf|register[11][15]~q ;
wire \cpu|rf|qa[15]~267_combout ;
wire \cpu|rf|register[9][16]~q ;
wire \cpu|rf|register[10][16]~q ;
wire \cpu|rf|register[8][16]~q ;
wire \cpu|rf|qa[16]~276_combout ;
wire \cpu|rf|register[11][16]~q ;
wire \cpu|rf|qa[16]~277_combout ;
wire \cpu|rf|register[25][16]~q ;
wire \cpu|rf|register[21][16]~q ;
wire \cpu|rf|register[17][16]~q ;
wire \cpu|rf|qa[16]~280_combout ;
wire \cpu|rf|register[29][16]~q ;
wire \cpu|rf|qa[16]~281_combout ;
wire \cpu|rf|register[27][16]~q ;
wire \cpu|rf|register[23][16]~q ;
wire \cpu|rf|register[19][16]~q ;
wire \cpu|rf|qa[16]~285_combout ;
wire \cpu|rf|register[31][16]~q ;
wire \cpu|rf|qa[16]~286_combout ;
wire \cpu|rf|register[5][16]~q ;
wire \cpu|rf|register[2][16]~q ;
wire \cpu|rf|register[3][16]~q ;
wire \cpu|rf|qa[29]~296_combout ;
wire \cpu|rf|qa[29]~297_combout ;
wire \cpu|rf|register[11][29]~q ;
wire \cpu|rf|register[6][29]~q ;
wire \cpu|rf|qa[29]~308_combout ;
wire \cpu|rf|qa[29]~309_combout ;
wire \cpu|rf|register[9][30]~q ;
wire \cpu|rf|register[10][30]~q ;
wire \cpu|rf|register[8][30]~q ;
wire \cpu|rf|qa[30]~316_combout ;
wire \cpu|rf|register[11][30]~q ;
wire \cpu|rf|qa[30]~317_combout ;
wire \cpu|rf|register[26][30]~q ;
wire \cpu|rf|register[21][30]~q ;
wire \cpu|rf|qa[30]~320_combout ;
wire \cpu|rf|qa[30]~321_combout ;
wire \cpu|rf|register[27][30]~q ;
wire \cpu|rf|register[23][30]~q ;
wire \cpu|rf|qa[30]~325_combout ;
wire \cpu|rf|qa[30]~326_combout ;
wire \cpu|rf|register[6][30]~q ;
wire \cpu|rf|register[5][30]~q ;
wire \cpu|rf|register[4][30]~q ;
wire \cpu|rf|qa[30]~328_combout ;
wire \cpu|rf|register[7][30]~q ;
wire \cpu|rf|qa[30]~329_combout ;
wire \cpu|rf|register[2][30]~q ;
wire \cpu|rf|register[1][30]~q ;
wire \cpu|rf|qa[30]~330_combout ;
wire \cpu|rf|register[3][30]~q ;
wire \cpu|rf|qa[30]~331_combout ;
wire \cpu|rf|register[15][30]~q ;
wire \cpu|rf|register[10][31]~q ;
wire \cpu|rf|register[8][31]~q ;
wire \cpu|rf|register[12][31]~q ;
wire \cpu|rf|qa[31]~353_combout ;
wire \cpu|rf|qa[31]~354_combout ;
wire \cpu|rf|qa[17]~363_combout ;
wire \cpu|rf|qa[17]~364_combout ;
wire \cpu|rf|register[6][17]~q ;
wire \cpu|rf|register[7][17]~q ;
wire \cpu|rf|register[13][17]~q ;
wire \cpu|rf|register[14][17]~q ;
wire \cpu|rf|register[9][18]~q ;
wire \cpu|rf|register[25][18]~q ;
wire \cpu|rf|register[24][18]~q ;
wire \cpu|rf|register[23][18]~q ;
wire \cpu|rf|register[6][18]~q ;
wire \cpu|rf|register[4][18]~q ;
wire \cpu|rf|register[2][18]~q ;
wire \cpu|rf|register[1][18]~q ;
wire \cpu|rf|qa[18]~390_combout ;
wire \cpu|rf|qa[19]~396_combout ;
wire \cpu|rf|qa[19]~397_combout ;
wire \cpu|rf|register[22][19]~q ;
wire \cpu|rf|register[18][19]~q ;
wire \cpu|rf|qa[19]~398_combout ;
wire \cpu|rf|qa[19]~399_combout ;
wire \cpu|rf|qa[19]~400_combout ;
wire \cpu|rf|qa[19]~401_combout ;
wire \cpu|rf|qa[19]~402_combout ;
wire \cpu|rf|qa[19]~403_combout ;
wire \cpu|rf|register[31][19]~q ;
wire \cpu|rf|qa[19]~404_combout ;
wire \cpu|rf|qa[19]~405_combout ;
wire \cpu|rf|register[15][19]~q ;
wire \cpu|rf|register[11][20]~q ;
wire \cpu|rf|register[25][20]~q ;
wire \cpu|rf|register[21][20]~q ;
wire \cpu|rf|register[20][20]~q ;
wire \cpu|rf|qa[20]~425_combout ;
wire \cpu|rf|qa[20]~426_combout ;
wire \cpu|rf|register[4][20]~q ;
wire \cpu|rf|register[7][20]~q ;
wire \cpu|rf|register[12][20]~q ;
wire \cpu|rf|register[21][21]~q ;
wire \cpu|rf|register[17][21]~q ;
wire \cpu|rf|qa[21]~436_combout ;
wire \cpu|rf|register[10][21]~q ;
wire \cpu|rf|register[9][21]~q ;
wire \cpu|rf|register[8][21]~q ;
wire \cpu|rf|qa[21]~446_combout ;
wire \cpu|rf|register[11][21]~q ;
wire \cpu|rf|qa[21]~447_combout ;
wire \cpu|rf|register[2][21]~q ;
wire \cpu|rf|register[5][21]~q ;
wire \cpu|rf|qa[21]~448_combout ;
wire \cpu|rf|qa[21]~449_combout ;
wire \cpu|rf|register[1][21]~q ;
wire \cpu|rf|qa[21]~450_combout ;
wire \cpu|rf|qa[21]~451_combout ;
wire \cpu|rf|qa[21]~452_combout ;
wire \cpu|rf|register[15][21]~q ;
wire \cpu|rf|register[21][22]~q ;
wire \cpu|rf|register[17][22]~q ;
wire \cpu|rf|qa[22]~460_combout ;
wire \cpu|rf|register[20][22]~q ;
wire \cpu|rf|register[27][22]~q ;
wire \cpu|rf|register[23][22]~q ;
wire \cpu|rf|register[19][22]~q ;
wire \cpu|rf|qa[22]~465_combout ;
wire \cpu|rf|register[31][22]~q ;
wire \cpu|rf|qa[22]~466_combout ;
wire \cpu|rf|register[4][22]~q ;
wire \cpu|rf|register[1][22]~q ;
wire \cpu|rf|register[12][22]~q ;
wire \cpu|rf|register[21][23]~q ;
wire \cpu|rf|qa[23]~476_combout ;
wire \cpu|rf|qa[23]~477_combout ;
wire \cpu|rf|register[20][23]~q ;
wire \cpu|rf|register[23][23]~q ;
wire \cpu|rf|register[19][23]~q ;
wire \cpu|rf|qa[23]~483_combout ;
wire \cpu|rf|qa[23]~486_combout ;
wire \cpu|rf|qa[23]~487_combout ;
wire \cpu|rf|register[7][23]~q ;
wire \cpu|rf|register[15][23]~q ;
wire \cpu|rf|register[17][24]~q ;
wire \cpu|rf|qa[24]~500_combout ;
wire \cpu|rf|register[29][24]~q ;
wire \cpu|rf|qa[24]~501_combout ;
wire \cpu|rf|qa[24]~508_combout ;
wire \cpu|rf|qa[24]~509_combout ;
wire \cpu|rf|register[2][24]~q ;
wire \cpu|rf|register[25][25]~q ;
wire \cpu|rf|register[27][25]~q ;
wire \cpu|rf|register[23][25]~q ;
wire \cpu|rf|register[19][25]~q ;
wire \cpu|rf|qa[25]~523_combout ;
wire \cpu|rf|register[31][25]~q ;
wire \cpu|rf|qa[25]~524_combout ;
wire \cpu|rf|qa[25]~526_combout ;
wire \cpu|rf|register[11][25]~q ;
wire \cpu|rf|qa[25]~527_combout ;
wire \cpu|rf|register[6][25]~q ;
wire \cpu|rf|register[1][25]~q ;
wire \cpu|rf|register[13][25]~q ;
wire \cpu|rf|register[14][25]~q ;
wire \cpu|rf|register[12][25]~q ;
wire \cpu|rf|qa[25]~533_combout ;
wire \cpu|rf|register[15][25]~q ;
wire \cpu|rf|qa[25]~534_combout ;
wire \cpu|al_unit|ShiftLeft0~10_combout ;
wire \cpu|rf|register[26][26]~q ;
wire \cpu|rf|register[21][26]~q ;
wire \cpu|rf|register[20][26]~q ;
wire \cpu|rf|register[27][26]~q ;
wire \cpu|rf|register[23][26]~q ;
wire \cpu|rf|register[19][26]~q ;
wire \cpu|rf|qa[26]~545_combout ;
wire \cpu|rf|register[31][26]~q ;
wire \cpu|rf|qa[26]~546_combout ;
wire \cpu|rf|register[4][26]~q ;
wire \cpu|rf|register[7][26]~q ;
wire \cpu|rf|register[3][26]~q ;
wire \cpu|rf|register[14][26]~q ;
wire \cpu|rf|register[12][26]~q ;
wire \cpu|rf|qa[26]~553_combout ;
wire \cpu|rf|qa[26]~554_combout ;
wire \cpu|rf|register[21][27]~q ;
wire \cpu|rf|register[29][27]~q ;
wire \cpu|rf|register[22][27]~q ;
wire \cpu|rf|register[20][27]~q ;
wire \cpu|rf|register[27][27]~q ;
wire \cpu|rf|register[23][27]~q ;
wire \cpu|rf|register[19][27]~q ;
wire \cpu|rf|qa[27]~563_combout ;
wire \cpu|rf|register[31][27]~q ;
wire \cpu|rf|qa[27]~564_combout ;
wire \cpu|rf|register[6][27]~q ;
wire \cpu|rf|qa[27]~573_combout ;
wire \cpu|rf|register[8][28]~q ;
wire \cpu|rf|register[11][28]~q ;
wire \cpu|rf|register[18][28]~q ;
wire \cpu|rf|register[30][28]~q ;
wire \cpu|rf|register[19][28]~q ;
wire \cpu|rf|qa[28]~585_combout ;
wire \cpu|rf|qa[28]~586_combout ;
wire \cpu|rf|register[6][28]~q ;
wire \cpu|rf|register[5][28]~q ;
wire \cpu|rf|register[1][28]~q ;
wire \cpu|rf|qb[31]~62_combout ;
wire \cpu|rf|qb[31]~63_combout ;
wire \cpu|rf|register[22][0]~q ;
wire \cpu|rf|register[26][0]~q ;
wire \cpu|rf|register[18][0]~q ;
wire \cpu|rf|qa[0]~596_combout ;
wire \cpu|rf|register[30][0]~q ;
wire \cpu|rf|qa[0]~597_combout ;
wire \cpu|rf|register[8][0]~q ;
wire \cpu|rf|register[6][0]~q ;
wire \cpu|rf|register[2][0]~q ;
wire \cpu|rf|register[1][0]~q ;
wire \cpu|rf|qa[0]~610_combout ;
wire \cpu|rf|qa[0]~613_combout ;
wire \cpu|rf|register[15][0]~q ;
wire \cpu|rf|qa[0]~614_combout ;
wire \cpu|rf|qb[0]~86_combout ;
wire \cpu|rf|qb[0]~87_combout ;
wire \cpu|rf|qb[0]~96_combout ;
wire \cpu|rf|qb[0]~97_combout ;
wire \cpu|rf|qb[0]~98_combout ;
wire \cpu|rf|qb[0]~99_combout ;
wire \cpu|rf|qb[0]~100_combout ;
wire \cpu|rf|qb[0]~101_combout ;
wire \cpu|rf|qb[0]~102_combout ;
wire \cpu|cu|shift~1_combout ;
wire \cpu|al_unit|Add0~10_combout ;
wire \cpu|al_unit|Add0~11_combout ;
wire \cpu|rf|register[22][4]~q ;
wire \cpu|rf|register[18][4]~q ;
wire \cpu|rf|qa[4]~618_combout ;
wire \cpu|rf|qa[4]~619_combout ;
wire \cpu|rf|register[6][4]~q ;
wire \cpu|rf|register[4][4]~q ;
wire \cpu|rf|qa[4]~628_combout ;
wire \cpu|rf|qa[4]~629_combout ;
wire \cpu|rf|register[2][4]~q ;
wire \cpu|rf|qa[4]~630_combout ;
wire \cpu|rf|qa[4]~631_combout ;
wire \cpu|rf|register[14][4]~q ;
wire \cpu|rf|register[13][4]~q ;
wire \cpu|rf|register[12][4]~q ;
wire \cpu|rf|qa[4]~633_combout ;
wire \cpu|rf|register[15][4]~q ;
wire \cpu|rf|qa[4]~634_combout ;
wire \cpu|rf|register[25][2]~q ;
wire \cpu|rf|register[4][2]~q ;
wire \cpu|rf|register[2][2]~q ;
wire \cpu|rf|register[3][2]~q ;
wire \cpu|rf|qa[2]~653_combout ;
wire \cpu|rf|qa[2]~654_combout ;
wire \cpu|rf|register[21][1]~q ;
wire \cpu|rf|register[4][1]~q ;
wire \cpu|rf|qa[1]~668_combout ;
wire \cpu|rf|register[13][1]~q ;
wire \cpu|rf|register[14][1]~q ;
wire \cpu|rf|register[12][1]~q ;
wire \cpu|rf|qa[1]~673_combout ;
wire \cpu|rf|register[15][1]~q ;
wire \cpu|rf|qa[1]~674_combout ;
wire \cpu|rf|register[21][3]~q ;
wire \cpu|rf|register[26][3]~q ;
wire \cpu|rf|register[24][3]~q ;
wire \cpu|rf|qa[3]~680_combout ;
wire \cpu|rf|register[12][3]~q ;
wire \cpu|rf|register[15][3]~q ;
wire \cpu|rf|qb[15]~106_combout ;
wire \cpu|rf|qb[15]~107_combout ;
wire \cpu|rf|qb[15]~108_combout ;
wire \cpu|rf|qb[15]~109_combout ;
wire \cpu|rf|qb[13]~128_combout ;
wire \cpu|rf|qb[13]~129_combout ;
wire \cpu|rf|qb[13]~130_combout ;
wire \cpu|rf|qb[13]~131_combout ;
wire \cpu|rf|qb[13]~132_combout ;
wire \cpu|rf|qb[13]~133_combout ;
wire \cpu|rf|qb[13]~134_combout ;
wire \cpu|rf|qb[13]~135_combout ;
wire \cpu|rf|qb[13]~136_combout ;
wire \cpu|rf|qb[13]~137_combout ;
wire \cpu|rf|qb[13]~138_combout ;
wire \cpu|rf|qb[13]~139_combout ;
wire \cpu|rf|qb[13]~140_combout ;
wire \cpu|rf|qb[13]~141_combout ;
wire \cpu|rf|qb[13]~142_combout ;
wire \cpu|rf|qb[14]~158_combout ;
wire \cpu|rf|qb[14]~159_combout ;
wire \cpu|rf|qb[14]~160_combout ;
wire \cpu|rf|qb[14]~161_combout ;
wire \cpu|rf|qb[14]~163_combout ;
wire \cpu|rf|qb[14]~164_combout ;
wire \cpu|rf|qb[12]~170_combout ;
wire \cpu|rf|qb[12]~173_combout ;
wire \cpu|rf|qb[12]~174_combout ;
wire \cpu|rf|qb[12]~183_combout ;
wire \cpu|rf|qb[7]~186_combout ;
wire \cpu|rf|qb[6]~218_combout ;
wire \cpu|rf|qb[6]~219_combout ;
wire \cpu|rf|qb[6]~223_combout ;
wire \cpu|rf|qb[6]~224_combout ;
wire \cpu|rf|qb[5]~226_combout ;
wire \cpu|rf|qb[5]~243_combout ;
wire \cpu|rf|qb[4]~263_combout ;
wire \cpu|rf|qb[4]~264_combout ;
wire \cpu|rf|qb[11]~268_combout ;
wire \cpu|rf|qb[11]~269_combout ;
wire \cpu|rf|qb[11]~270_combout ;
wire \cpu|rf|qb[11]~271_combout ;
wire \cpu|rf|qb[11]~272_combout ;
wire \cpu|rf|qb[11]~273_combout ;
wire \cpu|rf|qb[11]~274_combout ;
wire \cpu|rf|qb[11]~275_combout ;
wire \cpu|rf|qb[11]~276_combout ;
wire \cpu|rf|qb[11]~277_combout ;
wire \cpu|rf|qb[11]~278_combout ;
wire \cpu|rf|qb[11]~279_combout ;
wire \cpu|rf|qb[11]~280_combout ;
wire \cpu|rf|qb[11]~281_combout ;
wire \cpu|rf|qb[11]~282_combout ;
wire \cpu|rf|qb[11]~283_combout ;
wire \cpu|rf|qb[9]~286_combout ;
wire \cpu|rf|qb[9]~288_combout ;
wire \cpu|rf|qb[9]~289_combout ;
wire \cpu|rf|qb[9]~290_combout ;
wire \cpu|rf|qb[9]~291_combout ;
wire \cpu|rf|qb[9]~292_combout ;
wire \cpu|rf|qb[9]~293_combout ;
wire \cpu|rf|qb[9]~294_combout ;
wire \cpu|rf|qb[9]~295_combout ;
wire \cpu|rf|qb[9]~296_combout ;
wire \cpu|rf|qb[9]~297_combout ;
wire \cpu|rf|qb[10]~313_combout ;
wire \cpu|rf|qb[10]~314_combout ;
wire \cpu|rf|qb[10]~318_combout ;
wire \cpu|rf|qb[10]~319_combout ;
wire \cpu|rf|qb[10]~320_combout ;
wire \cpu|rf|qb[10]~321_combout ;
wire \cpu|rf|qb[10]~323_combout ;
wire \cpu|rf|qb[10]~324_combout ;
wire \cpu|rf|qb[8]~326_combout ;
wire \cpu|rf|qb[8]~327_combout ;
wire \cpu|rf|qb[8]~330_combout ;
wire \cpu|rf|qb[8]~333_combout ;
wire \cpu|rf|qb[8]~343_combout ;
wire \cpu|rf|qb[8]~344_combout ;
wire \cpu|al_unit|ShiftRight1~10_combout ;
wire \cpu|rf|qb[3]~348_combout ;
wire \cpu|rf|qb[3]~363_combout ;
wire \cpu|rf|qb[3]~364_combout ;
wire \cpu|rf|qb[2]~376_combout ;
wire \cpu|rf|qb[2]~377_combout ;
wire \cpu|rf|qb[2]~378_combout ;
wire \cpu|rf|qb[2]~379_combout ;
wire \cpu|rf|qb[2]~380_combout ;
wire \cpu|rf|qb[2]~381_combout ;
wire \cpu|rf|qb[2]~382_combout ;
wire \cpu|rf|qb[1]~387_combout ;
wire \cpu|rf|qb[1]~396_combout ;
wire \cpu|rf|qb[1]~397_combout ;
wire \cpu|rf|qb[1]~404_combout ;
wire \cpu|rf|qb[1]~405_combout ;
wire \cpu|al_unit|ShiftLeft0~17_combout ;
wire \cpu|rf|qb[27]~409_combout ;
wire \cpu|rf|qb[27]~410_combout ;
wire \cpu|rf|qb[27]~411_combout ;
wire \cpu|rf|qb[27]~412_combout ;
wire \cpu|rf|qb[27]~413_combout ;
wire \cpu|rf|qb[27]~414_combout ;
wire \cpu|rf|qb[27]~415_combout ;
wire \cpu|rf|qb[27]~416_combout ;
wire \cpu|rf|qb[27]~417_combout ;
wire \cpu|rf|qb[27]~418_combout ;
wire \cpu|rf|qb[27]~419_combout ;
wire \cpu|rf|qb[27]~420_combout ;
wire \cpu|rf|qb[27]~421_combout ;
wire \cpu|rf|qb[27]~422_combout ;
wire \cpu|rf|qb[27]~423_combout ;
wire \cpu|rf|qb[26]~427_combout ;
wire \cpu|rf|qb[26]~428_combout ;
wire \cpu|rf|qb[26]~429_combout ;
wire \cpu|rf|qb[26]~430_combout ;
wire \cpu|rf|qb[26]~431_combout ;
wire \cpu|rf|qb[26]~432_combout ;
wire \cpu|rf|qb[26]~433_combout ;
wire \cpu|rf|qb[26]~434_combout ;
wire \cpu|rf|qb[26]~435_combout ;
wire \cpu|rf|qb[26]~436_combout ;
wire \cpu|rf|qb[26]~437_combout ;
wire \cpu|rf|qb[26]~439_combout ;
wire \cpu|rf|qb[26]~440_combout ;
wire \cpu|rf|qb[26]~441_combout ;
wire \cpu|rf|qb[26]~442_combout ;
wire \cpu|rf|qb[25]~453_combout ;
wire \cpu|rf|qb[25]~454_combout ;
wire \cpu|rf|qb[25]~456_combout ;
wire \cpu|rf|qb[25]~457_combout ;
wire \cpu|rf|qb[25]~459_combout ;
wire \cpu|rf|qb[25]~460_combout ;
wire \cpu|rf|qb[25]~461_combout ;
wire \cpu|rf|qb[25]~462_combout ;
wire \cpu|rf|qb[25]~464_combout ;
wire \cpu|rf|qb[25]~465_combout ;
wire \cpu|rf|qb[24]~481_combout ;
wire \cpu|rf|qb[30]~497_combout ;
wire \cpu|rf|qb[30]~498_combout ;
wire \cpu|rf|qb[30]~499_combout ;
wire \cpu|rf|qb[30]~500_combout ;
wire \cpu|rf|qb[30]~501_combout ;
wire \cpu|rf|qb[30]~502_combout ;
wire \cpu|rf|qb[30]~503_combout ;
wire \cpu|rf|qb[29]~507_combout ;
wire \cpu|rf|qb[29]~508_combout ;
wire \cpu|rf|qb[28]~529_combout ;
wire \cpu|rf|qb[28]~537_combout ;
wire \cpu|rf|qb[28]~538_combout ;
wire \cpu|rf|qb[28]~539_combout ;
wire \cpu|rf|qb[28]~540_combout ;
wire \cpu|rf|qb[28]~541_combout ;
wire \cpu|rf|qb[28]~542_combout ;
wire \cpu|rf|qb[28]~543_combout ;
wire \cpu|rf|qb[23]~556_combout ;
wire \cpu|rf|qb[23]~557_combout ;
wire \cpu|rf|qb[23]~559_combout ;
wire \cpu|rf|qb[23]~560_combout ;
wire \cpu|rf|qb[23]~564_combout ;
wire \cpu|rf|qb[23]~565_combout ;
wire \cpu|rf|qb[22]~567_combout ;
wire \cpu|rf|qb[22]~568_combout ;
wire \cpu|rf|qb[22]~569_combout ;
wire \cpu|rf|qb[22]~570_combout ;
wire \cpu|rf|qb[22]~571_combout ;
wire \cpu|rf|qb[22]~572_combout ;
wire \cpu|rf|qb[22]~573_combout ;
wire \cpu|rf|qb[22]~574_combout ;
wire \cpu|rf|qb[22]~575_combout ;
wire \cpu|rf|qb[22]~576_combout ;
wire \cpu|rf|qb[22]~584_combout ;
wire \cpu|rf|qb[21]~587_combout ;
wire \cpu|rf|qb[21]~588_combout ;
wire \cpu|rf|qb[21]~589_combout ;
wire \cpu|rf|qb[20]~609_combout ;
wire \cpu|rf|qb[20]~610_combout ;
wire \cpu|rf|qb[20]~611_combout ;
wire \cpu|rf|qb[20]~612_combout ;
wire \cpu|rf|qb[20]~613_combout ;
wire \cpu|rf|qb[20]~617_combout ;
wire \cpu|rf|qb[20]~618_combout ;
wire \cpu|rf|qb[20]~619_combout ;
wire \cpu|rf|qb[20]~620_combout ;
wire \cpu|rf|qb[20]~621_combout ;
wire \cpu|rf|qb[20]~622_combout ;
wire \cpu|rf|qb[20]~623_combout ;
wire \cpu|rf|qb[20]~624_combout ;
wire \cpu|al_unit|ShiftRight0~23_combout ;
wire \cpu|rf|qb[17]~639_combout ;
wire \cpu|rf|qb[17]~640_combout ;
wire \cpu|rf|qb[17]~641_combout ;
wire \cpu|rf|qb[17]~642_combout ;
wire \cpu|rf|qb[17]~644_combout ;
wire \cpu|rf|qb[17]~645_combout ;
wire \cpu|rf|qb[16]~649_combout ;
wire \cpu|rf|qb[16]~650_combout ;
wire \cpu|rf|qb[16]~654_combout ;
wire \cpu|rf|qb[16]~655_combout ;
wire \cpu|rf|qb[16]~657_combout ;
wire \cpu|rf|qb[16]~658_combout ;
wire \cpu|rf|qb[16]~659_combout ;
wire \cpu|rf|qb[16]~660_combout ;
wire \cpu|rf|qb[16]~661_combout ;
wire \cpu|rf|qb[16]~662_combout ;
wire \cpu|rf|qb[16]~663_combout ;
wire \cpu|rf|qb[19]~667_combout ;
wire \cpu|rf|qb[19]~668_combout ;
wire \cpu|rf|qb[18]~687_combout ;
wire \cpu|rf|qb[18]~689_combout ;
wire \cpu|rf|qb[18]~690_combout ;
wire \cpu|rf|qb[18]~691_combout ;
wire \cpu|rf|qb[18]~692_combout ;
wire \cpu|rf|qb[18]~693_combout ;
wire \cpu|rf|qb[18]~694_combout ;
wire \cpu|rf|qb[18]~697_combout ;
wire \cpu|rf|qb[18]~698_combout ;
wire \cpu|rf|qb[18]~699_combout ;
wire \cpu|rf|qb[18]~700_combout ;
wire \cpu|rf|qb[18]~701_combout ;
wire \cpu|rf|qb[18]~702_combout ;
wire \cpu|rf|qb[18]~703_combout ;
wire \cpu|al_unit|Mux30~0_combout ;
wire \cpu|al_unit|Mux30~1_combout ;
wire \cpu|al_unit|ShiftRight0~30_combout ;
wire \cpu|al_unit|Mux30~5_combout ;
wire \cpu|al_unit|Mux14~0_combout ;
wire \cpu|al_unit|Mux30~6_combout ;
wire \cpu|al_unit|ShiftRight0~45_combout ;
wire \cpu|al_unit|Mux29~2_combout ;
wire \cpu|al_unit|ShiftRight0~54_combout ;
wire \cpu|al_unit|Add0~20_combout ;
wire \cpu|al_unit|ShiftRight1~39_combout ;
wire \cpu|al_unit|Mux29~13_combout ;
wire \cpu|al_unit|ShiftRight1~43_combout ;
wire \cpu|al_unit|Mux28~0_combout ;
wire \cpu|al_unit|ShiftRight1~47_combout ;
wire \cpu|al_unit|ShiftRight0~58_combout ;
wire \cpu|al_unit|Mux28~1_combout ;
wire \cpu|al_unit|ShiftRight1~49_combout ;
wire \cpu|al_unit|Mux28~2_combout ;
wire \cpu|al_unit|ShiftRight1~55_combout ;
wire \cpu|al_unit|s~15_combout ;
wire \cpu|al_unit|Add0~26_combout ;
wire \cpu|al_unit|Add0~29_combout ;
wire \cpu|alu_a|y[6]~7_combout ;
wire \cpu|al_unit|s~17_combout ;
wire \cpu|al_unit|Add0~35_combout ;
wire \cpu|al_unit|Mux24~7_combout ;
wire \cpu|al_unit|ShiftRight1~67_combout ;
wire \cpu|al_unit|ShiftLeft0~43_combout ;
wire \cpu|alu_a|y[8]~9_combout ;
wire \cpu|al_unit|ShiftRight0~89_combout ;
wire \cpu|al_unit|Mux21~1_combout ;
wire \cpu|al_unit|ShiftLeft0~51_combout ;
wire \cpu|al_unit|Mux21~2_combout ;
wire \cpu|al_unit|Add0~44_combout ;
wire \cpu|al_unit|Mux21~3_combout ;
wire \cpu|al_unit|Mux21~4_combout ;
wire \cpu|al_unit|Mux21~5_combout ;
wire \cpu|alu_a|y[11]~12_combout ;
wire \cpu|alu_a|y[12]~13_combout ;
wire \cpu|al_unit|Add0~53_combout ;
wire \cpu|al_unit|ShiftRight1~75_combout ;
wire \cpu|al_unit|ShiftRight1~76_combout ;
wire \cpu|al_unit|s~23_combout ;
wire \cpu|al_unit|ShiftLeft0~69_combout ;
wire \cpu|al_unit|ShiftLeft0~70_combout ;
wire \cpu|al_unit|ShiftLeft0~72_combout ;
wire \cpu|al_unit|ShiftLeft0~74_combout ;
wire \cpu|al_unit|s~24_combout ;
wire \cpu|al_unit|Mux17~5_combout ;
wire \cpu|al_unit|Add0~56_combout ;
wire \cpu|al_unit|Mux17~6_combout ;
wire \cpu|al_unit|Mux17~7_combout ;
wire \cpu|al_unit|Mux17~8_combout ;
wire \cpu|al_unit|s~25_combout ;
wire \cpu|al_unit|Mux17~9_combout ;
wire \cpu|al_unit|Mux16~3_combout ;
wire \cpu|al_unit|Add0~65_combout ;
wire \cpu|al_unit|Add0~69_combout ;
wire \cpu|alu_b|y[17]~18_combout ;
wire \cpu|al_unit|Add0~74_combout ;
wire \cpu|al_unit|Mux14~1_combout ;
wire \cpu|al_unit|s~27_combout ;
wire \cpu|al_unit|Mux13~0_combout ;
wire \cpu|alu_a|y[19]~20_combout ;
wire \cpu|al_unit|s~29_combout ;
wire \cpu|al_unit|Add0~83_combout ;
wire \cpu|al_unit|s~30_combout ;
wire \cpu|al_unit|Mux11~1_combout ;
wire \cpu|al_unit|ShiftLeft0~97_combout ;
wire \cpu|al_unit|Add0~89_combout ;
wire \cpu|al_unit|s~33_combout ;
wire \cpu|al_unit|Mux9~3_combout ;
wire \cpu|alu_a|y[23]~24_combout ;
wire \cpu|al_unit|Add0~95_combout ;
wire \cpu|al_unit|s~37_combout ;
wire \cpu|al_unit|Add0~98_combout ;
wire \cpu|al_unit|s~40_combout ;
wire \cpu|al_unit|ShiftLeft0~118_combout ;
wire \cpu|al_unit|ShiftLeft0~119_combout ;
wire \cpu|al_unit|ShiftLeft0~120_combout ;
wire \cpu|al_unit|ShiftLeft0~121_combout ;
wire \cpu|al_unit|Mux5~2_combout ;
wire \cpu|al_unit|s~41_combout ;
wire \cpu|al_unit|Mux5~4_combout ;
wire \cpu|al_unit|Add0~101_combout ;
wire \cpu|al_unit|Mux4~0_combout ;
wire \cpu|al_unit|Mux4~1_combout ;
wire \cpu|al_unit|s~45_combout ;
wire \cpu|al_unit|Mux4~8_combout ;
wire \cpu|al_unit|Mux3~0_combout ;
wire \cpu|al_unit|Mux3~1_combout ;
wire \cpu|al_unit|Add0~107_combout ;
wire \cpu|alu_a|y[29]~30_combout ;
wire \cpu|al_unit|Mux2~6_combout ;
wire \cpu|al_unit|Mux2~7_combout ;
wire \cpu|al_unit|Mux2~8_combout ;
wire \cpu|al_unit|Mux2~9_combout ;
wire \cpu|al_unit|s~48_combout ;
wire \cpu|al_unit|Add0~115_combout ;
wire \cpu|al_unit|Add0~118_combout ;
wire \cpu|al_unit|Add0~119_combout ;
wire \cpu|al_unit|Add0~120_combout ;
wire \cpu|al_unit|Add0~121_combout ;
wire \cpu|al_unit|Add0~122_combout ;
wire \cpu|al_unit|Add0~125_combout ;
wire \cpu|al_unit|Add0~131_combout ;
wire \dmem|io_input_reg|io_imput_mux2x32|Equal0~0_combout ;
wire \cpu|al_unit|Equal0~0_combout ;
wire \cpu|nextpc|Mux21~0_combout ;
wire \cpu|cu|wreg~0_combout ;
wire \cpu|link|y[8]~8_combout ;
wire \cpu|link|y[12]~16_combout ;
wire \cpu|link|y[20]~38_combout ;
wire \cpu|link|y[24]~46_combout ;
wire \cpu|link|y[0]~56_combout ;
wire \cpu|link|y[4]~58_combout ;
wire \cpu|al_unit|Add0~138_combout ;
wire \cpu|al_unit|Mux24~9_combout ;
wire \cpu|al_unit|ShiftRight1~78_combout ;
wire \cpu|al_unit|ShiftLeft0~125_combout ;
wire \cpu|al_unit|s~51_combout ;
wire \cpu|al_unit|s~52_combout ;
wire \cpu|rf|qa[3]~697_combout ;
wire \cpu|rf|qa[10]~704_combout ;
wire \cpu|rf|qa[15]~709_combout ;
wire \cpu|rf|qa[18]~712_combout ;
wire \cpu|rf|qa[22]~716_combout ;
wire \cpu|rf|qa[25]~719_combout ;
wire \cpu|al_unit|ShiftLeft0~126_combout ;
wire \cpu|al_unit|ShiftLeft0~128_combout ;
wire \in_port0[6]~input_o ;
wire \in_port1[21]~input_o ;
wire \in_port1[23]~input_o ;
wire \in_port1[24]~input_o ;
wire \in_port1[26]~input_o ;
wire \in_port1[30]~input_o ;
wire \cpu|rf|register[5][5]~feeder_combout ;
wire \cpu|rf|register[4][6]~feeder_combout ;
wire \cpu|rf|register[2][6]~feeder_combout ;
wire \cpu|rf|register[6][7]~feeder_combout ;
wire \cpu|rf|register[26][8]~feeder_combout ;
wire \cpu|rf|register[1][8]~feeder_combout ;
wire \cpu|rf|register[2][10]~feeder_combout ;
wire \cpu|rf|register[5][10]~feeder_combout ;
wire \cpu|rf|register[12][11]~feeder_combout ;
wire \cpu|rf|register[14][11]~feeder_combout ;
wire \cpu|rf|register[23][11]~feeder_combout ;
wire \cpu|rf|register[6][11]~feeder_combout ;
wire \cpu|rf|register[20][13]~feeder_combout ;
wire \cpu|rf|register[29][13]~feeder_combout ;
wire \cpu|rf|register[30][14]~feeder_combout ;
wire \cpu|rf|register[13][14]~feeder_combout ;
wire \cpu|rf|register[18][14]~feeder_combout ;
wire \cpu|rf|register[18][15]~feeder_combout ;
wire \cpu|rf|register[8][15]~feeder_combout ;
wire \cpu|rf|register[17][15]~feeder_combout ;
wire \cpu|rf|register[2][16]~feeder_combout ;
wire \cpu|rf|register[3][16]~feeder_combout ;
wire \cpu|rf|register[9][16]~feeder_combout ;
wire \cpu|rf|register[10][16]~feeder_combout ;
wire \cpu|rf|register[9][30]~feeder_combout ;
wire \cpu|rf|register[26][30]~feeder_combout ;
wire \cpu|rf|register[15][30]~feeder_combout ;
wire \cpu|rf|register[2][30]~feeder_combout ;
wire \cpu|rf|register[12][31]~feeder_combout ;
wire \cpu|rf|register[8][31]~feeder_combout ;
wire \cpu|rf|register[10][31]~feeder_combout ;
wire \cpu|rf|register[13][17]~feeder_combout ;
wire \cpu|rf|register[14][17]~feeder_combout ;
wire \cpu|rf|register[6][18]~feeder_combout ;
wire \cpu|rf|register[2][18]~feeder_combout ;
wire \cpu|rf|register[24][18]~feeder_combout ;
wire \cpu|rf|register[4][18]~feeder_combout ;
wire \cpu|rf|register[22][19]~feeder_combout ;
wire \cpu|rf|register[4][20]~feeder_combout ;
wire \cpu|rf|register[7][20]~feeder_combout ;
wire \cpu|rf|register[1][21]~feeder_combout ;
wire \cpu|rf|register[2][21]~feeder_combout ;
wire \cpu|rf|register[15][21]~feeder_combout ;
wire \cpu|rf|register[4][22]~feeder_combout ;
wire \cpu|rf|register[1][22]~feeder_combout ;
wire \cpu|rf|register[23][23]~feeder_combout ;
wire \cpu|rf|register[15][23]~feeder_combout ;
wire \cpu|rf|register[21][23]~feeder_combout ;
wire \cpu|rf|register[20][23]~feeder_combout ;
wire \cpu|rf|register[2][24]~feeder_combout ;
wire \cpu|rf|register[12][25]~feeder_combout ;
wire \cpu|rf|register[23][25]~feeder_combout ;
wire \cpu|rf|register[1][25]~feeder_combout ;
wire \cpu|rf|register[25][25]~feeder_combout ;
wire \cpu|rf|register[6][25]~feeder_combout ;
wire \cpu|rf|register[26][26]~feeder_combout ;
wire \cpu|rf|register[14][26]~feeder_combout ;
wire \cpu|rf|register[12][26]~feeder_combout ;
wire \cpu|rf|register[22][27]~feeder_combout ;
wire \cpu|rf|register[6][27]~feeder_combout ;
wire \cpu|rf|register[21][27]~feeder_combout ;
wire \cpu|rf|register[20][27]~feeder_combout ;
wire \cpu|rf|register[23][27]~feeder_combout ;
wire \cpu|rf|register[5][28]~feeder_combout ;
wire \cpu|rf|register[18][28]~feeder_combout ;
wire \cpu|rf|register[30][28]~feeder_combout ;
wire \cpu|rf|register[6][28]~feeder_combout ;
wire \cpu|rf|register[1][0]~feeder_combout ;
wire \cpu|rf|register[8][0]~feeder_combout ;
wire \cpu|rf|register[2][0]~feeder_combout ;
wire \cpu|rf|register[15][0]~feeder_combout ;
wire \cpu|rf|register[26][0]~feeder_combout ;
wire \cpu|rf|register[30][0]~feeder_combout ;
wire \cpu|rf|register[18][4]~feeder_combout ;
wire \cpu|rf|register[22][4]~feeder_combout ;
wire \cpu|rf|register[12][4]~feeder_combout ;
wire \cpu|rf|register[3][2]~feeder_combout ;
wire \cpu|rf|register[4][2]~feeder_combout ;
wire \cpu|rf|register[25][2]~feeder_combout ;
wire \cpu|rf|register[15][1]~feeder_combout ;
wire \cpu|rf|register[13][1]~feeder_combout ;
wire \cpu|rf|register[21][1]~feeder_combout ;
wire \cpu|rf|register[12][1]~feeder_combout ;
wire \cpu|rf|register[14][1]~feeder_combout ;
wire \cpu|rf|register[21][3]~feeder_combout ;
wire \cpu|rf|register[26][3]~feeder_combout ;
wire \dmem|io_input_reg|in_reg0[6]~feeder_combout ;
wire \dmem|io_input_reg|in_reg1[21]~feeder_combout ;
wire \dmem|io_input_reg|in_reg1[26]~feeder_combout ;
wire \dmem|io_input_reg|in_reg1[30]~feeder_combout ;
wire \pc[0]~output_o ;
wire \pc[1]~output_o ;
wire \pc[2]~output_o ;
wire \pc[3]~output_o ;
wire \pc[4]~output_o ;
wire \pc[5]~output_o ;
wire \pc[6]~output_o ;
wire \pc[7]~output_o ;
wire \pc[8]~output_o ;
wire \pc[9]~output_o ;
wire \pc[10]~output_o ;
wire \pc[11]~output_o ;
wire \pc[12]~output_o ;
wire \pc[13]~output_o ;
wire \pc[14]~output_o ;
wire \pc[15]~output_o ;
wire \pc[16]~output_o ;
wire \pc[17]~output_o ;
wire \pc[18]~output_o ;
wire \pc[19]~output_o ;
wire \pc[20]~output_o ;
wire \pc[21]~output_o ;
wire \pc[22]~output_o ;
wire \pc[23]~output_o ;
wire \pc[24]~output_o ;
wire \pc[25]~output_o ;
wire \pc[26]~output_o ;
wire \pc[27]~output_o ;
wire \pc[28]~output_o ;
wire \pc[29]~output_o ;
wire \pc[30]~output_o ;
wire \pc[31]~output_o ;
wire \inst[0]~output_o ;
wire \inst[1]~output_o ;
wire \inst[2]~output_o ;
wire \inst[3]~output_o ;
wire \inst[4]~output_o ;
wire \inst[5]~output_o ;
wire \inst[6]~output_o ;
wire \inst[7]~output_o ;
wire \inst[8]~output_o ;
wire \inst[9]~output_o ;
wire \inst[10]~output_o ;
wire \inst[11]~output_o ;
wire \inst[12]~output_o ;
wire \inst[13]~output_o ;
wire \inst[14]~output_o ;
wire \inst[15]~output_o ;
wire \inst[16]~output_o ;
wire \inst[17]~output_o ;
wire \inst[18]~output_o ;
wire \inst[19]~output_o ;
wire \inst[20]~output_o ;
wire \inst[21]~output_o ;
wire \inst[22]~output_o ;
wire \inst[23]~output_o ;
wire \inst[24]~output_o ;
wire \inst[25]~output_o ;
wire \inst[26]~output_o ;
wire \inst[27]~output_o ;
wire \inst[28]~output_o ;
wire \inst[29]~output_o ;
wire \inst[30]~output_o ;
wire \inst[31]~output_o ;
wire \aluout[0]~output_o ;
wire \aluout[1]~output_o ;
wire \aluout[2]~output_o ;
wire \aluout[3]~output_o ;
wire \aluout[4]~output_o ;
wire \aluout[5]~output_o ;
wire \aluout[6]~output_o ;
wire \aluout[7]~output_o ;
wire \aluout[8]~output_o ;
wire \aluout[9]~output_o ;
wire \aluout[10]~output_o ;
wire \aluout[11]~output_o ;
wire \aluout[12]~output_o ;
wire \aluout[13]~output_o ;
wire \aluout[14]~output_o ;
wire \aluout[15]~output_o ;
wire \aluout[16]~output_o ;
wire \aluout[17]~output_o ;
wire \aluout[18]~output_o ;
wire \aluout[19]~output_o ;
wire \aluout[20]~output_o ;
wire \aluout[21]~output_o ;
wire \aluout[22]~output_o ;
wire \aluout[23]~output_o ;
wire \aluout[24]~output_o ;
wire \aluout[25]~output_o ;
wire \aluout[26]~output_o ;
wire \aluout[27]~output_o ;
wire \aluout[28]~output_o ;
wire \aluout[29]~output_o ;
wire \aluout[30]~output_o ;
wire \aluout[31]~output_o ;
wire \memout[0]~output_o ;
wire \memout[1]~output_o ;
wire \memout[2]~output_o ;
wire \memout[3]~output_o ;
wire \memout[4]~output_o ;
wire \memout[5]~output_o ;
wire \memout[6]~output_o ;
wire \memout[7]~output_o ;
wire \memout[8]~output_o ;
wire \memout[9]~output_o ;
wire \memout[10]~output_o ;
wire \memout[11]~output_o ;
wire \memout[12]~output_o ;
wire \memout[13]~output_o ;
wire \memout[14]~output_o ;
wire \memout[15]~output_o ;
wire \memout[16]~output_o ;
wire \memout[17]~output_o ;
wire \memout[18]~output_o ;
wire \memout[19]~output_o ;
wire \memout[20]~output_o ;
wire \memout[21]~output_o ;
wire \memout[22]~output_o ;
wire \memout[23]~output_o ;
wire \memout[24]~output_o ;
wire \memout[25]~output_o ;
wire \memout[26]~output_o ;
wire \memout[27]~output_o ;
wire \memout[28]~output_o ;
wire \memout[29]~output_o ;
wire \memout[30]~output_o ;
wire \memout[31]~output_o ;
wire \imem_clk~output_o ;
wire \dmem_clk~output_o ;
wire \out_port0[0]~output_o ;
wire \out_port0[1]~output_o ;
wire \out_port0[2]~output_o ;
wire \out_port0[3]~output_o ;
wire \out_port0[4]~output_o ;
wire \out_port0[5]~output_o ;
wire \out_port0[6]~output_o ;
wire \out_port0[7]~output_o ;
wire \out_port0[8]~output_o ;
wire \out_port0[9]~output_o ;
wire \out_port0[10]~output_o ;
wire \out_port0[11]~output_o ;
wire \out_port0[12]~output_o ;
wire \out_port0[13]~output_o ;
wire \out_port0[14]~output_o ;
wire \out_port0[15]~output_o ;
wire \out_port0[16]~output_o ;
wire \out_port0[17]~output_o ;
wire \out_port0[18]~output_o ;
wire \out_port0[19]~output_o ;
wire \out_port0[20]~output_o ;
wire \out_port0[21]~output_o ;
wire \out_port0[22]~output_o ;
wire \out_port0[23]~output_o ;
wire \out_port0[24]~output_o ;
wire \out_port0[25]~output_o ;
wire \out_port0[26]~output_o ;
wire \out_port0[27]~output_o ;
wire \out_port0[28]~output_o ;
wire \out_port0[29]~output_o ;
wire \out_port0[30]~output_o ;
wire \out_port0[31]~output_o ;
wire \out_port1[0]~output_o ;
wire \out_port1[1]~output_o ;
wire \out_port1[2]~output_o ;
wire \out_port1[3]~output_o ;
wire \out_port1[4]~output_o ;
wire \out_port1[5]~output_o ;
wire \out_port1[6]~output_o ;
wire \out_port1[7]~output_o ;
wire \out_port1[8]~output_o ;
wire \out_port1[9]~output_o ;
wire \out_port1[10]~output_o ;
wire \out_port1[11]~output_o ;
wire \out_port1[12]~output_o ;
wire \out_port1[13]~output_o ;
wire \out_port1[14]~output_o ;
wire \out_port1[15]~output_o ;
wire \out_port1[16]~output_o ;
wire \out_port1[17]~output_o ;
wire \out_port1[18]~output_o ;
wire \out_port1[19]~output_o ;
wire \out_port1[20]~output_o ;
wire \out_port1[21]~output_o ;
wire \out_port1[22]~output_o ;
wire \out_port1[23]~output_o ;
wire \out_port1[24]~output_o ;
wire \out_port1[25]~output_o ;
wire \out_port1[26]~output_o ;
wire \out_port1[27]~output_o ;
wire \out_port1[28]~output_o ;
wire \out_port1[29]~output_o ;
wire \out_port1[30]~output_o ;
wire \out_port1[31]~output_o ;
wire \out_port2[0]~output_o ;
wire \out_port2[1]~output_o ;
wire \out_port2[2]~output_o ;
wire \out_port2[3]~output_o ;
wire \out_port2[4]~output_o ;
wire \out_port2[5]~output_o ;
wire \out_port2[6]~output_o ;
wire \out_port2[7]~output_o ;
wire \out_port2[8]~output_o ;
wire \out_port2[9]~output_o ;
wire \out_port2[10]~output_o ;
wire \out_port2[11]~output_o ;
wire \out_port2[12]~output_o ;
wire \out_port2[13]~output_o ;
wire \out_port2[14]~output_o ;
wire \out_port2[15]~output_o ;
wire \out_port2[16]~output_o ;
wire \out_port2[17]~output_o ;
wire \out_port2[18]~output_o ;
wire \out_port2[19]~output_o ;
wire \out_port2[20]~output_o ;
wire \out_port2[21]~output_o ;
wire \out_port2[22]~output_o ;
wire \out_port2[23]~output_o ;
wire \out_port2[24]~output_o ;
wire \out_port2[25]~output_o ;
wire \out_port2[26]~output_o ;
wire \out_port2[27]~output_o ;
wire \out_port2[28]~output_o ;
wire \out_port2[29]~output_o ;
wire \out_port2[30]~output_o ;
wire \out_port2[31]~output_o ;
wire \mem_dataout[0]~output_o ;
wire \mem_dataout[1]~output_o ;
wire \mem_dataout[2]~output_o ;
wire \mem_dataout[3]~output_o ;
wire \mem_dataout[4]~output_o ;
wire \mem_dataout[5]~output_o ;
wire \mem_dataout[6]~output_o ;
wire \mem_dataout[7]~output_o ;
wire \mem_dataout[8]~output_o ;
wire \mem_dataout[9]~output_o ;
wire \mem_dataout[10]~output_o ;
wire \mem_dataout[11]~output_o ;
wire \mem_dataout[12]~output_o ;
wire \mem_dataout[13]~output_o ;
wire \mem_dataout[14]~output_o ;
wire \mem_dataout[15]~output_o ;
wire \mem_dataout[16]~output_o ;
wire \mem_dataout[17]~output_o ;
wire \mem_dataout[18]~output_o ;
wire \mem_dataout[19]~output_o ;
wire \mem_dataout[20]~output_o ;
wire \mem_dataout[21]~output_o ;
wire \mem_dataout[22]~output_o ;
wire \mem_dataout[23]~output_o ;
wire \mem_dataout[24]~output_o ;
wire \mem_dataout[25]~output_o ;
wire \mem_dataout[26]~output_o ;
wire \mem_dataout[27]~output_o ;
wire \mem_dataout[28]~output_o ;
wire \mem_dataout[29]~output_o ;
wire \mem_dataout[30]~output_o ;
wire \mem_dataout[31]~output_o ;
wire \io_read_data[0]~output_o ;
wire \io_read_data[1]~output_o ;
wire \io_read_data[2]~output_o ;
wire \io_read_data[3]~output_o ;
wire \io_read_data[4]~output_o ;
wire \io_read_data[5]~output_o ;
wire \io_read_data[6]~output_o ;
wire \io_read_data[7]~output_o ;
wire \io_read_data[8]~output_o ;
wire \io_read_data[9]~output_o ;
wire \io_read_data[10]~output_o ;
wire \io_read_data[11]~output_o ;
wire \io_read_data[12]~output_o ;
wire \io_read_data[13]~output_o ;
wire \io_read_data[14]~output_o ;
wire \io_read_data[15]~output_o ;
wire \io_read_data[16]~output_o ;
wire \io_read_data[17]~output_o ;
wire \io_read_data[18]~output_o ;
wire \io_read_data[19]~output_o ;
wire \io_read_data[20]~output_o ;
wire \io_read_data[21]~output_o ;
wire \io_read_data[22]~output_o ;
wire \io_read_data[23]~output_o ;
wire \io_read_data[24]~output_o ;
wire \io_read_data[25]~output_o ;
wire \io_read_data[26]~output_o ;
wire \io_read_data[27]~output_o ;
wire \io_read_data[28]~output_o ;
wire \io_read_data[29]~output_o ;
wire \io_read_data[30]~output_o ;
wire \io_read_data[31]~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \mem_clk~input_o ;
wire \imem|imem_clk~combout ;
wire \imem|imem_clk~clkctrl_outclk ;
wire \cpu|rf|qa[4]~65_combout ;
wire \cpu|rf|Equal0~0_combout ;
wire \cpu|rf|qa[7]~701_combout ;
wire \cpu|pcplus4|p4[2]~1 ;
wire \cpu|pcplus4|p4[3]~3 ;
wire \cpu|pcplus4|p4[4]~5 ;
wire \cpu|pcplus4|p4[5]~7 ;
wire \cpu|pcplus4|p4[6]~9 ;
wire \cpu|pcplus4|p4[7]~10_combout ;
wire \cpu|cu|comb~1_combout ;
wire \cpu|cu|pcsource[0]~1_combout ;
wire \cpu|cu|comb~0_combout ;
wire \cpu|cu|i_jr~0_combout ;
wire \cpu|cu|pcsource[1]~3_combout ;
wire \cpu|cu|pcsource[1]~4_combout ;
wire \cpu|cu|comb~6_combout ;
wire \cpu|cu|aluc[2]~2_combout ;
wire \cpu|cu|comb~4_combout ;
wire \cpu|cu|i_lui~combout ;
wire \cpu|cu|aluc[2]~3_combout ;
wire \cpu|cu|aluc[0]~5_combout ;
wire \cpu|al_unit|Mux29~15_combout ;
wire \cpu|rf|Equal0~1_combout ;
wire \cpu|alu_a|y[0]~0_combout ;
wire \cpu|rf|qa[16]~710_combout ;
wire \cpu|nextpc|Mux15~0_combout ;
wire \cpu|nextpc|Mux15~1_combout ;
wire \resetn~input_o ;
wire \resetn~inputclkctrl_outclk ;
wire \cpu|pcplus4|p4[7]~11 ;
wire \cpu|pcplus4|p4[8]~13 ;
wire \cpu|pcplus4|p4[9]~15 ;
wire \cpu|pcplus4|p4[10]~17 ;
wire \cpu|pcplus4|p4[11]~18_combout ;
wire \cpu|pcplus4|p4[10]~16_combout ;
wire \cpu|pcplus4|p4[9]~14_combout ;
wire \cpu|pcplus4|p4[6]~8_combout ;
wire \cpu|pcplus4|p4[5]~6_combout ;
wire \cpu|br_adr|p4[2]~1 ;
wire \cpu|br_adr|p4[3]~3 ;
wire \cpu|br_adr|p4[4]~5 ;
wire \cpu|br_adr|p4[5]~7 ;
wire \cpu|br_adr|p4[6]~9 ;
wire \cpu|br_adr|p4[7]~11 ;
wire \cpu|br_adr|p4[8]~13 ;
wire \cpu|br_adr|p4[9]~15 ;
wire \cpu|br_adr|p4[10]~17 ;
wire \cpu|br_adr|p4[11]~19 ;
wire \cpu|br_adr|p4[12]~20_combout ;
wire \dmem|dmem_clk~combout ;
wire \dmem|dmem_clk~clkctrl_outclk ;
wire \cpu|rf|Equal1~0_combout ;
wire \cpu|rf|qb[0]~386_combout ;
wire \cpu|rf|Equal1~1_combout ;
wire \cpu|rf|qb[2]~75_combout ;
wire \cpu|al_unit|Mux26~1_combout ;
wire \cpu|cu|comb~3_combout ;
wire \cpu|cu|pcsource[0]~0_combout ;
wire \cpu|cu|wmem~0_combout ;
wire \cpu|cu|sext~0_combout ;
wire \cpu|cu|aluimm~1_combout ;
wire \cpu|al_unit|ShiftRight0~6_combout ;
wire \cpu|link|y[5]~0_combout ;
wire \cpu|pcplus4|p4[2]~0_combout ;
wire \cpu|cu|jal~0_combout ;
wire \cpu|link|y[2]~60_combout ;
wire \in_port0[2]~input_o ;
wire \in_port1[2]~input_o ;
wire \cpu|cu|aluimm~0_combout ;
wire \cpu|cu|aluimm~2_combout ;
wire \cpu|alu_b|y[3]~14_combout ;
wire \cpu|rf|qa[4]~66_combout ;
wire \cpu|pcplus4|p4[3]~2_combout ;
wire \cpu|link|y[3]~64_combout ;
wire \cpu|cu|comb~2_combout ;
wire \cpu|cu|shift~0_combout ;
wire \cpu|alu_a|y[0]~1_combout ;
wire \cpu|cu|aluc[3]~6_combout ;
wire \cpu|cu|aluc[1]~0_combout ;
wire \cpu|cu|aluc[2]~1_combout ;
wire \cpu|cu|aluc[1]~4_combout ;
wire \cpu|al_unit|Mux16~0_combout ;
wire \cpu|al_unit|Mux29~0_combout ;
wire \cpu|al_unit|ShiftLeft0~19_combout ;
wire \cpu|al_unit|ShiftRight1~24_combout ;
wire \cpu|cu|wreg~1_combout ;
wire \cpu|cu|wreg~2_combout ;
wire \cpu|cu|comb~5_combout ;
wire \cpu|cu|wreg~3_combout ;
wire \cpu|cu|wreg~4_combout ;
wire \cpu|rf|Decoder0~2_combout ;
wire \cpu|cu|sext~1_combout ;
wire \cpu|cu|regrt~0_combout ;
wire \cpu|cu|regrt~1_combout ;
wire \cpu|rf|Decoder0~37_combout ;
wire \cpu|rf|register[15][2]~q ;
wire \cpu|rf|register[14][2]~feeder_combout ;
wire \cpu|rf|Decoder0~28_combout ;
wire \cpu|rf|Decoder0~35_combout ;
wire \cpu|rf|register[14][2]~q ;
wire \cpu|rf|register[13][2]~feeder_combout ;
wire \cpu|rf|Decoder0~34_combout ;
wire \cpu|rf|register[13][2]~q ;
wire \cpu|rf|register[12][2]~feeder_combout ;
wire \cpu|rf|Decoder0~36_combout ;
wire \cpu|rf|register[12][2]~q ;
wire \cpu|rf|qb[2]~383_combout ;
wire \cpu|rf|qb[2]~384_combout ;
wire \cpu|rf|Decoder0~6_combout ;
wire \cpu|rf|Decoder0~11_combout ;
wire \cpu|rf|register[30][2]~q ;
wire \cpu|rf|Decoder0~7_combout ;
wire \cpu|rf|register[22][2]~q ;
wire \cpu|rf|register[26][2]~feeder_combout ;
wire \cpu|rf|Decoder0~8_combout ;
wire \cpu|rf|Decoder0~9_combout ;
wire \cpu|rf|register[26][2]~q ;
wire \cpu|rf|qb[2]~366_combout ;
wire \cpu|rf|qb[2]~367_combout ;
wire \cpu|rf|Decoder0~0_combout ;
wire \cpu|rf|Decoder0~17_combout ;
wire \cpu|rf|register[27][2]~q ;
wire \cpu|rf|Decoder0~19_combout ;
wire \cpu|rf|register[19][2]~q ;
wire \cpu|rf|Decoder0~18_combout ;
wire \cpu|rf|register[23][2]~q ;
wire \cpu|rf|qb[2]~373_combout ;
wire \cpu|rf|qb[2]~374_combout ;
wire \cpu|rf|Decoder0~5_combout ;
wire \cpu|rf|register[29][2]~q ;
wire \cpu|rf|register[21][2]~feeder_combout ;
wire \cpu|rf|Decoder0~3_combout ;
wire \cpu|rf|register[21][2]~q ;
wire \cpu|rf|Decoder0~4_combout ;
wire \cpu|rf|register[17][2]~q ;
wire \cpu|rf|qb[2]~368_combout ;
wire \cpu|rf|qb[2]~369_combout ;
wire \cpu|rf|Decoder0~12_combout ;
wire \cpu|rf|register[20][2]~q ;
wire \cpu|rf|Decoder0~13_combout ;
wire \cpu|rf|Decoder0~14_combout ;
wire \cpu|rf|register[24][2]~q ;
wire \cpu|rf|Decoder0~15_combout ;
wire \cpu|rf|register[16][2]~q ;
wire \cpu|rf|qb[2]~370_combout ;
wire \cpu|rf|qb[2]~371_combout ;
wire \cpu|rf|qb[2]~372_combout ;
wire \cpu|rf|qb[2]~375_combout ;
wire \cpu|rf|qb[2]~385_combout ;
wire \cpu|alu_b|y[2]~15_combout ;
wire \cpu|al_unit|ShiftRight0~39_combout ;
wire \cpu|al_unit|ShiftRight0~40_combout ;
wire \cpu|al_unit|Mux30~2_combout ;
wire \cpu|rf|Decoder0~24_combout ;
wire \cpu|rf|register[8][4]~q ;
wire \cpu|rf|Decoder0~21_combout ;
wire \cpu|rf|Decoder0~22_combout ;
wire \cpu|rf|register[10][4]~q ;
wire \cpu|rf|qa[4]~616_combout ;
wire \cpu|rf|Decoder0~23_combout ;
wire \cpu|rf|register[9][4]~q ;
wire \cpu|rf|Decoder0~25_combout ;
wire \cpu|rf|register[11][4]~q ;
wire \cpu|rf|qa[4]~617_combout ;
wire \cpu|rf|register[20][4]~feeder_combout ;
wire \cpu|rf|register[20][4]~q ;
wire \cpu|rf|register[16][4]~q ;
wire \cpu|rf|qa[4]~622_combout ;
wire \cpu|rf|qa[4]~623_combout ;
wire \cpu|rf|register[25][4]~feeder_combout ;
wire \cpu|rf|Decoder0~1_combout ;
wire \cpu|rf|register[25][4]~q ;
wire \cpu|rf|register[17][4]~q ;
wire \cpu|rf|qa[4]~620_combout ;
wire \cpu|rf|qa[4]~621_combout ;
wire \cpu|rf|qa[4]~624_combout ;
wire \cpu|rf|register[27][4]~q ;
wire \cpu|rf|Decoder0~20_combout ;
wire \cpu|rf|register[31][4]~q ;
wire \cpu|rf|register[23][4]~q ;
wire \cpu|rf|register[19][4]~q ;
wire \cpu|rf|qa[4]~625_combout ;
wire \cpu|rf|qa[4]~626_combout ;
wire \cpu|rf|qa[4]~627_combout ;
wire \cpu|rf|qa[4]~632_combout ;
wire \cpu|rf|qa[4]~635_combout ;
wire \cpu|alu_a|y[4]~2_combout ;
wire \cpu|rf|register[12][16]~feeder_combout ;
wire \cpu|rf|register[12][16]~q ;
wire \cpu|rf|register[13][16]~q ;
wire \cpu|rf|qb[16]~664_combout ;
wire \cpu|rf|register[14][16]~q ;
wire \cpu|rf|qb[16]~665_combout ;
wire \cpu|rf|register[20][16]~q ;
wire \cpu|rf|register[24][16]~feeder_combout ;
wire \cpu|rf|register[24][16]~q ;
wire \cpu|rf|qb[16]~651_combout ;
wire \cpu|rf|qb[16]~652_combout ;
wire \cpu|rf|qb[16]~653_combout ;
wire \cpu|rf|Decoder0~10_combout ;
wire \cpu|rf|register[18][16]~q ;
wire \cpu|rf|register[26][16]~feeder_combout ;
wire \cpu|rf|register[26][16]~q ;
wire \cpu|rf|qb[16]~647_combout ;
wire \cpu|rf|register[30][16]~q ;
wire \cpu|rf|qb[16]~648_combout ;
wire \cpu|rf|qb[16]~656_combout ;
wire \cpu|rf|qb[16]~666_combout ;
wire \cpu|alu_b|y[16]~17_combout ;
wire \cpu|al_unit|ShiftRight0~29_combout ;
wire \cpu|al_unit|Mux22~4_combout ;
wire \cpu|rf|register[15][5]~q ;
wire \cpu|rf|register[13][5]~q ;
wire \cpu|rf|qb[5]~244_combout ;
wire \cpu|rf|qb[2]~64_combout ;
wire \cpu|rf|register[27][5]~q ;
wire \cpu|rf|register[31][5]~q ;
wire \cpu|rf|register[19][5]~q ;
wire \cpu|rf|qb[5]~235_combout ;
wire \cpu|rf|qb[5]~236_combout ;
wire \cpu|rf|register[17][5]~q ;
wire \cpu|rf|register[21][5]~q ;
wire \cpu|rf|qb[5]~228_combout ;
wire \cpu|rf|register[29][5]~q ;
wire \cpu|rf|register[25][5]~feeder_combout ;
wire \cpu|rf|register[25][5]~q ;
wire \cpu|rf|qb[5]~229_combout ;
wire \cpu|rf|Decoder0~16_combout ;
wire \cpu|rf|register[28][5]~q ;
wire \cpu|rf|register[24][5]~q ;
wire \cpu|rf|register[16][5]~q ;
wire \cpu|rf|qb[5]~232_combout ;
wire \cpu|rf|qb[5]~233_combout ;
wire \cpu|rf|register[22][5]~q ;
wire \cpu|rf|register[30][5]~q ;
wire \cpu|rf|register[26][5]~q ;
wire \cpu|rf|register[18][5]~q ;
wire \cpu|rf|qb[5]~230_combout ;
wire \cpu|rf|qb[5]~231_combout ;
wire \cpu|rf|qb[5]~234_combout ;
wire \cpu|rf|qb[5]~237_combout ;
wire \cpu|rf|qb[2]~76_combout ;
wire \cpu|rf|Decoder0~26_combout ;
wire \cpu|rf|register[2][5]~q ;
wire \cpu|rf|Decoder0~32_combout ;
wire \cpu|rf|register[1][5]~q ;
wire \cpu|rf|register[7][5]~feeder_combout ;
wire \cpu|rf|Decoder0~31_combout ;
wire \cpu|rf|register[7][5]~q ;
wire \cpu|rf|Decoder0~30_combout ;
wire \cpu|rf|register[4][5]~q ;
wire \cpu|rf|qb[5]~238_combout ;
wire \cpu|rf|qb[5]~239_combout ;
wire \cpu|rf|qb[2]~79_combout ;
wire \cpu|rf|qb[5]~240_combout ;
wire \cpu|rf|qb[5]~241_combout ;
wire \cpu|rf|qb[5]~242_combout ;
wire \cpu|rf|register[10][5]~q ;
wire \cpu|rf|register[11][5]~q ;
wire \cpu|rf|qb[5]~227_combout ;
wire \cpu|rf|qb[5]~245_combout ;
wire \cpu|alu_b|y[5]~8_combout ;
wire \cpu|al_unit|Mux29~12_combout ;
wire \cpu|al_unit|ShiftRight0~76_combout ;
wire \cpu|rf|register[12][19]~feeder_combout ;
wire \cpu|rf|register[12][19]~q ;
wire \cpu|rf|qa[19]~413_combout ;
wire \cpu|rf|qa[19]~414_combout ;
wire \cpu|rf|register[10][19]~q ;
wire \cpu|rf|register[11][19]~q ;
wire \cpu|rf|register[9][19]~q ;
wire \cpu|rf|register[8][19]~q ;
wire \cpu|rf|qa[19]~406_combout ;
wire \cpu|rf|qa[19]~407_combout ;
wire \cpu|rf|register[2][19]~q ;
wire \cpu|rf|Decoder0~33_combout ;
wire \cpu|rf|register[3][19]~q ;
wire \cpu|rf|register[1][19]~q ;
wire \cpu|rf|register[4][19]~q ;
wire \cpu|rf|qa[19]~408_combout ;
wire \cpu|rf|register[7][19]~feeder_combout ;
wire \cpu|rf|register[7][19]~q ;
wire \cpu|rf|qa[19]~409_combout ;
wire \cpu|rf|qa[19]~410_combout ;
wire \cpu|rf|qa[19]~411_combout ;
wire \cpu|rf|qa[19]~412_combout ;
wire \cpu|rf|qa[19]~415_combout ;
wire \cpu|rf|qa[19]~713_combout ;
wire \cpu|immediate[16]~0_combout ;
wire \cpu|pcplus4|p4[15]~26_combout ;
wire \cpu|br_adr|p4[14]~25 ;
wire \cpu|br_adr|p4[15]~27 ;
wire \cpu|br_adr|p4[16]~29 ;
wire \cpu|br_adr|p4[17]~31 ;
wire \cpu|br_adr|p4[18]~33 ;
wire \cpu|br_adr|p4[19]~34_combout ;
wire \cpu|nextpc|Mux12~0_combout ;
wire \cpu|nextpc|Mux12~1_combout ;
wire \cpu|pcplus4|p4[16]~29 ;
wire \cpu|pcplus4|p4[17]~30_combout ;
wire \cpu|rf|register[9][31]~q ;
wire \cpu|rf|qa[31]~346_combout ;
wire \cpu|rf|register[11][31]~q ;
wire \cpu|rf|qa[31]~347_combout ;
wire \cpu|rf|register[1][31]~q ;
wire \cpu|rf|qa[4]~69_combout ;
wire \cpu|rf|Decoder0~27_combout ;
wire \cpu|rf|register[5][31]~q ;
wire \cpu|rf|register[4][31]~feeder_combout ;
wire \cpu|rf|register[4][31]~q ;
wire \cpu|rf|Decoder0~29_combout ;
wire \cpu|rf|register[6][31]~q ;
wire \cpu|rf|qa[31]~348_combout ;
wire \cpu|rf|qa[31]~349_combout ;
wire \cpu|rf|qa[31]~350_combout ;
wire \cpu|rf|register[3][31]~q ;
wire \cpu|rf|qa[31]~351_combout ;
wire \cpu|rf|qa[31]~352_combout ;
wire \cpu|rf|register[25][31]~q ;
wire \cpu|rf|register[29][31]~q ;
wire \cpu|rf|register[21][31]~q ;
wire \cpu|rf|qa[31]~336_combout ;
wire \cpu|rf|qa[31]~337_combout ;
wire \cpu|rf|register[28][31]~q ;
wire \cpu|rf|register[24][31]~q ;
wire \cpu|rf|qa[31]~340_combout ;
wire \cpu|rf|qa[31]~341_combout ;
wire \cpu|rf|register[22][31]~feeder_combout ;
wire \cpu|rf|register[22][31]~q ;
wire \cpu|rf|register[18][31]~q ;
wire \cpu|rf|register[26][31]~q ;
wire \cpu|rf|qa[31]~338_combout ;
wire \cpu|rf|qa[31]~339_combout ;
wire \cpu|rf|qa[31]~342_combout ;
wire \cpu|rf|register[27][31]~q ;
wire \cpu|rf|register[23][31]~q ;
wire \cpu|rf|qa[31]~343_combout ;
wire \cpu|rf|qa[31]~344_combout ;
wire \cpu|rf|qa[31]~345_combout ;
wire \cpu|rf|qa[31]~355_combout ;
wire \cpu|al_unit|Mux2~0_combout ;
wire \cpu|al_unit|Mux2~1_combout ;
wire \cpu|rf|register[14][12]~feeder_combout ;
wire \cpu|rf|register[14][12]~q ;
wire \cpu|rf|qb[12]~184_combout ;
wire \cpu|rf|register[3][12]~q ;
wire \cpu|rf|register[1][12]~q ;
wire \cpu|rf|qb[12]~180_combout ;
wire \cpu|rf|register[5][12]~feeder_combout ;
wire \cpu|rf|register[5][12]~q ;
wire \cpu|rf|register[4][12]~q ;
wire \cpu|rf|qb[12]~178_combout ;
wire \cpu|rf|register[6][12]~q ;
wire \cpu|rf|qb[12]~179_combout ;
wire \cpu|rf|qb[12]~181_combout ;
wire \cpu|rf|register[11][12]~q ;
wire \cpu|rf|register[8][12]~q ;
wire \cpu|rf|register[10][12]~q ;
wire \cpu|rf|qb[12]~176_combout ;
wire \cpu|rf|qb[12]~177_combout ;
wire \cpu|rf|qb[12]~182_combout ;
wire \cpu|rf|register[22][12]~q ;
wire \cpu|rf|register[26][12]~feeder_combout ;
wire \cpu|rf|register[26][12]~q ;
wire \cpu|rf|qb[12]~166_combout ;
wire \cpu|rf|qb[12]~167_combout ;
wire \cpu|rf|register[20][12]~q ;
wire \cpu|rf|register[28][12]~q ;
wire \cpu|rf|qb[12]~171_combout ;
wire \cpu|rf|register[29][12]~q ;
wire \cpu|rf|register[25][12]~q ;
wire \cpu|rf|register[21][12]~q ;
wire \cpu|rf|register[17][12]~q ;
wire \cpu|rf|qb[12]~168_combout ;
wire \cpu|rf|qb[12]~169_combout ;
wire \cpu|rf|qb[12]~172_combout ;
wire \cpu|rf|qb[12]~175_combout ;
wire \cpu|rf|qb[12]~185_combout ;
wire \cpu|alu_b|y[12]~5_combout ;
wire \cpu|rf|register[25][28]~q ;
wire \cpu|rf|register[29][28]~feeder_combout ;
wire \cpu|rf|register[29][28]~q ;
wire \cpu|rf|qb[28]~530_combout ;
wire \cpu|rf|register[28][28]~feeder_combout ;
wire \cpu|rf|register[28][28]~q ;
wire \cpu|rf|register[20][28]~feeder_combout ;
wire \cpu|rf|register[20][28]~q ;
wire \cpu|rf|register[16][28]~q ;
wire \cpu|rf|register[24][28]~q ;
wire \cpu|rf|qb[28]~531_combout ;
wire \cpu|rf|qb[28]~532_combout ;
wire \cpu|rf|qb[28]~533_combout ;
wire \cpu|rf|register[22][28]~q ;
wire \cpu|rf|register[26][28]~feeder_combout ;
wire \cpu|rf|register[26][28]~q ;
wire \cpu|rf|qb[28]~527_combout ;
wire \cpu|rf|qb[28]~528_combout ;
wire \cpu|rf|register[31][28]~q ;
wire \cpu|rf|register[27][28]~q ;
wire \cpu|rf|register[23][28]~q ;
wire \cpu|rf|qb[28]~534_combout ;
wire \cpu|rf|qb[28]~535_combout ;
wire \cpu|rf|qb[28]~536_combout ;
wire \cpu|rf|register[14][28]~q ;
wire \cpu|rf|register[13][28]~q ;
wire \cpu|rf|register[12][28]~q ;
wire \cpu|rf|qb[28]~544_combout ;
wire \cpu|rf|qb[28]~545_combout ;
wire \cpu|rf|qb[28]~546_combout ;
wire \cpu|alu_b|y[28]~22_combout ;
wire \cpu|alu_a|y[28]~29_combout ;
wire \cpu|al_unit|Mux6~4_combout ;
wire \cpu|al_unit|Mux2~2_combout ;
wire \cpu|al_unit|Mux2~4_combout ;
wire \cpu|al_unit|s~47_combout ;
wire \cpu|al_unit|ShiftRight0~100_combout ;
wire \cpu|al_unit|Mux3~4_combout ;
wire \cpu|al_unit|ShiftLeft0~18_combout ;
wire \cpu|al_unit|Mux3~2_combout ;
wire \in_port1[14]~input_o ;
wire \dmem|io_input_reg|in_reg1[14]~feeder_combout ;
wire \in_port0[14]~input_o ;
wire \dmem|io_input_reg|io_imput_mux2x32|Equal0~1_combout ;
wire \dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout ;
wire \dmem|io_input_reg|io_imput_mux2x32|Selector17~0_combout ;
wire \dmem|io_data_mux|y[14]~14_combout ;
wire \cpu|alu_b|y[14]~4_combout ;
wire \cpu|al_unit|ShiftLeft0~14_combout ;
wire \cpu|rf|qb[15]~708_combout ;
wire \cpu|rf|qb[16]~709_combout ;
wire \cpu|rf|qb[17]~731_combout ;
wire \cpu|pcplus4|p4[18]~32_combout ;
wire \cpu|rf|register[11][18]~q ;
wire \cpu|rf|register[10][18]~q ;
wire \cpu|rf|register[8][18]~q ;
wire \cpu|rf|qa[18]~376_combout ;
wire \cpu|rf|qa[18]~377_combout ;
wire \cpu|rf|register[15][18]~feeder_combout ;
wire \cpu|rf|register[15][18]~q ;
wire \cpu|rf|register[14][18]~q ;
wire \cpu|rf|register[12][18]~q ;
wire \cpu|rf|qa[18]~393_combout ;
wire \cpu|rf|qa[18]~394_combout ;
wire \cpu|rf|register[26][18]~q ;
wire \cpu|rf|register[18][18]~q ;
wire \cpu|rf|qa[18]~378_combout ;
wire \cpu|rf|qa[18]~379_combout ;
wire \cpu|rf|register[31][18]~q ;
wire \cpu|rf|register[19][18]~q ;
wire \cpu|rf|qa[18]~385_combout ;
wire \cpu|rf|qa[18]~386_combout ;
wire \cpu|rf|register[20][18]~feeder_combout ;
wire \cpu|rf|register[20][18]~q ;
wire \cpu|rf|register[28][18]~q ;
wire \cpu|rf|register[16][18]~q ;
wire \cpu|rf|qa[18]~382_combout ;
wire \cpu|rf|qa[18]~383_combout ;
wire \cpu|rf|register[29][18]~q ;
wire \cpu|rf|register[21][18]~q ;
wire \cpu|rf|register[17][18]~q ;
wire \cpu|rf|qa[18]~380_combout ;
wire \cpu|rf|qa[18]~381_combout ;
wire \cpu|rf|qa[18]~384_combout ;
wire \cpu|rf|qa[18]~387_combout ;
wire \cpu|rf|register[3][18]~q ;
wire \cpu|rf|register[7][18]~q ;
wire \cpu|rf|register[5][18]~feeder_combout ;
wire \cpu|rf|register[5][18]~q ;
wire \cpu|rf|qa[18]~388_combout ;
wire \cpu|rf|qa[18]~389_combout ;
wire \cpu|rf|qa[18]~391_combout ;
wire \cpu|rf|qa[18]~392_combout ;
wire \cpu|rf|qa[18]~395_combout ;
wire \cpu|alu_a|y[18]~19_combout ;
wire \cpu|al_unit|s~28_combout ;
wire \cpu|al_unit|s~26_combout ;
wire \cpu|al_unit|Add0~77_combout ;
wire \cpu|alu_a|y[17]~18_combout ;
wire \cpu|alu_a|y[16]~17_combout ;
wire \cpu|al_unit|Add0~60_combout ;
wire \cpu|rf|register[10][14]~q ;
wire \cpu|rf|register[8][14]~q ;
wire \cpu|rf|qa[14]~236_combout ;
wire \cpu|rf|qa[14]~237_combout ;
wire \cpu|rf|register[15][14]~q ;
wire \cpu|rf|register[12][14]~q ;
wire \cpu|rf|qa[14]~253_combout ;
wire \cpu|rf|qa[14]~254_combout ;
wire \cpu|rf|register[2][14]~feeder_combout ;
wire \cpu|rf|register[2][14]~q ;
wire \cpu|rf|register[1][14]~q ;
wire \cpu|rf|qa[14]~250_combout ;
wire \cpu|rf|register[3][14]~q ;
wire \cpu|rf|register[7][14]~feeder_combout ;
wire \cpu|rf|register[7][14]~q ;
wire \cpu|rf|register[5][14]~q ;
wire \cpu|rf|register[4][14]~q ;
wire \cpu|rf|qa[14]~248_combout ;
wire \cpu|rf|qa[14]~249_combout ;
wire \cpu|rf|qa[14]~251_combout ;
wire \cpu|rf|register[19][14]~q ;
wire \cpu|rf|qa[14]~245_combout ;
wire \cpu|rf|register[31][14]~q ;
wire \cpu|rf|qa[14]~246_combout ;
wire \cpu|rf|register[25][14]~q ;
wire \cpu|rf|register[29][14]~q ;
wire \cpu|rf|register[17][14]~q ;
wire \cpu|rf|qa[14]~240_combout ;
wire \cpu|rf|qa[14]~241_combout ;
wire \cpu|rf|register[20][14]~q ;
wire \cpu|rf|register[28][14]~q ;
wire \cpu|rf|register[24][14]~q ;
wire \cpu|rf|register[16][14]~q ;
wire \cpu|rf|qa[14]~242_combout ;
wire \cpu|rf|qa[14]~243_combout ;
wire \cpu|rf|qa[14]~244_combout ;
wire \cpu|rf|qa[14]~247_combout ;
wire \cpu|rf|qa[14]~252_combout ;
wire \cpu|rf|qa[14]~255_combout ;
wire \cpu|alu_a|y[14]~15_combout ;
wire \cpu|rf|register[10][13]~feeder_combout ;
wire \cpu|rf|register[10][13]~q ;
wire \cpu|rf|register[9][13]~q ;
wire \cpu|rf|register[8][13]~q ;
wire \cpu|rf|qb[13]~126_combout ;
wire \cpu|rf|qb[13]~127_combout ;
wire \cpu|rf|register[13][13]~feeder_combout ;
wire \cpu|rf|register[13][13]~q ;
wire \cpu|rf|register[15][13]~feeder_combout ;
wire \cpu|rf|register[15][13]~q ;
wire \cpu|rf|register[12][13]~feeder_combout ;
wire \cpu|rf|register[12][13]~q ;
wire \cpu|rf|register[14][13]~feeder_combout ;
wire \cpu|rf|register[14][13]~q ;
wire \cpu|rf|qb[13]~143_combout ;
wire \cpu|rf|qb[13]~144_combout ;
wire \cpu|rf|qb[13]~145_combout ;
wire \cpu|alu_b|y[13]~3_combout ;
wire \cpu|pcplus4|p4[19]~35 ;
wire \cpu|pcplus4|p4[20]~36_combout ;
wire \cpu|rf|qa[20]~714_combout ;
wire \cpu|nextpc|Mux11~0_combout ;
wire \cpu|nextpc|Mux11~1_combout ;
wire \cpu|pcplus4|p4[20]~37 ;
wire \cpu|pcplus4|p4[21]~39 ;
wire \cpu|pcplus4|p4[22]~40_combout ;
wire \cpu|nextpc|Mux9~0_combout ;
wire \cpu|nextpc|Mux9~1_combout ;
wire \cpu|pcplus4|p4[22]~41 ;
wire \cpu|pcplus4|p4[23]~43 ;
wire \cpu|pcplus4|p4[24]~44_combout ;
wire \cpu|pcplus4|p4[23]~42_combout ;
wire \cpu|pcplus4|p4[21]~38_combout ;
wire \cpu|br_adr|p4[19]~35 ;
wire \cpu|br_adr|p4[20]~37 ;
wire \cpu|br_adr|p4[21]~39 ;
wire \cpu|br_adr|p4[22]~41 ;
wire \cpu|br_adr|p4[23]~43 ;
wire \cpu|br_adr|p4[24]~44_combout ;
wire \cpu|rf|register[11][24]~q ;
wire \cpu|rf|register[9][24]~q ;
wire \cpu|rf|register[8][24]~q ;
wire \cpu|rf|register[10][24]~q ;
wire \cpu|rf|qa[24]~496_combout ;
wire \cpu|rf|qa[24]~497_combout ;
wire \cpu|rf|register[15][24]~feeder_combout ;
wire \cpu|rf|register[15][24]~q ;
wire \cpu|rf|register[13][24]~q ;
wire \cpu|rf|qa[24]~513_combout ;
wire \cpu|rf|qa[24]~514_combout ;
wire \cpu|rf|register[3][24]~q ;
wire \cpu|rf|register[1][24]~feeder_combout ;
wire \cpu|rf|register[1][24]~q ;
wire \cpu|rf|qa[24]~510_combout ;
wire \cpu|rf|qa[24]~511_combout ;
wire \cpu|rf|register[27][24]~q ;
wire \cpu|rf|register[31][24]~q ;
wire \cpu|rf|register[23][24]~q ;
wire \cpu|rf|register[19][24]~q ;
wire \cpu|rf|qa[24]~505_combout ;
wire \cpu|rf|qa[24]~506_combout ;
wire \cpu|rf|register[22][24]~q ;
wire \cpu|rf|register[30][24]~q ;
wire \cpu|rf|register[18][24]~q ;
wire \cpu|rf|qa[24]~498_combout ;
wire \cpu|rf|qa[24]~499_combout ;
wire \cpu|rf|register[20][24]~feeder_combout ;
wire \cpu|rf|register[20][24]~q ;
wire \cpu|rf|register[28][24]~q ;
wire \cpu|rf|register[16][24]~q ;
wire \cpu|rf|qa[24]~502_combout ;
wire \cpu|rf|qa[24]~503_combout ;
wire \cpu|rf|qa[24]~504_combout ;
wire \cpu|rf|qa[24]~507_combout ;
wire \cpu|rf|qa[24]~512_combout ;
wire \cpu|rf|qa[24]~515_combout ;
wire \cpu|rf|qa[24]~718_combout ;
wire \cpu|nextpc|Mux7~0_combout ;
wire \cpu|nextpc|Mux7~1_combout ;
wire \cpu|pcplus4|p4[24]~45 ;
wire \cpu|pcplus4|p4[25]~46_combout ;
wire \cpu|br_adr|p4[24]~45 ;
wire \cpu|br_adr|p4[25]~46_combout ;
wire \cpu|nextpc|Mux6~0_combout ;
wire \cpu|nextpc|Mux6~1_combout ;
wire \cpu|pcplus4|p4[25]~47 ;
wire \cpu|pcplus4|p4[26]~49 ;
wire \cpu|pcplus4|p4[27]~51 ;
wire \cpu|pcplus4|p4[28]~53 ;
wire \cpu|pcplus4|p4[29]~54_combout ;
wire \cpu|al_unit|Mux29~1_combout ;
wire \cpu|alu_b|y[29]~23_combout ;
wire \cpu|al_unit|Mux2~5_combout ;
wire \cpu|al_unit|Mux2~3_combout ;
wire \cpu|al_unit|ShiftRight0~43_combout ;
wire \cpu|al_unit|ShiftRight0~44_combout ;
wire \cpu|al_unit|ShiftRight0~101_combout ;
wire \cpu|al_unit|Mux2~10_combout ;
wire \cpu|rf|qb[1]~718_combout ;
wire \cpu|rf|qb[2]~719_combout ;
wire \cpu|rf|register[3][3]~q ;
wire \cpu|rf|register[5][3]~feeder_combout ;
wire \cpu|rf|register[5][3]~q ;
wire \cpu|rf|register[7][3]~q ;
wire \cpu|rf|register[4][3]~q ;
wire \cpu|rf|qb[3]~358_combout ;
wire \cpu|rf|qb[3]~359_combout ;
wire \cpu|rf|register[1][3]~q ;
wire \cpu|rf|qb[3]~360_combout ;
wire \cpu|rf|qb[3]~361_combout ;
wire \cpu|rf|register[27][3]~q ;
wire \cpu|rf|register[31][3]~q ;
wire \cpu|rf|register[23][3]~q ;
wire \cpu|rf|register[19][3]~q ;
wire \cpu|rf|qb[3]~355_combout ;
wire \cpu|rf|qb[3]~356_combout ;
wire \cpu|rf|register[29][3]~q ;
wire \cpu|rf|register[25][3]~feeder_combout ;
wire \cpu|rf|register[25][3]~q ;
wire \cpu|rf|qb[3]~349_combout ;
wire \cpu|rf|register[20][3]~q ;
wire \cpu|rf|register[28][3]~q ;
wire \cpu|rf|register[16][3]~q ;
wire \cpu|rf|qb[3]~352_combout ;
wire \cpu|rf|qb[3]~353_combout ;
wire \cpu|rf|register[22][3]~feeder_combout ;
wire \cpu|rf|register[22][3]~q ;
wire \cpu|rf|register[30][3]~q ;
wire \cpu|rf|register[18][3]~feeder_combout ;
wire \cpu|rf|register[18][3]~q ;
wire \cpu|rf|qb[3]~350_combout ;
wire \cpu|rf|qb[3]~351_combout ;
wire \cpu|rf|qb[3]~354_combout ;
wire \cpu|rf|qb[3]~357_combout ;
wire \cpu|rf|qb[3]~362_combout ;
wire \cpu|rf|register[11][3]~q ;
wire \cpu|rf|register[10][3]~q ;
wire \cpu|rf|register[9][3]~q ;
wire \cpu|rf|qb[3]~346_combout ;
wire \cpu|rf|qb[3]~347_combout ;
wire \cpu|rf|qb[3]~365_combout ;
wire \cpu|rf|qb[3]~720_combout ;
wire \cpu|rf|qb[4]~721_combout ;
wire \cpu|rf|qb[5]~722_combout ;
wire \cpu|rf|qb[6]~723_combout ;
wire \in_port0[7]~input_o ;
wire \in_port1[7]~input_o ;
wire \dmem|io_input_reg|io_imput_mux2x32|Selector24~0_combout ;
wire \cpu|rf|qb[8]~725_combout ;
wire \cpu|al_unit|ShiftRight1~19_combout ;
wire \cpu|pcplus4|p4[27]~50_combout ;
wire \cpu|rf|qb[27]~716_combout ;
wire \cpu|rf|register[13][27]~feeder_combout ;
wire \cpu|rf|register[13][27]~q ;
wire \cpu|rf|register[15][27]~feeder_combout ;
wire \cpu|rf|register[15][27]~q ;
wire \cpu|rf|qa[27]~574_combout ;
wire \cpu|rf|register[3][27]~q ;
wire \cpu|rf|register[2][27]~feeder_combout ;
wire \cpu|rf|register[2][27]~q ;
wire \cpu|rf|register[1][27]~feeder_combout ;
wire \cpu|rf|register[1][27]~q ;
wire \cpu|rf|register[7][27]~q ;
wire \cpu|rf|register[5][27]~feeder_combout ;
wire \cpu|rf|register[5][27]~q ;
wire \cpu|rf|register[4][27]~q ;
wire \cpu|rf|qa[27]~568_combout ;
wire \cpu|rf|qa[27]~569_combout ;
wire \cpu|rf|qa[27]~570_combout ;
wire \cpu|rf|qa[27]~571_combout ;
wire \cpu|rf|register[10][27]~q ;
wire \cpu|rf|register[11][27]~q ;
wire \cpu|rf|register[9][27]~q ;
wire \cpu|rf|qa[27]~566_combout ;
wire \cpu|rf|qa[27]~567_combout ;
wire \cpu|rf|qa[27]~572_combout ;
wire \cpu|rf|register[28][27]~q ;
wire \cpu|rf|register[24][27]~q ;
wire \cpu|rf|register[16][27]~q ;
wire \cpu|rf|qa[27]~560_combout ;
wire \cpu|rf|qa[27]~561_combout ;
wire \cpu|rf|register[30][27]~q ;
wire \cpu|rf|register[18][27]~q ;
wire \cpu|rf|register[26][27]~feeder_combout ;
wire \cpu|rf|register[26][27]~q ;
wire \cpu|rf|qa[27]~558_combout ;
wire \cpu|rf|qa[27]~559_combout ;
wire \cpu|rf|qa[27]~562_combout ;
wire \cpu|rf|register[25][27]~feeder_combout ;
wire \cpu|rf|register[25][27]~q ;
wire \cpu|rf|register[17][27]~feeder_combout ;
wire \cpu|rf|register[17][27]~q ;
wire \cpu|rf|qa[27]~556_combout ;
wire \cpu|rf|qa[27]~557_combout ;
wire \cpu|rf|qa[27]~565_combout ;
wire \cpu|rf|qa[27]~575_combout ;
wire \cpu|alu_a|y[27]~28_combout ;
wire \cpu|al_unit|s~46_combout ;
wire \cpu|al_unit|s~44_combout ;
wire \cpu|al_unit|ShiftRight1~31_combout ;
wire \cpu|alu_b|y[10]~12_combout ;
wire \cpu|al_unit|ShiftRight0~41_combout ;
wire \cpu|al_unit|ShiftRight1~32_combout ;
wire \cpu|al_unit|ShiftRight0~52_combout ;
wire \cpu|al_unit|Mux21~0_combout ;
wire \cpu|al_unit|ShiftRight1~34_combout ;
wire \cpu|al_unit|ShiftRight0~17_combout ;
wire \cpu|al_unit|ShiftRight1~35_combout ;
wire \cpu|al_unit|ShiftRight1~40_combout ;
wire \cpu|al_unit|ShiftRight1~79_combout ;
wire \cpu|al_unit|ShiftRight1~68_combout ;
wire \cpu|rf|register[9][10]~q ;
wire \cpu|rf|register[11][10]~q ;
wire \cpu|rf|register[8][10]~q ;
wire \cpu|rf|qa[10]~156_combout ;
wire \cpu|rf|qa[10]~157_combout ;
wire \cpu|rf|register[1][10]~q ;
wire \cpu|rf|qa[10]~170_combout ;
wire \cpu|rf|register[3][10]~q ;
wire \cpu|rf|register[7][10]~q ;
wire \cpu|rf|register[4][10]~q ;
wire \cpu|rf|qa[10]~168_combout ;
wire \cpu|rf|qa[10]~169_combout ;
wire \cpu|rf|qa[10]~171_combout ;
wire \cpu|rf|register[27][10]~q ;
wire \cpu|rf|register[31][10]~q ;
wire \cpu|rf|register[19][10]~q ;
wire \cpu|rf|register[23][10]~q ;
wire \cpu|rf|qa[10]~165_combout ;
wire \cpu|rf|qa[10]~166_combout ;
wire \cpu|rf|register[29][10]~q ;
wire \cpu|rf|register[17][10]~q ;
wire \cpu|rf|register[21][10]~q ;
wire \cpu|rf|qa[10]~160_combout ;
wire \cpu|rf|qa[10]~161_combout ;
wire \cpu|rf|register[20][10]~feeder_combout ;
wire \cpu|rf|register[20][10]~q ;
wire \cpu|rf|register[28][10]~q ;
wire \cpu|rf|register[16][10]~q ;
wire \cpu|rf|qa[10]~162_combout ;
wire \cpu|rf|qa[10]~163_combout ;
wire \cpu|rf|qa[10]~164_combout ;
wire \cpu|rf|qa[10]~167_combout ;
wire \cpu|rf|qa[10]~172_combout ;
wire \cpu|rf|qa[10]~175_combout ;
wire \cpu|al_unit|s~21_combout ;
wire \cpu|al_unit|Mux21~6_combout ;
wire \cpu|al_unit|Mux21~7_combout ;
wire \cpu|link|y[10]~12_combout ;
wire \cpu|rf|qb[11]~728_combout ;
wire \cpu|rf|qb[12]~729_combout ;
wire \cpu|rf|qb[13]~730_combout ;
wire \in_port0[10]~input_o ;
wire \in_port1[10]~input_o ;
wire \dmem|io_input_reg|io_imput_mux2x32|Selector21~0_combout ;
wire \dmem|io_data_mux|y[10]~10_combout ;
wire \cpu|link|y[10]~13_combout ;
wire \cpu|rf|register[30][10]~q ;
wire \cpu|rf|register[22][10]~q ;
wire \cpu|rf|register[26][10]~q ;
wire \cpu|rf|register[18][10]~q ;
wire \cpu|rf|qb[10]~306_combout ;
wire \cpu|rf|qb[10]~307_combout ;
wire \cpu|rf|register[24][10]~q ;
wire \cpu|rf|qb[10]~310_combout ;
wire \cpu|rf|qb[10]~311_combout ;
wire \cpu|rf|register[25][10]~q ;
wire \cpu|rf|qb[10]~308_combout ;
wire \cpu|rf|qb[10]~309_combout ;
wire \cpu|rf|qb[10]~312_combout ;
wire \cpu|rf|qb[10]~315_combout ;
wire \cpu|rf|register[10][10]~q ;
wire \cpu|rf|qb[10]~316_combout ;
wire \cpu|rf|qb[10]~317_combout ;
wire \cpu|rf|qb[10]~322_combout ;
wire \cpu|rf|qb[10]~325_combout ;
wire \cpu|rf|qb[10]~727_combout ;
wire \in_port0[11]~input_o ;
wire \dmem|io_input_reg|in_reg0[11]~feeder_combout ;
wire \in_port1[11]~input_o ;
wire \dmem|io_input_reg|io_imput_mux2x32|Selector20~0_combout ;
wire \dmem|io_data_mux|y[11]~11_combout ;
wire \cpu|link|y[11]~14_combout ;
wire \cpu|link|y[11]~15_combout ;
wire \cpu|rf|register[9][11]~q ;
wire \cpu|rf|register[8][11]~q ;
wire \cpu|rf|qb[11]~266_combout ;
wire \cpu|rf|register[10][11]~feeder_combout ;
wire \cpu|rf|register[10][11]~q ;
wire \cpu|rf|qb[11]~267_combout ;
wire \cpu|rf|register[15][11]~feeder_combout ;
wire \cpu|rf|register[15][11]~q ;
wire \cpu|rf|register[13][11]~feeder_combout ;
wire \cpu|rf|register[13][11]~q ;
wire \cpu|rf|qb[11]~284_combout ;
wire \cpu|rf|qb[11]~285_combout ;
wire \cpu|alu_b|y[11]~10_combout ;
wire \cpu|al_unit|Mux4~6_combout ;
wire \cpu|al_unit|ShiftRight0~59_combout ;
wire \cpu|al_unit|ShiftRight1~50_combout ;
wire \cpu|al_unit|ShiftRight0~60_combout ;
wire \cpu|al_unit|ShiftRight0~61_combout ;
wire \cpu|al_unit|ShiftRight0~98_combout ;
wire \cpu|al_unit|ShiftRight0~95_combout ;
wire \cpu|pcplus4|p4[26]~48_combout ;
wire \cpu|rf|qb[26]~715_combout ;
wire \cpu|al_unit|s~43_combout ;
wire \cpu|al_unit|Mux6~3_combout ;
wire \cpu|rf|register[14][30]~q ;
wire \cpu|rf|qb[30]~504_combout ;
wire \cpu|rf|qb[30]~505_combout ;
wire \cpu|rf|register[31][30]~q ;
wire \cpu|rf|register[19][30]~q ;
wire \cpu|rf|qb[30]~494_combout ;
wire \cpu|rf|qb[30]~495_combout ;
wire \cpu|rf|register[20][30]~q ;
wire \cpu|rf|register[28][30]~q ;
wire \cpu|rf|register[16][30]~q ;
wire \cpu|rf|qb[30]~491_combout ;
wire \cpu|rf|qb[30]~492_combout ;
wire \cpu|rf|register[25][30]~q ;
wire \cpu|rf|register[29][30]~q ;
wire \cpu|rf|register[17][30]~q ;
wire \cpu|rf|qb[30]~489_combout ;
wire \cpu|rf|qb[30]~490_combout ;
wire \cpu|rf|qb[30]~493_combout ;
wire \cpu|rf|register[22][30]~feeder_combout ;
wire \cpu|rf|register[22][30]~q ;
wire \cpu|rf|register[30][30]~q ;
wire \cpu|rf|register[18][30]~q ;
wire \cpu|rf|qb[30]~487_combout ;
wire \cpu|rf|qb[30]~488_combout ;
wire \cpu|rf|qb[30]~496_combout ;
wire \cpu|rf|qb[30]~506_combout ;
wire \cpu|al_unit|ShiftRight1~33_combout ;
wire \cpu|al_unit|ShiftRight0~53_combout ;
wire \cpu|al_unit|ShiftRight0~97_combout ;
wire \cpu|al_unit|ShiftLeft0~88_combout ;
wire \cpu|al_unit|ShiftLeft0~89_combout ;
wire \cpu|al_unit|ShiftLeft0~90_combout ;
wire \cpu|al_unit|ShiftLeft0~91_combout ;
wire \cpu|rf|register[10][1]~q ;
wire \cpu|rf|qb[1]~388_combout ;
wire \cpu|rf|register[25][1]~feeder_combout ;
wire \cpu|rf|register[25][1]~q ;
wire \cpu|rf|register[17][1]~q ;
wire \cpu|rf|qb[1]~389_combout ;
wire \cpu|rf|qb[1]~390_combout ;
wire \cpu|rf|register[22][1]~feeder_combout ;
wire \cpu|rf|register[22][1]~q ;
wire \cpu|rf|register[18][1]~feeder_combout ;
wire \cpu|rf|register[18][1]~q ;
wire \cpu|rf|qb[1]~391_combout ;
wire \cpu|rf|qb[1]~392_combout ;
wire \cpu|rf|register[20][1]~feeder_combout ;
wire \cpu|rf|register[20][1]~q ;
wire \cpu|rf|register[28][1]~q ;
wire \cpu|rf|register[24][1]~q ;
wire \cpu|rf|qb[1]~393_combout ;
wire \cpu|rf|qb[1]~394_combout ;
wire \cpu|rf|qb[1]~395_combout ;
wire \cpu|rf|qb[1]~398_combout ;
wire \cpu|rf|register[3][1]~q ;
wire \cpu|rf|register[2][1]~q ;
wire \cpu|rf|register[1][1]~q ;
wire \cpu|rf|register[7][1]~q ;
wire \cpu|rf|register[6][1]~q ;
wire \cpu|rf|qb[1]~399_combout ;
wire \cpu|rf|register[5][1]~feeder_combout ;
wire \cpu|rf|register[5][1]~q ;
wire \cpu|rf|qb[1]~400_combout ;
wire \cpu|rf|qb[1]~401_combout ;
wire \cpu|rf|qb[1]~402_combout ;
wire \cpu|rf|qb[1]~403_combout ;
wire \cpu|rf|qb[1]~406_combout ;
wire \cpu|alu_b|y[1]~16_combout ;
wire \cpu|al_unit|ShiftLeft0~21_combout ;
wire \cpu|al_unit|ShiftLeft0~22_combout ;
wire \cpu|al_unit|ShiftLeft0~33_combout ;
wire \cpu|al_unit|ShiftLeft0~32_combout ;
wire \cpu|al_unit|ShiftLeft0~34_combout ;
wire \cpu|alu_b|y[7]~6_combout ;
wire \cpu|alu_b|y[9]~11_combout ;
wire \cpu|al_unit|ShiftLeft0~50_combout ;
wire \cpu|al_unit|ShiftLeft0~52_combout ;
wire \cpu|al_unit|ShiftLeft0~53_combout ;
wire \cpu|al_unit|ShiftLeft0~54_combout ;
wire \cpu|al_unit|Mux5~3_combout ;
wire \cpu|al_unit|Mux5~10_combout ;
wire \cpu|al_unit|Mux5~5_combout ;
wire \cpu|al_unit|s~42_combout ;
wire \cpu|rf|register[11][26]~q ;
wire \cpu|rf|register[8][26]~q ;
wire \cpu|rf|register[10][26]~q ;
wire \cpu|rf|qa[26]~536_combout ;
wire \cpu|rf|qa[26]~537_combout ;
wire \cpu|rf|register[1][26]~feeder_combout ;
wire \cpu|rf|register[1][26]~q ;
wire \cpu|rf|register[2][26]~q ;
wire \cpu|rf|qa[26]~550_combout ;
wire \cpu|rf|register[6][26]~q ;
wire \cpu|rf|register[5][26]~q ;
wire \cpu|rf|qa[26]~548_combout ;
wire \cpu|rf|qa[26]~549_combout ;
wire \cpu|rf|qa[26]~551_combout ;
wire \cpu|rf|register[22][26]~q ;
wire \cpu|rf|register[30][26]~q ;
wire \cpu|rf|register[18][26]~q ;
wire \cpu|rf|qa[26]~538_combout ;
wire \cpu|rf|qa[26]~539_combout ;
wire \cpu|rf|register[25][26]~q ;
wire \cpu|rf|register[29][26]~q ;
wire \cpu|rf|register[17][26]~q ;
wire \cpu|rf|qa[26]~540_combout ;
wire \cpu|rf|qa[26]~541_combout ;
wire \cpu|rf|register[28][26]~q ;
wire \cpu|rf|register[24][26]~q ;
wire \cpu|rf|register[16][26]~q ;
wire \cpu|rf|qa[26]~542_combout ;
wire \cpu|rf|qa[26]~543_combout ;
wire \cpu|rf|qa[26]~544_combout ;
wire \cpu|rf|qa[26]~547_combout ;
wire \cpu|rf|qa[26]~552_combout ;
wire \cpu|rf|qa[26]~555_combout ;
wire \cpu|alu_a|y[26]~27_combout ;
wire \cpu|al_unit|ShiftLeft0~87_combout ;
wire \cpu|al_unit|Mux7~8_combout ;
wire \cpu|al_unit|Mux6~11_combout ;
wire \cpu|al_unit|ShiftRight0~96_combout ;
wire \cpu|rf|register[10][25]~q ;
wire \cpu|rf|register[9][25]~feeder_combout ;
wire \cpu|rf|register[9][25]~q ;
wire \cpu|rf|register[8][25]~q ;
wire \cpu|rf|qb[25]~447_combout ;
wire \cpu|rf|qb[25]~448_combout ;
wire \cpu|rf|register[21][25]~feeder_combout ;
wire \cpu|rf|register[21][25]~q ;
wire \cpu|rf|register[17][25]~q ;
wire \cpu|rf|qb[25]~449_combout ;
wire \cpu|rf|qb[25]~450_combout ;
wire \cpu|rf|register[22][25]~feeder_combout ;
wire \cpu|rf|register[22][25]~q ;
wire \cpu|rf|register[18][25]~q ;
wire \cpu|rf|qb[25]~451_combout ;
wire \cpu|rf|qb[25]~452_combout ;
wire \cpu|rf|qb[25]~455_combout ;
wire \cpu|rf|qb[25]~458_combout ;
wire \cpu|rf|qb[25]~463_combout ;
wire \cpu|rf|qb[25]~466_combout ;
wire \cpu|rf|qb[25]~714_combout ;
wire \cpu|al_unit|s~38_combout ;
wire \cpu|al_unit|Mux6~7_combout ;
wire \cpu|al_unit|ShiftRight1~80_combout ;
wire \cpu|rf|register[19][20]~q ;
wire \cpu|rf|register[23][20]~q ;
wire \cpu|rf|qb[20]~614_combout ;
wire \cpu|rf|register[27][20]~q ;
wire \cpu|rf|register[31][20]~q ;
wire \cpu|rf|qb[20]~615_combout ;
wire \cpu|rf|register[18][20]~q ;
wire \cpu|rf|register[26][20]~q ;
wire \cpu|rf|qb[20]~607_combout ;
wire \cpu|rf|register[22][20]~q ;
wire \cpu|rf|register[30][20]~q ;
wire \cpu|rf|qb[20]~608_combout ;
wire \cpu|rf|qb[20]~616_combout ;
wire \cpu|rf|register[15][20]~feeder_combout ;
wire \cpu|rf|register[15][20]~q ;
wire \cpu|rf|qb[20]~625_combout ;
wire \cpu|rf|qb[20]~626_combout ;
wire \cpu|al_unit|ShiftLeft0~98_combout ;
wire \cpu|al_unit|ShiftLeft0~127_combout ;
wire \cpu|al_unit|ShiftLeft0~116_combout ;
wire \cpu|link|y[23]~44_combout ;
wire \cpu|rf|qb[19]~732_combout ;
wire \cpu|rf|qb[20]~711_combout ;
wire \cpu|rf|register[12][21]~q ;
wire \cpu|rf|register[14][21]~q ;
wire \cpu|rf|qa[21]~453_combout ;
wire \cpu|rf|qa[21]~454_combout ;
wire \cpu|rf|register[29][21]~q ;
wire \cpu|rf|register[25][21]~q ;
wire \cpu|rf|qa[21]~437_combout ;
wire \cpu|rf|register[27][21]~q ;
wire \cpu|rf|register[19][21]~q ;
wire \cpu|rf|register[23][21]~q ;
wire \cpu|rf|qa[21]~443_combout ;
wire \cpu|rf|qa[21]~444_combout ;
wire \cpu|rf|register[20][21]~feeder_combout ;
wire \cpu|rf|register[20][21]~q ;
wire \cpu|rf|register[28][21]~q ;
wire \cpu|rf|register[24][21]~q ;
wire \cpu|rf|register[16][21]~q ;
wire \cpu|rf|qa[21]~440_combout ;
wire \cpu|rf|qa[21]~441_combout ;
wire \cpu|rf|register[30][21]~q ;
wire \cpu|rf|register[22][21]~q ;
wire \cpu|rf|register[26][21]~q ;
wire \cpu|rf|register[18][21]~q ;
wire \cpu|rf|qa[21]~438_combout ;
wire \cpu|rf|qa[21]~439_combout ;
wire \cpu|rf|qa[21]~442_combout ;
wire \cpu|rf|qa[21]~445_combout ;
wire \cpu|rf|qa[21]~455_combout ;
wire \cpu|alu_a|y[21]~22_combout ;
wire \cpu|al_unit|ShiftRight1~57_combout ;
wire \cpu|al_unit|ShiftRight1~58_combout ;
wire \cpu|al_unit|ShiftRight0~33_combout ;
wire \cpu|link|y[22]~42_combout ;
wire \cpu|rf|qb[22]~712_combout ;
wire \cpu|rf|qb[23]~734_combout ;
wire \cpu|rf|qb[24]~713_combout ;
wire \cpu|rf|qb[28]~735_combout ;
wire \cpu|rf|qb[29]~736_combout ;
wire \cpu|rf|qb[30]~717_combout ;
wire \cpu|rf|qb[31]~737_combout ;
wire \in_port1[22]~input_o ;
wire \in_port0[22]~input_o ;
wire \dmem|io_input_reg|io_imput_mux2x32|Selector9~0_combout ;
wire \dmem|io_data_mux|y[22]~22_combout ;
wire \cpu|link|y[22]~43_combout ;
wire \cpu|rf|register[10][22]~q ;
wire \cpu|rf|register[8][22]~q ;
wire \cpu|rf|qb[22]~577_combout ;
wire \cpu|rf|register[11][22]~q ;
wire \cpu|rf|qb[22]~578_combout ;
wire \cpu|rf|register[7][22]~feeder_combout ;
wire \cpu|rf|register[7][22]~q ;
wire \cpu|rf|register[5][22]~q ;
wire \cpu|rf|qb[22]~579_combout ;
wire \cpu|rf|qb[22]~580_combout ;
wire \cpu|rf|register[3][22]~q ;
wire \cpu|rf|register[2][22]~feeder_combout ;
wire \cpu|rf|register[2][22]~q ;
wire \cpu|rf|qb[22]~581_combout ;
wire \cpu|rf|qb[22]~582_combout ;
wire \cpu|rf|qb[22]~583_combout ;
wire \cpu|rf|register[14][22]~q ;
wire \cpu|rf|register[15][22]~q ;
wire \cpu|rf|qb[22]~585_combout ;
wire \cpu|rf|qb[22]~586_combout ;
wire \cpu|al_unit|ShiftRight1~15_combout ;
wire \cpu|al_unit|ShiftRight0~34_combout ;
wire \cpu|al_unit|ShiftRight1~59_combout ;
wire \cpu|al_unit|ShiftRight1~60_combout ;
wire \cpu|alu_b|y[21]~20_combout ;
wire \cpu|al_unit|Add0~86_combout ;
wire \cpu|alu_a|y[20]~21_combout ;
wire \cpu|alu_b|y[19]~19_combout ;
wire \cpu|al_unit|Add0~80_combout ;
wire \cpu|al_unit|Add0~79 ;
wire \cpu|al_unit|Add0~82 ;
wire \cpu|al_unit|Add0~85 ;
wire \cpu|al_unit|Add0~87_combout ;
wire \cpu|al_unit|s~54_combout ;
wire \cpu|al_unit|Mux10~0_combout ;
wire \cpu|rf|register[25][17]~feeder_combout ;
wire \cpu|rf|register[25][17]~q ;
wire \cpu|rf|register[29][17]~q ;
wire \cpu|rf|register[17][17]~q ;
wire \cpu|rf|qb[17]~629_combout ;
wire \cpu|rf|qb[17]~630_combout ;
wire \cpu|rf|register[31][17]~q ;
wire \cpu|rf|register[27][17]~q ;
wire \cpu|rf|register[23][17]~q ;
wire \cpu|rf|register[19][17]~q ;
wire \cpu|rf|qb[17]~636_combout ;
wire \cpu|rf|qb[17]~637_combout ;
wire \cpu|rf|register[20][17]~q ;
wire \cpu|rf|register[24][17]~q ;
wire \cpu|rf|register[16][17]~q ;
wire \cpu|rf|qb[17]~633_combout ;
wire \cpu|rf|qb[17]~634_combout ;
wire \cpu|rf|register[22][17]~q ;
wire \cpu|rf|register[18][17]~q ;
wire \cpu|rf|register[26][17]~q ;
wire \cpu|rf|qb[17]~631_combout ;
wire \cpu|rf|qb[17]~632_combout ;
wire \cpu|rf|qb[17]~635_combout ;
wire \cpu|rf|qb[17]~638_combout ;
wire \cpu|rf|qb[17]~643_combout ;
wire \cpu|rf|register[10][17]~q ;
wire \cpu|rf|register[8][17]~q ;
wire \cpu|rf|register[9][17]~q ;
wire \cpu|rf|qb[17]~627_combout ;
wire \cpu|rf|qb[17]~628_combout ;
wire \cpu|rf|qb[17]~646_combout ;
wire \cpu|al_unit|ShiftLeft0~84_combout ;
wire \cpu|al_unit|ShiftLeft0~83_combout ;
wire \cpu|al_unit|ShiftLeft0~85_combout ;
wire \cpu|al_unit|ShiftLeft0~99_combout ;
wire \cpu|al_unit|Mux9~0_combout ;
wire \cpu|al_unit|ShiftRight0~99_combout ;
wire \cpu|al_unit|ShiftRight0~47_combout ;
wire \cpu|al_unit|ShiftRight0~48_combout ;
wire \cpu|al_unit|ShiftRight0~72_combout ;
wire \cpu|al_unit|ShiftRight0~73_combout ;
wire \cpu|al_unit|ShiftRight0~74_combout ;
wire \cpu|al_unit|Mux10~1_combout ;
wire \cpu|al_unit|Mux9~1_combout ;
wire \cpu|al_unit|Mux10~2_combout ;
wire \cpu|al_unit|Mux10~3_combout ;
wire \cpu|al_unit|Mux10~4_combout ;
wire \cpu|al_unit|Mux10~5_combout ;
wire \cpu|al_unit|Mux10~6_combout ;
wire \cpu|al_unit|Mux10~7_combout ;
wire \cpu|link|y[21]~40_combout ;
wire \in_port0[21]~input_o ;
wire \dmem|io_input_reg|io_imput_mux2x32|Selector10~0_combout ;
wire \dmem|io_data_mux|y[21]~21_combout ;
wire \cpu|link|y[21]~41_combout ;
wire \cpu|rf|register[13][21]~q ;
wire \cpu|rf|qb[21]~604_combout ;
wire \cpu|rf|qb[21]~605_combout ;
wire \cpu|rf|qb[21]~590_combout ;
wire \cpu|rf|qb[21]~591_combout ;
wire \cpu|rf|qb[21]~592_combout ;
wire \cpu|rf|qb[21]~593_combout ;
wire \cpu|rf|qb[21]~594_combout ;
wire \cpu|rf|qb[21]~595_combout ;
wire \cpu|rf|register[31][21]~q ;
wire \cpu|rf|qb[21]~596_combout ;
wire \cpu|rf|qb[21]~597_combout ;
wire \cpu|rf|qb[21]~598_combout ;
wire \cpu|rf|register[3][21]~q ;
wire \cpu|rf|register[7][21]~q ;
wire \cpu|rf|register[6][21]~q ;
wire \cpu|rf|register[4][21]~q ;
wire \cpu|rf|qb[21]~599_combout ;
wire \cpu|rf|qb[21]~600_combout ;
wire \cpu|rf|qb[21]~601_combout ;
wire \cpu|rf|qb[21]~602_combout ;
wire \cpu|rf|qb[21]~603_combout ;
wire \cpu|rf|qb[21]~606_combout ;
wire \cpu|rf|qb[21]~733_combout ;
wire \in_port0[23]~input_o ;
wire \dmem|io_input_reg|io_imput_mux2x32|Selector8~0_combout ;
wire \dmem|io_data_mux|y[23]~23_combout ;
wire \cpu|link|y[23]~45_combout ;
wire \cpu|rf|register[11][23]~q ;
wire \cpu|rf|register[10][23]~q ;
wire \cpu|rf|register[8][23]~q ;
wire \cpu|rf|register[9][23]~q ;
wire \cpu|rf|qb[23]~547_combout ;
wire \cpu|rf|qb[23]~548_combout ;
wire \cpu|rf|register[2][23]~q ;
wire \cpu|rf|register[3][23]~q ;
wire \cpu|rf|register[1][23]~q ;
wire \cpu|rf|qb[23]~561_combout ;
wire \cpu|rf|qb[23]~562_combout ;
wire \cpu|rf|register[28][23]~feeder_combout ;
wire \cpu|rf|register[28][23]~q ;
wire \cpu|rf|register[16][23]~q ;
wire \cpu|rf|qb[23]~553_combout ;
wire \cpu|rf|qb[23]~554_combout ;
wire \cpu|rf|register[30][23]~q ;
wire \cpu|rf|register[18][23]~q ;
wire \cpu|rf|register[26][23]~feeder_combout ;
wire \cpu|rf|register[26][23]~q ;
wire \cpu|rf|qb[23]~551_combout ;
wire \cpu|rf|qb[23]~552_combout ;
wire \cpu|rf|qb[23]~555_combout ;
wire \cpu|rf|register[25][23]~feeder_combout ;
wire \cpu|rf|register[25][23]~q ;
wire \cpu|rf|register[29][23]~q ;
wire \cpu|rf|register[17][23]~q ;
wire \cpu|rf|qb[23]~549_combout ;
wire \cpu|rf|qb[23]~550_combout ;
wire \cpu|rf|qb[23]~558_combout ;
wire \cpu|rf|qb[23]~563_combout ;
wire \cpu|rf|qb[23]~566_combout ;
wire \cpu|al_unit|ShiftLeft0~101_combout ;
wire \cpu|al_unit|ShiftLeft0~115_combout ;
wire \cpu|al_unit|ShiftLeft0~117_combout ;
wire \cpu|al_unit|ShiftLeft0~61_combout ;
wire \cpu|al_unit|ShiftLeft0~65_combout ;
wire \cpu|al_unit|ShiftLeft0~66_combout ;
wire \cpu|al_unit|ShiftLeft0~86_combout ;
wire \cpu|al_unit|Mux6~2_combout ;
wire \cpu|al_unit|Mux6~5_combout ;
wire \cpu|al_unit|Mux6~6_combout ;
wire \cpu|al_unit|Mux6~13_combout ;
wire \cpu|al_unit|Mux6~8_combout ;
wire \cpu|alu_a|y[24]~25_combout ;
wire \cpu|alu_b|y[23]~21_combout ;
wire \cpu|al_unit|Add0~92_combout ;
wire \cpu|rf|register[13][22]~q ;
wire \cpu|rf|qa[22]~473_combout ;
wire \cpu|rf|qa[22]~474_combout ;
wire \cpu|rf|register[22][22]~feeder_combout ;
wire \cpu|rf|register[22][22]~q ;
wire \cpu|rf|register[30][22]~q ;
wire \cpu|rf|register[26][22]~q ;
wire \cpu|rf|register[18][22]~q ;
wire \cpu|rf|qa[22]~458_combout ;
wire \cpu|rf|qa[22]~459_combout ;
wire \cpu|rf|register[28][22]~q ;
wire \cpu|rf|register[16][22]~q ;
wire \cpu|rf|register[24][22]~q ;
wire \cpu|rf|qa[22]~462_combout ;
wire \cpu|rf|qa[22]~463_combout ;
wire \cpu|rf|register[29][22]~q ;
wire \cpu|rf|register[25][22]~q ;
wire \cpu|rf|qa[22]~461_combout ;
wire \cpu|rf|qa[22]~464_combout ;
wire \cpu|rf|qa[22]~467_combout ;
wire \cpu|rf|qa[22]~470_combout ;
wire \cpu|rf|register[6][22]~q ;
wire \cpu|rf|qa[22]~468_combout ;
wire \cpu|rf|qa[22]~469_combout ;
wire \cpu|rf|qa[22]~471_combout ;
wire \cpu|rf|qa[22]~472_combout ;
wire \cpu|rf|register[9][22]~q ;
wire \cpu|rf|qa[22]~456_combout ;
wire \cpu|rf|qa[22]~457_combout ;
wire \cpu|rf|qa[22]~475_combout ;
wire \cpu|alu_a|y[22]~23_combout ;
wire \cpu|al_unit|Add0~88 ;
wire \cpu|al_unit|Add0~91 ;
wire \cpu|al_unit|Add0~94 ;
wire \cpu|al_unit|Add0~97 ;
wire \cpu|al_unit|Add0~99_combout ;
wire \cpu|al_unit|s~39_combout ;
wire \cpu|al_unit|Mux6~9_combout ;
wire \cpu|al_unit|Mux6~10_combout ;
wire \cpu|al_unit|Mux6~12_combout ;
wire \cpu|link|y[25]~48_combout ;
wire \in_port1[25]~input_o ;
wire \dmem|io_input_reg|in_reg1[25]~feeder_combout ;
wire \in_port0[25]~input_o ;
wire \dmem|io_input_reg|io_imput_mux2x32|Selector6~0_combout ;
wire \dmem|io_data_mux|y[25]~25_combout ;
wire \cpu|link|y[25]~49_combout ;
wire \cpu|rf|register[29][25]~q ;
wire \cpu|rf|qa[25]~516_combout ;
wire \cpu|rf|qa[25]~517_combout ;
wire \cpu|rf|register[30][25]~q ;
wire \cpu|rf|register[26][25]~q ;
wire \cpu|rf|qa[25]~518_combout ;
wire \cpu|rf|qa[25]~519_combout ;
wire \cpu|rf|register[20][25]~feeder_combout ;
wire \cpu|rf|register[20][25]~q ;
wire \cpu|rf|register[28][25]~q ;
wire \cpu|rf|register[24][25]~q ;
wire \cpu|rf|register[16][25]~q ;
wire \cpu|rf|qa[25]~520_combout ;
wire \cpu|rf|qa[25]~521_combout ;
wire \cpu|rf|qa[25]~522_combout ;
wire \cpu|rf|qa[25]~525_combout ;
wire \cpu|rf|register[3][25]~q ;
wire \cpu|rf|register[2][25]~q ;
wire \cpu|rf|register[7][25]~q ;
wire \cpu|rf|register[5][25]~feeder_combout ;
wire \cpu|rf|register[5][25]~q ;
wire \cpu|rf|register[4][25]~q ;
wire \cpu|rf|qa[25]~528_combout ;
wire \cpu|rf|qa[25]~529_combout ;
wire \cpu|rf|qa[25]~530_combout ;
wire \cpu|rf|qa[25]~531_combout ;
wire \cpu|rf|qa[25]~532_combout ;
wire \cpu|rf|qa[25]~535_combout ;
wire \cpu|alu_a|y[25]~26_combout ;
wire \cpu|al_unit|Add0~100 ;
wire \cpu|al_unit|Add0~102_combout ;
wire \cpu|al_unit|Mux5~6_combout ;
wire \cpu|al_unit|Mux5~7_combout ;
wire \cpu|al_unit|Mux5~8_combout ;
wire \cpu|al_unit|Mux5~9_combout ;
wire \cpu|link|y[26]~50_combout ;
wire \in_port0[26]~input_o ;
wire \dmem|io_input_reg|io_imput_mux2x32|Selector5~0_combout ;
wire \dmem|io_data_mux|y[26]~26_combout ;
wire \cpu|link|y[26]~51_combout ;
wire \cpu|rf|register[9][26]~q ;
wire \cpu|rf|qb[26]~438_combout ;
wire \cpu|rf|qb[26]~443_combout ;
wire \cpu|rf|register[15][26]~q ;
wire \cpu|rf|register[13][26]~feeder_combout ;
wire \cpu|rf|register[13][26]~q ;
wire \cpu|rf|qb[26]~444_combout ;
wire \cpu|rf|qb[26]~445_combout ;
wire \cpu|rf|qb[26]~446_combout ;
wire \cpu|al_unit|ShiftLeft0~123_combout ;
wire \cpu|al_unit|ShiftLeft0~122_combout ;
wire \cpu|al_unit|ShiftLeft0~124_combout ;
wire \cpu|al_unit|ShiftLeft0~107_combout ;
wire \cpu|al_unit|Mux4~2_combout ;
wire \cpu|al_unit|Mux4~3_combout ;
wire \cpu|al_unit|ShiftLeft0~71_combout ;
wire \cpu|al_unit|ShiftLeft0~76_combout ;
wire \cpu|al_unit|ShiftLeft0~77_combout ;
wire \cpu|al_unit|ShiftLeft0~93_combout ;
wire \cpu|al_unit|ShiftLeft0~92_combout ;
wire \cpu|al_unit|ShiftLeft0~94_combout ;
wire \cpu|al_unit|ShiftLeft0~95_combout ;
wire \cpu|al_unit|ShiftLeft0~37_combout ;
wire \cpu|al_unit|ShiftLeft0~38_combout ;
wire \cpu|al_unit|ShiftLeft0~57_combout ;
wire \cpu|al_unit|ShiftLeft0~23_combout ;
wire \cpu|al_unit|ShiftLeft0~36_combout ;
wire \cpu|al_unit|ShiftLeft0~58_combout ;
wire \cpu|al_unit|Mux4~4_combout ;
wire \cpu|al_unit|Mux4~5_combout ;
wire \cpu|al_unit|Mux4~7_combout ;
wire \cpu|al_unit|Mux4~9_combout ;
wire \cpu|al_unit|Mux4~10_combout ;
wire \cpu|link|y[27]~52_combout ;
wire \in_port1[27]~input_o ;
wire \dmem|io_input_reg|in_reg1[27]~feeder_combout ;
wire \in_port0[27]~input_o ;
wire \dmem|io_input_reg|io_imput_mux2x32|Selector4~0_combout ;
wire \dmem|io_data_mux|y[27]~27_combout ;
wire \cpu|link|y[27]~53_combout ;
wire \cpu|rf|register[8][27]~q ;
wire \cpu|rf|qb[27]~407_combout ;
wire \cpu|rf|qb[27]~408_combout ;
wire \cpu|rf|register[14][27]~q ;
wire \cpu|rf|register[12][27]~q ;
wire \cpu|rf|qb[27]~424_combout ;
wire \cpu|rf|qb[27]~425_combout ;
wire \cpu|rf|qb[27]~426_combout ;
wire \cpu|al_unit|ShiftRight0~37_combout ;
wire \cpu|al_unit|ShiftRight1~20_combout ;
wire \cpu|al_unit|ShiftRight0~38_combout ;
wire \cpu|al_unit|ShiftRight1~21_combout ;
wire \cpu|al_unit|Mux22~14_combout ;
wire \cpu|rf|register[19][9]~q ;
wire \cpu|rf|qa[9]~143_combout ;
wire \cpu|rf|register[31][9]~q ;
wire \cpu|rf|qa[9]~144_combout ;
wire \cpu|rf|register[20][9]~q ;
wire \cpu|rf|register[28][9]~q ;
wire \cpu|rf|qa[9]~141_combout ;
wire \cpu|rf|qa[9]~142_combout ;
wire \cpu|rf|qa[9]~145_combout ;
wire \cpu|rf|register[1][9]~q ;
wire \cpu|rf|register[5][9]~q ;
wire \cpu|rf|register[7][9]~q ;
wire \cpu|rf|qa[9]~149_combout ;
wire \cpu|rf|qa[9]~150_combout ;
wire \cpu|rf|qa[9]~151_combout ;
wire \cpu|rf|qa[9]~152_combout ;
wire \cpu|rf|qa[9]~155_combout ;
wire \cpu|al_unit|Mux22~15_combout ;
wire \cpu|al_unit|ShiftLeft0~45_combout ;
wire \cpu|al_unit|ShiftLeft0~26_combout ;
wire \cpu|al_unit|ShiftLeft0~29_combout ;
wire \cpu|al_unit|ShiftLeft0~30_combout ;
wire \cpu|al_unit|ShiftLeft0~41_combout ;
wire \cpu|al_unit|ShiftLeft0~46_combout ;
wire \cpu|al_unit|ShiftLeft0~47_combout ;
wire \cpu|al_unit|ShiftLeft0~48_combout ;
wire \cpu|al_unit|ShiftLeft0~49_combout ;
wire \cpu|al_unit|Mux29~5_combout ;
wire \cpu|al_unit|Add0~41_combout ;
wire \cpu|al_unit|Add0~38_combout ;
wire \cpu|rf|register[15][7]~feeder_combout ;
wire \cpu|rf|register[15][7]~q ;
wire \cpu|rf|register[12][7]~q ;
wire \cpu|rf|qa[7]~113_combout ;
wire \cpu|rf|qa[7]~114_combout ;
wire \cpu|rf|register[2][7]~q ;
wire \cpu|rf|register[3][7]~q ;
wire \cpu|rf|register[1][7]~q ;
wire \cpu|rf|qa[7]~110_combout ;
wire \cpu|rf|qa[7]~111_combout ;
wire \cpu|rf|register[10][7]~q ;
wire \cpu|rf|register[9][7]~q ;
wire \cpu|rf|register[8][7]~feeder_combout ;
wire \cpu|rf|register[8][7]~q ;
wire \cpu|rf|qa[7]~106_combout ;
wire \cpu|rf|qa[7]~107_combout ;
wire \cpu|rf|qa[7]~112_combout ;
wire \cpu|rf|register[21][7]~q ;
wire \cpu|rf|qa[7]~96_combout ;
wire \cpu|rf|register[25][7]~q ;
wire \cpu|rf|qa[7]~97_combout ;
wire \cpu|rf|register[28][7]~q ;
wire \cpu|rf|register[20][7]~q ;
wire \cpu|rf|register[24][7]~q ;
wire \cpu|rf|qa[7]~100_combout ;
wire \cpu|rf|qa[7]~101_combout ;
wire \cpu|rf|register[30][7]~q ;
wire \cpu|rf|register[22][7]~q ;
wire \cpu|rf|register[26][7]~q ;
wire \cpu|rf|qa[7]~98_combout ;
wire \cpu|rf|qa[7]~99_combout ;
wire \cpu|rf|qa[7]~102_combout ;
wire \cpu|rf|qa[7]~105_combout ;
wire \cpu|rf|qa[7]~115_combout ;
wire \cpu|alu_a|y[7]~8_combout ;
wire \cpu|al_unit|Add0~32_combout ;
wire \cpu|alu_a|y[5]~6_combout ;
wire \cpu|al_unit|Add0~137_combout ;
wire \cpu|al_unit|Add0~23_combout ;
wire \cpu|al_unit|Add0~136_combout ;
wire \cpu|al_unit|Add0~16_combout ;
wire \cpu|al_unit|Add0~13_cout ;
wire \cpu|al_unit|Add0~15 ;
wire \cpu|al_unit|Add0~18 ;
wire \cpu|al_unit|Add0~22 ;
wire \cpu|al_unit|Add0~25 ;
wire \cpu|al_unit|Add0~28 ;
wire \cpu|al_unit|Add0~31 ;
wire \cpu|al_unit|Add0~34 ;
wire \cpu|al_unit|Add0~37 ;
wire \cpu|al_unit|Add0~40 ;
wire \cpu|al_unit|Add0~42_combout ;
wire \cpu|al_unit|Mux29~7_combout ;
wire \cpu|al_unit|ShiftRight0~46_combout ;
wire \cpu|al_unit|Mux22~7_combout ;
wire \cpu|al_unit|Mux22~8_combout ;
wire \cpu|al_unit|Mux22~9_combout ;
wire \cpu|al_unit|Mux22~10_combout ;
wire \cpu|alu_a|y[9]~10_combout ;
wire \cpu|al_unit|Mux22~11_combout ;
wire \cpu|al_unit|Mux22~12_combout ;
wire \cpu|al_unit|ShiftRight0~12_combout ;
wire \cpu|al_unit|ShiftRight0~42_combout ;
wire \cpu|al_unit|Mux22~5_combout ;
wire \cpu|al_unit|ShiftRight1~16_combout ;
wire \cpu|al_unit|ShiftRight0~49_combout ;
wire \cpu|al_unit|ShiftRight0~50_combout ;
wire \cpu|al_unit|Mux22~6_combout ;
wire \cpu|al_unit|Mux22~13_combout ;
wire \cpu|link|y[9]~10_combout ;
wire \in_port0[9]~input_o ;
wire \dmem|io_input_reg|in_reg0[9]~feeder_combout ;
wire \in_port1[9]~input_o ;
wire \dmem|io_input_reg|io_imput_mux2x32|Selector22~0_combout ;
wire \dmem|io_data_mux|y[9]~9_combout ;
wire \cpu|link|y[9]~11_combout ;
wire \cpu|rf|register[3][9]~q ;
wire \cpu|rf|register[2][9]~q ;
wire \cpu|rf|register[6][9]~q ;
wire \cpu|rf|qb[9]~298_combout ;
wire \cpu|rf|qb[9]~299_combout ;
wire \cpu|rf|qb[9]~300_combout ;
wire \cpu|rf|qb[9]~301_combout ;
wire \cpu|rf|qb[9]~302_combout ;
wire \cpu|rf|register[14][9]~q ;
wire \cpu|rf|qb[9]~303_combout ;
wire \cpu|rf|register[13][9]~q ;
wire \cpu|rf|qb[9]~304_combout ;
wire \cpu|rf|register[11][9]~q ;
wire \cpu|rf|register[10][9]~q ;
wire \cpu|rf|qb[9]~287_combout ;
wire \cpu|rf|qb[9]~305_combout ;
wire \cpu|rf|qb[9]~726_combout ;
wire \dmem|io_data_mux|y[7]~7_combout ;
wire \cpu|link|y[7]~6_combout ;
wire \cpu|link|y[7]~7_combout ;
wire \cpu|rf|register[11][7]~q ;
wire \cpu|rf|qb[7]~187_combout ;
wire \cpu|rf|register[19][7]~q ;
wire \cpu|rf|qb[7]~195_combout ;
wire \cpu|rf|register[31][7]~q ;
wire \cpu|rf|register[27][7]~q ;
wire \cpu|rf|qb[7]~196_combout ;
wire \cpu|rf|register[29][7]~q ;
wire \cpu|rf|register[17][7]~q ;
wire \cpu|rf|qb[7]~188_combout ;
wire \cpu|rf|qb[7]~189_combout ;
wire \cpu|rf|register[18][7]~q ;
wire \cpu|rf|qb[7]~190_combout ;
wire \cpu|rf|qb[7]~191_combout ;
wire \cpu|rf|register[16][7]~q ;
wire \cpu|rf|qb[7]~192_combout ;
wire \cpu|rf|qb[7]~193_combout ;
wire \cpu|rf|qb[7]~194_combout ;
wire \cpu|rf|qb[7]~197_combout ;
wire \cpu|rf|register[5][7]~q ;
wire \cpu|rf|register[4][7]~q ;
wire \cpu|rf|qb[7]~198_combout ;
wire \cpu|rf|qb[7]~199_combout ;
wire \cpu|rf|qb[7]~200_combout ;
wire \cpu|rf|qb[7]~201_combout ;
wire \cpu|rf|qb[7]~202_combout ;
wire \cpu|rf|register[14][7]~q ;
wire \cpu|rf|qb[7]~203_combout ;
wire \cpu|rf|register[13][7]~q ;
wire \cpu|rf|qb[7]~204_combout ;
wire \cpu|rf|qb[7]~205_combout ;
wire \cpu|rf|qb[7]~724_combout ;
wire \in_port0[0]~input_o ;
wire \in_port1[0]~input_o ;
wire \dmem|io_input_reg|io_imput_mux2x32|Selector31~0_combout ;
wire \dmem|io_data_mux|y[0]~0_combout ;
wire \cpu|link|y[0]~57_combout ;
wire \cpu|rf|register[28][0]~feeder_combout ;
wire \cpu|rf|register[28][0]~q ;
wire \cpu|rf|register[20][0]~feeder_combout ;
wire \cpu|rf|register[20][0]~q ;
wire \cpu|rf|qb[0]~90_combout ;
wire \cpu|rf|qb[0]~91_combout ;
wire \cpu|rf|register[25][0]~q ;
wire \cpu|rf|register[21][0]~q ;
wire \cpu|rf|register[17][0]~feeder_combout ;
wire \cpu|rf|register[17][0]~q ;
wire \cpu|rf|qb[0]~88_combout ;
wire \cpu|rf|qb[0]~89_combout ;
wire \cpu|rf|qb[0]~92_combout ;
wire \cpu|rf|register[19][0]~q ;
wire \cpu|rf|register[23][0]~q ;
wire \cpu|rf|qb[0]~93_combout ;
wire \cpu|rf|register[27][0]~q ;
wire \cpu|rf|register[31][0]~q ;
wire \cpu|rf|qb[0]~94_combout ;
wire \cpu|rf|qb[0]~95_combout ;
wire \cpu|rf|register[12][0]~feeder_combout ;
wire \cpu|rf|register[12][0]~q ;
wire \cpu|rf|register[13][0]~q ;
wire \cpu|rf|qb[0]~103_combout ;
wire \cpu|rf|register[14][0]~q ;
wire \cpu|rf|qb[0]~104_combout ;
wire \cpu|rf|qb[0]~105_combout ;
wire \cpu|alu_b|y[0]~1_combout ;
wire \cpu|al_unit|ShiftLeft0~20_combout ;
wire \cpu|al_unit|ShiftLeft0~31_combout ;
wire \cpu|al_unit|ShiftLeft0~67_combout ;
wire \cpu|al_unit|ShiftLeft0~68_combout ;
wire \cpu|al_unit|Mux2~11_combout ;
wire \cpu|al_unit|Add0~110_combout ;
wire \cpu|al_unit|Add0~104_combout ;
wire \cpu|al_unit|Add0~103 ;
wire \cpu|al_unit|Add0~106 ;
wire \cpu|al_unit|Add0~109 ;
wire \cpu|al_unit|Add0~111_combout ;
wire \cpu|al_unit|Mux2~12_combout ;
wire \cpu|al_unit|Mux2~13_combout ;
wire \cpu|al_unit|Mux2~14_combout ;
wire \cpu|al_unit|Mux2~15_combout ;
wire \cpu|link|y[29]~26_combout ;
wire \in_port1[29]~input_o ;
wire \dmem|io_input_reg|in_reg1[29]~feeder_combout ;
wire \in_port0[29]~input_o ;
wire \dmem|io_input_reg|io_imput_mux2x32|Selector2~0_combout ;
wire \dmem|io_data_mux|y[29]~29_combout ;
wire \cpu|link|y[29]~27_combout ;
wire \cpu|rf|register[13][29]~q ;
wire \cpu|rf|register[15][29]~q ;
wire \cpu|rf|register[14][29]~q ;
wire \cpu|rf|register[12][29]~q ;
wire \cpu|rf|qb[29]~524_combout ;
wire \cpu|rf|qb[29]~525_combout ;
wire \cpu|rf|register[2][29]~q ;
wire \cpu|rf|register[3][29]~q ;
wire \cpu|rf|register[5][29]~feeder_combout ;
wire \cpu|rf|register[5][29]~q ;
wire \cpu|rf|register[7][29]~q ;
wire \cpu|rf|register[4][29]~q ;
wire \cpu|rf|qb[29]~519_combout ;
wire \cpu|rf|qb[29]~520_combout ;
wire \cpu|rf|register[1][29]~q ;
wire \cpu|rf|qb[29]~521_combout ;
wire \cpu|rf|qb[29]~522_combout ;
wire \cpu|rf|register[25][29]~q ;
wire \cpu|rf|register[29][29]~q ;
wire \cpu|rf|register[21][29]~q ;
wire \cpu|rf|register[17][29]~q ;
wire \cpu|rf|qb[29]~509_combout ;
wire \cpu|rf|qb[29]~510_combout ;
wire \cpu|rf|register[23][29]~q ;
wire \cpu|rf|register[19][29]~q ;
wire \cpu|rf|qb[29]~516_combout ;
wire \cpu|rf|register[31][29]~q ;
wire \cpu|rf|register[27][29]~feeder_combout ;
wire \cpu|rf|register[27][29]~q ;
wire \cpu|rf|qb[29]~517_combout ;
wire \cpu|rf|register[22][29]~q ;
wire \cpu|rf|register[30][29]~q ;
wire \cpu|rf|register[18][29]~q ;
wire \cpu|rf|register[26][29]~q ;
wire \cpu|rf|qb[29]~511_combout ;
wire \cpu|rf|qb[29]~512_combout ;
wire \cpu|rf|register[20][29]~feeder_combout ;
wire \cpu|rf|register[20][29]~q ;
wire \cpu|rf|register[16][29]~q ;
wire \cpu|rf|qb[29]~513_combout ;
wire \cpu|rf|qb[29]~514_combout ;
wire \cpu|rf|qb[29]~515_combout ;
wire \cpu|rf|qb[29]~518_combout ;
wire \cpu|rf|qb[29]~523_combout ;
wire \cpu|rf|qb[29]~526_combout ;
wire \cpu|al_unit|ShiftRight1~18_combout ;
wire \cpu|al_unit|ShiftRight1~73_combout ;
wire \cpu|al_unit|ShiftRight1~74_combout ;
wire \cpu|al_unit|Mux29~6_combout ;
wire \cpu|al_unit|Mux18~8_combout ;
wire \cpu|al_unit|Add0~50_combout ;
wire \cpu|al_unit|Add0~47_combout ;
wire \cpu|alu_a|y[10]~11_combout ;
wire \cpu|al_unit|Add0~43 ;
wire \cpu|al_unit|Add0~46 ;
wire \cpu|al_unit|Add0~49 ;
wire \cpu|al_unit|Add0~52 ;
wire \cpu|al_unit|Add0~54_combout ;
wire \cpu|al_unit|Mux18~3_combout ;
wire \cpu|al_unit|Mux18~4_combout ;
wire \cpu|al_unit|Mux18~5_combout ;
wire \cpu|al_unit|Mux18~6_combout ;
wire \cpu|al_unit|Mux18~2_combout ;
wire \cpu|al_unit|Mux18~7_combout ;
wire \cpu|link|y[13]~18_combout ;
wire \in_port1[13]~input_o ;
wire \dmem|io_input_reg|in_reg1[13]~feeder_combout ;
wire \in_port0[13]~input_o ;
wire \dmem|io_input_reg|io_imput_mux2x32|Selector18~0_combout ;
wire \dmem|io_data_mux|y[13]~13_combout ;
wire \cpu|link|y[13]~19_combout ;
wire \cpu|rf|register[27][13]~q ;
wire \cpu|rf|register[31][13]~q ;
wire \cpu|rf|register[19][13]~q ;
wire \cpu|rf|qa[13]~223_combout ;
wire \cpu|rf|qa[13]~224_combout ;
wire \cpu|rf|register[22][13]~q ;
wire \cpu|rf|register[30][13]~q ;
wire \cpu|rf|register[26][13]~feeder_combout ;
wire \cpu|rf|register[26][13]~q ;
wire \cpu|rf|register[18][13]~q ;
wire \cpu|rf|qa[13]~218_combout ;
wire \cpu|rf|qa[13]~219_combout ;
wire \cpu|rf|qa[13]~222_combout ;
wire \cpu|rf|qa[13]~225_combout ;
wire \cpu|rf|qa[13]~233_combout ;
wire \cpu|rf|qa[13]~234_combout ;
wire \cpu|rf|register[11][13]~q ;
wire \cpu|rf|qa[13]~226_combout ;
wire \cpu|rf|qa[13]~227_combout ;
wire \cpu|rf|register[2][13]~feeder_combout ;
wire \cpu|rf|register[2][13]~q ;
wire \cpu|rf|register[3][13]~q ;
wire \cpu|rf|register[5][13]~feeder_combout ;
wire \cpu|rf|register[5][13]~q ;
wire \cpu|rf|register[7][13]~q ;
wire \cpu|rf|qa[13]~229_combout ;
wire \cpu|rf|register[1][13]~q ;
wire \cpu|rf|qa[13]~230_combout ;
wire \cpu|rf|qa[13]~231_combout ;
wire \cpu|rf|qa[13]~232_combout ;
wire \cpu|rf|qa[13]~235_combout ;
wire \cpu|alu_a|y[13]~14_combout ;
wire \cpu|al_unit|Add0~55 ;
wire \cpu|al_unit|Add0~58 ;
wire \cpu|al_unit|Add0~62 ;
wire \cpu|al_unit|Add0~67 ;
wire \cpu|al_unit|Add0~76 ;
wire \cpu|al_unit|Add0~78_combout ;
wire \cpu|al_unit|Mux9~2_combout ;
wire \cpu|al_unit|Mux13~1_combout ;
wire \cpu|al_unit|ShiftRight0~22_combout ;
wire \cpu|al_unit|ShiftRight1~36_combout ;
wire \cpu|al_unit|ShiftRight0~56_combout ;
wire \cpu|al_unit|ShiftRight1~13_combout ;
wire \cpu|al_unit|ShiftRight0~25_combout ;
wire \cpu|al_unit|ShiftRight0~55_combout ;
wire \cpu|al_unit|ShiftRight0~57_combout ;
wire \cpu|al_unit|Mux13~2_combout ;
wire \cpu|al_unit|Mux13~3_combout ;
wire \cpu|al_unit|Mux13~4_combout ;
wire \cpu|al_unit|Mux13~5_combout ;
wire \cpu|al_unit|Mux13~6_combout ;
wire \cpu|al_unit|Mux13~7_combout ;
wire \cpu|link|y[18]~34_combout ;
wire \in_port1[18]~input_o ;
wire \dmem|io_input_reg|in_reg1[18]~feeder_combout ;
wire \in_port0[18]~input_o ;
wire \dmem|io_input_reg|io_imput_mux2x32|Selector13~0_combout ;
wire \dmem|io_data_mux|y[18]~18_combout ;
wire \cpu|link|y[18]~35_combout ;
wire \cpu|rf|register[30][18]~q ;
wire \cpu|rf|register[22][18]~q ;
wire \cpu|rf|qb[18]~688_combout ;
wire \cpu|rf|register[27][18]~q ;
wire \cpu|rf|qb[18]~695_combout ;
wire \cpu|rf|qb[18]~696_combout ;
wire \cpu|rf|register[13][18]~q ;
wire \cpu|rf|qb[18]~704_combout ;
wire \cpu|rf|qb[18]~705_combout ;
wire \cpu|rf|qb[18]~706_combout ;
wire \cpu|rf|qb[18]~710_combout ;
wire \in_port1[20]~input_o ;
wire \dmem|io_input_reg|in_reg1[20]~feeder_combout ;
wire \in_port0[20]~input_o ;
wire \dmem|io_input_reg|io_imput_mux2x32|Selector11~0_combout ;
wire \dmem|io_data_mux|y[20]~20_combout ;
wire \cpu|link|y[20]~39_combout ;
wire \cpu|rf|register[14][20]~q ;
wire \cpu|rf|register[13][20]~q ;
wire \cpu|rf|qa[20]~433_combout ;
wire \cpu|rf|qa[20]~434_combout ;
wire \cpu|rf|register[9][20]~q ;
wire \cpu|rf|register[8][20]~q ;
wire \cpu|rf|register[10][20]~q ;
wire \cpu|rf|qa[20]~416_combout ;
wire \cpu|rf|qa[20]~417_combout ;
wire \cpu|rf|register[3][20]~q ;
wire \cpu|rf|register[6][20]~q ;
wire \cpu|rf|register[5][20]~q ;
wire \cpu|rf|qa[20]~428_combout ;
wire \cpu|rf|qa[20]~429_combout ;
wire \cpu|rf|register[1][20]~q ;
wire \cpu|rf|register[2][20]~q ;
wire \cpu|rf|qa[20]~430_combout ;
wire \cpu|rf|qa[20]~431_combout ;
wire \cpu|rf|qa[20]~418_combout ;
wire \cpu|rf|qa[20]~419_combout ;
wire \cpu|rf|register[28][20]~q ;
wire \cpu|rf|register[16][20]~q ;
wire \cpu|rf|register[24][20]~q ;
wire \cpu|rf|qa[20]~422_combout ;
wire \cpu|rf|qa[20]~423_combout ;
wire \cpu|rf|register[29][20]~q ;
wire \cpu|rf|register[17][20]~q ;
wire \cpu|rf|qa[20]~420_combout ;
wire \cpu|rf|qa[20]~421_combout ;
wire \cpu|rf|qa[20]~424_combout ;
wire \cpu|rf|qa[20]~427_combout ;
wire \cpu|rf|qa[20]~432_combout ;
wire \cpu|rf|qa[20]~435_combout ;
wire \cpu|al_unit|ShiftLeft0~9_combout ;
wire \cpu|al_unit|ShiftLeft0~11_combout ;
wire \cpu|al_unit|ShiftLeft0~8_combout ;
wire \cpu|al_unit|ShiftLeft0~12_combout ;
wire \cpu|al_unit|Mux11~0_combout ;
wire \cpu|al_unit|ShiftLeft0~15_combout ;
wire \cpu|al_unit|Mux1~2_combout ;
wire \cpu|alu_b|y[30]~24_combout ;
wire \cpu|al_unit|Add0~113_combout ;
wire \cpu|al_unit|Add0~72_combout ;
wire \cpu|al_unit|ShiftRight1~61_combout ;
wire \cpu|al_unit|Mux17~11_combout ;
wire \cpu|al_unit|Add0~123_combout ;
wire \cpu|al_unit|Add0~124_combout ;
wire \cpu|al_unit|Add0~114_combout ;
wire \cpu|alu_a|y[30]~31_combout ;
wire \cpu|al_unit|Add0~112 ;
wire \cpu|al_unit|Add0~116_combout ;
wire \cpu|al_unit|Mux1~0_combout ;
wire \cpu|al_unit|Mux1~1_combout ;
wire \cpu|al_unit|Mux1~3_combout ;
wire \cpu|link|y[30]~28_combout ;
wire \in_port0[30]~input_o ;
wire \dmem|io_input_reg|io_imput_mux2x32|Selector1~0_combout ;
wire \dmem|io_data_mux|y[30]~30_combout ;
wire \cpu|link|y[30]~29_combout ;
wire \cpu|rf|register[12][30]~feeder_combout ;
wire \cpu|rf|register[12][30]~q ;
wire \cpu|rf|register[13][30]~feeder_combout ;
wire \cpu|rf|register[13][30]~q ;
wire \cpu|rf|qa[30]~333_combout ;
wire \cpu|rf|qa[30]~334_combout ;
wire \cpu|rf|register[24][30]~q ;
wire \cpu|rf|qa[30]~322_combout ;
wire \cpu|rf|qa[30]~323_combout ;
wire \cpu|rf|qa[30]~324_combout ;
wire \cpu|rf|qa[30]~318_combout ;
wire \cpu|rf|qa[30]~319_combout ;
wire \cpu|rf|qa[30]~327_combout ;
wire \cpu|rf|qa[30]~332_combout ;
wire \cpu|rf|qa[30]~335_combout ;
wire \cpu|rf|qa[29]~313_combout ;
wire \cpu|rf|qa[29]~314_combout ;
wire \cpu|rf|register[8][29]~q ;
wire \cpu|rf|register[9][29]~q ;
wire \cpu|rf|qa[29]~306_combout ;
wire \cpu|rf|register[10][29]~q ;
wire \cpu|rf|qa[29]~307_combout ;
wire \cpu|rf|qa[29]~310_combout ;
wire \cpu|rf|qa[29]~311_combout ;
wire \cpu|rf|qa[29]~312_combout ;
wire \cpu|rf|qa[29]~303_combout ;
wire \cpu|rf|qa[29]~304_combout ;
wire \cpu|rf|register[28][29]~q ;
wire \cpu|rf|register[24][29]~q ;
wire \cpu|rf|qa[29]~300_combout ;
wire \cpu|rf|qa[29]~301_combout ;
wire \cpu|rf|qa[29]~298_combout ;
wire \cpu|rf|qa[29]~299_combout ;
wire \cpu|rf|qa[29]~302_combout ;
wire \cpu|rf|qa[29]~305_combout ;
wire \cpu|rf|qa[29]~315_combout ;
wire \cpu|al_unit|ShiftLeft0~7_combout ;
wire \cpu|al_unit|Add0~19_combout ;
wire \cpu|al_unit|Mux16~1_combout ;
wire \cpu|rf|register[12][15]~q ;
wire \cpu|rf|qa[15]~273_combout ;
wire \cpu|rf|register[15][15]~q ;
wire \cpu|rf|qa[15]~274_combout ;
wire \cpu|rf|register[19][15]~q ;
wire \cpu|rf|qa[15]~263_combout ;
wire \cpu|rf|register[31][15]~q ;
wire \cpu|rf|qa[15]~264_combout ;
wire \cpu|rf|register[28][15]~q ;
wire \cpu|rf|register[24][15]~q ;
wire \cpu|rf|register[16][15]~q ;
wire \cpu|rf|qa[15]~260_combout ;
wire \cpu|rf|qa[15]~261_combout ;
wire \cpu|rf|qa[15]~262_combout ;
wire \cpu|rf|qa[15]~265_combout ;
wire \cpu|rf|register[3][15]~q ;
wire \cpu|rf|register[1][15]~q ;
wire \cpu|rf|register[5][15]~q ;
wire \cpu|rf|register[7][15]~q ;
wire \cpu|rf|register[4][15]~q ;
wire \cpu|rf|qa[15]~268_combout ;
wire \cpu|rf|qa[15]~269_combout ;
wire \cpu|rf|qa[15]~270_combout ;
wire \cpu|rf|qa[15]~271_combout ;
wire \cpu|rf|qa[15]~272_combout ;
wire \cpu|rf|qa[15]~275_combout ;
wire \cpu|alu_a|y[15]~16_combout ;
wire \cpu|al_unit|Mux16~4_combout ;
wire \cpu|al_unit|ShiftRight0~83_combout ;
wire \cpu|al_unit|ShiftRight0~84_combout ;
wire \cpu|al_unit|ShiftRight0~91_combout ;
wire \cpu|al_unit|Mux16~2_combout ;
wire \cpu|al_unit|Mux16~5_combout ;
wire \cpu|al_unit|Add0~61_combout ;
wire \cpu|al_unit|Mux16~6_combout ;
wire \cpu|al_unit|Mux16~7_combout ;
wire \cpu|al_unit|Mux16~8_combout ;
wire \cpu|link|y[15]~22_combout ;
wire \in_port1[15]~input_o ;
wire \dmem|io_input_reg|in_reg1[15]~feeder_combout ;
wire \in_port0[15]~input_o ;
wire \dmem|io_input_reg|io_imput_mux2x32|Selector16~0_combout ;
wire \dmem|io_data_mux|y[15]~15_combout ;
wire \cpu|link|y[15]~23_combout ;
wire \cpu|rf|register[2][15]~q ;
wire \cpu|rf|register[6][15]~q ;
wire \cpu|rf|qb[15]~118_combout ;
wire \cpu|rf|qb[15]~119_combout ;
wire \cpu|rf|qb[15]~120_combout ;
wire \cpu|rf|qb[15]~121_combout ;
wire \cpu|rf|register[22][15]~q ;
wire \cpu|rf|register[26][15]~feeder_combout ;
wire \cpu|rf|register[26][15]~q ;
wire \cpu|rf|qb[15]~110_combout ;
wire \cpu|rf|qb[15]~111_combout ;
wire \cpu|rf|register[20][15]~q ;
wire \cpu|rf|qb[15]~112_combout ;
wire \cpu|rf|qb[15]~113_combout ;
wire \cpu|rf|qb[15]~114_combout ;
wire \cpu|rf|register[27][15]~q ;
wire \cpu|rf|register[23][15]~q ;
wire \cpu|rf|qb[15]~115_combout ;
wire \cpu|rf|qb[15]~116_combout ;
wire \cpu|rf|qb[15]~117_combout ;
wire \cpu|rf|qb[15]~122_combout ;
wire \cpu|rf|register[14][15]~q ;
wire \cpu|rf|qb[15]~123_combout ;
wire \cpu|rf|register[13][15]~q ;
wire \cpu|rf|qb[15]~124_combout ;
wire \cpu|rf|qb[15]~125_combout ;
wire \cpu|alu_b|y[15]~2_combout ;
wire \cpu|al_unit|ShiftRight1~28_combout ;
wire \cpu|al_unit|ShiftRight1~29_combout ;
wire \cpu|al_unit|ShiftRight1~30_combout ;
wire \cpu|al_unit|ShiftRight1~37_combout ;
wire \cpu|al_unit|ShiftRight0~81_combout ;
wire \cpu|al_unit|ShiftRight0~82_combout ;
wire \cpu|al_unit|ShiftRight1~12_combout ;
wire \cpu|al_unit|ShiftRight0~79_combout ;
wire \cpu|al_unit|ShiftRight0~80_combout ;
wire \cpu|al_unit|Mux17~4_combout ;
wire \cpu|al_unit|Mux17~10_combout ;
wire \cpu|link|y[14]~20_combout ;
wire \cpu|link|y[14]~21_combout ;
wire \cpu|rf|register[11][14]~q ;
wire \cpu|rf|register[9][14]~q ;
wire \cpu|rf|qb[14]~156_combout ;
wire \cpu|rf|qb[14]~157_combout ;
wire \cpu|rf|qb[14]~162_combout ;
wire \cpu|rf|register[22][14]~feeder_combout ;
wire \cpu|rf|register[22][14]~q ;
wire \cpu|rf|register[26][14]~feeder_combout ;
wire \cpu|rf|register[26][14]~q ;
wire \cpu|rf|qb[14]~146_combout ;
wire \cpu|rf|qb[14]~147_combout ;
wire \cpu|rf|qb[14]~150_combout ;
wire \cpu|rf|qb[14]~151_combout ;
wire \cpu|rf|register[21][14]~q ;
wire \cpu|rf|qb[14]~148_combout ;
wire \cpu|rf|qb[14]~149_combout ;
wire \cpu|rf|qb[14]~152_combout ;
wire \cpu|rf|register[23][14]~q ;
wire \cpu|rf|qb[14]~153_combout ;
wire \cpu|rf|register[27][14]~q ;
wire \cpu|rf|qb[14]~154_combout ;
wire \cpu|rf|qb[14]~155_combout ;
wire \cpu|rf|qb[14]~165_combout ;
wire \cpu|rf|qb[14]~707_combout ;
wire \in_port0[24]~input_o ;
wire \dmem|io_input_reg|io_imput_mux2x32|Selector7~0_combout ;
wire \dmem|io_data_mux|y[24]~24_combout ;
wire \cpu|link|y[24]~47_combout ;
wire \cpu|rf|register[12][24]~q ;
wire \cpu|rf|qb[24]~484_combout ;
wire \cpu|rf|register[14][24]~q ;
wire \cpu|rf|qb[24]~485_combout ;
wire \cpu|rf|qb[24]~477_combout ;
wire \cpu|rf|qb[24]~478_combout ;
wire \cpu|rf|register[6][24]~q ;
wire \cpu|rf|register[7][24]~q ;
wire \cpu|rf|register[5][24]~q ;
wire \cpu|rf|register[4][24]~q ;
wire \cpu|rf|qb[24]~479_combout ;
wire \cpu|rf|qb[24]~480_combout ;
wire \cpu|rf|qb[24]~482_combout ;
wire \cpu|rf|qb[24]~483_combout ;
wire \cpu|rf|register[26][24]~q ;
wire \cpu|rf|qb[24]~467_combout ;
wire \cpu|rf|qb[24]~468_combout ;
wire \cpu|rf|qb[24]~474_combout ;
wire \cpu|rf|qb[24]~475_combout ;
wire \cpu|rf|register[25][24]~q ;
wire \cpu|rf|register[21][24]~q ;
wire \cpu|rf|qb[24]~469_combout ;
wire \cpu|rf|qb[24]~470_combout ;
wire \cpu|rf|register[24][24]~q ;
wire \cpu|rf|qb[24]~471_combout ;
wire \cpu|rf|qb[24]~472_combout ;
wire \cpu|rf|qb[24]~473_combout ;
wire \cpu|rf|qb[24]~476_combout ;
wire \cpu|rf|qb[24]~486_combout ;
wire \cpu|al_unit|ShiftLeft0~112_combout ;
wire \cpu|al_unit|ShiftLeft0~113_combout ;
wire \cpu|al_unit|ShiftLeft0~114_combout ;
wire \cpu|al_unit|Mux3~3_combout ;
wire \cpu|al_unit|Mux3~5_combout ;
wire \cpu|al_unit|Add0~108_combout ;
wire \cpu|al_unit|Mux3~6_combout ;
wire \cpu|al_unit|Mux3~7_combout ;
wire \cpu|al_unit|Mux3~8_combout ;
wire \cpu|al_unit|Mux3~9_combout ;
wire \cpu|link|y[28]~54_combout ;
wire \in_port1[28]~input_o ;
wire \dmem|io_input_reg|in_reg1[28]~feeder_combout ;
wire \in_port0[28]~input_o ;
wire \dmem|io_input_reg|io_imput_mux2x32|Selector3~0_combout ;
wire \dmem|io_data_mux|y[28]~28_combout ;
wire \cpu|link|y[28]~55_combout ;
wire \cpu|rf|register[15][28]~feeder_combout ;
wire \cpu|rf|register[15][28]~q ;
wire \cpu|rf|qa[28]~593_combout ;
wire \cpu|rf|qa[28]~594_combout ;
wire \cpu|rf|register[9][28]~q ;
wire \cpu|rf|register[10][28]~q ;
wire \cpu|rf|qa[28]~576_combout ;
wire \cpu|rf|qa[28]~577_combout ;
wire \cpu|rf|qa[28]~578_combout ;
wire \cpu|rf|qa[28]~579_combout ;
wire \cpu|rf|register[21][28]~q ;
wire \cpu|rf|register[17][28]~q ;
wire \cpu|rf|qa[28]~580_combout ;
wire \cpu|rf|qa[28]~581_combout ;
wire \cpu|rf|qa[28]~582_combout ;
wire \cpu|rf|qa[28]~583_combout ;
wire \cpu|rf|qa[28]~584_combout ;
wire \cpu|rf|qa[28]~587_combout ;
wire \cpu|rf|register[3][28]~feeder_combout ;
wire \cpu|rf|register[3][28]~q ;
wire \cpu|rf|register[2][28]~q ;
wire \cpu|rf|qa[28]~590_combout ;
wire \cpu|rf|register[7][28]~feeder_combout ;
wire \cpu|rf|register[7][28]~q ;
wire \cpu|rf|register[4][28]~q ;
wire \cpu|rf|qa[28]~588_combout ;
wire \cpu|rf|qa[28]~589_combout ;
wire \cpu|rf|qa[28]~591_combout ;
wire \cpu|rf|qa[28]~592_combout ;
wire \cpu|rf|qa[28]~595_combout ;
wire \cpu|br_adr|p4[25]~47 ;
wire \cpu|br_adr|p4[26]~49 ;
wire \cpu|br_adr|p4[27]~51 ;
wire \cpu|br_adr|p4[28]~52_combout ;
wire \cpu|nextpc|Mux3~0_combout ;
wire \cpu|nextpc|Mux3~1_combout ;
wire \cpu|pcplus4|p4[28]~52_combout ;
wire \cpu|br_adr|p4[28]~53 ;
wire \cpu|br_adr|p4[29]~55 ;
wire \cpu|br_adr|p4[30]~57 ;
wire \cpu|br_adr|p4[31]~58_combout ;
wire \cpu|nextpc|Mux0~0_combout ;
wire \cpu|nextpc|Mux0~1_combout ;
wire \cpu|pcplus4|p4[29]~55 ;
wire \cpu|pcplus4|p4[30]~57 ;
wire \cpu|pcplus4|p4[31]~58_combout ;
wire \cpu|al_unit|Add0~139_combout ;
wire \cpu|al_unit|Add0~126_combout ;
wire \cpu|alu_a|y[31]~32_combout ;
wire \cpu|al_unit|Add0~117 ;
wire \cpu|al_unit|Add0~127_combout ;
wire \cpu|al_unit|Mux0~0_combout ;
wire \cpu|al_unit|ShiftLeft0~106_combout ;
wire \cpu|al_unit|Add0~129_combout ;
wire \cpu|al_unit|Add0~130_combout ;
wire \cpu|al_unit|ShiftLeft0~108_combout ;
wire \cpu|al_unit|ShiftLeft0~109_combout ;
wire \cpu|al_unit|Add0~132_combout ;
wire \cpu|al_unit|Add0~133_combout ;
wire \cpu|al_unit|Add0~59_combout ;
wire \cpu|al_unit|Add0~134_combout ;
wire \cpu|al_unit|ShiftLeft0~55_combout ;
wire \cpu|al_unit|ShiftLeft0~56_combout ;
wire \cpu|al_unit|ShiftLeft0~78_combout ;
wire \cpu|al_unit|ShiftLeft0~75_combout ;
wire \cpu|al_unit|ShiftLeft0~79_combout ;
wire \cpu|al_unit|Add0~135_combout ;
wire \cpu|al_unit|Add0~140_combout ;
wire \cpu|al_unit|Mux0~1_combout ;
wire \cpu|al_unit|Mux0~2_combout ;
wire \cpu|link|y[31]~30_combout ;
wire \in_port1[31]~input_o ;
wire \dmem|io_input_reg|in_reg1[31]~feeder_combout ;
wire \in_port0[31]~input_o ;
wire \dmem|io_input_reg|io_imput_mux2x32|Selector0~0_combout ;
wire \dmem|io_data_mux|y[31]~31_combout ;
wire \cpu|link|y[31]~31_combout ;
wire \cpu|rf|register[2][31]~feeder_combout ;
wire \cpu|rf|register[2][31]~q ;
wire \cpu|rf|register[7][31]~feeder_combout ;
wire \cpu|rf|register[7][31]~q ;
wire \cpu|rf|qb[31]~77_combout ;
wire \cpu|rf|qb[31]~78_combout ;
wire \cpu|rf|qb[31]~80_combout ;
wire \cpu|rf|qb[31]~81_combout ;
wire \cpu|rf|register[19][31]~q ;
wire \cpu|rf|qb[31]~72_combout ;
wire \cpu|rf|register[31][31]~q ;
wire \cpu|rf|qb[31]~73_combout ;
wire \cpu|rf|register[17][31]~q ;
wire \cpu|rf|qb[31]~65_combout ;
wire \cpu|rf|qb[31]~66_combout ;
wire \cpu|rf|register[20][31]~feeder_combout ;
wire \cpu|rf|register[20][31]~q ;
wire \cpu|rf|register[16][31]~q ;
wire \cpu|rf|qb[31]~69_combout ;
wire \cpu|rf|qb[31]~70_combout ;
wire \cpu|rf|register[30][31]~q ;
wire \cpu|rf|qb[31]~67_combout ;
wire \cpu|rf|qb[31]~68_combout ;
wire \cpu|rf|qb[31]~71_combout ;
wire \cpu|rf|qb[31]~74_combout ;
wire \cpu|rf|qb[31]~82_combout ;
wire \cpu|rf|register[15][31]~feeder_combout ;
wire \cpu|rf|register[15][31]~q ;
wire \cpu|rf|register[13][31]~feeder_combout ;
wire \cpu|rf|register[13][31]~q ;
wire \cpu|rf|register[14][31]~q ;
wire \cpu|rf|qb[31]~83_combout ;
wire \cpu|rf|qb[31]~84_combout ;
wire \cpu|rf|qb[31]~85_combout ;
wire \cpu|alu_b|y[31]~0_combout ;
wire \cpu|al_unit|ShiftRight1~17_combout ;
wire \cpu|al_unit|ShiftRight1~22_combout ;
wire \cpu|al_unit|ShiftRight1~23_combout ;
wire \cpu|al_unit|ShiftRight0~51_combout ;
wire \cpu|al_unit|Mux14~2_combout ;
wire \cpu|al_unit|Mux14~3_combout ;
wire \cpu|al_unit|Mux14~4_combout ;
wire \cpu|al_unit|Mux14~5_combout ;
wire \cpu|al_unit|Mux14~6_combout ;
wire \cpu|al_unit|Mux14~7_combout ;
wire \cpu|link|y[17]~32_combout ;
wire \in_port1[17]~input_o ;
wire \in_port0[17]~input_o ;
wire \dmem|io_input_reg|io_imput_mux2x32|Selector14~0_combout ;
wire \dmem|io_data_mux|y[17]~17_combout ;
wire \cpu|link|y[17]~33_combout ;
wire \cpu|rf|register[15][17]~q ;
wire \cpu|rf|register[12][17]~q ;
wire \cpu|rf|qa[17]~373_combout ;
wire \cpu|rf|qa[17]~374_combout ;
wire \cpu|rf|qa[17]~358_combout ;
wire \cpu|rf|register[30][17]~q ;
wire \cpu|rf|qa[17]~359_combout ;
wire \cpu|rf|qa[17]~360_combout ;
wire \cpu|rf|register[28][17]~q ;
wire \cpu|rf|qa[17]~361_combout ;
wire \cpu|rf|qa[17]~362_combout ;
wire \cpu|rf|register[21][17]~feeder_combout ;
wire \cpu|rf|register[21][17]~q ;
wire \cpu|rf|qa[17]~356_combout ;
wire \cpu|rf|qa[17]~357_combout ;
wire \cpu|rf|qa[17]~365_combout ;
wire \cpu|rf|qa[17]~366_combout ;
wire \cpu|rf|register[11][17]~q ;
wire \cpu|rf|qa[17]~367_combout ;
wire \cpu|rf|register[2][17]~q ;
wire \cpu|rf|register[3][17]~q ;
wire \cpu|rf|register[1][17]~q ;
wire \cpu|rf|register[5][17]~q ;
wire \cpu|rf|register[4][17]~q ;
wire \cpu|rf|qa[17]~368_combout ;
wire \cpu|rf|qa[17]~369_combout ;
wire \cpu|rf|qa[17]~370_combout ;
wire \cpu|rf|qa[17]~371_combout ;
wire \cpu|rf|qa[17]~372_combout ;
wire \cpu|rf|qa[17]~375_combout ;
wire \cpu|rf|qa[17]~711_combout ;
wire \cpu|br_adr|p4[17]~30_combout ;
wire \cpu|nextpc|Mux14~0_combout ;
wire \cpu|nextpc|Mux14~1_combout ;
wire \cpu|pcplus4|p4[17]~31 ;
wire \cpu|pcplus4|p4[18]~33 ;
wire \cpu|pcplus4|p4[19]~34_combout ;
wire \cpu|al_unit|ShiftRight1~51_combout ;
wire \cpu|al_unit|ShiftRight1~52_combout ;
wire \cpu|al_unit|ShiftRight1~53_combout ;
wire \cpu|al_unit|s~53_combout ;
wire \cpu|al_unit|Add0~81_combout ;
wire \cpu|al_unit|Mux12~1_combout ;
wire \cpu|al_unit|Mux12~2_combout ;
wire \cpu|al_unit|Mux12~3_combout ;
wire \cpu|al_unit|Mux12~4_combout ;
wire \cpu|al_unit|Mux12~5_combout ;
wire \cpu|al_unit|Mux12~6_combout ;
wire \cpu|al_unit|Mux12~7_combout ;
wire \cpu|al_unit|Mux12~8_combout ;
wire \cpu|link|y[19]~36_combout ;
wire \in_port0[19]~input_o ;
wire \in_port1[19]~input_o ;
wire \dmem|io_input_reg|in_reg1[19]~feeder_combout ;
wire \dmem|io_input_reg|io_imput_mux2x32|Selector12~0_combout ;
wire \dmem|io_data_mux|y[19]~19_combout ;
wire \cpu|link|y[19]~37_combout ;
wire \cpu|rf|register[13][19]~q ;
wire \cpu|rf|register[14][19]~q ;
wire \cpu|rf|qb[19]~684_combout ;
wire \cpu|rf|qb[19]~685_combout ;
wire \cpu|rf|register[5][19]~q ;
wire \cpu|rf|register[6][19]~q ;
wire \cpu|rf|qb[19]~679_combout ;
wire \cpu|rf|qb[19]~680_combout ;
wire \cpu|rf|qb[19]~681_combout ;
wire \cpu|rf|qb[19]~682_combout ;
wire \cpu|rf|register[27][19]~q ;
wire \cpu|rf|register[23][19]~q ;
wire \cpu|rf|register[19][19]~q ;
wire \cpu|rf|qb[19]~676_combout ;
wire \cpu|rf|qb[19]~677_combout ;
wire \cpu|rf|register[29][19]~q ;
wire \cpu|rf|register[25][19]~q ;
wire \cpu|rf|register[21][19]~q ;
wire \cpu|rf|register[17][19]~q ;
wire \cpu|rf|qb[19]~669_combout ;
wire \cpu|rf|qb[19]~670_combout ;
wire \cpu|rf|register[28][19]~q ;
wire \cpu|rf|register[20][19]~q ;
wire \cpu|rf|register[16][19]~q ;
wire \cpu|rf|register[24][19]~q ;
wire \cpu|rf|qb[19]~673_combout ;
wire \cpu|rf|qb[19]~674_combout ;
wire \cpu|rf|register[30][19]~q ;
wire \cpu|rf|register[26][19]~feeder_combout ;
wire \cpu|rf|register[26][19]~q ;
wire \cpu|rf|qb[19]~671_combout ;
wire \cpu|rf|qb[19]~672_combout ;
wire \cpu|rf|qb[19]~675_combout ;
wire \cpu|rf|qb[19]~678_combout ;
wire \cpu|rf|qb[19]~683_combout ;
wire \cpu|rf|qb[19]~686_combout ;
wire \cpu|al_unit|ShiftRight0~35_combout ;
wire \cpu|al_unit|ShiftRight0~36_combout ;
wire \cpu|al_unit|ShiftRight0~75_combout ;
wire \cpu|al_unit|ShiftRight0~77_combout ;
wire \cpu|al_unit|Mux26~0_combout ;
wire \cpu|al_unit|Mux26~8_combout ;
wire \cpu|al_unit|Mux26~6_combout ;
wire \cpu|al_unit|Add0~30_combout ;
wire \cpu|al_unit|Mux26~2_combout ;
wire \cpu|al_unit|Mux26~3_combout ;
wire \cpu|al_unit|Mux26~4_combout ;
wire \cpu|al_unit|Mux26~5_combout ;
wire \cpu|al_unit|Mux26~7_combout ;
wire \cpu|al_unit|Mux26~9_combout ;
wire \in_port0[8]~input_o ;
wire \dmem|io_input_reg|in_reg0[8]~feeder_combout ;
wire \in_port1[8]~input_o ;
wire \dmem|io_input_reg|io_imput_mux2x32|Selector23~0_combout ;
wire \dmem|io_data_mux|y[8]~8_combout ;
wire \cpu|link|y[8]~9_combout ;
wire \cpu|rf|register[31][8]~q ;
wire \cpu|rf|register[27][8]~q ;
wire \cpu|rf|qb[8]~334_combout ;
wire \cpu|rf|register[28][8]~q ;
wire \cpu|rf|register[20][8]~q ;
wire \cpu|rf|qb[8]~331_combout ;
wire \cpu|rf|register[21][8]~q ;
wire \cpu|rf|register[17][8]~q ;
wire \cpu|rf|qb[8]~328_combout ;
wire \cpu|rf|register[25][8]~q ;
wire \cpu|rf|qb[8]~329_combout ;
wire \cpu|rf|qb[8]~332_combout ;
wire \cpu|rf|qb[8]~335_combout ;
wire \cpu|rf|register[8][8]~q ;
wire \cpu|rf|register[10][8]~q ;
wire \cpu|rf|qb[8]~336_combout ;
wire \cpu|rf|register[9][8]~q ;
wire \cpu|rf|qb[8]~337_combout ;
wire \cpu|rf|register[7][8]~feeder_combout ;
wire \cpu|rf|register[7][8]~q ;
wire \cpu|rf|register[6][8]~q ;
wire \cpu|rf|register[5][8]~feeder_combout ;
wire \cpu|rf|register[5][8]~q ;
wire \cpu|rf|register[4][8]~q ;
wire \cpu|rf|qb[8]~338_combout ;
wire \cpu|rf|qb[8]~339_combout ;
wire \cpu|rf|register[2][8]~q ;
wire \cpu|rf|qb[8]~340_combout ;
wire \cpu|rf|qb[8]~341_combout ;
wire \cpu|rf|qb[8]~342_combout ;
wire \cpu|rf|qb[8]~345_combout ;
wire \cpu|alu_b|y[8]~13_combout ;
wire \cpu|al_unit|ShiftRight1~25_combout ;
wire \cpu|al_unit|ShiftRight1~26_combout ;
wire \cpu|al_unit|ShiftRight1~27_combout ;
wire \cpu|al_unit|Mux25~8_combout ;
wire \cpu|al_unit|Mux25~6_combout ;
wire \cpu|al_unit|ShiftRight1~63_combout ;
wire \cpu|al_unit|ShiftRight1~62_combout ;
wire \cpu|al_unit|ShiftRight1~64_combout ;
wire \cpu|al_unit|Mux25~5_combout ;
wire \cpu|al_unit|Mux25~7_combout ;
wire \cpu|al_unit|Mux25~3_combout ;
wire \cpu|al_unit|Mux25~0_combout ;
wire \cpu|al_unit|Add0~33_combout ;
wire \cpu|al_unit|Mux25~1_combout ;
wire \cpu|al_unit|s~16_combout ;
wire \cpu|al_unit|ShiftLeft0~35_combout ;
wire \cpu|al_unit|Mux25~2_combout ;
wire \cpu|al_unit|Mux25~4_combout ;
wire \cpu|al_unit|Mux25~9_combout ;
wire \cpu|link|y[6]~4_combout ;
wire \in_port1[6]~input_o ;
wire \dmem|io_input_reg|io_imput_mux2x32|Selector25~0_combout ;
wire \dmem|io_data_mux|y[6]~6_combout ;
wire \cpu|link|y[6]~5_combout ;
wire \cpu|rf|register[3][6]~q ;
wire \cpu|rf|register[1][6]~q ;
wire \cpu|rf|qb[6]~220_combout ;
wire \cpu|rf|qb[6]~221_combout ;
wire \cpu|rf|register[9][6]~q ;
wire \cpu|rf|register[11][6]~q ;
wire \cpu|rf|register[10][6]~feeder_combout ;
wire \cpu|rf|register[10][6]~q ;
wire \cpu|rf|qb[6]~216_combout ;
wire \cpu|rf|qb[6]~217_combout ;
wire \cpu|rf|qb[6]~222_combout ;
wire \cpu|rf|register[30][6]~q ;
wire \cpu|rf|register[22][6]~q ;
wire \cpu|rf|register[18][6]~q ;
wire \cpu|rf|qb[6]~206_combout ;
wire \cpu|rf|qb[6]~207_combout ;
wire \cpu|rf|register[27][6]~q ;
wire \cpu|rf|register[23][6]~q ;
wire \cpu|rf|qb[6]~213_combout ;
wire \cpu|rf|qb[6]~214_combout ;
wire \cpu|rf|register[25][6]~feeder_combout ;
wire \cpu|rf|register[25][6]~q ;
wire \cpu|rf|register[29][6]~q ;
wire \cpu|rf|register[17][6]~q ;
wire \cpu|rf|qb[6]~208_combout ;
wire \cpu|rf|qb[6]~209_combout ;
wire \cpu|rf|register[28][6]~q ;
wire \cpu|rf|register[20][6]~q ;
wire \cpu|rf|register[24][6]~q ;
wire \cpu|rf|register[16][6]~q ;
wire \cpu|rf|qb[6]~210_combout ;
wire \cpu|rf|qb[6]~211_combout ;
wire \cpu|rf|qb[6]~212_combout ;
wire \cpu|rf|qb[6]~215_combout ;
wire \cpu|rf|qb[6]~225_combout ;
wire \cpu|alu_b|y[6]~7_combout ;
wire \cpu|al_unit|ShiftRight1~14_combout ;
wire \cpu|al_unit|ShiftRight0~31_combout ;
wire \cpu|al_unit|ShiftRight0~32_combout ;
wire \cpu|al_unit|Mux30~7_combout ;
wire \cpu|al_unit|Mux30~8_combout ;
wire \cpu|al_unit|Mux30~3_combout ;
wire \cpu|al_unit|Mux30~4_combout ;
wire \cpu|al_unit|Mux30~9_combout ;
wire \cpu|link|y[1]~62_combout ;
wire \in_port0[1]~input_o ;
wire \dmem|io_input_reg|in_reg0[1]~feeder_combout ;
wire \in_port1[1]~input_o ;
wire \dmem|io_input_reg|io_imput_mux2x32|Selector30~0_combout ;
wire \dmem|io_data_mux|y[1]~1_combout ;
wire \cpu|link|y[1]~63_combout ;
wire \cpu|rf|register[11][1]~q ;
wire \cpu|rf|register[9][1]~q ;
wire \cpu|rf|register[8][1]~feeder_combout ;
wire \cpu|rf|register[8][1]~q ;
wire \cpu|rf|qa[1]~656_combout ;
wire \cpu|rf|qa[1]~657_combout ;
wire \cpu|rf|qa[1]~669_combout ;
wire \cpu|rf|qa[1]~670_combout ;
wire \cpu|rf|qa[1]~671_combout ;
wire \cpu|rf|register[29][1]~feeder_combout ;
wire \cpu|rf|register[29][1]~q ;
wire \cpu|rf|qa[1]~658_combout ;
wire \cpu|rf|qa[1]~659_combout ;
wire \cpu|rf|register[30][1]~q ;
wire \cpu|rf|register[26][1]~feeder_combout ;
wire \cpu|rf|register[26][1]~q ;
wire \cpu|rf|qa[1]~660_combout ;
wire \cpu|rf|qa[1]~661_combout ;
wire \cpu|rf|register[16][1]~q ;
wire \cpu|rf|qa[1]~662_combout ;
wire \cpu|rf|qa[1]~663_combout ;
wire \cpu|rf|qa[1]~664_combout ;
wire \cpu|rf|register[27][1]~feeder_combout ;
wire \cpu|rf|register[27][1]~q ;
wire \cpu|rf|register[31][1]~q ;
wire \cpu|rf|register[19][1]~q ;
wire \cpu|rf|register[23][1]~feeder_combout ;
wire \cpu|rf|register[23][1]~q ;
wire \cpu|rf|qa[1]~665_combout ;
wire \cpu|rf|qa[1]~666_combout ;
wire \cpu|rf|qa[1]~667_combout ;
wire \cpu|rf|qa[1]~672_combout ;
wire \cpu|rf|qa[1]~675_combout ;
wire \cpu|alu_a|y[1]~4_combout ;
wire \cpu|al_unit|ShiftRight0~7_combout ;
wire \cpu|al_unit|ShiftRight1~8_combout ;
wire \cpu|al_unit|ShiftRight0~8_combout ;
wire \cpu|al_unit|ShiftRight0~24_combout ;
wire \cpu|al_unit|ShiftRight0~26_combout ;
wire \cpu|al_unit|ShiftRight0~65_combout ;
wire \cpu|al_unit|ShiftRight0~66_combout ;
wire \cpu|al_unit|ShiftRight0~13_combout ;
wire \cpu|al_unit|Mux27~10_combout ;
wire \cpu|al_unit|ShiftRight0~18_combout ;
wire \cpu|al_unit|ShiftRight1~77_combout ;
wire \cpu|al_unit|ShiftRight1~56_combout ;
wire \cpu|al_unit|Mux27~2_combout ;
wire \cpu|al_unit|Mux27~3_combout ;
wire \cpu|al_unit|ShiftLeft0~24_combout ;
wire \cpu|al_unit|ShiftLeft0~25_combout ;
wire \cpu|al_unit|ShiftLeft0~27_combout ;
wire \cpu|al_unit|ShiftLeft0~28_combout ;
wire \cpu|al_unit|Add0~27_combout ;
wire \cpu|al_unit|ShiftRight0~20_combout ;
wire \cpu|al_unit|ShiftRight0~19_combout ;
wire \cpu|al_unit|ShiftRight0~70_combout ;
wire \cpu|al_unit|ShiftRight0~68_combout ;
wire \cpu|al_unit|ShiftRight0~69_combout ;
wire \cpu|al_unit|ShiftRight0~71_combout ;
wire \cpu|al_unit|Mux27~4_combout ;
wire \cpu|al_unit|Mux27~5_combout ;
wire \cpu|al_unit|Mux27~6_combout ;
wire \cpu|al_unit|Mux27~7_combout ;
wire \cpu|al_unit|Mux27~8_combout ;
wire \cpu|al_unit|Mux27~9_combout ;
wire \in_port0[3]~input_o ;
wire \dmem|io_input_reg|in_reg0[3]~feeder_combout ;
wire \in_port1[3]~input_o ;
wire \dmem|io_input_reg|io_imput_mux2x32|Selector28~0_combout ;
wire \dmem|io_data_mux|y[3]~3_combout ;
wire \cpu|link|y[3]~65_combout ;
wire \cpu|rf|register[2][3]~q ;
wire \cpu|rf|register[6][3]~q ;
wire \cpu|rf|qa[3]~688_combout ;
wire \cpu|rf|qa[3]~689_combout ;
wire \cpu|rf|qa[3]~690_combout ;
wire \cpu|rf|qa[3]~691_combout ;
wire \cpu|rf|register[8][3]~q ;
wire \cpu|rf|qa[3]~686_combout ;
wire \cpu|rf|qa[3]~687_combout ;
wire \cpu|rf|qa[3]~692_combout ;
wire \cpu|rf|qa[3]~681_combout ;
wire \cpu|rf|qa[3]~678_combout ;
wire \cpu|rf|qa[3]~679_combout ;
wire \cpu|rf|qa[3]~682_combout ;
wire \cpu|rf|register[17][3]~feeder_combout ;
wire \cpu|rf|register[17][3]~q ;
wire \cpu|rf|qa[3]~676_combout ;
wire \cpu|rf|qa[3]~677_combout ;
wire \cpu|rf|qa[3]~683_combout ;
wire \cpu|rf|qa[3]~684_combout ;
wire \cpu|rf|qa[3]~685_combout ;
wire \cpu|rf|register[13][3]~q ;
wire \cpu|rf|register[14][3]~q ;
wire \cpu|rf|qa[3]~693_combout ;
wire \cpu|rf|qa[3]~694_combout ;
wire \cpu|rf|qa[3]~695_combout ;
wire \cpu|alu_a|y[3]~5_combout ;
wire \cpu|al_unit|s~14_combout ;
wire \cpu|al_unit|Add0~24_combout ;
wire \cpu|al_unit|ShiftRight0~62_combout ;
wire \cpu|al_unit|ShiftRight1~48_combout ;
wire \cpu|al_unit|ShiftRight0~63_combout ;
wire \cpu|al_unit|ShiftRight0~64_combout ;
wire \cpu|al_unit|Mux28~3_combout ;
wire \cpu|al_unit|Mux28~4_combout ;
wire \cpu|al_unit|Mux12~0_combout ;
wire \cpu|al_unit|Mux28~5_combout ;
wire \cpu|al_unit|Mux28~6_combout ;
wire \cpu|al_unit|Mux28~7_combout ;
wire \cpu|al_unit|Mux28~8_combout ;
wire \dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout ;
wire \dmem|io_input_reg|io_imput_mux2x32|Selector29~0_combout ;
wire \dmem|io_data_mux|y[2]~2_combout ;
wire \cpu|link|y[2]~61_combout ;
wire \cpu|rf|register[11][2]~q ;
wire \cpu|rf|register[9][2]~q ;
wire \cpu|rf|register[8][2]~q ;
wire \cpu|rf|register[10][2]~q ;
wire \cpu|rf|qa[2]~636_combout ;
wire \cpu|rf|qa[2]~637_combout ;
wire \cpu|rf|register[1][2]~q ;
wire \cpu|rf|qa[2]~650_combout ;
wire \cpu|rf|register[5][2]~q ;
wire \cpu|rf|qa[2]~648_combout ;
wire \cpu|rf|register[6][2]~q ;
wire \cpu|rf|register[7][2]~q ;
wire \cpu|rf|qa[2]~649_combout ;
wire \cpu|rf|qa[2]~651_combout ;
wire \cpu|rf|register[31][2]~q ;
wire \cpu|rf|qa[2]~645_combout ;
wire \cpu|rf|qa[2]~646_combout ;
wire \cpu|rf|register[18][2]~q ;
wire \cpu|rf|qa[2]~638_combout ;
wire \cpu|rf|qa[2]~639_combout ;
wire \cpu|rf|register[28][2]~q ;
wire \cpu|rf|qa[2]~642_combout ;
wire \cpu|rf|qa[2]~643_combout ;
wire \cpu|rf|qa[2]~640_combout ;
wire \cpu|rf|qa[2]~641_combout ;
wire \cpu|rf|qa[2]~644_combout ;
wire \cpu|rf|qa[2]~647_combout ;
wire \cpu|rf|qa[2]~652_combout ;
wire \cpu|rf|qa[2]~655_combout ;
wire \cpu|alu_a|y[2]~3_combout ;
wire \cpu|al_unit|ShiftRight0~86_combout ;
wire \cpu|al_unit|ShiftRight1~44_combout ;
wire \cpu|al_unit|ShiftRight1~45_combout ;
wire \cpu|al_unit|ShiftRight1~46_combout ;
wire \cpu|al_unit|ShiftRight0~87_combout ;
wire \cpu|al_unit|s~49_combout ;
wire \cpu|al_unit|ShiftRight1~65_combout ;
wire \cpu|al_unit|ShiftRight1~54_combout ;
wire \cpu|al_unit|ShiftRight1~66_combout ;
wire \cpu|al_unit|ShiftLeft0~39_combout ;
wire \cpu|al_unit|ShiftRight0~85_combout ;
wire \cpu|al_unit|Mux24~2_combout ;
wire \cpu|al_unit|Add0~36_combout ;
wire \cpu|al_unit|Mux24~3_combout ;
wire \cpu|al_unit|Mux24~4_combout ;
wire \cpu|al_unit|Mux24~5_combout ;
wire \cpu|al_unit|Mux24~6_combout ;
wire \cpu|al_unit|Mux24~8_combout ;
wire \in_port0[4]~input_o ;
wire \dmem|io_input_reg|in_reg0[4]~feeder_combout ;
wire \in_port1[4]~input_o ;
wire \dmem|io_input_reg|io_imput_mux2x32|Selector27~0_combout ;
wire \dmem|io_data_mux|y[4]~4_combout ;
wire \cpu|link|y[4]~59_combout ;
wire \cpu|rf|register[30][4]~q ;
wire \cpu|rf|register[26][4]~feeder_combout ;
wire \cpu|rf|register[26][4]~q ;
wire \cpu|rf|qb[4]~246_combout ;
wire \cpu|rf|qb[4]~247_combout ;
wire \cpu|rf|register[28][4]~feeder_combout ;
wire \cpu|rf|register[28][4]~q ;
wire \cpu|rf|register[24][4]~q ;
wire \cpu|rf|qb[4]~250_combout ;
wire \cpu|rf|qb[4]~251_combout ;
wire \cpu|rf|register[29][4]~feeder_combout ;
wire \cpu|rf|register[29][4]~q ;
wire \cpu|rf|register[21][4]~q ;
wire \cpu|rf|qb[4]~248_combout ;
wire \cpu|rf|qb[4]~249_combout ;
wire \cpu|rf|qb[4]~252_combout ;
wire \cpu|rf|qb[4]~253_combout ;
wire \cpu|rf|qb[4]~254_combout ;
wire \cpu|rf|qb[4]~255_combout ;
wire \cpu|rf|qb[4]~256_combout ;
wire \cpu|rf|qb[4]~257_combout ;
wire \cpu|rf|register[3][4]~q ;
wire \cpu|rf|register[7][4]~q ;
wire \cpu|rf|register[5][4]~q ;
wire \cpu|rf|qb[4]~258_combout ;
wire \cpu|rf|qb[4]~259_combout ;
wire \cpu|rf|register[1][4]~feeder_combout ;
wire \cpu|rf|register[1][4]~q ;
wire \cpu|rf|qb[4]~260_combout ;
wire \cpu|rf|qb[4]~261_combout ;
wire \cpu|rf|qb[4]~262_combout ;
wire \cpu|rf|qb[4]~265_combout ;
wire \cpu|alu_b|y[4]~9_combout ;
wire \cpu|al_unit|ShiftRight1~9_combout ;
wire \cpu|al_unit|ShiftRight1~11_combout ;
wire \cpu|al_unit|Mux29~3_combout ;
wire \cpu|al_unit|Mux29~4_combout ;
wire \cpu|al_unit|ShiftRight1~38_combout ;
wire \cpu|al_unit|ShiftRight1~41_combout ;
wire \cpu|al_unit|ShiftRight1~42_combout ;
wire \cpu|al_unit|Add0~21_combout ;
wire \cpu|al_unit|Mux29~8_combout ;
wire \cpu|al_unit|Mux29~9_combout ;
wire \cpu|al_unit|Mux29~10_combout ;
wire \cpu|al_unit|Mux29~11_combout ;
wire \cpu|al_unit|Mux29~14_combout ;
wire \cpu|al_unit|Mux29~17_combout ;
wire \in_port0[12]~input_o ;
wire \dmem|io_input_reg|in_reg0[12]~feeder_combout ;
wire \in_port1[12]~input_o ;
wire \dmem|io_input_reg|io_imput_mux2x32|Selector19~0_combout ;
wire \dmem|io_data_mux|y[12]~12_combout ;
wire \cpu|link|y[12]~17_combout ;
wire \cpu|rf|register[15][12]~feeder_combout ;
wire \cpu|rf|register[15][12]~q ;
wire \cpu|rf|register[12][12]~feeder_combout ;
wire \cpu|rf|register[12][12]~q ;
wire \cpu|rf|qa[12]~213_combout ;
wire \cpu|rf|qa[12]~214_combout ;
wire \cpu|rf|register[7][12]~q ;
wire \cpu|rf|qa[12]~208_combout ;
wire \cpu|rf|qa[12]~209_combout ;
wire \cpu|rf|qa[12]~211_combout ;
wire \cpu|rf|register[27][12]~q ;
wire \cpu|rf|register[31][12]~q ;
wire \cpu|rf|register[19][12]~q ;
wire \cpu|rf|register[23][12]~q ;
wire \cpu|rf|qa[12]~205_combout ;
wire \cpu|rf|qa[12]~206_combout ;
wire \cpu|rf|register[16][12]~q ;
wire \cpu|rf|qa[12]~202_combout ;
wire \cpu|rf|qa[12]~203_combout ;
wire \cpu|rf|qa[12]~200_combout ;
wire \cpu|rf|qa[12]~201_combout ;
wire \cpu|rf|qa[12]~204_combout ;
wire \cpu|rf|register[30][12]~feeder_combout ;
wire \cpu|rf|register[30][12]~q ;
wire \cpu|rf|register[18][12]~q ;
wire \cpu|rf|qa[12]~198_combout ;
wire \cpu|rf|qa[12]~199_combout ;
wire \cpu|rf|qa[12]~207_combout ;
wire \cpu|rf|qa[12]~212_combout ;
wire \cpu|rf|qa[12]~215_combout ;
wire \cpu|rf|qa[12]~706_combout ;
wire \cpu|nextpc|Mux19~0_combout ;
wire \cpu|nextpc|Mux19~1_combout ;
wire \cpu|pcplus4|p4[11]~19 ;
wire \cpu|pcplus4|p4[12]~21 ;
wire \cpu|pcplus4|p4[13]~22_combout ;
wire \cpu|br_adr|p4[12]~21 ;
wire \cpu|br_adr|p4[13]~23 ;
wire \cpu|br_adr|p4[14]~24_combout ;
wire \cpu|rf|qa[14]~708_combout ;
wire \cpu|nextpc|Mux17~0_combout ;
wire \cpu|nextpc|Mux17~1_combout ;
wire \cpu|pcplus4|p4[13]~23 ;
wire \cpu|pcplus4|p4[14]~25 ;
wire \cpu|pcplus4|p4[15]~27 ;
wire \cpu|pcplus4|p4[16]~28_combout ;
wire \cpu|al_unit|ShiftRight0~21_combout ;
wire \cpu|al_unit|Mux23~0_combout ;
wire \cpu|al_unit|ShiftRight0~92_combout ;
wire \cpu|al_unit|Mux15~2_combout ;
wire \cpu|al_unit|Add0~63_combout ;
wire \cpu|al_unit|Add0~64_combout ;
wire \cpu|al_unit|Add0~66_combout ;
wire \cpu|al_unit|Mux15~0_combout ;
wire \cpu|al_unit|ShiftLeft0~81_combout ;
wire \cpu|al_unit|ShiftLeft0~80_combout ;
wire \cpu|al_unit|ShiftLeft0~60_combout ;
wire \cpu|al_unit|ShiftLeft0~62_combout ;
wire \cpu|al_unit|ShiftLeft0~82_combout ;
wire \cpu|al_unit|Add0~68_combout ;
wire \cpu|al_unit|Add0~70_combout ;
wire \cpu|al_unit|ShiftRight0~27_combout ;
wire \cpu|al_unit|Add0~71_combout ;
wire \cpu|al_unit|Add0~73_combout ;
wire \cpu|al_unit|Mux15~1_combout ;
wire \cpu|al_unit|Mux15~3_combout ;
wire \cpu|link|y[16]~24_combout ;
wire \in_port1[16]~input_o ;
wire \in_port0[16]~input_o ;
wire \dmem|io_input_reg|io_imput_mux2x32|Selector15~0_combout ;
wire \dmem|io_data_mux|y[16]~16_combout ;
wire \cpu|link|y[16]~25_combout ;
wire \cpu|rf|register[15][16]~q ;
wire \cpu|rf|qa[16]~293_combout ;
wire \cpu|rf|qa[16]~294_combout ;
wire \cpu|rf|register[22][16]~feeder_combout ;
wire \cpu|rf|register[22][16]~q ;
wire \cpu|rf|qa[16]~278_combout ;
wire \cpu|rf|qa[16]~279_combout ;
wire \cpu|rf|register[28][16]~q ;
wire \cpu|rf|register[16][16]~q ;
wire \cpu|rf|qa[16]~282_combout ;
wire \cpu|rf|qa[16]~283_combout ;
wire \cpu|rf|qa[16]~284_combout ;
wire \cpu|rf|qa[16]~287_combout ;
wire \cpu|rf|register[1][16]~feeder_combout ;
wire \cpu|rf|register[1][16]~q ;
wire \cpu|rf|qa[16]~290_combout ;
wire \cpu|rf|register[4][16]~q ;
wire \cpu|rf|qa[16]~288_combout ;
wire \cpu|rf|register[7][16]~q ;
wire \cpu|rf|register[6][16]~q ;
wire \cpu|rf|qa[16]~289_combout ;
wire \cpu|rf|qa[16]~291_combout ;
wire \cpu|rf|qa[16]~292_combout ;
wire \cpu|rf|qa[16]~295_combout ;
wire \cpu|al_unit|ShiftLeft0~5_combout ;
wire \cpu|rf|register[8][6]~feeder_combout ;
wire \cpu|rf|register[8][6]~q ;
wire \cpu|rf|qa[6]~76_combout ;
wire \cpu|rf|qa[6]~77_combout ;
wire \cpu|rf|register[26][6]~feeder_combout ;
wire \cpu|rf|register[26][6]~q ;
wire \cpu|rf|qa[6]~78_combout ;
wire \cpu|rf|qa[6]~79_combout ;
wire \cpu|rf|register[21][6]~feeder_combout ;
wire \cpu|rf|register[21][6]~q ;
wire \cpu|rf|qa[6]~80_combout ;
wire \cpu|rf|qa[6]~81_combout ;
wire \cpu|rf|qa[6]~84_combout ;
wire \cpu|rf|register[19][6]~q ;
wire \cpu|rf|qa[6]~85_combout ;
wire \cpu|rf|register[31][6]~q ;
wire \cpu|rf|qa[6]~86_combout ;
wire \cpu|rf|qa[6]~87_combout ;
wire \cpu|rf|qa[6]~92_combout ;
wire \cpu|rf|qa[6]~95_combout ;
wire \cpu|al_unit|ShiftLeft0~2_combout ;
wire \cpu|rf|register[25][11]~q ;
wire \cpu|rf|register[29][11]~q ;
wire \cpu|rf|qa[11]~177_combout ;
wire \cpu|rf|register[30][11]~feeder_combout ;
wire \cpu|rf|register[30][11]~q ;
wire \cpu|rf|register[22][11]~q ;
wire \cpu|rf|register[26][11]~feeder_combout ;
wire \cpu|rf|register[26][11]~q ;
wire \cpu|rf|register[18][11]~q ;
wire \cpu|rf|qa[11]~178_combout ;
wire \cpu|rf|qa[11]~179_combout ;
wire \cpu|rf|register[20][11]~q ;
wire \cpu|rf|register[28][11]~q ;
wire \cpu|rf|register[16][11]~q ;
wire \cpu|rf|qa[11]~180_combout ;
wire \cpu|rf|qa[11]~181_combout ;
wire \cpu|rf|qa[11]~182_combout ;
wire \cpu|rf|register[27][11]~feeder_combout ;
wire \cpu|rf|register[27][11]~q ;
wire \cpu|rf|register[31][11]~q ;
wire \cpu|rf|register[19][11]~q ;
wire \cpu|rf|qa[11]~183_combout ;
wire \cpu|rf|qa[11]~184_combout ;
wire \cpu|rf|qa[11]~185_combout ;
wire \cpu|rf|register[2][11]~q ;
wire \cpu|rf|register[3][11]~q ;
wire \cpu|rf|register[1][11]~q ;
wire \cpu|rf|register[7][11]~q ;
wire \cpu|rf|register[4][11]~q ;
wire \cpu|rf|qa[11]~188_combout ;
wire \cpu|rf|qa[11]~189_combout ;
wire \cpu|rf|qa[11]~190_combout ;
wire \cpu|rf|qa[11]~191_combout ;
wire \cpu|rf|qa[11]~192_combout ;
wire \cpu|rf|qa[11]~195_combout ;
wire \cpu|al_unit|ShiftLeft0~4_combout ;
wire \cpu|al_unit|ShiftLeft0~6_combout ;
wire \cpu|al_unit|ShiftLeft0~13_combout ;
wire \cpu|al_unit|Mux29~16_combout ;
wire \cpu|al_unit|Mux20~1_combout ;
wire \cpu|al_unit|Mux20~2_combout ;
wire \cpu|al_unit|s~50_combout ;
wire \cpu|al_unit|Mux20~3_combout ;
wire \cpu|al_unit|ShiftRight1~69_combout ;
wire \cpu|al_unit|ShiftRight1~70_combout ;
wire \cpu|al_unit|Mux20~4_combout ;
wire \cpu|al_unit|Mux20~5_combout ;
wire \cpu|al_unit|ShiftRight0~90_combout ;
wire \cpu|al_unit|Mux20~0_combout ;
wire \cpu|al_unit|Mux20~6_combout ;
wire \cpu|al_unit|Mux19~2_combout ;
wire \cpu|al_unit|ShiftRight0~67_combout ;
wire \cpu|al_unit|ShiftRight1~71_combout ;
wire \cpu|al_unit|ShiftRight1~72_combout ;
wire \cpu|al_unit|s~22_combout ;
wire \cpu|al_unit|Mux19~3_combout ;
wire \cpu|al_unit|ShiftLeft0~59_combout ;
wire \cpu|al_unit|ShiftLeft0~40_combout ;
wire \cpu|al_unit|ShiftLeft0~42_combout ;
wire \cpu|al_unit|ShiftLeft0~63_combout ;
wire \cpu|al_unit|ShiftLeft0~64_combout ;
wire \cpu|al_unit|Mux19~9_combout ;
wire \cpu|al_unit|Add0~51_combout ;
wire \cpu|al_unit|Mux19~4_combout ;
wire \cpu|al_unit|Mux19~5_combout ;
wire \cpu|al_unit|Mux19~6_combout ;
wire \cpu|al_unit|Mux19~7_combout ;
wire \cpu|al_unit|Mux19~8_combout ;
wire \cpu|al_unit|Equal0~2_combout ;
wire \cpu|al_unit|Equal0~1_combout ;
wire \cpu|al_unit|s~31_combout ;
wire \cpu|al_unit|Add0~84_combout ;
wire \cpu|al_unit|Mux11~2_combout ;
wire \cpu|al_unit|Mux11~3_combout ;
wire \cpu|al_unit|Mux11~4_combout ;
wire \cpu|al_unit|Mux11~5_combout ;
wire \cpu|al_unit|Mux11~6_combout ;
wire \cpu|al_unit|Mux11~7_combout ;
wire \cpu|al_unit|Mux11~8_combout ;
wire \cpu|al_unit|Equal0~3_combout ;
wire \dmem|io_output_reg|Decoder0~0_combout ;
wire \cpu|al_unit|s~32_combout ;
wire \cpu|al_unit|Mux9~4_combout ;
wire \cpu|al_unit|ShiftRight0~78_combout ;
wire \cpu|al_unit|ShiftRight0~93_combout ;
wire \cpu|al_unit|Mux9~5_combout ;
wire \cpu|al_unit|ShiftLeft0~103_combout ;
wire \cpu|al_unit|ShiftLeft0~100_combout ;
wire \cpu|al_unit|ShiftLeft0~102_combout ;
wire \cpu|al_unit|ShiftLeft0~104_combout ;
wire \cpu|al_unit|ShiftLeft0~105_combout ;
wire \cpu|al_unit|ShiftLeft0~73_combout ;
wire \cpu|al_unit|Mux9~6_combout ;
wire \cpu|al_unit|Add0~90_combout ;
wire \cpu|al_unit|Mux9~7_combout ;
wire \cpu|al_unit|Mux9~8_combout ;
wire \cpu|al_unit|s~34_combout ;
wire \cpu|al_unit|Mux9~9_combout ;
wire \cpu|al_unit|Mux9~10_combout ;
wire \cpu|al_unit|s~35_combout ;
wire \cpu|al_unit|Mux7~4_combout ;
wire \cpu|al_unit|ShiftRight0~94_combout ;
wire \cpu|al_unit|ShiftLeft0~44_combout ;
wire \cpu|al_unit|ShiftLeft0~96_combout ;
wire \cpu|al_unit|ShiftLeft0~129_combout ;
wire \cpu|al_unit|Mux7~2_combout ;
wire \cpu|al_unit|Mux7~3_combout ;
wire \cpu|al_unit|Mux7~11_combout ;
wire \cpu|al_unit|Mux7~5_combout ;
wire \cpu|al_unit|s~36_combout ;
wire \cpu|al_unit|Add0~96_combout ;
wire \cpu|al_unit|Mux7~6_combout ;
wire \cpu|al_unit|Mux7~7_combout ;
wire \cpu|al_unit|Mux7~9_combout ;
wire \cpu|al_unit|Mux7~10_combout ;
wire \cpu|al_unit|Equal0~4_combout ;
wire \cpu|al_unit|Equal0~5_combout ;
wire \cpu|al_unit|Equal0~6_combout ;
wire \cpu|al_unit|Equal0~7_combout ;
wire \cpu|al_unit|Equal0~8_combout ;
wire \cpu|al_unit|Equal0~9_combout ;
wire \cpu|cu|pcsource[0]~2_combout ;
wire \cpu|nextpc|Mux24~0_combout ;
wire \cpu|nextpc|Mux24~1_combout ;
wire \cpu|ip|q[7]~_wirecell_combout ;
wire \cpu|rf|qa[6]~700_combout ;
wire \cpu|nextpc|Mux25~0_combout ;
wire \cpu|nextpc|Mux25~1_combout ;
wire \cpu|ip|q[6]~_wirecell_combout ;
wire \cpu|link|y[5]~2_combout ;
wire \cpu|link|y[5]~1_combout ;
wire \in_port1[5]~input_o ;
wire \in_port0[5]~input_o ;
wire \dmem|io_input_reg|in_reg0[5]~feeder_combout ;
wire \dmem|io_input_reg|io_imput_mux2x32|Selector26~0_combout ;
wire \dmem|io_data_mux|y[5]~5_combout ;
wire \cpu|link|y[5]~3_combout ;
wire \cpu|rf|register[3][5]~feeder_combout ;
wire \cpu|rf|register[3][5]~q ;
wire \cpu|rf|register[6][5]~feeder_combout ;
wire \cpu|rf|register[6][5]~q ;
wire \cpu|rf|qa[5]~67_combout ;
wire \cpu|rf|qa[5]~68_combout ;
wire \cpu|rf|qa[5]~70_combout ;
wire \cpu|rf|qa[5]~71_combout ;
wire \cpu|rf|register[9][5]~q ;
wire \cpu|rf|register[8][5]~q ;
wire \cpu|rf|qa[5]~63_combout ;
wire \cpu|rf|qa[5]~64_combout ;
wire \cpu|rf|qa[5]~72_combout ;
wire \cpu|rf|qa[5]~53_combout ;
wire \cpu|rf|qa[5]~56_combout ;
wire \cpu|rf|register[20][5]~q ;
wire \cpu|rf|qa[5]~57_combout ;
wire \cpu|rf|qa[5]~54_combout ;
wire \cpu|rf|qa[5]~55_combout ;
wire \cpu|rf|qa[5]~58_combout ;
wire \cpu|rf|qa[5]~61_combout ;
wire \cpu|rf|qa[5]~75_combout ;
wire \cpu|rf|qa[5]~699_combout ;
wire \cpu|nextpc|Mux26~0_combout ;
wire \cpu|nextpc|Mux26~1_combout ;
wire \cpu|ip|q[5]~_wirecell_combout ;
wire \cpu|pcplus4|p4[4]~4_combout ;
wire \cpu|rf|qa[4]~698_combout ;
wire \cpu|nextpc|Mux27~0_combout ;
wire \cpu|nextpc|Mux27~1_combout ;
wire \cpu|ip|q[4]~_wirecell_combout ;
wire \cpu|br_adr|p4[3]~2_combout ;
wire \cpu|nextpc|Mux28~0_combout ;
wire \cpu|nextpc|Mux28~1_combout ;
wire \cpu|ip|q[3]~_wirecell_combout ;
wire \cpu|rf|qa[2]~696_combout ;
wire \cpu|nextpc|Mux29~0_combout ;
wire \cpu|nextpc|Mux29~1_combout ;
wire \cpu|ip|q[2]~_wirecell_combout ;
wire \cpu|rf|qa[4]~62_combout ;
wire \cpu|rf|qa[0]~603_combout ;
wire \cpu|rf|qa[0]~604_combout ;
wire \cpu|rf|register[29][0]~q ;
wire \cpu|rf|qa[0]~598_combout ;
wire \cpu|rf|qa[0]~599_combout ;
wire \cpu|rf|register[24][0]~q ;
wire \cpu|rf|register[16][0]~q ;
wire \cpu|rf|qa[0]~600_combout ;
wire \cpu|rf|qa[0]~601_combout ;
wire \cpu|rf|qa[0]~602_combout ;
wire \cpu|rf|qa[0]~605_combout ;
wire \cpu|rf|register[9][0]~q ;
wire \cpu|rf|register[11][0]~q ;
wire \cpu|rf|register[10][0]~q ;
wire \cpu|rf|qa[0]~606_combout ;
wire \cpu|rf|qa[0]~607_combout ;
wire \cpu|rf|register[3][0]~q ;
wire \cpu|rf|register[7][0]~q ;
wire \cpu|rf|register[4][0]~feeder_combout ;
wire \cpu|rf|register[4][0]~q ;
wire \cpu|rf|register[5][0]~q ;
wire \cpu|rf|qa[0]~608_combout ;
wire \cpu|rf|qa[0]~609_combout ;
wire \cpu|rf|qa[0]~611_combout ;
wire \cpu|rf|qa[0]~612_combout ;
wire \cpu|rf|qa[0]~615_combout ;
wire \cpu|nextpc|Mux31~2_combout ;
wire \cpu|nextpc|Mux30~2_combout ;
wire \cpu|rf|qa[8]~702_combout ;
wire \cpu|nextpc|Mux23~0_combout ;
wire \cpu|nextpc|Mux23~1_combout ;
wire \cpu|rf|qa[9]~703_combout ;
wire \cpu|nextpc|Mux22~0_combout ;
wire \cpu|nextpc|Mux22~1_combout ;
wire \cpu|br_adr|p4[10]~16_combout ;
wire \cpu|nextpc|Mux21~1_combout ;
wire \cpu|rf|qa[11]~705_combout ;
wire \cpu|nextpc|Mux20~0_combout ;
wire \cpu|nextpc|Mux20~1_combout ;
wire \cpu|rf|qa[13]~707_combout ;
wire \cpu|br_adr|p4[13]~22_combout ;
wire \cpu|nextpc|Mux18~0_combout ;
wire \cpu|nextpc|Mux18~1_combout ;
wire \cpu|br_adr|p4[15]~26_combout ;
wire \cpu|nextpc|Mux16~0_combout ;
wire \cpu|nextpc|Mux16~1_combout ;
wire \cpu|nextpc|Mux13~0_combout ;
wire \cpu|nextpc|Mux13~1_combout ;
wire \cpu|rf|qa[21]~715_combout ;
wire \cpu|br_adr|p4[21]~38_combout ;
wire \cpu|nextpc|Mux10~0_combout ;
wire \cpu|nextpc|Mux10~1_combout ;
wire \cpu|rf|register[13][23]~q ;
wire \cpu|rf|register[12][23]~q ;
wire \cpu|rf|register[14][23]~q ;
wire \cpu|rf|qa[23]~493_combout ;
wire \cpu|rf|qa[23]~494_combout ;
wire \cpu|rf|register[5][23]~feeder_combout ;
wire \cpu|rf|register[5][23]~q ;
wire \cpu|rf|register[4][23]~q ;
wire \cpu|rf|register[6][23]~q ;
wire \cpu|rf|qa[23]~488_combout ;
wire \cpu|rf|qa[23]~489_combout ;
wire \cpu|rf|qa[23]~490_combout ;
wire \cpu|rf|qa[23]~491_combout ;
wire \cpu|rf|qa[23]~492_combout ;
wire \cpu|rf|register[27][23]~q ;
wire \cpu|rf|register[31][23]~q ;
wire \cpu|rf|qa[23]~484_combout ;
wire \cpu|rf|register[24][23]~q ;
wire \cpu|rf|qa[23]~480_combout ;
wire \cpu|rf|qa[23]~481_combout ;
wire \cpu|rf|register[22][23]~q ;
wire \cpu|rf|qa[23]~478_combout ;
wire \cpu|rf|qa[23]~479_combout ;
wire \cpu|rf|qa[23]~482_combout ;
wire \cpu|rf|qa[23]~485_combout ;
wire \cpu|rf|qa[23]~495_combout ;
wire \cpu|rf|qa[23]~717_combout ;
wire \cpu|br_adr|p4[23]~42_combout ;
wire \cpu|nextpc|Mux8~0_combout ;
wire \cpu|nextpc|Mux8~1_combout ;
wire \cpu|br_adr|p4[26]~48_combout ;
wire \cpu|rf|qa[26]~720_combout ;
wire \cpu|nextpc|Mux5~0_combout ;
wire \cpu|nextpc|Mux5~1_combout ;
wire \cpu|rf|qa[27]~721_combout ;
wire \cpu|nextpc|Mux4~0_combout ;
wire \cpu|nextpc|Mux4~1_combout ;
wire \cpu|br_adr|p4[29]~54_combout ;
wire \cpu|nextpc|Mux2~0_combout ;
wire \cpu|nextpc|Mux2~1_combout ;
wire \cpu|br_adr|p4[30]~56_combout ;
wire \cpu|nextpc|Mux1~0_combout ;
wire \cpu|pcplus4|p4[30]~56_combout ;
wire \cpu|nextpc|Mux1~1_combout ;
wire \cpu|al_unit|Mux31~6_combout ;
wire \cpu|al_unit|Mux31~3_combout ;
wire \cpu|al_unit|Mux31~0_combout ;
wire \cpu|al_unit|Add0~14_combout ;
wire \cpu|al_unit|Mux31~1_combout ;
wire \cpu|al_unit|Mux31~2_combout ;
wire \cpu|al_unit|Mux31~4_combout ;
wire \cpu|al_unit|Mux31~5_combout ;
wire \cpu|al_unit|ShiftLeft0~16_combout ;
wire \cpu|al_unit|ShiftRight0~14_combout ;
wire \cpu|al_unit|ShiftRight0~15_combout ;
wire \cpu|al_unit|ShiftRight0~9_combout ;
wire \cpu|al_unit|ShiftRight0~10_combout ;
wire \cpu|al_unit|ShiftRight0~11_combout ;
wire \cpu|al_unit|ShiftRight0~16_combout ;
wire \cpu|al_unit|ShiftRight0~28_combout ;
wire \cpu|al_unit|Mux31~7_combout ;
wire \cpu|al_unit|Mux23~2_combout ;
wire \cpu|al_unit|Mux23~1_combout ;
wire \cpu|al_unit|Mux23~3_combout ;
wire \cpu|rf|register[11][8]~q ;
wire \cpu|rf|qa[8]~116_combout ;
wire \cpu|rf|qa[8]~117_combout ;
wire \cpu|rf|register[19][8]~q ;
wire \cpu|rf|register[23][8]~q ;
wire \cpu|rf|qa[8]~125_combout ;
wire \cpu|rf|qa[8]~126_combout ;
wire \cpu|rf|register[22][8]~q ;
wire \cpu|rf|register[30][8]~q ;
wire \cpu|rf|register[18][8]~q ;
wire \cpu|rf|qa[8]~118_combout ;
wire \cpu|rf|qa[8]~119_combout ;
wire \cpu|rf|qa[8]~127_combout ;
wire \cpu|rf|register[3][8]~q ;
wire \cpu|rf|qa[8]~128_combout ;
wire \cpu|rf|qa[8]~129_combout ;
wire \cpu|rf|qa[8]~131_combout ;
wire \cpu|rf|qa[8]~132_combout ;
wire \cpu|rf|qa[8]~135_combout ;
wire \cpu|al_unit|s~20_combout ;
wire \cpu|al_unit|s~18_combout ;
wire \cpu|al_unit|Add0~39_combout ;
wire \cpu|al_unit|ShiftRight0~88_combout ;
wire \cpu|al_unit|Mux23~4_combout ;
wire \cpu|al_unit|Mux23~5_combout ;
wire \cpu|al_unit|s~19_combout ;
wire \cpu|al_unit|Mux23~6_combout ;
wire \cpu|al_unit|Mux23~7_combout ;
wire \cpu|al_unit|Mux23~8_combout ;
wire \cpu|al_unit|Mux23~9_combout ;
wire \cpu|al_unit|ShiftLeft0~110_combout ;
wire \cpu|al_unit|ShiftLeft0~111_combout ;
wire \cpu|al_unit|Mux8~1_combout ;
wire \cpu|al_unit|Mux8~2_combout ;
wire \cpu|al_unit|Mux8~3_combout ;
wire \cpu|al_unit|s~55_combout ;
wire \cpu|al_unit|Add0~93_combout ;
wire \cpu|al_unit|Mux8~0_combout ;
wire \cpu|al_unit|Mux8~4_combout ;
wire \cpu|al_unit|Mux8~5_combout ;
wire \cpu|al_unit|Mux8~6_combout ;
wire \cpu|al_unit|Mux8~7_combout ;
wire \dmem|write_data_enable~0_combout ;
wire \dmem|io_output_reg|Decoder0~1_combout ;
wire \dmem|io_output_reg|out_port0[8]~feeder_combout ;
wire \dmem|io_output_reg|out_port0[17]~feeder_combout ;
wire \dmem|io_output_reg|out_port0[20]~feeder_combout ;
wire \dmem|io_output_reg|out_port0[22]~feeder_combout ;
wire \dmem|io_output_reg|out_port0[29]~feeder_combout ;
wire \dmem|io_output_reg|Decoder0~2_combout ;
wire \dmem|io_output_reg|Decoder0~3_combout ;
wire \dmem|io_output_reg|Decoder0~4_combout ;
wire \dmem|io_output_reg|out_port1[1]~feeder_combout ;
wire \dmem|io_output_reg|out_port1[2]~feeder_combout ;
wire \dmem|io_output_reg|out_port1[5]~feeder_combout ;
wire \dmem|io_output_reg|out_port1[10]~feeder_combout ;
wire \dmem|io_output_reg|out_port1[11]~feeder_combout ;
wire \dmem|io_output_reg|out_port1[13]~feeder_combout ;
wire \dmem|io_output_reg|out_port1[16]~feeder_combout ;
wire \dmem|io_output_reg|out_port1[18]~feeder_combout ;
wire \dmem|io_output_reg|out_port1[21]~feeder_combout ;
wire \dmem|io_output_reg|out_port1[23]~feeder_combout ;
wire \dmem|io_output_reg|out_port1[27]~feeder_combout ;
wire \dmem|io_output_reg|out_port1[29]~feeder_combout ;
wire \dmem|io_output_reg|out_port1[30]~feeder_combout ;
wire \dmem|io_output_reg|out_port2[0]~feeder_combout ;
wire \dmem|io_output_reg|Decoder0~5_combout ;
wire \dmem|io_output_reg|out_port2[2]~feeder_combout ;
wire \dmem|io_output_reg|out_port2[3]~feeder_combout ;
wire \dmem|io_output_reg|out_port2[5]~feeder_combout ;
wire \dmem|io_output_reg|out_port2[8]~feeder_combout ;
wire \dmem|io_output_reg|out_port2[11]~feeder_combout ;
wire \dmem|io_output_reg|out_port2[12]~feeder_combout ;
wire \dmem|io_output_reg|out_port2[13]~feeder_combout ;
wire \dmem|io_output_reg|out_port2[16]~feeder_combout ;
wire \dmem|io_output_reg|out_port2[23]~feeder_combout ;
wire \dmem|io_output_reg|out_port2[24]~feeder_combout ;
wire \dmem|io_output_reg|out_port2[25]~feeder_combout ;
wire \dmem|io_output_reg|out_port2[26]~feeder_combout ;
wire \dmem|io_output_reg|out_port2[27]~feeder_combout ;
wire \dmem|io_output_reg|out_port2[29]~feeder_combout ;
wire \dmem|io_output_reg|out_port2[31]~feeder_combout ;
wire \dmem|write_data_enable~1_combout ;
wire [4:0] \cpu|wn ;
wire [31:0] \cpu|ip|q ;
wire [31:0] \dmem|io_output_reg|out_port0 ;
wire [31:0] \dmem|io_input_reg|in_reg1 ;
wire [31:0] \dmem|io_input_reg|in_reg0 ;
wire [31:0] \imem|irom|altsyncram_component|auto_generated|q_a ;
wire [31:0] \dmem|io_output_reg|out_port1 ;
wire [31:0] \dmem|io_output_reg|out_port2 ;
wire [31:0] \dmem|dram|altsyncram_component|auto_generated|q_a ;

wire [35:0] \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \dmem|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \dmem|dram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;

assign \imem|irom|altsyncram_component|auto_generated|q_a [0] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \imem|irom|altsyncram_component|auto_generated|q_a [1] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \imem|irom|altsyncram_component|auto_generated|q_a [2] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \imem|irom|altsyncram_component|auto_generated|q_a [3] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \imem|irom|altsyncram_component|auto_generated|q_a [4] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \imem|irom|altsyncram_component|auto_generated|q_a [5] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \imem|irom|altsyncram_component|auto_generated|q_a [6] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \imem|irom|altsyncram_component|auto_generated|q_a [7] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \imem|irom|altsyncram_component|auto_generated|q_a [8] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \imem|irom|altsyncram_component|auto_generated|q_a [9] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \imem|irom|altsyncram_component|auto_generated|q_a [10] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \imem|irom|altsyncram_component|auto_generated|q_a [11] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \imem|irom|altsyncram_component|auto_generated|q_a [12] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \imem|irom|altsyncram_component|auto_generated|q_a [13] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \imem|irom|altsyncram_component|auto_generated|q_a [14] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \imem|irom|altsyncram_component|auto_generated|q_a [15] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \imem|irom|altsyncram_component|auto_generated|q_a [16] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \imem|irom|altsyncram_component|auto_generated|q_a [17] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \imem|irom|altsyncram_component|auto_generated|q_a [18] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \imem|irom|altsyncram_component|auto_generated|q_a [19] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];
assign \imem|irom|altsyncram_component|auto_generated|q_a [20] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [20];
assign \imem|irom|altsyncram_component|auto_generated|q_a [21] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [21];
assign \imem|irom|altsyncram_component|auto_generated|q_a [22] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [22];
assign \imem|irom|altsyncram_component|auto_generated|q_a [23] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [23];
assign \imem|irom|altsyncram_component|auto_generated|q_a [24] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [24];
assign \imem|irom|altsyncram_component|auto_generated|q_a [25] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [25];
assign \imem|irom|altsyncram_component|auto_generated|q_a [26] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [26];
assign \imem|irom|altsyncram_component|auto_generated|q_a [27] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [27];
assign \imem|irom|altsyncram_component|auto_generated|q_a [28] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [28];
assign \imem|irom|altsyncram_component|auto_generated|q_a [29] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [29];
assign \imem|irom|altsyncram_component|auto_generated|q_a [30] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [30];
assign \imem|irom|altsyncram_component|auto_generated|q_a [31] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [31];

assign \dmem|dram|altsyncram_component|auto_generated|q_a [0] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [1] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [2] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [3] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [4] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [5] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [6] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [7] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [8] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [9] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [10] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [11] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [12] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [13] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];

assign \dmem|dram|altsyncram_component|auto_generated|q_a [14] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [15] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [16] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [2];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [17] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [3];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [18] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [4];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [19] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [5];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [20] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [6];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [21] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [7];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [22] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [8];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [23] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [9];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [24] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [10];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [25] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [11];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [26] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [12];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [27] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [13];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [28] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [14];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [29] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [15];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [30] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [16];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [31] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [17];

// Location: LCCOMB_X71_Y58_N20
cycloneiv_lcell_comb \cpu|al_unit|Add0~17 (
// Equation(s):
// \cpu|al_unit|Add0~17_combout  = ((\cpu|alu_a|y[1]~4_combout  $ (\cpu|al_unit|Add0~16_combout  $ (\cpu|al_unit|Add0~15 )))) # (GND)
// \cpu|al_unit|Add0~18  = CARRY((\cpu|alu_a|y[1]~4_combout  & ((!\cpu|al_unit|Add0~15 ) # (!\cpu|al_unit|Add0~16_combout ))) # (!\cpu|alu_a|y[1]~4_combout  & (!\cpu|al_unit|Add0~16_combout  & !\cpu|al_unit|Add0~15 )))

	.dataa(\cpu|alu_a|y[1]~4_combout ),
	.datab(\cpu|al_unit|Add0~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~15 ),
	.combout(\cpu|al_unit|Add0~17_combout ),
	.cout(\cpu|al_unit|Add0~18 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~17 .lut_mask = 16'h962B;
defparam \cpu|al_unit|Add0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y57_N6
cycloneiv_lcell_comb \cpu|al_unit|Add0~45 (
// Equation(s):
// \cpu|al_unit|Add0~45_combout  = (\cpu|al_unit|Add0~44_combout  & ((\cpu|alu_a|y[10]~11_combout  & (!\cpu|al_unit|Add0~43 )) # (!\cpu|alu_a|y[10]~11_combout  & ((\cpu|al_unit|Add0~43 ) # (GND))))) # (!\cpu|al_unit|Add0~44_combout  & 
// ((\cpu|alu_a|y[10]~11_combout  & (\cpu|al_unit|Add0~43  & VCC)) # (!\cpu|alu_a|y[10]~11_combout  & (!\cpu|al_unit|Add0~43 ))))
// \cpu|al_unit|Add0~46  = CARRY((\cpu|al_unit|Add0~44_combout  & ((!\cpu|al_unit|Add0~43 ) # (!\cpu|alu_a|y[10]~11_combout ))) # (!\cpu|al_unit|Add0~44_combout  & (!\cpu|alu_a|y[10]~11_combout  & !\cpu|al_unit|Add0~43 )))

	.dataa(\cpu|al_unit|Add0~44_combout ),
	.datab(\cpu|alu_a|y[10]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~43 ),
	.combout(\cpu|al_unit|Add0~45_combout ),
	.cout(\cpu|al_unit|Add0~46 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~45 .lut_mask = 16'h692B;
defparam \cpu|al_unit|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y57_N8
cycloneiv_lcell_comb \cpu|al_unit|Add0~48 (
// Equation(s):
// \cpu|al_unit|Add0~48_combout  = ((\cpu|alu_a|y[11]~12_combout  $ (\cpu|al_unit|Add0~47_combout  $ (\cpu|al_unit|Add0~46 )))) # (GND)
// \cpu|al_unit|Add0~49  = CARRY((\cpu|alu_a|y[11]~12_combout  & ((!\cpu|al_unit|Add0~46 ) # (!\cpu|al_unit|Add0~47_combout ))) # (!\cpu|alu_a|y[11]~12_combout  & (!\cpu|al_unit|Add0~47_combout  & !\cpu|al_unit|Add0~46 )))

	.dataa(\cpu|alu_a|y[11]~12_combout ),
	.datab(\cpu|al_unit|Add0~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~46 ),
	.combout(\cpu|al_unit|Add0~48_combout ),
	.cout(\cpu|al_unit|Add0~49 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~48 .lut_mask = 16'h962B;
defparam \cpu|al_unit|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y57_N14
cycloneiv_lcell_comb \cpu|al_unit|Add0~57 (
// Equation(s):
// \cpu|al_unit|Add0~57_combout  = (\cpu|al_unit|Add0~56_combout  & ((\cpu|alu_a|y[14]~15_combout  & (!\cpu|al_unit|Add0~55 )) # (!\cpu|alu_a|y[14]~15_combout  & ((\cpu|al_unit|Add0~55 ) # (GND))))) # (!\cpu|al_unit|Add0~56_combout  & 
// ((\cpu|alu_a|y[14]~15_combout  & (\cpu|al_unit|Add0~55  & VCC)) # (!\cpu|alu_a|y[14]~15_combout  & (!\cpu|al_unit|Add0~55 ))))
// \cpu|al_unit|Add0~58  = CARRY((\cpu|al_unit|Add0~56_combout  & ((!\cpu|al_unit|Add0~55 ) # (!\cpu|alu_a|y[14]~15_combout ))) # (!\cpu|al_unit|Add0~56_combout  & (!\cpu|alu_a|y[14]~15_combout  & !\cpu|al_unit|Add0~55 )))

	.dataa(\cpu|al_unit|Add0~56_combout ),
	.datab(\cpu|alu_a|y[14]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~55 ),
	.combout(\cpu|al_unit|Add0~57_combout ),
	.cout(\cpu|al_unit|Add0~58 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~57 .lut_mask = 16'h692B;
defparam \cpu|al_unit|Add0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y57_N20
cycloneiv_lcell_comb \cpu|al_unit|Add0~75 (
// Equation(s):
// \cpu|al_unit|Add0~75_combout  = ((\cpu|al_unit|Add0~74_combout  $ (\cpu|alu_a|y[17]~18_combout  $ (\cpu|al_unit|Add0~67 )))) # (GND)
// \cpu|al_unit|Add0~76  = CARRY((\cpu|al_unit|Add0~74_combout  & (\cpu|alu_a|y[17]~18_combout  & !\cpu|al_unit|Add0~67 )) # (!\cpu|al_unit|Add0~74_combout  & ((\cpu|alu_a|y[17]~18_combout ) # (!\cpu|al_unit|Add0~67 ))))

	.dataa(\cpu|al_unit|Add0~74_combout ),
	.datab(\cpu|alu_a|y[17]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~67 ),
	.combout(\cpu|al_unit|Add0~75_combout ),
	.cout(\cpu|al_unit|Add0~76 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~75 .lut_mask = 16'h964D;
defparam \cpu|al_unit|Add0~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y56_N8
cycloneiv_lcell_comb \cpu|al_unit|Add0~105 (
// Equation(s):
// \cpu|al_unit|Add0~105_combout  = ((\cpu|alu_a|y[27]~28_combout  $ (\cpu|al_unit|Add0~104_combout  $ (\cpu|al_unit|Add0~103 )))) # (GND)
// \cpu|al_unit|Add0~106  = CARRY((\cpu|alu_a|y[27]~28_combout  & ((!\cpu|al_unit|Add0~103 ) # (!\cpu|al_unit|Add0~104_combout ))) # (!\cpu|alu_a|y[27]~28_combout  & (!\cpu|al_unit|Add0~104_combout  & !\cpu|al_unit|Add0~103 )))

	.dataa(\cpu|alu_a|y[27]~28_combout ),
	.datab(\cpu|al_unit|Add0~104_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~103 ),
	.combout(\cpu|al_unit|Add0~105_combout ),
	.cout(\cpu|al_unit|Add0~106 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~105 .lut_mask = 16'h962B;
defparam \cpu|al_unit|Add0~105 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N2
cycloneiv_lcell_comb \cpu|br_adr|p4[2]~0 (
// Equation(s):
// \cpu|br_adr|p4[2]~0_combout  = (\cpu|pcplus4|p4[2]~0_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [0] $ (VCC))) # (!\cpu|pcplus4|p4[2]~0_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [0] & VCC))
// \cpu|br_adr|p4[2]~1  = CARRY((\cpu|pcplus4|p4[2]~0_combout  & \imem|irom|altsyncram_component|auto_generated|q_a [0]))

	.dataa(\cpu|pcplus4|p4[2]~0_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|br_adr|p4[2]~0_combout ),
	.cout(\cpu|br_adr|p4[2]~1 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[2]~0 .lut_mask = 16'h6688;
defparam \cpu|br_adr|p4[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N6
cycloneiv_lcell_comb \cpu|br_adr|p4[4]~4 (
// Equation(s):
// \cpu|br_adr|p4[4]~4_combout  = ((\cpu|pcplus4|p4[4]~4_combout  $ (\imem|irom|altsyncram_component|auto_generated|q_a [2] $ (!\cpu|br_adr|p4[3]~3 )))) # (GND)
// \cpu|br_adr|p4[4]~5  = CARRY((\cpu|pcplus4|p4[4]~4_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [2]) # (!\cpu|br_adr|p4[3]~3 ))) # (!\cpu|pcplus4|p4[4]~4_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [2] & 
// !\cpu|br_adr|p4[3]~3 )))

	.dataa(\cpu|pcplus4|p4[4]~4_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[3]~3 ),
	.combout(\cpu|br_adr|p4[4]~4_combout ),
	.cout(\cpu|br_adr|p4[4]~5 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[4]~4 .lut_mask = 16'h698E;
defparam \cpu|br_adr|p4[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N8
cycloneiv_lcell_comb \cpu|br_adr|p4[5]~6 (
// Equation(s):
// \cpu|br_adr|p4[5]~6_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [3] & ((\cpu|pcplus4|p4[5]~6_combout  & (\cpu|br_adr|p4[4]~5  & VCC)) # (!\cpu|pcplus4|p4[5]~6_combout  & (!\cpu|br_adr|p4[4]~5 )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [3] & ((\cpu|pcplus4|p4[5]~6_combout  & (!\cpu|br_adr|p4[4]~5 )) # (!\cpu|pcplus4|p4[5]~6_combout  & ((\cpu|br_adr|p4[4]~5 ) # (GND)))))
// \cpu|br_adr|p4[5]~7  = CARRY((\imem|irom|altsyncram_component|auto_generated|q_a [3] & (!\cpu|pcplus4|p4[5]~6_combout  & !\cpu|br_adr|p4[4]~5 )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [3] & ((!\cpu|br_adr|p4[4]~5 ) # 
// (!\cpu|pcplus4|p4[5]~6_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [3]),
	.datab(\cpu|pcplus4|p4[5]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[4]~5 ),
	.combout(\cpu|br_adr|p4[5]~6_combout ),
	.cout(\cpu|br_adr|p4[5]~7 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[5]~6 .lut_mask = 16'h9617;
defparam \cpu|br_adr|p4[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N10
cycloneiv_lcell_comb \cpu|br_adr|p4[6]~8 (
// Equation(s):
// \cpu|br_adr|p4[6]~8_combout  = ((\imem|irom|altsyncram_component|auto_generated|q_a [4] $ (\cpu|pcplus4|p4[6]~8_combout  $ (!\cpu|br_adr|p4[5]~7 )))) # (GND)
// \cpu|br_adr|p4[6]~9  = CARRY((\imem|irom|altsyncram_component|auto_generated|q_a [4] & ((\cpu|pcplus4|p4[6]~8_combout ) # (!\cpu|br_adr|p4[5]~7 ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [4] & (\cpu|pcplus4|p4[6]~8_combout  & 
// !\cpu|br_adr|p4[5]~7 )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [4]),
	.datab(\cpu|pcplus4|p4[6]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[5]~7 ),
	.combout(\cpu|br_adr|p4[6]~8_combout ),
	.cout(\cpu|br_adr|p4[6]~9 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[6]~8 .lut_mask = 16'h698E;
defparam \cpu|br_adr|p4[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N12
cycloneiv_lcell_comb \cpu|br_adr|p4[7]~10 (
// Equation(s):
// \cpu|br_adr|p4[7]~10_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [5] & ((\cpu|pcplus4|p4[7]~10_combout  & (\cpu|br_adr|p4[6]~9  & VCC)) # (!\cpu|pcplus4|p4[7]~10_combout  & (!\cpu|br_adr|p4[6]~9 )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [5] & ((\cpu|pcplus4|p4[7]~10_combout  & (!\cpu|br_adr|p4[6]~9 )) # (!\cpu|pcplus4|p4[7]~10_combout  & ((\cpu|br_adr|p4[6]~9 ) # (GND)))))
// \cpu|br_adr|p4[7]~11  = CARRY((\imem|irom|altsyncram_component|auto_generated|q_a [5] & (!\cpu|pcplus4|p4[7]~10_combout  & !\cpu|br_adr|p4[6]~9 )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [5] & ((!\cpu|br_adr|p4[6]~9 ) # 
// (!\cpu|pcplus4|p4[7]~10_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [5]),
	.datab(\cpu|pcplus4|p4[7]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[6]~9 ),
	.combout(\cpu|br_adr|p4[7]~10_combout ),
	.cout(\cpu|br_adr|p4[7]~11 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[7]~10 .lut_mask = 16'h9617;
defparam \cpu|br_adr|p4[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X78_Y53_N14
cycloneiv_lcell_comb \cpu|pcplus4|p4[8]~12 (
// Equation(s):
// \cpu|pcplus4|p4[8]~12_combout  = (\cpu|ip|q [8] & (!\cpu|pcplus4|p4[7]~11  & VCC)) # (!\cpu|ip|q [8] & (\cpu|pcplus4|p4[7]~11  $ (GND)))
// \cpu|pcplus4|p4[8]~13  = CARRY((!\cpu|ip|q [8] & !\cpu|pcplus4|p4[7]~11 ))

	.dataa(\cpu|ip|q [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[7]~11 ),
	.combout(\cpu|pcplus4|p4[8]~12_combout ),
	.cout(\cpu|pcplus4|p4[8]~13 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[8]~12 .lut_mask = 16'h5A05;
defparam \cpu|pcplus4|p4[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N14
cycloneiv_lcell_comb \cpu|br_adr|p4[8]~12 (
// Equation(s):
// \cpu|br_adr|p4[8]~12_combout  = ((\cpu|pcplus4|p4[8]~12_combout  $ (\imem|irom|altsyncram_component|auto_generated|q_a [6] $ (!\cpu|br_adr|p4[7]~11 )))) # (GND)
// \cpu|br_adr|p4[8]~13  = CARRY((\cpu|pcplus4|p4[8]~12_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [6]) # (!\cpu|br_adr|p4[7]~11 ))) # (!\cpu|pcplus4|p4[8]~12_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [6] & 
// !\cpu|br_adr|p4[7]~11 )))

	.dataa(\cpu|pcplus4|p4[8]~12_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[7]~11 ),
	.combout(\cpu|br_adr|p4[8]~12_combout ),
	.cout(\cpu|br_adr|p4[8]~13 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[8]~12 .lut_mask = 16'h698E;
defparam \cpu|br_adr|p4[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N16
cycloneiv_lcell_comb \cpu|br_adr|p4[9]~14 (
// Equation(s):
// \cpu|br_adr|p4[9]~14_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [7] & ((\cpu|pcplus4|p4[9]~14_combout  & (\cpu|br_adr|p4[8]~13  & VCC)) # (!\cpu|pcplus4|p4[9]~14_combout  & (!\cpu|br_adr|p4[8]~13 )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [7] & ((\cpu|pcplus4|p4[9]~14_combout  & (!\cpu|br_adr|p4[8]~13 )) # (!\cpu|pcplus4|p4[9]~14_combout  & ((\cpu|br_adr|p4[8]~13 ) # (GND)))))
// \cpu|br_adr|p4[9]~15  = CARRY((\imem|irom|altsyncram_component|auto_generated|q_a [7] & (!\cpu|pcplus4|p4[9]~14_combout  & !\cpu|br_adr|p4[8]~13 )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [7] & ((!\cpu|br_adr|p4[8]~13 ) # 
// (!\cpu|pcplus4|p4[9]~14_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [7]),
	.datab(\cpu|pcplus4|p4[9]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[8]~13 ),
	.combout(\cpu|br_adr|p4[9]~14_combout ),
	.cout(\cpu|br_adr|p4[9]~15 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[9]~14 .lut_mask = 16'h9617;
defparam \cpu|br_adr|p4[9]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N20
cycloneiv_lcell_comb \cpu|br_adr|p4[11]~18 (
// Equation(s):
// \cpu|br_adr|p4[11]~18_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [9] & ((\cpu|pcplus4|p4[11]~18_combout  & (\cpu|br_adr|p4[10]~17  & VCC)) # (!\cpu|pcplus4|p4[11]~18_combout  & (!\cpu|br_adr|p4[10]~17 )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [9] & ((\cpu|pcplus4|p4[11]~18_combout  & (!\cpu|br_adr|p4[10]~17 )) # (!\cpu|pcplus4|p4[11]~18_combout  & ((\cpu|br_adr|p4[10]~17 ) # (GND)))))
// \cpu|br_adr|p4[11]~19  = CARRY((\imem|irom|altsyncram_component|auto_generated|q_a [9] & (!\cpu|pcplus4|p4[11]~18_combout  & !\cpu|br_adr|p4[10]~17 )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [9] & ((!\cpu|br_adr|p4[10]~17 ) # 
// (!\cpu|pcplus4|p4[11]~18_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [9]),
	.datab(\cpu|pcplus4|p4[11]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[10]~17 ),
	.combout(\cpu|br_adr|p4[11]~18_combout ),
	.cout(\cpu|br_adr|p4[11]~19 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[11]~18 .lut_mask = 16'h9617;
defparam \cpu|br_adr|p4[11]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X78_Y53_N22
cycloneiv_lcell_comb \cpu|pcplus4|p4[12]~20 (
// Equation(s):
// \cpu|pcplus4|p4[12]~20_combout  = (\cpu|ip|q [12] & (!\cpu|pcplus4|p4[11]~19  & VCC)) # (!\cpu|ip|q [12] & (\cpu|pcplus4|p4[11]~19  $ (GND)))
// \cpu|pcplus4|p4[12]~21  = CARRY((!\cpu|ip|q [12] & !\cpu|pcplus4|p4[11]~19 ))

	.dataa(gnd),
	.datab(\cpu|ip|q [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[11]~19 ),
	.combout(\cpu|pcplus4|p4[12]~20_combout ),
	.cout(\cpu|pcplus4|p4[12]~21 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[12]~20 .lut_mask = 16'h3C03;
defparam \cpu|pcplus4|p4[12]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X78_Y53_N26
cycloneiv_lcell_comb \cpu|pcplus4|p4[14]~24 (
// Equation(s):
// \cpu|pcplus4|p4[14]~24_combout  = (\cpu|ip|q [14] & (!\cpu|pcplus4|p4[13]~23  & VCC)) # (!\cpu|ip|q [14] & (\cpu|pcplus4|p4[13]~23  $ (GND)))
// \cpu|pcplus4|p4[14]~25  = CARRY((!\cpu|ip|q [14] & !\cpu|pcplus4|p4[13]~23 ))

	.dataa(gnd),
	.datab(\cpu|ip|q [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[13]~23 ),
	.combout(\cpu|pcplus4|p4[14]~24_combout ),
	.cout(\cpu|pcplus4|p4[14]~25 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[14]~24 .lut_mask = 16'h3C03;
defparam \cpu|pcplus4|p4[14]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N30
cycloneiv_lcell_comb \cpu|br_adr|p4[16]~28 (
// Equation(s):
// \cpu|br_adr|p4[16]~28_combout  = ((\cpu|pcplus4|p4[16]~28_combout  $ (\imem|irom|altsyncram_component|auto_generated|q_a [14] $ (!\cpu|br_adr|p4[15]~27 )))) # (GND)
// \cpu|br_adr|p4[16]~29  = CARRY((\cpu|pcplus4|p4[16]~28_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [14]) # (!\cpu|br_adr|p4[15]~27 ))) # (!\cpu|pcplus4|p4[16]~28_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [14] & 
// !\cpu|br_adr|p4[15]~27 )))

	.dataa(\cpu|pcplus4|p4[16]~28_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[15]~27 ),
	.combout(\cpu|br_adr|p4[16]~28_combout ),
	.cout(\cpu|br_adr|p4[16]~29 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[16]~28 .lut_mask = 16'h698E;
defparam \cpu|br_adr|p4[16]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y52_N2
cycloneiv_lcell_comb \cpu|br_adr|p4[18]~32 (
// Equation(s):
// \cpu|br_adr|p4[18]~32_combout  = ((\cpu|pcplus4|p4[18]~32_combout  $ (\cpu|immediate[16]~0_combout  $ (!\cpu|br_adr|p4[17]~31 )))) # (GND)
// \cpu|br_adr|p4[18]~33  = CARRY((\cpu|pcplus4|p4[18]~32_combout  & ((\cpu|immediate[16]~0_combout ) # (!\cpu|br_adr|p4[17]~31 ))) # (!\cpu|pcplus4|p4[18]~32_combout  & (\cpu|immediate[16]~0_combout  & !\cpu|br_adr|p4[17]~31 )))

	.dataa(\cpu|pcplus4|p4[18]~32_combout ),
	.datab(\cpu|immediate[16]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[17]~31 ),
	.combout(\cpu|br_adr|p4[18]~32_combout ),
	.cout(\cpu|br_adr|p4[18]~33 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[18]~32 .lut_mask = 16'h698E;
defparam \cpu|br_adr|p4[18]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y52_N6
cycloneiv_lcell_comb \cpu|br_adr|p4[20]~36 (
// Equation(s):
// \cpu|br_adr|p4[20]~36_combout  = ((\cpu|pcplus4|p4[20]~36_combout  $ (\cpu|immediate[16]~0_combout  $ (!\cpu|br_adr|p4[19]~35 )))) # (GND)
// \cpu|br_adr|p4[20]~37  = CARRY((\cpu|pcplus4|p4[20]~36_combout  & ((\cpu|immediate[16]~0_combout ) # (!\cpu|br_adr|p4[19]~35 ))) # (!\cpu|pcplus4|p4[20]~36_combout  & (\cpu|immediate[16]~0_combout  & !\cpu|br_adr|p4[19]~35 )))

	.dataa(\cpu|pcplus4|p4[20]~36_combout ),
	.datab(\cpu|immediate[16]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[19]~35 ),
	.combout(\cpu|br_adr|p4[20]~36_combout ),
	.cout(\cpu|br_adr|p4[20]~37 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[20]~36 .lut_mask = 16'h698E;
defparam \cpu|br_adr|p4[20]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y52_N10
cycloneiv_lcell_comb \cpu|br_adr|p4[22]~40 (
// Equation(s):
// \cpu|br_adr|p4[22]~40_combout  = ((\cpu|pcplus4|p4[22]~40_combout  $ (\cpu|immediate[16]~0_combout  $ (!\cpu|br_adr|p4[21]~39 )))) # (GND)
// \cpu|br_adr|p4[22]~41  = CARRY((\cpu|pcplus4|p4[22]~40_combout  & ((\cpu|immediate[16]~0_combout ) # (!\cpu|br_adr|p4[21]~39 ))) # (!\cpu|pcplus4|p4[22]~40_combout  & (\cpu|immediate[16]~0_combout  & !\cpu|br_adr|p4[21]~39 )))

	.dataa(\cpu|pcplus4|p4[22]~40_combout ),
	.datab(\cpu|immediate[16]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[21]~39 ),
	.combout(\cpu|br_adr|p4[22]~40_combout ),
	.cout(\cpu|br_adr|p4[22]~41 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[22]~40 .lut_mask = 16'h698E;
defparam \cpu|br_adr|p4[22]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y52_N20
cycloneiv_lcell_comb \cpu|br_adr|p4[27]~50 (
// Equation(s):
// \cpu|br_adr|p4[27]~50_combout  = (\cpu|immediate[16]~0_combout  & ((\cpu|pcplus4|p4[27]~50_combout  & (\cpu|br_adr|p4[26]~49  & VCC)) # (!\cpu|pcplus4|p4[27]~50_combout  & (!\cpu|br_adr|p4[26]~49 )))) # (!\cpu|immediate[16]~0_combout  & 
// ((\cpu|pcplus4|p4[27]~50_combout  & (!\cpu|br_adr|p4[26]~49 )) # (!\cpu|pcplus4|p4[27]~50_combout  & ((\cpu|br_adr|p4[26]~49 ) # (GND)))))
// \cpu|br_adr|p4[27]~51  = CARRY((\cpu|immediate[16]~0_combout  & (!\cpu|pcplus4|p4[27]~50_combout  & !\cpu|br_adr|p4[26]~49 )) # (!\cpu|immediate[16]~0_combout  & ((!\cpu|br_adr|p4[26]~49 ) # (!\cpu|pcplus4|p4[27]~50_combout ))))

	.dataa(\cpu|immediate[16]~0_combout ),
	.datab(\cpu|pcplus4|p4[27]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[26]~49 ),
	.combout(\cpu|br_adr|p4[27]~50_combout ),
	.cout(\cpu|br_adr|p4[27]~51 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[27]~50 .lut_mask = 16'h9617;
defparam \cpu|br_adr|p4[27]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y61_N12
cycloneiv_lcell_comb \cpu|rf|qa[5]~52 (
// Equation(s):
// \cpu|rf|qa[5]~52_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[21][5]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[17][5]~q ))))

	.dataa(\cpu|rf|register[17][5]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[21][5]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[5]~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[5]~52 .lut_mask = 16'hFC22;
defparam \cpu|rf|qa[5]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y63_N15
dffeas \cpu|rf|register[23][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[5]~3_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y63_N14
cycloneiv_lcell_comb \cpu|rf|qa[5]~59 (
// Equation(s):
// \cpu|rf|qa[5]~59_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|register[23][5]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (\cpu|rf|register[19][5]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[19][5]~q ),
	.datac(\cpu|rf|register[23][5]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[5]~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[5]~59 .lut_mask = 16'hAAE4;
defparam \cpu|rf|qa[5]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y63_N24
cycloneiv_lcell_comb \cpu|rf|qa[5]~60 (
// Equation(s):
// \cpu|rf|qa[5]~60_combout  = (\cpu|rf|qa[5]~59_combout  & ((\cpu|rf|register[31][5]~q ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\cpu|rf|qa[5]~59_combout  & (((\cpu|rf|register[27][5]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\cpu|rf|register[31][5]~q ),
	.datab(\cpu|rf|qa[5]~59_combout ),
	.datac(\cpu|rf|register[27][5]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[5]~60_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[5]~60 .lut_mask = 16'hB8CC;
defparam \cpu|rf|qa[5]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y57_N27
dffeas \cpu|rf|register[5][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[5][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y60_N23
dffeas \cpu|rf|register[14][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[5]~3_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y60_N17
dffeas \cpu|rf|register[12][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[5]~3_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y60_N16
cycloneiv_lcell_comb \cpu|rf|qa[5]~73 (
// Equation(s):
// \cpu|rf|qa[5]~73_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[14][5]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|rf|register[12][5]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|rf|register[14][5]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[12][5]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[5]~73_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[5]~73 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qa[5]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y60_N6
cycloneiv_lcell_comb \cpu|rf|qa[5]~74 (
// Equation(s):
// \cpu|rf|qa[5]~74_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[5]~73_combout  & ((\cpu|rf|register[15][5]~q ))) # (!\cpu|rf|qa[5]~73_combout  & (\cpu|rf|register[13][5]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[5]~73_combout ))))

	.dataa(\cpu|rf|register[13][5]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[15][5]~q ),
	.datad(\cpu|rf|qa[5]~73_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[5]~74_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[5]~74 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[5]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y57_N10
cycloneiv_lcell_comb \cpu|rf|qa[6]~82 (
// Equation(s):
// \cpu|rf|qa[6]~82_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[24][6]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[16][6]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[24][6]~q ),
	.datac(\cpu|rf|register[16][6]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[6]~82_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[6]~82 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[6]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y57_N12
cycloneiv_lcell_comb \cpu|rf|qa[6]~83 (
// Equation(s):
// \cpu|rf|qa[6]~83_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[6]~82_combout  & ((\cpu|rf|register[28][6]~q ))) # (!\cpu|rf|qa[6]~82_combout  & (\cpu|rf|register[20][6]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[6]~82_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[20][6]~q ),
	.datac(\cpu|rf|register[28][6]~q ),
	.datad(\cpu|rf|qa[6]~82_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[6]~83_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[6]~83 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[6]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y57_N23
dffeas \cpu|rf|register[6][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[6]~5_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y58_N1
dffeas \cpu|rf|register[5][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[6]~5_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y57_N9
dffeas \cpu|rf|register[4][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[4][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y58_N0
cycloneiv_lcell_comb \cpu|rf|qa[6]~88 (
// Equation(s):
// \cpu|rf|qa[6]~88_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[5][6]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[4][6]~q ))))

	.dataa(\cpu|rf|register[4][6]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[5][6]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[6]~88_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[6]~88 .lut_mask = 16'hFC22;
defparam \cpu|rf|qa[6]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y58_N11
dffeas \cpu|rf|register[7][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[6]~5_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y57_N22
cycloneiv_lcell_comb \cpu|rf|qa[6]~89 (
// Equation(s):
// \cpu|rf|qa[6]~89_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[6]~88_combout  & (\cpu|rf|register[7][6]~q )) # (!\cpu|rf|qa[6]~88_combout  & ((\cpu|rf|register[6][6]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[6]~88_combout ))))

	.dataa(\cpu|rf|register[7][6]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[6][6]~q ),
	.datad(\cpu|rf|qa[6]~88_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[6]~89_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[6]~89 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[6]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y58_N9
dffeas \cpu|rf|register[2][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[2][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y58_N18
cycloneiv_lcell_comb \cpu|rf|qa[6]~90 (
// Equation(s):
// \cpu|rf|qa[6]~90_combout  = (\cpu|rf|qa[4]~66_combout  & (((\cpu|rf|register[2][6]~q ) # (\cpu|rf|qa[4]~69_combout )))) # (!\cpu|rf|qa[4]~66_combout  & (\cpu|rf|register[1][6]~q  & ((!\cpu|rf|qa[4]~69_combout ))))

	.dataa(\cpu|rf|register[1][6]~q ),
	.datab(\cpu|rf|qa[4]~66_combout ),
	.datac(\cpu|rf|register[2][6]~q ),
	.datad(\cpu|rf|qa[4]~69_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[6]~90_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[6]~90 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qa[6]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y57_N30
cycloneiv_lcell_comb \cpu|rf|qa[6]~91 (
// Equation(s):
// \cpu|rf|qa[6]~91_combout  = (\cpu|rf|qa[6]~90_combout  & ((\cpu|rf|register[3][6]~q ) # ((!\cpu|rf|qa[4]~69_combout )))) # (!\cpu|rf|qa[6]~90_combout  & (((\cpu|rf|qa[4]~69_combout  & \cpu|rf|qa[6]~89_combout ))))

	.dataa(\cpu|rf|qa[6]~90_combout ),
	.datab(\cpu|rf|register[3][6]~q ),
	.datac(\cpu|rf|qa[4]~69_combout ),
	.datad(\cpu|rf|qa[6]~89_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[6]~91_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[6]~91 .lut_mask = 16'hDA8A;
defparam \cpu|rf|qa[6]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y60_N13
dffeas \cpu|rf|register[14][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[6]~5_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y60_N7
dffeas \cpu|rf|register[13][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[6]~5_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y60_N29
dffeas \cpu|rf|register[12][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[6]~5_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y60_N6
cycloneiv_lcell_comb \cpu|rf|qa[6]~93 (
// Equation(s):
// \cpu|rf|qa[6]~93_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[13][6]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[12][6]~q ))))

	.dataa(\cpu|rf|register[12][6]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[13][6]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[6]~93_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[6]~93 .lut_mask = 16'hFC22;
defparam \cpu|rf|qa[6]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y60_N11
dffeas \cpu|rf|register[15][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[6]~5_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y60_N12
cycloneiv_lcell_comb \cpu|rf|qa[6]~94 (
// Equation(s):
// \cpu|rf|qa[6]~94_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[6]~93_combout  & (\cpu|rf|register[15][6]~q )) # (!\cpu|rf|qa[6]~93_combout  & ((\cpu|rf|register[14][6]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[6]~93_combout ))))

	.dataa(\cpu|rf|register[15][6]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[14][6]~q ),
	.datad(\cpu|rf|qa[6]~93_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[6]~94_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[6]~94 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[6]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y64_N9
dffeas \cpu|rf|register[23][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[7]~7_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y64_N8
cycloneiv_lcell_comb \cpu|rf|qa[7]~103 (
// Equation(s):
// \cpu|rf|qa[7]~103_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[23][7]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[19][7]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[19][7]~q ),
	.datac(\cpu|rf|register[23][7]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[7]~103_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[7]~103 .lut_mask = 16'hFA44;
defparam \cpu|rf|qa[7]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y64_N12
cycloneiv_lcell_comb \cpu|rf|qa[7]~104 (
// Equation(s):
// \cpu|rf|qa[7]~104_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[7]~103_combout  & (\cpu|rf|register[31][7]~q )) # (!\cpu|rf|qa[7]~103_combout  & ((\cpu|rf|register[27][7]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[7]~103_combout ))))

	.dataa(\cpu|rf|register[31][7]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[27][7]~q ),
	.datad(\cpu|rf|qa[7]~103_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[7]~104_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[7]~104 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[7]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y57_N7
dffeas \cpu|rf|register[6][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[6][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y57_N14
cycloneiv_lcell_comb \cpu|rf|qa[7]~108 (
// Equation(s):
// \cpu|rf|qa[7]~108_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[6][7]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|rf|register[4][7]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[6][7]~q ),
	.datac(\cpu|rf|register[4][7]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[7]~108_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[7]~108 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[7]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y56_N31
dffeas \cpu|rf|register[7][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[7]~7_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y56_N30
cycloneiv_lcell_comb \cpu|rf|qa[7]~109 (
// Equation(s):
// \cpu|rf|qa[7]~109_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[7]~108_combout  & ((\cpu|rf|register[7][7]~q ))) # (!\cpu|rf|qa[7]~108_combout  & (\cpu|rf|register[5][7]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[7]~108_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|register[5][7]~q ),
	.datac(\cpu|rf|register[7][7]~q ),
	.datad(\cpu|rf|qa[7]~108_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[7]~109_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[7]~109 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[7]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y62_N25
dffeas \cpu|rf|register[26][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[26][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y61_N12
cycloneiv_lcell_comb \cpu|rf|qa[8]~120 (
// Equation(s):
// \cpu|rf|qa[8]~120_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[21][8]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (((\cpu|rf|register[17][8]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[21][8]~q ),
	.datac(\cpu|rf|register[17][8]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[8]~120_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[8]~120 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[8]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y61_N23
dffeas \cpu|rf|register[29][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[8]~9_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y61_N22
cycloneiv_lcell_comb \cpu|rf|qa[8]~121 (
// Equation(s):
// \cpu|rf|qa[8]~121_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[8]~120_combout  & ((\cpu|rf|register[29][8]~q ))) # (!\cpu|rf|qa[8]~120_combout  & (\cpu|rf|register[25][8]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[8]~120_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[25][8]~q ),
	.datac(\cpu|rf|register[29][8]~q ),
	.datad(\cpu|rf|qa[8]~120_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[8]~121_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[8]~121 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[8]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y64_N21
dffeas \cpu|rf|register[24][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[8]~9_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y64_N3
dffeas \cpu|rf|register[16][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[8]~9_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y64_N2
cycloneiv_lcell_comb \cpu|rf|qa[8]~122 (
// Equation(s):
// \cpu|rf|qa[8]~122_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[24][8]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (((\cpu|rf|register[16][8]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|rf|register[24][8]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[16][8]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[8]~122_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[8]~122 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qa[8]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y64_N2
cycloneiv_lcell_comb \cpu|rf|qa[8]~123 (
// Equation(s):
// \cpu|rf|qa[8]~123_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[8]~122_combout  & ((\cpu|rf|register[28][8]~q ))) # (!\cpu|rf|qa[8]~122_combout  & (\cpu|rf|register[20][8]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[8]~122_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[20][8]~q ),
	.datac(\cpu|rf|register[28][8]~q ),
	.datad(\cpu|rf|qa[8]~122_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[8]~123_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[8]~123 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[8]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y58_N30
cycloneiv_lcell_comb \cpu|rf|qa[8]~124 (
// Equation(s):
// \cpu|rf|qa[8]~124_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\imem|irom|altsyncram_component|auto_generated|q_a [21])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|qa[8]~121_combout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[8]~123_combout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|qa[8]~121_combout ),
	.datad(\cpu|rf|qa[8]~123_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[8]~124_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[8]~124 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qa[8]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y56_N3
dffeas \cpu|rf|register[1][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[1][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y59_N10
cycloneiv_lcell_comb \cpu|rf|qa[8]~130 (
// Equation(s):
// \cpu|rf|qa[8]~130_combout  = (\cpu|rf|qa[4]~69_combout  & (((\cpu|rf|qa[4]~66_combout )))) # (!\cpu|rf|qa[4]~69_combout  & ((\cpu|rf|qa[4]~66_combout  & ((\cpu|rf|register[2][8]~q ))) # (!\cpu|rf|qa[4]~66_combout  & (\cpu|rf|register[1][8]~q ))))

	.dataa(\cpu|rf|register[1][8]~q ),
	.datab(\cpu|rf|register[2][8]~q ),
	.datac(\cpu|rf|qa[4]~69_combout ),
	.datad(\cpu|rf|qa[4]~66_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[8]~130_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[8]~130 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qa[8]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y60_N25
dffeas \cpu|rf|register[14][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[8]~9_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y60_N11
dffeas \cpu|rf|register[13][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[8]~9_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y60_N23
dffeas \cpu|rf|register[12][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[8]~9_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y60_N22
cycloneiv_lcell_comb \cpu|rf|qa[8]~133 (
// Equation(s):
// \cpu|rf|qa[8]~133_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[13][8]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[12][8]~q )))))

	.dataa(\cpu|rf|register[13][8]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[12][8]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[8]~133_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[8]~133 .lut_mask = 16'hEE30;
defparam \cpu|rf|qa[8]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y58_N23
dffeas \cpu|rf|register[15][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[8]~9_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y58_N22
cycloneiv_lcell_comb \cpu|rf|qa[8]~134 (
// Equation(s):
// \cpu|rf|qa[8]~134_combout  = (\cpu|rf|qa[8]~133_combout  & (((\cpu|rf|register[15][8]~q ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\cpu|rf|qa[8]~133_combout  & (\cpu|rf|register[14][8]~q  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|qa[8]~133_combout ),
	.datab(\cpu|rf|register[14][8]~q ),
	.datac(\cpu|rf|register[15][8]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[8]~134_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[8]~134 .lut_mask = 16'hE4AA;
defparam \cpu|rf|qa[8]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y61_N17
dffeas \cpu|rf|register[25][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|link|y[9]~11_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y61_N23
dffeas \cpu|rf|register[21][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~11_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y61_N25
dffeas \cpu|rf|register[17][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~11_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y61_N24
cycloneiv_lcell_comb \cpu|rf|qa[9]~136 (
// Equation(s):
// \cpu|rf|qa[9]~136_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\imem|irom|altsyncram_component|auto_generated|q_a [24]) # ((\cpu|rf|register[21][9]~q )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[17][9]~q )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[17][9]~q ),
	.datad(\cpu|rf|register[21][9]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qa[9]~136_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[9]~136 .lut_mask = 16'hBA98;
defparam \cpu|rf|qa[9]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y61_N19
dffeas \cpu|rf|register[29][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~11_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y61_N18
cycloneiv_lcell_comb \cpu|rf|qa[9]~137 (
// Equation(s):
// \cpu|rf|qa[9]~137_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[9]~136_combout  & (\cpu|rf|register[29][9]~q )) # (!\cpu|rf|qa[9]~136_combout  & ((\cpu|rf|register[25][9]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|qa[9]~136_combout ))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|qa[9]~136_combout ),
	.datac(\cpu|rf|register[29][9]~q ),
	.datad(\cpu|rf|register[25][9]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qa[9]~137_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[9]~137 .lut_mask = 16'hE6C4;
defparam \cpu|rf|qa[9]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y55_N5
dffeas \cpu|rf|register[22][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~11_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y55_N19
dffeas \cpu|rf|register[26][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~11_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y60_N9
dffeas \cpu|rf|register[18][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~11_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y60_N8
cycloneiv_lcell_comb \cpu|rf|qa[9]~138 (
// Equation(s):
// \cpu|rf|qa[9]~138_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[26][9]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (((\cpu|rf|register[18][9]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[26][9]~q ),
	.datac(\cpu|rf|register[18][9]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[9]~138_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[9]~138 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[9]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y60_N3
dffeas \cpu|rf|register[30][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~11_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y60_N2
cycloneiv_lcell_comb \cpu|rf|qa[9]~139 (
// Equation(s):
// \cpu|rf|qa[9]~139_combout  = (\cpu|rf|qa[9]~138_combout  & (((\cpu|rf|register[30][9]~q ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|rf|qa[9]~138_combout  & (\cpu|rf|register[22][9]~q  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|rf|register[22][9]~q ),
	.datab(\cpu|rf|qa[9]~138_combout ),
	.datac(\cpu|rf|register[30][9]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[9]~139_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[9]~139 .lut_mask = 16'hE2CC;
defparam \cpu|rf|qa[9]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y64_N13
dffeas \cpu|rf|register[24][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~11_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y64_N31
dffeas \cpu|rf|register[16][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~11_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y64_N30
cycloneiv_lcell_comb \cpu|rf|qa[9]~140 (
// Equation(s):
// \cpu|rf|qa[9]~140_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[24][9]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (((\cpu|rf|register[16][9]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|rf|register[24][9]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[16][9]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[9]~140_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[9]~140 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qa[9]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y63_N29
dffeas \cpu|rf|register[27][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~11_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y63_N31
dffeas \cpu|rf|register[23][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~11_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y61_N27
dffeas \cpu|rf|register[9][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~11_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y64_N25
dffeas \cpu|rf|register[8][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~11_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y64_N24
cycloneiv_lcell_comb \cpu|rf|qa[9]~146 (
// Equation(s):
// \cpu|rf|qa[9]~146_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[9][9]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[8][9]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[9][9]~q ),
	.datac(\cpu|rf|register[8][9]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[9]~146_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[9]~146 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[9]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y64_N18
cycloneiv_lcell_comb \cpu|rf|qa[9]~147 (
// Equation(s):
// \cpu|rf|qa[9]~147_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[9]~146_combout  & ((\cpu|rf|register[11][9]~q ))) # (!\cpu|rf|qa[9]~146_combout  & (\cpu|rf|register[10][9]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[9]~146_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[10][9]~q ),
	.datac(\cpu|rf|register[11][9]~q ),
	.datad(\cpu|rf|qa[9]~146_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[9]~147_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[9]~147 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[9]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y57_N27
dffeas \cpu|rf|register[4][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~11_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y57_N26
cycloneiv_lcell_comb \cpu|rf|qa[9]~148 (
// Equation(s):
// \cpu|rf|qa[9]~148_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[6][9]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|rf|register[4][9]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[6][9]~q ),
	.datac(\cpu|rf|register[4][9]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[9]~148_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[9]~148 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[9]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y60_N9
dffeas \cpu|rf|register[12][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~11_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y60_N8
cycloneiv_lcell_comb \cpu|rf|qa[9]~153 (
// Equation(s):
// \cpu|rf|qa[9]~153_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[14][9]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|rf|register[12][9]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|rf|register[14][9]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[12][9]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[9]~153_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[9]~153 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qa[9]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y60_N27
dffeas \cpu|rf|register[15][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~11_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y60_N26
cycloneiv_lcell_comb \cpu|rf|qa[9]~154 (
// Equation(s):
// \cpu|rf|qa[9]~154_combout  = (\cpu|rf|qa[9]~153_combout  & (((\cpu|rf|register[15][9]~q ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\cpu|rf|qa[9]~153_combout  & (\cpu|rf|register[13][9]~q  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|rf|register[13][9]~q ),
	.datab(\cpu|rf|qa[9]~153_combout ),
	.datac(\cpu|rf|register[15][9]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[9]~154_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[9]~154 .lut_mask = 16'hE2CC;
defparam \cpu|rf|qa[9]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y60_N24
cycloneiv_lcell_comb \cpu|rf|qa[10]~158 (
// Equation(s):
// \cpu|rf|qa[10]~158_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[26][10]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (((\cpu|rf|register[18][10]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[26][10]~q ),
	.datac(\cpu|rf|register[18][10]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[10]~158_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[10]~158 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[10]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y60_N26
cycloneiv_lcell_comb \cpu|rf|qa[10]~159 (
// Equation(s):
// \cpu|rf|qa[10]~159_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[10]~158_combout  & ((\cpu|rf|register[30][10]~q ))) # (!\cpu|rf|qa[10]~158_combout  & (\cpu|rf|register[22][10]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[10]~158_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[22][10]~q ),
	.datac(\cpu|rf|register[30][10]~q ),
	.datad(\cpu|rf|qa[10]~158_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[10]~159_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[10]~159 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[10]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y56_N5
dffeas \cpu|rf|register[6][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[10]~13_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y56_N7
dffeas \cpu|rf|register[5][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[5][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y59_N9
dffeas \cpu|rf|register[2][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[2][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y58_N29
dffeas \cpu|rf|register[14][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[10]~13_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y58_N3
dffeas \cpu|rf|register[13][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[10]~13_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y58_N23
dffeas \cpu|rf|register[12][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[10]~13_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y58_N22
cycloneiv_lcell_comb \cpu|rf|qa[10]~173 (
// Equation(s):
// \cpu|rf|qa[10]~173_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[13][10]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (((\cpu|rf|register[12][10]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|register[13][10]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[12][10]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[10]~173_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[10]~173 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qa[10]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y58_N27
dffeas \cpu|rf|register[15][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[10]~13_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y58_N26
cycloneiv_lcell_comb \cpu|rf|qa[10]~174 (
// Equation(s):
// \cpu|rf|qa[10]~174_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[10]~173_combout  & ((\cpu|rf|register[15][10]~q ))) # (!\cpu|rf|qa[10]~173_combout  & (\cpu|rf|register[14][10]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[10]~173_combout ))))

	.dataa(\cpu|rf|register[14][10]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[15][10]~q ),
	.datad(\cpu|rf|qa[10]~173_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[10]~174_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[10]~174 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[10]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y58_N2
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~3 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~3_combout  = (\cpu|alu_a|y[0]~0_combout  & ((\cpu|rf|qa[10]~175_combout ) # ((\cpu|rf|qa[8]~135_combout ) # (\cpu|rf|qa[9]~155_combout ))))

	.dataa(\cpu|rf|qa[10]~175_combout ),
	.datab(\cpu|alu_a|y[0]~0_combout ),
	.datac(\cpu|rf|qa[8]~135_combout ),
	.datad(\cpu|rf|qa[9]~155_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~3 .lut_mask = 16'hCCC8;
defparam \cpu|al_unit|ShiftLeft0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y61_N31
dffeas \cpu|rf|register[21][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[11]~15_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y60_N27
dffeas \cpu|rf|register[17][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[11]~15_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y60_N26
cycloneiv_lcell_comb \cpu|rf|qa[11]~176 (
// Equation(s):
// \cpu|rf|qa[11]~176_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[21][11]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[17][11]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[21][11]~q ),
	.datac(\cpu|rf|register[17][11]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[11]~176_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[11]~176 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[11]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y64_N1
dffeas \cpu|rf|register[24][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[11]~15_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y63_N3
dffeas \cpu|rf|register[23][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[23][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y64_N12
cycloneiv_lcell_comb \cpu|rf|qa[11]~186 (
// Equation(s):
// \cpu|rf|qa[11]~186_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[9][11]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[8][11]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[9][11]~q ),
	.datac(\cpu|rf|register[8][11]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[11]~186_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[11]~186 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[11]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y64_N23
dffeas \cpu|rf|register[11][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[11]~15_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y64_N22
cycloneiv_lcell_comb \cpu|rf|qa[11]~187 (
// Equation(s):
// \cpu|rf|qa[11]~187_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[11]~186_combout  & ((\cpu|rf|register[11][11]~q ))) # (!\cpu|rf|qa[11]~186_combout  & (\cpu|rf|register[10][11]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[11]~186_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[10][11]~q ),
	.datac(\cpu|rf|register[11][11]~q ),
	.datad(\cpu|rf|qa[11]~186_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[11]~187_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[11]~187 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[11]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y57_N9
dffeas \cpu|rf|register[5][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[11]~15_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y57_N13
dffeas \cpu|rf|register[6][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[6][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y60_N29
dffeas \cpu|rf|register[14][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[14][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y60_N11
dffeas \cpu|rf|register[12][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[12][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y60_N12
cycloneiv_lcell_comb \cpu|rf|qa[11]~193 (
// Equation(s):
// \cpu|rf|qa[11]~193_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|register[14][11]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (\cpu|rf|register[12][11]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|rf|register[12][11]~q ),
	.datab(\cpu|rf|register[14][11]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[11]~193_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[11]~193 .lut_mask = 16'hF0CA;
defparam \cpu|rf|qa[11]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y59_N0
cycloneiv_lcell_comb \cpu|rf|qa[11]~194 (
// Equation(s):
// \cpu|rf|qa[11]~194_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[11]~193_combout  & (\cpu|rf|register[15][11]~q )) # (!\cpu|rf|qa[11]~193_combout  & ((\cpu|rf|register[13][11]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[11]~193_combout ))))

	.dataa(\cpu|rf|register[15][11]~q ),
	.datab(\cpu|rf|register[13][11]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(\cpu|rf|qa[11]~193_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[11]~194_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[11]~194 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qa[11]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y56_N9
dffeas \cpu|rf|register[9][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|link|y[12]~17_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y64_N28
cycloneiv_lcell_comb \cpu|rf|qa[12]~196 (
// Equation(s):
// \cpu|rf|qa[12]~196_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[10][12]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|rf|register[8][12]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[10][12]~q ),
	.datac(\cpu|rf|register[8][12]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[12]~196_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[12]~196 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[12]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y64_N2
cycloneiv_lcell_comb \cpu|rf|qa[12]~197 (
// Equation(s):
// \cpu|rf|qa[12]~197_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[12]~196_combout  & ((\cpu|rf|register[11][12]~q ))) # (!\cpu|rf|qa[12]~196_combout  & (\cpu|rf|register[9][12]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[12]~196_combout ))))

	.dataa(\cpu|rf|register[9][12]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[11][12]~q ),
	.datad(\cpu|rf|qa[12]~196_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[12]~197_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[12]~197 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[12]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y64_N17
dffeas \cpu|rf|register[24][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[12]~17_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y56_N11
dffeas \cpu|rf|register[2][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[12]~17_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y56_N10
cycloneiv_lcell_comb \cpu|rf|qa[12]~210 (
// Equation(s):
// \cpu|rf|qa[12]~210_combout  = (\cpu|rf|qa[4]~69_combout  & (((\cpu|rf|qa[4]~66_combout )))) # (!\cpu|rf|qa[4]~69_combout  & ((\cpu|rf|qa[4]~66_combout  & ((\cpu|rf|register[2][12]~q ))) # (!\cpu|rf|qa[4]~66_combout  & (\cpu|rf|register[1][12]~q ))))

	.dataa(\cpu|rf|register[1][12]~q ),
	.datab(\cpu|rf|qa[4]~69_combout ),
	.datac(\cpu|rf|register[2][12]~q ),
	.datad(\cpu|rf|qa[4]~66_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[12]~210_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[12]~210 .lut_mask = 16'hFC22;
defparam \cpu|rf|qa[12]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y60_N27
dffeas \cpu|rf|register[13][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[12]~17_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y61_N29
dffeas \cpu|rf|register[25][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|link|y[13]~19_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y61_N27
dffeas \cpu|rf|register[21][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[13]~19_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y62_N17
dffeas \cpu|rf|register[17][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[13]~19_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y62_N16
cycloneiv_lcell_comb \cpu|rf|qa[13]~216 (
// Equation(s):
// \cpu|rf|qa[13]~216_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[21][13]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[17][13]~q )))))

	.dataa(\cpu|rf|register[21][13]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[17][13]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[13]~216_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[13]~216 .lut_mask = 16'hEE30;
defparam \cpu|rf|qa[13]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y56_N19
dffeas \cpu|rf|register[29][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[29][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y56_N12
cycloneiv_lcell_comb \cpu|rf|qa[13]~217 (
// Equation(s):
// \cpu|rf|qa[13]~217_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[13]~216_combout  & ((\cpu|rf|register[29][13]~q ))) # (!\cpu|rf|qa[13]~216_combout  & (\cpu|rf|register[25][13]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[13]~216_combout ))))

	.dataa(\cpu|rf|register[25][13]~q ),
	.datab(\cpu|rf|register[29][13]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|rf|qa[13]~216_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[13]~217_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[13]~217 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qa[13]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y64_N21
dffeas \cpu|rf|register[20][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[20][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y60_N7
dffeas \cpu|rf|register[24][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[13]~19_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y60_N29
dffeas \cpu|rf|register[16][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[13]~19_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y60_N28
cycloneiv_lcell_comb \cpu|rf|qa[13]~220 (
// Equation(s):
// \cpu|rf|qa[13]~220_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[24][13]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[16][13]~q )))))

	.dataa(\cpu|rf|register[24][13]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[16][13]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[13]~220_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[13]~220 .lut_mask = 16'hEE30;
defparam \cpu|rf|qa[13]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y56_N11
dffeas \cpu|rf|register[28][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[13]~19_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y56_N10
cycloneiv_lcell_comb \cpu|rf|qa[13]~221 (
// Equation(s):
// \cpu|rf|qa[13]~221_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[13]~220_combout  & ((\cpu|rf|register[28][13]~q ))) # (!\cpu|rf|qa[13]~220_combout  & (\cpu|rf|register[20][13]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[13]~220_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[20][13]~q ),
	.datac(\cpu|rf|register[28][13]~q ),
	.datad(\cpu|rf|qa[13]~220_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[13]~221_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[13]~221 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[13]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y65_N23
dffeas \cpu|rf|register[23][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[13]~19_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y57_N27
dffeas \cpu|rf|register[6][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[13]~19_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y57_N17
dffeas \cpu|rf|register[4][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[13]~19_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y57_N30
cycloneiv_lcell_comb \cpu|rf|qa[13]~228 (
// Equation(s):
// \cpu|rf|qa[13]~228_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[6][13]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|rf|register[4][13]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|rf|register[6][13]~q ),
	.datab(\cpu|rf|register[4][13]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[13]~228_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[13]~228 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qa[13]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y62_N17
dffeas \cpu|rf|register[18][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[18][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y62_N10
cycloneiv_lcell_comb \cpu|rf|qa[14]~238 (
// Equation(s):
// \cpu|rf|qa[14]~238_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|register[26][14]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (\cpu|rf|register[18][14]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|rf|register[18][14]~q ),
	.datab(\cpu|rf|register[26][14]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[14]~238_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[14]~238 .lut_mask = 16'hF0CA;
defparam \cpu|rf|qa[14]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y62_N17
dffeas \cpu|rf|register[30][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[30][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y62_N22
cycloneiv_lcell_comb \cpu|rf|qa[14]~239 (
// Equation(s):
// \cpu|rf|qa[14]~239_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[14]~238_combout  & (\cpu|rf|register[30][14]~q )) # (!\cpu|rf|qa[14]~238_combout  & ((\cpu|rf|register[22][14]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[14]~238_combout ))))

	.dataa(\cpu|rf|register[30][14]~q ),
	.datab(\cpu|rf|register[22][14]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|rf|qa[14]~238_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[14]~239_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[14]~239 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qa[14]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y56_N9
dffeas \cpu|rf|register[6][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[14]~21_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y57_N21
dffeas \cpu|rf|register[14][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[14]~21_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y57_N5
dffeas \cpu|rf|register[13][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[13][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y61_N5
dffeas \cpu|rf|register[25][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|link|y[15]~23_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y61_N3
dffeas \cpu|rf|register[21][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[15]~23_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y61_N21
dffeas \cpu|rf|register[17][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[17][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y61_N22
cycloneiv_lcell_comb \cpu|rf|qa[15]~256 (
// Equation(s):
// \cpu|rf|qa[15]~256_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[21][15]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (((\cpu|rf|register[17][15]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\cpu|rf|register[21][15]~q ),
	.datab(\cpu|rf|register[17][15]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[15]~256_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[15]~256 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qa[15]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y61_N5
dffeas \cpu|rf|register[29][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[15]~23_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y61_N4
cycloneiv_lcell_comb \cpu|rf|qa[15]~257 (
// Equation(s):
// \cpu|rf|qa[15]~257_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[15]~256_combout  & ((\cpu|rf|register[29][15]~q ))) # (!\cpu|rf|qa[15]~256_combout  & (\cpu|rf|register[25][15]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[15]~256_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[25][15]~q ),
	.datac(\cpu|rf|register[29][15]~q ),
	.datad(\cpu|rf|qa[15]~256_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[15]~257_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[15]~257 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[15]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y60_N25
dffeas \cpu|rf|register[18][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[18][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y60_N10
cycloneiv_lcell_comb \cpu|rf|qa[15]~258 (
// Equation(s):
// \cpu|rf|qa[15]~258_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[26][15]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[18][15]~q )))))

	.dataa(\cpu|rf|register[26][15]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|rf|register[18][15]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qa[15]~258_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[15]~258 .lut_mask = 16'hE3E0;
defparam \cpu|rf|qa[15]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y60_N13
dffeas \cpu|rf|register[30][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[15]~23_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y60_N12
cycloneiv_lcell_comb \cpu|rf|qa[15]~259 (
// Equation(s):
// \cpu|rf|qa[15]~259_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[15]~258_combout  & ((\cpu|rf|register[30][15]~q ))) # (!\cpu|rf|qa[15]~258_combout  & (\cpu|rf|register[22][15]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[15]~258_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[22][15]~q ),
	.datac(\cpu|rf|register[30][15]~q ),
	.datad(\cpu|rf|qa[15]~258_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[15]~259_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[15]~259 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[15]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y59_N13
dffeas \cpu|rf|register[10][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[15]~23_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y56_N25
dffeas \cpu|rf|register[9][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[15]~23_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y57_N21
dffeas \cpu|rf|register[8][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[8][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y56_N20
cycloneiv_lcell_comb \cpu|rf|qa[15]~266 (
// Equation(s):
// \cpu|rf|qa[15]~266_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[9][15]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[8][15]~q )))))

	.dataa(\cpu|rf|register[9][15]~q ),
	.datab(\cpu|rf|register[8][15]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[15]~266_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[15]~266 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qa[15]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y59_N27
dffeas \cpu|rf|register[11][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[15]~23_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y56_N22
cycloneiv_lcell_comb \cpu|rf|qa[15]~267 (
// Equation(s):
// \cpu|rf|qa[15]~267_combout  = (\cpu|rf|qa[15]~266_combout  & (((\cpu|rf|register[11][15]~q ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\cpu|rf|qa[15]~266_combout  & (\cpu|rf|register[10][15]~q  & 
// (\imem|irom|altsyncram_component|auto_generated|q_a [22])))

	.dataa(\cpu|rf|register[10][15]~q ),
	.datab(\cpu|rf|qa[15]~266_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|rf|register[11][15]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qa[15]~267_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[15]~267 .lut_mask = 16'hEC2C;
defparam \cpu|rf|qa[15]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y56_N17
dffeas \cpu|rf|register[9][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[9][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y63_N21
dffeas \cpu|rf|register[10][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[10][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y63_N29
dffeas \cpu|rf|register[8][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[16]~25_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y63_N28
cycloneiv_lcell_comb \cpu|rf|qa[16]~276 (
// Equation(s):
// \cpu|rf|qa[16]~276_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[10][16]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[8][16]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|register[10][16]~q ),
	.datac(\cpu|rf|register[8][16]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[16]~276_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[16]~276 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[16]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y63_N27
dffeas \cpu|rf|register[11][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[16]~25_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y63_N26
cycloneiv_lcell_comb \cpu|rf|qa[16]~277 (
// Equation(s):
// \cpu|rf|qa[16]~277_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[16]~276_combout  & ((\cpu|rf|register[11][16]~q ))) # (!\cpu|rf|qa[16]~276_combout  & (\cpu|rf|register[9][16]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[16]~276_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|register[9][16]~q ),
	.datac(\cpu|rf|register[11][16]~q ),
	.datad(\cpu|rf|qa[16]~276_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[16]~277_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[16]~277 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[16]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y61_N17
dffeas \cpu|rf|register[25][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[16]~25_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y61_N5
dffeas \cpu|rf|register[21][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[16]~25_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y61_N27
dffeas \cpu|rf|register[17][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[16]~25_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y61_N26
cycloneiv_lcell_comb \cpu|rf|qa[16]~280 (
// Equation(s):
// \cpu|rf|qa[16]~280_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[21][16]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[17][16]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[21][16]~q ),
	.datac(\cpu|rf|register[17][16]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[16]~280_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[16]~280 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[16]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y61_N23
dffeas \cpu|rf|register[29][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[16]~25_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y61_N22
cycloneiv_lcell_comb \cpu|rf|qa[16]~281 (
// Equation(s):
// \cpu|rf|qa[16]~281_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[16]~280_combout  & ((\cpu|rf|register[29][16]~q ))) # (!\cpu|rf|qa[16]~280_combout  & (\cpu|rf|register[25][16]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[16]~280_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[25][16]~q ),
	.datac(\cpu|rf|register[29][16]~q ),
	.datad(\cpu|rf|qa[16]~280_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[16]~281_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[16]~281 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[16]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y59_N17
dffeas \cpu|rf|register[27][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[16]~25_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y59_N31
dffeas \cpu|rf|register[23][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[16]~25_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y58_N29
dffeas \cpu|rf|register[19][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[16]~25_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y58_N28
cycloneiv_lcell_comb \cpu|rf|qa[16]~285 (
// Equation(s):
// \cpu|rf|qa[16]~285_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[23][16]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[19][16]~q )))))

	.dataa(\cpu|rf|register[23][16]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[19][16]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[16]~285_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[16]~285 .lut_mask = 16'hEE30;
defparam \cpu|rf|qa[16]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y58_N11
dffeas \cpu|rf|register[31][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[16]~25_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y58_N10
cycloneiv_lcell_comb \cpu|rf|qa[16]~286 (
// Equation(s):
// \cpu|rf|qa[16]~286_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[16]~285_combout  & ((\cpu|rf|register[31][16]~q ))) # (!\cpu|rf|qa[16]~285_combout  & (\cpu|rf|register[27][16]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[16]~285_combout ))))

	.dataa(\cpu|rf|register[27][16]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[31][16]~q ),
	.datad(\cpu|rf|qa[16]~285_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[16]~286_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[16]~286 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[16]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y56_N21
dffeas \cpu|rf|register[5][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[16]~25_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y59_N5
dffeas \cpu|rf|register[2][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[2][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y59_N7
dffeas \cpu|rf|register[3][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[3][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y61_N20
cycloneiv_lcell_comb \cpu|rf|qa[29]~296 (
// Equation(s):
// \cpu|rf|qa[29]~296_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[21][29]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[17][29]~q ))))

	.dataa(\cpu|rf|register[17][29]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[21][29]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[29]~296_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[29]~296 .lut_mask = 16'hFC22;
defparam \cpu|rf|qa[29]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y56_N30
cycloneiv_lcell_comb \cpu|rf|qa[29]~297 (
// Equation(s):
// \cpu|rf|qa[29]~297_combout  = (\cpu|rf|qa[29]~296_combout  & ((\cpu|rf|register[29][29]~q ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\cpu|rf|qa[29]~296_combout  & (((\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// \cpu|rf|register[25][29]~q ))))

	.dataa(\cpu|rf|register[29][29]~q ),
	.datab(\cpu|rf|qa[29]~296_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|rf|register[25][29]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qa[29]~297_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[29]~297 .lut_mask = 16'hBC8C;
defparam \cpu|rf|qa[29]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y59_N29
dffeas \cpu|rf|register[11][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[29]~27_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y57_N11
dffeas \cpu|rf|register[6][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[29]~27_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y57_N10
cycloneiv_lcell_comb \cpu|rf|qa[29]~308 (
// Equation(s):
// \cpu|rf|qa[29]~308_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[6][29]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[4][29]~q ))))

	.dataa(\cpu|rf|register[4][29]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[6][29]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[29]~308_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[29]~308 .lut_mask = 16'hFC22;
defparam \cpu|rf|qa[29]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y56_N24
cycloneiv_lcell_comb \cpu|rf|qa[29]~309 (
// Equation(s):
// \cpu|rf|qa[29]~309_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[29]~308_combout  & ((\cpu|rf|register[7][29]~q ))) # (!\cpu|rf|qa[29]~308_combout  & (\cpu|rf|register[5][29]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[29]~308_combout ))))

	.dataa(\cpu|rf|register[5][29]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[7][29]~q ),
	.datad(\cpu|rf|qa[29]~308_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[29]~309_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[29]~309 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[29]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y56_N29
dffeas \cpu|rf|register[9][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[9][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y61_N1
dffeas \cpu|rf|register[10][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[30]~29_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y62_N25
dffeas \cpu|rf|register[8][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[30]~29_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y61_N0
cycloneiv_lcell_comb \cpu|rf|qa[30]~316 (
// Equation(s):
// \cpu|rf|qa[30]~316_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|register[10][30]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (\cpu|rf|register[8][30]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|rf|register[8][30]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[10][30]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[30]~316_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[30]~316 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qa[30]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y62_N11
dffeas \cpu|rf|register[11][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[30]~29_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y61_N14
cycloneiv_lcell_comb \cpu|rf|qa[30]~317 (
// Equation(s):
// \cpu|rf|qa[30]~317_combout  = (\cpu|rf|qa[30]~316_combout  & (((\cpu|rf|register[11][30]~q ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\cpu|rf|qa[30]~316_combout  & (\cpu|rf|register[9][30]~q  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|rf|register[9][30]~q ),
	.datab(\cpu|rf|qa[30]~316_combout ),
	.datac(\cpu|rf|register[11][30]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[30]~317_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[30]~317 .lut_mask = 16'hE2CC;
defparam \cpu|rf|qa[30]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y62_N17
dffeas \cpu|rf|register[26][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[26][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y61_N9
dffeas \cpu|rf|register[21][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[30]~29_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y61_N8
cycloneiv_lcell_comb \cpu|rf|qa[30]~320 (
// Equation(s):
// \cpu|rf|qa[30]~320_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[21][30]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[17][30]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[17][30]~q ),
	.datac(\cpu|rf|register[21][30]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[30]~320_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[30]~320 .lut_mask = 16'hFA44;
defparam \cpu|rf|qa[30]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y61_N10
cycloneiv_lcell_comb \cpu|rf|qa[30]~321 (
// Equation(s):
// \cpu|rf|qa[30]~321_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[30]~320_combout  & (\cpu|rf|register[29][30]~q )) # (!\cpu|rf|qa[30]~320_combout  & ((\cpu|rf|register[25][30]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[30]~320_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[29][30]~q ),
	.datac(\cpu|rf|register[25][30]~q ),
	.datad(\cpu|rf|qa[30]~320_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[30]~321_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[30]~321 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[30]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y64_N19
dffeas \cpu|rf|register[27][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[30]~29_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y64_N3
dffeas \cpu|rf|register[23][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[30]~29_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y64_N2
cycloneiv_lcell_comb \cpu|rf|qa[30]~325 (
// Equation(s):
// \cpu|rf|qa[30]~325_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[23][30]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[19][30]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[19][30]~q ),
	.datac(\cpu|rf|register[23][30]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[30]~325_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[30]~325 .lut_mask = 16'hFA44;
defparam \cpu|rf|qa[30]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y64_N18
cycloneiv_lcell_comb \cpu|rf|qa[30]~326 (
// Equation(s):
// \cpu|rf|qa[30]~326_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[30]~325_combout  & (\cpu|rf|register[31][30]~q )) # (!\cpu|rf|qa[30]~325_combout  & ((\cpu|rf|register[27][30]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[30]~325_combout ))))

	.dataa(\cpu|rf|register[31][30]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[27][30]~q ),
	.datad(\cpu|rf|qa[30]~325_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[30]~326_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[30]~326 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[30]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y61_N13
dffeas \cpu|rf|register[6][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[30]~29_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y61_N31
dffeas \cpu|rf|register[5][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[30]~29_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y59_N25
dffeas \cpu|rf|register[4][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[30]~29_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y61_N30
cycloneiv_lcell_comb \cpu|rf|qa[30]~328 (
// Equation(s):
// \cpu|rf|qa[30]~328_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[5][30]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[4][30]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[4][30]~q ),
	.datac(\cpu|rf|register[5][30]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[30]~328_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[30]~328 .lut_mask = 16'hFA44;
defparam \cpu|rf|qa[30]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y59_N19
dffeas \cpu|rf|register[7][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[30]~29_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y61_N12
cycloneiv_lcell_comb \cpu|rf|qa[30]~329 (
// Equation(s):
// \cpu|rf|qa[30]~329_combout  = (\cpu|rf|qa[30]~328_combout  & ((\cpu|rf|register[7][30]~q ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\cpu|rf|qa[30]~328_combout  & (((\cpu|rf|register[6][30]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|qa[30]~328_combout ),
	.datab(\cpu|rf|register[7][30]~q ),
	.datac(\cpu|rf|register[6][30]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[30]~329_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[30]~329 .lut_mask = 16'hD8AA;
defparam \cpu|rf|qa[30]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y58_N1
dffeas \cpu|rf|register[2][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[2][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y62_N9
dffeas \cpu|rf|register[1][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[30]~29_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y58_N10
cycloneiv_lcell_comb \cpu|rf|qa[30]~330 (
// Equation(s):
// \cpu|rf|qa[30]~330_combout  = (\cpu|rf|qa[4]~66_combout  & (((\cpu|rf|register[2][30]~q ) # (\cpu|rf|qa[4]~69_combout )))) # (!\cpu|rf|qa[4]~66_combout  & (\cpu|rf|register[1][30]~q  & ((!\cpu|rf|qa[4]~69_combout ))))

	.dataa(\cpu|rf|register[1][30]~q ),
	.datab(\cpu|rf|register[2][30]~q ),
	.datac(\cpu|rf|qa[4]~66_combout ),
	.datad(\cpu|rf|qa[4]~69_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[30]~330_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[30]~330 .lut_mask = 16'hF0CA;
defparam \cpu|rf|qa[30]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y62_N19
dffeas \cpu|rf|register[3][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[30]~29_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y58_N12
cycloneiv_lcell_comb \cpu|rf|qa[30]~331 (
// Equation(s):
// \cpu|rf|qa[30]~331_combout  = (\cpu|rf|qa[30]~330_combout  & (((\cpu|rf|register[3][30]~q ) # (!\cpu|rf|qa[4]~69_combout )))) # (!\cpu|rf|qa[30]~330_combout  & (\cpu|rf|qa[30]~329_combout  & ((\cpu|rf|qa[4]~69_combout ))))

	.dataa(\cpu|rf|qa[30]~330_combout ),
	.datab(\cpu|rf|qa[30]~329_combout ),
	.datac(\cpu|rf|register[3][30]~q ),
	.datad(\cpu|rf|qa[4]~69_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[30]~331_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[30]~331 .lut_mask = 16'hE4AA;
defparam \cpu|rf|qa[30]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y62_N7
dffeas \cpu|rf|register[15][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[15][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y64_N25
dffeas \cpu|rf|register[10][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[10][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y63_N13
dffeas \cpu|rf|register[8][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[8][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y58_N19
dffeas \cpu|rf|register[12][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[12][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y58_N16
cycloneiv_lcell_comb \cpu|rf|qa[31]~353 (
// Equation(s):
// \cpu|rf|qa[31]~353_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[14][31]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[12][31]~q ))))

	.dataa(\cpu|rf|register[12][31]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[14][31]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[31]~353_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[31]~353 .lut_mask = 16'hFC22;
defparam \cpu|rf|qa[31]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y59_N16
cycloneiv_lcell_comb \cpu|rf|qa[31]~354 (
// Equation(s):
// \cpu|rf|qa[31]~354_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[31]~353_combout  & (\cpu|rf|register[15][31]~q )) # (!\cpu|rf|qa[31]~353_combout  & ((\cpu|rf|register[13][31]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[31]~353_combout ))))

	.dataa(\cpu|rf|register[15][31]~q ),
	.datab(\cpu|rf|register[13][31]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(\cpu|rf|qa[31]~353_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[31]~354_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[31]~354 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qa[31]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y58_N12
cycloneiv_lcell_comb \cpu|rf|qa[17]~363 (
// Equation(s):
// \cpu|rf|qa[17]~363_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[23][17]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[19][17]~q )))))

	.dataa(\cpu|rf|register[23][17]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[19][17]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[17]~363_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[17]~363 .lut_mask = 16'hEE30;
defparam \cpu|rf|qa[17]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y58_N30
cycloneiv_lcell_comb \cpu|rf|qa[17]~364 (
// Equation(s):
// \cpu|rf|qa[17]~364_combout  = (\cpu|rf|qa[17]~363_combout  & (((\cpu|rf|register[31][17]~q ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\cpu|rf|qa[17]~363_combout  & (\cpu|rf|register[27][17]~q  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\cpu|rf|qa[17]~363_combout ),
	.datab(\cpu|rf|register[27][17]~q ),
	.datac(\cpu|rf|register[31][17]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[17]~364_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[17]~364 .lut_mask = 16'hE4AA;
defparam \cpu|rf|qa[17]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y56_N1
dffeas \cpu|rf|register[6][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[17]~33_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y65_N3
dffeas \cpu|rf|register[7][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[17]~33_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y63_N23
dffeas \cpu|rf|register[13][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[13][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y58_N13
dffeas \cpu|rf|register[14][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[14][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y59_N3
dffeas \cpu|rf|register[9][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[18]~35_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y63_N9
dffeas \cpu|rf|register[25][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[18]~35_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y56_N27
dffeas \cpu|rf|register[24][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[24][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y59_N23
dffeas \cpu|rf|register[23][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[18]~35_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y57_N31
dffeas \cpu|rf|register[6][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[6][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y59_N5
dffeas \cpu|rf|register[4][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[4][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y63_N27
dffeas \cpu|rf|register[2][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[2][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y63_N1
dffeas \cpu|rf|register[1][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[18]~35_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y63_N0
cycloneiv_lcell_comb \cpu|rf|qa[18]~390 (
// Equation(s):
// \cpu|rf|qa[18]~390_combout  = (\cpu|rf|qa[4]~69_combout  & (((\cpu|rf|qa[4]~66_combout )))) # (!\cpu|rf|qa[4]~69_combout  & ((\cpu|rf|qa[4]~66_combout  & (\cpu|rf|register[2][18]~q )) # (!\cpu|rf|qa[4]~66_combout  & ((\cpu|rf|register[1][18]~q )))))

	.dataa(\cpu|rf|register[2][18]~q ),
	.datab(\cpu|rf|qa[4]~69_combout ),
	.datac(\cpu|rf|register[1][18]~q ),
	.datad(\cpu|rf|qa[4]~66_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[18]~390_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[18]~390 .lut_mask = 16'hEE30;
defparam \cpu|rf|qa[18]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y62_N2
cycloneiv_lcell_comb \cpu|rf|qa[19]~396 (
// Equation(s):
// \cpu|rf|qa[19]~396_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[21][19]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[17][19]~q )))))

	.dataa(\cpu|rf|register[21][19]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[17][19]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[19]~396_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[19]~396 .lut_mask = 16'hEE30;
defparam \cpu|rf|qa[19]~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y62_N4
cycloneiv_lcell_comb \cpu|rf|qa[19]~397 (
// Equation(s):
// \cpu|rf|qa[19]~397_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[19]~396_combout  & ((\cpu|rf|register[29][19]~q ))) # (!\cpu|rf|qa[19]~396_combout  & (\cpu|rf|register[25][19]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[19]~396_combout ))))

	.dataa(\cpu|rf|register[25][19]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[29][19]~q ),
	.datad(\cpu|rf|qa[19]~396_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[19]~397_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[19]~397 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[19]~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y55_N25
dffeas \cpu|rf|register[22][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[22][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y55_N17
dffeas \cpu|rf|register[18][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[19]~37_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y55_N16
cycloneiv_lcell_comb \cpu|rf|qa[19]~398 (
// Equation(s):
// \cpu|rf|qa[19]~398_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[26][19]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (((\cpu|rf|register[18][19]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[26][19]~q ),
	.datac(\cpu|rf|register[18][19]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[19]~398_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[19]~398 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[19]~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y55_N14
cycloneiv_lcell_comb \cpu|rf|qa[19]~399 (
// Equation(s):
// \cpu|rf|qa[19]~399_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[19]~398_combout  & ((\cpu|rf|register[30][19]~q ))) # (!\cpu|rf|qa[19]~398_combout  & (\cpu|rf|register[22][19]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[19]~398_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[22][19]~q ),
	.datac(\cpu|rf|register[30][19]~q ),
	.datad(\cpu|rf|qa[19]~398_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[19]~399_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[19]~399 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[19]~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y63_N18
cycloneiv_lcell_comb \cpu|rf|qa[19]~400 (
// Equation(s):
// \cpu|rf|qa[19]~400_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\imem|irom|altsyncram_component|auto_generated|q_a [24])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[24][19]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[16][19]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[16][19]~q ),
	.datad(\cpu|rf|register[24][19]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qa[19]~400_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[19]~400 .lut_mask = 16'hDC98;
defparam \cpu|rf|qa[19]~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y63_N16
cycloneiv_lcell_comb \cpu|rf|qa[19]~401 (
// Equation(s):
// \cpu|rf|qa[19]~401_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[19]~400_combout  & ((\cpu|rf|register[28][19]~q ))) # (!\cpu|rf|qa[19]~400_combout  & (\cpu|rf|register[20][19]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[19]~400_combout ))))

	.dataa(\cpu|rf|register[20][19]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[28][19]~q ),
	.datad(\cpu|rf|qa[19]~400_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[19]~401_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[19]~401 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[19]~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y58_N10
cycloneiv_lcell_comb \cpu|rf|qa[19]~402 (
// Equation(s):
// \cpu|rf|qa[19]~402_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\imem|irom|altsyncram_component|auto_generated|q_a [21]) # ((\cpu|rf|qa[19]~399_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[19]~401_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|qa[19]~399_combout ),
	.datad(\cpu|rf|qa[19]~401_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[19]~402_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[19]~402 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qa[19]~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y58_N16
cycloneiv_lcell_comb \cpu|rf|qa[19]~403 (
// Equation(s):
// \cpu|rf|qa[19]~403_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[23][19]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[19][19]~q )))))

	.dataa(\cpu|rf|register[23][19]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[19][19]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[19]~403_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[19]~403 .lut_mask = 16'hEE30;
defparam \cpu|rf|qa[19]~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y58_N15
dffeas \cpu|rf|register[31][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[19]~37_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y58_N14
cycloneiv_lcell_comb \cpu|rf|qa[19]~404 (
// Equation(s):
// \cpu|rf|qa[19]~404_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[19]~403_combout  & ((\cpu|rf|register[31][19]~q ))) # (!\cpu|rf|qa[19]~403_combout  & (\cpu|rf|register[27][19]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[19]~403_combout ))))

	.dataa(\cpu|rf|register[27][19]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[31][19]~q ),
	.datad(\cpu|rf|qa[19]~403_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[19]~404_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[19]~404 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[19]~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y58_N20
cycloneiv_lcell_comb \cpu|rf|qa[19]~405 (
// Equation(s):
// \cpu|rf|qa[19]~405_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[19]~402_combout  & (\cpu|rf|qa[19]~404_combout )) # (!\cpu|rf|qa[19]~402_combout  & ((\cpu|rf|qa[19]~397_combout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[19]~402_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|qa[19]~404_combout ),
	.datac(\cpu|rf|qa[19]~397_combout ),
	.datad(\cpu|rf|qa[19]~402_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[19]~405_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[19]~405 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[19]~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y55_N11
dffeas \cpu|rf|register[15][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|link|y[19]~37_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y59_N21
dffeas \cpu|rf|register[11][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[20]~39_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y63_N25
dffeas \cpu|rf|register[25][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[20]~39_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y63_N3
dffeas \cpu|rf|register[21][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[20]~39_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y63_N11
dffeas \cpu|rf|register[20][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[20]~39_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y58_N24
cycloneiv_lcell_comb \cpu|rf|qa[20]~425 (
// Equation(s):
// \cpu|rf|qa[20]~425_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[23][20]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[19][20]~q )))))

	.dataa(\cpu|rf|register[23][20]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[19][20]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[20]~425_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[20]~425 .lut_mask = 16'hEE30;
defparam \cpu|rf|qa[20]~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y58_N22
cycloneiv_lcell_comb \cpu|rf|qa[20]~426 (
// Equation(s):
// \cpu|rf|qa[20]~426_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[20]~425_combout  & ((\cpu|rf|register[31][20]~q ))) # (!\cpu|rf|qa[20]~425_combout  & (\cpu|rf|register[27][20]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[20]~425_combout ))))

	.dataa(\cpu|rf|register[27][20]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[31][20]~q ),
	.datad(\cpu|rf|qa[20]~425_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[20]~426_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[20]~426 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[20]~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y59_N11
dffeas \cpu|rf|register[4][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[4][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y59_N17
dffeas \cpu|rf|register[7][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[7][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y57_N13
dffeas \cpu|rf|register[12][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[20]~39_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y63_N23
dffeas \cpu|rf|register[21][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~41_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y63_N23
dffeas \cpu|rf|register[17][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~41_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y63_N22
cycloneiv_lcell_comb \cpu|rf|qa[21]~436 (
// Equation(s):
// \cpu|rf|qa[21]~436_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|register[21][21]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (\cpu|rf|register[17][21]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[17][21]~q ),
	.datac(\cpu|rf|register[21][21]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[21]~436_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[21]~436 .lut_mask = 16'hAAE4;
defparam \cpu|rf|qa[21]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y59_N27
dffeas \cpu|rf|register[10][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~41_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y59_N29
dffeas \cpu|rf|register[9][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~41_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y63_N31
dffeas \cpu|rf|register[8][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~41_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y63_N30
cycloneiv_lcell_comb \cpu|rf|qa[21]~446 (
// Equation(s):
// \cpu|rf|qa[21]~446_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[9][21]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (((\cpu|rf|register[8][21]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|register[9][21]~q ),
	.datac(\cpu|rf|register[8][21]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[21]~446_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[21]~446 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[21]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y63_N9
dffeas \cpu|rf|register[11][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~41_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y63_N8
cycloneiv_lcell_comb \cpu|rf|qa[21]~447 (
// Equation(s):
// \cpu|rf|qa[21]~447_combout  = (\cpu|rf|qa[21]~446_combout  & (((\cpu|rf|register[11][21]~q ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\cpu|rf|qa[21]~446_combout  & (\cpu|rf|register[10][21]~q  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|qa[21]~446_combout ),
	.datab(\cpu|rf|register[10][21]~q ),
	.datac(\cpu|rf|register[11][21]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[21]~447_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[21]~447 .lut_mask = 16'hE4AA;
defparam \cpu|rf|qa[21]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y61_N9
dffeas \cpu|rf|register[2][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[2][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y62_N5
dffeas \cpu|rf|register[5][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~41_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y62_N18
cycloneiv_lcell_comb \cpu|rf|qa[21]~448 (
// Equation(s):
// \cpu|rf|qa[21]~448_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|register[6][21]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (\cpu|rf|register[4][21]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|rf|register[4][21]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[6][21]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[21]~448_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[21]~448 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qa[21]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y62_N4
cycloneiv_lcell_comb \cpu|rf|qa[21]~449 (
// Equation(s):
// \cpu|rf|qa[21]~449_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[21]~448_combout  & (\cpu|rf|register[7][21]~q )) # (!\cpu|rf|qa[21]~448_combout  & ((\cpu|rf|register[5][21]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[21]~448_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|register[7][21]~q ),
	.datac(\cpu|rf|register[5][21]~q ),
	.datad(\cpu|rf|qa[21]~448_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[21]~449_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[21]~449 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[21]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y59_N25
dffeas \cpu|rf|register[1][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[1][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y61_N2
cycloneiv_lcell_comb \cpu|rf|qa[21]~450 (
// Equation(s):
// \cpu|rf|qa[21]~450_combout  = (\cpu|rf|qa[4]~69_combout  & (((\cpu|rf|qa[4]~66_combout ) # (\cpu|rf|qa[21]~449_combout )))) # (!\cpu|rf|qa[4]~69_combout  & (\cpu|rf|register[1][21]~q  & (!\cpu|rf|qa[4]~66_combout )))

	.dataa(\cpu|rf|qa[4]~69_combout ),
	.datab(\cpu|rf|register[1][21]~q ),
	.datac(\cpu|rf|qa[4]~66_combout ),
	.datad(\cpu|rf|qa[21]~449_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[21]~450_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[21]~450 .lut_mask = 16'hAEA4;
defparam \cpu|rf|qa[21]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y61_N16
cycloneiv_lcell_comb \cpu|rf|qa[21]~451 (
// Equation(s):
// \cpu|rf|qa[21]~451_combout  = (\cpu|rf|qa[4]~66_combout  & ((\cpu|rf|qa[21]~450_combout  & (\cpu|rf|register[3][21]~q )) # (!\cpu|rf|qa[21]~450_combout  & ((\cpu|rf|register[2][21]~q ))))) # (!\cpu|rf|qa[4]~66_combout  & (((\cpu|rf|qa[21]~450_combout ))))

	.dataa(\cpu|rf|qa[4]~66_combout ),
	.datab(\cpu|rf|register[3][21]~q ),
	.datac(\cpu|rf|register[2][21]~q ),
	.datad(\cpu|rf|qa[21]~450_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[21]~451_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[21]~451 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[21]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y61_N22
cycloneiv_lcell_comb \cpu|rf|qa[21]~452 (
// Equation(s):
// \cpu|rf|qa[21]~452_combout  = (\cpu|rf|qa[4]~65_combout  & ((\cpu|rf|qa[4]~62_combout ) # ((\cpu|rf|qa[21]~447_combout )))) # (!\cpu|rf|qa[4]~65_combout  & (!\cpu|rf|qa[4]~62_combout  & ((\cpu|rf|qa[21]~451_combout ))))

	.dataa(\cpu|rf|qa[4]~65_combout ),
	.datab(\cpu|rf|qa[4]~62_combout ),
	.datac(\cpu|rf|qa[21]~447_combout ),
	.datad(\cpu|rf|qa[21]~451_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[21]~452_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[21]~452 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qa[21]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y61_N15
dffeas \cpu|rf|register[15][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[15][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y63_N19
dffeas \cpu|rf|register[21][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[22]~43_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y62_N23
dffeas \cpu|rf|register[17][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[22]~43_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y62_N22
cycloneiv_lcell_comb \cpu|rf|qa[22]~460 (
// Equation(s):
// \cpu|rf|qa[22]~460_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\imem|irom|altsyncram_component|auto_generated|q_a [24]) # ((\cpu|rf|register[21][22]~q )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[17][22]~q )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[17][22]~q ),
	.datad(\cpu|rf|register[21][22]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qa[22]~460_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[22]~460 .lut_mask = 16'hBA98;
defparam \cpu|rf|qa[22]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y63_N3
dffeas \cpu|rf|register[20][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[22]~43_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y59_N5
dffeas \cpu|rf|register[27][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[22]~43_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y59_N19
dffeas \cpu|rf|register[23][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[22]~43_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y63_N9
dffeas \cpu|rf|register[19][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[22]~43_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y63_N8
cycloneiv_lcell_comb \cpu|rf|qa[22]~465 (
// Equation(s):
// \cpu|rf|qa[22]~465_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[23][22]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[19][22]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[23][22]~q ),
	.datac(\cpu|rf|register[19][22]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[22]~465_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[22]~465 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[22]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y63_N31
dffeas \cpu|rf|register[31][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[22]~43_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y63_N30
cycloneiv_lcell_comb \cpu|rf|qa[22]~466 (
// Equation(s):
// \cpu|rf|qa[22]~466_combout  = (\cpu|rf|qa[22]~465_combout  & (((\cpu|rf|register[31][22]~q ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\cpu|rf|qa[22]~465_combout  & (\cpu|rf|register[27][22]~q  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\cpu|rf|register[27][22]~q ),
	.datab(\cpu|rf|qa[22]~465_combout ),
	.datac(\cpu|rf|register[31][22]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[22]~466_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[22]~466 .lut_mask = 16'hE2CC;
defparam \cpu|rf|qa[22]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y59_N27
dffeas \cpu|rf|register[4][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[4][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y55_N5
dffeas \cpu|rf|register[1][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[1][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y57_N11
dffeas \cpu|rf|register[12][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[22]~43_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y64_N5
dffeas \cpu|rf|register[21][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[21][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y64_N10
cycloneiv_lcell_comb \cpu|rf|qa[23]~476 (
// Equation(s):
// \cpu|rf|qa[23]~476_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[21][23]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[17][23]~q ))))

	.dataa(\cpu|rf|register[17][23]~q ),
	.datab(\cpu|rf|register[21][23]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[23]~476_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[23]~476 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qa[23]~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y64_N8
cycloneiv_lcell_comb \cpu|rf|qa[23]~477 (
// Equation(s):
// \cpu|rf|qa[23]~477_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[23]~476_combout  & (\cpu|rf|register[29][23]~q )) # (!\cpu|rf|qa[23]~476_combout  & ((\cpu|rf|register[25][23]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[23]~476_combout ))))

	.dataa(\cpu|rf|register[29][23]~q ),
	.datab(\cpu|rf|register[25][23]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|rf|qa[23]~476_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[23]~477_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[23]~477 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qa[23]~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y63_N27
dffeas \cpu|rf|register[20][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[20][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y64_N31
dffeas \cpu|rf|register[23][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[23][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y64_N13
dffeas \cpu|rf|register[19][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[23]~45_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y64_N8
cycloneiv_lcell_comb \cpu|rf|qa[23]~483 (
// Equation(s):
// \cpu|rf|qa[23]~483_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[23][23]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (((\cpu|rf|register[19][23]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\cpu|rf|register[23][23]~q ),
	.datab(\cpu|rf|register[19][23]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[23]~483_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[23]~483 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qa[23]~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y64_N0
cycloneiv_lcell_comb \cpu|rf|qa[23]~486 (
// Equation(s):
// \cpu|rf|qa[23]~486_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\imem|irom|altsyncram_component|auto_generated|q_a [21])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[9][23]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[8][23]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[8][23]~q ),
	.datad(\cpu|rf|register[9][23]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qa[23]~486_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[23]~486 .lut_mask = 16'hDC98;
defparam \cpu|rf|qa[23]~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y64_N14
cycloneiv_lcell_comb \cpu|rf|qa[23]~487 (
// Equation(s):
// \cpu|rf|qa[23]~487_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[23]~486_combout  & ((\cpu|rf|register[11][23]~q ))) # (!\cpu|rf|qa[23]~486_combout  & (\cpu|rf|register[10][23]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[23]~486_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[10][23]~q ),
	.datac(\cpu|rf|register[11][23]~q ),
	.datad(\cpu|rf|qa[23]~486_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[23]~487_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[23]~487 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[23]~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y56_N13
dffeas \cpu|rf|register[7][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[23]~45_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y54_N15
dffeas \cpu|rf|register[15][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[15][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y62_N15
dffeas \cpu|rf|register[17][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[24]~47_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y62_N14
cycloneiv_lcell_comb \cpu|rf|qa[24]~500 (
// Equation(s):
// \cpu|rf|qa[24]~500_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\imem|irom|altsyncram_component|auto_generated|q_a [24]) # ((\cpu|rf|register[21][24]~q )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[17][24]~q )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[17][24]~q ),
	.datad(\cpu|rf|register[21][24]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qa[24]~500_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[24]~500 .lut_mask = 16'hBA98;
defparam \cpu|rf|qa[24]~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y62_N13
dffeas \cpu|rf|register[29][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[24]~47_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y62_N12
cycloneiv_lcell_comb \cpu|rf|qa[24]~501 (
// Equation(s):
// \cpu|rf|qa[24]~501_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[24]~500_combout  & (\cpu|rf|register[29][24]~q )) # (!\cpu|rf|qa[24]~500_combout  & ((\cpu|rf|register[25][24]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|qa[24]~500_combout ))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|qa[24]~500_combout ),
	.datac(\cpu|rf|register[29][24]~q ),
	.datad(\cpu|rf|register[25][24]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qa[24]~501_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[24]~501 .lut_mask = 16'hE6C4;
defparam \cpu|rf|qa[24]~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y62_N14
cycloneiv_lcell_comb \cpu|rf|qa[24]~508 (
// Equation(s):
// \cpu|rf|qa[24]~508_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|register[5][24]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|rf|register[4][24]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|register[4][24]~q ),
	.datac(\cpu|rf|register[5][24]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[24]~508_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[24]~508 .lut_mask = 16'hAAE4;
defparam \cpu|rf|qa[24]~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y62_N28
cycloneiv_lcell_comb \cpu|rf|qa[24]~509 (
// Equation(s):
// \cpu|rf|qa[24]~509_combout  = (\cpu|rf|qa[24]~508_combout  & ((\cpu|rf|register[7][24]~q ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\cpu|rf|qa[24]~508_combout  & (((\cpu|rf|register[6][24]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|register[7][24]~q ),
	.datab(\cpu|rf|qa[24]~508_combout ),
	.datac(\cpu|rf|register[6][24]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[24]~509_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[24]~509 .lut_mask = 16'hB8CC;
defparam \cpu|rf|qa[24]~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y63_N23
dffeas \cpu|rf|register[2][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[2][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y64_N31
dffeas \cpu|rf|register[25][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[25][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y64_N27
dffeas \cpu|rf|register[27][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[25]~49_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y64_N7
dffeas \cpu|rf|register[23][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[23][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y64_N21
dffeas \cpu|rf|register[19][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[25]~49_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y64_N24
cycloneiv_lcell_comb \cpu|rf|qa[25]~523 (
// Equation(s):
// \cpu|rf|qa[25]~523_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[23][25]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[19][25]~q ))))

	.dataa(\cpu|rf|register[19][25]~q ),
	.datab(\cpu|rf|register[23][25]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[25]~523_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[25]~523 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qa[25]~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y64_N19
dffeas \cpu|rf|register[31][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[25]~49_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y64_N26
cycloneiv_lcell_comb \cpu|rf|qa[25]~524 (
// Equation(s):
// \cpu|rf|qa[25]~524_combout  = (\cpu|rf|qa[25]~523_combout  & (((\cpu|rf|register[31][25]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24]))) # (!\cpu|rf|qa[25]~523_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (\cpu|rf|register[27][25]~q )))

	.dataa(\cpu|rf|qa[25]~523_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[27][25]~q ),
	.datad(\cpu|rf|register[31][25]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qa[25]~524_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[25]~524 .lut_mask = 16'hEA62;
defparam \cpu|rf|qa[25]~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y64_N16
cycloneiv_lcell_comb \cpu|rf|qa[25]~526 (
// Equation(s):
// \cpu|rf|qa[25]~526_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[9][25]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[8][25]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[9][25]~q ),
	.datac(\cpu|rf|register[8][25]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[25]~526_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[25]~526 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[25]~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y64_N31
dffeas \cpu|rf|register[11][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[25]~49_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y64_N30
cycloneiv_lcell_comb \cpu|rf|qa[25]~527 (
// Equation(s):
// \cpu|rf|qa[25]~527_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[25]~526_combout  & ((\cpu|rf|register[11][25]~q ))) # (!\cpu|rf|qa[25]~526_combout  & (\cpu|rf|register[10][25]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[25]~526_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[10][25]~q ),
	.datac(\cpu|rf|register[11][25]~q ),
	.datad(\cpu|rf|qa[25]~526_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[25]~527_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[25]~527 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[25]~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y61_N7
dffeas \cpu|rf|register[6][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[6][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y62_N11
dffeas \cpu|rf|register[1][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[1][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y57_N27
dffeas \cpu|rf|register[13][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[25]~49_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y57_N29
dffeas \cpu|rf|register[14][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[25]~49_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y57_N7
dffeas \cpu|rf|register[12][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[12][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y57_N28
cycloneiv_lcell_comb \cpu|rf|qa[25]~533 (
// Equation(s):
// \cpu|rf|qa[25]~533_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|register[14][25]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (\cpu|rf|register[12][25]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[12][25]~q ),
	.datac(\cpu|rf|register[14][25]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[25]~533_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[25]~533 .lut_mask = 16'hAAE4;
defparam \cpu|rf|qa[25]~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y61_N3
dffeas \cpu|rf|register[15][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[25]~49_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y57_N26
cycloneiv_lcell_comb \cpu|rf|qa[25]~534 (
// Equation(s):
// \cpu|rf|qa[25]~534_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[25]~533_combout  & (\cpu|rf|register[15][25]~q )) # (!\cpu|rf|qa[25]~533_combout  & ((\cpu|rf|register[13][25]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[25]~533_combout ))))

	.dataa(\cpu|rf|register[15][25]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[13][25]~q ),
	.datad(\cpu|rf|qa[25]~533_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[25]~534_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[25]~534 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[25]~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y62_N20
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~10 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~10_combout  = (\cpu|alu_a|y[0]~0_combout  & ((\cpu|rf|qa[25]~535_combout ) # ((\cpu|rf|qa[23]~495_combout ) # (\cpu|rf|qa[24]~515_combout ))))

	.dataa(\cpu|rf|qa[25]~535_combout ),
	.datab(\cpu|alu_a|y[0]~0_combout ),
	.datac(\cpu|rf|qa[23]~495_combout ),
	.datad(\cpu|rf|qa[24]~515_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~10 .lut_mask = 16'hCCC8;
defparam \cpu|al_unit|ShiftLeft0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y55_N15
dffeas \cpu|rf|register[26][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[26][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y63_N15
dffeas \cpu|rf|register[21][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[26]~51_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y63_N19
dffeas \cpu|rf|register[20][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[26]~51_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y59_N25
dffeas \cpu|rf|register[27][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[26]~51_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y59_N27
dffeas \cpu|rf|register[23][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[26]~51_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y63_N1
dffeas \cpu|rf|register[19][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[26]~51_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y63_N0
cycloneiv_lcell_comb \cpu|rf|qa[26]~545 (
// Equation(s):
// \cpu|rf|qa[26]~545_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[23][26]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[19][26]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[23][26]~q ),
	.datac(\cpu|rf|register[19][26]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[26]~545_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[26]~545 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[26]~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y63_N3
dffeas \cpu|rf|register[31][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[26]~51_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y63_N2
cycloneiv_lcell_comb \cpu|rf|qa[26]~546 (
// Equation(s):
// \cpu|rf|qa[26]~546_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[26]~545_combout  & ((\cpu|rf|register[31][26]~q ))) # (!\cpu|rf|qa[26]~545_combout  & (\cpu|rf|register[27][26]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[26]~545_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[27][26]~q ),
	.datac(\cpu|rf|register[31][26]~q ),
	.datad(\cpu|rf|qa[26]~545_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[26]~546_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[26]~546 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[26]~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y59_N21
dffeas \cpu|rf|register[4][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[26]~51_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y59_N7
dffeas \cpu|rf|register[7][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[26]~51_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y59_N11
dffeas \cpu|rf|register[3][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[26]~51_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y54_N9
dffeas \cpu|rf|register[14][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[14][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y54_N27
dffeas \cpu|rf|register[12][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[12][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y61_N16
cycloneiv_lcell_comb \cpu|rf|qa[26]~553 (
// Equation(s):
// \cpu|rf|qa[26]~553_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[13][26]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[12][26]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[13][26]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(\cpu|rf|register[12][26]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qa[26]~553_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[26]~553 .lut_mask = 16'hE5E0;
defparam \cpu|rf|qa[26]~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y61_N26
cycloneiv_lcell_comb \cpu|rf|qa[26]~554 (
// Equation(s):
// \cpu|rf|qa[26]~554_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[26]~553_combout  & (\cpu|rf|register[15][26]~q )) # (!\cpu|rf|qa[26]~553_combout  & ((\cpu|rf|register[14][26]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[26]~553_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[15][26]~q ),
	.datac(\cpu|rf|register[14][26]~q ),
	.datad(\cpu|rf|qa[26]~553_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[26]~554_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[26]~554 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[26]~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y64_N31
dffeas \cpu|rf|register[21][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[21][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y63_N29
dffeas \cpu|rf|register[29][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[27]~53_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y55_N17
dffeas \cpu|rf|register[22][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[22][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y58_N7
dffeas \cpu|rf|register[20][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[20][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y64_N3
dffeas \cpu|rf|register[27][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[27]~53_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y64_N11
dffeas \cpu|rf|register[23][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[23][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y64_N5
dffeas \cpu|rf|register[19][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[27]~53_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y64_N20
cycloneiv_lcell_comb \cpu|rf|qa[27]~563 (
// Equation(s):
// \cpu|rf|qa[27]~563_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[23][27]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[19][27]~q ))))

	.dataa(\cpu|rf|register[19][27]~q ),
	.datab(\cpu|rf|register[23][27]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[27]~563_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[27]~563 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qa[27]~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y64_N27
dffeas \cpu|rf|register[31][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[27]~53_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y64_N2
cycloneiv_lcell_comb \cpu|rf|qa[27]~564 (
// Equation(s):
// \cpu|rf|qa[27]~564_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[27]~563_combout  & (\cpu|rf|register[31][27]~q )) # (!\cpu|rf|qa[27]~563_combout  & ((\cpu|rf|register[27][27]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[27]~563_combout ))))

	.dataa(\cpu|rf|register[31][27]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[27][27]~q ),
	.datad(\cpu|rf|qa[27]~563_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[27]~564_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[27]~564 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[27]~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y62_N3
dffeas \cpu|rf|register[6][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[6][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y58_N24
cycloneiv_lcell_comb \cpu|rf|qa[27]~573 (
// Equation(s):
// \cpu|rf|qa[27]~573_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[14][27]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[12][27]~q ))))

	.dataa(\cpu|rf|register[12][27]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[14][27]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[27]~573_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[27]~573 .lut_mask = 16'hFC22;
defparam \cpu|rf|qa[27]~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y59_N11
dffeas \cpu|rf|register[8][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[28]~55_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y59_N25
dffeas \cpu|rf|register[11][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[28]~55_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y62_N25
dffeas \cpu|rf|register[18][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[18][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y62_N7
dffeas \cpu|rf|register[30][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[30][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y63_N13
dffeas \cpu|rf|register[19][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[28]~55_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y63_N12
cycloneiv_lcell_comb \cpu|rf|qa[28]~585 (
// Equation(s):
// \cpu|rf|qa[28]~585_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[23][28]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[19][28]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[23][28]~q ),
	.datac(\cpu|rf|register[19][28]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[28]~585_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[28]~585 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[28]~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y63_N6
cycloneiv_lcell_comb \cpu|rf|qa[28]~586 (
// Equation(s):
// \cpu|rf|qa[28]~586_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[28]~585_combout  & ((\cpu|rf|register[31][28]~q ))) # (!\cpu|rf|qa[28]~585_combout  & (\cpu|rf|register[27][28]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[28]~585_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[27][28]~q ),
	.datac(\cpu|rf|register[31][28]~q ),
	.datad(\cpu|rf|qa[28]~585_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[28]~586_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[28]~586 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[28]~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y62_N31
dffeas \cpu|rf|register[6][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[6][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y56_N3
dffeas \cpu|rf|register[5][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[5][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y63_N31
dffeas \cpu|rf|register[1][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[28]~55_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y60_N8
cycloneiv_lcell_comb \cpu|rf|qb[31]~62 (
// Equation(s):
// \cpu|rf|qb[31]~62_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\imem|irom|altsyncram_component|auto_generated|q_a [17]) # ((\cpu|rf|register[9][31]~q )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[8][31]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|register[9][31]~q ),
	.datad(\cpu|rf|register[8][31]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[31]~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[31]~62 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qb[31]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y64_N12
cycloneiv_lcell_comb \cpu|rf|qb[31]~63 (
// Equation(s):
// \cpu|rf|qb[31]~63_combout  = (\cpu|rf|qb[31]~62_combout  & (((\cpu|rf|register[11][31]~q ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\cpu|rf|qb[31]~62_combout  & (\cpu|rf|register[10][31]~q  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|register[10][31]~q ),
	.datab(\cpu|rf|register[11][31]~q ),
	.datac(\cpu|rf|qb[31]~62_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[31]~63_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[31]~63 .lut_mask = 16'hCAF0;
defparam \cpu|rf|qb[31]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y62_N27
dffeas \cpu|rf|register[22][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[0]~57_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y62_N11
dffeas \cpu|rf|register[26][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[26][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y62_N29
dffeas \cpu|rf|register[18][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[0]~57_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y62_N28
cycloneiv_lcell_comb \cpu|rf|qa[0]~596 (
// Equation(s):
// \cpu|rf|qa[0]~596_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[26][0]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[18][0]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[26][0]~q ),
	.datac(\cpu|rf|register[18][0]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[0]~596_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[0]~596 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[0]~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y62_N21
dffeas \cpu|rf|register[30][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[30][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y62_N26
cycloneiv_lcell_comb \cpu|rf|qa[0]~597 (
// Equation(s):
// \cpu|rf|qa[0]~597_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[0]~596_combout  & (\cpu|rf|register[30][0]~q )) # (!\cpu|rf|qa[0]~596_combout  & ((\cpu|rf|register[22][0]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[0]~596_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[30][0]~q ),
	.datac(\cpu|rf|register[22][0]~q ),
	.datad(\cpu|rf|qa[0]~596_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[0]~597_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[0]~597 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[0]~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y63_N7
dffeas \cpu|rf|register[8][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[8][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y62_N9
dffeas \cpu|rf|register[6][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[0]~57_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y59_N3
dffeas \cpu|rf|register[2][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y60_N13
dffeas \cpu|rf|register[1][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y60_N26
cycloneiv_lcell_comb \cpu|rf|qa[0]~610 (
// Equation(s):
// \cpu|rf|qa[0]~610_combout  = (\cpu|rf|qa[4]~69_combout  & (((\cpu|rf|qa[4]~66_combout )))) # (!\cpu|rf|qa[4]~69_combout  & ((\cpu|rf|qa[4]~66_combout  & ((\cpu|rf|register[2][0]~q ))) # (!\cpu|rf|qa[4]~66_combout  & (\cpu|rf|register[1][0]~q ))))

	.dataa(\cpu|rf|register[1][0]~q ),
	.datab(\cpu|rf|register[2][0]~q ),
	.datac(\cpu|rf|qa[4]~69_combout ),
	.datad(\cpu|rf|qa[4]~66_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[0]~610_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[0]~610 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qa[0]~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y60_N2
cycloneiv_lcell_comb \cpu|rf|qa[0]~613 (
// Equation(s):
// \cpu|rf|qa[0]~613_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[13][0]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[12][0]~q ))))

	.dataa(\cpu|rf|register[12][0]~q ),
	.datab(\cpu|rf|register[13][0]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[0]~613_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[0]~613 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qa[0]~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y60_N3
dffeas \cpu|rf|register[15][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[15][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y60_N4
cycloneiv_lcell_comb \cpu|rf|qa[0]~614 (
// Equation(s):
// \cpu|rf|qa[0]~614_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[0]~613_combout  & (\cpu|rf|register[15][0]~q )) # (!\cpu|rf|qa[0]~613_combout  & ((\cpu|rf|register[14][0]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[0]~613_combout ))))

	.dataa(\cpu|rf|register[15][0]~q ),
	.datab(\cpu|rf|register[14][0]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|rf|qa[0]~613_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[0]~614_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[0]~614 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qa[0]~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y62_N2
cycloneiv_lcell_comb \cpu|rf|qb[0]~86 (
// Equation(s):
// \cpu|rf|qb[0]~86_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[26][0]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[18][0]~q )))))

	.dataa(\cpu|rf|register[26][0]~q ),
	.datab(\cpu|rf|register[18][0]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[0]~86_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~86 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qb[0]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y62_N4
cycloneiv_lcell_comb \cpu|rf|qb[0]~87 (
// Equation(s):
// \cpu|rf|qb[0]~87_combout  = (\cpu|rf|qb[0]~86_combout  & ((\cpu|rf|register[30][0]~q ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\cpu|rf|qb[0]~86_combout  & (((\cpu|rf|register[22][0]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|register[30][0]~q ),
	.datab(\cpu|rf|qb[0]~86_combout ),
	.datac(\cpu|rf|register[22][0]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[0]~87_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~87 .lut_mask = 16'hB8CC;
defparam \cpu|rf|qb[0]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y61_N10
cycloneiv_lcell_comb \cpu|rf|qb[0]~96 (
// Equation(s):
// \cpu|rf|qb[0]~96_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[10][0]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[8][0]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|register[8][0]~q ),
	.datac(\cpu|rf|register[10][0]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[0]~96_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~96 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[0]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y61_N4
cycloneiv_lcell_comb \cpu|rf|qb[0]~97 (
// Equation(s):
// \cpu|rf|qb[0]~97_combout  = (\cpu|rf|qb[0]~96_combout  & ((\cpu|rf|register[11][0]~q ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\cpu|rf|qb[0]~96_combout  & (((\cpu|rf|register[9][0]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|qb[0]~96_combout ),
	.datab(\cpu|rf|register[11][0]~q ),
	.datac(\cpu|rf|register[9][0]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[0]~97_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~97 .lut_mask = 16'hD8AA;
defparam \cpu|rf|qb[0]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y58_N18
cycloneiv_lcell_comb \cpu|rf|qb[0]~98 (
// Equation(s):
// \cpu|rf|qb[0]~98_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[5][0]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (((\cpu|rf|register[4][0]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|register[5][0]~q ),
	.datab(\cpu|rf|register[4][0]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[0]~98_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~98 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qb[0]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y62_N8
cycloneiv_lcell_comb \cpu|rf|qb[0]~99 (
// Equation(s):
// \cpu|rf|qb[0]~99_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[0]~98_combout  & (\cpu|rf|register[7][0]~q )) # (!\cpu|rf|qb[0]~98_combout  & ((\cpu|rf|register[6][0]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[0]~98_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[7][0]~q ),
	.datac(\cpu|rf|register[6][0]~q ),
	.datad(\cpu|rf|qb[0]~98_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[0]~99_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~99 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[0]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y59_N8
cycloneiv_lcell_comb \cpu|rf|qb[0]~100 (
// Equation(s):
// \cpu|rf|qb[0]~100_combout  = (\cpu|rf|qb[2]~76_combout  & (((\cpu|rf|register[2][0]~q ) # (\cpu|rf|qb[2]~79_combout )))) # (!\cpu|rf|qb[2]~76_combout  & (\cpu|rf|register[1][0]~q  & ((!\cpu|rf|qb[2]~79_combout ))))

	.dataa(\cpu|rf|register[1][0]~q ),
	.datab(\cpu|rf|register[2][0]~q ),
	.datac(\cpu|rf|qb[2]~76_combout ),
	.datad(\cpu|rf|qb[2]~79_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[0]~100_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~100 .lut_mask = 16'hF0CA;
defparam \cpu|rf|qb[0]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y62_N4
cycloneiv_lcell_comb \cpu|rf|qb[0]~101 (
// Equation(s):
// \cpu|rf|qb[0]~101_combout  = (\cpu|rf|qb[2]~79_combout  & ((\cpu|rf|qb[0]~100_combout  & (\cpu|rf|register[3][0]~q )) # (!\cpu|rf|qb[0]~100_combout  & ((\cpu|rf|qb[0]~99_combout ))))) # (!\cpu|rf|qb[2]~79_combout  & (((\cpu|rf|qb[0]~100_combout ))))

	.dataa(\cpu|rf|qb[2]~79_combout ),
	.datab(\cpu|rf|register[3][0]~q ),
	.datac(\cpu|rf|qb[0]~100_combout ),
	.datad(\cpu|rf|qb[0]~99_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[0]~101_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~101 .lut_mask = 16'hDAD0;
defparam \cpu|rf|qb[0]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y62_N26
cycloneiv_lcell_comb \cpu|rf|qb[0]~102 (
// Equation(s):
// \cpu|rf|qb[0]~102_combout  = (\cpu|rf|qb[2]~75_combout  & (((\cpu|rf|qb[2]~64_combout )))) # (!\cpu|rf|qb[2]~75_combout  & ((\cpu|rf|qb[2]~64_combout  & (\cpu|rf|qb[0]~97_combout )) # (!\cpu|rf|qb[2]~64_combout  & ((\cpu|rf|qb[0]~101_combout )))))

	.dataa(\cpu|rf|qb[0]~97_combout ),
	.datab(\cpu|rf|qb[2]~75_combout ),
	.datac(\cpu|rf|qb[0]~101_combout ),
	.datad(\cpu|rf|qb[2]~64_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[0]~102_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~102 .lut_mask = 16'hEE30;
defparam \cpu|rf|qb[0]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y60_N22
cycloneiv_lcell_comb \cpu|cu|shift~1 (
// Equation(s):
// \cpu|cu|shift~1_combout  = (!\imem|irom|altsyncram_component|auto_generated|q_a [0] & \cpu|cu|comb~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [0]),
	.datad(\cpu|cu|comb~2_combout ),
	.cin(gnd),
	.combout(\cpu|cu|shift~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|shift~1 .lut_mask = 16'h0F00;
defparam \cpu|cu|shift~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y62_N24
cycloneiv_lcell_comb \cpu|al_unit|Add0~10 (
// Equation(s):
// \cpu|al_unit|Add0~10_combout  = (\cpu|cu|aluimm~2_combout  & (((\imem|irom|altsyncram_component|auto_generated|q_a [0])))) # (!\cpu|cu|aluimm~2_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # ((!\cpu|rf|Equal1~0_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [0]),
	.datac(\cpu|rf|Equal1~0_combout ),
	.datad(\cpu|cu|aluimm~2_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~10 .lut_mask = 16'hCCAF;
defparam \cpu|al_unit|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y62_N2
cycloneiv_lcell_comb \cpu|al_unit|Add0~11 (
// Equation(s):
// \cpu|al_unit|Add0~11_combout  = \cpu|cu|aluc[2]~3_combout  $ (((\cpu|al_unit|Add0~10_combout  & ((\cpu|cu|aluimm~2_combout ) # (\cpu|rf|qb[0]~105_combout )))))

	.dataa(\cpu|cu|aluimm~2_combout ),
	.datab(\cpu|al_unit|Add0~10_combout ),
	.datac(\cpu|cu|aluc[2]~3_combout ),
	.datad(\cpu|rf|qb[0]~105_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~11 .lut_mask = 16'h3C78;
defparam \cpu|al_unit|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y61_N9
dffeas \cpu|rf|register[22][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[22][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y60_N19
dffeas \cpu|rf|register[18][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[18][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y60_N0
cycloneiv_lcell_comb \cpu|rf|qa[4]~618 (
// Equation(s):
// \cpu|rf|qa[4]~618_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[26][4]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[18][4]~q )))))

	.dataa(\cpu|rf|register[26][4]~q ),
	.datab(\cpu|rf|register[18][4]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[4]~618_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~618 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qa[4]~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y60_N22
cycloneiv_lcell_comb \cpu|rf|qa[4]~619 (
// Equation(s):
// \cpu|rf|qa[4]~619_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[4]~618_combout  & ((\cpu|rf|register[30][4]~q ))) # (!\cpu|rf|qa[4]~618_combout  & (\cpu|rf|register[22][4]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[4]~618_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[22][4]~q ),
	.datac(\cpu|rf|register[30][4]~q ),
	.datad(\cpu|rf|qa[4]~618_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[4]~619_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~619 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[4]~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y57_N5
dffeas \cpu|rf|register[6][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[4]~59_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y57_N15
dffeas \cpu|rf|register[4][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[4]~59_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y60_N4
cycloneiv_lcell_comb \cpu|rf|qa[4]~628 (
// Equation(s):
// \cpu|rf|qa[4]~628_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|register[5][4]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|rf|register[4][4]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|register[4][4]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[5][4]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[4]~628_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~628 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qa[4]~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y57_N0
cycloneiv_lcell_comb \cpu|rf|qa[4]~629 (
// Equation(s):
// \cpu|rf|qa[4]~629_combout  = (\cpu|rf|qa[4]~628_combout  & (((\cpu|rf|register[7][4]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22]))) # (!\cpu|rf|qa[4]~628_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (\cpu|rf|register[6][4]~q )))

	.dataa(\cpu|rf|qa[4]~628_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[6][4]~q ),
	.datad(\cpu|rf|register[7][4]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qa[4]~629_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~629 .lut_mask = 16'hEA62;
defparam \cpu|rf|qa[4]~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y60_N15
dffeas \cpu|rf|register[2][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[4]~59_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y60_N12
cycloneiv_lcell_comb \cpu|rf|qa[4]~630 (
// Equation(s):
// \cpu|rf|qa[4]~630_combout  = (\cpu|rf|qa[4]~69_combout  & (((\cpu|rf|qa[4]~66_combout )))) # (!\cpu|rf|qa[4]~69_combout  & ((\cpu|rf|qa[4]~66_combout  & ((\cpu|rf|register[2][4]~q ))) # (!\cpu|rf|qa[4]~66_combout  & (\cpu|rf|register[1][4]~q ))))

	.dataa(\cpu|rf|qa[4]~69_combout ),
	.datab(\cpu|rf|register[1][4]~q ),
	.datac(\cpu|rf|register[2][4]~q ),
	.datad(\cpu|rf|qa[4]~66_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[4]~630_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~630 .lut_mask = 16'hFA44;
defparam \cpu|rf|qa[4]~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y57_N10
cycloneiv_lcell_comb \cpu|rf|qa[4]~631 (
// Equation(s):
// \cpu|rf|qa[4]~631_combout  = (\cpu|rf|qa[4]~69_combout  & ((\cpu|rf|qa[4]~630_combout  & ((\cpu|rf|register[3][4]~q ))) # (!\cpu|rf|qa[4]~630_combout  & (\cpu|rf|qa[4]~629_combout )))) # (!\cpu|rf|qa[4]~69_combout  & (((\cpu|rf|qa[4]~630_combout ))))

	.dataa(\cpu|rf|qa[4]~69_combout ),
	.datab(\cpu|rf|qa[4]~629_combout ),
	.datac(\cpu|rf|register[3][4]~q ),
	.datad(\cpu|rf|qa[4]~630_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[4]~631_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~631 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[4]~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y57_N17
dffeas \cpu|rf|register[14][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[4]~59_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y60_N9
dffeas \cpu|rf|register[13][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[4]~59_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y57_N31
dffeas \cpu|rf|register[12][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[12][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y62_N26
cycloneiv_lcell_comb \cpu|rf|qa[4]~633 (
// Equation(s):
// \cpu|rf|qa[4]~633_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[13][4]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (((\cpu|rf|register[12][4]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|register[13][4]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[12][4]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[4]~633_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~633 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qa[4]~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y57_N7
dffeas \cpu|rf|register[15][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|link|y[4]~59_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y57_N4
cycloneiv_lcell_comb \cpu|rf|qa[4]~634 (
// Equation(s):
// \cpu|rf|qa[4]~634_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[4]~633_combout  & (\cpu|rf|register[15][4]~q )) # (!\cpu|rf|qa[4]~633_combout  & ((\cpu|rf|register[14][4]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[4]~633_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[15][4]~q ),
	.datac(\cpu|rf|register[14][4]~q ),
	.datad(\cpu|rf|qa[4]~633_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[4]~634_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~634 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[4]~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y58_N31
dffeas \cpu|rf|register[25][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[25][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y57_N19
dffeas \cpu|rf|register[4][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[4][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y60_N23
dffeas \cpu|rf|register[2][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[2]~61_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y58_N27
dffeas \cpu|rf|register[3][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y56_N2
cycloneiv_lcell_comb \cpu|rf|qa[2]~653 (
// Equation(s):
// \cpu|rf|qa[2]~653_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[13][2]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[12][2]~q ))))

	.dataa(\cpu|rf|register[12][2]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[13][2]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[2]~653_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[2]~653 .lut_mask = 16'hFC22;
defparam \cpu|rf|qa[2]~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y56_N6
cycloneiv_lcell_comb \cpu|rf|qa[2]~654 (
// Equation(s):
// \cpu|rf|qa[2]~654_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[2]~653_combout  & ((\cpu|rf|register[15][2]~q ))) # (!\cpu|rf|qa[2]~653_combout  & (\cpu|rf|register[14][2]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[2]~653_combout ))))

	.dataa(\cpu|rf|register[14][2]~q ),
	.datab(\cpu|rf|register[15][2]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|rf|qa[2]~653_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[2]~654_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[2]~654 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qa[2]~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y58_N15
dffeas \cpu|rf|register[21][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[21][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y58_N31
dffeas \cpu|rf|register[4][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[1]~63_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y58_N30
cycloneiv_lcell_comb \cpu|rf|qa[1]~668 (
// Equation(s):
// \cpu|rf|qa[1]~668_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[6][1]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[4][1]~q )))))

	.dataa(\cpu|rf|register[6][1]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[4][1]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[1]~668_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[1]~668 .lut_mask = 16'hEE30;
defparam \cpu|rf|qa[1]~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y61_N7
dffeas \cpu|rf|register[13][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[13][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y58_N11
dffeas \cpu|rf|register[14][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[14][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y60_N19
dffeas \cpu|rf|register[12][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[12][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y60_N0
cycloneiv_lcell_comb \cpu|rf|qa[1]~673 (
// Equation(s):
// \cpu|rf|qa[1]~673_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|register[14][1]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (\cpu|rf|register[12][1]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|rf|register[12][1]~q ),
	.datab(\cpu|rf|register[14][1]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[1]~673_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[1]~673 .lut_mask = 16'hF0CA;
defparam \cpu|rf|qa[1]~673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y54_N27
dffeas \cpu|rf|register[15][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[15][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y60_N14
cycloneiv_lcell_comb \cpu|rf|qa[1]~674 (
// Equation(s):
// \cpu|rf|qa[1]~674_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[1]~673_combout  & ((\cpu|rf|register[15][1]~q ))) # (!\cpu|rf|qa[1]~673_combout  & (\cpu|rf|register[13][1]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[1]~673_combout ))))

	.dataa(\cpu|rf|register[13][1]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[15][1]~q ),
	.datad(\cpu|rf|qa[1]~673_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[1]~674_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[1]~674 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[1]~674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y64_N7
dffeas \cpu|rf|register[21][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[21][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y64_N23
dffeas \cpu|rf|register[26][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[26][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y63_N11
dffeas \cpu|rf|register[24][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[3]~65_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y63_N10
cycloneiv_lcell_comb \cpu|rf|qa[3]~680 (
// Equation(s):
// \cpu|rf|qa[3]~680_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\imem|irom|altsyncram_component|auto_generated|q_a [24])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[24][3]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[16][3]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[24][3]~q ),
	.datad(\cpu|rf|register[16][3]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qa[3]~680_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[3]~680 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qa[3]~680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y58_N7
dffeas \cpu|rf|register[12][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[3]~65_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y55_N31
dffeas \cpu|rf|register[15][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|link|y[3]~65_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y56_N24
cycloneiv_lcell_comb \cpu|rf|qb[15]~106 (
// Equation(s):
// \cpu|rf|qb[15]~106_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[9][15]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[8][15]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[8][15]~q ),
	.datac(\cpu|rf|register[9][15]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[15]~106_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[15]~106 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[15]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y59_N12
cycloneiv_lcell_comb \cpu|rf|qb[15]~107 (
// Equation(s):
// \cpu|rf|qb[15]~107_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[15]~106_combout  & (\cpu|rf|register[11][15]~q )) # (!\cpu|rf|qb[15]~106_combout  & ((\cpu|rf|register[10][15]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[15]~106_combout ))))

	.dataa(\cpu|rf|register[11][15]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|register[10][15]~q ),
	.datad(\cpu|rf|qb[15]~106_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[15]~107_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[15]~107 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[15]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y61_N2
cycloneiv_lcell_comb \cpu|rf|qb[15]~108 (
// Equation(s):
// \cpu|rf|qb[15]~108_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[21][15]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[17][15]~q ))))

	.dataa(\cpu|rf|register[17][15]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[21][15]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[15]~108_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[15]~108 .lut_mask = 16'hFC22;
defparam \cpu|rf|qb[15]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y61_N0
cycloneiv_lcell_comb \cpu|rf|qb[15]~109 (
// Equation(s):
// \cpu|rf|qb[15]~109_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[15]~108_combout  & (\cpu|rf|register[29][15]~q )) # (!\cpu|rf|qb[15]~108_combout  & ((\cpu|rf|register[25][15]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[15]~108_combout ))))

	.dataa(\cpu|rf|register[29][15]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[25][15]~q ),
	.datad(\cpu|rf|qb[15]~108_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[15]~109_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[15]~109 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[15]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y61_N26
cycloneiv_lcell_comb \cpu|rf|qb[13]~128 (
// Equation(s):
// \cpu|rf|qb[13]~128_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[21][13]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[17][13]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[17][13]~q ),
	.datac(\cpu|rf|register[21][13]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[13]~128_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[13]~128 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[13]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y61_N18
cycloneiv_lcell_comb \cpu|rf|qb[13]~129 (
// Equation(s):
// \cpu|rf|qb[13]~129_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[13]~128_combout  & (\cpu|rf|register[29][13]~q )) # (!\cpu|rf|qb[13]~128_combout  & ((\cpu|rf|register[25][13]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[13]~128_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[29][13]~q ),
	.datac(\cpu|rf|qb[13]~128_combout ),
	.datad(\cpu|rf|register[25][13]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[13]~129_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[13]~129 .lut_mask = 16'hDAD0;
defparam \cpu|rf|qb[13]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y62_N2
cycloneiv_lcell_comb \cpu|rf|qb[13]~130 (
// Equation(s):
// \cpu|rf|qb[13]~130_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[26][13]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[18][13]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[26][13]~q ),
	.datac(\cpu|rf|register[18][13]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[13]~130_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[13]~130 .lut_mask = 16'hEE50;
defparam \cpu|rf|qb[13]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y62_N18
cycloneiv_lcell_comb \cpu|rf|qb[13]~131 (
// Equation(s):
// \cpu|rf|qb[13]~131_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[13]~130_combout  & (\cpu|rf|register[30][13]~q )) # (!\cpu|rf|qb[13]~130_combout  & ((\cpu|rf|register[22][13]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[13]~130_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[30][13]~q ),
	.datac(\cpu|rf|register[22][13]~q ),
	.datad(\cpu|rf|qb[13]~130_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[13]~131_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[13]~131 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[13]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y60_N6
cycloneiv_lcell_comb \cpu|rf|qb[13]~132 (
// Equation(s):
// \cpu|rf|qb[13]~132_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[24][13]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[16][13]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[16][13]~q ),
	.datac(\cpu|rf|register[24][13]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[13]~132_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[13]~132 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[13]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y64_N12
cycloneiv_lcell_comb \cpu|rf|qb[13]~133 (
// Equation(s):
// \cpu|rf|qb[13]~133_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[13]~132_combout  & (\cpu|rf|register[28][13]~q )) # (!\cpu|rf|qb[13]~132_combout  & ((\cpu|rf|register[20][13]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[13]~132_combout ))))

	.dataa(\cpu|rf|register[28][13]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|qb[13]~132_combout ),
	.datad(\cpu|rf|register[20][13]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[13]~133_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[13]~133 .lut_mask = 16'hBCB0;
defparam \cpu|rf|qb[13]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y64_N18
cycloneiv_lcell_comb \cpu|rf|qb[13]~134 (
// Equation(s):
// \cpu|rf|qb[13]~134_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16]) # (\cpu|rf|qb[13]~131_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|rf|qb[13]~133_combout  & (!\imem|irom|altsyncram_component|auto_generated|q_a [16])))

	.dataa(\cpu|rf|qb[13]~133_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\cpu|rf|qb[13]~131_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[13]~134_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[13]~134 .lut_mask = 16'hCEC2;
defparam \cpu|rf|qb[13]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y65_N22
cycloneiv_lcell_comb \cpu|rf|qb[13]~135 (
// Equation(s):
// \cpu|rf|qb[13]~135_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|register[23][13]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|rf|register[19][13]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|register[19][13]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[23][13]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[13]~135_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[13]~135 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qb[13]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y65_N28
cycloneiv_lcell_comb \cpu|rf|qb[13]~136 (
// Equation(s):
// \cpu|rf|qb[13]~136_combout  = (\cpu|rf|qb[13]~135_combout  & ((\cpu|rf|register[31][13]~q ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\cpu|rf|qb[13]~135_combout  & (((\cpu|rf|register[27][13]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|qb[13]~135_combout ),
	.datab(\cpu|rf|register[31][13]~q ),
	.datac(\cpu|rf|register[27][13]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[13]~136_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[13]~136 .lut_mask = 16'hD8AA;
defparam \cpu|rf|qb[13]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y64_N8
cycloneiv_lcell_comb \cpu|rf|qb[13]~137 (
// Equation(s):
// \cpu|rf|qb[13]~137_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[13]~134_combout  & (\cpu|rf|qb[13]~136_combout )) # (!\cpu|rf|qb[13]~134_combout  & ((\cpu|rf|qb[13]~129_combout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|qb[13]~134_combout ))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|qb[13]~134_combout ),
	.datac(\cpu|rf|qb[13]~136_combout ),
	.datad(\cpu|rf|qb[13]~129_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[13]~137_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[13]~137 .lut_mask = 16'hE6C4;
defparam \cpu|rf|qb[13]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y57_N28
cycloneiv_lcell_comb \cpu|rf|qb[13]~138 (
// Equation(s):
// \cpu|rf|qb[13]~138_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[6][13]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[4][13]~q )))))

	.dataa(\cpu|rf|register[6][13]~q ),
	.datab(\cpu|rf|register[4][13]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[13]~138_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[13]~138 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qb[13]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y56_N26
cycloneiv_lcell_comb \cpu|rf|qb[13]~139 (
// Equation(s):
// \cpu|rf|qb[13]~139_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[13]~138_combout  & (\cpu|rf|register[7][13]~q )) # (!\cpu|rf|qb[13]~138_combout  & ((\cpu|rf|register[5][13]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[13]~138_combout ))))

	.dataa(\cpu|rf|register[7][13]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[5][13]~q ),
	.datad(\cpu|rf|qb[13]~138_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[13]~139_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[13]~139 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[13]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y56_N24
cycloneiv_lcell_comb \cpu|rf|qb[13]~140 (
// Equation(s):
// \cpu|rf|qb[13]~140_combout  = (\cpu|rf|qb[2]~76_combout  & (((\cpu|rf|qb[2]~79_combout )))) # (!\cpu|rf|qb[2]~76_combout  & ((\cpu|rf|qb[2]~79_combout  & ((\cpu|rf|qb[13]~139_combout ))) # (!\cpu|rf|qb[2]~79_combout  & (\cpu|rf|register[1][13]~q ))))

	.dataa(\cpu|rf|qb[2]~76_combout ),
	.datab(\cpu|rf|register[1][13]~q ),
	.datac(\cpu|rf|qb[13]~139_combout ),
	.datad(\cpu|rf|qb[2]~79_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[13]~140_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[13]~140 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[13]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y56_N18
cycloneiv_lcell_comb \cpu|rf|qb[13]~141 (
// Equation(s):
// \cpu|rf|qb[13]~141_combout  = (\cpu|rf|qb[2]~76_combout  & ((\cpu|rf|qb[13]~140_combout  & (\cpu|rf|register[3][13]~q )) # (!\cpu|rf|qb[13]~140_combout  & ((\cpu|rf|register[2][13]~q ))))) # (!\cpu|rf|qb[2]~76_combout  & (((\cpu|rf|qb[13]~140_combout ))))

	.dataa(\cpu|rf|register[3][13]~q ),
	.datab(\cpu|rf|register[2][13]~q ),
	.datac(\cpu|rf|qb[2]~76_combout ),
	.datad(\cpu|rf|qb[13]~140_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[13]~141_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[13]~141 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qb[13]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y64_N26
cycloneiv_lcell_comb \cpu|rf|qb[13]~142 (
// Equation(s):
// \cpu|rf|qb[13]~142_combout  = (\cpu|rf|qb[2]~75_combout  & ((\cpu|rf|qb[2]~64_combout ) # ((\cpu|rf|qb[13]~137_combout )))) # (!\cpu|rf|qb[2]~75_combout  & (!\cpu|rf|qb[2]~64_combout  & ((\cpu|rf|qb[13]~141_combout ))))

	.dataa(\cpu|rf|qb[2]~75_combout ),
	.datab(\cpu|rf|qb[2]~64_combout ),
	.datac(\cpu|rf|qb[13]~137_combout ),
	.datad(\cpu|rf|qb[13]~141_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[13]~142_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[13]~142 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qb[13]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y56_N26
cycloneiv_lcell_comb \cpu|rf|qb[14]~158 (
// Equation(s):
// \cpu|rf|qb[14]~158_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|register[5][14]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|rf|register[4][14]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|register[4][14]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[5][14]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[14]~158_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[14]~158 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qb[14]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y56_N8
cycloneiv_lcell_comb \cpu|rf|qb[14]~159 (
// Equation(s):
// \cpu|rf|qb[14]~159_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[14]~158_combout  & (\cpu|rf|register[7][14]~q )) # (!\cpu|rf|qb[14]~158_combout  & ((\cpu|rf|register[6][14]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[14]~158_combout ))))

	.dataa(\cpu|rf|register[7][14]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|register[6][14]~q ),
	.datad(\cpu|rf|qb[14]~158_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[14]~159_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[14]~159 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[14]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y55_N12
cycloneiv_lcell_comb \cpu|rf|qb[14]~160 (
// Equation(s):
// \cpu|rf|qb[14]~160_combout  = (\cpu|rf|qb[2]~76_combout  & (((\cpu|rf|register[2][14]~q ) # (\cpu|rf|qb[2]~79_combout )))) # (!\cpu|rf|qb[2]~76_combout  & (\cpu|rf|register[1][14]~q  & ((!\cpu|rf|qb[2]~79_combout ))))

	.dataa(\cpu|rf|register[1][14]~q ),
	.datab(\cpu|rf|register[2][14]~q ),
	.datac(\cpu|rf|qb[2]~76_combout ),
	.datad(\cpu|rf|qb[2]~79_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[14]~160_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[14]~160 .lut_mask = 16'hF0CA;
defparam \cpu|rf|qb[14]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y55_N10
cycloneiv_lcell_comb \cpu|rf|qb[14]~161 (
// Equation(s):
// \cpu|rf|qb[14]~161_combout  = (\cpu|rf|qb[2]~79_combout  & ((\cpu|rf|qb[14]~160_combout  & (\cpu|rf|register[3][14]~q )) # (!\cpu|rf|qb[14]~160_combout  & ((\cpu|rf|qb[14]~159_combout ))))) # (!\cpu|rf|qb[2]~79_combout  & (((\cpu|rf|qb[14]~160_combout 
// ))))

	.dataa(\cpu|rf|qb[2]~79_combout ),
	.datab(\cpu|rf|register[3][14]~q ),
	.datac(\cpu|rf|qb[14]~160_combout ),
	.datad(\cpu|rf|qb[14]~159_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[14]~161_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[14]~161 .lut_mask = 16'hDAD0;
defparam \cpu|rf|qb[14]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y57_N8
cycloneiv_lcell_comb \cpu|rf|qb[14]~163 (
// Equation(s):
// \cpu|rf|qb[14]~163_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[13][14]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (((\cpu|rf|register[12][14]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|register[13][14]~q ),
	.datab(\cpu|rf|register[12][14]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[14]~163_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[14]~163 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qb[14]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y57_N20
cycloneiv_lcell_comb \cpu|rf|qb[14]~164 (
// Equation(s):
// \cpu|rf|qb[14]~164_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[14]~163_combout  & ((\cpu|rf|register[15][14]~q ))) # (!\cpu|rf|qb[14]~163_combout  & (\cpu|rf|register[14][14]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[14]~163_combout ))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|qb[14]~163_combout ),
	.datac(\cpu|rf|register[14][14]~q ),
	.datad(\cpu|rf|register[15][14]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[14]~164_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[14]~164 .lut_mask = 16'hEC64;
defparam \cpu|rf|qb[14]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y64_N16
cycloneiv_lcell_comb \cpu|rf|qb[12]~170 (
// Equation(s):
// \cpu|rf|qb[12]~170_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[24][12]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[16][12]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[16][12]~q ),
	.datac(\cpu|rf|register[24][12]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[12]~170_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[12]~170 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[12]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y65_N26
cycloneiv_lcell_comb \cpu|rf|qb[12]~173 (
// Equation(s):
// \cpu|rf|qb[12]~173_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[23][12]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[19][12]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[19][12]~q ),
	.datac(\cpu|rf|register[23][12]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[12]~173_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[12]~173 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[12]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y65_N8
cycloneiv_lcell_comb \cpu|rf|qb[12]~174 (
// Equation(s):
// \cpu|rf|qb[12]~174_combout  = (\cpu|rf|qb[12]~173_combout  & ((\cpu|rf|register[31][12]~q ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\cpu|rf|qb[12]~173_combout  & (((\cpu|rf|register[27][12]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|qb[12]~173_combout ),
	.datab(\cpu|rf|register[31][12]~q ),
	.datac(\cpu|rf|register[27][12]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[12]~174_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[12]~174 .lut_mask = 16'hD8AA;
defparam \cpu|rf|qb[12]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y60_N26
cycloneiv_lcell_comb \cpu|rf|qb[12]~183 (
// Equation(s):
// \cpu|rf|qb[12]~183_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|register[13][12]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|rf|register[12][12]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|register[12][12]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[13][12]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[12]~183_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[12]~183 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qb[12]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y60_N4
cycloneiv_lcell_comb \cpu|rf|qb[7]~186 (
// Equation(s):
// \cpu|rf|qb[7]~186_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\imem|irom|altsyncram_component|auto_generated|q_a [17]) # ((\cpu|rf|register[9][7]~q )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[8][7]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|register[9][7]~q ),
	.datad(\cpu|rf|register[8][7]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[7]~186_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[7]~186 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qb[7]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y58_N12
cycloneiv_lcell_comb \cpu|rf|qb[6]~218 (
// Equation(s):
// \cpu|rf|qb[6]~218_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[5][6]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[4][6]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[5][6]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\cpu|rf|register[4][6]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[6]~218_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[6]~218 .lut_mask = 16'hE5E0;
defparam \cpu|rf|qb[6]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y58_N10
cycloneiv_lcell_comb \cpu|rf|qb[6]~219 (
// Equation(s):
// \cpu|rf|qb[6]~219_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[6]~218_combout  & ((\cpu|rf|register[7][6]~q ))) # (!\cpu|rf|qb[6]~218_combout  & (\cpu|rf|register[6][6]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[6]~218_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[6][6]~q ),
	.datac(\cpu|rf|register[7][6]~q ),
	.datad(\cpu|rf|qb[6]~218_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[6]~219_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[6]~219 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[6]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y60_N28
cycloneiv_lcell_comb \cpu|rf|qb[6]~223 (
// Equation(s):
// \cpu|rf|qb[6]~223_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[13][6]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (((\cpu|rf|register[12][6]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|register[13][6]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[12][6]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[6]~223_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[6]~223 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qb[6]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y60_N10
cycloneiv_lcell_comb \cpu|rf|qb[6]~224 (
// Equation(s):
// \cpu|rf|qb[6]~224_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[6]~223_combout  & ((\cpu|rf|register[15][6]~q ))) # (!\cpu|rf|qb[6]~223_combout  & (\cpu|rf|register[14][6]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[6]~223_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[14][6]~q ),
	.datac(\cpu|rf|register[15][6]~q ),
	.datad(\cpu|rf|qb[6]~223_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[6]~224_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[6]~224 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[6]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y60_N28
cycloneiv_lcell_comb \cpu|rf|qb[5]~226 (
// Equation(s):
// \cpu|rf|qb[5]~226_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\imem|irom|altsyncram_component|auto_generated|q_a [17]) # ((\cpu|rf|register[9][5]~q )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[8][5]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|register[9][5]~q ),
	.datad(\cpu|rf|register[8][5]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[5]~226_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[5]~226 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qb[5]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y60_N22
cycloneiv_lcell_comb \cpu|rf|qb[5]~243 (
// Equation(s):
// \cpu|rf|qb[5]~243_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[14][5]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[12][5]~q ))))

	.dataa(\cpu|rf|register[12][5]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[14][5]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[5]~243_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[5]~243 .lut_mask = 16'hFC22;
defparam \cpu|rf|qb[5]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y57_N8
cycloneiv_lcell_comb \cpu|rf|qb[4]~263 (
// Equation(s):
// \cpu|rf|qb[4]~263_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[13][4]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[12][4]~q ))))

	.dataa(\cpu|rf|register[12][4]~q ),
	.datab(\cpu|rf|register[13][4]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[4]~263_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[4]~263 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qb[4]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y57_N16
cycloneiv_lcell_comb \cpu|rf|qb[4]~264 (
// Equation(s):
// \cpu|rf|qb[4]~264_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[4]~263_combout  & ((\cpu|rf|register[15][4]~q ))) # (!\cpu|rf|qb[4]~263_combout  & (\cpu|rf|register[14][4]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[4]~263_combout ))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|qb[4]~263_combout ),
	.datac(\cpu|rf|register[14][4]~q ),
	.datad(\cpu|rf|register[15][4]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[4]~264_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[4]~264 .lut_mask = 16'hEC64;
defparam \cpu|rf|qb[4]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y61_N30
cycloneiv_lcell_comb \cpu|rf|qb[11]~268 (
// Equation(s):
// \cpu|rf|qb[11]~268_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\imem|irom|altsyncram_component|auto_generated|q_a [19]) # ((\cpu|rf|register[21][11]~q )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[17][11]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[21][11]~q ),
	.datad(\cpu|rf|register[17][11]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[11]~268_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[11]~268 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qb[11]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y60_N30
cycloneiv_lcell_comb \cpu|rf|qb[11]~269 (
// Equation(s):
// \cpu|rf|qb[11]~269_combout  = (\cpu|rf|qb[11]~268_combout  & ((\cpu|rf|register[29][11]~q ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\cpu|rf|qb[11]~268_combout  & (((\cpu|rf|register[25][11]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|register[29][11]~q ),
	.datab(\cpu|rf|register[25][11]~q ),
	.datac(\cpu|rf|qb[11]~268_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[11]~269_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[11]~269 .lut_mask = 16'hACF0;
defparam \cpu|rf|qb[11]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y62_N30
cycloneiv_lcell_comb \cpu|rf|qb[11]~270 (
// Equation(s):
// \cpu|rf|qb[11]~270_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[26][11]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[18][11]~q ))))

	.dataa(\cpu|rf|register[18][11]~q ),
	.datab(\cpu|rf|register[26][11]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[11]~270_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[11]~270 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qb[11]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y62_N4
cycloneiv_lcell_comb \cpu|rf|qb[11]~271 (
// Equation(s):
// \cpu|rf|qb[11]~271_combout  = (\cpu|rf|qb[11]~270_combout  & ((\cpu|rf|register[30][11]~q ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\cpu|rf|qb[11]~270_combout  & (((\cpu|rf|register[22][11]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|qb[11]~270_combout ),
	.datab(\cpu|rf|register[30][11]~q ),
	.datac(\cpu|rf|register[22][11]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[11]~271_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[11]~271 .lut_mask = 16'hD8AA;
defparam \cpu|rf|qb[11]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y64_N0
cycloneiv_lcell_comb \cpu|rf|qb[11]~272 (
// Equation(s):
// \cpu|rf|qb[11]~272_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|register[24][11]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (\cpu|rf|register[16][11]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|register[16][11]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[24][11]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[11]~272_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[11]~272 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qb[11]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y64_N4
cycloneiv_lcell_comb \cpu|rf|qb[11]~273 (
// Equation(s):
// \cpu|rf|qb[11]~273_combout  = (\cpu|rf|qb[11]~272_combout  & ((\cpu|rf|register[28][11]~q ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\cpu|rf|qb[11]~272_combout  & (((\cpu|rf|register[20][11]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|qb[11]~272_combout ),
	.datab(\cpu|rf|register[28][11]~q ),
	.datac(\cpu|rf|register[20][11]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[11]~273_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[11]~273 .lut_mask = 16'hD8AA;
defparam \cpu|rf|qb[11]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y60_N24
cycloneiv_lcell_comb \cpu|rf|qb[11]~274 (
// Equation(s):
// \cpu|rf|qb[11]~274_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16]) # (\cpu|rf|qb[11]~271_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|rf|qb[11]~273_combout  & (!\imem|irom|altsyncram_component|auto_generated|q_a [16])))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|qb[11]~273_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\cpu|rf|qb[11]~271_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[11]~274_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[11]~274 .lut_mask = 16'hAEA4;
defparam \cpu|rf|qb[11]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y63_N20
cycloneiv_lcell_comb \cpu|rf|qb[11]~275 (
// Equation(s):
// \cpu|rf|qb[11]~275_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|register[23][11]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|rf|register[19][11]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|register[19][11]~q ),
	.datab(\cpu|rf|register[23][11]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[11]~275_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[11]~275 .lut_mask = 16'hF0CA;
defparam \cpu|rf|qb[11]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y63_N18
cycloneiv_lcell_comb \cpu|rf|qb[11]~276 (
// Equation(s):
// \cpu|rf|qb[11]~276_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[11]~275_combout  & ((\cpu|rf|register[31][11]~q ))) # (!\cpu|rf|qb[11]~275_combout  & (\cpu|rf|register[27][11]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[11]~275_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[27][11]~q ),
	.datac(\cpu|rf|register[31][11]~q ),
	.datad(\cpu|rf|qb[11]~275_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[11]~276_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[11]~276 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[11]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y60_N22
cycloneiv_lcell_comb \cpu|rf|qb[11]~277 (
// Equation(s):
// \cpu|rf|qb[11]~277_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[11]~274_combout  & (\cpu|rf|qb[11]~276_combout )) # (!\cpu|rf|qb[11]~274_combout  & ((\cpu|rf|qb[11]~269_combout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[11]~274_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|qb[11]~276_combout ),
	.datac(\cpu|rf|qb[11]~269_combout ),
	.datad(\cpu|rf|qb[11]~274_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[11]~277_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[11]~277 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[11]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y57_N6
cycloneiv_lcell_comb \cpu|rf|qb[11]~278 (
// Equation(s):
// \cpu|rf|qb[11]~278_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[6][11]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[4][11]~q )))))

	.dataa(\cpu|rf|register[6][11]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[4][11]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[11]~278_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[11]~278 .lut_mask = 16'hEE30;
defparam \cpu|rf|qb[11]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y57_N8
cycloneiv_lcell_comb \cpu|rf|qb[11]~279 (
// Equation(s):
// \cpu|rf|qb[11]~279_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[11]~278_combout  & (\cpu|rf|register[7][11]~q )) # (!\cpu|rf|qb[11]~278_combout  & ((\cpu|rf|register[5][11]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[11]~278_combout ))))

	.dataa(\cpu|rf|register[7][11]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[5][11]~q ),
	.datad(\cpu|rf|qb[11]~278_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[11]~279_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[11]~279 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[11]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y57_N0
cycloneiv_lcell_comb \cpu|rf|qb[11]~280 (
// Equation(s):
// \cpu|rf|qb[11]~280_combout  = (\cpu|rf|qb[2]~76_combout  & (((\cpu|rf|qb[2]~79_combout )))) # (!\cpu|rf|qb[2]~76_combout  & ((\cpu|rf|qb[2]~79_combout  & ((\cpu|rf|qb[11]~279_combout ))) # (!\cpu|rf|qb[2]~79_combout  & (\cpu|rf|register[1][11]~q ))))

	.dataa(\cpu|rf|register[1][11]~q ),
	.datab(\cpu|rf|qb[2]~76_combout ),
	.datac(\cpu|rf|qb[11]~279_combout ),
	.datad(\cpu|rf|qb[2]~79_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[11]~280_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[11]~280 .lut_mask = 16'hFC22;
defparam \cpu|rf|qb[11]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y59_N24
cycloneiv_lcell_comb \cpu|rf|qb[11]~281 (
// Equation(s):
// \cpu|rf|qb[11]~281_combout  = (\cpu|rf|qb[2]~76_combout  & ((\cpu|rf|qb[11]~280_combout  & (\cpu|rf|register[3][11]~q )) # (!\cpu|rf|qb[11]~280_combout  & ((\cpu|rf|register[2][11]~q ))))) # (!\cpu|rf|qb[2]~76_combout  & (((\cpu|rf|qb[11]~280_combout ))))

	.dataa(\cpu|rf|qb[2]~76_combout ),
	.datab(\cpu|rf|register[3][11]~q ),
	.datac(\cpu|rf|register[2][11]~q ),
	.datad(\cpu|rf|qb[11]~280_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[11]~281_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[11]~281 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[11]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y61_N12
cycloneiv_lcell_comb \cpu|rf|qb[11]~282 (
// Equation(s):
// \cpu|rf|qb[11]~282_combout  = (\cpu|rf|qb[2]~64_combout  & (\cpu|rf|qb[2]~75_combout )) # (!\cpu|rf|qb[2]~64_combout  & ((\cpu|rf|qb[2]~75_combout  & (\cpu|rf|qb[11]~277_combout )) # (!\cpu|rf|qb[2]~75_combout  & ((\cpu|rf|qb[11]~281_combout )))))

	.dataa(\cpu|rf|qb[2]~64_combout ),
	.datab(\cpu|rf|qb[2]~75_combout ),
	.datac(\cpu|rf|qb[11]~277_combout ),
	.datad(\cpu|rf|qb[11]~281_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[11]~282_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[11]~282 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qb[11]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y59_N30
cycloneiv_lcell_comb \cpu|rf|qb[11]~283 (
// Equation(s):
// \cpu|rf|qb[11]~283_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[14][11]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (((!\imem|irom|altsyncram_component|auto_generated|q_a [16] & \cpu|rf|register[12][11]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[14][11]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\cpu|rf|register[12][11]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[11]~283_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[11]~283 .lut_mask = 16'hADA8;
defparam \cpu|rf|qb[11]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y61_N26
cycloneiv_lcell_comb \cpu|rf|qb[9]~286 (
// Equation(s):
// \cpu|rf|qb[9]~286_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|register[9][9]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|rf|register[8][9]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|register[8][9]~q ),
	.datac(\cpu|rf|register[9][9]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[9]~286_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[9]~286 .lut_mask = 16'hAAE4;
defparam \cpu|rf|qb[9]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y61_N22
cycloneiv_lcell_comb \cpu|rf|qb[9]~288 (
// Equation(s):
// \cpu|rf|qb[9]~288_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[21][9]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[17][9]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[17][9]~q ),
	.datac(\cpu|rf|register[21][9]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[9]~288_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[9]~288 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[9]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y61_N14
cycloneiv_lcell_comb \cpu|rf|qb[9]~289 (
// Equation(s):
// \cpu|rf|qb[9]~289_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[9]~288_combout  & (\cpu|rf|register[29][9]~q )) # (!\cpu|rf|qb[9]~288_combout  & ((\cpu|rf|register[25][9]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[9]~288_combout ))))

	.dataa(\cpu|rf|register[29][9]~q ),
	.datab(\cpu|rf|register[25][9]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|rf|qb[9]~288_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[9]~289_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[9]~289 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qb[9]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y55_N18
cycloneiv_lcell_comb \cpu|rf|qb[9]~290 (
// Equation(s):
// \cpu|rf|qb[9]~290_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[26][9]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[18][9]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[18][9]~q ),
	.datac(\cpu|rf|register[26][9]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[9]~290_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[9]~290 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[9]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y55_N4
cycloneiv_lcell_comb \cpu|rf|qb[9]~291 (
// Equation(s):
// \cpu|rf|qb[9]~291_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[9]~290_combout  & ((\cpu|rf|register[30][9]~q ))) # (!\cpu|rf|qb[9]~290_combout  & (\cpu|rf|register[22][9]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|qb[9]~290_combout ))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|qb[9]~290_combout ),
	.datac(\cpu|rf|register[22][9]~q ),
	.datad(\cpu|rf|register[30][9]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[9]~291_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[9]~291 .lut_mask = 16'hEC64;
defparam \cpu|rf|qb[9]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y64_N12
cycloneiv_lcell_comb \cpu|rf|qb[9]~292 (
// Equation(s):
// \cpu|rf|qb[9]~292_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|register[24][9]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (\cpu|rf|register[16][9]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|register[16][9]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[24][9]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[9]~292_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[9]~292 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qb[9]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y64_N16
cycloneiv_lcell_comb \cpu|rf|qb[9]~293 (
// Equation(s):
// \cpu|rf|qb[9]~293_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[9]~292_combout  & (\cpu|rf|register[28][9]~q )) # (!\cpu|rf|qb[9]~292_combout  & ((\cpu|rf|register[20][9]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[9]~292_combout ))))

	.dataa(\cpu|rf|register[28][9]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[20][9]~q ),
	.datad(\cpu|rf|qb[9]~292_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[9]~293_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[9]~293 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[9]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y61_N4
cycloneiv_lcell_comb \cpu|rf|qb[9]~294 (
// Equation(s):
// \cpu|rf|qb[9]~294_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\imem|irom|altsyncram_component|auto_generated|q_a [17])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[9]~291_combout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[9]~293_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|qb[9]~293_combout ),
	.datad(\cpu|rf|qb[9]~291_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[9]~294_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[9]~294 .lut_mask = 16'hDC98;
defparam \cpu|rf|qb[9]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y63_N30
cycloneiv_lcell_comb \cpu|rf|qb[9]~295 (
// Equation(s):
// \cpu|rf|qb[9]~295_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|register[23][9]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|rf|register[19][9]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|register[19][9]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[23][9]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[9]~295_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[9]~295 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qb[9]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y63_N28
cycloneiv_lcell_comb \cpu|rf|qb[9]~296 (
// Equation(s):
// \cpu|rf|qb[9]~296_combout  = (\cpu|rf|qb[9]~295_combout  & ((\cpu|rf|register[31][9]~q ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\cpu|rf|qb[9]~295_combout  & (((\cpu|rf|register[27][9]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|qb[9]~295_combout ),
	.datab(\cpu|rf|register[31][9]~q ),
	.datac(\cpu|rf|register[27][9]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[9]~296_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[9]~296 .lut_mask = 16'hD8AA;
defparam \cpu|rf|qb[9]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y61_N30
cycloneiv_lcell_comb \cpu|rf|qb[9]~297 (
// Equation(s):
// \cpu|rf|qb[9]~297_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[9]~294_combout  & (\cpu|rf|qb[9]~296_combout )) # (!\cpu|rf|qb[9]~294_combout  & ((\cpu|rf|qb[9]~289_combout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|qb[9]~294_combout ))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|qb[9]~294_combout ),
	.datac(\cpu|rf|qb[9]~296_combout ),
	.datad(\cpu|rf|qb[9]~289_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[9]~297_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[9]~297 .lut_mask = 16'hE6C4;
defparam \cpu|rf|qb[9]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y63_N26
cycloneiv_lcell_comb \cpu|rf|qb[10]~313 (
// Equation(s):
// \cpu|rf|qb[10]~313_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|register[23][10]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|rf|register[19][10]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|register[19][10]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[23][10]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[10]~313_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[10]~313 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qb[10]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y63_N8
cycloneiv_lcell_comb \cpu|rf|qb[10]~314 (
// Equation(s):
// \cpu|rf|qb[10]~314_combout  = (\cpu|rf|qb[10]~313_combout  & ((\cpu|rf|register[31][10]~q ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\cpu|rf|qb[10]~313_combout  & (((\cpu|rf|register[27][10]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|qb[10]~313_combout ),
	.datab(\cpu|rf|register[31][10]~q ),
	.datac(\cpu|rf|register[27][10]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[10]~314_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[10]~314 .lut_mask = 16'hD8AA;
defparam \cpu|rf|qb[10]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y56_N24
cycloneiv_lcell_comb \cpu|rf|qb[10]~318 (
// Equation(s):
// \cpu|rf|qb[10]~318_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[5][10]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (((\cpu|rf|register[4][10]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|register[5][10]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[4][10]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[10]~318_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[10]~318 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qb[10]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y56_N4
cycloneiv_lcell_comb \cpu|rf|qb[10]~319 (
// Equation(s):
// \cpu|rf|qb[10]~319_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[10]~318_combout  & (\cpu|rf|register[7][10]~q )) # (!\cpu|rf|qb[10]~318_combout  & ((\cpu|rf|register[6][10]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[10]~318_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[7][10]~q ),
	.datac(\cpu|rf|register[6][10]~q ),
	.datad(\cpu|rf|qb[10]~318_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[10]~319_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[10]~319 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[10]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y59_N20
cycloneiv_lcell_comb \cpu|rf|qb[10]~320 (
// Equation(s):
// \cpu|rf|qb[10]~320_combout  = (\cpu|rf|qb[2]~79_combout  & (((\cpu|rf|qb[2]~76_combout )))) # (!\cpu|rf|qb[2]~79_combout  & ((\cpu|rf|qb[2]~76_combout  & ((\cpu|rf|register[2][10]~q ))) # (!\cpu|rf|qb[2]~76_combout  & (\cpu|rf|register[1][10]~q ))))

	.dataa(\cpu|rf|qb[2]~79_combout ),
	.datab(\cpu|rf|register[1][10]~q ),
	.datac(\cpu|rf|register[2][10]~q ),
	.datad(\cpu|rf|qb[2]~76_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[10]~320_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[10]~320 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[10]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y59_N10
cycloneiv_lcell_comb \cpu|rf|qb[10]~321 (
// Equation(s):
// \cpu|rf|qb[10]~321_combout  = (\cpu|rf|qb[2]~79_combout  & ((\cpu|rf|qb[10]~320_combout  & (\cpu|rf|register[3][10]~q )) # (!\cpu|rf|qb[10]~320_combout  & ((\cpu|rf|qb[10]~319_combout ))))) # (!\cpu|rf|qb[2]~79_combout  & (((\cpu|rf|qb[10]~320_combout 
// ))))

	.dataa(\cpu|rf|qb[2]~79_combout ),
	.datab(\cpu|rf|register[3][10]~q ),
	.datac(\cpu|rf|qb[10]~319_combout ),
	.datad(\cpu|rf|qb[10]~320_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[10]~321_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[10]~321 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[10]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y58_N2
cycloneiv_lcell_comb \cpu|rf|qb[10]~323 (
// Equation(s):
// \cpu|rf|qb[10]~323_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|register[13][10]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|rf|register[12][10]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|register[12][10]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[13][10]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[10]~323_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[10]~323 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qb[10]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y58_N28
cycloneiv_lcell_comb \cpu|rf|qb[10]~324 (
// Equation(s):
// \cpu|rf|qb[10]~324_combout  = (\cpu|rf|qb[10]~323_combout  & ((\cpu|rf|register[15][10]~q ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\cpu|rf|qb[10]~323_combout  & (((\cpu|rf|register[14][10]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|register[15][10]~q ),
	.datab(\cpu|rf|qb[10]~323_combout ),
	.datac(\cpu|rf|register[14][10]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[10]~324_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[10]~324 .lut_mask = 16'hB8CC;
defparam \cpu|rf|qb[10]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y63_N28
cycloneiv_lcell_comb \cpu|rf|qb[8]~326 (
// Equation(s):
// \cpu|rf|qb[8]~326_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[26][8]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[18][8]~q ))))

	.dataa(\cpu|rf|register[18][8]~q ),
	.datab(\cpu|rf|register[26][8]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[8]~326_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[8]~326 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qb[8]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y63_N16
cycloneiv_lcell_comb \cpu|rf|qb[8]~327 (
// Equation(s):
// \cpu|rf|qb[8]~327_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[8]~326_combout  & (\cpu|rf|register[30][8]~q )) # (!\cpu|rf|qb[8]~326_combout  & ((\cpu|rf|register[22][8]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[8]~326_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[30][8]~q ),
	.datac(\cpu|rf|register[22][8]~q ),
	.datad(\cpu|rf|qb[8]~326_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[8]~327_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[8]~327 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[8]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y64_N20
cycloneiv_lcell_comb \cpu|rf|qb[8]~330 (
// Equation(s):
// \cpu|rf|qb[8]~330_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[24][8]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[16][8]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[16][8]~q ),
	.datac(\cpu|rf|register[24][8]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[8]~330_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[8]~330 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[8]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y63_N22
cycloneiv_lcell_comb \cpu|rf|qb[8]~333 (
// Equation(s):
// \cpu|rf|qb[8]~333_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|register[23][8]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|rf|register[19][8]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|register[19][8]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[23][8]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[8]~333_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[8]~333 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qb[8]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y60_N10
cycloneiv_lcell_comb \cpu|rf|qb[8]~343 (
// Equation(s):
// \cpu|rf|qb[8]~343_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[13][8]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[12][8]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[12][8]~q ),
	.datac(\cpu|rf|register[13][8]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[8]~343_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[8]~343 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[8]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y60_N24
cycloneiv_lcell_comb \cpu|rf|qb[8]~344 (
// Equation(s):
// \cpu|rf|qb[8]~344_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[8]~343_combout  & (\cpu|rf|register[15][8]~q )) # (!\cpu|rf|qb[8]~343_combout  & ((\cpu|rf|register[14][8]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[8]~343_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[15][8]~q ),
	.datac(\cpu|rf|register[14][8]~q ),
	.datad(\cpu|rf|qb[8]~343_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[8]~344_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[8]~344 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[8]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y61_N20
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~10 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~10_combout  = (\cpu|alu_a|y[1]~4_combout  & ((\cpu|alu_b|y[10]~12_combout ))) # (!\cpu|alu_a|y[1]~4_combout  & (\cpu|alu_b|y[8]~13_combout ))

	.dataa(\cpu|alu_a|y[1]~4_combout ),
	.datab(gnd),
	.datac(\cpu|alu_b|y[8]~13_combout ),
	.datad(\cpu|alu_b|y[10]~12_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~10 .lut_mask = 16'hFA50;
defparam \cpu|al_unit|ShiftRight1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y63_N26
cycloneiv_lcell_comb \cpu|rf|qb[3]~348 (
// Equation(s):
// \cpu|rf|qb[3]~348_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[21][3]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[17][3]~q ))))

	.dataa(\cpu|rf|register[17][3]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[21][3]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[3]~348_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[3]~348 .lut_mask = 16'hFC22;
defparam \cpu|rf|qb[3]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y58_N6
cycloneiv_lcell_comb \cpu|rf|qb[3]~363 (
// Equation(s):
// \cpu|rf|qb[3]~363_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[14][3]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[12][3]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|register[14][3]~q ),
	.datac(\cpu|rf|register[12][3]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[3]~363_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[3]~363 .lut_mask = 16'hEE50;
defparam \cpu|rf|qb[3]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y58_N22
cycloneiv_lcell_comb \cpu|rf|qb[3]~364 (
// Equation(s):
// \cpu|rf|qb[3]~364_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[3]~363_combout  & (\cpu|rf|register[15][3]~q )) # (!\cpu|rf|qb[3]~363_combout  & ((\cpu|rf|register[13][3]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[3]~363_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|register[15][3]~q ),
	.datac(\cpu|rf|register[13][3]~q ),
	.datad(\cpu|rf|qb[3]~363_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[3]~364_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[3]~364 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[3]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y57_N10
cycloneiv_lcell_comb \cpu|rf|qb[2]~376 (
// Equation(s):
// \cpu|rf|qb[2]~376_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[10][2]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (((\cpu|rf|register[8][2]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[10][2]~q ),
	.datac(\cpu|rf|register[8][2]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[2]~376_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~376 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qb[2]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y60_N24
cycloneiv_lcell_comb \cpu|rf|qb[2]~377 (
// Equation(s):
// \cpu|rf|qb[2]~377_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[2]~376_combout  & ((\cpu|rf|register[11][2]~q ))) # (!\cpu|rf|qb[2]~376_combout  & (\cpu|rf|register[9][2]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[2]~376_combout ))))

	.dataa(\cpu|rf|register[9][2]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[11][2]~q ),
	.datad(\cpu|rf|qb[2]~376_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[2]~377_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~377 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[2]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y57_N18
cycloneiv_lcell_comb \cpu|rf|qb[2]~378 (
// Equation(s):
// \cpu|rf|qb[2]~378_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\imem|irom|altsyncram_component|auto_generated|q_a [17]) # (\cpu|rf|register[5][2]~q )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|rf|register[4][2]~q  & (!\imem|irom|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|register[4][2]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\cpu|rf|register[5][2]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[2]~378_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~378 .lut_mask = 16'hAEA4;
defparam \cpu|rf|qb[2]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y57_N24
cycloneiv_lcell_comb \cpu|rf|qb[2]~379 (
// Equation(s):
// \cpu|rf|qb[2]~379_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[2]~378_combout  & ((\cpu|rf|register[7][2]~q ))) # (!\cpu|rf|qb[2]~378_combout  & (\cpu|rf|register[6][2]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[2]~378_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[6][2]~q ),
	.datac(\cpu|rf|register[7][2]~q ),
	.datad(\cpu|rf|qb[2]~378_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[2]~379_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~379 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[2]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y57_N14
cycloneiv_lcell_comb \cpu|rf|qb[2]~380 (
// Equation(s):
// \cpu|rf|qb[2]~380_combout  = (\cpu|rf|qb[2]~76_combout  & ((\cpu|rf|register[2][2]~q ) # ((\cpu|rf|qb[2]~79_combout )))) # (!\cpu|rf|qb[2]~76_combout  & (((\cpu|rf|register[1][2]~q  & !\cpu|rf|qb[2]~79_combout ))))

	.dataa(\cpu|rf|register[2][2]~q ),
	.datab(\cpu|rf|qb[2]~76_combout ),
	.datac(\cpu|rf|register[1][2]~q ),
	.datad(\cpu|rf|qb[2]~79_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[2]~380_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~380 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qb[2]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y58_N18
cycloneiv_lcell_comb \cpu|rf|qb[2]~381 (
// Equation(s):
// \cpu|rf|qb[2]~381_combout  = (\cpu|rf|qb[2]~79_combout  & ((\cpu|rf|qb[2]~380_combout  & (\cpu|rf|register[3][2]~q )) # (!\cpu|rf|qb[2]~380_combout  & ((\cpu|rf|qb[2]~379_combout ))))) # (!\cpu|rf|qb[2]~79_combout  & (((\cpu|rf|qb[2]~380_combout ))))

	.dataa(\cpu|rf|register[3][2]~q ),
	.datab(\cpu|rf|qb[2]~79_combout ),
	.datac(\cpu|rf|qb[2]~379_combout ),
	.datad(\cpu|rf|qb[2]~380_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[2]~381_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~381 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[2]~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y58_N12
cycloneiv_lcell_comb \cpu|rf|qb[2]~382 (
// Equation(s):
// \cpu|rf|qb[2]~382_combout  = (\cpu|rf|qb[2]~64_combout  & (((\cpu|rf|qb[2]~75_combout ) # (\cpu|rf|qb[2]~377_combout )))) # (!\cpu|rf|qb[2]~64_combout  & (\cpu|rf|qb[2]~381_combout  & (!\cpu|rf|qb[2]~75_combout )))

	.dataa(\cpu|rf|qb[2]~64_combout ),
	.datab(\cpu|rf|qb[2]~381_combout ),
	.datac(\cpu|rf|qb[2]~75_combout ),
	.datad(\cpu|rf|qb[2]~377_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[2]~382_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~382 .lut_mask = 16'hAEA4;
defparam \cpu|rf|qb[2]~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y60_N30
cycloneiv_lcell_comb \cpu|rf|qb[1]~387 (
// Equation(s):
// \cpu|rf|qb[1]~387_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\imem|irom|altsyncram_component|auto_generated|q_a [17]) # ((\cpu|rf|register[9][1]~q )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[8][1]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|register[9][1]~q ),
	.datad(\cpu|rf|register[8][1]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[1]~387_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[1]~387 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qb[1]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y63_N12
cycloneiv_lcell_comb \cpu|rf|qb[1]~396 (
// Equation(s):
// \cpu|rf|qb[1]~396_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[23][1]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[19][1]~q )))))

	.dataa(\cpu|rf|register[23][1]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\cpu|rf|register[19][1]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[1]~396_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[1]~396 .lut_mask = 16'hE3E0;
defparam \cpu|rf|qb[1]~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y63_N30
cycloneiv_lcell_comb \cpu|rf|qb[1]~397 (
// Equation(s):
// \cpu|rf|qb[1]~397_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[1]~396_combout  & ((\cpu|rf|register[31][1]~q ))) # (!\cpu|rf|qb[1]~396_combout  & (\cpu|rf|register[27][1]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[1]~396_combout ))))

	.dataa(\cpu|rf|register[27][1]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[31][1]~q ),
	.datad(\cpu|rf|qb[1]~396_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[1]~397_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[1]~397 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[1]~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y55_N12
cycloneiv_lcell_comb \cpu|rf|qb[1]~404 (
// Equation(s):
// \cpu|rf|qb[1]~404_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[14][1]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[12][1]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|register[14][1]~q ),
	.datac(\cpu|rf|register[12][1]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[1]~404_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[1]~404 .lut_mask = 16'hEE50;
defparam \cpu|rf|qb[1]~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y55_N26
cycloneiv_lcell_comb \cpu|rf|qb[1]~405 (
// Equation(s):
// \cpu|rf|qb[1]~405_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[1]~404_combout  & (\cpu|rf|register[15][1]~q )) # (!\cpu|rf|qb[1]~404_combout  & ((\cpu|rf|register[13][1]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[1]~404_combout ))))

	.dataa(\cpu|rf|register[15][1]~q ),
	.datab(\cpu|rf|register[13][1]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\cpu|rf|qb[1]~404_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[1]~405_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[1]~405 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qb[1]~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y62_N12
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~17 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~17_combout  = (\cpu|alu_a|y[0]~1_combout  & \cpu|alu_b|y[1]~16_combout )

	.dataa(\cpu|alu_a|y[0]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|alu_b|y[1]~16_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~17 .lut_mask = 16'hAA00;
defparam \cpu|al_unit|ShiftLeft0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y63_N24
cycloneiv_lcell_comb \cpu|rf|qb[27]~409 (
// Equation(s):
// \cpu|rf|qb[27]~409_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[21][27]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (((\cpu|rf|register[17][27]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|register[21][27]~q ),
	.datab(\cpu|rf|register[17][27]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[27]~409_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[27]~409 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qb[27]~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y63_N28
cycloneiv_lcell_comb \cpu|rf|qb[27]~410 (
// Equation(s):
// \cpu|rf|qb[27]~410_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[27]~409_combout  & ((\cpu|rf|register[29][27]~q ))) # (!\cpu|rf|qb[27]~409_combout  & (\cpu|rf|register[25][27]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[27]~409_combout ))))

	.dataa(\cpu|rf|register[25][27]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[29][27]~q ),
	.datad(\cpu|rf|qb[27]~409_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[27]~410_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[27]~410 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[27]~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y62_N20
cycloneiv_lcell_comb \cpu|rf|qb[27]~411 (
// Equation(s):
// \cpu|rf|qb[27]~411_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[26][27]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (((\cpu|rf|register[18][27]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[26][27]~q ),
	.datac(\cpu|rf|register[18][27]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[27]~411_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[27]~411 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qb[27]~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y62_N26
cycloneiv_lcell_comb \cpu|rf|qb[27]~412 (
// Equation(s):
// \cpu|rf|qb[27]~412_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[27]~411_combout  & ((\cpu|rf|register[30][27]~q ))) # (!\cpu|rf|qb[27]~411_combout  & (\cpu|rf|register[22][27]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[27]~411_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[22][27]~q ),
	.datac(\cpu|rf|register[30][27]~q ),
	.datad(\cpu|rf|qb[27]~411_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[27]~412_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[27]~412 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[27]~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y62_N20
cycloneiv_lcell_comb \cpu|rf|qb[27]~413 (
// Equation(s):
// \cpu|rf|qb[27]~413_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[24][27]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (((\cpu|rf|register[16][27]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|register[24][27]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[16][27]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[27]~413_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[27]~413 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qb[27]~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y62_N18
cycloneiv_lcell_comb \cpu|rf|qb[27]~414 (
// Equation(s):
// \cpu|rf|qb[27]~414_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[27]~413_combout  & ((\cpu|rf|register[28][27]~q ))) # (!\cpu|rf|qb[27]~413_combout  & (\cpu|rf|register[20][27]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[27]~413_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[20][27]~q ),
	.datac(\cpu|rf|register[28][27]~q ),
	.datad(\cpu|rf|qb[27]~413_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[27]~414_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[27]~414 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[27]~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y62_N6
cycloneiv_lcell_comb \cpu|rf|qb[27]~415 (
// Equation(s):
// \cpu|rf|qb[27]~415_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[27]~412_combout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[27]~414_combout ))))

	.dataa(\cpu|rf|qb[27]~414_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|qb[27]~412_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[27]~415_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[27]~415 .lut_mask = 16'hFC22;
defparam \cpu|rf|qb[27]~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y64_N4
cycloneiv_lcell_comb \cpu|rf|qb[27]~416 (
// Equation(s):
// \cpu|rf|qb[27]~416_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[23][27]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[19][27]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[23][27]~q ),
	.datac(\cpu|rf|register[19][27]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[27]~416_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[27]~416 .lut_mask = 16'hEE50;
defparam \cpu|rf|qb[27]~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y64_N26
cycloneiv_lcell_comb \cpu|rf|qb[27]~417 (
// Equation(s):
// \cpu|rf|qb[27]~417_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[27]~416_combout  & (\cpu|rf|register[31][27]~q )) # (!\cpu|rf|qb[27]~416_combout  & ((\cpu|rf|register[27][27]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|qb[27]~416_combout ))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|qb[27]~416_combout ),
	.datac(\cpu|rf|register[31][27]~q ),
	.datad(\cpu|rf|register[27][27]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[27]~417_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[27]~417 .lut_mask = 16'hE6C4;
defparam \cpu|rf|qb[27]~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y62_N4
cycloneiv_lcell_comb \cpu|rf|qb[27]~418 (
// Equation(s):
// \cpu|rf|qb[27]~418_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[27]~415_combout  & ((\cpu|rf|qb[27]~417_combout ))) # (!\cpu|rf|qb[27]~415_combout  & (\cpu|rf|qb[27]~410_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[27]~415_combout ))))

	.dataa(\cpu|rf|qb[27]~410_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|qb[27]~417_combout ),
	.datad(\cpu|rf|qb[27]~415_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[27]~418_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[27]~418 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[27]~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y62_N16
cycloneiv_lcell_comb \cpu|rf|qb[27]~419 (
// Equation(s):
// \cpu|rf|qb[27]~419_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[6][27]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (((\cpu|rf|register[4][27]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|register[6][27]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|register[4][27]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[27]~419_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[27]~419 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qb[27]~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y62_N4
cycloneiv_lcell_comb \cpu|rf|qb[27]~420 (
// Equation(s):
// \cpu|rf|qb[27]~420_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[27]~419_combout  & ((\cpu|rf|register[7][27]~q ))) # (!\cpu|rf|qb[27]~419_combout  & (\cpu|rf|register[5][27]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[27]~419_combout ))))

	.dataa(\cpu|rf|register[5][27]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[7][27]~q ),
	.datad(\cpu|rf|qb[27]~419_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[27]~420_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[27]~420 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[27]~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y62_N22
cycloneiv_lcell_comb \cpu|rf|qb[27]~421 (
// Equation(s):
// \cpu|rf|qb[27]~421_combout  = (\cpu|rf|qb[2]~76_combout  & (((\cpu|rf|qb[2]~79_combout )))) # (!\cpu|rf|qb[2]~76_combout  & ((\cpu|rf|qb[2]~79_combout  & ((\cpu|rf|qb[27]~420_combout ))) # (!\cpu|rf|qb[2]~79_combout  & (\cpu|rf|register[1][27]~q ))))

	.dataa(\cpu|rf|qb[2]~76_combout ),
	.datab(\cpu|rf|register[1][27]~q ),
	.datac(\cpu|rf|qb[2]~79_combout ),
	.datad(\cpu|rf|qb[27]~420_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[27]~421_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[27]~421 .lut_mask = 16'hF4A4;
defparam \cpu|rf|qb[27]~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y62_N8
cycloneiv_lcell_comb \cpu|rf|qb[27]~422 (
// Equation(s):
// \cpu|rf|qb[27]~422_combout  = (\cpu|rf|qb[27]~421_combout  & (((\cpu|rf|register[3][27]~q ) # (!\cpu|rf|qb[2]~76_combout )))) # (!\cpu|rf|qb[27]~421_combout  & (\cpu|rf|register[2][27]~q  & ((\cpu|rf|qb[2]~76_combout ))))

	.dataa(\cpu|rf|qb[27]~421_combout ),
	.datab(\cpu|rf|register[2][27]~q ),
	.datac(\cpu|rf|register[3][27]~q ),
	.datad(\cpu|rf|qb[2]~76_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[27]~422_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[27]~422 .lut_mask = 16'hE4AA;
defparam \cpu|rf|qb[27]~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y62_N12
cycloneiv_lcell_comb \cpu|rf|qb[27]~423 (
// Equation(s):
// \cpu|rf|qb[27]~423_combout  = (\cpu|rf|qb[2]~64_combout  & (((\cpu|rf|qb[2]~75_combout )))) # (!\cpu|rf|qb[2]~64_combout  & ((\cpu|rf|qb[2]~75_combout  & ((\cpu|rf|qb[27]~418_combout ))) # (!\cpu|rf|qb[2]~75_combout  & (\cpu|rf|qb[27]~422_combout ))))

	.dataa(\cpu|rf|qb[27]~422_combout ),
	.datab(\cpu|rf|qb[2]~64_combout ),
	.datac(\cpu|rf|qb[27]~418_combout ),
	.datad(\cpu|rf|qb[2]~75_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[27]~423_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[27]~423 .lut_mask = 16'hFC22;
defparam \cpu|rf|qb[27]~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y55_N22
cycloneiv_lcell_comb \cpu|rf|qb[26]~427 (
// Equation(s):
// \cpu|rf|qb[26]~427_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[26][26]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[18][26]~q ))))

	.dataa(\cpu|rf|register[18][26]~q ),
	.datab(\cpu|rf|register[26][26]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[26]~427_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[26]~427 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qb[26]~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y55_N0
cycloneiv_lcell_comb \cpu|rf|qb[26]~428 (
// Equation(s):
// \cpu|rf|qb[26]~428_combout  = (\cpu|rf|qb[26]~427_combout  & (((\cpu|rf|register[30][26]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18]))) # (!\cpu|rf|qb[26]~427_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|rf|register[22][26]~q )))

	.dataa(\cpu|rf|qb[26]~427_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[22][26]~q ),
	.datad(\cpu|rf|register[30][26]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[26]~428_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[26]~428 .lut_mask = 16'hEA62;
defparam \cpu|rf|qb[26]~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y63_N14
cycloneiv_lcell_comb \cpu|rf|qb[26]~429 (
// Equation(s):
// \cpu|rf|qb[26]~429_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[21][26]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[17][26]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[17][26]~q ),
	.datac(\cpu|rf|register[21][26]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[26]~429_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[26]~429 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[26]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y63_N12
cycloneiv_lcell_comb \cpu|rf|qb[26]~430 (
// Equation(s):
// \cpu|rf|qb[26]~430_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[26]~429_combout  & ((\cpu|rf|register[29][26]~q ))) # (!\cpu|rf|qb[26]~429_combout  & (\cpu|rf|register[25][26]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|qb[26]~429_combout ))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|qb[26]~429_combout ),
	.datac(\cpu|rf|register[25][26]~q ),
	.datad(\cpu|rf|register[29][26]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[26]~430_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[26]~430 .lut_mask = 16'hEC64;
defparam \cpu|rf|qb[26]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y60_N24
cycloneiv_lcell_comb \cpu|rf|qb[26]~431 (
// Equation(s):
// \cpu|rf|qb[26]~431_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[24][26]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[16][26]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[16][26]~q ),
	.datac(\cpu|rf|register[24][26]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[26]~431_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[26]~431 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[26]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y63_N18
cycloneiv_lcell_comb \cpu|rf|qb[26]~432 (
// Equation(s):
// \cpu|rf|qb[26]~432_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[26]~431_combout  & (\cpu|rf|register[28][26]~q )) # (!\cpu|rf|qb[26]~431_combout  & ((\cpu|rf|register[20][26]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[26]~431_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[28][26]~q ),
	.datac(\cpu|rf|register[20][26]~q ),
	.datad(\cpu|rf|qb[26]~431_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[26]~432_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[26]~432 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[26]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y59_N22
cycloneiv_lcell_comb \cpu|rf|qb[26]~433 (
// Equation(s):
// \cpu|rf|qb[26]~433_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|qb[26]~430_combout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[26]~432_combout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|qb[26]~430_combout ),
	.datac(\cpu|rf|qb[26]~432_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[26]~433_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[26]~433 .lut_mask = 16'hEE50;
defparam \cpu|rf|qb[26]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y59_N26
cycloneiv_lcell_comb \cpu|rf|qb[26]~434 (
// Equation(s):
// \cpu|rf|qb[26]~434_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[23][26]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[19][26]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[19][26]~q ),
	.datac(\cpu|rf|register[23][26]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[26]~434_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[26]~434 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[26]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y59_N24
cycloneiv_lcell_comb \cpu|rf|qb[26]~435 (
// Equation(s):
// \cpu|rf|qb[26]~435_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[26]~434_combout  & (\cpu|rf|register[31][26]~q )) # (!\cpu|rf|qb[26]~434_combout  & ((\cpu|rf|register[27][26]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[26]~434_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[31][26]~q ),
	.datac(\cpu|rf|register[27][26]~q ),
	.datad(\cpu|rf|qb[26]~434_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[26]~435_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[26]~435 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[26]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y59_N12
cycloneiv_lcell_comb \cpu|rf|qb[26]~436 (
// Equation(s):
// \cpu|rf|qb[26]~436_combout  = (\cpu|rf|qb[26]~433_combout  & (((\cpu|rf|qb[26]~435_combout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\cpu|rf|qb[26]~433_combout  & (\cpu|rf|qb[26]~428_combout  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|qb[26]~428_combout ),
	.datab(\cpu|rf|qb[26]~435_combout ),
	.datac(\cpu|rf|qb[26]~433_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[26]~436_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[26]~436 .lut_mask = 16'hCAF0;
defparam \cpu|rf|qb[26]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y59_N22
cycloneiv_lcell_comb \cpu|rf|qb[26]~437 (
// Equation(s):
// \cpu|rf|qb[26]~437_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[10][26]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (((\cpu|rf|register[8][26]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[10][26]~q ),
	.datac(\cpu|rf|register[8][26]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[26]~437_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[26]~437 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qb[26]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y59_N20
cycloneiv_lcell_comb \cpu|rf|qb[26]~439 (
// Equation(s):
// \cpu|rf|qb[26]~439_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[5][26]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[4][26]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[5][26]~q ),
	.datac(\cpu|rf|register[4][26]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[26]~439_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[26]~439 .lut_mask = 16'hEE50;
defparam \cpu|rf|qb[26]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y59_N6
cycloneiv_lcell_comb \cpu|rf|qb[26]~440 (
// Equation(s):
// \cpu|rf|qb[26]~440_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[26]~439_combout  & ((\cpu|rf|register[7][26]~q ))) # (!\cpu|rf|qb[26]~439_combout  & (\cpu|rf|register[6][26]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[26]~439_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[6][26]~q ),
	.datac(\cpu|rf|register[7][26]~q ),
	.datad(\cpu|rf|qb[26]~439_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[26]~440_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[26]~440 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[26]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y59_N14
cycloneiv_lcell_comb \cpu|rf|qb[26]~441 (
// Equation(s):
// \cpu|rf|qb[26]~441_combout  = (\cpu|rf|qb[2]~79_combout  & (((\cpu|rf|qb[2]~76_combout )))) # (!\cpu|rf|qb[2]~79_combout  & ((\cpu|rf|qb[2]~76_combout  & (\cpu|rf|register[2][26]~q )) # (!\cpu|rf|qb[2]~76_combout  & ((\cpu|rf|register[1][26]~q )))))

	.dataa(\cpu|rf|register[2][26]~q ),
	.datab(\cpu|rf|register[1][26]~q ),
	.datac(\cpu|rf|qb[2]~79_combout ),
	.datad(\cpu|rf|qb[2]~76_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[26]~441_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[26]~441 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qb[26]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y59_N10
cycloneiv_lcell_comb \cpu|rf|qb[26]~442 (
// Equation(s):
// \cpu|rf|qb[26]~442_combout  = (\cpu|rf|qb[2]~79_combout  & ((\cpu|rf|qb[26]~441_combout  & (\cpu|rf|register[3][26]~q )) # (!\cpu|rf|qb[26]~441_combout  & ((\cpu|rf|qb[26]~440_combout ))))) # (!\cpu|rf|qb[2]~79_combout  & (\cpu|rf|qb[26]~441_combout ))

	.dataa(\cpu|rf|qb[2]~79_combout ),
	.datab(\cpu|rf|qb[26]~441_combout ),
	.datac(\cpu|rf|register[3][26]~q ),
	.datad(\cpu|rf|qb[26]~440_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[26]~442_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[26]~442 .lut_mask = 16'hE6C4;
defparam \cpu|rf|qb[26]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y62_N12
cycloneiv_lcell_comb \cpu|rf|qb[25]~453 (
// Equation(s):
// \cpu|rf|qb[25]~453_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[24][25]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (((\cpu|rf|register[16][25]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|register[24][25]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[16][25]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[25]~453_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[25]~453 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qb[25]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y62_N30
cycloneiv_lcell_comb \cpu|rf|qb[25]~454 (
// Equation(s):
// \cpu|rf|qb[25]~454_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[25]~453_combout  & ((\cpu|rf|register[28][25]~q ))) # (!\cpu|rf|qb[25]~453_combout  & (\cpu|rf|register[20][25]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[25]~453_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[20][25]~q ),
	.datac(\cpu|rf|register[28][25]~q ),
	.datad(\cpu|rf|qb[25]~453_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[25]~454_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[25]~454 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[25]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y64_N20
cycloneiv_lcell_comb \cpu|rf|qb[25]~456 (
// Equation(s):
// \cpu|rf|qb[25]~456_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[23][25]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[19][25]~q )))))

	.dataa(\cpu|rf|register[23][25]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[19][25]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[25]~456_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[25]~456 .lut_mask = 16'hEE30;
defparam \cpu|rf|qb[25]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y64_N18
cycloneiv_lcell_comb \cpu|rf|qb[25]~457 (
// Equation(s):
// \cpu|rf|qb[25]~457_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[25]~456_combout  & ((\cpu|rf|register[31][25]~q ))) # (!\cpu|rf|qb[25]~456_combout  & (\cpu|rf|register[27][25]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[25]~456_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[27][25]~q ),
	.datac(\cpu|rf|register[31][25]~q ),
	.datad(\cpu|rf|qb[25]~456_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[25]~457_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[25]~457 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[25]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y59_N16
cycloneiv_lcell_comb \cpu|rf|qb[25]~459 (
// Equation(s):
// \cpu|rf|qb[25]~459_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[6][25]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (((\cpu|rf|register[4][25]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|register[6][25]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|register[4][25]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[25]~459_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[25]~459 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qb[25]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y59_N2
cycloneiv_lcell_comb \cpu|rf|qb[25]~460 (
// Equation(s):
// \cpu|rf|qb[25]~460_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[25]~459_combout  & ((\cpu|rf|register[7][25]~q ))) # (!\cpu|rf|qb[25]~459_combout  & (\cpu|rf|register[5][25]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[25]~459_combout ))))

	.dataa(\cpu|rf|register[5][25]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[7][25]~q ),
	.datad(\cpu|rf|qb[25]~459_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[25]~460_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[25]~460 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[25]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y62_N24
cycloneiv_lcell_comb \cpu|rf|qb[25]~461 (
// Equation(s):
// \cpu|rf|qb[25]~461_combout  = (\cpu|rf|qb[2]~76_combout  & (((\cpu|rf|qb[2]~79_combout )))) # (!\cpu|rf|qb[2]~76_combout  & ((\cpu|rf|qb[2]~79_combout  & ((\cpu|rf|qb[25]~460_combout ))) # (!\cpu|rf|qb[2]~79_combout  & (\cpu|rf|register[1][25]~q ))))

	.dataa(\cpu|rf|register[1][25]~q ),
	.datab(\cpu|rf|qb[2]~76_combout ),
	.datac(\cpu|rf|qb[2]~79_combout ),
	.datad(\cpu|rf|qb[25]~460_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[25]~461_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[25]~461 .lut_mask = 16'hF2C2;
defparam \cpu|rf|qb[25]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y62_N26
cycloneiv_lcell_comb \cpu|rf|qb[25]~462 (
// Equation(s):
// \cpu|rf|qb[25]~462_combout  = (\cpu|rf|qb[2]~76_combout  & ((\cpu|rf|qb[25]~461_combout  & ((\cpu|rf|register[3][25]~q ))) # (!\cpu|rf|qb[25]~461_combout  & (\cpu|rf|register[2][25]~q )))) # (!\cpu|rf|qb[2]~76_combout  & (((\cpu|rf|qb[25]~461_combout ))))

	.dataa(\cpu|rf|register[2][25]~q ),
	.datab(\cpu|rf|qb[2]~76_combout ),
	.datac(\cpu|rf|register[3][25]~q ),
	.datad(\cpu|rf|qb[25]~461_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[25]~462_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[25]~462 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[25]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y57_N22
cycloneiv_lcell_comb \cpu|rf|qb[25]~464 (
// Equation(s):
// \cpu|rf|qb[25]~464_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[14][25]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[12][25]~q ))))

	.dataa(\cpu|rf|register[12][25]~q ),
	.datab(\cpu|rf|register[14][25]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[25]~464_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[25]~464 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qb[25]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y61_N2
cycloneiv_lcell_comb \cpu|rf|qb[25]~465 (
// Equation(s):
// \cpu|rf|qb[25]~465_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[25]~464_combout  & ((\cpu|rf|register[15][25]~q ))) # (!\cpu|rf|qb[25]~464_combout  & (\cpu|rf|register[13][25]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[25]~464_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|register[13][25]~q ),
	.datac(\cpu|rf|register[15][25]~q ),
	.datad(\cpu|rf|qb[25]~464_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[25]~465_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[25]~465 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[25]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y62_N30
cycloneiv_lcell_comb \cpu|rf|qb[24]~481 (
// Equation(s):
// \cpu|rf|qb[24]~481_combout  = (\cpu|rf|qb[2]~79_combout  & (((\cpu|rf|qb[2]~76_combout )))) # (!\cpu|rf|qb[2]~79_combout  & ((\cpu|rf|qb[2]~76_combout  & (\cpu|rf|register[2][24]~q )) # (!\cpu|rf|qb[2]~76_combout  & ((\cpu|rf|register[1][24]~q )))))

	.dataa(\cpu|rf|register[2][24]~q ),
	.datab(\cpu|rf|register[1][24]~q ),
	.datac(\cpu|rf|qb[2]~79_combout ),
	.datad(\cpu|rf|qb[2]~76_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[24]~481_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[24]~481 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qb[24]~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y62_N24
cycloneiv_lcell_comb \cpu|rf|qb[30]~497 (
// Equation(s):
// \cpu|rf|qb[30]~497_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[10][30]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (((\cpu|rf|register[8][30]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|register[10][30]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|register[8][30]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[30]~497_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[30]~497 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qb[30]~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y62_N10
cycloneiv_lcell_comb \cpu|rf|qb[30]~498 (
// Equation(s):
// \cpu|rf|qb[30]~498_combout  = (\cpu|rf|qb[30]~497_combout  & (((\cpu|rf|register[11][30]~q ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\cpu|rf|qb[30]~497_combout  & (\cpu|rf|register[9][30]~q  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|register[9][30]~q ),
	.datab(\cpu|rf|qb[30]~497_combout ),
	.datac(\cpu|rf|register[11][30]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[30]~498_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[30]~498 .lut_mask = 16'hE2CC;
defparam \cpu|rf|qb[30]~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y59_N24
cycloneiv_lcell_comb \cpu|rf|qb[30]~499 (
// Equation(s):
// \cpu|rf|qb[30]~499_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[5][30]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[4][30]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[5][30]~q ),
	.datac(\cpu|rf|register[4][30]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[30]~499_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[30]~499 .lut_mask = 16'hEE50;
defparam \cpu|rf|qb[30]~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y59_N18
cycloneiv_lcell_comb \cpu|rf|qb[30]~500 (
// Equation(s):
// \cpu|rf|qb[30]~500_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[30]~499_combout  & ((\cpu|rf|register[7][30]~q ))) # (!\cpu|rf|qb[30]~499_combout  & (\cpu|rf|register[6][30]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[30]~499_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[6][30]~q ),
	.datac(\cpu|rf|register[7][30]~q ),
	.datad(\cpu|rf|qb[30]~499_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[30]~500_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[30]~500 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[30]~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y62_N8
cycloneiv_lcell_comb \cpu|rf|qb[30]~501 (
// Equation(s):
// \cpu|rf|qb[30]~501_combout  = (\cpu|rf|qb[2]~76_combout  & ((\cpu|rf|register[2][30]~q ) # ((\cpu|rf|qb[2]~79_combout )))) # (!\cpu|rf|qb[2]~76_combout  & (((\cpu|rf|register[1][30]~q  & !\cpu|rf|qb[2]~79_combout ))))

	.dataa(\cpu|rf|register[2][30]~q ),
	.datab(\cpu|rf|qb[2]~76_combout ),
	.datac(\cpu|rf|register[1][30]~q ),
	.datad(\cpu|rf|qb[2]~79_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[30]~501_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[30]~501 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qb[30]~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y62_N18
cycloneiv_lcell_comb \cpu|rf|qb[30]~502 (
// Equation(s):
// \cpu|rf|qb[30]~502_combout  = (\cpu|rf|qb[2]~79_combout  & ((\cpu|rf|qb[30]~501_combout  & (\cpu|rf|register[3][30]~q )) # (!\cpu|rf|qb[30]~501_combout  & ((\cpu|rf|qb[30]~500_combout ))))) # (!\cpu|rf|qb[2]~79_combout  & (\cpu|rf|qb[30]~501_combout ))

	.dataa(\cpu|rf|qb[2]~79_combout ),
	.datab(\cpu|rf|qb[30]~501_combout ),
	.datac(\cpu|rf|register[3][30]~q ),
	.datad(\cpu|rf|qb[30]~500_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[30]~502_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[30]~502 .lut_mask = 16'hE6C4;
defparam \cpu|rf|qb[30]~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y62_N12
cycloneiv_lcell_comb \cpu|rf|qb[30]~503 (
// Equation(s):
// \cpu|rf|qb[30]~503_combout  = (\cpu|rf|qb[2]~64_combout  & ((\cpu|rf|qb[30]~498_combout ) # ((\cpu|rf|qb[2]~75_combout )))) # (!\cpu|rf|qb[2]~64_combout  & (((!\cpu|rf|qb[2]~75_combout  & \cpu|rf|qb[30]~502_combout ))))

	.dataa(\cpu|rf|qb[2]~64_combout ),
	.datab(\cpu|rf|qb[30]~498_combout ),
	.datac(\cpu|rf|qb[2]~75_combout ),
	.datad(\cpu|rf|qb[30]~502_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[30]~503_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[30]~503 .lut_mask = 16'hADA8;
defparam \cpu|rf|qb[30]~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y59_N30
cycloneiv_lcell_comb \cpu|rf|qb[29]~507 (
// Equation(s):
// \cpu|rf|qb[29]~507_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[9][29]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[8][29]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[9][29]~q ),
	.datac(\cpu|rf|register[8][29]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[29]~507_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[29]~507 .lut_mask = 16'hEE50;
defparam \cpu|rf|qb[29]~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y59_N28
cycloneiv_lcell_comb \cpu|rf|qb[29]~508 (
// Equation(s):
// \cpu|rf|qb[29]~508_combout  = (\cpu|rf|qb[29]~507_combout  & (((\cpu|rf|register[11][29]~q ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\cpu|rf|qb[29]~507_combout  & (\cpu|rf|register[10][29]~q  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|qb[29]~507_combout ),
	.datab(\cpu|rf|register[10][29]~q ),
	.datac(\cpu|rf|register[11][29]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[29]~508_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[29]~508 .lut_mask = 16'hE4AA;
defparam \cpu|rf|qb[29]~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y63_N30
cycloneiv_lcell_comb \cpu|rf|qb[28]~529 (
// Equation(s):
// \cpu|rf|qb[28]~529_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[21][28]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[17][28]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[17][28]~q ),
	.datac(\cpu|rf|register[21][28]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[28]~529_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[28]~529 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[28]~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y59_N10
cycloneiv_lcell_comb \cpu|rf|qb[28]~537 (
// Equation(s):
// \cpu|rf|qb[28]~537_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[10][28]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (((\cpu|rf|register[8][28]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[10][28]~q ),
	.datac(\cpu|rf|register[8][28]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[28]~537_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[28]~537 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qb[28]~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y59_N24
cycloneiv_lcell_comb \cpu|rf|qb[28]~538 (
// Equation(s):
// \cpu|rf|qb[28]~538_combout  = (\cpu|rf|qb[28]~537_combout  & (((\cpu|rf|register[11][28]~q ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\cpu|rf|qb[28]~537_combout  & (\cpu|rf|register[9][28]~q  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|qb[28]~537_combout ),
	.datab(\cpu|rf|register[9][28]~q ),
	.datac(\cpu|rf|register[11][28]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[28]~538_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[28]~538 .lut_mask = 16'hE4AA;
defparam \cpu|rf|qb[28]~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y59_N14
cycloneiv_lcell_comb \cpu|rf|qb[28]~539 (
// Equation(s):
// \cpu|rf|qb[28]~539_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[5][28]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[4][28]~q )))))

	.dataa(\cpu|rf|register[5][28]~q ),
	.datab(\cpu|rf|register[4][28]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[28]~539_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[28]~539 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qb[28]~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y59_N12
cycloneiv_lcell_comb \cpu|rf|qb[28]~540 (
// Equation(s):
// \cpu|rf|qb[28]~540_combout  = (\cpu|rf|qb[28]~539_combout  & (((\cpu|rf|register[7][28]~q ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\cpu|rf|qb[28]~539_combout  & (\cpu|rf|register[6][28]~q  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|register[6][28]~q ),
	.datab(\cpu|rf|register[7][28]~q ),
	.datac(\cpu|rf|qb[28]~539_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[28]~540_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[28]~540 .lut_mask = 16'hCAF0;
defparam \cpu|rf|qb[28]~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y63_N30
cycloneiv_lcell_comb \cpu|rf|qb[28]~541 (
// Equation(s):
// \cpu|rf|qb[28]~541_combout  = (\cpu|rf|qb[2]~76_combout  & ((\cpu|rf|register[2][28]~q ) # ((\cpu|rf|qb[2]~79_combout )))) # (!\cpu|rf|qb[2]~76_combout  & (((\cpu|rf|register[1][28]~q  & !\cpu|rf|qb[2]~79_combout ))))

	.dataa(\cpu|rf|qb[2]~76_combout ),
	.datab(\cpu|rf|register[2][28]~q ),
	.datac(\cpu|rf|register[1][28]~q ),
	.datad(\cpu|rf|qb[2]~79_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[28]~541_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[28]~541 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qb[28]~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y59_N30
cycloneiv_lcell_comb \cpu|rf|qb[28]~542 (
// Equation(s):
// \cpu|rf|qb[28]~542_combout  = (\cpu|rf|qb[2]~79_combout  & ((\cpu|rf|qb[28]~541_combout  & (\cpu|rf|register[3][28]~q )) # (!\cpu|rf|qb[28]~541_combout  & ((\cpu|rf|qb[28]~540_combout ))))) # (!\cpu|rf|qb[2]~79_combout  & (((\cpu|rf|qb[28]~541_combout 
// ))))

	.dataa(\cpu|rf|register[3][28]~q ),
	.datab(\cpu|rf|qb[2]~79_combout ),
	.datac(\cpu|rf|qb[28]~540_combout ),
	.datad(\cpu|rf|qb[28]~541_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[28]~542_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[28]~542 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[28]~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y59_N12
cycloneiv_lcell_comb \cpu|rf|qb[28]~543 (
// Equation(s):
// \cpu|rf|qb[28]~543_combout  = (\cpu|rf|qb[2]~64_combout  & ((\cpu|rf|qb[28]~538_combout ) # ((\cpu|rf|qb[2]~75_combout )))) # (!\cpu|rf|qb[2]~64_combout  & (((\cpu|rf|qb[28]~542_combout  & !\cpu|rf|qb[2]~75_combout ))))

	.dataa(\cpu|rf|qb[28]~538_combout ),
	.datab(\cpu|rf|qb[2]~64_combout ),
	.datac(\cpu|rf|qb[28]~542_combout ),
	.datad(\cpu|rf|qb[2]~75_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[28]~543_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[28]~543 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qb[28]~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y64_N12
cycloneiv_lcell_comb \cpu|rf|qb[23]~556 (
// Equation(s):
// \cpu|rf|qb[23]~556_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[23][23]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[19][23]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[23][23]~q ),
	.datac(\cpu|rf|register[19][23]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[23]~556_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[23]~556 .lut_mask = 16'hEE50;
defparam \cpu|rf|qb[23]~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y64_N22
cycloneiv_lcell_comb \cpu|rf|qb[23]~557 (
// Equation(s):
// \cpu|rf|qb[23]~557_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[23]~556_combout  & ((\cpu|rf|register[31][23]~q ))) # (!\cpu|rf|qb[23]~556_combout  & (\cpu|rf|register[27][23]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[23]~556_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[27][23]~q ),
	.datac(\cpu|rf|register[31][23]~q ),
	.datad(\cpu|rf|qb[23]~556_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[23]~557_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[23]~557 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[23]~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y57_N24
cycloneiv_lcell_comb \cpu|rf|qb[23]~559 (
// Equation(s):
// \cpu|rf|qb[23]~559_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[6][23]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (((\cpu|rf|register[4][23]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|register[6][23]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|register[4][23]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[23]~559_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[23]~559 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qb[23]~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y56_N12
cycloneiv_lcell_comb \cpu|rf|qb[23]~560 (
// Equation(s):
// \cpu|rf|qb[23]~560_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[23]~559_combout  & ((\cpu|rf|register[7][23]~q ))) # (!\cpu|rf|qb[23]~559_combout  & (\cpu|rf|register[5][23]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[23]~559_combout ))))

	.dataa(\cpu|rf|register[5][23]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[7][23]~q ),
	.datad(\cpu|rf|qb[23]~559_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[23]~560_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[23]~560 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[23]~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y57_N28
cycloneiv_lcell_comb \cpu|rf|qb[23]~564 (
// Equation(s):
// \cpu|rf|qb[23]~564_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[14][23]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[12][23]~q )))))

	.dataa(\cpu|rf|register[14][23]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[12][23]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[23]~564_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[23]~564 .lut_mask = 16'hEE30;
defparam \cpu|rf|qb[23]~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y57_N8
cycloneiv_lcell_comb \cpu|rf|qb[23]~565 (
// Equation(s):
// \cpu|rf|qb[23]~565_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[23]~564_combout  & (\cpu|rf|register[15][23]~q )) # (!\cpu|rf|qb[23]~564_combout  & ((\cpu|rf|register[13][23]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[23]~564_combout ))))

	.dataa(\cpu|rf|register[15][23]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[13][23]~q ),
	.datad(\cpu|rf|qb[23]~564_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[23]~565_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[23]~565 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[23]~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y55_N26
cycloneiv_lcell_comb \cpu|rf|qb[22]~567 (
// Equation(s):
// \cpu|rf|qb[22]~567_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[26][22]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[18][22]~q ))))

	.dataa(\cpu|rf|register[18][22]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[26][22]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[22]~567_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[22]~567 .lut_mask = 16'hFC22;
defparam \cpu|rf|qb[22]~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N8
cycloneiv_lcell_comb \cpu|rf|qb[22]~568 (
// Equation(s):
// \cpu|rf|qb[22]~568_combout  = (\cpu|rf|qb[22]~567_combout  & ((\cpu|rf|register[30][22]~q ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\cpu|rf|qb[22]~567_combout  & (((\cpu|rf|register[22][22]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|register[30][22]~q ),
	.datab(\cpu|rf|qb[22]~567_combout ),
	.datac(\cpu|rf|register[22][22]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[22]~568_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[22]~568 .lut_mask = 16'hB8CC;
defparam \cpu|rf|qb[22]~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y63_N18
cycloneiv_lcell_comb \cpu|rf|qb[22]~569 (
// Equation(s):
// \cpu|rf|qb[22]~569_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[21][22]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[17][22]~q ))))

	.dataa(\cpu|rf|register[17][22]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[21][22]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[22]~569_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[22]~569 .lut_mask = 16'hFC22;
defparam \cpu|rf|qb[22]~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y63_N4
cycloneiv_lcell_comb \cpu|rf|qb[22]~570 (
// Equation(s):
// \cpu|rf|qb[22]~570_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[22]~569_combout  & (\cpu|rf|register[29][22]~q )) # (!\cpu|rf|qb[22]~569_combout  & ((\cpu|rf|register[25][22]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[22]~569_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[29][22]~q ),
	.datac(\cpu|rf|register[25][22]~q ),
	.datad(\cpu|rf|qb[22]~569_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[22]~570_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[22]~570 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[22]~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y63_N6
cycloneiv_lcell_comb \cpu|rf|qb[22]~571 (
// Equation(s):
// \cpu|rf|qb[22]~571_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|register[24][22]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (\cpu|rf|register[16][22]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|register[16][22]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[24][22]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[22]~571_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[22]~571 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qb[22]~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y63_N2
cycloneiv_lcell_comb \cpu|rf|qb[22]~572 (
// Equation(s):
// \cpu|rf|qb[22]~572_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[22]~571_combout  & (\cpu|rf|register[28][22]~q )) # (!\cpu|rf|qb[22]~571_combout  & ((\cpu|rf|register[20][22]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[22]~571_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[28][22]~q ),
	.datac(\cpu|rf|register[20][22]~q ),
	.datad(\cpu|rf|qb[22]~571_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[22]~572_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[22]~572 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[22]~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y63_N14
cycloneiv_lcell_comb \cpu|rf|qb[22]~573 (
// Equation(s):
// \cpu|rf|qb[22]~573_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[22]~570_combout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|qb[22]~572_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|qb[22]~572_combout ),
	.datac(\cpu|rf|qb[22]~570_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[22]~573_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[22]~573 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[22]~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y59_N18
cycloneiv_lcell_comb \cpu|rf|qb[22]~574 (
// Equation(s):
// \cpu|rf|qb[22]~574_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[23][22]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[19][22]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[19][22]~q ),
	.datac(\cpu|rf|register[23][22]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[22]~574_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[22]~574 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[22]~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y59_N4
cycloneiv_lcell_comb \cpu|rf|qb[22]~575 (
// Equation(s):
// \cpu|rf|qb[22]~575_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[22]~574_combout  & ((\cpu|rf|register[31][22]~q ))) # (!\cpu|rf|qb[22]~574_combout  & (\cpu|rf|register[27][22]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|qb[22]~574_combout ))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|qb[22]~574_combout ),
	.datac(\cpu|rf|register[27][22]~q ),
	.datad(\cpu|rf|register[31][22]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[22]~575_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[22]~575 .lut_mask = 16'hEC64;
defparam \cpu|rf|qb[22]~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y59_N6
cycloneiv_lcell_comb \cpu|rf|qb[22]~576 (
// Equation(s):
// \cpu|rf|qb[22]~576_combout  = (\cpu|rf|qb[22]~573_combout  & ((\cpu|rf|qb[22]~575_combout ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\cpu|rf|qb[22]~573_combout  & (((\cpu|rf|qb[22]~568_combout  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|qb[22]~575_combout ),
	.datab(\cpu|rf|qb[22]~568_combout ),
	.datac(\cpu|rf|qb[22]~573_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[22]~576_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[22]~576 .lut_mask = 16'hACF0;
defparam \cpu|rf|qb[22]~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y57_N10
cycloneiv_lcell_comb \cpu|rf|qb[22]~584 (
// Equation(s):
// \cpu|rf|qb[22]~584_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[13][22]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (((\cpu|rf|register[12][22]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|register[13][22]~q ),
	.datac(\cpu|rf|register[12][22]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[22]~584_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[22]~584 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qb[22]~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y59_N28
cycloneiv_lcell_comb \cpu|rf|qb[21]~587 (
// Equation(s):
// \cpu|rf|qb[21]~587_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[9][21]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[8][21]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[8][21]~q ),
	.datac(\cpu|rf|register[9][21]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[21]~587_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[21]~587 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[21]~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y59_N26
cycloneiv_lcell_comb \cpu|rf|qb[21]~588 (
// Equation(s):
// \cpu|rf|qb[21]~588_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[21]~587_combout  & ((\cpu|rf|register[11][21]~q ))) # (!\cpu|rf|qb[21]~587_combout  & (\cpu|rf|register[10][21]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[21]~587_combout ))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|qb[21]~587_combout ),
	.datac(\cpu|rf|register[10][21]~q ),
	.datad(\cpu|rf|register[11][21]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[21]~588_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[21]~588 .lut_mask = 16'hEC64;
defparam \cpu|rf|qb[21]~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y63_N22
cycloneiv_lcell_comb \cpu|rf|qb[21]~589 (
// Equation(s):
// \cpu|rf|qb[21]~589_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[21][21]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[17][21]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[21][21]~q ),
	.datac(\cpu|rf|register[17][21]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[21]~589_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[21]~589 .lut_mask = 16'hEE50;
defparam \cpu|rf|qb[21]~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y63_N2
cycloneiv_lcell_comb \cpu|rf|qb[20]~609 (
// Equation(s):
// \cpu|rf|qb[20]~609_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[21][20]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[17][20]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[17][20]~q ),
	.datac(\cpu|rf|register[21][20]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[20]~609_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[20]~609 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[20]~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y63_N24
cycloneiv_lcell_comb \cpu|rf|qb[20]~610 (
// Equation(s):
// \cpu|rf|qb[20]~610_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[20]~609_combout  & (\cpu|rf|register[29][20]~q )) # (!\cpu|rf|qb[20]~609_combout  & ((\cpu|rf|register[25][20]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[20]~609_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[29][20]~q ),
	.datac(\cpu|rf|register[25][20]~q ),
	.datad(\cpu|rf|qb[20]~609_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[20]~610_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[20]~610 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[20]~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y63_N4
cycloneiv_lcell_comb \cpu|rf|qb[20]~611 (
// Equation(s):
// \cpu|rf|qb[20]~611_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[24][20]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[16][20]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[16][20]~q ),
	.datac(\cpu|rf|register[24][20]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[20]~611_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[20]~611 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[20]~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y63_N10
cycloneiv_lcell_comb \cpu|rf|qb[20]~612 (
// Equation(s):
// \cpu|rf|qb[20]~612_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[20]~611_combout  & (\cpu|rf|register[28][20]~q )) # (!\cpu|rf|qb[20]~611_combout  & ((\cpu|rf|register[20][20]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[20]~611_combout ))))

	.dataa(\cpu|rf|register[28][20]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[20][20]~q ),
	.datad(\cpu|rf|qb[20]~611_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[20]~612_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[20]~612 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[20]~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y63_N24
cycloneiv_lcell_comb \cpu|rf|qb[20]~613 (
// Equation(s):
// \cpu|rf|qb[20]~613_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|qb[20]~610_combout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[20]~612_combout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|qb[20]~610_combout ),
	.datac(\cpu|rf|qb[20]~612_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[20]~613_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[20]~613 .lut_mask = 16'hEE50;
defparam \cpu|rf|qb[20]~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y59_N26
cycloneiv_lcell_comb \cpu|rf|qb[20]~617 (
// Equation(s):
// \cpu|rf|qb[20]~617_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[10][20]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (((\cpu|rf|register[8][20]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[10][20]~q ),
	.datac(\cpu|rf|register[8][20]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[20]~617_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[20]~617 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qb[20]~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y59_N20
cycloneiv_lcell_comb \cpu|rf|qb[20]~618 (
// Equation(s):
// \cpu|rf|qb[20]~618_combout  = (\cpu|rf|qb[20]~617_combout  & (((\cpu|rf|register[11][20]~q ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\cpu|rf|qb[20]~617_combout  & (\cpu|rf|register[9][20]~q  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|qb[20]~617_combout ),
	.datab(\cpu|rf|register[9][20]~q ),
	.datac(\cpu|rf|register[11][20]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[20]~618_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[20]~618 .lut_mask = 16'hE4AA;
defparam \cpu|rf|qb[20]~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y59_N12
cycloneiv_lcell_comb \cpu|rf|qb[20]~619 (
// Equation(s):
// \cpu|rf|qb[20]~619_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[5][20]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (((\cpu|rf|register[4][20]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|register[5][20]~q ),
	.datab(\cpu|rf|register[4][20]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[20]~619_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[20]~619 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qb[20]~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y59_N22
cycloneiv_lcell_comb \cpu|rf|qb[20]~620 (
// Equation(s):
// \cpu|rf|qb[20]~620_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[20]~619_combout  & (\cpu|rf|register[7][20]~q )) # (!\cpu|rf|qb[20]~619_combout  & ((\cpu|rf|register[6][20]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[20]~619_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[7][20]~q ),
	.datac(\cpu|rf|register[6][20]~q ),
	.datad(\cpu|rf|qb[20]~619_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[20]~620_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[20]~620 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[20]~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N0
cycloneiv_lcell_comb \cpu|rf|qb[20]~621 (
// Equation(s):
// \cpu|rf|qb[20]~621_combout  = (\cpu|rf|qb[2]~76_combout  & ((\cpu|rf|register[2][20]~q ) # ((\cpu|rf|qb[2]~79_combout )))) # (!\cpu|rf|qb[2]~76_combout  & (((\cpu|rf|register[1][20]~q  & !\cpu|rf|qb[2]~79_combout ))))

	.dataa(\cpu|rf|qb[2]~76_combout ),
	.datab(\cpu|rf|register[2][20]~q ),
	.datac(\cpu|rf|register[1][20]~q ),
	.datad(\cpu|rf|qb[2]~79_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[20]~621_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[20]~621 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qb[20]~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y59_N28
cycloneiv_lcell_comb \cpu|rf|qb[20]~622 (
// Equation(s):
// \cpu|rf|qb[20]~622_combout  = (\cpu|rf|qb[20]~621_combout  & (((\cpu|rf|register[3][20]~q )) # (!\cpu|rf|qb[2]~79_combout ))) # (!\cpu|rf|qb[20]~621_combout  & (\cpu|rf|qb[2]~79_combout  & ((\cpu|rf|qb[20]~620_combout ))))

	.dataa(\cpu|rf|qb[20]~621_combout ),
	.datab(\cpu|rf|qb[2]~79_combout ),
	.datac(\cpu|rf|register[3][20]~q ),
	.datad(\cpu|rf|qb[20]~620_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[20]~622_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[20]~622 .lut_mask = 16'hE6A2;
defparam \cpu|rf|qb[20]~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y59_N12
cycloneiv_lcell_comb \cpu|rf|qb[20]~623 (
// Equation(s):
// \cpu|rf|qb[20]~623_combout  = (\cpu|rf|qb[2]~75_combout  & (((\cpu|rf|qb[2]~64_combout )))) # (!\cpu|rf|qb[2]~75_combout  & ((\cpu|rf|qb[2]~64_combout  & (\cpu|rf|qb[20]~618_combout )) # (!\cpu|rf|qb[2]~64_combout  & ((\cpu|rf|qb[20]~622_combout )))))

	.dataa(\cpu|rf|qb[20]~618_combout ),
	.datab(\cpu|rf|qb[20]~622_combout ),
	.datac(\cpu|rf|qb[2]~75_combout ),
	.datad(\cpu|rf|qb[2]~64_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[20]~623_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[20]~623 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qb[20]~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y57_N12
cycloneiv_lcell_comb \cpu|rf|qb[20]~624 (
// Equation(s):
// \cpu|rf|qb[20]~624_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[13][20]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (((\cpu|rf|register[12][20]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|register[13][20]~q ),
	.datac(\cpu|rf|register[12][20]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[20]~624_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[20]~624 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qb[20]~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y60_N16
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~23 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~23_combout  = (\cpu|alu_a|y[1]~4_combout  & (\cpu|al_unit|ShiftRight0~22_combout )) # (!\cpu|alu_a|y[1]~4_combout  & ((\cpu|al_unit|ShiftRight1~13_combout )))

	.dataa(\cpu|alu_a|y[1]~4_combout ),
	.datab(gnd),
	.datac(\cpu|al_unit|ShiftRight0~22_combout ),
	.datad(\cpu|al_unit|ShiftRight1~13_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~23 .lut_mask = 16'hF5A0;
defparam \cpu|al_unit|ShiftRight0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y56_N0
cycloneiv_lcell_comb \cpu|rf|qb[17]~639 (
// Equation(s):
// \cpu|rf|qb[17]~639_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[6][17]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[4][17]~q ))))

	.dataa(\cpu|rf|register[4][17]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[6][17]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[17]~639_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[17]~639 .lut_mask = 16'hFC22;
defparam \cpu|rf|qb[17]~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y65_N24
cycloneiv_lcell_comb \cpu|rf|qb[17]~640 (
// Equation(s):
// \cpu|rf|qb[17]~640_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[17]~639_combout  & ((\cpu|rf|register[7][17]~q ))) # (!\cpu|rf|qb[17]~639_combout  & (\cpu|rf|register[5][17]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[17]~639_combout ))))

	.dataa(\cpu|rf|register[5][17]~q ),
	.datab(\cpu|rf|register[7][17]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\cpu|rf|qb[17]~639_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[17]~640_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[17]~640 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qb[17]~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y63_N6
cycloneiv_lcell_comb \cpu|rf|qb[17]~641 (
// Equation(s):
// \cpu|rf|qb[17]~641_combout  = (\cpu|rf|qb[2]~76_combout  & (((\cpu|rf|qb[2]~79_combout )))) # (!\cpu|rf|qb[2]~76_combout  & ((\cpu|rf|qb[2]~79_combout  & ((\cpu|rf|qb[17]~640_combout ))) # (!\cpu|rf|qb[2]~79_combout  & (\cpu|rf|register[1][17]~q ))))

	.dataa(\cpu|rf|qb[2]~76_combout ),
	.datab(\cpu|rf|register[1][17]~q ),
	.datac(\cpu|rf|qb[2]~79_combout ),
	.datad(\cpu|rf|qb[17]~640_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[17]~641_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[17]~641 .lut_mask = 16'hF4A4;
defparam \cpu|rf|qb[17]~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y63_N12
cycloneiv_lcell_comb \cpu|rf|qb[17]~642 (
// Equation(s):
// \cpu|rf|qb[17]~642_combout  = (\cpu|rf|qb[2]~76_combout  & ((\cpu|rf|qb[17]~641_combout  & (\cpu|rf|register[3][17]~q )) # (!\cpu|rf|qb[17]~641_combout  & ((\cpu|rf|register[2][17]~q ))))) # (!\cpu|rf|qb[2]~76_combout  & (((\cpu|rf|qb[17]~641_combout ))))

	.dataa(\cpu|rf|qb[2]~76_combout ),
	.datab(\cpu|rf|register[3][17]~q ),
	.datac(\cpu|rf|register[2][17]~q ),
	.datad(\cpu|rf|qb[17]~641_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[17]~642_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[17]~642 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[17]~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y63_N12
cycloneiv_lcell_comb \cpu|rf|qb[17]~644 (
// Equation(s):
// \cpu|rf|qb[17]~644_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[14][17]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[12][17]~q )))))

	.dataa(\cpu|rf|register[14][17]~q ),
	.datab(\cpu|rf|register[12][17]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[17]~644_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[17]~644 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qb[17]~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y63_N10
cycloneiv_lcell_comb \cpu|rf|qb[17]~645 (
// Equation(s):
// \cpu|rf|qb[17]~645_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[17]~644_combout  & ((\cpu|rf|register[15][17]~q ))) # (!\cpu|rf|qb[17]~644_combout  & (\cpu|rf|register[13][17]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[17]~644_combout ))))

	.dataa(\cpu|rf|register[13][17]~q ),
	.datab(\cpu|rf|register[15][17]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\cpu|rf|qb[17]~644_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[17]~645_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[17]~645 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qb[17]~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y61_N4
cycloneiv_lcell_comb \cpu|rf|qb[16]~649 (
// Equation(s):
// \cpu|rf|qb[16]~649_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|register[21][16]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|rf|register[17][16]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|register[17][16]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[21][16]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[16]~649_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[16]~649 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qb[16]~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y61_N16
cycloneiv_lcell_comb \cpu|rf|qb[16]~650 (
// Equation(s):
// \cpu|rf|qb[16]~650_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[16]~649_combout  & (\cpu|rf|register[29][16]~q )) # (!\cpu|rf|qb[16]~649_combout  & ((\cpu|rf|register[25][16]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[16]~649_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[29][16]~q ),
	.datac(\cpu|rf|register[25][16]~q ),
	.datad(\cpu|rf|qb[16]~649_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[16]~650_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[16]~650 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[16]~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y59_N30
cycloneiv_lcell_comb \cpu|rf|qb[16]~654 (
// Equation(s):
// \cpu|rf|qb[16]~654_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|register[23][16]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|rf|register[19][16]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|register[19][16]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[23][16]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[16]~654_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[16]~654 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qb[16]~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y59_N16
cycloneiv_lcell_comb \cpu|rf|qb[16]~655 (
// Equation(s):
// \cpu|rf|qb[16]~655_combout  = (\cpu|rf|qb[16]~654_combout  & (((\cpu|rf|register[31][16]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19]))) # (!\cpu|rf|qb[16]~654_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (\cpu|rf|register[27][16]~q )))

	.dataa(\cpu|rf|qb[16]~654_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[27][16]~q ),
	.datad(\cpu|rf|register[31][16]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[16]~655_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[16]~655 .lut_mask = 16'hEA62;
defparam \cpu|rf|qb[16]~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y63_N28
cycloneiv_lcell_comb \cpu|rf|qb[16]~657 (
// Equation(s):
// \cpu|rf|qb[16]~657_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[10][16]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[8][16]~q )))))

	.dataa(\cpu|rf|register[10][16]~q ),
	.datab(\cpu|rf|register[8][16]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[16]~657_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[16]~657 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qb[16]~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y61_N4
cycloneiv_lcell_comb \cpu|rf|qb[16]~658 (
// Equation(s):
// \cpu|rf|qb[16]~658_combout  = (\cpu|rf|qb[16]~657_combout  & (((\cpu|rf|register[11][16]~q ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\cpu|rf|qb[16]~657_combout  & (\cpu|rf|register[9][16]~q  & 
// (\imem|irom|altsyncram_component|auto_generated|q_a [16])))

	.dataa(\cpu|rf|qb[16]~657_combout ),
	.datab(\cpu|rf|register[9][16]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\cpu|rf|register[11][16]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[16]~658_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[16]~658 .lut_mask = 16'hEA4A;
defparam \cpu|rf|qb[16]~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y56_N20
cycloneiv_lcell_comb \cpu|rf|qb[16]~659 (
// Equation(s):
// \cpu|rf|qb[16]~659_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[5][16]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[4][16]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[4][16]~q ),
	.datac(\cpu|rf|register[5][16]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[16]~659_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[16]~659 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[16]~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y56_N28
cycloneiv_lcell_comb \cpu|rf|qb[16]~660 (
// Equation(s):
// \cpu|rf|qb[16]~660_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[16]~659_combout  & (\cpu|rf|register[7][16]~q )) # (!\cpu|rf|qb[16]~659_combout  & ((\cpu|rf|register[6][16]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[16]~659_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[7][16]~q ),
	.datac(\cpu|rf|register[6][16]~q ),
	.datad(\cpu|rf|qb[16]~659_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[16]~660_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[16]~660 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[16]~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y59_N16
cycloneiv_lcell_comb \cpu|rf|qb[16]~661 (
// Equation(s):
// \cpu|rf|qb[16]~661_combout  = (\cpu|rf|qb[2]~76_combout  & (((\cpu|rf|register[2][16]~q ) # (\cpu|rf|qb[2]~79_combout )))) # (!\cpu|rf|qb[2]~76_combout  & (\cpu|rf|register[1][16]~q  & ((!\cpu|rf|qb[2]~79_combout ))))

	.dataa(\cpu|rf|register[1][16]~q ),
	.datab(\cpu|rf|register[2][16]~q ),
	.datac(\cpu|rf|qb[2]~76_combout ),
	.datad(\cpu|rf|qb[2]~79_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[16]~661_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[16]~661 .lut_mask = 16'hF0CA;
defparam \cpu|rf|qb[16]~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y56_N26
cycloneiv_lcell_comb \cpu|rf|qb[16]~662 (
// Equation(s):
// \cpu|rf|qb[16]~662_combout  = (\cpu|rf|qb[2]~79_combout  & ((\cpu|rf|qb[16]~661_combout  & ((\cpu|rf|register[3][16]~q ))) # (!\cpu|rf|qb[16]~661_combout  & (\cpu|rf|qb[16]~660_combout )))) # (!\cpu|rf|qb[2]~79_combout  & (((\cpu|rf|qb[16]~661_combout 
// ))))

	.dataa(\cpu|rf|qb[16]~660_combout ),
	.datab(\cpu|rf|register[3][16]~q ),
	.datac(\cpu|rf|qb[2]~79_combout ),
	.datad(\cpu|rf|qb[16]~661_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[16]~662_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[16]~662 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qb[16]~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y61_N10
cycloneiv_lcell_comb \cpu|rf|qb[16]~663 (
// Equation(s):
// \cpu|rf|qb[16]~663_combout  = (\cpu|rf|qb[2]~64_combout  & ((\cpu|rf|qb[16]~658_combout ) # ((\cpu|rf|qb[2]~75_combout )))) # (!\cpu|rf|qb[2]~64_combout  & (((!\cpu|rf|qb[2]~75_combout  & \cpu|rf|qb[16]~662_combout ))))

	.dataa(\cpu|rf|qb[16]~658_combout ),
	.datab(\cpu|rf|qb[2]~64_combout ),
	.datac(\cpu|rf|qb[2]~75_combout ),
	.datad(\cpu|rf|qb[16]~662_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[16]~663_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[16]~663 .lut_mask = 16'hCBC8;
defparam \cpu|rf|qb[16]~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y59_N20
cycloneiv_lcell_comb \cpu|rf|qb[19]~667 (
// Equation(s):
// \cpu|rf|qb[19]~667_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[9][19]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[8][19]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[8][19]~q ),
	.datac(\cpu|rf|register[9][19]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[19]~667_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[19]~667 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[19]~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y59_N22
cycloneiv_lcell_comb \cpu|rf|qb[19]~668 (
// Equation(s):
// \cpu|rf|qb[19]~668_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[19]~667_combout  & (\cpu|rf|register[11][19]~q )) # (!\cpu|rf|qb[19]~667_combout  & ((\cpu|rf|register[10][19]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[19]~667_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[11][19]~q ),
	.datac(\cpu|rf|register[10][19]~q ),
	.datad(\cpu|rf|qb[19]~667_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[19]~668_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[19]~668 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[19]~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y55_N22
cycloneiv_lcell_comb \cpu|rf|qb[18]~687 (
// Equation(s):
// \cpu|rf|qb[18]~687_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|register[26][18]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (\cpu|rf|register[18][18]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[18][18]~q ),
	.datac(\cpu|rf|register[26][18]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[18]~687_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[18]~687 .lut_mask = 16'hAAE4;
defparam \cpu|rf|qb[18]~687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y63_N26
cycloneiv_lcell_comb \cpu|rf|qb[18]~689 (
// Equation(s):
// \cpu|rf|qb[18]~689_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[21][18]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[17][18]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[17][18]~q ),
	.datac(\cpu|rf|register[21][18]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[18]~689_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[18]~689 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[18]~689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y63_N8
cycloneiv_lcell_comb \cpu|rf|qb[18]~690 (
// Equation(s):
// \cpu|rf|qb[18]~690_combout  = (\cpu|rf|qb[18]~689_combout  & ((\cpu|rf|register[29][18]~q ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\cpu|rf|qb[18]~689_combout  & (((\cpu|rf|register[25][18]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|qb[18]~689_combout ),
	.datab(\cpu|rf|register[29][18]~q ),
	.datac(\cpu|rf|register[25][18]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[18]~690_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[18]~690 .lut_mask = 16'hD8AA;
defparam \cpu|rf|qb[18]~690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y56_N2
cycloneiv_lcell_comb \cpu|rf|qb[18]~691 (
// Equation(s):
// \cpu|rf|qb[18]~691_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[24][18]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[16][18]~q )))))

	.dataa(\cpu|rf|register[24][18]~q ),
	.datab(\cpu|rf|register[16][18]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[18]~691_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[18]~691 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qb[18]~691 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y57_N8
cycloneiv_lcell_comb \cpu|rf|qb[18]~692 (
// Equation(s):
// \cpu|rf|qb[18]~692_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[18]~691_combout  & (\cpu|rf|register[28][18]~q )) # (!\cpu|rf|qb[18]~691_combout  & ((\cpu|rf|register[20][18]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[18]~691_combout ))))

	.dataa(\cpu|rf|register[28][18]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[20][18]~q ),
	.datad(\cpu|rf|qb[18]~691_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[18]~692_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[18]~692 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[18]~692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y57_N10
cycloneiv_lcell_comb \cpu|rf|qb[18]~693 (
// Equation(s):
// \cpu|rf|qb[18]~693_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\imem|irom|altsyncram_component|auto_generated|q_a [17]) # (\cpu|rf|qb[18]~690_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|rf|qb[18]~692_combout  & (!\imem|irom|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|qb[18]~692_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\cpu|rf|qb[18]~690_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[18]~693_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[18]~693 .lut_mask = 16'hAEA4;
defparam \cpu|rf|qb[18]~693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y59_N22
cycloneiv_lcell_comb \cpu|rf|qb[18]~694 (
// Equation(s):
// \cpu|rf|qb[18]~694_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[23][18]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[19][18]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[19][18]~q ),
	.datac(\cpu|rf|register[23][18]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[18]~694_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[18]~694 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[18]~694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y59_N24
cycloneiv_lcell_comb \cpu|rf|qb[18]~697 (
// Equation(s):
// \cpu|rf|qb[18]~697_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|register[10][18]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|rf|register[8][18]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[8][18]~q ),
	.datac(\cpu|rf|register[10][18]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[18]~697_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[18]~697 .lut_mask = 16'hAAE4;
defparam \cpu|rf|qb[18]~697 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y59_N2
cycloneiv_lcell_comb \cpu|rf|qb[18]~698 (
// Equation(s):
// \cpu|rf|qb[18]~698_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[18]~697_combout  & ((\cpu|rf|register[11][18]~q ))) # (!\cpu|rf|qb[18]~697_combout  & (\cpu|rf|register[9][18]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|qb[18]~697_combout ))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|qb[18]~697_combout ),
	.datac(\cpu|rf|register[9][18]~q ),
	.datad(\cpu|rf|register[11][18]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[18]~698_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[18]~698 .lut_mask = 16'hEC64;
defparam \cpu|rf|qb[18]~698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y56_N10
cycloneiv_lcell_comb \cpu|rf|qb[18]~699 (
// Equation(s):
// \cpu|rf|qb[18]~699_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[5][18]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[4][18]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[5][18]~q ),
	.datac(\cpu|rf|register[4][18]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[18]~699_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[18]~699 .lut_mask = 16'hEE50;
defparam \cpu|rf|qb[18]~699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y57_N22
cycloneiv_lcell_comb \cpu|rf|qb[18]~700 (
// Equation(s):
// \cpu|rf|qb[18]~700_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[18]~699_combout  & (\cpu|rf|register[7][18]~q )) # (!\cpu|rf|qb[18]~699_combout  & ((\cpu|rf|register[6][18]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[18]~699_combout ))))

	.dataa(\cpu|rf|register[7][18]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|register[6][18]~q ),
	.datad(\cpu|rf|qb[18]~699_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[18]~700_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[18]~700 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[18]~700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y59_N22
cycloneiv_lcell_comb \cpu|rf|qb[18]~701 (
// Equation(s):
// \cpu|rf|qb[18]~701_combout  = (\cpu|rf|qb[2]~76_combout  & ((\cpu|rf|register[2][18]~q ) # ((\cpu|rf|qb[2]~79_combout )))) # (!\cpu|rf|qb[2]~76_combout  & (((\cpu|rf|register[1][18]~q  & !\cpu|rf|qb[2]~79_combout ))))

	.dataa(\cpu|rf|qb[2]~76_combout ),
	.datab(\cpu|rf|register[2][18]~q ),
	.datac(\cpu|rf|register[1][18]~q ),
	.datad(\cpu|rf|qb[2]~79_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[18]~701_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[18]~701 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qb[18]~701 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y57_N0
cycloneiv_lcell_comb \cpu|rf|qb[18]~702 (
// Equation(s):
// \cpu|rf|qb[18]~702_combout  = (\cpu|rf|qb[18]~701_combout  & (((\cpu|rf|register[3][18]~q ) # (!\cpu|rf|qb[2]~79_combout )))) # (!\cpu|rf|qb[18]~701_combout  & (\cpu|rf|qb[18]~700_combout  & ((\cpu|rf|qb[2]~79_combout ))))

	.dataa(\cpu|rf|qb[18]~700_combout ),
	.datab(\cpu|rf|register[3][18]~q ),
	.datac(\cpu|rf|qb[18]~701_combout ),
	.datad(\cpu|rf|qb[2]~79_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[18]~702_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[18]~702 .lut_mask = 16'hCAF0;
defparam \cpu|rf|qb[18]~702 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y57_N2
cycloneiv_lcell_comb \cpu|rf|qb[18]~703 (
// Equation(s):
// \cpu|rf|qb[18]~703_combout  = (\cpu|rf|qb[2]~75_combout  & (((\cpu|rf|qb[2]~64_combout )))) # (!\cpu|rf|qb[2]~75_combout  & ((\cpu|rf|qb[2]~64_combout  & ((\cpu|rf|qb[18]~698_combout ))) # (!\cpu|rf|qb[2]~64_combout  & (\cpu|rf|qb[18]~702_combout ))))

	.dataa(\cpu|rf|qb[2]~75_combout ),
	.datab(\cpu|rf|qb[18]~702_combout ),
	.datac(\cpu|rf|qb[18]~698_combout ),
	.datad(\cpu|rf|qb[2]~64_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[18]~703_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[18]~703 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[18]~703 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y54_N4
cycloneiv_lcell_comb \cpu|al_unit|Mux30~0 (
// Equation(s):
// \cpu|al_unit|Mux30~0_combout  = (\cpu|cu|aluc[0]~5_combout  & ((\cpu|alu_a|y[1]~4_combout  & ((\cpu|alu_b|y[1]~16_combout ) # (!\cpu|cu|aluc[2]~3_combout ))) # (!\cpu|alu_a|y[1]~4_combout  & (!\cpu|cu|aluc[2]~3_combout  & \cpu|alu_b|y[1]~16_combout ))))

	.dataa(\cpu|alu_a|y[1]~4_combout ),
	.datab(\cpu|cu|aluc[0]~5_combout ),
	.datac(\cpu|cu|aluc[2]~3_combout ),
	.datad(\cpu|alu_b|y[1]~16_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux30~0 .lut_mask = 16'h8C08;
defparam \cpu|al_unit|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y54_N14
cycloneiv_lcell_comb \cpu|al_unit|Mux30~1 (
// Equation(s):
// \cpu|al_unit|Mux30~1_combout  = (!\cpu|cu|aluc[1]~4_combout  & ((\cpu|al_unit|Mux30~0_combout ) # ((\cpu|al_unit|Add0~17_combout  & !\cpu|cu|aluc[0]~5_combout ))))

	.dataa(\cpu|cu|aluc[1]~4_combout ),
	.datab(\cpu|al_unit|Add0~17_combout ),
	.datac(\cpu|al_unit|Mux30~0_combout ),
	.datad(\cpu|cu|aluc[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux30~1 .lut_mask = 16'h5054;
defparam \cpu|al_unit|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y61_N30
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~30 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~30_combout  = (\cpu|alu_a|y[1]~4_combout  & ((\cpu|alu_a|y[0]~1_combout  & ((\cpu|alu_b|y[8]~13_combout ))) # (!\cpu|alu_a|y[0]~1_combout  & (\cpu|alu_b|y[7]~6_combout ))))

	.dataa(\cpu|alu_a|y[1]~4_combout ),
	.datab(\cpu|alu_b|y[7]~6_combout ),
	.datac(\cpu|alu_b|y[8]~13_combout ),
	.datad(\cpu|alu_a|y[0]~1_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~30 .lut_mask = 16'hA088;
defparam \cpu|al_unit|ShiftRight0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y54_N8
cycloneiv_lcell_comb \cpu|al_unit|Mux30~5 (
// Equation(s):
// \cpu|al_unit|Mux30~5_combout  = (!\cpu|cu|aluc[0]~5_combout  & (\cpu|alu_b|y[1]~16_combout  $ (\cpu|alu_a|y[1]~4_combout )))

	.dataa(gnd),
	.datab(\cpu|alu_b|y[1]~16_combout ),
	.datac(\cpu|alu_a|y[1]~4_combout ),
	.datad(\cpu|cu|aluc[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux30~5 .lut_mask = 16'h003C;
defparam \cpu|al_unit|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y59_N8
cycloneiv_lcell_comb \cpu|al_unit|Mux14~0 (
// Equation(s):
// \cpu|al_unit|Mux14~0_combout  = (\cpu|al_unit|ShiftLeft0~19_combout  & (!\cpu|alu_a|y[1]~4_combout  & (\cpu|al_unit|ShiftLeft0~20_combout  & !\cpu|al_unit|ShiftLeft0~13_combout )))

	.dataa(\cpu|al_unit|ShiftLeft0~19_combout ),
	.datab(\cpu|alu_a|y[1]~4_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~20_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~13_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux14~0 .lut_mask = 16'h0020;
defparam \cpu|al_unit|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y54_N6
cycloneiv_lcell_comb \cpu|al_unit|Mux30~6 (
// Equation(s):
// \cpu|al_unit|Mux30~6_combout  = (\cpu|al_unit|Mux30~5_combout ) # ((\cpu|al_unit|Mux14~0_combout  & (!\cpu|alu_a|y[4]~2_combout  & \cpu|cu|aluc[0]~5_combout )))

	.dataa(\cpu|al_unit|Mux14~0_combout ),
	.datab(\cpu|al_unit|Mux30~5_combout ),
	.datac(\cpu|alu_a|y[4]~2_combout ),
	.datad(\cpu|cu|aluc[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux30~6 .lut_mask = 16'hCECC;
defparam \cpu|al_unit|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y58_N12
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~45 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~45_combout  = (\cpu|al_unit|ShiftLeft0~18_combout  & ((\cpu|alu_a|y[1]~4_combout  & (\cpu|al_unit|ShiftRight0~37_combout )) # (!\cpu|alu_a|y[1]~4_combout  & ((\cpu|al_unit|ShiftRight1~20_combout )))))

	.dataa(\cpu|al_unit|ShiftRight0~37_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datac(\cpu|alu_a|y[1]~4_combout ),
	.datad(\cpu|al_unit|ShiftRight1~20_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~45 .lut_mask = 16'h8C80;
defparam \cpu|al_unit|ShiftRight0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y57_N8
cycloneiv_lcell_comb \cpu|al_unit|Mux29~2 (
// Equation(s):
// \cpu|al_unit|Mux29~2_combout  = (\cpu|alu_a|y[3]~5_combout ) # ((!\cpu|alu_a|y[2]~3_combout  & \cpu|alu_a|y[1]~4_combout ))

	.dataa(\cpu|alu_a|y[2]~3_combout ),
	.datab(gnd),
	.datac(\cpu|alu_a|y[3]~5_combout ),
	.datad(\cpu|alu_a|y[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux29~2 .lut_mask = 16'hF5F0;
defparam \cpu|al_unit|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y59_N22
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~54 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~54_combout  = (\cpu|al_unit|ShiftRight0~53_combout ) # ((\cpu|al_unit|ShiftRight0~48_combout  & \cpu|al_unit|ShiftRight1~35_combout ))

	.dataa(\cpu|al_unit|ShiftRight0~48_combout ),
	.datab(\cpu|al_unit|ShiftRight1~35_combout ),
	.datac(gnd),
	.datad(\cpu|al_unit|ShiftRight0~53_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~54 .lut_mask = 16'hFF88;
defparam \cpu|al_unit|ShiftRight0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y58_N22
cycloneiv_lcell_comb \cpu|al_unit|Add0~20 (
// Equation(s):
// \cpu|al_unit|Add0~20_combout  = \cpu|cu|aluc[2]~3_combout  $ (\cpu|alu_b|y[2]~15_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cu|aluc[2]~3_combout ),
	.datad(\cpu|alu_b|y[2]~15_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~20 .lut_mask = 16'h0FF0;
defparam \cpu|al_unit|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y62_N20
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~39 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~39_combout  = (\cpu|alu_a|y[1]~4_combout  & (\cpu|rf|qb[31]~85_combout )) # (!\cpu|alu_a|y[1]~4_combout  & ((\cpu|alu_a|y[0]~1_combout  & (\cpu|rf|qb[31]~85_combout )) # (!\cpu|alu_a|y[0]~1_combout  & ((\cpu|rf|qb[30]~506_combout 
// )))))

	.dataa(\cpu|alu_a|y[1]~4_combout ),
	.datab(\cpu|rf|qb[31]~85_combout ),
	.datac(\cpu|rf|qb[30]~506_combout ),
	.datad(\cpu|alu_a|y[0]~1_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~39 .lut_mask = 16'hCCD8;
defparam \cpu|al_unit|ShiftRight1~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y58_N12
cycloneiv_lcell_comb \cpu|al_unit|Mux29~13 (
// Equation(s):
// \cpu|al_unit|Mux29~13_combout  = (\cpu|alu_b|y[2]~15_combout  & ((\cpu|al_unit|Mux29~12_combout ) # ((\cpu|al_unit|Mux29~1_combout  & \cpu|alu_a|y[2]~3_combout )))) # (!\cpu|alu_b|y[2]~15_combout  & (\cpu|al_unit|Mux29~12_combout  & 
// ((\cpu|alu_a|y[2]~3_combout ) # (!\cpu|al_unit|Mux29~1_combout ))))

	.dataa(\cpu|alu_b|y[2]~15_combout ),
	.datab(\cpu|al_unit|Mux29~1_combout ),
	.datac(\cpu|alu_a|y[2]~3_combout ),
	.datad(\cpu|al_unit|Mux29~12_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux29~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux29~13 .lut_mask = 16'hFB80;
defparam \cpu|al_unit|Mux29~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y58_N20
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~43 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~43_combout  = (\cpu|alu_a|y[0]~1_combout  & ((\cpu|al_unit|ShiftRight1~10_combout ))) # (!\cpu|alu_a|y[0]~1_combout  & (\cpu|al_unit|ShiftRight1~26_combout ))

	.dataa(\cpu|alu_a|y[0]~1_combout ),
	.datab(gnd),
	.datac(\cpu|al_unit|ShiftRight1~26_combout ),
	.datad(\cpu|al_unit|ShiftRight1~10_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~43 .lut_mask = 16'hFA50;
defparam \cpu|al_unit|ShiftRight1~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y57_N12
cycloneiv_lcell_comb \cpu|al_unit|Mux28~0 (
// Equation(s):
// \cpu|al_unit|Mux28~0_combout  = (\cpu|al_unit|Mux29~2_combout  & (((!\cpu|al_unit|ShiftLeft0~19_combout )))) # (!\cpu|al_unit|Mux29~2_combout  & ((\cpu|al_unit|ShiftLeft0~19_combout  & (\cpu|al_unit|ShiftRight1~24_combout )) # 
// (!\cpu|al_unit|ShiftLeft0~19_combout  & ((\cpu|al_unit|ShiftRight1~43_combout )))))

	.dataa(\cpu|al_unit|Mux29~2_combout ),
	.datab(\cpu|al_unit|ShiftRight1~24_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~19_combout ),
	.datad(\cpu|al_unit|ShiftRight1~43_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux28~0 .lut_mask = 16'h4F4A;
defparam \cpu|al_unit|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y57_N28
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~47 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~47_combout  = (\cpu|alu_a|y[0]~1_combout  & (\cpu|al_unit|ShiftRight1~8_combout )) # (!\cpu|alu_a|y[0]~1_combout  & ((\cpu|al_unit|ShiftRight1~31_combout )))

	.dataa(gnd),
	.datab(\cpu|alu_a|y[0]~1_combout ),
	.datac(\cpu|al_unit|ShiftRight1~8_combout ),
	.datad(\cpu|al_unit|ShiftRight1~31_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~47 .lut_mask = 16'hF3C0;
defparam \cpu|al_unit|ShiftRight1~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y57_N30
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~58 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~58_combout  = (\cpu|alu_a|y[2]~3_combout  & (\cpu|al_unit|ShiftRight1~46_combout )) # (!\cpu|alu_a|y[2]~3_combout  & ((\cpu|al_unit|ShiftRight1~47_combout )))

	.dataa(\cpu|alu_a|y[2]~3_combout ),
	.datab(gnd),
	.datac(\cpu|al_unit|ShiftRight1~46_combout ),
	.datad(\cpu|al_unit|ShiftRight1~47_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~58 .lut_mask = 16'hF5A0;
defparam \cpu|al_unit|ShiftRight0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y57_N0
cycloneiv_lcell_comb \cpu|al_unit|Mux28~1 (
// Equation(s):
// \cpu|al_unit|Mux28~1_combout  = (\cpu|al_unit|Mux28~0_combout  & (((\cpu|al_unit|ShiftRight0~58_combout ) # (!\cpu|al_unit|Mux29~2_combout )))) # (!\cpu|al_unit|Mux28~0_combout  & (\cpu|al_unit|ShiftRight1~14_combout  & ((\cpu|al_unit|Mux29~2_combout ))))

	.dataa(\cpu|al_unit|Mux28~0_combout ),
	.datab(\cpu|al_unit|ShiftRight1~14_combout ),
	.datac(\cpu|al_unit|ShiftRight0~58_combout ),
	.datad(\cpu|al_unit|Mux29~2_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux28~1 .lut_mask = 16'hE4AA;
defparam \cpu|al_unit|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y58_N6
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~49 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~49_combout  = (\cpu|alu_a|y[2]~3_combout  & ((\cpu|alu_a|y[3]~5_combout  & (\cpu|rf|qb[31]~85_combout )) # (!\cpu|alu_a|y[3]~5_combout  & ((\cpu|al_unit|ShiftRight1~48_combout )))))

	.dataa(\cpu|alu_a|y[2]~3_combout ),
	.datab(\cpu|rf|qb[31]~85_combout ),
	.datac(\cpu|al_unit|ShiftRight1~48_combout ),
	.datad(\cpu|alu_a|y[3]~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~49 .lut_mask = 16'h88A0;
defparam \cpu|al_unit|ShiftRight1~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y58_N26
cycloneiv_lcell_comb \cpu|al_unit|Mux28~2 (
// Equation(s):
// \cpu|al_unit|Mux28~2_combout  = (\cpu|alu_b|y[3]~14_combout  & (\cpu|al_unit|Mux29~1_combout  $ (!\cpu|alu_a|y[3]~5_combout ))) # (!\cpu|alu_b|y[3]~14_combout  & (!\cpu|al_unit|Mux29~1_combout  & \cpu|alu_a|y[3]~5_combout ))

	.dataa(\cpu|alu_b|y[3]~14_combout ),
	.datab(\cpu|al_unit|Mux29~1_combout ),
	.datac(gnd),
	.datad(\cpu|alu_a|y[3]~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux28~2 .lut_mask = 16'h9922;
defparam \cpu|al_unit|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y60_N12
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~55 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~55_combout  = (!\cpu|alu_a|y[2]~3_combout  & ((\cpu|alu_a|y[3]~5_combout  & (\cpu|al_unit|ShiftRight0~67_combout )) # (!\cpu|alu_a|y[3]~5_combout  & ((\cpu|al_unit|ShiftRight0~23_combout )))))

	.dataa(\cpu|al_unit|ShiftRight0~67_combout ),
	.datab(\cpu|alu_a|y[2]~3_combout ),
	.datac(\cpu|alu_a|y[3]~5_combout ),
	.datad(\cpu|al_unit|ShiftRight0~23_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~55 .lut_mask = 16'h2320;
defparam \cpu|al_unit|ShiftRight1~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y57_N10
cycloneiv_lcell_comb \cpu|al_unit|s~15 (
// Equation(s):
// \cpu|al_unit|s~15_combout  = (\cpu|alu_a|y[4]~2_combout  & \cpu|alu_b|y[4]~9_combout )

	.dataa(gnd),
	.datab(\cpu|alu_a|y[4]~2_combout ),
	.datac(\cpu|alu_b|y[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|al_unit|s~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~15 .lut_mask = 16'hC0C0;
defparam \cpu|al_unit|s~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y58_N12
cycloneiv_lcell_comb \cpu|al_unit|Add0~26 (
// Equation(s):
// \cpu|al_unit|Add0~26_combout  = \cpu|cu|aluc[2]~3_combout  $ (\cpu|alu_b|y[4]~9_combout )

	.dataa(\cpu|cu|aluc[2]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|alu_b|y[4]~9_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~26 .lut_mask = 16'h55AA;
defparam \cpu|al_unit|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y57_N28
cycloneiv_lcell_comb \cpu|al_unit|Add0~29 (
// Equation(s):
// \cpu|al_unit|Add0~29_combout  = \cpu|cu|aluc[2]~3_combout  $ (((!\cpu|al_unit|Add0~138_combout  & ((\cpu|cu|aluimm~2_combout ) # (\cpu|rf|qb[5]~245_combout )))))

	.dataa(\cpu|cu|aluimm~2_combout ),
	.datab(\cpu|al_unit|Add0~138_combout ),
	.datac(\cpu|rf|qb[5]~245_combout ),
	.datad(\cpu|cu|aluc[2]~3_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~29 .lut_mask = 16'hCD32;
defparam \cpu|al_unit|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y57_N2
cycloneiv_lcell_comb \cpu|alu_a|y[6]~7 (
// Equation(s):
// \cpu|alu_a|y[6]~7_combout  = (\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[6]~95_combout )

	.dataa(gnd),
	.datab(\cpu|alu_a|y[0]~0_combout ),
	.datac(gnd),
	.datad(\cpu|rf|qa[6]~95_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[6]~7 .lut_mask = 16'hCC00;
defparam \cpu|alu_a|y[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y57_N20
cycloneiv_lcell_comb \cpu|al_unit|s~17 (
// Equation(s):
// \cpu|al_unit|s~17_combout  = (\cpu|alu_b|y[6]~7_combout ) # ((\cpu|rf|qa[6]~95_combout  & \cpu|alu_a|y[0]~0_combout ))

	.dataa(\cpu|rf|qa[6]~95_combout ),
	.datab(\cpu|alu_a|y[0]~0_combout ),
	.datac(gnd),
	.datad(\cpu|alu_b|y[6]~7_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~17 .lut_mask = 16'hFF88;
defparam \cpu|al_unit|s~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y61_N22
cycloneiv_lcell_comb \cpu|al_unit|Add0~35 (
// Equation(s):
// \cpu|al_unit|Add0~35_combout  = \cpu|cu|aluc[2]~3_combout  $ (\cpu|alu_b|y[7]~6_combout )

	.dataa(gnd),
	.datab(\cpu|cu|aluc[2]~3_combout ),
	.datac(gnd),
	.datad(\cpu|alu_b|y[7]~6_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~35 .lut_mask = 16'h33CC;
defparam \cpu|al_unit|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y58_N22
cycloneiv_lcell_comb \cpu|al_unit|Mux24~7 (
// Equation(s):
// \cpu|al_unit|Mux24~7_combout  = (\cpu|al_unit|Mux26~1_combout  & (((\cpu|al_unit|Mux26~0_combout )))) # (!\cpu|al_unit|Mux26~1_combout  & ((\cpu|al_unit|Mux26~0_combout  & ((\cpu|al_unit|ShiftRight1~47_combout ))) # (!\cpu|al_unit|Mux26~0_combout  & 
// (\cpu|al_unit|ShiftRight1~43_combout ))))

	.dataa(\cpu|al_unit|ShiftRight1~43_combout ),
	.datab(\cpu|al_unit|Mux26~1_combout ),
	.datac(\cpu|al_unit|Mux26~0_combout ),
	.datad(\cpu|al_unit|ShiftRight1~47_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux24~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux24~7 .lut_mask = 16'hF2C2;
defparam \cpu|al_unit|Mux24~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y62_N6
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~67 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~67_combout  = (\cpu|al_unit|ShiftRight0~6_combout ) # (\cpu|al_unit|ShiftRight1~78_combout )

	.dataa(gnd),
	.datab(\cpu|al_unit|ShiftRight0~6_combout ),
	.datac(gnd),
	.datad(\cpu|al_unit|ShiftRight1~78_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~67_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~67 .lut_mask = 16'hFFCC;
defparam \cpu|al_unit|ShiftRight1~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y56_N6
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~43 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~43_combout  = (\cpu|alu_b|y[0]~1_combout  & (!\cpu|alu_a|y[2]~3_combout  & (!\cpu|alu_a|y[0]~1_combout  & !\cpu|alu_a|y[1]~4_combout )))

	.dataa(\cpu|alu_b|y[0]~1_combout ),
	.datab(\cpu|alu_a|y[2]~3_combout ),
	.datac(\cpu|alu_a|y[0]~1_combout ),
	.datad(\cpu|alu_a|y[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~43 .lut_mask = 16'h0002;
defparam \cpu|al_unit|ShiftLeft0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y57_N2
cycloneiv_lcell_comb \cpu|alu_a|y[8]~9 (
// Equation(s):
// \cpu|alu_a|y[8]~9_combout  = (\cpu|rf|qa[8]~135_combout  & \cpu|alu_a|y[0]~0_combout )

	.dataa(\cpu|rf|qa[8]~135_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|alu_a|y[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[8]~9 .lut_mask = 16'hAA00;
defparam \cpu|alu_a|y[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y59_N2
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~89 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~89_combout  = (\cpu|al_unit|ShiftRight0~6_combout ) # ((\cpu|al_unit|ShiftRight0~55_combout ) # ((\cpu|al_unit|ShiftRight0~99_combout  & \cpu|al_unit|ShiftRight1~36_combout )))

	.dataa(\cpu|al_unit|ShiftRight0~99_combout ),
	.datab(\cpu|al_unit|ShiftRight0~6_combout ),
	.datac(\cpu|al_unit|ShiftRight1~36_combout ),
	.datad(\cpu|al_unit|ShiftRight0~55_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~89_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~89 .lut_mask = 16'hFFEC;
defparam \cpu|al_unit|ShiftRight0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y61_N8
cycloneiv_lcell_comb \cpu|al_unit|Mux21~1 (
// Equation(s):
// \cpu|al_unit|Mux21~1_combout  = (\cpu|al_unit|Mux29~1_combout  & (\cpu|alu_a|y[0]~0_combout  & (\cpu|alu_b|y[10]~12_combout  & \cpu|rf|qa[10]~175_combout ))) # (!\cpu|al_unit|Mux29~1_combout  & (\cpu|alu_b|y[10]~12_combout  $ (((\cpu|alu_a|y[0]~0_combout  
// & \cpu|rf|qa[10]~175_combout )))))

	.dataa(\cpu|al_unit|Mux29~1_combout ),
	.datab(\cpu|alu_a|y[0]~0_combout ),
	.datac(\cpu|alu_b|y[10]~12_combout ),
	.datad(\cpu|rf|qa[10]~175_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux21~1 .lut_mask = 16'h9450;
defparam \cpu|al_unit|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y61_N6
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~51 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~51_combout  = (\cpu|alu_a|y[1]~4_combout  & (\cpu|alu_b|y[8]~13_combout )) # (!\cpu|alu_a|y[1]~4_combout  & ((\cpu|alu_b|y[10]~12_combout )))

	.dataa(gnd),
	.datab(\cpu|alu_b|y[8]~13_combout ),
	.datac(\cpu|alu_a|y[1]~4_combout ),
	.datad(\cpu|alu_b|y[10]~12_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~51 .lut_mask = 16'hCFC0;
defparam \cpu|al_unit|ShiftLeft0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y59_N0
cycloneiv_lcell_comb \cpu|al_unit|Mux21~2 (
// Equation(s):
// \cpu|al_unit|Mux21~2_combout  = (!\cpu|al_unit|Mux29~7_combout  & (\cpu|al_unit|ShiftRight0~54_combout  & !\cpu|alu_a|y[3]~5_combout ))

	.dataa(\cpu|al_unit|Mux29~7_combout ),
	.datab(\cpu|al_unit|ShiftRight0~54_combout ),
	.datac(gnd),
	.datad(\cpu|alu_a|y[3]~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux21~2 .lut_mask = 16'h0044;
defparam \cpu|al_unit|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y55_N2
cycloneiv_lcell_comb \cpu|al_unit|Add0~44 (
// Equation(s):
// \cpu|al_unit|Add0~44_combout  = \cpu|cu|aluc[2]~3_combout  $ (\cpu|alu_b|y[10]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cu|aluc[2]~3_combout ),
	.datad(\cpu|alu_b|y[10]~12_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~44 .lut_mask = 16'h0FF0;
defparam \cpu|al_unit|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y61_N22
cycloneiv_lcell_comb \cpu|al_unit|Mux21~3 (
// Equation(s):
// \cpu|al_unit|Mux21~3_combout  = (\cpu|al_unit|Mux29~5_combout  & (!\cpu|al_unit|Mux29~0_combout  & ((\cpu|al_unit|Mux21~2_combout )))) # (!\cpu|al_unit|Mux29~5_combout  & ((\cpu|al_unit|Mux29~0_combout ) # ((\cpu|al_unit|Add0~45_combout ))))

	.dataa(\cpu|al_unit|Mux29~5_combout ),
	.datab(\cpu|al_unit|Mux29~0_combout ),
	.datac(\cpu|al_unit|Add0~45_combout ),
	.datad(\cpu|al_unit|Mux21~2_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux21~3 .lut_mask = 16'h7654;
defparam \cpu|al_unit|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y61_N20
cycloneiv_lcell_comb \cpu|al_unit|Mux21~4 (
// Equation(s):
// \cpu|al_unit|Mux21~4_combout  = (\cpu|al_unit|Mux21~3_combout  & (((\cpu|al_unit|Mux21~1_combout ) # (!\cpu|al_unit|Mux29~6_combout )))) # (!\cpu|al_unit|Mux21~3_combout  & (\cpu|al_unit|ShiftLeft0~54_combout  & ((\cpu|al_unit|Mux29~6_combout ))))

	.dataa(\cpu|al_unit|Mux21~3_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~54_combout ),
	.datac(\cpu|al_unit|Mux21~1_combout ),
	.datad(\cpu|al_unit|Mux29~6_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux21~4 .lut_mask = 16'hE4AA;
defparam \cpu|al_unit|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y61_N6
cycloneiv_lcell_comb \cpu|al_unit|Mux21~5 (
// Equation(s):
// \cpu|al_unit|Mux21~5_combout  = (\cpu|al_unit|Mux29~1_combout  & ((\cpu|al_unit|Mux29~12_combout ) # ((\cpu|al_unit|Mux21~1_combout )))) # (!\cpu|al_unit|Mux29~1_combout  & (!\cpu|al_unit|Mux29~12_combout  & ((\cpu|al_unit|Mux21~4_combout ))))

	.dataa(\cpu|al_unit|Mux29~1_combout ),
	.datab(\cpu|al_unit|Mux29~12_combout ),
	.datac(\cpu|al_unit|Mux21~1_combout ),
	.datad(\cpu|al_unit|Mux21~4_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux21~5 .lut_mask = 16'hB9A8;
defparam \cpu|al_unit|Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y55_N12
cycloneiv_lcell_comb \cpu|alu_a|y[11]~12 (
// Equation(s):
// \cpu|alu_a|y[11]~12_combout  = (\cpu|rf|qa[11]~195_combout  & \cpu|alu_a|y[0]~0_combout )

	.dataa(\cpu|rf|qa[11]~195_combout ),
	.datab(gnd),
	.datac(\cpu|alu_a|y[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|alu_a|y[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[11]~12 .lut_mask = 16'hA0A0;
defparam \cpu|alu_a|y[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y56_N8
cycloneiv_lcell_comb \cpu|alu_a|y[12]~13 (
// Equation(s):
// \cpu|alu_a|y[12]~13_combout  = (\cpu|rf|qa[12]~215_combout  & \cpu|alu_a|y[0]~0_combout )

	.dataa(gnd),
	.datab(\cpu|rf|qa[12]~215_combout ),
	.datac(\cpu|alu_a|y[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|alu_a|y[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[12]~13 .lut_mask = 16'hC0C0;
defparam \cpu|alu_a|y[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y59_N18
cycloneiv_lcell_comb \cpu|al_unit|Add0~53 (
// Equation(s):
// \cpu|al_unit|Add0~53_combout  = \cpu|cu|aluc[2]~3_combout  $ (\cpu|alu_b|y[13]~3_combout )

	.dataa(gnd),
	.datab(\cpu|cu|aluc[2]~3_combout ),
	.datac(gnd),
	.datad(\cpu|alu_b|y[13]~3_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~53 .lut_mask = 16'h33CC;
defparam \cpu|al_unit|Add0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y56_N0
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~75 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~75_combout  = (\cpu|alu_a|y[3]~5_combout  & (((\cpu|rf|qb[31]~85_combout )))) # (!\cpu|alu_a|y[3]~5_combout  & ((\cpu|al_unit|ShiftLeft0~14_combout  & ((\cpu|rf|qb[31]~85_combout ))) # (!\cpu|al_unit|ShiftLeft0~14_combout  & 
// (\cpu|rf|qb[30]~506_combout ))))

	.dataa(\cpu|alu_a|y[3]~5_combout ),
	.datab(\cpu|rf|qb[30]~506_combout ),
	.datac(\cpu|rf|qb[31]~85_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~14_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~75_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~75 .lut_mask = 16'hF0E4;
defparam \cpu|al_unit|ShiftRight1~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y56_N30
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~76 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~76_combout  = (\cpu|al_unit|ShiftRight0~6_combout ) # ((\cpu|al_unit|ShiftRight1~75_combout  & \cpu|al_unit|ShiftLeft0~18_combout ))

	.dataa(\cpu|al_unit|ShiftRight0~6_combout ),
	.datab(gnd),
	.datac(\cpu|al_unit|ShiftRight1~75_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~18_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~76_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~76 .lut_mask = 16'hFAAA;
defparam \cpu|al_unit|ShiftRight1~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y56_N22
cycloneiv_lcell_comb \cpu|al_unit|s~23 (
// Equation(s):
// \cpu|al_unit|s~23_combout  = (\cpu|alu_a|y[14]~15_combout  & ((\cpu|cu|aluimm~2_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [14])) # (!\cpu|cu|aluimm~2_combout  & ((\cpu|rf|qb[14]~707_combout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [14]),
	.datab(\cpu|alu_a|y[14]~15_combout ),
	.datac(\cpu|cu|aluimm~2_combout ),
	.datad(\cpu|rf|qb[14]~707_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~23 .lut_mask = 16'h8C80;
defparam \cpu|al_unit|s~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y57_N4
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~69 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~69_combout  = (\cpu|alu_a|y[2]~3_combout  & ((\cpu|al_unit|ShiftLeft0~22_combout ))) # (!\cpu|alu_a|y[2]~3_combout  & (\cpu|al_unit|ShiftLeft0~34_combout ))

	.dataa(gnd),
	.datab(\cpu|al_unit|ShiftLeft0~34_combout ),
	.datac(\cpu|alu_a|y[2]~3_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~22_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~69_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~69 .lut_mask = 16'hFC0C;
defparam \cpu|al_unit|ShiftLeft0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y59_N4
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~70 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~70_combout  = (\cpu|alu_a|y[0]~1_combout  & ((\cpu|alu_a|y[1]~4_combout  & ((\cpu|alu_b|y[11]~10_combout ))) # (!\cpu|alu_a|y[1]~4_combout  & (\cpu|alu_b|y[13]~3_combout ))))

	.dataa(\cpu|alu_b|y[13]~3_combout ),
	.datab(\cpu|alu_a|y[1]~4_combout ),
	.datac(\cpu|alu_a|y[0]~1_combout ),
	.datad(\cpu|alu_b|y[11]~10_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~70_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~70 .lut_mask = 16'hE020;
defparam \cpu|al_unit|ShiftLeft0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y59_N30
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~72 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~72_combout  = (\cpu|al_unit|ShiftLeft0~70_combout ) # ((\cpu|al_unit|ShiftLeft0~71_combout  & !\cpu|alu_a|y[0]~1_combout ))

	.dataa(\cpu|al_unit|ShiftLeft0~70_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~71_combout ),
	.datac(gnd),
	.datad(\cpu|alu_a|y[0]~1_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~72_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~72 .lut_mask = 16'hAAEE;
defparam \cpu|al_unit|ShiftLeft0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y57_N10
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~74 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~74_combout  = (\cpu|alu_a|y[3]~5_combout  & ((\cpu|al_unit|ShiftLeft0~69_combout ))) # (!\cpu|alu_a|y[3]~5_combout  & (\cpu|al_unit|ShiftLeft0~73_combout ))

	.dataa(gnd),
	.datab(\cpu|alu_a|y[3]~5_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~73_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~69_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~74_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~74 .lut_mask = 16'hFC30;
defparam \cpu|al_unit|ShiftLeft0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y56_N4
cycloneiv_lcell_comb \cpu|al_unit|s~24 (
// Equation(s):
// \cpu|al_unit|s~24_combout  = \cpu|alu_a|y[14]~15_combout  $ (((\cpu|cu|aluimm~2_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [14])) # (!\cpu|cu|aluimm~2_combout  & ((\cpu|rf|qb[14]~707_combout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [14]),
	.datab(\cpu|alu_a|y[14]~15_combout ),
	.datac(\cpu|cu|aluimm~2_combout ),
	.datad(\cpu|rf|qb[14]~707_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~24 .lut_mask = 16'h636C;
defparam \cpu|al_unit|s~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y56_N14
cycloneiv_lcell_comb \cpu|al_unit|Mux17~5 (
// Equation(s):
// \cpu|al_unit|Mux17~5_combout  = (!\cpu|al_unit|Mux29~7_combout  & (\cpu|al_unit|ShiftRight1~61_combout  & (\cpu|al_unit|ShiftLeft0~19_combout  & !\cpu|alu_a|y[1]~4_combout )))

	.dataa(\cpu|al_unit|Mux29~7_combout ),
	.datab(\cpu|al_unit|ShiftRight1~61_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~19_combout ),
	.datad(\cpu|alu_a|y[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux17~5 .lut_mask = 16'h0040;
defparam \cpu|al_unit|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y56_N0
cycloneiv_lcell_comb \cpu|al_unit|Add0~56 (
// Equation(s):
// \cpu|al_unit|Add0~56_combout  = \cpu|cu|aluc[2]~3_combout  $ (((\cpu|cu|aluimm~2_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [14])) # (!\cpu|cu|aluimm~2_combout  & ((\cpu|rf|qb[14]~707_combout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [14]),
	.datab(\cpu|cu|aluc[2]~3_combout ),
	.datac(\cpu|cu|aluimm~2_combout ),
	.datad(\cpu|rf|qb[14]~707_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~56 .lut_mask = 16'h636C;
defparam \cpu|al_unit|Add0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y56_N18
cycloneiv_lcell_comb \cpu|al_unit|Mux17~6 (
// Equation(s):
// \cpu|al_unit|Mux17~6_combout  = (\cpu|al_unit|Mux29~5_combout  & (!\cpu|al_unit|Mux29~0_combout  & (\cpu|al_unit|Mux17~5_combout ))) # (!\cpu|al_unit|Mux29~5_combout  & ((\cpu|al_unit|Mux29~0_combout ) # ((\cpu|al_unit|Add0~57_combout ))))

	.dataa(\cpu|al_unit|Mux29~5_combout ),
	.datab(\cpu|al_unit|Mux29~0_combout ),
	.datac(\cpu|al_unit|Mux17~5_combout ),
	.datad(\cpu|al_unit|Add0~57_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux17~6 .lut_mask = 16'h7564;
defparam \cpu|al_unit|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y56_N16
cycloneiv_lcell_comb \cpu|al_unit|Mux17~7 (
// Equation(s):
// \cpu|al_unit|Mux17~7_combout  = (\cpu|al_unit|Mux29~6_combout  & ((\cpu|al_unit|Mux17~6_combout  & (\cpu|al_unit|s~24_combout )) # (!\cpu|al_unit|Mux17~6_combout  & ((\cpu|al_unit|ShiftLeft0~74_combout ))))) # (!\cpu|al_unit|Mux29~6_combout  & 
// (\cpu|al_unit|Mux17~6_combout ))

	.dataa(\cpu|al_unit|Mux29~6_combout ),
	.datab(\cpu|al_unit|Mux17~6_combout ),
	.datac(\cpu|al_unit|s~24_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~74_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux17~7 .lut_mask = 16'hE6C4;
defparam \cpu|al_unit|Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y56_N30
cycloneiv_lcell_comb \cpu|al_unit|Mux17~8 (
// Equation(s):
// \cpu|al_unit|Mux17~8_combout  = (\cpu|al_unit|Mux29~1_combout  & ((\cpu|al_unit|Mux29~12_combout ) # ((\cpu|al_unit|s~23_combout )))) # (!\cpu|al_unit|Mux29~1_combout  & (!\cpu|al_unit|Mux29~12_combout  & ((\cpu|al_unit|Mux17~7_combout ))))

	.dataa(\cpu|al_unit|Mux29~1_combout ),
	.datab(\cpu|al_unit|Mux29~12_combout ),
	.datac(\cpu|al_unit|s~23_combout ),
	.datad(\cpu|al_unit|Mux17~7_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux17~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux17~8 .lut_mask = 16'hB9A8;
defparam \cpu|al_unit|Mux17~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y56_N20
cycloneiv_lcell_comb \cpu|al_unit|s~25 (
// Equation(s):
// \cpu|al_unit|s~25_combout  = (\cpu|alu_a|y[14]~15_combout ) # ((\cpu|cu|aluimm~2_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [14])) # (!\cpu|cu|aluimm~2_combout  & ((\cpu|rf|qb[14]~707_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [14]),
	.datab(\cpu|alu_a|y[14]~15_combout ),
	.datac(\cpu|cu|aluimm~2_combout ),
	.datad(\cpu|rf|qb[14]~707_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~25 .lut_mask = 16'hEFEC;
defparam \cpu|al_unit|s~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y56_N6
cycloneiv_lcell_comb \cpu|al_unit|Mux17~9 (
// Equation(s):
// \cpu|al_unit|Mux17~9_combout  = (\cpu|al_unit|Mux17~8_combout  & (((\cpu|al_unit|s~25_combout ) # (!\cpu|al_unit|Mux29~12_combout )))) # (!\cpu|al_unit|Mux17~8_combout  & (\cpu|al_unit|ShiftRight1~76_combout  & (\cpu|al_unit|Mux29~12_combout )))

	.dataa(\cpu|al_unit|Mux17~8_combout ),
	.datab(\cpu|al_unit|ShiftRight1~76_combout ),
	.datac(\cpu|al_unit|Mux29~12_combout ),
	.datad(\cpu|al_unit|s~25_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux17~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux17~9 .lut_mask = 16'hEA4A;
defparam \cpu|al_unit|Mux17~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y59_N26
cycloneiv_lcell_comb \cpu|al_unit|Mux16~3 (
// Equation(s):
// \cpu|al_unit|Mux16~3_combout  = (\cpu|al_unit|Add0~19_combout  & (\cpu|al_unit|Mux29~0_combout  & (\cpu|cu|aluc[0]~5_combout  & \cpu|al_unit|ShiftLeft0~79_combout )))

	.dataa(\cpu|al_unit|Add0~19_combout ),
	.datab(\cpu|al_unit|Mux29~0_combout ),
	.datac(\cpu|cu|aluc[0]~5_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~79_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux16~3 .lut_mask = 16'h8000;
defparam \cpu|al_unit|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y56_N30
cycloneiv_lcell_comb \cpu|al_unit|Add0~65 (
// Equation(s):
// \cpu|al_unit|Add0~65_combout  = \cpu|cu|aluc[2]~3_combout  $ (((\cpu|al_unit|ShiftRight0~6_combout ) # ((!\cpu|cu|aluimm~2_combout  & \cpu|rf|qb[16]~709_combout ))))

	.dataa(\cpu|cu|aluc[2]~3_combout ),
	.datab(\cpu|al_unit|ShiftRight0~6_combout ),
	.datac(\cpu|cu|aluimm~2_combout ),
	.datad(\cpu|rf|qb[16]~709_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~65_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~65 .lut_mask = 16'h6566;
defparam \cpu|al_unit|Add0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y56_N0
cycloneiv_lcell_comb \cpu|al_unit|Add0~69 (
// Equation(s):
// \cpu|al_unit|Add0~69_combout  = (\cpu|alu_a|y[2]~3_combout  & ((\cpu|al_unit|ShiftLeft0~27_combout ))) # (!\cpu|alu_a|y[2]~3_combout  & (\cpu|al_unit|ShiftLeft0~42_combout ))

	.dataa(\cpu|alu_a|y[2]~3_combout ),
	.datab(gnd),
	.datac(\cpu|al_unit|ShiftLeft0~42_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~27_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~69_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~69 .lut_mask = 16'hFA50;
defparam \cpu|al_unit|Add0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y55_N6
cycloneiv_lcell_comb \cpu|alu_b|y[17]~18 (
// Equation(s):
// \cpu|alu_b|y[17]~18_combout  = (\cpu|al_unit|ShiftRight0~6_combout ) # ((!\cpu|rf|Equal1~1_combout  & (!\cpu|cu|aluimm~2_combout  & \cpu|rf|qb[17]~646_combout )))

	.dataa(\cpu|rf|Equal1~1_combout ),
	.datab(\cpu|cu|aluimm~2_combout ),
	.datac(\cpu|al_unit|ShiftRight0~6_combout ),
	.datad(\cpu|rf|qb[17]~646_combout ),
	.cin(gnd),
	.combout(\cpu|alu_b|y[17]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_b|y[17]~18 .lut_mask = 16'hF1F0;
defparam \cpu|alu_b|y[17]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y55_N8
cycloneiv_lcell_comb \cpu|al_unit|Add0~74 (
// Equation(s):
// \cpu|al_unit|Add0~74_combout  = \cpu|cu|aluc[2]~3_combout  $ (\cpu|alu_b|y[17]~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cu|aluc[2]~3_combout ),
	.datad(\cpu|alu_b|y[17]~18_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~74_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~74 .lut_mask = 16'h0FF0;
defparam \cpu|al_unit|Add0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y55_N14
cycloneiv_lcell_comb \cpu|al_unit|Mux14~1 (
// Equation(s):
// \cpu|al_unit|Mux14~1_combout  = (\cpu|al_unit|Mux2~0_combout  & (!\cpu|al_unit|Mux29~5_combout  & (\cpu|al_unit|s~52_combout ))) # (!\cpu|al_unit|Mux2~0_combout  & ((\cpu|al_unit|Mux29~5_combout ) # ((\cpu|al_unit|Add0~75_combout ))))

	.dataa(\cpu|al_unit|Mux2~0_combout ),
	.datab(\cpu|al_unit|Mux29~5_combout ),
	.datac(\cpu|al_unit|s~52_combout ),
	.datad(\cpu|al_unit|Add0~75_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux14~1 .lut_mask = 16'h7564;
defparam \cpu|al_unit|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y55_N8
cycloneiv_lcell_comb \cpu|al_unit|s~27 (
// Equation(s):
// \cpu|al_unit|s~27_combout  = \cpu|alu_a|y[18]~19_combout  $ (((\cpu|al_unit|ShiftRight0~6_combout ) # ((\cpu|rf|qb[18]~710_combout  & !\cpu|cu|aluimm~2_combout ))))

	.dataa(\cpu|rf|qb[18]~710_combout ),
	.datab(\cpu|alu_a|y[18]~19_combout ),
	.datac(\cpu|al_unit|ShiftRight0~6_combout ),
	.datad(\cpu|cu|aluimm~2_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~27 .lut_mask = 16'h3C36;
defparam \cpu|al_unit|s~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y55_N26
cycloneiv_lcell_comb \cpu|al_unit|Mux13~0 (
// Equation(s):
// \cpu|al_unit|Mux13~0_combout  = (\cpu|al_unit|Mux29~5_combout  & ((\cpu|alu_b|y[2]~15_combout ) # ((!\cpu|al_unit|Mux2~0_combout )))) # (!\cpu|al_unit|Mux29~5_combout  & (((\cpu|al_unit|s~27_combout  & \cpu|al_unit|Mux2~0_combout ))))

	.dataa(\cpu|alu_b|y[2]~15_combout ),
	.datab(\cpu|al_unit|Mux29~5_combout ),
	.datac(\cpu|al_unit|s~27_combout ),
	.datad(\cpu|al_unit|Mux2~0_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux13~0 .lut_mask = 16'hB8CC;
defparam \cpu|al_unit|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y54_N14
cycloneiv_lcell_comb \cpu|alu_a|y[19]~20 (
// Equation(s):
// \cpu|alu_a|y[19]~20_combout  = (\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[19]~415_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|alu_a|y[0]~0_combout ),
	.datad(\cpu|rf|qa[19]~415_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[19]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[19]~20 .lut_mask = 16'hF000;
defparam \cpu|alu_a|y[19]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y54_N30
cycloneiv_lcell_comb \cpu|al_unit|s~29 (
// Equation(s):
// \cpu|al_unit|s~29_combout  = (\cpu|alu_a|y[20]~21_combout  & ((\cpu|al_unit|ShiftRight0~6_combout ) # ((\cpu|rf|qb[20]~711_combout  & !\cpu|cu|aluimm~2_combout ))))

	.dataa(\cpu|rf|qb[20]~711_combout ),
	.datab(\cpu|cu|aluimm~2_combout ),
	.datac(\cpu|alu_a|y[20]~21_combout ),
	.datad(\cpu|al_unit|ShiftRight0~6_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~29 .lut_mask = 16'hF020;
defparam \cpu|al_unit|s~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y56_N10
cycloneiv_lcell_comb \cpu|al_unit|Add0~83 (
// Equation(s):
// \cpu|al_unit|Add0~83_combout  = \cpu|cu|aluc[2]~3_combout  $ (((\cpu|al_unit|ShiftRight0~6_combout ) # ((!\cpu|cu|aluimm~2_combout  & \cpu|rf|qb[20]~711_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~6_combout ),
	.datab(\cpu|cu|aluc[2]~3_combout ),
	.datac(\cpu|cu|aluimm~2_combout ),
	.datad(\cpu|rf|qb[20]~711_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~83_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~83 .lut_mask = 16'h6366;
defparam \cpu|al_unit|Add0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y54_N24
cycloneiv_lcell_comb \cpu|al_unit|s~30 (
// Equation(s):
// \cpu|al_unit|s~30_combout  = \cpu|alu_a|y[20]~21_combout  $ (((\cpu|al_unit|ShiftRight0~6_combout ) # ((\cpu|rf|qb[20]~711_combout  & !\cpu|cu|aluimm~2_combout ))))

	.dataa(\cpu|rf|qb[20]~711_combout ),
	.datab(\cpu|cu|aluimm~2_combout ),
	.datac(\cpu|alu_a|y[20]~21_combout ),
	.datad(\cpu|al_unit|ShiftRight0~6_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~30 .lut_mask = 16'h0FD2;
defparam \cpu|al_unit|s~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y54_N26
cycloneiv_lcell_comb \cpu|al_unit|Mux11~1 (
// Equation(s):
// \cpu|al_unit|Mux11~1_combout  = (\cpu|al_unit|Mux29~5_combout  & ((\cpu|alu_b|y[4]~9_combout ) # ((!\cpu|al_unit|Mux2~0_combout )))) # (!\cpu|al_unit|Mux29~5_combout  & (((\cpu|al_unit|Mux2~0_combout  & \cpu|al_unit|s~30_combout ))))

	.dataa(\cpu|al_unit|Mux29~5_combout ),
	.datab(\cpu|alu_b|y[4]~9_combout ),
	.datac(\cpu|al_unit|Mux2~0_combout ),
	.datad(\cpu|al_unit|s~30_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux11~1 .lut_mask = 16'hDA8A;
defparam \cpu|al_unit|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y56_N20
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~97 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~97_combout  = (\cpu|alu_a|y[2]~3_combout  & ((\cpu|al_unit|ShiftLeft0~81_combout ) # ((\cpu|al_unit|ShiftLeft0~80_combout )))) # (!\cpu|alu_a|y[2]~3_combout  & (((\cpu|al_unit|ShiftLeft0~129_combout ))))

	.dataa(\cpu|alu_a|y[2]~3_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~81_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~80_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~129_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~97_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~97 .lut_mask = 16'hFDA8;
defparam \cpu|al_unit|ShiftLeft0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y57_N16
cycloneiv_lcell_comb \cpu|al_unit|Add0~89 (
// Equation(s):
// \cpu|al_unit|Add0~89_combout  = \cpu|cu|aluc[2]~3_combout  $ (((\cpu|al_unit|ShiftRight0~6_combout ) # ((!\cpu|cu|aluimm~2_combout  & \cpu|rf|qb[22]~712_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~6_combout ),
	.datab(\cpu|cu|aluimm~2_combout ),
	.datac(\cpu|cu|aluc[2]~3_combout ),
	.datad(\cpu|rf|qb[22]~712_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~89_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~89 .lut_mask = 16'h4B5A;
defparam \cpu|al_unit|Add0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y55_N16
cycloneiv_lcell_comb \cpu|al_unit|s~33 (
// Equation(s):
// \cpu|al_unit|s~33_combout  = \cpu|alu_a|y[22]~23_combout  $ (((\cpu|al_unit|ShiftRight0~6_combout ) # ((!\cpu|cu|aluimm~2_combout  & \cpu|rf|qb[22]~712_combout ))))

	.dataa(\cpu|cu|aluimm~2_combout ),
	.datab(\cpu|alu_a|y[22]~23_combout ),
	.datac(\cpu|al_unit|ShiftRight0~6_combout ),
	.datad(\cpu|rf|qb[22]~712_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~33 .lut_mask = 16'h393C;
defparam \cpu|al_unit|s~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y55_N26
cycloneiv_lcell_comb \cpu|al_unit|Mux9~3 (
// Equation(s):
// \cpu|al_unit|Mux9~3_combout  = (\cpu|al_unit|Mux29~5_combout  & (((\cpu|alu_b|y[6]~7_combout ) # (!\cpu|al_unit|Mux2~0_combout )))) # (!\cpu|al_unit|Mux29~5_combout  & (\cpu|al_unit|s~33_combout  & (\cpu|al_unit|Mux2~0_combout )))

	.dataa(\cpu|al_unit|Mux29~5_combout ),
	.datab(\cpu|al_unit|s~33_combout ),
	.datac(\cpu|al_unit|Mux2~0_combout ),
	.datad(\cpu|alu_b|y[6]~7_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux9~3 .lut_mask = 16'hEA4A;
defparam \cpu|al_unit|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y54_N14
cycloneiv_lcell_comb \cpu|alu_a|y[23]~24 (
// Equation(s):
// \cpu|alu_a|y[23]~24_combout  = (\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[23]~495_combout )

	.dataa(gnd),
	.datab(\cpu|alu_a|y[0]~0_combout ),
	.datac(gnd),
	.datad(\cpu|rf|qa[23]~495_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[23]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[23]~24 .lut_mask = 16'hCC00;
defparam \cpu|alu_a|y[23]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y56_N26
cycloneiv_lcell_comb \cpu|al_unit|Add0~95 (
// Equation(s):
// \cpu|al_unit|Add0~95_combout  = \cpu|cu|aluc[2]~3_combout  $ (((\cpu|al_unit|ShiftRight0~6_combout ) # ((\cpu|rf|qb[24]~713_combout  & !\cpu|cu|aluimm~2_combout ))))

	.dataa(\cpu|rf|qb[24]~713_combout ),
	.datab(\cpu|cu|aluc[2]~3_combout ),
	.datac(\cpu|al_unit|ShiftRight0~6_combout ),
	.datad(\cpu|cu|aluimm~2_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~95_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~95 .lut_mask = 16'h3C36;
defparam \cpu|al_unit|Add0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y54_N30
cycloneiv_lcell_comb \cpu|al_unit|s~37 (
// Equation(s):
// \cpu|al_unit|s~37_combout  = (\cpu|alu_a|y[24]~25_combout ) # ((\cpu|al_unit|ShiftRight0~6_combout ) # ((!\cpu|cu|aluimm~2_combout  & \cpu|rf|qb[24]~713_combout )))

	.dataa(\cpu|cu|aluimm~2_combout ),
	.datab(\cpu|alu_a|y[24]~25_combout ),
	.datac(\cpu|al_unit|ShiftRight0~6_combout ),
	.datad(\cpu|rf|qb[24]~713_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~37 .lut_mask = 16'hFDFC;
defparam \cpu|al_unit|s~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y56_N28
cycloneiv_lcell_comb \cpu|al_unit|Add0~98 (
// Equation(s):
// \cpu|al_unit|Add0~98_combout  = \cpu|cu|aluc[2]~3_combout  $ (((\cpu|al_unit|ShiftRight0~6_combout ) # ((\cpu|rf|qb[25]~714_combout  & !\cpu|cu|aluimm~2_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~6_combout ),
	.datab(\cpu|cu|aluc[2]~3_combout ),
	.datac(\cpu|rf|qb[25]~714_combout ),
	.datad(\cpu|cu|aluimm~2_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~98_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~98 .lut_mask = 16'h6636;
defparam \cpu|al_unit|Add0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y56_N26
cycloneiv_lcell_comb \cpu|al_unit|s~40 (
// Equation(s):
// \cpu|al_unit|s~40_combout  = (\cpu|al_unit|ShiftRight0~6_combout ) # ((\cpu|alu_a|y[25]~26_combout ) # ((!\cpu|cu|aluimm~2_combout  & \cpu|rf|qb[25]~714_combout )))

	.dataa(\cpu|cu|aluimm~2_combout ),
	.datab(\cpu|al_unit|ShiftRight0~6_combout ),
	.datac(\cpu|alu_a|y[25]~26_combout ),
	.datad(\cpu|rf|qb[25]~714_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~40 .lut_mask = 16'hFDFC;
defparam \cpu|al_unit|s~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y61_N20
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~118 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~118_combout  = (\cpu|alu_a|y[1]~4_combout  & ((\cpu|alu_a|y[0]~1_combout  & (\cpu|rf|qb[23]~566_combout )) # (!\cpu|alu_a|y[0]~1_combout  & ((\cpu|rf|qb[24]~486_combout )))))

	.dataa(\cpu|alu_a|y[0]~1_combout ),
	.datab(\cpu|alu_a|y[1]~4_combout ),
	.datac(\cpu|rf|qb[23]~566_combout ),
	.datad(\cpu|rf|qb[24]~486_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~118_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~118 .lut_mask = 16'hC480;
defparam \cpu|al_unit|ShiftLeft0~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y61_N30
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~119 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~119_combout  = (\cpu|alu_a|y[0]~1_combout  & (\cpu|rf|qb[25]~466_combout )) # (!\cpu|alu_a|y[0]~1_combout  & ((\cpu|rf|qb[26]~446_combout )))

	.dataa(\cpu|rf|qb[25]~466_combout ),
	.datab(gnd),
	.datac(\cpu|rf|qb[26]~446_combout ),
	.datad(\cpu|alu_a|y[0]~1_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~119_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~119 .lut_mask = 16'hAAF0;
defparam \cpu|al_unit|ShiftLeft0~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y61_N0
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~120 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~120_combout  = (\cpu|al_unit|ShiftLeft0~118_combout ) # ((\cpu|al_unit|ShiftLeft0~119_combout  & !\cpu|alu_a|y[1]~4_combout ))

	.dataa(\cpu|al_unit|ShiftLeft0~119_combout ),
	.datab(\cpu|alu_a|y[1]~4_combout ),
	.datac(gnd),
	.datad(\cpu|al_unit|ShiftLeft0~118_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~120_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~120 .lut_mask = 16'hFF22;
defparam \cpu|al_unit|ShiftLeft0~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y61_N14
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~121 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~121_combout  = (\cpu|al_unit|ShiftRight0~6_combout ) # ((\cpu|al_unit|ShiftLeft0~18_combout  & \cpu|al_unit|ShiftLeft0~120_combout ))

	.dataa(gnd),
	.datab(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datac(\cpu|al_unit|ShiftRight0~6_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~120_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~121_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~121 .lut_mask = 16'hFCF0;
defparam \cpu|al_unit|ShiftLeft0~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y61_N26
cycloneiv_lcell_comb \cpu|al_unit|Mux5~2 (
// Equation(s):
// \cpu|al_unit|Mux5~2_combout  = (\cpu|al_unit|Mux6~2_combout  & (((\cpu|al_unit|ShiftLeft0~104_combout )) # (!\cpu|al_unit|ShiftRight0~95_combout ))) # (!\cpu|al_unit|Mux6~2_combout  & (\cpu|al_unit|ShiftRight0~95_combout  & 
// ((\cpu|al_unit|ShiftLeft0~121_combout ))))

	.dataa(\cpu|al_unit|Mux6~2_combout ),
	.datab(\cpu|al_unit|ShiftRight0~95_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~104_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~121_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux5~2 .lut_mask = 16'hE6A2;
defparam \cpu|al_unit|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N12
cycloneiv_lcell_comb \cpu|al_unit|s~41 (
// Equation(s):
// \cpu|al_unit|s~41_combout  = \cpu|alu_a|y[26]~27_combout  $ (((\cpu|al_unit|ShiftRight0~6_combout ) # ((!\cpu|cu|aluimm~2_combout  & \cpu|rf|qb[26]~715_combout ))))

	.dataa(\cpu|alu_a|y[26]~27_combout ),
	.datab(\cpu|cu|aluimm~2_combout ),
	.datac(\cpu|al_unit|ShiftRight0~6_combout ),
	.datad(\cpu|rf|qb[26]~715_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~41 .lut_mask = 16'h595A;
defparam \cpu|al_unit|s~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y54_N12
cycloneiv_lcell_comb \cpu|al_unit|Mux5~4 (
// Equation(s):
// \cpu|al_unit|Mux5~4_combout  = (\cpu|cu|aluc[0]~5_combout  & (\cpu|cu|aluc[2]~3_combout )) # (!\cpu|cu|aluc[0]~5_combout  & ((\cpu|cu|aluc[2]~3_combout  & (\cpu|al_unit|s~41_combout )) # (!\cpu|cu|aluc[2]~3_combout  & ((\cpu|alu_b|y[10]~12_combout )))))

	.dataa(\cpu|cu|aluc[0]~5_combout ),
	.datab(\cpu|cu|aluc[2]~3_combout ),
	.datac(\cpu|al_unit|s~41_combout ),
	.datad(\cpu|alu_b|y[10]~12_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux5~4 .lut_mask = 16'hD9C8;
defparam \cpu|al_unit|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y56_N22
cycloneiv_lcell_comb \cpu|al_unit|Add0~101 (
// Equation(s):
// \cpu|al_unit|Add0~101_combout  = \cpu|cu|aluc[2]~3_combout  $ (((\cpu|al_unit|ShiftRight0~6_combout ) # ((\cpu|rf|qb[26]~715_combout  & !\cpu|cu|aluimm~2_combout ))))

	.dataa(\cpu|rf|qb[26]~715_combout ),
	.datab(\cpu|cu|aluc[2]~3_combout ),
	.datac(\cpu|al_unit|ShiftRight0~6_combout ),
	.datad(\cpu|cu|aluimm~2_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~101_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~101 .lut_mask = 16'h3C36;
defparam \cpu|al_unit|Add0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y54_N10
cycloneiv_lcell_comb \cpu|al_unit|Mux4~0 (
// Equation(s):
// \cpu|al_unit|Mux4~0_combout  = (\cpu|al_unit|ShiftLeft0~19_combout  & ((\cpu|al_unit|Add0~19_combout  & ((\cpu|al_unit|ShiftRight1~50_combout ))) # (!\cpu|al_unit|Add0~19_combout  & (\cpu|rf|qb[31]~85_combout )))) # (!\cpu|al_unit|ShiftLeft0~19_combout  & 
// (((\cpu|rf|qb[31]~85_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~19_combout ),
	.datab(\cpu|al_unit|Add0~19_combout ),
	.datac(\cpu|rf|qb[31]~85_combout ),
	.datad(\cpu|al_unit|ShiftRight1~50_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux4~0 .lut_mask = 16'hF870;
defparam \cpu|al_unit|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y54_N12
cycloneiv_lcell_comb \cpu|al_unit|Mux4~1 (
// Equation(s):
// \cpu|al_unit|Mux4~1_combout  = (\cpu|cu|aluc[3]~6_combout  & ((\cpu|al_unit|ShiftRight0~6_combout ) # ((\cpu|al_unit|ShiftLeft0~18_combout  & \cpu|al_unit|Mux4~0_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datab(\cpu|al_unit|ShiftRight0~6_combout ),
	.datac(\cpu|cu|aluc[3]~6_combout ),
	.datad(\cpu|al_unit|Mux4~0_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux4~1 .lut_mask = 16'hE0C0;
defparam \cpu|al_unit|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y54_N28
cycloneiv_lcell_comb \cpu|al_unit|s~45 (
// Equation(s):
// \cpu|al_unit|s~45_combout  = (\cpu|alu_a|y[27]~28_combout  & ((\cpu|al_unit|ShiftRight0~6_combout ) # ((!\cpu|cu|aluimm~2_combout  & \cpu|rf|qb[27]~716_combout ))))

	.dataa(\cpu|cu|aluimm~2_combout ),
	.datab(\cpu|al_unit|ShiftRight0~6_combout ),
	.datac(\cpu|rf|qb[27]~716_combout ),
	.datad(\cpu|alu_a|y[27]~28_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~45 .lut_mask = 16'hDC00;
defparam \cpu|al_unit|s~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y54_N26
cycloneiv_lcell_comb \cpu|al_unit|Mux4~8 (
// Equation(s):
// \cpu|al_unit|Mux4~8_combout  = (\cpu|al_unit|Mux29~1_combout  & ((\cpu|al_unit|Mux6~4_combout ) # ((\cpu|al_unit|s~45_combout )))) # (!\cpu|al_unit|Mux29~1_combout  & (!\cpu|al_unit|Mux6~4_combout  & (\cpu|al_unit|Add0~105_combout )))

	.dataa(\cpu|al_unit|Mux29~1_combout ),
	.datab(\cpu|al_unit|Mux6~4_combout ),
	.datac(\cpu|al_unit|Add0~105_combout ),
	.datad(\cpu|al_unit|s~45_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux4~8 .lut_mask = 16'hBA98;
defparam \cpu|al_unit|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y59_N12
cycloneiv_lcell_comb \cpu|al_unit|Mux3~0 (
// Equation(s):
// \cpu|al_unit|Mux3~0_combout  = (\cpu|alu_a|y[0]~1_combout  & (\cpu|rf|qb[27]~426_combout )) # (!\cpu|alu_a|y[0]~1_combout  & ((\cpu|rf|qb[28]~546_combout )))

	.dataa(gnd),
	.datab(\cpu|rf|qb[27]~426_combout ),
	.datac(\cpu|alu_a|y[0]~1_combout ),
	.datad(\cpu|rf|qb[28]~546_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux3~0 .lut_mask = 16'hCFC0;
defparam \cpu|al_unit|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y59_N10
cycloneiv_lcell_comb \cpu|al_unit|Mux3~1 (
// Equation(s):
// \cpu|al_unit|Mux3~1_combout  = (\cpu|al_unit|ShiftLeft0~19_combout  & ((\cpu|al_unit|Mux29~2_combout  & ((\cpu|al_unit|ShiftLeft0~119_combout ))) # (!\cpu|al_unit|Mux29~2_combout  & (\cpu|al_unit|Mux3~0_combout )))) # (!\cpu|al_unit|ShiftLeft0~19_combout  
// & (((\cpu|al_unit|Mux29~2_combout ))))

	.dataa(\cpu|al_unit|Mux3~0_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~19_combout ),
	.datac(\cpu|al_unit|Mux29~2_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~119_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux3~1 .lut_mask = 16'hF838;
defparam \cpu|al_unit|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y58_N16
cycloneiv_lcell_comb \cpu|al_unit|Add0~107 (
// Equation(s):
// \cpu|al_unit|Add0~107_combout  = \cpu|alu_b|y[28]~22_combout  $ (\cpu|cu|aluc[2]~3_combout )

	.dataa(\cpu|alu_b|y[28]~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cu|aluc[2]~3_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~107_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~107 .lut_mask = 16'h55AA;
defparam \cpu|al_unit|Add0~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y54_N12
cycloneiv_lcell_comb \cpu|alu_a|y[29]~30 (
// Equation(s):
// \cpu|alu_a|y[29]~30_combout  = (\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[29]~315_combout )

	.dataa(gnd),
	.datab(\cpu|alu_a|y[0]~0_combout ),
	.datac(gnd),
	.datad(\cpu|rf|qa[29]~315_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[29]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[29]~30 .lut_mask = 16'hCC00;
defparam \cpu|alu_a|y[29]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y61_N22
cycloneiv_lcell_comb \cpu|al_unit|Mux2~6 (
// Equation(s):
// \cpu|al_unit|Mux2~6_combout  = (\cpu|alu_a|y[0]~1_combout  & (\cpu|rf|qb[28]~546_combout )) # (!\cpu|alu_a|y[0]~1_combout  & ((\cpu|rf|qb[29]~526_combout )))

	.dataa(\cpu|rf|qb[28]~546_combout ),
	.datab(gnd),
	.datac(\cpu|rf|qb[29]~526_combout ),
	.datad(\cpu|alu_a|y[0]~1_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux2~6 .lut_mask = 16'hAAF0;
defparam \cpu|al_unit|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y61_N18
cycloneiv_lcell_comb \cpu|al_unit|Mux2~7 (
// Equation(s):
// \cpu|al_unit|Mux2~7_combout  = (\cpu|al_unit|Mux29~2_combout  & (((\cpu|al_unit|ShiftLeft0~123_combout ) # (!\cpu|al_unit|ShiftLeft0~19_combout )))) # (!\cpu|al_unit|Mux29~2_combout  & (\cpu|al_unit|Mux2~6_combout  & ((\cpu|al_unit|ShiftLeft0~19_combout 
// ))))

	.dataa(\cpu|al_unit|Mux2~6_combout ),
	.datab(\cpu|al_unit|Mux29~2_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~123_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~19_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux2~7 .lut_mask = 16'hE2CC;
defparam \cpu|al_unit|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y61_N12
cycloneiv_lcell_comb \cpu|al_unit|Mux2~8 (
// Equation(s):
// \cpu|al_unit|Mux2~8_combout  = (\cpu|al_unit|ShiftLeft0~19_combout  & ((\cpu|al_unit|ShiftRight0~6_combout ) # ((\cpu|al_unit|ShiftLeft0~18_combout  & \cpu|al_unit|Mux2~7_combout )))) # (!\cpu|al_unit|ShiftLeft0~19_combout  & 
// (((\cpu|al_unit|Mux2~7_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~19_combout ),
	.datab(\cpu|al_unit|ShiftRight0~6_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datad(\cpu|al_unit|Mux2~7_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux2~8 .lut_mask = 16'hFD88;
defparam \cpu|al_unit|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y59_N6
cycloneiv_lcell_comb \cpu|al_unit|Mux2~9 (
// Equation(s):
// \cpu|al_unit|Mux2~9_combout  = (\cpu|al_unit|ShiftLeft0~19_combout  & (\cpu|al_unit|Mux2~8_combout )) # (!\cpu|al_unit|ShiftLeft0~19_combout  & ((\cpu|al_unit|Mux2~8_combout  & (\cpu|al_unit|ShiftLeft0~99_combout )) # (!\cpu|al_unit|Mux2~8_combout  & 
// ((\cpu|al_unit|ShiftLeft0~117_combout )))))

	.dataa(\cpu|al_unit|ShiftLeft0~19_combout ),
	.datab(\cpu|al_unit|Mux2~8_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~99_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~117_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux2~9 .lut_mask = 16'hD9C8;
defparam \cpu|al_unit|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y56_N18
cycloneiv_lcell_comb \cpu|al_unit|s~48 (
// Equation(s):
// \cpu|al_unit|s~48_combout  = \cpu|alu_b|y[29]~23_combout  $ (((\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[29]~315_combout )))

	.dataa(gnd),
	.datab(\cpu|alu_a|y[0]~0_combout ),
	.datac(\cpu|rf|qa[29]~315_combout ),
	.datad(\cpu|alu_b|y[29]~23_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~48 .lut_mask = 16'h3FC0;
defparam \cpu|al_unit|s~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y56_N26
cycloneiv_lcell_comb \cpu|al_unit|Add0~115 (
// Equation(s):
// \cpu|al_unit|Add0~115_combout  = \cpu|cu|aluc[2]~3_combout  $ (((\cpu|al_unit|ShiftRight0~6_combout ) # ((!\cpu|cu|aluimm~2_combout  & \cpu|rf|qb[30]~717_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~6_combout ),
	.datab(\cpu|cu|aluc[2]~3_combout ),
	.datac(\cpu|cu|aluimm~2_combout ),
	.datad(\cpu|rf|qb[30]~717_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~115_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~115 .lut_mask = 16'h6366;
defparam \cpu|al_unit|Add0~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y61_N28
cycloneiv_lcell_comb \cpu|al_unit|Add0~118 (
// Equation(s):
// \cpu|al_unit|Add0~118_combout  = (\cpu|alu_a|y[1]~4_combout  & ((\cpu|alu_a|y[0]~1_combout  & (\cpu|rf|qb[27]~426_combout )) # (!\cpu|alu_a|y[0]~1_combout  & ((\cpu|rf|qb[28]~546_combout )))))

	.dataa(\cpu|alu_a|y[1]~4_combout ),
	.datab(\cpu|rf|qb[27]~426_combout ),
	.datac(\cpu|alu_a|y[0]~1_combout ),
	.datad(\cpu|rf|qb[28]~546_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~118_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~118 .lut_mask = 16'h8A80;
defparam \cpu|al_unit|Add0~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y61_N6
cycloneiv_lcell_comb \cpu|al_unit|Add0~119 (
// Equation(s):
// \cpu|al_unit|Add0~119_combout  = (!\cpu|alu_a|y[1]~4_combout  & ((\cpu|alu_a|y[0]~1_combout  & ((\cpu|rf|qb[29]~526_combout ))) # (!\cpu|alu_a|y[0]~1_combout  & (\cpu|rf|qb[30]~506_combout ))))

	.dataa(\cpu|rf|qb[30]~506_combout ),
	.datab(\cpu|alu_a|y[0]~1_combout ),
	.datac(\cpu|alu_a|y[1]~4_combout ),
	.datad(\cpu|rf|qb[29]~526_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~119_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~119 .lut_mask = 16'h0E02;
defparam \cpu|al_unit|Add0~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y61_N12
cycloneiv_lcell_comb \cpu|al_unit|Add0~120 (
// Equation(s):
// \cpu|al_unit|Add0~120_combout  = (\cpu|alu_a|y[2]~3_combout  & (((\cpu|al_unit|ShiftLeft0~120_combout )))) # (!\cpu|alu_a|y[2]~3_combout  & ((\cpu|al_unit|Add0~119_combout ) # ((\cpu|al_unit|Add0~118_combout ))))

	.dataa(\cpu|al_unit|Add0~119_combout ),
	.datab(\cpu|al_unit|Add0~118_combout ),
	.datac(\cpu|alu_a|y[2]~3_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~120_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~120_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~120 .lut_mask = 16'hFE0E;
defparam \cpu|al_unit|Add0~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y61_N18
cycloneiv_lcell_comb \cpu|al_unit|Add0~121 (
// Equation(s):
// \cpu|al_unit|Add0~121_combout  = (!\cpu|alu_a|y[3]~5_combout  & ((\cpu|al_unit|ShiftRight0~6_combout ) # ((\cpu|al_unit|Add0~120_combout  & \cpu|al_unit|ShiftLeft0~18_combout ))))

	.dataa(\cpu|al_unit|Add0~120_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datac(\cpu|al_unit|ShiftRight0~6_combout ),
	.datad(\cpu|alu_a|y[3]~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~121_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~121 .lut_mask = 16'h00F8;
defparam \cpu|al_unit|Add0~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y61_N2
cycloneiv_lcell_comb \cpu|al_unit|Add0~122 (
// Equation(s):
// \cpu|al_unit|Add0~122_combout  = (\cpu|cu|aluc[2]~3_combout  & ((\cpu|al_unit|Add0~121_combout ) # ((\cpu|alu_a|y[3]~5_combout  & \cpu|al_unit|ShiftLeft0~105_combout ))))

	.dataa(\cpu|cu|aluc[2]~3_combout ),
	.datab(\cpu|al_unit|Add0~121_combout ),
	.datac(\cpu|alu_a|y[3]~5_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~105_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~122_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~122 .lut_mask = 16'hA888;
defparam \cpu|al_unit|Add0~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y56_N30
cycloneiv_lcell_comb \cpu|al_unit|Add0~125 (
// Equation(s):
// \cpu|al_unit|Add0~125_combout  = (\cpu|cu|aluc[2]~3_combout  & ((\cpu|alu_a|y[31]~32_combout  $ (\cpu|alu_b|y[31]~0_combout )))) # (!\cpu|cu|aluc[2]~3_combout  & (\cpu|alu_b|y[15]~2_combout ))

	.dataa(\cpu|alu_b|y[15]~2_combout ),
	.datab(\cpu|alu_a|y[31]~32_combout ),
	.datac(\cpu|cu|aluc[2]~3_combout ),
	.datad(\cpu|alu_b|y[31]~0_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~125_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~125 .lut_mask = 16'h3ACA;
defparam \cpu|al_unit|Add0~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y59_N26
cycloneiv_lcell_comb \cpu|al_unit|Add0~131 (
// Equation(s):
// \cpu|al_unit|Add0~131_combout  = (\cpu|alu_a|y[1]~4_combout  & ((\cpu|alu_a|y[0]~1_combout  & ((\cpu|rf|qb[28]~546_combout ))) # (!\cpu|alu_a|y[0]~1_combout  & (\cpu|rf|qb[29]~526_combout ))))

	.dataa(\cpu|rf|qb[29]~526_combout ),
	.datab(\cpu|alu_a|y[1]~4_combout ),
	.datac(\cpu|alu_a|y[0]~1_combout ),
	.datad(\cpu|rf|qb[28]~546_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~131_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~131 .lut_mask = 16'hC808;
defparam \cpu|al_unit|Add0~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y58_N30
cycloneiv_lcell_comb \dmem|io_input_reg|io_imput_mux2x32|Equal0~0 (
// Equation(s):
// \dmem|io_input_reg|io_imput_mux2x32|Equal0~0_combout  = (\cpu|al_unit|Mux24~7_combout  & (((\cpu|al_unit|ShiftRight0~87_combout )) # (!\cpu|al_unit|Mux26~1_combout ))) # (!\cpu|al_unit|Mux24~7_combout  & (\cpu|al_unit|Mux26~1_combout  & 
// ((\cpu|al_unit|Mux24~6_combout ))))

	.dataa(\cpu|al_unit|Mux24~7_combout ),
	.datab(\cpu|al_unit|Mux26~1_combout ),
	.datac(\cpu|al_unit|ShiftRight0~87_combout ),
	.datad(\cpu|al_unit|Mux24~6_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_imput_mux2x32|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_imput_mux2x32|Equal0~0 .lut_mask = 16'hE6A2;
defparam \dmem|io_input_reg|io_imput_mux2x32|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y55_N3
dffeas \dmem|io_input_reg|in_reg0[6] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_input_reg|in_reg0[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg0[6] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg0[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y55_N23
dffeas \dmem|io_input_reg|in_reg1[21] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_input_reg|in_reg1[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg1[21] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg1[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y52_N7
dffeas \dmem|io_input_reg|in_reg1[23] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\in_port1[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg1[23] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg1[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y55_N27
dffeas \dmem|io_input_reg|in_reg1[24] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\in_port1[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg1[24] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg1[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y52_N11
dffeas \dmem|io_input_reg|in_reg1[26] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_input_reg|in_reg1[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg1[26] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg1[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y52_N31
dffeas \dmem|io_input_reg|in_reg1[30] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_input_reg|in_reg1[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg1[30] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg1[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N6
cycloneiv_lcell_comb \cpu|al_unit|Equal0~0 (
// Equation(s):
// \cpu|al_unit|Equal0~0_combout  = (!\cpu|al_unit|Mux30~9_combout  & (!\cpu|al_unit|Mux31~7_combout  & (!\cpu|al_unit|Mux15~3_combout  & !\cpu|al_unit|Mux16~8_combout )))

	.dataa(\cpu|al_unit|Mux30~9_combout ),
	.datab(\cpu|al_unit|Mux31~7_combout ),
	.datac(\cpu|al_unit|Mux15~3_combout ),
	.datad(\cpu|al_unit|Mux16~8_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Equal0~0 .lut_mask = 16'h0001;
defparam \cpu|al_unit|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N30
cycloneiv_lcell_comb \cpu|nextpc|Mux21~0 (
// Equation(s):
// \cpu|nextpc|Mux21~0_combout  = (\cpu|cu|pcsource[1]~4_combout  & ((\cpu|rf|qa[10]~704_combout ) # ((\cpu|cu|pcsource[0]~2_combout )))) # (!\cpu|cu|pcsource[1]~4_combout  & (((\cpu|pcplus4|p4[10]~16_combout  & !\cpu|cu|pcsource[0]~2_combout ))))

	.dataa(\cpu|cu|pcsource[1]~4_combout ),
	.datab(\cpu|rf|qa[10]~704_combout ),
	.datac(\cpu|pcplus4|p4[10]~16_combout ),
	.datad(\cpu|cu|pcsource[0]~2_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux21~0 .lut_mask = 16'hAAD8;
defparam \cpu|nextpc|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y60_N16
cycloneiv_lcell_comb \cpu|cu|wreg~0 (
// Equation(s):
// \cpu|cu|wreg~0_combout  = (\cpu|cu|i_lui~combout ) # ((\cpu|cu|comb~2_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [1]) # (!\imem|irom|altsyncram_component|auto_generated|q_a [0]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [1]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [0]),
	.datac(\cpu|cu|i_lui~combout ),
	.datad(\cpu|cu|comb~2_combout ),
	.cin(gnd),
	.combout(\cpu|cu|wreg~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|wreg~0 .lut_mask = 16'hFBF0;
defparam \cpu|cu|wreg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y57_N14
cycloneiv_lcell_comb \cpu|link|y[8]~8 (
// Equation(s):
// \cpu|link|y[8]~8_combout  = (\cpu|cu|jal~0_combout  & ((\cpu|pcplus4|p4[8]~12_combout ) # ((\cpu|link|y[5]~0_combout  & \cpu|al_unit|Mux23~9_combout )))) # (!\cpu|cu|jal~0_combout  & (((\cpu|link|y[5]~0_combout  & \cpu|al_unit|Mux23~9_combout ))))

	.dataa(\cpu|cu|jal~0_combout ),
	.datab(\cpu|pcplus4|p4[8]~12_combout ),
	.datac(\cpu|link|y[5]~0_combout ),
	.datad(\cpu|al_unit|Mux23~9_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[8]~8 .lut_mask = 16'hF888;
defparam \cpu|link|y[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y56_N30
cycloneiv_lcell_comb \cpu|link|y[12]~16 (
// Equation(s):
// \cpu|link|y[12]~16_combout  = (\cpu|link|y[5]~0_combout  & ((\cpu|al_unit|Mux19~8_combout ) # ((\cpu|cu|jal~0_combout  & \cpu|pcplus4|p4[12]~20_combout )))) # (!\cpu|link|y[5]~0_combout  & (\cpu|cu|jal~0_combout  & (\cpu|pcplus4|p4[12]~20_combout )))

	.dataa(\cpu|link|y[5]~0_combout ),
	.datab(\cpu|cu|jal~0_combout ),
	.datac(\cpu|pcplus4|p4[12]~20_combout ),
	.datad(\cpu|al_unit|Mux19~8_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[12]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[12]~16 .lut_mask = 16'hEAC0;
defparam \cpu|link|y[12]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N12
cycloneiv_lcell_comb \cpu|link|y[20]~38 (
// Equation(s):
// \cpu|link|y[20]~38_combout  = (\cpu|cu|jal~0_combout  & ((\cpu|pcplus4|p4[20]~36_combout ) # ((\cpu|link|y[5]~0_combout  & \cpu|al_unit|Mux11~8_combout )))) # (!\cpu|cu|jal~0_combout  & (\cpu|link|y[5]~0_combout  & ((\cpu|al_unit|Mux11~8_combout ))))

	.dataa(\cpu|cu|jal~0_combout ),
	.datab(\cpu|link|y[5]~0_combout ),
	.datac(\cpu|pcplus4|p4[20]~36_combout ),
	.datad(\cpu|al_unit|Mux11~8_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[20]~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[20]~38 .lut_mask = 16'hECA0;
defparam \cpu|link|y[20]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y55_N6
cycloneiv_lcell_comb \cpu|link|y[24]~46 (
// Equation(s):
// \cpu|link|y[24]~46_combout  = (\cpu|pcplus4|p4[24]~44_combout  & ((\cpu|cu|jal~0_combout ) # ((\cpu|al_unit|Mux7~10_combout  & \cpu|link|y[5]~0_combout )))) # (!\cpu|pcplus4|p4[24]~44_combout  & (((\cpu|al_unit|Mux7~10_combout  & \cpu|link|y[5]~0_combout 
// ))))

	.dataa(\cpu|pcplus4|p4[24]~44_combout ),
	.datab(\cpu|cu|jal~0_combout ),
	.datac(\cpu|al_unit|Mux7~10_combout ),
	.datad(\cpu|link|y[5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[24]~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[24]~46 .lut_mask = 16'hF888;
defparam \cpu|link|y[24]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N8
cycloneiv_lcell_comb \cpu|link|y[0]~56 (
// Equation(s):
// \cpu|link|y[0]~56_combout  = (\cpu|cu|jal~0_combout  & ((\cpu|ip|q [0]) # ((\cpu|link|y[5]~0_combout  & \cpu|al_unit|Mux31~7_combout )))) # (!\cpu|cu|jal~0_combout  & (((\cpu|link|y[5]~0_combout  & \cpu|al_unit|Mux31~7_combout ))))

	.dataa(\cpu|cu|jal~0_combout ),
	.datab(\cpu|ip|q [0]),
	.datac(\cpu|link|y[5]~0_combout ),
	.datad(\cpu|al_unit|Mux31~7_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[0]~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[0]~56 .lut_mask = 16'hF888;
defparam \cpu|link|y[0]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y57_N26
cycloneiv_lcell_comb \cpu|link|y[4]~58 (
// Equation(s):
// \cpu|link|y[4]~58_combout  = (\cpu|pcplus4|p4[4]~4_combout  & ((\cpu|cu|jal~0_combout ) # ((\cpu|link|y[5]~0_combout  & \cpu|al_unit|Mux27~9_combout )))) # (!\cpu|pcplus4|p4[4]~4_combout  & (((\cpu|link|y[5]~0_combout  & \cpu|al_unit|Mux27~9_combout ))))

	.dataa(\cpu|pcplus4|p4[4]~4_combout ),
	.datab(\cpu|cu|jal~0_combout ),
	.datac(\cpu|link|y[5]~0_combout ),
	.datad(\cpu|al_unit|Mux27~9_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[4]~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[4]~58 .lut_mask = 16'hF888;
defparam \cpu|link|y[4]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y57_N2
cycloneiv_lcell_comb \cpu|al_unit|Add0~138 (
// Equation(s):
// \cpu|al_unit|Add0~138_combout  = (\cpu|cu|aluimm~2_combout  & (!\imem|irom|altsyncram_component|auto_generated|q_a [5])) # (!\cpu|cu|aluimm~2_combout  & (((\cpu|rf|Equal1~0_combout  & !\imem|irom|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [5]),
	.datab(\cpu|rf|Equal1~0_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datad(\cpu|cu|aluimm~2_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~138_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~138 .lut_mask = 16'h550C;
defparam \cpu|al_unit|Add0~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y61_N8
cycloneiv_lcell_comb \cpu|al_unit|Mux24~9 (
// Equation(s):
// \cpu|al_unit|Mux24~9_combout  = (\cpu|al_unit|Mux29~1_combout  & (\cpu|alu_b|y[7]~6_combout  & (\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[7]~115_combout ))) # (!\cpu|al_unit|Mux29~1_combout  & (\cpu|alu_b|y[7]~6_combout  $ (((\cpu|alu_a|y[0]~0_combout  & 
// \cpu|rf|qa[7]~115_combout )))))

	.dataa(\cpu|al_unit|Mux29~1_combout ),
	.datab(\cpu|alu_b|y[7]~6_combout ),
	.datac(\cpu|alu_a|y[0]~0_combout ),
	.datad(\cpu|rf|qa[7]~115_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux24~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux24~9 .lut_mask = 16'h9444;
defparam \cpu|al_unit|Mux24~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y62_N10
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~78 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~78_combout  = (\cpu|al_unit|ShiftLeft0~18_combout  & ((\cpu|alu_a|y[3]~5_combout  & ((\cpu|rf|qb[31]~85_combout ))) # (!\cpu|alu_a|y[3]~5_combout  & (\cpu|al_unit|ShiftRight0~21_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~21_combout ),
	.datab(\cpu|rf|qb[31]~85_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datad(\cpu|alu_a|y[3]~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~78_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~78 .lut_mask = 16'hC0A0;
defparam \cpu|al_unit|ShiftRight1~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y56_N10
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~125 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~125_combout  = (\cpu|alu_a|y[3]~5_combout  & (\cpu|al_unit|ShiftLeft0~43_combout )) # (!\cpu|alu_a|y[3]~5_combout  & (((\cpu|al_unit|ShiftLeft0~42_combout  & !\cpu|alu_a|y[2]~3_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~43_combout ),
	.datab(\cpu|alu_a|y[3]~5_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~42_combout ),
	.datad(\cpu|alu_a|y[2]~3_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~125_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~125 .lut_mask = 16'h88B8;
defparam \cpu|al_unit|ShiftLeft0~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y55_N10
cycloneiv_lcell_comb \cpu|al_unit|s~51 (
// Equation(s):
// \cpu|al_unit|s~51_combout  = \cpu|alu_b|y[13]~3_combout  $ (((\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[13]~235_combout )))

	.dataa(gnd),
	.datab(\cpu|alu_a|y[0]~0_combout ),
	.datac(\cpu|alu_b|y[13]~3_combout ),
	.datad(\cpu|rf|qa[13]~235_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~51 .lut_mask = 16'h3CF0;
defparam \cpu|al_unit|s~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y55_N26
cycloneiv_lcell_comb \cpu|al_unit|s~52 (
// Equation(s):
// \cpu|al_unit|s~52_combout  = \cpu|alu_b|y[17]~18_combout  $ (((\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[17]~375_combout )))

	.dataa(gnd),
	.datab(\cpu|alu_a|y[0]~0_combout ),
	.datac(\cpu|rf|qa[17]~375_combout ),
	.datad(\cpu|alu_b|y[17]~18_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~52 .lut_mask = 16'h3FC0;
defparam \cpu|al_unit|s~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y56_N28
cycloneiv_lcell_comb \cpu|rf|qa[3]~697 (
// Equation(s):
// \cpu|rf|qa[3]~697_combout  = (\cpu|rf|qa[3]~695_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [25]) # (!\cpu|rf|Equal0~0_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.datab(\cpu|rf|qa[3]~695_combout ),
	.datac(gnd),
	.datad(\cpu|rf|Equal0~0_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[3]~697_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[3]~697 .lut_mask = 16'h88CC;
defparam \cpu|rf|qa[3]~697 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y57_N30
cycloneiv_lcell_comb \cpu|rf|qa[10]~704 (
// Equation(s):
// \cpu|rf|qa[10]~704_combout  = (\cpu|rf|qa[10]~175_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [25]) # (!\cpu|rf|Equal0~0_combout )))

	.dataa(\cpu|rf|Equal0~0_combout ),
	.datab(gnd),
	.datac(\cpu|rf|qa[10]~175_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\cpu|rf|qa[10]~704_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[10]~704 .lut_mask = 16'hF050;
defparam \cpu|rf|qa[10]~704 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y57_N24
cycloneiv_lcell_comb \cpu|rf|qa[15]~709 (
// Equation(s):
// \cpu|rf|qa[15]~709_combout  = (\cpu|rf|qa[15]~275_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [25]) # (!\cpu|rf|Equal0~0_combout )))

	.dataa(gnd),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.datac(\cpu|rf|qa[15]~275_combout ),
	.datad(\cpu|rf|Equal0~0_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[15]~709_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[15]~709 .lut_mask = 16'hC0F0;
defparam \cpu|rf|qa[15]~709 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y55_N30
cycloneiv_lcell_comb \cpu|rf|qa[18]~712 (
// Equation(s):
// \cpu|rf|qa[18]~712_combout  = (\cpu|rf|qa[18]~395_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [25]) # (!\cpu|rf|Equal0~0_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.datab(\cpu|rf|Equal0~0_combout ),
	.datac(\cpu|rf|qa[18]~395_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|qa[18]~712_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[18]~712 .lut_mask = 16'hB0B0;
defparam \cpu|rf|qa[18]~712 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y57_N14
cycloneiv_lcell_comb \cpu|rf|qa[22]~716 (
// Equation(s):
// \cpu|rf|qa[22]~716_combout  = (\cpu|rf|qa[22]~475_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [25]) # (!\cpu|rf|Equal0~0_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.datab(\cpu|rf|Equal0~0_combout ),
	.datac(gnd),
	.datad(\cpu|rf|qa[22]~475_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[22]~716_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[22]~716 .lut_mask = 16'hBB00;
defparam \cpu|rf|qa[22]~716 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y53_N10
cycloneiv_lcell_comb \cpu|rf|qa[25]~719 (
// Equation(s):
// \cpu|rf|qa[25]~719_combout  = (\cpu|rf|qa[25]~535_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [25]) # (!\cpu|rf|Equal0~0_combout )))

	.dataa(gnd),
	.datab(\cpu|rf|Equal0~0_combout ),
	.datac(\cpu|rf|qa[25]~535_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\cpu|rf|qa[25]~719_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[25]~719 .lut_mask = 16'hF030;
defparam \cpu|rf|qa[25]~719 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y62_N12
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~126 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~126_combout  = (\cpu|al_unit|ShiftLeft0~18_combout  & ((\cpu|alu_a|y[1]~4_combout  & ((\cpu|rf|qb[19]~686_combout ))) # (!\cpu|alu_a|y[1]~4_combout  & (\cpu|rf|qb[21]~606_combout ))))

	.dataa(\cpu|rf|qb[21]~606_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datac(\cpu|alu_a|y[1]~4_combout ),
	.datad(\cpu|rf|qb[19]~686_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~126_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~126 .lut_mask = 16'hC808;
defparam \cpu|al_unit|ShiftLeft0~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y57_N6
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~128 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~128_combout  = (\cpu|al_unit|ShiftLeft0~18_combout  & ((\cpu|alu_a|y[1]~4_combout  & ((\cpu|rf|qb[18]~706_combout ))) # (!\cpu|alu_a|y[1]~4_combout  & (\cpu|rf|qb[20]~626_combout ))))

	.dataa(\cpu|rf|qb[20]~626_combout ),
	.datab(\cpu|alu_a|y[1]~4_combout ),
	.datac(\cpu|rf|qb[18]~706_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~18_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~128_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~128 .lut_mask = 16'hE200;
defparam \cpu|al_unit|ShiftLeft0~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X99_Y0_N15
cycloneiv_io_ibuf \in_port0[6]~input (
	.i(in_port0[6]),
	.ibar(gnd),
	.o(\in_port0[6]~input_o ));
// synopsys translate_off
defparam \in_port0[6]~input .bus_hold = "false";
defparam \in_port0[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y15_N1
cycloneiv_io_ibuf \in_port1[21]~input (
	.i(in_port1[21]),
	.ibar(gnd),
	.o(\in_port1[21]~input_o ));
// synopsys translate_off
defparam \in_port1[21]~input .bus_hold = "false";
defparam \in_port1[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X108_Y0_N1
cycloneiv_io_ibuf \in_port1[23]~input (
	.i(in_port1[23]),
	.ibar(gnd),
	.o(\in_port1[23]~input_o ));
// synopsys translate_off
defparam \in_port1[23]~input .bus_hold = "false";
defparam \in_port1[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y7_N8
cycloneiv_io_ibuf \in_port1[24]~input (
	.i(in_port1[24]),
	.ibar(gnd),
	.o(\in_port1[24]~input_o ));
// synopsys translate_off
defparam \in_port1[24]~input .bus_hold = "false";
defparam \in_port1[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y29_N8
cycloneiv_io_ibuf \in_port1[26]~input (
	.i(in_port1[26]),
	.ibar(gnd),
	.o(\in_port1[26]~input_o ));
// synopsys translate_off
defparam \in_port1[26]~input .bus_hold = "false";
defparam \in_port1[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y18_N1
cycloneiv_io_ibuf \in_port1[30]~input (
	.i(in_port1[30]),
	.ibar(gnd),
	.o(\in_port1[30]~input_o ));
// synopsys translate_off
defparam \in_port1[30]~input .bus_hold = "false";
defparam \in_port1[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X82_Y57_N26
cycloneiv_lcell_comb \cpu|rf|register[5][5]~feeder (
// Equation(s):
// \cpu|rf|register[5][5]~feeder_combout  = \cpu|link|y[5]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[5]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[5][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[5][5]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[5][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y57_N8
cycloneiv_lcell_comb \cpu|rf|register[4][6]~feeder (
// Equation(s):
// \cpu|rf|register[4][6]~feeder_combout  = \cpu|link|y[6]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[6]~5_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[4][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[4][6]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[4][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y58_N8
cycloneiv_lcell_comb \cpu|rf|register[2][6]~feeder (
// Equation(s):
// \cpu|rf|register[2][6]~feeder_combout  = \cpu|link|y[6]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[6]~5_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[2][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[2][6]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[2][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y57_N6
cycloneiv_lcell_comb \cpu|rf|register[6][7]~feeder (
// Equation(s):
// \cpu|rf|register[6][7]~feeder_combout  = \cpu|link|y[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[7]~7_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[6][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[6][7]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[6][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y62_N24
cycloneiv_lcell_comb \cpu|rf|register[26][8]~feeder (
// Equation(s):
// \cpu|rf|register[26][8]~feeder_combout  = \cpu|link|y[8]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[8]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[26][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[26][8]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[26][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y56_N2
cycloneiv_lcell_comb \cpu|rf|register[1][8]~feeder (
// Equation(s):
// \cpu|rf|register[1][8]~feeder_combout  = \cpu|link|y[8]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[8]~9_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[1][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[1][8]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[1][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y59_N8
cycloneiv_lcell_comb \cpu|rf|register[2][10]~feeder (
// Equation(s):
// \cpu|rf|register[2][10]~feeder_combout  = \cpu|link|y[10]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[10]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[2][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[2][10]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[2][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y56_N6
cycloneiv_lcell_comb \cpu|rf|register[5][10]~feeder (
// Equation(s):
// \cpu|rf|register[5][10]~feeder_combout  = \cpu|link|y[10]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[10]~13_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[5][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[5][10]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[5][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y60_N10
cycloneiv_lcell_comb \cpu|rf|register[12][11]~feeder (
// Equation(s):
// \cpu|rf|register[12][11]~feeder_combout  = \cpu|link|y[11]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[11]~15_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[12][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[12][11]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[12][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y60_N28
cycloneiv_lcell_comb \cpu|rf|register[14][11]~feeder (
// Equation(s):
// \cpu|rf|register[14][11]~feeder_combout  = \cpu|link|y[11]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[11]~15_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[14][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[14][11]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[14][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y63_N2
cycloneiv_lcell_comb \cpu|rf|register[23][11]~feeder (
// Equation(s):
// \cpu|rf|register[23][11]~feeder_combout  = \cpu|link|y[11]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[11]~15_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[23][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[23][11]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[23][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y57_N12
cycloneiv_lcell_comb \cpu|rf|register[6][11]~feeder (
// Equation(s):
// \cpu|rf|register[6][11]~feeder_combout  = \cpu|link|y[11]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[11]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[6][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[6][11]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[6][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y64_N20
cycloneiv_lcell_comb \cpu|rf|register[20][13]~feeder (
// Equation(s):
// \cpu|rf|register[20][13]~feeder_combout  = \cpu|link|y[13]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[13]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[20][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[20][13]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[20][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y56_N18
cycloneiv_lcell_comb \cpu|rf|register[29][13]~feeder (
// Equation(s):
// \cpu|rf|register[29][13]~feeder_combout  = \cpu|link|y[13]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[13]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[29][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[29][13]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[29][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y62_N16
cycloneiv_lcell_comb \cpu|rf|register[30][14]~feeder (
// Equation(s):
// \cpu|rf|register[30][14]~feeder_combout  = \cpu|link|y[14]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[14]~21_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[30][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[30][14]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[30][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y57_N4
cycloneiv_lcell_comb \cpu|rf|register[13][14]~feeder (
// Equation(s):
// \cpu|rf|register[13][14]~feeder_combout  = \cpu|link|y[14]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[14]~21_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[13][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[13][14]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[13][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y62_N16
cycloneiv_lcell_comb \cpu|rf|register[18][14]~feeder (
// Equation(s):
// \cpu|rf|register[18][14]~feeder_combout  = \cpu|link|y[14]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[14]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[18][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[18][14]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[18][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y60_N24
cycloneiv_lcell_comb \cpu|rf|register[18][15]~feeder (
// Equation(s):
// \cpu|rf|register[18][15]~feeder_combout  = \cpu|link|y[15]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[15]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[18][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[18][15]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[18][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y57_N20
cycloneiv_lcell_comb \cpu|rf|register[8][15]~feeder (
// Equation(s):
// \cpu|rf|register[8][15]~feeder_combout  = \cpu|link|y[15]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[15]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[8][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[8][15]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[8][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y61_N20
cycloneiv_lcell_comb \cpu|rf|register[17][15]~feeder (
// Equation(s):
// \cpu|rf|register[17][15]~feeder_combout  = \cpu|link|y[15]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[15]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[17][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[17][15]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[17][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y59_N4
cycloneiv_lcell_comb \cpu|rf|register[2][16]~feeder (
// Equation(s):
// \cpu|rf|register[2][16]~feeder_combout  = \cpu|link|y[16]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[16]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[2][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[2][16]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[2][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y59_N6
cycloneiv_lcell_comb \cpu|rf|register[3][16]~feeder (
// Equation(s):
// \cpu|rf|register[3][16]~feeder_combout  = \cpu|link|y[16]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[16]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[3][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[3][16]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[3][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y56_N16
cycloneiv_lcell_comb \cpu|rf|register[9][16]~feeder (
// Equation(s):
// \cpu|rf|register[9][16]~feeder_combout  = \cpu|link|y[16]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[16]~25_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[9][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[9][16]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[9][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y63_N20
cycloneiv_lcell_comb \cpu|rf|register[10][16]~feeder (
// Equation(s):
// \cpu|rf|register[10][16]~feeder_combout  = \cpu|link|y[16]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[16]~25_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[10][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[10][16]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[10][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y56_N28
cycloneiv_lcell_comb \cpu|rf|register[9][30]~feeder (
// Equation(s):
// \cpu|rf|register[9][30]~feeder_combout  = \cpu|link|y[30]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[30]~29_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[9][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[9][30]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[9][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y62_N16
cycloneiv_lcell_comb \cpu|rf|register[26][30]~feeder (
// Equation(s):
// \cpu|rf|register[26][30]~feeder_combout  = \cpu|link|y[30]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[30]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[26][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[26][30]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[26][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y62_N6
cycloneiv_lcell_comb \cpu|rf|register[15][30]~feeder (
// Equation(s):
// \cpu|rf|register[15][30]~feeder_combout  = \cpu|link|y[30]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[30]~29_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[15][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[15][30]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[15][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y58_N0
cycloneiv_lcell_comb \cpu|rf|register[2][30]~feeder (
// Equation(s):
// \cpu|rf|register[2][30]~feeder_combout  = \cpu|link|y[30]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[30]~29_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[2][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[2][30]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[2][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y58_N18
cycloneiv_lcell_comb \cpu|rf|register[12][31]~feeder (
// Equation(s):
// \cpu|rf|register[12][31]~feeder_combout  = \cpu|link|y[31]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[31]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[12][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[12][31]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[12][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y63_N12
cycloneiv_lcell_comb \cpu|rf|register[8][31]~feeder (
// Equation(s):
// \cpu|rf|register[8][31]~feeder_combout  = \cpu|link|y[31]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[31]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[8][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[8][31]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[8][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y64_N24
cycloneiv_lcell_comb \cpu|rf|register[10][31]~feeder (
// Equation(s):
// \cpu|rf|register[10][31]~feeder_combout  = \cpu|link|y[31]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[31]~31_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[10][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[10][31]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[10][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y63_N22
cycloneiv_lcell_comb \cpu|rf|register[13][17]~feeder (
// Equation(s):
// \cpu|rf|register[13][17]~feeder_combout  = \cpu|link|y[17]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[17]~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[13][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[13][17]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[13][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y58_N12
cycloneiv_lcell_comb \cpu|rf|register[14][17]~feeder (
// Equation(s):
// \cpu|rf|register[14][17]~feeder_combout  = \cpu|link|y[17]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[17]~33_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[14][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[14][17]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[14][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y57_N30
cycloneiv_lcell_comb \cpu|rf|register[6][18]~feeder (
// Equation(s):
// \cpu|rf|register[6][18]~feeder_combout  = \cpu|link|y[18]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[18]~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[6][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[6][18]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[6][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y63_N26
cycloneiv_lcell_comb \cpu|rf|register[2][18]~feeder (
// Equation(s):
// \cpu|rf|register[2][18]~feeder_combout  = \cpu|link|y[18]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[18]~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[2][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[2][18]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[2][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y56_N26
cycloneiv_lcell_comb \cpu|rf|register[24][18]~feeder (
// Equation(s):
// \cpu|rf|register[24][18]~feeder_combout  = \cpu|link|y[18]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[18]~35_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[24][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[24][18]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[24][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y59_N4
cycloneiv_lcell_comb \cpu|rf|register[4][18]~feeder (
// Equation(s):
// \cpu|rf|register[4][18]~feeder_combout  = \cpu|link|y[18]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[18]~35_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[4][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[4][18]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[4][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y55_N24
cycloneiv_lcell_comb \cpu|rf|register[22][19]~feeder (
// Equation(s):
// \cpu|rf|register[22][19]~feeder_combout  = \cpu|link|y[19]~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[19]~37_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[22][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[22][19]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[22][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y59_N10
cycloneiv_lcell_comb \cpu|rf|register[4][20]~feeder (
// Equation(s):
// \cpu|rf|register[4][20]~feeder_combout  = \cpu|link|y[20]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[20]~39_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[4][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[4][20]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[4][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y59_N16
cycloneiv_lcell_comb \cpu|rf|register[7][20]~feeder (
// Equation(s):
// \cpu|rf|register[7][20]~feeder_combout  = \cpu|link|y[20]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[20]~39_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[7][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[7][20]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[7][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y59_N24
cycloneiv_lcell_comb \cpu|rf|register[1][21]~feeder (
// Equation(s):
// \cpu|rf|register[1][21]~feeder_combout  = \cpu|link|y[21]~41_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[21]~41_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[1][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[1][21]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[1][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y61_N8
cycloneiv_lcell_comb \cpu|rf|register[2][21]~feeder (
// Equation(s):
// \cpu|rf|register[2][21]~feeder_combout  = \cpu|link|y[21]~41_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[21]~41_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[2][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[2][21]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[2][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y61_N14
cycloneiv_lcell_comb \cpu|rf|register[15][21]~feeder (
// Equation(s):
// \cpu|rf|register[15][21]~feeder_combout  = \cpu|link|y[21]~41_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[21]~41_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[15][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[15][21]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[15][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y59_N26
cycloneiv_lcell_comb \cpu|rf|register[4][22]~feeder (
// Equation(s):
// \cpu|rf|register[4][22]~feeder_combout  = \cpu|link|y[22]~43_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[22]~43_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[4][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[4][22]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[4][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N4
cycloneiv_lcell_comb \cpu|rf|register[1][22]~feeder (
// Equation(s):
// \cpu|rf|register[1][22]~feeder_combout  = \cpu|link|y[22]~43_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[22]~43_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[1][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[1][22]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[1][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y64_N30
cycloneiv_lcell_comb \cpu|rf|register[23][23]~feeder (
// Equation(s):
// \cpu|rf|register[23][23]~feeder_combout  = \cpu|link|y[23]~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[23]~45_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[23][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[23][23]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[23][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y54_N14
cycloneiv_lcell_comb \cpu|rf|register[15][23]~feeder (
// Equation(s):
// \cpu|rf|register[15][23]~feeder_combout  = \cpu|link|y[23]~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[23]~45_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[15][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[15][23]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[15][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y64_N4
cycloneiv_lcell_comb \cpu|rf|register[21][23]~feeder (
// Equation(s):
// \cpu|rf|register[21][23]~feeder_combout  = \cpu|link|y[23]~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[23]~45_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[21][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[21][23]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[21][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y63_N26
cycloneiv_lcell_comb \cpu|rf|register[20][23]~feeder (
// Equation(s):
// \cpu|rf|register[20][23]~feeder_combout  = \cpu|link|y[23]~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[23]~45_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[20][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[20][23]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[20][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y63_N22
cycloneiv_lcell_comb \cpu|rf|register[2][24]~feeder (
// Equation(s):
// \cpu|rf|register[2][24]~feeder_combout  = \cpu|link|y[24]~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[24]~47_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[2][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[2][24]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[2][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y57_N6
cycloneiv_lcell_comb \cpu|rf|register[12][25]~feeder (
// Equation(s):
// \cpu|rf|register[12][25]~feeder_combout  = \cpu|link|y[25]~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[25]~49_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[12][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[12][25]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[12][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y64_N6
cycloneiv_lcell_comb \cpu|rf|register[23][25]~feeder (
// Equation(s):
// \cpu|rf|register[23][25]~feeder_combout  = \cpu|link|y[25]~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[25]~49_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[23][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[23][25]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[23][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y62_N10
cycloneiv_lcell_comb \cpu|rf|register[1][25]~feeder (
// Equation(s):
// \cpu|rf|register[1][25]~feeder_combout  = \cpu|link|y[25]~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[25]~49_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[1][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[1][25]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[1][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y64_N30
cycloneiv_lcell_comb \cpu|rf|register[25][25]~feeder (
// Equation(s):
// \cpu|rf|register[25][25]~feeder_combout  = \cpu|link|y[25]~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[25]~49_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[25][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[25][25]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[25][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y61_N6
cycloneiv_lcell_comb \cpu|rf|register[6][25]~feeder (
// Equation(s):
// \cpu|rf|register[6][25]~feeder_combout  = \cpu|link|y[25]~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[25]~49_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[6][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[6][25]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[6][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y55_N14
cycloneiv_lcell_comb \cpu|rf|register[26][26]~feeder (
// Equation(s):
// \cpu|rf|register[26][26]~feeder_combout  = \cpu|link|y[26]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[26]~51_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[26][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[26][26]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[26][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y54_N8
cycloneiv_lcell_comb \cpu|rf|register[14][26]~feeder (
// Equation(s):
// \cpu|rf|register[14][26]~feeder_combout  = \cpu|link|y[26]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[26]~51_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[14][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[14][26]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[14][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y54_N26
cycloneiv_lcell_comb \cpu|rf|register[12][26]~feeder (
// Equation(s):
// \cpu|rf|register[12][26]~feeder_combout  = \cpu|link|y[26]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[26]~51_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[12][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[12][26]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[12][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y55_N16
cycloneiv_lcell_comb \cpu|rf|register[22][27]~feeder (
// Equation(s):
// \cpu|rf|register[22][27]~feeder_combout  = \cpu|link|y[27]~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[27]~53_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[22][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[22][27]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[22][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y62_N2
cycloneiv_lcell_comb \cpu|rf|register[6][27]~feeder (
// Equation(s):
// \cpu|rf|register[6][27]~feeder_combout  = \cpu|link|y[27]~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[27]~53_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[6][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[6][27]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[6][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y64_N30
cycloneiv_lcell_comb \cpu|rf|register[21][27]~feeder (
// Equation(s):
// \cpu|rf|register[21][27]~feeder_combout  = \cpu|link|y[27]~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[27]~53_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[21][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[21][27]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[21][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y58_N6
cycloneiv_lcell_comb \cpu|rf|register[20][27]~feeder (
// Equation(s):
// \cpu|rf|register[20][27]~feeder_combout  = \cpu|link|y[27]~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[27]~53_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[20][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[20][27]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[20][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y64_N10
cycloneiv_lcell_comb \cpu|rf|register[23][27]~feeder (
// Equation(s):
// \cpu|rf|register[23][27]~feeder_combout  = \cpu|link|y[27]~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[27]~53_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[23][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[23][27]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[23][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y56_N2
cycloneiv_lcell_comb \cpu|rf|register[5][28]~feeder (
// Equation(s):
// \cpu|rf|register[5][28]~feeder_combout  = \cpu|link|y[28]~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[28]~55_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[5][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[5][28]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[5][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y62_N24
cycloneiv_lcell_comb \cpu|rf|register[18][28]~feeder (
// Equation(s):
// \cpu|rf|register[18][28]~feeder_combout  = \cpu|link|y[28]~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[28]~55_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[18][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[18][28]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[18][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y62_N6
cycloneiv_lcell_comb \cpu|rf|register[30][28]~feeder (
// Equation(s):
// \cpu|rf|register[30][28]~feeder_combout  = \cpu|link|y[28]~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[28]~55_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[30][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[30][28]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[30][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y62_N30
cycloneiv_lcell_comb \cpu|rf|register[6][28]~feeder (
// Equation(s):
// \cpu|rf|register[6][28]~feeder_combout  = \cpu|link|y[28]~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[28]~55_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[6][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[6][28]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[6][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y60_N12
cycloneiv_lcell_comb \cpu|rf|register[1][0]~feeder (
// Equation(s):
// \cpu|rf|register[1][0]~feeder_combout  = \cpu|link|y[0]~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[0]~57_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[1][0]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y63_N6
cycloneiv_lcell_comb \cpu|rf|register[8][0]~feeder (
// Equation(s):
// \cpu|rf|register[8][0]~feeder_combout  = \cpu|link|y[0]~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[0]~57_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[8][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[8][0]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[8][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y59_N2
cycloneiv_lcell_comb \cpu|rf|register[2][0]~feeder (
// Equation(s):
// \cpu|rf|register[2][0]~feeder_combout  = \cpu|link|y[0]~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[0]~57_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[2][0]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y60_N2
cycloneiv_lcell_comb \cpu|rf|register[15][0]~feeder (
// Equation(s):
// \cpu|rf|register[15][0]~feeder_combout  = \cpu|link|y[0]~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[0]~57_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[15][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[15][0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[15][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y62_N10
cycloneiv_lcell_comb \cpu|rf|register[26][0]~feeder (
// Equation(s):
// \cpu|rf|register[26][0]~feeder_combout  = \cpu|link|y[0]~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[0]~57_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[26][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[26][0]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[26][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y62_N20
cycloneiv_lcell_comb \cpu|rf|register[30][0]~feeder (
// Equation(s):
// \cpu|rf|register[30][0]~feeder_combout  = \cpu|link|y[0]~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[0]~57_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[30][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[30][0]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[30][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y60_N18
cycloneiv_lcell_comb \cpu|rf|register[18][4]~feeder (
// Equation(s):
// \cpu|rf|register[18][4]~feeder_combout  = \cpu|link|y[4]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[4]~59_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[18][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[18][4]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[18][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y61_N8
cycloneiv_lcell_comb \cpu|rf|register[22][4]~feeder (
// Equation(s):
// \cpu|rf|register[22][4]~feeder_combout  = \cpu|link|y[4]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[4]~59_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[22][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[22][4]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[22][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y57_N30
cycloneiv_lcell_comb \cpu|rf|register[12][4]~feeder (
// Equation(s):
// \cpu|rf|register[12][4]~feeder_combout  = \cpu|link|y[4]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[4]~59_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[12][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[12][4]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[12][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y58_N26
cycloneiv_lcell_comb \cpu|rf|register[3][2]~feeder (
// Equation(s):
// \cpu|rf|register[3][2]~feeder_combout  = \cpu|link|y[2]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[2]~61_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[3][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[3][2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[3][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y57_N18
cycloneiv_lcell_comb \cpu|rf|register[4][2]~feeder (
// Equation(s):
// \cpu|rf|register[4][2]~feeder_combout  = \cpu|link|y[2]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[2]~61_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[4][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[4][2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[4][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y58_N30
cycloneiv_lcell_comb \cpu|rf|register[25][2]~feeder (
// Equation(s):
// \cpu|rf|register[25][2]~feeder_combout  = \cpu|link|y[2]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[2]~61_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[25][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[25][2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[25][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N26
cycloneiv_lcell_comb \cpu|rf|register[15][1]~feeder (
// Equation(s):
// \cpu|rf|register[15][1]~feeder_combout  = \cpu|link|y[1]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[1]~63_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[15][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[15][1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[15][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y61_N6
cycloneiv_lcell_comb \cpu|rf|register[13][1]~feeder (
// Equation(s):
// \cpu|rf|register[13][1]~feeder_combout  = \cpu|link|y[1]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[1]~63_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[13][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[13][1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[13][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y58_N14
cycloneiv_lcell_comb \cpu|rf|register[21][1]~feeder (
// Equation(s):
// \cpu|rf|register[21][1]~feeder_combout  = \cpu|link|y[1]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[1]~63_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[21][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[21][1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[21][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y60_N18
cycloneiv_lcell_comb \cpu|rf|register[12][1]~feeder (
// Equation(s):
// \cpu|rf|register[12][1]~feeder_combout  = \cpu|link|y[1]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[1]~63_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[12][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[12][1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[12][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y58_N10
cycloneiv_lcell_comb \cpu|rf|register[14][1]~feeder (
// Equation(s):
// \cpu|rf|register[14][1]~feeder_combout  = \cpu|link|y[1]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[1]~63_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[14][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[14][1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[14][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y64_N6
cycloneiv_lcell_comb \cpu|rf|register[21][3]~feeder (
// Equation(s):
// \cpu|rf|register[21][3]~feeder_combout  = \cpu|link|y[3]~65_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[3]~65_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[21][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[21][3]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[21][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y64_N22
cycloneiv_lcell_comb \cpu|rf|register[26][3]~feeder (
// Equation(s):
// \cpu|rf|register[26][3]~feeder_combout  = \cpu|link|y[3]~65_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[3]~65_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[26][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[26][3]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[26][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y55_N2
cycloneiv_lcell_comb \dmem|io_input_reg|in_reg0[6]~feeder (
// Equation(s):
// \dmem|io_input_reg|in_reg0[6]~feeder_combout  = \in_port0[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in_port0[6]~input_o ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|in_reg0[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg0[6]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_input_reg|in_reg0[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y55_N22
cycloneiv_lcell_comb \dmem|io_input_reg|in_reg1[21]~feeder (
// Equation(s):
// \dmem|io_input_reg|in_reg1[21]~feeder_combout  = \in_port1[21]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in_port1[21]~input_o ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|in_reg1[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg1[21]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_input_reg|in_reg1[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y52_N10
cycloneiv_lcell_comb \dmem|io_input_reg|in_reg1[26]~feeder (
// Equation(s):
// \dmem|io_input_reg|in_reg1[26]~feeder_combout  = \in_port1[26]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in_port1[26]~input_o ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|in_reg1[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg1[26]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_input_reg|in_reg1[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y52_N30
cycloneiv_lcell_comb \dmem|io_input_reg|in_reg1[30]~feeder (
// Equation(s):
// \dmem|io_input_reg|in_reg1[30]~feeder_combout  = \in_port1[30]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in_port1[30]~input_o ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|in_reg1[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg1[30]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_input_reg|in_reg1[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X117_Y31_N2
cycloneiv_io_obuf \pc[0]~output (
	.i(\cpu|ip|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[0]~output .bus_hold = "false";
defparam \pc[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y29_N2
cycloneiv_io_obuf \pc[1]~output (
	.i(\cpu|ip|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[1]~output .bus_hold = "false";
defparam \pc[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y0_N2
cycloneiv_io_obuf \pc[2]~output (
	.i(!\cpu|ip|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[2]~output .bus_hold = "false";
defparam \pc[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y91_N16
cycloneiv_io_obuf \pc[3]~output (
	.i(!\cpu|ip|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[3]~output .bus_hold = "false";
defparam \pc[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y0_N23
cycloneiv_io_obuf \pc[4]~output (
	.i(!\cpu|ip|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[4]~output .bus_hold = "false";
defparam \pc[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N16
cycloneiv_io_obuf \pc[5]~output (
	.i(!\cpu|ip|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[5]~output .bus_hold = "false";
defparam \pc[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y52_N9
cycloneiv_io_obuf \pc[6]~output (
	.i(!\cpu|ip|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[6]~output .bus_hold = "false";
defparam \pc[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y0_N9
cycloneiv_io_obuf \pc[7]~output (
	.i(!\cpu|ip|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[7]~output .bus_hold = "false";
defparam \pc[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y27_N2
cycloneiv_io_obuf \pc[8]~output (
	.i(!\cpu|ip|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[8]~output .bus_hold = "false";
defparam \pc[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N2
cycloneiv_io_obuf \pc[9]~output (
	.i(!\cpu|ip|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[9]~output .bus_hold = "false";
defparam \pc[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y91_N2
cycloneiv_io_obuf \pc[10]~output (
	.i(!\cpu|ip|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[10]~output .bus_hold = "false";
defparam \pc[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N9
cycloneiv_io_obuf \pc[11]~output (
	.i(!\cpu|ip|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[11]~output .bus_hold = "false";
defparam \pc[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N23
cycloneiv_io_obuf \pc[12]~output (
	.i(!\cpu|ip|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[12]~output .bus_hold = "false";
defparam \pc[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X99_Y91_N2
cycloneiv_io_obuf \pc[13]~output (
	.i(!\cpu|ip|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[13]~output .bus_hold = "false";
defparam \pc[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N16
cycloneiv_io_obuf \pc[14]~output (
	.i(!\cpu|ip|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[14]~output .bus_hold = "false";
defparam \pc[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N2
cycloneiv_io_obuf \pc[15]~output (
	.i(!\cpu|ip|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[15]~output .bus_hold = "false";
defparam \pc[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y26_N9
cycloneiv_io_obuf \pc[16]~output (
	.i(!\cpu|ip|q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[16]~output .bus_hold = "false";
defparam \pc[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y26_N2
cycloneiv_io_obuf \pc[17]~output (
	.i(!\cpu|ip|q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[17]~output .bus_hold = "false";
defparam \pc[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y36_N9
cycloneiv_io_obuf \pc[18]~output (
	.i(!\cpu|ip|q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[18]~output .bus_hold = "false";
defparam \pc[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N9
cycloneiv_io_obuf \pc[19]~output (
	.i(!\cpu|ip|q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[19]~output .bus_hold = "false";
defparam \pc[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N9
cycloneiv_io_obuf \pc[20]~output (
	.i(!\cpu|ip|q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[20]~output .bus_hold = "false";
defparam \pc[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y91_N2
cycloneiv_io_obuf \pc[21]~output (
	.i(!\cpu|ip|q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[21]~output .bus_hold = "false";
defparam \pc[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N16
cycloneiv_io_obuf \pc[22]~output (
	.i(!\cpu|ip|q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[22]~output .bus_hold = "false";
defparam \pc[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y15_N9
cycloneiv_io_obuf \pc[23]~output (
	.i(!\cpu|ip|q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[23]~output .bus_hold = "false";
defparam \pc[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y41_N2
cycloneiv_io_obuf \pc[24]~output (
	.i(!\cpu|ip|q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[24]~output .bus_hold = "false";
defparam \pc[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N23
cycloneiv_io_obuf \pc[25]~output (
	.i(!\cpu|ip|q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[25]~output .bus_hold = "false";
defparam \pc[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X106_Y91_N2
cycloneiv_io_obuf \pc[26]~output (
	.i(!\cpu|ip|q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[26]~output .bus_hold = "false";
defparam \pc[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y0_N16
cycloneiv_io_obuf \pc[27]~output (
	.i(!\cpu|ip|q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[27]~output .bus_hold = "false";
defparam \pc[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y0_N9
cycloneiv_io_obuf \pc[28]~output (
	.i(!\cpu|ip|q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[28]~output .bus_hold = "false";
defparam \pc[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N16
cycloneiv_io_obuf \pc[29]~output (
	.i(!\cpu|ip|q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[29]~output .bus_hold = "false";
defparam \pc[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y38_N2
cycloneiv_io_obuf \pc[30]~output (
	.i(!\cpu|ip|q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[30]~output .bus_hold = "false";
defparam \pc[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y50_N9
cycloneiv_io_obuf \pc[31]~output (
	.i(!\cpu|ip|q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[31]~output .bus_hold = "false";
defparam \pc[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y91_N16
cycloneiv_io_obuf \inst[0]~output (
	.i(\imem|irom|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[0]~output .bus_hold = "false";
defparam \inst[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y91_N9
cycloneiv_io_obuf \inst[1]~output (
	.i(\imem|irom|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[1]~output .bus_hold = "false";
defparam \inst[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y91_N9
cycloneiv_io_obuf \inst[2]~output (
	.i(\imem|irom|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[2]~output .bus_hold = "false";
defparam \inst[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N23
cycloneiv_io_obuf \inst[3]~output (
	.i(\imem|irom|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[3]~output .bus_hold = "false";
defparam \inst[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y53_N9
cycloneiv_io_obuf \inst[4]~output (
	.i(\imem|irom|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[4]~output .bus_hold = "false";
defparam \inst[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y60_N2
cycloneiv_io_obuf \inst[5]~output (
	.i(\imem|irom|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[5]~output .bus_hold = "false";
defparam \inst[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y58_N9
cycloneiv_io_obuf \inst[6]~output (
	.i(\imem|irom|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[6]~output .bus_hold = "false";
defparam \inst[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y91_N2
cycloneiv_io_obuf \inst[7]~output (
	.i(\imem|irom|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[7]~output .bus_hold = "false";
defparam \inst[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y56_N2
cycloneiv_io_obuf \inst[8]~output (
	.i(\imem|irom|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[8]~output .bus_hold = "false";
defparam \inst[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X90_Y91_N9
cycloneiv_io_obuf \inst[9]~output (
	.i(\imem|irom|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[9]~output .bus_hold = "false";
defparam \inst[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y91_N23
cycloneiv_io_obuf \inst[10]~output (
	.i(\imem|irom|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[10]~output .bus_hold = "false";
defparam \inst[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y91_N9
cycloneiv_io_obuf \inst[11]~output (
	.i(\imem|irom|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[11]~output .bus_hold = "false";
defparam \inst[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y91_N2
cycloneiv_io_obuf \inst[12]~output (
	.i(\imem|irom|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[12]~output .bus_hold = "false";
defparam \inst[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y66_N2
cycloneiv_io_obuf \inst[13]~output (
	.i(\imem|irom|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[13]~output .bus_hold = "false";
defparam \inst[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y67_N2
cycloneiv_io_obuf \inst[14]~output (
	.i(\imem|irom|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[14]~output .bus_hold = "false";
defparam \inst[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y54_N2
cycloneiv_io_obuf \inst[15]~output (
	.i(\imem|irom|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[15]~output .bus_hold = "false";
defparam \inst[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y65_N2
cycloneiv_io_obuf \inst[16]~output (
	.i(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[16]~output .bus_hold = "false";
defparam \inst[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y62_N9
cycloneiv_io_obuf \inst[17]~output (
	.i(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[17]~output .bus_hold = "false";
defparam \inst[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y91_N16
cycloneiv_io_obuf \inst[18]~output (
	.i(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[18]~output .bus_hold = "false";
defparam \inst[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y91_N9
cycloneiv_io_obuf \inst[19]~output (
	.i(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[19]~output .bus_hold = "false";
defparam \inst[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y91_N9
cycloneiv_io_obuf \inst[20]~output (
	.i(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[20]~output .bus_hold = "false";
defparam \inst[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y64_N2
cycloneiv_io_obuf \inst[21]~output (
	.i(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[21]~output .bus_hold = "false";
defparam \inst[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y64_N9
cycloneiv_io_obuf \inst[22]~output (
	.i(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[22]~output .bus_hold = "false";
defparam \inst[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y60_N9
cycloneiv_io_obuf \inst[23]~output (
	.i(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[23]~output .bus_hold = "false";
defparam \inst[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y57_N9
cycloneiv_io_obuf \inst[24]~output (
	.i(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[24]~output .bus_hold = "false";
defparam \inst[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y59_N9
cycloneiv_io_obuf \inst[25]~output (
	.i(\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[25]~output .bus_hold = "false";
defparam \inst[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y91_N2
cycloneiv_io_obuf \inst[26]~output (
	.i(\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[26]~output .bus_hold = "false";
defparam \inst[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y91_N2
cycloneiv_io_obuf \inst[27]~output (
	.i(\imem|irom|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[27]~output .bus_hold = "false";
defparam \inst[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y61_N2
cycloneiv_io_obuf \inst[28]~output (
	.i(\imem|irom|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[28]~output .bus_hold = "false";
defparam \inst[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y91_N2
cycloneiv_io_obuf \inst[29]~output (
	.i(\imem|irom|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[29]~output .bus_hold = "false";
defparam \inst[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y72_N2
cycloneiv_io_obuf \inst[30]~output (
	.i(\imem|irom|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[30]~output .bus_hold = "false";
defparam \inst[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y91_N23
cycloneiv_io_obuf \inst[31]~output (
	.i(\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[31]~output .bus_hold = "false";
defparam \inst[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N23
cycloneiv_io_obuf \aluout[0]~output (
	.i(\cpu|al_unit|Mux31~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluout[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluout[0]~output .bus_hold = "false";
defparam \aluout[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y0_N2
cycloneiv_io_obuf \aluout[1]~output (
	.i(\cpu|al_unit|Mux30~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluout[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluout[1]~output .bus_hold = "false";
defparam \aluout[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y57_N2
cycloneiv_io_obuf \aluout[2]~output (
	.i(\cpu|al_unit|Mux29~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluout[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluout[2]~output .bus_hold = "false";
defparam \aluout[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y60_N16
cycloneiv_io_obuf \aluout[3]~output (
	.i(\cpu|al_unit|Mux28~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluout[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluout[3]~output .bus_hold = "false";
defparam \aluout[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y0_N9
cycloneiv_io_obuf \aluout[4]~output (
	.i(\cpu|al_unit|Mux27~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluout[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluout[4]~output .bus_hold = "false";
defparam \aluout[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y91_N23
cycloneiv_io_obuf \aluout[5]~output (
	.i(\cpu|al_unit|Mux26~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluout[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluout[5]~output .bus_hold = "false";
defparam \aluout[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y91_N9
cycloneiv_io_obuf \aluout[6]~output (
	.i(\cpu|al_unit|Mux25~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluout[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluout[6]~output .bus_hold = "false";
defparam \aluout[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y62_N2
cycloneiv_io_obuf \aluout[7]~output (
	.i(\cpu|al_unit|Mux24~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluout[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluout[7]~output .bus_hold = "false";
defparam \aluout[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X90_Y91_N2
cycloneiv_io_obuf \aluout[8]~output (
	.i(\cpu|al_unit|Mux23~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluout[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluout[8]~output .bus_hold = "false";
defparam \aluout[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X99_Y91_N9
cycloneiv_io_obuf \aluout[9]~output (
	.i(\cpu|al_unit|Mux22~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluout[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluout[9]~output .bus_hold = "false";
defparam \aluout[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y61_N9
cycloneiv_io_obuf \aluout[10]~output (
	.i(\cpu|al_unit|Mux21~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluout[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluout[10]~output .bus_hold = "false";
defparam \aluout[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N9
cycloneiv_io_obuf \aluout[11]~output (
	.i(\cpu|al_unit|Mux20~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluout[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluout[11]~output .bus_hold = "false";
defparam \aluout[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X92_Y0_N9
cycloneiv_io_obuf \aluout[12]~output (
	.i(\cpu|al_unit|Mux19~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluout[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluout[12]~output .bus_hold = "false";
defparam \aluout[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y73_N2
cycloneiv_io_obuf \aluout[13]~output (
	.i(\cpu|al_unit|Mux18~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluout[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluout[13]~output .bus_hold = "false";
defparam \aluout[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N16
cycloneiv_io_obuf \aluout[14]~output (
	.i(\cpu|al_unit|Mux17~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluout[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluout[14]~output .bus_hold = "false";
defparam \aluout[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y58_N2
cycloneiv_io_obuf \aluout[15]~output (
	.i(\cpu|al_unit|Mux16~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluout[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluout[15]~output .bus_hold = "false";
defparam \aluout[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y31_N9
cycloneiv_io_obuf \aluout[16]~output (
	.i(\cpu|al_unit|Mux15~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluout[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluout[16]~output .bus_hold = "false";
defparam \aluout[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y48_N2
cycloneiv_io_obuf \aluout[17]~output (
	.i(\cpu|al_unit|Mux14~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluout[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluout[17]~output .bus_hold = "false";
defparam \aluout[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y53_N2
cycloneiv_io_obuf \aluout[18]~output (
	.i(\cpu|al_unit|Mux13~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluout[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluout[18]~output .bus_hold = "false";
defparam \aluout[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y49_N9
cycloneiv_io_obuf \aluout[19]~output (
	.i(\cpu|al_unit|Mux12~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluout[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluout[19]~output .bus_hold = "false";
defparam \aluout[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X95_Y91_N9
cycloneiv_io_obuf \aluout[20]~output (
	.i(\cpu|al_unit|Mux11~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluout[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluout[20]~output .bus_hold = "false";
defparam \aluout[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y91_N2
cycloneiv_io_obuf \aluout[21]~output (
	.i(\cpu|al_unit|Mux10~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluout[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluout[21]~output .bus_hold = "false";
defparam \aluout[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y51_N9
cycloneiv_io_obuf \aluout[22]~output (
	.i(\cpu|al_unit|Mux9~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluout[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluout[22]~output .bus_hold = "false";
defparam \aluout[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y0_N16
cycloneiv_io_obuf \aluout[23]~output (
	.i(\cpu|al_unit|Mux8~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluout[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluout[23]~output .bus_hold = "false";
defparam \aluout[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y44_N9
cycloneiv_io_obuf \aluout[24]~output (
	.i(\cpu|al_unit|Mux7~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluout[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluout[24]~output .bus_hold = "false";
defparam \aluout[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y65_N9
cycloneiv_io_obuf \aluout[25]~output (
	.i(\cpu|al_unit|Mux6~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluout[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluout[25]~output .bus_hold = "false";
defparam \aluout[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X106_Y91_N9
cycloneiv_io_obuf \aluout[26]~output (
	.i(\cpu|al_unit|Mux5~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluout[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluout[26]~output .bus_hold = "false";
defparam \aluout[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N2
cycloneiv_io_obuf \aluout[27]~output (
	.i(\cpu|al_unit|Mux4~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluout[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluout[27]~output .bus_hold = "false";
defparam \aluout[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y54_N9
cycloneiv_io_obuf \aluout[28]~output (
	.i(\cpu|al_unit|Mux3~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluout[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluout[28]~output .bus_hold = "false";
defparam \aluout[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N2
cycloneiv_io_obuf \aluout[29]~output (
	.i(\cpu|al_unit|Mux2~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluout[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluout[29]~output .bus_hold = "false";
defparam \aluout[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y68_N2
cycloneiv_io_obuf \aluout[30]~output (
	.i(\cpu|al_unit|Mux1~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluout[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluout[30]~output .bus_hold = "false";
defparam \aluout[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N23
cycloneiv_io_obuf \aluout[31]~output (
	.i(\cpu|al_unit|Mux0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluout[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluout[31]~output .bus_hold = "false";
defparam \aluout[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X92_Y0_N23
cycloneiv_io_obuf \memout[0]~output (
	.i(\dmem|io_data_mux|y[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[0]~output .bus_hold = "false";
defparam \memout[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y91_N16
cycloneiv_io_obuf \memout[1]~output (
	.i(\dmem|io_data_mux|y[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[1]~output .bus_hold = "false";
defparam \memout[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X104_Y0_N23
cycloneiv_io_obuf \memout[2]~output (
	.i(\dmem|io_data_mux|y[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[2]~output .bus_hold = "false";
defparam \memout[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X92_Y0_N2
cycloneiv_io_obuf \memout[3]~output (
	.i(\dmem|io_data_mux|y[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[3]~output .bus_hold = "false";
defparam \memout[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y91_N2
cycloneiv_io_obuf \memout[4]~output (
	.i(\dmem|io_data_mux|y[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[4]~output .bus_hold = "false";
defparam \memout[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y10_N2
cycloneiv_io_obuf \memout[5]~output (
	.i(\dmem|io_data_mux|y[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[5]~output .bus_hold = "false";
defparam \memout[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y80_N9
cycloneiv_io_obuf \memout[6]~output (
	.i(\dmem|io_data_mux|y[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[6]~output .bus_hold = "false";
defparam \memout[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y86_N2
cycloneiv_io_obuf \memout[7]~output (
	.i(\dmem|io_data_mux|y[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[7]~output .bus_hold = "false";
defparam \memout[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y91_N9
cycloneiv_io_obuf \memout[8]~output (
	.i(\dmem|io_data_mux|y[8]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[8]~output .bus_hold = "false";
defparam \memout[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X95_Y91_N16
cycloneiv_io_obuf \memout[9]~output (
	.i(\dmem|io_data_mux|y[9]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[9]~output .bus_hold = "false";
defparam \memout[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X92_Y0_N16
cycloneiv_io_obuf \memout[10]~output (
	.i(\dmem|io_data_mux|y[10]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[10]~output .bus_hold = "false";
defparam \memout[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y91_N9
cycloneiv_io_obuf \memout[11]~output (
	.i(\dmem|io_data_mux|y[11]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[11]~output .bus_hold = "false";
defparam \memout[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cycloneiv_io_obuf \memout[12]~output (
	.i(\dmem|io_data_mux|y[12]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[12]~output .bus_hold = "false";
defparam \memout[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X92_Y91_N2
cycloneiv_io_obuf \memout[13]~output (
	.i(\dmem|io_data_mux|y[13]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[13]~output .bus_hold = "false";
defparam \memout[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y67_N9
cycloneiv_io_obuf \memout[14]~output (
	.i(\dmem|io_data_mux|y[14]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[14]~output .bus_hold = "false";
defparam \memout[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X90_Y91_N23
cycloneiv_io_obuf \memout[15]~output (
	.i(\dmem|io_data_mux|y[15]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[15]~output .bus_hold = "false";
defparam \memout[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N16
cycloneiv_io_obuf \memout[16]~output (
	.i(\dmem|io_data_mux|y[16]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[16]~output .bus_hold = "false";
defparam \memout[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y91_N23
cycloneiv_io_obuf \memout[17]~output (
	.i(\dmem|io_data_mux|y[17]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[17]~output .bus_hold = "false";
defparam \memout[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N9
cycloneiv_io_obuf \memout[18]~output (
	.i(\dmem|io_data_mux|y[18]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[18]~output .bus_hold = "false";
defparam \memout[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N9
cycloneiv_io_obuf \memout[19]~output (
	.i(\dmem|io_data_mux|y[19]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[19]~output .bus_hold = "false";
defparam \memout[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X90_Y91_N16
cycloneiv_io_obuf \memout[20]~output (
	.i(\dmem|io_data_mux|y[20]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[20]~output .bus_hold = "false";
defparam \memout[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X108_Y91_N9
cycloneiv_io_obuf \memout[21]~output (
	.i(\dmem|io_data_mux|y[21]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[21]~output .bus_hold = "false";
defparam \memout[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X104_Y0_N16
cycloneiv_io_obuf \memout[22]~output (
	.i(\dmem|io_data_mux|y[22]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[22]~output .bus_hold = "false";
defparam \memout[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X108_Y91_N16
cycloneiv_io_obuf \memout[23]~output (
	.i(\dmem|io_data_mux|y[23]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[23]~output .bus_hold = "false";
defparam \memout[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N9
cycloneiv_io_obuf \memout[24]~output (
	.i(\dmem|io_data_mux|y[24]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[24]~output .bus_hold = "false";
defparam \memout[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y70_N9
cycloneiv_io_obuf \memout[25]~output (
	.i(\dmem|io_data_mux|y[25]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[25]~output .bus_hold = "false";
defparam \memout[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y22_N2
cycloneiv_io_obuf \memout[26]~output (
	.i(\dmem|io_data_mux|y[26]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[26]~output .bus_hold = "false";
defparam \memout[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X108_Y91_N2
cycloneiv_io_obuf \memout[27]~output (
	.i(\dmem|io_data_mux|y[27]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[27]~output .bus_hold = "false";
defparam \memout[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y22_N9
cycloneiv_io_obuf \memout[28]~output (
	.i(\dmem|io_data_mux|y[28]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[28]~output .bus_hold = "false";
defparam \memout[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y66_N9
cycloneiv_io_obuf \memout[29]~output (
	.i(\dmem|io_data_mux|y[29]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[29]~output .bus_hold = "false";
defparam \memout[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cycloneiv_io_obuf \memout[30]~output (
	.i(\dmem|io_data_mux|y[30]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[30]~output .bus_hold = "false";
defparam \memout[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y91_N16
cycloneiv_io_obuf \memout[31]~output (
	.i(\dmem|io_data_mux|y[31]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[31]~output .bus_hold = "false";
defparam \memout[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y91_N23
cycloneiv_io_obuf \imem_clk~output (
	.i(\imem|imem_clk~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imem_clk~output_o ),
	.obar());
// synopsys translate_off
defparam \imem_clk~output .bus_hold = "false";
defparam \imem_clk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y91_N2
cycloneiv_io_obuf \dmem_clk~output (
	.i(\dmem|dmem_clk~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dmem_clk~output_o ),
	.obar());
// synopsys translate_off
defparam \dmem_clk~output .bus_hold = "false";
defparam \dmem_clk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y91_N16
cycloneiv_io_obuf \out_port0[0]~output (
	.i(\dmem|io_output_reg|out_port0 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port0[0]~output .bus_hold = "false";
defparam \out_port0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X99_Y91_N16
cycloneiv_io_obuf \out_port0[1]~output (
	.i(\dmem|io_output_reg|out_port0 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port0[1]~output .bus_hold = "false";
defparam \out_port0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N2
cycloneiv_io_obuf \out_port0[2]~output (
	.i(\dmem|io_output_reg|out_port0 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port0[2]~output .bus_hold = "false";
defparam \out_port0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y91_N9
cycloneiv_io_obuf \out_port0[3]~output (
	.i(\dmem|io_output_reg|out_port0 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port0[3]~output .bus_hold = "false";
defparam \out_port0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y91_N2
cycloneiv_io_obuf \out_port0[4]~output (
	.i(\dmem|io_output_reg|out_port0 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port0[4]~output .bus_hold = "false";
defparam \out_port0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y91_N16
cycloneiv_io_obuf \out_port0[5]~output (
	.i(\dmem|io_output_reg|out_port0 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port0[5]~output .bus_hold = "false";
defparam \out_port0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X99_Y91_N23
cycloneiv_io_obuf \out_port0[6]~output (
	.i(\dmem|io_output_reg|out_port0 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port0[6]~output .bus_hold = "false";
defparam \out_port0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y91_N16
cycloneiv_io_obuf \out_port0[7]~output (
	.i(\dmem|io_output_reg|out_port0 [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port0[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port0[7]~output .bus_hold = "false";
defparam \out_port0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N9
cycloneiv_io_obuf \out_port0[8]~output (
	.i(\dmem|io_output_reg|out_port0 [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port0[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port0[8]~output .bus_hold = "false";
defparam \out_port0[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y91_N2
cycloneiv_io_obuf \out_port0[9]~output (
	.i(\dmem|io_output_reg|out_port0 [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port0[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port0[9]~output .bus_hold = "false";
defparam \out_port0[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y91_N16
cycloneiv_io_obuf \out_port0[10]~output (
	.i(\dmem|io_output_reg|out_port0 [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port0[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port0[10]~output .bus_hold = "false";
defparam \out_port0[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N2
cycloneiv_io_obuf \out_port0[11]~output (
	.i(\dmem|io_output_reg|out_port0 [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port0[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port0[11]~output .bus_hold = "false";
defparam \out_port0[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y91_N16
cycloneiv_io_obuf \out_port0[12]~output (
	.i(\dmem|io_output_reg|out_port0 [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port0[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port0[12]~output .bus_hold = "false";
defparam \out_port0[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y91_N23
cycloneiv_io_obuf \out_port0[13]~output (
	.i(\dmem|io_output_reg|out_port0 [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port0[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port0[13]~output .bus_hold = "false";
defparam \out_port0[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cycloneiv_io_obuf \out_port0[14]~output (
	.i(\dmem|io_output_reg|out_port0 [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port0[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port0[14]~output .bus_hold = "false";
defparam \out_port0[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y91_N9
cycloneiv_io_obuf \out_port0[15]~output (
	.i(\dmem|io_output_reg|out_port0 [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port0[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port0[15]~output .bus_hold = "false";
defparam \out_port0[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cycloneiv_io_obuf \out_port0[16]~output (
	.i(\dmem|io_output_reg|out_port0 [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port0[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port0[16]~output .bus_hold = "false";
defparam \out_port0[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y91_N2
cycloneiv_io_obuf \out_port0[17]~output (
	.i(\dmem|io_output_reg|out_port0 [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port0[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port0[17]~output .bus_hold = "false";
defparam \out_port0[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cycloneiv_io_obuf \out_port0[18]~output (
	.i(\dmem|io_output_reg|out_port0 [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port0[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port0[18]~output .bus_hold = "false";
defparam \out_port0[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y91_N9
cycloneiv_io_obuf \out_port0[19]~output (
	.i(\dmem|io_output_reg|out_port0 [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port0[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port0[19]~output .bus_hold = "false";
defparam \out_port0[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y91_N9
cycloneiv_io_obuf \out_port0[20]~output (
	.i(\dmem|io_output_reg|out_port0 [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port0[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port0[20]~output .bus_hold = "false";
defparam \out_port0[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y91_N2
cycloneiv_io_obuf \out_port0[21]~output (
	.i(\dmem|io_output_reg|out_port0 [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port0[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port0[21]~output .bus_hold = "false";
defparam \out_port0[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N16
cycloneiv_io_obuf \out_port0[22]~output (
	.i(\dmem|io_output_reg|out_port0 [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port0[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port0[22]~output .bus_hold = "false";
defparam \out_port0[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y91_N23
cycloneiv_io_obuf \out_port0[23]~output (
	.i(\dmem|io_output_reg|out_port0 [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port0[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port0[23]~output .bus_hold = "false";
defparam \out_port0[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y91_N9
cycloneiv_io_obuf \out_port0[24]~output (
	.i(\dmem|io_output_reg|out_port0 [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port0[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port0[24]~output .bus_hold = "false";
defparam \out_port0[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y91_N9
cycloneiv_io_obuf \out_port0[25]~output (
	.i(\dmem|io_output_reg|out_port0 [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port0[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port0[25]~output .bus_hold = "false";
defparam \out_port0[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y91_N9
cycloneiv_io_obuf \out_port0[26]~output (
	.i(\dmem|io_output_reg|out_port0 [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port0[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port0[26]~output .bus_hold = "false";
defparam \out_port0[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y91_N2
cycloneiv_io_obuf \out_port0[27]~output (
	.i(\dmem|io_output_reg|out_port0 [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port0[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port0[27]~output .bus_hold = "false";
defparam \out_port0[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N16
cycloneiv_io_obuf \out_port0[28]~output (
	.i(\dmem|io_output_reg|out_port0 [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port0[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port0[28]~output .bus_hold = "false";
defparam \out_port0[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y91_N2
cycloneiv_io_obuf \out_port0[29]~output (
	.i(\dmem|io_output_reg|out_port0 [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port0[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port0[29]~output .bus_hold = "false";
defparam \out_port0[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y0_N16
cycloneiv_io_obuf \out_port0[30]~output (
	.i(\dmem|io_output_reg|out_port0 [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port0[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port0[30]~output .bus_hold = "false";
defparam \out_port0[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y91_N23
cycloneiv_io_obuf \out_port0[31]~output (
	.i(\dmem|io_output_reg|out_port0 [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port0[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port0[31]~output .bus_hold = "false";
defparam \out_port0[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y91_N2
cycloneiv_io_obuf \out_port1[0]~output (
	.i(\dmem|io_output_reg|out_port1 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port1[0]~output .bus_hold = "false";
defparam \out_port1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N23
cycloneiv_io_obuf \out_port1[1]~output (
	.i(\dmem|io_output_reg|out_port1 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port1[1]~output .bus_hold = "false";
defparam \out_port1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X106_Y91_N16
cycloneiv_io_obuf \out_port1[2]~output (
	.i(\dmem|io_output_reg|out_port1 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port1[2]~output .bus_hold = "false";
defparam \out_port1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y91_N16
cycloneiv_io_obuf \out_port1[3]~output (
	.i(\dmem|io_output_reg|out_port1 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port1[3]~output .bus_hold = "false";
defparam \out_port1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y91_N2
cycloneiv_io_obuf \out_port1[4]~output (
	.i(\dmem|io_output_reg|out_port1 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port1[4]~output .bus_hold = "false";
defparam \out_port1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N16
cycloneiv_io_obuf \out_port1[5]~output (
	.i(\dmem|io_output_reg|out_port1 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port1[5]~output .bus_hold = "false";
defparam \out_port1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y91_N16
cycloneiv_io_obuf \out_port1[6]~output (
	.i(\dmem|io_output_reg|out_port1 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port1[6]~output .bus_hold = "false";
defparam \out_port1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y0_N23
cycloneiv_io_obuf \out_port1[7]~output (
	.i(\dmem|io_output_reg|out_port1 [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port1[7]~output .bus_hold = "false";
defparam \out_port1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N16
cycloneiv_io_obuf \out_port1[8]~output (
	.i(\dmem|io_output_reg|out_port1 [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port1[8]~output .bus_hold = "false";
defparam \out_port1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y91_N23
cycloneiv_io_obuf \out_port1[9]~output (
	.i(\dmem|io_output_reg|out_port1 [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port1[9]~output .bus_hold = "false";
defparam \out_port1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y91_N16
cycloneiv_io_obuf \out_port1[10]~output (
	.i(\dmem|io_output_reg|out_port1 [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port1[10]~output .bus_hold = "false";
defparam \out_port1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N23
cycloneiv_io_obuf \out_port1[11]~output (
	.i(\dmem|io_output_reg|out_port1 [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port1[11]~output .bus_hold = "false";
defparam \out_port1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N23
cycloneiv_io_obuf \out_port1[12]~output (
	.i(\dmem|io_output_reg|out_port1 [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port1[12]~output .bus_hold = "false";
defparam \out_port1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y91_N9
cycloneiv_io_obuf \out_port1[13]~output (
	.i(\dmem|io_output_reg|out_port1 [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port1[13]~output .bus_hold = "false";
defparam \out_port1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y0_N16
cycloneiv_io_obuf \out_port1[14]~output (
	.i(\dmem|io_output_reg|out_port1 [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port1[14]~output .bus_hold = "false";
defparam \out_port1[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N23
cycloneiv_io_obuf \out_port1[15]~output (
	.i(\dmem|io_output_reg|out_port1 [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port1[15]~output .bus_hold = "false";
defparam \out_port1[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X97_Y91_N2
cycloneiv_io_obuf \out_port1[16]~output (
	.i(\dmem|io_output_reg|out_port1 [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port1[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port1[16]~output .bus_hold = "false";
defparam \out_port1[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y91_N9
cycloneiv_io_obuf \out_port1[17]~output (
	.i(\dmem|io_output_reg|out_port1 [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port1[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port1[17]~output .bus_hold = "false";
defparam \out_port1[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y73_N9
cycloneiv_io_obuf \out_port1[18]~output (
	.i(\dmem|io_output_reg|out_port1 [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port1[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port1[18]~output .bus_hold = "false";
defparam \out_port1[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y91_N23
cycloneiv_io_obuf \out_port1[19]~output (
	.i(\dmem|io_output_reg|out_port1 [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port1[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port1[19]~output .bus_hold = "false";
defparam \out_port1[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N2
cycloneiv_io_obuf \out_port1[20]~output (
	.i(\dmem|io_output_reg|out_port1 [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port1[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port1[20]~output .bus_hold = "false";
defparam \out_port1[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cycloneiv_io_obuf \out_port1[21]~output (
	.i(\dmem|io_output_reg|out_port1 [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port1[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port1[21]~output .bus_hold = "false";
defparam \out_port1[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y91_N16
cycloneiv_io_obuf \out_port1[22]~output (
	.i(\dmem|io_output_reg|out_port1 [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port1[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port1[22]~output .bus_hold = "false";
defparam \out_port1[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y91_N2
cycloneiv_io_obuf \out_port1[23]~output (
	.i(\dmem|io_output_reg|out_port1 [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port1[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port1[23]~output .bus_hold = "false";
defparam \out_port1[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N16
cycloneiv_io_obuf \out_port1[24]~output (
	.i(\dmem|io_output_reg|out_port1 [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port1[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port1[24]~output .bus_hold = "false";
defparam \out_port1[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y91_N2
cycloneiv_io_obuf \out_port1[25]~output (
	.i(\dmem|io_output_reg|out_port1 [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port1[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port1[25]~output .bus_hold = "false";
defparam \out_port1[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y91_N9
cycloneiv_io_obuf \out_port1[26]~output (
	.i(\dmem|io_output_reg|out_port1 [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port1[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port1[26]~output .bus_hold = "false";
defparam \out_port1[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y91_N9
cycloneiv_io_obuf \out_port1[27]~output (
	.i(\dmem|io_output_reg|out_port1 [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port1[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port1[27]~output .bus_hold = "false";
defparam \out_port1[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N9
cycloneiv_io_obuf \out_port1[28]~output (
	.i(\dmem|io_output_reg|out_port1 [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port1[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port1[28]~output .bus_hold = "false";
defparam \out_port1[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N16
cycloneiv_io_obuf \out_port1[29]~output (
	.i(\dmem|io_output_reg|out_port1 [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port1[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port1[29]~output .bus_hold = "false";
defparam \out_port1[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y91_N9
cycloneiv_io_obuf \out_port1[30]~output (
	.i(\dmem|io_output_reg|out_port1 [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port1[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port1[30]~output .bus_hold = "false";
defparam \out_port1[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N16
cycloneiv_io_obuf \out_port1[31]~output (
	.i(\dmem|io_output_reg|out_port1 [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port1[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port1[31]~output .bus_hold = "false";
defparam \out_port1[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y91_N2
cycloneiv_io_obuf \out_port2[0]~output (
	.i(\dmem|io_output_reg|out_port2 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port2[0]~output .bus_hold = "false";
defparam \out_port2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y91_N9
cycloneiv_io_obuf \out_port2[1]~output (
	.i(\dmem|io_output_reg|out_port2 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port2[1]~output .bus_hold = "false";
defparam \out_port2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y91_N9
cycloneiv_io_obuf \out_port2[2]~output (
	.i(\dmem|io_output_reg|out_port2 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port2[2]~output .bus_hold = "false";
defparam \out_port2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y91_N9
cycloneiv_io_obuf \out_port2[3]~output (
	.i(\dmem|io_output_reg|out_port2 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port2[3]~output .bus_hold = "false";
defparam \out_port2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y91_N9
cycloneiv_io_obuf \out_port2[4]~output (
	.i(\dmem|io_output_reg|out_port2 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port2[4]~output .bus_hold = "false";
defparam \out_port2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y91_N16
cycloneiv_io_obuf \out_port2[5]~output (
	.i(\dmem|io_output_reg|out_port2 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port2[5]~output .bus_hold = "false";
defparam \out_port2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y91_N9
cycloneiv_io_obuf \out_port2[6]~output (
	.i(\dmem|io_output_reg|out_port2 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port2[6]~output .bus_hold = "false";
defparam \out_port2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N23
cycloneiv_io_obuf \out_port2[7]~output (
	.i(\dmem|io_output_reg|out_port2 [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port2[7]~output .bus_hold = "false";
defparam \out_port2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y91_N2
cycloneiv_io_obuf \out_port2[8]~output (
	.i(\dmem|io_output_reg|out_port2 [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port2[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port2[8]~output .bus_hold = "false";
defparam \out_port2[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y91_N2
cycloneiv_io_obuf \out_port2[9]~output (
	.i(\dmem|io_output_reg|out_port2 [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port2[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port2[9]~output .bus_hold = "false";
defparam \out_port2[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y91_N2
cycloneiv_io_obuf \out_port2[10]~output (
	.i(\dmem|io_output_reg|out_port2 [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port2[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port2[10]~output .bus_hold = "false";
defparam \out_port2[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N9
cycloneiv_io_obuf \out_port2[11]~output (
	.i(\dmem|io_output_reg|out_port2 [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port2[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port2[11]~output .bus_hold = "false";
defparam \out_port2[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y0_N2
cycloneiv_io_obuf \out_port2[12]~output (
	.i(\dmem|io_output_reg|out_port2 [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port2[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port2[12]~output .bus_hold = "false";
defparam \out_port2[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y0_N23
cycloneiv_io_obuf \out_port2[13]~output (
	.i(\dmem|io_output_reg|out_port2 [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port2[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port2[13]~output .bus_hold = "false";
defparam \out_port2[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y91_N16
cycloneiv_io_obuf \out_port2[14]~output (
	.i(\dmem|io_output_reg|out_port2 [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port2[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port2[14]~output .bus_hold = "false";
defparam \out_port2[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N23
cycloneiv_io_obuf \out_port2[15]~output (
	.i(\dmem|io_output_reg|out_port2 [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port2[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port2[15]~output .bus_hold = "false";
defparam \out_port2[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X95_Y91_N2
cycloneiv_io_obuf \out_port2[16]~output (
	.i(\dmem|io_output_reg|out_port2 [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port2[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port2[16]~output .bus_hold = "false";
defparam \out_port2[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y91_N23
cycloneiv_io_obuf \out_port2[17]~output (
	.i(\dmem|io_output_reg|out_port2 [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port2[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port2[17]~output .bus_hold = "false";
defparam \out_port2[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y91_N23
cycloneiv_io_obuf \out_port2[18]~output (
	.i(\dmem|io_output_reg|out_port2 [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port2[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port2[18]~output .bus_hold = "false";
defparam \out_port2[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N16
cycloneiv_io_obuf \out_port2[19]~output (
	.i(\dmem|io_output_reg|out_port2 [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port2[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port2[19]~output .bus_hold = "false";
defparam \out_port2[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y91_N2
cycloneiv_io_obuf \out_port2[20]~output (
	.i(\dmem|io_output_reg|out_port2 [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port2[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port2[20]~output .bus_hold = "false";
defparam \out_port2[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y80_N2
cycloneiv_io_obuf \out_port2[21]~output (
	.i(\dmem|io_output_reg|out_port2 [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port2[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port2[21]~output .bus_hold = "false";
defparam \out_port2[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y91_N2
cycloneiv_io_obuf \out_port2[22]~output (
	.i(\dmem|io_output_reg|out_port2 [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port2[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port2[22]~output .bus_hold = "false";
defparam \out_port2[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N9
cycloneiv_io_obuf \out_port2[23]~output (
	.i(\dmem|io_output_reg|out_port2 [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port2[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port2[23]~output .bus_hold = "false";
defparam \out_port2[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y91_N16
cycloneiv_io_obuf \out_port2[24]~output (
	.i(\dmem|io_output_reg|out_port2 [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port2[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port2[24]~output .bus_hold = "false";
defparam \out_port2[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N9
cycloneiv_io_obuf \out_port2[25]~output (
	.i(\dmem|io_output_reg|out_port2 [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port2[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port2[25]~output .bus_hold = "false";
defparam \out_port2[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N23
cycloneiv_io_obuf \out_port2[26]~output (
	.i(\dmem|io_output_reg|out_port2 [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port2[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port2[26]~output .bus_hold = "false";
defparam \out_port2[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y91_N16
cycloneiv_io_obuf \out_port2[27]~output (
	.i(\dmem|io_output_reg|out_port2 [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port2[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port2[27]~output .bus_hold = "false";
defparam \out_port2[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y91_N23
cycloneiv_io_obuf \out_port2[28]~output (
	.i(\dmem|io_output_reg|out_port2 [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port2[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port2[28]~output .bus_hold = "false";
defparam \out_port2[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y91_N9
cycloneiv_io_obuf \out_port2[29]~output (
	.i(\dmem|io_output_reg|out_port2 [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port2[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port2[29]~output .bus_hold = "false";
defparam \out_port2[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N23
cycloneiv_io_obuf \out_port2[30]~output (
	.i(\dmem|io_output_reg|out_port2 [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port2[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port2[30]~output .bus_hold = "false";
defparam \out_port2[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N9
cycloneiv_io_obuf \out_port2[31]~output (
	.i(\dmem|io_output_reg|out_port2 [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port2[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port2[31]~output .bus_hold = "false";
defparam \out_port2[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y91_N16
cycloneiv_io_obuf \mem_dataout[0]~output (
	.i(\dmem|dram|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dataout[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dataout[0]~output .bus_hold = "false";
defparam \mem_dataout[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y91_N2
cycloneiv_io_obuf \mem_dataout[1]~output (
	.i(\dmem|dram|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dataout[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dataout[1]~output .bus_hold = "false";
defparam \mem_dataout[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y0_N23
cycloneiv_io_obuf \mem_dataout[2]~output (
	.i(\dmem|dram|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dataout[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dataout[2]~output .bus_hold = "false";
defparam \mem_dataout[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y0_N9
cycloneiv_io_obuf \mem_dataout[3]~output (
	.i(\dmem|dram|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dataout[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dataout[3]~output .bus_hold = "false";
defparam \mem_dataout[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N23
cycloneiv_io_obuf \mem_dataout[4]~output (
	.i(\dmem|dram|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dataout[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dataout[4]~output .bus_hold = "false";
defparam \mem_dataout[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y91_N23
cycloneiv_io_obuf \mem_dataout[5]~output (
	.i(\dmem|dram|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dataout[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dataout[5]~output .bus_hold = "false";
defparam \mem_dataout[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X108_Y91_N23
cycloneiv_io_obuf \mem_dataout[6]~output (
	.i(\dmem|dram|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dataout[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dataout[6]~output .bus_hold = "false";
defparam \mem_dataout[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X90_Y0_N2
cycloneiv_io_obuf \mem_dataout[7]~output (
	.i(\dmem|dram|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dataout[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dataout[7]~output .bus_hold = "false";
defparam \mem_dataout[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y91_N16
cycloneiv_io_obuf \mem_dataout[8]~output (
	.i(\dmem|dram|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dataout[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dataout[8]~output .bus_hold = "false";
defparam \mem_dataout[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X95_Y91_N23
cycloneiv_io_obuf \mem_dataout[9]~output (
	.i(\dmem|dram|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dataout[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dataout[9]~output .bus_hold = "false";
defparam \mem_dataout[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y91_N16
cycloneiv_io_obuf \mem_dataout[10]~output (
	.i(\dmem|dram|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dataout[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dataout[10]~output .bus_hold = "false";
defparam \mem_dataout[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y91_N23
cycloneiv_io_obuf \mem_dataout[11]~output (
	.i(\dmem|dram|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dataout[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dataout[11]~output .bus_hold = "false";
defparam \mem_dataout[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X92_Y91_N23
cycloneiv_io_obuf \mem_dataout[12]~output (
	.i(\dmem|dram|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dataout[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dataout[12]~output .bus_hold = "false";
defparam \mem_dataout[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y83_N9
cycloneiv_io_obuf \mem_dataout[13]~output (
	.i(\dmem|dram|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dataout[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dataout[13]~output .bus_hold = "false";
defparam \mem_dataout[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y91_N23
cycloneiv_io_obuf \mem_dataout[14]~output (
	.i(\dmem|dram|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dataout[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dataout[14]~output .bus_hold = "false";
defparam \mem_dataout[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y91_N16
cycloneiv_io_obuf \mem_dataout[15]~output (
	.i(\dmem|dram|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dataout[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dataout[15]~output .bus_hold = "false";
defparam \mem_dataout[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X90_Y0_N9
cycloneiv_io_obuf \mem_dataout[16]~output (
	.i(\dmem|dram|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dataout[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dataout[16]~output .bus_hold = "false";
defparam \mem_dataout[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X92_Y91_N16
cycloneiv_io_obuf \mem_dataout[17]~output (
	.i(\dmem|dram|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dataout[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dataout[17]~output .bus_hold = "false";
defparam \mem_dataout[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N16
cycloneiv_io_obuf \mem_dataout[18]~output (
	.i(\dmem|dram|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dataout[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dataout[18]~output .bus_hold = "false";
defparam \mem_dataout[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y91_N16
cycloneiv_io_obuf \mem_dataout[19]~output (
	.i(\dmem|dram|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dataout[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dataout[19]~output .bus_hold = "false";
defparam \mem_dataout[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y91_N23
cycloneiv_io_obuf \mem_dataout[20]~output (
	.i(\dmem|dram|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dataout[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dataout[20]~output .bus_hold = "false";
defparam \mem_dataout[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y91_N9
cycloneiv_io_obuf \mem_dataout[21]~output (
	.i(\dmem|dram|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dataout[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dataout[21]~output .bus_hold = "false";
defparam \mem_dataout[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y77_N2
cycloneiv_io_obuf \mem_dataout[22]~output (
	.i(\dmem|dram|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dataout[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dataout[22]~output .bus_hold = "false";
defparam \mem_dataout[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y91_N9
cycloneiv_io_obuf \mem_dataout[23]~output (
	.i(\dmem|dram|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dataout[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dataout[23]~output .bus_hold = "false";
defparam \mem_dataout[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y91_N2
cycloneiv_io_obuf \mem_dataout[24]~output (
	.i(\dmem|dram|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dataout[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dataout[24]~output .bus_hold = "false";
defparam \mem_dataout[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y91_N9
cycloneiv_io_obuf \mem_dataout[25]~output (
	.i(\dmem|dram|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dataout[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dataout[25]~output .bus_hold = "false";
defparam \mem_dataout[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N9
cycloneiv_io_obuf \mem_dataout[26]~output (
	.i(\dmem|dram|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dataout[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dataout[26]~output .bus_hold = "false";
defparam \mem_dataout[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y91_N2
cycloneiv_io_obuf \mem_dataout[27]~output (
	.i(\dmem|dram|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dataout[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dataout[27]~output .bus_hold = "false";
defparam \mem_dataout[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y0_N2
cycloneiv_io_obuf \mem_dataout[28]~output (
	.i(\dmem|dram|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dataout[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dataout[28]~output .bus_hold = "false";
defparam \mem_dataout[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X92_Y91_N9
cycloneiv_io_obuf \mem_dataout[29]~output (
	.i(\dmem|dram|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dataout[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dataout[29]~output .bus_hold = "false";
defparam \mem_dataout[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y79_N2
cycloneiv_io_obuf \mem_dataout[30]~output (
	.i(\dmem|dram|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dataout[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dataout[30]~output .bus_hold = "false";
defparam \mem_dataout[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y70_N2
cycloneiv_io_obuf \mem_dataout[31]~output (
	.i(\dmem|dram|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dataout[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dataout[31]~output .bus_hold = "false";
defparam \mem_dataout[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y81_N9
cycloneiv_io_obuf \io_read_data[0]~output (
	.i(\dmem|io_input_reg|io_imput_mux2x32|Selector31~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_read_data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_read_data[0]~output .bus_hold = "false";
defparam \io_read_data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y43_N9
cycloneiv_io_obuf \io_read_data[1]~output (
	.i(\dmem|io_input_reg|io_imput_mux2x32|Selector30~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_read_data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_read_data[1]~output .bus_hold = "false";
defparam \io_read_data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y42_N9
cycloneiv_io_obuf \io_read_data[2]~output (
	.i(\dmem|io_input_reg|io_imput_mux2x32|Selector29~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_read_data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_read_data[2]~output .bus_hold = "false";
defparam \io_read_data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y49_N2
cycloneiv_io_obuf \io_read_data[3]~output (
	.i(\dmem|io_input_reg|io_imput_mux2x32|Selector28~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_read_data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_read_data[3]~output .bus_hold = "false";
defparam \io_read_data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y55_N2
cycloneiv_io_obuf \io_read_data[4]~output (
	.i(\dmem|io_input_reg|io_imput_mux2x32|Selector27~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_read_data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_read_data[4]~output .bus_hold = "false";
defparam \io_read_data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y42_N2
cycloneiv_io_obuf \io_read_data[5]~output (
	.i(\dmem|io_input_reg|io_imput_mux2x32|Selector26~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_read_data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_read_data[5]~output .bus_hold = "false";
defparam \io_read_data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y83_N2
cycloneiv_io_obuf \io_read_data[6]~output (
	.i(\dmem|io_input_reg|io_imput_mux2x32|Selector25~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_read_data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_read_data[6]~output .bus_hold = "false";
defparam \io_read_data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y78_N2
cycloneiv_io_obuf \io_read_data[7]~output (
	.i(\dmem|io_input_reg|io_imput_mux2x32|Selector24~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_read_data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_read_data[7]~output .bus_hold = "false";
defparam \io_read_data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y59_N2
cycloneiv_io_obuf \io_read_data[8]~output (
	.i(\dmem|io_input_reg|io_imput_mux2x32|Selector23~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_read_data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_read_data[8]~output .bus_hold = "false";
defparam \io_read_data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y77_N9
cycloneiv_io_obuf \io_read_data[9]~output (
	.i(\dmem|io_input_reg|io_imput_mux2x32|Selector22~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_read_data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_read_data[9]~output .bus_hold = "false";
defparam \io_read_data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y48_N9
cycloneiv_io_obuf \io_read_data[10]~output (
	.i(\dmem|io_input_reg|io_imput_mux2x32|Selector21~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_read_data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_read_data[10]~output .bus_hold = "false";
defparam \io_read_data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y72_N9
cycloneiv_io_obuf \io_read_data[11]~output (
	.i(\dmem|io_input_reg|io_imput_mux2x32|Selector20~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_read_data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_read_data[11]~output .bus_hold = "false";
defparam \io_read_data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y33_N2
cycloneiv_io_obuf \io_read_data[12]~output (
	.i(\dmem|io_input_reg|io_imput_mux2x32|Selector19~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_read_data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_read_data[12]~output .bus_hold = "false";
defparam \io_read_data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y69_N2
cycloneiv_io_obuf \io_read_data[13]~output (
	.i(\dmem|io_input_reg|io_imput_mux2x32|Selector18~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_read_data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_read_data[13]~output .bus_hold = "false";
defparam \io_read_data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y84_N2
cycloneiv_io_obuf \io_read_data[14]~output (
	.i(\dmem|io_input_reg|io_imput_mux2x32|Selector17~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_read_data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_read_data[14]~output .bus_hold = "false";
defparam \io_read_data[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y41_N9
cycloneiv_io_obuf \io_read_data[15]~output (
	.i(\dmem|io_input_reg|io_imput_mux2x32|Selector16~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_read_data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_read_data[15]~output .bus_hold = "false";
defparam \io_read_data[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y91_N23
cycloneiv_io_obuf \io_read_data[16]~output (
	.i(\dmem|io_input_reg|io_imput_mux2x32|Selector15~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_read_data[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_read_data[16]~output .bus_hold = "false";
defparam \io_read_data[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y81_N2
cycloneiv_io_obuf \io_read_data[17]~output (
	.i(\dmem|io_input_reg|io_imput_mux2x32|Selector14~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_read_data[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_read_data[17]~output .bus_hold = "false";
defparam \io_read_data[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y74_N2
cycloneiv_io_obuf \io_read_data[18]~output (
	.i(\dmem|io_input_reg|io_imput_mux2x32|Selector13~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_read_data[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_read_data[18]~output .bus_hold = "false";
defparam \io_read_data[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y79_N9
cycloneiv_io_obuf \io_read_data[19]~output (
	.i(\dmem|io_input_reg|io_imput_mux2x32|Selector12~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_read_data[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_read_data[19]~output .bus_hold = "false";
defparam \io_read_data[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y56_N9
cycloneiv_io_obuf \io_read_data[20]~output (
	.i(\dmem|io_input_reg|io_imput_mux2x32|Selector11~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_read_data[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_read_data[20]~output .bus_hold = "false";
defparam \io_read_data[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y76_N9
cycloneiv_io_obuf \io_read_data[21]~output (
	.i(\dmem|io_input_reg|io_imput_mux2x32|Selector10~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_read_data[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_read_data[21]~output .bus_hold = "false";
defparam \io_read_data[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y55_N9
cycloneiv_io_obuf \io_read_data[22]~output (
	.i(\dmem|io_input_reg|io_imput_mux2x32|Selector9~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_read_data[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_read_data[22]~output .bus_hold = "false";
defparam \io_read_data[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y38_N9
cycloneiv_io_obuf \io_read_data[23]~output (
	.i(\dmem|io_input_reg|io_imput_mux2x32|Selector8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_read_data[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_read_data[23]~output .bus_hold = "false";
defparam \io_read_data[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y51_N2
cycloneiv_io_obuf \io_read_data[24]~output (
	.i(\dmem|io_input_reg|io_imput_mux2x32|Selector7~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_read_data[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_read_data[24]~output .bus_hold = "false";
defparam \io_read_data[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y69_N9
cycloneiv_io_obuf \io_read_data[25]~output (
	.i(\dmem|io_input_reg|io_imput_mux2x32|Selector6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_read_data[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_read_data[25]~output .bus_hold = "false";
defparam \io_read_data[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y50_N2
cycloneiv_io_obuf \io_read_data[26]~output (
	.i(\dmem|io_input_reg|io_imput_mux2x32|Selector5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_read_data[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_read_data[26]~output .bus_hold = "false";
defparam \io_read_data[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y34_N2
cycloneiv_io_obuf \io_read_data[27]~output (
	.i(\dmem|io_input_reg|io_imput_mux2x32|Selector4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_read_data[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_read_data[27]~output .bus_hold = "false";
defparam \io_read_data[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y32_N9
cycloneiv_io_obuf \io_read_data[28]~output (
	.i(\dmem|io_input_reg|io_imput_mux2x32|Selector3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_read_data[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_read_data[28]~output .bus_hold = "false";
defparam \io_read_data[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y74_N9
cycloneiv_io_obuf \io_read_data[29]~output (
	.i(\dmem|io_input_reg|io_imput_mux2x32|Selector2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_read_data[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_read_data[29]~output .bus_hold = "false";
defparam \io_read_data[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y33_N9
cycloneiv_io_obuf \io_read_data[30]~output (
	.i(\dmem|io_input_reg|io_imput_mux2x32|Selector1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_read_data[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_read_data[30]~output .bus_hold = "false";
defparam \io_read_data[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y76_N2
cycloneiv_io_obuf \io_read_data[31]~output (
	.i(\dmem|io_input_reg|io_imput_mux2x32|Selector0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_read_data[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_read_data[31]~output .bus_hold = "false";
defparam \io_read_data[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X57_Y0_N15
cycloneiv_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G29
cycloneiv_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X28_Y91_N8
cycloneiv_io_ibuf \mem_clk~input (
	.i(mem_clk),
	.ibar(gnd),
	.o(\mem_clk~input_o ));
// synopsys translate_off
defparam \mem_clk~input .bus_hold = "false";
defparam \mem_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y88_N4
cycloneiv_lcell_comb \imem|imem_clk (
// Equation(s):
// \imem|imem_clk~combout  = LCELL((!\mem_clk~input_o  & \clock~input_o ))

	.dataa(gnd),
	.datab(\mem_clk~input_o ),
	.datac(gnd),
	.datad(\clock~input_o ),
	.cin(gnd),
	.combout(\imem|imem_clk~combout ),
	.cout());
// synopsys translate_off
defparam \imem|imem_clk .lut_mask = 16'h3300;
defparam \imem|imem_clk .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G21
cycloneiv_clkctrl \imem|imem_clk~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\imem|imem_clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\imem|imem_clk~clkctrl_outclk ));
// synopsys translate_off
defparam \imem|imem_clk~clkctrl .clock_type = "global clock";
defparam \imem|imem_clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X76_Y60_N28
cycloneiv_lcell_comb \cpu|rf|qa[4]~65 (
// Equation(s):
// \cpu|rf|qa[4]~65_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & !\imem|irom|altsyncram_component|auto_generated|q_a [25])

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\cpu|rf|qa[4]~65_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~65 .lut_mask = 16'h00AA;
defparam \cpu|rf|qa[4]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y60_N0
cycloneiv_ram_block \imem|irom|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\imem|imem_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\cpu|ip|q[7]~_wirecell_combout ,\cpu|ip|q[6]~_wirecell_combout ,\cpu|ip|q[5]~_wirecell_combout ,\cpu|ip|q[4]~_wirecell_combout ,\cpu|ip|q[3]~_wirecell_combout ,\cpu|ip|q[2]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./sc_instmem.mif";
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_22c1:auto_generated|ALTSYNCRAM";
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000030AC6600000AC4500000AC24000000085302008C45000008C240000020030088020020084020010080;
// synopsys translate_on

// Location: LCCOMB_X76_Y60_N24
cycloneiv_lcell_comb \cpu|rf|Equal0~0 (
// Equation(s):
// \cpu|rf|Equal0~0_combout  = (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [24])))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Equal0~0 .lut_mask = 16'h0001;
defparam \cpu|rf|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y56_N4
cycloneiv_lcell_comb \cpu|rf|qa[7]~701 (
// Equation(s):
// \cpu|rf|qa[7]~701_combout  = (\cpu|rf|qa[7]~115_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [25]) # (!\cpu|rf|Equal0~0_combout )))

	.dataa(\cpu|rf|qa[7]~115_combout ),
	.datab(\cpu|rf|Equal0~0_combout ),
	.datac(gnd),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\cpu|rf|qa[7]~701_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[7]~701 .lut_mask = 16'hAA22;
defparam \cpu|rf|qa[7]~701 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y53_N2
cycloneiv_lcell_comb \cpu|pcplus4|p4[2]~0 (
// Equation(s):
// \cpu|pcplus4|p4[2]~0_combout  = \cpu|ip|q [2] $ (GND)
// \cpu|pcplus4|p4[2]~1  = CARRY(!\cpu|ip|q [2])

	.dataa(\cpu|ip|q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|pcplus4|p4[2]~0_combout ),
	.cout(\cpu|pcplus4|p4[2]~1 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[2]~0 .lut_mask = 16'hAA55;
defparam \cpu|pcplus4|p4[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y53_N4
cycloneiv_lcell_comb \cpu|pcplus4|p4[3]~2 (
// Equation(s):
// \cpu|pcplus4|p4[3]~2_combout  = (\cpu|ip|q [3] & ((\cpu|pcplus4|p4[2]~1 ) # (GND))) # (!\cpu|ip|q [3] & (!\cpu|pcplus4|p4[2]~1 ))
// \cpu|pcplus4|p4[3]~3  = CARRY((\cpu|ip|q [3]) # (!\cpu|pcplus4|p4[2]~1 ))

	.dataa(gnd),
	.datab(\cpu|ip|q [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[2]~1 ),
	.combout(\cpu|pcplus4|p4[3]~2_combout ),
	.cout(\cpu|pcplus4|p4[3]~3 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[3]~2 .lut_mask = 16'hC3CF;
defparam \cpu|pcplus4|p4[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X78_Y53_N6
cycloneiv_lcell_comb \cpu|pcplus4|p4[4]~4 (
// Equation(s):
// \cpu|pcplus4|p4[4]~4_combout  = (\cpu|ip|q [4] & (!\cpu|pcplus4|p4[3]~3  & VCC)) # (!\cpu|ip|q [4] & (\cpu|pcplus4|p4[3]~3  $ (GND)))
// \cpu|pcplus4|p4[4]~5  = CARRY((!\cpu|ip|q [4] & !\cpu|pcplus4|p4[3]~3 ))

	.dataa(\cpu|ip|q [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[3]~3 ),
	.combout(\cpu|pcplus4|p4[4]~4_combout ),
	.cout(\cpu|pcplus4|p4[4]~5 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[4]~4 .lut_mask = 16'h5A05;
defparam \cpu|pcplus4|p4[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X78_Y53_N8
cycloneiv_lcell_comb \cpu|pcplus4|p4[5]~6 (
// Equation(s):
// \cpu|pcplus4|p4[5]~6_combout  = (\cpu|ip|q [5] & ((\cpu|pcplus4|p4[4]~5 ) # (GND))) # (!\cpu|ip|q [5] & (!\cpu|pcplus4|p4[4]~5 ))
// \cpu|pcplus4|p4[5]~7  = CARRY((\cpu|ip|q [5]) # (!\cpu|pcplus4|p4[4]~5 ))

	.dataa(\cpu|ip|q [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[4]~5 ),
	.combout(\cpu|pcplus4|p4[5]~6_combout ),
	.cout(\cpu|pcplus4|p4[5]~7 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[5]~6 .lut_mask = 16'hA5AF;
defparam \cpu|pcplus4|p4[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X78_Y53_N10
cycloneiv_lcell_comb \cpu|pcplus4|p4[6]~8 (
// Equation(s):
// \cpu|pcplus4|p4[6]~8_combout  = (\cpu|ip|q [6] & (!\cpu|pcplus4|p4[5]~7  & VCC)) # (!\cpu|ip|q [6] & (\cpu|pcplus4|p4[5]~7  $ (GND)))
// \cpu|pcplus4|p4[6]~9  = CARRY((!\cpu|ip|q [6] & !\cpu|pcplus4|p4[5]~7 ))

	.dataa(\cpu|ip|q [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[5]~7 ),
	.combout(\cpu|pcplus4|p4[6]~8_combout ),
	.cout(\cpu|pcplus4|p4[6]~9 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[6]~8 .lut_mask = 16'h5A05;
defparam \cpu|pcplus4|p4[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X78_Y53_N12
cycloneiv_lcell_comb \cpu|pcplus4|p4[7]~10 (
// Equation(s):
// \cpu|pcplus4|p4[7]~10_combout  = (\cpu|ip|q [7] & ((\cpu|pcplus4|p4[6]~9 ) # (GND))) # (!\cpu|ip|q [7] & (!\cpu|pcplus4|p4[6]~9 ))
// \cpu|pcplus4|p4[7]~11  = CARRY((\cpu|ip|q [7]) # (!\cpu|pcplus4|p4[6]~9 ))

	.dataa(gnd),
	.datab(\cpu|ip|q [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[6]~9 ),
	.combout(\cpu|pcplus4|p4[7]~10_combout ),
	.cout(\cpu|pcplus4|p4[7]~11 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[7]~10 .lut_mask = 16'hC3CF;
defparam \cpu|pcplus4|p4[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y60_N18
cycloneiv_lcell_comb \cpu|cu|comb~1 (
// Equation(s):
// \cpu|cu|comb~1_combout  = (!\imem|irom|altsyncram_component|auto_generated|q_a [29] & (!\imem|irom|altsyncram_component|auto_generated|q_a [26] & !\imem|irom|altsyncram_component|auto_generated|q_a [28]))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [29]),
	.datab(gnd),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\cpu|cu|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|comb~1 .lut_mask = 16'h0005;
defparam \cpu|cu|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y61_N0
cycloneiv_lcell_comb \cpu|cu|pcsource[0]~1 (
// Equation(s):
// \cpu|cu|pcsource[0]~1_combout  = (\cpu|cu|comb~4_combout  & (!\imem|irom|altsyncram_component|auto_generated|q_a [28] & !\imem|irom|altsyncram_component|auto_generated|q_a [29]))

	.dataa(\cpu|cu|comb~4_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [28]),
	.datac(gnd),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\cpu|cu|pcsource[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|pcsource[0]~1 .lut_mask = 16'h0022;
defparam \cpu|cu|pcsource[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y60_N20
cycloneiv_lcell_comb \cpu|cu|comb~0 (
// Equation(s):
// \cpu|cu|comb~0_combout  = (!\imem|irom|altsyncram_component|auto_generated|q_a [31] & (!\imem|irom|altsyncram_component|auto_generated|q_a [27] & (!\imem|irom|altsyncram_component|auto_generated|q_a [4] & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [30])))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [27]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [4]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\cpu|cu|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|comb~0 .lut_mask = 16'h0001;
defparam \cpu|cu|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y60_N8
cycloneiv_lcell_comb \cpu|cu|i_jr~0 (
// Equation(s):
// \cpu|cu|i_jr~0_combout  = (!\imem|irom|altsyncram_component|auto_generated|q_a [5] & !\imem|irom|altsyncram_component|auto_generated|q_a [2])

	.dataa(gnd),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [5]),
	.datac(gnd),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\cpu|cu|i_jr~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|i_jr~0 .lut_mask = 16'h0033;
defparam \cpu|cu|i_jr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y60_N12
cycloneiv_lcell_comb \cpu|cu|pcsource[1]~3 (
// Equation(s):
// \cpu|cu|pcsource[1]~3_combout  = (!\imem|irom|altsyncram_component|auto_generated|q_a [1] & (\cpu|cu|comb~0_combout  & (!\imem|irom|altsyncram_component|auto_generated|q_a [0] & \cpu|cu|i_jr~0_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [1]),
	.datab(\cpu|cu|comb~0_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [0]),
	.datad(\cpu|cu|i_jr~0_combout ),
	.cin(gnd),
	.combout(\cpu|cu|pcsource[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|pcsource[1]~3 .lut_mask = 16'h0400;
defparam \cpu|cu|pcsource[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y60_N26
cycloneiv_lcell_comb \cpu|cu|pcsource[1]~4 (
// Equation(s):
// \cpu|cu|pcsource[1]~4_combout  = (\cpu|cu|pcsource[0]~1_combout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [3] & (\cpu|cu|comb~1_combout  & \cpu|cu|pcsource[1]~3_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [3]),
	.datab(\cpu|cu|comb~1_combout ),
	.datac(\cpu|cu|pcsource[0]~1_combout ),
	.datad(\cpu|cu|pcsource[1]~3_combout ),
	.cin(gnd),
	.combout(\cpu|cu|pcsource[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|pcsource[1]~4 .lut_mask = 16'hF8F0;
defparam \cpu|cu|pcsource[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y60_N0
cycloneiv_lcell_comb \cpu|cu|comb~6 (
// Equation(s):
// \cpu|cu|comb~6_combout  = (!\imem|irom|altsyncram_component|auto_generated|q_a [3] & (\cpu|cu|comb~0_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [5] & \cpu|cu|comb~1_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [3]),
	.datab(\cpu|cu|comb~0_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [5]),
	.datad(\cpu|cu|comb~1_combout ),
	.cin(gnd),
	.combout(\cpu|cu|comb~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|comb~6 .lut_mask = 16'h4000;
defparam \cpu|cu|comb~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y60_N10
cycloneiv_lcell_comb \cpu|cu|aluc[2]~2 (
// Equation(s):
// \cpu|cu|aluc[2]~2_combout  = ((\imem|irom|altsyncram_component|auto_generated|q_a [0] & ((\imem|irom|altsyncram_component|auto_generated|q_a [1]) # (!\imem|irom|altsyncram_component|auto_generated|q_a [2]))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [0] & ((\imem|irom|altsyncram_component|auto_generated|q_a [2]) # (!\imem|irom|altsyncram_component|auto_generated|q_a [1])))) # (!\cpu|cu|comb~6_combout )

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [0]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [2]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [1]),
	.datad(\cpu|cu|comb~6_combout ),
	.cin(gnd),
	.combout(\cpu|cu|aluc[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|aluc[2]~2 .lut_mask = 16'hE7FF;
defparam \cpu|cu|aluc[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y61_N24
cycloneiv_lcell_comb \cpu|cu|comb~4 (
// Equation(s):
// \cpu|cu|comb~4_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [27] & (!\imem|irom|altsyncram_component|auto_generated|q_a [30] & !\imem|irom|altsyncram_component|auto_generated|q_a [31]))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [27]),
	.datab(gnd),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [30]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\cpu|cu|comb~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|comb~4 .lut_mask = 16'h000A;
defparam \cpu|cu|comb~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y60_N14
cycloneiv_lcell_comb \cpu|cu|i_lui (
// Equation(s):
// \cpu|cu|i_lui~combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [28] & (\imem|irom|altsyncram_component|auto_generated|q_a [26] & (\imem|irom|altsyncram_component|auto_generated|q_a [29] & \cpu|cu|comb~4_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [28]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [29]),
	.datad(\cpu|cu|comb~4_combout ),
	.cin(gnd),
	.combout(\cpu|cu|i_lui~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|i_lui .lut_mask = 16'h8000;
defparam \cpu|cu|i_lui .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y60_N24
cycloneiv_lcell_comb \cpu|cu|aluc[2]~3 (
// Equation(s):
// \cpu|cu|aluc[2]~3_combout  = (\cpu|cu|aluc[2]~2_combout  & (!\cpu|cu|i_lui~combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [1]) # (!\cpu|cu|shift~1_combout ))))

	.dataa(\cpu|cu|shift~1_combout ),
	.datab(\cpu|cu|aluc[2]~2_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [1]),
	.datad(\cpu|cu|i_lui~combout ),
	.cin(gnd),
	.combout(\cpu|cu|aluc[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|aluc[2]~3 .lut_mask = 16'h004C;
defparam \cpu|cu|aluc[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y60_N14
cycloneiv_lcell_comb \cpu|cu|aluc[0]~5 (
// Equation(s):
// \cpu|cu|aluc[0]~5_combout  = (\cpu|cu|shift~1_combout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [2] & (!\imem|irom|altsyncram_component|auto_generated|q_a [1] & \cpu|cu|comb~6_combout )))

	.dataa(\cpu|cu|shift~1_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [2]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [1]),
	.datad(\cpu|cu|comb~6_combout ),
	.cin(gnd),
	.combout(\cpu|cu|aluc[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|aluc[0]~5 .lut_mask = 16'hAEAA;
defparam \cpu|cu|aluc[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y60_N2
cycloneiv_lcell_comb \cpu|al_unit|Mux29~15 (
// Equation(s):
// \cpu|al_unit|Mux29~15_combout  = (!\cpu|cu|aluc[2]~3_combout  & (\cpu|cu|aluc[0]~5_combout  & ((\cpu|cu|i_lui~combout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [0]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [0]),
	.datab(\cpu|cu|aluc[2]~3_combout ),
	.datac(\cpu|cu|aluc[0]~5_combout ),
	.datad(\cpu|cu|i_lui~combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux29~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux29~15 .lut_mask = 16'h3010;
defparam \cpu|al_unit|Mux29~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y60_N10
cycloneiv_lcell_comb \cpu|rf|Equal0~1 (
// Equation(s):
// \cpu|rf|Equal0~1_combout  = (\cpu|rf|Equal0~0_combout  & !\imem|irom|altsyncram_component|auto_generated|q_a [25])

	.dataa(gnd),
	.datab(\cpu|rf|Equal0~0_combout ),
	.datac(gnd),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\cpu|rf|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Equal0~1 .lut_mask = 16'h00CC;
defparam \cpu|rf|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y60_N28
cycloneiv_lcell_comb \cpu|alu_a|y[0]~0 (
// Equation(s):
// \cpu|alu_a|y[0]~0_combout  = (!\cpu|rf|Equal0~1_combout  & (((!\imem|irom|altsyncram_component|auto_generated|q_a [1] & \imem|irom|altsyncram_component|auto_generated|q_a [0])) # (!\cpu|cu|comb~2_combout )))

	.dataa(\cpu|cu|comb~2_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [1]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [0]),
	.datad(\cpu|rf|Equal0~1_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[0]~0 .lut_mask = 16'h0075;
defparam \cpu|alu_a|y[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y53_N16
cycloneiv_lcell_comb \cpu|rf|qa[16]~710 (
// Equation(s):
// \cpu|rf|qa[16]~710_combout  = (\cpu|rf|qa[16]~295_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [25]) # (!\cpu|rf|Equal0~0_combout )))

	.dataa(gnd),
	.datab(\cpu|rf|Equal0~0_combout ),
	.datac(\cpu|rf|qa[16]~295_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\cpu|rf|qa[16]~710_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[16]~710 .lut_mask = 16'hF030;
defparam \cpu|rf|qa[16]~710 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y55_N20
cycloneiv_lcell_comb \cpu|nextpc|Mux15~0 (
// Equation(s):
// \cpu|nextpc|Mux15~0_combout  = (\cpu|cu|pcsource[1]~4_combout  & (((\cpu|cu|pcsource[0]~2_combout ) # (\cpu|rf|qa[16]~710_combout )))) # (!\cpu|cu|pcsource[1]~4_combout  & (\cpu|pcplus4|p4[16]~28_combout  & (!\cpu|cu|pcsource[0]~2_combout )))

	.dataa(\cpu|pcplus4|p4[16]~28_combout ),
	.datab(\cpu|cu|pcsource[1]~4_combout ),
	.datac(\cpu|cu|pcsource[0]~2_combout ),
	.datad(\cpu|rf|qa[16]~710_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux15~0 .lut_mask = 16'hCEC2;
defparam \cpu|nextpc|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y55_N26
cycloneiv_lcell_comb \cpu|nextpc|Mux15~1 (
// Equation(s):
// \cpu|nextpc|Mux15~1_combout  = (\cpu|cu|pcsource[0]~2_combout  & ((\cpu|nextpc|Mux15~0_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [14]))) # (!\cpu|nextpc|Mux15~0_combout  & (!\cpu|br_adr|p4[16]~28_combout )))) # 
// (!\cpu|cu|pcsource[0]~2_combout  & (((!\cpu|nextpc|Mux15~0_combout ))))

	.dataa(\cpu|br_adr|p4[16]~28_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [14]),
	.datac(\cpu|cu|pcsource[0]~2_combout ),
	.datad(\cpu|nextpc|Mux15~0_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux15~1 .lut_mask = 16'h305F;
defparam \cpu|nextpc|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X57_Y0_N22
cycloneiv_io_ibuf \resetn~input (
	.i(resetn),
	.ibar(gnd),
	.o(\resetn~input_o ));
// synopsys translate_off
defparam \resetn~input .bus_hold = "false";
defparam \resetn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G28
cycloneiv_clkctrl \resetn~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\resetn~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\resetn~inputclkctrl_outclk ));
// synopsys translate_off
defparam \resetn~inputclkctrl .clock_type = "global clock";
defparam \resetn~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X76_Y55_N27
dffeas \cpu|ip|q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|nextpc|Mux15~1_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[16] .is_wysiwyg = "true";
defparam \cpu|ip|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y53_N16
cycloneiv_lcell_comb \cpu|pcplus4|p4[9]~14 (
// Equation(s):
// \cpu|pcplus4|p4[9]~14_combout  = (\cpu|ip|q [9] & ((\cpu|pcplus4|p4[8]~13 ) # (GND))) # (!\cpu|ip|q [9] & (!\cpu|pcplus4|p4[8]~13 ))
// \cpu|pcplus4|p4[9]~15  = CARRY((\cpu|ip|q [9]) # (!\cpu|pcplus4|p4[8]~13 ))

	.dataa(\cpu|ip|q [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[8]~13 ),
	.combout(\cpu|pcplus4|p4[9]~14_combout ),
	.cout(\cpu|pcplus4|p4[9]~15 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[9]~14 .lut_mask = 16'hA5AF;
defparam \cpu|pcplus4|p4[9]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X78_Y53_N18
cycloneiv_lcell_comb \cpu|pcplus4|p4[10]~16 (
// Equation(s):
// \cpu|pcplus4|p4[10]~16_combout  = (\cpu|ip|q [10] & (!\cpu|pcplus4|p4[9]~15  & VCC)) # (!\cpu|ip|q [10] & (\cpu|pcplus4|p4[9]~15  $ (GND)))
// \cpu|pcplus4|p4[10]~17  = CARRY((!\cpu|ip|q [10] & !\cpu|pcplus4|p4[9]~15 ))

	.dataa(\cpu|ip|q [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[9]~15 ),
	.combout(\cpu|pcplus4|p4[10]~16_combout ),
	.cout(\cpu|pcplus4|p4[10]~17 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[10]~16 .lut_mask = 16'h5A05;
defparam \cpu|pcplus4|p4[10]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X78_Y53_N20
cycloneiv_lcell_comb \cpu|pcplus4|p4[11]~18 (
// Equation(s):
// \cpu|pcplus4|p4[11]~18_combout  = (\cpu|ip|q [11] & ((\cpu|pcplus4|p4[10]~17 ) # (GND))) # (!\cpu|ip|q [11] & (!\cpu|pcplus4|p4[10]~17 ))
// \cpu|pcplus4|p4[11]~19  = CARRY((\cpu|ip|q [11]) # (!\cpu|pcplus4|p4[10]~17 ))

	.dataa(\cpu|ip|q [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[10]~17 ),
	.combout(\cpu|pcplus4|p4[11]~18_combout ),
	.cout(\cpu|pcplus4|p4[11]~19 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[11]~18 .lut_mask = 16'hA5AF;
defparam \cpu|pcplus4|p4[11]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N4
cycloneiv_lcell_comb \cpu|br_adr|p4[3]~2 (
// Equation(s):
// \cpu|br_adr|p4[3]~2_combout  = (\cpu|pcplus4|p4[3]~2_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [1] & (\cpu|br_adr|p4[2]~1  & VCC)) # (!\imem|irom|altsyncram_component|auto_generated|q_a [1] & (!\cpu|br_adr|p4[2]~1 )))) # 
// (!\cpu|pcplus4|p4[3]~2_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [1] & (!\cpu|br_adr|p4[2]~1 )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [1] & ((\cpu|br_adr|p4[2]~1 ) # (GND)))))
// \cpu|br_adr|p4[3]~3  = CARRY((\cpu|pcplus4|p4[3]~2_combout  & (!\imem|irom|altsyncram_component|auto_generated|q_a [1] & !\cpu|br_adr|p4[2]~1 )) # (!\cpu|pcplus4|p4[3]~2_combout  & ((!\cpu|br_adr|p4[2]~1 ) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(\cpu|pcplus4|p4[3]~2_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[2]~1 ),
	.combout(\cpu|br_adr|p4[3]~2_combout ),
	.cout(\cpu|br_adr|p4[3]~3 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[3]~2 .lut_mask = 16'h9617;
defparam \cpu|br_adr|p4[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N18
cycloneiv_lcell_comb \cpu|br_adr|p4[10]~16 (
// Equation(s):
// \cpu|br_adr|p4[10]~16_combout  = ((\imem|irom|altsyncram_component|auto_generated|q_a [8] $ (\cpu|pcplus4|p4[10]~16_combout  $ (!\cpu|br_adr|p4[9]~15 )))) # (GND)
// \cpu|br_adr|p4[10]~17  = CARRY((\imem|irom|altsyncram_component|auto_generated|q_a [8] & ((\cpu|pcplus4|p4[10]~16_combout ) # (!\cpu|br_adr|p4[9]~15 ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [8] & (\cpu|pcplus4|p4[10]~16_combout  & 
// !\cpu|br_adr|p4[9]~15 )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [8]),
	.datab(\cpu|pcplus4|p4[10]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[9]~15 ),
	.combout(\cpu|br_adr|p4[10]~16_combout ),
	.cout(\cpu|br_adr|p4[10]~17 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[10]~16 .lut_mask = 16'h698E;
defparam \cpu|br_adr|p4[10]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N22
cycloneiv_lcell_comb \cpu|br_adr|p4[12]~20 (
// Equation(s):
// \cpu|br_adr|p4[12]~20_combout  = ((\cpu|pcplus4|p4[12]~20_combout  $ (\imem|irom|altsyncram_component|auto_generated|q_a [10] $ (!\cpu|br_adr|p4[11]~19 )))) # (GND)
// \cpu|br_adr|p4[12]~21  = CARRY((\cpu|pcplus4|p4[12]~20_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [10]) # (!\cpu|br_adr|p4[11]~19 ))) # (!\cpu|pcplus4|p4[12]~20_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [10] & 
// !\cpu|br_adr|p4[11]~19 )))

	.dataa(\cpu|pcplus4|p4[12]~20_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[11]~19 ),
	.combout(\cpu|br_adr|p4[12]~20_combout ),
	.cout(\cpu|br_adr|p4[12]~21 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[12]~20 .lut_mask = 16'h698E;
defparam \cpu|br_adr|p4[12]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y87_N16
cycloneiv_lcell_comb \dmem|dmem_clk (
// Equation(s):
// \dmem|dmem_clk~combout  = LCELL((\mem_clk~input_o  & !\clock~input_o ))

	.dataa(\mem_clk~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\clock~input_o ),
	.cin(gnd),
	.combout(\dmem|dmem_clk~combout ),
	.cout());
// synopsys translate_off
defparam \dmem|dmem_clk .lut_mask = 16'h00AA;
defparam \dmem|dmem_clk .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneiv_clkctrl \dmem|dmem_clk~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\dmem|dmem_clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\dmem|dmem_clk~clkctrl_outclk ));
// synopsys translate_off
defparam \dmem|dmem_clk~clkctrl .clock_type = "global clock";
defparam \dmem|dmem_clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X79_Y61_N16
cycloneiv_lcell_comb \cpu|rf|Equal1~0 (
// Equation(s):
// \cpu|rf|Equal1~0_combout  = (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [16])))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Equal1~0 .lut_mask = 16'h0001;
defparam \cpu|rf|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y62_N0
cycloneiv_lcell_comb \cpu|rf|qb[0]~386 (
// Equation(s):
// \cpu|rf|qb[0]~386_combout  = (\cpu|rf|qb[0]~105_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(\cpu|rf|qb[0]~105_combout ),
	.datab(\cpu|rf|Equal1~0_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|qb[0]~386_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~386 .lut_mask = 16'hA2A2;
defparam \cpu|rf|qb[0]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y61_N0
cycloneiv_lcell_comb \cpu|rf|Equal1~1 (
// Equation(s):
// \cpu|rf|Equal1~1_combout  = (!\imem|irom|altsyncram_component|auto_generated|q_a [20] & \cpu|rf|Equal1~0_combout )

	.dataa(gnd),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datac(gnd),
	.datad(\cpu|rf|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cpu|rf|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Equal1~1 .lut_mask = 16'h3300;
defparam \cpu|rf|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y57_N12
cycloneiv_lcell_comb \cpu|rf|qb[2]~75 (
// Equation(s):
// \cpu|rf|qb[2]~75_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [20]) # ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & \imem|irom|altsyncram_component|auto_generated|q_a [19]))

	.dataa(gnd),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[2]~75_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~75 .lut_mask = 16'hFCF0;
defparam \cpu|rf|qb[2]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y60_N6
cycloneiv_lcell_comb \cpu|al_unit|Mux26~1 (
// Equation(s):
// \cpu|al_unit|Mux26~1_combout  = (\cpu|alu_a|y[3]~5_combout ) # (!\cpu|al_unit|Mux29~16_combout )

	.dataa(\cpu|alu_a|y[3]~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|al_unit|Mux29~16_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux26~1 .lut_mask = 16'hAAFF;
defparam \cpu|al_unit|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y61_N16
cycloneiv_lcell_comb \cpu|cu|comb~3 (
// Equation(s):
// \cpu|cu|comb~3_combout  = (!\imem|irom|altsyncram_component|auto_generated|q_a [27] & (!\imem|irom|altsyncram_component|auto_generated|q_a [30] & !\imem|irom|altsyncram_component|auto_generated|q_a [31]))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [27]),
	.datab(gnd),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [30]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\cpu|cu|comb~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|comb~3 .lut_mask = 16'h0005;
defparam \cpu|cu|comb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y61_N4
cycloneiv_lcell_comb \cpu|cu|pcsource[0]~0 (
// Equation(s):
// \cpu|cu|pcsource[0]~0_combout  = (!\imem|irom|altsyncram_component|auto_generated|q_a [29] & (\imem|irom|altsyncram_component|auto_generated|q_a [28] & \cpu|cu|comb~3_combout ))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [29]),
	.datab(gnd),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [28]),
	.datad(\cpu|cu|comb~3_combout ),
	.cin(gnd),
	.combout(\cpu|cu|pcsource[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|pcsource[0]~0 .lut_mask = 16'h5000;
defparam \cpu|cu|pcsource[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y61_N8
cycloneiv_lcell_comb \cpu|cu|wmem~0 (
// Equation(s):
// \cpu|cu|wmem~0_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [27] & (!\imem|irom|altsyncram_component|auto_generated|q_a [28] & (!\imem|irom|altsyncram_component|auto_generated|q_a [30] & \imem|irom|altsyncram_component|auto_generated|q_a 
// [26])))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [27]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [28]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [30]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\cpu|cu|wmem~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|wmem~0 .lut_mask = 16'h0200;
defparam \cpu|cu|wmem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y61_N10
cycloneiv_lcell_comb \cpu|cu|sext~0 (
// Equation(s):
// \cpu|cu|sext~0_combout  = (!\imem|irom|altsyncram_component|auto_generated|q_a [26] & (!\imem|irom|altsyncram_component|auto_generated|q_a [28] & (\imem|irom|altsyncram_component|auto_generated|q_a [29] & \cpu|cu|comb~3_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [28]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [29]),
	.datad(\cpu|cu|comb~3_combout ),
	.cin(gnd),
	.combout(\cpu|cu|sext~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|sext~0 .lut_mask = 16'h1000;
defparam \cpu|cu|sext~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y61_N28
cycloneiv_lcell_comb \cpu|cu|aluimm~1 (
// Equation(s):
// \cpu|cu|aluimm~1_combout  = (!\cpu|cu|sext~0_combout  & ((!\cpu|cu|wmem~0_combout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [31])))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.datab(gnd),
	.datac(\cpu|cu|wmem~0_combout ),
	.datad(\cpu|cu|sext~0_combout ),
	.cin(gnd),
	.combout(\cpu|cu|aluimm~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|aluimm~1 .lut_mask = 16'h005F;
defparam \cpu|cu|aluimm~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y61_N22
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~6 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~6_combout  = (\cpu|cu|aluimm~2_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [15] & ((\cpu|cu|pcsource[0]~0_combout ) # (!\cpu|cu|aluimm~1_combout ))))

	.dataa(\cpu|cu|aluimm~2_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|cu|pcsource[0]~0_combout ),
	.datad(\cpu|cu|aluimm~1_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~6 .lut_mask = 16'h8088;
defparam \cpu|al_unit|ShiftRight0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y59_N26
cycloneiv_lcell_comb \cpu|link|y[5]~0 (
// Equation(s):
// \cpu|link|y[5]~0_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [29]) # (!\cpu|cu|wmem~0_combout )

	.dataa(gnd),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [29]),
	.datac(gnd),
	.datad(\cpu|cu|wmem~0_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[5]~0 .lut_mask = 16'hCCFF;
defparam \cpu|link|y[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y59_N20
cycloneiv_lcell_comb \cpu|cu|jal~0 (
// Equation(s):
// \cpu|cu|jal~0_combout  = (!\imem|irom|altsyncram_component|auto_generated|q_a [31] & (!\imem|irom|altsyncram_component|auto_generated|q_a [29] & \cpu|cu|wmem~0_combout ))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [29]),
	.datac(gnd),
	.datad(\cpu|cu|wmem~0_combout ),
	.cin(gnd),
	.combout(\cpu|cu|jal~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|jal~0 .lut_mask = 16'h1100;
defparam \cpu|cu|jal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y56_N8
cycloneiv_lcell_comb \cpu|link|y[2]~60 (
// Equation(s):
// \cpu|link|y[2]~60_combout  = (\cpu|al_unit|Mux29~17_combout  & ((\cpu|link|y[5]~0_combout ) # ((\cpu|pcplus4|p4[2]~0_combout  & \cpu|cu|jal~0_combout )))) # (!\cpu|al_unit|Mux29~17_combout  & (((\cpu|pcplus4|p4[2]~0_combout  & \cpu|cu|jal~0_combout ))))

	.dataa(\cpu|al_unit|Mux29~17_combout ),
	.datab(\cpu|link|y[5]~0_combout ),
	.datac(\cpu|pcplus4|p4[2]~0_combout ),
	.datad(\cpu|cu|jal~0_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[2]~60_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[2]~60 .lut_mask = 16'hF888;
defparam \cpu|link|y[2]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X95_Y0_N1
cycloneiv_io_ibuf \in_port0[2]~input (
	.i(in_port0[2]),
	.ibar(gnd),
	.o(\in_port0[2]~input_o ));
// synopsys translate_off
defparam \in_port0[2]~input .bus_hold = "false";
defparam \in_port0[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X96_Y55_N29
dffeas \dmem|io_input_reg|in_reg0[2] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\in_port0[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg0[2] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg0[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y27_N8
cycloneiv_io_ibuf \in_port1[2]~input (
	.i(in_port1[2]),
	.ibar(gnd),
	.o(\in_port1[2]~input_o ));
// synopsys translate_off
defparam \in_port1[2]~input .bus_hold = "false";
defparam \in_port1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X97_Y55_N1
dffeas \dmem|io_input_reg|in_reg1[2] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\in_port1[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg1[2] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y61_N26
cycloneiv_lcell_comb \cpu|cu|aluimm~0 (
// Equation(s):
// \cpu|cu|aluimm~0_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [26] & (\imem|irom|altsyncram_component|auto_generated|q_a [28] & (\imem|irom|altsyncram_component|auto_generated|q_a [29] & \cpu|cu|comb~3_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [28]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [29]),
	.datad(\cpu|cu|comb~3_combout ),
	.cin(gnd),
	.combout(\cpu|cu|aluimm~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|aluimm~0 .lut_mask = 16'h8000;
defparam \cpu|cu|aluimm~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y61_N30
cycloneiv_lcell_comb \cpu|cu|aluimm~2 (
// Equation(s):
// \cpu|cu|aluimm~2_combout  = (\cpu|cu|comb~5_combout ) # ((\cpu|cu|aluimm~0_combout ) # (!\cpu|cu|aluimm~1_combout ))

	.dataa(\cpu|cu|comb~5_combout ),
	.datab(gnd),
	.datac(\cpu|cu|aluimm~0_combout ),
	.datad(\cpu|cu|aluimm~1_combout ),
	.cin(gnd),
	.combout(\cpu|cu|aluimm~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|aluimm~2 .lut_mask = 16'hFAFF;
defparam \cpu|cu|aluimm~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y58_N12
cycloneiv_lcell_comb \cpu|alu_b|y[3]~14 (
// Equation(s):
// \cpu|alu_b|y[3]~14_combout  = (\cpu|cu|aluimm~2_combout  & (((\imem|irom|altsyncram_component|auto_generated|q_a [3])))) # (!\cpu|cu|aluimm~2_combout  & (\cpu|rf|qb[3]~365_combout  & (!\cpu|rf|Equal1~1_combout )))

	.dataa(\cpu|rf|qb[3]~365_combout ),
	.datab(\cpu|rf|Equal1~1_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [3]),
	.datad(\cpu|cu|aluimm~2_combout ),
	.cin(gnd),
	.combout(\cpu|alu_b|y[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_b|y[3]~14 .lut_mask = 16'hF022;
defparam \cpu|alu_b|y[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y60_N18
cycloneiv_lcell_comb \cpu|rf|qa[4]~66 (
// Equation(s):
// \cpu|rf|qa[4]~66_combout  = (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & \imem|irom|altsyncram_component|auto_generated|q_a [22])

	.dataa(gnd),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|qa[4]~66_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~66 .lut_mask = 16'h3030;
defparam \cpu|rf|qa[4]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y55_N24
cycloneiv_lcell_comb \cpu|link|y[3]~64 (
// Equation(s):
// \cpu|link|y[3]~64_combout  = (\cpu|link|y[5]~0_combout  & ((\cpu|al_unit|Mux28~8_combout ) # ((\cpu|pcplus4|p4[3]~2_combout  & \cpu|cu|jal~0_combout )))) # (!\cpu|link|y[5]~0_combout  & (\cpu|pcplus4|p4[3]~2_combout  & ((\cpu|cu|jal~0_combout ))))

	.dataa(\cpu|link|y[5]~0_combout ),
	.datab(\cpu|pcplus4|p4[3]~2_combout ),
	.datac(\cpu|al_unit|Mux28~8_combout ),
	.datad(\cpu|cu|jal~0_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[3]~64_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[3]~64 .lut_mask = 16'hECA0;
defparam \cpu|link|y[3]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y60_N6
cycloneiv_lcell_comb \cpu|cu|comb~2 (
// Equation(s):
// \cpu|cu|comb~2_combout  = (!\imem|irom|altsyncram_component|auto_generated|q_a [3] & (\cpu|cu|comb~0_combout  & (\cpu|cu|i_jr~0_combout  & \cpu|cu|comb~1_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [3]),
	.datab(\cpu|cu|comb~0_combout ),
	.datac(\cpu|cu|i_jr~0_combout ),
	.datad(\cpu|cu|comb~1_combout ),
	.cin(gnd),
	.combout(\cpu|cu|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|comb~2 .lut_mask = 16'h4000;
defparam \cpu|cu|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y60_N16
cycloneiv_lcell_comb \cpu|cu|shift~0 (
// Equation(s):
// \cpu|cu|shift~0_combout  = (\cpu|cu|comb~2_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [1]) # (!\imem|irom|altsyncram_component|auto_generated|q_a [0])))

	.dataa(gnd),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [1]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [0]),
	.datad(\cpu|cu|comb~2_combout ),
	.cin(gnd),
	.combout(\cpu|cu|shift~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|shift~0 .lut_mask = 16'hCF00;
defparam \cpu|cu|shift~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y60_N16
cycloneiv_lcell_comb \cpu|alu_a|y[0]~1 (
// Equation(s):
// \cpu|alu_a|y[0]~1_combout  = (\cpu|cu|shift~0_combout  & (((\imem|irom|altsyncram_component|auto_generated|q_a [6])))) # (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~1_combout  & ((\cpu|rf|qa[0]~615_combout ))))

	.dataa(\cpu|rf|Equal0~1_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [6]),
	.datac(\cpu|cu|shift~0_combout ),
	.datad(\cpu|rf|qa[0]~615_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[0]~1 .lut_mask = 16'hC5C0;
defparam \cpu|alu_a|y[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y60_N30
cycloneiv_lcell_comb \cpu|cu|aluc[3]~6 (
// Equation(s):
// \cpu|cu|aluc[3]~6_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [0] & (\imem|irom|altsyncram_component|auto_generated|q_a [1] & \cpu|cu|comb~2_combout ))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [0]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [1]),
	.datac(gnd),
	.datad(\cpu|cu|comb~2_combout ),
	.cin(gnd),
	.combout(\cpu|cu|aluc[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|aluc[3]~6 .lut_mask = 16'h8800;
defparam \cpu|cu|aluc[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y60_N4
cycloneiv_lcell_comb \cpu|cu|aluc[1]~0 (
// Equation(s):
// \cpu|cu|aluc[1]~0_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [1] & (\imem|irom|altsyncram_component|auto_generated|q_a [2] & (\cpu|cu|comb~6_combout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [1] & 
// (((\cpu|cu|comb~2_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [2]),
	.datab(\cpu|cu|comb~6_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [1]),
	.datad(\cpu|cu|comb~2_combout ),
	.cin(gnd),
	.combout(\cpu|cu|aluc[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|aluc[1]~0 .lut_mask = 16'h8F80;
defparam \cpu|cu|aluc[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y60_N0
cycloneiv_lcell_comb \cpu|cu|aluc[2]~1 (
// Equation(s):
// \cpu|cu|aluc[2]~1_combout  = (!\cpu|cu|i_lui~combout  & (((\imem|irom|altsyncram_component|auto_generated|q_a [0]) # (!\cpu|cu|comb~2_combout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [1])))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [1]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [0]),
	.datac(\cpu|cu|i_lui~combout ),
	.datad(\cpu|cu|comb~2_combout ),
	.cin(gnd),
	.combout(\cpu|cu|aluc[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|aluc[2]~1 .lut_mask = 16'h0D0F;
defparam \cpu|cu|aluc[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y60_N28
cycloneiv_lcell_comb \cpu|cu|aluc[1]~4 (
// Equation(s):
// \cpu|cu|aluc[1]~4_combout  = ((!\imem|irom|altsyncram_component|auto_generated|q_a [0] & \cpu|cu|aluc[1]~0_combout )) # (!\cpu|cu|aluc[2]~1_combout )

	.dataa(gnd),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [0]),
	.datac(\cpu|cu|aluc[1]~0_combout ),
	.datad(\cpu|cu|aluc[2]~1_combout ),
	.cin(gnd),
	.combout(\cpu|cu|aluc[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|aluc[1]~4 .lut_mask = 16'h30FF;
defparam \cpu|cu|aluc[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y56_N14
cycloneiv_lcell_comb \cpu|al_unit|Mux16~0 (
// Equation(s):
// \cpu|al_unit|Mux16~0_combout  = (!\cpu|al_unit|ShiftLeft0~13_combout  & (\cpu|cu|aluc[0]~5_combout  & (!\cpu|cu|aluc[2]~3_combout  & \cpu|cu|aluc[1]~4_combout )))

	.dataa(\cpu|al_unit|ShiftLeft0~13_combout ),
	.datab(\cpu|cu|aluc[0]~5_combout ),
	.datac(\cpu|cu|aluc[2]~3_combout ),
	.datad(\cpu|cu|aluc[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux16~0 .lut_mask = 16'h0400;
defparam \cpu|al_unit|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y60_N22
cycloneiv_lcell_comb \cpu|al_unit|Mux29~0 (
// Equation(s):
// \cpu|al_unit|Mux29~0_combout  = (\cpu|cu|aluc[1]~0_combout  & (!\imem|irom|altsyncram_component|auto_generated|q_a [0] & (\cpu|cu|aluc[2]~2_combout  & \cpu|cu|aluc[2]~1_combout )))

	.dataa(\cpu|cu|aluc[1]~0_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [0]),
	.datac(\cpu|cu|aluc[2]~2_combout ),
	.datad(\cpu|cu|aluc[2]~1_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux29~0 .lut_mask = 16'h2000;
defparam \cpu|al_unit|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y60_N12
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~19 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~19_combout  = (!\cpu|alu_a|y[3]~5_combout  & !\cpu|alu_a|y[2]~3_combout )

	.dataa(\cpu|alu_a|y[3]~5_combout ),
	.datab(gnd),
	.datac(\cpu|alu_a|y[2]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~19 .lut_mask = 16'h0505;
defparam \cpu|al_unit|ShiftLeft0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y57_N18
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~24 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~24_combout  = (\cpu|alu_a|y[0]~1_combout  & (\cpu|alu_b|y[4]~9_combout )) # (!\cpu|alu_a|y[0]~1_combout  & ((\cpu|alu_b|y[3]~14_combout )))

	.dataa(gnd),
	.datab(\cpu|alu_b|y[4]~9_combout ),
	.datac(\cpu|alu_a|y[0]~1_combout ),
	.datad(\cpu|alu_b|y[3]~14_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~24 .lut_mask = 16'hCFC0;
defparam \cpu|al_unit|ShiftRight1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y60_N6
cycloneiv_lcell_comb \cpu|cu|wreg~1 (
// Equation(s):
// \cpu|cu|wreg~1_combout  = (\cpu|cu|comb~6_combout  & (((!\imem|irom|altsyncram_component|auto_generated|q_a [1] & \imem|irom|altsyncram_component|auto_generated|q_a [2])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [0])))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [1]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [0]),
	.datac(\cpu|cu|comb~6_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\cpu|cu|wreg~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|wreg~1 .lut_mask = 16'h7030;
defparam \cpu|cu|wreg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y61_N18
cycloneiv_lcell_comb \cpu|cu|wreg~2 (
// Equation(s):
// \cpu|cu|wreg~2_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [29] & (\cpu|cu|comb~3_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [28]) # (!\imem|irom|altsyncram_component|auto_generated|q_a [26]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [28]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [29]),
	.datad(\cpu|cu|comb~3_combout ),
	.cin(gnd),
	.combout(\cpu|cu|wreg~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|wreg~2 .lut_mask = 16'hD000;
defparam \cpu|cu|wreg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y61_N6
cycloneiv_lcell_comb \cpu|cu|comb~5 (
// Equation(s):
// \cpu|cu|comb~5_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [29] & (\imem|irom|altsyncram_component|auto_generated|q_a [28] & \cpu|cu|comb~4_combout ))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [29]),
	.datab(gnd),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [28]),
	.datad(\cpu|cu|comb~4_combout ),
	.cin(gnd),
	.combout(\cpu|cu|comb~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|comb~5 .lut_mask = 16'hA000;
defparam \cpu|cu|comb~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y61_N20
cycloneiv_lcell_comb \cpu|cu|wreg~3 (
// Equation(s):
// \cpu|cu|wreg~3_combout  = (\cpu|cu|wreg~2_combout ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [26] & \cpu|cu|comb~5_combout ))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.datab(\cpu|cu|wreg~2_combout ),
	.datac(gnd),
	.datad(\cpu|cu|comb~5_combout ),
	.cin(gnd),
	.combout(\cpu|cu|wreg~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|wreg~3 .lut_mask = 16'hDDCC;
defparam \cpu|cu|wreg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y60_N0
cycloneiv_lcell_comb \cpu|cu|wreg~4 (
// Equation(s):
// \cpu|cu|wreg~4_combout  = (\cpu|cu|wreg~0_combout ) # (((\cpu|cu|wreg~1_combout ) # (\cpu|cu|wreg~3_combout )) # (!\cpu|link|y[5]~0_combout ))

	.dataa(\cpu|cu|wreg~0_combout ),
	.datab(\cpu|link|y[5]~0_combout ),
	.datac(\cpu|cu|wreg~1_combout ),
	.datad(\cpu|cu|wreg~3_combout ),
	.cin(gnd),
	.combout(\cpu|cu|wreg~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|wreg~4 .lut_mask = 16'hFFFB;
defparam \cpu|cu|wreg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y63_N6
cycloneiv_lcell_comb \cpu|wn[0] (
// Equation(s):
// \cpu|wn [0] = (\cpu|cu|jal~0_combout ) # ((\cpu|cu|regrt~1_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [16])) # (!\cpu|cu|regrt~1_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [11]))))

	.dataa(\cpu|cu|regrt~1_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [11]),
	.datad(\cpu|cu|jal~0_combout ),
	.cin(gnd),
	.combout(\cpu|wn [0]),
	.cout());
// synopsys translate_off
defparam \cpu|wn[0] .lut_mask = 16'hFFD8;
defparam \cpu|wn[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y66_N28
cycloneiv_lcell_comb \cpu|rf|Decoder0~2 (
// Equation(s):
// \cpu|rf|Decoder0~2_combout  = (\cpu|wn [2] & (\cpu|cu|wreg~4_combout  & \cpu|wn [0]))

	.dataa(\cpu|wn [2]),
	.datab(\cpu|cu|wreg~4_combout ),
	.datac(gnd),
	.datad(\cpu|wn [0]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~2 .lut_mask = 16'h8800;
defparam \cpu|rf|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y61_N14
cycloneiv_lcell_comb \cpu|cu|sext~1 (
// Equation(s):
// \cpu|cu|sext~1_combout  = (!\imem|irom|altsyncram_component|auto_generated|q_a [30] & (\imem|irom|altsyncram_component|auto_generated|q_a [29] & (!\imem|irom|altsyncram_component|auto_generated|q_a [27] & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [31])))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [30]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [29]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [27]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\cpu|cu|sext~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|sext~1 .lut_mask = 16'h0004;
defparam \cpu|cu|sext~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y61_N14
cycloneiv_lcell_comb \cpu|cu|regrt~0 (
// Equation(s):
// \cpu|cu|regrt~0_combout  = (\cpu|cu|comb~5_combout ) # ((\cpu|cu|sext~1_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [28]) # (!\imem|irom|altsyncram_component|auto_generated|q_a [26]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.datab(\cpu|cu|comb~5_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [28]),
	.datad(\cpu|cu|sext~1_combout ),
	.cin(gnd),
	.combout(\cpu|cu|regrt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|regrt~0 .lut_mask = 16'hFDCC;
defparam \cpu|cu|regrt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y61_N12
cycloneiv_lcell_comb \cpu|cu|regrt~1 (
// Equation(s):
// \cpu|cu|regrt~1_combout  = (\cpu|cu|regrt~0_combout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [31] & (\cpu|cu|wmem~0_combout  & !\imem|irom|altsyncram_component|auto_generated|q_a [29])))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.datab(\cpu|cu|wmem~0_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [29]),
	.datad(\cpu|cu|regrt~0_combout ),
	.cin(gnd),
	.combout(\cpu|cu|regrt~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|regrt~1 .lut_mask = 16'hFF08;
defparam \cpu|cu|regrt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y60_N30
cycloneiv_lcell_comb \cpu|wn[4] (
// Equation(s):
// \cpu|wn [4] = (\cpu|cu|jal~0_combout ) # ((\cpu|cu|regrt~1_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [20])) # (!\cpu|cu|regrt~1_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datab(\cpu|cu|jal~0_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [15]),
	.datad(\cpu|cu|regrt~1_combout ),
	.cin(gnd),
	.combout(\cpu|wn [4]),
	.cout());
// synopsys translate_off
defparam \cpu|wn[4] .lut_mask = 16'hEEFC;
defparam \cpu|wn[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y65_N20
cycloneiv_lcell_comb \cpu|wn[3] (
// Equation(s):
// \cpu|wn [3] = (\cpu|cu|jal~0_combout ) # ((\cpu|cu|regrt~1_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [19])) # (!\cpu|cu|regrt~1_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [14]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [14]),
	.datac(\cpu|cu|jal~0_combout ),
	.datad(\cpu|cu|regrt~1_combout ),
	.cin(gnd),
	.combout(\cpu|wn [3]),
	.cout());
// synopsys translate_off
defparam \cpu|wn[3] .lut_mask = 16'hFAFC;
defparam \cpu|wn[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y66_N10
cycloneiv_lcell_comb \cpu|rf|Decoder0~37 (
// Equation(s):
// \cpu|rf|Decoder0~37_combout  = (\cpu|wn [1] & (\cpu|rf|Decoder0~2_combout  & (!\cpu|wn [4] & \cpu|wn [3])))

	.dataa(\cpu|wn [1]),
	.datab(\cpu|rf|Decoder0~2_combout ),
	.datac(\cpu|wn [4]),
	.datad(\cpu|wn [3]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~37 .lut_mask = 16'h0800;
defparam \cpu|rf|Decoder0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y56_N29
dffeas \cpu|rf|register[15][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[2]~61_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y58_N26
cycloneiv_lcell_comb \cpu|rf|register[14][2]~feeder (
// Equation(s):
// \cpu|rf|register[14][2]~feeder_combout  = \cpu|link|y[2]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[2]~61_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[14][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[14][2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[14][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y65_N18
cycloneiv_lcell_comb \cpu|wn[2] (
// Equation(s):
// \cpu|wn [2] = (\cpu|cu|jal~0_combout ) # ((\cpu|cu|regrt~1_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [18]))) # (!\cpu|cu|regrt~1_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [13])))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [13]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|cu|jal~0_combout ),
	.datad(\cpu|cu|regrt~1_combout ),
	.cin(gnd),
	.combout(\cpu|wn [2]),
	.cout());
// synopsys translate_off
defparam \cpu|wn[2] .lut_mask = 16'hFCFA;
defparam \cpu|wn[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y65_N4
cycloneiv_lcell_comb \cpu|rf|Decoder0~28 (
// Equation(s):
// \cpu|rf|Decoder0~28_combout  = (\cpu|cu|wreg~4_combout  & (!\cpu|wn [0] & \cpu|wn [2]))

	.dataa(gnd),
	.datab(\cpu|cu|wreg~4_combout ),
	.datac(\cpu|wn [0]),
	.datad(\cpu|wn [2]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~28 .lut_mask = 16'h0C00;
defparam \cpu|rf|Decoder0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y65_N0
cycloneiv_lcell_comb \cpu|rf|Decoder0~35 (
// Equation(s):
// \cpu|rf|Decoder0~35_combout  = (\cpu|wn [1] & (\cpu|wn [3] & (\cpu|rf|Decoder0~28_combout  & !\cpu|wn [4])))

	.dataa(\cpu|wn [1]),
	.datab(\cpu|wn [3]),
	.datac(\cpu|rf|Decoder0~28_combout ),
	.datad(\cpu|wn [4]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~35 .lut_mask = 16'h0080;
defparam \cpu|rf|Decoder0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y58_N27
dffeas \cpu|rf|register[14][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[14][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y57_N18
cycloneiv_lcell_comb \cpu|rf|register[13][2]~feeder (
// Equation(s):
// \cpu|rf|register[13][2]~feeder_combout  = \cpu|link|y[2]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[2]~61_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[13][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[13][2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[13][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y64_N10
cycloneiv_lcell_comb \cpu|wn[1] (
// Equation(s):
// \cpu|wn [1] = (\cpu|cu|jal~0_combout ) # ((\cpu|cu|regrt~1_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [17]))) # (!\cpu|cu|regrt~1_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [12])))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [12]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|cu|regrt~1_combout ),
	.datad(\cpu|cu|jal~0_combout ),
	.cin(gnd),
	.combout(\cpu|wn [1]),
	.cout());
// synopsys translate_off
defparam \cpu|wn[1] .lut_mask = 16'hFFCA;
defparam \cpu|wn[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y64_N22
cycloneiv_lcell_comb \cpu|rf|Decoder0~34 (
// Equation(s):
// \cpu|rf|Decoder0~34_combout  = (\cpu|rf|Decoder0~2_combout  & (\cpu|wn [3] & (!\cpu|wn [1] & !\cpu|wn [4])))

	.dataa(\cpu|rf|Decoder0~2_combout ),
	.datab(\cpu|wn [3]),
	.datac(\cpu|wn [1]),
	.datad(\cpu|wn [4]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~34 .lut_mask = 16'h0008;
defparam \cpu|rf|Decoder0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y57_N19
dffeas \cpu|rf|register[13][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[13][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y58_N20
cycloneiv_lcell_comb \cpu|rf|register[12][2]~feeder (
// Equation(s):
// \cpu|rf|register[12][2]~feeder_combout  = \cpu|link|y[2]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[2]~61_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[12][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[12][2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[12][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y65_N22
cycloneiv_lcell_comb \cpu|rf|Decoder0~36 (
// Equation(s):
// \cpu|rf|Decoder0~36_combout  = (!\cpu|wn [1] & (\cpu|wn [3] & (\cpu|rf|Decoder0~28_combout  & !\cpu|wn [4])))

	.dataa(\cpu|wn [1]),
	.datab(\cpu|wn [3]),
	.datac(\cpu|rf|Decoder0~28_combout ),
	.datad(\cpu|wn [4]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~36 .lut_mask = 16'h0040;
defparam \cpu|rf|Decoder0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y58_N21
dffeas \cpu|rf|register[12][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[12][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y56_N12
cycloneiv_lcell_comb \cpu|rf|qb[2]~383 (
// Equation(s):
// \cpu|rf|qb[2]~383_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[13][2]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[12][2]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[13][2]~q ),
	.datac(\cpu|rf|register[12][2]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[2]~383_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~383 .lut_mask = 16'hEE50;
defparam \cpu|rf|qb[2]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y56_N6
cycloneiv_lcell_comb \cpu|rf|qb[2]~384 (
// Equation(s):
// \cpu|rf|qb[2]~384_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[2]~383_combout  & (\cpu|rf|register[15][2]~q )) # (!\cpu|rf|qb[2]~383_combout  & ((\cpu|rf|register[14][2]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[2]~383_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[15][2]~q ),
	.datac(\cpu|rf|register[14][2]~q ),
	.datad(\cpu|rf|qb[2]~383_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[2]~384_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~384 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[2]~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y66_N18
cycloneiv_lcell_comb \cpu|rf|Decoder0~6 (
// Equation(s):
// \cpu|rf|Decoder0~6_combout  = (\cpu|wn [2] & (\cpu|cu|wreg~4_combout  & (\cpu|wn [4] & !\cpu|wn [0])))

	.dataa(\cpu|wn [2]),
	.datab(\cpu|cu|wreg~4_combout ),
	.datac(\cpu|wn [4]),
	.datad(\cpu|wn [0]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~6 .lut_mask = 16'h0080;
defparam \cpu|rf|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y66_N22
cycloneiv_lcell_comb \cpu|rf|Decoder0~11 (
// Equation(s):
// \cpu|rf|Decoder0~11_combout  = (\cpu|wn [1] & (\cpu|rf|Decoder0~6_combout  & \cpu|wn [3]))

	.dataa(\cpu|wn [1]),
	.datab(\cpu|rf|Decoder0~6_combout ),
	.datac(gnd),
	.datad(\cpu|wn [3]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~11 .lut_mask = 16'h8800;
defparam \cpu|rf|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y55_N7
dffeas \cpu|rf|register[30][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[2]~61_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y66_N8
cycloneiv_lcell_comb \cpu|rf|Decoder0~7 (
// Equation(s):
// \cpu|rf|Decoder0~7_combout  = (\cpu|wn [1] & (\cpu|rf|Decoder0~6_combout  & !\cpu|wn [3]))

	.dataa(\cpu|wn [1]),
	.datab(\cpu|rf|Decoder0~6_combout ),
	.datac(gnd),
	.datad(\cpu|wn [3]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~7 .lut_mask = 16'h0088;
defparam \cpu|rf|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y55_N13
dffeas \cpu|rf|register[22][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[2]~61_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y55_N30
cycloneiv_lcell_comb \cpu|rf|register[26][2]~feeder (
// Equation(s):
// \cpu|rf|register[26][2]~feeder_combout  = \cpu|link|y[2]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[2]~61_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[26][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[26][2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[26][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y66_N2
cycloneiv_lcell_comb \cpu|rf|Decoder0~8 (
// Equation(s):
// \cpu|rf|Decoder0~8_combout  = (\cpu|wn [4] & (!\cpu|wn [2] & !\cpu|wn [0]))

	.dataa(\cpu|wn [4]),
	.datab(\cpu|wn [2]),
	.datac(gnd),
	.datad(\cpu|wn [0]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~8 .lut_mask = 16'h0022;
defparam \cpu|rf|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y66_N20
cycloneiv_lcell_comb \cpu|rf|Decoder0~9 (
// Equation(s):
// \cpu|rf|Decoder0~9_combout  = (\cpu|wn [1] & (\cpu|cu|wreg~4_combout  & (\cpu|rf|Decoder0~8_combout  & \cpu|wn [3])))

	.dataa(\cpu|wn [1]),
	.datab(\cpu|cu|wreg~4_combout ),
	.datac(\cpu|rf|Decoder0~8_combout ),
	.datad(\cpu|wn [3]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~9 .lut_mask = 16'h8000;
defparam \cpu|rf|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y55_N31
dffeas \cpu|rf|register[26][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[26][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y55_N20
cycloneiv_lcell_comb \cpu|rf|qb[2]~366 (
// Equation(s):
// \cpu|rf|qb[2]~366_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[26][2]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[18][2]~q ))))

	.dataa(\cpu|rf|register[18][2]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[26][2]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[2]~366_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~366 .lut_mask = 16'hFC22;
defparam \cpu|rf|qb[2]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y55_N12
cycloneiv_lcell_comb \cpu|rf|qb[2]~367 (
// Equation(s):
// \cpu|rf|qb[2]~367_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[2]~366_combout  & (\cpu|rf|register[30][2]~q )) # (!\cpu|rf|qb[2]~366_combout  & ((\cpu|rf|register[22][2]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[2]~366_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[30][2]~q ),
	.datac(\cpu|rf|register[22][2]~q ),
	.datad(\cpu|rf|qb[2]~366_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[2]~367_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~367 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[2]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y66_N0
cycloneiv_lcell_comb \cpu|rf|Decoder0~0 (
// Equation(s):
// \cpu|rf|Decoder0~0_combout  = (!\cpu|wn [2] & (\cpu|cu|wreg~4_combout  & \cpu|wn [0]))

	.dataa(\cpu|wn [2]),
	.datab(gnd),
	.datac(\cpu|cu|wreg~4_combout ),
	.datad(\cpu|wn [0]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~0 .lut_mask = 16'h5000;
defparam \cpu|rf|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y60_N6
cycloneiv_lcell_comb \cpu|rf|Decoder0~17 (
// Equation(s):
// \cpu|rf|Decoder0~17_combout  = (\cpu|wn [4] & (\cpu|wn [3] & (\cpu|wn [1] & \cpu|rf|Decoder0~0_combout )))

	.dataa(\cpu|wn [4]),
	.datab(\cpu|wn [3]),
	.datac(\cpu|wn [1]),
	.datad(\cpu|rf|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~17 .lut_mask = 16'h8000;
defparam \cpu|rf|Decoder0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y65_N17
dffeas \cpu|rf|register[27][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[2]~61_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y60_N24
cycloneiv_lcell_comb \cpu|rf|Decoder0~19 (
// Equation(s):
// \cpu|rf|Decoder0~19_combout  = (\cpu|wn [4] & (!\cpu|wn [3] & (\cpu|wn [1] & \cpu|rf|Decoder0~0_combout )))

	.dataa(\cpu|wn [4]),
	.datab(\cpu|wn [3]),
	.datac(\cpu|wn [1]),
	.datad(\cpu|rf|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~19 .lut_mask = 16'h2000;
defparam \cpu|rf|Decoder0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y58_N21
dffeas \cpu|rf|register[19][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[2]~61_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y64_N0
cycloneiv_lcell_comb \cpu|rf|Decoder0~18 (
// Equation(s):
// \cpu|rf|Decoder0~18_combout  = (\cpu|rf|Decoder0~2_combout  & (!\cpu|wn [3] & (\cpu|wn [1] & \cpu|wn [4])))

	.dataa(\cpu|rf|Decoder0~2_combout ),
	.datab(\cpu|wn [3]),
	.datac(\cpu|wn [1]),
	.datad(\cpu|wn [4]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~18 .lut_mask = 16'h2000;
defparam \cpu|rf|Decoder0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y65_N7
dffeas \cpu|rf|register[23][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[2]~61_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y65_N6
cycloneiv_lcell_comb \cpu|rf|qb[2]~373 (
// Equation(s):
// \cpu|rf|qb[2]~373_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[23][2]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[19][2]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[19][2]~q ),
	.datac(\cpu|rf|register[23][2]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[2]~373_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~373 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[2]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y65_N16
cycloneiv_lcell_comb \cpu|rf|qb[2]~374 (
// Equation(s):
// \cpu|rf|qb[2]~374_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[2]~373_combout  & (\cpu|rf|register[31][2]~q )) # (!\cpu|rf|qb[2]~373_combout  & ((\cpu|rf|register[27][2]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[2]~373_combout ))))

	.dataa(\cpu|rf|register[31][2]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[27][2]~q ),
	.datad(\cpu|rf|qb[2]~373_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[2]~374_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~374 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[2]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y64_N6
cycloneiv_lcell_comb \cpu|rf|Decoder0~5 (
// Equation(s):
// \cpu|rf|Decoder0~5_combout  = (\cpu|rf|Decoder0~2_combout  & (\cpu|wn [3] & (!\cpu|wn [1] & \cpu|wn [4])))

	.dataa(\cpu|rf|Decoder0~2_combout ),
	.datab(\cpu|wn [3]),
	.datac(\cpu|wn [1]),
	.datad(\cpu|wn [4]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~5 .lut_mask = 16'h0800;
defparam \cpu|rf|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y61_N21
dffeas \cpu|rf|register[29][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[2]~61_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y58_N8
cycloneiv_lcell_comb \cpu|rf|register[21][2]~feeder (
// Equation(s):
// \cpu|rf|register[21][2]~feeder_combout  = \cpu|link|y[2]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[2]~61_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[21][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[21][2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[21][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y64_N20
cycloneiv_lcell_comb \cpu|rf|Decoder0~3 (
// Equation(s):
// \cpu|rf|Decoder0~3_combout  = (\cpu|rf|Decoder0~2_combout  & (!\cpu|wn [3] & (!\cpu|wn [1] & \cpu|wn [4])))

	.dataa(\cpu|rf|Decoder0~2_combout ),
	.datab(\cpu|wn [3]),
	.datac(\cpu|wn [1]),
	.datad(\cpu|wn [4]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~3 .lut_mask = 16'h0200;
defparam \cpu|rf|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y58_N9
dffeas \cpu|rf|register[21][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[21][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y60_N0
cycloneiv_lcell_comb \cpu|rf|Decoder0~4 (
// Equation(s):
// \cpu|rf|Decoder0~4_combout  = (\cpu|wn [4] & (!\cpu|wn [3] & (!\cpu|wn [1] & \cpu|rf|Decoder0~0_combout )))

	.dataa(\cpu|wn [4]),
	.datab(\cpu|wn [3]),
	.datac(\cpu|wn [1]),
	.datad(\cpu|rf|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~4 .lut_mask = 16'h0200;
defparam \cpu|rf|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y61_N27
dffeas \cpu|rf|register[17][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[2]~61_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y58_N20
cycloneiv_lcell_comb \cpu|rf|qb[2]~368 (
// Equation(s):
// \cpu|rf|qb[2]~368_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\imem|irom|altsyncram_component|auto_generated|q_a [18])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[21][2]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[17][2]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[21][2]~q ),
	.datad(\cpu|rf|register[17][2]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[2]~368_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~368 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qb[2]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y58_N10
cycloneiv_lcell_comb \cpu|rf|qb[2]~369 (
// Equation(s):
// \cpu|rf|qb[2]~369_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[2]~368_combout  & ((\cpu|rf|register[29][2]~q ))) # (!\cpu|rf|qb[2]~368_combout  & (\cpu|rf|register[25][2]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[2]~368_combout ))))

	.dataa(\cpu|rf|register[25][2]~q ),
	.datab(\cpu|rf|register[29][2]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|rf|qb[2]~368_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[2]~369_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~369 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qb[2]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y66_N4
cycloneiv_lcell_comb \cpu|rf|Decoder0~12 (
// Equation(s):
// \cpu|rf|Decoder0~12_combout  = (!\cpu|wn [1] & (!\cpu|wn [3] & \cpu|rf|Decoder0~6_combout ))

	.dataa(\cpu|wn [1]),
	.datab(gnd),
	.datac(\cpu|wn [3]),
	.datad(\cpu|rf|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~12 .lut_mask = 16'h0500;
defparam \cpu|rf|Decoder0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y56_N1
dffeas \cpu|rf|register[20][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[2]~61_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y65_N28
cycloneiv_lcell_comb \cpu|rf|Decoder0~13 (
// Equation(s):
// \cpu|rf|Decoder0~13_combout  = (!\cpu|wn [1] & (\cpu|cu|wreg~4_combout  & !\cpu|wn [2]))

	.dataa(\cpu|wn [1]),
	.datab(\cpu|cu|wreg~4_combout ),
	.datac(gnd),
	.datad(\cpu|wn [2]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~13 .lut_mask = 16'h0044;
defparam \cpu|rf|Decoder0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y65_N30
cycloneiv_lcell_comb \cpu|rf|Decoder0~14 (
// Equation(s):
// \cpu|rf|Decoder0~14_combout  = (\cpu|wn [3] & (\cpu|rf|Decoder0~13_combout  & (!\cpu|wn [0] & \cpu|wn [4])))

	.dataa(\cpu|wn [3]),
	.datab(\cpu|rf|Decoder0~13_combout ),
	.datac(\cpu|wn [0]),
	.datad(\cpu|wn [4]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~14 .lut_mask = 16'h0800;
defparam \cpu|rf|Decoder0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y60_N5
dffeas \cpu|rf|register[24][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[2]~61_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y66_N6
cycloneiv_lcell_comb \cpu|rf|Decoder0~15 (
// Equation(s):
// \cpu|rf|Decoder0~15_combout  = (!\cpu|wn [1] & (\cpu|cu|wreg~4_combout  & (\cpu|rf|Decoder0~8_combout  & !\cpu|wn [3])))

	.dataa(\cpu|wn [1]),
	.datab(\cpu|cu|wreg~4_combout ),
	.datac(\cpu|rf|Decoder0~8_combout ),
	.datad(\cpu|wn [3]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~15 .lut_mask = 16'h0040;
defparam \cpu|rf|Decoder0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y57_N29
dffeas \cpu|rf|register[16][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[2]~61_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y60_N4
cycloneiv_lcell_comb \cpu|rf|qb[2]~370 (
// Equation(s):
// \cpu|rf|qb[2]~370_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\imem|irom|altsyncram_component|auto_generated|q_a [19])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[24][2]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[16][2]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[24][2]~q ),
	.datad(\cpu|rf|register[16][2]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[2]~370_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~370 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qb[2]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y56_N4
cycloneiv_lcell_comb \cpu|rf|qb[2]~371 (
// Equation(s):
// \cpu|rf|qb[2]~371_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[2]~370_combout  & (\cpu|rf|register[28][2]~q )) # (!\cpu|rf|qb[2]~370_combout  & ((\cpu|rf|register[20][2]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[2]~370_combout ))))

	.dataa(\cpu|rf|register[28][2]~q ),
	.datab(\cpu|rf|register[20][2]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\cpu|rf|qb[2]~370_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[2]~371_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~371 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qb[2]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y58_N2
cycloneiv_lcell_comb \cpu|rf|qb[2]~372 (
// Equation(s):
// \cpu|rf|qb[2]~372_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\imem|irom|altsyncram_component|auto_generated|q_a [17]) # ((\cpu|rf|qb[2]~369_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[2]~371_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|qb[2]~369_combout ),
	.datad(\cpu|rf|qb[2]~371_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[2]~372_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~372 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qb[2]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y58_N24
cycloneiv_lcell_comb \cpu|rf|qb[2]~375 (
// Equation(s):
// \cpu|rf|qb[2]~375_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[2]~372_combout  & ((\cpu|rf|qb[2]~374_combout ))) # (!\cpu|rf|qb[2]~372_combout  & (\cpu|rf|qb[2]~367_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[2]~372_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|qb[2]~367_combout ),
	.datac(\cpu|rf|qb[2]~374_combout ),
	.datad(\cpu|rf|qb[2]~372_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[2]~375_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~375 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[2]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y58_N6
cycloneiv_lcell_comb \cpu|rf|qb[2]~385 (
// Equation(s):
// \cpu|rf|qb[2]~385_combout  = (\cpu|rf|qb[2]~382_combout  & ((\cpu|rf|qb[2]~384_combout ) # ((!\cpu|rf|qb[2]~75_combout )))) # (!\cpu|rf|qb[2]~382_combout  & (((\cpu|rf|qb[2]~75_combout  & \cpu|rf|qb[2]~375_combout ))))

	.dataa(\cpu|rf|qb[2]~382_combout ),
	.datab(\cpu|rf|qb[2]~384_combout ),
	.datac(\cpu|rf|qb[2]~75_combout ),
	.datad(\cpu|rf|qb[2]~375_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[2]~385_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~385 .lut_mask = 16'hDA8A;
defparam \cpu|rf|qb[2]~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y58_N16
cycloneiv_lcell_comb \cpu|alu_b|y[2]~15 (
// Equation(s):
// \cpu|alu_b|y[2]~15_combout  = (\cpu|cu|aluimm~2_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [2])) # (!\cpu|cu|aluimm~2_combout  & (((!\cpu|rf|Equal1~1_combout  & \cpu|rf|qb[2]~385_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [2]),
	.datab(\cpu|cu|aluimm~2_combout ),
	.datac(\cpu|rf|Equal1~1_combout ),
	.datad(\cpu|rf|qb[2]~385_combout ),
	.cin(gnd),
	.combout(\cpu|alu_b|y[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_b|y[2]~15 .lut_mask = 16'h8B88;
defparam \cpu|alu_b|y[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y56_N28
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~39 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~39_combout  = (!\cpu|alu_a|y[1]~4_combout  & ((\cpu|alu_a|y[0]~1_combout  & ((\cpu|alu_b|y[2]~15_combout ))) # (!\cpu|alu_a|y[0]~1_combout  & (\cpu|alu_b|y[1]~16_combout ))))

	.dataa(\cpu|alu_b|y[1]~16_combout ),
	.datab(\cpu|alu_a|y[1]~4_combout ),
	.datac(\cpu|alu_a|y[0]~1_combout ),
	.datad(\cpu|alu_b|y[2]~15_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~39 .lut_mask = 16'h3202;
defparam \cpu|al_unit|ShiftRight0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y55_N20
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~40 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~40_combout  = (\cpu|al_unit|ShiftLeft0~19_combout  & ((\cpu|al_unit|ShiftRight0~39_combout ) # ((\cpu|alu_a|y[1]~4_combout  & \cpu|al_unit|ShiftRight1~24_combout ))))

	.dataa(\cpu|alu_a|y[1]~4_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~19_combout ),
	.datac(\cpu|al_unit|ShiftRight1~24_combout ),
	.datad(\cpu|al_unit|ShiftRight0~39_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~40 .lut_mask = 16'hCC80;
defparam \cpu|al_unit|ShiftRight0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y55_N16
cycloneiv_lcell_comb \cpu|al_unit|Mux30~2 (
// Equation(s):
// \cpu|al_unit|Mux30~2_combout  = (\cpu|al_unit|ShiftRight0~40_combout ) # ((\cpu|al_unit|ShiftRight0~42_combout  & (!\cpu|alu_a|y[2]~3_combout  & \cpu|alu_a|y[3]~5_combout )))

	.dataa(\cpu|al_unit|ShiftRight0~42_combout ),
	.datab(\cpu|alu_a|y[2]~3_combout ),
	.datac(\cpu|al_unit|ShiftRight0~40_combout ),
	.datad(\cpu|alu_a|y[3]~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux30~2 .lut_mask = 16'hF2F0;
defparam \cpu|al_unit|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y65_N12
cycloneiv_lcell_comb \cpu|rf|Decoder0~24 (
// Equation(s):
// \cpu|rf|Decoder0~24_combout  = (\cpu|wn [3] & (\cpu|rf|Decoder0~13_combout  & (!\cpu|wn [0] & !\cpu|wn [4])))

	.dataa(\cpu|wn [3]),
	.datab(\cpu|rf|Decoder0~13_combout ),
	.datac(\cpu|wn [0]),
	.datad(\cpu|wn [4]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~24 .lut_mask = 16'h0008;
defparam \cpu|rf|Decoder0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y59_N3
dffeas \cpu|rf|register[8][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[4]~59_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y65_N26
cycloneiv_lcell_comb \cpu|rf|Decoder0~21 (
// Equation(s):
// \cpu|rf|Decoder0~21_combout  = (\cpu|wn [1] & (\cpu|cu|wreg~4_combout  & (!\cpu|wn [0] & !\cpu|wn [2])))

	.dataa(\cpu|wn [1]),
	.datab(\cpu|cu|wreg~4_combout ),
	.datac(\cpu|wn [0]),
	.datad(\cpu|wn [2]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~21 .lut_mask = 16'h0008;
defparam \cpu|rf|Decoder0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y65_N2
cycloneiv_lcell_comb \cpu|rf|Decoder0~22 (
// Equation(s):
// \cpu|rf|Decoder0~22_combout  = (\cpu|wn [3] & (\cpu|rf|Decoder0~21_combout  & !\cpu|wn [4]))

	.dataa(\cpu|wn [3]),
	.datab(\cpu|rf|Decoder0~21_combout ),
	.datac(gnd),
	.datad(\cpu|wn [4]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~22 .lut_mask = 16'h0088;
defparam \cpu|rf|Decoder0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y57_N9
dffeas \cpu|rf|register[10][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[4]~59_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y57_N8
cycloneiv_lcell_comb \cpu|rf|qa[4]~616 (
// Equation(s):
// \cpu|rf|qa[4]~616_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[10][4]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[8][4]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|register[8][4]~q ),
	.datac(\cpu|rf|register[10][4]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[4]~616_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~616 .lut_mask = 16'hFA44;
defparam \cpu|rf|qa[4]~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y60_N26
cycloneiv_lcell_comb \cpu|rf|Decoder0~23 (
// Equation(s):
// \cpu|rf|Decoder0~23_combout  = (!\cpu|wn [4] & (\cpu|wn [3] & (!\cpu|wn [1] & \cpu|rf|Decoder0~0_combout )))

	.dataa(\cpu|wn [4]),
	.datab(\cpu|wn [3]),
	.datac(\cpu|wn [1]),
	.datad(\cpu|rf|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~23 .lut_mask = 16'h0400;
defparam \cpu|rf|Decoder0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y57_N19
dffeas \cpu|rf|register[9][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[4]~59_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y64_N26
cycloneiv_lcell_comb \cpu|rf|Decoder0~25 (
// Equation(s):
// \cpu|rf|Decoder0~25_combout  = (\cpu|wn [3] & (\cpu|wn [1] & (\cpu|rf|Decoder0~0_combout  & !\cpu|wn [4])))

	.dataa(\cpu|wn [3]),
	.datab(\cpu|wn [1]),
	.datac(\cpu|rf|Decoder0~0_combout ),
	.datad(\cpu|wn [4]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~25 .lut_mask = 16'h0080;
defparam \cpu|rf|Decoder0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y59_N9
dffeas \cpu|rf|register[11][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[4]~59_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y57_N18
cycloneiv_lcell_comb \cpu|rf|qa[4]~617 (
// Equation(s):
// \cpu|rf|qa[4]~617_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[4]~616_combout  & ((\cpu|rf|register[11][4]~q ))) # (!\cpu|rf|qa[4]~616_combout  & (\cpu|rf|register[9][4]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|qa[4]~616_combout ))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|qa[4]~616_combout ),
	.datac(\cpu|rf|register[9][4]~q ),
	.datad(\cpu|rf|register[11][4]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qa[4]~617_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~617 .lut_mask = 16'hEC64;
defparam \cpu|rf|qa[4]~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y58_N26
cycloneiv_lcell_comb \cpu|rf|register[20][4]~feeder (
// Equation(s):
// \cpu|rf|register[20][4]~feeder_combout  = \cpu|link|y[4]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[4]~59_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[20][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[20][4]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[20][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y58_N27
dffeas \cpu|rf|register[20][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[20][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y60_N23
dffeas \cpu|rf|register[16][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[4]~59_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y60_N22
cycloneiv_lcell_comb \cpu|rf|qa[4]~622 (
// Equation(s):
// \cpu|rf|qa[4]~622_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[24][4]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[16][4]~q )))))

	.dataa(\cpu|rf|register[24][4]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[16][4]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[4]~622_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~622 .lut_mask = 16'hEE30;
defparam \cpu|rf|qa[4]~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y56_N4
cycloneiv_lcell_comb \cpu|rf|qa[4]~623 (
// Equation(s):
// \cpu|rf|qa[4]~623_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[4]~622_combout  & (\cpu|rf|register[28][4]~q )) # (!\cpu|rf|qa[4]~622_combout  & ((\cpu|rf|register[20][4]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[4]~622_combout ))))

	.dataa(\cpu|rf|register[28][4]~q ),
	.datab(\cpu|rf|register[20][4]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|rf|qa[4]~622_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[4]~623_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~623 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qa[4]~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y61_N8
cycloneiv_lcell_comb \cpu|rf|register[25][4]~feeder (
// Equation(s):
// \cpu|rf|register[25][4]~feeder_combout  = \cpu|link|y[4]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[4]~59_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[25][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[25][4]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[25][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y64_N24
cycloneiv_lcell_comb \cpu|rf|Decoder0~1 (
// Equation(s):
// \cpu|rf|Decoder0~1_combout  = (\cpu|wn [3] & (!\cpu|wn [1] & (\cpu|rf|Decoder0~0_combout  & \cpu|wn [4])))

	.dataa(\cpu|wn [3]),
	.datab(\cpu|wn [1]),
	.datac(\cpu|rf|Decoder0~0_combout ),
	.datad(\cpu|wn [4]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~1 .lut_mask = 16'h2000;
defparam \cpu|rf|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y61_N9
dffeas \cpu|rf|register[25][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[25][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y62_N31
dffeas \cpu|rf|register[17][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[4]~59_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y62_N30
cycloneiv_lcell_comb \cpu|rf|qa[4]~620 (
// Equation(s):
// \cpu|rf|qa[4]~620_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[21][4]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[17][4]~q )))))

	.dataa(\cpu|rf|register[21][4]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[17][4]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[4]~620_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~620 .lut_mask = 16'hEE30;
defparam \cpu|rf|qa[4]~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y56_N28
cycloneiv_lcell_comb \cpu|rf|qa[4]~621 (
// Equation(s):
// \cpu|rf|qa[4]~621_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[4]~620_combout  & (\cpu|rf|register[29][4]~q )) # (!\cpu|rf|qa[4]~620_combout  & ((\cpu|rf|register[25][4]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[4]~620_combout ))))

	.dataa(\cpu|rf|register[29][4]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[25][4]~q ),
	.datad(\cpu|rf|qa[4]~620_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[4]~621_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~621 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[4]~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y56_N30
cycloneiv_lcell_comb \cpu|rf|qa[4]~624 (
// Equation(s):
// \cpu|rf|qa[4]~624_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\imem|irom|altsyncram_component|auto_generated|q_a [21])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[4]~621_combout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|qa[4]~623_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|qa[4]~623_combout ),
	.datad(\cpu|rf|qa[4]~621_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[4]~624_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~624 .lut_mask = 16'hDC98;
defparam \cpu|rf|qa[4]~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y65_N5
dffeas \cpu|rf|register[27][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[4]~59_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y65_N16
cycloneiv_lcell_comb \cpu|rf|Decoder0~20 (
// Equation(s):
// \cpu|rf|Decoder0~20_combout  = (\cpu|wn [3] & (\cpu|wn [4] & (\cpu|rf|Decoder0~2_combout  & \cpu|wn [1])))

	.dataa(\cpu|wn [3]),
	.datab(\cpu|wn [4]),
	.datac(\cpu|rf|Decoder0~2_combout ),
	.datad(\cpu|wn [1]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~20 .lut_mask = 16'h8000;
defparam \cpu|rf|Decoder0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y63_N27
dffeas \cpu|rf|register[31][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[4]~59_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y65_N19
dffeas \cpu|rf|register[23][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[4]~59_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y63_N29
dffeas \cpu|rf|register[19][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[4]~59_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y63_N28
cycloneiv_lcell_comb \cpu|rf|qa[4]~625 (
// Equation(s):
// \cpu|rf|qa[4]~625_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[23][4]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[19][4]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[23][4]~q ),
	.datac(\cpu|rf|register[19][4]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[4]~625_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~625 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[4]~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y63_N26
cycloneiv_lcell_comb \cpu|rf|qa[4]~626 (
// Equation(s):
// \cpu|rf|qa[4]~626_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[4]~625_combout  & ((\cpu|rf|register[31][4]~q ))) # (!\cpu|rf|qa[4]~625_combout  & (\cpu|rf|register[27][4]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[4]~625_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[27][4]~q ),
	.datac(\cpu|rf|register[31][4]~q ),
	.datad(\cpu|rf|qa[4]~625_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[4]~626_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~626 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[4]~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y56_N16
cycloneiv_lcell_comb \cpu|rf|qa[4]~627 (
// Equation(s):
// \cpu|rf|qa[4]~627_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[4]~624_combout  & ((\cpu|rf|qa[4]~626_combout ))) # (!\cpu|rf|qa[4]~624_combout  & (\cpu|rf|qa[4]~619_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[4]~624_combout ))))

	.dataa(\cpu|rf|qa[4]~619_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|qa[4]~624_combout ),
	.datad(\cpu|rf|qa[4]~626_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[4]~627_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~627 .lut_mask = 16'hF838;
defparam \cpu|rf|qa[4]~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y57_N20
cycloneiv_lcell_comb \cpu|rf|qa[4]~632 (
// Equation(s):
// \cpu|rf|qa[4]~632_combout  = (\cpu|rf|qa[4]~65_combout  & (((\cpu|rf|qa[4]~62_combout )))) # (!\cpu|rf|qa[4]~65_combout  & ((\cpu|rf|qa[4]~62_combout  & ((\cpu|rf|qa[4]~627_combout ))) # (!\cpu|rf|qa[4]~62_combout  & (\cpu|rf|qa[4]~631_combout ))))

	.dataa(\cpu|rf|qa[4]~631_combout ),
	.datab(\cpu|rf|qa[4]~65_combout ),
	.datac(\cpu|rf|qa[4]~62_combout ),
	.datad(\cpu|rf|qa[4]~627_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[4]~632_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~632 .lut_mask = 16'hF2C2;
defparam \cpu|rf|qa[4]~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y57_N22
cycloneiv_lcell_comb \cpu|rf|qa[4]~635 (
// Equation(s):
// \cpu|rf|qa[4]~635_combout  = (\cpu|rf|qa[4]~65_combout  & ((\cpu|rf|qa[4]~632_combout  & (\cpu|rf|qa[4]~634_combout )) # (!\cpu|rf|qa[4]~632_combout  & ((\cpu|rf|qa[4]~617_combout ))))) # (!\cpu|rf|qa[4]~65_combout  & (((\cpu|rf|qa[4]~632_combout ))))

	.dataa(\cpu|rf|qa[4]~634_combout ),
	.datab(\cpu|rf|qa[4]~617_combout ),
	.datac(\cpu|rf|qa[4]~65_combout ),
	.datad(\cpu|rf|qa[4]~632_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[4]~635_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~635 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qa[4]~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y57_N0
cycloneiv_lcell_comb \cpu|alu_a|y[4]~2 (
// Equation(s):
// \cpu|alu_a|y[4]~2_combout  = (\cpu|cu|shift~0_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [10])) # (!\cpu|cu|shift~0_combout  & (((\cpu|rf|qa[4]~635_combout  & !\cpu|rf|Equal0~1_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [10]),
	.datab(\cpu|cu|shift~0_combout ),
	.datac(\cpu|rf|qa[4]~635_combout ),
	.datad(\cpu|rf|Equal0~1_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[4]~2 .lut_mask = 16'h88B8;
defparam \cpu|alu_a|y[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y60_N26
cycloneiv_lcell_comb \cpu|rf|register[12][16]~feeder (
// Equation(s):
// \cpu|rf|register[12][16]~feeder_combout  = \cpu|link|y[16]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[16]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[12][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[12][16]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[12][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y60_N27
dffeas \cpu|rf|register[12][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[12][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y57_N21
dffeas \cpu|rf|register[13][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[16]~25_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y57_N20
cycloneiv_lcell_comb \cpu|rf|qb[16]~664 (
// Equation(s):
// \cpu|rf|qb[16]~664_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[13][16]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[12][16]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[12][16]~q ),
	.datac(\cpu|rf|register[13][16]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[16]~664_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[16]~664 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[16]~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y57_N11
dffeas \cpu|rf|register[14][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[16]~25_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y57_N10
cycloneiv_lcell_comb \cpu|rf|qb[16]~665 (
// Equation(s):
// \cpu|rf|qb[16]~665_combout  = (\cpu|rf|qb[16]~664_combout  & ((\cpu|rf|register[15][16]~q ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\cpu|rf|qb[16]~664_combout  & (((\cpu|rf|register[14][16]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|register[15][16]~q ),
	.datab(\cpu|rf|qb[16]~664_combout ),
	.datac(\cpu|rf|register[14][16]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[16]~665_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[16]~665 .lut_mask = 16'hB8CC;
defparam \cpu|rf|qb[16]~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y63_N9
dffeas \cpu|rf|register[20][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[16]~25_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y56_N30
cycloneiv_lcell_comb \cpu|rf|register[24][16]~feeder (
// Equation(s):
// \cpu|rf|register[24][16]~feeder_combout  = \cpu|link|y[16]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[16]~25_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[24][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[24][16]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[24][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y56_N31
dffeas \cpu|rf|register[24][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[24][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y56_N8
cycloneiv_lcell_comb \cpu|rf|qb[16]~651 (
// Equation(s):
// \cpu|rf|qb[16]~651_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[24][16]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[16][16]~q ))))

	.dataa(\cpu|rf|register[16][16]~q ),
	.datab(\cpu|rf|register[24][16]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[16]~651_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[16]~651 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qb[16]~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y63_N8
cycloneiv_lcell_comb \cpu|rf|qb[16]~652 (
// Equation(s):
// \cpu|rf|qb[16]~652_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[16]~651_combout  & (\cpu|rf|register[28][16]~q )) # (!\cpu|rf|qb[16]~651_combout  & ((\cpu|rf|register[20][16]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[16]~651_combout ))))

	.dataa(\cpu|rf|register[28][16]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[20][16]~q ),
	.datad(\cpu|rf|qb[16]~651_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[16]~652_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[16]~652 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[16]~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y61_N8
cycloneiv_lcell_comb \cpu|rf|qb[16]~653 (
// Equation(s):
// \cpu|rf|qb[16]~653_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[16]~650_combout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (((\cpu|rf|qb[16]~652_combout  & !\imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|qb[16]~650_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|qb[16]~652_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[16]~653_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[16]~653 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qb[16]~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y66_N14
cycloneiv_lcell_comb \cpu|rf|Decoder0~10 (
// Equation(s):
// \cpu|rf|Decoder0~10_combout  = (\cpu|wn [1] & (\cpu|cu|wreg~4_combout  & (\cpu|rf|Decoder0~8_combout  & !\cpu|wn [3])))

	.dataa(\cpu|wn [1]),
	.datab(\cpu|cu|wreg~4_combout ),
	.datac(\cpu|rf|Decoder0~8_combout ),
	.datad(\cpu|wn [3]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~10 .lut_mask = 16'h0080;
defparam \cpu|rf|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y60_N13
dffeas \cpu|rf|register[18][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[16]~25_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y55_N18
cycloneiv_lcell_comb \cpu|rf|register[26][16]~feeder (
// Equation(s):
// \cpu|rf|register[26][16]~feeder_combout  = \cpu|link|y[16]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[16]~25_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[26][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[26][16]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[26][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y55_N19
dffeas \cpu|rf|register[26][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[26][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y55_N4
cycloneiv_lcell_comb \cpu|rf|qb[16]~647 (
// Equation(s):
// \cpu|rf|qb[16]~647_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|register[26][16]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (\cpu|rf|register[18][16]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[18][16]~q ),
	.datac(\cpu|rf|register[26][16]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[16]~647_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[16]~647 .lut_mask = 16'hAAE4;
defparam \cpu|rf|qb[16]~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y60_N11
dffeas \cpu|rf|register[30][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[16]~25_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y55_N30
cycloneiv_lcell_comb \cpu|rf|qb[16]~648 (
// Equation(s):
// \cpu|rf|qb[16]~648_combout  = (\cpu|rf|qb[16]~647_combout  & (((\cpu|rf|register[30][16]~q ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\cpu|rf|qb[16]~647_combout  & (\cpu|rf|register[22][16]~q  & 
// (\imem|irom|altsyncram_component|auto_generated|q_a [18])))

	.dataa(\cpu|rf|register[22][16]~q ),
	.datab(\cpu|rf|qb[16]~647_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\cpu|rf|register[30][16]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[16]~648_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[16]~648 .lut_mask = 16'hEC2C;
defparam \cpu|rf|qb[16]~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y61_N30
cycloneiv_lcell_comb \cpu|rf|qb[16]~656 (
// Equation(s):
// \cpu|rf|qb[16]~656_combout  = (\cpu|rf|qb[16]~653_combout  & ((\cpu|rf|qb[16]~655_combout ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\cpu|rf|qb[16]~653_combout  & (((\cpu|rf|qb[16]~648_combout  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|qb[16]~655_combout ),
	.datab(\cpu|rf|qb[16]~653_combout ),
	.datac(\cpu|rf|qb[16]~648_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[16]~656_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[16]~656 .lut_mask = 16'hB8CC;
defparam \cpu|rf|qb[16]~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y61_N0
cycloneiv_lcell_comb \cpu|rf|qb[16]~666 (
// Equation(s):
// \cpu|rf|qb[16]~666_combout  = (\cpu|rf|qb[16]~663_combout  & ((\cpu|rf|qb[16]~665_combout ) # ((!\cpu|rf|qb[2]~75_combout )))) # (!\cpu|rf|qb[16]~663_combout  & (((\cpu|rf|qb[2]~75_combout  & \cpu|rf|qb[16]~656_combout ))))

	.dataa(\cpu|rf|qb[16]~663_combout ),
	.datab(\cpu|rf|qb[16]~665_combout ),
	.datac(\cpu|rf|qb[2]~75_combout ),
	.datad(\cpu|rf|qb[16]~656_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[16]~666_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[16]~666 .lut_mask = 16'hDA8A;
defparam \cpu|rf|qb[16]~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y61_N24
cycloneiv_lcell_comb \cpu|alu_b|y[16]~17 (
// Equation(s):
// \cpu|alu_b|y[16]~17_combout  = (\cpu|al_unit|ShiftRight0~6_combout ) # ((!\cpu|rf|Equal1~1_combout  & (!\cpu|cu|aluimm~2_combout  & \cpu|rf|qb[16]~666_combout )))

	.dataa(\cpu|al_unit|ShiftRight0~6_combout ),
	.datab(\cpu|rf|Equal1~1_combout ),
	.datac(\cpu|cu|aluimm~2_combout ),
	.datad(\cpu|rf|qb[16]~666_combout ),
	.cin(gnd),
	.combout(\cpu|alu_b|y[16]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_b|y[16]~17 .lut_mask = 16'hABAA;
defparam \cpu|alu_b|y[16]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y62_N4
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~29 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~29_combout  = (\cpu|alu_a|y[0]~1_combout  & ((\cpu|alu_a|y[1]~4_combout  & ((\cpu|alu_b|y[16]~17_combout ))) # (!\cpu|alu_a|y[1]~4_combout  & (\cpu|alu_b|y[14]~4_combout ))))

	.dataa(\cpu|alu_b|y[14]~4_combout ),
	.datab(\cpu|alu_a|y[0]~1_combout ),
	.datac(\cpu|alu_a|y[1]~4_combout ),
	.datad(\cpu|alu_b|y[16]~17_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~29 .lut_mask = 16'hC808;
defparam \cpu|al_unit|ShiftRight0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y55_N26
cycloneiv_lcell_comb \cpu|al_unit|Mux22~4 (
// Equation(s):
// \cpu|al_unit|Mux22~4_combout  = (\cpu|alu_a|y[2]~3_combout  & ((\cpu|al_unit|ShiftRight0~29_combout ) # ((\cpu|al_unit|ShiftRight0~7_combout  & !\cpu|alu_a|y[0]~1_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~7_combout ),
	.datab(\cpu|alu_a|y[2]~3_combout ),
	.datac(\cpu|alu_a|y[0]~1_combout ),
	.datad(\cpu|al_unit|ShiftRight0~29_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux22~4 .lut_mask = 16'hCC08;
defparam \cpu|al_unit|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y60_N7
dffeas \cpu|rf|register[15][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[5]~3_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y60_N21
dffeas \cpu|rf|register[13][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[5]~3_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y60_N20
cycloneiv_lcell_comb \cpu|rf|qb[5]~244 (
// Equation(s):
// \cpu|rf|qb[5]~244_combout  = (\cpu|rf|qb[5]~243_combout  & ((\cpu|rf|register[15][5]~q ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\cpu|rf|qb[5]~243_combout  & (((\cpu|rf|register[13][5]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|qb[5]~243_combout ),
	.datab(\cpu|rf|register[15][5]~q ),
	.datac(\cpu|rf|register[13][5]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[5]~244_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[5]~244 .lut_mask = 16'hD8AA;
defparam \cpu|rf|qb[5]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y60_N4
cycloneiv_lcell_comb \cpu|rf|qb[2]~64 (
// Equation(s):
// \cpu|rf|qb[2]~64_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & !\imem|irom|altsyncram_component|auto_generated|q_a [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|rf|qb[2]~64_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~64 .lut_mask = 16'h00F0;
defparam \cpu|rf|qb[2]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y63_N25
dffeas \cpu|rf|register[27][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[5]~3_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y63_N15
dffeas \cpu|rf|register[31][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[5]~3_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y63_N25
dffeas \cpu|rf|register[19][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[5]~3_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y63_N24
cycloneiv_lcell_comb \cpu|rf|qb[5]~235 (
// Equation(s):
// \cpu|rf|qb[5]~235_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[23][5]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[19][5]~q )))))

	.dataa(\cpu|rf|register[23][5]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[19][5]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[5]~235_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[5]~235 .lut_mask = 16'hEE30;
defparam \cpu|rf|qb[5]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y63_N14
cycloneiv_lcell_comb \cpu|rf|qb[5]~236 (
// Equation(s):
// \cpu|rf|qb[5]~236_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[5]~235_combout  & ((\cpu|rf|register[31][5]~q ))) # (!\cpu|rf|qb[5]~235_combout  & (\cpu|rf|register[27][5]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[5]~235_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[27][5]~q ),
	.datac(\cpu|rf|register[31][5]~q ),
	.datad(\cpu|rf|qb[5]~235_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[5]~236_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[5]~236 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[5]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y62_N25
dffeas \cpu|rf|register[17][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[5]~3_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y61_N13
dffeas \cpu|rf|register[21][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[5]~3_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y62_N24
cycloneiv_lcell_comb \cpu|rf|qb[5]~228 (
// Equation(s):
// \cpu|rf|qb[5]~228_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\imem|irom|altsyncram_component|auto_generated|q_a [18])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[21][5]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[17][5]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[17][5]~q ),
	.datad(\cpu|rf|register[21][5]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[5]~228_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[5]~228 .lut_mask = 16'hDC98;
defparam \cpu|rf|qb[5]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y62_N27
dffeas \cpu|rf|register[29][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[5]~3_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y58_N28
cycloneiv_lcell_comb \cpu|rf|register[25][5]~feeder (
// Equation(s):
// \cpu|rf|register[25][5]~feeder_combout  = \cpu|link|y[5]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[5]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[25][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[25][5]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[25][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y58_N29
dffeas \cpu|rf|register[25][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[25][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y62_N26
cycloneiv_lcell_comb \cpu|rf|qb[5]~229 (
// Equation(s):
// \cpu|rf|qb[5]~229_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[5]~228_combout  & (\cpu|rf|register[29][5]~q )) # (!\cpu|rf|qb[5]~228_combout  & ((\cpu|rf|register[25][5]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|qb[5]~228_combout ))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|qb[5]~228_combout ),
	.datac(\cpu|rf|register[29][5]~q ),
	.datad(\cpu|rf|register[25][5]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[5]~229_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[5]~229 .lut_mask = 16'hE6C4;
defparam \cpu|rf|qb[5]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y66_N12
cycloneiv_lcell_comb \cpu|rf|Decoder0~16 (
// Equation(s):
// \cpu|rf|Decoder0~16_combout  = (!\cpu|wn [1] & (\cpu|wn [3] & \cpu|rf|Decoder0~6_combout ))

	.dataa(\cpu|wn [1]),
	.datab(gnd),
	.datac(\cpu|wn [3]),
	.datad(\cpu|rf|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~16 .lut_mask = 16'h5000;
defparam \cpu|rf|Decoder0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y64_N23
dffeas \cpu|rf|register[28][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[5]~3_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y64_N9
dffeas \cpu|rf|register[24][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[5]~3_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y64_N23
dffeas \cpu|rf|register[16][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[5]~3_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y64_N22
cycloneiv_lcell_comb \cpu|rf|qb[5]~232 (
// Equation(s):
// \cpu|rf|qb[5]~232_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[24][5]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[16][5]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[24][5]~q ),
	.datac(\cpu|rf|register[16][5]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[5]~232_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[5]~232 .lut_mask = 16'hEE50;
defparam \cpu|rf|qb[5]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y64_N22
cycloneiv_lcell_comb \cpu|rf|qb[5]~233 (
// Equation(s):
// \cpu|rf|qb[5]~233_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[5]~232_combout  & ((\cpu|rf|register[28][5]~q ))) # (!\cpu|rf|qb[5]~232_combout  & (\cpu|rf|register[20][5]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[5]~232_combout ))))

	.dataa(\cpu|rf|register[20][5]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[28][5]~q ),
	.datad(\cpu|rf|qb[5]~232_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[5]~233_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[5]~233 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[5]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y62_N9
dffeas \cpu|rf|register[22][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[5]~3_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y62_N3
dffeas \cpu|rf|register[30][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[5]~3_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y64_N21
dffeas \cpu|rf|register[26][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[5]~3_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y62_N13
dffeas \cpu|rf|register[18][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[5]~3_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y62_N12
cycloneiv_lcell_comb \cpu|rf|qb[5]~230 (
// Equation(s):
// \cpu|rf|qb[5]~230_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[26][5]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[18][5]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[26][5]~q ),
	.datac(\cpu|rf|register[18][5]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[5]~230_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[5]~230 .lut_mask = 16'hEE50;
defparam \cpu|rf|qb[5]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y62_N2
cycloneiv_lcell_comb \cpu|rf|qb[5]~231 (
// Equation(s):
// \cpu|rf|qb[5]~231_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[5]~230_combout  & ((\cpu|rf|register[30][5]~q ))) # (!\cpu|rf|qb[5]~230_combout  & (\cpu|rf|register[22][5]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[5]~230_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[22][5]~q ),
	.datac(\cpu|rf|register[30][5]~q ),
	.datad(\cpu|rf|qb[5]~230_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[5]~231_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[5]~231 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[5]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y57_N12
cycloneiv_lcell_comb \cpu|rf|qb[5]~234 (
// Equation(s):
// \cpu|rf|qb[5]~234_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\imem|irom|altsyncram_component|auto_generated|q_a [16]) # ((\cpu|rf|qb[5]~231_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|qb[5]~233_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|qb[5]~233_combout ),
	.datad(\cpu|rf|qb[5]~231_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[5]~234_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[5]~234 .lut_mask = 16'hBA98;
defparam \cpu|rf|qb[5]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y57_N26
cycloneiv_lcell_comb \cpu|rf|qb[5]~237 (
// Equation(s):
// \cpu|rf|qb[5]~237_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[5]~234_combout  & (\cpu|rf|qb[5]~236_combout )) # (!\cpu|rf|qb[5]~234_combout  & ((\cpu|rf|qb[5]~229_combout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[5]~234_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|qb[5]~236_combout ),
	.datac(\cpu|rf|qb[5]~229_combout ),
	.datad(\cpu|rf|qb[5]~234_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[5]~237_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[5]~237 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[5]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y59_N20
cycloneiv_lcell_comb \cpu|rf|qb[2]~76 (
// Equation(s):
// \cpu|rf|qb[2]~76_combout  = (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & \imem|irom|altsyncram_component|auto_generated|q_a [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[2]~76_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~76 .lut_mask = 16'h0F00;
defparam \cpu|rf|qb[2]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y60_N14
cycloneiv_lcell_comb \cpu|rf|Decoder0~26 (
// Equation(s):
// \cpu|rf|Decoder0~26_combout  = (!\cpu|wn [4] & (!\cpu|wn [3] & \cpu|rf|Decoder0~21_combout ))

	.dataa(\cpu|wn [4]),
	.datab(\cpu|wn [3]),
	.datac(gnd),
	.datad(\cpu|rf|Decoder0~21_combout ),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~26 .lut_mask = 16'h1100;
defparam \cpu|rf|Decoder0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y58_N15
dffeas \cpu|rf|register[2][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[5]~3_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y60_N28
cycloneiv_lcell_comb \cpu|rf|Decoder0~32 (
// Equation(s):
// \cpu|rf|Decoder0~32_combout  = (!\cpu|wn [4] & (!\cpu|wn [3] & (!\cpu|wn [1] & \cpu|rf|Decoder0~0_combout )))

	.dataa(\cpu|wn [4]),
	.datab(\cpu|wn [3]),
	.datac(\cpu|wn [1]),
	.datad(\cpu|rf|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~32 .lut_mask = 16'h0100;
defparam \cpu|rf|Decoder0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y56_N29
dffeas \cpu|rf|register[1][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[5]~3_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y56_N0
cycloneiv_lcell_comb \cpu|rf|register[7][5]~feeder (
// Equation(s):
// \cpu|rf|register[7][5]~feeder_combout  = \cpu|link|y[5]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[5]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[7][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[7][5]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[7][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y65_N10
cycloneiv_lcell_comb \cpu|rf|Decoder0~31 (
// Equation(s):
// \cpu|rf|Decoder0~31_combout  = (!\cpu|wn [3] & (!\cpu|wn [4] & (\cpu|rf|Decoder0~2_combout  & \cpu|wn [1])))

	.dataa(\cpu|wn [3]),
	.datab(\cpu|wn [4]),
	.datac(\cpu|rf|Decoder0~2_combout ),
	.datad(\cpu|wn [1]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~31 .lut_mask = 16'h1000;
defparam \cpu|rf|Decoder0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y56_N1
dffeas \cpu|rf|register[7][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[7][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y65_N8
cycloneiv_lcell_comb \cpu|rf|Decoder0~30 (
// Equation(s):
// \cpu|rf|Decoder0~30_combout  = (!\cpu|wn [3] & (!\cpu|wn [4] & (\cpu|rf|Decoder0~28_combout  & !\cpu|wn [1])))

	.dataa(\cpu|wn [3]),
	.datab(\cpu|wn [4]),
	.datac(\cpu|rf|Decoder0~28_combout ),
	.datad(\cpu|wn [1]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~30 .lut_mask = 16'h0010;
defparam \cpu|rf|Decoder0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y57_N21
dffeas \cpu|rf|register[4][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[5]~3_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y57_N18
cycloneiv_lcell_comb \cpu|rf|qb[5]~238 (
// Equation(s):
// \cpu|rf|qb[5]~238_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[6][5]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[4][5]~q )))))

	.dataa(\cpu|rf|register[6][5]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[4][5]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[5]~238_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[5]~238 .lut_mask = 16'hEE30;
defparam \cpu|rf|qb[5]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y57_N4
cycloneiv_lcell_comb \cpu|rf|qb[5]~239 (
// Equation(s):
// \cpu|rf|qb[5]~239_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[5]~238_combout  & ((\cpu|rf|register[7][5]~q ))) # (!\cpu|rf|qb[5]~238_combout  & (\cpu|rf|register[5][5]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[5]~238_combout ))))

	.dataa(\cpu|rf|register[5][5]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[7][5]~q ),
	.datad(\cpu|rf|qb[5]~238_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[5]~239_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[5]~239 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[5]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y58_N0
cycloneiv_lcell_comb \cpu|rf|qb[2]~79 (
// Equation(s):
// \cpu|rf|qb[2]~79_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18]) # ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & \imem|irom|altsyncram_component|auto_generated|q_a [17]))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(gnd),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[2]~79_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~79 .lut_mask = 16'hFAF0;
defparam \cpu|rf|qb[2]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y56_N4
cycloneiv_lcell_comb \cpu|rf|qb[5]~240 (
// Equation(s):
// \cpu|rf|qb[5]~240_combout  = (\cpu|rf|qb[2]~76_combout  & (((\cpu|rf|qb[2]~79_combout )))) # (!\cpu|rf|qb[2]~76_combout  & ((\cpu|rf|qb[2]~79_combout  & ((\cpu|rf|qb[5]~239_combout ))) # (!\cpu|rf|qb[2]~79_combout  & (\cpu|rf|register[1][5]~q ))))

	.dataa(\cpu|rf|qb[2]~76_combout ),
	.datab(\cpu|rf|register[1][5]~q ),
	.datac(\cpu|rf|qb[5]~239_combout ),
	.datad(\cpu|rf|qb[2]~79_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[5]~240_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[5]~240 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[5]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y58_N14
cycloneiv_lcell_comb \cpu|rf|qb[5]~241 (
// Equation(s):
// \cpu|rf|qb[5]~241_combout  = (\cpu|rf|qb[2]~76_combout  & ((\cpu|rf|qb[5]~240_combout  & (\cpu|rf|register[3][5]~q )) # (!\cpu|rf|qb[5]~240_combout  & ((\cpu|rf|register[2][5]~q ))))) # (!\cpu|rf|qb[2]~76_combout  & (((\cpu|rf|qb[5]~240_combout ))))

	.dataa(\cpu|rf|register[3][5]~q ),
	.datab(\cpu|rf|qb[2]~76_combout ),
	.datac(\cpu|rf|register[2][5]~q ),
	.datad(\cpu|rf|qb[5]~240_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[5]~241_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[5]~241 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[5]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y57_N8
cycloneiv_lcell_comb \cpu|rf|qb[5]~242 (
// Equation(s):
// \cpu|rf|qb[5]~242_combout  = (\cpu|rf|qb[2]~75_combout  & ((\cpu|rf|qb[2]~64_combout ) # ((\cpu|rf|qb[5]~237_combout )))) # (!\cpu|rf|qb[2]~75_combout  & (!\cpu|rf|qb[2]~64_combout  & ((\cpu|rf|qb[5]~241_combout ))))

	.dataa(\cpu|rf|qb[2]~75_combout ),
	.datab(\cpu|rf|qb[2]~64_combout ),
	.datac(\cpu|rf|qb[5]~237_combout ),
	.datad(\cpu|rf|qb[5]~241_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[5]~242_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[5]~242 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qb[5]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y60_N17
dffeas \cpu|rf|register[10][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[5]~3_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y60_N19
dffeas \cpu|rf|register[11][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[5]~3_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y60_N16
cycloneiv_lcell_comb \cpu|rf|qb[5]~227 (
// Equation(s):
// \cpu|rf|qb[5]~227_combout  = (\cpu|rf|qb[5]~226_combout  & (((\cpu|rf|register[11][5]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17]))) # (!\cpu|rf|qb[5]~226_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|rf|register[10][5]~q )))

	.dataa(\cpu|rf|qb[5]~226_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|register[10][5]~q ),
	.datad(\cpu|rf|register[11][5]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[5]~227_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[5]~227 .lut_mask = 16'hEA62;
defparam \cpu|rf|qb[5]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y57_N14
cycloneiv_lcell_comb \cpu|rf|qb[5]~245 (
// Equation(s):
// \cpu|rf|qb[5]~245_combout  = (\cpu|rf|qb[2]~64_combout  & ((\cpu|rf|qb[5]~242_combout  & (\cpu|rf|qb[5]~244_combout )) # (!\cpu|rf|qb[5]~242_combout  & ((\cpu|rf|qb[5]~227_combout ))))) # (!\cpu|rf|qb[2]~64_combout  & (((\cpu|rf|qb[5]~242_combout ))))

	.dataa(\cpu|rf|qb[2]~64_combout ),
	.datab(\cpu|rf|qb[5]~244_combout ),
	.datac(\cpu|rf|qb[5]~242_combout ),
	.datad(\cpu|rf|qb[5]~227_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[5]~245_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[5]~245 .lut_mask = 16'hDAD0;
defparam \cpu|rf|qb[5]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y57_N0
cycloneiv_lcell_comb \cpu|alu_b|y[5]~8 (
// Equation(s):
// \cpu|alu_b|y[5]~8_combout  = (\cpu|cu|aluimm~2_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [5])) # (!\cpu|cu|aluimm~2_combout  & (((!\cpu|rf|Equal1~1_combout  & \cpu|rf|qb[5]~245_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [5]),
	.datab(\cpu|rf|Equal1~1_combout ),
	.datac(\cpu|rf|qb[5]~245_combout ),
	.datad(\cpu|cu|aluimm~2_combout ),
	.cin(gnd),
	.combout(\cpu|alu_b|y[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_b|y[5]~8 .lut_mask = 16'hAA30;
defparam \cpu|alu_b|y[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y62_N30
cycloneiv_lcell_comb \cpu|al_unit|Mux29~12 (
// Equation(s):
// \cpu|al_unit|Mux29~12_combout  = (\cpu|cu|aluc[0]~5_combout  & ((\cpu|cu|aluc[1]~4_combout  & ((\cpu|cu|aluc[3]~6_combout ))) # (!\cpu|cu|aluc[1]~4_combout  & (!\cpu|cu|aluc[2]~3_combout )))) # (!\cpu|cu|aluc[0]~5_combout  & (((\cpu|cu|aluc[3]~6_combout 
// ))))

	.dataa(\cpu|cu|aluc[0]~5_combout ),
	.datab(\cpu|cu|aluc[2]~3_combout ),
	.datac(\cpu|cu|aluc[3]~6_combout ),
	.datad(\cpu|cu|aluc[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux29~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux29~12 .lut_mask = 16'hF072;
defparam \cpu|al_unit|Mux29~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y62_N26
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~76 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~76_combout  = (\cpu|al_unit|ShiftRight0~29_combout ) # ((!\cpu|alu_a|y[0]~1_combout  & \cpu|al_unit|ShiftRight0~7_combout ))

	.dataa(gnd),
	.datab(\cpu|alu_a|y[0]~1_combout ),
	.datac(\cpu|al_unit|ShiftRight0~7_combout ),
	.datad(\cpu|al_unit|ShiftRight0~29_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~76_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~76 .lut_mask = 16'hFF30;
defparam \cpu|al_unit|ShiftRight0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y55_N18
cycloneiv_lcell_comb \cpu|rf|register[12][19]~feeder (
// Equation(s):
// \cpu|rf|register[12][19]~feeder_combout  = \cpu|link|y[19]~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[19]~37_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[12][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[12][19]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[12][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y55_N19
dffeas \cpu|rf|register[12][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[12][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y55_N12
cycloneiv_lcell_comb \cpu|rf|qa[19]~413 (
// Equation(s):
// \cpu|rf|qa[19]~413_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[14][19]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|rf|register[12][19]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|rf|register[14][19]~q ),
	.datab(\cpu|rf|register[12][19]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[19]~413_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[19]~413 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qa[19]~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y55_N16
cycloneiv_lcell_comb \cpu|rf|qa[19]~414 (
// Equation(s):
// \cpu|rf|qa[19]~414_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[19]~413_combout  & (\cpu|rf|register[15][19]~q )) # (!\cpu|rf|qa[19]~413_combout  & ((\cpu|rf|register[13][19]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[19]~413_combout ))))

	.dataa(\cpu|rf|register[15][19]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[13][19]~q ),
	.datad(\cpu|rf|qa[19]~413_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[19]~414_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[19]~414 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[19]~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y59_N23
dffeas \cpu|rf|register[10][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[19]~37_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y63_N5
dffeas \cpu|rf|register[11][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[19]~37_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y59_N21
dffeas \cpu|rf|register[9][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[19]~37_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y63_N19
dffeas \cpu|rf|register[8][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[19]~37_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y63_N18
cycloneiv_lcell_comb \cpu|rf|qa[19]~406 (
// Equation(s):
// \cpu|rf|qa[19]~406_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[9][19]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (((\cpu|rf|register[8][19]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|register[9][19]~q ),
	.datac(\cpu|rf|register[8][19]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[19]~406_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[19]~406 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[19]~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y63_N4
cycloneiv_lcell_comb \cpu|rf|qa[19]~407 (
// Equation(s):
// \cpu|rf|qa[19]~407_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[19]~406_combout  & ((\cpu|rf|register[11][19]~q ))) # (!\cpu|rf|qa[19]~406_combout  & (\cpu|rf|register[10][19]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[19]~406_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[10][19]~q ),
	.datac(\cpu|rf|register[11][19]~q ),
	.datad(\cpu|rf|qa[19]~406_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[19]~407_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[19]~407 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[19]~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y55_N9
dffeas \cpu|rf|register[2][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[19]~37_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y60_N10
cycloneiv_lcell_comb \cpu|rf|Decoder0~33 (
// Equation(s):
// \cpu|rf|Decoder0~33_combout  = (!\cpu|wn [4] & (!\cpu|wn [3] & (\cpu|wn [1] & \cpu|rf|Decoder0~0_combout )))

	.dataa(\cpu|wn [4]),
	.datab(\cpu|wn [3]),
	.datac(\cpu|wn [1]),
	.datad(\cpu|rf|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~33 .lut_mask = 16'h1000;
defparam \cpu|rf|Decoder0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y55_N27
dffeas \cpu|rf|register[3][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[19]~37_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y56_N11
dffeas \cpu|rf|register[1][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[19]~37_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y56_N11
dffeas \cpu|rf|register[4][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[19]~37_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y56_N10
cycloneiv_lcell_comb \cpu|rf|qa[19]~408 (
// Equation(s):
// \cpu|rf|qa[19]~408_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[6][19]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[4][19]~q )))))

	.dataa(\cpu|rf|register[6][19]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[4][19]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[19]~408_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[19]~408 .lut_mask = 16'hEE30;
defparam \cpu|rf|qa[19]~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y56_N26
cycloneiv_lcell_comb \cpu|rf|register[7][19]~feeder (
// Equation(s):
// \cpu|rf|register[7][19]~feeder_combout  = \cpu|link|y[19]~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[19]~37_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[7][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[7][19]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[7][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y56_N27
dffeas \cpu|rf|register[7][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[7][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y56_N0
cycloneiv_lcell_comb \cpu|rf|qa[19]~409 (
// Equation(s):
// \cpu|rf|qa[19]~409_combout  = (\cpu|rf|qa[19]~408_combout  & (((\cpu|rf|register[7][19]~q ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\cpu|rf|qa[19]~408_combout  & (\cpu|rf|register[5][19]~q  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|rf|register[5][19]~q ),
	.datab(\cpu|rf|qa[19]~408_combout ),
	.datac(\cpu|rf|register[7][19]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[19]~409_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[19]~409 .lut_mask = 16'hE2CC;
defparam \cpu|rf|qa[19]~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y56_N10
cycloneiv_lcell_comb \cpu|rf|qa[19]~410 (
// Equation(s):
// \cpu|rf|qa[19]~410_combout  = (\cpu|rf|qa[4]~69_combout  & ((\cpu|rf|qa[4]~66_combout ) # ((\cpu|rf|qa[19]~409_combout )))) # (!\cpu|rf|qa[4]~69_combout  & (!\cpu|rf|qa[4]~66_combout  & (\cpu|rf|register[1][19]~q )))

	.dataa(\cpu|rf|qa[4]~69_combout ),
	.datab(\cpu|rf|qa[4]~66_combout ),
	.datac(\cpu|rf|register[1][19]~q ),
	.datad(\cpu|rf|qa[19]~409_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[19]~410_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[19]~410 .lut_mask = 16'hBA98;
defparam \cpu|rf|qa[19]~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y55_N26
cycloneiv_lcell_comb \cpu|rf|qa[19]~411 (
// Equation(s):
// \cpu|rf|qa[19]~411_combout  = (\cpu|rf|qa[4]~66_combout  & ((\cpu|rf|qa[19]~410_combout  & ((\cpu|rf|register[3][19]~q ))) # (!\cpu|rf|qa[19]~410_combout  & (\cpu|rf|register[2][19]~q )))) # (!\cpu|rf|qa[4]~66_combout  & (((\cpu|rf|qa[19]~410_combout ))))

	.dataa(\cpu|rf|qa[4]~66_combout ),
	.datab(\cpu|rf|register[2][19]~q ),
	.datac(\cpu|rf|register[3][19]~q ),
	.datad(\cpu|rf|qa[19]~410_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[19]~411_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[19]~411 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[19]~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y55_N22
cycloneiv_lcell_comb \cpu|rf|qa[19]~412 (
// Equation(s):
// \cpu|rf|qa[19]~412_combout  = (\cpu|rf|qa[4]~62_combout  & (\cpu|rf|qa[4]~65_combout )) # (!\cpu|rf|qa[4]~62_combout  & ((\cpu|rf|qa[4]~65_combout  & (\cpu|rf|qa[19]~407_combout )) # (!\cpu|rf|qa[4]~65_combout  & ((\cpu|rf|qa[19]~411_combout )))))

	.dataa(\cpu|rf|qa[4]~62_combout ),
	.datab(\cpu|rf|qa[4]~65_combout ),
	.datac(\cpu|rf|qa[19]~407_combout ),
	.datad(\cpu|rf|qa[19]~411_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[19]~412_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[19]~412 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qa[19]~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y55_N8
cycloneiv_lcell_comb \cpu|rf|qa[19]~415 (
// Equation(s):
// \cpu|rf|qa[19]~415_combout  = (\cpu|rf|qa[19]~412_combout  & (((\cpu|rf|qa[19]~414_combout ) # (!\cpu|rf|qa[4]~62_combout )))) # (!\cpu|rf|qa[19]~412_combout  & (\cpu|rf|qa[19]~405_combout  & ((\cpu|rf|qa[4]~62_combout ))))

	.dataa(\cpu|rf|qa[19]~405_combout ),
	.datab(\cpu|rf|qa[19]~414_combout ),
	.datac(\cpu|rf|qa[19]~412_combout ),
	.datad(\cpu|rf|qa[4]~62_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[19]~415_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[19]~415 .lut_mask = 16'hCAF0;
defparam \cpu|rf|qa[19]~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y54_N16
cycloneiv_lcell_comb \cpu|rf|qa[19]~713 (
// Equation(s):
// \cpu|rf|qa[19]~713_combout  = (\cpu|rf|qa[19]~415_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [25]) # (!\cpu|rf|Equal0~0_combout )))

	.dataa(gnd),
	.datab(\cpu|rf|qa[19]~415_combout ),
	.datac(\cpu|rf|Equal0~0_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\cpu|rf|qa[19]~713_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[19]~713 .lut_mask = 16'hCC0C;
defparam \cpu|rf|qa[19]~713 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y52_N30
cycloneiv_lcell_comb \cpu|immediate[16]~0 (
// Equation(s):
// \cpu|immediate[16]~0_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [15] & ((\cpu|cu|pcsource[0]~0_combout ) # (!\cpu|cu|aluimm~1_combout )))

	.dataa(\cpu|cu|aluimm~1_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|cu|pcsource[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|immediate[16]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|immediate[16]~0 .lut_mask = 16'hC4C4;
defparam \cpu|immediate[16]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y53_N28
cycloneiv_lcell_comb \cpu|pcplus4|p4[15]~26 (
// Equation(s):
// \cpu|pcplus4|p4[15]~26_combout  = (\cpu|ip|q [15] & ((\cpu|pcplus4|p4[14]~25 ) # (GND))) # (!\cpu|ip|q [15] & (!\cpu|pcplus4|p4[14]~25 ))
// \cpu|pcplus4|p4[15]~27  = CARRY((\cpu|ip|q [15]) # (!\cpu|pcplus4|p4[14]~25 ))

	.dataa(\cpu|ip|q [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[14]~25 ),
	.combout(\cpu|pcplus4|p4[15]~26_combout ),
	.cout(\cpu|pcplus4|p4[15]~27 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[15]~26 .lut_mask = 16'hA5AF;
defparam \cpu|pcplus4|p4[15]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N26
cycloneiv_lcell_comb \cpu|br_adr|p4[14]~24 (
// Equation(s):
// \cpu|br_adr|p4[14]~24_combout  = ((\cpu|pcplus4|p4[14]~24_combout  $ (\imem|irom|altsyncram_component|auto_generated|q_a [12] $ (!\cpu|br_adr|p4[13]~23 )))) # (GND)
// \cpu|br_adr|p4[14]~25  = CARRY((\cpu|pcplus4|p4[14]~24_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [12]) # (!\cpu|br_adr|p4[13]~23 ))) # (!\cpu|pcplus4|p4[14]~24_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [12] & 
// !\cpu|br_adr|p4[13]~23 )))

	.dataa(\cpu|pcplus4|p4[14]~24_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[13]~23 ),
	.combout(\cpu|br_adr|p4[14]~24_combout ),
	.cout(\cpu|br_adr|p4[14]~25 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[14]~24 .lut_mask = 16'h698E;
defparam \cpu|br_adr|p4[14]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N28
cycloneiv_lcell_comb \cpu|br_adr|p4[15]~26 (
// Equation(s):
// \cpu|br_adr|p4[15]~26_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [13] & ((\cpu|pcplus4|p4[15]~26_combout  & (\cpu|br_adr|p4[14]~25  & VCC)) # (!\cpu|pcplus4|p4[15]~26_combout  & (!\cpu|br_adr|p4[14]~25 )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [13] & ((\cpu|pcplus4|p4[15]~26_combout  & (!\cpu|br_adr|p4[14]~25 )) # (!\cpu|pcplus4|p4[15]~26_combout  & ((\cpu|br_adr|p4[14]~25 ) # (GND)))))
// \cpu|br_adr|p4[15]~27  = CARRY((\imem|irom|altsyncram_component|auto_generated|q_a [13] & (!\cpu|pcplus4|p4[15]~26_combout  & !\cpu|br_adr|p4[14]~25 )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [13] & ((!\cpu|br_adr|p4[14]~25 ) # 
// (!\cpu|pcplus4|p4[15]~26_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [13]),
	.datab(\cpu|pcplus4|p4[15]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[14]~25 ),
	.combout(\cpu|br_adr|p4[15]~26_combout ),
	.cout(\cpu|br_adr|p4[15]~27 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[15]~26 .lut_mask = 16'h9617;
defparam \cpu|br_adr|p4[15]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y52_N0
cycloneiv_lcell_comb \cpu|br_adr|p4[17]~30 (
// Equation(s):
// \cpu|br_adr|p4[17]~30_combout  = (\cpu|pcplus4|p4[17]~30_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [15] & (\cpu|br_adr|p4[16]~29  & VCC)) # (!\imem|irom|altsyncram_component|auto_generated|q_a [15] & (!\cpu|br_adr|p4[16]~29 )))) # 
// (!\cpu|pcplus4|p4[17]~30_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [15] & (!\cpu|br_adr|p4[16]~29 )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [15] & ((\cpu|br_adr|p4[16]~29 ) # (GND)))))
// \cpu|br_adr|p4[17]~31  = CARRY((\cpu|pcplus4|p4[17]~30_combout  & (!\imem|irom|altsyncram_component|auto_generated|q_a [15] & !\cpu|br_adr|p4[16]~29 )) # (!\cpu|pcplus4|p4[17]~30_combout  & ((!\cpu|br_adr|p4[16]~29 ) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\cpu|pcplus4|p4[17]~30_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[16]~29 ),
	.combout(\cpu|br_adr|p4[17]~30_combout ),
	.cout(\cpu|br_adr|p4[17]~31 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[17]~30 .lut_mask = 16'h9617;
defparam \cpu|br_adr|p4[17]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y52_N4
cycloneiv_lcell_comb \cpu|br_adr|p4[19]~34 (
// Equation(s):
// \cpu|br_adr|p4[19]~34_combout  = (\cpu|pcplus4|p4[19]~34_combout  & ((\cpu|immediate[16]~0_combout  & (\cpu|br_adr|p4[18]~33  & VCC)) # (!\cpu|immediate[16]~0_combout  & (!\cpu|br_adr|p4[18]~33 )))) # (!\cpu|pcplus4|p4[19]~34_combout  & 
// ((\cpu|immediate[16]~0_combout  & (!\cpu|br_adr|p4[18]~33 )) # (!\cpu|immediate[16]~0_combout  & ((\cpu|br_adr|p4[18]~33 ) # (GND)))))
// \cpu|br_adr|p4[19]~35  = CARRY((\cpu|pcplus4|p4[19]~34_combout  & (!\cpu|immediate[16]~0_combout  & !\cpu|br_adr|p4[18]~33 )) # (!\cpu|pcplus4|p4[19]~34_combout  & ((!\cpu|br_adr|p4[18]~33 ) # (!\cpu|immediate[16]~0_combout ))))

	.dataa(\cpu|pcplus4|p4[19]~34_combout ),
	.datab(\cpu|immediate[16]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[18]~33 ),
	.combout(\cpu|br_adr|p4[19]~34_combout ),
	.cout(\cpu|br_adr|p4[19]~35 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[19]~34 .lut_mask = 16'h9617;
defparam \cpu|br_adr|p4[19]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y54_N28
cycloneiv_lcell_comb \cpu|nextpc|Mux12~0 (
// Equation(s):
// \cpu|nextpc|Mux12~0_combout  = (\cpu|cu|pcsource[1]~4_combout  & (((\cpu|cu|pcsource[0]~2_combout )))) # (!\cpu|cu|pcsource[1]~4_combout  & ((\cpu|cu|pcsource[0]~2_combout  & ((\cpu|br_adr|p4[19]~34_combout ))) # (!\cpu|cu|pcsource[0]~2_combout  & 
// (\cpu|pcplus4|p4[19]~34_combout ))))

	.dataa(\cpu|cu|pcsource[1]~4_combout ),
	.datab(\cpu|pcplus4|p4[19]~34_combout ),
	.datac(\cpu|br_adr|p4[19]~34_combout ),
	.datad(\cpu|cu|pcsource[0]~2_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux12~0 .lut_mask = 16'hFA44;
defparam \cpu|nextpc|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y54_N12
cycloneiv_lcell_comb \cpu|nextpc|Mux12~1 (
// Equation(s):
// \cpu|nextpc|Mux12~1_combout  = (\cpu|cu|pcsource[1]~4_combout  & ((\cpu|nextpc|Mux12~0_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [17]))) # (!\cpu|nextpc|Mux12~0_combout  & (!\cpu|rf|qa[19]~713_combout )))) # 
// (!\cpu|cu|pcsource[1]~4_combout  & (((!\cpu|nextpc|Mux12~0_combout ))))

	.dataa(\cpu|cu|pcsource[1]~4_combout ),
	.datab(\cpu|rf|qa[19]~713_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\cpu|nextpc|Mux12~0_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux12~1 .lut_mask = 16'h0A77;
defparam \cpu|nextpc|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y54_N13
dffeas \cpu|ip|q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|nextpc|Mux12~1_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[19] .is_wysiwyg = "true";
defparam \cpu|ip|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y53_N30
cycloneiv_lcell_comb \cpu|pcplus4|p4[16]~28 (
// Equation(s):
// \cpu|pcplus4|p4[16]~28_combout  = (\cpu|ip|q [16] & (!\cpu|pcplus4|p4[15]~27  & VCC)) # (!\cpu|ip|q [16] & (\cpu|pcplus4|p4[15]~27  $ (GND)))
// \cpu|pcplus4|p4[16]~29  = CARRY((!\cpu|ip|q [16] & !\cpu|pcplus4|p4[15]~27 ))

	.dataa(gnd),
	.datab(\cpu|ip|q [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[15]~27 ),
	.combout(\cpu|pcplus4|p4[16]~28_combout ),
	.cout(\cpu|pcplus4|p4[16]~29 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[16]~28 .lut_mask = 16'h3C03;
defparam \cpu|pcplus4|p4[16]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X78_Y52_N0
cycloneiv_lcell_comb \cpu|pcplus4|p4[17]~30 (
// Equation(s):
// \cpu|pcplus4|p4[17]~30_combout  = (\cpu|ip|q [17] & ((\cpu|pcplus4|p4[16]~29 ) # (GND))) # (!\cpu|ip|q [17] & (!\cpu|pcplus4|p4[16]~29 ))
// \cpu|pcplus4|p4[17]~31  = CARRY((\cpu|ip|q [17]) # (!\cpu|pcplus4|p4[16]~29 ))

	.dataa(gnd),
	.datab(\cpu|ip|q [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[16]~29 ),
	.combout(\cpu|pcplus4|p4[17]~30_combout ),
	.cout(\cpu|pcplus4|p4[17]~31 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[17]~30 .lut_mask = 16'hC3CF;
defparam \cpu|pcplus4|p4[17]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y60_N9
dffeas \cpu|rf|register[9][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[31]~31_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y63_N2
cycloneiv_lcell_comb \cpu|rf|qa[31]~346 (
// Equation(s):
// \cpu|rf|qa[31]~346_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|register[9][31]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|rf|register[8][31]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|register[8][31]~q ),
	.datab(\cpu|rf|register[9][31]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[31]~346_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[31]~346 .lut_mask = 16'hF0CA;
defparam \cpu|rf|qa[31]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y63_N1
dffeas \cpu|rf|register[11][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[31]~31_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y63_N0
cycloneiv_lcell_comb \cpu|rf|qa[31]~347 (
// Equation(s):
// \cpu|rf|qa[31]~347_combout  = (\cpu|rf|qa[31]~346_combout  & (((\cpu|rf|register[11][31]~q ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\cpu|rf|qa[31]~346_combout  & (\cpu|rf|register[10][31]~q  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|register[10][31]~q ),
	.datab(\cpu|rf|qa[31]~346_combout ),
	.datac(\cpu|rf|register[11][31]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[31]~347_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[31]~347 .lut_mask = 16'hE2CC;
defparam \cpu|rf|qa[31]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y62_N25
dffeas \cpu|rf|register[1][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[31]~31_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y60_N8
cycloneiv_lcell_comb \cpu|rf|qa[4]~69 (
// Equation(s):
// \cpu|rf|qa[4]~69_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23]) # ((\imem|irom|altsyncram_component|auto_generated|q_a [22] & \imem|irom|altsyncram_component|auto_generated|q_a [21]))

	.dataa(gnd),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[4]~69_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~69 .lut_mask = 16'hFFC0;
defparam \cpu|rf|qa[4]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y65_N14
cycloneiv_lcell_comb \cpu|rf|Decoder0~27 (
// Equation(s):
// \cpu|rf|Decoder0~27_combout  = (!\cpu|wn [3] & (!\cpu|wn [4] & (\cpu|rf|Decoder0~2_combout  & !\cpu|wn [1])))

	.dataa(\cpu|wn [3]),
	.datab(\cpu|wn [4]),
	.datac(\cpu|rf|Decoder0~2_combout ),
	.datad(\cpu|wn [1]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~27 .lut_mask = 16'h0010;
defparam \cpu|rf|Decoder0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y61_N3
dffeas \cpu|rf|register[5][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[31]~31_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y62_N0
cycloneiv_lcell_comb \cpu|rf|register[4][31]~feeder (
// Equation(s):
// \cpu|rf|register[4][31]~feeder_combout  = \cpu|link|y[31]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[31]~31_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[4][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[4][31]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[4][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y62_N1
dffeas \cpu|rf|register[4][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[4][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y65_N6
cycloneiv_lcell_comb \cpu|rf|Decoder0~29 (
// Equation(s):
// \cpu|rf|Decoder0~29_combout  = (!\cpu|wn [3] & (!\cpu|wn [4] & (\cpu|rf|Decoder0~28_combout  & \cpu|wn [1])))

	.dataa(\cpu|wn [3]),
	.datab(\cpu|wn [4]),
	.datac(\cpu|rf|Decoder0~28_combout ),
	.datad(\cpu|wn [1]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~29 .lut_mask = 16'h1000;
defparam \cpu|rf|Decoder0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y61_N1
dffeas \cpu|rf|register[6][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[31]~31_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y61_N0
cycloneiv_lcell_comb \cpu|rf|qa[31]~348 (
// Equation(s):
// \cpu|rf|qa[31]~348_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|register[6][31]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (\cpu|rf|register[4][31]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[4][31]~q ),
	.datac(\cpu|rf|register[6][31]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[31]~348_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[31]~348 .lut_mask = 16'hAAE4;
defparam \cpu|rf|qa[31]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y61_N2
cycloneiv_lcell_comb \cpu|rf|qa[31]~349 (
// Equation(s):
// \cpu|rf|qa[31]~349_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[31]~348_combout  & (\cpu|rf|register[7][31]~q )) # (!\cpu|rf|qa[31]~348_combout  & ((\cpu|rf|register[5][31]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[31]~348_combout ))))

	.dataa(\cpu|rf|register[7][31]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[5][31]~q ),
	.datad(\cpu|rf|qa[31]~348_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[31]~349_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[31]~349 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[31]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y62_N30
cycloneiv_lcell_comb \cpu|rf|qa[31]~350 (
// Equation(s):
// \cpu|rf|qa[31]~350_combout  = (\cpu|rf|qa[4]~66_combout  & (((\cpu|rf|qa[4]~69_combout )))) # (!\cpu|rf|qa[4]~66_combout  & ((\cpu|rf|qa[4]~69_combout  & ((\cpu|rf|qa[31]~349_combout ))) # (!\cpu|rf|qa[4]~69_combout  & (\cpu|rf|register[1][31]~q ))))

	.dataa(\cpu|rf|qa[4]~66_combout ),
	.datab(\cpu|rf|register[1][31]~q ),
	.datac(\cpu|rf|qa[4]~69_combout ),
	.datad(\cpu|rf|qa[31]~349_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[31]~350_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[31]~350 .lut_mask = 16'hF4A4;
defparam \cpu|rf|qa[31]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y62_N21
dffeas \cpu|rf|register[3][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[31]~31_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y61_N10
cycloneiv_lcell_comb \cpu|rf|qa[31]~351 (
// Equation(s):
// \cpu|rf|qa[31]~351_combout  = (\cpu|rf|qa[4]~66_combout  & ((\cpu|rf|qa[31]~350_combout  & ((\cpu|rf|register[3][31]~q ))) # (!\cpu|rf|qa[31]~350_combout  & (\cpu|rf|register[2][31]~q )))) # (!\cpu|rf|qa[4]~66_combout  & (((\cpu|rf|qa[31]~350_combout ))))

	.dataa(\cpu|rf|register[2][31]~q ),
	.datab(\cpu|rf|qa[4]~66_combout ),
	.datac(\cpu|rf|qa[31]~350_combout ),
	.datad(\cpu|rf|register[3][31]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qa[31]~351_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[31]~351 .lut_mask = 16'hF838;
defparam \cpu|rf|qa[31]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y61_N4
cycloneiv_lcell_comb \cpu|rf|qa[31]~352 (
// Equation(s):
// \cpu|rf|qa[31]~352_combout  = (\cpu|rf|qa[4]~65_combout  & ((\cpu|rf|qa[4]~62_combout ) # ((\cpu|rf|qa[31]~347_combout )))) # (!\cpu|rf|qa[4]~65_combout  & (!\cpu|rf|qa[4]~62_combout  & ((\cpu|rf|qa[31]~351_combout ))))

	.dataa(\cpu|rf|qa[4]~65_combout ),
	.datab(\cpu|rf|qa[4]~62_combout ),
	.datac(\cpu|rf|qa[31]~347_combout ),
	.datad(\cpu|rf|qa[31]~351_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[31]~352_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[31]~352 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qa[31]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y61_N23
dffeas \cpu|rf|register[25][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|link|y[31]~31_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y61_N1
dffeas \cpu|rf|register[29][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[31]~31_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y63_N17
dffeas \cpu|rf|register[21][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[31]~31_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y63_N16
cycloneiv_lcell_comb \cpu|rf|qa[31]~336 (
// Equation(s):
// \cpu|rf|qa[31]~336_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[21][31]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[17][31]~q ))))

	.dataa(\cpu|rf|register[17][31]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[21][31]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[31]~336_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[31]~336 .lut_mask = 16'hFC22;
defparam \cpu|rf|qa[31]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y61_N20
cycloneiv_lcell_comb \cpu|rf|qa[31]~337 (
// Equation(s):
// \cpu|rf|qa[31]~337_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[31]~336_combout  & ((\cpu|rf|register[29][31]~q ))) # (!\cpu|rf|qa[31]~336_combout  & (\cpu|rf|register[25][31]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[31]~336_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[25][31]~q ),
	.datac(\cpu|rf|register[29][31]~q ),
	.datad(\cpu|rf|qa[31]~336_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[31]~337_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[31]~337 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[31]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y62_N15
dffeas \cpu|rf|register[28][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[31]~31_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y63_N17
dffeas \cpu|rf|register[24][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[31]~31_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y63_N16
cycloneiv_lcell_comb \cpu|rf|qa[31]~340 (
// Equation(s):
// \cpu|rf|qa[31]~340_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|register[24][31]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (\cpu|rf|register[16][31]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|rf|register[16][31]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[24][31]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[31]~340_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[31]~340 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qa[31]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y63_N30
cycloneiv_lcell_comb \cpu|rf|qa[31]~341 (
// Equation(s):
// \cpu|rf|qa[31]~341_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[31]~340_combout  & ((\cpu|rf|register[28][31]~q ))) # (!\cpu|rf|qa[31]~340_combout  & (\cpu|rf|register[20][31]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[31]~340_combout ))))

	.dataa(\cpu|rf|register[20][31]~q ),
	.datab(\cpu|rf|register[28][31]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|rf|qa[31]~340_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[31]~341_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[31]~341 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qa[31]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y63_N20
cycloneiv_lcell_comb \cpu|rf|register[22][31]~feeder (
// Equation(s):
// \cpu|rf|register[22][31]~feeder_combout  = \cpu|link|y[31]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[31]~31_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[22][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[22][31]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[22][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y63_N21
dffeas \cpu|rf|register[22][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[22][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y62_N25
dffeas \cpu|rf|register[18][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[31]~31_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y64_N25
dffeas \cpu|rf|register[26][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[31]~31_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y64_N24
cycloneiv_lcell_comb \cpu|rf|qa[31]~338 (
// Equation(s):
// \cpu|rf|qa[31]~338_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[26][31]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[18][31]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[18][31]~q ),
	.datac(\cpu|rf|register[26][31]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[31]~338_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[31]~338 .lut_mask = 16'hFA44;
defparam \cpu|rf|qa[31]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y63_N6
cycloneiv_lcell_comb \cpu|rf|qa[31]~339 (
// Equation(s):
// \cpu|rf|qa[31]~339_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[31]~338_combout  & (\cpu|rf|register[30][31]~q )) # (!\cpu|rf|qa[31]~338_combout  & ((\cpu|rf|register[22][31]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[31]~338_combout ))))

	.dataa(\cpu|rf|register[30][31]~q ),
	.datab(\cpu|rf|register[22][31]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|rf|qa[31]~338_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[31]~339_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[31]~339 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qa[31]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y61_N26
cycloneiv_lcell_comb \cpu|rf|qa[31]~342 (
// Equation(s):
// \cpu|rf|qa[31]~342_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\imem|irom|altsyncram_component|auto_generated|q_a [21]) # ((\cpu|rf|qa[31]~339_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|qa[31]~341_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|qa[31]~341_combout ),
	.datad(\cpu|rf|qa[31]~339_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[31]~342_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[31]~342 .lut_mask = 16'hBA98;
defparam \cpu|rf|qa[31]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y64_N17
dffeas \cpu|rf|register[27][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[31]~31_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y64_N27
dffeas \cpu|rf|register[23][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[31]~31_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y64_N26
cycloneiv_lcell_comb \cpu|rf|qa[31]~343 (
// Equation(s):
// \cpu|rf|qa[31]~343_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|register[23][31]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (\cpu|rf|register[19][31]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\cpu|rf|register[19][31]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[23][31]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[31]~343_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[31]~343 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qa[31]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y64_N16
cycloneiv_lcell_comb \cpu|rf|qa[31]~344 (
// Equation(s):
// \cpu|rf|qa[31]~344_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[31]~343_combout  & (\cpu|rf|register[31][31]~q )) # (!\cpu|rf|qa[31]~343_combout  & ((\cpu|rf|register[27][31]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[31]~343_combout ))))

	.dataa(\cpu|rf|register[31][31]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[27][31]~q ),
	.datad(\cpu|rf|qa[31]~343_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[31]~344_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[31]~344 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[31]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y61_N24
cycloneiv_lcell_comb \cpu|rf|qa[31]~345 (
// Equation(s):
// \cpu|rf|qa[31]~345_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[31]~342_combout  & ((\cpu|rf|qa[31]~344_combout ))) # (!\cpu|rf|qa[31]~342_combout  & (\cpu|rf|qa[31]~337_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[31]~342_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|qa[31]~337_combout ),
	.datac(\cpu|rf|qa[31]~342_combout ),
	.datad(\cpu|rf|qa[31]~344_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[31]~345_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[31]~345 .lut_mask = 16'hF858;
defparam \cpu|rf|qa[31]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y61_N14
cycloneiv_lcell_comb \cpu|rf|qa[31]~355 (
// Equation(s):
// \cpu|rf|qa[31]~355_combout  = (\cpu|rf|qa[4]~62_combout  & ((\cpu|rf|qa[31]~352_combout  & (\cpu|rf|qa[31]~354_combout )) # (!\cpu|rf|qa[31]~352_combout  & ((\cpu|rf|qa[31]~345_combout ))))) # (!\cpu|rf|qa[4]~62_combout  & (((\cpu|rf|qa[31]~352_combout 
// ))))

	.dataa(\cpu|rf|qa[31]~354_combout ),
	.datab(\cpu|rf|qa[4]~62_combout ),
	.datac(\cpu|rf|qa[31]~352_combout ),
	.datad(\cpu|rf|qa[31]~345_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[31]~355_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[31]~355 .lut_mask = 16'hBCB0;
defparam \cpu|rf|qa[31]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y60_N30
cycloneiv_lcell_comb \cpu|al_unit|Mux2~0 (
// Equation(s):
// \cpu|al_unit|Mux2~0_combout  = (!\cpu|cu|aluc[0]~5_combout  & (((\cpu|cu|aluc[1]~0_combout  & !\imem|irom|altsyncram_component|auto_generated|q_a [0])) # (!\cpu|cu|aluc[2]~1_combout )))

	.dataa(\cpu|cu|aluc[1]~0_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [0]),
	.datac(\cpu|cu|aluc[0]~5_combout ),
	.datad(\cpu|cu|aluc[2]~1_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux2~0 .lut_mask = 16'h020F;
defparam \cpu|al_unit|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y54_N30
cycloneiv_lcell_comb \cpu|al_unit|Mux2~1 (
// Equation(s):
// \cpu|al_unit|Mux2~1_combout  = (\cpu|cu|aluc[3]~6_combout  & (\cpu|alu_a|y[4]~2_combout )) # (!\cpu|cu|aluc[3]~6_combout  & (((\cpu|al_unit|Mux2~0_combout  & !\cpu|cu|aluc[2]~3_combout ))))

	.dataa(\cpu|alu_a|y[4]~2_combout ),
	.datab(\cpu|cu|aluc[3]~6_combout ),
	.datac(\cpu|al_unit|Mux2~0_combout ),
	.datad(\cpu|cu|aluc[2]~3_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux2~1 .lut_mask = 16'h88B8;
defparam \cpu|al_unit|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y60_N0
cycloneiv_lcell_comb \cpu|rf|register[14][12]~feeder (
// Equation(s):
// \cpu|rf|register[14][12]~feeder_combout  = \cpu|link|y[12]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[12]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[14][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[14][12]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[14][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y60_N1
dffeas \cpu|rf|register[14][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[14][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y60_N30
cycloneiv_lcell_comb \cpu|rf|qb[12]~184 (
// Equation(s):
// \cpu|rf|qb[12]~184_combout  = (\cpu|rf|qb[12]~183_combout  & ((\cpu|rf|register[15][12]~q ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\cpu|rf|qb[12]~183_combout  & (((\cpu|rf|register[14][12]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|qb[12]~183_combout ),
	.datab(\cpu|rf|register[15][12]~q ),
	.datac(\cpu|rf|register[14][12]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[12]~184_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[12]~184 .lut_mask = 16'hD8AA;
defparam \cpu|rf|qb[12]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y56_N21
dffeas \cpu|rf|register[3][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[12]~17_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y56_N25
dffeas \cpu|rf|register[1][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[12]~17_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y56_N24
cycloneiv_lcell_comb \cpu|rf|qb[12]~180 (
// Equation(s):
// \cpu|rf|qb[12]~180_combout  = (\cpu|rf|qb[2]~79_combout  & (((\cpu|rf|qb[2]~76_combout )))) # (!\cpu|rf|qb[2]~79_combout  & ((\cpu|rf|qb[2]~76_combout  & (\cpu|rf|register[2][12]~q )) # (!\cpu|rf|qb[2]~76_combout  & ((\cpu|rf|register[1][12]~q )))))

	.dataa(\cpu|rf|register[2][12]~q ),
	.datab(\cpu|rf|qb[2]~79_combout ),
	.datac(\cpu|rf|register[1][12]~q ),
	.datad(\cpu|rf|qb[2]~76_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[12]~180_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[12]~180 .lut_mask = 16'hEE30;
defparam \cpu|rf|qb[12]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y56_N22
cycloneiv_lcell_comb \cpu|rf|register[5][12]~feeder (
// Equation(s):
// \cpu|rf|register[5][12]~feeder_combout  = \cpu|link|y[12]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[12]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[5][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[5][12]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[5][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y56_N23
dffeas \cpu|rf|register[5][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[5][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y56_N19
dffeas \cpu|rf|register[4][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[12]~17_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y56_N18
cycloneiv_lcell_comb \cpu|rf|qb[12]~178 (
// Equation(s):
// \cpu|rf|qb[12]~178_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[5][12]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[4][12]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[5][12]~q ),
	.datac(\cpu|rf|register[4][12]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[12]~178_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[12]~178 .lut_mask = 16'hEE50;
defparam \cpu|rf|qb[12]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y56_N21
dffeas \cpu|rf|register[6][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[12]~17_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y56_N20
cycloneiv_lcell_comb \cpu|rf|qb[12]~179 (
// Equation(s):
// \cpu|rf|qb[12]~179_combout  = (\cpu|rf|qb[12]~178_combout  & ((\cpu|rf|register[7][12]~q ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\cpu|rf|qb[12]~178_combout  & (((\cpu|rf|register[6][12]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|register[7][12]~q ),
	.datab(\cpu|rf|qb[12]~178_combout ),
	.datac(\cpu|rf|register[6][12]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[12]~179_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[12]~179 .lut_mask = 16'hB8CC;
defparam \cpu|rf|qb[12]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y55_N30
cycloneiv_lcell_comb \cpu|rf|qb[12]~181 (
// Equation(s):
// \cpu|rf|qb[12]~181_combout  = (\cpu|rf|qb[2]~79_combout  & ((\cpu|rf|qb[12]~180_combout  & (\cpu|rf|register[3][12]~q )) # (!\cpu|rf|qb[12]~180_combout  & ((\cpu|rf|qb[12]~179_combout ))))) # (!\cpu|rf|qb[2]~79_combout  & (((\cpu|rf|qb[12]~180_combout 
// ))))

	.dataa(\cpu|rf|qb[2]~79_combout ),
	.datab(\cpu|rf|register[3][12]~q ),
	.datac(\cpu|rf|qb[12]~180_combout ),
	.datad(\cpu|rf|qb[12]~179_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[12]~181_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[12]~181 .lut_mask = 16'hDAD0;
defparam \cpu|rf|qb[12]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y64_N3
dffeas \cpu|rf|register[11][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[12]~17_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y64_N29
dffeas \cpu|rf|register[8][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[12]~17_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y61_N31
dffeas \cpu|rf|register[10][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[12]~17_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y61_N30
cycloneiv_lcell_comb \cpu|rf|qb[12]~176 (
// Equation(s):
// \cpu|rf|qb[12]~176_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[10][12]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[8][12]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|register[8][12]~q ),
	.datac(\cpu|rf|register[10][12]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[12]~176_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[12]~176 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[12]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N18
cycloneiv_lcell_comb \cpu|rf|qb[12]~177 (
// Equation(s):
// \cpu|rf|qb[12]~177_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[12]~176_combout  & ((\cpu|rf|register[11][12]~q ))) # (!\cpu|rf|qb[12]~176_combout  & (\cpu|rf|register[9][12]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[12]~176_combout ))))

	.dataa(\cpu|rf|register[9][12]~q ),
	.datab(\cpu|rf|register[11][12]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\cpu|rf|qb[12]~176_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[12]~177_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[12]~177 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qb[12]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y55_N16
cycloneiv_lcell_comb \cpu|rf|qb[12]~182 (
// Equation(s):
// \cpu|rf|qb[12]~182_combout  = (\cpu|rf|qb[2]~75_combout  & (\cpu|rf|qb[2]~64_combout )) # (!\cpu|rf|qb[2]~75_combout  & ((\cpu|rf|qb[2]~64_combout  & ((\cpu|rf|qb[12]~177_combout ))) # (!\cpu|rf|qb[2]~64_combout  & (\cpu|rf|qb[12]~181_combout ))))

	.dataa(\cpu|rf|qb[2]~75_combout ),
	.datab(\cpu|rf|qb[2]~64_combout ),
	.datac(\cpu|rf|qb[12]~181_combout ),
	.datad(\cpu|rf|qb[12]~177_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[12]~182_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[12]~182 .lut_mask = 16'hDC98;
defparam \cpu|rf|qb[12]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y62_N7
dffeas \cpu|rf|register[22][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[12]~17_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y62_N28
cycloneiv_lcell_comb \cpu|rf|register[26][12]~feeder (
// Equation(s):
// \cpu|rf|register[26][12]~feeder_combout  = \cpu|link|y[12]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[12]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[26][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[26][12]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[26][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y62_N29
dffeas \cpu|rf|register[26][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[26][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y62_N0
cycloneiv_lcell_comb \cpu|rf|qb[12]~166 (
// Equation(s):
// \cpu|rf|qb[12]~166_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[26][12]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[18][12]~q ))))

	.dataa(\cpu|rf|register[18][12]~q ),
	.datab(\cpu|rf|register[26][12]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[12]~166_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[12]~166 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qb[12]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y62_N6
cycloneiv_lcell_comb \cpu|rf|qb[12]~167 (
// Equation(s):
// \cpu|rf|qb[12]~167_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[12]~166_combout  & (\cpu|rf|register[30][12]~q )) # (!\cpu|rf|qb[12]~166_combout  & ((\cpu|rf|register[22][12]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[12]~166_combout ))))

	.dataa(\cpu|rf|register[30][12]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[22][12]~q ),
	.datad(\cpu|rf|qb[12]~166_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[12]~167_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[12]~167 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[12]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y64_N29
dffeas \cpu|rf|register[20][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[12]~17_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y64_N11
dffeas \cpu|rf|register[28][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[12]~17_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y64_N28
cycloneiv_lcell_comb \cpu|rf|qb[12]~171 (
// Equation(s):
// \cpu|rf|qb[12]~171_combout  = (\cpu|rf|qb[12]~170_combout  & (((\cpu|rf|register[28][12]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18]))) # (!\cpu|rf|qb[12]~170_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|rf|register[20][12]~q )))

	.dataa(\cpu|rf|qb[12]~170_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[20][12]~q ),
	.datad(\cpu|rf|register[28][12]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[12]~171_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[12]~171 .lut_mask = 16'hEA62;
defparam \cpu|rf|qb[12]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y60_N29
dffeas \cpu|rf|register[29][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[12]~17_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y58_N23
dffeas \cpu|rf|register[25][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[12]~17_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y58_N1
dffeas \cpu|rf|register[21][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[12]~17_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y60_N7
dffeas \cpu|rf|register[17][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[12]~17_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y58_N0
cycloneiv_lcell_comb \cpu|rf|qb[12]~168 (
// Equation(s):
// \cpu|rf|qb[12]~168_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\imem|irom|altsyncram_component|auto_generated|q_a [18])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[21][12]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[17][12]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[21][12]~q ),
	.datad(\cpu|rf|register[17][12]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[12]~168_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[12]~168 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qb[12]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y58_N22
cycloneiv_lcell_comb \cpu|rf|qb[12]~169 (
// Equation(s):
// \cpu|rf|qb[12]~169_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[12]~168_combout  & (\cpu|rf|register[29][12]~q )) # (!\cpu|rf|qb[12]~168_combout  & ((\cpu|rf|register[25][12]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[12]~168_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[29][12]~q ),
	.datac(\cpu|rf|register[25][12]~q ),
	.datad(\cpu|rf|qb[12]~168_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[12]~169_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[12]~169 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[12]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y62_N12
cycloneiv_lcell_comb \cpu|rf|qb[12]~172 (
// Equation(s):
// \cpu|rf|qb[12]~172_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\imem|irom|altsyncram_component|auto_generated|q_a [16])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[12]~169_combout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|qb[12]~171_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|qb[12]~171_combout ),
	.datad(\cpu|rf|qb[12]~169_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[12]~172_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[12]~172 .lut_mask = 16'hDC98;
defparam \cpu|rf|qb[12]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y62_N22
cycloneiv_lcell_comb \cpu|rf|qb[12]~175 (
// Equation(s):
// \cpu|rf|qb[12]~175_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[12]~172_combout  & (\cpu|rf|qb[12]~174_combout )) # (!\cpu|rf|qb[12]~172_combout  & ((\cpu|rf|qb[12]~167_combout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[12]~172_combout ))))

	.dataa(\cpu|rf|qb[12]~174_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|qb[12]~167_combout ),
	.datad(\cpu|rf|qb[12]~172_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[12]~175_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[12]~175 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[12]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y59_N16
cycloneiv_lcell_comb \cpu|rf|qb[12]~185 (
// Equation(s):
// \cpu|rf|qb[12]~185_combout  = (\cpu|rf|qb[2]~75_combout  & ((\cpu|rf|qb[12]~182_combout  & (\cpu|rf|qb[12]~184_combout )) # (!\cpu|rf|qb[12]~182_combout  & ((\cpu|rf|qb[12]~175_combout ))))) # (!\cpu|rf|qb[2]~75_combout  & (((\cpu|rf|qb[12]~182_combout 
// ))))

	.dataa(\cpu|rf|qb[2]~75_combout ),
	.datab(\cpu|rf|qb[12]~184_combout ),
	.datac(\cpu|rf|qb[12]~182_combout ),
	.datad(\cpu|rf|qb[12]~175_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[12]~185_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[12]~185 .lut_mask = 16'hDAD0;
defparam \cpu|rf|qb[12]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y59_N10
cycloneiv_lcell_comb \cpu|alu_b|y[12]~5 (
// Equation(s):
// \cpu|alu_b|y[12]~5_combout  = (\cpu|cu|aluimm~2_combout  & (((\imem|irom|altsyncram_component|auto_generated|q_a [12])))) # (!\cpu|cu|aluimm~2_combout  & (!\cpu|rf|Equal1~1_combout  & ((\cpu|rf|qb[12]~185_combout ))))

	.dataa(\cpu|rf|Equal1~1_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [12]),
	.datac(\cpu|cu|aluimm~2_combout ),
	.datad(\cpu|rf|qb[12]~185_combout ),
	.cin(gnd),
	.combout(\cpu|alu_b|y[12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_b|y[12]~5 .lut_mask = 16'hC5C0;
defparam \cpu|alu_b|y[12]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y63_N1
dffeas \cpu|rf|register[25][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[28]~55_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y58_N0
cycloneiv_lcell_comb \cpu|rf|register[29][28]~feeder (
// Equation(s):
// \cpu|rf|register[29][28]~feeder_combout  = \cpu|link|y[28]~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[28]~55_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[29][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[29][28]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[29][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y58_N1
dffeas \cpu|rf|register[29][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[29][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y63_N0
cycloneiv_lcell_comb \cpu|rf|qb[28]~530 (
// Equation(s):
// \cpu|rf|qb[28]~530_combout  = (\cpu|rf|qb[28]~529_combout  & (((\cpu|rf|register[29][28]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19]))) # (!\cpu|rf|qb[28]~529_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (\cpu|rf|register[25][28]~q )))

	.dataa(\cpu|rf|qb[28]~529_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[25][28]~q ),
	.datad(\cpu|rf|register[29][28]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[28]~530_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[28]~530 .lut_mask = 16'hEA62;
defparam \cpu|rf|qb[28]~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y58_N8
cycloneiv_lcell_comb \cpu|rf|register[28][28]~feeder (
// Equation(s):
// \cpu|rf|register[28][28]~feeder_combout  = \cpu|link|y[28]~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[28]~55_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[28][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[28][28]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[28][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y58_N9
dffeas \cpu|rf|register[28][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[28][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y54_N10
cycloneiv_lcell_comb \cpu|rf|register[20][28]~feeder (
// Equation(s):
// \cpu|rf|register[20][28]~feeder_combout  = \cpu|link|y[28]~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[28]~55_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[20][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[20][28]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[20][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y54_N11
dffeas \cpu|rf|register[20][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[20][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y63_N25
dffeas \cpu|rf|register[16][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[28]~55_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y63_N23
dffeas \cpu|rf|register[24][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[28]~55_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y63_N22
cycloneiv_lcell_comb \cpu|rf|qb[28]~531 (
// Equation(s):
// \cpu|rf|qb[28]~531_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[24][28]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[16][28]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[16][28]~q ),
	.datac(\cpu|rf|register[24][28]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[28]~531_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[28]~531 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[28]~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y59_N16
cycloneiv_lcell_comb \cpu|rf|qb[28]~532 (
// Equation(s):
// \cpu|rf|qb[28]~532_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[28]~531_combout  & (\cpu|rf|register[28][28]~q )) # (!\cpu|rf|qb[28]~531_combout  & ((\cpu|rf|register[20][28]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[28]~531_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[28][28]~q ),
	.datac(\cpu|rf|register[20][28]~q ),
	.datad(\cpu|rf|qb[28]~531_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[28]~532_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[28]~532 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[28]~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y59_N4
cycloneiv_lcell_comb \cpu|rf|qb[28]~533 (
// Equation(s):
// \cpu|rf|qb[28]~533_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\imem|irom|altsyncram_component|auto_generated|q_a [16])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|qb[28]~530_combout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[28]~532_combout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|qb[28]~530_combout ),
	.datad(\cpu|rf|qb[28]~532_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[28]~533_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[28]~533 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qb[28]~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y61_N1
dffeas \cpu|rf|register[22][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[28]~55_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y62_N0
cycloneiv_lcell_comb \cpu|rf|register[26][28]~feeder (
// Equation(s):
// \cpu|rf|register[26][28]~feeder_combout  = \cpu|link|y[28]~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[28]~55_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[26][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[26][28]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[26][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y62_N1
dffeas \cpu|rf|register[26][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[26][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y62_N26
cycloneiv_lcell_comb \cpu|rf|qb[28]~527 (
// Equation(s):
// \cpu|rf|qb[28]~527_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|register[26][28]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (\cpu|rf|register[18][28]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|register[18][28]~q ),
	.datab(\cpu|rf|register[26][28]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[28]~527_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[28]~527 .lut_mask = 16'hF0CA;
defparam \cpu|rf|qb[28]~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y61_N0
cycloneiv_lcell_comb \cpu|rf|qb[28]~528 (
// Equation(s):
// \cpu|rf|qb[28]~528_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[28]~527_combout  & (\cpu|rf|register[30][28]~q )) # (!\cpu|rf|qb[28]~527_combout  & ((\cpu|rf|register[22][28]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[28]~527_combout ))))

	.dataa(\cpu|rf|register[30][28]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[22][28]~q ),
	.datad(\cpu|rf|qb[28]~527_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[28]~528_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[28]~528 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[28]~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y63_N7
dffeas \cpu|rf|register[31][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[28]~55_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y63_N17
dffeas \cpu|rf|register[27][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[28]~55_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y63_N7
dffeas \cpu|rf|register[23][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[28]~55_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y63_N6
cycloneiv_lcell_comb \cpu|rf|qb[28]~534 (
// Equation(s):
// \cpu|rf|qb[28]~534_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|register[23][28]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|rf|register[19][28]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|register[19][28]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[23][28]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[28]~534_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[28]~534 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qb[28]~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y63_N16
cycloneiv_lcell_comb \cpu|rf|qb[28]~535 (
// Equation(s):
// \cpu|rf|qb[28]~535_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[28]~534_combout  & (\cpu|rf|register[31][28]~q )) # (!\cpu|rf|qb[28]~534_combout  & ((\cpu|rf|register[27][28]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[28]~534_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[31][28]~q ),
	.datac(\cpu|rf|register[27][28]~q ),
	.datad(\cpu|rf|qb[28]~534_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[28]~535_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[28]~535 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[28]~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y59_N30
cycloneiv_lcell_comb \cpu|rf|qb[28]~536 (
// Equation(s):
// \cpu|rf|qb[28]~536_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[28]~533_combout  & ((\cpu|rf|qb[28]~535_combout ))) # (!\cpu|rf|qb[28]~533_combout  & (\cpu|rf|qb[28]~528_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[28]~533_combout ))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|qb[28]~533_combout ),
	.datac(\cpu|rf|qb[28]~528_combout ),
	.datad(\cpu|rf|qb[28]~535_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[28]~536_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[28]~536 .lut_mask = 16'hEC64;
defparam \cpu|rf|qb[28]~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y57_N1
dffeas \cpu|rf|register[14][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[28]~55_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y61_N11
dffeas \cpu|rf|register[13][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[28]~55_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y57_N19
dffeas \cpu|rf|register[12][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[28]~55_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y57_N18
cycloneiv_lcell_comb \cpu|rf|qb[28]~544 (
// Equation(s):
// \cpu|rf|qb[28]~544_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[13][28]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (((\cpu|rf|register[12][28]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|register[13][28]~q ),
	.datac(\cpu|rf|register[12][28]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[28]~544_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[28]~544 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qb[28]~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y57_N0
cycloneiv_lcell_comb \cpu|rf|qb[28]~545 (
// Equation(s):
// \cpu|rf|qb[28]~545_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[28]~544_combout  & (\cpu|rf|register[15][28]~q )) # (!\cpu|rf|qb[28]~544_combout  & ((\cpu|rf|register[14][28]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[28]~544_combout ))))

	.dataa(\cpu|rf|register[15][28]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|register[14][28]~q ),
	.datad(\cpu|rf|qb[28]~544_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[28]~545_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[28]~545 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[28]~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y59_N14
cycloneiv_lcell_comb \cpu|rf|qb[28]~546 (
// Equation(s):
// \cpu|rf|qb[28]~546_combout  = (\cpu|rf|qb[28]~543_combout  & (((\cpu|rf|qb[28]~545_combout )) # (!\cpu|rf|qb[2]~75_combout ))) # (!\cpu|rf|qb[28]~543_combout  & (\cpu|rf|qb[2]~75_combout  & (\cpu|rf|qb[28]~536_combout )))

	.dataa(\cpu|rf|qb[28]~543_combout ),
	.datab(\cpu|rf|qb[2]~75_combout ),
	.datac(\cpu|rf|qb[28]~536_combout ),
	.datad(\cpu|rf|qb[28]~545_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[28]~546_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[28]~546 .lut_mask = 16'hEA62;
defparam \cpu|rf|qb[28]~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y56_N14
cycloneiv_lcell_comb \cpu|alu_b|y[28]~22 (
// Equation(s):
// \cpu|alu_b|y[28]~22_combout  = (\cpu|al_unit|ShiftRight0~6_combout ) # ((!\cpu|rf|Equal1~1_combout  & (!\cpu|cu|aluimm~2_combout  & \cpu|rf|qb[28]~546_combout )))

	.dataa(\cpu|al_unit|ShiftRight0~6_combout ),
	.datab(\cpu|rf|Equal1~1_combout ),
	.datac(\cpu|cu|aluimm~2_combout ),
	.datad(\cpu|rf|qb[28]~546_combout ),
	.cin(gnd),
	.combout(\cpu|alu_b|y[28]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_b|y[28]~22 .lut_mask = 16'hABAA;
defparam \cpu|alu_b|y[28]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y58_N22
cycloneiv_lcell_comb \cpu|alu_a|y[28]~29 (
// Equation(s):
// \cpu|alu_a|y[28]~29_combout  = (\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[28]~595_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|alu_a|y[0]~0_combout ),
	.datad(\cpu|rf|qa[28]~595_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[28]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[28]~29 .lut_mask = 16'hF000;
defparam \cpu|alu_a|y[28]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y58_N24
cycloneiv_lcell_comb \cpu|al_unit|Mux6~4 (
// Equation(s):
// \cpu|al_unit|Mux6~4_combout  = (\cpu|cu|aluc[1]~4_combout ) # ((\cpu|cu|aluc[0]~5_combout  & !\cpu|cu|aluc[2]~3_combout ))

	.dataa(\cpu|cu|aluc[0]~5_combout ),
	.datab(gnd),
	.datac(\cpu|cu|aluc[1]~4_combout ),
	.datad(\cpu|cu|aluc[2]~3_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux6~4 .lut_mask = 16'hF0FA;
defparam \cpu|al_unit|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y59_N16
cycloneiv_lcell_comb \cpu|al_unit|Mux2~2 (
// Equation(s):
// \cpu|al_unit|Mux2~2_combout  = (\cpu|cu|aluc[2]~3_combout  & \cpu|cu|aluc[0]~5_combout )

	.dataa(gnd),
	.datab(\cpu|cu|aluc[2]~3_combout ),
	.datac(gnd),
	.datad(\cpu|cu|aluc[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux2~2 .lut_mask = 16'hCC00;
defparam \cpu|al_unit|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y59_N28
cycloneiv_lcell_comb \cpu|al_unit|Mux2~4 (
// Equation(s):
// \cpu|al_unit|Mux2~4_combout  = (\cpu|cu|aluc[0]~5_combout  & ((\cpu|alu_a|y[4]~2_combout ) # (!\cpu|cu|aluc[2]~3_combout )))

	.dataa(gnd),
	.datab(\cpu|cu|aluc[2]~3_combout ),
	.datac(\cpu|alu_a|y[4]~2_combout ),
	.datad(\cpu|cu|aluc[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux2~4 .lut_mask = 16'hF300;
defparam \cpu|al_unit|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y58_N4
cycloneiv_lcell_comb \cpu|al_unit|s~47 (
// Equation(s):
// \cpu|al_unit|s~47_combout  = \cpu|alu_b|y[28]~22_combout  $ (((\cpu|rf|qa[28]~595_combout  & \cpu|alu_a|y[0]~0_combout )))

	.dataa(\cpu|rf|qa[28]~595_combout ),
	.datab(gnd),
	.datac(\cpu|alu_a|y[0]~0_combout ),
	.datad(\cpu|alu_b|y[28]~22_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~47 .lut_mask = 16'h5FA0;
defparam \cpu|al_unit|s~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y59_N18
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~100 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~100_combout  = (\cpu|al_unit|ShiftRight0~70_combout  & (!\cpu|alu_a|y[2]~3_combout  & !\cpu|alu_a|y[3]~5_combout ))

	.dataa(\cpu|al_unit|ShiftRight0~70_combout ),
	.datab(gnd),
	.datac(\cpu|alu_a|y[2]~3_combout ),
	.datad(\cpu|alu_a|y[3]~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~100_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~100 .lut_mask = 16'h000A;
defparam \cpu|al_unit|ShiftRight0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y59_N14
cycloneiv_lcell_comb \cpu|al_unit|Mux3~4 (
// Equation(s):
// \cpu|al_unit|Mux3~4_combout  = (\cpu|al_unit|Mux2~3_combout  & ((\cpu|al_unit|Mux2~4_combout  & ((\cpu|al_unit|ShiftRight0~100_combout ))) # (!\cpu|al_unit|Mux2~4_combout  & (\cpu|al_unit|s~47_combout )))) # (!\cpu|al_unit|Mux2~3_combout  & 
// (!\cpu|al_unit|Mux2~4_combout ))

	.dataa(\cpu|al_unit|Mux2~3_combout ),
	.datab(\cpu|al_unit|Mux2~4_combout ),
	.datac(\cpu|al_unit|s~47_combout ),
	.datad(\cpu|al_unit|ShiftRight0~100_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux3~4 .lut_mask = 16'hB931;
defparam \cpu|al_unit|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y60_N10
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~18 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~18_combout  = (!\cpu|cu|aluimm~2_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(\cpu|rf|Equal1~0_combout ),
	.datab(gnd),
	.datac(\cpu|cu|aluimm~2_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~18 .lut_mask = 16'h0F05;
defparam \cpu|al_unit|ShiftLeft0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y59_N0
cycloneiv_lcell_comb \cpu|al_unit|Mux3~2 (
// Equation(s):
// \cpu|al_unit|Mux3~2_combout  = (\cpu|al_unit|ShiftLeft0~19_combout  & ((\cpu|al_unit|ShiftRight0~6_combout ) # ((\cpu|al_unit|Mux3~1_combout  & \cpu|al_unit|ShiftLeft0~18_combout )))) # (!\cpu|al_unit|ShiftLeft0~19_combout  & (\cpu|al_unit|Mux3~1_combout 
// ))

	.dataa(\cpu|al_unit|Mux3~1_combout ),
	.datab(\cpu|al_unit|ShiftRight0~6_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~19_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux3~2 .lut_mask = 16'hECAA;
defparam \cpu|al_unit|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y36_N1
cycloneiv_io_ibuf \in_port1[14]~input (
	.i(in_port1[14]),
	.ibar(gnd),
	.o(\in_port1[14]~input_o ));
// synopsys translate_off
defparam \in_port1[14]~input .bus_hold = "false";
defparam \in_port1[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X106_Y55_N26
cycloneiv_lcell_comb \dmem|io_input_reg|in_reg1[14]~feeder (
// Equation(s):
// \dmem|io_input_reg|in_reg1[14]~feeder_combout  = \in_port1[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in_port1[14]~input_o ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|in_reg1[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg1[14]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_input_reg|in_reg1[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y55_N27
dffeas \dmem|io_input_reg|in_reg1[14] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_input_reg|in_reg1[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg1[14] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg1[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y35_N8
cycloneiv_io_ibuf \in_port0[14]~input (
	.i(in_port0[14]),
	.ibar(gnd),
	.o(\in_port0[14]~input_o ));
// synopsys translate_off
defparam \in_port0[14]~input .bus_hold = "false";
defparam \in_port0[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X106_Y55_N5
dffeas \dmem|io_input_reg|in_reg0[14] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\in_port0[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg0 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg0[14] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg0[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y58_N24
cycloneiv_lcell_comb \dmem|io_input_reg|io_imput_mux2x32|Equal0~1 (
// Equation(s):
// \dmem|io_input_reg|io_imput_mux2x32|Equal0~1_combout  = (\dmem|io_input_reg|io_imput_mux2x32|Equal0~0_combout  & (!\cpu|al_unit|Mux25~9_combout  & (!\cpu|al_unit|Mux26~9_combout  & !\cpu|al_unit|Mux27~9_combout )))

	.dataa(\dmem|io_input_reg|io_imput_mux2x32|Equal0~0_combout ),
	.datab(\cpu|al_unit|Mux25~9_combout ),
	.datac(\cpu|al_unit|Mux26~9_combout ),
	.datad(\cpu|al_unit|Mux27~9_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_imput_mux2x32|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_imput_mux2x32|Equal0~1 .lut_mask = 16'h0002;
defparam \dmem|io_input_reg|io_imput_mux2x32|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y55_N6
cycloneiv_lcell_comb \dmem|io_input_reg|io_imput_mux2x32|Equal1~0 (
// Equation(s):
// \dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout  = (\cpu|al_unit|Mux29~17_combout  & (!\cpu|al_unit|Mux28~8_combout  & \dmem|io_input_reg|io_imput_mux2x32|Equal0~1_combout ))

	.dataa(\cpu|al_unit|Mux29~17_combout ),
	.datab(gnd),
	.datac(\cpu|al_unit|Mux28~8_combout ),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Equal0~1_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_imput_mux2x32|Equal1~0 .lut_mask = 16'h0A00;
defparam \dmem|io_input_reg|io_imput_mux2x32|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y55_N4
cycloneiv_lcell_comb \dmem|io_input_reg|io_imput_mux2x32|Selector17~0 (
// Equation(s):
// \dmem|io_input_reg|io_imput_mux2x32|Selector17~0_combout  = (\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout  & ((\dmem|io_input_reg|in_reg0 [14]) # ((\dmem|io_input_reg|in_reg1 [14] & \dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout )))) # 
// (!\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout  & (\dmem|io_input_reg|in_reg1 [14] & ((\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout ))))

	.dataa(\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout ),
	.datab(\dmem|io_input_reg|in_reg1 [14]),
	.datac(\dmem|io_input_reg|in_reg0 [14]),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_imput_mux2x32|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector17~0 .lut_mask = 16'hECA0;
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y63_N26
cycloneiv_lcell_comb \dmem|io_data_mux|y[14]~14 (
// Equation(s):
// \dmem|io_data_mux|y[14]~14_combout  = (\cpu|al_unit|Mux24~8_combout  & ((\dmem|io_input_reg|io_imput_mux2x32|Selector17~0_combout ))) # (!\cpu|al_unit|Mux24~8_combout  & (\dmem|dram|altsyncram_component|auto_generated|q_a [14]))

	.dataa(\dmem|dram|altsyncram_component|auto_generated|q_a [14]),
	.datab(gnd),
	.datac(\cpu|al_unit|Mux24~8_combout ),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Selector17~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[14]~14 .lut_mask = 16'hFA0A;
defparam \dmem|io_data_mux|y[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y59_N4
cycloneiv_lcell_comb \cpu|alu_b|y[14]~4 (
// Equation(s):
// \cpu|alu_b|y[14]~4_combout  = (\cpu|cu|aluimm~2_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [14])) # (!\cpu|cu|aluimm~2_combout  & (((!\cpu|rf|Equal1~1_combout  & \cpu|rf|qb[14]~165_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [14]),
	.datab(\cpu|rf|Equal1~1_combout ),
	.datac(\cpu|cu|aluimm~2_combout ),
	.datad(\cpu|rf|qb[14]~165_combout ),
	.cin(gnd),
	.combout(\cpu|alu_b|y[14]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_b|y[14]~4 .lut_mask = 16'hA3A0;
defparam \cpu|alu_b|y[14]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y60_N20
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~14 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~14_combout  = (\cpu|alu_a|y[0]~1_combout ) # ((\cpu|alu_a|y[2]~3_combout ) # (\cpu|alu_a|y[1]~4_combout ))

	.dataa(gnd),
	.datab(\cpu|alu_a|y[0]~1_combout ),
	.datac(\cpu|alu_a|y[2]~3_combout ),
	.datad(\cpu|alu_a|y[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~14 .lut_mask = 16'hFFFC;
defparam \cpu|al_unit|ShiftLeft0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y60_N16
cycloneiv_lcell_comb \cpu|rf|qb[15]~708 (
// Equation(s):
// \cpu|rf|qb[15]~708_combout  = (\cpu|rf|qb[15]~125_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(gnd),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|rf|qb[15]~125_combout ),
	.datad(\cpu|rf|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[15]~708_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[15]~708 .lut_mask = 16'hC0F0;
defparam \cpu|rf|qb[15]~708 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y56_N2
cycloneiv_lcell_comb \cpu|rf|qb[16]~709 (
// Equation(s):
// \cpu|rf|qb[16]~709_combout  = (\cpu|rf|qb[16]~666_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datab(gnd),
	.datac(\cpu|rf|Equal1~0_combout ),
	.datad(\cpu|rf|qb[16]~666_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[16]~709_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[16]~709 .lut_mask = 16'hAF00;
defparam \cpu|rf|qb[16]~709 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y60_N14
cycloneiv_lcell_comb \cpu|rf|qb[17]~731 (
// Equation(s):
// \cpu|rf|qb[17]~731_combout  = (\cpu|rf|qb[17]~646_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(\cpu|rf|qb[17]~646_combout ),
	.datab(gnd),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datad(\cpu|rf|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[17]~731_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[17]~731 .lut_mask = 16'hA0AA;
defparam \cpu|rf|qb[17]~731 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y52_N2
cycloneiv_lcell_comb \cpu|pcplus4|p4[18]~32 (
// Equation(s):
// \cpu|pcplus4|p4[18]~32_combout  = (\cpu|ip|q [18] & (!\cpu|pcplus4|p4[17]~31  & VCC)) # (!\cpu|ip|q [18] & (\cpu|pcplus4|p4[17]~31  $ (GND)))
// \cpu|pcplus4|p4[18]~33  = CARRY((!\cpu|ip|q [18] & !\cpu|pcplus4|p4[17]~31 ))

	.dataa(\cpu|ip|q [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[17]~31 ),
	.combout(\cpu|pcplus4|p4[18]~32_combout ),
	.cout(\cpu|pcplus4|p4[18]~33 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[18]~32 .lut_mask = 16'h5A05;
defparam \cpu|pcplus4|p4[18]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y63_N17
dffeas \cpu|rf|register[11][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[18]~35_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y59_N25
dffeas \cpu|rf|register[10][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[18]~35_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y63_N11
dffeas \cpu|rf|register[8][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[18]~35_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y63_N10
cycloneiv_lcell_comb \cpu|rf|qa[18]~376 (
// Equation(s):
// \cpu|rf|qa[18]~376_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[10][18]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[8][18]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|register[10][18]~q ),
	.datac(\cpu|rf|register[8][18]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[18]~376_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[18]~376 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[18]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y63_N16
cycloneiv_lcell_comb \cpu|rf|qa[18]~377 (
// Equation(s):
// \cpu|rf|qa[18]~377_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[18]~376_combout  & ((\cpu|rf|register[11][18]~q ))) # (!\cpu|rf|qa[18]~376_combout  & (\cpu|rf|register[9][18]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[18]~376_combout ))))

	.dataa(\cpu|rf|register[9][18]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[11][18]~q ),
	.datad(\cpu|rf|qa[18]~376_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[18]~377_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[18]~377 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[18]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N28
cycloneiv_lcell_comb \cpu|rf|register[15][18]~feeder (
// Equation(s):
// \cpu|rf|register[15][18]~feeder_combout  = \cpu|link|y[18]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[18]~35_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[15][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[15][18]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[15][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y55_N29
dffeas \cpu|rf|register[15][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[15][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y57_N31
dffeas \cpu|rf|register[14][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[18]~35_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y57_N17
dffeas \cpu|rf|register[12][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[18]~35_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y57_N16
cycloneiv_lcell_comb \cpu|rf|qa[18]~393 (
// Equation(s):
// \cpu|rf|qa[18]~393_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[13][18]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (((\cpu|rf|register[12][18]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|register[13][18]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[12][18]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[18]~393_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[18]~393 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qa[18]~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y57_N30
cycloneiv_lcell_comb \cpu|rf|qa[18]~394 (
// Equation(s):
// \cpu|rf|qa[18]~394_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[18]~393_combout  & (\cpu|rf|register[15][18]~q )) # (!\cpu|rf|qa[18]~393_combout  & ((\cpu|rf|register[14][18]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[18]~393_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[15][18]~q ),
	.datac(\cpu|rf|register[14][18]~q ),
	.datad(\cpu|rf|qa[18]~393_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[18]~394_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[18]~394 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[18]~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y55_N23
dffeas \cpu|rf|register[26][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[18]~35_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y55_N9
dffeas \cpu|rf|register[18][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[18]~35_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y55_N8
cycloneiv_lcell_comb \cpu|rf|qa[18]~378 (
// Equation(s):
// \cpu|rf|qa[18]~378_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[26][18]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (((\cpu|rf|register[18][18]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[26][18]~q ),
	.datac(\cpu|rf|register[18][18]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[18]~378_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[18]~378 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[18]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y55_N22
cycloneiv_lcell_comb \cpu|rf|qa[18]~379 (
// Equation(s):
// \cpu|rf|qa[18]~379_combout  = (\cpu|rf|qa[18]~378_combout  & (((\cpu|rf|register[30][18]~q ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|rf|qa[18]~378_combout  & (\cpu|rf|register[22][18]~q  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|rf|register[22][18]~q ),
	.datab(\cpu|rf|qa[18]~378_combout ),
	.datac(\cpu|rf|register[30][18]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[18]~379_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[18]~379 .lut_mask = 16'hE2CC;
defparam \cpu|rf|qa[18]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y58_N27
dffeas \cpu|rf|register[31][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[18]~35_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y58_N1
dffeas \cpu|rf|register[19][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[18]~35_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y58_N0
cycloneiv_lcell_comb \cpu|rf|qa[18]~385 (
// Equation(s):
// \cpu|rf|qa[18]~385_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[23][18]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[19][18]~q )))))

	.dataa(\cpu|rf|register[23][18]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[19][18]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[18]~385_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[18]~385 .lut_mask = 16'hEE30;
defparam \cpu|rf|qa[18]~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y58_N26
cycloneiv_lcell_comb \cpu|rf|qa[18]~386 (
// Equation(s):
// \cpu|rf|qa[18]~386_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[18]~385_combout  & ((\cpu|rf|register[31][18]~q ))) # (!\cpu|rf|qa[18]~385_combout  & (\cpu|rf|register[27][18]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[18]~385_combout ))))

	.dataa(\cpu|rf|register[27][18]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[31][18]~q ),
	.datad(\cpu|rf|qa[18]~385_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[18]~386_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[18]~386 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[18]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y57_N16
cycloneiv_lcell_comb \cpu|rf|register[20][18]~feeder (
// Equation(s):
// \cpu|rf|register[20][18]~feeder_combout  = \cpu|link|y[18]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[18]~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[20][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[20][18]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[20][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y57_N17
dffeas \cpu|rf|register[20][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[20][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y55_N27
dffeas \cpu|rf|register[28][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[18]~35_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y55_N17
dffeas \cpu|rf|register[16][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[18]~35_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y55_N16
cycloneiv_lcell_comb \cpu|rf|qa[18]~382 (
// Equation(s):
// \cpu|rf|qa[18]~382_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[24][18]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (((\cpu|rf|register[16][18]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|rf|register[24][18]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[16][18]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[18]~382_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[18]~382 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qa[18]~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y55_N26
cycloneiv_lcell_comb \cpu|rf|qa[18]~383 (
// Equation(s):
// \cpu|rf|qa[18]~383_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[18]~382_combout  & ((\cpu|rf|register[28][18]~q ))) # (!\cpu|rf|qa[18]~382_combout  & (\cpu|rf|register[20][18]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[18]~382_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[20][18]~q ),
	.datac(\cpu|rf|register[28][18]~q ),
	.datad(\cpu|rf|qa[18]~382_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[18]~383_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[18]~383 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[18]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y62_N29
dffeas \cpu|rf|register[29][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[18]~35_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y63_N27
dffeas \cpu|rf|register[21][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[18]~35_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y62_N19
dffeas \cpu|rf|register[17][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[18]~35_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y62_N18
cycloneiv_lcell_comb \cpu|rf|qa[18]~380 (
// Equation(s):
// \cpu|rf|qa[18]~380_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[21][18]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[17][18]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[21][18]~q ),
	.datac(\cpu|rf|register[17][18]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[18]~380_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[18]~380 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[18]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y62_N28
cycloneiv_lcell_comb \cpu|rf|qa[18]~381 (
// Equation(s):
// \cpu|rf|qa[18]~381_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[18]~380_combout  & ((\cpu|rf|register[29][18]~q ))) # (!\cpu|rf|qa[18]~380_combout  & (\cpu|rf|register[25][18]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[18]~380_combout ))))

	.dataa(\cpu|rf|register[25][18]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[29][18]~q ),
	.datad(\cpu|rf|qa[18]~380_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[18]~381_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[18]~381 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[18]~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y55_N20
cycloneiv_lcell_comb \cpu|rf|qa[18]~384 (
// Equation(s):
// \cpu|rf|qa[18]~384_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\imem|irom|altsyncram_component|auto_generated|q_a [21])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[18]~381_combout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|qa[18]~383_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|qa[18]~383_combout ),
	.datad(\cpu|rf|qa[18]~381_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[18]~384_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[18]~384 .lut_mask = 16'hDC98;
defparam \cpu|rf|qa[18]~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y55_N22
cycloneiv_lcell_comb \cpu|rf|qa[18]~387 (
// Equation(s):
// \cpu|rf|qa[18]~387_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[18]~384_combout  & ((\cpu|rf|qa[18]~386_combout ))) # (!\cpu|rf|qa[18]~384_combout  & (\cpu|rf|qa[18]~379_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[18]~384_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|qa[18]~379_combout ),
	.datac(\cpu|rf|qa[18]~386_combout ),
	.datad(\cpu|rf|qa[18]~384_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[18]~387_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[18]~387 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[18]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y59_N27
dffeas \cpu|rf|register[3][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[18]~35_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y59_N21
dffeas \cpu|rf|register[7][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[18]~35_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y56_N18
cycloneiv_lcell_comb \cpu|rf|register[5][18]~feeder (
// Equation(s):
// \cpu|rf|register[5][18]~feeder_combout  = \cpu|link|y[18]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[18]~35_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[5][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[5][18]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[5][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y56_N19
dffeas \cpu|rf|register[5][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[5][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y59_N18
cycloneiv_lcell_comb \cpu|rf|qa[18]~388 (
// Equation(s):
// \cpu|rf|qa[18]~388_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|register[5][18]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|rf|register[4][18]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|register[4][18]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[5][18]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[18]~388_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[18]~388 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qa[18]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y59_N20
cycloneiv_lcell_comb \cpu|rf|qa[18]~389 (
// Equation(s):
// \cpu|rf|qa[18]~389_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[18]~388_combout  & ((\cpu|rf|register[7][18]~q ))) # (!\cpu|rf|qa[18]~388_combout  & (\cpu|rf|register[6][18]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[18]~388_combout ))))

	.dataa(\cpu|rf|register[6][18]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[7][18]~q ),
	.datad(\cpu|rf|qa[18]~388_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[18]~389_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[18]~389 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[18]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y59_N26
cycloneiv_lcell_comb \cpu|rf|qa[18]~391 (
// Equation(s):
// \cpu|rf|qa[18]~391_combout  = (\cpu|rf|qa[18]~390_combout  & (((\cpu|rf|register[3][18]~q )) # (!\cpu|rf|qa[4]~69_combout ))) # (!\cpu|rf|qa[18]~390_combout  & (\cpu|rf|qa[4]~69_combout  & ((\cpu|rf|qa[18]~389_combout ))))

	.dataa(\cpu|rf|qa[18]~390_combout ),
	.datab(\cpu|rf|qa[4]~69_combout ),
	.datac(\cpu|rf|register[3][18]~q ),
	.datad(\cpu|rf|qa[18]~389_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[18]~391_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[18]~391 .lut_mask = 16'hE6A2;
defparam \cpu|rf|qa[18]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y55_N24
cycloneiv_lcell_comb \cpu|rf|qa[18]~392 (
// Equation(s):
// \cpu|rf|qa[18]~392_combout  = (\cpu|rf|qa[4]~62_combout  & ((\cpu|rf|qa[4]~65_combout ) # ((\cpu|rf|qa[18]~387_combout )))) # (!\cpu|rf|qa[4]~62_combout  & (!\cpu|rf|qa[4]~65_combout  & ((\cpu|rf|qa[18]~391_combout ))))

	.dataa(\cpu|rf|qa[4]~62_combout ),
	.datab(\cpu|rf|qa[4]~65_combout ),
	.datac(\cpu|rf|qa[18]~387_combout ),
	.datad(\cpu|rf|qa[18]~391_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[18]~392_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[18]~392 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qa[18]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y55_N6
cycloneiv_lcell_comb \cpu|rf|qa[18]~395 (
// Equation(s):
// \cpu|rf|qa[18]~395_combout  = (\cpu|rf|qa[4]~65_combout  & ((\cpu|rf|qa[18]~392_combout  & ((\cpu|rf|qa[18]~394_combout ))) # (!\cpu|rf|qa[18]~392_combout  & (\cpu|rf|qa[18]~377_combout )))) # (!\cpu|rf|qa[4]~65_combout  & (((\cpu|rf|qa[18]~392_combout 
// ))))

	.dataa(\cpu|rf|qa[4]~65_combout ),
	.datab(\cpu|rf|qa[18]~377_combout ),
	.datac(\cpu|rf|qa[18]~394_combout ),
	.datad(\cpu|rf|qa[18]~392_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[18]~395_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[18]~395 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[18]~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y55_N12
cycloneiv_lcell_comb \cpu|alu_a|y[18]~19 (
// Equation(s):
// \cpu|alu_a|y[18]~19_combout  = (\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[18]~395_combout )

	.dataa(\cpu|alu_a|y[0]~0_combout ),
	.datab(gnd),
	.datac(\cpu|rf|qa[18]~395_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|alu_a|y[18]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[18]~19 .lut_mask = 16'hA0A0;
defparam \cpu|alu_a|y[18]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y55_N24
cycloneiv_lcell_comb \cpu|al_unit|s~28 (
// Equation(s):
// \cpu|al_unit|s~28_combout  = (\cpu|alu_a|y[18]~19_combout ) # ((\cpu|al_unit|ShiftRight0~6_combout ) # ((!\cpu|cu|aluimm~2_combout  & \cpu|rf|qb[18]~710_combout )))

	.dataa(\cpu|cu|aluimm~2_combout ),
	.datab(\cpu|alu_a|y[18]~19_combout ),
	.datac(\cpu|al_unit|ShiftRight0~6_combout ),
	.datad(\cpu|rf|qb[18]~710_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~28 .lut_mask = 16'hFDFC;
defparam \cpu|al_unit|s~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y55_N4
cycloneiv_lcell_comb \cpu|al_unit|s~26 (
// Equation(s):
// \cpu|al_unit|s~26_combout  = (\cpu|alu_a|y[18]~19_combout  & ((\cpu|al_unit|ShiftRight0~6_combout ) # ((\cpu|rf|qb[18]~710_combout  & !\cpu|cu|aluimm~2_combout ))))

	.dataa(\cpu|rf|qb[18]~710_combout ),
	.datab(\cpu|alu_a|y[18]~19_combout ),
	.datac(\cpu|al_unit|ShiftRight0~6_combout ),
	.datad(\cpu|cu|aluimm~2_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~26 .lut_mask = 16'hC0C8;
defparam \cpu|al_unit|s~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y55_N10
cycloneiv_lcell_comb \cpu|al_unit|Add0~77 (
// Equation(s):
// \cpu|al_unit|Add0~77_combout  = \cpu|cu|aluc[2]~3_combout  $ (((\cpu|al_unit|ShiftRight0~6_combout ) # ((!\cpu|cu|aluimm~2_combout  & \cpu|rf|qb[18]~710_combout ))))

	.dataa(\cpu|cu|aluc[2]~3_combout ),
	.datab(\cpu|cu|aluimm~2_combout ),
	.datac(\cpu|al_unit|ShiftRight0~6_combout ),
	.datad(\cpu|rf|qb[18]~710_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~77_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~77 .lut_mask = 16'h595A;
defparam \cpu|al_unit|Add0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y55_N0
cycloneiv_lcell_comb \cpu|alu_a|y[17]~18 (
// Equation(s):
// \cpu|alu_a|y[17]~18_combout  = (\cpu|rf|qa[17]~375_combout  & \cpu|alu_a|y[0]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|rf|qa[17]~375_combout ),
	.datad(\cpu|alu_a|y[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[17]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[17]~18 .lut_mask = 16'hF000;
defparam \cpu|alu_a|y[17]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y61_N10
cycloneiv_lcell_comb \cpu|alu_a|y[16]~17 (
// Equation(s):
// \cpu|alu_a|y[16]~17_combout  = (\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[16]~295_combout )

	.dataa(gnd),
	.datab(\cpu|alu_a|y[0]~0_combout ),
	.datac(gnd),
	.datad(\cpu|rf|qa[16]~295_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[16]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[16]~17 .lut_mask = 16'hCC00;
defparam \cpu|alu_a|y[16]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y57_N14
cycloneiv_lcell_comb \cpu|al_unit|Add0~60 (
// Equation(s):
// \cpu|al_unit|Add0~60_combout  = \cpu|cu|aluc[2]~3_combout  $ (((\cpu|cu|aluimm~2_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [15])) # (!\cpu|cu|aluimm~2_combout  & ((\cpu|rf|qb[15]~708_combout )))))

	.dataa(\cpu|cu|aluimm~2_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|cu|aluc[2]~3_combout ),
	.datad(\cpu|rf|qb[15]~708_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~60_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~60 .lut_mask = 16'h2D78;
defparam \cpu|al_unit|Add0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y61_N19
dffeas \cpu|rf|register[10][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[14]~21_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y64_N9
dffeas \cpu|rf|register[8][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[14]~21_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y64_N8
cycloneiv_lcell_comb \cpu|rf|qa[14]~236 (
// Equation(s):
// \cpu|rf|qa[14]~236_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[10][14]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|rf|register[8][14]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[10][14]~q ),
	.datac(\cpu|rf|register[8][14]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[14]~236_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[14]~236 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[14]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y64_N6
cycloneiv_lcell_comb \cpu|rf|qa[14]~237 (
// Equation(s):
// \cpu|rf|qa[14]~237_combout  = (\cpu|rf|qa[14]~236_combout  & (((\cpu|rf|register[11][14]~q ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\cpu|rf|qa[14]~236_combout  & (\cpu|rf|register[9][14]~q  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|rf|register[9][14]~q ),
	.datab(\cpu|rf|qa[14]~236_combout ),
	.datac(\cpu|rf|register[11][14]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[14]~237_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[14]~237 .lut_mask = 16'hE2CC;
defparam \cpu|rf|qa[14]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y60_N19
dffeas \cpu|rf|register[15][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[14]~21_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y60_N13
dffeas \cpu|rf|register[12][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[14]~21_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y60_N12
cycloneiv_lcell_comb \cpu|rf|qa[14]~253 (
// Equation(s):
// \cpu|rf|qa[14]~253_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[13][14]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[12][14]~q )))))

	.dataa(\cpu|rf|register[13][14]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[12][14]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[14]~253_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[14]~253 .lut_mask = 16'hEE30;
defparam \cpu|rf|qa[14]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y60_N18
cycloneiv_lcell_comb \cpu|rf|qa[14]~254 (
// Equation(s):
// \cpu|rf|qa[14]~254_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[14]~253_combout  & ((\cpu|rf|register[15][14]~q ))) # (!\cpu|rf|qa[14]~253_combout  & (\cpu|rf|register[14][14]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[14]~253_combout ))))

	.dataa(\cpu|rf|register[14][14]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[15][14]~q ),
	.datad(\cpu|rf|qa[14]~253_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[14]~254_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[14]~254 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[14]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y55_N0
cycloneiv_lcell_comb \cpu|rf|register[2][14]~feeder (
// Equation(s):
// \cpu|rf|register[2][14]~feeder_combout  = \cpu|link|y[14]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[14]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[2][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[2][14]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[2][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y55_N1
dffeas \cpu|rf|register[2][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[2][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y56_N31
dffeas \cpu|rf|register[1][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[14]~21_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y56_N30
cycloneiv_lcell_comb \cpu|rf|qa[14]~250 (
// Equation(s):
// \cpu|rf|qa[14]~250_combout  = (\cpu|rf|qa[4]~69_combout  & (((\cpu|rf|qa[4]~66_combout )))) # (!\cpu|rf|qa[4]~69_combout  & ((\cpu|rf|qa[4]~66_combout  & (\cpu|rf|register[2][14]~q )) # (!\cpu|rf|qa[4]~66_combout  & ((\cpu|rf|register[1][14]~q )))))

	.dataa(\cpu|rf|qa[4]~69_combout ),
	.datab(\cpu|rf|register[2][14]~q ),
	.datac(\cpu|rf|register[1][14]~q ),
	.datad(\cpu|rf|qa[4]~66_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[14]~250_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[14]~250 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[14]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y55_N3
dffeas \cpu|rf|register[3][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[14]~21_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y56_N14
cycloneiv_lcell_comb \cpu|rf|register[7][14]~feeder (
// Equation(s):
// \cpu|rf|register[7][14]~feeder_combout  = \cpu|link|y[14]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[14]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[7][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[7][14]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[7][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y56_N15
dffeas \cpu|rf|register[7][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[7][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y56_N27
dffeas \cpu|rf|register[5][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[14]~21_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y56_N7
dffeas \cpu|rf|register[4][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[14]~21_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y56_N6
cycloneiv_lcell_comb \cpu|rf|qa[14]~248 (
// Equation(s):
// \cpu|rf|qa[14]~248_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[5][14]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[4][14]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[5][14]~q ),
	.datac(\cpu|rf|register[4][14]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[14]~248_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[14]~248 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[14]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y56_N8
cycloneiv_lcell_comb \cpu|rf|qa[14]~249 (
// Equation(s):
// \cpu|rf|qa[14]~249_combout  = (\cpu|rf|qa[14]~248_combout  & (((\cpu|rf|register[7][14]~q ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\cpu|rf|qa[14]~248_combout  & (\cpu|rf|register[6][14]~q  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|register[6][14]~q ),
	.datab(\cpu|rf|register[7][14]~q ),
	.datac(\cpu|rf|qa[14]~248_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[14]~249_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[14]~249 .lut_mask = 16'hCAF0;
defparam \cpu|rf|qa[14]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y55_N2
cycloneiv_lcell_comb \cpu|rf|qa[14]~251 (
// Equation(s):
// \cpu|rf|qa[14]~251_combout  = (\cpu|rf|qa[4]~69_combout  & ((\cpu|rf|qa[14]~250_combout  & (\cpu|rf|register[3][14]~q )) # (!\cpu|rf|qa[14]~250_combout  & ((\cpu|rf|qa[14]~249_combout ))))) # (!\cpu|rf|qa[4]~69_combout  & (\cpu|rf|qa[14]~250_combout ))

	.dataa(\cpu|rf|qa[4]~69_combout ),
	.datab(\cpu|rf|qa[14]~250_combout ),
	.datac(\cpu|rf|register[3][14]~q ),
	.datad(\cpu|rf|qa[14]~249_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[14]~251_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[14]~251 .lut_mask = 16'hE6C4;
defparam \cpu|rf|qa[14]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y58_N5
dffeas \cpu|rf|register[19][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[14]~21_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y58_N4
cycloneiv_lcell_comb \cpu|rf|qa[14]~245 (
// Equation(s):
// \cpu|rf|qa[14]~245_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[23][14]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[19][14]~q )))))

	.dataa(\cpu|rf|register[23][14]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[19][14]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[14]~245_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[14]~245 .lut_mask = 16'hEE30;
defparam \cpu|rf|qa[14]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y58_N3
dffeas \cpu|rf|register[31][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[14]~21_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y58_N2
cycloneiv_lcell_comb \cpu|rf|qa[14]~246 (
// Equation(s):
// \cpu|rf|qa[14]~246_combout  = (\cpu|rf|qa[14]~245_combout  & (((\cpu|rf|register[31][14]~q ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\cpu|rf|qa[14]~245_combout  & (\cpu|rf|register[27][14]~q  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\cpu|rf|register[27][14]~q ),
	.datab(\cpu|rf|qa[14]~245_combout ),
	.datac(\cpu|rf|register[31][14]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[14]~246_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[14]~246 .lut_mask = 16'hE2CC;
defparam \cpu|rf|qa[14]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y61_N9
dffeas \cpu|rf|register[25][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[14]~21_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y61_N3
dffeas \cpu|rf|register[29][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[14]~21_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y61_N19
dffeas \cpu|rf|register[17][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[14]~21_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y61_N18
cycloneiv_lcell_comb \cpu|rf|qa[14]~240 (
// Equation(s):
// \cpu|rf|qa[14]~240_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[21][14]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[17][14]~q )))))

	.dataa(\cpu|rf|register[21][14]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[17][14]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[14]~240_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[14]~240 .lut_mask = 16'hEE30;
defparam \cpu|rf|qa[14]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y61_N2
cycloneiv_lcell_comb \cpu|rf|qa[14]~241 (
// Equation(s):
// \cpu|rf|qa[14]~241_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[14]~240_combout  & ((\cpu|rf|register[29][14]~q ))) # (!\cpu|rf|qa[14]~240_combout  & (\cpu|rf|register[25][14]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[14]~240_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[25][14]~q ),
	.datac(\cpu|rf|register[29][14]~q ),
	.datad(\cpu|rf|qa[14]~240_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[14]~241_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[14]~241 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[14]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y63_N1
dffeas \cpu|rf|register[20][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|link|y[14]~21_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y64_N25
dffeas \cpu|rf|register[28][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[14]~21_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y60_N3
dffeas \cpu|rf|register[24][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[14]~21_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y60_N17
dffeas \cpu|rf|register[16][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[14]~21_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y60_N16
cycloneiv_lcell_comb \cpu|rf|qa[14]~242 (
// Equation(s):
// \cpu|rf|qa[14]~242_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[24][14]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[16][14]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[24][14]~q ),
	.datac(\cpu|rf|register[16][14]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[14]~242_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[14]~242 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[14]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y64_N24
cycloneiv_lcell_comb \cpu|rf|qa[14]~243 (
// Equation(s):
// \cpu|rf|qa[14]~243_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[14]~242_combout  & ((\cpu|rf|register[28][14]~q ))) # (!\cpu|rf|qa[14]~242_combout  & (\cpu|rf|register[20][14]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[14]~242_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[20][14]~q ),
	.datac(\cpu|rf|register[28][14]~q ),
	.datad(\cpu|rf|qa[14]~242_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[14]~243_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[14]~243 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[14]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y58_N24
cycloneiv_lcell_comb \cpu|rf|qa[14]~244 (
// Equation(s):
// \cpu|rf|qa[14]~244_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\imem|irom|altsyncram_component|auto_generated|q_a [21])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|qa[14]~241_combout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[14]~243_combout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|qa[14]~241_combout ),
	.datad(\cpu|rf|qa[14]~243_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[14]~244_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[14]~244 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qa[14]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y58_N0
cycloneiv_lcell_comb \cpu|rf|qa[14]~247 (
// Equation(s):
// \cpu|rf|qa[14]~247_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[14]~244_combout  & ((\cpu|rf|qa[14]~246_combout ))) # (!\cpu|rf|qa[14]~244_combout  & (\cpu|rf|qa[14]~239_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[14]~244_combout ))))

	.dataa(\cpu|rf|qa[14]~239_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|qa[14]~246_combout ),
	.datad(\cpu|rf|qa[14]~244_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[14]~247_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[14]~247 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[14]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y58_N18
cycloneiv_lcell_comb \cpu|rf|qa[14]~252 (
// Equation(s):
// \cpu|rf|qa[14]~252_combout  = (\cpu|rf|qa[4]~65_combout  & (\cpu|rf|qa[4]~62_combout )) # (!\cpu|rf|qa[4]~65_combout  & ((\cpu|rf|qa[4]~62_combout  & ((\cpu|rf|qa[14]~247_combout ))) # (!\cpu|rf|qa[4]~62_combout  & (\cpu|rf|qa[14]~251_combout ))))

	.dataa(\cpu|rf|qa[4]~65_combout ),
	.datab(\cpu|rf|qa[4]~62_combout ),
	.datac(\cpu|rf|qa[14]~251_combout ),
	.datad(\cpu|rf|qa[14]~247_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[14]~252_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[14]~252 .lut_mask = 16'hDC98;
defparam \cpu|rf|qa[14]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y58_N24
cycloneiv_lcell_comb \cpu|rf|qa[14]~255 (
// Equation(s):
// \cpu|rf|qa[14]~255_combout  = (\cpu|rf|qa[4]~65_combout  & ((\cpu|rf|qa[14]~252_combout  & ((\cpu|rf|qa[14]~254_combout ))) # (!\cpu|rf|qa[14]~252_combout  & (\cpu|rf|qa[14]~237_combout )))) # (!\cpu|rf|qa[4]~65_combout  & (((\cpu|rf|qa[14]~252_combout 
// ))))

	.dataa(\cpu|rf|qa[4]~65_combout ),
	.datab(\cpu|rf|qa[14]~237_combout ),
	.datac(\cpu|rf|qa[14]~254_combout ),
	.datad(\cpu|rf|qa[14]~252_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[14]~255_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[14]~255 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[14]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y57_N6
cycloneiv_lcell_comb \cpu|alu_a|y[14]~15 (
// Equation(s):
// \cpu|alu_a|y[14]~15_combout  = (\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[14]~255_combout )

	.dataa(gnd),
	.datab(\cpu|alu_a|y[0]~0_combout ),
	.datac(gnd),
	.datad(\cpu|rf|qa[14]~255_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[14]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[14]~15 .lut_mask = 16'hCC00;
defparam \cpu|alu_a|y[14]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y64_N14
cycloneiv_lcell_comb \cpu|rf|register[10][13]~feeder (
// Equation(s):
// \cpu|rf|register[10][13]~feeder_combout  = \cpu|link|y[13]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[13]~19_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[10][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[10][13]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[10][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y64_N15
dffeas \cpu|rf|register[10][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[10][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y60_N21
dffeas \cpu|rf|register[9][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[13]~19_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y57_N15
dffeas \cpu|rf|register[8][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[13]~19_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y60_N20
cycloneiv_lcell_comb \cpu|rf|qb[13]~126 (
// Equation(s):
// \cpu|rf|qb[13]~126_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\imem|irom|altsyncram_component|auto_generated|q_a [17]) # ((\cpu|rf|register[9][13]~q )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[8][13]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|register[9][13]~q ),
	.datad(\cpu|rf|register[8][13]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[13]~126_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[13]~126 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qb[13]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y64_N30
cycloneiv_lcell_comb \cpu|rf|qb[13]~127 (
// Equation(s):
// \cpu|rf|qb[13]~127_combout  = (\cpu|rf|qb[13]~126_combout  & ((\cpu|rf|register[11][13]~q ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\cpu|rf|qb[13]~126_combout  & (((\cpu|rf|register[10][13]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|register[11][13]~q ),
	.datab(\cpu|rf|register[10][13]~q ),
	.datac(\cpu|rf|qb[13]~126_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[13]~127_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[13]~127 .lut_mask = 16'hACF0;
defparam \cpu|rf|qb[13]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y59_N14
cycloneiv_lcell_comb \cpu|rf|register[13][13]~feeder (
// Equation(s):
// \cpu|rf|register[13][13]~feeder_combout  = \cpu|link|y[13]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[13]~19_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[13][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[13][13]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[13][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y59_N15
dffeas \cpu|rf|register[13][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[13][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y59_N12
cycloneiv_lcell_comb \cpu|rf|register[15][13]~feeder (
// Equation(s):
// \cpu|rf|register[15][13]~feeder_combout  = \cpu|link|y[13]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[13]~19_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[15][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[15][13]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[15][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y59_N13
dffeas \cpu|rf|register[15][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[15][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y60_N30
cycloneiv_lcell_comb \cpu|rf|register[12][13]~feeder (
// Equation(s):
// \cpu|rf|register[12][13]~feeder_combout  = \cpu|link|y[13]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[13]~19_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[12][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[12][13]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[12][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y60_N31
dffeas \cpu|rf|register[12][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[12][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y60_N16
cycloneiv_lcell_comb \cpu|rf|register[14][13]~feeder (
// Equation(s):
// \cpu|rf|register[14][13]~feeder_combout  = \cpu|link|y[13]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[13]~19_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[14][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[14][13]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[14][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y60_N17
dffeas \cpu|rf|register[14][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[14][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y59_N10
cycloneiv_lcell_comb \cpu|rf|qb[13]~143 (
// Equation(s):
// \cpu|rf|qb[13]~143_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16]) # (\cpu|rf|register[14][13]~q )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|rf|register[12][13]~q  & (!\imem|irom|altsyncram_component|auto_generated|q_a [16])))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[12][13]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\cpu|rf|register[14][13]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[13]~143_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[13]~143 .lut_mask = 16'hAEA4;
defparam \cpu|rf|qb[13]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y59_N20
cycloneiv_lcell_comb \cpu|rf|qb[13]~144 (
// Equation(s):
// \cpu|rf|qb[13]~144_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[13]~143_combout  & ((\cpu|rf|register[15][13]~q ))) # (!\cpu|rf|qb[13]~143_combout  & (\cpu|rf|register[13][13]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[13]~143_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|register[13][13]~q ),
	.datac(\cpu|rf|register[15][13]~q ),
	.datad(\cpu|rf|qb[13]~143_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[13]~144_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[13]~144 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[13]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y64_N24
cycloneiv_lcell_comb \cpu|rf|qb[13]~145 (
// Equation(s):
// \cpu|rf|qb[13]~145_combout  = (\cpu|rf|qb[13]~142_combout  & (((\cpu|rf|qb[13]~144_combout ) # (!\cpu|rf|qb[2]~64_combout )))) # (!\cpu|rf|qb[13]~142_combout  & (\cpu|rf|qb[13]~127_combout  & ((\cpu|rf|qb[2]~64_combout ))))

	.dataa(\cpu|rf|qb[13]~142_combout ),
	.datab(\cpu|rf|qb[13]~127_combout ),
	.datac(\cpu|rf|qb[13]~144_combout ),
	.datad(\cpu|rf|qb[2]~64_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[13]~145_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[13]~145 .lut_mask = 16'hE4AA;
defparam \cpu|rf|qb[13]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y64_N22
cycloneiv_lcell_comb \cpu|alu_b|y[13]~3 (
// Equation(s):
// \cpu|alu_b|y[13]~3_combout  = (\cpu|cu|aluimm~2_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [13])) # (!\cpu|cu|aluimm~2_combout  & (((!\cpu|rf|Equal1~1_combout  & \cpu|rf|qb[13]~145_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [13]),
	.datab(\cpu|cu|aluimm~2_combout ),
	.datac(\cpu|rf|Equal1~1_combout ),
	.datad(\cpu|rf|qb[13]~145_combout ),
	.cin(gnd),
	.combout(\cpu|alu_b|y[13]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_b|y[13]~3 .lut_mask = 16'h8B88;
defparam \cpu|alu_b|y[13]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y52_N4
cycloneiv_lcell_comb \cpu|pcplus4|p4[19]~34 (
// Equation(s):
// \cpu|pcplus4|p4[19]~34_combout  = (\cpu|ip|q [19] & ((\cpu|pcplus4|p4[18]~33 ) # (GND))) # (!\cpu|ip|q [19] & (!\cpu|pcplus4|p4[18]~33 ))
// \cpu|pcplus4|p4[19]~35  = CARRY((\cpu|ip|q [19]) # (!\cpu|pcplus4|p4[18]~33 ))

	.dataa(gnd),
	.datab(\cpu|ip|q [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[18]~33 ),
	.combout(\cpu|pcplus4|p4[19]~34_combout ),
	.cout(\cpu|pcplus4|p4[19]~35 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[19]~34 .lut_mask = 16'hC3CF;
defparam \cpu|pcplus4|p4[19]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X78_Y52_N6
cycloneiv_lcell_comb \cpu|pcplus4|p4[20]~36 (
// Equation(s):
// \cpu|pcplus4|p4[20]~36_combout  = (\cpu|ip|q [20] & (!\cpu|pcplus4|p4[19]~35  & VCC)) # (!\cpu|ip|q [20] & (\cpu|pcplus4|p4[19]~35  $ (GND)))
// \cpu|pcplus4|p4[20]~37  = CARRY((!\cpu|ip|q [20] & !\cpu|pcplus4|p4[19]~35 ))

	.dataa(gnd),
	.datab(\cpu|ip|q [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[19]~35 ),
	.combout(\cpu|pcplus4|p4[20]~36_combout ),
	.cout(\cpu|pcplus4|p4[20]~37 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[20]~36 .lut_mask = 16'h3C03;
defparam \cpu|pcplus4|p4[20]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X78_Y57_N2
cycloneiv_lcell_comb \cpu|rf|qa[20]~714 (
// Equation(s):
// \cpu|rf|qa[20]~714_combout  = (\cpu|rf|qa[20]~435_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [25]) # (!\cpu|rf|Equal0~0_combout )))

	.dataa(gnd),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.datac(\cpu|rf|qa[20]~435_combout ),
	.datad(\cpu|rf|Equal0~0_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[20]~714_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[20]~714 .lut_mask = 16'hC0F0;
defparam \cpu|rf|qa[20]~714 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y53_N2
cycloneiv_lcell_comb \cpu|nextpc|Mux11~0 (
// Equation(s):
// \cpu|nextpc|Mux11~0_combout  = (\cpu|cu|pcsource[1]~4_combout  & (((\cpu|rf|qa[20]~714_combout ) # (\cpu|cu|pcsource[0]~2_combout )))) # (!\cpu|cu|pcsource[1]~4_combout  & (\cpu|pcplus4|p4[20]~36_combout  & ((!\cpu|cu|pcsource[0]~2_combout ))))

	.dataa(\cpu|cu|pcsource[1]~4_combout ),
	.datab(\cpu|pcplus4|p4[20]~36_combout ),
	.datac(\cpu|rf|qa[20]~714_combout ),
	.datad(\cpu|cu|pcsource[0]~2_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux11~0 .lut_mask = 16'hAAE4;
defparam \cpu|nextpc|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y53_N12
cycloneiv_lcell_comb \cpu|nextpc|Mux11~1 (
// Equation(s):
// \cpu|nextpc|Mux11~1_combout  = (\cpu|cu|pcsource[0]~2_combout  & ((\cpu|nextpc|Mux11~0_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [18]))) # (!\cpu|nextpc|Mux11~0_combout  & (!\cpu|br_adr|p4[20]~36_combout )))) # 
// (!\cpu|cu|pcsource[0]~2_combout  & (((!\cpu|nextpc|Mux11~0_combout ))))

	.dataa(\cpu|br_adr|p4[20]~36_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|cu|pcsource[0]~2_combout ),
	.datad(\cpu|nextpc|Mux11~0_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux11~1 .lut_mask = 16'h305F;
defparam \cpu|nextpc|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y53_N13
dffeas \cpu|ip|q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|nextpc|Mux11~1_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[20] .is_wysiwyg = "true";
defparam \cpu|ip|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y52_N8
cycloneiv_lcell_comb \cpu|pcplus4|p4[21]~38 (
// Equation(s):
// \cpu|pcplus4|p4[21]~38_combout  = (\cpu|ip|q [21] & ((\cpu|pcplus4|p4[20]~37 ) # (GND))) # (!\cpu|ip|q [21] & (!\cpu|pcplus4|p4[20]~37 ))
// \cpu|pcplus4|p4[21]~39  = CARRY((\cpu|ip|q [21]) # (!\cpu|pcplus4|p4[20]~37 ))

	.dataa(\cpu|ip|q [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[20]~37 ),
	.combout(\cpu|pcplus4|p4[21]~38_combout ),
	.cout(\cpu|pcplus4|p4[21]~39 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[21]~38 .lut_mask = 16'hA5AF;
defparam \cpu|pcplus4|p4[21]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X78_Y52_N10
cycloneiv_lcell_comb \cpu|pcplus4|p4[22]~40 (
// Equation(s):
// \cpu|pcplus4|p4[22]~40_combout  = (\cpu|ip|q [22] & (!\cpu|pcplus4|p4[21]~39  & VCC)) # (!\cpu|ip|q [22] & (\cpu|pcplus4|p4[21]~39  $ (GND)))
// \cpu|pcplus4|p4[22]~41  = CARRY((!\cpu|ip|q [22] & !\cpu|pcplus4|p4[21]~39 ))

	.dataa(gnd),
	.datab(\cpu|ip|q [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[21]~39 ),
	.combout(\cpu|pcplus4|p4[22]~40_combout ),
	.cout(\cpu|pcplus4|p4[22]~41 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[22]~40 .lut_mask = 16'h3C03;
defparam \cpu|pcplus4|p4[22]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y55_N28
cycloneiv_lcell_comb \cpu|nextpc|Mux9~0 (
// Equation(s):
// \cpu|nextpc|Mux9~0_combout  = (\cpu|cu|pcsource[0]~2_combout  & (((\cpu|cu|pcsource[1]~4_combout )))) # (!\cpu|cu|pcsource[0]~2_combout  & ((\cpu|cu|pcsource[1]~4_combout  & (\cpu|rf|qa[22]~716_combout )) # (!\cpu|cu|pcsource[1]~4_combout  & 
// ((\cpu|pcplus4|p4[22]~40_combout )))))

	.dataa(\cpu|rf|qa[22]~716_combout ),
	.datab(\cpu|pcplus4|p4[22]~40_combout ),
	.datac(\cpu|cu|pcsource[0]~2_combout ),
	.datad(\cpu|cu|pcsource[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux9~0 .lut_mask = 16'hFA0C;
defparam \cpu|nextpc|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y55_N14
cycloneiv_lcell_comb \cpu|nextpc|Mux9~1 (
// Equation(s):
// \cpu|nextpc|Mux9~1_combout  = (\cpu|cu|pcsource[0]~2_combout  & ((\cpu|nextpc|Mux9~0_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [20]))) # (!\cpu|nextpc|Mux9~0_combout  & (!\cpu|br_adr|p4[22]~40_combout )))) # 
// (!\cpu|cu|pcsource[0]~2_combout  & (((!\cpu|nextpc|Mux9~0_combout ))))

	.dataa(\cpu|br_adr|p4[22]~40_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|cu|pcsource[0]~2_combout ),
	.datad(\cpu|nextpc|Mux9~0_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux9~1 .lut_mask = 16'h305F;
defparam \cpu|nextpc|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y55_N15
dffeas \cpu|ip|q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|nextpc|Mux9~1_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[22] .is_wysiwyg = "true";
defparam \cpu|ip|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y52_N12
cycloneiv_lcell_comb \cpu|pcplus4|p4[23]~42 (
// Equation(s):
// \cpu|pcplus4|p4[23]~42_combout  = (\cpu|ip|q [23] & ((\cpu|pcplus4|p4[22]~41 ) # (GND))) # (!\cpu|ip|q [23] & (!\cpu|pcplus4|p4[22]~41 ))
// \cpu|pcplus4|p4[23]~43  = CARRY((\cpu|ip|q [23]) # (!\cpu|pcplus4|p4[22]~41 ))

	.dataa(\cpu|ip|q [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[22]~41 ),
	.combout(\cpu|pcplus4|p4[23]~42_combout ),
	.cout(\cpu|pcplus4|p4[23]~43 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[23]~42 .lut_mask = 16'hA5AF;
defparam \cpu|pcplus4|p4[23]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X78_Y52_N14
cycloneiv_lcell_comb \cpu|pcplus4|p4[24]~44 (
// Equation(s):
// \cpu|pcplus4|p4[24]~44_combout  = (\cpu|ip|q [24] & (!\cpu|pcplus4|p4[23]~43  & VCC)) # (!\cpu|ip|q [24] & (\cpu|pcplus4|p4[23]~43  $ (GND)))
// \cpu|pcplus4|p4[24]~45  = CARRY((!\cpu|ip|q [24] & !\cpu|pcplus4|p4[23]~43 ))

	.dataa(gnd),
	.datab(\cpu|ip|q [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[23]~43 ),
	.combout(\cpu|pcplus4|p4[24]~44_combout ),
	.cout(\cpu|pcplus4|p4[24]~45 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[24]~44 .lut_mask = 16'h3C03;
defparam \cpu|pcplus4|p4[24]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y52_N8
cycloneiv_lcell_comb \cpu|br_adr|p4[21]~38 (
// Equation(s):
// \cpu|br_adr|p4[21]~38_combout  = (\cpu|immediate[16]~0_combout  & ((\cpu|pcplus4|p4[21]~38_combout  & (\cpu|br_adr|p4[20]~37  & VCC)) # (!\cpu|pcplus4|p4[21]~38_combout  & (!\cpu|br_adr|p4[20]~37 )))) # (!\cpu|immediate[16]~0_combout  & 
// ((\cpu|pcplus4|p4[21]~38_combout  & (!\cpu|br_adr|p4[20]~37 )) # (!\cpu|pcplus4|p4[21]~38_combout  & ((\cpu|br_adr|p4[20]~37 ) # (GND)))))
// \cpu|br_adr|p4[21]~39  = CARRY((\cpu|immediate[16]~0_combout  & (!\cpu|pcplus4|p4[21]~38_combout  & !\cpu|br_adr|p4[20]~37 )) # (!\cpu|immediate[16]~0_combout  & ((!\cpu|br_adr|p4[20]~37 ) # (!\cpu|pcplus4|p4[21]~38_combout ))))

	.dataa(\cpu|immediate[16]~0_combout ),
	.datab(\cpu|pcplus4|p4[21]~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[20]~37 ),
	.combout(\cpu|br_adr|p4[21]~38_combout ),
	.cout(\cpu|br_adr|p4[21]~39 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[21]~38 .lut_mask = 16'h9617;
defparam \cpu|br_adr|p4[21]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y52_N12
cycloneiv_lcell_comb \cpu|br_adr|p4[23]~42 (
// Equation(s):
// \cpu|br_adr|p4[23]~42_combout  = (\cpu|immediate[16]~0_combout  & ((\cpu|pcplus4|p4[23]~42_combout  & (\cpu|br_adr|p4[22]~41  & VCC)) # (!\cpu|pcplus4|p4[23]~42_combout  & (!\cpu|br_adr|p4[22]~41 )))) # (!\cpu|immediate[16]~0_combout  & 
// ((\cpu|pcplus4|p4[23]~42_combout  & (!\cpu|br_adr|p4[22]~41 )) # (!\cpu|pcplus4|p4[23]~42_combout  & ((\cpu|br_adr|p4[22]~41 ) # (GND)))))
// \cpu|br_adr|p4[23]~43  = CARRY((\cpu|immediate[16]~0_combout  & (!\cpu|pcplus4|p4[23]~42_combout  & !\cpu|br_adr|p4[22]~41 )) # (!\cpu|immediate[16]~0_combout  & ((!\cpu|br_adr|p4[22]~41 ) # (!\cpu|pcplus4|p4[23]~42_combout ))))

	.dataa(\cpu|immediate[16]~0_combout ),
	.datab(\cpu|pcplus4|p4[23]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[22]~41 ),
	.combout(\cpu|br_adr|p4[23]~42_combout ),
	.cout(\cpu|br_adr|p4[23]~43 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[23]~42 .lut_mask = 16'h9617;
defparam \cpu|br_adr|p4[23]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y52_N14
cycloneiv_lcell_comb \cpu|br_adr|p4[24]~44 (
// Equation(s):
// \cpu|br_adr|p4[24]~44_combout  = ((\cpu|immediate[16]~0_combout  $ (\cpu|pcplus4|p4[24]~44_combout  $ (!\cpu|br_adr|p4[23]~43 )))) # (GND)
// \cpu|br_adr|p4[24]~45  = CARRY((\cpu|immediate[16]~0_combout  & ((\cpu|pcplus4|p4[24]~44_combout ) # (!\cpu|br_adr|p4[23]~43 ))) # (!\cpu|immediate[16]~0_combout  & (\cpu|pcplus4|p4[24]~44_combout  & !\cpu|br_adr|p4[23]~43 )))

	.dataa(\cpu|immediate[16]~0_combout ),
	.datab(\cpu|pcplus4|p4[24]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[23]~43 ),
	.combout(\cpu|br_adr|p4[24]~44_combout ),
	.cout(\cpu|br_adr|p4[24]~45 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[24]~44 .lut_mask = 16'h698E;
defparam \cpu|br_adr|p4[24]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y59_N5
dffeas \cpu|rf|register[11][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[24]~47_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y57_N3
dffeas \cpu|rf|register[9][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[24]~47_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y59_N7
dffeas \cpu|rf|register[8][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[24]~47_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y57_N1
dffeas \cpu|rf|register[10][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[24]~47_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y57_N0
cycloneiv_lcell_comb \cpu|rf|qa[24]~496 (
// Equation(s):
// \cpu|rf|qa[24]~496_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[10][24]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[8][24]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|register[8][24]~q ),
	.datac(\cpu|rf|register[10][24]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[24]~496_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[24]~496 .lut_mask = 16'hFA44;
defparam \cpu|rf|qa[24]~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y57_N2
cycloneiv_lcell_comb \cpu|rf|qa[24]~497 (
// Equation(s):
// \cpu|rf|qa[24]~497_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[24]~496_combout  & (\cpu|rf|register[11][24]~q )) # (!\cpu|rf|qa[24]~496_combout  & ((\cpu|rf|register[9][24]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[24]~496_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|register[11][24]~q ),
	.datac(\cpu|rf|register[9][24]~q ),
	.datad(\cpu|rf|qa[24]~496_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[24]~497_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[24]~497 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[24]~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y55_N14
cycloneiv_lcell_comb \cpu|rf|register[15][24]~feeder (
// Equation(s):
// \cpu|rf|register[15][24]~feeder_combout  = \cpu|link|y[24]~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[24]~47_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[15][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[15][24]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[15][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y55_N15
dffeas \cpu|rf|register[15][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[15][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y61_N21
dffeas \cpu|rf|register[13][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[24]~47_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y61_N20
cycloneiv_lcell_comb \cpu|rf|qa[24]~513 (
// Equation(s):
// \cpu|rf|qa[24]~513_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|register[13][24]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|rf|register[12][24]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|register[12][24]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[13][24]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[24]~513_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[24]~513 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qa[24]~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y62_N14
cycloneiv_lcell_comb \cpu|rf|qa[24]~514 (
// Equation(s):
// \cpu|rf|qa[24]~514_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[24]~513_combout  & ((\cpu|rf|register[15][24]~q ))) # (!\cpu|rf|qa[24]~513_combout  & (\cpu|rf|register[14][24]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[24]~513_combout ))))

	.dataa(\cpu|rf|register[14][24]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[15][24]~q ),
	.datad(\cpu|rf|qa[24]~513_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[24]~514_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[24]~514 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[24]~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y62_N21
dffeas \cpu|rf|register[3][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[24]~47_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y62_N28
cycloneiv_lcell_comb \cpu|rf|register[1][24]~feeder (
// Equation(s):
// \cpu|rf|register[1][24]~feeder_combout  = \cpu|link|y[24]~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[24]~47_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[1][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[1][24]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[1][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y62_N29
dffeas \cpu|rf|register[1][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[1][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y62_N2
cycloneiv_lcell_comb \cpu|rf|qa[24]~510 (
// Equation(s):
// \cpu|rf|qa[24]~510_combout  = (\cpu|rf|qa[4]~66_combout  & ((\cpu|rf|register[2][24]~q ) # ((\cpu|rf|qa[4]~69_combout )))) # (!\cpu|rf|qa[4]~66_combout  & (((\cpu|rf|register[1][24]~q  & !\cpu|rf|qa[4]~69_combout ))))

	.dataa(\cpu|rf|register[2][24]~q ),
	.datab(\cpu|rf|register[1][24]~q ),
	.datac(\cpu|rf|qa[4]~66_combout ),
	.datad(\cpu|rf|qa[4]~69_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[24]~510_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[24]~510 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qa[24]~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y62_N22
cycloneiv_lcell_comb \cpu|rf|qa[24]~511 (
// Equation(s):
// \cpu|rf|qa[24]~511_combout  = (\cpu|rf|qa[4]~69_combout  & ((\cpu|rf|qa[24]~510_combout  & ((\cpu|rf|register[3][24]~q ))) # (!\cpu|rf|qa[24]~510_combout  & (\cpu|rf|qa[24]~509_combout )))) # (!\cpu|rf|qa[4]~69_combout  & (((\cpu|rf|qa[24]~510_combout 
// ))))

	.dataa(\cpu|rf|qa[24]~509_combout ),
	.datab(\cpu|rf|register[3][24]~q ),
	.datac(\cpu|rf|qa[4]~69_combout ),
	.datad(\cpu|rf|qa[24]~510_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[24]~511_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[24]~511 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qa[24]~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y59_N9
dffeas \cpu|rf|register[27][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[24]~47_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y63_N19
dffeas \cpu|rf|register[31][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[24]~47_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y59_N3
dffeas \cpu|rf|register[23][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[24]~47_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y63_N21
dffeas \cpu|rf|register[19][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[24]~47_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y63_N20
cycloneiv_lcell_comb \cpu|rf|qa[24]~505 (
// Equation(s):
// \cpu|rf|qa[24]~505_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[23][24]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[19][24]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[23][24]~q ),
	.datac(\cpu|rf|register[19][24]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[24]~505_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[24]~505 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[24]~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y63_N18
cycloneiv_lcell_comb \cpu|rf|qa[24]~506 (
// Equation(s):
// \cpu|rf|qa[24]~506_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[24]~505_combout  & ((\cpu|rf|register[31][24]~q ))) # (!\cpu|rf|qa[24]~505_combout  & (\cpu|rf|register[27][24]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[24]~505_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[27][24]~q ),
	.datac(\cpu|rf|register[31][24]~q ),
	.datad(\cpu|rf|qa[24]~505_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[24]~506_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[24]~506 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[24]~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y55_N29
dffeas \cpu|rf|register[22][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[24]~47_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y55_N31
dffeas \cpu|rf|register[30][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[24]~47_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y55_N1
dffeas \cpu|rf|register[18][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[24]~47_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y55_N0
cycloneiv_lcell_comb \cpu|rf|qa[24]~498 (
// Equation(s):
// \cpu|rf|qa[24]~498_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[26][24]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (((\cpu|rf|register[18][24]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|rf|register[26][24]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[18][24]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[24]~498_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[24]~498 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qa[24]~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y55_N30
cycloneiv_lcell_comb \cpu|rf|qa[24]~499 (
// Equation(s):
// \cpu|rf|qa[24]~499_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[24]~498_combout  & ((\cpu|rf|register[30][24]~q ))) # (!\cpu|rf|qa[24]~498_combout  & (\cpu|rf|register[22][24]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[24]~498_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[22][24]~q ),
	.datac(\cpu|rf|register[30][24]~q ),
	.datad(\cpu|rf|qa[24]~498_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[24]~499_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[24]~499 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[24]~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y54_N28
cycloneiv_lcell_comb \cpu|rf|register[20][24]~feeder (
// Equation(s):
// \cpu|rf|register[20][24]~feeder_combout  = \cpu|link|y[24]~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[24]~47_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[20][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[20][24]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[20][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y54_N29
dffeas \cpu|rf|register[20][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[20][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y55_N11
dffeas \cpu|rf|register[28][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[24]~47_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y55_N1
dffeas \cpu|rf|register[16][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[24]~47_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y55_N0
cycloneiv_lcell_comb \cpu|rf|qa[24]~502 (
// Equation(s):
// \cpu|rf|qa[24]~502_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[24][24]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (((\cpu|rf|register[16][24]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|rf|register[24][24]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[16][24]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[24]~502_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[24]~502 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qa[24]~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y55_N10
cycloneiv_lcell_comb \cpu|rf|qa[24]~503 (
// Equation(s):
// \cpu|rf|qa[24]~503_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[24]~502_combout  & ((\cpu|rf|register[28][24]~q ))) # (!\cpu|rf|qa[24]~502_combout  & (\cpu|rf|register[20][24]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[24]~502_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[20][24]~q ),
	.datac(\cpu|rf|register[28][24]~q ),
	.datad(\cpu|rf|qa[24]~502_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[24]~503_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[24]~503 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[24]~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y62_N0
cycloneiv_lcell_comb \cpu|rf|qa[24]~504 (
// Equation(s):
// \cpu|rf|qa[24]~504_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|qa[24]~501_combout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[24]~503_combout )))))

	.dataa(\cpu|rf|qa[24]~501_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(\cpu|rf|qa[24]~503_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[24]~504_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[24]~504 .lut_mask = 16'hE3E0;
defparam \cpu|rf|qa[24]~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y62_N6
cycloneiv_lcell_comb \cpu|rf|qa[24]~507 (
// Equation(s):
// \cpu|rf|qa[24]~507_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[24]~504_combout  & (\cpu|rf|qa[24]~506_combout )) # (!\cpu|rf|qa[24]~504_combout  & ((\cpu|rf|qa[24]~499_combout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[24]~504_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|qa[24]~506_combout ),
	.datac(\cpu|rf|qa[24]~499_combout ),
	.datad(\cpu|rf|qa[24]~504_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[24]~507_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[24]~507 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[24]~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y62_N12
cycloneiv_lcell_comb \cpu|rf|qa[24]~512 (
// Equation(s):
// \cpu|rf|qa[24]~512_combout  = (\cpu|rf|qa[4]~65_combout  & (\cpu|rf|qa[4]~62_combout )) # (!\cpu|rf|qa[4]~65_combout  & ((\cpu|rf|qa[4]~62_combout  & ((\cpu|rf|qa[24]~507_combout ))) # (!\cpu|rf|qa[4]~62_combout  & (\cpu|rf|qa[24]~511_combout ))))

	.dataa(\cpu|rf|qa[4]~65_combout ),
	.datab(\cpu|rf|qa[4]~62_combout ),
	.datac(\cpu|rf|qa[24]~511_combout ),
	.datad(\cpu|rf|qa[24]~507_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[24]~512_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[24]~512 .lut_mask = 16'hDC98;
defparam \cpu|rf|qa[24]~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y62_N4
cycloneiv_lcell_comb \cpu|rf|qa[24]~515 (
// Equation(s):
// \cpu|rf|qa[24]~515_combout  = (\cpu|rf|qa[4]~65_combout  & ((\cpu|rf|qa[24]~512_combout  & ((\cpu|rf|qa[24]~514_combout ))) # (!\cpu|rf|qa[24]~512_combout  & (\cpu|rf|qa[24]~497_combout )))) # (!\cpu|rf|qa[4]~65_combout  & (((\cpu|rf|qa[24]~512_combout 
// ))))

	.dataa(\cpu|rf|qa[4]~65_combout ),
	.datab(\cpu|rf|qa[24]~497_combout ),
	.datac(\cpu|rf|qa[24]~514_combout ),
	.datad(\cpu|rf|qa[24]~512_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[24]~515_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[24]~515 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[24]~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y61_N26
cycloneiv_lcell_comb \cpu|rf|qa[24]~718 (
// Equation(s):
// \cpu|rf|qa[24]~718_combout  = (\cpu|rf|qa[24]~515_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [25]) # (!\cpu|rf|Equal0~0_combout )))

	.dataa(gnd),
	.datab(\cpu|rf|Equal0~0_combout ),
	.datac(\cpu|rf|qa[24]~515_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\cpu|rf|qa[24]~718_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[24]~718 .lut_mask = 16'hF030;
defparam \cpu|rf|qa[24]~718 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y55_N6
cycloneiv_lcell_comb \cpu|nextpc|Mux7~0 (
// Equation(s):
// \cpu|nextpc|Mux7~0_combout  = (\cpu|cu|pcsource[1]~4_combout  & (((\cpu|cu|pcsource[0]~2_combout ) # (\cpu|rf|qa[24]~718_combout )))) # (!\cpu|cu|pcsource[1]~4_combout  & (\cpu|pcplus4|p4[24]~44_combout  & (!\cpu|cu|pcsource[0]~2_combout )))

	.dataa(\cpu|cu|pcsource[1]~4_combout ),
	.datab(\cpu|pcplus4|p4[24]~44_combout ),
	.datac(\cpu|cu|pcsource[0]~2_combout ),
	.datad(\cpu|rf|qa[24]~718_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux7~0 .lut_mask = 16'hAEA4;
defparam \cpu|nextpc|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y55_N24
cycloneiv_lcell_comb \cpu|nextpc|Mux7~1 (
// Equation(s):
// \cpu|nextpc|Mux7~1_combout  = (\cpu|cu|pcsource[0]~2_combout  & ((\cpu|nextpc|Mux7~0_combout  & (!\imem|irom|altsyncram_component|auto_generated|q_a [22])) # (!\cpu|nextpc|Mux7~0_combout  & ((!\cpu|br_adr|p4[24]~44_combout ))))) # 
// (!\cpu|cu|pcsource[0]~2_combout  & (((!\cpu|nextpc|Mux7~0_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|br_adr|p4[24]~44_combout ),
	.datac(\cpu|cu|pcsource[0]~2_combout ),
	.datad(\cpu|nextpc|Mux7~0_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux7~1 .lut_mask = 16'h503F;
defparam \cpu|nextpc|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y55_N25
dffeas \cpu|ip|q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|nextpc|Mux7~1_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[24] .is_wysiwyg = "true";
defparam \cpu|ip|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y52_N16
cycloneiv_lcell_comb \cpu|pcplus4|p4[25]~46 (
// Equation(s):
// \cpu|pcplus4|p4[25]~46_combout  = (\cpu|ip|q [25] & ((\cpu|pcplus4|p4[24]~45 ) # (GND))) # (!\cpu|ip|q [25] & (!\cpu|pcplus4|p4[24]~45 ))
// \cpu|pcplus4|p4[25]~47  = CARRY((\cpu|ip|q [25]) # (!\cpu|pcplus4|p4[24]~45 ))

	.dataa(gnd),
	.datab(\cpu|ip|q [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[24]~45 ),
	.combout(\cpu|pcplus4|p4[25]~46_combout ),
	.cout(\cpu|pcplus4|p4[25]~47 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[25]~46 .lut_mask = 16'hC3CF;
defparam \cpu|pcplus4|p4[25]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y52_N16
cycloneiv_lcell_comb \cpu|br_adr|p4[25]~46 (
// Equation(s):
// \cpu|br_adr|p4[25]~46_combout  = (\cpu|immediate[16]~0_combout  & ((\cpu|pcplus4|p4[25]~46_combout  & (\cpu|br_adr|p4[24]~45  & VCC)) # (!\cpu|pcplus4|p4[25]~46_combout  & (!\cpu|br_adr|p4[24]~45 )))) # (!\cpu|immediate[16]~0_combout  & 
// ((\cpu|pcplus4|p4[25]~46_combout  & (!\cpu|br_adr|p4[24]~45 )) # (!\cpu|pcplus4|p4[25]~46_combout  & ((\cpu|br_adr|p4[24]~45 ) # (GND)))))
// \cpu|br_adr|p4[25]~47  = CARRY((\cpu|immediate[16]~0_combout  & (!\cpu|pcplus4|p4[25]~46_combout  & !\cpu|br_adr|p4[24]~45 )) # (!\cpu|immediate[16]~0_combout  & ((!\cpu|br_adr|p4[24]~45 ) # (!\cpu|pcplus4|p4[25]~46_combout ))))

	.dataa(\cpu|immediate[16]~0_combout ),
	.datab(\cpu|pcplus4|p4[25]~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[24]~45 ),
	.combout(\cpu|br_adr|p4[25]~46_combout ),
	.cout(\cpu|br_adr|p4[25]~47 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[25]~46 .lut_mask = 16'h9617;
defparam \cpu|br_adr|p4[25]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y53_N24
cycloneiv_lcell_comb \cpu|nextpc|Mux6~0 (
// Equation(s):
// \cpu|nextpc|Mux6~0_combout  = (\cpu|cu|pcsource[1]~4_combout  & (((\cpu|cu|pcsource[0]~2_combout )))) # (!\cpu|cu|pcsource[1]~4_combout  & ((\cpu|cu|pcsource[0]~2_combout  & ((\cpu|br_adr|p4[25]~46_combout ))) # (!\cpu|cu|pcsource[0]~2_combout  & 
// (\cpu|pcplus4|p4[25]~46_combout ))))

	.dataa(\cpu|pcplus4|p4[25]~46_combout ),
	.datab(\cpu|br_adr|p4[25]~46_combout ),
	.datac(\cpu|cu|pcsource[1]~4_combout ),
	.datad(\cpu|cu|pcsource[0]~2_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux6~0 .lut_mask = 16'hFC0A;
defparam \cpu|nextpc|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y53_N30
cycloneiv_lcell_comb \cpu|nextpc|Mux6~1 (
// Equation(s):
// \cpu|nextpc|Mux6~1_combout  = (\cpu|cu|pcsource[1]~4_combout  & ((\cpu|nextpc|Mux6~0_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [23]))) # (!\cpu|nextpc|Mux6~0_combout  & (!\cpu|rf|qa[25]~719_combout )))) # 
// (!\cpu|cu|pcsource[1]~4_combout  & (((!\cpu|nextpc|Mux6~0_combout ))))

	.dataa(\cpu|rf|qa[25]~719_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|cu|pcsource[1]~4_combout ),
	.datad(\cpu|nextpc|Mux6~0_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux6~1 .lut_mask = 16'h305F;
defparam \cpu|nextpc|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y53_N31
dffeas \cpu|ip|q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|nextpc|Mux6~1_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[25] .is_wysiwyg = "true";
defparam \cpu|ip|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y52_N18
cycloneiv_lcell_comb \cpu|pcplus4|p4[26]~48 (
// Equation(s):
// \cpu|pcplus4|p4[26]~48_combout  = (\cpu|ip|q [26] & (!\cpu|pcplus4|p4[25]~47  & VCC)) # (!\cpu|ip|q [26] & (\cpu|pcplus4|p4[25]~47  $ (GND)))
// \cpu|pcplus4|p4[26]~49  = CARRY((!\cpu|ip|q [26] & !\cpu|pcplus4|p4[25]~47 ))

	.dataa(\cpu|ip|q [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[25]~47 ),
	.combout(\cpu|pcplus4|p4[26]~48_combout ),
	.cout(\cpu|pcplus4|p4[26]~49 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[26]~48 .lut_mask = 16'h5A05;
defparam \cpu|pcplus4|p4[26]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X78_Y52_N20
cycloneiv_lcell_comb \cpu|pcplus4|p4[27]~50 (
// Equation(s):
// \cpu|pcplus4|p4[27]~50_combout  = (\cpu|ip|q [27] & ((\cpu|pcplus4|p4[26]~49 ) # (GND))) # (!\cpu|ip|q [27] & (!\cpu|pcplus4|p4[26]~49 ))
// \cpu|pcplus4|p4[27]~51  = CARRY((\cpu|ip|q [27]) # (!\cpu|pcplus4|p4[26]~49 ))

	.dataa(\cpu|ip|q [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[26]~49 ),
	.combout(\cpu|pcplus4|p4[27]~50_combout ),
	.cout(\cpu|pcplus4|p4[27]~51 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[27]~50 .lut_mask = 16'hA5AF;
defparam \cpu|pcplus4|p4[27]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X78_Y52_N22
cycloneiv_lcell_comb \cpu|pcplus4|p4[28]~52 (
// Equation(s):
// \cpu|pcplus4|p4[28]~52_combout  = (\cpu|ip|q [28] & (!\cpu|pcplus4|p4[27]~51  & VCC)) # (!\cpu|ip|q [28] & (\cpu|pcplus4|p4[27]~51  $ (GND)))
// \cpu|pcplus4|p4[28]~53  = CARRY((!\cpu|ip|q [28] & !\cpu|pcplus4|p4[27]~51 ))

	.dataa(gnd),
	.datab(\cpu|ip|q [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[27]~51 ),
	.combout(\cpu|pcplus4|p4[28]~52_combout ),
	.cout(\cpu|pcplus4|p4[28]~53 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[28]~52 .lut_mask = 16'h3C03;
defparam \cpu|pcplus4|p4[28]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X78_Y52_N24
cycloneiv_lcell_comb \cpu|pcplus4|p4[29]~54 (
// Equation(s):
// \cpu|pcplus4|p4[29]~54_combout  = (\cpu|ip|q [29] & ((\cpu|pcplus4|p4[28]~53 ) # (GND))) # (!\cpu|ip|q [29] & (!\cpu|pcplus4|p4[28]~53 ))
// \cpu|pcplus4|p4[29]~55  = CARRY((\cpu|ip|q [29]) # (!\cpu|pcplus4|p4[28]~53 ))

	.dataa(\cpu|ip|q [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[28]~53 ),
	.combout(\cpu|pcplus4|p4[29]~54_combout ),
	.cout(\cpu|pcplus4|p4[29]~55 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[29]~54 .lut_mask = 16'hA5AF;
defparam \cpu|pcplus4|p4[29]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y60_N18
cycloneiv_lcell_comb \cpu|al_unit|Mux29~1 (
// Equation(s):
// \cpu|al_unit|Mux29~1_combout  = (\cpu|cu|aluc[2]~1_combout  & (\cpu|cu|aluc[0]~5_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [0]) # (!\cpu|cu|aluc[1]~0_combout ))))

	.dataa(\cpu|cu|aluc[1]~0_combout ),
	.datab(\cpu|cu|aluc[2]~1_combout ),
	.datac(\cpu|cu|aluc[0]~5_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux29~1 .lut_mask = 16'hC040;
defparam \cpu|al_unit|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y56_N20
cycloneiv_lcell_comb \cpu|alu_b|y[29]~23 (
// Equation(s):
// \cpu|alu_b|y[29]~23_combout  = (\cpu|al_unit|ShiftRight0~6_combout ) # ((!\cpu|cu|aluimm~2_combout  & (!\cpu|rf|Equal1~1_combout  & \cpu|rf|qb[29]~526_combout )))

	.dataa(\cpu|al_unit|ShiftRight0~6_combout ),
	.datab(\cpu|cu|aluimm~2_combout ),
	.datac(\cpu|rf|Equal1~1_combout ),
	.datad(\cpu|rf|qb[29]~526_combout ),
	.cin(gnd),
	.combout(\cpu|alu_b|y[29]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_b|y[29]~23 .lut_mask = 16'hABAA;
defparam \cpu|alu_b|y[29]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y58_N6
cycloneiv_lcell_comb \cpu|al_unit|Mux2~5 (
// Equation(s):
// \cpu|al_unit|Mux2~5_combout  = ((\cpu|cu|aluc[1]~4_combout  & ((!\cpu|cu|aluc[2]~3_combout ) # (!\cpu|al_unit|ShiftLeft0~13_combout )))) # (!\cpu|cu|aluc[0]~5_combout )

	.dataa(\cpu|cu|aluc[0]~5_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~13_combout ),
	.datac(\cpu|cu|aluc[1]~4_combout ),
	.datad(\cpu|cu|aluc[2]~3_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux2~5 .lut_mask = 16'h75F5;
defparam \cpu|al_unit|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y59_N22
cycloneiv_lcell_comb \cpu|al_unit|Mux2~3 (
// Equation(s):
// \cpu|al_unit|Mux2~3_combout  = ((!\cpu|cu|aluc[2]~3_combout  & \cpu|al_unit|Add0~19_combout )) # (!\cpu|cu|aluc[0]~5_combout )

	.dataa(gnd),
	.datab(\cpu|cu|aluc[2]~3_combout ),
	.datac(\cpu|al_unit|Add0~19_combout ),
	.datad(\cpu|cu|aluc[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux2~3 .lut_mask = 16'h30FF;
defparam \cpu|al_unit|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y58_N4
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~43 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~43_combout  = (!\cpu|alu_a|y[1]~4_combout  & ((\cpu|al_unit|ShiftRight0~6_combout ) # ((\cpu|al_unit|ShiftLeft0~18_combout  & \cpu|al_unit|ShiftRight1~18_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~6_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datac(\cpu|alu_a|y[1]~4_combout ),
	.datad(\cpu|al_unit|ShiftRight1~18_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~43 .lut_mask = 16'h0E0A;
defparam \cpu|al_unit|ShiftRight0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y58_N30
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~44 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~44_combout  = (\cpu|al_unit|ShiftRight0~43_combout ) # ((\cpu|alu_a|y[1]~4_combout  & (!\cpu|alu_a|y[0]~1_combout  & \cpu|alu_b|y[31]~0_combout )))

	.dataa(\cpu|alu_a|y[1]~4_combout ),
	.datab(\cpu|alu_a|y[0]~1_combout ),
	.datac(\cpu|al_unit|ShiftRight0~43_combout ),
	.datad(\cpu|alu_b|y[31]~0_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~44 .lut_mask = 16'hF2F0;
defparam \cpu|al_unit|ShiftRight0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y59_N20
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~101 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~101_combout  = (!\cpu|alu_a|y[2]~3_combout  & (!\cpu|alu_a|y[3]~5_combout  & \cpu|al_unit|ShiftRight0~44_combout ))

	.dataa(\cpu|alu_a|y[2]~3_combout ),
	.datab(\cpu|alu_a|y[3]~5_combout ),
	.datac(gnd),
	.datad(\cpu|al_unit|ShiftRight0~44_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~101_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~101 .lut_mask = 16'h1100;
defparam \cpu|al_unit|ShiftRight0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y59_N26
cycloneiv_lcell_comb \cpu|al_unit|Mux2~10 (
// Equation(s):
// \cpu|al_unit|Mux2~10_combout  = (\cpu|al_unit|Mux2~4_combout  & (((\cpu|al_unit|Mux2~3_combout  & \cpu|al_unit|ShiftRight0~101_combout )))) # (!\cpu|al_unit|Mux2~4_combout  & ((\cpu|al_unit|s~48_combout ) # ((!\cpu|al_unit|Mux2~3_combout ))))

	.dataa(\cpu|al_unit|s~48_combout ),
	.datab(\cpu|al_unit|Mux2~4_combout ),
	.datac(\cpu|al_unit|Mux2~3_combout ),
	.datad(\cpu|al_unit|ShiftRight0~101_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux2~10 .lut_mask = 16'hE323;
defparam \cpu|al_unit|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y58_N14
cycloneiv_lcell_comb \cpu|rf|qb[1]~718 (
// Equation(s):
// \cpu|rf|qb[1]~718_combout  = (\cpu|rf|qb[1]~406_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(\cpu|rf|qb[1]~406_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datac(gnd),
	.datad(\cpu|rf|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[1]~718_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[1]~718 .lut_mask = 16'h88AA;
defparam \cpu|rf|qb[1]~718 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y56_N18
cycloneiv_lcell_comb \cpu|rf|qb[2]~719 (
// Equation(s):
// \cpu|rf|qb[2]~719_combout  = (\cpu|rf|qb[2]~385_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(\cpu|rf|qb[2]~385_combout ),
	.datab(gnd),
	.datac(\cpu|rf|Equal1~0_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|rf|qb[2]~719_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~719 .lut_mask = 16'hAA0A;
defparam \cpu|rf|qb[2]~719 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y58_N29
dffeas \cpu|rf|register[3][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[3]~65_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y55_N28
cycloneiv_lcell_comb \cpu|rf|register[5][3]~feeder (
// Equation(s):
// \cpu|rf|register[5][3]~feeder_combout  = \cpu|link|y[3]~65_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[3]~65_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[5][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[5][3]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[5][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y55_N29
dffeas \cpu|rf|register[5][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[5][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y57_N9
dffeas \cpu|rf|register[7][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[3]~65_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y57_N29
dffeas \cpu|rf|register[4][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[3]~65_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y57_N28
cycloneiv_lcell_comb \cpu|rf|qb[3]~358 (
// Equation(s):
// \cpu|rf|qb[3]~358_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[6][3]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (((\cpu|rf|register[4][3]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|register[6][3]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|register[4][3]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[3]~358_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[3]~358 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qb[3]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y57_N8
cycloneiv_lcell_comb \cpu|rf|qb[3]~359 (
// Equation(s):
// \cpu|rf|qb[3]~359_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[3]~358_combout  & ((\cpu|rf|register[7][3]~q ))) # (!\cpu|rf|qb[3]~358_combout  & (\cpu|rf|register[5][3]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[3]~358_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|register[5][3]~q ),
	.datac(\cpu|rf|register[7][3]~q ),
	.datad(\cpu|rf|qb[3]~358_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[3]~359_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[3]~359 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[3]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y57_N3
dffeas \cpu|rf|register[1][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[3]~65_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y57_N2
cycloneiv_lcell_comb \cpu|rf|qb[3]~360 (
// Equation(s):
// \cpu|rf|qb[3]~360_combout  = (\cpu|rf|qb[2]~76_combout  & (((\cpu|rf|qb[2]~79_combout )))) # (!\cpu|rf|qb[2]~76_combout  & ((\cpu|rf|qb[2]~79_combout  & (\cpu|rf|qb[3]~359_combout )) # (!\cpu|rf|qb[2]~79_combout  & ((\cpu|rf|register[1][3]~q )))))

	.dataa(\cpu|rf|qb[2]~76_combout ),
	.datab(\cpu|rf|qb[3]~359_combout ),
	.datac(\cpu|rf|register[1][3]~q ),
	.datad(\cpu|rf|qb[2]~79_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[3]~360_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[3]~360 .lut_mask = 16'hEE50;
defparam \cpu|rf|qb[3]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y58_N28
cycloneiv_lcell_comb \cpu|rf|qb[3]~361 (
// Equation(s):
// \cpu|rf|qb[3]~361_combout  = (\cpu|rf|qb[2]~76_combout  & ((\cpu|rf|qb[3]~360_combout  & ((\cpu|rf|register[3][3]~q ))) # (!\cpu|rf|qb[3]~360_combout  & (\cpu|rf|register[2][3]~q )))) # (!\cpu|rf|qb[2]~76_combout  & (((\cpu|rf|qb[3]~360_combout ))))

	.dataa(\cpu|rf|register[2][3]~q ),
	.datab(\cpu|rf|qb[2]~76_combout ),
	.datac(\cpu|rf|register[3][3]~q ),
	.datad(\cpu|rf|qb[3]~360_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[3]~361_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[3]~361 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[3]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y64_N11
dffeas \cpu|rf|register[27][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[3]~65_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y64_N11
dffeas \cpu|rf|register[31][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[3]~65_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y64_N13
dffeas \cpu|rf|register[23][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[3]~65_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y64_N1
dffeas \cpu|rf|register[19][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[3]~65_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y64_N0
cycloneiv_lcell_comb \cpu|rf|qb[3]~355 (
// Equation(s):
// \cpu|rf|qb[3]~355_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[23][3]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[19][3]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[23][3]~q ),
	.datac(\cpu|rf|register[19][3]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[3]~355_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[3]~355 .lut_mask = 16'hEE50;
defparam \cpu|rf|qb[3]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y64_N10
cycloneiv_lcell_comb \cpu|rf|qb[3]~356 (
// Equation(s):
// \cpu|rf|qb[3]~356_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[3]~355_combout  & ((\cpu|rf|register[31][3]~q ))) # (!\cpu|rf|qb[3]~355_combout  & (\cpu|rf|register[27][3]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[3]~355_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[27][3]~q ),
	.datac(\cpu|rf|register[31][3]~q ),
	.datad(\cpu|rf|qb[3]~355_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[3]~356_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[3]~356 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[3]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y63_N13
dffeas \cpu|rf|register[29][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[3]~65_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y58_N16
cycloneiv_lcell_comb \cpu|rf|register[25][3]~feeder (
// Equation(s):
// \cpu|rf|register[25][3]~feeder_combout  = \cpu|link|y[3]~65_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[3]~65_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[25][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[25][3]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[25][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y58_N17
dffeas \cpu|rf|register[25][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[25][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y63_N12
cycloneiv_lcell_comb \cpu|rf|qb[3]~349 (
// Equation(s):
// \cpu|rf|qb[3]~349_combout  = (\cpu|rf|qb[3]~348_combout  & (((\cpu|rf|register[29][3]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19]))) # (!\cpu|rf|qb[3]~348_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\cpu|rf|register[25][3]~q ))))

	.dataa(\cpu|rf|qb[3]~348_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[29][3]~q ),
	.datad(\cpu|rf|register[25][3]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[3]~349_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[3]~349 .lut_mask = 16'hE6A2;
defparam \cpu|rf|qb[3]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y63_N11
dffeas \cpu|rf|register[20][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[3]~65_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y62_N3
dffeas \cpu|rf|register[28][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[3]~65_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y62_N17
dffeas \cpu|rf|register[16][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[3]~65_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y62_N16
cycloneiv_lcell_comb \cpu|rf|qb[3]~352 (
// Equation(s):
// \cpu|rf|qb[3]~352_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[24][3]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (((\cpu|rf|register[16][3]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|register[24][3]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[16][3]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[3]~352_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[3]~352 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qb[3]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y62_N2
cycloneiv_lcell_comb \cpu|rf|qb[3]~353 (
// Equation(s):
// \cpu|rf|qb[3]~353_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[3]~352_combout  & ((\cpu|rf|register[28][3]~q ))) # (!\cpu|rf|qb[3]~352_combout  & (\cpu|rf|register[20][3]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[3]~352_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[20][3]~q ),
	.datac(\cpu|rf|register[28][3]~q ),
	.datad(\cpu|rf|qb[3]~352_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[3]~353_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[3]~353 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[3]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y64_N20
cycloneiv_lcell_comb \cpu|rf|register[22][3]~feeder (
// Equation(s):
// \cpu|rf|register[22][3]~feeder_combout  = \cpu|link|y[3]~65_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[3]~65_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[22][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[22][3]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[22][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y64_N21
dffeas \cpu|rf|register[22][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[22][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y62_N19
dffeas \cpu|rf|register[30][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[3]~65_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y62_N4
cycloneiv_lcell_comb \cpu|rf|register[18][3]~feeder (
// Equation(s):
// \cpu|rf|register[18][3]~feeder_combout  = \cpu|link|y[3]~65_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[3]~65_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[18][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[18][3]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[18][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y62_N5
dffeas \cpu|rf|register[18][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[18][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y62_N16
cycloneiv_lcell_comb \cpu|rf|qb[3]~350 (
// Equation(s):
// \cpu|rf|qb[3]~350_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[26][3]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[18][3]~q )))))

	.dataa(\cpu|rf|register[26][3]~q ),
	.datab(\cpu|rf|register[18][3]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[3]~350_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[3]~350 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qb[3]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y62_N18
cycloneiv_lcell_comb \cpu|rf|qb[3]~351 (
// Equation(s):
// \cpu|rf|qb[3]~351_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[3]~350_combout  & ((\cpu|rf|register[30][3]~q ))) # (!\cpu|rf|qb[3]~350_combout  & (\cpu|rf|register[22][3]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[3]~350_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[22][3]~q ),
	.datac(\cpu|rf|register[30][3]~q ),
	.datad(\cpu|rf|qb[3]~350_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[3]~351_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[3]~351 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[3]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y58_N0
cycloneiv_lcell_comb \cpu|rf|qb[3]~354 (
// Equation(s):
// \cpu|rf|qb[3]~354_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\imem|irom|altsyncram_component|auto_generated|q_a [17])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[3]~351_combout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[3]~353_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|qb[3]~353_combout ),
	.datad(\cpu|rf|qb[3]~351_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[3]~354_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[3]~354 .lut_mask = 16'hDC98;
defparam \cpu|rf|qb[3]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y58_N18
cycloneiv_lcell_comb \cpu|rf|qb[3]~357 (
// Equation(s):
// \cpu|rf|qb[3]~357_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[3]~354_combout  & (\cpu|rf|qb[3]~356_combout )) # (!\cpu|rf|qb[3]~354_combout  & ((\cpu|rf|qb[3]~349_combout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[3]~354_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|qb[3]~356_combout ),
	.datac(\cpu|rf|qb[3]~349_combout ),
	.datad(\cpu|rf|qb[3]~354_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[3]~357_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[3]~357 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[3]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y58_N4
cycloneiv_lcell_comb \cpu|rf|qb[3]~362 (
// Equation(s):
// \cpu|rf|qb[3]~362_combout  = (\cpu|rf|qb[2]~64_combout  & (((\cpu|rf|qb[2]~75_combout )))) # (!\cpu|rf|qb[2]~64_combout  & ((\cpu|rf|qb[2]~75_combout  & ((\cpu|rf|qb[3]~357_combout ))) # (!\cpu|rf|qb[2]~75_combout  & (\cpu|rf|qb[3]~361_combout ))))

	.dataa(\cpu|rf|qb[2]~64_combout ),
	.datab(\cpu|rf|qb[3]~361_combout ),
	.datac(\cpu|rf|qb[2]~75_combout ),
	.datad(\cpu|rf|qb[3]~357_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[3]~362_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[3]~362 .lut_mask = 16'hF4A4;
defparam \cpu|rf|qb[3]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y64_N27
dffeas \cpu|rf|register[11][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[3]~65_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y61_N17
dffeas \cpu|rf|register[10][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[3]~65_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y61_N3
dffeas \cpu|rf|register[9][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[3]~65_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y61_N2
cycloneiv_lcell_comb \cpu|rf|qb[3]~346 (
// Equation(s):
// \cpu|rf|qb[3]~346_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|register[9][3]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|rf|register[8][3]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|register[8][3]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[9][3]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[3]~346_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[3]~346 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qb[3]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y61_N16
cycloneiv_lcell_comb \cpu|rf|qb[3]~347 (
// Equation(s):
// \cpu|rf|qb[3]~347_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[3]~346_combout  & (\cpu|rf|register[11][3]~q )) # (!\cpu|rf|qb[3]~346_combout  & ((\cpu|rf|register[10][3]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[3]~346_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[11][3]~q ),
	.datac(\cpu|rf|register[10][3]~q ),
	.datad(\cpu|rf|qb[3]~346_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[3]~347_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[3]~347 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[3]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y58_N10
cycloneiv_lcell_comb \cpu|rf|qb[3]~365 (
// Equation(s):
// \cpu|rf|qb[3]~365_combout  = (\cpu|rf|qb[3]~362_combout  & ((\cpu|rf|qb[3]~364_combout ) # ((!\cpu|rf|qb[2]~64_combout )))) # (!\cpu|rf|qb[3]~362_combout  & (((\cpu|rf|qb[3]~347_combout  & \cpu|rf|qb[2]~64_combout ))))

	.dataa(\cpu|rf|qb[3]~364_combout ),
	.datab(\cpu|rf|qb[3]~362_combout ),
	.datac(\cpu|rf|qb[3]~347_combout ),
	.datad(\cpu|rf|qb[2]~64_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[3]~365_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[3]~365 .lut_mask = 16'hB8CC;
defparam \cpu|rf|qb[3]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y58_N26
cycloneiv_lcell_comb \cpu|rf|qb[3]~720 (
// Equation(s):
// \cpu|rf|qb[3]~720_combout  = (\cpu|rf|qb[3]~365_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(gnd),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|rf|qb[3]~365_combout ),
	.datad(\cpu|rf|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[3]~720_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[3]~720 .lut_mask = 16'hC0F0;
defparam \cpu|rf|qb[3]~720 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y60_N4
cycloneiv_lcell_comb \cpu|rf|qb[4]~721 (
// Equation(s):
// \cpu|rf|qb[4]~721_combout  = (\cpu|rf|qb[4]~265_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(gnd),
	.datab(\cpu|rf|qb[4]~265_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datad(\cpu|rf|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[4]~721_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[4]~721 .lut_mask = 16'hC0CC;
defparam \cpu|rf|qb[4]~721 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y57_N24
cycloneiv_lcell_comb \cpu|rf|qb[5]~722 (
// Equation(s):
// \cpu|rf|qb[5]~722_combout  = (\cpu|rf|qb[5]~245_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(\cpu|rf|qb[5]~245_combout ),
	.datab(gnd),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datad(\cpu|rf|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[5]~722_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[5]~722 .lut_mask = 16'hA0AA;
defparam \cpu|rf|qb[5]~722 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y60_N18
cycloneiv_lcell_comb \cpu|rf|qb[6]~723 (
// Equation(s):
// \cpu|rf|qb[6]~723_combout  = (\cpu|rf|qb[6]~225_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(\cpu|rf|qb[6]~225_combout ),
	.datab(gnd),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datad(\cpu|rf|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[6]~723_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[6]~723 .lut_mask = 16'hA0AA;
defparam \cpu|rf|qb[6]~723 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y39_N1
cycloneiv_io_ibuf \in_port0[7]~input (
	.i(in_port0[7]),
	.ibar(gnd),
	.o(\in_port0[7]~input_o ));
// synopsys translate_off
defparam \in_port0[7]~input .bus_hold = "false";
defparam \in_port0[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X109_Y55_N13
dffeas \dmem|io_input_reg|in_reg0[7] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\in_port0[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg0[7] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg0[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y11_N8
cycloneiv_io_ibuf \in_port1[7]~input (
	.i(in_port1[7]),
	.ibar(gnd),
	.o(\in_port1[7]~input_o ));
// synopsys translate_off
defparam \in_port1[7]~input .bus_hold = "false";
defparam \in_port1[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X106_Y55_N17
dffeas \dmem|io_input_reg|in_reg1[7] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\in_port1[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg1[7] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y55_N16
cycloneiv_lcell_comb \dmem|io_input_reg|io_imput_mux2x32|Selector24~0 (
// Equation(s):
// \dmem|io_input_reg|io_imput_mux2x32|Selector24~0_combout  = (\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout  & ((\dmem|io_input_reg|in_reg0 [7]) # ((\dmem|io_input_reg|in_reg1 [7] & \dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout )))) # 
// (!\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout  & (((\dmem|io_input_reg|in_reg1 [7] & \dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout ))))

	.dataa(\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout ),
	.datab(\dmem|io_input_reg|in_reg0 [7]),
	.datac(\dmem|io_input_reg|in_reg1 [7]),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_imput_mux2x32|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector24~0 .lut_mask = 16'hF888;
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y59_N24
cycloneiv_lcell_comb \cpu|rf|qb[8]~725 (
// Equation(s):
// \cpu|rf|qb[8]~725_combout  = (\cpu|rf|qb[8]~345_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(gnd),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|rf|qb[8]~345_combout ),
	.datad(\cpu|rf|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[8]~725_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[8]~725 .lut_mask = 16'hC0F0;
defparam \cpu|rf|qb[8]~725 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y60_N28
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~19 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~19_combout  = (\cpu|alu_a|y[2]~3_combout  & ((\cpu|alu_a|y[1]~4_combout  & ((\cpu|rf|qb[31]~85_combout ))) # (!\cpu|alu_a|y[1]~4_combout  & (\cpu|al_unit|ShiftRight1~18_combout ))))

	.dataa(\cpu|al_unit|ShiftRight1~18_combout ),
	.datab(\cpu|alu_a|y[1]~4_combout ),
	.datac(\cpu|alu_a|y[2]~3_combout ),
	.datad(\cpu|rf|qb[31]~85_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~19 .lut_mask = 16'hE020;
defparam \cpu|al_unit|ShiftRight1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y62_N28
cycloneiv_lcell_comb \cpu|rf|qb[27]~716 (
// Equation(s):
// \cpu|rf|qb[27]~716_combout  = (\cpu|rf|qb[27]~426_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datab(\cpu|rf|qb[27]~426_combout ),
	.datac(\cpu|rf|Equal1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|qb[27]~716_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[27]~716 .lut_mask = 16'h8C8C;
defparam \cpu|rf|qb[27]~716 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y54_N20
cycloneiv_lcell_comb \cpu|rf|register[13][27]~feeder (
// Equation(s):
// \cpu|rf|register[13][27]~feeder_combout  = \cpu|link|y[27]~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[27]~53_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[13][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[13][27]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[13][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y54_N21
dffeas \cpu|rf|register[13][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[13][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y54_N30
cycloneiv_lcell_comb \cpu|rf|register[15][27]~feeder (
// Equation(s):
// \cpu|rf|register[15][27]~feeder_combout  = \cpu|link|y[27]~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[27]~53_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[15][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[15][27]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[15][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y54_N31
dffeas \cpu|rf|register[15][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[15][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y58_N8
cycloneiv_lcell_comb \cpu|rf|qa[27]~574 (
// Equation(s):
// \cpu|rf|qa[27]~574_combout  = (\cpu|rf|qa[27]~573_combout  & (((\cpu|rf|register[15][27]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21]))) # (!\cpu|rf|qa[27]~573_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|rf|register[13][27]~q )))

	.dataa(\cpu|rf|qa[27]~573_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[13][27]~q ),
	.datad(\cpu|rf|register[15][27]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qa[27]~574_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[27]~574 .lut_mask = 16'hEA62;
defparam \cpu|rf|qa[27]~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y62_N9
dffeas \cpu|rf|register[3][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[27]~53_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y58_N14
cycloneiv_lcell_comb \cpu|rf|register[2][27]~feeder (
// Equation(s):
// \cpu|rf|register[2][27]~feeder_combout  = \cpu|link|y[27]~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[27]~53_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[2][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[2][27]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[2][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y58_N15
dffeas \cpu|rf|register[2][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[2][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y62_N26
cycloneiv_lcell_comb \cpu|rf|register[1][27]~feeder (
// Equation(s):
// \cpu|rf|register[1][27]~feeder_combout  = \cpu|link|y[27]~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[27]~53_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[1][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[1][27]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[1][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y62_N27
dffeas \cpu|rf|register[1][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[1][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y62_N5
dffeas \cpu|rf|register[7][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[27]~53_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y62_N24
cycloneiv_lcell_comb \cpu|rf|register[5][27]~feeder (
// Equation(s):
// \cpu|rf|register[5][27]~feeder_combout  = \cpu|link|y[27]~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[27]~53_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[5][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[5][27]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[5][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y62_N25
dffeas \cpu|rf|register[5][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[5][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y62_N17
dffeas \cpu|rf|register[4][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[27]~53_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y62_N6
cycloneiv_lcell_comb \cpu|rf|qa[27]~568 (
// Equation(s):
// \cpu|rf|qa[27]~568_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[6][27]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|rf|register[4][27]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|rf|register[6][27]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[4][27]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[27]~568_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[27]~568 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qa[27]~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y62_N14
cycloneiv_lcell_comb \cpu|rf|qa[27]~569 (
// Equation(s):
// \cpu|rf|qa[27]~569_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[27]~568_combout  & (\cpu|rf|register[7][27]~q )) # (!\cpu|rf|qa[27]~568_combout  & ((\cpu|rf|register[5][27]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[27]~568_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|register[7][27]~q ),
	.datac(\cpu|rf|register[5][27]~q ),
	.datad(\cpu|rf|qa[27]~568_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[27]~569_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[27]~569 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[27]~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y62_N28
cycloneiv_lcell_comb \cpu|rf|qa[27]~570 (
// Equation(s):
// \cpu|rf|qa[27]~570_combout  = (\cpu|rf|qa[4]~69_combout  & (((\cpu|rf|qa[27]~569_combout ) # (\cpu|rf|qa[4]~66_combout )))) # (!\cpu|rf|qa[4]~69_combout  & (\cpu|rf|register[1][27]~q  & ((!\cpu|rf|qa[4]~66_combout ))))

	.dataa(\cpu|rf|qa[4]~69_combout ),
	.datab(\cpu|rf|register[1][27]~q ),
	.datac(\cpu|rf|qa[27]~569_combout ),
	.datad(\cpu|rf|qa[4]~66_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[27]~570_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[27]~570 .lut_mask = 16'hAAE4;
defparam \cpu|rf|qa[27]~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y58_N8
cycloneiv_lcell_comb \cpu|rf|qa[27]~571 (
// Equation(s):
// \cpu|rf|qa[27]~571_combout  = (\cpu|rf|qa[4]~66_combout  & ((\cpu|rf|qa[27]~570_combout  & (\cpu|rf|register[3][27]~q )) # (!\cpu|rf|qa[27]~570_combout  & ((\cpu|rf|register[2][27]~q ))))) # (!\cpu|rf|qa[4]~66_combout  & (((\cpu|rf|qa[27]~570_combout ))))

	.dataa(\cpu|rf|qa[4]~66_combout ),
	.datab(\cpu|rf|register[3][27]~q ),
	.datac(\cpu|rf|register[2][27]~q ),
	.datad(\cpu|rf|qa[27]~570_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[27]~571_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[27]~571 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[27]~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y61_N21
dffeas \cpu|rf|register[10][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[27]~53_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y64_N11
dffeas \cpu|rf|register[11][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[27]~53_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y61_N15
dffeas \cpu|rf|register[9][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[27]~53_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y64_N20
cycloneiv_lcell_comb \cpu|rf|qa[27]~566 (
// Equation(s):
// \cpu|rf|qa[27]~566_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[9][27]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[8][27]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[9][27]~q ),
	.datac(\cpu|rf|register[8][27]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[27]~566_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[27]~566 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[27]~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y64_N10
cycloneiv_lcell_comb \cpu|rf|qa[27]~567 (
// Equation(s):
// \cpu|rf|qa[27]~567_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[27]~566_combout  & ((\cpu|rf|register[11][27]~q ))) # (!\cpu|rf|qa[27]~566_combout  & (\cpu|rf|register[10][27]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[27]~566_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[10][27]~q ),
	.datac(\cpu|rf|register[11][27]~q ),
	.datad(\cpu|rf|qa[27]~566_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[27]~567_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[27]~567 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[27]~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y58_N22
cycloneiv_lcell_comb \cpu|rf|qa[27]~572 (
// Equation(s):
// \cpu|rf|qa[27]~572_combout  = (\cpu|rf|qa[4]~65_combout  & (((\cpu|rf|qa[4]~62_combout ) # (\cpu|rf|qa[27]~567_combout )))) # (!\cpu|rf|qa[4]~65_combout  & (\cpu|rf|qa[27]~571_combout  & (!\cpu|rf|qa[4]~62_combout )))

	.dataa(\cpu|rf|qa[4]~65_combout ),
	.datab(\cpu|rf|qa[27]~571_combout ),
	.datac(\cpu|rf|qa[4]~62_combout ),
	.datad(\cpu|rf|qa[27]~567_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[27]~572_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[27]~572 .lut_mask = 16'hAEA4;
defparam \cpu|rf|qa[27]~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y62_N19
dffeas \cpu|rf|register[28][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[27]~53_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y63_N1
dffeas \cpu|rf|register[24][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[27]~53_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y62_N21
dffeas \cpu|rf|register[16][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[27]~53_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y63_N0
cycloneiv_lcell_comb \cpu|rf|qa[27]~560 (
// Equation(s):
// \cpu|rf|qa[27]~560_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\imem|irom|altsyncram_component|auto_generated|q_a [24])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[24][27]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[16][27]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[24][27]~q ),
	.datad(\cpu|rf|register[16][27]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qa[27]~560_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[27]~560 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qa[27]~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y58_N4
cycloneiv_lcell_comb \cpu|rf|qa[27]~561 (
// Equation(s):
// \cpu|rf|qa[27]~561_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[27]~560_combout  & ((\cpu|rf|register[28][27]~q ))) # (!\cpu|rf|qa[27]~560_combout  & (\cpu|rf|register[20][27]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[27]~560_combout ))))

	.dataa(\cpu|rf|register[20][27]~q ),
	.datab(\cpu|rf|register[28][27]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|rf|qa[27]~560_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[27]~561_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[27]~561 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qa[27]~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y62_N27
dffeas \cpu|rf|register[30][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[27]~53_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y62_N21
dffeas \cpu|rf|register[18][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[27]~53_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y55_N14
cycloneiv_lcell_comb \cpu|rf|register[26][27]~feeder (
// Equation(s):
// \cpu|rf|register[26][27]~feeder_combout  = \cpu|link|y[27]~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[27]~53_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[26][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[26][27]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[26][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y55_N15
dffeas \cpu|rf|register[26][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[26][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y55_N28
cycloneiv_lcell_comb \cpu|rf|qa[27]~558 (
// Equation(s):
// \cpu|rf|qa[27]~558_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[26][27]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[18][27]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[18][27]~q ),
	.datac(\cpu|rf|register[26][27]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[27]~558_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[27]~558 .lut_mask = 16'hFA44;
defparam \cpu|rf|qa[27]~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y55_N6
cycloneiv_lcell_comb \cpu|rf|qa[27]~559 (
// Equation(s):
// \cpu|rf|qa[27]~559_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[27]~558_combout  & ((\cpu|rf|register[30][27]~q ))) # (!\cpu|rf|qa[27]~558_combout  & (\cpu|rf|register[22][27]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[27]~558_combout ))))

	.dataa(\cpu|rf|register[22][27]~q ),
	.datab(\cpu|rf|register[30][27]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|rf|qa[27]~558_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[27]~559_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[27]~559 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qa[27]~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y58_N30
cycloneiv_lcell_comb \cpu|rf|qa[27]~562 (
// Equation(s):
// \cpu|rf|qa[27]~562_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\imem|irom|altsyncram_component|auto_generated|q_a [21]) # ((\cpu|rf|qa[27]~559_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|qa[27]~561_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|qa[27]~561_combout ),
	.datad(\cpu|rf|qa[27]~559_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[27]~562_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[27]~562 .lut_mask = 16'hBA98;
defparam \cpu|rf|qa[27]~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y64_N20
cycloneiv_lcell_comb \cpu|rf|register[25][27]~feeder (
// Equation(s):
// \cpu|rf|register[25][27]~feeder_combout  = \cpu|link|y[27]~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[27]~53_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[25][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[25][27]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[25][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y64_N21
dffeas \cpu|rf|register[25][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[25][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y63_N14
cycloneiv_lcell_comb \cpu|rf|register[17][27]~feeder (
// Equation(s):
// \cpu|rf|register[17][27]~feeder_combout  = \cpu|link|y[27]~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[27]~53_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[17][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[17][27]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[17][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y63_N15
dffeas \cpu|rf|register[17][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[17][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y64_N28
cycloneiv_lcell_comb \cpu|rf|qa[27]~556 (
// Equation(s):
// \cpu|rf|qa[27]~556_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[21][27]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[17][27]~q )))))

	.dataa(\cpu|rf|register[21][27]~q ),
	.datab(\cpu|rf|register[17][27]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[27]~556_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[27]~556 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qa[27]~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y64_N18
cycloneiv_lcell_comb \cpu|rf|qa[27]~557 (
// Equation(s):
// \cpu|rf|qa[27]~557_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[27]~556_combout  & (\cpu|rf|register[29][27]~q )) # (!\cpu|rf|qa[27]~556_combout  & ((\cpu|rf|register[25][27]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[27]~556_combout ))))

	.dataa(\cpu|rf|register[29][27]~q ),
	.datab(\cpu|rf|register[25][27]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|rf|qa[27]~556_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[27]~557_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[27]~557 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qa[27]~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y58_N16
cycloneiv_lcell_comb \cpu|rf|qa[27]~565 (
// Equation(s):
// \cpu|rf|qa[27]~565_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[27]~562_combout  & (\cpu|rf|qa[27]~564_combout )) # (!\cpu|rf|qa[27]~562_combout  & ((\cpu|rf|qa[27]~557_combout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[27]~562_combout ))))

	.dataa(\cpu|rf|qa[27]~564_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|qa[27]~562_combout ),
	.datad(\cpu|rf|qa[27]~557_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[27]~565_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[27]~565 .lut_mask = 16'hBCB0;
defparam \cpu|rf|qa[27]~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y58_N12
cycloneiv_lcell_comb \cpu|rf|qa[27]~575 (
// Equation(s):
// \cpu|rf|qa[27]~575_combout  = (\cpu|rf|qa[4]~62_combout  & ((\cpu|rf|qa[27]~572_combout  & (\cpu|rf|qa[27]~574_combout )) # (!\cpu|rf|qa[27]~572_combout  & ((\cpu|rf|qa[27]~565_combout ))))) # (!\cpu|rf|qa[4]~62_combout  & (((\cpu|rf|qa[27]~572_combout 
// ))))

	.dataa(\cpu|rf|qa[4]~62_combout ),
	.datab(\cpu|rf|qa[27]~574_combout ),
	.datac(\cpu|rf|qa[27]~572_combout ),
	.datad(\cpu|rf|qa[27]~565_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[27]~575_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[27]~575 .lut_mask = 16'hDAD0;
defparam \cpu|rf|qa[27]~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y58_N10
cycloneiv_lcell_comb \cpu|alu_a|y[27]~28 (
// Equation(s):
// \cpu|alu_a|y[27]~28_combout  = (\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[27]~575_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|alu_a|y[0]~0_combout ),
	.datad(\cpu|rf|qa[27]~575_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[27]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[27]~28 .lut_mask = 16'hF000;
defparam \cpu|alu_a|y[27]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y54_N0
cycloneiv_lcell_comb \cpu|al_unit|s~46 (
// Equation(s):
// \cpu|al_unit|s~46_combout  = (\cpu|al_unit|ShiftRight0~6_combout ) # ((\cpu|alu_a|y[27]~28_combout ) # ((!\cpu|cu|aluimm~2_combout  & \cpu|rf|qb[27]~716_combout )))

	.dataa(\cpu|cu|aluimm~2_combout ),
	.datab(\cpu|al_unit|ShiftRight0~6_combout ),
	.datac(\cpu|rf|qb[27]~716_combout ),
	.datad(\cpu|alu_a|y[27]~28_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~46 .lut_mask = 16'hFFDC;
defparam \cpu|al_unit|s~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y54_N14
cycloneiv_lcell_comb \cpu|al_unit|s~44 (
// Equation(s):
// \cpu|al_unit|s~44_combout  = \cpu|alu_a|y[27]~28_combout  $ (((\cpu|al_unit|ShiftRight0~6_combout ) # ((!\cpu|cu|aluimm~2_combout  & \cpu|rf|qb[27]~716_combout ))))

	.dataa(\cpu|cu|aluimm~2_combout ),
	.datab(\cpu|al_unit|ShiftRight0~6_combout ),
	.datac(\cpu|rf|qb[27]~716_combout ),
	.datad(\cpu|alu_a|y[27]~28_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~44 .lut_mask = 16'h23DC;
defparam \cpu|al_unit|s~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y61_N28
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~31 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~31_combout  = (\cpu|alu_a|y[1]~4_combout  & ((\cpu|alu_b|y[13]~3_combout ))) # (!\cpu|alu_a|y[1]~4_combout  & (\cpu|alu_b|y[11]~10_combout ))

	.dataa(\cpu|alu_a|y[1]~4_combout ),
	.datab(gnd),
	.datac(\cpu|alu_b|y[11]~10_combout ),
	.datad(\cpu|alu_b|y[13]~3_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~31 .lut_mask = 16'hFA50;
defparam \cpu|al_unit|ShiftRight1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y61_N18
cycloneiv_lcell_comb \cpu|alu_b|y[10]~12 (
// Equation(s):
// \cpu|alu_b|y[10]~12_combout  = (\cpu|cu|aluimm~2_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [10])) # (!\cpu|cu|aluimm~2_combout  & (((!\cpu|rf|Equal1~1_combout  & \cpu|rf|qb[10]~325_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [10]),
	.datab(\cpu|rf|Equal1~1_combout ),
	.datac(\cpu|cu|aluimm~2_combout ),
	.datad(\cpu|rf|qb[10]~325_combout ),
	.cin(gnd),
	.combout(\cpu|alu_b|y[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_b|y[10]~12 .lut_mask = 16'hA3A0;
defparam \cpu|alu_b|y[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y61_N6
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~41 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~41_combout  = (\cpu|alu_a|y[1]~4_combout  & ((\cpu|alu_b|y[12]~5_combout ))) # (!\cpu|alu_a|y[1]~4_combout  & (\cpu|alu_b|y[10]~12_combout ))

	.dataa(\cpu|alu_a|y[1]~4_combout ),
	.datab(\cpu|alu_b|y[10]~12_combout ),
	.datac(gnd),
	.datad(\cpu|alu_b|y[12]~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~41 .lut_mask = 16'hEE44;
defparam \cpu|al_unit|ShiftRight0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y61_N30
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~32 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~32_combout  = (\cpu|alu_a|y[0]~1_combout  & (\cpu|al_unit|ShiftRight1~31_combout )) # (!\cpu|alu_a|y[0]~1_combout  & ((\cpu|al_unit|ShiftRight0~41_combout )))

	.dataa(gnd),
	.datab(\cpu|al_unit|ShiftRight1~31_combout ),
	.datac(\cpu|alu_a|y[0]~1_combout ),
	.datad(\cpu|al_unit|ShiftRight0~41_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~32 .lut_mask = 16'hCFC0;
defparam \cpu|al_unit|ShiftRight1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N28
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~52 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~52_combout  = (\cpu|alu_a|y[2]~3_combout  & ((\cpu|al_unit|ShiftRight1~30_combout ))) # (!\cpu|alu_a|y[2]~3_combout  & (\cpu|al_unit|ShiftRight1~32_combout ))

	.dataa(gnd),
	.datab(\cpu|alu_a|y[2]~3_combout ),
	.datac(\cpu|al_unit|ShiftRight1~32_combout ),
	.datad(\cpu|al_unit|ShiftRight1~30_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~52 .lut_mask = 16'hFC30;
defparam \cpu|al_unit|ShiftRight0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y61_N14
cycloneiv_lcell_comb \cpu|al_unit|Mux21~0 (
// Equation(s):
// \cpu|al_unit|Mux21~0_combout  = (\cpu|al_unit|Mux29~16_combout  & ((\cpu|alu_a|y[3]~5_combout  & (\cpu|al_unit|ShiftRight0~89_combout )) # (!\cpu|alu_a|y[3]~5_combout  & ((\cpu|al_unit|ShiftRight0~52_combout )))))

	.dataa(\cpu|al_unit|ShiftRight0~89_combout ),
	.datab(\cpu|al_unit|ShiftRight0~52_combout ),
	.datac(\cpu|alu_a|y[3]~5_combout ),
	.datad(\cpu|al_unit|Mux29~16_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux21~0 .lut_mask = 16'hAC00;
defparam \cpu|al_unit|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y59_N14
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~34 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~34_combout  = (\cpu|alu_a|y[0]~1_combout  & ((\cpu|rf|qb[29]~526_combout ))) # (!\cpu|alu_a|y[0]~1_combout  & (\cpu|rf|qb[28]~546_combout ))

	.dataa(gnd),
	.datab(\cpu|alu_a|y[0]~1_combout ),
	.datac(\cpu|rf|qb[28]~546_combout ),
	.datad(\cpu|rf|qb[29]~526_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~34 .lut_mask = 16'hFC30;
defparam \cpu|al_unit|ShiftRight1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y59_N4
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~17 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~17_combout  = (\cpu|alu_a|y[0]~1_combout  & ((\cpu|rf|qb[27]~426_combout ))) # (!\cpu|alu_a|y[0]~1_combout  & (\cpu|rf|qb[26]~446_combout ))

	.dataa(\cpu|rf|qb[26]~446_combout ),
	.datab(gnd),
	.datac(\cpu|rf|qb[27]~426_combout ),
	.datad(\cpu|alu_a|y[0]~1_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~17 .lut_mask = 16'hF0AA;
defparam \cpu|al_unit|ShiftRight0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y59_N24
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~35 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~35_combout  = (\cpu|alu_a|y[1]~4_combout  & (\cpu|al_unit|ShiftRight1~34_combout )) # (!\cpu|alu_a|y[1]~4_combout  & ((\cpu|al_unit|ShiftRight0~17_combout )))

	.dataa(gnd),
	.datab(\cpu|alu_a|y[1]~4_combout ),
	.datac(\cpu|al_unit|ShiftRight1~34_combout ),
	.datad(\cpu|al_unit|ShiftRight0~17_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~35 .lut_mask = 16'hF3C0;
defparam \cpu|al_unit|ShiftRight1~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y60_N28
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~40 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~40_combout  = (\cpu|alu_a|y[2]~3_combout  & (\cpu|al_unit|ShiftRight1~39_combout )) # (!\cpu|alu_a|y[2]~3_combout  & ((\cpu|al_unit|ShiftRight1~35_combout )))

	.dataa(\cpu|al_unit|ShiftRight1~39_combout ),
	.datab(gnd),
	.datac(\cpu|al_unit|ShiftRight1~35_combout ),
	.datad(\cpu|alu_a|y[2]~3_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~40 .lut_mask = 16'hAAF0;
defparam \cpu|al_unit|ShiftRight1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y59_N24
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~79 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~79_combout  = (\cpu|al_unit|ShiftLeft0~18_combout  & ((\cpu|alu_a|y[3]~5_combout  & ((\cpu|rf|qb[31]~85_combout ))) # (!\cpu|alu_a|y[3]~5_combout  & (\cpu|al_unit|ShiftRight1~40_combout ))))

	.dataa(\cpu|alu_a|y[3]~5_combout ),
	.datab(\cpu|al_unit|ShiftRight1~40_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datad(\cpu|rf|qb[31]~85_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~79_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~79 .lut_mask = 16'hE040;
defparam \cpu|al_unit|ShiftRight1~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y59_N2
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~68 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~68_combout  = (\cpu|al_unit|ShiftRight0~6_combout ) # (\cpu|al_unit|ShiftRight1~79_combout )

	.dataa(gnd),
	.datab(\cpu|al_unit|ShiftRight0~6_combout ),
	.datac(gnd),
	.datad(\cpu|al_unit|ShiftRight1~79_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~68_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~68 .lut_mask = 16'hFFCC;
defparam \cpu|al_unit|ShiftRight1~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y55_N29
dffeas \cpu|rf|register[9][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[10]~13_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y58_N15
dffeas \cpu|rf|register[11][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[10]~13_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y57_N3
dffeas \cpu|rf|register[8][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[10]~13_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y57_N2
cycloneiv_lcell_comb \cpu|rf|qa[10]~156 (
// Equation(s):
// \cpu|rf|qa[10]~156_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[10][10]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|rf|register[8][10]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|rf|register[10][10]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[8][10]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[10]~156_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[10]~156 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qa[10]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y58_N14
cycloneiv_lcell_comb \cpu|rf|qa[10]~157 (
// Equation(s):
// \cpu|rf|qa[10]~157_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[10]~156_combout  & ((\cpu|rf|register[11][10]~q ))) # (!\cpu|rf|qa[10]~156_combout  & (\cpu|rf|register[9][10]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[10]~156_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|register[9][10]~q ),
	.datac(\cpu|rf|register[11][10]~q ),
	.datad(\cpu|rf|qa[10]~156_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[10]~157_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[10]~157 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[10]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y60_N7
dffeas \cpu|rf|register[1][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[10]~13_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y60_N6
cycloneiv_lcell_comb \cpu|rf|qa[10]~170 (
// Equation(s):
// \cpu|rf|qa[10]~170_combout  = (\cpu|rf|qa[4]~69_combout  & (((\cpu|rf|qa[4]~66_combout )))) # (!\cpu|rf|qa[4]~69_combout  & ((\cpu|rf|qa[4]~66_combout  & (\cpu|rf|register[2][10]~q )) # (!\cpu|rf|qa[4]~66_combout  & ((\cpu|rf|register[1][10]~q )))))

	.dataa(\cpu|rf|register[2][10]~q ),
	.datab(\cpu|rf|qa[4]~69_combout ),
	.datac(\cpu|rf|register[1][10]~q ),
	.datad(\cpu|rf|qa[4]~66_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[10]~170_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[10]~170 .lut_mask = 16'hEE30;
defparam \cpu|rf|qa[10]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y59_N3
dffeas \cpu|rf|register[3][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[10]~13_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y56_N23
dffeas \cpu|rf|register[7][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[10]~13_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y56_N23
dffeas \cpu|rf|register[4][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[10]~13_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y56_N22
cycloneiv_lcell_comb \cpu|rf|qa[10]~168 (
// Equation(s):
// \cpu|rf|qa[10]~168_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[5][10]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (((\cpu|rf|register[4][10]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|register[5][10]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[4][10]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[10]~168_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[10]~168 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qa[10]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y56_N22
cycloneiv_lcell_comb \cpu|rf|qa[10]~169 (
// Equation(s):
// \cpu|rf|qa[10]~169_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[10]~168_combout  & ((\cpu|rf|register[7][10]~q ))) # (!\cpu|rf|qa[10]~168_combout  & (\cpu|rf|register[6][10]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[10]~168_combout ))))

	.dataa(\cpu|rf|register[6][10]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[7][10]~q ),
	.datad(\cpu|rf|qa[10]~168_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[10]~169_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[10]~169 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[10]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y59_N2
cycloneiv_lcell_comb \cpu|rf|qa[10]~171 (
// Equation(s):
// \cpu|rf|qa[10]~171_combout  = (\cpu|rf|qa[4]~69_combout  & ((\cpu|rf|qa[10]~170_combout  & (\cpu|rf|register[3][10]~q )) # (!\cpu|rf|qa[10]~170_combout  & ((\cpu|rf|qa[10]~169_combout ))))) # (!\cpu|rf|qa[4]~69_combout  & (\cpu|rf|qa[10]~170_combout ))

	.dataa(\cpu|rf|qa[4]~69_combout ),
	.datab(\cpu|rf|qa[10]~170_combout ),
	.datac(\cpu|rf|register[3][10]~q ),
	.datad(\cpu|rf|qa[10]~169_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[10]~171_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[10]~171 .lut_mask = 16'hE6C4;
defparam \cpu|rf|qa[10]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y63_N9
dffeas \cpu|rf|register[27][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[10]~13_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y65_N23
dffeas \cpu|rf|register[31][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[10]~13_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y65_N29
dffeas \cpu|rf|register[19][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[10]~13_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y63_N27
dffeas \cpu|rf|register[23][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[10]~13_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y65_N28
cycloneiv_lcell_comb \cpu|rf|qa[10]~165 (
// Equation(s):
// \cpu|rf|qa[10]~165_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\imem|irom|altsyncram_component|auto_generated|q_a [23])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[23][10]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[19][10]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[19][10]~q ),
	.datad(\cpu|rf|register[23][10]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qa[10]~165_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[10]~165 .lut_mask = 16'hDC98;
defparam \cpu|rf|qa[10]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y65_N22
cycloneiv_lcell_comb \cpu|rf|qa[10]~166 (
// Equation(s):
// \cpu|rf|qa[10]~166_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[10]~165_combout  & ((\cpu|rf|register[31][10]~q ))) # (!\cpu|rf|qa[10]~165_combout  & (\cpu|rf|register[27][10]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[10]~165_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[27][10]~q ),
	.datac(\cpu|rf|register[31][10]~q ),
	.datad(\cpu|rf|qa[10]~165_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[10]~166_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[10]~166 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[10]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y61_N11
dffeas \cpu|rf|register[29][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[10]~13_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y61_N29
dffeas \cpu|rf|register[17][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[10]~13_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y58_N25
dffeas \cpu|rf|register[21][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[10]~13_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y61_N28
cycloneiv_lcell_comb \cpu|rf|qa[10]~160 (
// Equation(s):
// \cpu|rf|qa[10]~160_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\imem|irom|altsyncram_component|auto_generated|q_a [24]) # ((\cpu|rf|register[21][10]~q )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[17][10]~q )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[17][10]~q ),
	.datad(\cpu|rf|register[21][10]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qa[10]~160_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[10]~160 .lut_mask = 16'hBA98;
defparam \cpu|rf|qa[10]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y61_N10
cycloneiv_lcell_comb \cpu|rf|qa[10]~161 (
// Equation(s):
// \cpu|rf|qa[10]~161_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[10]~160_combout  & ((\cpu|rf|register[29][10]~q ))) # (!\cpu|rf|qa[10]~160_combout  & (\cpu|rf|register[25][10]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[10]~160_combout ))))

	.dataa(\cpu|rf|register[25][10]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[29][10]~q ),
	.datad(\cpu|rf|qa[10]~160_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[10]~161_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[10]~161 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[10]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y55_N14
cycloneiv_lcell_comb \cpu|rf|register[20][10]~feeder (
// Equation(s):
// \cpu|rf|register[20][10]~feeder_combout  = \cpu|link|y[10]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[10]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[20][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[20][10]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[20][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y55_N15
dffeas \cpu|rf|register[20][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[20][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y56_N1
dffeas \cpu|rf|register[28][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[10]~13_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y64_N15
dffeas \cpu|rf|register[16][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[10]~13_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y64_N14
cycloneiv_lcell_comb \cpu|rf|qa[10]~162 (
// Equation(s):
// \cpu|rf|qa[10]~162_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[24][10]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (((\cpu|rf|register[16][10]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|rf|register[24][10]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[16][10]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[10]~162_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[10]~162 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qa[10]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y56_N0
cycloneiv_lcell_comb \cpu|rf|qa[10]~163 (
// Equation(s):
// \cpu|rf|qa[10]~163_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[10]~162_combout  & ((\cpu|rf|register[28][10]~q ))) # (!\cpu|rf|qa[10]~162_combout  & (\cpu|rf|register[20][10]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[10]~162_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[20][10]~q ),
	.datac(\cpu|rf|register[28][10]~q ),
	.datad(\cpu|rf|qa[10]~162_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[10]~163_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[10]~163 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[10]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y58_N0
cycloneiv_lcell_comb \cpu|rf|qa[10]~164 (
// Equation(s):
// \cpu|rf|qa[10]~164_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\imem|irom|altsyncram_component|auto_generated|q_a [21])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|qa[10]~161_combout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[10]~163_combout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|qa[10]~161_combout ),
	.datad(\cpu|rf|qa[10]~163_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[10]~164_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[10]~164 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qa[10]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y58_N6
cycloneiv_lcell_comb \cpu|rf|qa[10]~167 (
// Equation(s):
// \cpu|rf|qa[10]~167_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[10]~164_combout  & ((\cpu|rf|qa[10]~166_combout ))) # (!\cpu|rf|qa[10]~164_combout  & (\cpu|rf|qa[10]~159_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[10]~164_combout ))))

	.dataa(\cpu|rf|qa[10]~159_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|qa[10]~166_combout ),
	.datad(\cpu|rf|qa[10]~164_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[10]~167_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[10]~167 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[10]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y58_N4
cycloneiv_lcell_comb \cpu|rf|qa[10]~172 (
// Equation(s):
// \cpu|rf|qa[10]~172_combout  = (\cpu|rf|qa[4]~65_combout  & (\cpu|rf|qa[4]~62_combout )) # (!\cpu|rf|qa[4]~65_combout  & ((\cpu|rf|qa[4]~62_combout  & ((\cpu|rf|qa[10]~167_combout ))) # (!\cpu|rf|qa[4]~62_combout  & (\cpu|rf|qa[10]~171_combout ))))

	.dataa(\cpu|rf|qa[4]~65_combout ),
	.datab(\cpu|rf|qa[4]~62_combout ),
	.datac(\cpu|rf|qa[10]~171_combout ),
	.datad(\cpu|rf|qa[10]~167_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[10]~172_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[10]~172 .lut_mask = 16'hDC98;
defparam \cpu|rf|qa[10]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y58_N12
cycloneiv_lcell_comb \cpu|rf|qa[10]~175 (
// Equation(s):
// \cpu|rf|qa[10]~175_combout  = (\cpu|rf|qa[10]~172_combout  & ((\cpu|rf|qa[10]~174_combout ) # ((!\cpu|rf|qa[4]~65_combout )))) # (!\cpu|rf|qa[10]~172_combout  & (((\cpu|rf|qa[10]~157_combout  & \cpu|rf|qa[4]~65_combout ))))

	.dataa(\cpu|rf|qa[10]~174_combout ),
	.datab(\cpu|rf|qa[10]~157_combout ),
	.datac(\cpu|rf|qa[10]~172_combout ),
	.datad(\cpu|rf|qa[4]~65_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[10]~175_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[10]~175 .lut_mask = 16'hACF0;
defparam \cpu|rf|qa[10]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y61_N28
cycloneiv_lcell_comb \cpu|al_unit|s~21 (
// Equation(s):
// \cpu|al_unit|s~21_combout  = (\cpu|alu_b|y[10]~12_combout ) # ((\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[10]~175_combout ))

	.dataa(gnd),
	.datab(\cpu|alu_a|y[0]~0_combout ),
	.datac(\cpu|alu_b|y[10]~12_combout ),
	.datad(\cpu|rf|qa[10]~175_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~21 .lut_mask = 16'hFCF0;
defparam \cpu|al_unit|s~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y61_N10
cycloneiv_lcell_comb \cpu|al_unit|Mux21~6 (
// Equation(s):
// \cpu|al_unit|Mux21~6_combout  = (\cpu|al_unit|Mux21~5_combout  & (((\cpu|al_unit|s~21_combout )) # (!\cpu|al_unit|Mux29~12_combout ))) # (!\cpu|al_unit|Mux21~5_combout  & (\cpu|al_unit|Mux29~12_combout  & (\cpu|al_unit|ShiftRight1~68_combout )))

	.dataa(\cpu|al_unit|Mux21~5_combout ),
	.datab(\cpu|al_unit|Mux29~12_combout ),
	.datac(\cpu|al_unit|ShiftRight1~68_combout ),
	.datad(\cpu|al_unit|s~21_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux21~6 .lut_mask = 16'hEA62;
defparam \cpu|al_unit|Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y61_N24
cycloneiv_lcell_comb \cpu|al_unit|Mux21~7 (
// Equation(s):
// \cpu|al_unit|Mux21~7_combout  = (\cpu|al_unit|Mux21~0_combout ) # ((!\cpu|al_unit|Mux29~16_combout  & \cpu|al_unit|Mux21~6_combout ))

	.dataa(\cpu|al_unit|Mux29~16_combout ),
	.datab(gnd),
	.datac(\cpu|al_unit|Mux21~0_combout ),
	.datad(\cpu|al_unit|Mux21~6_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux21~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux21~7 .lut_mask = 16'hF5F0;
defparam \cpu|al_unit|Mux21~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y55_N26
cycloneiv_lcell_comb \cpu|link|y[10]~12 (
// Equation(s):
// \cpu|link|y[10]~12_combout  = (\cpu|pcplus4|p4[10]~16_combout  & ((\cpu|cu|jal~0_combout ) # ((\cpu|link|y[5]~0_combout  & \cpu|al_unit|Mux21~7_combout )))) # (!\cpu|pcplus4|p4[10]~16_combout  & (\cpu|link|y[5]~0_combout  & (\cpu|al_unit|Mux21~7_combout 
// )))

	.dataa(\cpu|pcplus4|p4[10]~16_combout ),
	.datab(\cpu|link|y[5]~0_combout ),
	.datac(\cpu|al_unit|Mux21~7_combout ),
	.datad(\cpu|cu|jal~0_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[10]~12 .lut_mask = 16'hEAC0;
defparam \cpu|link|y[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y56_N16
cycloneiv_lcell_comb \cpu|rf|qb[11]~728 (
// Equation(s):
// \cpu|rf|qb[11]~728_combout  = (\cpu|rf|qb[11]~285_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(\cpu|rf|qb[11]~285_combout ),
	.datab(gnd),
	.datac(\cpu|rf|Equal1~0_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|rf|qb[11]~728_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[11]~728 .lut_mask = 16'hAA0A;
defparam \cpu|rf|qb[11]~728 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y59_N8
cycloneiv_lcell_comb \cpu|rf|qb[12]~729 (
// Equation(s):
// \cpu|rf|qb[12]~729_combout  = (\cpu|rf|qb[12]~185_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(\cpu|rf|qb[12]~185_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datac(gnd),
	.datad(\cpu|rf|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[12]~729_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[12]~729 .lut_mask = 16'h88AA;
defparam \cpu|rf|qb[12]~729 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y62_N20
cycloneiv_lcell_comb \cpu|rf|qb[13]~730 (
// Equation(s):
// \cpu|rf|qb[13]~730_combout  = (\cpu|rf|qb[13]~145_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(\cpu|rf|qb[13]~145_combout ),
	.datab(gnd),
	.datac(\cpu|rf|Equal1~0_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|rf|qb[13]~730_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[13]~730 .lut_mask = 16'hAA0A;
defparam \cpu|rf|qb[13]~730 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y60_N0
cycloneiv_ram_block \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\dmem|write_data_enable~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\dmem|dmem_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\cpu|rf|qb[13]~730_combout ,\cpu|rf|qb[12]~729_combout ,\cpu|rf|qb[11]~728_combout ,\cpu|rf|qb[10]~727_combout ,\cpu|rf|qb[9]~726_combout ,\cpu|rf|qb[8]~725_combout ,\cpu|rf|qb[7]~724_combout ,\cpu|rf|qb[6]~723_combout ,\cpu|rf|qb[5]~722_combout ,
\cpu|rf|qb[4]~721_combout ,\cpu|rf|qb[3]~720_combout ,\cpu|rf|qb[2]~719_combout ,\cpu|rf|qb[1]~718_combout ,\cpu|rf|qb[0]~386_combout }),
	.portaaddr({\cpu|al_unit|Mux25~9_combout ,\cpu|al_unit|Mux26~9_combout ,\cpu|al_unit|Mux27~9_combout ,\cpu|al_unit|Mux28~8_combout ,\cpu|al_unit|Mux29~17_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dmem|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_f6g1:auto_generated|ALTSYNCRAM";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X117_Y28_N8
cycloneiv_io_ibuf \in_port0[10]~input (
	.i(in_port0[10]),
	.ibar(gnd),
	.o(\in_port0[10]~input_o ));
// synopsys translate_off
defparam \in_port0[10]~input .bus_hold = "false";
defparam \in_port0[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X109_Y55_N5
dffeas \dmem|io_input_reg|in_reg0[10] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\in_port0[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg0 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg0[10] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg0[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X104_Y0_N1
cycloneiv_io_ibuf \in_port1[10]~input (
	.i(in_port1[10]),
	.ibar(gnd),
	.o(\in_port1[10]~input_o ));
// synopsys translate_off
defparam \in_port1[10]~input .bus_hold = "false";
defparam \in_port1[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X102_Y55_N21
dffeas \dmem|io_input_reg|in_reg1[10] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\in_port1[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg1[10] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y55_N20
cycloneiv_lcell_comb \dmem|io_input_reg|io_imput_mux2x32|Selector21~0 (
// Equation(s):
// \dmem|io_input_reg|io_imput_mux2x32|Selector21~0_combout  = (\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout  & ((\dmem|io_input_reg|in_reg1 [10]) # ((\dmem|io_input_reg|in_reg0 [10] & \dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout )))) # 
// (!\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout  & (\dmem|io_input_reg|in_reg0 [10] & ((\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout ))))

	.dataa(\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout ),
	.datab(\dmem|io_input_reg|in_reg0 [10]),
	.datac(\dmem|io_input_reg|in_reg1 [10]),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_imput_mux2x32|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector21~0 .lut_mask = 16'hECA0;
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y55_N12
cycloneiv_lcell_comb \dmem|io_data_mux|y[10]~10 (
// Equation(s):
// \dmem|io_data_mux|y[10]~10_combout  = (\cpu|al_unit|Mux24~8_combout  & ((\dmem|io_input_reg|io_imput_mux2x32|Selector21~0_combout ))) # (!\cpu|al_unit|Mux24~8_combout  & (\dmem|dram|altsyncram_component|auto_generated|q_a [10]))

	.dataa(gnd),
	.datab(\cpu|al_unit|Mux24~8_combout ),
	.datac(\dmem|dram|altsyncram_component|auto_generated|q_a [10]),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Selector21~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[10]~10 .lut_mask = 16'hFC30;
defparam \dmem|io_data_mux|y[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y55_N4
cycloneiv_lcell_comb \cpu|link|y[10]~13 (
// Equation(s):
// \cpu|link|y[10]~13_combout  = (\cpu|link|y[10]~12_combout ) # ((\cpu|link|y[5]~2_combout  & \dmem|io_data_mux|y[10]~10_combout ))

	.dataa(\cpu|link|y[5]~2_combout ),
	.datab(gnd),
	.datac(\cpu|link|y[10]~12_combout ),
	.datad(\dmem|io_data_mux|y[10]~10_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[10]~13 .lut_mask = 16'hFAF0;
defparam \cpu|link|y[10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y60_N27
dffeas \cpu|rf|register[30][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[10]~13_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y55_N25
dffeas \cpu|rf|register[22][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[10]~13_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y55_N7
dffeas \cpu|rf|register[26][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[10]~13_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y60_N25
dffeas \cpu|rf|register[18][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[10]~13_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y55_N6
cycloneiv_lcell_comb \cpu|rf|qb[10]~306 (
// Equation(s):
// \cpu|rf|qb[10]~306_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\imem|irom|altsyncram_component|auto_generated|q_a [19])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[26][10]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[18][10]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[26][10]~q ),
	.datad(\cpu|rf|register[18][10]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[10]~306_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[10]~306 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qb[10]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y55_N24
cycloneiv_lcell_comb \cpu|rf|qb[10]~307 (
// Equation(s):
// \cpu|rf|qb[10]~307_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[10]~306_combout  & (\cpu|rf|register[30][10]~q )) # (!\cpu|rf|qb[10]~306_combout  & ((\cpu|rf|register[22][10]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[10]~306_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[30][10]~q ),
	.datac(\cpu|rf|register[22][10]~q ),
	.datad(\cpu|rf|qb[10]~306_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[10]~307_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[10]~307 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[10]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y64_N25
dffeas \cpu|rf|register[24][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[10]~13_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y64_N24
cycloneiv_lcell_comb \cpu|rf|qb[10]~310 (
// Equation(s):
// \cpu|rf|qb[10]~310_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[24][10]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[16][10]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[16][10]~q ),
	.datac(\cpu|rf|register[24][10]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[10]~310_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[10]~310 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[10]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y55_N8
cycloneiv_lcell_comb \cpu|rf|qb[10]~311 (
// Equation(s):
// \cpu|rf|qb[10]~311_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[10]~310_combout  & ((\cpu|rf|register[28][10]~q ))) # (!\cpu|rf|qb[10]~310_combout  & (\cpu|rf|register[20][10]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[10]~310_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[20][10]~q ),
	.datac(\cpu|rf|register[28][10]~q ),
	.datad(\cpu|rf|qb[10]~310_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[10]~311_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[10]~311 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[10]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y58_N7
dffeas \cpu|rf|register[25][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[10]~13_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y58_N24
cycloneiv_lcell_comb \cpu|rf|qb[10]~308 (
// Equation(s):
// \cpu|rf|qb[10]~308_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\imem|irom|altsyncram_component|auto_generated|q_a [18])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[21][10]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[17][10]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[21][10]~q ),
	.datad(\cpu|rf|register[17][10]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[10]~308_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[10]~308 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qb[10]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y58_N6
cycloneiv_lcell_comb \cpu|rf|qb[10]~309 (
// Equation(s):
// \cpu|rf|qb[10]~309_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[10]~308_combout  & (\cpu|rf|register[29][10]~q )) # (!\cpu|rf|qb[10]~308_combout  & ((\cpu|rf|register[25][10]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[10]~308_combout ))))

	.dataa(\cpu|rf|register[29][10]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[25][10]~q ),
	.datad(\cpu|rf|qb[10]~308_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[10]~309_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[10]~309 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[10]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y55_N6
cycloneiv_lcell_comb \cpu|rf|qb[10]~312 (
// Equation(s):
// \cpu|rf|qb[10]~312_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\imem|irom|altsyncram_component|auto_generated|q_a [17]) # ((\cpu|rf|qb[10]~309_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[10]~311_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|qb[10]~311_combout ),
	.datad(\cpu|rf|qb[10]~309_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[10]~312_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[10]~312 .lut_mask = 16'hBA98;
defparam \cpu|rf|qb[10]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y61_N22
cycloneiv_lcell_comb \cpu|rf|qb[10]~315 (
// Equation(s):
// \cpu|rf|qb[10]~315_combout  = (\cpu|rf|qb[10]~312_combout  & ((\cpu|rf|qb[10]~314_combout ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\cpu|rf|qb[10]~312_combout  & (((\cpu|rf|qb[10]~307_combout  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|qb[10]~314_combout ),
	.datab(\cpu|rf|qb[10]~307_combout ),
	.datac(\cpu|rf|qb[10]~312_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[10]~315_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[10]~315 .lut_mask = 16'hACF0;
defparam \cpu|rf|qb[10]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y61_N13
dffeas \cpu|rf|register[10][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[10]~13_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][10] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y61_N12
cycloneiv_lcell_comb \cpu|rf|qb[10]~316 (
// Equation(s):
// \cpu|rf|qb[10]~316_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[10][10]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[8][10]~q ))))

	.dataa(\cpu|rf|register[8][10]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[10][10]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[10]~316_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[10]~316 .lut_mask = 16'hFC22;
defparam \cpu|rf|qb[10]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y61_N0
cycloneiv_lcell_comb \cpu|rf|qb[10]~317 (
// Equation(s):
// \cpu|rf|qb[10]~317_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[10]~316_combout  & (\cpu|rf|register[11][10]~q )) # (!\cpu|rf|qb[10]~316_combout  & ((\cpu|rf|register[9][10]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[10]~316_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|register[11][10]~q ),
	.datac(\cpu|rf|register[9][10]~q ),
	.datad(\cpu|rf|qb[10]~316_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[10]~317_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[10]~317 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[10]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y59_N28
cycloneiv_lcell_comb \cpu|rf|qb[10]~322 (
// Equation(s):
// \cpu|rf|qb[10]~322_combout  = (\cpu|rf|qb[2]~64_combout  & (((\cpu|rf|qb[10]~317_combout ) # (\cpu|rf|qb[2]~75_combout )))) # (!\cpu|rf|qb[2]~64_combout  & (\cpu|rf|qb[10]~321_combout  & ((!\cpu|rf|qb[2]~75_combout ))))

	.dataa(\cpu|rf|qb[10]~321_combout ),
	.datab(\cpu|rf|qb[2]~64_combout ),
	.datac(\cpu|rf|qb[10]~317_combout ),
	.datad(\cpu|rf|qb[2]~75_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[10]~322_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[10]~322 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qb[10]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y61_N24
cycloneiv_lcell_comb \cpu|rf|qb[10]~325 (
// Equation(s):
// \cpu|rf|qb[10]~325_combout  = (\cpu|rf|qb[2]~75_combout  & ((\cpu|rf|qb[10]~322_combout  & (\cpu|rf|qb[10]~324_combout )) # (!\cpu|rf|qb[10]~322_combout  & ((\cpu|rf|qb[10]~315_combout ))))) # (!\cpu|rf|qb[2]~75_combout  & (((\cpu|rf|qb[10]~322_combout 
// ))))

	.dataa(\cpu|rf|qb[10]~324_combout ),
	.datab(\cpu|rf|qb[2]~75_combout ),
	.datac(\cpu|rf|qb[10]~315_combout ),
	.datad(\cpu|rf|qb[10]~322_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[10]~325_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[10]~325 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[10]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y60_N24
cycloneiv_lcell_comb \cpu|rf|qb[10]~727 (
// Equation(s):
// \cpu|rf|qb[10]~727_combout  = (\cpu|rf|qb[10]~325_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(gnd),
	.datab(\cpu|rf|qb[10]~325_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datad(\cpu|rf|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[10]~727_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[10]~727 .lut_mask = 16'hC0CC;
defparam \cpu|rf|qb[10]~727 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y24_N1
cycloneiv_io_ibuf \in_port0[11]~input (
	.i(in_port0[11]),
	.ibar(gnd),
	.o(\in_port0[11]~input_o ));
// synopsys translate_off
defparam \in_port0[11]~input .bus_hold = "false";
defparam \in_port0[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X98_Y55_N28
cycloneiv_lcell_comb \dmem|io_input_reg|in_reg0[11]~feeder (
// Equation(s):
// \dmem|io_input_reg|in_reg0[11]~feeder_combout  = \in_port0[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in_port0[11]~input_o ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|in_reg0[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg0[11]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_input_reg|in_reg0[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y55_N29
dffeas \dmem|io_input_reg|in_reg0[11] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_input_reg|in_reg0[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg0 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg0[11] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg0[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X97_Y0_N1
cycloneiv_io_ibuf \in_port1[11]~input (
	.i(in_port1[11]),
	.ibar(gnd),
	.o(\in_port1[11]~input_o ));
// synopsys translate_off
defparam \in_port1[11]~input .bus_hold = "false";
defparam \in_port1[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X97_Y55_N15
dffeas \dmem|io_input_reg|in_reg1[11] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\in_port1[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg1[11] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y55_N14
cycloneiv_lcell_comb \dmem|io_input_reg|io_imput_mux2x32|Selector20~0 (
// Equation(s):
// \dmem|io_input_reg|io_imput_mux2x32|Selector20~0_combout  = (\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout  & ((\dmem|io_input_reg|in_reg1 [11]) # ((\dmem|io_input_reg|in_reg0 [11] & \dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout )))) # 
// (!\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout  & (\dmem|io_input_reg|in_reg0 [11] & ((\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout ))))

	.dataa(\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout ),
	.datab(\dmem|io_input_reg|in_reg0 [11]),
	.datac(\dmem|io_input_reg|in_reg1 [11]),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_imput_mux2x32|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector20~0 .lut_mask = 16'hECA0;
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y61_N8
cycloneiv_lcell_comb \dmem|io_data_mux|y[11]~11 (
// Equation(s):
// \dmem|io_data_mux|y[11]~11_combout  = (\cpu|al_unit|Mux24~8_combout  & ((\dmem|io_input_reg|io_imput_mux2x32|Selector20~0_combout ))) # (!\cpu|al_unit|Mux24~8_combout  & (\dmem|dram|altsyncram_component|auto_generated|q_a [11]))

	.dataa(\cpu|al_unit|Mux24~8_combout ),
	.datab(gnd),
	.datac(\dmem|dram|altsyncram_component|auto_generated|q_a [11]),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Selector20~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[11]~11 .lut_mask = 16'hFA50;
defparam \dmem|io_data_mux|y[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y54_N12
cycloneiv_lcell_comb \cpu|link|y[11]~14 (
// Equation(s):
// \cpu|link|y[11]~14_combout  = (\cpu|cu|jal~0_combout  & ((\cpu|pcplus4|p4[11]~18_combout ) # ((\cpu|link|y[5]~0_combout  & \cpu|al_unit|Mux20~6_combout )))) # (!\cpu|cu|jal~0_combout  & (\cpu|link|y[5]~0_combout  & ((\cpu|al_unit|Mux20~6_combout ))))

	.dataa(\cpu|cu|jal~0_combout ),
	.datab(\cpu|link|y[5]~0_combout ),
	.datac(\cpu|pcplus4|p4[11]~18_combout ),
	.datad(\cpu|al_unit|Mux20~6_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[11]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[11]~14 .lut_mask = 16'hECA0;
defparam \cpu|link|y[11]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y61_N12
cycloneiv_lcell_comb \cpu|link|y[11]~15 (
// Equation(s):
// \cpu|link|y[11]~15_combout  = (\cpu|link|y[11]~14_combout ) # ((\cpu|link|y[5]~2_combout  & \dmem|io_data_mux|y[11]~11_combout ))

	.dataa(gnd),
	.datab(\cpu|link|y[5]~2_combout ),
	.datac(\dmem|io_data_mux|y[11]~11_combout ),
	.datad(\cpu|link|y[11]~14_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[11]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[11]~15 .lut_mask = 16'hFFC0;
defparam \cpu|link|y[11]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y60_N3
dffeas \cpu|rf|register[9][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[11]~15_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y64_N13
dffeas \cpu|rf|register[8][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[11]~15_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y60_N2
cycloneiv_lcell_comb \cpu|rf|qb[11]~266 (
// Equation(s):
// \cpu|rf|qb[11]~266_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\imem|irom|altsyncram_component|auto_generated|q_a [17]) # ((\cpu|rf|register[9][11]~q )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[8][11]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|register[9][11]~q ),
	.datad(\cpu|rf|register[8][11]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[11]~266_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[11]~266 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qb[11]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y64_N16
cycloneiv_lcell_comb \cpu|rf|register[10][11]~feeder (
// Equation(s):
// \cpu|rf|register[10][11]~feeder_combout  = \cpu|link|y[11]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[11]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[10][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[10][11]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[10][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y64_N17
dffeas \cpu|rf|register[10][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[10][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y64_N18
cycloneiv_lcell_comb \cpu|rf|qb[11]~267 (
// Equation(s):
// \cpu|rf|qb[11]~267_combout  = (\cpu|rf|qb[11]~266_combout  & ((\cpu|rf|register[11][11]~q ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\cpu|rf|qb[11]~266_combout  & (((\cpu|rf|register[10][11]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|register[11][11]~q ),
	.datab(\cpu|rf|qb[11]~266_combout ),
	.datac(\cpu|rf|register[10][11]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[11]~267_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[11]~267 .lut_mask = 16'hB8CC;
defparam \cpu|rf|qb[11]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y59_N2
cycloneiv_lcell_comb \cpu|rf|register[15][11]~feeder (
// Equation(s):
// \cpu|rf|register[15][11]~feeder_combout  = \cpu|link|y[11]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[11]~15_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[15][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[15][11]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[15][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y59_N3
dffeas \cpu|rf|register[15][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[15][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y59_N24
cycloneiv_lcell_comb \cpu|rf|register[13][11]~feeder (
// Equation(s):
// \cpu|rf|register[13][11]~feeder_combout  = \cpu|link|y[11]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[11]~15_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[13][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[13][11]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[13][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y59_N25
dffeas \cpu|rf|register[13][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[13][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y59_N8
cycloneiv_lcell_comb \cpu|rf|qb[11]~284 (
// Equation(s):
// \cpu|rf|qb[11]~284_combout  = (\cpu|rf|qb[11]~283_combout  & ((\cpu|rf|register[15][11]~q ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\cpu|rf|qb[11]~283_combout  & (((\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// \cpu|rf|register[13][11]~q ))))

	.dataa(\cpu|rf|qb[11]~283_combout ),
	.datab(\cpu|rf|register[15][11]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\cpu|rf|register[13][11]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[11]~284_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[11]~284 .lut_mask = 16'hDA8A;
defparam \cpu|rf|qb[11]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y61_N10
cycloneiv_lcell_comb \cpu|rf|qb[11]~285 (
// Equation(s):
// \cpu|rf|qb[11]~285_combout  = (\cpu|rf|qb[11]~282_combout  & (((\cpu|rf|qb[11]~284_combout ) # (!\cpu|rf|qb[2]~64_combout )))) # (!\cpu|rf|qb[11]~282_combout  & (\cpu|rf|qb[11]~267_combout  & (\cpu|rf|qb[2]~64_combout )))

	.dataa(\cpu|rf|qb[11]~282_combout ),
	.datab(\cpu|rf|qb[11]~267_combout ),
	.datac(\cpu|rf|qb[2]~64_combout ),
	.datad(\cpu|rf|qb[11]~284_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[11]~285_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[11]~285 .lut_mask = 16'hEA4A;
defparam \cpu|rf|qb[11]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y61_N8
cycloneiv_lcell_comb \cpu|alu_b|y[11]~10 (
// Equation(s):
// \cpu|alu_b|y[11]~10_combout  = (\cpu|cu|aluimm~2_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [11])) # (!\cpu|cu|aluimm~2_combout  & (((!\cpu|rf|Equal1~1_combout  & \cpu|rf|qb[11]~285_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [11]),
	.datab(\cpu|cu|aluimm~2_combout ),
	.datac(\cpu|rf|Equal1~1_combout ),
	.datad(\cpu|rf|qb[11]~285_combout ),
	.cin(gnd),
	.combout(\cpu|alu_b|y[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_b|y[11]~10 .lut_mask = 16'h8B88;
defparam \cpu|alu_b|y[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y54_N24
cycloneiv_lcell_comb \cpu|al_unit|Mux4~6 (
// Equation(s):
// \cpu|al_unit|Mux4~6_combout  = (\cpu|cu|aluc[0]~5_combout  & (((\cpu|cu|aluc[2]~3_combout )))) # (!\cpu|cu|aluc[0]~5_combout  & ((\cpu|cu|aluc[2]~3_combout  & (\cpu|al_unit|s~44_combout )) # (!\cpu|cu|aluc[2]~3_combout  & ((\cpu|alu_b|y[11]~10_combout 
// )))))

	.dataa(\cpu|cu|aluc[0]~5_combout ),
	.datab(\cpu|al_unit|s~44_combout ),
	.datac(\cpu|cu|aluc[2]~3_combout ),
	.datad(\cpu|alu_b|y[11]~10_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux4~6 .lut_mask = 16'hE5E0;
defparam \cpu|al_unit|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y58_N28
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~59 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~59_combout  = (\cpu|al_unit|ShiftRight0~6_combout  & !\cpu|alu_a|y[2]~3_combout )

	.dataa(gnd),
	.datab(\cpu|al_unit|ShiftRight0~6_combout ),
	.datac(gnd),
	.datad(\cpu|alu_a|y[2]~3_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~59 .lut_mask = 16'h00CC;
defparam \cpu|al_unit|ShiftRight0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y58_N0
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~50 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~50_combout  = (\cpu|alu_a|y[1]~4_combout  & ((\cpu|al_unit|ShiftRight1~18_combout ))) # (!\cpu|alu_a|y[1]~4_combout  & (\cpu|al_unit|ShiftRight0~37_combout ))

	.dataa(\cpu|alu_a|y[1]~4_combout ),
	.datab(gnd),
	.datac(\cpu|al_unit|ShiftRight0~37_combout ),
	.datad(\cpu|al_unit|ShiftRight1~18_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~50 .lut_mask = 16'hFA50;
defparam \cpu|al_unit|ShiftRight1~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y55_N20
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~60 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~60_combout  = (!\cpu|alu_a|y[1]~4_combout  & (!\cpu|alu_a|y[0]~1_combout  & (\cpu|alu_b|y[31]~0_combout  & \cpu|alu_a|y[2]~3_combout )))

	.dataa(\cpu|alu_a|y[1]~4_combout ),
	.datab(\cpu|alu_a|y[0]~1_combout ),
	.datac(\cpu|alu_b|y[31]~0_combout ),
	.datad(\cpu|alu_a|y[2]~3_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~60_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~60 .lut_mask = 16'h1000;
defparam \cpu|al_unit|ShiftRight0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y58_N10
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~61 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~61_combout  = (\cpu|al_unit|ShiftRight0~59_combout ) # ((\cpu|al_unit|ShiftRight0~60_combout ) # ((\cpu|al_unit|ShiftRight0~48_combout  & \cpu|al_unit|ShiftRight1~50_combout )))

	.dataa(\cpu|al_unit|ShiftRight0~48_combout ),
	.datab(\cpu|al_unit|ShiftRight0~59_combout ),
	.datac(\cpu|al_unit|ShiftRight1~50_combout ),
	.datad(\cpu|al_unit|ShiftRight0~60_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~61_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~61 .lut_mask = 16'hFFEC;
defparam \cpu|al_unit|ShiftRight0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y54_N16
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~98 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~98_combout  = (!\cpu|alu_a|y[3]~5_combout  & \cpu|al_unit|ShiftRight0~61_combout )

	.dataa(gnd),
	.datab(\cpu|alu_a|y[3]~5_combout ),
	.datac(gnd),
	.datad(\cpu|al_unit|ShiftRight0~61_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~98_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~98 .lut_mask = 16'h3300;
defparam \cpu|al_unit|ShiftRight0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y61_N0
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~95 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~95_combout  = (!\cpu|alu_a|y[3]~5_combout  & !\cpu|alu_a|y[4]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|alu_a|y[3]~5_combout ),
	.datad(\cpu|alu_a|y[4]~2_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~95_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~95 .lut_mask = 16'h000F;
defparam \cpu|al_unit|ShiftRight0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y59_N10
cycloneiv_lcell_comb \cpu|rf|qb[26]~715 (
// Equation(s):
// \cpu|rf|qb[26]~715_combout  = (\cpu|rf|qb[26]~446_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(\cpu|rf|qb[26]~446_combout ),
	.datab(gnd),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datad(\cpu|rf|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[26]~715_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[26]~715 .lut_mask = 16'hA0AA;
defparam \cpu|rf|qb[26]~715 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N2
cycloneiv_lcell_comb \cpu|al_unit|s~43 (
// Equation(s):
// \cpu|al_unit|s~43_combout  = (\cpu|alu_a|y[26]~27_combout ) # ((\cpu|al_unit|ShiftRight0~6_combout ) # ((!\cpu|cu|aluimm~2_combout  & \cpu|rf|qb[26]~715_combout )))

	.dataa(\cpu|alu_a|y[26]~27_combout ),
	.datab(\cpu|cu|aluimm~2_combout ),
	.datac(\cpu|al_unit|ShiftRight0~6_combout ),
	.datad(\cpu|rf|qb[26]~715_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~43 .lut_mask = 16'hFBFA;
defparam \cpu|al_unit|s~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y54_N22
cycloneiv_lcell_comb \cpu|al_unit|Mux6~3 (
// Equation(s):
// \cpu|al_unit|Mux6~3_combout  = (\cpu|cu|aluc[0]~5_combout  & ((\cpu|al_unit|Add0~19_combout ) # (\cpu|cu|aluc[2]~3_combout )))

	.dataa(\cpu|cu|aluc[0]~5_combout ),
	.datab(\cpu|al_unit|Add0~19_combout ),
	.datac(gnd),
	.datad(\cpu|cu|aluc[2]~3_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux6~3 .lut_mask = 16'hAA88;
defparam \cpu|al_unit|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y58_N1
dffeas \cpu|rf|register[14][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[30]~29_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y62_N0
cycloneiv_lcell_comb \cpu|rf|qb[30]~504 (
// Equation(s):
// \cpu|rf|qb[30]~504_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[13][30]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[12][30]~q )))))

	.dataa(\cpu|rf|register[13][30]~q ),
	.datab(\cpu|rf|register[12][30]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[30]~504_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[30]~504 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qb[30]~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y62_N26
cycloneiv_lcell_comb \cpu|rf|qb[30]~505 (
// Equation(s):
// \cpu|rf|qb[30]~505_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[30]~504_combout  & (\cpu|rf|register[15][30]~q )) # (!\cpu|rf|qb[30]~504_combout  & ((\cpu|rf|register[14][30]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[30]~504_combout ))))

	.dataa(\cpu|rf|register[15][30]~q ),
	.datab(\cpu|rf|register[14][30]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\cpu|rf|qb[30]~504_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[30]~505_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[30]~505 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qb[30]~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y64_N7
dffeas \cpu|rf|register[31][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[30]~29_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y64_N17
dffeas \cpu|rf|register[19][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[30]~29_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y64_N16
cycloneiv_lcell_comb \cpu|rf|qb[30]~494 (
// Equation(s):
// \cpu|rf|qb[30]~494_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[23][30]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[19][30]~q )))))

	.dataa(\cpu|rf|register[23][30]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[19][30]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[30]~494_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[30]~494 .lut_mask = 16'hEE30;
defparam \cpu|rf|qb[30]~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y64_N6
cycloneiv_lcell_comb \cpu|rf|qb[30]~495 (
// Equation(s):
// \cpu|rf|qb[30]~495_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[30]~494_combout  & ((\cpu|rf|register[31][30]~q ))) # (!\cpu|rf|qb[30]~494_combout  & (\cpu|rf|register[27][30]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[30]~494_combout ))))

	.dataa(\cpu|rf|register[27][30]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[31][30]~q ),
	.datad(\cpu|rf|qb[30]~494_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[30]~495_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[30]~495 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[30]~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y63_N15
dffeas \cpu|rf|register[20][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[30]~29_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y62_N27
dffeas \cpu|rf|register[28][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[30]~29_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y62_N1
dffeas \cpu|rf|register[16][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[30]~29_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y62_N0
cycloneiv_lcell_comb \cpu|rf|qb[30]~491 (
// Equation(s):
// \cpu|rf|qb[30]~491_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[24][30]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (((\cpu|rf|register[16][30]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|register[24][30]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[16][30]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[30]~491_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[30]~491 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qb[30]~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y62_N26
cycloneiv_lcell_comb \cpu|rf|qb[30]~492 (
// Equation(s):
// \cpu|rf|qb[30]~492_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[30]~491_combout  & ((\cpu|rf|register[28][30]~q ))) # (!\cpu|rf|qb[30]~491_combout  & (\cpu|rf|register[20][30]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[30]~491_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[20][30]~q ),
	.datac(\cpu|rf|register[28][30]~q ),
	.datad(\cpu|rf|qb[30]~491_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[30]~492_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[30]~492 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[30]~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y61_N11
dffeas \cpu|rf|register[25][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[30]~29_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y61_N25
dffeas \cpu|rf|register[29][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[30]~29_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y61_N15
dffeas \cpu|rf|register[17][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[30]~29_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y61_N14
cycloneiv_lcell_comb \cpu|rf|qb[30]~489 (
// Equation(s):
// \cpu|rf|qb[30]~489_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[21][30]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (((\cpu|rf|register[17][30]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|register[21][30]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[17][30]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[30]~489_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[30]~489 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qb[30]~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y61_N24
cycloneiv_lcell_comb \cpu|rf|qb[30]~490 (
// Equation(s):
// \cpu|rf|qb[30]~490_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[30]~489_combout  & ((\cpu|rf|register[29][30]~q ))) # (!\cpu|rf|qb[30]~489_combout  & (\cpu|rf|register[25][30]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[30]~489_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[25][30]~q ),
	.datac(\cpu|rf|register[29][30]~q ),
	.datad(\cpu|rf|qb[30]~489_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[30]~490_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[30]~490 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[30]~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y62_N4
cycloneiv_lcell_comb \cpu|rf|qb[30]~493 (
// Equation(s):
// \cpu|rf|qb[30]~493_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\imem|irom|altsyncram_component|auto_generated|q_a [16])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[30]~490_combout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|qb[30]~492_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|qb[30]~492_combout ),
	.datad(\cpu|rf|qb[30]~490_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[30]~493_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[30]~493 .lut_mask = 16'hDC98;
defparam \cpu|rf|qb[30]~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y61_N24
cycloneiv_lcell_comb \cpu|rf|register[22][30]~feeder (
// Equation(s):
// \cpu|rf|register[22][30]~feeder_combout  = \cpu|link|y[30]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[30]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[22][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[22][30]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[22][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y61_N25
dffeas \cpu|rf|register[22][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[22][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y59_N11
dffeas \cpu|rf|register[30][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[30]~29_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y59_N25
dffeas \cpu|rf|register[18][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[30]~29_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y59_N24
cycloneiv_lcell_comb \cpu|rf|qb[30]~487 (
// Equation(s):
// \cpu|rf|qb[30]~487_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[26][30]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[18][30]~q )))))

	.dataa(\cpu|rf|register[26][30]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[18][30]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[30]~487_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[30]~487 .lut_mask = 16'hEE30;
defparam \cpu|rf|qb[30]~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y59_N10
cycloneiv_lcell_comb \cpu|rf|qb[30]~488 (
// Equation(s):
// \cpu|rf|qb[30]~488_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[30]~487_combout  & ((\cpu|rf|register[30][30]~q ))) # (!\cpu|rf|qb[30]~487_combout  & (\cpu|rf|register[22][30]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[30]~487_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[22][30]~q ),
	.datac(\cpu|rf|register[30][30]~q ),
	.datad(\cpu|rf|qb[30]~487_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[30]~488_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[30]~488 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[30]~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y62_N10
cycloneiv_lcell_comb \cpu|rf|qb[30]~496 (
// Equation(s):
// \cpu|rf|qb[30]~496_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[30]~493_combout  & (\cpu|rf|qb[30]~495_combout )) # (!\cpu|rf|qb[30]~493_combout  & ((\cpu|rf|qb[30]~488_combout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[30]~493_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|qb[30]~495_combout ),
	.datac(\cpu|rf|qb[30]~493_combout ),
	.datad(\cpu|rf|qb[30]~488_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[30]~496_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[30]~496 .lut_mask = 16'hDAD0;
defparam \cpu|rf|qb[30]~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y62_N22
cycloneiv_lcell_comb \cpu|rf|qb[30]~506 (
// Equation(s):
// \cpu|rf|qb[30]~506_combout  = (\cpu|rf|qb[30]~503_combout  & (((\cpu|rf|qb[30]~505_combout )) # (!\cpu|rf|qb[2]~75_combout ))) # (!\cpu|rf|qb[30]~503_combout  & (\cpu|rf|qb[2]~75_combout  & ((\cpu|rf|qb[30]~496_combout ))))

	.dataa(\cpu|rf|qb[30]~503_combout ),
	.datab(\cpu|rf|qb[2]~75_combout ),
	.datac(\cpu|rf|qb[30]~505_combout ),
	.datad(\cpu|rf|qb[30]~496_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[30]~506_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[30]~506 .lut_mask = 16'hE6A2;
defparam \cpu|rf|qb[30]~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y60_N14
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~33 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~33_combout  = (\cpu|al_unit|ShiftLeft0~18_combout  & ((\cpu|alu_a|y[0]~1_combout  & (\cpu|rf|qb[31]~85_combout )) # (!\cpu|alu_a|y[0]~1_combout  & ((\cpu|rf|qb[30]~506_combout )))))

	.dataa(\cpu|rf|qb[31]~85_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datac(\cpu|rf|qb[30]~506_combout ),
	.datad(\cpu|alu_a|y[0]~1_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~33 .lut_mask = 16'h88C0;
defparam \cpu|al_unit|ShiftRight1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y60_N28
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~53 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~53_combout  = (\cpu|alu_a|y[2]~3_combout  & (!\cpu|alu_a|y[1]~4_combout  & ((\cpu|al_unit|ShiftRight0~6_combout ) # (\cpu|al_unit|ShiftRight1~33_combout )))) # (!\cpu|alu_a|y[2]~3_combout  & (\cpu|al_unit|ShiftRight0~6_combout ))

	.dataa(\cpu|alu_a|y[2]~3_combout ),
	.datab(\cpu|al_unit|ShiftRight0~6_combout ),
	.datac(\cpu|al_unit|ShiftRight1~33_combout ),
	.datad(\cpu|alu_a|y[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~53 .lut_mask = 16'h44EC;
defparam \cpu|al_unit|ShiftRight0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y59_N16
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~97 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~97_combout  = (!\cpu|alu_a|y[3]~5_combout  & ((\cpu|al_unit|ShiftRight0~53_combout ) # ((\cpu|al_unit|ShiftRight0~48_combout  & \cpu|al_unit|ShiftRight1~35_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~48_combout ),
	.datab(\cpu|al_unit|ShiftRight1~35_combout ),
	.datac(\cpu|alu_a|y[3]~5_combout ),
	.datad(\cpu|al_unit|ShiftRight0~53_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~97_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~97 .lut_mask = 16'h0F08;
defparam \cpu|al_unit|ShiftRight0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y59_N14
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~88 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~88_combout  = (\cpu|alu_a|y[1]~4_combout  & ((\cpu|alu_a|y[0]~1_combout  & ((\cpu|alu_b|y[15]~2_combout ))) # (!\cpu|alu_a|y[0]~1_combout  & (\cpu|alu_b|y[16]~17_combout ))))

	.dataa(\cpu|alu_a|y[1]~4_combout ),
	.datab(\cpu|alu_a|y[0]~1_combout ),
	.datac(\cpu|alu_b|y[16]~17_combout ),
	.datad(\cpu|alu_b|y[15]~2_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~88_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~88 .lut_mask = 16'hA820;
defparam \cpu|al_unit|ShiftLeft0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y59_N12
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~89 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~89_combout  = (\cpu|al_unit|ShiftLeft0~18_combout  & ((\cpu|alu_a|y[0]~1_combout  & (\cpu|rf|qb[17]~646_combout )) # (!\cpu|alu_a|y[0]~1_combout  & ((\cpu|rf|qb[18]~706_combout )))))

	.dataa(\cpu|rf|qb[17]~646_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datac(\cpu|rf|qb[18]~706_combout ),
	.datad(\cpu|alu_a|y[0]~1_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~89_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~89 .lut_mask = 16'h88C0;
defparam \cpu|al_unit|ShiftLeft0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y59_N22
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~90 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~90_combout  = (\cpu|al_unit|ShiftLeft0~88_combout ) # ((!\cpu|alu_a|y[1]~4_combout  & ((\cpu|al_unit|ShiftRight0~6_combout ) # (\cpu|al_unit|ShiftLeft0~89_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~6_combout ),
	.datab(\cpu|alu_a|y[1]~4_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~88_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~89_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~90_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~90 .lut_mask = 16'hF3F2;
defparam \cpu|al_unit|ShiftLeft0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y59_N8
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~91 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~91_combout  = (\cpu|alu_a|y[2]~3_combout  & (\cpu|al_unit|ShiftLeft0~72_combout )) # (!\cpu|alu_a|y[2]~3_combout  & ((\cpu|al_unit|ShiftLeft0~90_combout )))

	.dataa(\cpu|al_unit|ShiftLeft0~72_combout ),
	.datab(\cpu|alu_a|y[2]~3_combout ),
	.datac(gnd),
	.datad(\cpu|al_unit|ShiftLeft0~90_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~91_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~91 .lut_mask = 16'hBB88;
defparam \cpu|al_unit|ShiftLeft0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y60_N31
dffeas \cpu|rf|register[10][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[1]~63_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y59_N14
cycloneiv_lcell_comb \cpu|rf|qb[1]~388 (
// Equation(s):
// \cpu|rf|qb[1]~388_combout  = (\cpu|rf|qb[1]~387_combout  & (((\cpu|rf|register[11][1]~q ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\cpu|rf|qb[1]~387_combout  & (\cpu|rf|register[10][1]~q  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|qb[1]~387_combout ),
	.datab(\cpu|rf|register[10][1]~q ),
	.datac(\cpu|rf|register[11][1]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[1]~388_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[1]~388 .lut_mask = 16'hE4AA;
defparam \cpu|rf|qb[1]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y61_N18
cycloneiv_lcell_comb \cpu|rf|register[25][1]~feeder (
// Equation(s):
// \cpu|rf|register[25][1]~feeder_combout  = \cpu|link|y[1]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[1]~63_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[25][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[25][1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[25][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y61_N19
dffeas \cpu|rf|register[25][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[25][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y61_N31
dffeas \cpu|rf|register[17][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[1]~63_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y60_N24
cycloneiv_lcell_comb \cpu|rf|qb[1]~389 (
// Equation(s):
// \cpu|rf|qb[1]~389_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[21][1]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[17][1]~q )))))

	.dataa(\cpu|rf|register[21][1]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[17][1]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[1]~389_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[1]~389 .lut_mask = 16'hEE30;
defparam \cpu|rf|qb[1]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y60_N6
cycloneiv_lcell_comb \cpu|rf|qb[1]~390 (
// Equation(s):
// \cpu|rf|qb[1]~390_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[1]~389_combout  & (\cpu|rf|register[29][1]~q )) # (!\cpu|rf|qb[1]~389_combout  & ((\cpu|rf|register[25][1]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[1]~389_combout ))))

	.dataa(\cpu|rf|register[29][1]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[25][1]~q ),
	.datad(\cpu|rf|qb[1]~389_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[1]~390_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[1]~390 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[1]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y63_N2
cycloneiv_lcell_comb \cpu|rf|register[22][1]~feeder (
// Equation(s):
// \cpu|rf|register[22][1]~feeder_combout  = \cpu|link|y[1]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[1]~63_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[22][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[22][1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[22][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y63_N3
dffeas \cpu|rf|register[22][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[22][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y60_N16
cycloneiv_lcell_comb \cpu|rf|register[18][1]~feeder (
// Equation(s):
// \cpu|rf|register[18][1]~feeder_combout  = \cpu|link|y[1]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[1]~63_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[18][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[18][1]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[18][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y60_N17
dffeas \cpu|rf|register[18][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[18][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y62_N12
cycloneiv_lcell_comb \cpu|rf|qb[1]~391 (
// Equation(s):
// \cpu|rf|qb[1]~391_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[26][1]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[18][1]~q )))))

	.dataa(\cpu|rf|register[26][1]~q ),
	.datab(\cpu|rf|register[18][1]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[1]~391_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[1]~391 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qb[1]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y63_N22
cycloneiv_lcell_comb \cpu|rf|qb[1]~392 (
// Equation(s):
// \cpu|rf|qb[1]~392_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[1]~391_combout  & (\cpu|rf|register[30][1]~q )) # (!\cpu|rf|qb[1]~391_combout  & ((\cpu|rf|register[22][1]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[1]~391_combout ))))

	.dataa(\cpu|rf|register[30][1]~q ),
	.datab(\cpu|rf|register[22][1]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\cpu|rf|qb[1]~391_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[1]~392_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[1]~392 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qb[1]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y63_N4
cycloneiv_lcell_comb \cpu|rf|register[20][1]~feeder (
// Equation(s):
// \cpu|rf|register[20][1]~feeder_combout  = \cpu|link|y[1]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[1]~63_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[20][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[20][1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[20][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y63_N5
dffeas \cpu|rf|register[20][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[20][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y60_N7
dffeas \cpu|rf|register[28][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[1]~63_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y60_N11
dffeas \cpu|rf|register[24][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[1]~63_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y60_N10
cycloneiv_lcell_comb \cpu|rf|qb[1]~393 (
// Equation(s):
// \cpu|rf|qb[1]~393_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[24][1]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[16][1]~q ))))

	.dataa(\cpu|rf|register[16][1]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[24][1]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[1]~393_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[1]~393 .lut_mask = 16'hFC22;
defparam \cpu|rf|qb[1]~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y63_N20
cycloneiv_lcell_comb \cpu|rf|qb[1]~394 (
// Equation(s):
// \cpu|rf|qb[1]~394_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[1]~393_combout  & ((\cpu|rf|register[28][1]~q ))) # (!\cpu|rf|qb[1]~393_combout  & (\cpu|rf|register[20][1]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[1]~393_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[20][1]~q ),
	.datac(\cpu|rf|register[28][1]~q ),
	.datad(\cpu|rf|qb[1]~393_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[1]~394_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[1]~394 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[1]~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y63_N6
cycloneiv_lcell_comb \cpu|rf|qb[1]~395 (
// Equation(s):
// \cpu|rf|qb[1]~395_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\imem|irom|altsyncram_component|auto_generated|q_a [17])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[1]~392_combout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[1]~394_combout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|qb[1]~392_combout ),
	.datad(\cpu|rf|qb[1]~394_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[1]~395_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[1]~395 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qb[1]~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y63_N24
cycloneiv_lcell_comb \cpu|rf|qb[1]~398 (
// Equation(s):
// \cpu|rf|qb[1]~398_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[1]~395_combout  & (\cpu|rf|qb[1]~397_combout )) # (!\cpu|rf|qb[1]~395_combout  & ((\cpu|rf|qb[1]~390_combout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[1]~395_combout ))))

	.dataa(\cpu|rf|qb[1]~397_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|qb[1]~390_combout ),
	.datad(\cpu|rf|qb[1]~395_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[1]~398_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[1]~398 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[1]~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y60_N9
dffeas \cpu|rf|register[3][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[1]~63_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y60_N21
dffeas \cpu|rf|register[2][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[1]~63_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y60_N7
dffeas \cpu|rf|register[1][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[1]~63_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y58_N17
dffeas \cpu|rf|register[7][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[1]~63_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y57_N1
dffeas \cpu|rf|register[6][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[1]~63_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y57_N0
cycloneiv_lcell_comb \cpu|rf|qb[1]~399 (
// Equation(s):
// \cpu|rf|qb[1]~399_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|register[6][1]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|rf|register[4][1]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|register[4][1]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|register[6][1]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[1]~399_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[1]~399 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qb[1]~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N4
cycloneiv_lcell_comb \cpu|rf|register[5][1]~feeder (
// Equation(s):
// \cpu|rf|register[5][1]~feeder_combout  = \cpu|link|y[1]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[1]~63_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[5][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[5][1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[5][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y54_N5
dffeas \cpu|rf|register[5][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[5][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y57_N16
cycloneiv_lcell_comb \cpu|rf|qb[1]~400 (
// Equation(s):
// \cpu|rf|qb[1]~400_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[1]~399_combout  & (\cpu|rf|register[7][1]~q )) # (!\cpu|rf|qb[1]~399_combout  & ((\cpu|rf|register[5][1]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[1]~399_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|register[7][1]~q ),
	.datac(\cpu|rf|qb[1]~399_combout ),
	.datad(\cpu|rf|register[5][1]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[1]~400_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[1]~400 .lut_mask = 16'hDAD0;
defparam \cpu|rf|qb[1]~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y60_N18
cycloneiv_lcell_comb \cpu|rf|qb[1]~401 (
// Equation(s):
// \cpu|rf|qb[1]~401_combout  = (\cpu|rf|qb[2]~76_combout  & (((\cpu|rf|qb[2]~79_combout )))) # (!\cpu|rf|qb[2]~76_combout  & ((\cpu|rf|qb[2]~79_combout  & ((\cpu|rf|qb[1]~400_combout ))) # (!\cpu|rf|qb[2]~79_combout  & (\cpu|rf|register[1][1]~q ))))

	.dataa(\cpu|rf|qb[2]~76_combout ),
	.datab(\cpu|rf|register[1][1]~q ),
	.datac(\cpu|rf|qb[2]~79_combout ),
	.datad(\cpu|rf|qb[1]~400_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[1]~401_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[1]~401 .lut_mask = 16'hF4A4;
defparam \cpu|rf|qb[1]~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y60_N20
cycloneiv_lcell_comb \cpu|rf|qb[1]~402 (
// Equation(s):
// \cpu|rf|qb[1]~402_combout  = (\cpu|rf|qb[2]~76_combout  & ((\cpu|rf|qb[1]~401_combout  & (\cpu|rf|register[3][1]~q )) # (!\cpu|rf|qb[1]~401_combout  & ((\cpu|rf|register[2][1]~q ))))) # (!\cpu|rf|qb[2]~76_combout  & (((\cpu|rf|qb[1]~401_combout ))))

	.dataa(\cpu|rf|qb[2]~76_combout ),
	.datab(\cpu|rf|register[3][1]~q ),
	.datac(\cpu|rf|register[2][1]~q ),
	.datad(\cpu|rf|qb[1]~401_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[1]~402_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[1]~402 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[1]~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y58_N20
cycloneiv_lcell_comb \cpu|rf|qb[1]~403 (
// Equation(s):
// \cpu|rf|qb[1]~403_combout  = (\cpu|rf|qb[2]~75_combout  & ((\cpu|rf|qb[2]~64_combout ) # ((\cpu|rf|qb[1]~398_combout )))) # (!\cpu|rf|qb[2]~75_combout  & (!\cpu|rf|qb[2]~64_combout  & ((\cpu|rf|qb[1]~402_combout ))))

	.dataa(\cpu|rf|qb[2]~75_combout ),
	.datab(\cpu|rf|qb[2]~64_combout ),
	.datac(\cpu|rf|qb[1]~398_combout ),
	.datad(\cpu|rf|qb[1]~402_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[1]~403_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[1]~403 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qb[1]~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y58_N10
cycloneiv_lcell_comb \cpu|rf|qb[1]~406 (
// Equation(s):
// \cpu|rf|qb[1]~406_combout  = (\cpu|rf|qb[2]~64_combout  & ((\cpu|rf|qb[1]~403_combout  & (\cpu|rf|qb[1]~405_combout )) # (!\cpu|rf|qb[1]~403_combout  & ((\cpu|rf|qb[1]~388_combout ))))) # (!\cpu|rf|qb[2]~64_combout  & (((\cpu|rf|qb[1]~403_combout ))))

	.dataa(\cpu|rf|qb[1]~405_combout ),
	.datab(\cpu|rf|qb[2]~64_combout ),
	.datac(\cpu|rf|qb[1]~388_combout ),
	.datad(\cpu|rf|qb[1]~403_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[1]~406_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[1]~406 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[1]~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y58_N24
cycloneiv_lcell_comb \cpu|alu_b|y[1]~16 (
// Equation(s):
// \cpu|alu_b|y[1]~16_combout  = (\cpu|cu|aluimm~2_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [1])) # (!\cpu|cu|aluimm~2_combout  & (((!\cpu|rf|Equal1~1_combout  & \cpu|rf|qb[1]~406_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [1]),
	.datab(\cpu|rf|Equal1~1_combout ),
	.datac(\cpu|cu|aluimm~2_combout ),
	.datad(\cpu|rf|qb[1]~406_combout ),
	.cin(gnd),
	.combout(\cpu|alu_b|y[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_b|y[1]~16 .lut_mask = 16'hA3A0;
defparam \cpu|alu_b|y[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y57_N20
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~21 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~21_combout  = (\cpu|alu_a|y[0]~1_combout  & (!\cpu|alu_a|y[1]~4_combout  & (\cpu|alu_b|y[1]~16_combout ))) # (!\cpu|alu_a|y[0]~1_combout  & (\cpu|alu_a|y[1]~4_combout  & ((\cpu|alu_b|y[0]~1_combout ))))

	.dataa(\cpu|alu_a|y[0]~1_combout ),
	.datab(\cpu|alu_a|y[1]~4_combout ),
	.datac(\cpu|alu_b|y[1]~16_combout ),
	.datad(\cpu|alu_b|y[0]~1_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~21 .lut_mask = 16'h6420;
defparam \cpu|al_unit|ShiftLeft0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y57_N22
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~22 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~22_combout  = (\cpu|al_unit|ShiftLeft0~21_combout ) # ((!\cpu|alu_a|y[0]~1_combout  & (\cpu|alu_b|y[2]~15_combout  & !\cpu|alu_a|y[1]~4_combout )))

	.dataa(\cpu|alu_a|y[0]~1_combout ),
	.datab(\cpu|alu_b|y[2]~15_combout ),
	.datac(\cpu|alu_a|y[1]~4_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~21_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~22 .lut_mask = 16'hFF04;
defparam \cpu|al_unit|ShiftLeft0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y58_N30
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~33 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~33_combout  = (\cpu|alu_a|y[1]~4_combout  & ((\cpu|alu_b|y[4]~9_combout ))) # (!\cpu|alu_a|y[1]~4_combout  & (\cpu|alu_b|y[6]~7_combout ))

	.dataa(gnd),
	.datab(\cpu|alu_a|y[1]~4_combout ),
	.datac(\cpu|alu_b|y[6]~7_combout ),
	.datad(\cpu|alu_b|y[4]~9_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~33 .lut_mask = 16'hFC30;
defparam \cpu|al_unit|ShiftLeft0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y57_N10
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~32 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~32_combout  = (\cpu|alu_a|y[0]~1_combout  & ((\cpu|alu_a|y[1]~4_combout  & ((\cpu|alu_b|y[3]~14_combout ))) # (!\cpu|alu_a|y[1]~4_combout  & (\cpu|alu_b|y[5]~8_combout ))))

	.dataa(\cpu|alu_a|y[0]~1_combout ),
	.datab(\cpu|alu_b|y[5]~8_combout ),
	.datac(\cpu|alu_a|y[1]~4_combout ),
	.datad(\cpu|alu_b|y[3]~14_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~32 .lut_mask = 16'hA808;
defparam \cpu|al_unit|ShiftLeft0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y57_N16
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~34 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~34_combout  = (\cpu|al_unit|ShiftLeft0~32_combout ) # ((!\cpu|alu_a|y[0]~1_combout  & \cpu|al_unit|ShiftLeft0~33_combout ))

	.dataa(\cpu|alu_a|y[0]~1_combout ),
	.datab(gnd),
	.datac(\cpu|al_unit|ShiftLeft0~33_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~32_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~34 .lut_mask = 16'hFF50;
defparam \cpu|al_unit|ShiftLeft0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y61_N18
cycloneiv_lcell_comb \cpu|alu_b|y[7]~6 (
// Equation(s):
// \cpu|alu_b|y[7]~6_combout  = (\cpu|cu|aluimm~2_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [7])) # (!\cpu|cu|aluimm~2_combout  & (((!\cpu|rf|Equal1~1_combout  & \cpu|rf|qb[7]~205_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [7]),
	.datab(\cpu|rf|Equal1~1_combout ),
	.datac(\cpu|cu|aluimm~2_combout ),
	.datad(\cpu|rf|qb[7]~205_combout ),
	.cin(gnd),
	.combout(\cpu|alu_b|y[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_b|y[7]~6 .lut_mask = 16'hA3A0;
defparam \cpu|alu_b|y[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y61_N24
cycloneiv_lcell_comb \cpu|alu_b|y[9]~11 (
// Equation(s):
// \cpu|alu_b|y[9]~11_combout  = (\cpu|cu|aluimm~2_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [9])) # (!\cpu|cu|aluimm~2_combout  & (((!\cpu|rf|Equal1~1_combout  & \cpu|rf|qb[9]~305_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [9]),
	.datab(\cpu|rf|Equal1~1_combout ),
	.datac(\cpu|cu|aluimm~2_combout ),
	.datad(\cpu|rf|qb[9]~305_combout ),
	.cin(gnd),
	.combout(\cpu|alu_b|y[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_b|y[9]~11 .lut_mask = 16'hA3A0;
defparam \cpu|alu_b|y[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y61_N28
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~50 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~50_combout  = (\cpu|alu_a|y[0]~1_combout  & ((\cpu|alu_a|y[1]~4_combout  & (\cpu|alu_b|y[7]~6_combout )) # (!\cpu|alu_a|y[1]~4_combout  & ((\cpu|alu_b|y[9]~11_combout )))))

	.dataa(\cpu|alu_a|y[0]~1_combout ),
	.datab(\cpu|alu_b|y[7]~6_combout ),
	.datac(\cpu|alu_a|y[1]~4_combout ),
	.datad(\cpu|alu_b|y[9]~11_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~50 .lut_mask = 16'h8A80;
defparam \cpu|al_unit|ShiftLeft0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y61_N20
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~52 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~52_combout  = (\cpu|al_unit|ShiftLeft0~50_combout ) # ((\cpu|al_unit|ShiftLeft0~51_combout  & !\cpu|alu_a|y[0]~1_combout ))

	.dataa(\cpu|al_unit|ShiftLeft0~51_combout ),
	.datab(gnd),
	.datac(\cpu|alu_a|y[0]~1_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~50_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~52 .lut_mask = 16'hFF0A;
defparam \cpu|al_unit|ShiftLeft0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y57_N6
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~53 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~53_combout  = (\cpu|alu_a|y[2]~3_combout  & (\cpu|al_unit|ShiftLeft0~34_combout )) # (!\cpu|alu_a|y[2]~3_combout  & ((\cpu|al_unit|ShiftLeft0~52_combout )))

	.dataa(gnd),
	.datab(\cpu|al_unit|ShiftLeft0~34_combout ),
	.datac(\cpu|alu_a|y[2]~3_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~52_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~53 .lut_mask = 16'hCFC0;
defparam \cpu|al_unit|ShiftLeft0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N8
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~54 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~54_combout  = (\cpu|alu_a|y[3]~5_combout  & (\cpu|al_unit|ShiftLeft0~22_combout  & (!\cpu|alu_a|y[2]~3_combout ))) # (!\cpu|alu_a|y[3]~5_combout  & (((\cpu|al_unit|ShiftLeft0~53_combout ))))

	.dataa(\cpu|alu_a|y[3]~5_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~22_combout ),
	.datac(\cpu|alu_a|y[2]~3_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~53_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~54 .lut_mask = 16'h5D08;
defparam \cpu|al_unit|ShiftLeft0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y61_N16
cycloneiv_lcell_comb \cpu|al_unit|Mux5~3 (
// Equation(s):
// \cpu|al_unit|Mux5~3_combout  = (\cpu|al_unit|Mux5~2_combout  & (((\cpu|al_unit|ShiftLeft0~54_combout ) # (\cpu|al_unit|ShiftRight0~95_combout )))) # (!\cpu|al_unit|Mux5~2_combout  & (\cpu|al_unit|ShiftLeft0~91_combout  & 
// ((!\cpu|al_unit|ShiftRight0~95_combout ))))

	.dataa(\cpu|al_unit|Mux5~2_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~91_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~54_combout ),
	.datad(\cpu|al_unit|ShiftRight0~95_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux5~3 .lut_mask = 16'hAAE4;
defparam \cpu|al_unit|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y54_N10
cycloneiv_lcell_comb \cpu|al_unit|Mux5~10 (
// Equation(s):
// \cpu|al_unit|Mux5~10_combout  = (!\cpu|al_unit|ShiftLeft0~6_combout  & (!\cpu|al_unit|ShiftLeft0~7_combout  & (\cpu|al_unit|Mux5~3_combout  & !\cpu|al_unit|ShiftLeft0~12_combout )))

	.dataa(\cpu|al_unit|ShiftLeft0~6_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~7_combout ),
	.datac(\cpu|al_unit|Mux5~3_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux5~10 .lut_mask = 16'h0010;
defparam \cpu|al_unit|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y54_N6
cycloneiv_lcell_comb \cpu|al_unit|Mux5~5 (
// Equation(s):
// \cpu|al_unit|Mux5~5_combout  = (\cpu|al_unit|Mux5~4_combout  & (((\cpu|al_unit|Mux5~10_combout )) # (!\cpu|al_unit|Mux6~3_combout ))) # (!\cpu|al_unit|Mux5~4_combout  & (\cpu|al_unit|Mux6~3_combout  & (\cpu|al_unit|ShiftRight0~97_combout )))

	.dataa(\cpu|al_unit|Mux5~4_combout ),
	.datab(\cpu|al_unit|Mux6~3_combout ),
	.datac(\cpu|al_unit|ShiftRight0~97_combout ),
	.datad(\cpu|al_unit|Mux5~10_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux5~5 .lut_mask = 16'hEA62;
defparam \cpu|al_unit|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N18
cycloneiv_lcell_comb \cpu|al_unit|s~42 (
// Equation(s):
// \cpu|al_unit|s~42_combout  = (\cpu|alu_a|y[26]~27_combout  & ((\cpu|al_unit|ShiftRight0~6_combout ) # ((!\cpu|cu|aluimm~2_combout  & \cpu|rf|qb[26]~715_combout ))))

	.dataa(\cpu|alu_a|y[26]~27_combout ),
	.datab(\cpu|cu|aluimm~2_combout ),
	.datac(\cpu|al_unit|ShiftRight0~6_combout ),
	.datad(\cpu|rf|qb[26]~715_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~42 .lut_mask = 16'hA2A0;
defparam \cpu|al_unit|s~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y59_N13
dffeas \cpu|rf|register[11][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[26]~51_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y59_N23
dffeas \cpu|rf|register[8][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[26]~51_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y57_N17
dffeas \cpu|rf|register[10][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[26]~51_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y57_N16
cycloneiv_lcell_comb \cpu|rf|qa[26]~536 (
// Equation(s):
// \cpu|rf|qa[26]~536_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[10][26]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[8][26]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|register[8][26]~q ),
	.datac(\cpu|rf|register[10][26]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[26]~536_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[26]~536 .lut_mask = 16'hFA44;
defparam \cpu|rf|qa[26]~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y57_N6
cycloneiv_lcell_comb \cpu|rf|qa[26]~537 (
// Equation(s):
// \cpu|rf|qa[26]~537_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[26]~536_combout  & (\cpu|rf|register[11][26]~q )) # (!\cpu|rf|qa[26]~536_combout  & ((\cpu|rf|register[9][26]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[26]~536_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|register[11][26]~q ),
	.datac(\cpu|rf|register[9][26]~q ),
	.datad(\cpu|rf|qa[26]~536_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[26]~537_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[26]~537 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[26]~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y59_N20
cycloneiv_lcell_comb \cpu|rf|register[1][26]~feeder (
// Equation(s):
// \cpu|rf|register[1][26]~feeder_combout  = \cpu|link|y[26]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[26]~51_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[1][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[1][26]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[1][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y59_N21
dffeas \cpu|rf|register[1][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[1][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y59_N15
dffeas \cpu|rf|register[2][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[26]~51_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y59_N14
cycloneiv_lcell_comb \cpu|rf|qa[26]~550 (
// Equation(s):
// \cpu|rf|qa[26]~550_combout  = (\cpu|rf|qa[4]~69_combout  & (((\cpu|rf|qa[4]~66_combout )))) # (!\cpu|rf|qa[4]~69_combout  & ((\cpu|rf|qa[4]~66_combout  & ((\cpu|rf|register[2][26]~q ))) # (!\cpu|rf|qa[4]~66_combout  & (\cpu|rf|register[1][26]~q ))))

	.dataa(\cpu|rf|qa[4]~69_combout ),
	.datab(\cpu|rf|register[1][26]~q ),
	.datac(\cpu|rf|register[2][26]~q ),
	.datad(\cpu|rf|qa[4]~66_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[26]~550_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[26]~550 .lut_mask = 16'hFA44;
defparam \cpu|rf|qa[26]~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y62_N17
dffeas \cpu|rf|register[6][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[26]~51_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y62_N11
dffeas \cpu|rf|register[5][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[26]~51_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y62_N10
cycloneiv_lcell_comb \cpu|rf|qa[26]~548 (
// Equation(s):
// \cpu|rf|qa[26]~548_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|register[5][26]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|rf|register[4][26]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|register[4][26]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[5][26]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[26]~548_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[26]~548 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qa[26]~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y62_N16
cycloneiv_lcell_comb \cpu|rf|qa[26]~549 (
// Equation(s):
// \cpu|rf|qa[26]~549_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[26]~548_combout  & (\cpu|rf|register[7][26]~q )) # (!\cpu|rf|qa[26]~548_combout  & ((\cpu|rf|register[6][26]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[26]~548_combout ))))

	.dataa(\cpu|rf|register[7][26]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[6][26]~q ),
	.datad(\cpu|rf|qa[26]~548_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[26]~549_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[26]~549 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[26]~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y59_N4
cycloneiv_lcell_comb \cpu|rf|qa[26]~551 (
// Equation(s):
// \cpu|rf|qa[26]~551_combout  = (\cpu|rf|qa[4]~69_combout  & ((\cpu|rf|qa[26]~550_combout  & (\cpu|rf|register[3][26]~q )) # (!\cpu|rf|qa[26]~550_combout  & ((\cpu|rf|qa[26]~549_combout ))))) # (!\cpu|rf|qa[4]~69_combout  & (((\cpu|rf|qa[26]~550_combout 
// ))))

	.dataa(\cpu|rf|register[3][26]~q ),
	.datab(\cpu|rf|qa[4]~69_combout ),
	.datac(\cpu|rf|qa[26]~550_combout ),
	.datad(\cpu|rf|qa[26]~549_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[26]~551_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[26]~551 .lut_mask = 16'hBCB0;
defparam \cpu|rf|qa[26]~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y55_N1
dffeas \cpu|rf|register[22][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[26]~51_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y55_N19
dffeas \cpu|rf|register[30][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[26]~51_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y55_N29
dffeas \cpu|rf|register[18][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[26]~51_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y55_N28
cycloneiv_lcell_comb \cpu|rf|qa[26]~538 (
// Equation(s):
// \cpu|rf|qa[26]~538_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[26][26]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (((\cpu|rf|register[18][26]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|rf|register[26][26]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[18][26]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[26]~538_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[26]~538 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qa[26]~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y55_N18
cycloneiv_lcell_comb \cpu|rf|qa[26]~539 (
// Equation(s):
// \cpu|rf|qa[26]~539_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[26]~538_combout  & ((\cpu|rf|register[30][26]~q ))) # (!\cpu|rf|qa[26]~538_combout  & (\cpu|rf|register[22][26]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[26]~538_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[22][26]~q ),
	.datac(\cpu|rf|register[30][26]~q ),
	.datad(\cpu|rf|qa[26]~538_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[26]~539_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[26]~539 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[26]~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y63_N13
dffeas \cpu|rf|register[25][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[26]~51_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y62_N9
dffeas \cpu|rf|register[29][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[26]~51_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y62_N7
dffeas \cpu|rf|register[17][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[26]~51_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y62_N6
cycloneiv_lcell_comb \cpu|rf|qa[26]~540 (
// Equation(s):
// \cpu|rf|qa[26]~540_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[21][26]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[17][26]~q )))))

	.dataa(\cpu|rf|register[21][26]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[17][26]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[26]~540_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[26]~540 .lut_mask = 16'hEE30;
defparam \cpu|rf|qa[26]~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y62_N8
cycloneiv_lcell_comb \cpu|rf|qa[26]~541 (
// Equation(s):
// \cpu|rf|qa[26]~541_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[26]~540_combout  & ((\cpu|rf|register[29][26]~q ))) # (!\cpu|rf|qa[26]~540_combout  & (\cpu|rf|register[25][26]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[26]~540_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[25][26]~q ),
	.datac(\cpu|rf|register[29][26]~q ),
	.datad(\cpu|rf|qa[26]~540_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[26]~541_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[26]~541 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[26]~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y63_N5
dffeas \cpu|rf|register[28][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[26]~51_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y60_N25
dffeas \cpu|rf|register[24][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[26]~51_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y60_N15
dffeas \cpu|rf|register[16][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[26]~51_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y60_N14
cycloneiv_lcell_comb \cpu|rf|qa[26]~542 (
// Equation(s):
// \cpu|rf|qa[26]~542_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[24][26]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[16][26]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[24][26]~q ),
	.datac(\cpu|rf|register[16][26]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[26]~542_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[26]~542 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[26]~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y63_N4
cycloneiv_lcell_comb \cpu|rf|qa[26]~543 (
// Equation(s):
// \cpu|rf|qa[26]~543_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[26]~542_combout  & ((\cpu|rf|register[28][26]~q ))) # (!\cpu|rf|qa[26]~542_combout  & (\cpu|rf|register[20][26]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[26]~542_combout ))))

	.dataa(\cpu|rf|register[20][26]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[28][26]~q ),
	.datad(\cpu|rf|qa[26]~542_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[26]~543_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[26]~543 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[26]~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y62_N0
cycloneiv_lcell_comb \cpu|rf|qa[26]~544 (
// Equation(s):
// \cpu|rf|qa[26]~544_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\imem|irom|altsyncram_component|auto_generated|q_a [22]) # ((\cpu|rf|qa[26]~541_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[26]~543_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|qa[26]~541_combout ),
	.datad(\cpu|rf|qa[26]~543_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[26]~544_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[26]~544 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qa[26]~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y62_N22
cycloneiv_lcell_comb \cpu|rf|qa[26]~547 (
// Equation(s):
// \cpu|rf|qa[26]~547_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[26]~544_combout  & (\cpu|rf|qa[26]~546_combout )) # (!\cpu|rf|qa[26]~544_combout  & ((\cpu|rf|qa[26]~539_combout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[26]~544_combout ))))

	.dataa(\cpu|rf|qa[26]~546_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|qa[26]~539_combout ),
	.datad(\cpu|rf|qa[26]~544_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[26]~547_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[26]~547 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[26]~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y59_N18
cycloneiv_lcell_comb \cpu|rf|qa[26]~552 (
// Equation(s):
// \cpu|rf|qa[26]~552_combout  = (\cpu|rf|qa[4]~62_combout  & ((\cpu|rf|qa[4]~65_combout ) # ((\cpu|rf|qa[26]~547_combout )))) # (!\cpu|rf|qa[4]~62_combout  & (!\cpu|rf|qa[4]~65_combout  & (\cpu|rf|qa[26]~551_combout )))

	.dataa(\cpu|rf|qa[4]~62_combout ),
	.datab(\cpu|rf|qa[4]~65_combout ),
	.datac(\cpu|rf|qa[26]~551_combout ),
	.datad(\cpu|rf|qa[26]~547_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[26]~552_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[26]~552 .lut_mask = 16'hBA98;
defparam \cpu|rf|qa[26]~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y59_N28
cycloneiv_lcell_comb \cpu|rf|qa[26]~555 (
// Equation(s):
// \cpu|rf|qa[26]~555_combout  = (\cpu|rf|qa[4]~65_combout  & ((\cpu|rf|qa[26]~552_combout  & (\cpu|rf|qa[26]~554_combout )) # (!\cpu|rf|qa[26]~552_combout  & ((\cpu|rf|qa[26]~537_combout ))))) # (!\cpu|rf|qa[4]~65_combout  & (((\cpu|rf|qa[26]~552_combout 
// ))))

	.dataa(\cpu|rf|qa[26]~554_combout ),
	.datab(\cpu|rf|qa[4]~65_combout ),
	.datac(\cpu|rf|qa[26]~537_combout ),
	.datad(\cpu|rf|qa[26]~552_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[26]~555_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[26]~555 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[26]~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N6
cycloneiv_lcell_comb \cpu|alu_a|y[26]~27 (
// Equation(s):
// \cpu|alu_a|y[26]~27_combout  = (\cpu|rf|qa[26]~555_combout  & \cpu|alu_a|y[0]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|rf|qa[26]~555_combout ),
	.datad(\cpu|alu_a|y[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[26]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[26]~27 .lut_mask = 16'hF000;
defparam \cpu|alu_a|y[26]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y58_N0
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~87 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~87_combout  = (\cpu|al_unit|ShiftLeft0~7_combout ) # (\cpu|al_unit|ShiftLeft0~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|al_unit|ShiftLeft0~7_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~87_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~87 .lut_mask = 16'hFFF0;
defparam \cpu|al_unit|ShiftLeft0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y56_N22
cycloneiv_lcell_comb \cpu|al_unit|Mux7~8 (
// Equation(s):
// \cpu|al_unit|Mux7~8_combout  = (!\cpu|alu_a|y[3]~5_combout  & (!\cpu|al_unit|ShiftLeft0~87_combout  & (!\cpu|alu_a|y[4]~2_combout  & !\cpu|al_unit|ShiftLeft0~6_combout )))

	.dataa(\cpu|alu_a|y[3]~5_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~87_combout ),
	.datac(\cpu|alu_a|y[4]~2_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~6_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux7~8 .lut_mask = 16'h0001;
defparam \cpu|al_unit|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y56_N14
cycloneiv_lcell_comb \cpu|al_unit|Mux6~11 (
// Equation(s):
// \cpu|al_unit|Mux6~11_combout  = (\cpu|al_unit|ShiftLeft0~18_combout  & ((\cpu|al_unit|Mux7~8_combout  & ((\cpu|al_unit|ShiftRight1~21_combout ))) # (!\cpu|al_unit|Mux7~8_combout  & (\cpu|rf|qb[31]~85_combout ))))

	.dataa(\cpu|rf|qb[31]~85_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datac(\cpu|al_unit|Mux7~8_combout ),
	.datad(\cpu|al_unit|ShiftRight1~21_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux6~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux6~11 .lut_mask = 16'hC808;
defparam \cpu|al_unit|Mux6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y55_N20
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~96 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~96_combout  = (\cpu|al_unit|ShiftRight0~46_combout  & !\cpu|alu_a|y[3]~5_combout )

	.dataa(\cpu|al_unit|ShiftRight0~46_combout ),
	.datab(gnd),
	.datac(\cpu|alu_a|y[3]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~96_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~96 .lut_mask = 16'h0A0A;
defparam \cpu|al_unit|ShiftRight0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y59_N11
dffeas \cpu|rf|register[10][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[25]~49_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y59_N4
cycloneiv_lcell_comb \cpu|rf|register[9][25]~feeder (
// Equation(s):
// \cpu|rf|register[9][25]~feeder_combout  = \cpu|link|y[25]~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[25]~49_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[9][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[9][25]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[9][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y59_N5
dffeas \cpu|rf|register[9][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[9][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y64_N17
dffeas \cpu|rf|register[8][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[25]~49_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y59_N6
cycloneiv_lcell_comb \cpu|rf|qb[25]~447 (
// Equation(s):
// \cpu|rf|qb[25]~447_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[9][25]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[8][25]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[9][25]~q ),
	.datac(\cpu|rf|register[8][25]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[25]~447_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[25]~447 .lut_mask = 16'hEE50;
defparam \cpu|rf|qb[25]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y59_N10
cycloneiv_lcell_comb \cpu|rf|qb[25]~448 (
// Equation(s):
// \cpu|rf|qb[25]~448_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[25]~447_combout  & (\cpu|rf|register[11][25]~q )) # (!\cpu|rf|qb[25]~447_combout  & ((\cpu|rf|register[10][25]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[25]~447_combout ))))

	.dataa(\cpu|rf|register[11][25]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|register[10][25]~q ),
	.datad(\cpu|rf|qb[25]~447_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[25]~448_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[25]~448 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[25]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y64_N8
cycloneiv_lcell_comb \cpu|rf|register[21][25]~feeder (
// Equation(s):
// \cpu|rf|register[21][25]~feeder_combout  = \cpu|link|y[25]~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[25]~49_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[21][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[21][25]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[21][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y64_N9
dffeas \cpu|rf|register[21][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[21][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y63_N3
dffeas \cpu|rf|register[17][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[25]~49_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y63_N2
cycloneiv_lcell_comb \cpu|rf|qb[25]~449 (
// Equation(s):
// \cpu|rf|qb[25]~449_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[21][25]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[17][25]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[21][25]~q ),
	.datac(\cpu|rf|register[17][25]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[25]~449_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[25]~449 .lut_mask = 16'hEE50;
defparam \cpu|rf|qb[25]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y63_N0
cycloneiv_lcell_comb \cpu|rf|qb[25]~450 (
// Equation(s):
// \cpu|rf|qb[25]~450_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[25]~449_combout  & ((\cpu|rf|register[29][25]~q ))) # (!\cpu|rf|qb[25]~449_combout  & (\cpu|rf|register[25][25]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[25]~449_combout ))))

	.dataa(\cpu|rf|register[25][25]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[29][25]~q ),
	.datad(\cpu|rf|qb[25]~449_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[25]~450_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[25]~450 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[25]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y62_N30
cycloneiv_lcell_comb \cpu|rf|register[22][25]~feeder (
// Equation(s):
// \cpu|rf|register[22][25]~feeder_combout  = \cpu|link|y[25]~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[25]~49_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[22][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[22][25]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[22][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y62_N31
dffeas \cpu|rf|register[22][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[22][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y62_N9
dffeas \cpu|rf|register[18][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[25]~49_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y62_N8
cycloneiv_lcell_comb \cpu|rf|qb[25]~451 (
// Equation(s):
// \cpu|rf|qb[25]~451_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[26][25]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (((\cpu|rf|register[18][25]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|register[26][25]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[18][25]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[25]~451_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[25]~451 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qb[25]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y62_N6
cycloneiv_lcell_comb \cpu|rf|qb[25]~452 (
// Equation(s):
// \cpu|rf|qb[25]~452_combout  = (\cpu|rf|qb[25]~451_combout  & ((\cpu|rf|register[30][25]~q ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\cpu|rf|qb[25]~451_combout  & (((\cpu|rf|register[22][25]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|register[30][25]~q ),
	.datab(\cpu|rf|register[22][25]~q ),
	.datac(\cpu|rf|qb[25]~451_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[25]~452_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[25]~452 .lut_mask = 16'hACF0;
defparam \cpu|rf|qb[25]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y62_N24
cycloneiv_lcell_comb \cpu|rf|qb[25]~455 (
// Equation(s):
// \cpu|rf|qb[25]~455_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[25]~452_combout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[25]~454_combout ))))

	.dataa(\cpu|rf|qb[25]~454_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|qb[25]~452_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[25]~455_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[25]~455 .lut_mask = 16'hFC22;
defparam \cpu|rf|qb[25]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y62_N6
cycloneiv_lcell_comb \cpu|rf|qb[25]~458 (
// Equation(s):
// \cpu|rf|qb[25]~458_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[25]~455_combout  & (\cpu|rf|qb[25]~457_combout )) # (!\cpu|rf|qb[25]~455_combout  & ((\cpu|rf|qb[25]~450_combout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[25]~455_combout ))))

	.dataa(\cpu|rf|qb[25]~457_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|qb[25]~450_combout ),
	.datad(\cpu|rf|qb[25]~455_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[25]~458_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[25]~458 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[25]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y62_N8
cycloneiv_lcell_comb \cpu|rf|qb[25]~463 (
// Equation(s):
// \cpu|rf|qb[25]~463_combout  = (\cpu|rf|qb[2]~64_combout  & (((\cpu|rf|qb[2]~75_combout )))) # (!\cpu|rf|qb[2]~64_combout  & ((\cpu|rf|qb[2]~75_combout  & ((\cpu|rf|qb[25]~458_combout ))) # (!\cpu|rf|qb[2]~75_combout  & (\cpu|rf|qb[25]~462_combout ))))

	.dataa(\cpu|rf|qb[25]~462_combout ),
	.datab(\cpu|rf|qb[2]~64_combout ),
	.datac(\cpu|rf|qb[2]~75_combout ),
	.datad(\cpu|rf|qb[25]~458_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[25]~463_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[25]~463 .lut_mask = 16'hF2C2;
defparam \cpu|rf|qb[25]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y62_N22
cycloneiv_lcell_comb \cpu|rf|qb[25]~466 (
// Equation(s):
// \cpu|rf|qb[25]~466_combout  = (\cpu|rf|qb[2]~64_combout  & ((\cpu|rf|qb[25]~463_combout  & (\cpu|rf|qb[25]~465_combout )) # (!\cpu|rf|qb[25]~463_combout  & ((\cpu|rf|qb[25]~448_combout ))))) # (!\cpu|rf|qb[2]~64_combout  & (((\cpu|rf|qb[25]~463_combout 
// ))))

	.dataa(\cpu|rf|qb[25]~465_combout ),
	.datab(\cpu|rf|qb[2]~64_combout ),
	.datac(\cpu|rf|qb[25]~448_combout ),
	.datad(\cpu|rf|qb[25]~463_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[25]~466_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[25]~466 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[25]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y56_N10
cycloneiv_lcell_comb \cpu|rf|qb[25]~714 (
// Equation(s):
// \cpu|rf|qb[25]~714_combout  = (\cpu|rf|qb[25]~466_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(gnd),
	.datab(\cpu|rf|qb[25]~466_combout ),
	.datac(\cpu|rf|Equal1~0_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|rf|qb[25]~714_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[25]~714 .lut_mask = 16'hCC0C;
defparam \cpu|rf|qb[25]~714 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y56_N28
cycloneiv_lcell_comb \cpu|al_unit|s~38 (
// Equation(s):
// \cpu|al_unit|s~38_combout  = \cpu|alu_a|y[25]~26_combout  $ (((\cpu|al_unit|ShiftRight0~6_combout ) # ((!\cpu|cu|aluimm~2_combout  & \cpu|rf|qb[25]~714_combout ))))

	.dataa(\cpu|alu_a|y[25]~26_combout ),
	.datab(\cpu|al_unit|ShiftRight0~6_combout ),
	.datac(\cpu|cu|aluimm~2_combout ),
	.datad(\cpu|rf|qb[25]~714_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~38 .lut_mask = 16'h6566;
defparam \cpu|al_unit|s~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y55_N28
cycloneiv_lcell_comb \cpu|al_unit|Mux6~7 (
// Equation(s):
// \cpu|al_unit|Mux6~7_combout  = (\cpu|cu|aluc[0]~5_combout  & (((\cpu|cu|aluc[2]~3_combout )))) # (!\cpu|cu|aluc[0]~5_combout  & ((\cpu|cu|aluc[2]~3_combout  & ((\cpu|al_unit|s~38_combout ))) # (!\cpu|cu|aluc[2]~3_combout  & (\cpu|alu_b|y[9]~11_combout 
// ))))

	.dataa(\cpu|alu_b|y[9]~11_combout ),
	.datab(\cpu|cu|aluc[0]~5_combout ),
	.datac(\cpu|cu|aluc[2]~3_combout ),
	.datad(\cpu|al_unit|s~38_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux6~7 .lut_mask = 16'hF2C2;
defparam \cpu|al_unit|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y62_N18
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~80 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~80_combout  = (\cpu|alu_a|y[0]~1_combout  & (!\cpu|cu|aluimm~2_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout ))))

	.dataa(\cpu|rf|Equal1~0_combout ),
	.datab(\cpu|alu_a|y[0]~1_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datad(\cpu|cu|aluimm~2_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~80_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~80 .lut_mask = 16'h00C4;
defparam \cpu|al_unit|ShiftRight1~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y58_N25
dffeas \cpu|rf|register[19][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[20]~39_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y59_N15
dffeas \cpu|rf|register[23][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[20]~39_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y59_N14
cycloneiv_lcell_comb \cpu|rf|qb[20]~614 (
// Equation(s):
// \cpu|rf|qb[20]~614_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[23][20]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[19][20]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[19][20]~q ),
	.datac(\cpu|rf|register[23][20]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[20]~614_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[20]~614 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[20]~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y59_N21
dffeas \cpu|rf|register[27][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[20]~39_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y58_N23
dffeas \cpu|rf|register[31][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[20]~39_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y59_N20
cycloneiv_lcell_comb \cpu|rf|qb[20]~615 (
// Equation(s):
// \cpu|rf|qb[20]~615_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[20]~614_combout  & ((\cpu|rf|register[31][20]~q ))) # (!\cpu|rf|qb[20]~614_combout  & (\cpu|rf|register[27][20]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|qb[20]~614_combout ))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|qb[20]~614_combout ),
	.datac(\cpu|rf|register[27][20]~q ),
	.datad(\cpu|rf|register[31][20]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[20]~615_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[20]~615 .lut_mask = 16'hEC64;
defparam \cpu|rf|qb[20]~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y55_N13
dffeas \cpu|rf|register[18][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[20]~39_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y55_N3
dffeas \cpu|rf|register[26][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[20]~39_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y55_N2
cycloneiv_lcell_comb \cpu|rf|qb[20]~607 (
// Equation(s):
// \cpu|rf|qb[20]~607_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[26][20]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[18][20]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[18][20]~q ),
	.datac(\cpu|rf|register[26][20]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[20]~607_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[20]~607 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[20]~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y55_N9
dffeas \cpu|rf|register[22][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[20]~39_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y55_N11
dffeas \cpu|rf|register[30][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[20]~39_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y55_N8
cycloneiv_lcell_comb \cpu|rf|qb[20]~608 (
// Equation(s):
// \cpu|rf|qb[20]~608_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[20]~607_combout  & ((\cpu|rf|register[30][20]~q ))) # (!\cpu|rf|qb[20]~607_combout  & (\cpu|rf|register[22][20]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|qb[20]~607_combout ))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|qb[20]~607_combout ),
	.datac(\cpu|rf|register[22][20]~q ),
	.datad(\cpu|rf|register[30][20]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[20]~608_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[20]~608 .lut_mask = 16'hEC64;
defparam \cpu|rf|qb[20]~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y59_N18
cycloneiv_lcell_comb \cpu|rf|qb[20]~616 (
// Equation(s):
// \cpu|rf|qb[20]~616_combout  = (\cpu|rf|qb[20]~613_combout  & ((\cpu|rf|qb[20]~615_combout ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\cpu|rf|qb[20]~613_combout  & (((\cpu|rf|qb[20]~608_combout  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|qb[20]~613_combout ),
	.datab(\cpu|rf|qb[20]~615_combout ),
	.datac(\cpu|rf|qb[20]~608_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[20]~616_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[20]~616 .lut_mask = 16'hD8AA;
defparam \cpu|rf|qb[20]~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N2
cycloneiv_lcell_comb \cpu|rf|register[15][20]~feeder (
// Equation(s):
// \cpu|rf|register[15][20]~feeder_combout  = \cpu|link|y[20]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[20]~39_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[15][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[15][20]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[15][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y55_N3
dffeas \cpu|rf|register[15][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[15][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y57_N26
cycloneiv_lcell_comb \cpu|rf|qb[20]~625 (
// Equation(s):
// \cpu|rf|qb[20]~625_combout  = (\cpu|rf|qb[20]~624_combout  & (((\cpu|rf|register[15][20]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17]))) # (!\cpu|rf|qb[20]~624_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|rf|register[14][20]~q )))

	.dataa(\cpu|rf|qb[20]~624_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|register[14][20]~q ),
	.datad(\cpu|rf|register[15][20]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[20]~625_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[20]~625 .lut_mask = 16'hEA62;
defparam \cpu|rf|qb[20]~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y59_N26
cycloneiv_lcell_comb \cpu|rf|qb[20]~626 (
// Equation(s):
// \cpu|rf|qb[20]~626_combout  = (\cpu|rf|qb[20]~623_combout  & (((\cpu|rf|qb[20]~625_combout ) # (!\cpu|rf|qb[2]~75_combout )))) # (!\cpu|rf|qb[20]~623_combout  & (\cpu|rf|qb[20]~616_combout  & (\cpu|rf|qb[2]~75_combout )))

	.dataa(\cpu|rf|qb[20]~623_combout ),
	.datab(\cpu|rf|qb[20]~616_combout ),
	.datac(\cpu|rf|qb[2]~75_combout ),
	.datad(\cpu|rf|qb[20]~625_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[20]~626_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[20]~626 .lut_mask = 16'hEA4A;
defparam \cpu|rf|qb[20]~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y62_N16
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~98 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~98_combout  = (\cpu|al_unit|ShiftRight1~80_combout  & ((\cpu|alu_a|y[1]~4_combout  & (\cpu|rf|qb[18]~706_combout )) # (!\cpu|alu_a|y[1]~4_combout  & ((\cpu|rf|qb[20]~626_combout )))))

	.dataa(\cpu|alu_a|y[1]~4_combout ),
	.datab(\cpu|al_unit|ShiftRight1~80_combout ),
	.datac(\cpu|rf|qb[18]~706_combout ),
	.datad(\cpu|rf|qb[20]~626_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~98_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~98 .lut_mask = 16'hC480;
defparam \cpu|al_unit|ShiftLeft0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y62_N14
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~127 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~127_combout  = (\cpu|al_unit|ShiftRight0~6_combout ) # ((\cpu|al_unit|ShiftLeft0~98_combout ) # ((\cpu|al_unit|ShiftLeft0~126_combout  & !\cpu|alu_a|y[0]~1_combout )))

	.dataa(\cpu|al_unit|ShiftLeft0~126_combout ),
	.datab(\cpu|alu_a|y[0]~1_combout ),
	.datac(\cpu|al_unit|ShiftRight0~6_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~98_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~127_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~127 .lut_mask = 16'hFFF2;
defparam \cpu|al_unit|ShiftLeft0~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y62_N26
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~116 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~116_combout  = (\cpu|al_unit|ShiftRight1~80_combout  & ((\cpu|alu_a|y[1]~4_combout  & (\cpu|rf|qb[22]~586_combout )) # (!\cpu|alu_a|y[1]~4_combout  & ((\cpu|rf|qb[24]~486_combout )))))

	.dataa(\cpu|rf|qb[22]~586_combout ),
	.datab(\cpu|al_unit|ShiftRight1~80_combout ),
	.datac(\cpu|alu_a|y[1]~4_combout ),
	.datad(\cpu|rf|qb[24]~486_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~116_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~116 .lut_mask = 16'h8C80;
defparam \cpu|al_unit|ShiftLeft0~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y54_N26
cycloneiv_lcell_comb \cpu|link|y[23]~44 (
// Equation(s):
// \cpu|link|y[23]~44_combout  = (\cpu|al_unit|Mux8~7_combout  & ((\cpu|link|y[5]~0_combout ) # ((\cpu|cu|jal~0_combout  & \cpu|pcplus4|p4[23]~42_combout )))) # (!\cpu|al_unit|Mux8~7_combout  & (((\cpu|cu|jal~0_combout  & \cpu|pcplus4|p4[23]~42_combout ))))

	.dataa(\cpu|al_unit|Mux8~7_combout ),
	.datab(\cpu|link|y[5]~0_combout ),
	.datac(\cpu|cu|jal~0_combout ),
	.datad(\cpu|pcplus4|p4[23]~42_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[23]~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[23]~44 .lut_mask = 16'hF888;
defparam \cpu|link|y[23]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y60_N20
cycloneiv_lcell_comb \cpu|rf|qb[19]~732 (
// Equation(s):
// \cpu|rf|qb[19]~732_combout  = (\cpu|rf|qb[19]~686_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(\cpu|rf|qb[19]~686_combout ),
	.datab(gnd),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datad(\cpu|rf|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[19]~732_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[19]~732 .lut_mask = 16'hA0AA;
defparam \cpu|rf|qb[19]~732 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y60_N30
cycloneiv_lcell_comb \cpu|rf|qb[20]~711 (
// Equation(s):
// \cpu|rf|qb[20]~711_combout  = (\cpu|rf|qb[20]~626_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(gnd),
	.datab(\cpu|rf|qb[20]~626_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datad(\cpu|rf|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[20]~711_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[20]~711 .lut_mask = 16'hC0CC;
defparam \cpu|rf|qb[20]~711 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y57_N15
dffeas \cpu|rf|register[12][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~41_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y57_N25
dffeas \cpu|rf|register[14][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~41_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y57_N24
cycloneiv_lcell_comb \cpu|rf|qa[21]~453 (
// Equation(s):
// \cpu|rf|qa[21]~453_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|register[14][21]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (\cpu|rf|register[12][21]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[12][21]~q ),
	.datac(\cpu|rf|register[14][21]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[21]~453_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[21]~453 .lut_mask = 16'hAAE4;
defparam \cpu|rf|qa[21]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y57_N6
cycloneiv_lcell_comb \cpu|rf|qa[21]~454 (
// Equation(s):
// \cpu|rf|qa[21]~454_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[21]~453_combout  & (\cpu|rf|register[15][21]~q )) # (!\cpu|rf|qa[21]~453_combout  & ((\cpu|rf|register[13][21]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[21]~453_combout ))))

	.dataa(\cpu|rf|register[15][21]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[13][21]~q ),
	.datad(\cpu|rf|qa[21]~453_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[21]~454_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[21]~454 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[21]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y63_N5
dffeas \cpu|rf|register[29][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~41_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y63_N29
dffeas \cpu|rf|register[25][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~41_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y63_N28
cycloneiv_lcell_comb \cpu|rf|qa[21]~437 (
// Equation(s):
// \cpu|rf|qa[21]~437_combout  = (\cpu|rf|qa[21]~436_combout  & ((\cpu|rf|register[29][21]~q ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\cpu|rf|qa[21]~436_combout  & (((\cpu|rf|register[25][21]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\cpu|rf|qa[21]~436_combout ),
	.datab(\cpu|rf|register[29][21]~q ),
	.datac(\cpu|rf|register[25][21]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[21]~437_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[21]~437 .lut_mask = 16'hD8AA;
defparam \cpu|rf|qa[21]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y64_N23
dffeas \cpu|rf|register[27][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~41_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y64_N25
dffeas \cpu|rf|register[19][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~41_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y64_N23
dffeas \cpu|rf|register[23][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~41_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y64_N22
cycloneiv_lcell_comb \cpu|rf|qa[21]~443 (
// Equation(s):
// \cpu|rf|qa[21]~443_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[23][21]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[19][21]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[19][21]~q ),
	.datac(\cpu|rf|register[23][21]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[21]~443_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[21]~443 .lut_mask = 16'hFA44;
defparam \cpu|rf|qa[21]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y64_N22
cycloneiv_lcell_comb \cpu|rf|qa[21]~444 (
// Equation(s):
// \cpu|rf|qa[21]~444_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[21]~443_combout  & (\cpu|rf|register[31][21]~q )) # (!\cpu|rf|qa[21]~443_combout  & ((\cpu|rf|register[27][21]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[21]~443_combout ))))

	.dataa(\cpu|rf|register[31][21]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[27][21]~q ),
	.datad(\cpu|rf|qa[21]~443_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[21]~444_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[21]~444 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[21]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y63_N18
cycloneiv_lcell_comb \cpu|rf|register[20][21]~feeder (
// Equation(s):
// \cpu|rf|register[20][21]~feeder_combout  = \cpu|link|y[21]~41_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[21]~41_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[20][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[20][21]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[20][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y63_N19
dffeas \cpu|rf|register[20][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[20][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y66_N3
dffeas \cpu|rf|register[28][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~41_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y63_N21
dffeas \cpu|rf|register[24][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~41_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y66_N29
dffeas \cpu|rf|register[16][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~41_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y63_N20
cycloneiv_lcell_comb \cpu|rf|qa[21]~440 (
// Equation(s):
// \cpu|rf|qa[21]~440_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\imem|irom|altsyncram_component|auto_generated|q_a [24])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[24][21]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[16][21]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[24][21]~q ),
	.datad(\cpu|rf|register[16][21]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qa[21]~440_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[21]~440 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qa[21]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y63_N24
cycloneiv_lcell_comb \cpu|rf|qa[21]~441 (
// Equation(s):
// \cpu|rf|qa[21]~441_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[21]~440_combout  & ((\cpu|rf|register[28][21]~q ))) # (!\cpu|rf|qa[21]~440_combout  & (\cpu|rf|register[20][21]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[21]~440_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[20][21]~q ),
	.datac(\cpu|rf|register[28][21]~q ),
	.datad(\cpu|rf|qa[21]~440_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[21]~441_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[21]~441 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[21]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y59_N15
dffeas \cpu|rf|register[30][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~41_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y63_N17
dffeas \cpu|rf|register[22][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~41_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y64_N5
dffeas \cpu|rf|register[26][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~41_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y59_N21
dffeas \cpu|rf|register[18][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~41_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y64_N4
cycloneiv_lcell_comb \cpu|rf|qa[21]~438 (
// Equation(s):
// \cpu|rf|qa[21]~438_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\imem|irom|altsyncram_component|auto_generated|q_a [23]) # ((\cpu|rf|register[26][21]~q )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[18][21]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[26][21]~q ),
	.datad(\cpu|rf|register[18][21]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qa[21]~438_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[21]~438 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qa[21]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y63_N16
cycloneiv_lcell_comb \cpu|rf|qa[21]~439 (
// Equation(s):
// \cpu|rf|qa[21]~439_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[21]~438_combout  & (\cpu|rf|register[30][21]~q )) # (!\cpu|rf|qa[21]~438_combout  & ((\cpu|rf|register[22][21]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[21]~438_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[30][21]~q ),
	.datac(\cpu|rf|register[22][21]~q ),
	.datad(\cpu|rf|qa[21]~438_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[21]~439_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[21]~439 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[21]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y63_N2
cycloneiv_lcell_comb \cpu|rf|qa[21]~442 (
// Equation(s):
// \cpu|rf|qa[21]~442_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\imem|irom|altsyncram_component|auto_generated|q_a [21]) # (\cpu|rf|qa[21]~439_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (\cpu|rf|qa[21]~441_combout  & (!\imem|irom|altsyncram_component|auto_generated|q_a [21])))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|qa[21]~441_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(\cpu|rf|qa[21]~439_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[21]~442_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[21]~442 .lut_mask = 16'hAEA4;
defparam \cpu|rf|qa[21]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y63_N8
cycloneiv_lcell_comb \cpu|rf|qa[21]~445 (
// Equation(s):
// \cpu|rf|qa[21]~445_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[21]~442_combout  & ((\cpu|rf|qa[21]~444_combout ))) # (!\cpu|rf|qa[21]~442_combout  & (\cpu|rf|qa[21]~437_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[21]~442_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|qa[21]~437_combout ),
	.datac(\cpu|rf|qa[21]~444_combout ),
	.datad(\cpu|rf|qa[21]~442_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[21]~445_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[21]~445 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[21]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y61_N24
cycloneiv_lcell_comb \cpu|rf|qa[21]~455 (
// Equation(s):
// \cpu|rf|qa[21]~455_combout  = (\cpu|rf|qa[21]~452_combout  & (((\cpu|rf|qa[21]~454_combout )) # (!\cpu|rf|qa[4]~62_combout ))) # (!\cpu|rf|qa[21]~452_combout  & (\cpu|rf|qa[4]~62_combout  & ((\cpu|rf|qa[21]~445_combout ))))

	.dataa(\cpu|rf|qa[21]~452_combout ),
	.datab(\cpu|rf|qa[4]~62_combout ),
	.datac(\cpu|rf|qa[21]~454_combout ),
	.datad(\cpu|rf|qa[21]~445_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[21]~455_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[21]~455 .lut_mask = 16'hE6A2;
defparam \cpu|rf|qa[21]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y61_N28
cycloneiv_lcell_comb \cpu|alu_a|y[21]~22 (
// Equation(s):
// \cpu|alu_a|y[21]~22_combout  = (\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[21]~455_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|alu_a|y[0]~0_combout ),
	.datad(\cpu|rf|qa[21]~455_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[21]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[21]~22 .lut_mask = 16'hF000;
defparam \cpu|alu_a|y[21]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y60_N20
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~57 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~57_combout  = (!\cpu|alu_a|y[2]~3_combout  & !\cpu|alu_a|y[1]~4_combout )

	.dataa(\cpu|alu_a|y[2]~3_combout ),
	.datab(gnd),
	.datac(\cpu|alu_a|y[1]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~57 .lut_mask = 16'h0505;
defparam \cpu|al_unit|ShiftRight1~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y60_N22
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~58 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~58_combout  = (\cpu|alu_a|y[3]~5_combout  & ((\cpu|al_unit|ShiftRight1~57_combout  & ((\cpu|al_unit|ShiftRight1~18_combout ))) # (!\cpu|al_unit|ShiftRight1~57_combout  & (\cpu|rf|qb[31]~85_combout ))))

	.dataa(\cpu|rf|qb[31]~85_combout ),
	.datab(\cpu|al_unit|ShiftRight1~57_combout ),
	.datac(\cpu|al_unit|ShiftRight1~18_combout ),
	.datad(\cpu|alu_a|y[3]~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~58 .lut_mask = 16'hE200;
defparam \cpu|al_unit|ShiftRight1~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y58_N8
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~33 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~33_combout  = (\cpu|alu_a|y[0]~1_combout  & ((\cpu|rf|qb[24]~486_combout ))) # (!\cpu|alu_a|y[0]~1_combout  & (\cpu|rf|qb[23]~566_combout ))

	.dataa(gnd),
	.datab(\cpu|alu_a|y[0]~1_combout ),
	.datac(\cpu|rf|qb[23]~566_combout ),
	.datad(\cpu|rf|qb[24]~486_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~33 .lut_mask = 16'hFC30;
defparam \cpu|al_unit|ShiftRight0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y55_N8
cycloneiv_lcell_comb \cpu|link|y[22]~42 (
// Equation(s):
// \cpu|link|y[22]~42_combout  = (\cpu|al_unit|Mux9~10_combout  & ((\cpu|link|y[5]~0_combout ) # ((\cpu|pcplus4|p4[22]~40_combout  & \cpu|cu|jal~0_combout )))) # (!\cpu|al_unit|Mux9~10_combout  & (\cpu|pcplus4|p4[22]~40_combout  & (\cpu|cu|jal~0_combout )))

	.dataa(\cpu|al_unit|Mux9~10_combout ),
	.datab(\cpu|pcplus4|p4[22]~40_combout ),
	.datac(\cpu|cu|jal~0_combout ),
	.datad(\cpu|link|y[5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[22]~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[22]~42 .lut_mask = 16'hEAC0;
defparam \cpu|link|y[22]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y60_N8
cycloneiv_lcell_comb \cpu|rf|qb[22]~712 (
// Equation(s):
// \cpu|rf|qb[22]~712_combout  = (\cpu|rf|qb[22]~586_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(gnd),
	.datab(\cpu|rf|qb[22]~586_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datad(\cpu|rf|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[22]~712_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[22]~712 .lut_mask = 16'hC0CC;
defparam \cpu|rf|qb[22]~712 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y58_N14
cycloneiv_lcell_comb \cpu|rf|qb[23]~734 (
// Equation(s):
// \cpu|rf|qb[23]~734_combout  = (\cpu|rf|qb[23]~566_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datab(gnd),
	.datac(\cpu|rf|qb[23]~566_combout ),
	.datad(\cpu|rf|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[23]~734_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[23]~734 .lut_mask = 16'hA0F0;
defparam \cpu|rf|qb[23]~734 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y59_N6
cycloneiv_lcell_comb \cpu|rf|qb[24]~713 (
// Equation(s):
// \cpu|rf|qb[24]~713_combout  = (\cpu|rf|qb[24]~486_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(\cpu|rf|qb[24]~486_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datac(gnd),
	.datad(\cpu|rf|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[24]~713_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[24]~713 .lut_mask = 16'h88AA;
defparam \cpu|rf|qb[24]~713 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y60_N6
cycloneiv_lcell_comb \cpu|rf|qb[28]~735 (
// Equation(s):
// \cpu|rf|qb[28]~735_combout  = (\cpu|rf|qb[28]~546_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(\cpu|rf|qb[28]~546_combout ),
	.datab(gnd),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datad(\cpu|rf|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[28]~735_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[28]~735 .lut_mask = 16'hA0AA;
defparam \cpu|rf|qb[28]~735 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y59_N18
cycloneiv_lcell_comb \cpu|rf|qb[29]~736 (
// Equation(s):
// \cpu|rf|qb[29]~736_combout  = (\cpu|rf|qb[29]~526_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(\cpu|rf|qb[29]~526_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datac(gnd),
	.datad(\cpu|rf|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[29]~736_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[29]~736 .lut_mask = 16'h88AA;
defparam \cpu|rf|qb[29]~736 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y60_N26
cycloneiv_lcell_comb \cpu|rf|qb[30]~717 (
// Equation(s):
// \cpu|rf|qb[30]~717_combout  = (\cpu|rf|qb[30]~506_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(\cpu|rf|qb[30]~506_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datac(gnd),
	.datad(\cpu|rf|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[30]~717_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[30]~717 .lut_mask = 16'h88AA;
defparam \cpu|rf|qb[30]~717 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y59_N2
cycloneiv_lcell_comb \cpu|rf|qb[31]~737 (
// Equation(s):
// \cpu|rf|qb[31]~737_combout  = (\cpu|rf|qb[31]~85_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(\cpu|rf|qb[31]~85_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datac(gnd),
	.datad(\cpu|rf|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[31]~737_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[31]~737 .lut_mask = 16'h88AA;
defparam \cpu|rf|qb[31]~737 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y60_N0
cycloneiv_ram_block \dmem|dram|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\dmem|write_data_enable~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\dmem|dmem_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|rf|qb[31]~737_combout ,\cpu|rf|qb[30]~717_combout ,\cpu|rf|qb[29]~736_combout ,\cpu|rf|qb[28]~735_combout ,\cpu|rf|qb[27]~716_combout ,\cpu|rf|qb[26]~715_combout ,\cpu|rf|qb[25]~714_combout ,\cpu|rf|qb[24]~713_combout ,\cpu|rf|qb[23]~734_combout ,
\cpu|rf|qb[22]~712_combout ,\cpu|rf|qb[21]~733_combout ,\cpu|rf|qb[20]~711_combout ,\cpu|rf|qb[19]~732_combout ,\cpu|rf|qb[18]~710_combout ,\cpu|rf|qb[17]~731_combout ,\cpu|rf|qb[16]~709_combout ,\cpu|rf|qb[15]~708_combout ,\cpu|rf|qb[14]~707_combout }),
	.portaaddr({\cpu|al_unit|Mux25~9_combout ,\cpu|al_unit|Mux26~9_combout ,\cpu|al_unit|Mux27~9_combout ,\cpu|al_unit|Mux28~8_combout ,\cpu|al_unit|Mux29~17_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dmem|dram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_f6g1:auto_generated|ALTSYNCRAM";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 5;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 18;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 31;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 32;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 5;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 18;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X101_Y91_N8
cycloneiv_io_ibuf \in_port1[22]~input (
	.i(in_port1[22]),
	.ibar(gnd),
	.o(\in_port1[22]~input_o ));
// synopsys translate_off
defparam \in_port1[22]~input .bus_hold = "false";
defparam \in_port1[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X101_Y55_N3
dffeas \dmem|io_input_reg|in_reg1[22] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\in_port1[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg1[22] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg1[22] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X106_Y0_N8
cycloneiv_io_ibuf \in_port0[22]~input (
	.i(in_port0[22]),
	.ibar(gnd),
	.o(\in_port0[22]~input_o ));
// synopsys translate_off
defparam \in_port0[22]~input .bus_hold = "false";
defparam \in_port0[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X101_Y55_N17
dffeas \dmem|io_input_reg|in_reg0[22] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\in_port0[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg0 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg0[22] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg0[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y55_N16
cycloneiv_lcell_comb \dmem|io_input_reg|io_imput_mux2x32|Selector9~0 (
// Equation(s):
// \dmem|io_input_reg|io_imput_mux2x32|Selector9~0_combout  = (\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout  & ((\dmem|io_input_reg|in_reg1 [22]) # ((\dmem|io_input_reg|in_reg0 [22] & \dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout )))) # 
// (!\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout  & (((\dmem|io_input_reg|in_reg0 [22] & \dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout ))))

	.dataa(\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout ),
	.datab(\dmem|io_input_reg|in_reg1 [22]),
	.datac(\dmem|io_input_reg|in_reg0 [22]),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_imput_mux2x32|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector9~0 .lut_mask = 16'hF888;
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y55_N20
cycloneiv_lcell_comb \dmem|io_data_mux|y[22]~22 (
// Equation(s):
// \dmem|io_data_mux|y[22]~22_combout  = (\cpu|al_unit|Mux24~8_combout  & ((\dmem|io_input_reg|io_imput_mux2x32|Selector9~0_combout ))) # (!\cpu|al_unit|Mux24~8_combout  & (\dmem|dram|altsyncram_component|auto_generated|q_a [22]))

	.dataa(\cpu|al_unit|Mux24~8_combout ),
	.datab(gnd),
	.datac(\dmem|dram|altsyncram_component|auto_generated|q_a [22]),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Selector9~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[22]~22 .lut_mask = 16'hFA50;
defparam \dmem|io_data_mux|y[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y55_N4
cycloneiv_lcell_comb \cpu|link|y[22]~43 (
// Equation(s):
// \cpu|link|y[22]~43_combout  = (\cpu|link|y[22]~42_combout ) # ((\cpu|link|y[5]~2_combout  & \dmem|io_data_mux|y[22]~22_combout ))

	.dataa(gnd),
	.datab(\cpu|link|y[5]~2_combout ),
	.datac(\cpu|link|y[22]~42_combout ),
	.datad(\dmem|io_data_mux|y[22]~22_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[22]~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[22]~43 .lut_mask = 16'hFCF0;
defparam \cpu|link|y[22]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y57_N13
dffeas \cpu|rf|register[10][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[22]~43_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y59_N19
dffeas \cpu|rf|register[8][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[22]~43_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y59_N18
cycloneiv_lcell_comb \cpu|rf|qb[22]~577 (
// Equation(s):
// \cpu|rf|qb[22]~577_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[10][22]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (((\cpu|rf|register[8][22]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[10][22]~q ),
	.datac(\cpu|rf|register[8][22]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[22]~577_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[22]~577 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qb[22]~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y59_N1
dffeas \cpu|rf|register[11][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[22]~43_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y59_N0
cycloneiv_lcell_comb \cpu|rf|qb[22]~578 (
// Equation(s):
// \cpu|rf|qb[22]~578_combout  = (\cpu|rf|qb[22]~577_combout  & (((\cpu|rf|register[11][22]~q ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\cpu|rf|qb[22]~577_combout  & (\cpu|rf|register[9][22]~q  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|register[9][22]~q ),
	.datab(\cpu|rf|qb[22]~577_combout ),
	.datac(\cpu|rf|register[11][22]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[22]~578_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[22]~578 .lut_mask = 16'hE2CC;
defparam \cpu|rf|qb[22]~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y59_N0
cycloneiv_lcell_comb \cpu|rf|register[7][22]~feeder (
// Equation(s):
// \cpu|rf|register[7][22]~feeder_combout  = \cpu|link|y[22]~43_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[22]~43_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[7][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[7][22]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[7][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y59_N1
dffeas \cpu|rf|register[7][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[7][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y62_N7
dffeas \cpu|rf|register[5][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[22]~43_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y59_N8
cycloneiv_lcell_comb \cpu|rf|qb[22]~579 (
// Equation(s):
// \cpu|rf|qb[22]~579_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|register[5][22]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|rf|register[4][22]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|register[4][22]~q ),
	.datab(\cpu|rf|register[5][22]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[22]~579_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[22]~579 .lut_mask = 16'hF0CA;
defparam \cpu|rf|qb[22]~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y59_N6
cycloneiv_lcell_comb \cpu|rf|qb[22]~580 (
// Equation(s):
// \cpu|rf|qb[22]~580_combout  = (\cpu|rf|qb[22]~579_combout  & (((\cpu|rf|register[7][22]~q ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\cpu|rf|qb[22]~579_combout  & (\cpu|rf|register[6][22]~q  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|register[6][22]~q ),
	.datab(\cpu|rf|register[7][22]~q ),
	.datac(\cpu|rf|qb[22]~579_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[22]~580_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[22]~580 .lut_mask = 16'hCAF0;
defparam \cpu|rf|qb[22]~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y59_N17
dffeas \cpu|rf|register[3][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[22]~43_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y59_N4
cycloneiv_lcell_comb \cpu|rf|register[2][22]~feeder (
// Equation(s):
// \cpu|rf|register[2][22]~feeder_combout  = \cpu|link|y[22]~43_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[22]~43_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[2][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[2][22]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[2][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y59_N5
dffeas \cpu|rf|register[2][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[2][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N26
cycloneiv_lcell_comb \cpu|rf|qb[22]~581 (
// Equation(s):
// \cpu|rf|qb[22]~581_combout  = (\cpu|rf|qb[2]~76_combout  & (((\cpu|rf|register[2][22]~q ) # (\cpu|rf|qb[2]~79_combout )))) # (!\cpu|rf|qb[2]~76_combout  & (\cpu|rf|register[1][22]~q  & ((!\cpu|rf|qb[2]~79_combout ))))

	.dataa(\cpu|rf|register[1][22]~q ),
	.datab(\cpu|rf|register[2][22]~q ),
	.datac(\cpu|rf|qb[2]~76_combout ),
	.datad(\cpu|rf|qb[2]~79_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[22]~581_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[22]~581 .lut_mask = 16'hF0CA;
defparam \cpu|rf|qb[22]~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y59_N16
cycloneiv_lcell_comb \cpu|rf|qb[22]~582 (
// Equation(s):
// \cpu|rf|qb[22]~582_combout  = (\cpu|rf|qb[2]~79_combout  & ((\cpu|rf|qb[22]~581_combout  & ((\cpu|rf|register[3][22]~q ))) # (!\cpu|rf|qb[22]~581_combout  & (\cpu|rf|qb[22]~580_combout )))) # (!\cpu|rf|qb[2]~79_combout  & (((\cpu|rf|qb[22]~581_combout 
// ))))

	.dataa(\cpu|rf|qb[2]~79_combout ),
	.datab(\cpu|rf|qb[22]~580_combout ),
	.datac(\cpu|rf|register[3][22]~q ),
	.datad(\cpu|rf|qb[22]~581_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[22]~582_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[22]~582 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[22]~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y59_N24
cycloneiv_lcell_comb \cpu|rf|qb[22]~583 (
// Equation(s):
// \cpu|rf|qb[22]~583_combout  = (\cpu|rf|qb[2]~75_combout  & (((\cpu|rf|qb[2]~64_combout )))) # (!\cpu|rf|qb[2]~75_combout  & ((\cpu|rf|qb[2]~64_combout  & (\cpu|rf|qb[22]~578_combout )) # (!\cpu|rf|qb[2]~64_combout  & ((\cpu|rf|qb[22]~582_combout )))))

	.dataa(\cpu|rf|qb[2]~75_combout ),
	.datab(\cpu|rf|qb[22]~578_combout ),
	.datac(\cpu|rf|qb[22]~582_combout ),
	.datad(\cpu|rf|qb[2]~64_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[22]~583_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[22]~583 .lut_mask = 16'hEE50;
defparam \cpu|rf|qb[22]~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y57_N25
dffeas \cpu|rf|register[14][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[22]~43_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y55_N5
dffeas \cpu|rf|register[15][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|link|y[22]~43_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y57_N24
cycloneiv_lcell_comb \cpu|rf|qb[22]~585 (
// Equation(s):
// \cpu|rf|qb[22]~585_combout  = (\cpu|rf|qb[22]~584_combout  & (((\cpu|rf|register[15][22]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17]))) # (!\cpu|rf|qb[22]~584_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|rf|register[14][22]~q )))

	.dataa(\cpu|rf|qb[22]~584_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|register[14][22]~q ),
	.datad(\cpu|rf|register[15][22]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[22]~585_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[22]~585 .lut_mask = 16'hEA62;
defparam \cpu|rf|qb[22]~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y59_N30
cycloneiv_lcell_comb \cpu|rf|qb[22]~586 (
// Equation(s):
// \cpu|rf|qb[22]~586_combout  = (\cpu|rf|qb[22]~583_combout  & (((\cpu|rf|qb[22]~585_combout ) # (!\cpu|rf|qb[2]~75_combout )))) # (!\cpu|rf|qb[22]~583_combout  & (\cpu|rf|qb[22]~576_combout  & ((\cpu|rf|qb[2]~75_combout ))))

	.dataa(\cpu|rf|qb[22]~576_combout ),
	.datab(\cpu|rf|qb[22]~583_combout ),
	.datac(\cpu|rf|qb[22]~585_combout ),
	.datad(\cpu|rf|qb[2]~75_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[22]~586_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[22]~586 .lut_mask = 16'hE2CC;
defparam \cpu|rf|qb[22]~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y58_N6
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~15 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~15_combout  = (\cpu|alu_a|y[0]~1_combout  & ((\cpu|rf|qb[22]~586_combout ))) # (!\cpu|alu_a|y[0]~1_combout  & (\cpu|rf|qb[21]~606_combout ))

	.dataa(gnd),
	.datab(\cpu|rf|qb[21]~606_combout ),
	.datac(\cpu|rf|qb[22]~586_combout ),
	.datad(\cpu|alu_a|y[0]~1_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~15 .lut_mask = 16'hF0CC;
defparam \cpu|al_unit|ShiftRight1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y58_N16
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~34 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~34_combout  = (\cpu|alu_a|y[1]~4_combout  & (\cpu|al_unit|ShiftRight0~33_combout )) # (!\cpu|alu_a|y[1]~4_combout  & ((\cpu|al_unit|ShiftRight1~15_combout )))

	.dataa(gnd),
	.datab(\cpu|alu_a|y[1]~4_combout ),
	.datac(\cpu|al_unit|ShiftRight0~33_combout ),
	.datad(\cpu|al_unit|ShiftRight1~15_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~34 .lut_mask = 16'hF3C0;
defparam \cpu|al_unit|ShiftRight0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y60_N8
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~59 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~59_combout  = (!\cpu|alu_a|y[3]~5_combout  & ((\cpu|alu_a|y[2]~3_combout  & ((\cpu|al_unit|ShiftRight0~38_combout ))) # (!\cpu|alu_a|y[2]~3_combout  & (\cpu|al_unit|ShiftRight0~34_combout ))))

	.dataa(\cpu|alu_a|y[2]~3_combout ),
	.datab(\cpu|alu_a|y[3]~5_combout ),
	.datac(\cpu|al_unit|ShiftRight0~34_combout ),
	.datad(\cpu|al_unit|ShiftRight0~38_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~59 .lut_mask = 16'h3210;
defparam \cpu|al_unit|ShiftRight1~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y60_N6
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~60 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~60_combout  = (\cpu|al_unit|ShiftRight0~6_combout ) # ((\cpu|al_unit|ShiftLeft0~18_combout  & ((\cpu|al_unit|ShiftRight1~58_combout ) # (\cpu|al_unit|ShiftRight1~59_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~6_combout ),
	.datab(\cpu|al_unit|ShiftRight1~58_combout ),
	.datac(\cpu|al_unit|ShiftRight1~59_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~18_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~60_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~60 .lut_mask = 16'hFEAA;
defparam \cpu|al_unit|ShiftRight1~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y61_N26
cycloneiv_lcell_comb \cpu|alu_b|y[21]~20 (
// Equation(s):
// \cpu|alu_b|y[21]~20_combout  = (\cpu|al_unit|ShiftRight0~6_combout ) # ((!\cpu|cu|aluimm~2_combout  & (\cpu|rf|qb[21]~606_combout  & !\cpu|rf|Equal1~1_combout )))

	.dataa(\cpu|cu|aluimm~2_combout ),
	.datab(\cpu|rf|qb[21]~606_combout ),
	.datac(\cpu|rf|Equal1~1_combout ),
	.datad(\cpu|al_unit|ShiftRight0~6_combout ),
	.cin(gnd),
	.combout(\cpu|alu_b|y[21]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_b|y[21]~20 .lut_mask = 16'hFF04;
defparam \cpu|alu_b|y[21]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y62_N30
cycloneiv_lcell_comb \cpu|al_unit|Add0~86 (
// Equation(s):
// \cpu|al_unit|Add0~86_combout  = \cpu|cu|aluc[2]~3_combout  $ (\cpu|alu_b|y[21]~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cu|aluc[2]~3_combout ),
	.datad(\cpu|alu_b|y[21]~20_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~86_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~86 .lut_mask = 16'h0FF0;
defparam \cpu|al_unit|Add0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y61_N12
cycloneiv_lcell_comb \cpu|alu_a|y[20]~21 (
// Equation(s):
// \cpu|alu_a|y[20]~21_combout  = (\cpu|rf|qa[20]~435_combout  & \cpu|alu_a|y[0]~0_combout )

	.dataa(gnd),
	.datab(\cpu|rf|qa[20]~435_combout ),
	.datac(\cpu|alu_a|y[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|alu_a|y[20]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[20]~21 .lut_mask = 16'hC0C0;
defparam \cpu|alu_a|y[20]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y54_N24
cycloneiv_lcell_comb \cpu|alu_b|y[19]~19 (
// Equation(s):
// \cpu|alu_b|y[19]~19_combout  = (\cpu|al_unit|ShiftRight0~6_combout ) # ((!\cpu|cu|aluimm~2_combout  & (!\cpu|rf|Equal1~1_combout  & \cpu|rf|qb[19]~686_combout )))

	.dataa(\cpu|cu|aluimm~2_combout ),
	.datab(\cpu|al_unit|ShiftRight0~6_combout ),
	.datac(\cpu|rf|Equal1~1_combout ),
	.datad(\cpu|rf|qb[19]~686_combout ),
	.cin(gnd),
	.combout(\cpu|alu_b|y[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_b|y[19]~19 .lut_mask = 16'hCDCC;
defparam \cpu|alu_b|y[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y54_N26
cycloneiv_lcell_comb \cpu|al_unit|Add0~80 (
// Equation(s):
// \cpu|al_unit|Add0~80_combout  = \cpu|cu|aluc[2]~3_combout  $ (\cpu|alu_b|y[19]~19_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cu|aluc[2]~3_combout ),
	.datad(\cpu|alu_b|y[19]~19_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~80_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~80 .lut_mask = 16'h0FF0;
defparam \cpu|al_unit|Add0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y57_N22
cycloneiv_lcell_comb \cpu|al_unit|Add0~78 (
// Equation(s):
// \cpu|al_unit|Add0~78_combout  = (\cpu|alu_a|y[18]~19_combout  & ((\cpu|al_unit|Add0~77_combout  & (!\cpu|al_unit|Add0~76 )) # (!\cpu|al_unit|Add0~77_combout  & (\cpu|al_unit|Add0~76  & VCC)))) # (!\cpu|alu_a|y[18]~19_combout  & 
// ((\cpu|al_unit|Add0~77_combout  & ((\cpu|al_unit|Add0~76 ) # (GND))) # (!\cpu|al_unit|Add0~77_combout  & (!\cpu|al_unit|Add0~76 ))))
// \cpu|al_unit|Add0~79  = CARRY((\cpu|alu_a|y[18]~19_combout  & (\cpu|al_unit|Add0~77_combout  & !\cpu|al_unit|Add0~76 )) # (!\cpu|alu_a|y[18]~19_combout  & ((\cpu|al_unit|Add0~77_combout ) # (!\cpu|al_unit|Add0~76 ))))

	.dataa(\cpu|alu_a|y[18]~19_combout ),
	.datab(\cpu|al_unit|Add0~77_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~76 ),
	.combout(\cpu|al_unit|Add0~78_combout ),
	.cout(\cpu|al_unit|Add0~79 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~78 .lut_mask = 16'h694D;
defparam \cpu|al_unit|Add0~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y57_N24
cycloneiv_lcell_comb \cpu|al_unit|Add0~81 (
// Equation(s):
// \cpu|al_unit|Add0~81_combout  = ((\cpu|alu_a|y[19]~20_combout  $ (\cpu|al_unit|Add0~80_combout  $ (\cpu|al_unit|Add0~79 )))) # (GND)
// \cpu|al_unit|Add0~82  = CARRY((\cpu|alu_a|y[19]~20_combout  & ((!\cpu|al_unit|Add0~79 ) # (!\cpu|al_unit|Add0~80_combout ))) # (!\cpu|alu_a|y[19]~20_combout  & (!\cpu|al_unit|Add0~80_combout  & !\cpu|al_unit|Add0~79 )))

	.dataa(\cpu|alu_a|y[19]~20_combout ),
	.datab(\cpu|al_unit|Add0~80_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~79 ),
	.combout(\cpu|al_unit|Add0~81_combout ),
	.cout(\cpu|al_unit|Add0~82 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~81 .lut_mask = 16'h962B;
defparam \cpu|al_unit|Add0~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y57_N26
cycloneiv_lcell_comb \cpu|al_unit|Add0~84 (
// Equation(s):
// \cpu|al_unit|Add0~84_combout  = (\cpu|al_unit|Add0~83_combout  & ((\cpu|alu_a|y[20]~21_combout  & (!\cpu|al_unit|Add0~82 )) # (!\cpu|alu_a|y[20]~21_combout  & ((\cpu|al_unit|Add0~82 ) # (GND))))) # (!\cpu|al_unit|Add0~83_combout  & 
// ((\cpu|alu_a|y[20]~21_combout  & (\cpu|al_unit|Add0~82  & VCC)) # (!\cpu|alu_a|y[20]~21_combout  & (!\cpu|al_unit|Add0~82 ))))
// \cpu|al_unit|Add0~85  = CARRY((\cpu|al_unit|Add0~83_combout  & ((!\cpu|al_unit|Add0~82 ) # (!\cpu|alu_a|y[20]~21_combout ))) # (!\cpu|al_unit|Add0~83_combout  & (!\cpu|alu_a|y[20]~21_combout  & !\cpu|al_unit|Add0~82 )))

	.dataa(\cpu|al_unit|Add0~83_combout ),
	.datab(\cpu|alu_a|y[20]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~82 ),
	.combout(\cpu|al_unit|Add0~84_combout ),
	.cout(\cpu|al_unit|Add0~85 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~84 .lut_mask = 16'h692B;
defparam \cpu|al_unit|Add0~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y57_N28
cycloneiv_lcell_comb \cpu|al_unit|Add0~87 (
// Equation(s):
// \cpu|al_unit|Add0~87_combout  = ((\cpu|alu_a|y[21]~22_combout  $ (\cpu|al_unit|Add0~86_combout  $ (\cpu|al_unit|Add0~85 )))) # (GND)
// \cpu|al_unit|Add0~88  = CARRY((\cpu|alu_a|y[21]~22_combout  & ((!\cpu|al_unit|Add0~85 ) # (!\cpu|al_unit|Add0~86_combout ))) # (!\cpu|alu_a|y[21]~22_combout  & (!\cpu|al_unit|Add0~86_combout  & !\cpu|al_unit|Add0~85 )))

	.dataa(\cpu|alu_a|y[21]~22_combout ),
	.datab(\cpu|al_unit|Add0~86_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~85 ),
	.combout(\cpu|al_unit|Add0~87_combout ),
	.cout(\cpu|al_unit|Add0~88 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~87 .lut_mask = 16'h962B;
defparam \cpu|al_unit|Add0~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X78_Y61_N12
cycloneiv_lcell_comb \cpu|al_unit|s~54 (
// Equation(s):
// \cpu|al_unit|s~54_combout  = \cpu|alu_b|y[21]~20_combout  $ (((\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[21]~455_combout )))

	.dataa(\cpu|alu_a|y[0]~0_combout ),
	.datab(gnd),
	.datac(\cpu|alu_b|y[21]~20_combout ),
	.datad(\cpu|rf|qa[21]~455_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~54 .lut_mask = 16'h5AF0;
defparam \cpu|al_unit|s~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y61_N30
cycloneiv_lcell_comb \cpu|al_unit|Mux10~0 (
// Equation(s):
// \cpu|al_unit|Mux10~0_combout  = (\cpu|al_unit|Mux29~5_combout  & (!\cpu|al_unit|Mux2~0_combout )) # (!\cpu|al_unit|Mux29~5_combout  & ((\cpu|al_unit|Mux2~0_combout  & ((\cpu|al_unit|s~54_combout ))) # (!\cpu|al_unit|Mux2~0_combout  & 
// (\cpu|al_unit|Add0~87_combout ))))

	.dataa(\cpu|al_unit|Mux29~5_combout ),
	.datab(\cpu|al_unit|Mux2~0_combout ),
	.datac(\cpu|al_unit|Add0~87_combout ),
	.datad(\cpu|al_unit|s~54_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux10~0 .lut_mask = 16'h7632;
defparam \cpu|al_unit|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y63_N6
cycloneiv_lcell_comb \cpu|rf|register[25][17]~feeder (
// Equation(s):
// \cpu|rf|register[25][17]~feeder_combout  = \cpu|link|y[17]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[17]~33_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[25][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[25][17]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[25][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y63_N7
dffeas \cpu|rf|register[25][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[25][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y63_N31
dffeas \cpu|rf|register[29][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[17]~33_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y63_N17
dffeas \cpu|rf|register[17][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[17]~33_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y63_N18
cycloneiv_lcell_comb \cpu|rf|qb[17]~629 (
// Equation(s):
// \cpu|rf|qb[17]~629_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[21][17]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[17][17]~q )))))

	.dataa(\cpu|rf|register[21][17]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[17][17]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[17]~629_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[17]~629 .lut_mask = 16'hEE30;
defparam \cpu|rf|qb[17]~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y63_N30
cycloneiv_lcell_comb \cpu|rf|qb[17]~630 (
// Equation(s):
// \cpu|rf|qb[17]~630_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[17]~629_combout  & ((\cpu|rf|register[29][17]~q ))) # (!\cpu|rf|qb[17]~629_combout  & (\cpu|rf|register[25][17]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[17]~629_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[25][17]~q ),
	.datac(\cpu|rf|register[29][17]~q ),
	.datad(\cpu|rf|qb[17]~629_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[17]~630_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[17]~630 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[17]~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y58_N31
dffeas \cpu|rf|register[31][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[17]~33_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y59_N1
dffeas \cpu|rf|register[27][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[17]~33_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y59_N7
dffeas \cpu|rf|register[23][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[17]~33_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y58_N13
dffeas \cpu|rf|register[19][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[17]~33_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y59_N6
cycloneiv_lcell_comb \cpu|rf|qb[17]~636 (
// Equation(s):
// \cpu|rf|qb[17]~636_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\imem|irom|altsyncram_component|auto_generated|q_a [18])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[23][17]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[19][17]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[23][17]~q ),
	.datad(\cpu|rf|register[19][17]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[17]~636_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[17]~636 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qb[17]~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y59_N0
cycloneiv_lcell_comb \cpu|rf|qb[17]~637 (
// Equation(s):
// \cpu|rf|qb[17]~637_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[17]~636_combout  & (\cpu|rf|register[31][17]~q )) # (!\cpu|rf|qb[17]~636_combout  & ((\cpu|rf|register[27][17]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[17]~636_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[31][17]~q ),
	.datac(\cpu|rf|register[27][17]~q ),
	.datad(\cpu|rf|qb[17]~636_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[17]~637_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[17]~637 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[17]~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y64_N31
dffeas \cpu|rf|register[20][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[17]~33_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y63_N31
dffeas \cpu|rf|register[24][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[17]~33_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y55_N9
dffeas \cpu|rf|register[16][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[17]~33_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y63_N30
cycloneiv_lcell_comb \cpu|rf|qb[17]~633 (
// Equation(s):
// \cpu|rf|qb[17]~633_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\imem|irom|altsyncram_component|auto_generated|q_a [19])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[24][17]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[16][17]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[24][17]~q ),
	.datad(\cpu|rf|register[16][17]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[17]~633_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[17]~633 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qb[17]~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y64_N30
cycloneiv_lcell_comb \cpu|rf|qb[17]~634 (
// Equation(s):
// \cpu|rf|qb[17]~634_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[17]~633_combout  & (\cpu|rf|register[28][17]~q )) # (!\cpu|rf|qb[17]~633_combout  & ((\cpu|rf|register[20][17]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[17]~633_combout ))))

	.dataa(\cpu|rf|register[28][17]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[20][17]~q ),
	.datad(\cpu|rf|qb[17]~633_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[17]~634_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[17]~634 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[17]~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y55_N13
dffeas \cpu|rf|register[22][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[17]~33_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y55_N5
dffeas \cpu|rf|register[18][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[17]~33_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y55_N11
dffeas \cpu|rf|register[26][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[17]~33_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y55_N10
cycloneiv_lcell_comb \cpu|rf|qb[17]~631 (
// Equation(s):
// \cpu|rf|qb[17]~631_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[26][17]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[18][17]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[18][17]~q ),
	.datac(\cpu|rf|register[26][17]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[17]~631_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[17]~631 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[17]~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y55_N12
cycloneiv_lcell_comb \cpu|rf|qb[17]~632 (
// Equation(s):
// \cpu|rf|qb[17]~632_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[17]~631_combout  & (\cpu|rf|register[30][17]~q )) # (!\cpu|rf|qb[17]~631_combout  & ((\cpu|rf|register[22][17]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[17]~631_combout ))))

	.dataa(\cpu|rf|register[30][17]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[22][17]~q ),
	.datad(\cpu|rf|qb[17]~631_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[17]~632_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[17]~632 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[17]~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y63_N10
cycloneiv_lcell_comb \cpu|rf|qb[17]~635 (
// Equation(s):
// \cpu|rf|qb[17]~635_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\imem|irom|altsyncram_component|auto_generated|q_a [17])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[17]~632_combout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[17]~634_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|qb[17]~634_combout ),
	.datad(\cpu|rf|qb[17]~632_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[17]~635_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[17]~635 .lut_mask = 16'hDC98;
defparam \cpu|rf|qb[17]~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y63_N16
cycloneiv_lcell_comb \cpu|rf|qb[17]~638 (
// Equation(s):
// \cpu|rf|qb[17]~638_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[17]~635_combout  & ((\cpu|rf|qb[17]~637_combout ))) # (!\cpu|rf|qb[17]~635_combout  & (\cpu|rf|qb[17]~630_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[17]~635_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|qb[17]~630_combout ),
	.datac(\cpu|rf|qb[17]~637_combout ),
	.datad(\cpu|rf|qb[17]~635_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[17]~638_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[17]~638 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[17]~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y63_N20
cycloneiv_lcell_comb \cpu|rf|qb[17]~643 (
// Equation(s):
// \cpu|rf|qb[17]~643_combout  = (\cpu|rf|qb[2]~64_combout  & (((\cpu|rf|qb[2]~75_combout )))) # (!\cpu|rf|qb[2]~64_combout  & ((\cpu|rf|qb[2]~75_combout  & ((\cpu|rf|qb[17]~638_combout ))) # (!\cpu|rf|qb[2]~75_combout  & (\cpu|rf|qb[17]~642_combout ))))

	.dataa(\cpu|rf|qb[17]~642_combout ),
	.datab(\cpu|rf|qb[2]~64_combout ),
	.datac(\cpu|rf|qb[2]~75_combout ),
	.datad(\cpu|rf|qb[17]~638_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[17]~643_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[17]~643 .lut_mask = 16'hF2C2;
defparam \cpu|rf|qb[17]~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y59_N9
dffeas \cpu|rf|register[10][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|link|y[17]~33_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y63_N15
dffeas \cpu|rf|register[8][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[17]~33_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y57_N5
dffeas \cpu|rf|register[9][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[17]~33_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y57_N4
cycloneiv_lcell_comb \cpu|rf|qb[17]~627 (
// Equation(s):
// \cpu|rf|qb[17]~627_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[9][17]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[8][17]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[8][17]~q ),
	.datac(\cpu|rf|register[9][17]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[17]~627_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[17]~627 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[17]~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y63_N4
cycloneiv_lcell_comb \cpu|rf|qb[17]~628 (
// Equation(s):
// \cpu|rf|qb[17]~628_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[17]~627_combout  & (\cpu|rf|register[11][17]~q )) # (!\cpu|rf|qb[17]~627_combout  & ((\cpu|rf|register[10][17]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[17]~627_combout ))))

	.dataa(\cpu|rf|register[11][17]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|register[10][17]~q ),
	.datad(\cpu|rf|qb[17]~627_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[17]~628_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[17]~628 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[17]~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y63_N14
cycloneiv_lcell_comb \cpu|rf|qb[17]~646 (
// Equation(s):
// \cpu|rf|qb[17]~646_combout  = (\cpu|rf|qb[17]~643_combout  & ((\cpu|rf|qb[17]~645_combout ) # ((!\cpu|rf|qb[2]~64_combout )))) # (!\cpu|rf|qb[17]~643_combout  & (((\cpu|rf|qb[2]~64_combout  & \cpu|rf|qb[17]~628_combout ))))

	.dataa(\cpu|rf|qb[17]~645_combout ),
	.datab(\cpu|rf|qb[17]~643_combout ),
	.datac(\cpu|rf|qb[2]~64_combout ),
	.datad(\cpu|rf|qb[17]~628_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[17]~646_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[17]~646 .lut_mask = 16'hBC8C;
defparam \cpu|rf|qb[17]~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y61_N6
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~84 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~84_combout  = (\cpu|al_unit|ShiftLeft0~18_combout  & ((\cpu|alu_a|y[0]~1_combout  & ((\cpu|rf|qb[16]~666_combout ))) # (!\cpu|alu_a|y[0]~1_combout  & (\cpu|rf|qb[17]~646_combout ))))

	.dataa(\cpu|alu_a|y[0]~1_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datac(\cpu|rf|qb[17]~646_combout ),
	.datad(\cpu|rf|qb[16]~666_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~84_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~84 .lut_mask = 16'hC840;
defparam \cpu|al_unit|ShiftLeft0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y59_N4
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~83 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~83_combout  = (\cpu|alu_a|y[1]~4_combout  & ((\cpu|alu_a|y[0]~1_combout  & (\cpu|alu_b|y[14]~4_combout )) # (!\cpu|alu_a|y[0]~1_combout  & ((\cpu|alu_b|y[15]~2_combout )))))

	.dataa(\cpu|alu_a|y[1]~4_combout ),
	.datab(\cpu|alu_a|y[0]~1_combout ),
	.datac(\cpu|alu_b|y[14]~4_combout ),
	.datad(\cpu|alu_b|y[15]~2_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~83_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~83 .lut_mask = 16'hA280;
defparam \cpu|al_unit|ShiftLeft0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N20
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~85 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~85_combout  = (\cpu|al_unit|ShiftLeft0~83_combout ) # ((!\cpu|alu_a|y[1]~4_combout  & ((\cpu|al_unit|ShiftRight0~6_combout ) # (\cpu|al_unit|ShiftLeft0~84_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~6_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~84_combout ),
	.datac(\cpu|alu_a|y[1]~4_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~83_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~85_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~85 .lut_mask = 16'hFF0E;
defparam \cpu|al_unit|ShiftLeft0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N2
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~99 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~99_combout  = (\cpu|alu_a|y[2]~3_combout  & ((\cpu|al_unit|ShiftLeft0~85_combout ))) # (!\cpu|alu_a|y[2]~3_combout  & (\cpu|al_unit|ShiftLeft0~127_combout ))

	.dataa(gnd),
	.datab(\cpu|al_unit|ShiftLeft0~127_combout ),
	.datac(\cpu|alu_a|y[2]~3_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~85_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~99_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~99 .lut_mask = 16'hFC0C;
defparam \cpu|al_unit|ShiftLeft0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y57_N12
cycloneiv_lcell_comb \cpu|al_unit|Mux9~0 (
// Equation(s):
// \cpu|al_unit|Mux9~0_combout  = (\cpu|al_unit|ShiftLeft0~6_combout ) # ((\cpu|al_unit|ShiftLeft0~87_combout ) # ((\cpu|alu_a|y[4]~2_combout ) # (!\cpu|cu|aluc[2]~3_combout )))

	.dataa(\cpu|al_unit|ShiftLeft0~6_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~87_combout ),
	.datac(\cpu|cu|aluc[2]~3_combout ),
	.datad(\cpu|alu_a|y[4]~2_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux9~0 .lut_mask = 16'hFFEF;
defparam \cpu|al_unit|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y60_N30
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~99 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~99_combout  = (!\cpu|cu|aluimm~2_combout  & (\cpu|alu_a|y[2]~3_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datab(\cpu|cu|aluimm~2_combout ),
	.datac(\cpu|rf|Equal1~0_combout ),
	.datad(\cpu|alu_a|y[2]~3_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~99_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~99 .lut_mask = 16'h2300;
defparam \cpu|al_unit|ShiftRight0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y60_N4
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~47 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~47_combout  = (\cpu|al_unit|ShiftLeft0~18_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [8]) # (!\cpu|cu|shift~0_combout )))

	.dataa(\cpu|cu|shift~0_combout ),
	.datab(gnd),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [8]),
	.datad(\cpu|al_unit|ShiftLeft0~18_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~47 .lut_mask = 16'h5F00;
defparam \cpu|al_unit|ShiftRight0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y60_N14
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~48 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~48_combout  = (\cpu|al_unit|ShiftRight0~47_combout  & ((\cpu|cu|shift~0_combout ) # ((\cpu|rf|Equal0~1_combout ) # (!\cpu|rf|qa[2]~655_combout ))))

	.dataa(\cpu|cu|shift~0_combout ),
	.datab(\cpu|al_unit|ShiftRight0~47_combout ),
	.datac(\cpu|rf|Equal0~1_combout ),
	.datad(\cpu|rf|qa[2]~655_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~48 .lut_mask = 16'hC8CC;
defparam \cpu|al_unit|ShiftRight0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y58_N2
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~72 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~72_combout  = (\cpu|al_unit|ShiftRight0~48_combout  & ((\cpu|alu_a|y[1]~4_combout  & (\cpu|al_unit|ShiftRight0~33_combout )) # (!\cpu|alu_a|y[1]~4_combout  & ((\cpu|al_unit|ShiftRight1~15_combout )))))

	.dataa(\cpu|alu_a|y[1]~4_combout ),
	.datab(\cpu|al_unit|ShiftRight0~48_combout ),
	.datac(\cpu|al_unit|ShiftRight0~33_combout ),
	.datad(\cpu|al_unit|ShiftRight1~15_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~72_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~72 .lut_mask = 16'hC480;
defparam \cpu|al_unit|ShiftRight0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y58_N24
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~73 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~73_combout  = (\cpu|al_unit|ShiftRight0~6_combout ) # ((\cpu|al_unit|ShiftRight0~72_combout ) # ((\cpu|al_unit|ShiftRight0~38_combout  & \cpu|al_unit|ShiftRight0~99_combout )))

	.dataa(\cpu|al_unit|ShiftRight0~6_combout ),
	.datab(\cpu|al_unit|ShiftRight0~38_combout ),
	.datac(\cpu|al_unit|ShiftRight0~99_combout ),
	.datad(\cpu|al_unit|ShiftRight0~72_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~73_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~73 .lut_mask = 16'hFFEA;
defparam \cpu|al_unit|ShiftRight0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y58_N4
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~74 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~74_combout  = (\cpu|alu_a|y[3]~5_combout  & (!\cpu|alu_a|y[2]~3_combout  & (\cpu|al_unit|ShiftRight0~44_combout ))) # (!\cpu|alu_a|y[3]~5_combout  & (((\cpu|al_unit|ShiftRight0~73_combout ))))

	.dataa(\cpu|alu_a|y[3]~5_combout ),
	.datab(\cpu|alu_a|y[2]~3_combout ),
	.datac(\cpu|al_unit|ShiftRight0~44_combout ),
	.datad(\cpu|al_unit|ShiftRight0~73_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~74_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~74 .lut_mask = 16'h7520;
defparam \cpu|al_unit|ShiftRight0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y59_N24
cycloneiv_lcell_comb \cpu|al_unit|Mux10~1 (
// Equation(s):
// \cpu|al_unit|Mux10~1_combout  = (\cpu|al_unit|Mux11~0_combout  & \cpu|al_unit|ShiftLeft0~31_combout )

	.dataa(gnd),
	.datab(\cpu|al_unit|Mux11~0_combout ),
	.datac(gnd),
	.datad(\cpu|al_unit|ShiftLeft0~31_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux10~1 .lut_mask = 16'hCC00;
defparam \cpu|al_unit|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y59_N14
cycloneiv_lcell_comb \cpu|al_unit|Mux9~1 (
// Equation(s):
// \cpu|al_unit|Mux9~1_combout  = \cpu|cu|aluc[2]~3_combout  $ (\cpu|al_unit|Add0~19_combout )

	.dataa(\cpu|cu|aluc[2]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|al_unit|Add0~19_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux9~1 .lut_mask = 16'h55AA;
defparam \cpu|al_unit|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N24
cycloneiv_lcell_comb \cpu|al_unit|Mux10~2 (
// Equation(s):
// \cpu|al_unit|Mux10~2_combout  = (\cpu|al_unit|Mux9~2_combout  & (\cpu|al_unit|ShiftRight0~74_combout  & ((\cpu|al_unit|Mux9~1_combout )))) # (!\cpu|al_unit|Mux9~2_combout  & (((\cpu|al_unit|Mux10~1_combout ) # (!\cpu|al_unit|Mux9~1_combout ))))

	.dataa(\cpu|al_unit|Mux9~2_combout ),
	.datab(\cpu|al_unit|ShiftRight0~74_combout ),
	.datac(\cpu|al_unit|Mux10~1_combout ),
	.datad(\cpu|al_unit|Mux9~1_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux10~2 .lut_mask = 16'hD855;
defparam \cpu|al_unit|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N14
cycloneiv_lcell_comb \cpu|al_unit|Mux10~3 (
// Equation(s):
// \cpu|al_unit|Mux10~3_combout  = (\cpu|al_unit|Mux9~0_combout  & (((\cpu|al_unit|Mux10~2_combout )))) # (!\cpu|al_unit|Mux9~0_combout  & ((\cpu|al_unit|Mux10~2_combout  & ((\cpu|al_unit|ShiftLeft0~99_combout ))) # (!\cpu|al_unit|Mux10~2_combout  & 
// (\cpu|al_unit|ShiftLeft0~67_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~67_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~99_combout ),
	.datac(\cpu|al_unit|Mux9~0_combout ),
	.datad(\cpu|al_unit|Mux10~2_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux10~3 .lut_mask = 16'hFC0A;
defparam \cpu|al_unit|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y61_N20
cycloneiv_lcell_comb \cpu|al_unit|Mux10~4 (
// Equation(s):
// \cpu|al_unit|Mux10~4_combout  = (\cpu|al_unit|Mux29~5_combout  & ((\cpu|al_unit|Mux10~0_combout  & ((\cpu|al_unit|Mux10~3_combout ))) # (!\cpu|al_unit|Mux10~0_combout  & (\cpu|alu_b|y[5]~8_combout )))) # (!\cpu|al_unit|Mux29~5_combout  & 
// (((\cpu|al_unit|Mux10~0_combout ))))

	.dataa(\cpu|al_unit|Mux29~5_combout ),
	.datab(\cpu|alu_b|y[5]~8_combout ),
	.datac(\cpu|al_unit|Mux10~0_combout ),
	.datad(\cpu|al_unit|Mux10~3_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux10~4 .lut_mask = 16'hF858;
defparam \cpu|al_unit|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y61_N18
cycloneiv_lcell_comb \cpu|al_unit|Mux10~5 (
// Equation(s):
// \cpu|al_unit|Mux10~5_combout  = (\cpu|al_unit|Mux29~12_combout  & ((\cpu|al_unit|ShiftRight1~60_combout ) # ((\cpu|al_unit|Mux29~1_combout )))) # (!\cpu|al_unit|Mux29~12_combout  & (((!\cpu|al_unit|Mux29~1_combout  & \cpu|al_unit|Mux10~4_combout ))))

	.dataa(\cpu|al_unit|Mux29~12_combout ),
	.datab(\cpu|al_unit|ShiftRight1~60_combout ),
	.datac(\cpu|al_unit|Mux29~1_combout ),
	.datad(\cpu|al_unit|Mux10~4_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux10~5 .lut_mask = 16'hADA8;
defparam \cpu|al_unit|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y61_N24
cycloneiv_lcell_comb \cpu|al_unit|Mux10~6 (
// Equation(s):
// \cpu|al_unit|Mux10~6_combout  = (\cpu|alu_b|y[21]~20_combout  & ((\cpu|al_unit|Mux10~5_combout ) # ((\cpu|alu_a|y[21]~22_combout  & \cpu|al_unit|Mux29~1_combout )))) # (!\cpu|alu_b|y[21]~20_combout  & (\cpu|al_unit|Mux10~5_combout  & 
// ((\cpu|alu_a|y[21]~22_combout ) # (!\cpu|al_unit|Mux29~1_combout ))))

	.dataa(\cpu|alu_b|y[21]~20_combout ),
	.datab(\cpu|alu_a|y[21]~22_combout ),
	.datac(\cpu|al_unit|Mux29~1_combout ),
	.datad(\cpu|al_unit|Mux10~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux10~6 .lut_mask = 16'hEF80;
defparam \cpu|al_unit|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y61_N22
cycloneiv_lcell_comb \cpu|al_unit|Mux10~7 (
// Equation(s):
// \cpu|al_unit|Mux10~7_combout  = (\cpu|cu|aluc[3]~6_combout  & ((\cpu|alu_a|y[4]~2_combout  & (\cpu|alu_b|y[31]~0_combout )) # (!\cpu|alu_a|y[4]~2_combout  & ((\cpu|al_unit|Mux10~6_combout ))))) # (!\cpu|cu|aluc[3]~6_combout  & 
// (((\cpu|al_unit|Mux10~6_combout ))))

	.dataa(\cpu|alu_b|y[31]~0_combout ),
	.datab(\cpu|cu|aluc[3]~6_combout ),
	.datac(\cpu|alu_a|y[4]~2_combout ),
	.datad(\cpu|al_unit|Mux10~6_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux10~7 .lut_mask = 16'hBF80;
defparam \cpu|al_unit|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y61_N4
cycloneiv_lcell_comb \cpu|link|y[21]~40 (
// Equation(s):
// \cpu|link|y[21]~40_combout  = (\cpu|pcplus4|p4[21]~38_combout  & ((\cpu|cu|jal~0_combout ) # ((\cpu|al_unit|Mux10~7_combout  & \cpu|link|y[5]~0_combout )))) # (!\cpu|pcplus4|p4[21]~38_combout  & (((\cpu|al_unit|Mux10~7_combout  & \cpu|link|y[5]~0_combout 
// ))))

	.dataa(\cpu|pcplus4|p4[21]~38_combout ),
	.datab(\cpu|cu|jal~0_combout ),
	.datac(\cpu|al_unit|Mux10~7_combout ),
	.datad(\cpu|link|y[5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[21]~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[21]~40 .lut_mask = 16'hF888;
defparam \cpu|link|y[21]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y17_N8
cycloneiv_io_ibuf \in_port0[21]~input (
	.i(in_port0[21]),
	.ibar(gnd),
	.o(\in_port0[21]~input_o ));
// synopsys translate_off
defparam \in_port0[21]~input .bus_hold = "false";
defparam \in_port0[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X102_Y55_N9
dffeas \dmem|io_input_reg|in_reg0[21] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\in_port0[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg0 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg0[21] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg0[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y55_N8
cycloneiv_lcell_comb \dmem|io_input_reg|io_imput_mux2x32|Selector10~0 (
// Equation(s):
// \dmem|io_input_reg|io_imput_mux2x32|Selector10~0_combout  = (\dmem|io_input_reg|in_reg1 [21] & ((\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout ) # ((\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout  & \dmem|io_input_reg|in_reg0 [21])))) # 
// (!\dmem|io_input_reg|in_reg1 [21] & (\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout  & (\dmem|io_input_reg|in_reg0 [21])))

	.dataa(\dmem|io_input_reg|in_reg1 [21]),
	.datab(\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout ),
	.datac(\dmem|io_input_reg|in_reg0 [21]),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_imput_mux2x32|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector10~0 .lut_mask = 16'hEAC0;
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y61_N0
cycloneiv_lcell_comb \dmem|io_data_mux|y[21]~21 (
// Equation(s):
// \dmem|io_data_mux|y[21]~21_combout  = (\cpu|al_unit|Mux24~8_combout  & ((\dmem|io_input_reg|io_imput_mux2x32|Selector10~0_combout ))) # (!\cpu|al_unit|Mux24~8_combout  & (\dmem|dram|altsyncram_component|auto_generated|q_a [21]))

	.dataa(\cpu|al_unit|Mux24~8_combout ),
	.datab(gnd),
	.datac(\dmem|dram|altsyncram_component|auto_generated|q_a [21]),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Selector10~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[21]~21 .lut_mask = 16'hFA50;
defparam \dmem|io_data_mux|y[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y61_N6
cycloneiv_lcell_comb \cpu|link|y[21]~41 (
// Equation(s):
// \cpu|link|y[21]~41_combout  = (\cpu|link|y[21]~40_combout ) # ((\cpu|link|y[5]~2_combout  & \dmem|io_data_mux|y[21]~21_combout ))

	.dataa(gnd),
	.datab(\cpu|link|y[5]~2_combout ),
	.datac(\cpu|link|y[21]~40_combout ),
	.datad(\dmem|io_data_mux|y[21]~21_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[21]~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[21]~41 .lut_mask = 16'hFCF0;
defparam \cpu|link|y[21]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y57_N23
dffeas \cpu|rf|register[13][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~41_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y57_N14
cycloneiv_lcell_comb \cpu|rf|qb[21]~604 (
// Equation(s):
// \cpu|rf|qb[21]~604_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[14][21]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[12][21]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|register[14][21]~q ),
	.datac(\cpu|rf|register[12][21]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[21]~604_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[21]~604 .lut_mask = 16'hEE50;
defparam \cpu|rf|qb[21]~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y57_N22
cycloneiv_lcell_comb \cpu|rf|qb[21]~605 (
// Equation(s):
// \cpu|rf|qb[21]~605_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[21]~604_combout  & (\cpu|rf|register[15][21]~q )) # (!\cpu|rf|qb[21]~604_combout  & ((\cpu|rf|register[13][21]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[21]~604_combout ))))

	.dataa(\cpu|rf|register[15][21]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[13][21]~q ),
	.datad(\cpu|rf|qb[21]~604_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[21]~605_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[21]~605 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[21]~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y63_N4
cycloneiv_lcell_comb \cpu|rf|qb[21]~590 (
// Equation(s):
// \cpu|rf|qb[21]~590_combout  = (\cpu|rf|qb[21]~589_combout  & (((\cpu|rf|register[29][21]~q ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\cpu|rf|qb[21]~589_combout  & (\cpu|rf|register[25][21]~q  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|qb[21]~589_combout ),
	.datab(\cpu|rf|register[25][21]~q ),
	.datac(\cpu|rf|register[29][21]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[21]~590_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[21]~590 .lut_mask = 16'hE4AA;
defparam \cpu|rf|qb[21]~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y59_N20
cycloneiv_lcell_comb \cpu|rf|qb[21]~591 (
// Equation(s):
// \cpu|rf|qb[21]~591_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\imem|irom|altsyncram_component|auto_generated|q_a [18]) # ((\cpu|rf|register[26][21]~q )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[18][21]~q )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[18][21]~q ),
	.datad(\cpu|rf|register[26][21]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[21]~591_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[21]~591 .lut_mask = 16'hBA98;
defparam \cpu|rf|qb[21]~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y59_N14
cycloneiv_lcell_comb \cpu|rf|qb[21]~592 (
// Equation(s):
// \cpu|rf|qb[21]~592_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[21]~591_combout  & ((\cpu|rf|register[30][21]~q ))) # (!\cpu|rf|qb[21]~591_combout  & (\cpu|rf|register[22][21]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[21]~591_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[22][21]~q ),
	.datac(\cpu|rf|register[30][21]~q ),
	.datad(\cpu|rf|qb[21]~591_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[21]~592_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[21]~592 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[21]~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y66_N24
cycloneiv_lcell_comb \cpu|rf|qb[21]~593 (
// Equation(s):
// \cpu|rf|qb[21]~593_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[24][21]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[16][21]~q )))))

	.dataa(\cpu|rf|register[24][21]~q ),
	.datab(\cpu|rf|register[16][21]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[21]~593_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[21]~593 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qb[21]~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y66_N26
cycloneiv_lcell_comb \cpu|rf|qb[21]~594 (
// Equation(s):
// \cpu|rf|qb[21]~594_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[21]~593_combout  & ((\cpu|rf|register[28][21]~q ))) # (!\cpu|rf|qb[21]~593_combout  & (\cpu|rf|register[20][21]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[21]~593_combout ))))

	.dataa(\cpu|rf|register[20][21]~q ),
	.datab(\cpu|rf|register[28][21]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\cpu|rf|qb[21]~593_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[21]~594_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[21]~594 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qb[21]~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y59_N8
cycloneiv_lcell_comb \cpu|rf|qb[21]~595 (
// Equation(s):
// \cpu|rf|qb[21]~595_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\imem|irom|altsyncram_component|auto_generated|q_a [17])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[21]~592_combout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[21]~594_combout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|qb[21]~592_combout ),
	.datad(\cpu|rf|qb[21]~594_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[21]~595_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[21]~595 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qb[21]~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y64_N3
dffeas \cpu|rf|register[31][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~41_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y64_N24
cycloneiv_lcell_comb \cpu|rf|qb[21]~596 (
// Equation(s):
// \cpu|rf|qb[21]~596_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[23][21]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[19][21]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[23][21]~q ),
	.datac(\cpu|rf|register[19][21]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[21]~596_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[21]~596 .lut_mask = 16'hEE50;
defparam \cpu|rf|qb[21]~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y64_N2
cycloneiv_lcell_comb \cpu|rf|qb[21]~597 (
// Equation(s):
// \cpu|rf|qb[21]~597_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[21]~596_combout  & ((\cpu|rf|register[31][21]~q ))) # (!\cpu|rf|qb[21]~596_combout  & (\cpu|rf|register[27][21]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[21]~596_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[27][21]~q ),
	.datac(\cpu|rf|register[31][21]~q ),
	.datad(\cpu|rf|qb[21]~596_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[21]~597_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[21]~597 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[21]~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y59_N26
cycloneiv_lcell_comb \cpu|rf|qb[21]~598 (
// Equation(s):
// \cpu|rf|qb[21]~598_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[21]~595_combout  & ((\cpu|rf|qb[21]~597_combout ))) # (!\cpu|rf|qb[21]~595_combout  & (\cpu|rf|qb[21]~590_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[21]~595_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|qb[21]~590_combout ),
	.datac(\cpu|rf|qb[21]~595_combout ),
	.datad(\cpu|rf|qb[21]~597_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[21]~598_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[21]~598 .lut_mask = 16'hF858;
defparam \cpu|rf|qb[21]~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y59_N3
dffeas \cpu|rf|register[3][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~41_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y59_N23
dffeas \cpu|rf|register[7][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~41_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y62_N19
dffeas \cpu|rf|register[6][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~41_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y59_N13
dffeas \cpu|rf|register[4][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[21]~41_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][21] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y59_N12
cycloneiv_lcell_comb \cpu|rf|qb[21]~599 (
// Equation(s):
// \cpu|rf|qb[21]~599_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[6][21]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (((\cpu|rf|register[4][21]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[6][21]~q ),
	.datac(\cpu|rf|register[4][21]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[21]~599_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[21]~599 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qb[21]~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y59_N22
cycloneiv_lcell_comb \cpu|rf|qb[21]~600 (
// Equation(s):
// \cpu|rf|qb[21]~600_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[21]~599_combout  & ((\cpu|rf|register[7][21]~q ))) # (!\cpu|rf|qb[21]~599_combout  & (\cpu|rf|register[5][21]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[21]~599_combout ))))

	.dataa(\cpu|rf|register[5][21]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[7][21]~q ),
	.datad(\cpu|rf|qb[21]~599_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[21]~600_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[21]~600 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[21]~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y59_N16
cycloneiv_lcell_comb \cpu|rf|qb[21]~601 (
// Equation(s):
// \cpu|rf|qb[21]~601_combout  = (\cpu|rf|qb[2]~76_combout  & (((\cpu|rf|qb[2]~79_combout )))) # (!\cpu|rf|qb[2]~76_combout  & ((\cpu|rf|qb[2]~79_combout  & ((\cpu|rf|qb[21]~600_combout ))) # (!\cpu|rf|qb[2]~79_combout  & (\cpu|rf|register[1][21]~q ))))

	.dataa(\cpu|rf|register[1][21]~q ),
	.datab(\cpu|rf|qb[2]~76_combout ),
	.datac(\cpu|rf|qb[2]~79_combout ),
	.datad(\cpu|rf|qb[21]~600_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[21]~601_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[21]~601 .lut_mask = 16'hF2C2;
defparam \cpu|rf|qb[21]~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y59_N2
cycloneiv_lcell_comb \cpu|rf|qb[21]~602 (
// Equation(s):
// \cpu|rf|qb[21]~602_combout  = (\cpu|rf|qb[2]~76_combout  & ((\cpu|rf|qb[21]~601_combout  & ((\cpu|rf|register[3][21]~q ))) # (!\cpu|rf|qb[21]~601_combout  & (\cpu|rf|register[2][21]~q )))) # (!\cpu|rf|qb[2]~76_combout  & (((\cpu|rf|qb[21]~601_combout ))))

	.dataa(\cpu|rf|register[2][21]~q ),
	.datab(\cpu|rf|qb[2]~76_combout ),
	.datac(\cpu|rf|register[3][21]~q ),
	.datad(\cpu|rf|qb[21]~601_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[21]~602_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[21]~602 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[21]~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y59_N28
cycloneiv_lcell_comb \cpu|rf|qb[21]~603 (
// Equation(s):
// \cpu|rf|qb[21]~603_combout  = (\cpu|rf|qb[2]~75_combout  & ((\cpu|rf|qb[2]~64_combout ) # ((\cpu|rf|qb[21]~598_combout )))) # (!\cpu|rf|qb[2]~75_combout  & (!\cpu|rf|qb[2]~64_combout  & ((\cpu|rf|qb[21]~602_combout ))))

	.dataa(\cpu|rf|qb[2]~75_combout ),
	.datab(\cpu|rf|qb[2]~64_combout ),
	.datac(\cpu|rf|qb[21]~598_combout ),
	.datad(\cpu|rf|qb[21]~602_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[21]~603_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[21]~603 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qb[21]~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y59_N30
cycloneiv_lcell_comb \cpu|rf|qb[21]~606 (
// Equation(s):
// \cpu|rf|qb[21]~606_combout  = (\cpu|rf|qb[2]~64_combout  & ((\cpu|rf|qb[21]~603_combout  & ((\cpu|rf|qb[21]~605_combout ))) # (!\cpu|rf|qb[21]~603_combout  & (\cpu|rf|qb[21]~588_combout )))) # (!\cpu|rf|qb[2]~64_combout  & (((\cpu|rf|qb[21]~603_combout 
// ))))

	.dataa(\cpu|rf|qb[21]~588_combout ),
	.datab(\cpu|rf|qb[21]~605_combout ),
	.datac(\cpu|rf|qb[2]~64_combout ),
	.datad(\cpu|rf|qb[21]~603_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[21]~606_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[21]~606 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qb[21]~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y56_N12
cycloneiv_lcell_comb \cpu|rf|qb[21]~733 (
// Equation(s):
// \cpu|rf|qb[21]~733_combout  = (\cpu|rf|qb[21]~606_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(gnd),
	.datab(\cpu|rf|qb[21]~606_combout ),
	.datac(\cpu|rf|Equal1~0_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|rf|qb[21]~733_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[21]~733 .lut_mask = 16'hCC0C;
defparam \cpu|rf|qb[21]~733 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X108_Y0_N22
cycloneiv_io_ibuf \in_port0[23]~input (
	.i(in_port0[23]),
	.ibar(gnd),
	.o(\in_port0[23]~input_o ));
// synopsys translate_off
defparam \in_port0[23]~input .bus_hold = "false";
defparam \in_port0[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X105_Y52_N1
dffeas \dmem|io_input_reg|in_reg0[23] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\in_port0[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg0 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg0[23] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg0[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y52_N0
cycloneiv_lcell_comb \dmem|io_input_reg|io_imput_mux2x32|Selector8~0 (
// Equation(s):
// \dmem|io_input_reg|io_imput_mux2x32|Selector8~0_combout  = (\dmem|io_input_reg|in_reg1 [23] & ((\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout ) # ((\dmem|io_input_reg|in_reg0 [23] & \dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout )))) # 
// (!\dmem|io_input_reg|in_reg1 [23] & (((\dmem|io_input_reg|in_reg0 [23] & \dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout ))))

	.dataa(\dmem|io_input_reg|in_reg1 [23]),
	.datab(\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout ),
	.datac(\dmem|io_input_reg|in_reg0 [23]),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_imput_mux2x32|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector8~0 .lut_mask = 16'hF888;
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y54_N30
cycloneiv_lcell_comb \dmem|io_data_mux|y[23]~23 (
// Equation(s):
// \dmem|io_data_mux|y[23]~23_combout  = (\cpu|al_unit|Mux24~8_combout  & ((\dmem|io_input_reg|io_imput_mux2x32|Selector8~0_combout ))) # (!\cpu|al_unit|Mux24~8_combout  & (\dmem|dram|altsyncram_component|auto_generated|q_a [23]))

	.dataa(gnd),
	.datab(\cpu|al_unit|Mux24~8_combout ),
	.datac(\dmem|dram|altsyncram_component|auto_generated|q_a [23]),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Selector8~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[23]~23 .lut_mask = 16'hFC30;
defparam \dmem|io_data_mux|y[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y54_N24
cycloneiv_lcell_comb \cpu|link|y[23]~45 (
// Equation(s):
// \cpu|link|y[23]~45_combout  = (\cpu|link|y[23]~44_combout ) # ((\cpu|link|y[5]~2_combout  & \dmem|io_data_mux|y[23]~23_combout ))

	.dataa(\cpu|link|y[5]~2_combout ),
	.datab(gnd),
	.datac(\cpu|link|y[23]~44_combout ),
	.datad(\dmem|io_data_mux|y[23]~23_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[23]~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[23]~45 .lut_mask = 16'hFAF0;
defparam \cpu|link|y[23]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y64_N15
dffeas \cpu|rf|register[11][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[23]~45_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y59_N31
dffeas \cpu|rf|register[10][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[23]~45_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y64_N1
dffeas \cpu|rf|register[8][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[23]~45_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y59_N1
dffeas \cpu|rf|register[9][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[23]~45_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y59_N0
cycloneiv_lcell_comb \cpu|rf|qb[23]~547 (
// Equation(s):
// \cpu|rf|qb[23]~547_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[9][23]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[8][23]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[8][23]~q ),
	.datac(\cpu|rf|register[9][23]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[23]~547_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[23]~547 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[23]~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y59_N30
cycloneiv_lcell_comb \cpu|rf|qb[23]~548 (
// Equation(s):
// \cpu|rf|qb[23]~548_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[23]~547_combout  & (\cpu|rf|register[11][23]~q )) # (!\cpu|rf|qb[23]~547_combout  & ((\cpu|rf|register[10][23]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[23]~547_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[11][23]~q ),
	.datac(\cpu|rf|register[10][23]~q ),
	.datad(\cpu|rf|qb[23]~547_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[23]~548_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[23]~548 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[23]~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y62_N25
dffeas \cpu|rf|register[2][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[23]~45_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y57_N5
dffeas \cpu|rf|register[3][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[23]~45_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y56_N7
dffeas \cpu|rf|register[1][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[23]~45_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y56_N6
cycloneiv_lcell_comb \cpu|rf|qb[23]~561 (
// Equation(s):
// \cpu|rf|qb[23]~561_combout  = (\cpu|rf|qb[2]~76_combout  & (((\cpu|rf|qb[2]~79_combout )))) # (!\cpu|rf|qb[2]~76_combout  & ((\cpu|rf|qb[2]~79_combout  & (\cpu|rf|qb[23]~560_combout )) # (!\cpu|rf|qb[2]~79_combout  & ((\cpu|rf|register[1][23]~q )))))

	.dataa(\cpu|rf|qb[23]~560_combout ),
	.datab(\cpu|rf|qb[2]~76_combout ),
	.datac(\cpu|rf|register[1][23]~q ),
	.datad(\cpu|rf|qb[2]~79_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[23]~561_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[23]~561 .lut_mask = 16'hEE30;
defparam \cpu|rf|qb[23]~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y57_N4
cycloneiv_lcell_comb \cpu|rf|qb[23]~562 (
// Equation(s):
// \cpu|rf|qb[23]~562_combout  = (\cpu|rf|qb[2]~76_combout  & ((\cpu|rf|qb[23]~561_combout  & ((\cpu|rf|register[3][23]~q ))) # (!\cpu|rf|qb[23]~561_combout  & (\cpu|rf|register[2][23]~q )))) # (!\cpu|rf|qb[2]~76_combout  & (((\cpu|rf|qb[23]~561_combout ))))

	.dataa(\cpu|rf|qb[2]~76_combout ),
	.datab(\cpu|rf|register[2][23]~q ),
	.datac(\cpu|rf|register[3][23]~q ),
	.datad(\cpu|rf|qb[23]~561_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[23]~562_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[23]~562 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[23]~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y57_N2
cycloneiv_lcell_comb \cpu|rf|register[28][23]~feeder (
// Equation(s):
// \cpu|rf|register[28][23]~feeder_combout  = \cpu|link|y[23]~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[23]~45_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[28][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[28][23]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[28][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y57_N3
dffeas \cpu|rf|register[28][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[28][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y60_N9
dffeas \cpu|rf|register[16][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[23]~45_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y60_N8
cycloneiv_lcell_comb \cpu|rf|qb[23]~553 (
// Equation(s):
// \cpu|rf|qb[23]~553_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[24][23]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[16][23]~q )))))

	.dataa(\cpu|rf|register[24][23]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[16][23]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[23]~553_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[23]~553 .lut_mask = 16'hEE30;
defparam \cpu|rf|qb[23]~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y57_N26
cycloneiv_lcell_comb \cpu|rf|qb[23]~554 (
// Equation(s):
// \cpu|rf|qb[23]~554_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[23]~553_combout  & ((\cpu|rf|register[28][23]~q ))) # (!\cpu|rf|qb[23]~553_combout  & (\cpu|rf|register[20][23]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[23]~553_combout ))))

	.dataa(\cpu|rf|register[20][23]~q ),
	.datab(\cpu|rf|register[28][23]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\cpu|rf|qb[23]~553_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[23]~554_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[23]~554 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qb[23]~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y59_N19
dffeas \cpu|rf|register[30][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[23]~45_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y59_N17
dffeas \cpu|rf|register[18][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[23]~45_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y64_N28
cycloneiv_lcell_comb \cpu|rf|register[26][23]~feeder (
// Equation(s):
// \cpu|rf|register[26][23]~feeder_combout  = \cpu|link|y[23]~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[23]~45_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[26][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[26][23]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[26][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y64_N29
dffeas \cpu|rf|register[26][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[26][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y59_N16
cycloneiv_lcell_comb \cpu|rf|qb[23]~551 (
// Equation(s):
// \cpu|rf|qb[23]~551_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\imem|irom|altsyncram_component|auto_generated|q_a [18]) # ((\cpu|rf|register[26][23]~q )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[18][23]~q )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[18][23]~q ),
	.datad(\cpu|rf|register[26][23]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[23]~551_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[23]~551 .lut_mask = 16'hBA98;
defparam \cpu|rf|qb[23]~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y59_N18
cycloneiv_lcell_comb \cpu|rf|qb[23]~552 (
// Equation(s):
// \cpu|rf|qb[23]~552_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[23]~551_combout  & ((\cpu|rf|register[30][23]~q ))) # (!\cpu|rf|qb[23]~551_combout  & (\cpu|rf|register[22][23]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[23]~551_combout ))))

	.dataa(\cpu|rf|register[22][23]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[30][23]~q ),
	.datad(\cpu|rf|qb[23]~551_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[23]~552_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[23]~552 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[23]~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y57_N8
cycloneiv_lcell_comb \cpu|rf|qb[23]~555 (
// Equation(s):
// \cpu|rf|qb[23]~555_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\imem|irom|altsyncram_component|auto_generated|q_a [16]) # ((\cpu|rf|qb[23]~552_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|qb[23]~554_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|qb[23]~554_combout ),
	.datad(\cpu|rf|qb[23]~552_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[23]~555_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[23]~555 .lut_mask = 16'hBA98;
defparam \cpu|rf|qb[23]~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y64_N12
cycloneiv_lcell_comb \cpu|rf|register[25][23]~feeder (
// Equation(s):
// \cpu|rf|register[25][23]~feeder_combout  = \cpu|link|y[23]~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[23]~45_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[25][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[25][23]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[25][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y64_N13
dffeas \cpu|rf|register[25][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[25][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y63_N9
dffeas \cpu|rf|register[29][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[23]~45_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y63_N11
dffeas \cpu|rf|register[17][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[23]~45_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y63_N10
cycloneiv_lcell_comb \cpu|rf|qb[23]~549 (
// Equation(s):
// \cpu|rf|qb[23]~549_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[21][23]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[17][23]~q )))))

	.dataa(\cpu|rf|register[21][23]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[17][23]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[23]~549_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[23]~549 .lut_mask = 16'hEE30;
defparam \cpu|rf|qb[23]~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y63_N8
cycloneiv_lcell_comb \cpu|rf|qb[23]~550 (
// Equation(s):
// \cpu|rf|qb[23]~550_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[23]~549_combout  & ((\cpu|rf|register[29][23]~q ))) # (!\cpu|rf|qb[23]~549_combout  & (\cpu|rf|register[25][23]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[23]~549_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[25][23]~q ),
	.datac(\cpu|rf|register[29][23]~q ),
	.datad(\cpu|rf|qb[23]~549_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[23]~550_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[23]~550 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[23]~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y57_N6
cycloneiv_lcell_comb \cpu|rf|qb[23]~558 (
// Equation(s):
// \cpu|rf|qb[23]~558_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[23]~555_combout  & (\cpu|rf|qb[23]~557_combout )) # (!\cpu|rf|qb[23]~555_combout  & ((\cpu|rf|qb[23]~550_combout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[23]~555_combout ))))

	.dataa(\cpu|rf|qb[23]~557_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|qb[23]~555_combout ),
	.datad(\cpu|rf|qb[23]~550_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[23]~558_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[23]~558 .lut_mask = 16'hBCB0;
defparam \cpu|rf|qb[23]~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y57_N28
cycloneiv_lcell_comb \cpu|rf|qb[23]~563 (
// Equation(s):
// \cpu|rf|qb[23]~563_combout  = (\cpu|rf|qb[2]~75_combout  & ((\cpu|rf|qb[2]~64_combout ) # ((\cpu|rf|qb[23]~558_combout )))) # (!\cpu|rf|qb[2]~75_combout  & (!\cpu|rf|qb[2]~64_combout  & (\cpu|rf|qb[23]~562_combout )))

	.dataa(\cpu|rf|qb[2]~75_combout ),
	.datab(\cpu|rf|qb[2]~64_combout ),
	.datac(\cpu|rf|qb[23]~562_combout ),
	.datad(\cpu|rf|qb[23]~558_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[23]~563_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[23]~563 .lut_mask = 16'hBA98;
defparam \cpu|rf|qb[23]~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y57_N10
cycloneiv_lcell_comb \cpu|rf|qb[23]~566 (
// Equation(s):
// \cpu|rf|qb[23]~566_combout  = (\cpu|rf|qb[2]~64_combout  & ((\cpu|rf|qb[23]~563_combout  & (\cpu|rf|qb[23]~565_combout )) # (!\cpu|rf|qb[23]~563_combout  & ((\cpu|rf|qb[23]~548_combout ))))) # (!\cpu|rf|qb[2]~64_combout  & (((\cpu|rf|qb[23]~563_combout 
// ))))

	.dataa(\cpu|rf|qb[23]~565_combout ),
	.datab(\cpu|rf|qb[2]~64_combout ),
	.datac(\cpu|rf|qb[23]~548_combout ),
	.datad(\cpu|rf|qb[23]~563_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[23]~566_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[23]~566 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[23]~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y62_N28
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~101 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~101_combout  = (!\cpu|alu_a|y[0]~1_combout  & (\cpu|alu_a|y[1]~4_combout  & \cpu|al_unit|ShiftLeft0~18_combout ))

	.dataa(gnd),
	.datab(\cpu|alu_a|y[0]~1_combout ),
	.datac(\cpu|alu_a|y[1]~4_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~18_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~101_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~101 .lut_mask = 16'h3000;
defparam \cpu|al_unit|ShiftLeft0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y62_N0
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~115 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~115_combout  = (\cpu|al_unit|ShiftLeft0~100_combout  & ((\cpu|rf|qb[25]~466_combout ) # ((\cpu|rf|qb[23]~566_combout  & \cpu|al_unit|ShiftLeft0~101_combout )))) # (!\cpu|al_unit|ShiftLeft0~100_combout  & 
// (((\cpu|rf|qb[23]~566_combout  & \cpu|al_unit|ShiftLeft0~101_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~100_combout ),
	.datab(\cpu|rf|qb[25]~466_combout ),
	.datac(\cpu|rf|qb[23]~566_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~101_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~115_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~115 .lut_mask = 16'hF888;
defparam \cpu|al_unit|ShiftLeft0~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y62_N8
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~117 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~117_combout  = (\cpu|al_unit|ShiftRight0~6_combout ) # ((\cpu|al_unit|ShiftLeft0~116_combout ) # (\cpu|al_unit|ShiftLeft0~115_combout ))

	.dataa(gnd),
	.datab(\cpu|al_unit|ShiftRight0~6_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~116_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~115_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~117_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~117 .lut_mask = 16'hFFFC;
defparam \cpu|al_unit|ShiftLeft0~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y61_N16
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~61 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~61_combout  = (\cpu|alu_a|y[1]~4_combout  & ((\cpu|alu_b|y[10]~12_combout ))) # (!\cpu|alu_a|y[1]~4_combout  & (\cpu|alu_b|y[12]~5_combout ))

	.dataa(gnd),
	.datab(\cpu|alu_a|y[1]~4_combout ),
	.datac(\cpu|alu_b|y[12]~5_combout ),
	.datad(\cpu|alu_b|y[10]~12_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~61_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~61 .lut_mask = 16'hFC30;
defparam \cpu|al_unit|ShiftLeft0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y61_N24
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~65 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~65_combout  = (!\cpu|alu_a|y[0]~1_combout  & ((\cpu|alu_a|y[1]~4_combout  & (\cpu|alu_b|y[11]~10_combout )) # (!\cpu|alu_a|y[1]~4_combout  & ((\cpu|alu_b|y[13]~3_combout )))))

	.dataa(\cpu|alu_a|y[0]~1_combout ),
	.datab(\cpu|alu_a|y[1]~4_combout ),
	.datac(\cpu|alu_b|y[11]~10_combout ),
	.datad(\cpu|alu_b|y[13]~3_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~65_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~65 .lut_mask = 16'h5140;
defparam \cpu|al_unit|ShiftLeft0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y61_N14
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~66 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~66_combout  = (\cpu|al_unit|ShiftLeft0~65_combout ) # ((\cpu|alu_a|y[0]~1_combout  & \cpu|al_unit|ShiftLeft0~61_combout ))

	.dataa(\cpu|alu_a|y[0]~1_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~61_combout ),
	.datac(gnd),
	.datad(\cpu|al_unit|ShiftLeft0~65_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~66_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~66 .lut_mask = 16'hFF88;
defparam \cpu|al_unit|ShiftLeft0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N26
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~86 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~86_combout  = (\cpu|alu_a|y[2]~3_combout  & (\cpu|al_unit|ShiftLeft0~66_combout )) # (!\cpu|alu_a|y[2]~3_combout  & ((\cpu|al_unit|ShiftLeft0~85_combout )))

	.dataa(gnd),
	.datab(\cpu|alu_a|y[2]~3_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~66_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~85_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~86_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~86 .lut_mask = 16'hF3C0;
defparam \cpu|al_unit|ShiftLeft0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y63_N30
cycloneiv_lcell_comb \cpu|al_unit|Mux6~2 (
// Equation(s):
// \cpu|al_unit|Mux6~2_combout  = (\cpu|alu_a|y[4]~2_combout ) # ((!\cpu|alu_a|y[3]~5_combout  & \cpu|alu_a|y[2]~3_combout ))

	.dataa(gnd),
	.datab(\cpu|alu_a|y[3]~5_combout ),
	.datac(\cpu|alu_a|y[2]~3_combout ),
	.datad(\cpu|alu_a|y[4]~2_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux6~2 .lut_mask = 16'hFF30;
defparam \cpu|al_unit|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N4
cycloneiv_lcell_comb \cpu|al_unit|Mux6~5 (
// Equation(s):
// \cpu|al_unit|Mux6~5_combout  = (\cpu|al_unit|ShiftRight0~95_combout  & (\cpu|al_unit|ShiftLeft0~117_combout  & ((!\cpu|al_unit|Mux6~2_combout )))) # (!\cpu|al_unit|ShiftRight0~95_combout  & (((\cpu|al_unit|ShiftLeft0~86_combout ) # 
// (\cpu|al_unit|Mux6~2_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~95_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~117_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~86_combout ),
	.datad(\cpu|al_unit|Mux6~2_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux6~5 .lut_mask = 16'h55D8;
defparam \cpu|al_unit|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N18
cycloneiv_lcell_comb \cpu|al_unit|Mux6~6 (
// Equation(s):
// \cpu|al_unit|Mux6~6_combout  = (\cpu|al_unit|Mux6~5_combout  & ((\cpu|al_unit|ShiftLeft0~49_combout ) # ((!\cpu|al_unit|Mux6~2_combout )))) # (!\cpu|al_unit|Mux6~5_combout  & (((\cpu|al_unit|ShiftLeft0~127_combout  & \cpu|al_unit|Mux6~2_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~49_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~127_combout ),
	.datac(\cpu|al_unit|Mux6~5_combout ),
	.datad(\cpu|al_unit|Mux6~2_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux6~6 .lut_mask = 16'hACF0;
defparam \cpu|al_unit|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y54_N24
cycloneiv_lcell_comb \cpu|al_unit|Mux6~13 (
// Equation(s):
// \cpu|al_unit|Mux6~13_combout  = (!\cpu|al_unit|ShiftLeft0~12_combout  & (!\cpu|al_unit|ShiftLeft0~7_combout  & (!\cpu|al_unit|ShiftLeft0~6_combout  & \cpu|al_unit|Mux6~6_combout )))

	.dataa(\cpu|al_unit|ShiftLeft0~12_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~7_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~6_combout ),
	.datad(\cpu|al_unit|Mux6~6_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux6~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux6~13 .lut_mask = 16'h0100;
defparam \cpu|al_unit|Mux6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y54_N26
cycloneiv_lcell_comb \cpu|al_unit|Mux6~8 (
// Equation(s):
// \cpu|al_unit|Mux6~8_combout  = (\cpu|al_unit|Mux6~3_combout  & ((\cpu|al_unit|Mux6~7_combout  & ((\cpu|al_unit|Mux6~13_combout ))) # (!\cpu|al_unit|Mux6~7_combout  & (\cpu|al_unit|ShiftRight0~96_combout )))) # (!\cpu|al_unit|Mux6~3_combout  & 
// (((\cpu|al_unit|Mux6~7_combout ))))

	.dataa(\cpu|al_unit|Mux6~3_combout ),
	.datab(\cpu|al_unit|ShiftRight0~96_combout ),
	.datac(\cpu|al_unit|Mux6~7_combout ),
	.datad(\cpu|al_unit|Mux6~13_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux6~8 .lut_mask = 16'hF858;
defparam \cpu|al_unit|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y62_N14
cycloneiv_lcell_comb \cpu|alu_a|y[24]~25 (
// Equation(s):
// \cpu|alu_a|y[24]~25_combout  = (\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[24]~515_combout )

	.dataa(gnd),
	.datab(\cpu|alu_a|y[0]~0_combout ),
	.datac(gnd),
	.datad(\cpu|rf|qa[24]~515_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[24]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[24]~25 .lut_mask = 16'hCC00;
defparam \cpu|alu_a|y[24]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y56_N2
cycloneiv_lcell_comb \cpu|alu_b|y[23]~21 (
// Equation(s):
// \cpu|alu_b|y[23]~21_combout  = (\cpu|al_unit|ShiftRight0~6_combout ) # ((!\cpu|cu|aluimm~2_combout  & (!\cpu|rf|Equal1~1_combout  & \cpu|rf|qb[23]~566_combout )))

	.dataa(\cpu|al_unit|ShiftRight0~6_combout ),
	.datab(\cpu|cu|aluimm~2_combout ),
	.datac(\cpu|rf|Equal1~1_combout ),
	.datad(\cpu|rf|qb[23]~566_combout ),
	.cin(gnd),
	.combout(\cpu|alu_b|y[23]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_b|y[23]~21 .lut_mask = 16'hABAA;
defparam \cpu|alu_b|y[23]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y56_N20
cycloneiv_lcell_comb \cpu|al_unit|Add0~92 (
// Equation(s):
// \cpu|al_unit|Add0~92_combout  = \cpu|alu_b|y[23]~21_combout  $ (\cpu|cu|aluc[2]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|alu_b|y[23]~21_combout ),
	.datad(\cpu|cu|aluc[2]~3_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~92_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~92 .lut_mask = 16'h0FF0;
defparam \cpu|al_unit|Add0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y61_N5
dffeas \cpu|rf|register[13][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[22]~43_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y61_N4
cycloneiv_lcell_comb \cpu|rf|qa[22]~473 (
// Equation(s):
// \cpu|rf|qa[22]~473_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|register[13][22]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|rf|register[12][22]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|register[12][22]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[13][22]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[22]~473_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[22]~473 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qa[22]~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y61_N30
cycloneiv_lcell_comb \cpu|rf|qa[22]~474 (
// Equation(s):
// \cpu|rf|qa[22]~474_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[22]~473_combout  & ((\cpu|rf|register[15][22]~q ))) # (!\cpu|rf|qa[22]~473_combout  & (\cpu|rf|register[14][22]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[22]~473_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[14][22]~q ),
	.datac(\cpu|rf|qa[22]~473_combout ),
	.datad(\cpu|rf|register[15][22]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qa[22]~474_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[22]~474 .lut_mask = 16'hF858;
defparam \cpu|rf|qa[22]~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y55_N16
cycloneiv_lcell_comb \cpu|rf|register[22][22]~feeder (
// Equation(s):
// \cpu|rf|register[22][22]~feeder_combout  = \cpu|link|y[22]~43_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[22]~43_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[22][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[22][22]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[22][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y55_N17
dffeas \cpu|rf|register[22][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[22][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y55_N27
dffeas \cpu|rf|register[30][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[22]~43_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y55_N27
dffeas \cpu|rf|register[26][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[22]~43_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y55_N25
dffeas \cpu|rf|register[18][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[22]~43_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y55_N24
cycloneiv_lcell_comb \cpu|rf|qa[22]~458 (
// Equation(s):
// \cpu|rf|qa[22]~458_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[26][22]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (((\cpu|rf|register[18][22]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[26][22]~q ),
	.datac(\cpu|rf|register[18][22]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[22]~458_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[22]~458 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[22]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y55_N26
cycloneiv_lcell_comb \cpu|rf|qa[22]~459 (
// Equation(s):
// \cpu|rf|qa[22]~459_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[22]~458_combout  & ((\cpu|rf|register[30][22]~q ))) # (!\cpu|rf|qa[22]~458_combout  & (\cpu|rf|register[22][22]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[22]~458_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[22][22]~q ),
	.datac(\cpu|rf|register[30][22]~q ),
	.datad(\cpu|rf|qa[22]~458_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[22]~459_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[22]~459 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[22]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y63_N21
dffeas \cpu|rf|register[28][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[22]~43_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y63_N13
dffeas \cpu|rf|register[16][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[22]~43_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y63_N7
dffeas \cpu|rf|register[24][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[22]~43_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y63_N12
cycloneiv_lcell_comb \cpu|rf|qa[22]~462 (
// Equation(s):
// \cpu|rf|qa[22]~462_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\imem|irom|altsyncram_component|auto_generated|q_a [24])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[24][22]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[16][22]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[16][22]~q ),
	.datad(\cpu|rf|register[24][22]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qa[22]~462_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[22]~462 .lut_mask = 16'hDC98;
defparam \cpu|rf|qa[22]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y63_N20
cycloneiv_lcell_comb \cpu|rf|qa[22]~463 (
// Equation(s):
// \cpu|rf|qa[22]~463_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[22]~462_combout  & ((\cpu|rf|register[28][22]~q ))) # (!\cpu|rf|qa[22]~462_combout  & (\cpu|rf|register[20][22]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[22]~462_combout ))))

	.dataa(\cpu|rf|register[20][22]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[28][22]~q ),
	.datad(\cpu|rf|qa[22]~462_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[22]~463_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[22]~463 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[22]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y62_N21
dffeas \cpu|rf|register[29][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[22]~43_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y63_N5
dffeas \cpu|rf|register[25][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[22]~43_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y62_N20
cycloneiv_lcell_comb \cpu|rf|qa[22]~461 (
// Equation(s):
// \cpu|rf|qa[22]~461_combout  = (\cpu|rf|qa[22]~460_combout  & (((\cpu|rf|register[29][22]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24]))) # (!\cpu|rf|qa[22]~460_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\cpu|rf|register[25][22]~q ))))

	.dataa(\cpu|rf|qa[22]~460_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[29][22]~q ),
	.datad(\cpu|rf|register[25][22]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qa[22]~461_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[22]~461 .lut_mask = 16'hE6A2;
defparam \cpu|rf|qa[22]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y61_N2
cycloneiv_lcell_comb \cpu|rf|qa[22]~464 (
// Equation(s):
// \cpu|rf|qa[22]~464_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\imem|irom|altsyncram_component|auto_generated|q_a [22]) # (\cpu|rf|qa[22]~461_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|rf|qa[22]~463_combout  & (!\imem|irom|altsyncram_component|auto_generated|q_a [22])))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|qa[22]~463_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|rf|qa[22]~461_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[22]~464_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[22]~464 .lut_mask = 16'hAEA4;
defparam \cpu|rf|qa[22]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y61_N8
cycloneiv_lcell_comb \cpu|rf|qa[22]~467 (
// Equation(s):
// \cpu|rf|qa[22]~467_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[22]~464_combout  & (\cpu|rf|qa[22]~466_combout )) # (!\cpu|rf|qa[22]~464_combout  & ((\cpu|rf|qa[22]~459_combout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[22]~464_combout ))))

	.dataa(\cpu|rf|qa[22]~466_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|qa[22]~459_combout ),
	.datad(\cpu|rf|qa[22]~464_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[22]~467_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[22]~467 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[22]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y59_N22
cycloneiv_lcell_comb \cpu|rf|qa[22]~470 (
// Equation(s):
// \cpu|rf|qa[22]~470_combout  = (\cpu|rf|qa[4]~69_combout  & (((\cpu|rf|qa[4]~66_combout )))) # (!\cpu|rf|qa[4]~69_combout  & ((\cpu|rf|qa[4]~66_combout  & ((\cpu|rf|register[2][22]~q ))) # (!\cpu|rf|qa[4]~66_combout  & (\cpu|rf|register[1][22]~q ))))

	.dataa(\cpu|rf|register[1][22]~q ),
	.datab(\cpu|rf|register[2][22]~q ),
	.datac(\cpu|rf|qa[4]~69_combout ),
	.datad(\cpu|rf|qa[4]~66_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[22]~470_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[22]~470 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qa[22]~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y62_N21
dffeas \cpu|rf|register[6][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[22]~43_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y62_N6
cycloneiv_lcell_comb \cpu|rf|qa[22]~468 (
// Equation(s):
// \cpu|rf|qa[22]~468_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[5][22]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[4][22]~q ))))

	.dataa(\cpu|rf|register[4][22]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[5][22]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[22]~468_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[22]~468 .lut_mask = 16'hFC22;
defparam \cpu|rf|qa[22]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y62_N20
cycloneiv_lcell_comb \cpu|rf|qa[22]~469 (
// Equation(s):
// \cpu|rf|qa[22]~469_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[22]~468_combout  & (\cpu|rf|register[7][22]~q )) # (!\cpu|rf|qa[22]~468_combout  & ((\cpu|rf|register[6][22]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[22]~468_combout ))))

	.dataa(\cpu|rf|register[7][22]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[6][22]~q ),
	.datad(\cpu|rf|qa[22]~468_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[22]~469_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[22]~469 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[22]~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y59_N26
cycloneiv_lcell_comb \cpu|rf|qa[22]~471 (
// Equation(s):
// \cpu|rf|qa[22]~471_combout  = (\cpu|rf|qa[4]~69_combout  & ((\cpu|rf|qa[22]~470_combout  & (\cpu|rf|register[3][22]~q )) # (!\cpu|rf|qa[22]~470_combout  & ((\cpu|rf|qa[22]~469_combout ))))) # (!\cpu|rf|qa[4]~69_combout  & (((\cpu|rf|qa[22]~470_combout 
// ))))

	.dataa(\cpu|rf|qa[4]~69_combout ),
	.datab(\cpu|rf|register[3][22]~q ),
	.datac(\cpu|rf|qa[22]~470_combout ),
	.datad(\cpu|rf|qa[22]~469_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[22]~471_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[22]~471 .lut_mask = 16'hDAD0;
defparam \cpu|rf|qa[22]~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y61_N30
cycloneiv_lcell_comb \cpu|rf|qa[22]~472 (
// Equation(s):
// \cpu|rf|qa[22]~472_combout  = (\cpu|rf|qa[4]~65_combout  & (\cpu|rf|qa[4]~62_combout )) # (!\cpu|rf|qa[4]~65_combout  & ((\cpu|rf|qa[4]~62_combout  & (\cpu|rf|qa[22]~467_combout )) # (!\cpu|rf|qa[4]~62_combout  & ((\cpu|rf|qa[22]~471_combout )))))

	.dataa(\cpu|rf|qa[4]~65_combout ),
	.datab(\cpu|rf|qa[4]~62_combout ),
	.datac(\cpu|rf|qa[22]~467_combout ),
	.datad(\cpu|rf|qa[22]~471_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[22]~472_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[22]~472 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qa[22]~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y57_N31
dffeas \cpu|rf|register[9][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[22]~43_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][22] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y57_N12
cycloneiv_lcell_comb \cpu|rf|qa[22]~456 (
// Equation(s):
// \cpu|rf|qa[22]~456_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[10][22]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[8][22]~q ))))

	.dataa(\cpu|rf|register[8][22]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[10][22]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[22]~456_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[22]~456 .lut_mask = 16'hFC22;
defparam \cpu|rf|qa[22]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y57_N30
cycloneiv_lcell_comb \cpu|rf|qa[22]~457 (
// Equation(s):
// \cpu|rf|qa[22]~457_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[22]~456_combout  & (\cpu|rf|register[11][22]~q )) # (!\cpu|rf|qa[22]~456_combout  & ((\cpu|rf|register[9][22]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[22]~456_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|register[11][22]~q ),
	.datac(\cpu|rf|register[9][22]~q ),
	.datad(\cpu|rf|qa[22]~456_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[22]~457_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[22]~457 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[22]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y61_N4
cycloneiv_lcell_comb \cpu|rf|qa[22]~475 (
// Equation(s):
// \cpu|rf|qa[22]~475_combout  = (\cpu|rf|qa[4]~65_combout  & ((\cpu|rf|qa[22]~472_combout  & (\cpu|rf|qa[22]~474_combout )) # (!\cpu|rf|qa[22]~472_combout  & ((\cpu|rf|qa[22]~457_combout ))))) # (!\cpu|rf|qa[4]~65_combout  & (((\cpu|rf|qa[22]~472_combout 
// ))))

	.dataa(\cpu|rf|qa[4]~65_combout ),
	.datab(\cpu|rf|qa[22]~474_combout ),
	.datac(\cpu|rf|qa[22]~472_combout ),
	.datad(\cpu|rf|qa[22]~457_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[22]~475_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[22]~475 .lut_mask = 16'hDAD0;
defparam \cpu|rf|qa[22]~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y61_N6
cycloneiv_lcell_comb \cpu|alu_a|y[22]~23 (
// Equation(s):
// \cpu|alu_a|y[22]~23_combout  = (\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[22]~475_combout )

	.dataa(\cpu|alu_a|y[0]~0_combout ),
	.datab(gnd),
	.datac(\cpu|rf|qa[22]~475_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|alu_a|y[22]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[22]~23 .lut_mask = 16'hA0A0;
defparam \cpu|alu_a|y[22]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y57_N30
cycloneiv_lcell_comb \cpu|al_unit|Add0~90 (
// Equation(s):
// \cpu|al_unit|Add0~90_combout  = (\cpu|al_unit|Add0~89_combout  & ((\cpu|alu_a|y[22]~23_combout  & (!\cpu|al_unit|Add0~88 )) # (!\cpu|alu_a|y[22]~23_combout  & ((\cpu|al_unit|Add0~88 ) # (GND))))) # (!\cpu|al_unit|Add0~89_combout  & 
// ((\cpu|alu_a|y[22]~23_combout  & (\cpu|al_unit|Add0~88  & VCC)) # (!\cpu|alu_a|y[22]~23_combout  & (!\cpu|al_unit|Add0~88 ))))
// \cpu|al_unit|Add0~91  = CARRY((\cpu|al_unit|Add0~89_combout  & ((!\cpu|al_unit|Add0~88 ) # (!\cpu|alu_a|y[22]~23_combout ))) # (!\cpu|al_unit|Add0~89_combout  & (!\cpu|alu_a|y[22]~23_combout  & !\cpu|al_unit|Add0~88 )))

	.dataa(\cpu|al_unit|Add0~89_combout ),
	.datab(\cpu|alu_a|y[22]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~88 ),
	.combout(\cpu|al_unit|Add0~90_combout ),
	.cout(\cpu|al_unit|Add0~91 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~90 .lut_mask = 16'h692B;
defparam \cpu|al_unit|Add0~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y56_N0
cycloneiv_lcell_comb \cpu|al_unit|Add0~93 (
// Equation(s):
// \cpu|al_unit|Add0~93_combout  = ((\cpu|alu_a|y[23]~24_combout  $ (\cpu|al_unit|Add0~92_combout  $ (\cpu|al_unit|Add0~91 )))) # (GND)
// \cpu|al_unit|Add0~94  = CARRY((\cpu|alu_a|y[23]~24_combout  & ((!\cpu|al_unit|Add0~91 ) # (!\cpu|al_unit|Add0~92_combout ))) # (!\cpu|alu_a|y[23]~24_combout  & (!\cpu|al_unit|Add0~92_combout  & !\cpu|al_unit|Add0~91 )))

	.dataa(\cpu|alu_a|y[23]~24_combout ),
	.datab(\cpu|al_unit|Add0~92_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~91 ),
	.combout(\cpu|al_unit|Add0~93_combout ),
	.cout(\cpu|al_unit|Add0~94 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~93 .lut_mask = 16'h962B;
defparam \cpu|al_unit|Add0~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y56_N2
cycloneiv_lcell_comb \cpu|al_unit|Add0~96 (
// Equation(s):
// \cpu|al_unit|Add0~96_combout  = (\cpu|al_unit|Add0~95_combout  & ((\cpu|alu_a|y[24]~25_combout  & (!\cpu|al_unit|Add0~94 )) # (!\cpu|alu_a|y[24]~25_combout  & ((\cpu|al_unit|Add0~94 ) # (GND))))) # (!\cpu|al_unit|Add0~95_combout  & 
// ((\cpu|alu_a|y[24]~25_combout  & (\cpu|al_unit|Add0~94  & VCC)) # (!\cpu|alu_a|y[24]~25_combout  & (!\cpu|al_unit|Add0~94 ))))
// \cpu|al_unit|Add0~97  = CARRY((\cpu|al_unit|Add0~95_combout  & ((!\cpu|al_unit|Add0~94 ) # (!\cpu|alu_a|y[24]~25_combout ))) # (!\cpu|al_unit|Add0~95_combout  & (!\cpu|alu_a|y[24]~25_combout  & !\cpu|al_unit|Add0~94 )))

	.dataa(\cpu|al_unit|Add0~95_combout ),
	.datab(\cpu|alu_a|y[24]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~94 ),
	.combout(\cpu|al_unit|Add0~96_combout ),
	.cout(\cpu|al_unit|Add0~97 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~96 .lut_mask = 16'h692B;
defparam \cpu|al_unit|Add0~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y56_N4
cycloneiv_lcell_comb \cpu|al_unit|Add0~99 (
// Equation(s):
// \cpu|al_unit|Add0~99_combout  = ((\cpu|al_unit|Add0~98_combout  $ (\cpu|alu_a|y[25]~26_combout  $ (\cpu|al_unit|Add0~97 )))) # (GND)
// \cpu|al_unit|Add0~100  = CARRY((\cpu|al_unit|Add0~98_combout  & (\cpu|alu_a|y[25]~26_combout  & !\cpu|al_unit|Add0~97 )) # (!\cpu|al_unit|Add0~98_combout  & ((\cpu|alu_a|y[25]~26_combout ) # (!\cpu|al_unit|Add0~97 ))))

	.dataa(\cpu|al_unit|Add0~98_combout ),
	.datab(\cpu|alu_a|y[25]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~97 ),
	.combout(\cpu|al_unit|Add0~99_combout ),
	.cout(\cpu|al_unit|Add0~100 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~99 .lut_mask = 16'h964D;
defparam \cpu|al_unit|Add0~99 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y56_N2
cycloneiv_lcell_comb \cpu|al_unit|s~39 (
// Equation(s):
// \cpu|al_unit|s~39_combout  = (\cpu|alu_a|y[25]~26_combout  & ((\cpu|al_unit|ShiftRight0~6_combout ) # ((!\cpu|cu|aluimm~2_combout  & \cpu|rf|qb[25]~714_combout ))))

	.dataa(\cpu|cu|aluimm~2_combout ),
	.datab(\cpu|al_unit|ShiftRight0~6_combout ),
	.datac(\cpu|alu_a|y[25]~26_combout ),
	.datad(\cpu|rf|qb[25]~714_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~39 .lut_mask = 16'hD0C0;
defparam \cpu|al_unit|s~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y56_N8
cycloneiv_lcell_comb \cpu|al_unit|Mux6~9 (
// Equation(s):
// \cpu|al_unit|Mux6~9_combout  = (\cpu|al_unit|Mux29~1_combout  & ((\cpu|al_unit|Mux6~4_combout ) # ((\cpu|al_unit|s~39_combout )))) # (!\cpu|al_unit|Mux29~1_combout  & (!\cpu|al_unit|Mux6~4_combout  & (\cpu|al_unit|Add0~99_combout )))

	.dataa(\cpu|al_unit|Mux29~1_combout ),
	.datab(\cpu|al_unit|Mux6~4_combout ),
	.datac(\cpu|al_unit|Add0~99_combout ),
	.datad(\cpu|al_unit|s~39_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux6~9 .lut_mask = 16'hBA98;
defparam \cpu|al_unit|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y56_N24
cycloneiv_lcell_comb \cpu|al_unit|Mux6~10 (
// Equation(s):
// \cpu|al_unit|Mux6~10_combout  = (\cpu|al_unit|Mux6~4_combout  & ((\cpu|al_unit|Mux6~9_combout  & (\cpu|al_unit|s~40_combout )) # (!\cpu|al_unit|Mux6~9_combout  & ((\cpu|al_unit|Mux6~8_combout ))))) # (!\cpu|al_unit|Mux6~4_combout  & 
// (((\cpu|al_unit|Mux6~9_combout ))))

	.dataa(\cpu|al_unit|s~40_combout ),
	.datab(\cpu|al_unit|Mux6~4_combout ),
	.datac(\cpu|al_unit|Mux6~8_combout ),
	.datad(\cpu|al_unit|Mux6~9_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux6~10 .lut_mask = 16'hBBC0;
defparam \cpu|al_unit|Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y56_N10
cycloneiv_lcell_comb \cpu|al_unit|Mux6~12 (
// Equation(s):
// \cpu|al_unit|Mux6~12_combout  = (\cpu|cu|aluc[3]~6_combout  & ((\cpu|al_unit|ShiftRight0~6_combout ) # ((\cpu|al_unit|Mux6~11_combout )))) # (!\cpu|cu|aluc[3]~6_combout  & (((\cpu|al_unit|Mux6~10_combout ))))

	.dataa(\cpu|cu|aluc[3]~6_combout ),
	.datab(\cpu|al_unit|ShiftRight0~6_combout ),
	.datac(\cpu|al_unit|Mux6~11_combout ),
	.datad(\cpu|al_unit|Mux6~10_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux6~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux6~12 .lut_mask = 16'hFDA8;
defparam \cpu|al_unit|Mux6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y62_N14
cycloneiv_lcell_comb \cpu|link|y[25]~48 (
// Equation(s):
// \cpu|link|y[25]~48_combout  = (\cpu|pcplus4|p4[25]~46_combout  & ((\cpu|cu|jal~0_combout ) # ((\cpu|link|y[5]~0_combout  & \cpu|al_unit|Mux6~12_combout )))) # (!\cpu|pcplus4|p4[25]~46_combout  & (\cpu|link|y[5]~0_combout  & ((\cpu|al_unit|Mux6~12_combout 
// ))))

	.dataa(\cpu|pcplus4|p4[25]~46_combout ),
	.datab(\cpu|link|y[5]~0_combout ),
	.datac(\cpu|cu|jal~0_combout ),
	.datad(\cpu|al_unit|Mux6~12_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[25]~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[25]~48 .lut_mask = 16'hECA0;
defparam \cpu|link|y[25]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y44_N1
cycloneiv_io_ibuf \in_port1[25]~input (
	.i(in_port1[25]),
	.ibar(gnd),
	.o(\in_port1[25]~input_o ));
// synopsys translate_off
defparam \in_port1[25]~input .bus_hold = "false";
defparam \in_port1[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X105_Y55_N20
cycloneiv_lcell_comb \dmem|io_input_reg|in_reg1[25]~feeder (
// Equation(s):
// \dmem|io_input_reg|in_reg1[25]~feeder_combout  = \in_port1[25]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in_port1[25]~input_o ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|in_reg1[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg1[25]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_input_reg|in_reg1[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y55_N21
dffeas \dmem|io_input_reg|in_reg1[25] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_input_reg|in_reg1[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg1[25] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg1[25] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y7_N1
cycloneiv_io_ibuf \in_port0[25]~input (
	.i(in_port0[25]),
	.ibar(gnd),
	.o(\in_port0[25]~input_o ));
// synopsys translate_off
defparam \in_port0[25]~input .bus_hold = "false";
defparam \in_port0[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X106_Y55_N19
dffeas \dmem|io_input_reg|in_reg0[25] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\in_port0[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg0 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg0[25] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg0[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y55_N18
cycloneiv_lcell_comb \dmem|io_input_reg|io_imput_mux2x32|Selector6~0 (
// Equation(s):
// \dmem|io_input_reg|io_imput_mux2x32|Selector6~0_combout  = (\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout  & ((\dmem|io_input_reg|in_reg0 [25]) # ((\dmem|io_input_reg|in_reg1 [25] & \dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout )))) # 
// (!\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout  & (\dmem|io_input_reg|in_reg1 [25] & ((\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout ))))

	.dataa(\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout ),
	.datab(\dmem|io_input_reg|in_reg1 [25]),
	.datac(\dmem|io_input_reg|in_reg0 [25]),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_imput_mux2x32|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector6~0 .lut_mask = 16'hECA0;
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y62_N0
cycloneiv_lcell_comb \dmem|io_data_mux|y[25]~25 (
// Equation(s):
// \dmem|io_data_mux|y[25]~25_combout  = (\cpu|al_unit|Mux24~8_combout  & ((\dmem|io_input_reg|io_imput_mux2x32|Selector6~0_combout ))) # (!\cpu|al_unit|Mux24~8_combout  & (\dmem|dram|altsyncram_component|auto_generated|q_a [25]))

	.dataa(gnd),
	.datab(\cpu|al_unit|Mux24~8_combout ),
	.datac(\dmem|dram|altsyncram_component|auto_generated|q_a [25]),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Selector6~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[25]~25 .lut_mask = 16'hFC30;
defparam \dmem|io_data_mux|y[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y62_N10
cycloneiv_lcell_comb \cpu|link|y[25]~49 (
// Equation(s):
// \cpu|link|y[25]~49_combout  = (\cpu|link|y[25]~48_combout ) # ((\cpu|link|y[5]~2_combout  & \dmem|io_data_mux|y[25]~25_combout ))

	.dataa(gnd),
	.datab(\cpu|link|y[5]~2_combout ),
	.datac(\cpu|link|y[25]~48_combout ),
	.datad(\dmem|io_data_mux|y[25]~25_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[25]~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[25]~49 .lut_mask = 16'hFCF0;
defparam \cpu|link|y[25]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y63_N1
dffeas \cpu|rf|register[29][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[25]~49_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y64_N16
cycloneiv_lcell_comb \cpu|rf|qa[25]~516 (
// Equation(s):
// \cpu|rf|qa[25]~516_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[21][25]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[17][25]~q ))))

	.dataa(\cpu|rf|register[17][25]~q ),
	.datab(\cpu|rf|register[21][25]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[25]~516_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[25]~516 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qa[25]~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y64_N22
cycloneiv_lcell_comb \cpu|rf|qa[25]~517 (
// Equation(s):
// \cpu|rf|qa[25]~517_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[25]~516_combout  & ((\cpu|rf|register[29][25]~q ))) # (!\cpu|rf|qa[25]~516_combout  & (\cpu|rf|register[25][25]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[25]~516_combout ))))

	.dataa(\cpu|rf|register[25][25]~q ),
	.datab(\cpu|rf|register[29][25]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|rf|qa[25]~516_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[25]~517_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[25]~517 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qa[25]~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y62_N11
dffeas \cpu|rf|register[30][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|link|y[25]~49_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y64_N1
dffeas \cpu|rf|register[26][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[25]~49_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y64_N0
cycloneiv_lcell_comb \cpu|rf|qa[25]~518 (
// Equation(s):
// \cpu|rf|qa[25]~518_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[26][25]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[18][25]~q ))))

	.dataa(\cpu|rf|register[18][25]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[26][25]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[25]~518_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[25]~518 .lut_mask = 16'hFC22;
defparam \cpu|rf|qa[25]~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y62_N28
cycloneiv_lcell_comb \cpu|rf|qa[25]~519 (
// Equation(s):
// \cpu|rf|qa[25]~519_combout  = (\cpu|rf|qa[25]~518_combout  & (((\cpu|rf|register[30][25]~q ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|rf|qa[25]~518_combout  & (\cpu|rf|register[22][25]~q  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|rf|register[22][25]~q ),
	.datab(\cpu|rf|register[30][25]~q ),
	.datac(\cpu|rf|qa[25]~518_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[25]~519_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[25]~519 .lut_mask = 16'hCAF0;
defparam \cpu|rf|qa[25]~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y64_N28
cycloneiv_lcell_comb \cpu|rf|register[20][25]~feeder (
// Equation(s):
// \cpu|rf|register[20][25]~feeder_combout  = \cpu|link|y[25]~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[25]~49_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[20][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[20][25]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[20][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y64_N29
dffeas \cpu|rf|register[20][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[20][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y62_N31
dffeas \cpu|rf|register[28][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[25]~49_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y63_N27
dffeas \cpu|rf|register[24][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[25]~49_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y62_N13
dffeas \cpu|rf|register[16][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[25]~49_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y63_N26
cycloneiv_lcell_comb \cpu|rf|qa[25]~520 (
// Equation(s):
// \cpu|rf|qa[25]~520_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\imem|irom|altsyncram_component|auto_generated|q_a [24])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[24][25]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[16][25]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[24][25]~q ),
	.datad(\cpu|rf|register[16][25]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qa[25]~520_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[25]~520 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qa[25]~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y64_N2
cycloneiv_lcell_comb \cpu|rf|qa[25]~521 (
// Equation(s):
// \cpu|rf|qa[25]~521_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[25]~520_combout  & ((\cpu|rf|register[28][25]~q ))) # (!\cpu|rf|qa[25]~520_combout  & (\cpu|rf|register[20][25]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[25]~520_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[20][25]~q ),
	.datac(\cpu|rf|register[28][25]~q ),
	.datad(\cpu|rf|qa[25]~520_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[25]~521_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[25]~521 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[25]~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y62_N18
cycloneiv_lcell_comb \cpu|rf|qa[25]~522 (
// Equation(s):
// \cpu|rf|qa[25]~522_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[25]~519_combout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (((!\imem|irom|altsyncram_component|auto_generated|q_a [21] & \cpu|rf|qa[25]~521_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|qa[25]~519_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(\cpu|rf|qa[25]~521_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[25]~522_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[25]~522 .lut_mask = 16'hADA8;
defparam \cpu|rf|qa[25]~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y62_N4
cycloneiv_lcell_comb \cpu|rf|qa[25]~525 (
// Equation(s):
// \cpu|rf|qa[25]~525_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[25]~522_combout  & (\cpu|rf|qa[25]~524_combout )) # (!\cpu|rf|qa[25]~522_combout  & ((\cpu|rf|qa[25]~517_combout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[25]~522_combout ))))

	.dataa(\cpu|rf|qa[25]~524_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|qa[25]~517_combout ),
	.datad(\cpu|rf|qa[25]~522_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[25]~525_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[25]~525 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[25]~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y62_N27
dffeas \cpu|rf|register[3][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[25]~49_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y62_N11
dffeas \cpu|rf|register[2][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[25]~49_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y59_N3
dffeas \cpu|rf|register[7][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[25]~49_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y61_N16
cycloneiv_lcell_comb \cpu|rf|register[5][25]~feeder (
// Equation(s):
// \cpu|rf|register[5][25]~feeder_combout  = \cpu|link|y[25]~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[25]~49_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[5][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[5][25]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[5][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y61_N17
dffeas \cpu|rf|register[5][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[5][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y59_N17
dffeas \cpu|rf|register[4][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[25]~49_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][25] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y61_N28
cycloneiv_lcell_comb \cpu|rf|qa[25]~528 (
// Equation(s):
// \cpu|rf|qa[25]~528_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[6][25]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|rf|register[4][25]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|rf|register[6][25]~q ),
	.datab(\cpu|rf|register[4][25]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[25]~528_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[25]~528 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qa[25]~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y61_N22
cycloneiv_lcell_comb \cpu|rf|qa[25]~529 (
// Equation(s):
// \cpu|rf|qa[25]~529_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[25]~528_combout  & (\cpu|rf|register[7][25]~q )) # (!\cpu|rf|qa[25]~528_combout  & ((\cpu|rf|register[5][25]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[25]~528_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|register[7][25]~q ),
	.datac(\cpu|rf|register[5][25]~q ),
	.datad(\cpu|rf|qa[25]~528_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[25]~529_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[25]~529 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[25]~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y62_N16
cycloneiv_lcell_comb \cpu|rf|qa[25]~530 (
// Equation(s):
// \cpu|rf|qa[25]~530_combout  = (\cpu|rf|qa[4]~66_combout  & (((\cpu|rf|qa[4]~69_combout )))) # (!\cpu|rf|qa[4]~66_combout  & ((\cpu|rf|qa[4]~69_combout  & ((\cpu|rf|qa[25]~529_combout ))) # (!\cpu|rf|qa[4]~69_combout  & (\cpu|rf|register[1][25]~q ))))

	.dataa(\cpu|rf|register[1][25]~q ),
	.datab(\cpu|rf|qa[4]~66_combout ),
	.datac(\cpu|rf|qa[25]~529_combout ),
	.datad(\cpu|rf|qa[4]~69_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[25]~530_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[25]~530 .lut_mask = 16'hFC22;
defparam \cpu|rf|qa[25]~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y62_N10
cycloneiv_lcell_comb \cpu|rf|qa[25]~531 (
// Equation(s):
// \cpu|rf|qa[25]~531_combout  = (\cpu|rf|qa[4]~66_combout  & ((\cpu|rf|qa[25]~530_combout  & (\cpu|rf|register[3][25]~q )) # (!\cpu|rf|qa[25]~530_combout  & ((\cpu|rf|register[2][25]~q ))))) # (!\cpu|rf|qa[4]~66_combout  & (((\cpu|rf|qa[25]~530_combout ))))

	.dataa(\cpu|rf|qa[4]~66_combout ),
	.datab(\cpu|rf|register[3][25]~q ),
	.datac(\cpu|rf|register[2][25]~q ),
	.datad(\cpu|rf|qa[25]~530_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[25]~531_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[25]~531 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[25]~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y62_N12
cycloneiv_lcell_comb \cpu|rf|qa[25]~532 (
// Equation(s):
// \cpu|rf|qa[25]~532_combout  = (\cpu|rf|qa[4]~65_combout  & ((\cpu|rf|qa[25]~527_combout ) # ((\cpu|rf|qa[4]~62_combout )))) # (!\cpu|rf|qa[4]~65_combout  & (((!\cpu|rf|qa[4]~62_combout  & \cpu|rf|qa[25]~531_combout ))))

	.dataa(\cpu|rf|qa[25]~527_combout ),
	.datab(\cpu|rf|qa[4]~65_combout ),
	.datac(\cpu|rf|qa[4]~62_combout ),
	.datad(\cpu|rf|qa[25]~531_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[25]~532_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[25]~532 .lut_mask = 16'hCBC8;
defparam \cpu|rf|qa[25]~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y62_N26
cycloneiv_lcell_comb \cpu|rf|qa[25]~535 (
// Equation(s):
// \cpu|rf|qa[25]~535_combout  = (\cpu|rf|qa[4]~62_combout  & ((\cpu|rf|qa[25]~532_combout  & (\cpu|rf|qa[25]~534_combout )) # (!\cpu|rf|qa[25]~532_combout  & ((\cpu|rf|qa[25]~525_combout ))))) # (!\cpu|rf|qa[4]~62_combout  & (((\cpu|rf|qa[25]~532_combout 
// ))))

	.dataa(\cpu|rf|qa[25]~534_combout ),
	.datab(\cpu|rf|qa[4]~62_combout ),
	.datac(\cpu|rf|qa[25]~525_combout ),
	.datad(\cpu|rf|qa[25]~532_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[25]~535_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[25]~535 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[25]~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y56_N24
cycloneiv_lcell_comb \cpu|alu_a|y[25]~26 (
// Equation(s):
// \cpu|alu_a|y[25]~26_combout  = (\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[25]~535_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|alu_a|y[0]~0_combout ),
	.datad(\cpu|rf|qa[25]~535_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[25]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[25]~26 .lut_mask = 16'hF000;
defparam \cpu|alu_a|y[25]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y56_N6
cycloneiv_lcell_comb \cpu|al_unit|Add0~102 (
// Equation(s):
// \cpu|al_unit|Add0~102_combout  = (\cpu|al_unit|Add0~101_combout  & ((\cpu|alu_a|y[26]~27_combout  & (!\cpu|al_unit|Add0~100 )) # (!\cpu|alu_a|y[26]~27_combout  & ((\cpu|al_unit|Add0~100 ) # (GND))))) # (!\cpu|al_unit|Add0~101_combout  & 
// ((\cpu|alu_a|y[26]~27_combout  & (\cpu|al_unit|Add0~100  & VCC)) # (!\cpu|alu_a|y[26]~27_combout  & (!\cpu|al_unit|Add0~100 ))))
// \cpu|al_unit|Add0~103  = CARRY((\cpu|al_unit|Add0~101_combout  & ((!\cpu|al_unit|Add0~100 ) # (!\cpu|alu_a|y[26]~27_combout ))) # (!\cpu|al_unit|Add0~101_combout  & (!\cpu|alu_a|y[26]~27_combout  & !\cpu|al_unit|Add0~100 )))

	.dataa(\cpu|al_unit|Add0~101_combout ),
	.datab(\cpu|alu_a|y[26]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~100 ),
	.combout(\cpu|al_unit|Add0~102_combout ),
	.cout(\cpu|al_unit|Add0~103 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~102 .lut_mask = 16'h692B;
defparam \cpu|al_unit|Add0~102 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N16
cycloneiv_lcell_comb \cpu|al_unit|Mux5~6 (
// Equation(s):
// \cpu|al_unit|Mux5~6_combout  = (\cpu|al_unit|Mux6~4_combout  & (((\cpu|al_unit|Mux29~1_combout )))) # (!\cpu|al_unit|Mux6~4_combout  & ((\cpu|al_unit|Mux29~1_combout  & (\cpu|al_unit|s~42_combout )) # (!\cpu|al_unit|Mux29~1_combout  & 
// ((\cpu|al_unit|Add0~102_combout )))))

	.dataa(\cpu|al_unit|Mux6~4_combout ),
	.datab(\cpu|al_unit|s~42_combout ),
	.datac(\cpu|al_unit|Mux29~1_combout ),
	.datad(\cpu|al_unit|Add0~102_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux5~6 .lut_mask = 16'hE5E0;
defparam \cpu|al_unit|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N4
cycloneiv_lcell_comb \cpu|al_unit|Mux5~7 (
// Equation(s):
// \cpu|al_unit|Mux5~7_combout  = (\cpu|al_unit|Mux6~4_combout  & ((\cpu|al_unit|Mux5~6_combout  & (\cpu|al_unit|s~43_combout )) # (!\cpu|al_unit|Mux5~6_combout  & ((\cpu|al_unit|Mux5~5_combout ))))) # (!\cpu|al_unit|Mux6~4_combout  & 
// (((\cpu|al_unit|Mux5~6_combout ))))

	.dataa(\cpu|al_unit|Mux6~4_combout ),
	.datab(\cpu|al_unit|s~43_combout ),
	.datac(\cpu|al_unit|Mux5~5_combout ),
	.datad(\cpu|al_unit|Mux5~6_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux5~7 .lut_mask = 16'hDDA0;
defparam \cpu|al_unit|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y56_N12
cycloneiv_lcell_comb \cpu|al_unit|Mux5~8 (
// Equation(s):
// \cpu|al_unit|Mux5~8_combout  = (\cpu|al_unit|ShiftLeft0~18_combout  & ((\cpu|al_unit|Mux7~8_combout  & ((\cpu|al_unit|ShiftRight1~40_combout ))) # (!\cpu|al_unit|Mux7~8_combout  & (\cpu|rf|qb[31]~85_combout ))))

	.dataa(\cpu|rf|qb[31]~85_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datac(\cpu|al_unit|Mux7~8_combout ),
	.datad(\cpu|al_unit|ShiftRight1~40_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux5~8 .lut_mask = 16'hC808;
defparam \cpu|al_unit|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N10
cycloneiv_lcell_comb \cpu|al_unit|Mux5~9 (
// Equation(s):
// \cpu|al_unit|Mux5~9_combout  = (\cpu|cu|aluc[3]~6_combout  & ((\cpu|al_unit|ShiftRight0~6_combout ) # ((\cpu|al_unit|Mux5~8_combout )))) # (!\cpu|cu|aluc[3]~6_combout  & (((\cpu|al_unit|Mux5~7_combout ))))

	.dataa(\cpu|cu|aluc[3]~6_combout ),
	.datab(\cpu|al_unit|ShiftRight0~6_combout ),
	.datac(\cpu|al_unit|Mux5~7_combout ),
	.datad(\cpu|al_unit|Mux5~8_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux5~9 .lut_mask = 16'hFAD8;
defparam \cpu|al_unit|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N26
cycloneiv_lcell_comb \cpu|link|y[26]~50 (
// Equation(s):
// \cpu|link|y[26]~50_combout  = (\cpu|link|y[5]~0_combout  & ((\cpu|al_unit|Mux5~9_combout ) # ((\cpu|cu|jal~0_combout  & \cpu|pcplus4|p4[26]~48_combout )))) # (!\cpu|link|y[5]~0_combout  & (\cpu|cu|jal~0_combout  & (\cpu|pcplus4|p4[26]~48_combout )))

	.dataa(\cpu|link|y[5]~0_combout ),
	.datab(\cpu|cu|jal~0_combout ),
	.datac(\cpu|pcplus4|p4[26]~48_combout ),
	.datad(\cpu|al_unit|Mux5~9_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[26]~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[26]~50 .lut_mask = 16'hEAC0;
defparam \cpu|link|y[26]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y18_N8
cycloneiv_io_ibuf \in_port0[26]~input (
	.i(in_port0[26]),
	.ibar(gnd),
	.o(\in_port0[26]~input_o ));
// synopsys translate_off
defparam \in_port0[26]~input .bus_hold = "false";
defparam \in_port0[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X105_Y52_N17
dffeas \dmem|io_input_reg|in_reg0[26] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\in_port0[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg0 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg0[26] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg0[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y52_N16
cycloneiv_lcell_comb \dmem|io_input_reg|io_imput_mux2x32|Selector5~0 (
// Equation(s):
// \dmem|io_input_reg|io_imput_mux2x32|Selector5~0_combout  = (\dmem|io_input_reg|in_reg1 [26] & ((\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout ) # ((\dmem|io_input_reg|in_reg0 [26] & \dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout )))) # 
// (!\dmem|io_input_reg|in_reg1 [26] & (((\dmem|io_input_reg|in_reg0 [26] & \dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout ))))

	.dataa(\dmem|io_input_reg|in_reg1 [26]),
	.datab(\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout ),
	.datac(\dmem|io_input_reg|in_reg0 [26]),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_imput_mux2x32|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector5~0 .lut_mask = 16'hF888;
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N0
cycloneiv_lcell_comb \dmem|io_data_mux|y[26]~26 (
// Equation(s):
// \dmem|io_data_mux|y[26]~26_combout  = (\cpu|al_unit|Mux24~8_combout  & ((\dmem|io_input_reg|io_imput_mux2x32|Selector5~0_combout ))) # (!\cpu|al_unit|Mux24~8_combout  & (\dmem|dram|altsyncram_component|auto_generated|q_a [26]))

	.dataa(\cpu|al_unit|Mux24~8_combout ),
	.datab(gnd),
	.datac(\dmem|dram|altsyncram_component|auto_generated|q_a [26]),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Selector5~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[26]~26 .lut_mask = 16'hFA50;
defparam \dmem|io_data_mux|y[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N20
cycloneiv_lcell_comb \cpu|link|y[26]~51 (
// Equation(s):
// \cpu|link|y[26]~51_combout  = (\cpu|link|y[26]~50_combout ) # ((\cpu|link|y[5]~2_combout  & \dmem|io_data_mux|y[26]~26_combout ))

	.dataa(gnd),
	.datab(\cpu|link|y[5]~2_combout ),
	.datac(\cpu|link|y[26]~50_combout ),
	.datad(\dmem|io_data_mux|y[26]~26_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[26]~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[26]~51 .lut_mask = 16'hFCF0;
defparam \cpu|link|y[26]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y57_N7
dffeas \cpu|rf|register[9][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[26]~51_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y59_N12
cycloneiv_lcell_comb \cpu|rf|qb[26]~438 (
// Equation(s):
// \cpu|rf|qb[26]~438_combout  = (\cpu|rf|qb[26]~437_combout  & (((\cpu|rf|register[11][26]~q ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\cpu|rf|qb[26]~437_combout  & (\cpu|rf|register[9][26]~q  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|qb[26]~437_combout ),
	.datab(\cpu|rf|register[9][26]~q ),
	.datac(\cpu|rf|register[11][26]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[26]~438_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[26]~438 .lut_mask = 16'hE4AA;
defparam \cpu|rf|qb[26]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y59_N8
cycloneiv_lcell_comb \cpu|rf|qb[26]~443 (
// Equation(s):
// \cpu|rf|qb[26]~443_combout  = (\cpu|rf|qb[2]~64_combout  & (((\cpu|rf|qb[26]~438_combout ) # (\cpu|rf|qb[2]~75_combout )))) # (!\cpu|rf|qb[2]~64_combout  & (\cpu|rf|qb[26]~442_combout  & ((!\cpu|rf|qb[2]~75_combout ))))

	.dataa(\cpu|rf|qb[26]~442_combout ),
	.datab(\cpu|rf|qb[26]~438_combout ),
	.datac(\cpu|rf|qb[2]~64_combout ),
	.datad(\cpu|rf|qb[2]~75_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[26]~443_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[26]~443 .lut_mask = 16'hF0CA;
defparam \cpu|rf|qb[26]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y54_N9
dffeas \cpu|rf|register[15][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[26]~51_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y61_N2
cycloneiv_lcell_comb \cpu|rf|register[13][26]~feeder (
// Equation(s):
// \cpu|rf|register[13][26]~feeder_combout  = \cpu|link|y[26]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[26]~51_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[13][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[13][26]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[13][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y61_N3
dffeas \cpu|rf|register[13][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[13][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][26] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y54_N4
cycloneiv_lcell_comb \cpu|rf|qb[26]~444 (
// Equation(s):
// \cpu|rf|qb[26]~444_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|register[13][26]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|rf|register[12][26]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|register[12][26]~q ),
	.datab(\cpu|rf|register[13][26]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[26]~444_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[26]~444 .lut_mask = 16'hF0CA;
defparam \cpu|rf|qb[26]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y54_N22
cycloneiv_lcell_comb \cpu|rf|qb[26]~445 (
// Equation(s):
// \cpu|rf|qb[26]~445_combout  = (\cpu|rf|qb[26]~444_combout  & (((\cpu|rf|register[15][26]~q ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\cpu|rf|qb[26]~444_combout  & (\cpu|rf|register[14][26]~q  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|register[14][26]~q ),
	.datab(\cpu|rf|register[15][26]~q ),
	.datac(\cpu|rf|qb[26]~444_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[26]~445_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[26]~445 .lut_mask = 16'hCAF0;
defparam \cpu|rf|qb[26]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y59_N30
cycloneiv_lcell_comb \cpu|rf|qb[26]~446 (
// Equation(s):
// \cpu|rf|qb[26]~446_combout  = (\cpu|rf|qb[26]~443_combout  & (((\cpu|rf|qb[26]~445_combout ) # (!\cpu|rf|qb[2]~75_combout )))) # (!\cpu|rf|qb[26]~443_combout  & (\cpu|rf|qb[26]~436_combout  & ((\cpu|rf|qb[2]~75_combout ))))

	.dataa(\cpu|rf|qb[26]~436_combout ),
	.datab(\cpu|rf|qb[26]~443_combout ),
	.datac(\cpu|rf|qb[26]~445_combout ),
	.datad(\cpu|rf|qb[2]~75_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[26]~446_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[26]~446 .lut_mask = 16'hE2CC;
defparam \cpu|rf|qb[26]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y61_N26
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~123 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~123_combout  = (\cpu|alu_a|y[0]~1_combout  & (\cpu|rf|qb[26]~446_combout )) # (!\cpu|alu_a|y[0]~1_combout  & ((\cpu|rf|qb[27]~426_combout )))

	.dataa(\cpu|alu_a|y[0]~1_combout ),
	.datab(gnd),
	.datac(\cpu|rf|qb[26]~446_combout ),
	.datad(\cpu|rf|qb[27]~426_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~123_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~123 .lut_mask = 16'hF5A0;
defparam \cpu|al_unit|ShiftLeft0~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y61_N16
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~122 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~122_combout  = (\cpu|alu_a|y[1]~4_combout  & ((\cpu|alu_a|y[0]~1_combout  & (\cpu|rf|qb[24]~486_combout )) # (!\cpu|alu_a|y[0]~1_combout  & ((\cpu|rf|qb[25]~466_combout )))))

	.dataa(\cpu|rf|qb[24]~486_combout ),
	.datab(\cpu|alu_a|y[0]~1_combout ),
	.datac(\cpu|alu_a|y[1]~4_combout ),
	.datad(\cpu|rf|qb[25]~466_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~122_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~122 .lut_mask = 16'hB080;
defparam \cpu|al_unit|ShiftLeft0~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y61_N24
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~124 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~124_combout  = (\cpu|al_unit|ShiftLeft0~122_combout ) # ((!\cpu|alu_a|y[1]~4_combout  & \cpu|al_unit|ShiftLeft0~123_combout ))

	.dataa(gnd),
	.datab(\cpu|alu_a|y[1]~4_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~123_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~122_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~124_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~124 .lut_mask = 16'hFF30;
defparam \cpu|al_unit|ShiftLeft0~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y63_N4
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~107 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~107_combout  = (\cpu|alu_a|y[1]~4_combout  & ((\cpu|alu_a|y[0]~1_combout  & ((\cpu|rf|qb[20]~626_combout ))) # (!\cpu|alu_a|y[0]~1_combout  & (\cpu|rf|qb[21]~606_combout ))))

	.dataa(\cpu|rf|qb[21]~606_combout ),
	.datab(\cpu|alu_a|y[1]~4_combout ),
	.datac(\cpu|alu_a|y[0]~1_combout ),
	.datad(\cpu|rf|qb[20]~626_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~107_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~107 .lut_mask = 16'hC808;
defparam \cpu|al_unit|ShiftLeft0~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y63_N0
cycloneiv_lcell_comb \cpu|al_unit|Mux4~2 (
// Equation(s):
// \cpu|al_unit|Mux4~2_combout  = (\cpu|al_unit|ShiftLeft0~18_combout  & ((\cpu|al_unit|ShiftLeft0~108_combout ) # ((\cpu|al_unit|ShiftLeft0~107_combout ) # (!\cpu|al_unit|Mux6~2_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~108_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~107_combout ),
	.datac(\cpu|al_unit|Mux6~2_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~18_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux4~2 .lut_mask = 16'hEF00;
defparam \cpu|al_unit|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y63_N10
cycloneiv_lcell_comb \cpu|al_unit|Mux4~3 (
// Equation(s):
// \cpu|al_unit|Mux4~3_combout  = (\cpu|al_unit|ShiftRight0~6_combout ) # ((\cpu|al_unit|Mux4~2_combout  & ((\cpu|al_unit|Mux6~2_combout ) # (\cpu|al_unit|ShiftLeft0~124_combout ))))

	.dataa(\cpu|al_unit|Mux6~2_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~124_combout ),
	.datac(\cpu|al_unit|ShiftRight0~6_combout ),
	.datad(\cpu|al_unit|Mux4~2_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux4~3 .lut_mask = 16'hFEF0;
defparam \cpu|al_unit|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y59_N24
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~71 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~71_combout  = (\cpu|alu_a|y[1]~4_combout  & ((\cpu|alu_b|y[12]~5_combout ))) # (!\cpu|alu_a|y[1]~4_combout  & (\cpu|alu_b|y[14]~4_combout ))

	.dataa(\cpu|alu_a|y[1]~4_combout ),
	.datab(\cpu|alu_b|y[14]~4_combout ),
	.datac(gnd),
	.datad(\cpu|alu_b|y[12]~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~71_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~71 .lut_mask = 16'hEE44;
defparam \cpu|al_unit|ShiftLeft0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y59_N6
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~76 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~76_combout  = (!\cpu|alu_a|y[0]~1_combout  & ((\cpu|alu_a|y[1]~4_combout  & ((\cpu|alu_b|y[13]~3_combout ))) # (!\cpu|alu_a|y[1]~4_combout  & (\cpu|alu_b|y[15]~2_combout ))))

	.dataa(\cpu|alu_a|y[0]~1_combout ),
	.datab(\cpu|alu_b|y[15]~2_combout ),
	.datac(\cpu|alu_a|y[1]~4_combout ),
	.datad(\cpu|alu_b|y[13]~3_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~76_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~76 .lut_mask = 16'h5404;
defparam \cpu|al_unit|ShiftLeft0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y59_N28
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~77 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~77_combout  = (\cpu|al_unit|ShiftLeft0~76_combout ) # ((\cpu|alu_a|y[0]~1_combout  & \cpu|al_unit|ShiftLeft0~71_combout ))

	.dataa(\cpu|alu_a|y[0]~1_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~71_combout ),
	.datac(gnd),
	.datad(\cpu|al_unit|ShiftLeft0~76_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~77_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~77 .lut_mask = 16'hFF88;
defparam \cpu|al_unit|ShiftLeft0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y56_N30
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~93 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~93_combout  = (!\cpu|alu_a|y[1]~4_combout  & ((\cpu|alu_a|y[0]~1_combout  & (\cpu|rf|qb[18]~706_combout )) # (!\cpu|alu_a|y[0]~1_combout  & ((\cpu|rf|qb[19]~686_combout )))))

	.dataa(\cpu|rf|qb[18]~706_combout ),
	.datab(\cpu|alu_a|y[0]~1_combout ),
	.datac(\cpu|rf|qb[19]~686_combout ),
	.datad(\cpu|alu_a|y[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~93_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~93 .lut_mask = 16'h00B8;
defparam \cpu|al_unit|ShiftLeft0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y61_N28
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~92 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~92_combout  = (\cpu|alu_a|y[1]~4_combout  & ((\cpu|alu_a|y[0]~1_combout  & ((\cpu|rf|qb[16]~666_combout ))) # (!\cpu|alu_a|y[0]~1_combout  & (\cpu|rf|qb[17]~646_combout ))))

	.dataa(\cpu|alu_a|y[1]~4_combout ),
	.datab(\cpu|alu_a|y[0]~1_combout ),
	.datac(\cpu|rf|qb[17]~646_combout ),
	.datad(\cpu|rf|qb[16]~666_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~92_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~92 .lut_mask = 16'hA820;
defparam \cpu|al_unit|ShiftLeft0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y56_N12
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~94 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~94_combout  = (!\cpu|cu|aluimm~2_combout  & (!\cpu|rf|Equal1~1_combout  & ((\cpu|al_unit|ShiftLeft0~93_combout ) # (\cpu|al_unit|ShiftLeft0~92_combout ))))

	.dataa(\cpu|cu|aluimm~2_combout ),
	.datab(\cpu|rf|Equal1~1_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~93_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~92_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~94_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~94 .lut_mask = 16'h1110;
defparam \cpu|al_unit|ShiftLeft0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y54_N30
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~95 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~95_combout  = (\cpu|alu_a|y[2]~3_combout  & (((\cpu|al_unit|ShiftLeft0~77_combout )))) # (!\cpu|alu_a|y[2]~3_combout  & ((\cpu|al_unit|ShiftRight0~6_combout ) # ((\cpu|al_unit|ShiftLeft0~94_combout ))))

	.dataa(\cpu|alu_a|y[2]~3_combout ),
	.datab(\cpu|al_unit|ShiftRight0~6_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~77_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~94_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~95_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~95 .lut_mask = 16'hF5E4;
defparam \cpu|al_unit|ShiftLeft0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y58_N10
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~37 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~37_combout  = (!\cpu|alu_a|y[0]~1_combout  & ((\cpu|alu_a|y[1]~4_combout  & ((\cpu|alu_b|y[5]~8_combout ))) # (!\cpu|alu_a|y[1]~4_combout  & (\cpu|alu_b|y[7]~6_combout ))))

	.dataa(\cpu|alu_a|y[0]~1_combout ),
	.datab(\cpu|alu_a|y[1]~4_combout ),
	.datac(\cpu|alu_b|y[7]~6_combout ),
	.datad(\cpu|alu_b|y[5]~8_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~37 .lut_mask = 16'h5410;
defparam \cpu|al_unit|ShiftLeft0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y58_N4
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~38 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~38_combout  = (\cpu|al_unit|ShiftLeft0~37_combout ) # ((\cpu|alu_a|y[0]~1_combout  & \cpu|al_unit|ShiftLeft0~33_combout ))

	.dataa(\cpu|alu_a|y[0]~1_combout ),
	.datab(gnd),
	.datac(\cpu|al_unit|ShiftLeft0~33_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~37_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~38 .lut_mask = 16'hFFA0;
defparam \cpu|al_unit|ShiftLeft0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y57_N28
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~57 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~57_combout  = (\cpu|alu_a|y[2]~3_combout  & ((\cpu|al_unit|ShiftLeft0~38_combout ))) # (!\cpu|alu_a|y[2]~3_combout  & (\cpu|al_unit|ShiftLeft0~56_combout ))

	.dataa(\cpu|al_unit|ShiftLeft0~56_combout ),
	.datab(\cpu|alu_a|y[2]~3_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~38_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~57 .lut_mask = 16'hE2E2;
defparam \cpu|al_unit|ShiftLeft0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y58_N28
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~23 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~23_combout  = (!\cpu|alu_a|y[1]~4_combout  & ((\cpu|alu_a|y[0]~1_combout  & (\cpu|alu_b|y[2]~15_combout )) # (!\cpu|alu_a|y[0]~1_combout  & ((\cpu|alu_b|y[3]~14_combout )))))

	.dataa(\cpu|alu_a|y[0]~1_combout ),
	.datab(\cpu|alu_a|y[1]~4_combout ),
	.datac(\cpu|alu_b|y[2]~15_combout ),
	.datad(\cpu|alu_b|y[3]~14_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~23 .lut_mask = 16'h3120;
defparam \cpu|al_unit|ShiftLeft0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y58_N20
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~36 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~36_combout  = (\cpu|al_unit|ShiftLeft0~23_combout ) # ((\cpu|alu_a|y[1]~4_combout  & \cpu|al_unit|ShiftLeft0~20_combout ))

	.dataa(gnd),
	.datab(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datac(\cpu|alu_a|y[1]~4_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~20_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~36 .lut_mask = 16'hFCCC;
defparam \cpu|al_unit|ShiftLeft0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y57_N2
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~58 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~58_combout  = (\cpu|alu_a|y[3]~5_combout  & (((!\cpu|alu_a|y[2]~3_combout  & \cpu|al_unit|ShiftLeft0~36_combout )))) # (!\cpu|alu_a|y[3]~5_combout  & (\cpu|al_unit|ShiftLeft0~57_combout ))

	.dataa(\cpu|alu_a|y[3]~5_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~57_combout ),
	.datac(\cpu|alu_a|y[2]~3_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~36_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~58 .lut_mask = 16'h4E44;
defparam \cpu|al_unit|ShiftLeft0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y54_N12
cycloneiv_lcell_comb \cpu|al_unit|Mux4~4 (
// Equation(s):
// \cpu|al_unit|Mux4~4_combout  = (\cpu|al_unit|Mux6~2_combout  & ((\cpu|al_unit|ShiftLeft0~58_combout ))) # (!\cpu|al_unit|Mux6~2_combout  & (\cpu|al_unit|ShiftLeft0~95_combout ))

	.dataa(\cpu|al_unit|Mux6~2_combout ),
	.datab(gnd),
	.datac(\cpu|al_unit|ShiftLeft0~95_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~58_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux4~4 .lut_mask = 16'hFA50;
defparam \cpu|al_unit|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y54_N28
cycloneiv_lcell_comb \cpu|al_unit|Mux4~5 (
// Equation(s):
// \cpu|al_unit|Mux4~5_combout  = (!\cpu|al_unit|ShiftLeft0~13_combout  & ((\cpu|al_unit|ShiftRight0~95_combout  & (\cpu|al_unit|Mux4~3_combout )) # (!\cpu|al_unit|ShiftRight0~95_combout  & ((\cpu|al_unit|Mux4~4_combout )))))

	.dataa(\cpu|al_unit|ShiftLeft0~13_combout ),
	.datab(\cpu|al_unit|ShiftRight0~95_combout ),
	.datac(\cpu|al_unit|Mux4~3_combout ),
	.datad(\cpu|al_unit|Mux4~4_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux4~5 .lut_mask = 16'h5140;
defparam \cpu|al_unit|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y54_N22
cycloneiv_lcell_comb \cpu|al_unit|Mux4~7 (
// Equation(s):
// \cpu|al_unit|Mux4~7_combout  = (\cpu|al_unit|Mux6~3_combout  & ((\cpu|al_unit|Mux4~6_combout  & ((\cpu|al_unit|Mux4~5_combout ))) # (!\cpu|al_unit|Mux4~6_combout  & (\cpu|al_unit|ShiftRight0~98_combout )))) # (!\cpu|al_unit|Mux6~3_combout  & 
// (\cpu|al_unit|Mux4~6_combout ))

	.dataa(\cpu|al_unit|Mux6~3_combout ),
	.datab(\cpu|al_unit|Mux4~6_combout ),
	.datac(\cpu|al_unit|ShiftRight0~98_combout ),
	.datad(\cpu|al_unit|Mux4~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux4~7 .lut_mask = 16'hEC64;
defparam \cpu|al_unit|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y54_N6
cycloneiv_lcell_comb \cpu|al_unit|Mux4~9 (
// Equation(s):
// \cpu|al_unit|Mux4~9_combout  = (\cpu|al_unit|Mux4~8_combout  & ((\cpu|al_unit|s~46_combout ) # ((!\cpu|al_unit|Mux6~4_combout )))) # (!\cpu|al_unit|Mux4~8_combout  & (((\cpu|al_unit|Mux4~7_combout  & \cpu|al_unit|Mux6~4_combout ))))

	.dataa(\cpu|al_unit|Mux4~8_combout ),
	.datab(\cpu|al_unit|s~46_combout ),
	.datac(\cpu|al_unit|Mux4~7_combout ),
	.datad(\cpu|al_unit|Mux6~4_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux4~9 .lut_mask = 16'hD8AA;
defparam \cpu|al_unit|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y54_N16
cycloneiv_lcell_comb \cpu|al_unit|Mux4~10 (
// Equation(s):
// \cpu|al_unit|Mux4~10_combout  = (\cpu|al_unit|Mux4~1_combout ) # ((!\cpu|cu|aluc[3]~6_combout  & \cpu|al_unit|Mux4~9_combout ))

	.dataa(\cpu|al_unit|Mux4~1_combout ),
	.datab(gnd),
	.datac(\cpu|cu|aluc[3]~6_combout ),
	.datad(\cpu|al_unit|Mux4~9_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux4~10 .lut_mask = 16'hAFAA;
defparam \cpu|al_unit|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y54_N4
cycloneiv_lcell_comb \cpu|link|y[27]~52 (
// Equation(s):
// \cpu|link|y[27]~52_combout  = (\cpu|link|y[5]~0_combout  & ((\cpu|al_unit|Mux4~10_combout ) # ((\cpu|cu|jal~0_combout  & \cpu|pcplus4|p4[27]~50_combout )))) # (!\cpu|link|y[5]~0_combout  & (\cpu|cu|jal~0_combout  & (\cpu|pcplus4|p4[27]~50_combout )))

	.dataa(\cpu|link|y[5]~0_combout ),
	.datab(\cpu|cu|jal~0_combout ),
	.datac(\cpu|pcplus4|p4[27]~50_combout ),
	.datad(\cpu|al_unit|Mux4~10_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[27]~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[27]~52 .lut_mask = 16'hEAC0;
defparam \cpu|link|y[27]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y21_N8
cycloneiv_io_ibuf \in_port1[27]~input (
	.i(in_port1[27]),
	.ibar(gnd),
	.o(\in_port1[27]~input_o ));
// synopsys translate_off
defparam \in_port1[27]~input .bus_hold = "false";
defparam \in_port1[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X101_Y52_N2
cycloneiv_lcell_comb \dmem|io_input_reg|in_reg1[27]~feeder (
// Equation(s):
// \dmem|io_input_reg|in_reg1[27]~feeder_combout  = \in_port1[27]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in_port1[27]~input_o ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|in_reg1[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg1[27]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_input_reg|in_reg1[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y52_N3
dffeas \dmem|io_input_reg|in_reg1[27] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_input_reg|in_reg1[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg1[27] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg1[27] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y52_N1
cycloneiv_io_ibuf \in_port0[27]~input (
	.i(in_port0[27]),
	.ibar(gnd),
	.o(\in_port0[27]~input_o ));
// synopsys translate_off
defparam \in_port0[27]~input .bus_hold = "false";
defparam \in_port0[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X101_Y52_N21
dffeas \dmem|io_input_reg|in_reg0[27] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\in_port0[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg0 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg0[27] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg0[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y52_N20
cycloneiv_lcell_comb \dmem|io_input_reg|io_imput_mux2x32|Selector4~0 (
// Equation(s):
// \dmem|io_input_reg|io_imput_mux2x32|Selector4~0_combout  = (\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout  & ((\dmem|io_input_reg|in_reg0 [27]) # ((\dmem|io_input_reg|in_reg1 [27] & \dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout )))) # 
// (!\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout  & (\dmem|io_input_reg|in_reg1 [27] & ((\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout ))))

	.dataa(\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout ),
	.datab(\dmem|io_input_reg|in_reg1 [27]),
	.datac(\dmem|io_input_reg|in_reg0 [27]),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_imput_mux2x32|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector4~0 .lut_mask = 16'hECA0;
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y54_N2
cycloneiv_lcell_comb \dmem|io_data_mux|y[27]~27 (
// Equation(s):
// \dmem|io_data_mux|y[27]~27_combout  = (\cpu|al_unit|Mux24~8_combout  & ((\dmem|io_input_reg|io_imput_mux2x32|Selector4~0_combout ))) # (!\cpu|al_unit|Mux24~8_combout  & (\dmem|dram|altsyncram_component|auto_generated|q_a [27]))

	.dataa(gnd),
	.datab(\cpu|al_unit|Mux24~8_combout ),
	.datac(\dmem|dram|altsyncram_component|auto_generated|q_a [27]),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Selector4~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[27]~27 .lut_mask = 16'hFC30;
defparam \dmem|io_data_mux|y[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y54_N18
cycloneiv_lcell_comb \cpu|link|y[27]~53 (
// Equation(s):
// \cpu|link|y[27]~53_combout  = (\cpu|link|y[27]~52_combout ) # ((\cpu|link|y[5]~2_combout  & \dmem|io_data_mux|y[27]~27_combout ))

	.dataa(\cpu|link|y[5]~2_combout ),
	.datab(gnd),
	.datac(\cpu|link|y[27]~52_combout ),
	.datad(\dmem|io_data_mux|y[27]~27_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[27]~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[27]~53 .lut_mask = 16'hFAF0;
defparam \cpu|link|y[27]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y64_N21
dffeas \cpu|rf|register[8][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[27]~53_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y61_N14
cycloneiv_lcell_comb \cpu|rf|qb[27]~407 (
// Equation(s):
// \cpu|rf|qb[27]~407_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|register[9][27]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|rf|register[8][27]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|register[8][27]~q ),
	.datac(\cpu|rf|register[9][27]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[27]~407_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[27]~407 .lut_mask = 16'hAAE4;
defparam \cpu|rf|qb[27]~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y61_N20
cycloneiv_lcell_comb \cpu|rf|qb[27]~408 (
// Equation(s):
// \cpu|rf|qb[27]~408_combout  = (\cpu|rf|qb[27]~407_combout  & ((\cpu|rf|register[11][27]~q ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\cpu|rf|qb[27]~407_combout  & (((\cpu|rf|register[10][27]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|register[11][27]~q ),
	.datab(\cpu|rf|qb[27]~407_combout ),
	.datac(\cpu|rf|register[10][27]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[27]~408_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[27]~408 .lut_mask = 16'hB8CC;
defparam \cpu|rf|qb[27]~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y58_N25
dffeas \cpu|rf|register[14][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[27]~53_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y58_N31
dffeas \cpu|rf|register[12][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[27]~53_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][27] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y58_N30
cycloneiv_lcell_comb \cpu|rf|qb[27]~424 (
// Equation(s):
// \cpu|rf|qb[27]~424_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[14][27]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[12][27]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|register[14][27]~q ),
	.datac(\cpu|rf|register[12][27]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[27]~424_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[27]~424 .lut_mask = 16'hEE50;
defparam \cpu|rf|qb[27]~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y54_N8
cycloneiv_lcell_comb \cpu|rf|qb[27]~425 (
// Equation(s):
// \cpu|rf|qb[27]~425_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[27]~424_combout  & ((\cpu|rf|register[15][27]~q ))) # (!\cpu|rf|qb[27]~424_combout  & (\cpu|rf|register[13][27]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[27]~424_combout ))))

	.dataa(\cpu|rf|register[13][27]~q ),
	.datab(\cpu|rf|register[15][27]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\cpu|rf|qb[27]~424_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[27]~425_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[27]~425 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qb[27]~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y62_N2
cycloneiv_lcell_comb \cpu|rf|qb[27]~426 (
// Equation(s):
// \cpu|rf|qb[27]~426_combout  = (\cpu|rf|qb[27]~423_combout  & (((\cpu|rf|qb[27]~425_combout ) # (!\cpu|rf|qb[2]~64_combout )))) # (!\cpu|rf|qb[27]~423_combout  & (\cpu|rf|qb[27]~408_combout  & (\cpu|rf|qb[2]~64_combout )))

	.dataa(\cpu|rf|qb[27]~423_combout ),
	.datab(\cpu|rf|qb[27]~408_combout ),
	.datac(\cpu|rf|qb[2]~64_combout ),
	.datad(\cpu|rf|qb[27]~425_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[27]~426_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[27]~426 .lut_mask = 16'hEA4A;
defparam \cpu|rf|qb[27]~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y58_N22
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~37 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~37_combout  = (\cpu|alu_a|y[0]~1_combout  & (\cpu|rf|qb[28]~546_combout )) # (!\cpu|alu_a|y[0]~1_combout  & ((\cpu|rf|qb[27]~426_combout )))

	.dataa(gnd),
	.datab(\cpu|alu_a|y[0]~1_combout ),
	.datac(\cpu|rf|qb[28]~546_combout ),
	.datad(\cpu|rf|qb[27]~426_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~37 .lut_mask = 16'hF3C0;
defparam \cpu|al_unit|ShiftRight0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y58_N20
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~20 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~20_combout  = (\cpu|alu_a|y[0]~1_combout  & ((\cpu|rf|qb[26]~446_combout ))) # (!\cpu|alu_a|y[0]~1_combout  & (\cpu|rf|qb[25]~466_combout ))

	.dataa(gnd),
	.datab(\cpu|rf|qb[25]~466_combout ),
	.datac(\cpu|rf|qb[26]~446_combout ),
	.datad(\cpu|alu_a|y[0]~1_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~20 .lut_mask = 16'hF0CC;
defparam \cpu|al_unit|ShiftRight1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y58_N18
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~38 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~38_combout  = (\cpu|alu_a|y[1]~4_combout  & (\cpu|al_unit|ShiftRight0~37_combout )) # (!\cpu|alu_a|y[1]~4_combout  & ((\cpu|al_unit|ShiftRight1~20_combout )))

	.dataa(\cpu|alu_a|y[1]~4_combout ),
	.datab(gnd),
	.datac(\cpu|al_unit|ShiftRight0~37_combout ),
	.datad(\cpu|al_unit|ShiftRight1~20_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~38 .lut_mask = 16'hF5A0;
defparam \cpu|al_unit|ShiftRight0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y60_N14
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~21 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~21_combout  = (\cpu|al_unit|ShiftRight1~19_combout ) # ((!\cpu|alu_a|y[2]~3_combout  & \cpu|al_unit|ShiftRight0~38_combout ))

	.dataa(\cpu|alu_a|y[2]~3_combout ),
	.datab(\cpu|al_unit|ShiftRight1~19_combout ),
	.datac(gnd),
	.datad(\cpu|al_unit|ShiftRight0~38_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~21 .lut_mask = 16'hDDCC;
defparam \cpu|al_unit|ShiftRight1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y55_N28
cycloneiv_lcell_comb \cpu|al_unit|Mux22~14 (
// Equation(s):
// \cpu|al_unit|Mux22~14_combout  = (\cpu|al_unit|ShiftLeft0~18_combout  & ((\cpu|alu_a|y[3]~5_combout  & (\cpu|rf|qb[31]~85_combout )) # (!\cpu|alu_a|y[3]~5_combout  & ((\cpu|al_unit|ShiftRight1~21_combout )))))

	.dataa(\cpu|rf|qb[31]~85_combout ),
	.datab(\cpu|alu_a|y[3]~5_combout ),
	.datac(\cpu|al_unit|ShiftRight1~21_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~18_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux22~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux22~14 .lut_mask = 16'hB800;
defparam \cpu|al_unit|Mux22~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y65_N5
dffeas \cpu|rf|register[19][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~11_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y65_N4
cycloneiv_lcell_comb \cpu|rf|qa[9]~143 (
// Equation(s):
// \cpu|rf|qa[9]~143_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[23][9]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (((\cpu|rf|register[19][9]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\cpu|rf|register[23][9]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[19][9]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[9]~143_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[9]~143 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qa[9]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y65_N11
dffeas \cpu|rf|register[31][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~11_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y65_N10
cycloneiv_lcell_comb \cpu|rf|qa[9]~144 (
// Equation(s):
// \cpu|rf|qa[9]~144_combout  = (\cpu|rf|qa[9]~143_combout  & (((\cpu|rf|register[31][9]~q ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\cpu|rf|qa[9]~143_combout  & (\cpu|rf|register[27][9]~q  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\cpu|rf|register[27][9]~q ),
	.datab(\cpu|rf|qa[9]~143_combout ),
	.datac(\cpu|rf|register[31][9]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[9]~144_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[9]~144 .lut_mask = 16'hE2CC;
defparam \cpu|rf|qa[9]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y64_N17
dffeas \cpu|rf|register[20][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~11_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y64_N7
dffeas \cpu|rf|register[28][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~11_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y64_N6
cycloneiv_lcell_comb \cpu|rf|qa[9]~141 (
// Equation(s):
// \cpu|rf|qa[9]~141_combout  = (\cpu|rf|qa[9]~140_combout  & (((\cpu|rf|register[28][9]~q ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|rf|qa[9]~140_combout  & (\cpu|rf|register[20][9]~q  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|rf|qa[9]~140_combout ),
	.datab(\cpu|rf|register[20][9]~q ),
	.datac(\cpu|rf|register[28][9]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[9]~141_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[9]~141 .lut_mask = 16'hE4AA;
defparam \cpu|rf|qa[9]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y58_N30
cycloneiv_lcell_comb \cpu|rf|qa[9]~142 (
// Equation(s):
// \cpu|rf|qa[9]~142_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|qa[9]~139_combout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[9]~141_combout )))))

	.dataa(\cpu|rf|qa[9]~139_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|qa[9]~141_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[9]~142_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[9]~142 .lut_mask = 16'hEE30;
defparam \cpu|rf|qa[9]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y58_N28
cycloneiv_lcell_comb \cpu|rf|qa[9]~145 (
// Equation(s):
// \cpu|rf|qa[9]~145_combout  = (\cpu|rf|qa[9]~142_combout  & (((\cpu|rf|qa[9]~144_combout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\cpu|rf|qa[9]~142_combout  & (\cpu|rf|qa[9]~137_combout  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|rf|qa[9]~137_combout ),
	.datab(\cpu|rf|qa[9]~144_combout ),
	.datac(\cpu|rf|qa[9]~142_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[9]~145_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[9]~145 .lut_mask = 16'hCAF0;
defparam \cpu|rf|qa[9]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y57_N11
dffeas \cpu|rf|register[1][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~11_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y61_N21
dffeas \cpu|rf|register[5][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~11_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y57_N5
dffeas \cpu|rf|register[7][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~11_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y57_N4
cycloneiv_lcell_comb \cpu|rf|qa[9]~149 (
// Equation(s):
// \cpu|rf|qa[9]~149_combout  = (\cpu|rf|qa[9]~148_combout  & (((\cpu|rf|register[7][9]~q ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\cpu|rf|qa[9]~148_combout  & (\cpu|rf|register[5][9]~q  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|rf|qa[9]~148_combout ),
	.datab(\cpu|rf|register[5][9]~q ),
	.datac(\cpu|rf|register[7][9]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[9]~149_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[9]~149 .lut_mask = 16'hE4AA;
defparam \cpu|rf|qa[9]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y57_N10
cycloneiv_lcell_comb \cpu|rf|qa[9]~150 (
// Equation(s):
// \cpu|rf|qa[9]~150_combout  = (\cpu|rf|qa[4]~66_combout  & (\cpu|rf|qa[4]~69_combout )) # (!\cpu|rf|qa[4]~66_combout  & ((\cpu|rf|qa[4]~69_combout  & ((\cpu|rf|qa[9]~149_combout ))) # (!\cpu|rf|qa[4]~69_combout  & (\cpu|rf|register[1][9]~q ))))

	.dataa(\cpu|rf|qa[4]~66_combout ),
	.datab(\cpu|rf|qa[4]~69_combout ),
	.datac(\cpu|rf|register[1][9]~q ),
	.datad(\cpu|rf|qa[9]~149_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[9]~150_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[9]~150 .lut_mask = 16'hDC98;
defparam \cpu|rf|qa[9]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y59_N14
cycloneiv_lcell_comb \cpu|rf|qa[9]~151 (
// Equation(s):
// \cpu|rf|qa[9]~151_combout  = (\cpu|rf|qa[4]~66_combout  & ((\cpu|rf|qa[9]~150_combout  & ((\cpu|rf|register[3][9]~q ))) # (!\cpu|rf|qa[9]~150_combout  & (\cpu|rf|register[2][9]~q )))) # (!\cpu|rf|qa[4]~66_combout  & (((\cpu|rf|qa[9]~150_combout ))))

	.dataa(\cpu|rf|register[2][9]~q ),
	.datab(\cpu|rf|qa[4]~66_combout ),
	.datac(\cpu|rf|register[3][9]~q ),
	.datad(\cpu|rf|qa[9]~150_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[9]~151_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[9]~151 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[9]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y58_N10
cycloneiv_lcell_comb \cpu|rf|qa[9]~152 (
// Equation(s):
// \cpu|rf|qa[9]~152_combout  = (\cpu|rf|qa[4]~65_combout  & ((\cpu|rf|qa[9]~147_combout ) # ((\cpu|rf|qa[4]~62_combout )))) # (!\cpu|rf|qa[4]~65_combout  & (((!\cpu|rf|qa[4]~62_combout  & \cpu|rf|qa[9]~151_combout ))))

	.dataa(\cpu|rf|qa[9]~147_combout ),
	.datab(\cpu|rf|qa[4]~65_combout ),
	.datac(\cpu|rf|qa[4]~62_combout ),
	.datad(\cpu|rf|qa[9]~151_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[9]~152_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[9]~152 .lut_mask = 16'hCBC8;
defparam \cpu|rf|qa[9]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y58_N20
cycloneiv_lcell_comb \cpu|rf|qa[9]~155 (
// Equation(s):
// \cpu|rf|qa[9]~155_combout  = (\cpu|rf|qa[4]~62_combout  & ((\cpu|rf|qa[9]~152_combout  & (\cpu|rf|qa[9]~154_combout )) # (!\cpu|rf|qa[9]~152_combout  & ((\cpu|rf|qa[9]~145_combout ))))) # (!\cpu|rf|qa[4]~62_combout  & (((\cpu|rf|qa[9]~152_combout ))))

	.dataa(\cpu|rf|qa[9]~154_combout ),
	.datab(\cpu|rf|qa[9]~145_combout ),
	.datac(\cpu|rf|qa[4]~62_combout ),
	.datad(\cpu|rf|qa[9]~152_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[9]~155_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[9]~155 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qa[9]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y55_N2
cycloneiv_lcell_comb \cpu|al_unit|Mux22~15 (
// Equation(s):
// \cpu|al_unit|Mux22~15_combout  = (\cpu|alu_b|y[9]~11_combout  & (\cpu|al_unit|Mux29~1_combout  $ (((!\cpu|rf|qa[9]~155_combout ) # (!\cpu|alu_a|y[0]~0_combout ))))) # (!\cpu|alu_b|y[9]~11_combout  & (!\cpu|al_unit|Mux29~1_combout  & 
// (\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[9]~155_combout )))

	.dataa(\cpu|alu_b|y[9]~11_combout ),
	.datab(\cpu|al_unit|Mux29~1_combout ),
	.datac(\cpu|alu_a|y[0]~0_combout ),
	.datad(\cpu|rf|qa[9]~155_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux22~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux22~15 .lut_mask = 16'h9222;
defparam \cpu|al_unit|Mux22~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N30
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~45 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~45_combout  = (!\cpu|alu_a|y[2]~3_combout  & (!\cpu|alu_a|y[1]~4_combout  & \cpu|alu_a|y[3]~5_combout ))

	.dataa(gnd),
	.datab(\cpu|alu_a|y[2]~3_combout ),
	.datac(\cpu|alu_a|y[1]~4_combout ),
	.datad(\cpu|alu_a|y[3]~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~45 .lut_mask = 16'h0300;
defparam \cpu|al_unit|ShiftLeft0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y58_N6
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~26 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~26_combout  = (\cpu|alu_a|y[1]~4_combout  & ((\cpu|alu_b|y[2]~15_combout ))) # (!\cpu|alu_a|y[1]~4_combout  & (\cpu|alu_b|y[4]~9_combout ))

	.dataa(\cpu|alu_b|y[4]~9_combout ),
	.datab(\cpu|alu_a|y[1]~4_combout ),
	.datac(\cpu|alu_b|y[2]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~26 .lut_mask = 16'hE2E2;
defparam \cpu|al_unit|ShiftLeft0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N10
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~29 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~29_combout  = (!\cpu|alu_a|y[0]~1_combout  & ((\cpu|alu_a|y[1]~4_combout  & (\cpu|alu_b|y[3]~14_combout )) # (!\cpu|alu_a|y[1]~4_combout  & ((\cpu|alu_b|y[5]~8_combout )))))

	.dataa(\cpu|alu_a|y[0]~1_combout ),
	.datab(\cpu|alu_b|y[3]~14_combout ),
	.datac(\cpu|alu_a|y[1]~4_combout ),
	.datad(\cpu|alu_b|y[5]~8_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~29 .lut_mask = 16'h4540;
defparam \cpu|al_unit|ShiftLeft0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N0
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~30 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~30_combout  = (\cpu|al_unit|ShiftLeft0~29_combout ) # ((\cpu|alu_a|y[0]~1_combout  & \cpu|al_unit|ShiftLeft0~26_combout ))

	.dataa(gnd),
	.datab(\cpu|alu_a|y[0]~1_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~26_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~29_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~30 .lut_mask = 16'hFFC0;
defparam \cpu|al_unit|ShiftLeft0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y61_N30
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~41 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~41_combout  = (\cpu|alu_a|y[1]~4_combout  & (\cpu|alu_b|y[6]~7_combout )) # (!\cpu|alu_a|y[1]~4_combout  & ((\cpu|alu_b|y[8]~13_combout )))

	.dataa(gnd),
	.datab(\cpu|alu_a|y[1]~4_combout ),
	.datac(\cpu|alu_b|y[6]~7_combout ),
	.datad(\cpu|alu_b|y[8]~13_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~41 .lut_mask = 16'hF3C0;
defparam \cpu|al_unit|ShiftLeft0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y61_N12
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~46 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~46_combout  = (!\cpu|alu_a|y[0]~1_combout  & ((\cpu|alu_a|y[1]~4_combout  & (\cpu|alu_b|y[7]~6_combout )) # (!\cpu|alu_a|y[1]~4_combout  & ((\cpu|alu_b|y[9]~11_combout )))))

	.dataa(\cpu|alu_a|y[1]~4_combout ),
	.datab(\cpu|alu_b|y[7]~6_combout ),
	.datac(\cpu|alu_a|y[0]~1_combout ),
	.datad(\cpu|alu_b|y[9]~11_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~46 .lut_mask = 16'h0D08;
defparam \cpu|al_unit|ShiftLeft0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y61_N18
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~47 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~47_combout  = (\cpu|al_unit|ShiftLeft0~46_combout ) # ((\cpu|alu_a|y[0]~1_combout  & \cpu|al_unit|ShiftLeft0~41_combout ))

	.dataa(\cpu|alu_a|y[0]~1_combout ),
	.datab(gnd),
	.datac(\cpu|al_unit|ShiftLeft0~41_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~46_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~47 .lut_mask = 16'hFFA0;
defparam \cpu|al_unit|ShiftLeft0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N16
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~48 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~48_combout  = (\cpu|alu_a|y[2]~3_combout  & (\cpu|al_unit|ShiftLeft0~30_combout )) # (!\cpu|alu_a|y[2]~3_combout  & ((\cpu|al_unit|ShiftLeft0~47_combout )))

	.dataa(gnd),
	.datab(\cpu|al_unit|ShiftLeft0~30_combout ),
	.datac(\cpu|alu_a|y[2]~3_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~47_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~48 .lut_mask = 16'hCFC0;
defparam \cpu|al_unit|ShiftLeft0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N22
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~49 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~49_combout  = (\cpu|al_unit|ShiftLeft0~20_combout  & ((\cpu|al_unit|ShiftLeft0~45_combout ) # ((!\cpu|alu_a|y[3]~5_combout  & \cpu|al_unit|ShiftLeft0~48_combout )))) # (!\cpu|al_unit|ShiftLeft0~20_combout  & 
// (!\cpu|alu_a|y[3]~5_combout  & ((\cpu|al_unit|ShiftLeft0~48_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~20_combout ),
	.datab(\cpu|alu_a|y[3]~5_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~45_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~48_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~49 .lut_mask = 16'hB3A0;
defparam \cpu|al_unit|ShiftLeft0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y60_N20
cycloneiv_lcell_comb \cpu|al_unit|Mux29~5 (
// Equation(s):
// \cpu|al_unit|Mux29~5_combout  = (\cpu|cu|aluc[1]~4_combout  & ((\cpu|cu|aluc[0]~5_combout ) # (!\cpu|cu|aluc[2]~3_combout )))

	.dataa(gnd),
	.datab(\cpu|cu|aluc[1]~4_combout ),
	.datac(\cpu|cu|aluc[0]~5_combout ),
	.datad(\cpu|cu|aluc[2]~3_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux29~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux29~5 .lut_mask = 16'hC0CC;
defparam \cpu|al_unit|Mux29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y61_N20
cycloneiv_lcell_comb \cpu|al_unit|Add0~41 (
// Equation(s):
// \cpu|al_unit|Add0~41_combout  = \cpu|cu|aluc[2]~3_combout  $ (\cpu|alu_b|y[9]~11_combout )

	.dataa(gnd),
	.datab(\cpu|cu|aluc[2]~3_combout ),
	.datac(gnd),
	.datad(\cpu|alu_b|y[9]~11_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~41 .lut_mask = 16'h33CC;
defparam \cpu|al_unit|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y61_N4
cycloneiv_lcell_comb \cpu|al_unit|Add0~38 (
// Equation(s):
// \cpu|al_unit|Add0~38_combout  = \cpu|cu|aluc[2]~3_combout  $ (\cpu|alu_b|y[8]~13_combout )

	.dataa(gnd),
	.datab(\cpu|cu|aluc[2]~3_combout ),
	.datac(gnd),
	.datad(\cpu|alu_b|y[8]~13_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~38 .lut_mask = 16'h33CC;
defparam \cpu|al_unit|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y58_N4
cycloneiv_lcell_comb \cpu|rf|register[15][7]~feeder (
// Equation(s):
// \cpu|rf|register[15][7]~feeder_combout  = \cpu|link|y[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[7]~7_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[15][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[15][7]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[15][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y58_N5
dffeas \cpu|rf|register[15][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[15][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y60_N21
dffeas \cpu|rf|register[12][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[7]~7_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y60_N20
cycloneiv_lcell_comb \cpu|rf|qa[7]~113 (
// Equation(s):
// \cpu|rf|qa[7]~113_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[14][7]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|rf|register[12][7]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|rf|register[14][7]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[12][7]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[7]~113_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[7]~113 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qa[7]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y58_N12
cycloneiv_lcell_comb \cpu|rf|qa[7]~114 (
// Equation(s):
// \cpu|rf|qa[7]~114_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[7]~113_combout  & ((\cpu|rf|register[15][7]~q ))) # (!\cpu|rf|qa[7]~113_combout  & (\cpu|rf|register[13][7]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[7]~113_combout ))))

	.dataa(\cpu|rf|register[13][7]~q ),
	.datab(\cpu|rf|register[15][7]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(\cpu|rf|qa[7]~113_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[7]~114_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[7]~114 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qa[7]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y59_N25
dffeas \cpu|rf|register[2][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[7]~7_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y59_N31
dffeas \cpu|rf|register[3][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[7]~7_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y56_N17
dffeas \cpu|rf|register[1][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[7]~7_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y56_N16
cycloneiv_lcell_comb \cpu|rf|qa[7]~110 (
// Equation(s):
// \cpu|rf|qa[7]~110_combout  = (\cpu|rf|qa[4]~69_combout  & ((\cpu|rf|qa[7]~109_combout ) # ((\cpu|rf|qa[4]~66_combout )))) # (!\cpu|rf|qa[4]~69_combout  & (((\cpu|rf|register[1][7]~q  & !\cpu|rf|qa[4]~66_combout ))))

	.dataa(\cpu|rf|qa[7]~109_combout ),
	.datab(\cpu|rf|qa[4]~69_combout ),
	.datac(\cpu|rf|register[1][7]~q ),
	.datad(\cpu|rf|qa[4]~66_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[7]~110_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[7]~110 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qa[7]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y59_N30
cycloneiv_lcell_comb \cpu|rf|qa[7]~111 (
// Equation(s):
// \cpu|rf|qa[7]~111_combout  = (\cpu|rf|qa[4]~66_combout  & ((\cpu|rf|qa[7]~110_combout  & ((\cpu|rf|register[3][7]~q ))) # (!\cpu|rf|qa[7]~110_combout  & (\cpu|rf|register[2][7]~q )))) # (!\cpu|rf|qa[4]~66_combout  & (((\cpu|rf|qa[7]~110_combout ))))

	.dataa(\cpu|rf|qa[4]~66_combout ),
	.datab(\cpu|rf|register[2][7]~q ),
	.datac(\cpu|rf|register[3][7]~q ),
	.datad(\cpu|rf|qa[7]~110_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[7]~111_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[7]~111 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[7]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y60_N3
dffeas \cpu|rf|register[10][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[7]~7_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y60_N5
dffeas \cpu|rf|register[9][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[7]~7_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y57_N16
cycloneiv_lcell_comb \cpu|rf|register[8][7]~feeder (
// Equation(s):
// \cpu|rf|register[8][7]~feeder_combout  = \cpu|link|y[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[7]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[8][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[8][7]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[8][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y57_N17
dffeas \cpu|rf|register[8][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[8][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y60_N10
cycloneiv_lcell_comb \cpu|rf|qa[7]~106 (
// Equation(s):
// \cpu|rf|qa[7]~106_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[9][7]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (((\cpu|rf|register[8][7]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|register[9][7]~q ),
	.datac(\cpu|rf|register[8][7]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[7]~106_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[7]~106 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[7]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y60_N12
cycloneiv_lcell_comb \cpu|rf|qa[7]~107 (
// Equation(s):
// \cpu|rf|qa[7]~107_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[7]~106_combout  & ((\cpu|rf|register[11][7]~q ))) # (!\cpu|rf|qa[7]~106_combout  & (\cpu|rf|register[10][7]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[7]~106_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[10][7]~q ),
	.datac(\cpu|rf|register[11][7]~q ),
	.datad(\cpu|rf|qa[7]~106_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[7]~107_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[7]~107 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[7]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y58_N26
cycloneiv_lcell_comb \cpu|rf|qa[7]~112 (
// Equation(s):
// \cpu|rf|qa[7]~112_combout  = (\cpu|rf|qa[4]~65_combout  & ((\cpu|rf|qa[4]~62_combout ) # ((\cpu|rf|qa[7]~107_combout )))) # (!\cpu|rf|qa[4]~65_combout  & (!\cpu|rf|qa[4]~62_combout  & (\cpu|rf|qa[7]~111_combout )))

	.dataa(\cpu|rf|qa[4]~65_combout ),
	.datab(\cpu|rf|qa[4]~62_combout ),
	.datac(\cpu|rf|qa[7]~111_combout ),
	.datad(\cpu|rf|qa[7]~107_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[7]~112_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[7]~112 .lut_mask = 16'hBA98;
defparam \cpu|rf|qa[7]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y61_N17
dffeas \cpu|rf|register[21][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[7]~7_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y61_N16
cycloneiv_lcell_comb \cpu|rf|qa[7]~96 (
// Equation(s):
// \cpu|rf|qa[7]~96_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[21][7]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[17][7]~q ))))

	.dataa(\cpu|rf|register[17][7]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[21][7]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[7]~96_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[7]~96 .lut_mask = 16'hFC22;
defparam \cpu|rf|qa[7]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y61_N21
dffeas \cpu|rf|register[25][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|link|y[7]~7_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y58_N8
cycloneiv_lcell_comb \cpu|rf|qa[7]~97 (
// Equation(s):
// \cpu|rf|qa[7]~97_combout  = (\cpu|rf|qa[7]~96_combout  & ((\cpu|rf|register[29][7]~q ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\cpu|rf|qa[7]~96_combout  & (((\cpu|rf|register[25][7]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\cpu|rf|register[29][7]~q ),
	.datab(\cpu|rf|qa[7]~96_combout ),
	.datac(\cpu|rf|register[25][7]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[7]~97_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[7]~97 .lut_mask = 16'hB8CC;
defparam \cpu|rf|qa[7]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y64_N19
dffeas \cpu|rf|register[28][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[7]~7_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y64_N21
dffeas \cpu|rf|register[20][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[7]~7_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y64_N29
dffeas \cpu|rf|register[24][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[7]~7_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y64_N28
cycloneiv_lcell_comb \cpu|rf|qa[7]~100 (
// Equation(s):
// \cpu|rf|qa[7]~100_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|register[24][7]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (\cpu|rf|register[16][7]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|rf|register[16][7]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[24][7]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[7]~100_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[7]~100 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qa[7]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y64_N20
cycloneiv_lcell_comb \cpu|rf|qa[7]~101 (
// Equation(s):
// \cpu|rf|qa[7]~101_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[7]~100_combout  & (\cpu|rf|register[28][7]~q )) # (!\cpu|rf|qa[7]~100_combout  & ((\cpu|rf|register[20][7]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[7]~100_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[28][7]~q ),
	.datac(\cpu|rf|register[20][7]~q ),
	.datad(\cpu|rf|qa[7]~100_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[7]~101_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[7]~101 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[7]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y62_N31
dffeas \cpu|rf|register[30][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[7]~7_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y62_N23
dffeas \cpu|rf|register[22][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[7]~7_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y64_N15
dffeas \cpu|rf|register[26][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[7]~7_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y64_N14
cycloneiv_lcell_comb \cpu|rf|qa[7]~98 (
// Equation(s):
// \cpu|rf|qa[7]~98_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|register[26][7]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (\cpu|rf|register[18][7]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|rf|register[18][7]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[26][7]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[7]~98_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[7]~98 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qa[7]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y62_N22
cycloneiv_lcell_comb \cpu|rf|qa[7]~99 (
// Equation(s):
// \cpu|rf|qa[7]~99_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[7]~98_combout  & (\cpu|rf|register[30][7]~q )) # (!\cpu|rf|qa[7]~98_combout  & ((\cpu|rf|register[22][7]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[7]~98_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[30][7]~q ),
	.datac(\cpu|rf|register[22][7]~q ),
	.datad(\cpu|rf|qa[7]~98_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[7]~99_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[7]~99 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[7]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y58_N2
cycloneiv_lcell_comb \cpu|rf|qa[7]~102 (
// Equation(s):
// \cpu|rf|qa[7]~102_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\imem|irom|altsyncram_component|auto_generated|q_a [21]) # ((\cpu|rf|qa[7]~99_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|qa[7]~101_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|qa[7]~101_combout ),
	.datad(\cpu|rf|qa[7]~99_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[7]~102_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[7]~102 .lut_mask = 16'hBA98;
defparam \cpu|rf|qa[7]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y58_N24
cycloneiv_lcell_comb \cpu|rf|qa[7]~105 (
// Equation(s):
// \cpu|rf|qa[7]~105_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[7]~102_combout  & (\cpu|rf|qa[7]~104_combout )) # (!\cpu|rf|qa[7]~102_combout  & ((\cpu|rf|qa[7]~97_combout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[7]~102_combout ))))

	.dataa(\cpu|rf|qa[7]~104_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|qa[7]~97_combout ),
	.datad(\cpu|rf|qa[7]~102_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[7]~105_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[7]~105 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[7]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y58_N16
cycloneiv_lcell_comb \cpu|rf|qa[7]~115 (
// Equation(s):
// \cpu|rf|qa[7]~115_combout  = (\cpu|rf|qa[4]~62_combout  & ((\cpu|rf|qa[7]~112_combout  & (\cpu|rf|qa[7]~114_combout )) # (!\cpu|rf|qa[7]~112_combout  & ((\cpu|rf|qa[7]~105_combout ))))) # (!\cpu|rf|qa[4]~62_combout  & (((\cpu|rf|qa[7]~112_combout ))))

	.dataa(\cpu|rf|qa[4]~62_combout ),
	.datab(\cpu|rf|qa[7]~114_combout ),
	.datac(\cpu|rf|qa[7]~112_combout ),
	.datad(\cpu|rf|qa[7]~105_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[7]~115_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[7]~115 .lut_mask = 16'hDAD0;
defparam \cpu|rf|qa[7]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y58_N14
cycloneiv_lcell_comb \cpu|alu_a|y[7]~8 (
// Equation(s):
// \cpu|alu_a|y[7]~8_combout  = (\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[7]~115_combout )

	.dataa(gnd),
	.datab(\cpu|alu_a|y[0]~0_combout ),
	.datac(gnd),
	.datad(\cpu|rf|qa[7]~115_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[7]~8 .lut_mask = 16'hCC00;
defparam \cpu|alu_a|y[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y57_N16
cycloneiv_lcell_comb \cpu|al_unit|Add0~32 (
// Equation(s):
// \cpu|al_unit|Add0~32_combout  = \cpu|cu|aluc[2]~3_combout  $ (\cpu|alu_b|y[6]~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cu|aluc[2]~3_combout ),
	.datad(\cpu|alu_b|y[6]~7_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~32 .lut_mask = 16'h0FF0;
defparam \cpu|al_unit|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y58_N14
cycloneiv_lcell_comb \cpu|alu_a|y[5]~6 (
// Equation(s):
// \cpu|alu_a|y[5]~6_combout  = (\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[5]~75_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|alu_a|y[0]~0_combout ),
	.datad(\cpu|rf|qa[5]~75_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[5]~6 .lut_mask = 16'hF000;
defparam \cpu|alu_a|y[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y58_N26
cycloneiv_lcell_comb \cpu|al_unit|Add0~137 (
// Equation(s):
// \cpu|al_unit|Add0~137_combout  = (\cpu|cu|aluimm~2_combout  & (((!\imem|irom|altsyncram_component|auto_generated|q_a [3])))) # (!\cpu|cu|aluimm~2_combout  & (!\imem|irom|altsyncram_component|auto_generated|q_a [20] & (\cpu|rf|Equal1~0_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datab(\cpu|rf|Equal1~0_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [3]),
	.datad(\cpu|cu|aluimm~2_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~137_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~137 .lut_mask = 16'h0F44;
defparam \cpu|al_unit|Add0~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y58_N2
cycloneiv_lcell_comb \cpu|al_unit|Add0~23 (
// Equation(s):
// \cpu|al_unit|Add0~23_combout  = \cpu|cu|aluc[2]~3_combout  $ (((!\cpu|al_unit|Add0~137_combout  & ((\cpu|cu|aluimm~2_combout ) # (\cpu|rf|qb[3]~365_combout )))))

	.dataa(\cpu|cu|aluc[2]~3_combout ),
	.datab(\cpu|cu|aluimm~2_combout ),
	.datac(\cpu|al_unit|Add0~137_combout ),
	.datad(\cpu|rf|qb[3]~365_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~23 .lut_mask = 16'hA5A6;
defparam \cpu|al_unit|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y61_N10
cycloneiv_lcell_comb \cpu|al_unit|Add0~136 (
// Equation(s):
// \cpu|al_unit|Add0~136_combout  = (\cpu|cu|aluimm~2_combout  & (((!\imem|irom|altsyncram_component|auto_generated|q_a [1])))) # (!\cpu|cu|aluimm~2_combout  & (!\imem|irom|altsyncram_component|auto_generated|q_a [20] & ((\cpu|rf|Equal1~0_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [1]),
	.datac(\cpu|rf|Equal1~0_combout ),
	.datad(\cpu|cu|aluimm~2_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~136_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~136 .lut_mask = 16'h3350;
defparam \cpu|al_unit|Add0~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y58_N8
cycloneiv_lcell_comb \cpu|al_unit|Add0~16 (
// Equation(s):
// \cpu|al_unit|Add0~16_combout  = \cpu|cu|aluc[2]~3_combout  $ (((!\cpu|al_unit|Add0~136_combout  & ((\cpu|cu|aluimm~2_combout ) # (\cpu|rf|qb[1]~406_combout )))))

	.dataa(\cpu|cu|aluc[2]~3_combout ),
	.datab(\cpu|cu|aluimm~2_combout ),
	.datac(\cpu|al_unit|Add0~136_combout ),
	.datad(\cpu|rf|qb[1]~406_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~16 .lut_mask = 16'hA5A6;
defparam \cpu|al_unit|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y58_N16
cycloneiv_lcell_comb \cpu|al_unit|Add0~13 (
// Equation(s):
// \cpu|al_unit|Add0~13_cout  = CARRY(!\cpu|cu|aluc[2]~3_combout )

	.dataa(\cpu|cu|aluc[2]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\cpu|al_unit|Add0~13_cout ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~13 .lut_mask = 16'h0055;
defparam \cpu|al_unit|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y58_N18
cycloneiv_lcell_comb \cpu|al_unit|Add0~14 (
// Equation(s):
// \cpu|al_unit|Add0~14_combout  = (\cpu|al_unit|Add0~11_combout  & ((\cpu|alu_a|y[0]~1_combout  & (!\cpu|al_unit|Add0~13_cout )) # (!\cpu|alu_a|y[0]~1_combout  & ((\cpu|al_unit|Add0~13_cout ) # (GND))))) # (!\cpu|al_unit|Add0~11_combout  & 
// ((\cpu|alu_a|y[0]~1_combout  & (\cpu|al_unit|Add0~13_cout  & VCC)) # (!\cpu|alu_a|y[0]~1_combout  & (!\cpu|al_unit|Add0~13_cout ))))
// \cpu|al_unit|Add0~15  = CARRY((\cpu|al_unit|Add0~11_combout  & ((!\cpu|al_unit|Add0~13_cout ) # (!\cpu|alu_a|y[0]~1_combout ))) # (!\cpu|al_unit|Add0~11_combout  & (!\cpu|alu_a|y[0]~1_combout  & !\cpu|al_unit|Add0~13_cout )))

	.dataa(\cpu|al_unit|Add0~11_combout ),
	.datab(\cpu|alu_a|y[0]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~13_cout ),
	.combout(\cpu|al_unit|Add0~14_combout ),
	.cout(\cpu|al_unit|Add0~15 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~14 .lut_mask = 16'h692B;
defparam \cpu|al_unit|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y58_N22
cycloneiv_lcell_comb \cpu|al_unit|Add0~21 (
// Equation(s):
// \cpu|al_unit|Add0~21_combout  = (\cpu|al_unit|Add0~20_combout  & ((\cpu|alu_a|y[2]~3_combout  & (!\cpu|al_unit|Add0~18 )) # (!\cpu|alu_a|y[2]~3_combout  & ((\cpu|al_unit|Add0~18 ) # (GND))))) # (!\cpu|al_unit|Add0~20_combout  & ((\cpu|alu_a|y[2]~3_combout 
//  & (\cpu|al_unit|Add0~18  & VCC)) # (!\cpu|alu_a|y[2]~3_combout  & (!\cpu|al_unit|Add0~18 ))))
// \cpu|al_unit|Add0~22  = CARRY((\cpu|al_unit|Add0~20_combout  & ((!\cpu|al_unit|Add0~18 ) # (!\cpu|alu_a|y[2]~3_combout ))) # (!\cpu|al_unit|Add0~20_combout  & (!\cpu|alu_a|y[2]~3_combout  & !\cpu|al_unit|Add0~18 )))

	.dataa(\cpu|al_unit|Add0~20_combout ),
	.datab(\cpu|alu_a|y[2]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~18 ),
	.combout(\cpu|al_unit|Add0~21_combout ),
	.cout(\cpu|al_unit|Add0~22 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~21 .lut_mask = 16'h692B;
defparam \cpu|al_unit|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y58_N24
cycloneiv_lcell_comb \cpu|al_unit|Add0~24 (
// Equation(s):
// \cpu|al_unit|Add0~24_combout  = ((\cpu|alu_a|y[3]~5_combout  $ (\cpu|al_unit|Add0~23_combout  $ (\cpu|al_unit|Add0~22 )))) # (GND)
// \cpu|al_unit|Add0~25  = CARRY((\cpu|alu_a|y[3]~5_combout  & ((!\cpu|al_unit|Add0~22 ) # (!\cpu|al_unit|Add0~23_combout ))) # (!\cpu|alu_a|y[3]~5_combout  & (!\cpu|al_unit|Add0~23_combout  & !\cpu|al_unit|Add0~22 )))

	.dataa(\cpu|alu_a|y[3]~5_combout ),
	.datab(\cpu|al_unit|Add0~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~22 ),
	.combout(\cpu|al_unit|Add0~24_combout ),
	.cout(\cpu|al_unit|Add0~25 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~24 .lut_mask = 16'h962B;
defparam \cpu|al_unit|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y58_N26
cycloneiv_lcell_comb \cpu|al_unit|Add0~27 (
// Equation(s):
// \cpu|al_unit|Add0~27_combout  = (\cpu|al_unit|Add0~26_combout  & ((\cpu|alu_a|y[4]~2_combout  & (!\cpu|al_unit|Add0~25 )) # (!\cpu|alu_a|y[4]~2_combout  & ((\cpu|al_unit|Add0~25 ) # (GND))))) # (!\cpu|al_unit|Add0~26_combout  & ((\cpu|alu_a|y[4]~2_combout 
//  & (\cpu|al_unit|Add0~25  & VCC)) # (!\cpu|alu_a|y[4]~2_combout  & (!\cpu|al_unit|Add0~25 ))))
// \cpu|al_unit|Add0~28  = CARRY((\cpu|al_unit|Add0~26_combout  & ((!\cpu|al_unit|Add0~25 ) # (!\cpu|alu_a|y[4]~2_combout ))) # (!\cpu|al_unit|Add0~26_combout  & (!\cpu|alu_a|y[4]~2_combout  & !\cpu|al_unit|Add0~25 )))

	.dataa(\cpu|al_unit|Add0~26_combout ),
	.datab(\cpu|alu_a|y[4]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~25 ),
	.combout(\cpu|al_unit|Add0~27_combout ),
	.cout(\cpu|al_unit|Add0~28 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~27 .lut_mask = 16'h692B;
defparam \cpu|al_unit|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y58_N28
cycloneiv_lcell_comb \cpu|al_unit|Add0~30 (
// Equation(s):
// \cpu|al_unit|Add0~30_combout  = ((\cpu|al_unit|Add0~29_combout  $ (\cpu|alu_a|y[5]~6_combout  $ (\cpu|al_unit|Add0~28 )))) # (GND)
// \cpu|al_unit|Add0~31  = CARRY((\cpu|al_unit|Add0~29_combout  & (\cpu|alu_a|y[5]~6_combout  & !\cpu|al_unit|Add0~28 )) # (!\cpu|al_unit|Add0~29_combout  & ((\cpu|alu_a|y[5]~6_combout ) # (!\cpu|al_unit|Add0~28 ))))

	.dataa(\cpu|al_unit|Add0~29_combout ),
	.datab(\cpu|alu_a|y[5]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~28 ),
	.combout(\cpu|al_unit|Add0~30_combout ),
	.cout(\cpu|al_unit|Add0~31 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~30 .lut_mask = 16'h964D;
defparam \cpu|al_unit|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y58_N30
cycloneiv_lcell_comb \cpu|al_unit|Add0~33 (
// Equation(s):
// \cpu|al_unit|Add0~33_combout  = (\cpu|alu_a|y[6]~7_combout  & ((\cpu|al_unit|Add0~32_combout  & (!\cpu|al_unit|Add0~31 )) # (!\cpu|al_unit|Add0~32_combout  & (\cpu|al_unit|Add0~31  & VCC)))) # (!\cpu|alu_a|y[6]~7_combout  & ((\cpu|al_unit|Add0~32_combout  
// & ((\cpu|al_unit|Add0~31 ) # (GND))) # (!\cpu|al_unit|Add0~32_combout  & (!\cpu|al_unit|Add0~31 ))))
// \cpu|al_unit|Add0~34  = CARRY((\cpu|alu_a|y[6]~7_combout  & (\cpu|al_unit|Add0~32_combout  & !\cpu|al_unit|Add0~31 )) # (!\cpu|alu_a|y[6]~7_combout  & ((\cpu|al_unit|Add0~32_combout ) # (!\cpu|al_unit|Add0~31 ))))

	.dataa(\cpu|alu_a|y[6]~7_combout ),
	.datab(\cpu|al_unit|Add0~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~31 ),
	.combout(\cpu|al_unit|Add0~33_combout ),
	.cout(\cpu|al_unit|Add0~34 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~33 .lut_mask = 16'h694D;
defparam \cpu|al_unit|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y57_N0
cycloneiv_lcell_comb \cpu|al_unit|Add0~36 (
// Equation(s):
// \cpu|al_unit|Add0~36_combout  = ((\cpu|al_unit|Add0~35_combout  $ (\cpu|alu_a|y[7]~8_combout  $ (\cpu|al_unit|Add0~34 )))) # (GND)
// \cpu|al_unit|Add0~37  = CARRY((\cpu|al_unit|Add0~35_combout  & (\cpu|alu_a|y[7]~8_combout  & !\cpu|al_unit|Add0~34 )) # (!\cpu|al_unit|Add0~35_combout  & ((\cpu|alu_a|y[7]~8_combout ) # (!\cpu|al_unit|Add0~34 ))))

	.dataa(\cpu|al_unit|Add0~35_combout ),
	.datab(\cpu|alu_a|y[7]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~34 ),
	.combout(\cpu|al_unit|Add0~36_combout ),
	.cout(\cpu|al_unit|Add0~37 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~36 .lut_mask = 16'h964D;
defparam \cpu|al_unit|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y57_N2
cycloneiv_lcell_comb \cpu|al_unit|Add0~39 (
// Equation(s):
// \cpu|al_unit|Add0~39_combout  = (\cpu|alu_a|y[8]~9_combout  & ((\cpu|al_unit|Add0~38_combout  & (!\cpu|al_unit|Add0~37 )) # (!\cpu|al_unit|Add0~38_combout  & (\cpu|al_unit|Add0~37  & VCC)))) # (!\cpu|alu_a|y[8]~9_combout  & ((\cpu|al_unit|Add0~38_combout  
// & ((\cpu|al_unit|Add0~37 ) # (GND))) # (!\cpu|al_unit|Add0~38_combout  & (!\cpu|al_unit|Add0~37 ))))
// \cpu|al_unit|Add0~40  = CARRY((\cpu|alu_a|y[8]~9_combout  & (\cpu|al_unit|Add0~38_combout  & !\cpu|al_unit|Add0~37 )) # (!\cpu|alu_a|y[8]~9_combout  & ((\cpu|al_unit|Add0~38_combout ) # (!\cpu|al_unit|Add0~37 ))))

	.dataa(\cpu|alu_a|y[8]~9_combout ),
	.datab(\cpu|al_unit|Add0~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~37 ),
	.combout(\cpu|al_unit|Add0~39_combout ),
	.cout(\cpu|al_unit|Add0~40 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~39 .lut_mask = 16'h694D;
defparam \cpu|al_unit|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y57_N4
cycloneiv_lcell_comb \cpu|al_unit|Add0~42 (
// Equation(s):
// \cpu|al_unit|Add0~42_combout  = ((\cpu|alu_a|y[9]~10_combout  $ (\cpu|al_unit|Add0~41_combout  $ (\cpu|al_unit|Add0~40 )))) # (GND)
// \cpu|al_unit|Add0~43  = CARRY((\cpu|alu_a|y[9]~10_combout  & ((!\cpu|al_unit|Add0~40 ) # (!\cpu|al_unit|Add0~41_combout ))) # (!\cpu|alu_a|y[9]~10_combout  & (!\cpu|al_unit|Add0~41_combout  & !\cpu|al_unit|Add0~40 )))

	.dataa(\cpu|alu_a|y[9]~10_combout ),
	.datab(\cpu|al_unit|Add0~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~40 ),
	.combout(\cpu|al_unit|Add0~42_combout ),
	.cout(\cpu|al_unit|Add0~43 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~42 .lut_mask = 16'h962B;
defparam \cpu|al_unit|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y58_N24
cycloneiv_lcell_comb \cpu|al_unit|Mux29~7 (
// Equation(s):
// \cpu|al_unit|Mux29~7_combout  = ((\cpu|al_unit|ShiftLeft0~6_combout ) # ((\cpu|al_unit|ShiftLeft0~7_combout ) # (\cpu|al_unit|ShiftLeft0~12_combout ))) # (!\cpu|cu|aluc[0]~5_combout )

	.dataa(\cpu|cu|aluc[0]~5_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~6_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~7_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux29~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux29~7 .lut_mask = 16'hFFFD;
defparam \cpu|al_unit|Mux29~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y55_N26
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~46 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~46_combout  = (\cpu|alu_a|y[2]~3_combout  & (((\cpu|al_unit|ShiftRight0~44_combout )))) # (!\cpu|alu_a|y[2]~3_combout  & ((\cpu|al_unit|ShiftRight0~45_combout ) # ((\cpu|al_unit|ShiftRight0~6_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~45_combout ),
	.datab(\cpu|alu_a|y[2]~3_combout ),
	.datac(\cpu|al_unit|ShiftRight0~6_combout ),
	.datad(\cpu|al_unit|ShiftRight0~44_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~46 .lut_mask = 16'hFE32;
defparam \cpu|al_unit|ShiftRight0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y55_N12
cycloneiv_lcell_comb \cpu|al_unit|Mux22~7 (
// Equation(s):
// \cpu|al_unit|Mux22~7_combout  = (!\cpu|al_unit|Mux29~7_combout  & (\cpu|al_unit|ShiftRight0~46_combout  & !\cpu|alu_a|y[3]~5_combout ))

	.dataa(gnd),
	.datab(\cpu|al_unit|Mux29~7_combout ),
	.datac(\cpu|al_unit|ShiftRight0~46_combout ),
	.datad(\cpu|alu_a|y[3]~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux22~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux22~7 .lut_mask = 16'h0030;
defparam \cpu|al_unit|Mux22~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y55_N18
cycloneiv_lcell_comb \cpu|al_unit|Mux22~8 (
// Equation(s):
// \cpu|al_unit|Mux22~8_combout  = (\cpu|al_unit|Mux29~0_combout  & (!\cpu|al_unit|Mux29~5_combout )) # (!\cpu|al_unit|Mux29~0_combout  & ((\cpu|al_unit|Mux29~5_combout  & ((\cpu|al_unit|Mux22~7_combout ))) # (!\cpu|al_unit|Mux29~5_combout  & 
// (\cpu|al_unit|Add0~42_combout ))))

	.dataa(\cpu|al_unit|Mux29~0_combout ),
	.datab(\cpu|al_unit|Mux29~5_combout ),
	.datac(\cpu|al_unit|Add0~42_combout ),
	.datad(\cpu|al_unit|Mux22~7_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux22~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux22~8 .lut_mask = 16'h7632;
defparam \cpu|al_unit|Mux22~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y55_N4
cycloneiv_lcell_comb \cpu|al_unit|Mux22~9 (
// Equation(s):
// \cpu|al_unit|Mux22~9_combout  = (\cpu|al_unit|Mux29~6_combout  & ((\cpu|al_unit|Mux22~8_combout  & (\cpu|al_unit|Mux22~15_combout )) # (!\cpu|al_unit|Mux22~8_combout  & ((\cpu|al_unit|ShiftLeft0~49_combout ))))) # (!\cpu|al_unit|Mux29~6_combout  & 
// (((\cpu|al_unit|Mux22~8_combout ))))

	.dataa(\cpu|al_unit|Mux29~6_combout ),
	.datab(\cpu|al_unit|Mux22~15_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~49_combout ),
	.datad(\cpu|al_unit|Mux22~8_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux22~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux22~9 .lut_mask = 16'hDDA0;
defparam \cpu|al_unit|Mux22~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y55_N22
cycloneiv_lcell_comb \cpu|al_unit|Mux22~10 (
// Equation(s):
// \cpu|al_unit|Mux22~10_combout  = (\cpu|al_unit|Mux29~12_combout  & (\cpu|al_unit|Mux29~1_combout )) # (!\cpu|al_unit|Mux29~12_combout  & ((\cpu|al_unit|Mux29~1_combout  & ((\cpu|al_unit|Mux22~15_combout ))) # (!\cpu|al_unit|Mux29~1_combout  & 
// (\cpu|al_unit|Mux22~9_combout ))))

	.dataa(\cpu|al_unit|Mux29~12_combout ),
	.datab(\cpu|al_unit|Mux29~1_combout ),
	.datac(\cpu|al_unit|Mux22~9_combout ),
	.datad(\cpu|al_unit|Mux22~15_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux22~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux22~10 .lut_mask = 16'hDC98;
defparam \cpu|al_unit|Mux22~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y55_N6
cycloneiv_lcell_comb \cpu|alu_a|y[9]~10 (
// Equation(s):
// \cpu|alu_a|y[9]~10_combout  = (\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[9]~155_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|alu_a|y[0]~0_combout ),
	.datad(\cpu|rf|qa[9]~155_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[9]~10 .lut_mask = 16'hF000;
defparam \cpu|alu_a|y[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y55_N0
cycloneiv_lcell_comb \cpu|al_unit|Mux22~11 (
// Equation(s):
// \cpu|al_unit|Mux22~11_combout  = (\cpu|al_unit|Mux29~12_combout  & (((!\cpu|alu_b|y[9]~11_combout  & !\cpu|alu_a|y[9]~10_combout )) # (!\cpu|al_unit|Mux22~10_combout )))

	.dataa(\cpu|alu_b|y[9]~11_combout ),
	.datab(\cpu|al_unit|Mux29~12_combout ),
	.datac(\cpu|al_unit|Mux22~10_combout ),
	.datad(\cpu|alu_a|y[9]~10_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux22~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux22~11 .lut_mask = 16'h0C4C;
defparam \cpu|al_unit|Mux22~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y55_N30
cycloneiv_lcell_comb \cpu|al_unit|Mux22~12 (
// Equation(s):
// \cpu|al_unit|Mux22~12_combout  = (\cpu|al_unit|Mux22~10_combout  & (((!\cpu|al_unit|Mux22~11_combout )))) # (!\cpu|al_unit|Mux22~10_combout  & (\cpu|al_unit|Mux22~11_combout  & ((\cpu|al_unit|Mux22~14_combout ) # (\cpu|al_unit|ShiftRight0~6_combout ))))

	.dataa(\cpu|al_unit|Mux22~10_combout ),
	.datab(\cpu|al_unit|Mux22~14_combout ),
	.datac(\cpu|al_unit|ShiftRight0~6_combout ),
	.datad(\cpu|al_unit|Mux22~11_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux22~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux22~12 .lut_mask = 16'h54AA;
defparam \cpu|al_unit|Mux22~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y61_N4
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~12 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~12_combout  = (\cpu|alu_a|y[1]~4_combout  & (\cpu|alu_b|y[11]~10_combout )) # (!\cpu|alu_a|y[1]~4_combout  & ((\cpu|alu_b|y[9]~11_combout )))

	.dataa(gnd),
	.datab(\cpu|alu_a|y[1]~4_combout ),
	.datac(\cpu|alu_b|y[11]~10_combout ),
	.datad(\cpu|alu_b|y[9]~11_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~12 .lut_mask = 16'hF3C0;
defparam \cpu|al_unit|ShiftRight0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y61_N0
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~42 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~42_combout  = (\cpu|alu_a|y[0]~1_combout  & ((\cpu|al_unit|ShiftRight0~41_combout ))) # (!\cpu|alu_a|y[0]~1_combout  & (\cpu|al_unit|ShiftRight0~12_combout ))

	.dataa(\cpu|alu_a|y[0]~1_combout ),
	.datab(gnd),
	.datac(\cpu|al_unit|ShiftRight0~12_combout ),
	.datad(\cpu|al_unit|ShiftRight0~41_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~42 .lut_mask = 16'hFA50;
defparam \cpu|al_unit|ShiftRight0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y55_N30
cycloneiv_lcell_comb \cpu|al_unit|Mux22~5 (
// Equation(s):
// \cpu|al_unit|Mux22~5_combout  = (\cpu|al_unit|Mux22~4_combout ) # ((!\cpu|alu_a|y[2]~3_combout  & \cpu|al_unit|ShiftRight0~42_combout ))

	.dataa(gnd),
	.datab(\cpu|alu_a|y[2]~3_combout ),
	.datac(\cpu|al_unit|Mux22~4_combout ),
	.datad(\cpu|al_unit|ShiftRight0~42_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux22~5 .lut_mask = 16'hF3F0;
defparam \cpu|al_unit|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y59_N26
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~16 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~16_combout  = (\cpu|alu_a|y[0]~1_combout  & (\cpu|rf|qb[18]~706_combout )) # (!\cpu|alu_a|y[0]~1_combout  & ((\cpu|rf|qb[17]~646_combout )))

	.dataa(gnd),
	.datab(\cpu|alu_a|y[0]~1_combout ),
	.datac(\cpu|rf|qb[18]~706_combout ),
	.datad(\cpu|rf|qb[17]~646_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~16 .lut_mask = 16'hF3C0;
defparam \cpu|al_unit|ShiftRight1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y58_N30
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~49 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~49_combout  = (\cpu|al_unit|ShiftRight0~48_combout  & ((\cpu|alu_a|y[1]~4_combout  & (\cpu|al_unit|ShiftRight0~35_combout )) # (!\cpu|alu_a|y[1]~4_combout  & ((\cpu|al_unit|ShiftRight1~16_combout )))))

	.dataa(\cpu|alu_a|y[1]~4_combout ),
	.datab(\cpu|al_unit|ShiftRight0~48_combout ),
	.datac(\cpu|al_unit|ShiftRight0~35_combout ),
	.datad(\cpu|al_unit|ShiftRight1~16_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~49 .lut_mask = 16'hC480;
defparam \cpu|al_unit|ShiftRight0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y58_N12
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~50 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~50_combout  = (\cpu|al_unit|ShiftRight0~6_combout ) # ((\cpu|al_unit|ShiftRight0~49_combout ) # ((\cpu|al_unit|ShiftRight0~99_combout  & \cpu|al_unit|ShiftRight0~34_combout )))

	.dataa(\cpu|al_unit|ShiftRight0~6_combout ),
	.datab(\cpu|al_unit|ShiftRight0~99_combout ),
	.datac(\cpu|al_unit|ShiftRight0~49_combout ),
	.datad(\cpu|al_unit|ShiftRight0~34_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~50 .lut_mask = 16'hFEFA;
defparam \cpu|al_unit|ShiftRight0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y54_N18
cycloneiv_lcell_comb \cpu|al_unit|Mux22~6 (
// Equation(s):
// \cpu|al_unit|Mux22~6_combout  = (\cpu|al_unit|Mux29~16_combout  & ((\cpu|alu_a|y[3]~5_combout  & ((\cpu|al_unit|ShiftRight0~50_combout ))) # (!\cpu|alu_a|y[3]~5_combout  & (\cpu|al_unit|Mux22~5_combout ))))

	.dataa(\cpu|alu_a|y[3]~5_combout ),
	.datab(\cpu|al_unit|Mux29~16_combout ),
	.datac(\cpu|al_unit|Mux22~5_combout ),
	.datad(\cpu|al_unit|ShiftRight0~50_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux22~6 .lut_mask = 16'hC840;
defparam \cpu|al_unit|Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y54_N20
cycloneiv_lcell_comb \cpu|al_unit|Mux22~13 (
// Equation(s):
// \cpu|al_unit|Mux22~13_combout  = (\cpu|al_unit|Mux22~6_combout ) # ((!\cpu|al_unit|Mux29~16_combout  & \cpu|al_unit|Mux22~12_combout ))

	.dataa(gnd),
	.datab(\cpu|al_unit|Mux29~16_combout ),
	.datac(\cpu|al_unit|Mux22~12_combout ),
	.datad(\cpu|al_unit|Mux22~6_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux22~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux22~13 .lut_mask = 16'hFF30;
defparam \cpu|al_unit|Mux22~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y57_N0
cycloneiv_lcell_comb \cpu|link|y[9]~10 (
// Equation(s):
// \cpu|link|y[9]~10_combout  = (\cpu|cu|jal~0_combout  & ((\cpu|pcplus4|p4[9]~14_combout ) # ((\cpu|link|y[5]~0_combout  & \cpu|al_unit|Mux22~13_combout )))) # (!\cpu|cu|jal~0_combout  & (((\cpu|link|y[5]~0_combout  & \cpu|al_unit|Mux22~13_combout ))))

	.dataa(\cpu|cu|jal~0_combout ),
	.datab(\cpu|pcplus4|p4[9]~14_combout ),
	.datac(\cpu|link|y[5]~0_combout ),
	.datad(\cpu|al_unit|Mux22~13_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[9]~10 .lut_mask = 16'hF888;
defparam \cpu|link|y[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y84_N8
cycloneiv_io_ibuf \in_port0[9]~input (
	.i(in_port0[9]),
	.ibar(gnd),
	.o(\in_port0[9]~input_o ));
// synopsys translate_off
defparam \in_port0[9]~input .bus_hold = "false";
defparam \in_port0[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X109_Y55_N2
cycloneiv_lcell_comb \dmem|io_input_reg|in_reg0[9]~feeder (
// Equation(s):
// \dmem|io_input_reg|in_reg0[9]~feeder_combout  = \in_port0[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in_port0[9]~input_o ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|in_reg0[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg0[9]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_input_reg|in_reg0[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y55_N3
dffeas \dmem|io_input_reg|in_reg0[9] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_input_reg|in_reg0[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg0[9] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg0[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y6_N1
cycloneiv_io_ibuf \in_port1[9]~input (
	.i(in_port1[9]),
	.ibar(gnd),
	.o(\in_port1[9]~input_o ));
// synopsys translate_off
defparam \in_port1[9]~input .bus_hold = "false";
defparam \in_port1[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X106_Y55_N23
dffeas \dmem|io_input_reg|in_reg1[9] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\in_port1[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg1[9] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y55_N22
cycloneiv_lcell_comb \dmem|io_input_reg|io_imput_mux2x32|Selector22~0 (
// Equation(s):
// \dmem|io_input_reg|io_imput_mux2x32|Selector22~0_combout  = (\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout  & ((\dmem|io_input_reg|in_reg0 [9]) # ((\dmem|io_input_reg|in_reg1 [9] & \dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout )))) # 
// (!\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout  & (((\dmem|io_input_reg|in_reg1 [9] & \dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout ))))

	.dataa(\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout ),
	.datab(\dmem|io_input_reg|in_reg0 [9]),
	.datac(\dmem|io_input_reg|in_reg1 [9]),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_imput_mux2x32|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector22~0 .lut_mask = 16'hF888;
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y61_N6
cycloneiv_lcell_comb \dmem|io_data_mux|y[9]~9 (
// Equation(s):
// \dmem|io_data_mux|y[9]~9_combout  = (\cpu|al_unit|Mux24~8_combout  & ((\dmem|io_input_reg|io_imput_mux2x32|Selector22~0_combout ))) # (!\cpu|al_unit|Mux24~8_combout  & (\dmem|dram|altsyncram_component|auto_generated|q_a [9]))

	.dataa(\cpu|al_unit|Mux24~8_combout ),
	.datab(gnd),
	.datac(\dmem|dram|altsyncram_component|auto_generated|q_a [9]),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Selector22~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[9]~9 .lut_mask = 16'hFA50;
defparam \dmem|io_data_mux|y[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y61_N16
cycloneiv_lcell_comb \cpu|link|y[9]~11 (
// Equation(s):
// \cpu|link|y[9]~11_combout  = (\cpu|link|y[9]~10_combout ) # ((\cpu|link|y[5]~2_combout  & \dmem|io_data_mux|y[9]~9_combout ))

	.dataa(gnd),
	.datab(\cpu|link|y[5]~2_combout ),
	.datac(\cpu|link|y[9]~10_combout ),
	.datad(\dmem|io_data_mux|y[9]~9_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[9]~11 .lut_mask = 16'hFCF0;
defparam \cpu|link|y[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y59_N15
dffeas \cpu|rf|register[3][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~11_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y59_N1
dffeas \cpu|rf|register[2][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~11_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y57_N5
dffeas \cpu|rf|register[6][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~11_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y57_N4
cycloneiv_lcell_comb \cpu|rf|qb[9]~298 (
// Equation(s):
// \cpu|rf|qb[9]~298_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|register[6][9]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|rf|register[4][9]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|register[4][9]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|register[6][9]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[9]~298_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[9]~298 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qb[9]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y57_N22
cycloneiv_lcell_comb \cpu|rf|qb[9]~299 (
// Equation(s):
// \cpu|rf|qb[9]~299_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[9]~298_combout  & ((\cpu|rf|register[7][9]~q ))) # (!\cpu|rf|qb[9]~298_combout  & (\cpu|rf|register[5][9]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[9]~298_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|register[5][9]~q ),
	.datac(\cpu|rf|register[7][9]~q ),
	.datad(\cpu|rf|qb[9]~298_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[9]~299_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[9]~299 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[9]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y57_N20
cycloneiv_lcell_comb \cpu|rf|qb[9]~300 (
// Equation(s):
// \cpu|rf|qb[9]~300_combout  = (\cpu|rf|qb[2]~76_combout  & (((\cpu|rf|qb[2]~79_combout )))) # (!\cpu|rf|qb[2]~76_combout  & ((\cpu|rf|qb[2]~79_combout  & ((\cpu|rf|qb[9]~299_combout ))) # (!\cpu|rf|qb[2]~79_combout  & (\cpu|rf|register[1][9]~q ))))

	.dataa(\cpu|rf|register[1][9]~q ),
	.datab(\cpu|rf|qb[2]~76_combout ),
	.datac(\cpu|rf|qb[9]~299_combout ),
	.datad(\cpu|rf|qb[2]~79_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[9]~300_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[9]~300 .lut_mask = 16'hFC22;
defparam \cpu|rf|qb[9]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y59_N0
cycloneiv_lcell_comb \cpu|rf|qb[9]~301 (
// Equation(s):
// \cpu|rf|qb[9]~301_combout  = (\cpu|rf|qb[2]~76_combout  & ((\cpu|rf|qb[9]~300_combout  & (\cpu|rf|register[3][9]~q )) # (!\cpu|rf|qb[9]~300_combout  & ((\cpu|rf|register[2][9]~q ))))) # (!\cpu|rf|qb[2]~76_combout  & (((\cpu|rf|qb[9]~300_combout ))))

	.dataa(\cpu|rf|qb[2]~76_combout ),
	.datab(\cpu|rf|register[3][9]~q ),
	.datac(\cpu|rf|register[2][9]~q ),
	.datad(\cpu|rf|qb[9]~300_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[9]~301_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[9]~301 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[9]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y61_N0
cycloneiv_lcell_comb \cpu|rf|qb[9]~302 (
// Equation(s):
// \cpu|rf|qb[9]~302_combout  = (\cpu|rf|qb[2]~64_combout  & (((\cpu|rf|qb[2]~75_combout )))) # (!\cpu|rf|qb[2]~64_combout  & ((\cpu|rf|qb[2]~75_combout  & (\cpu|rf|qb[9]~297_combout )) # (!\cpu|rf|qb[2]~75_combout  & ((\cpu|rf|qb[9]~301_combout )))))

	.dataa(\cpu|rf|qb[9]~297_combout ),
	.datab(\cpu|rf|qb[9]~301_combout ),
	.datac(\cpu|rf|qb[2]~64_combout ),
	.datad(\cpu|rf|qb[2]~75_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[9]~302_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[9]~302 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qb[9]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y60_N3
dffeas \cpu|rf|register[14][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~11_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y60_N2
cycloneiv_lcell_comb \cpu|rf|qb[9]~303 (
// Equation(s):
// \cpu|rf|qb[9]~303_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[14][9]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[12][9]~q ))))

	.dataa(\cpu|rf|register[12][9]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[14][9]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[9]~303_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[9]~303 .lut_mask = 16'hFC22;
defparam \cpu|rf|qb[9]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y60_N5
dffeas \cpu|rf|register[13][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~11_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y60_N4
cycloneiv_lcell_comb \cpu|rf|qb[9]~304 (
// Equation(s):
// \cpu|rf|qb[9]~304_combout  = (\cpu|rf|qb[9]~303_combout  & ((\cpu|rf|register[15][9]~q ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\cpu|rf|qb[9]~303_combout  & (((\cpu|rf|register[13][9]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|register[15][9]~q ),
	.datab(\cpu|rf|qb[9]~303_combout ),
	.datac(\cpu|rf|register[13][9]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[9]~304_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[9]~304 .lut_mask = 16'hB8CC;
defparam \cpu|rf|qb[9]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y64_N19
dffeas \cpu|rf|register[11][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~11_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y61_N25
dffeas \cpu|rf|register[10][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[9]~11_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][9] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y61_N24
cycloneiv_lcell_comb \cpu|rf|qb[9]~287 (
// Equation(s):
// \cpu|rf|qb[9]~287_combout  = (\cpu|rf|qb[9]~286_combout  & ((\cpu|rf|register[11][9]~q ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\cpu|rf|qb[9]~286_combout  & (((\cpu|rf|register[10][9]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|qb[9]~286_combout ),
	.datab(\cpu|rf|register[11][9]~q ),
	.datac(\cpu|rf|register[10][9]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[9]~287_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[9]~287 .lut_mask = 16'hD8AA;
defparam \cpu|rf|qb[9]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y61_N6
cycloneiv_lcell_comb \cpu|rf|qb[9]~305 (
// Equation(s):
// \cpu|rf|qb[9]~305_combout  = (\cpu|rf|qb[2]~64_combout  & ((\cpu|rf|qb[9]~302_combout  & (\cpu|rf|qb[9]~304_combout )) # (!\cpu|rf|qb[9]~302_combout  & ((\cpu|rf|qb[9]~287_combout ))))) # (!\cpu|rf|qb[2]~64_combout  & (\cpu|rf|qb[9]~302_combout ))

	.dataa(\cpu|rf|qb[2]~64_combout ),
	.datab(\cpu|rf|qb[9]~302_combout ),
	.datac(\cpu|rf|qb[9]~304_combout ),
	.datad(\cpu|rf|qb[9]~287_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[9]~305_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[9]~305 .lut_mask = 16'hE6C4;
defparam \cpu|rf|qb[9]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y61_N2
cycloneiv_lcell_comb \cpu|rf|qb[9]~726 (
// Equation(s):
// \cpu|rf|qb[9]~726_combout  = (\cpu|rf|qb[9]~305_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(gnd),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|rf|qb[9]~305_combout ),
	.datad(\cpu|rf|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[9]~726_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[9]~726 .lut_mask = 16'hC0F0;
defparam \cpu|rf|qb[9]~726 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y61_N20
cycloneiv_lcell_comb \dmem|io_data_mux|y[7]~7 (
// Equation(s):
// \dmem|io_data_mux|y[7]~7_combout  = (\cpu|al_unit|Mux24~8_combout  & (\dmem|io_input_reg|io_imput_mux2x32|Selector24~0_combout )) # (!\cpu|al_unit|Mux24~8_combout  & ((\dmem|dram|altsyncram_component|auto_generated|q_a [7])))

	.dataa(\cpu|al_unit|Mux24~8_combout ),
	.datab(gnd),
	.datac(\dmem|io_input_reg|io_imput_mux2x32|Selector24~0_combout ),
	.datad(\dmem|dram|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[7]~7 .lut_mask = 16'hF5A0;
defparam \dmem|io_data_mux|y[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y61_N10
cycloneiv_lcell_comb \cpu|link|y[7]~6 (
// Equation(s):
// \cpu|link|y[7]~6_combout  = (\cpu|pcplus4|p4[7]~10_combout  & ((\cpu|cu|jal~0_combout ) # ((\cpu|al_unit|Mux24~8_combout  & \cpu|link|y[5]~0_combout )))) # (!\cpu|pcplus4|p4[7]~10_combout  & (((\cpu|al_unit|Mux24~8_combout  & \cpu|link|y[5]~0_combout ))))

	.dataa(\cpu|pcplus4|p4[7]~10_combout ),
	.datab(\cpu|cu|jal~0_combout ),
	.datac(\cpu|al_unit|Mux24~8_combout ),
	.datad(\cpu|link|y[5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[7]~6 .lut_mask = 16'hF888;
defparam \cpu|link|y[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y61_N20
cycloneiv_lcell_comb \cpu|link|y[7]~7 (
// Equation(s):
// \cpu|link|y[7]~7_combout  = (\cpu|link|y[7]~6_combout ) # ((\cpu|link|y[5]~2_combout  & \dmem|io_data_mux|y[7]~7_combout ))

	.dataa(\cpu|link|y[5]~2_combout ),
	.datab(gnd),
	.datac(\dmem|io_data_mux|y[7]~7_combout ),
	.datad(\cpu|link|y[7]~6_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[7]~7 .lut_mask = 16'hFFA0;
defparam \cpu|link|y[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y60_N13
dffeas \cpu|rf|register[11][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[7]~7_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y60_N2
cycloneiv_lcell_comb \cpu|rf|qb[7]~187 (
// Equation(s):
// \cpu|rf|qb[7]~187_combout  = (\cpu|rf|qb[7]~186_combout  & ((\cpu|rf|register[11][7]~q ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\cpu|rf|qb[7]~186_combout  & (((\cpu|rf|register[10][7]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|qb[7]~186_combout ),
	.datab(\cpu|rf|register[11][7]~q ),
	.datac(\cpu|rf|register[10][7]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[7]~187_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[7]~187 .lut_mask = 16'hD8AA;
defparam \cpu|rf|qb[7]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y63_N5
dffeas \cpu|rf|register[19][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[7]~7_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y63_N4
cycloneiv_lcell_comb \cpu|rf|qb[7]~195 (
// Equation(s):
// \cpu|rf|qb[7]~195_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[23][7]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[19][7]~q )))))

	.dataa(\cpu|rf|register[23][7]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[19][7]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[7]~195_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[7]~195 .lut_mask = 16'hEE30;
defparam \cpu|rf|qb[7]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y63_N23
dffeas \cpu|rf|register[31][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[7]~7_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y64_N13
dffeas \cpu|rf|register[27][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[7]~7_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y63_N22
cycloneiv_lcell_comb \cpu|rf|qb[7]~196 (
// Equation(s):
// \cpu|rf|qb[7]~196_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[7]~195_combout  & (\cpu|rf|register[31][7]~q )) # (!\cpu|rf|qb[7]~195_combout  & ((\cpu|rf|register[27][7]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|qb[7]~195_combout ))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|qb[7]~195_combout ),
	.datac(\cpu|rf|register[31][7]~q ),
	.datad(\cpu|rf|register[27][7]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[7]~196_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[7]~196 .lut_mask = 16'hE6C4;
defparam \cpu|rf|qb[7]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y61_N7
dffeas \cpu|rf|register[29][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[7]~7_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y61_N23
dffeas \cpu|rf|register[17][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[7]~7_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y61_N22
cycloneiv_lcell_comb \cpu|rf|qb[7]~188 (
// Equation(s):
// \cpu|rf|qb[7]~188_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[21][7]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (((\cpu|rf|register[17][7]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[21][7]~q ),
	.datac(\cpu|rf|register[17][7]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[7]~188_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[7]~188 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qb[7]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y61_N6
cycloneiv_lcell_comb \cpu|rf|qb[7]~189 (
// Equation(s):
// \cpu|rf|qb[7]~189_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[7]~188_combout  & ((\cpu|rf|register[29][7]~q ))) # (!\cpu|rf|qb[7]~188_combout  & (\cpu|rf|register[25][7]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[7]~188_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[25][7]~q ),
	.datac(\cpu|rf|register[29][7]~q ),
	.datad(\cpu|rf|qb[7]~188_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[7]~189_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[7]~189 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[7]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y62_N29
dffeas \cpu|rf|register[18][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[7]~7_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y62_N28
cycloneiv_lcell_comb \cpu|rf|qb[7]~190 (
// Equation(s):
// \cpu|rf|qb[7]~190_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[26][7]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[18][7]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[26][7]~q ),
	.datac(\cpu|rf|register[18][7]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[7]~190_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[7]~190 .lut_mask = 16'hEE50;
defparam \cpu|rf|qb[7]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y62_N30
cycloneiv_lcell_comb \cpu|rf|qb[7]~191 (
// Equation(s):
// \cpu|rf|qb[7]~191_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[7]~190_combout  & ((\cpu|rf|register[30][7]~q ))) # (!\cpu|rf|qb[7]~190_combout  & (\cpu|rf|register[22][7]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[7]~190_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[22][7]~q ),
	.datac(\cpu|rf|register[30][7]~q ),
	.datad(\cpu|rf|qb[7]~190_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[7]~191_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[7]~191 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[7]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y64_N7
dffeas \cpu|rf|register[16][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[7]~7_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y64_N6
cycloneiv_lcell_comb \cpu|rf|qb[7]~192 (
// Equation(s):
// \cpu|rf|qb[7]~192_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[24][7]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[16][7]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[24][7]~q ),
	.datac(\cpu|rf|register[16][7]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[7]~192_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[7]~192 .lut_mask = 16'hEE50;
defparam \cpu|rf|qb[7]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y64_N18
cycloneiv_lcell_comb \cpu|rf|qb[7]~193 (
// Equation(s):
// \cpu|rf|qb[7]~193_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[7]~192_combout  & ((\cpu|rf|register[28][7]~q ))) # (!\cpu|rf|qb[7]~192_combout  & (\cpu|rf|register[20][7]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[7]~192_combout ))))

	.dataa(\cpu|rf|register[20][7]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[28][7]~q ),
	.datad(\cpu|rf|qb[7]~192_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[7]~193_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[7]~193 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[7]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y61_N10
cycloneiv_lcell_comb \cpu|rf|qb[7]~194 (
// Equation(s):
// \cpu|rf|qb[7]~194_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\imem|irom|altsyncram_component|auto_generated|q_a [17])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[7]~191_combout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[7]~193_combout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|qb[7]~191_combout ),
	.datad(\cpu|rf|qb[7]~193_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[7]~194_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[7]~194 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qb[7]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y61_N4
cycloneiv_lcell_comb \cpu|rf|qb[7]~197 (
// Equation(s):
// \cpu|rf|qb[7]~197_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[7]~194_combout  & (\cpu|rf|qb[7]~196_combout )) # (!\cpu|rf|qb[7]~194_combout  & ((\cpu|rf|qb[7]~189_combout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[7]~194_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|qb[7]~196_combout ),
	.datac(\cpu|rf|qb[7]~189_combout ),
	.datad(\cpu|rf|qb[7]~194_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[7]~197_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[7]~197 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[7]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y57_N31
dffeas \cpu|rf|register[5][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[7]~7_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y57_N15
dffeas \cpu|rf|register[4][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[7]~7_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y57_N28
cycloneiv_lcell_comb \cpu|rf|qb[7]~198 (
// Equation(s):
// \cpu|rf|qb[7]~198_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[6][7]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[4][7]~q )))))

	.dataa(\cpu|rf|register[6][7]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[4][7]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[7]~198_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[7]~198 .lut_mask = 16'hEE30;
defparam \cpu|rf|qb[7]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y57_N30
cycloneiv_lcell_comb \cpu|rf|qb[7]~199 (
// Equation(s):
// \cpu|rf|qb[7]~199_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[7]~198_combout  & (\cpu|rf|register[7][7]~q )) # (!\cpu|rf|qb[7]~198_combout  & ((\cpu|rf|register[5][7]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[7]~198_combout ))))

	.dataa(\cpu|rf|register[7][7]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[5][7]~q ),
	.datad(\cpu|rf|qb[7]~198_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[7]~199_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[7]~199 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[7]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y59_N2
cycloneiv_lcell_comb \cpu|rf|qb[7]~200 (
// Equation(s):
// \cpu|rf|qb[7]~200_combout  = (\cpu|rf|qb[2]~76_combout  & (((\cpu|rf|qb[2]~79_combout )))) # (!\cpu|rf|qb[2]~76_combout  & ((\cpu|rf|qb[2]~79_combout  & ((\cpu|rf|qb[7]~199_combout ))) # (!\cpu|rf|qb[2]~79_combout  & (\cpu|rf|register[1][7]~q ))))

	.dataa(\cpu|rf|register[1][7]~q ),
	.datab(\cpu|rf|qb[2]~76_combout ),
	.datac(\cpu|rf|qb[7]~199_combout ),
	.datad(\cpu|rf|qb[2]~79_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[7]~200_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[7]~200 .lut_mask = 16'hFC22;
defparam \cpu|rf|qb[7]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y59_N24
cycloneiv_lcell_comb \cpu|rf|qb[7]~201 (
// Equation(s):
// \cpu|rf|qb[7]~201_combout  = (\cpu|rf|qb[2]~76_combout  & ((\cpu|rf|qb[7]~200_combout  & (\cpu|rf|register[3][7]~q )) # (!\cpu|rf|qb[7]~200_combout  & ((\cpu|rf|register[2][7]~q ))))) # (!\cpu|rf|qb[2]~76_combout  & (((\cpu|rf|qb[7]~200_combout ))))

	.dataa(\cpu|rf|register[3][7]~q ),
	.datab(\cpu|rf|qb[2]~76_combout ),
	.datac(\cpu|rf|register[2][7]~q ),
	.datad(\cpu|rf|qb[7]~200_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[7]~201_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[7]~201 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[7]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y61_N26
cycloneiv_lcell_comb \cpu|rf|qb[7]~202 (
// Equation(s):
// \cpu|rf|qb[7]~202_combout  = (\cpu|rf|qb[2]~75_combout  & ((\cpu|rf|qb[2]~64_combout ) # ((\cpu|rf|qb[7]~197_combout )))) # (!\cpu|rf|qb[2]~75_combout  & (!\cpu|rf|qb[2]~64_combout  & ((\cpu|rf|qb[7]~201_combout ))))

	.dataa(\cpu|rf|qb[2]~75_combout ),
	.datab(\cpu|rf|qb[2]~64_combout ),
	.datac(\cpu|rf|qb[7]~197_combout ),
	.datad(\cpu|rf|qb[7]~201_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[7]~202_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[7]~202 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qb[7]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y60_N15
dffeas \cpu|rf|register[14][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[7]~7_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y60_N14
cycloneiv_lcell_comb \cpu|rf|qb[7]~203 (
// Equation(s):
// \cpu|rf|qb[7]~203_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[14][7]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[12][7]~q ))))

	.dataa(\cpu|rf|register[12][7]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[14][7]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[7]~203_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[7]~203 .lut_mask = 16'hFC22;
defparam \cpu|rf|qb[7]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y60_N9
dffeas \cpu|rf|register[13][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[7]~7_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][7] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y60_N8
cycloneiv_lcell_comb \cpu|rf|qb[7]~204 (
// Equation(s):
// \cpu|rf|qb[7]~204_combout  = (\cpu|rf|qb[7]~203_combout  & ((\cpu|rf|register[15][7]~q ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\cpu|rf|qb[7]~203_combout  & (((\cpu|rf|register[13][7]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|register[15][7]~q ),
	.datab(\cpu|rf|qb[7]~203_combout ),
	.datac(\cpu|rf|register[13][7]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[7]~204_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[7]~204 .lut_mask = 16'hB8CC;
defparam \cpu|rf|qb[7]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y61_N28
cycloneiv_lcell_comb \cpu|rf|qb[7]~205 (
// Equation(s):
// \cpu|rf|qb[7]~205_combout  = (\cpu|rf|qb[2]~64_combout  & ((\cpu|rf|qb[7]~202_combout  & ((\cpu|rf|qb[7]~204_combout ))) # (!\cpu|rf|qb[7]~202_combout  & (\cpu|rf|qb[7]~187_combout )))) # (!\cpu|rf|qb[2]~64_combout  & (((\cpu|rf|qb[7]~202_combout ))))

	.dataa(\cpu|rf|qb[2]~64_combout ),
	.datab(\cpu|rf|qb[7]~187_combout ),
	.datac(\cpu|rf|qb[7]~202_combout ),
	.datad(\cpu|rf|qb[7]~204_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[7]~205_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[7]~205 .lut_mask = 16'hF858;
defparam \cpu|rf|qb[7]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y61_N12
cycloneiv_lcell_comb \cpu|rf|qb[7]~724 (
// Equation(s):
// \cpu|rf|qb[7]~724_combout  = (\cpu|rf|qb[7]~205_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(gnd),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|rf|qb[7]~205_combout ),
	.datad(\cpu|rf|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[7]~724_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[7]~724 .lut_mask = 16'hC0F0;
defparam \cpu|rf|qb[7]~724 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y43_N1
cycloneiv_io_ibuf \in_port0[0]~input (
	.i(in_port0[0]),
	.ibar(gnd),
	.o(\in_port0[0]~input_o ));
// synopsys translate_off
defparam \in_port0[0]~input .bus_hold = "false";
defparam \in_port0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X97_Y55_N27
dffeas \dmem|io_input_reg|in_reg0[0] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\in_port0[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg0[0] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg0[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X95_Y0_N8
cycloneiv_io_ibuf \in_port1[0]~input (
	.i(in_port1[0]),
	.ibar(gnd),
	.o(\in_port1[0]~input_o ));
// synopsys translate_off
defparam \in_port1[0]~input .bus_hold = "false";
defparam \in_port1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X97_Y55_N13
dffeas \dmem|io_input_reg|in_reg1[0] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\in_port1[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg1[0] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y55_N26
cycloneiv_lcell_comb \dmem|io_input_reg|io_imput_mux2x32|Selector31~0 (
// Equation(s):
// \dmem|io_input_reg|io_imput_mux2x32|Selector31~0_combout  = (\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout  & ((\dmem|io_input_reg|in_reg1 [0]) # ((\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout  & \dmem|io_input_reg|in_reg0 [0])))) # 
// (!\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout  & (\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout  & (\dmem|io_input_reg|in_reg0 [0])))

	.dataa(\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout ),
	.datab(\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout ),
	.datac(\dmem|io_input_reg|in_reg0 [0]),
	.datad(\dmem|io_input_reg|in_reg1 [0]),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_imput_mux2x32|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector31~0 .lut_mask = 16'hEAC0;
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y59_N28
cycloneiv_lcell_comb \dmem|io_data_mux|y[0]~0 (
// Equation(s):
// \dmem|io_data_mux|y[0]~0_combout  = (\cpu|al_unit|Mux24~8_combout  & ((\dmem|io_input_reg|io_imput_mux2x32|Selector31~0_combout ))) # (!\cpu|al_unit|Mux24~8_combout  & (\dmem|dram|altsyncram_component|auto_generated|q_a [0]))

	.dataa(\cpu|al_unit|Mux24~8_combout ),
	.datab(gnd),
	.datac(\dmem|dram|altsyncram_component|auto_generated|q_a [0]),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Selector31~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[0]~0 .lut_mask = 16'hFA50;
defparam \dmem|io_data_mux|y[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y59_N14
cycloneiv_lcell_comb \cpu|link|y[0]~57 (
// Equation(s):
// \cpu|link|y[0]~57_combout  = (\cpu|link|y[0]~56_combout ) # ((\cpu|link|y[5]~2_combout  & \dmem|io_data_mux|y[0]~0_combout ))

	.dataa(\cpu|link|y[0]~56_combout ),
	.datab(\cpu|link|y[5]~2_combout ),
	.datac(gnd),
	.datad(\dmem|io_data_mux|y[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[0]~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[0]~57 .lut_mask = 16'hEEAA;
defparam \cpu|link|y[0]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y63_N22
cycloneiv_lcell_comb \cpu|rf|register[28][0]~feeder (
// Equation(s):
// \cpu|rf|register[28][0]~feeder_combout  = \cpu|link|y[0]~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[0]~57_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[28][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[28][0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[28][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y63_N23
dffeas \cpu|rf|register[28][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[28][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y63_N0
cycloneiv_lcell_comb \cpu|rf|register[20][0]~feeder (
// Equation(s):
// \cpu|rf|register[20][0]~feeder_combout  = \cpu|link|y[0]~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[0]~57_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[20][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[20][0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[20][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y63_N1
dffeas \cpu|rf|register[20][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[20][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y63_N26
cycloneiv_lcell_comb \cpu|rf|qb[0]~90 (
// Equation(s):
// \cpu|rf|qb[0]~90_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|register[20][0]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|rf|register[16][0]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|register[16][0]~q ),
	.datab(\cpu|rf|register[20][0]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[0]~90_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~90 .lut_mask = 16'hF0CA;
defparam \cpu|rf|qb[0]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y63_N28
cycloneiv_lcell_comb \cpu|rf|qb[0]~91 (
// Equation(s):
// \cpu|rf|qb[0]~91_combout  = (\cpu|rf|qb[0]~90_combout  & (((\cpu|rf|register[28][0]~q ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\cpu|rf|qb[0]~90_combout  & (\cpu|rf|register[24][0]~q  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|register[24][0]~q ),
	.datab(\cpu|rf|register[28][0]~q ),
	.datac(\cpu|rf|qb[0]~90_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[0]~91_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~91 .lut_mask = 16'hCAF0;
defparam \cpu|rf|qb[0]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y58_N19
dffeas \cpu|rf|register[25][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[0]~57_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y58_N29
dffeas \cpu|rf|register[21][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[0]~57_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y60_N12
cycloneiv_lcell_comb \cpu|rf|register[17][0]~feeder (
// Equation(s):
// \cpu|rf|register[17][0]~feeder_combout  = \cpu|link|y[0]~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[0]~57_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[17][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[17][0]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[17][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y60_N13
dffeas \cpu|rf|register[17][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[17][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y58_N28
cycloneiv_lcell_comb \cpu|rf|qb[0]~88 (
// Equation(s):
// \cpu|rf|qb[0]~88_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\imem|irom|altsyncram_component|auto_generated|q_a [18])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[21][0]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[17][0]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[21][0]~q ),
	.datad(\cpu|rf|register[17][0]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[0]~88_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~88 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qb[0]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y58_N18
cycloneiv_lcell_comb \cpu|rf|qb[0]~89 (
// Equation(s):
// \cpu|rf|qb[0]~89_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[0]~88_combout  & (\cpu|rf|register[29][0]~q )) # (!\cpu|rf|qb[0]~88_combout  & ((\cpu|rf|register[25][0]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[0]~88_combout ))))

	.dataa(\cpu|rf|register[29][0]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[25][0]~q ),
	.datad(\cpu|rf|qb[0]~88_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[0]~89_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~89 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[0]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y62_N8
cycloneiv_lcell_comb \cpu|rf|qb[0]~92 (
// Equation(s):
// \cpu|rf|qb[0]~92_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\imem|irom|altsyncram_component|auto_generated|q_a [17]) # ((\cpu|rf|qb[0]~89_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[0]~91_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|qb[0]~91_combout ),
	.datad(\cpu|rf|qb[0]~89_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[0]~92_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~92 .lut_mask = 16'hBA98;
defparam \cpu|rf|qb[0]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y63_N17
dffeas \cpu|rf|register[19][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[0]~57_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y65_N15
dffeas \cpu|rf|register[23][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[0]~57_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y65_N14
cycloneiv_lcell_comb \cpu|rf|qb[0]~93 (
// Equation(s):
// \cpu|rf|qb[0]~93_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[23][0]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[19][0]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[19][0]~q ),
	.datac(\cpu|rf|register[23][0]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[0]~93_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~93 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[0]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y65_N13
dffeas \cpu|rf|register[27][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[0]~57_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y63_N11
dffeas \cpu|rf|register[31][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[0]~57_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y65_N12
cycloneiv_lcell_comb \cpu|rf|qb[0]~94 (
// Equation(s):
// \cpu|rf|qb[0]~94_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[0]~93_combout  & ((\cpu|rf|register[31][0]~q ))) # (!\cpu|rf|qb[0]~93_combout  & (\cpu|rf|register[27][0]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|qb[0]~93_combout ))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|qb[0]~93_combout ),
	.datac(\cpu|rf|register[27][0]~q ),
	.datad(\cpu|rf|register[31][0]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[0]~94_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~94 .lut_mask = 16'hEC64;
defparam \cpu|rf|qb[0]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y62_N22
cycloneiv_lcell_comb \cpu|rf|qb[0]~95 (
// Equation(s):
// \cpu|rf|qb[0]~95_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[0]~92_combout  & ((\cpu|rf|qb[0]~94_combout ))) # (!\cpu|rf|qb[0]~92_combout  & (\cpu|rf|qb[0]~87_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[0]~92_combout ))))

	.dataa(\cpu|rf|qb[0]~87_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|qb[0]~92_combout ),
	.datad(\cpu|rf|qb[0]~94_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[0]~95_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~95 .lut_mask = 16'hF838;
defparam \cpu|rf|qb[0]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y60_N4
cycloneiv_lcell_comb \cpu|rf|register[12][0]~feeder (
// Equation(s):
// \cpu|rf|register[12][0]~feeder_combout  = \cpu|link|y[0]~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[0]~57_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[12][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[12][0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[12][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y60_N5
dffeas \cpu|rf|register[12][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[12][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y60_N29
dffeas \cpu|rf|register[13][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[0]~57_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y60_N28
cycloneiv_lcell_comb \cpu|rf|qb[0]~103 (
// Equation(s):
// \cpu|rf|qb[0]~103_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[13][0]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[12][0]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[12][0]~q ),
	.datac(\cpu|rf|register[13][0]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[0]~103_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~103 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[0]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y60_N19
dffeas \cpu|rf|register[14][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[0]~57_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y60_N18
cycloneiv_lcell_comb \cpu|rf|qb[0]~104 (
// Equation(s):
// \cpu|rf|qb[0]~104_combout  = (\cpu|rf|qb[0]~103_combout  & ((\cpu|rf|register[15][0]~q ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\cpu|rf|qb[0]~103_combout  & (((\cpu|rf|register[14][0]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|register[15][0]~q ),
	.datab(\cpu|rf|qb[0]~103_combout ),
	.datac(\cpu|rf|register[14][0]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[0]~104_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~104 .lut_mask = 16'hB8CC;
defparam \cpu|rf|qb[0]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y62_N20
cycloneiv_lcell_comb \cpu|rf|qb[0]~105 (
// Equation(s):
// \cpu|rf|qb[0]~105_combout  = (\cpu|rf|qb[0]~102_combout  & (((\cpu|rf|qb[0]~104_combout )) # (!\cpu|rf|qb[2]~75_combout ))) # (!\cpu|rf|qb[0]~102_combout  & (\cpu|rf|qb[2]~75_combout  & (\cpu|rf|qb[0]~95_combout )))

	.dataa(\cpu|rf|qb[0]~102_combout ),
	.datab(\cpu|rf|qb[2]~75_combout ),
	.datac(\cpu|rf|qb[0]~95_combout ),
	.datad(\cpu|rf|qb[0]~104_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[0]~105_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~105 .lut_mask = 16'hEA62;
defparam \cpu|rf|qb[0]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y62_N14
cycloneiv_lcell_comb \cpu|alu_b|y[0]~1 (
// Equation(s):
// \cpu|alu_b|y[0]~1_combout  = (\cpu|cu|aluimm~2_combout  & (((\imem|irom|altsyncram_component|auto_generated|q_a [0])))) # (!\cpu|cu|aluimm~2_combout  & (!\cpu|rf|Equal1~1_combout  & ((\cpu|rf|qb[0]~105_combout ))))

	.dataa(\cpu|cu|aluimm~2_combout ),
	.datab(\cpu|rf|Equal1~1_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [0]),
	.datad(\cpu|rf|qb[0]~105_combout ),
	.cin(gnd),
	.combout(\cpu|alu_b|y[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_b|y[0]~1 .lut_mask = 16'hB1A0;
defparam \cpu|alu_b|y[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y62_N16
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~20 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~20_combout  = (\cpu|alu_a|y[0]~1_combout  & (\cpu|alu_b|y[0]~1_combout )) # (!\cpu|alu_a|y[0]~1_combout  & ((\cpu|alu_b|y[1]~16_combout )))

	.dataa(\cpu|alu_a|y[0]~1_combout ),
	.datab(\cpu|alu_b|y[0]~1_combout ),
	.datac(gnd),
	.datad(\cpu|alu_b|y[1]~16_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~20 .lut_mask = 16'hDD88;
defparam \cpu|al_unit|ShiftLeft0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y60_N26
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~31 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~31_combout  = (\cpu|alu_a|y[2]~3_combout  & (!\cpu|alu_a|y[1]~4_combout  & (\cpu|al_unit|ShiftLeft0~20_combout ))) # (!\cpu|alu_a|y[2]~3_combout  & (((\cpu|al_unit|ShiftLeft0~30_combout ))))

	.dataa(\cpu|alu_a|y[2]~3_combout ),
	.datab(\cpu|alu_a|y[1]~4_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~20_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~30_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~31 .lut_mask = 16'h7520;
defparam \cpu|al_unit|ShiftLeft0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N6
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~67 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~67_combout  = (\cpu|alu_a|y[2]~3_combout  & ((\cpu|al_unit|ShiftLeft0~47_combout ))) # (!\cpu|alu_a|y[2]~3_combout  & (\cpu|al_unit|ShiftLeft0~66_combout ))

	.dataa(gnd),
	.datab(\cpu|alu_a|y[2]~3_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~66_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~47_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~67_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~67 .lut_mask = 16'hFC30;
defparam \cpu|al_unit|ShiftLeft0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y59_N20
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~68 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~68_combout  = (\cpu|alu_a|y[3]~5_combout  & (\cpu|al_unit|ShiftLeft0~31_combout )) # (!\cpu|alu_a|y[3]~5_combout  & ((\cpu|al_unit|ShiftLeft0~67_combout )))

	.dataa(gnd),
	.datab(\cpu|al_unit|ShiftLeft0~31_combout ),
	.datac(\cpu|alu_a|y[3]~5_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~67_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~68_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~68 .lut_mask = 16'hCFC0;
defparam \cpu|al_unit|ShiftLeft0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y59_N4
cycloneiv_lcell_comb \cpu|al_unit|Mux2~11 (
// Equation(s):
// \cpu|al_unit|Mux2~11_combout  = (\cpu|al_unit|Mux2~2_combout  & ((\cpu|al_unit|Mux2~10_combout  & (\cpu|al_unit|Mux2~9_combout )) # (!\cpu|al_unit|Mux2~10_combout  & ((\cpu|al_unit|ShiftLeft0~68_combout ))))) # (!\cpu|al_unit|Mux2~2_combout  & 
// (((\cpu|al_unit|Mux2~10_combout ))))

	.dataa(\cpu|al_unit|Mux2~9_combout ),
	.datab(\cpu|al_unit|Mux2~2_combout ),
	.datac(\cpu|al_unit|Mux2~10_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~68_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux2~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux2~11 .lut_mask = 16'hBCB0;
defparam \cpu|al_unit|Mux2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y56_N8
cycloneiv_lcell_comb \cpu|al_unit|Add0~110 (
// Equation(s):
// \cpu|al_unit|Add0~110_combout  = \cpu|cu|aluc[2]~3_combout  $ (\cpu|alu_b|y[29]~23_combout )

	.dataa(gnd),
	.datab(\cpu|cu|aluc[2]~3_combout ),
	.datac(gnd),
	.datad(\cpu|alu_b|y[29]~23_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~110_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~110 .lut_mask = 16'h33CC;
defparam \cpu|al_unit|Add0~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y56_N24
cycloneiv_lcell_comb \cpu|al_unit|Add0~104 (
// Equation(s):
// \cpu|al_unit|Add0~104_combout  = \cpu|cu|aluc[2]~3_combout  $ (((\cpu|al_unit|ShiftRight0~6_combout ) # ((!\cpu|cu|aluimm~2_combout  & \cpu|rf|qb[27]~716_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~6_combout ),
	.datab(\cpu|cu|aluc[2]~3_combout ),
	.datac(\cpu|cu|aluimm~2_combout ),
	.datad(\cpu|rf|qb[27]~716_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~104_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~104 .lut_mask = 16'h6366;
defparam \cpu|al_unit|Add0~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y56_N10
cycloneiv_lcell_comb \cpu|al_unit|Add0~108 (
// Equation(s):
// \cpu|al_unit|Add0~108_combout  = (\cpu|al_unit|Add0~107_combout  & ((\cpu|alu_a|y[28]~29_combout  & (!\cpu|al_unit|Add0~106 )) # (!\cpu|alu_a|y[28]~29_combout  & ((\cpu|al_unit|Add0~106 ) # (GND))))) # (!\cpu|al_unit|Add0~107_combout  & 
// ((\cpu|alu_a|y[28]~29_combout  & (\cpu|al_unit|Add0~106  & VCC)) # (!\cpu|alu_a|y[28]~29_combout  & (!\cpu|al_unit|Add0~106 ))))
// \cpu|al_unit|Add0~109  = CARRY((\cpu|al_unit|Add0~107_combout  & ((!\cpu|al_unit|Add0~106 ) # (!\cpu|alu_a|y[28]~29_combout ))) # (!\cpu|al_unit|Add0~107_combout  & (!\cpu|alu_a|y[28]~29_combout  & !\cpu|al_unit|Add0~106 )))

	.dataa(\cpu|al_unit|Add0~107_combout ),
	.datab(\cpu|alu_a|y[28]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~106 ),
	.combout(\cpu|al_unit|Add0~108_combout ),
	.cout(\cpu|al_unit|Add0~109 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~108 .lut_mask = 16'h692B;
defparam \cpu|al_unit|Add0~108 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y56_N12
cycloneiv_lcell_comb \cpu|al_unit|Add0~111 (
// Equation(s):
// \cpu|al_unit|Add0~111_combout  = ((\cpu|alu_a|y[29]~30_combout  $ (\cpu|al_unit|Add0~110_combout  $ (\cpu|al_unit|Add0~109 )))) # (GND)
// \cpu|al_unit|Add0~112  = CARRY((\cpu|alu_a|y[29]~30_combout  & ((!\cpu|al_unit|Add0~109 ) # (!\cpu|al_unit|Add0~110_combout ))) # (!\cpu|alu_a|y[29]~30_combout  & (!\cpu|al_unit|Add0~110_combout  & !\cpu|al_unit|Add0~109 )))

	.dataa(\cpu|alu_a|y[29]~30_combout ),
	.datab(\cpu|al_unit|Add0~110_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~109 ),
	.combout(\cpu|al_unit|Add0~111_combout ),
	.cout(\cpu|al_unit|Add0~112 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~111 .lut_mask = 16'h962B;
defparam \cpu|al_unit|Add0~111 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y59_N30
cycloneiv_lcell_comb \cpu|al_unit|Mux2~12 (
// Equation(s):
// \cpu|al_unit|Mux2~12_combout  = (\cpu|al_unit|Mux6~4_combout  & (\cpu|al_unit|Mux2~5_combout  & (\cpu|al_unit|Mux2~11_combout ))) # (!\cpu|al_unit|Mux6~4_combout  & (((\cpu|al_unit|Add0~111_combout )) # (!\cpu|al_unit|Mux2~5_combout )))

	.dataa(\cpu|al_unit|Mux6~4_combout ),
	.datab(\cpu|al_unit|Mux2~5_combout ),
	.datac(\cpu|al_unit|Mux2~11_combout ),
	.datad(\cpu|al_unit|Add0~111_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux2~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux2~12 .lut_mask = 16'hD591;
defparam \cpu|al_unit|Mux2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y54_N10
cycloneiv_lcell_comb \cpu|al_unit|Mux2~13 (
// Equation(s):
// \cpu|al_unit|Mux2~13_combout  = (\cpu|al_unit|Mux29~1_combout  & ((\cpu|alu_a|y[29]~30_combout  & ((\cpu|alu_b|y[29]~23_combout ) # (!\cpu|al_unit|Mux2~12_combout ))) # (!\cpu|alu_a|y[29]~30_combout  & (\cpu|alu_b|y[29]~23_combout  & 
// !\cpu|al_unit|Mux2~12_combout )))) # (!\cpu|al_unit|Mux29~1_combout  & (((\cpu|al_unit|Mux2~12_combout ))))

	.dataa(\cpu|alu_a|y[29]~30_combout ),
	.datab(\cpu|al_unit|Mux29~1_combout ),
	.datac(\cpu|alu_b|y[29]~23_combout ),
	.datad(\cpu|al_unit|Mux2~12_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux2~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux2~13 .lut_mask = 16'hB3C8;
defparam \cpu|al_unit|Mux2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y54_N20
cycloneiv_lcell_comb \cpu|al_unit|Mux2~14 (
// Equation(s):
// \cpu|al_unit|Mux2~14_combout  = (\cpu|al_unit|Mux2~1_combout  & (((\cpu|cu|aluc[3]~6_combout )))) # (!\cpu|al_unit|Mux2~1_combout  & ((\cpu|cu|aluc[3]~6_combout  & (\cpu|al_unit|ShiftRight1~74_combout )) # (!\cpu|cu|aluc[3]~6_combout  & 
// ((\cpu|al_unit|Mux2~13_combout )))))

	.dataa(\cpu|al_unit|Mux2~1_combout ),
	.datab(\cpu|al_unit|ShiftRight1~74_combout ),
	.datac(\cpu|cu|aluc[3]~6_combout ),
	.datad(\cpu|al_unit|Mux2~13_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux2~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux2~14 .lut_mask = 16'hE5E0;
defparam \cpu|al_unit|Mux2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y54_N2
cycloneiv_lcell_comb \cpu|al_unit|Mux2~15 (
// Equation(s):
// \cpu|al_unit|Mux2~15_combout  = (\cpu|al_unit|Mux2~1_combout  & ((\cpu|al_unit|Mux2~14_combout  & ((\cpu|alu_b|y[31]~0_combout ))) # (!\cpu|al_unit|Mux2~14_combout  & (\cpu|alu_b|y[13]~3_combout )))) # (!\cpu|al_unit|Mux2~1_combout  & 
// (((\cpu|al_unit|Mux2~14_combout ))))

	.dataa(\cpu|al_unit|Mux2~1_combout ),
	.datab(\cpu|alu_b|y[13]~3_combout ),
	.datac(\cpu|alu_b|y[31]~0_combout ),
	.datad(\cpu|al_unit|Mux2~14_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux2~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux2~15 .lut_mask = 16'hF588;
defparam \cpu|al_unit|Mux2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y54_N28
cycloneiv_lcell_comb \cpu|link|y[29]~26 (
// Equation(s):
// \cpu|link|y[29]~26_combout  = (\cpu|link|y[5]~0_combout  & ((\cpu|al_unit|Mux2~15_combout ) # ((\cpu|pcplus4|p4[29]~54_combout  & \cpu|cu|jal~0_combout )))) # (!\cpu|link|y[5]~0_combout  & (\cpu|pcplus4|p4[29]~54_combout  & (\cpu|cu|jal~0_combout )))

	.dataa(\cpu|link|y[5]~0_combout ),
	.datab(\cpu|pcplus4|p4[29]~54_combout ),
	.datac(\cpu|cu|jal~0_combout ),
	.datad(\cpu|al_unit|Mux2~15_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[29]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[29]~26 .lut_mask = 16'hEAC0;
defparam \cpu|link|y[29]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X108_Y0_N8
cycloneiv_io_ibuf \in_port1[29]~input (
	.i(in_port1[29]),
	.ibar(gnd),
	.o(\in_port1[29]~input_o ));
// synopsys translate_off
defparam \in_port1[29]~input .bus_hold = "false";
defparam \in_port1[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X104_Y55_N28
cycloneiv_lcell_comb \dmem|io_input_reg|in_reg1[29]~feeder (
// Equation(s):
// \dmem|io_input_reg|in_reg1[29]~feeder_combout  = \in_port1[29]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in_port1[29]~input_o ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|in_reg1[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg1[29]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_input_reg|in_reg1[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X104_Y55_N29
dffeas \dmem|io_input_reg|in_reg1[29] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_input_reg|in_reg1[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg1[29] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg1[29] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y39_N8
cycloneiv_io_ibuf \in_port0[29]~input (
	.i(in_port0[29]),
	.ibar(gnd),
	.o(\in_port0[29]~input_o ));
// synopsys translate_off
defparam \in_port0[29]~input .bus_hold = "false";
defparam \in_port0[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X104_Y55_N3
dffeas \dmem|io_input_reg|in_reg0[29] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\in_port0[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg0 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg0[29] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg0[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X104_Y55_N2
cycloneiv_lcell_comb \dmem|io_input_reg|io_imput_mux2x32|Selector2~0 (
// Equation(s):
// \dmem|io_input_reg|io_imput_mux2x32|Selector2~0_combout  = (\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout  & ((\dmem|io_input_reg|in_reg1 [29]) # ((\dmem|io_input_reg|in_reg0 [29] & \dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout )))) # 
// (!\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout  & (((\dmem|io_input_reg|in_reg0 [29] & \dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout ))))

	.dataa(\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout ),
	.datab(\dmem|io_input_reg|in_reg1 [29]),
	.datac(\dmem|io_input_reg|in_reg0 [29]),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_imput_mux2x32|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector2~0 .lut_mask = 16'hF888;
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y61_N16
cycloneiv_lcell_comb \dmem|io_data_mux|y[29]~29 (
// Equation(s):
// \dmem|io_data_mux|y[29]~29_combout  = (\cpu|al_unit|Mux24~8_combout  & ((\dmem|io_input_reg|io_imput_mux2x32|Selector2~0_combout ))) # (!\cpu|al_unit|Mux24~8_combout  & (\dmem|dram|altsyncram_component|auto_generated|q_a [29]))

	.dataa(\dmem|dram|altsyncram_component|auto_generated|q_a [29]),
	.datab(gnd),
	.datac(\cpu|al_unit|Mux24~8_combout ),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Selector2~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[29]~29 .lut_mask = 16'hFA0A;
defparam \dmem|io_data_mux|y[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y61_N14
cycloneiv_lcell_comb \cpu|link|y[29]~27 (
// Equation(s):
// \cpu|link|y[29]~27_combout  = (\cpu|link|y[29]~26_combout ) # ((\cpu|link|y[5]~2_combout  & \dmem|io_data_mux|y[29]~29_combout ))

	.dataa(\cpu|link|y[5]~2_combout ),
	.datab(gnd),
	.datac(\cpu|link|y[29]~26_combout ),
	.datad(\dmem|io_data_mux|y[29]~29_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[29]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[29]~27 .lut_mask = 16'hFAF0;
defparam \cpu|link|y[29]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y57_N31
dffeas \cpu|rf|register[13][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[29]~27_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y60_N31
dffeas \cpu|rf|register[15][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[29]~27_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y57_N13
dffeas \cpu|rf|register[14][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[29]~27_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y60_N1
dffeas \cpu|rf|register[12][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[29]~27_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y60_N0
cycloneiv_lcell_comb \cpu|rf|qb[29]~524 (
// Equation(s):
// \cpu|rf|qb[29]~524_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[14][29]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[12][29]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|register[14][29]~q ),
	.datac(\cpu|rf|register[12][29]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[29]~524_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[29]~524 .lut_mask = 16'hEE50;
defparam \cpu|rf|qb[29]~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y60_N30
cycloneiv_lcell_comb \cpu|rf|qb[29]~525 (
// Equation(s):
// \cpu|rf|qb[29]~525_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[29]~524_combout  & ((\cpu|rf|register[15][29]~q ))) # (!\cpu|rf|qb[29]~524_combout  & (\cpu|rf|register[13][29]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[29]~524_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|register[13][29]~q ),
	.datac(\cpu|rf|register[15][29]~q ),
	.datad(\cpu|rf|qb[29]~524_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[29]~525_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[29]~525 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[29]~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y56_N17
dffeas \cpu|rf|register[2][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[29]~27_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y56_N13
dffeas \cpu|rf|register[3][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[29]~27_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y58_N28
cycloneiv_lcell_comb \cpu|rf|register[5][29]~feeder (
// Equation(s):
// \cpu|rf|register[5][29]~feeder_combout  = \cpu|link|y[29]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[29]~27_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[5][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[5][29]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[5][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y58_N29
dffeas \cpu|rf|register[5][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[5][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y57_N29
dffeas \cpu|rf|register[7][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[29]~27_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y57_N13
dffeas \cpu|rf|register[4][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[29]~27_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y57_N12
cycloneiv_lcell_comb \cpu|rf|qb[29]~519 (
// Equation(s):
// \cpu|rf|qb[29]~519_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[6][29]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (((\cpu|rf|register[4][29]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|register[6][29]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|register[4][29]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[29]~519_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[29]~519 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qb[29]~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y57_N28
cycloneiv_lcell_comb \cpu|rf|qb[29]~520 (
// Equation(s):
// \cpu|rf|qb[29]~520_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[29]~519_combout  & ((\cpu|rf|register[7][29]~q ))) # (!\cpu|rf|qb[29]~519_combout  & (\cpu|rf|register[5][29]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[29]~519_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|register[5][29]~q ),
	.datac(\cpu|rf|register[7][29]~q ),
	.datad(\cpu|rf|qb[29]~519_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[29]~520_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[29]~520 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[29]~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y57_N27
dffeas \cpu|rf|register[1][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[29]~27_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y57_N26
cycloneiv_lcell_comb \cpu|rf|qb[29]~521 (
// Equation(s):
// \cpu|rf|qb[29]~521_combout  = (\cpu|rf|qb[2]~76_combout  & (((\cpu|rf|qb[2]~79_combout )))) # (!\cpu|rf|qb[2]~76_combout  & ((\cpu|rf|qb[2]~79_combout  & (\cpu|rf|qb[29]~520_combout )) # (!\cpu|rf|qb[2]~79_combout  & ((\cpu|rf|register[1][29]~q )))))

	.dataa(\cpu|rf|qb[2]~76_combout ),
	.datab(\cpu|rf|qb[29]~520_combout ),
	.datac(\cpu|rf|register[1][29]~q ),
	.datad(\cpu|rf|qb[2]~79_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[29]~521_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[29]~521 .lut_mask = 16'hEE50;
defparam \cpu|rf|qb[29]~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y56_N12
cycloneiv_lcell_comb \cpu|rf|qb[29]~522 (
// Equation(s):
// \cpu|rf|qb[29]~522_combout  = (\cpu|rf|qb[2]~76_combout  & ((\cpu|rf|qb[29]~521_combout  & ((\cpu|rf|register[3][29]~q ))) # (!\cpu|rf|qb[29]~521_combout  & (\cpu|rf|register[2][29]~q )))) # (!\cpu|rf|qb[2]~76_combout  & (((\cpu|rf|qb[29]~521_combout ))))

	.dataa(\cpu|rf|qb[2]~76_combout ),
	.datab(\cpu|rf|register[2][29]~q ),
	.datac(\cpu|rf|register[3][29]~q ),
	.datad(\cpu|rf|qb[29]~521_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[29]~522_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[29]~522 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[29]~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y61_N15
dffeas \cpu|rf|register[25][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|link|y[29]~27_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y61_N29
dffeas \cpu|rf|register[29][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[29]~27_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y61_N21
dffeas \cpu|rf|register[21][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[29]~27_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y61_N11
dffeas \cpu|rf|register[17][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[29]~27_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y61_N10
cycloneiv_lcell_comb \cpu|rf|qb[29]~509 (
// Equation(s):
// \cpu|rf|qb[29]~509_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[21][29]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (((\cpu|rf|register[17][29]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[21][29]~q ),
	.datac(\cpu|rf|register[17][29]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[29]~509_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[29]~509 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qb[29]~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y61_N28
cycloneiv_lcell_comb \cpu|rf|qb[29]~510 (
// Equation(s):
// \cpu|rf|qb[29]~510_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[29]~509_combout  & ((\cpu|rf|register[29][29]~q ))) # (!\cpu|rf|qb[29]~509_combout  & (\cpu|rf|register[25][29]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[29]~509_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[25][29]~q ),
	.datac(\cpu|rf|register[29][29]~q ),
	.datad(\cpu|rf|qb[29]~509_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[29]~510_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[29]~510 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[29]~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y64_N17
dffeas \cpu|rf|register[23][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[29]~27_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y64_N29
dffeas \cpu|rf|register[19][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[29]~27_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y64_N28
cycloneiv_lcell_comb \cpu|rf|qb[29]~516 (
// Equation(s):
// \cpu|rf|qb[29]~516_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[23][29]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[19][29]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[23][29]~q ),
	.datac(\cpu|rf|register[19][29]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[29]~516_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[29]~516 .lut_mask = 16'hEE50;
defparam \cpu|rf|qb[29]~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y64_N31
dffeas \cpu|rf|register[31][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[29]~27_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y56_N16
cycloneiv_lcell_comb \cpu|rf|register[27][29]~feeder (
// Equation(s):
// \cpu|rf|register[27][29]~feeder_combout  = \cpu|link|y[29]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[29]~27_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[27][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[27][29]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[27][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y56_N17
dffeas \cpu|rf|register[27][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[27][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y64_N30
cycloneiv_lcell_comb \cpu|rf|qb[29]~517 (
// Equation(s):
// \cpu|rf|qb[29]~517_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[29]~516_combout  & (\cpu|rf|register[31][29]~q )) # (!\cpu|rf|qb[29]~516_combout  & ((\cpu|rf|register[27][29]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|qb[29]~516_combout ))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|qb[29]~516_combout ),
	.datac(\cpu|rf|register[31][29]~q ),
	.datad(\cpu|rf|register[27][29]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[29]~517_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[29]~517 .lut_mask = 16'hE6C4;
defparam \cpu|rf|qb[29]~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y63_N5
dffeas \cpu|rf|register[22][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[29]~27_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y59_N23
dffeas \cpu|rf|register[30][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[29]~27_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y59_N1
dffeas \cpu|rf|register[18][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[29]~27_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y64_N31
dffeas \cpu|rf|register[26][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[29]~27_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y59_N0
cycloneiv_lcell_comb \cpu|rf|qb[29]~511 (
// Equation(s):
// \cpu|rf|qb[29]~511_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\imem|irom|altsyncram_component|auto_generated|q_a [18]) # ((\cpu|rf|register[26][29]~q )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[18][29]~q )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[18][29]~q ),
	.datad(\cpu|rf|register[26][29]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[29]~511_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[29]~511 .lut_mask = 16'hBA98;
defparam \cpu|rf|qb[29]~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y59_N22
cycloneiv_lcell_comb \cpu|rf|qb[29]~512 (
// Equation(s):
// \cpu|rf|qb[29]~512_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[29]~511_combout  & ((\cpu|rf|register[30][29]~q ))) # (!\cpu|rf|qb[29]~511_combout  & (\cpu|rf|register[22][29]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[29]~511_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[22][29]~q ),
	.datac(\cpu|rf|register[30][29]~q ),
	.datad(\cpu|rf|qb[29]~511_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[29]~512_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[29]~512 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[29]~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y63_N22
cycloneiv_lcell_comb \cpu|rf|register[20][29]~feeder (
// Equation(s):
// \cpu|rf|register[20][29]~feeder_combout  = \cpu|link|y[29]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[29]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[20][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[20][29]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[20][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y63_N23
dffeas \cpu|rf|register[20][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[20][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y66_N9
dffeas \cpu|rf|register[16][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[29]~27_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y66_N16
cycloneiv_lcell_comb \cpu|rf|qb[29]~513 (
// Equation(s):
// \cpu|rf|qb[29]~513_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[24][29]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[16][29]~q )))))

	.dataa(\cpu|rf|register[24][29]~q ),
	.datab(\cpu|rf|register[16][29]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[29]~513_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[29]~513 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qb[29]~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y66_N30
cycloneiv_lcell_comb \cpu|rf|qb[29]~514 (
// Equation(s):
// \cpu|rf|qb[29]~514_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[29]~513_combout  & (\cpu|rf|register[28][29]~q )) # (!\cpu|rf|qb[29]~513_combout  & ((\cpu|rf|register[20][29]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[29]~513_combout ))))

	.dataa(\cpu|rf|register[28][29]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[20][29]~q ),
	.datad(\cpu|rf|qb[29]~513_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[29]~514_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[29]~514 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[29]~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y59_N12
cycloneiv_lcell_comb \cpu|rf|qb[29]~515 (
// Equation(s):
// \cpu|rf|qb[29]~515_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\imem|irom|altsyncram_component|auto_generated|q_a [17])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[29]~512_combout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[29]~514_combout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|qb[29]~512_combout ),
	.datad(\cpu|rf|qb[29]~514_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[29]~515_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[29]~515 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qb[29]~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y59_N2
cycloneiv_lcell_comb \cpu|rf|qb[29]~518 (
// Equation(s):
// \cpu|rf|qb[29]~518_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[29]~515_combout  & ((\cpu|rf|qb[29]~517_combout ))) # (!\cpu|rf|qb[29]~515_combout  & (\cpu|rf|qb[29]~510_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[29]~515_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|qb[29]~510_combout ),
	.datac(\cpu|rf|qb[29]~517_combout ),
	.datad(\cpu|rf|qb[29]~515_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[29]~518_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[29]~518 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[29]~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y59_N4
cycloneiv_lcell_comb \cpu|rf|qb[29]~523 (
// Equation(s):
// \cpu|rf|qb[29]~523_combout  = (\cpu|rf|qb[2]~75_combout  & ((\cpu|rf|qb[2]~64_combout ) # ((\cpu|rf|qb[29]~518_combout )))) # (!\cpu|rf|qb[2]~75_combout  & (!\cpu|rf|qb[2]~64_combout  & (\cpu|rf|qb[29]~522_combout )))

	.dataa(\cpu|rf|qb[2]~75_combout ),
	.datab(\cpu|rf|qb[2]~64_combout ),
	.datac(\cpu|rf|qb[29]~522_combout ),
	.datad(\cpu|rf|qb[29]~518_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[29]~523_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[29]~523 .lut_mask = 16'hBA98;
defparam \cpu|rf|qb[29]~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y59_N6
cycloneiv_lcell_comb \cpu|rf|qb[29]~526 (
// Equation(s):
// \cpu|rf|qb[29]~526_combout  = (\cpu|rf|qb[29]~523_combout  & (((\cpu|rf|qb[29]~525_combout ) # (!\cpu|rf|qb[2]~64_combout )))) # (!\cpu|rf|qb[29]~523_combout  & (\cpu|rf|qb[29]~508_combout  & ((\cpu|rf|qb[2]~64_combout ))))

	.dataa(\cpu|rf|qb[29]~508_combout ),
	.datab(\cpu|rf|qb[29]~525_combout ),
	.datac(\cpu|rf|qb[29]~523_combout ),
	.datad(\cpu|rf|qb[2]~64_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[29]~526_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[29]~526 .lut_mask = 16'hCAF0;
defparam \cpu|rf|qb[29]~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y58_N28
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~18 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~18_combout  = (\cpu|alu_a|y[0]~1_combout  & (\cpu|rf|qb[30]~506_combout )) # (!\cpu|alu_a|y[0]~1_combout  & ((\cpu|rf|qb[29]~526_combout )))

	.dataa(\cpu|rf|qb[30]~506_combout ),
	.datab(\cpu|alu_a|y[0]~1_combout ),
	.datac(gnd),
	.datad(\cpu|rf|qb[29]~526_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~18 .lut_mask = 16'hBB88;
defparam \cpu|al_unit|ShiftRight1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y56_N12
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~73 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~73_combout  = (\cpu|alu_a|y[1]~4_combout  & (\cpu|rf|qb[31]~85_combout )) # (!\cpu|alu_a|y[1]~4_combout  & ((\cpu|al_unit|ShiftLeft0~19_combout  & ((\cpu|al_unit|ShiftRight1~18_combout ))) # (!\cpu|al_unit|ShiftLeft0~19_combout  & 
// (\cpu|rf|qb[31]~85_combout ))))

	.dataa(\cpu|rf|qb[31]~85_combout ),
	.datab(\cpu|alu_a|y[1]~4_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~19_combout ),
	.datad(\cpu|al_unit|ShiftRight1~18_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~73_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~73 .lut_mask = 16'hBA8A;
defparam \cpu|al_unit|ShiftRight1~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y54_N16
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~74 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~74_combout  = (\cpu|al_unit|ShiftRight0~6_combout ) # ((\cpu|al_unit|ShiftLeft0~18_combout  & \cpu|al_unit|ShiftRight1~73_combout ))

	.dataa(\cpu|al_unit|ShiftRight0~6_combout ),
	.datab(gnd),
	.datac(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datad(\cpu|al_unit|ShiftRight1~73_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~74_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~74 .lut_mask = 16'hFAAA;
defparam \cpu|al_unit|ShiftRight1~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y58_N16
cycloneiv_lcell_comb \cpu|al_unit|Mux29~6 (
// Equation(s):
// \cpu|al_unit|Mux29~6_combout  = (\cpu|al_unit|Mux29~0_combout  & ((\cpu|al_unit|Add0~19_combout ) # (!\cpu|al_unit|Mux29~5_combout )))

	.dataa(\cpu|al_unit|Mux29~5_combout ),
	.datab(gnd),
	.datac(\cpu|al_unit|Add0~19_combout ),
	.datad(\cpu|al_unit|Mux29~0_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux29~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux29~6 .lut_mask = 16'hF500;
defparam \cpu|al_unit|Mux29~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y55_N4
cycloneiv_lcell_comb \cpu|al_unit|Mux18~8 (
// Equation(s):
// \cpu|al_unit|Mux18~8_combout  = (!\cpu|al_unit|Mux29~7_combout  & (\cpu|al_unit|ShiftRight0~44_combout  & (!\cpu|alu_a|y[3]~5_combout  & !\cpu|alu_a|y[2]~3_combout )))

	.dataa(\cpu|al_unit|Mux29~7_combout ),
	.datab(\cpu|al_unit|ShiftRight0~44_combout ),
	.datac(\cpu|alu_a|y[3]~5_combout ),
	.datad(\cpu|alu_a|y[2]~3_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux18~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux18~8 .lut_mask = 16'h0004;
defparam \cpu|al_unit|Mux18~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y59_N6
cycloneiv_lcell_comb \cpu|al_unit|Add0~50 (
// Equation(s):
// \cpu|al_unit|Add0~50_combout  = \cpu|cu|aluc[2]~3_combout  $ (\cpu|alu_b|y[12]~5_combout )

	.dataa(gnd),
	.datab(\cpu|cu|aluc[2]~3_combout ),
	.datac(gnd),
	.datad(\cpu|alu_b|y[12]~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~50 .lut_mask = 16'h33CC;
defparam \cpu|al_unit|Add0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y57_N18
cycloneiv_lcell_comb \cpu|al_unit|Add0~47 (
// Equation(s):
// \cpu|al_unit|Add0~47_combout  = \cpu|cu|aluc[2]~3_combout  $ (\cpu|alu_b|y[11]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cu|aluc[2]~3_combout ),
	.datad(\cpu|alu_b|y[11]~10_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~47 .lut_mask = 16'h0FF0;
defparam \cpu|al_unit|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y58_N18
cycloneiv_lcell_comb \cpu|alu_a|y[10]~11 (
// Equation(s):
// \cpu|alu_a|y[10]~11_combout  = (\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[10]~175_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|alu_a|y[0]~0_combout ),
	.datad(\cpu|rf|qa[10]~175_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[10]~11 .lut_mask = 16'hF000;
defparam \cpu|alu_a|y[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y57_N10
cycloneiv_lcell_comb \cpu|al_unit|Add0~51 (
// Equation(s):
// \cpu|al_unit|Add0~51_combout  = (\cpu|alu_a|y[12]~13_combout  & ((\cpu|al_unit|Add0~50_combout  & (!\cpu|al_unit|Add0~49 )) # (!\cpu|al_unit|Add0~50_combout  & (\cpu|al_unit|Add0~49  & VCC)))) # (!\cpu|alu_a|y[12]~13_combout  & 
// ((\cpu|al_unit|Add0~50_combout  & ((\cpu|al_unit|Add0~49 ) # (GND))) # (!\cpu|al_unit|Add0~50_combout  & (!\cpu|al_unit|Add0~49 ))))
// \cpu|al_unit|Add0~52  = CARRY((\cpu|alu_a|y[12]~13_combout  & (\cpu|al_unit|Add0~50_combout  & !\cpu|al_unit|Add0~49 )) # (!\cpu|alu_a|y[12]~13_combout  & ((\cpu|al_unit|Add0~50_combout ) # (!\cpu|al_unit|Add0~49 ))))

	.dataa(\cpu|alu_a|y[12]~13_combout ),
	.datab(\cpu|al_unit|Add0~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~49 ),
	.combout(\cpu|al_unit|Add0~51_combout ),
	.cout(\cpu|al_unit|Add0~52 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~51 .lut_mask = 16'h694D;
defparam \cpu|al_unit|Add0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y57_N12
cycloneiv_lcell_comb \cpu|al_unit|Add0~54 (
// Equation(s):
// \cpu|al_unit|Add0~54_combout  = ((\cpu|al_unit|Add0~53_combout  $ (\cpu|alu_a|y[13]~14_combout  $ (\cpu|al_unit|Add0~52 )))) # (GND)
// \cpu|al_unit|Add0~55  = CARRY((\cpu|al_unit|Add0~53_combout  & (\cpu|alu_a|y[13]~14_combout  & !\cpu|al_unit|Add0~52 )) # (!\cpu|al_unit|Add0~53_combout  & ((\cpu|alu_a|y[13]~14_combout ) # (!\cpu|al_unit|Add0~52 ))))

	.dataa(\cpu|al_unit|Add0~53_combout ),
	.datab(\cpu|alu_a|y[13]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~52 ),
	.combout(\cpu|al_unit|Add0~54_combout ),
	.cout(\cpu|al_unit|Add0~55 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~54 .lut_mask = 16'h964D;
defparam \cpu|al_unit|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y55_N20
cycloneiv_lcell_comb \cpu|al_unit|Mux18~3 (
// Equation(s):
// \cpu|al_unit|Mux18~3_combout  = (\cpu|al_unit|Mux29~0_combout  & (((!\cpu|al_unit|Mux29~5_combout )))) # (!\cpu|al_unit|Mux29~0_combout  & ((\cpu|al_unit|Mux29~5_combout  & (\cpu|al_unit|Mux18~8_combout )) # (!\cpu|al_unit|Mux29~5_combout  & 
// ((\cpu|al_unit|Add0~54_combout )))))

	.dataa(\cpu|al_unit|Mux29~0_combout ),
	.datab(\cpu|al_unit|Mux18~8_combout ),
	.datac(\cpu|al_unit|Mux29~5_combout ),
	.datad(\cpu|al_unit|Add0~54_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux18~3 .lut_mask = 16'h4F4A;
defparam \cpu|al_unit|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y55_N22
cycloneiv_lcell_comb \cpu|al_unit|Mux18~4 (
// Equation(s):
// \cpu|al_unit|Mux18~4_combout  = (\cpu|al_unit|Mux29~6_combout  & ((\cpu|al_unit|Mux18~3_combout  & (\cpu|al_unit|s~51_combout )) # (!\cpu|al_unit|Mux18~3_combout  & ((\cpu|al_unit|ShiftLeft0~68_combout ))))) # (!\cpu|al_unit|Mux29~6_combout  & 
// (((\cpu|al_unit|Mux18~3_combout ))))

	.dataa(\cpu|al_unit|s~51_combout ),
	.datab(\cpu|al_unit|Mux29~6_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~68_combout ),
	.datad(\cpu|al_unit|Mux18~3_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux18~4 .lut_mask = 16'hBBC0;
defparam \cpu|al_unit|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y54_N6
cycloneiv_lcell_comb \cpu|al_unit|Mux18~5 (
// Equation(s):
// \cpu|al_unit|Mux18~5_combout  = (\cpu|al_unit|Mux29~1_combout  & (((\cpu|al_unit|Mux29~12_combout )))) # (!\cpu|al_unit|Mux29~1_combout  & ((\cpu|al_unit|Mux29~12_combout  & (\cpu|al_unit|ShiftRight1~74_combout )) # (!\cpu|al_unit|Mux29~12_combout  & 
// ((\cpu|al_unit|Mux18~4_combout )))))

	.dataa(\cpu|al_unit|Mux29~1_combout ),
	.datab(\cpu|al_unit|ShiftRight1~74_combout ),
	.datac(\cpu|al_unit|Mux29~12_combout ),
	.datad(\cpu|al_unit|Mux18~4_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux18~5 .lut_mask = 16'hE5E0;
defparam \cpu|al_unit|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y54_N0
cycloneiv_lcell_comb \cpu|al_unit|Mux18~6 (
// Equation(s):
// \cpu|al_unit|Mux18~6_combout  = (\cpu|al_unit|Mux29~1_combout  & ((\cpu|alu_b|y[13]~3_combout  & ((\cpu|alu_a|y[13]~14_combout ) # (\cpu|al_unit|Mux18~5_combout ))) # (!\cpu|alu_b|y[13]~3_combout  & (\cpu|alu_a|y[13]~14_combout  & 
// \cpu|al_unit|Mux18~5_combout )))) # (!\cpu|al_unit|Mux29~1_combout  & (((\cpu|al_unit|Mux18~5_combout ))))

	.dataa(\cpu|al_unit|Mux29~1_combout ),
	.datab(\cpu|alu_b|y[13]~3_combout ),
	.datac(\cpu|alu_a|y[13]~14_combout ),
	.datad(\cpu|al_unit|Mux18~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux18~6 .lut_mask = 16'hFD80;
defparam \cpu|al_unit|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y54_N28
cycloneiv_lcell_comb \cpu|al_unit|Mux18~2 (
// Equation(s):
// \cpu|al_unit|Mux18~2_combout  = (\cpu|al_unit|Mux29~16_combout  & ((\cpu|alu_a|y[3]~5_combout  & ((\cpu|al_unit|ShiftRight0~73_combout ))) # (!\cpu|alu_a|y[3]~5_combout  & (\cpu|al_unit|ShiftRight0~77_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~77_combout ),
	.datab(\cpu|al_unit|Mux29~16_combout ),
	.datac(\cpu|alu_a|y[3]~5_combout ),
	.datad(\cpu|al_unit|ShiftRight0~73_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux18~2 .lut_mask = 16'hC808;
defparam \cpu|al_unit|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y54_N10
cycloneiv_lcell_comb \cpu|al_unit|Mux18~7 (
// Equation(s):
// \cpu|al_unit|Mux18~7_combout  = (\cpu|al_unit|Mux18~2_combout ) # ((!\cpu|al_unit|Mux29~16_combout  & \cpu|al_unit|Mux18~6_combout ))

	.dataa(gnd),
	.datab(\cpu|al_unit|Mux29~16_combout ),
	.datac(\cpu|al_unit|Mux18~6_combout ),
	.datad(\cpu|al_unit|Mux18~2_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux18~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux18~7 .lut_mask = 16'hFF30;
defparam \cpu|al_unit|Mux18~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y55_N16
cycloneiv_lcell_comb \cpu|link|y[13]~18 (
// Equation(s):
// \cpu|link|y[13]~18_combout  = (\cpu|pcplus4|p4[13]~22_combout  & ((\cpu|cu|jal~0_combout ) # ((\cpu|link|y[5]~0_combout  & \cpu|al_unit|Mux18~7_combout )))) # (!\cpu|pcplus4|p4[13]~22_combout  & (\cpu|link|y[5]~0_combout  & ((\cpu|al_unit|Mux18~7_combout 
// ))))

	.dataa(\cpu|pcplus4|p4[13]~22_combout ),
	.datab(\cpu|link|y[5]~0_combout ),
	.datac(\cpu|cu|jal~0_combout ),
	.datad(\cpu|al_unit|Mux18~7_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[13]~18 .lut_mask = 16'hECA0;
defparam \cpu|link|y[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y19_N1
cycloneiv_io_ibuf \in_port1[13]~input (
	.i(in_port1[13]),
	.ibar(gnd),
	.o(\in_port1[13]~input_o ));
// synopsys translate_off
defparam \in_port1[13]~input .bus_hold = "false";
defparam \in_port1[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X101_Y55_N18
cycloneiv_lcell_comb \dmem|io_input_reg|in_reg1[13]~feeder (
// Equation(s):
// \dmem|io_input_reg|in_reg1[13]~feeder_combout  = \in_port1[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in_port1[13]~input_o ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|in_reg1[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg1[13]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_input_reg|in_reg1[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y55_N19
dffeas \dmem|io_input_reg|in_reg1[13] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_input_reg|in_reg1[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg1[13] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg1[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y21_N1
cycloneiv_io_ibuf \in_port0[13]~input (
	.i(in_port0[13]),
	.ibar(gnd),
	.o(\in_port0[13]~input_o ));
// synopsys translate_off
defparam \in_port0[13]~input .bus_hold = "false";
defparam \in_port0[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X101_Y55_N25
dffeas \dmem|io_input_reg|in_reg0[13] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\in_port0[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg0 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg0[13] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg0[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y55_N24
cycloneiv_lcell_comb \dmem|io_input_reg|io_imput_mux2x32|Selector18~0 (
// Equation(s):
// \dmem|io_input_reg|io_imput_mux2x32|Selector18~0_combout  = (\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout  & ((\dmem|io_input_reg|in_reg1 [13]) # ((\dmem|io_input_reg|in_reg0 [13] & \dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout )))) # 
// (!\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout  & (((\dmem|io_input_reg|in_reg0 [13] & \dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout ))))

	.dataa(\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout ),
	.datab(\dmem|io_input_reg|in_reg1 [13]),
	.datac(\dmem|io_input_reg|in_reg0 [13]),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_imput_mux2x32|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector18~0 .lut_mask = 16'hF888;
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y61_N10
cycloneiv_lcell_comb \dmem|io_data_mux|y[13]~13 (
// Equation(s):
// \dmem|io_data_mux|y[13]~13_combout  = (\cpu|al_unit|Mux24~8_combout  & ((\dmem|io_input_reg|io_imput_mux2x32|Selector18~0_combout ))) # (!\cpu|al_unit|Mux24~8_combout  & (\dmem|dram|altsyncram_component|auto_generated|q_a [13]))

	.dataa(\cpu|al_unit|Mux24~8_combout ),
	.datab(gnd),
	.datac(\dmem|dram|altsyncram_component|auto_generated|q_a [13]),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Selector18~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[13]~13 .lut_mask = 16'hFA50;
defparam \dmem|io_data_mux|y[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y61_N28
cycloneiv_lcell_comb \cpu|link|y[13]~19 (
// Equation(s):
// \cpu|link|y[13]~19_combout  = (\cpu|link|y[13]~18_combout ) # ((\cpu|link|y[5]~2_combout  & \dmem|io_data_mux|y[13]~13_combout ))

	.dataa(gnd),
	.datab(\cpu|link|y[5]~2_combout ),
	.datac(\cpu|link|y[13]~18_combout ),
	.datad(\dmem|io_data_mux|y[13]~13_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[13]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[13]~19 .lut_mask = 16'hFCF0;
defparam \cpu|link|y[13]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y65_N29
dffeas \cpu|rf|register[27][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[13]~19_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y65_N19
dffeas \cpu|rf|register[31][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[13]~19_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y65_N1
dffeas \cpu|rf|register[19][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[13]~19_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y65_N0
cycloneiv_lcell_comb \cpu|rf|qa[13]~223 (
// Equation(s):
// \cpu|rf|qa[13]~223_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[23][13]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (((\cpu|rf|register[19][13]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\cpu|rf|register[23][13]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[19][13]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[13]~223_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[13]~223 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qa[13]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y65_N18
cycloneiv_lcell_comb \cpu|rf|qa[13]~224 (
// Equation(s):
// \cpu|rf|qa[13]~224_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[13]~223_combout  & ((\cpu|rf|register[31][13]~q ))) # (!\cpu|rf|qa[13]~223_combout  & (\cpu|rf|register[27][13]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[13]~223_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[27][13]~q ),
	.datac(\cpu|rf|register[31][13]~q ),
	.datad(\cpu|rf|qa[13]~223_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[13]~224_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[13]~224 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[13]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y62_N19
dffeas \cpu|rf|register[22][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[13]~19_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y60_N27
dffeas \cpu|rf|register[30][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[13]~19_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y62_N18
cycloneiv_lcell_comb \cpu|rf|register[26][13]~feeder (
// Equation(s):
// \cpu|rf|register[26][13]~feeder_combout  = \cpu|link|y[13]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[13]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[26][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[26][13]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[26][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y62_N19
dffeas \cpu|rf|register[26][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[26][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y60_N29
dffeas \cpu|rf|register[18][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[13]~19_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y60_N28
cycloneiv_lcell_comb \cpu|rf|qa[13]~218 (
// Equation(s):
// \cpu|rf|qa[13]~218_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[26][13]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[18][13]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[26][13]~q ),
	.datac(\cpu|rf|register[18][13]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[13]~218_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[13]~218 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[13]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y60_N26
cycloneiv_lcell_comb \cpu|rf|qa[13]~219 (
// Equation(s):
// \cpu|rf|qa[13]~219_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[13]~218_combout  & ((\cpu|rf|register[30][13]~q ))) # (!\cpu|rf|qa[13]~218_combout  & (\cpu|rf|register[22][13]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[13]~218_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[22][13]~q ),
	.datac(\cpu|rf|register[30][13]~q ),
	.datad(\cpu|rf|qa[13]~218_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[13]~219_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[13]~219 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[13]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y56_N8
cycloneiv_lcell_comb \cpu|rf|qa[13]~222 (
// Equation(s):
// \cpu|rf|qa[13]~222_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[13]~219_combout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|qa[13]~221_combout ))))

	.dataa(\cpu|rf|qa[13]~221_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|qa[13]~219_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[13]~222_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[13]~222 .lut_mask = 16'hFC22;
defparam \cpu|rf|qa[13]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y56_N2
cycloneiv_lcell_comb \cpu|rf|qa[13]~225 (
// Equation(s):
// \cpu|rf|qa[13]~225_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[13]~222_combout  & ((\cpu|rf|qa[13]~224_combout ))) # (!\cpu|rf|qa[13]~222_combout  & (\cpu|rf|qa[13]~217_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[13]~222_combout ))))

	.dataa(\cpu|rf|qa[13]~217_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|qa[13]~224_combout ),
	.datad(\cpu|rf|qa[13]~222_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[13]~225_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[13]~225 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[13]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y60_N8
cycloneiv_lcell_comb \cpu|rf|qa[13]~233 (
// Equation(s):
// \cpu|rf|qa[13]~233_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[14][13]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[12][13]~q )))))

	.dataa(\cpu|rf|register[14][13]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|rf|register[12][13]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qa[13]~233_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[13]~233 .lut_mask = 16'hE3E0;
defparam \cpu|rf|qa[13]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y59_N26
cycloneiv_lcell_comb \cpu|rf|qa[13]~234 (
// Equation(s):
// \cpu|rf|qa[13]~234_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[13]~233_combout  & (\cpu|rf|register[15][13]~q )) # (!\cpu|rf|qa[13]~233_combout  & ((\cpu|rf|register[13][13]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[13]~233_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|register[15][13]~q ),
	.datac(\cpu|rf|register[13][13]~q ),
	.datad(\cpu|rf|qa[13]~233_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[13]~234_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[13]~234 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[13]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y60_N15
dffeas \cpu|rf|register[11][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[13]~19_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y57_N14
cycloneiv_lcell_comb \cpu|rf|qa[13]~226 (
// Equation(s):
// \cpu|rf|qa[13]~226_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[9][13]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[8][13]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[9][13]~q ),
	.datac(\cpu|rf|register[8][13]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[13]~226_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[13]~226 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[13]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y60_N14
cycloneiv_lcell_comb \cpu|rf|qa[13]~227 (
// Equation(s):
// \cpu|rf|qa[13]~227_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[13]~226_combout  & ((\cpu|rf|register[11][13]~q ))) # (!\cpu|rf|qa[13]~226_combout  & (\cpu|rf|register[10][13]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[13]~226_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[10][13]~q ),
	.datac(\cpu|rf|register[11][13]~q ),
	.datad(\cpu|rf|qa[13]~226_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[13]~227_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[13]~227 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[13]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y59_N6
cycloneiv_lcell_comb \cpu|rf|register[2][13]~feeder (
// Equation(s):
// \cpu|rf|register[2][13]~feeder_combout  = \cpu|link|y[13]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[13]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[2][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[2][13]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[2][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y59_N7
dffeas \cpu|rf|register[2][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[2][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y59_N9
dffeas \cpu|rf|register[3][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[13]~19_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y56_N12
cycloneiv_lcell_comb \cpu|rf|register[5][13]~feeder (
// Equation(s):
// \cpu|rf|register[5][13]~feeder_combout  = \cpu|link|y[13]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[13]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[5][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[5][13]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[5][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y56_N13
dffeas \cpu|rf|register[5][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[5][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y56_N5
dffeas \cpu|rf|register[7][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[13]~19_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y56_N4
cycloneiv_lcell_comb \cpu|rf|qa[13]~229 (
// Equation(s):
// \cpu|rf|qa[13]~229_combout  = (\cpu|rf|qa[13]~228_combout  & (((\cpu|rf|register[7][13]~q ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\cpu|rf|qa[13]~228_combout  & (\cpu|rf|register[5][13]~q  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|rf|qa[13]~228_combout ),
	.datab(\cpu|rf|register[5][13]~q ),
	.datac(\cpu|rf|register[7][13]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[13]~229_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[13]~229 .lut_mask = 16'hE4AA;
defparam \cpu|rf|qa[13]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y56_N15
dffeas \cpu|rf|register[1][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[13]~19_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][13] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y56_N14
cycloneiv_lcell_comb \cpu|rf|qa[13]~230 (
// Equation(s):
// \cpu|rf|qa[13]~230_combout  = (\cpu|rf|qa[4]~69_combout  & ((\cpu|rf|qa[13]~229_combout ) # ((\cpu|rf|qa[4]~66_combout )))) # (!\cpu|rf|qa[4]~69_combout  & (((\cpu|rf|register[1][13]~q  & !\cpu|rf|qa[4]~66_combout ))))

	.dataa(\cpu|rf|qa[4]~69_combout ),
	.datab(\cpu|rf|qa[13]~229_combout ),
	.datac(\cpu|rf|register[1][13]~q ),
	.datad(\cpu|rf|qa[4]~66_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[13]~230_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[13]~230 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[13]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y59_N8
cycloneiv_lcell_comb \cpu|rf|qa[13]~231 (
// Equation(s):
// \cpu|rf|qa[13]~231_combout  = (\cpu|rf|qa[4]~66_combout  & ((\cpu|rf|qa[13]~230_combout  & ((\cpu|rf|register[3][13]~q ))) # (!\cpu|rf|qa[13]~230_combout  & (\cpu|rf|register[2][13]~q )))) # (!\cpu|rf|qa[4]~66_combout  & (((\cpu|rf|qa[13]~230_combout ))))

	.dataa(\cpu|rf|qa[4]~66_combout ),
	.datab(\cpu|rf|register[2][13]~q ),
	.datac(\cpu|rf|register[3][13]~q ),
	.datad(\cpu|rf|qa[13]~230_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[13]~231_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[13]~231 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[13]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y56_N20
cycloneiv_lcell_comb \cpu|rf|qa[13]~232 (
// Equation(s):
// \cpu|rf|qa[13]~232_combout  = (\cpu|rf|qa[4]~62_combout  & (\cpu|rf|qa[4]~65_combout )) # (!\cpu|rf|qa[4]~62_combout  & ((\cpu|rf|qa[4]~65_combout  & (\cpu|rf|qa[13]~227_combout )) # (!\cpu|rf|qa[4]~65_combout  & ((\cpu|rf|qa[13]~231_combout )))))

	.dataa(\cpu|rf|qa[4]~62_combout ),
	.datab(\cpu|rf|qa[4]~65_combout ),
	.datac(\cpu|rf|qa[13]~227_combout ),
	.datad(\cpu|rf|qa[13]~231_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[13]~232_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[13]~232 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qa[13]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y56_N14
cycloneiv_lcell_comb \cpu|rf|qa[13]~235 (
// Equation(s):
// \cpu|rf|qa[13]~235_combout  = (\cpu|rf|qa[4]~62_combout  & ((\cpu|rf|qa[13]~232_combout  & ((\cpu|rf|qa[13]~234_combout ))) # (!\cpu|rf|qa[13]~232_combout  & (\cpu|rf|qa[13]~225_combout )))) # (!\cpu|rf|qa[4]~62_combout  & (((\cpu|rf|qa[13]~232_combout 
// ))))

	.dataa(\cpu|rf|qa[4]~62_combout ),
	.datab(\cpu|rf|qa[13]~225_combout ),
	.datac(\cpu|rf|qa[13]~234_combout ),
	.datad(\cpu|rf|qa[13]~232_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[13]~235_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[13]~235 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[13]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y56_N22
cycloneiv_lcell_comb \cpu|alu_a|y[13]~14 (
// Equation(s):
// \cpu|alu_a|y[13]~14_combout  = (\cpu|rf|qa[13]~235_combout  & \cpu|alu_a|y[0]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|rf|qa[13]~235_combout ),
	.datad(\cpu|alu_a|y[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[13]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[13]~14 .lut_mask = 16'hF000;
defparam \cpu|alu_a|y[13]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y57_N16
cycloneiv_lcell_comb \cpu|al_unit|Add0~61 (
// Equation(s):
// \cpu|al_unit|Add0~61_combout  = ((\cpu|alu_a|y[15]~16_combout  $ (\cpu|al_unit|Add0~60_combout  $ (\cpu|al_unit|Add0~58 )))) # (GND)
// \cpu|al_unit|Add0~62  = CARRY((\cpu|alu_a|y[15]~16_combout  & ((!\cpu|al_unit|Add0~58 ) # (!\cpu|al_unit|Add0~60_combout ))) # (!\cpu|alu_a|y[15]~16_combout  & (!\cpu|al_unit|Add0~60_combout  & !\cpu|al_unit|Add0~58 )))

	.dataa(\cpu|alu_a|y[15]~16_combout ),
	.datab(\cpu|al_unit|Add0~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~58 ),
	.combout(\cpu|al_unit|Add0~61_combout ),
	.cout(\cpu|al_unit|Add0~62 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~61 .lut_mask = 16'h962B;
defparam \cpu|al_unit|Add0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y57_N18
cycloneiv_lcell_comb \cpu|al_unit|Add0~66 (
// Equation(s):
// \cpu|al_unit|Add0~66_combout  = (\cpu|al_unit|Add0~65_combout  & ((\cpu|alu_a|y[16]~17_combout  & (!\cpu|al_unit|Add0~62 )) # (!\cpu|alu_a|y[16]~17_combout  & ((\cpu|al_unit|Add0~62 ) # (GND))))) # (!\cpu|al_unit|Add0~65_combout  & 
// ((\cpu|alu_a|y[16]~17_combout  & (\cpu|al_unit|Add0~62  & VCC)) # (!\cpu|alu_a|y[16]~17_combout  & (!\cpu|al_unit|Add0~62 ))))
// \cpu|al_unit|Add0~67  = CARRY((\cpu|al_unit|Add0~65_combout  & ((!\cpu|al_unit|Add0~62 ) # (!\cpu|alu_a|y[16]~17_combout ))) # (!\cpu|al_unit|Add0~65_combout  & (!\cpu|alu_a|y[16]~17_combout  & !\cpu|al_unit|Add0~62 )))

	.dataa(\cpu|al_unit|Add0~65_combout ),
	.datab(\cpu|alu_a|y[16]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~62 ),
	.combout(\cpu|al_unit|Add0~66_combout ),
	.cout(\cpu|al_unit|Add0~67 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~66 .lut_mask = 16'h692B;
defparam \cpu|al_unit|Add0~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y59_N20
cycloneiv_lcell_comb \cpu|al_unit|Mux9~2 (
// Equation(s):
// \cpu|al_unit|Mux9~2_combout  = ((\cpu|alu_a|y[3]~5_combout  & (!\cpu|alu_a|y[4]~2_combout  & !\cpu|al_unit|ShiftLeft0~13_combout ))) # (!\cpu|cu|aluc[2]~3_combout )

	.dataa(\cpu|alu_a|y[3]~5_combout ),
	.datab(\cpu|cu|aluc[2]~3_combout ),
	.datac(\cpu|alu_a|y[4]~2_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~13_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux9~2 .lut_mask = 16'h333B;
defparam \cpu|al_unit|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y55_N8
cycloneiv_lcell_comb \cpu|al_unit|Mux13~1 (
// Equation(s):
// \cpu|al_unit|Mux13~1_combout  = (\cpu|al_unit|ShiftLeft0~22_combout  & (\cpu|al_unit|ShiftLeft0~19_combout  & (!\cpu|al_unit|ShiftLeft0~6_combout  & !\cpu|al_unit|ShiftLeft0~87_combout )))

	.dataa(\cpu|al_unit|ShiftLeft0~22_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~19_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~6_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~87_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux13~1 .lut_mask = 16'h0008;
defparam \cpu|al_unit|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y59_N18
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~22 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~22_combout  = (\cpu|alu_a|y[0]~1_combout  & (\cpu|rf|qb[23]~566_combout )) # (!\cpu|alu_a|y[0]~1_combout  & ((\cpu|rf|qb[22]~586_combout )))

	.dataa(\cpu|rf|qb[23]~566_combout ),
	.datab(gnd),
	.datac(\cpu|alu_a|y[0]~1_combout ),
	.datad(\cpu|rf|qb[22]~586_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~22 .lut_mask = 16'hAFA0;
defparam \cpu|al_unit|ShiftRight0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y59_N6
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~36 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~36_combout  = (\cpu|alu_a|y[1]~4_combout  & (\cpu|al_unit|ShiftRight1~12_combout )) # (!\cpu|alu_a|y[1]~4_combout  & ((\cpu|al_unit|ShiftRight0~22_combout )))

	.dataa(\cpu|al_unit|ShiftRight1~12_combout ),
	.datab(gnd),
	.datac(\cpu|alu_a|y[1]~4_combout ),
	.datad(\cpu|al_unit|ShiftRight0~22_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~36 .lut_mask = 16'hAFA0;
defparam \cpu|al_unit|ShiftRight1~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y59_N26
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~56 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~56_combout  = (\cpu|al_unit|ShiftRight0~6_combout ) # ((\cpu|al_unit|ShiftRight0~99_combout  & \cpu|al_unit|ShiftRight1~36_combout ))

	.dataa(\cpu|al_unit|ShiftRight0~99_combout ),
	.datab(\cpu|al_unit|ShiftRight0~6_combout ),
	.datac(gnd),
	.datad(\cpu|al_unit|ShiftRight1~36_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~56 .lut_mask = 16'hEECC;
defparam \cpu|al_unit|ShiftRight0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y59_N24
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~13 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~13_combout  = (\cpu|alu_a|y[0]~1_combout  & (\cpu|rf|qb[21]~606_combout )) # (!\cpu|alu_a|y[0]~1_combout  & ((\cpu|rf|qb[20]~626_combout )))

	.dataa(\cpu|rf|qb[21]~606_combout ),
	.datab(gnd),
	.datac(\cpu|rf|qb[20]~626_combout ),
	.datad(\cpu|alu_a|y[0]~1_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~13 .lut_mask = 16'hAAF0;
defparam \cpu|al_unit|ShiftRight1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y61_N12
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~25 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~25_combout  = (\cpu|alu_a|y[0]~1_combout  & (\cpu|rf|qb[19]~686_combout )) # (!\cpu|alu_a|y[0]~1_combout  & ((\cpu|rf|qb[18]~706_combout )))

	.dataa(\cpu|alu_a|y[0]~1_combout ),
	.datab(gnd),
	.datac(\cpu|rf|qb[19]~686_combout ),
	.datad(\cpu|rf|qb[18]~706_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~25 .lut_mask = 16'hF5A0;
defparam \cpu|al_unit|ShiftRight0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y59_N20
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~55 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~55_combout  = (\cpu|al_unit|ShiftRight0~48_combout  & ((\cpu|alu_a|y[1]~4_combout  & (\cpu|al_unit|ShiftRight1~13_combout )) # (!\cpu|alu_a|y[1]~4_combout  & ((\cpu|al_unit|ShiftRight0~25_combout )))))

	.dataa(\cpu|al_unit|ShiftRight0~48_combout ),
	.datab(\cpu|al_unit|ShiftRight1~13_combout ),
	.datac(\cpu|alu_a|y[1]~4_combout ),
	.datad(\cpu|al_unit|ShiftRight0~25_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~55 .lut_mask = 16'h8A80;
defparam \cpu|al_unit|ShiftRight0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y59_N8
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~57 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~57_combout  = (\cpu|alu_a|y[3]~5_combout  & (\cpu|al_unit|ShiftRight0~54_combout )) # (!\cpu|alu_a|y[3]~5_combout  & (((\cpu|al_unit|ShiftRight0~56_combout ) # (\cpu|al_unit|ShiftRight0~55_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~54_combout ),
	.datab(\cpu|alu_a|y[3]~5_combout ),
	.datac(\cpu|al_unit|ShiftRight0~56_combout ),
	.datad(\cpu|al_unit|ShiftRight0~55_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~57 .lut_mask = 16'hBBB8;
defparam \cpu|al_unit|ShiftRight0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y55_N10
cycloneiv_lcell_comb \cpu|al_unit|Mux13~2 (
// Equation(s):
// \cpu|al_unit|Mux13~2_combout  = (\cpu|al_unit|Mux9~1_combout  & ((\cpu|al_unit|Mux9~2_combout  & ((\cpu|al_unit|ShiftRight0~57_combout ))) # (!\cpu|al_unit|Mux9~2_combout  & (\cpu|al_unit|Mux13~1_combout )))) # (!\cpu|al_unit|Mux9~1_combout  & 
// (!\cpu|al_unit|Mux9~2_combout ))

	.dataa(\cpu|al_unit|Mux9~1_combout ),
	.datab(\cpu|al_unit|Mux9~2_combout ),
	.datac(\cpu|al_unit|Mux13~1_combout ),
	.datad(\cpu|al_unit|ShiftRight0~57_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux13~2 .lut_mask = 16'hB931;
defparam \cpu|al_unit|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y55_N18
cycloneiv_lcell_comb \cpu|al_unit|Mux13~3 (
// Equation(s):
// \cpu|al_unit|Mux13~3_combout  = (\cpu|al_unit|Mux9~0_combout  & (((\cpu|al_unit|Mux13~2_combout )))) # (!\cpu|al_unit|Mux9~0_combout  & ((\cpu|al_unit|Mux13~2_combout  & ((\cpu|al_unit|ShiftLeft0~91_combout ))) # (!\cpu|al_unit|Mux13~2_combout  & 
// (\cpu|al_unit|ShiftLeft0~53_combout ))))

	.dataa(\cpu|al_unit|Mux9~0_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~53_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~91_combout ),
	.datad(\cpu|al_unit|Mux13~2_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux13~3 .lut_mask = 16'hFA44;
defparam \cpu|al_unit|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y55_N0
cycloneiv_lcell_comb \cpu|al_unit|Mux13~4 (
// Equation(s):
// \cpu|al_unit|Mux13~4_combout  = (\cpu|al_unit|Mux13~0_combout  & ((\cpu|al_unit|Mux2~0_combout ) # ((\cpu|al_unit|Mux13~3_combout )))) # (!\cpu|al_unit|Mux13~0_combout  & (!\cpu|al_unit|Mux2~0_combout  & (\cpu|al_unit|Add0~78_combout )))

	.dataa(\cpu|al_unit|Mux13~0_combout ),
	.datab(\cpu|al_unit|Mux2~0_combout ),
	.datac(\cpu|al_unit|Add0~78_combout ),
	.datad(\cpu|al_unit|Mux13~3_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux13~4 .lut_mask = 16'hBA98;
defparam \cpu|al_unit|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y55_N14
cycloneiv_lcell_comb \cpu|al_unit|Mux13~5 (
// Equation(s):
// \cpu|al_unit|Mux13~5_combout  = (\cpu|al_unit|Mux29~1_combout  & ((\cpu|al_unit|Mux29~12_combout ) # ((\cpu|al_unit|s~26_combout )))) # (!\cpu|al_unit|Mux29~1_combout  & (!\cpu|al_unit|Mux29~12_combout  & ((\cpu|al_unit|Mux13~4_combout ))))

	.dataa(\cpu|al_unit|Mux29~1_combout ),
	.datab(\cpu|al_unit|Mux29~12_combout ),
	.datac(\cpu|al_unit|s~26_combout ),
	.datad(\cpu|al_unit|Mux13~4_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux13~5 .lut_mask = 16'hB9A8;
defparam \cpu|al_unit|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y55_N6
cycloneiv_lcell_comb \cpu|al_unit|Mux13~6 (
// Equation(s):
// \cpu|al_unit|Mux13~6_combout  = (\cpu|al_unit|Mux13~5_combout  & (((\cpu|al_unit|s~28_combout ) # (!\cpu|al_unit|Mux29~12_combout )))) # (!\cpu|al_unit|Mux13~5_combout  & (\cpu|al_unit|ShiftRight1~42_combout  & ((\cpu|al_unit|Mux29~12_combout ))))

	.dataa(\cpu|al_unit|ShiftRight1~42_combout ),
	.datab(\cpu|al_unit|s~28_combout ),
	.datac(\cpu|al_unit|Mux13~5_combout ),
	.datad(\cpu|al_unit|Mux29~12_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux13~6 .lut_mask = 16'hCAF0;
defparam \cpu|al_unit|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y55_N12
cycloneiv_lcell_comb \cpu|al_unit|Mux13~7 (
// Equation(s):
// \cpu|al_unit|Mux13~7_combout  = (\cpu|alu_a|y[4]~2_combout  & ((\cpu|cu|aluc[3]~6_combout  & (\cpu|alu_b|y[31]~0_combout )) # (!\cpu|cu|aluc[3]~6_combout  & ((\cpu|al_unit|Mux13~6_combout ))))) # (!\cpu|alu_a|y[4]~2_combout  & 
// (((\cpu|al_unit|Mux13~6_combout ))))

	.dataa(\cpu|alu_b|y[31]~0_combout ),
	.datab(\cpu|alu_a|y[4]~2_combout ),
	.datac(\cpu|cu|aluc[3]~6_combout ),
	.datad(\cpu|al_unit|Mux13~6_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux13~7 .lut_mask = 16'hBF80;
defparam \cpu|al_unit|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N14
cycloneiv_lcell_comb \cpu|link|y[18]~34 (
// Equation(s):
// \cpu|link|y[18]~34_combout  = (\cpu|cu|jal~0_combout  & ((\cpu|pcplus4|p4[18]~32_combout ) # ((\cpu|link|y[5]~0_combout  & \cpu|al_unit|Mux13~7_combout )))) # (!\cpu|cu|jal~0_combout  & (\cpu|link|y[5]~0_combout  & ((\cpu|al_unit|Mux13~7_combout ))))

	.dataa(\cpu|cu|jal~0_combout ),
	.datab(\cpu|link|y[5]~0_combout ),
	.datac(\cpu|pcplus4|p4[18]~32_combout ),
	.datad(\cpu|al_unit|Mux13~7_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[18]~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[18]~34 .lut_mask = 16'hECA0;
defparam \cpu|link|y[18]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X106_Y0_N1
cycloneiv_io_ibuf \in_port1[18]~input (
	.i(in_port1[18]),
	.ibar(gnd),
	.o(\in_port1[18]~input_o ));
// synopsys translate_off
defparam \in_port1[18]~input .bus_hold = "false";
defparam \in_port1[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X102_Y55_N18
cycloneiv_lcell_comb \dmem|io_input_reg|in_reg1[18]~feeder (
// Equation(s):
// \dmem|io_input_reg|in_reg1[18]~feeder_combout  = \in_port1[18]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in_port1[18]~input_o ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|in_reg1[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg1[18]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_input_reg|in_reg1[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y55_N19
dffeas \dmem|io_input_reg|in_reg1[18] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_input_reg|in_reg1[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg1[18] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg1[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y10_N8
cycloneiv_io_ibuf \in_port0[18]~input (
	.i(in_port0[18]),
	.ibar(gnd),
	.o(\in_port0[18]~input_o ));
// synopsys translate_off
defparam \in_port0[18]~input .bus_hold = "false";
defparam \in_port0[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X102_Y55_N1
dffeas \dmem|io_input_reg|in_reg0[18] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\in_port0[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg0 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg0[18] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg0[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y55_N0
cycloneiv_lcell_comb \dmem|io_input_reg|io_imput_mux2x32|Selector13~0 (
// Equation(s):
// \dmem|io_input_reg|io_imput_mux2x32|Selector13~0_combout  = (\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout  & ((\dmem|io_input_reg|in_reg1 [18]) # ((\dmem|io_input_reg|in_reg0 [18] & \dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout )))) # 
// (!\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout  & (((\dmem|io_input_reg|in_reg0 [18] & \dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout ))))

	.dataa(\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout ),
	.datab(\dmem|io_input_reg|in_reg1 [18]),
	.datac(\dmem|io_input_reg|in_reg0 [18]),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_imput_mux2x32|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector13~0 .lut_mask = 16'hF888;
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N16
cycloneiv_lcell_comb \dmem|io_data_mux|y[18]~18 (
// Equation(s):
// \dmem|io_data_mux|y[18]~18_combout  = (\cpu|al_unit|Mux24~8_combout  & (\dmem|io_input_reg|io_imput_mux2x32|Selector13~0_combout )) # (!\cpu|al_unit|Mux24~8_combout  & ((\dmem|dram|altsyncram_component|auto_generated|q_a [18])))

	.dataa(gnd),
	.datab(\cpu|al_unit|Mux24~8_combout ),
	.datac(\dmem|io_input_reg|io_imput_mux2x32|Selector13~0_combout ),
	.datad(\dmem|dram|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[18]~18 .lut_mask = 16'hF3C0;
defparam \dmem|io_data_mux|y[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N20
cycloneiv_lcell_comb \cpu|link|y[18]~35 (
// Equation(s):
// \cpu|link|y[18]~35_combout  = (\cpu|link|y[18]~34_combout ) # ((\cpu|link|y[5]~2_combout  & \dmem|io_data_mux|y[18]~18_combout ))

	.dataa(\cpu|link|y[5]~2_combout ),
	.datab(gnd),
	.datac(\cpu|link|y[18]~34_combout ),
	.datad(\dmem|io_data_mux|y[18]~18_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[18]~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[18]~35 .lut_mask = 16'hFAF0;
defparam \cpu|link|y[18]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y55_N23
dffeas \cpu|rf|register[30][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[18]~35_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y55_N21
dffeas \cpu|rf|register[22][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[18]~35_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y55_N20
cycloneiv_lcell_comb \cpu|rf|qb[18]~688 (
// Equation(s):
// \cpu|rf|qb[18]~688_combout  = (\cpu|rf|qb[18]~687_combout  & ((\cpu|rf|register[30][18]~q ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\cpu|rf|qb[18]~687_combout  & (((\cpu|rf|register[22][18]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|qb[18]~687_combout ),
	.datab(\cpu|rf|register[30][18]~q ),
	.datac(\cpu|rf|register[22][18]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[18]~688_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[18]~688 .lut_mask = 16'hD8AA;
defparam \cpu|rf|qb[18]~688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y59_N29
dffeas \cpu|rf|register[27][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[18]~35_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y59_N28
cycloneiv_lcell_comb \cpu|rf|qb[18]~695 (
// Equation(s):
// \cpu|rf|qb[18]~695_combout  = (\cpu|rf|qb[18]~694_combout  & ((\cpu|rf|register[31][18]~q ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\cpu|rf|qb[18]~694_combout  & (((\cpu|rf|register[27][18]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|qb[18]~694_combout ),
	.datab(\cpu|rf|register[31][18]~q ),
	.datac(\cpu|rf|register[27][18]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[18]~695_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[18]~695 .lut_mask = 16'hD8AA;
defparam \cpu|rf|qb[18]~695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y57_N28
cycloneiv_lcell_comb \cpu|rf|qb[18]~696 (
// Equation(s):
// \cpu|rf|qb[18]~696_combout  = (\cpu|rf|qb[18]~693_combout  & (((\cpu|rf|qb[18]~695_combout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17]))) # (!\cpu|rf|qb[18]~693_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|rf|qb[18]~688_combout )))

	.dataa(\cpu|rf|qb[18]~693_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|qb[18]~688_combout ),
	.datad(\cpu|rf|qb[18]~695_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[18]~696_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[18]~696 .lut_mask = 16'hEA62;
defparam \cpu|rf|qb[18]~696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y60_N31
dffeas \cpu|rf|register[13][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[18]~35_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][18] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y57_N4
cycloneiv_lcell_comb \cpu|rf|qb[18]~704 (
// Equation(s):
// \cpu|rf|qb[18]~704_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[13][18]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (((!\imem|irom|altsyncram_component|auto_generated|q_a [17] & \cpu|rf|register[12][18]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|register[13][18]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\cpu|rf|register[12][18]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[18]~704_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[18]~704 .lut_mask = 16'hADA8;
defparam \cpu|rf|qb[18]~704 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y57_N14
cycloneiv_lcell_comb \cpu|rf|qb[18]~705 (
// Equation(s):
// \cpu|rf|qb[18]~705_combout  = (\cpu|rf|qb[18]~704_combout  & ((\cpu|rf|register[15][18]~q ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\cpu|rf|qb[18]~704_combout  & (((\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// \cpu|rf|register[14][18]~q ))))

	.dataa(\cpu|rf|register[15][18]~q ),
	.datab(\cpu|rf|qb[18]~704_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\cpu|rf|register[14][18]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[18]~705_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[18]~705 .lut_mask = 16'hBC8C;
defparam \cpu|rf|qb[18]~705 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y57_N20
cycloneiv_lcell_comb \cpu|rf|qb[18]~706 (
// Equation(s):
// \cpu|rf|qb[18]~706_combout  = (\cpu|rf|qb[18]~703_combout  & (((\cpu|rf|qb[18]~705_combout ) # (!\cpu|rf|qb[2]~75_combout )))) # (!\cpu|rf|qb[18]~703_combout  & (\cpu|rf|qb[18]~696_combout  & ((\cpu|rf|qb[2]~75_combout ))))

	.dataa(\cpu|rf|qb[18]~703_combout ),
	.datab(\cpu|rf|qb[18]~696_combout ),
	.datac(\cpu|rf|qb[18]~705_combout ),
	.datad(\cpu|rf|qb[2]~75_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[18]~706_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[18]~706 .lut_mask = 16'hE4AA;
defparam \cpu|rf|qb[18]~706 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y57_N6
cycloneiv_lcell_comb \cpu|rf|qb[18]~710 (
// Equation(s):
// \cpu|rf|qb[18]~710_combout  = (\cpu|rf|qb[18]~706_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(gnd),
	.datab(\cpu|rf|qb[18]~706_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datad(\cpu|rf|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[18]~710_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[18]~710 .lut_mask = 16'hC0CC;
defparam \cpu|rf|qb[18]~710 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y14_N8
cycloneiv_io_ibuf \in_port1[20]~input (
	.i(in_port1[20]),
	.ibar(gnd),
	.o(\in_port1[20]~input_o ));
// synopsys translate_off
defparam \in_port1[20]~input .bus_hold = "false";
defparam \in_port1[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X109_Y55_N14
cycloneiv_lcell_comb \dmem|io_input_reg|in_reg1[20]~feeder (
// Equation(s):
// \dmem|io_input_reg|in_reg1[20]~feeder_combout  = \in_port1[20]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in_port1[20]~input_o ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|in_reg1[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg1[20]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_input_reg|in_reg1[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y55_N15
dffeas \dmem|io_input_reg|in_reg1[20] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_input_reg|in_reg1[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg1[20] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg1[20] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y11_N1
cycloneiv_io_ibuf \in_port0[20]~input (
	.i(in_port0[20]),
	.ibar(gnd),
	.o(\in_port0[20]~input_o ));
// synopsys translate_off
defparam \in_port0[20]~input .bus_hold = "false";
defparam \in_port0[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X106_Y55_N21
dffeas \dmem|io_input_reg|in_reg0[20] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\in_port0[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg0 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg0[20] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg0[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y55_N20
cycloneiv_lcell_comb \dmem|io_input_reg|io_imput_mux2x32|Selector11~0 (
// Equation(s):
// \dmem|io_input_reg|io_imput_mux2x32|Selector11~0_combout  = (\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout  & ((\dmem|io_input_reg|in_reg0 [20]) # ((\dmem|io_input_reg|in_reg1 [20] & \dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout )))) # 
// (!\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout  & (\dmem|io_input_reg|in_reg1 [20] & ((\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout ))))

	.dataa(\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout ),
	.datab(\dmem|io_input_reg|in_reg1 [20]),
	.datac(\dmem|io_input_reg|in_reg0 [20]),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_imput_mux2x32|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector11~0 .lut_mask = 16'hECA0;
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N24
cycloneiv_lcell_comb \dmem|io_data_mux|y[20]~20 (
// Equation(s):
// \dmem|io_data_mux|y[20]~20_combout  = (\cpu|al_unit|Mux24~8_combout  & ((\dmem|io_input_reg|io_imput_mux2x32|Selector11~0_combout ))) # (!\cpu|al_unit|Mux24~8_combout  & (\dmem|dram|altsyncram_component|auto_generated|q_a [20]))

	.dataa(gnd),
	.datab(\cpu|al_unit|Mux24~8_combout ),
	.datac(\dmem|dram|altsyncram_component|auto_generated|q_a [20]),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Selector11~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[20]~20 .lut_mask = 16'hFC30;
defparam \dmem|io_data_mux|y[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N30
cycloneiv_lcell_comb \cpu|link|y[20]~39 (
// Equation(s):
// \cpu|link|y[20]~39_combout  = (\cpu|link|y[20]~38_combout ) # ((\cpu|link|y[5]~2_combout  & \dmem|io_data_mux|y[20]~20_combout ))

	.dataa(\cpu|link|y[20]~38_combout ),
	.datab(gnd),
	.datac(\cpu|link|y[5]~2_combout ),
	.datad(\dmem|io_data_mux|y[20]~20_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[20]~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[20]~39 .lut_mask = 16'hFAAA;
defparam \cpu|link|y[20]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y57_N27
dffeas \cpu|rf|register[14][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[20]~39_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y61_N23
dffeas \cpu|rf|register[13][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[20]~39_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y61_N22
cycloneiv_lcell_comb \cpu|rf|qa[20]~433 (
// Equation(s):
// \cpu|rf|qa[20]~433_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|register[13][20]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|rf|register[12][20]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|register[12][20]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[13][20]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[20]~433_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[20]~433 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qa[20]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y61_N18
cycloneiv_lcell_comb \cpu|rf|qa[20]~434 (
// Equation(s):
// \cpu|rf|qa[20]~434_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[20]~433_combout  & (\cpu|rf|register[15][20]~q )) # (!\cpu|rf|qa[20]~433_combout  & ((\cpu|rf|register[14][20]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[20]~433_combout ))))

	.dataa(\cpu|rf|register[15][20]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[14][20]~q ),
	.datad(\cpu|rf|qa[20]~433_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[20]~434_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[20]~434 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[20]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y57_N11
dffeas \cpu|rf|register[9][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[20]~39_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y59_N27
dffeas \cpu|rf|register[8][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[20]~39_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y57_N25
dffeas \cpu|rf|register[10][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[20]~39_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y57_N24
cycloneiv_lcell_comb \cpu|rf|qa[20]~416 (
// Equation(s):
// \cpu|rf|qa[20]~416_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[10][20]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[8][20]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|register[8][20]~q ),
	.datac(\cpu|rf|register[10][20]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[20]~416_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[20]~416 .lut_mask = 16'hFA44;
defparam \cpu|rf|qa[20]~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y57_N10
cycloneiv_lcell_comb \cpu|rf|qa[20]~417 (
// Equation(s):
// \cpu|rf|qa[20]~417_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[20]~416_combout  & (\cpu|rf|register[11][20]~q )) # (!\cpu|rf|qa[20]~416_combout  & ((\cpu|rf|register[9][20]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[20]~416_combout ))))

	.dataa(\cpu|rf|register[11][20]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[9][20]~q ),
	.datad(\cpu|rf|qa[20]~416_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[20]~417_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[20]~417 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[20]~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y59_N29
dffeas \cpu|rf|register[3][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[20]~39_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y62_N13
dffeas \cpu|rf|register[6][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[20]~39_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y62_N31
dffeas \cpu|rf|register[5][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[20]~39_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y62_N30
cycloneiv_lcell_comb \cpu|rf|qa[20]~428 (
// Equation(s):
// \cpu|rf|qa[20]~428_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|register[5][20]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|rf|register[4][20]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|register[4][20]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[5][20]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[20]~428_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[20]~428 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qa[20]~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y62_N12
cycloneiv_lcell_comb \cpu|rf|qa[20]~429 (
// Equation(s):
// \cpu|rf|qa[20]~429_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[20]~428_combout  & (\cpu|rf|register[7][20]~q )) # (!\cpu|rf|qa[20]~428_combout  & ((\cpu|rf|register[6][20]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[20]~428_combout ))))

	.dataa(\cpu|rf|register[7][20]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[6][20]~q ),
	.datad(\cpu|rf|qa[20]~428_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[20]~429_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[20]~429 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[20]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y55_N1
dffeas \cpu|rf|register[1][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[20]~39_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y59_N23
dffeas \cpu|rf|register[2][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[20]~39_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y59_N22
cycloneiv_lcell_comb \cpu|rf|qa[20]~430 (
// Equation(s):
// \cpu|rf|qa[20]~430_combout  = (\cpu|rf|qa[4]~69_combout  & (((\cpu|rf|qa[4]~66_combout )))) # (!\cpu|rf|qa[4]~69_combout  & ((\cpu|rf|qa[4]~66_combout  & ((\cpu|rf|register[2][20]~q ))) # (!\cpu|rf|qa[4]~66_combout  & (\cpu|rf|register[1][20]~q ))))

	.dataa(\cpu|rf|qa[4]~69_combout ),
	.datab(\cpu|rf|register[1][20]~q ),
	.datac(\cpu|rf|register[2][20]~q ),
	.datad(\cpu|rf|qa[4]~66_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[20]~430_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[20]~430 .lut_mask = 16'hFA44;
defparam \cpu|rf|qa[20]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y61_N14
cycloneiv_lcell_comb \cpu|rf|qa[20]~431 (
// Equation(s):
// \cpu|rf|qa[20]~431_combout  = (\cpu|rf|qa[4]~69_combout  & ((\cpu|rf|qa[20]~430_combout  & (\cpu|rf|register[3][20]~q )) # (!\cpu|rf|qa[20]~430_combout  & ((\cpu|rf|qa[20]~429_combout ))))) # (!\cpu|rf|qa[4]~69_combout  & (((\cpu|rf|qa[20]~430_combout 
// ))))

	.dataa(\cpu|rf|qa[4]~69_combout ),
	.datab(\cpu|rf|register[3][20]~q ),
	.datac(\cpu|rf|qa[20]~429_combout ),
	.datad(\cpu|rf|qa[20]~430_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[20]~431_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[20]~431 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[20]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y55_N12
cycloneiv_lcell_comb \cpu|rf|qa[20]~418 (
// Equation(s):
// \cpu|rf|qa[20]~418_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[26][20]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (((\cpu|rf|register[18][20]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|rf|register[26][20]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[18][20]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[20]~418_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[20]~418 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qa[20]~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y55_N10
cycloneiv_lcell_comb \cpu|rf|qa[20]~419 (
// Equation(s):
// \cpu|rf|qa[20]~419_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[20]~418_combout  & ((\cpu|rf|register[30][20]~q ))) # (!\cpu|rf|qa[20]~418_combout  & (\cpu|rf|register[22][20]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[20]~418_combout ))))

	.dataa(\cpu|rf|register[22][20]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[30][20]~q ),
	.datad(\cpu|rf|qa[20]~418_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[20]~419_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[20]~419 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[20]~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y63_N13
dffeas \cpu|rf|register[28][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[20]~39_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y63_N3
dffeas \cpu|rf|register[16][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[20]~39_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y63_N5
dffeas \cpu|rf|register[24][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[20]~39_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y63_N2
cycloneiv_lcell_comb \cpu|rf|qa[20]~422 (
// Equation(s):
// \cpu|rf|qa[20]~422_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\imem|irom|altsyncram_component|auto_generated|q_a [24])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[24][20]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[16][20]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[16][20]~q ),
	.datad(\cpu|rf|register[24][20]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qa[20]~422_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[20]~422 .lut_mask = 16'hDC98;
defparam \cpu|rf|qa[20]~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y63_N12
cycloneiv_lcell_comb \cpu|rf|qa[20]~423 (
// Equation(s):
// \cpu|rf|qa[20]~423_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[20]~422_combout  & ((\cpu|rf|register[28][20]~q ))) # (!\cpu|rf|qa[20]~422_combout  & (\cpu|rf|register[20][20]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[20]~422_combout ))))

	.dataa(\cpu|rf|register[20][20]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[28][20]~q ),
	.datad(\cpu|rf|qa[20]~422_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[20]~423_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[20]~423 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[20]~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y62_N1
dffeas \cpu|rf|register[29][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[20]~39_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y62_N11
dffeas \cpu|rf|register[17][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[20]~39_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][20] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y62_N10
cycloneiv_lcell_comb \cpu|rf|qa[20]~420 (
// Equation(s):
// \cpu|rf|qa[20]~420_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[21][20]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[17][20]~q )))))

	.dataa(\cpu|rf|register[21][20]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[17][20]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[20]~420_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[20]~420 .lut_mask = 16'hEE30;
defparam \cpu|rf|qa[20]~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y62_N0
cycloneiv_lcell_comb \cpu|rf|qa[20]~421 (
// Equation(s):
// \cpu|rf|qa[20]~421_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[20]~420_combout  & ((\cpu|rf|register[29][20]~q ))) # (!\cpu|rf|qa[20]~420_combout  & (\cpu|rf|register[25][20]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[20]~420_combout ))))

	.dataa(\cpu|rf|register[25][20]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[29][20]~q ),
	.datad(\cpu|rf|qa[20]~420_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[20]~421_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[20]~421 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[20]~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y61_N10
cycloneiv_lcell_comb \cpu|rf|qa[20]~424 (
// Equation(s):
// \cpu|rf|qa[20]~424_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\imem|irom|altsyncram_component|auto_generated|q_a [22]) # ((\cpu|rf|qa[20]~421_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|qa[20]~423_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|qa[20]~423_combout ),
	.datad(\cpu|rf|qa[20]~421_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[20]~424_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[20]~424 .lut_mask = 16'hBA98;
defparam \cpu|rf|qa[20]~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y61_N16
cycloneiv_lcell_comb \cpu|rf|qa[20]~427 (
// Equation(s):
// \cpu|rf|qa[20]~427_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[20]~424_combout  & (\cpu|rf|qa[20]~426_combout )) # (!\cpu|rf|qa[20]~424_combout  & ((\cpu|rf|qa[20]~419_combout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[20]~424_combout ))))

	.dataa(\cpu|rf|qa[20]~426_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|qa[20]~419_combout ),
	.datad(\cpu|rf|qa[20]~424_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[20]~427_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[20]~427 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[20]~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y61_N20
cycloneiv_lcell_comb \cpu|rf|qa[20]~432 (
// Equation(s):
// \cpu|rf|qa[20]~432_combout  = (\cpu|rf|qa[4]~65_combout  & (\cpu|rf|qa[4]~62_combout )) # (!\cpu|rf|qa[4]~65_combout  & ((\cpu|rf|qa[4]~62_combout  & ((\cpu|rf|qa[20]~427_combout ))) # (!\cpu|rf|qa[4]~62_combout  & (\cpu|rf|qa[20]~431_combout ))))

	.dataa(\cpu|rf|qa[4]~65_combout ),
	.datab(\cpu|rf|qa[4]~62_combout ),
	.datac(\cpu|rf|qa[20]~431_combout ),
	.datad(\cpu|rf|qa[20]~427_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[20]~432_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[20]~432 .lut_mask = 16'hDC98;
defparam \cpu|rf|qa[20]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y61_N28
cycloneiv_lcell_comb \cpu|rf|qa[20]~435 (
// Equation(s):
// \cpu|rf|qa[20]~435_combout  = (\cpu|rf|qa[4]~65_combout  & ((\cpu|rf|qa[20]~432_combout  & (\cpu|rf|qa[20]~434_combout )) # (!\cpu|rf|qa[20]~432_combout  & ((\cpu|rf|qa[20]~417_combout ))))) # (!\cpu|rf|qa[4]~65_combout  & (((\cpu|rf|qa[20]~432_combout 
// ))))

	.dataa(\cpu|rf|qa[4]~65_combout ),
	.datab(\cpu|rf|qa[20]~434_combout ),
	.datac(\cpu|rf|qa[20]~417_combout ),
	.datad(\cpu|rf|qa[20]~432_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[20]~435_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[20]~435 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[20]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y61_N26
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~9 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~9_combout  = (\cpu|alu_a|y[0]~0_combout  & ((\cpu|rf|qa[20]~435_combout ) # ((\cpu|rf|qa[22]~475_combout ) # (\cpu|rf|qa[21]~455_combout ))))

	.dataa(\cpu|alu_a|y[0]~0_combout ),
	.datab(\cpu|rf|qa[20]~435_combout ),
	.datac(\cpu|rf|qa[22]~475_combout ),
	.datad(\cpu|rf|qa[21]~455_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~9 .lut_mask = 16'hAAA8;
defparam \cpu|al_unit|ShiftLeft0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y58_N8
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~11 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~11_combout  = (\cpu|alu_a|y[0]~0_combout  & ((\cpu|rf|qa[27]~575_combout ) # ((\cpu|rf|qa[28]~595_combout ) # (\cpu|rf|qa[26]~555_combout ))))

	.dataa(\cpu|rf|qa[27]~575_combout ),
	.datab(\cpu|alu_a|y[0]~0_combout ),
	.datac(\cpu|rf|qa[28]~595_combout ),
	.datad(\cpu|rf|qa[26]~555_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~11 .lut_mask = 16'hCCC8;
defparam \cpu|al_unit|ShiftLeft0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y55_N2
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~8 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~8_combout  = (\cpu|alu_a|y[0]~0_combout  & ((\cpu|rf|qa[18]~395_combout ) # ((\cpu|rf|qa[19]~415_combout ) # (\cpu|rf|qa[17]~375_combout ))))

	.dataa(\cpu|alu_a|y[0]~0_combout ),
	.datab(\cpu|rf|qa[18]~395_combout ),
	.datac(\cpu|rf|qa[19]~415_combout ),
	.datad(\cpu|rf|qa[17]~375_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~8 .lut_mask = 16'hAAA8;
defparam \cpu|al_unit|ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y58_N18
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~12 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~12_combout  = (\cpu|al_unit|ShiftLeft0~10_combout ) # ((\cpu|al_unit|ShiftLeft0~9_combout ) # ((\cpu|al_unit|ShiftLeft0~11_combout ) # (\cpu|al_unit|ShiftLeft0~8_combout )))

	.dataa(\cpu|al_unit|ShiftLeft0~10_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~9_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~11_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~8_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~12 .lut_mask = 16'hFFFE;
defparam \cpu|al_unit|ShiftLeft0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y56_N24
cycloneiv_lcell_comb \cpu|al_unit|Mux11~0 (
// Equation(s):
// \cpu|al_unit|Mux11~0_combout  = (!\cpu|al_unit|ShiftLeft0~6_combout  & (!\cpu|al_unit|ShiftLeft0~7_combout  & (!\cpu|alu_a|y[3]~5_combout  & !\cpu|al_unit|ShiftLeft0~12_combout )))

	.dataa(\cpu|al_unit|ShiftLeft0~6_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~7_combout ),
	.datac(\cpu|alu_a|y[3]~5_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux11~0 .lut_mask = 16'h0001;
defparam \cpu|al_unit|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y56_N18
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~15 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~15_combout  = (\cpu|al_unit|ShiftLeft0~14_combout ) # ((\cpu|alu_a|y[4]~2_combout ) # (!\cpu|al_unit|Mux11~0_combout ))

	.dataa(gnd),
	.datab(\cpu|al_unit|ShiftLeft0~14_combout ),
	.datac(\cpu|alu_a|y[4]~2_combout ),
	.datad(\cpu|al_unit|Mux11~0_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~15 .lut_mask = 16'hFCFF;
defparam \cpu|al_unit|ShiftLeft0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y56_N20
cycloneiv_lcell_comb \cpu|al_unit|Mux1~2 (
// Equation(s):
// \cpu|al_unit|Mux1~2_combout  = (\cpu|al_unit|ShiftLeft0~18_combout  & ((\cpu|al_unit|ShiftLeft0~15_combout  & (\cpu|rf|qb[31]~85_combout )) # (!\cpu|al_unit|ShiftLeft0~15_combout  & ((\cpu|rf|qb[30]~506_combout )))))

	.dataa(\cpu|rf|qb[31]~85_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~15_combout ),
	.datac(\cpu|rf|qb[30]~506_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~18_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux1~2 .lut_mask = 16'hB800;
defparam \cpu|al_unit|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y62_N4
cycloneiv_lcell_comb \cpu|alu_b|y[30]~24 (
// Equation(s):
// \cpu|alu_b|y[30]~24_combout  = (\cpu|al_unit|ShiftRight0~6_combout ) # ((!\cpu|cu|aluimm~2_combout  & (\cpu|rf|qb[30]~506_combout  & !\cpu|rf|Equal1~1_combout )))

	.dataa(\cpu|al_unit|ShiftRight0~6_combout ),
	.datab(\cpu|cu|aluimm~2_combout ),
	.datac(\cpu|rf|qb[30]~506_combout ),
	.datad(\cpu|rf|Equal1~1_combout ),
	.cin(gnd),
	.combout(\cpu|alu_b|y[30]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_b|y[30]~24 .lut_mask = 16'hAABA;
defparam \cpu|alu_b|y[30]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y62_N18
cycloneiv_lcell_comb \cpu|al_unit|Add0~113 (
// Equation(s):
// \cpu|al_unit|Add0~113_combout  = (\cpu|cu|aluc[2]~3_combout  & (\cpu|alu_a|y[30]~31_combout  $ (((\cpu|alu_b|y[30]~24_combout ))))) # (!\cpu|cu|aluc[2]~3_combout  & (((\cpu|alu_b|y[14]~4_combout ))))

	.dataa(\cpu|alu_a|y[30]~31_combout ),
	.datab(\cpu|alu_b|y[14]~4_combout ),
	.datac(\cpu|alu_b|y[30]~24_combout ),
	.datad(\cpu|cu|aluc[2]~3_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~113_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~113 .lut_mask = 16'h5ACC;
defparam \cpu|al_unit|Add0~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y62_N0
cycloneiv_lcell_comb \cpu|al_unit|Add0~72 (
// Equation(s):
// \cpu|al_unit|Add0~72_combout  = (\cpu|cu|aluc[2]~3_combout  & \cpu|alu_a|y[4]~2_combout )

	.dataa(gnd),
	.datab(\cpu|cu|aluc[2]~3_combout ),
	.datac(gnd),
	.datad(\cpu|alu_a|y[4]~2_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~72_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~72 .lut_mask = 16'hCC00;
defparam \cpu|al_unit|Add0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y60_N26
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~61 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~61_combout  = (\cpu|al_unit|ShiftRight0~6_combout ) # (\cpu|al_unit|ShiftRight1~33_combout )

	.dataa(gnd),
	.datab(\cpu|al_unit|ShiftRight0~6_combout ),
	.datac(\cpu|al_unit|ShiftRight1~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~61_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~61 .lut_mask = 16'hFCFC;
defparam \cpu|al_unit|ShiftRight1~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y60_N2
cycloneiv_lcell_comb \cpu|al_unit|Mux17~11 (
// Equation(s):
// \cpu|al_unit|Mux17~11_combout  = (!\cpu|alu_a|y[2]~3_combout  & (!\cpu|alu_a|y[1]~4_combout  & (\cpu|al_unit|ShiftRight1~61_combout  & !\cpu|alu_a|y[3]~5_combout )))

	.dataa(\cpu|alu_a|y[2]~3_combout ),
	.datab(\cpu|alu_a|y[1]~4_combout ),
	.datac(\cpu|al_unit|ShiftRight1~61_combout ),
	.datad(\cpu|alu_a|y[3]~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux17~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux17~11 .lut_mask = 16'h0010;
defparam \cpu|al_unit|Mux17~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y62_N16
cycloneiv_lcell_comb \cpu|al_unit|Add0~123 (
// Equation(s):
// \cpu|al_unit|Add0~123_combout  = (!\cpu|alu_a|y[4]~2_combout  & ((\cpu|al_unit|Add0~122_combout ) # ((\cpu|al_unit|Mux17~11_combout  & !\cpu|cu|aluc[2]~3_combout ))))

	.dataa(\cpu|al_unit|Add0~122_combout ),
	.datab(\cpu|al_unit|Mux17~11_combout ),
	.datac(\cpu|alu_a|y[4]~2_combout ),
	.datad(\cpu|cu|aluc[2]~3_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~123_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~123 .lut_mask = 16'h0A0E;
defparam \cpu|al_unit|Add0~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y62_N14
cycloneiv_lcell_comb \cpu|al_unit|Add0~124 (
// Equation(s):
// \cpu|al_unit|Add0~124_combout  = (!\cpu|al_unit|ShiftLeft0~13_combout  & ((\cpu|al_unit|Add0~123_combout ) # ((\cpu|al_unit|ShiftLeft0~74_combout  & \cpu|al_unit|Add0~72_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~74_combout ),
	.datab(\cpu|al_unit|Add0~72_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~13_combout ),
	.datad(\cpu|al_unit|Add0~123_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~124_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~124 .lut_mask = 16'h0F08;
defparam \cpu|al_unit|Add0~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y62_N8
cycloneiv_lcell_comb \cpu|al_unit|Add0~114 (
// Equation(s):
// \cpu|al_unit|Add0~114_combout  = (\cpu|alu_b|y[30]~24_combout  & (((\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[30]~335_combout )) # (!\cpu|cu|aluc[2]~3_combout ))) # (!\cpu|alu_b|y[30]~24_combout  & (\cpu|alu_a|y[0]~0_combout  & (\cpu|rf|qa[30]~335_combout  
// & !\cpu|cu|aluc[2]~3_combout )))

	.dataa(\cpu|alu_b|y[30]~24_combout ),
	.datab(\cpu|alu_a|y[0]~0_combout ),
	.datac(\cpu|rf|qa[30]~335_combout ),
	.datad(\cpu|cu|aluc[2]~3_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~114_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~114 .lut_mask = 16'h80EA;
defparam \cpu|al_unit|Add0~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y62_N26
cycloneiv_lcell_comb \cpu|alu_a|y[30]~31 (
// Equation(s):
// \cpu|alu_a|y[30]~31_combout  = (\cpu|rf|qa[30]~335_combout  & \cpu|alu_a|y[0]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|rf|qa[30]~335_combout ),
	.datad(\cpu|alu_a|y[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[30]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[30]~31 .lut_mask = 16'hF000;
defparam \cpu|alu_a|y[30]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y56_N14
cycloneiv_lcell_comb \cpu|al_unit|Add0~116 (
// Equation(s):
// \cpu|al_unit|Add0~116_combout  = (\cpu|al_unit|Add0~115_combout  & ((\cpu|alu_a|y[30]~31_combout  & (!\cpu|al_unit|Add0~112 )) # (!\cpu|alu_a|y[30]~31_combout  & ((\cpu|al_unit|Add0~112 ) # (GND))))) # (!\cpu|al_unit|Add0~115_combout  & 
// ((\cpu|alu_a|y[30]~31_combout  & (\cpu|al_unit|Add0~112  & VCC)) # (!\cpu|alu_a|y[30]~31_combout  & (!\cpu|al_unit|Add0~112 ))))
// \cpu|al_unit|Add0~117  = CARRY((\cpu|al_unit|Add0~115_combout  & ((!\cpu|al_unit|Add0~112 ) # (!\cpu|alu_a|y[30]~31_combout ))) # (!\cpu|al_unit|Add0~115_combout  & (!\cpu|alu_a|y[30]~31_combout  & !\cpu|al_unit|Add0~112 )))

	.dataa(\cpu|al_unit|Add0~115_combout ),
	.datab(\cpu|alu_a|y[30]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~112 ),
	.combout(\cpu|al_unit|Add0~116_combout ),
	.cout(\cpu|al_unit|Add0~117 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~116 .lut_mask = 16'h692B;
defparam \cpu|al_unit|Add0~116 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y62_N2
cycloneiv_lcell_comb \cpu|al_unit|Mux1~0 (
// Equation(s):
// \cpu|al_unit|Mux1~0_combout  = (\cpu|cu|aluc[0]~5_combout  & ((\cpu|cu|aluc[1]~4_combout ) # ((\cpu|al_unit|Add0~114_combout )))) # (!\cpu|cu|aluc[0]~5_combout  & (!\cpu|cu|aluc[1]~4_combout  & ((\cpu|al_unit|Add0~116_combout ))))

	.dataa(\cpu|cu|aluc[0]~5_combout ),
	.datab(\cpu|cu|aluc[1]~4_combout ),
	.datac(\cpu|al_unit|Add0~114_combout ),
	.datad(\cpu|al_unit|Add0~116_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux1~0 .lut_mask = 16'hB9A8;
defparam \cpu|al_unit|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y62_N28
cycloneiv_lcell_comb \cpu|al_unit|Mux1~1 (
// Equation(s):
// \cpu|al_unit|Mux1~1_combout  = (\cpu|cu|aluc[1]~4_combout  & ((\cpu|al_unit|Mux1~0_combout  & ((\cpu|al_unit|Add0~124_combout ))) # (!\cpu|al_unit|Mux1~0_combout  & (\cpu|al_unit|Add0~113_combout )))) # (!\cpu|cu|aluc[1]~4_combout  & 
// (((\cpu|al_unit|Mux1~0_combout ))))

	.dataa(\cpu|cu|aluc[1]~4_combout ),
	.datab(\cpu|al_unit|Add0~113_combout ),
	.datac(\cpu|al_unit|Add0~124_combout ),
	.datad(\cpu|al_unit|Mux1~0_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux1~1 .lut_mask = 16'hF588;
defparam \cpu|al_unit|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y62_N6
cycloneiv_lcell_comb \cpu|al_unit|Mux1~3 (
// Equation(s):
// \cpu|al_unit|Mux1~3_combout  = (\cpu|cu|aluc[3]~6_combout  & ((\cpu|al_unit|ShiftRight0~6_combout ) # ((\cpu|al_unit|Mux1~2_combout )))) # (!\cpu|cu|aluc[3]~6_combout  & (((\cpu|al_unit|Mux1~1_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~6_combout ),
	.datab(\cpu|cu|aluc[3]~6_combout ),
	.datac(\cpu|al_unit|Mux1~2_combout ),
	.datad(\cpu|al_unit|Mux1~1_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux1~3 .lut_mask = 16'hFBC8;
defparam \cpu|al_unit|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y56_N14
cycloneiv_lcell_comb \cpu|link|y[30]~28 (
// Equation(s):
// \cpu|link|y[30]~28_combout  = (\cpu|pcplus4|p4[30]~56_combout  & ((\cpu|cu|jal~0_combout ) # ((\cpu|link|y[5]~0_combout  & \cpu|al_unit|Mux1~3_combout )))) # (!\cpu|pcplus4|p4[30]~56_combout  & (\cpu|link|y[5]~0_combout  & ((\cpu|al_unit|Mux1~3_combout 
// ))))

	.dataa(\cpu|pcplus4|p4[30]~56_combout ),
	.datab(\cpu|link|y[5]~0_combout ),
	.datac(\cpu|cu|jal~0_combout ),
	.datad(\cpu|al_unit|Mux1~3_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[30]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[30]~28 .lut_mask = 16'hECA0;
defparam \cpu|link|y[30]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y34_N8
cycloneiv_io_ibuf \in_port0[30]~input (
	.i(in_port0[30]),
	.ibar(gnd),
	.o(\in_port0[30]~input_o ));
// synopsys translate_off
defparam \in_port0[30]~input .bus_hold = "false";
defparam \in_port0[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X105_Y52_N5
dffeas \dmem|io_input_reg|in_reg0[30] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\in_port0[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg0 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg0[30] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg0[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y52_N4
cycloneiv_lcell_comb \dmem|io_input_reg|io_imput_mux2x32|Selector1~0 (
// Equation(s):
// \dmem|io_input_reg|io_imput_mux2x32|Selector1~0_combout  = (\dmem|io_input_reg|in_reg1 [30] & ((\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout ) # ((\dmem|io_input_reg|in_reg0 [30] & \dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout )))) # 
// (!\dmem|io_input_reg|in_reg1 [30] & (((\dmem|io_input_reg|in_reg0 [30] & \dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout ))))

	.dataa(\dmem|io_input_reg|in_reg1 [30]),
	.datab(\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout ),
	.datac(\dmem|io_input_reg|in_reg0 [30]),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_imput_mux2x32|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector1~0 .lut_mask = 16'hF888;
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y56_N18
cycloneiv_lcell_comb \dmem|io_data_mux|y[30]~30 (
// Equation(s):
// \dmem|io_data_mux|y[30]~30_combout  = (\cpu|al_unit|Mux24~8_combout  & ((\dmem|io_input_reg|io_imput_mux2x32|Selector1~0_combout ))) # (!\cpu|al_unit|Mux24~8_combout  & (\dmem|dram|altsyncram_component|auto_generated|q_a [30]))

	.dataa(\cpu|al_unit|Mux24~8_combout ),
	.datab(\dmem|dram|altsyncram_component|auto_generated|q_a [30]),
	.datac(gnd),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Selector1~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[30]~30 .lut_mask = 16'hEE44;
defparam \dmem|io_data_mux|y[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y56_N0
cycloneiv_lcell_comb \cpu|link|y[30]~29 (
// Equation(s):
// \cpu|link|y[30]~29_combout  = (\cpu|link|y[30]~28_combout ) # ((\cpu|link|y[5]~2_combout  & \dmem|io_data_mux|y[30]~30_combout ))

	.dataa(\cpu|link|y[5]~2_combout ),
	.datab(gnd),
	.datac(\cpu|link|y[30]~28_combout ),
	.datad(\dmem|io_data_mux|y[30]~30_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[30]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[30]~29 .lut_mask = 16'hFAF0;
defparam \cpu|link|y[30]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y62_N16
cycloneiv_lcell_comb \cpu|rf|register[12][30]~feeder (
// Equation(s):
// \cpu|rf|register[12][30]~feeder_combout  = \cpu|link|y[30]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[30]~29_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[12][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[12][30]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[12][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y62_N17
dffeas \cpu|rf|register[12][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[12][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y61_N12
cycloneiv_lcell_comb \cpu|rf|register[13][30]~feeder (
// Equation(s):
// \cpu|rf|register[13][30]~feeder_combout  = \cpu|link|y[30]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[30]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[13][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[13][30]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[13][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y61_N13
dffeas \cpu|rf|register[13][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[13][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y58_N2
cycloneiv_lcell_comb \cpu|rf|qa[30]~333 (
// Equation(s):
// \cpu|rf|qa[30]~333_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[13][30]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[12][30]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[12][30]~q ),
	.datac(\cpu|rf|register[13][30]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[30]~333_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[30]~333 .lut_mask = 16'hFA44;
defparam \cpu|rf|qa[30]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y58_N0
cycloneiv_lcell_comb \cpu|rf|qa[30]~334 (
// Equation(s):
// \cpu|rf|qa[30]~334_combout  = (\cpu|rf|qa[30]~333_combout  & ((\cpu|rf|register[15][30]~q ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\cpu|rf|qa[30]~333_combout  & (((\cpu|rf|register[14][30]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|register[15][30]~q ),
	.datab(\cpu|rf|qa[30]~333_combout ),
	.datac(\cpu|rf|register[14][30]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[30]~334_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[30]~334 .lut_mask = 16'hB8CC;
defparam \cpu|rf|qa[30]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y63_N15
dffeas \cpu|rf|register[24][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[30]~29_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][30] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y63_N14
cycloneiv_lcell_comb \cpu|rf|qa[30]~322 (
// Equation(s):
// \cpu|rf|qa[30]~322_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\imem|irom|altsyncram_component|auto_generated|q_a [24])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[24][30]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[16][30]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[24][30]~q ),
	.datad(\cpu|rf|register[16][30]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qa[30]~322_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[30]~322 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qa[30]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y63_N14
cycloneiv_lcell_comb \cpu|rf|qa[30]~323 (
// Equation(s):
// \cpu|rf|qa[30]~323_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[30]~322_combout  & (\cpu|rf|register[28][30]~q )) # (!\cpu|rf|qa[30]~322_combout  & ((\cpu|rf|register[20][30]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[30]~322_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[28][30]~q ),
	.datac(\cpu|rf|register[20][30]~q ),
	.datad(\cpu|rf|qa[30]~322_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[30]~323_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[30]~323 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[30]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y61_N8
cycloneiv_lcell_comb \cpu|rf|qa[30]~324 (
// Equation(s):
// \cpu|rf|qa[30]~324_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|qa[30]~321_combout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[30]~323_combout )))))

	.dataa(\cpu|rf|qa[30]~321_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(\cpu|rf|qa[30]~323_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[30]~324_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[30]~324 .lut_mask = 16'hE3E0;
defparam \cpu|rf|qa[30]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y62_N30
cycloneiv_lcell_comb \cpu|rf|qa[30]~318 (
// Equation(s):
// \cpu|rf|qa[30]~318_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[26][30]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (((\cpu|rf|register[18][30]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|rf|register[26][30]~q ),
	.datab(\cpu|rf|register[18][30]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[30]~318_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[30]~318 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qa[30]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y61_N18
cycloneiv_lcell_comb \cpu|rf|qa[30]~319 (
// Equation(s):
// \cpu|rf|qa[30]~319_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[30]~318_combout  & (\cpu|rf|register[30][30]~q )) # (!\cpu|rf|qa[30]~318_combout  & ((\cpu|rf|register[22][30]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[30]~318_combout ))))

	.dataa(\cpu|rf|register[30][30]~q ),
	.datab(\cpu|rf|register[22][30]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|rf|qa[30]~318_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[30]~319_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[30]~319 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qa[30]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y61_N18
cycloneiv_lcell_comb \cpu|rf|qa[30]~327 (
// Equation(s):
// \cpu|rf|qa[30]~327_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[30]~324_combout  & (\cpu|rf|qa[30]~326_combout )) # (!\cpu|rf|qa[30]~324_combout  & ((\cpu|rf|qa[30]~319_combout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[30]~324_combout ))))

	.dataa(\cpu|rf|qa[30]~326_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|qa[30]~324_combout ),
	.datad(\cpu|rf|qa[30]~319_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[30]~327_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[30]~327 .lut_mask = 16'hBCB0;
defparam \cpu|rf|qa[30]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y58_N6
cycloneiv_lcell_comb \cpu|rf|qa[30]~332 (
// Equation(s):
// \cpu|rf|qa[30]~332_combout  = (\cpu|rf|qa[4]~62_combout  & (((\cpu|rf|qa[4]~65_combout ) # (\cpu|rf|qa[30]~327_combout )))) # (!\cpu|rf|qa[4]~62_combout  & (\cpu|rf|qa[30]~331_combout  & (!\cpu|rf|qa[4]~65_combout )))

	.dataa(\cpu|rf|qa[30]~331_combout ),
	.datab(\cpu|rf|qa[4]~62_combout ),
	.datac(\cpu|rf|qa[4]~65_combout ),
	.datad(\cpu|rf|qa[30]~327_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[30]~332_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[30]~332 .lut_mask = 16'hCEC2;
defparam \cpu|rf|qa[30]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y58_N20
cycloneiv_lcell_comb \cpu|rf|qa[30]~335 (
// Equation(s):
// \cpu|rf|qa[30]~335_combout  = (\cpu|rf|qa[4]~65_combout  & ((\cpu|rf|qa[30]~332_combout  & ((\cpu|rf|qa[30]~334_combout ))) # (!\cpu|rf|qa[30]~332_combout  & (\cpu|rf|qa[30]~317_combout )))) # (!\cpu|rf|qa[4]~65_combout  & (((\cpu|rf|qa[30]~332_combout 
// ))))

	.dataa(\cpu|rf|qa[30]~317_combout ),
	.datab(\cpu|rf|qa[30]~334_combout ),
	.datac(\cpu|rf|qa[4]~65_combout ),
	.datad(\cpu|rf|qa[30]~332_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[30]~335_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[30]~335 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qa[30]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y57_N12
cycloneiv_lcell_comb \cpu|rf|qa[29]~313 (
// Equation(s):
// \cpu|rf|qa[29]~313_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|register[14][29]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (\cpu|rf|register[12][29]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[12][29]~q ),
	.datac(\cpu|rf|register[14][29]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[29]~313_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[29]~313 .lut_mask = 16'hAAE4;
defparam \cpu|rf|qa[29]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y57_N30
cycloneiv_lcell_comb \cpu|rf|qa[29]~314 (
// Equation(s):
// \cpu|rf|qa[29]~314_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[29]~313_combout  & (\cpu|rf|register[15][29]~q )) # (!\cpu|rf|qa[29]~313_combout  & ((\cpu|rf|register[13][29]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[29]~313_combout ))))

	.dataa(\cpu|rf|register[15][29]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[13][29]~q ),
	.datad(\cpu|rf|qa[29]~313_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[29]~314_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[29]~314 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[29]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y59_N31
dffeas \cpu|rf|register[8][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[29]~27_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y57_N15
dffeas \cpu|rf|register[9][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[29]~27_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y57_N14
cycloneiv_lcell_comb \cpu|rf|qa[29]~306 (
// Equation(s):
// \cpu|rf|qa[29]~306_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|register[9][29]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|rf|register[8][29]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|register[8][29]~q ),
	.datac(\cpu|rf|register[9][29]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[29]~306_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[29]~306 .lut_mask = 16'hAAE4;
defparam \cpu|rf|qa[29]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y57_N21
dffeas \cpu|rf|register[10][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[29]~27_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y57_N20
cycloneiv_lcell_comb \cpu|rf|qa[29]~307 (
// Equation(s):
// \cpu|rf|qa[29]~307_combout  = (\cpu|rf|qa[29]~306_combout  & ((\cpu|rf|register[11][29]~q ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\cpu|rf|qa[29]~306_combout  & (((\cpu|rf|register[10][29]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|register[11][29]~q ),
	.datab(\cpu|rf|qa[29]~306_combout ),
	.datac(\cpu|rf|register[10][29]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[29]~307_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[29]~307 .lut_mask = 16'hB8CC;
defparam \cpu|rf|qa[29]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y56_N18
cycloneiv_lcell_comb \cpu|rf|qa[29]~310 (
// Equation(s):
// \cpu|rf|qa[29]~310_combout  = (\cpu|rf|qa[4]~69_combout  & ((\cpu|rf|qa[29]~309_combout ) # ((\cpu|rf|qa[4]~66_combout )))) # (!\cpu|rf|qa[4]~69_combout  & (((\cpu|rf|register[1][29]~q  & !\cpu|rf|qa[4]~66_combout ))))

	.dataa(\cpu|rf|qa[29]~309_combout ),
	.datab(\cpu|rf|register[1][29]~q ),
	.datac(\cpu|rf|qa[4]~69_combout ),
	.datad(\cpu|rf|qa[4]~66_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[29]~310_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[29]~310 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qa[29]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y56_N16
cycloneiv_lcell_comb \cpu|rf|qa[29]~311 (
// Equation(s):
// \cpu|rf|qa[29]~311_combout  = (\cpu|rf|qa[4]~66_combout  & ((\cpu|rf|qa[29]~310_combout  & (\cpu|rf|register[3][29]~q )) # (!\cpu|rf|qa[29]~310_combout  & ((\cpu|rf|register[2][29]~q ))))) # (!\cpu|rf|qa[4]~66_combout  & (((\cpu|rf|qa[29]~310_combout ))))

	.dataa(\cpu|rf|register[3][29]~q ),
	.datab(\cpu|rf|qa[4]~66_combout ),
	.datac(\cpu|rf|register[2][29]~q ),
	.datad(\cpu|rf|qa[29]~310_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[29]~311_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[29]~311 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[29]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y56_N22
cycloneiv_lcell_comb \cpu|rf|qa[29]~312 (
// Equation(s):
// \cpu|rf|qa[29]~312_combout  = (\cpu|rf|qa[4]~62_combout  & (((\cpu|rf|qa[4]~65_combout )))) # (!\cpu|rf|qa[4]~62_combout  & ((\cpu|rf|qa[4]~65_combout  & (\cpu|rf|qa[29]~307_combout )) # (!\cpu|rf|qa[4]~65_combout  & ((\cpu|rf|qa[29]~311_combout )))))

	.dataa(\cpu|rf|qa[4]~62_combout ),
	.datab(\cpu|rf|qa[29]~307_combout ),
	.datac(\cpu|rf|qa[29]~311_combout ),
	.datad(\cpu|rf|qa[4]~65_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[29]~312_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[29]~312 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[29]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y64_N16
cycloneiv_lcell_comb \cpu|rf|qa[29]~303 (
// Equation(s):
// \cpu|rf|qa[29]~303_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[23][29]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[19][29]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[19][29]~q ),
	.datac(\cpu|rf|register[23][29]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[29]~303_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[29]~303 .lut_mask = 16'hFA44;
defparam \cpu|rf|qa[29]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y56_N14
cycloneiv_lcell_comb \cpu|rf|qa[29]~304 (
// Equation(s):
// \cpu|rf|qa[29]~304_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[29]~303_combout  & ((\cpu|rf|register[31][29]~q ))) # (!\cpu|rf|qa[29]~303_combout  & (\cpu|rf|register[27][29]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[29]~303_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[27][29]~q ),
	.datac(\cpu|rf|register[31][29]~q ),
	.datad(\cpu|rf|qa[29]~303_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[29]~304_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[29]~304 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[29]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y66_N23
dffeas \cpu|rf|register[28][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[29]~27_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y63_N9
dffeas \cpu|rf|register[24][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[29]~27_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][29] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y63_N8
cycloneiv_lcell_comb \cpu|rf|qa[29]~300 (
// Equation(s):
// \cpu|rf|qa[29]~300_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\imem|irom|altsyncram_component|auto_generated|q_a [24])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[24][29]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[16][29]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[24][29]~q ),
	.datad(\cpu|rf|register[16][29]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qa[29]~300_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[29]~300 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qa[29]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y63_N0
cycloneiv_lcell_comb \cpu|rf|qa[29]~301 (
// Equation(s):
// \cpu|rf|qa[29]~301_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[29]~300_combout  & ((\cpu|rf|register[28][29]~q ))) # (!\cpu|rf|qa[29]~300_combout  & (\cpu|rf|register[20][29]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[29]~300_combout ))))

	.dataa(\cpu|rf|register[20][29]~q ),
	.datab(\cpu|rf|register[28][29]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|rf|qa[29]~300_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[29]~301_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[29]~301 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qa[29]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y64_N30
cycloneiv_lcell_comb \cpu|rf|qa[29]~298 (
// Equation(s):
// \cpu|rf|qa[29]~298_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[26][29]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[18][29]~q ))))

	.dataa(\cpu|rf|register[18][29]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[26][29]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[29]~298_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[29]~298 .lut_mask = 16'hFC22;
defparam \cpu|rf|qa[29]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y63_N4
cycloneiv_lcell_comb \cpu|rf|qa[29]~299 (
// Equation(s):
// \cpu|rf|qa[29]~299_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[29]~298_combout  & (\cpu|rf|register[30][29]~q )) # (!\cpu|rf|qa[29]~298_combout  & ((\cpu|rf|register[22][29]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[29]~298_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[30][29]~q ),
	.datac(\cpu|rf|register[22][29]~q ),
	.datad(\cpu|rf|qa[29]~298_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[29]~299_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[29]~299 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[29]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y56_N24
cycloneiv_lcell_comb \cpu|rf|qa[29]~302 (
// Equation(s):
// \cpu|rf|qa[29]~302_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\imem|irom|altsyncram_component|auto_generated|q_a [21]) # ((\cpu|rf|qa[29]~299_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|qa[29]~301_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|qa[29]~301_combout ),
	.datad(\cpu|rf|qa[29]~299_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[29]~302_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[29]~302 .lut_mask = 16'hBA98;
defparam \cpu|rf|qa[29]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y56_N2
cycloneiv_lcell_comb \cpu|rf|qa[29]~305 (
// Equation(s):
// \cpu|rf|qa[29]~305_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[29]~302_combout  & ((\cpu|rf|qa[29]~304_combout ))) # (!\cpu|rf|qa[29]~302_combout  & (\cpu|rf|qa[29]~297_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[29]~302_combout ))))

	.dataa(\cpu|rf|qa[29]~297_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|qa[29]~304_combout ),
	.datad(\cpu|rf|qa[29]~302_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[29]~305_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[29]~305 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[29]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y56_N8
cycloneiv_lcell_comb \cpu|rf|qa[29]~315 (
// Equation(s):
// \cpu|rf|qa[29]~315_combout  = (\cpu|rf|qa[4]~62_combout  & ((\cpu|rf|qa[29]~312_combout  & (\cpu|rf|qa[29]~314_combout )) # (!\cpu|rf|qa[29]~312_combout  & ((\cpu|rf|qa[29]~305_combout ))))) # (!\cpu|rf|qa[4]~62_combout  & (((\cpu|rf|qa[29]~312_combout 
// ))))

	.dataa(\cpu|rf|qa[4]~62_combout ),
	.datab(\cpu|rf|qa[29]~314_combout ),
	.datac(\cpu|rf|qa[29]~312_combout ),
	.datad(\cpu|rf|qa[29]~305_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[29]~315_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[29]~315 .lut_mask = 16'hDAD0;
defparam \cpu|rf|qa[29]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y58_N30
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~7 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~7_combout  = (\cpu|alu_a|y[0]~0_combout  & ((\cpu|rf|qa[30]~335_combout ) # ((\cpu|rf|qa[31]~355_combout ) # (\cpu|rf|qa[29]~315_combout ))))

	.dataa(\cpu|alu_a|y[0]~0_combout ),
	.datab(\cpu|rf|qa[30]~335_combout ),
	.datac(\cpu|rf|qa[31]~355_combout ),
	.datad(\cpu|rf|qa[29]~315_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~7 .lut_mask = 16'hAAA8;
defparam \cpu|al_unit|ShiftLeft0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y58_N6
cycloneiv_lcell_comb \cpu|al_unit|Add0~19 (
// Equation(s):
// \cpu|al_unit|Add0~19_combout  = (!\cpu|alu_a|y[4]~2_combout  & (!\cpu|al_unit|ShiftLeft0~6_combout  & (!\cpu|al_unit|ShiftLeft0~7_combout  & !\cpu|al_unit|ShiftLeft0~12_combout )))

	.dataa(\cpu|alu_a|y[4]~2_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~6_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~7_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~19 .lut_mask = 16'h0001;
defparam \cpu|al_unit|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y59_N30
cycloneiv_lcell_comb \cpu|al_unit|Mux16~1 (
// Equation(s):
// \cpu|al_unit|Mux16~1_combout  = (\cpu|al_unit|ShiftRight0~91_combout  & (((!\cpu|al_unit|Add0~19_combout  & \cpu|alu_b|y[31]~0_combout )) # (!\cpu|al_unit|ShiftLeft0~13_combout ))) # (!\cpu|al_unit|ShiftRight0~91_combout  & (!\cpu|al_unit|Add0~19_combout  
// & (\cpu|alu_b|y[31]~0_combout )))

	.dataa(\cpu|al_unit|ShiftRight0~91_combout ),
	.datab(\cpu|al_unit|Add0~19_combout ),
	.datac(\cpu|alu_b|y[31]~0_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~13_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux16~1 .lut_mask = 16'h30BA;
defparam \cpu|al_unit|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y60_N25
dffeas \cpu|rf|register[12][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[15]~23_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y60_N24
cycloneiv_lcell_comb \cpu|rf|qa[15]~273 (
// Equation(s):
// \cpu|rf|qa[15]~273_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[14][15]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|rf|register[12][15]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|rf|register[14][15]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[12][15]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[15]~273_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[15]~273 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qa[15]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y60_N23
dffeas \cpu|rf|register[15][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[15]~23_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y60_N22
cycloneiv_lcell_comb \cpu|rf|qa[15]~274 (
// Equation(s):
// \cpu|rf|qa[15]~274_combout  = (\cpu|rf|qa[15]~273_combout  & (((\cpu|rf|register[15][15]~q ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\cpu|rf|qa[15]~273_combout  & (\cpu|rf|register[13][15]~q  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|rf|register[13][15]~q ),
	.datab(\cpu|rf|qa[15]~273_combout ),
	.datac(\cpu|rf|register[15][15]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[15]~274_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[15]~274 .lut_mask = 16'hE2CC;
defparam \cpu|rf|qa[15]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y58_N9
dffeas \cpu|rf|register[19][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[15]~23_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y58_N8
cycloneiv_lcell_comb \cpu|rf|qa[15]~263 (
// Equation(s):
// \cpu|rf|qa[15]~263_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[23][15]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[19][15]~q )))))

	.dataa(\cpu|rf|register[23][15]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[19][15]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[15]~263_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[15]~263 .lut_mask = 16'hEE30;
defparam \cpu|rf|qa[15]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y58_N19
dffeas \cpu|rf|register[31][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[15]~23_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y58_N18
cycloneiv_lcell_comb \cpu|rf|qa[15]~264 (
// Equation(s):
// \cpu|rf|qa[15]~264_combout  = (\cpu|rf|qa[15]~263_combout  & (((\cpu|rf|register[31][15]~q ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\cpu|rf|qa[15]~263_combout  & (\cpu|rf|register[27][15]~q  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\cpu|rf|register[27][15]~q ),
	.datab(\cpu|rf|qa[15]~263_combout ),
	.datac(\cpu|rf|register[31][15]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[15]~264_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[15]~264 .lut_mask = 16'hE2CC;
defparam \cpu|rf|qa[15]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y64_N1
dffeas \cpu|rf|register[28][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[15]~23_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y60_N19
dffeas \cpu|rf|register[24][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[15]~23_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y60_N1
dffeas \cpu|rf|register[16][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[15]~23_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y60_N0
cycloneiv_lcell_comb \cpu|rf|qa[15]~260 (
// Equation(s):
// \cpu|rf|qa[15]~260_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[24][15]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[16][15]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[24][15]~q ),
	.datac(\cpu|rf|register[16][15]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[15]~260_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[15]~260 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[15]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y64_N0
cycloneiv_lcell_comb \cpu|rf|qa[15]~261 (
// Equation(s):
// \cpu|rf|qa[15]~261_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[15]~260_combout  & ((\cpu|rf|register[28][15]~q ))) # (!\cpu|rf|qa[15]~260_combout  & (\cpu|rf|register[20][15]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[15]~260_combout ))))

	.dataa(\cpu|rf|register[20][15]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[28][15]~q ),
	.datad(\cpu|rf|qa[15]~260_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[15]~261_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[15]~261 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[15]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y61_N24
cycloneiv_lcell_comb \cpu|rf|qa[15]~262 (
// Equation(s):
// \cpu|rf|qa[15]~262_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|qa[15]~259_combout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[15]~261_combout )))))

	.dataa(\cpu|rf|qa[15]~259_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|rf|qa[15]~261_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[15]~262_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[15]~262 .lut_mask = 16'hE3E0;
defparam \cpu|rf|qa[15]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y61_N26
cycloneiv_lcell_comb \cpu|rf|qa[15]~265 (
// Equation(s):
// \cpu|rf|qa[15]~265_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[15]~262_combout  & ((\cpu|rf|qa[15]~264_combout ))) # (!\cpu|rf|qa[15]~262_combout  & (\cpu|rf|qa[15]~257_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[15]~262_combout ))))

	.dataa(\cpu|rf|qa[15]~257_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|qa[15]~264_combout ),
	.datad(\cpu|rf|qa[15]~262_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[15]~265_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[15]~265 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[15]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y59_N19
dffeas \cpu|rf|register[3][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[15]~23_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y56_N3
dffeas \cpu|rf|register[1][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[15]~23_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y56_N15
dffeas \cpu|rf|register[5][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[15]~23_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y56_N21
dffeas \cpu|rf|register[7][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[15]~23_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y57_N9
dffeas \cpu|rf|register[4][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[15]~23_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y57_N8
cycloneiv_lcell_comb \cpu|rf|qa[15]~268 (
// Equation(s):
// \cpu|rf|qa[15]~268_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[6][15]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[4][15]~q )))))

	.dataa(\cpu|rf|register[6][15]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[4][15]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[15]~268_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[15]~268 .lut_mask = 16'hEE30;
defparam \cpu|rf|qa[15]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y56_N20
cycloneiv_lcell_comb \cpu|rf|qa[15]~269 (
// Equation(s):
// \cpu|rf|qa[15]~269_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[15]~268_combout  & ((\cpu|rf|register[7][15]~q ))) # (!\cpu|rf|qa[15]~268_combout  & (\cpu|rf|register[5][15]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[15]~268_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|register[5][15]~q ),
	.datac(\cpu|rf|register[7][15]~q ),
	.datad(\cpu|rf|qa[15]~268_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[15]~269_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[15]~269 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[15]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y56_N2
cycloneiv_lcell_comb \cpu|rf|qa[15]~270 (
// Equation(s):
// \cpu|rf|qa[15]~270_combout  = (\cpu|rf|qa[4]~69_combout  & ((\cpu|rf|qa[4]~66_combout ) # ((\cpu|rf|qa[15]~269_combout )))) # (!\cpu|rf|qa[4]~69_combout  & (!\cpu|rf|qa[4]~66_combout  & (\cpu|rf|register[1][15]~q )))

	.dataa(\cpu|rf|qa[4]~69_combout ),
	.datab(\cpu|rf|qa[4]~66_combout ),
	.datac(\cpu|rf|register[1][15]~q ),
	.datad(\cpu|rf|qa[15]~269_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[15]~270_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[15]~270 .lut_mask = 16'hBA98;
defparam \cpu|rf|qa[15]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y59_N18
cycloneiv_lcell_comb \cpu|rf|qa[15]~271 (
// Equation(s):
// \cpu|rf|qa[15]~271_combout  = (\cpu|rf|qa[4]~66_combout  & ((\cpu|rf|qa[15]~270_combout  & ((\cpu|rf|register[3][15]~q ))) # (!\cpu|rf|qa[15]~270_combout  & (\cpu|rf|register[2][15]~q )))) # (!\cpu|rf|qa[4]~66_combout  & (((\cpu|rf|qa[15]~270_combout ))))

	.dataa(\cpu|rf|register[2][15]~q ),
	.datab(\cpu|rf|qa[4]~66_combout ),
	.datac(\cpu|rf|register[3][15]~q ),
	.datad(\cpu|rf|qa[15]~270_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[15]~271_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[15]~271 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[15]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y61_N28
cycloneiv_lcell_comb \cpu|rf|qa[15]~272 (
// Equation(s):
// \cpu|rf|qa[15]~272_combout  = (\cpu|rf|qa[4]~62_combout  & (((\cpu|rf|qa[4]~65_combout )))) # (!\cpu|rf|qa[4]~62_combout  & ((\cpu|rf|qa[4]~65_combout  & (\cpu|rf|qa[15]~267_combout )) # (!\cpu|rf|qa[4]~65_combout  & ((\cpu|rf|qa[15]~271_combout )))))

	.dataa(\cpu|rf|qa[15]~267_combout ),
	.datab(\cpu|rf|qa[4]~62_combout ),
	.datac(\cpu|rf|qa[4]~65_combout ),
	.datad(\cpu|rf|qa[15]~271_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[15]~272_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[15]~272 .lut_mask = 16'hE3E0;
defparam \cpu|rf|qa[15]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y61_N18
cycloneiv_lcell_comb \cpu|rf|qa[15]~275 (
// Equation(s):
// \cpu|rf|qa[15]~275_combout  = (\cpu|rf|qa[4]~62_combout  & ((\cpu|rf|qa[15]~272_combout  & (\cpu|rf|qa[15]~274_combout )) # (!\cpu|rf|qa[15]~272_combout  & ((\cpu|rf|qa[15]~265_combout ))))) # (!\cpu|rf|qa[4]~62_combout  & (((\cpu|rf|qa[15]~272_combout 
// ))))

	.dataa(\cpu|rf|qa[4]~62_combout ),
	.datab(\cpu|rf|qa[15]~274_combout ),
	.datac(\cpu|rf|qa[15]~265_combout ),
	.datad(\cpu|rf|qa[15]~272_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[15]~275_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[15]~275 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[15]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y61_N4
cycloneiv_lcell_comb \cpu|alu_a|y[15]~16 (
// Equation(s):
// \cpu|alu_a|y[15]~16_combout  = (\cpu|rf|qa[15]~275_combout  & \cpu|alu_a|y[0]~0_combout )

	.dataa(gnd),
	.datab(\cpu|rf|qa[15]~275_combout ),
	.datac(gnd),
	.datad(\cpu|alu_a|y[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[15]~16 .lut_mask = 16'hCC00;
defparam \cpu|alu_a|y[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y59_N28
cycloneiv_lcell_comb \cpu|al_unit|Mux16~4 (
// Equation(s):
// \cpu|al_unit|Mux16~4_combout  = (\cpu|al_unit|Mux29~1_combout  & ((\cpu|cu|aluc[2]~3_combout  & (\cpu|alu_a|y[15]~16_combout  & \cpu|alu_b|y[15]~2_combout )) # (!\cpu|cu|aluc[2]~3_combout  & ((\cpu|alu_a|y[15]~16_combout ) # (\cpu|alu_b|y[15]~2_combout 
// )))))

	.dataa(\cpu|al_unit|Mux29~1_combout ),
	.datab(\cpu|cu|aluc[2]~3_combout ),
	.datac(\cpu|alu_a|y[15]~16_combout ),
	.datad(\cpu|alu_b|y[15]~2_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux16~4 .lut_mask = 16'hA220;
defparam \cpu|al_unit|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y58_N14
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~83 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~83_combout  = (\cpu|al_unit|ShiftRight0~48_combout  & ((\cpu|alu_a|y[1]~4_combout  & (\cpu|al_unit|ShiftRight1~20_combout )) # (!\cpu|alu_a|y[1]~4_combout  & ((\cpu|al_unit|ShiftRight0~33_combout )))))

	.dataa(\cpu|alu_a|y[1]~4_combout ),
	.datab(\cpu|al_unit|ShiftRight1~20_combout ),
	.datac(\cpu|al_unit|ShiftRight0~33_combout ),
	.datad(\cpu|al_unit|ShiftRight0~48_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~83_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~83 .lut_mask = 16'hD800;
defparam \cpu|al_unit|ShiftRight0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y58_N16
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~84 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~84_combout  = (\cpu|al_unit|ShiftRight0~6_combout ) # ((\cpu|al_unit|ShiftRight0~83_combout ) # ((\cpu|al_unit|ShiftRight0~99_combout  & \cpu|al_unit|ShiftRight1~50_combout )))

	.dataa(\cpu|al_unit|ShiftRight0~6_combout ),
	.datab(\cpu|al_unit|ShiftRight0~83_combout ),
	.datac(\cpu|al_unit|ShiftRight0~99_combout ),
	.datad(\cpu|al_unit|ShiftRight1~50_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~84_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~84 .lut_mask = 16'hFEEE;
defparam \cpu|al_unit|ShiftRight0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y58_N10
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~91 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~91_combout  = (!\cpu|alu_a|y[4]~2_combout  & ((\cpu|alu_a|y[3]~5_combout  & ((\cpu|al_unit|ShiftRight0~84_combout ))) # (!\cpu|alu_a|y[3]~5_combout  & (\cpu|al_unit|ShiftRight0~87_combout ))))

	.dataa(\cpu|alu_a|y[3]~5_combout ),
	.datab(\cpu|al_unit|ShiftRight0~87_combout ),
	.datac(\cpu|alu_a|y[4]~2_combout ),
	.datad(\cpu|al_unit|ShiftRight0~84_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~91_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~91 .lut_mask = 16'h0E04;
defparam \cpu|al_unit|ShiftRight0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y59_N4
cycloneiv_lcell_comb \cpu|al_unit|Mux16~2 (
// Equation(s):
// \cpu|al_unit|Mux16~2_combout  = (\cpu|al_unit|Mux16~0_combout  & ((\cpu|al_unit|ShiftRight0~91_combout ) # ((\cpu|al_unit|Add0~59_combout  & \cpu|alu_a|y[4]~2_combout ))))

	.dataa(\cpu|al_unit|Add0~59_combout ),
	.datab(\cpu|al_unit|Mux16~0_combout ),
	.datac(\cpu|alu_a|y[4]~2_combout ),
	.datad(\cpu|al_unit|ShiftRight0~91_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux16~2 .lut_mask = 16'hCC80;
defparam \cpu|al_unit|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y59_N2
cycloneiv_lcell_comb \cpu|al_unit|Mux16~5 (
// Equation(s):
// \cpu|al_unit|Mux16~5_combout  = (!\cpu|cu|aluc[0]~5_combout  & (\cpu|al_unit|Mux29~0_combout  & (\cpu|alu_a|y[15]~16_combout  $ (\cpu|alu_b|y[15]~2_combout ))))

	.dataa(\cpu|cu|aluc[0]~5_combout ),
	.datab(\cpu|al_unit|Mux29~0_combout ),
	.datac(\cpu|alu_a|y[15]~16_combout ),
	.datad(\cpu|alu_b|y[15]~2_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux16~5 .lut_mask = 16'h0440;
defparam \cpu|al_unit|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y59_N12
cycloneiv_lcell_comb \cpu|al_unit|Mux16~6 (
// Equation(s):
// \cpu|al_unit|Mux16~6_combout  = (\cpu|al_unit|Mux16~5_combout ) # ((!\cpu|cu|aluc[1]~4_combout  & (!\cpu|cu|aluc[0]~5_combout  & \cpu|al_unit|Add0~61_combout )))

	.dataa(\cpu|cu|aluc[1]~4_combout ),
	.datab(\cpu|al_unit|Mux16~5_combout ),
	.datac(\cpu|cu|aluc[0]~5_combout ),
	.datad(\cpu|al_unit|Add0~61_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux16~6 .lut_mask = 16'hCDCC;
defparam \cpu|al_unit|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y59_N10
cycloneiv_lcell_comb \cpu|al_unit|Mux16~7 (
// Equation(s):
// \cpu|al_unit|Mux16~7_combout  = (\cpu|al_unit|Mux16~3_combout ) # ((\cpu|al_unit|Mux16~4_combout ) # ((\cpu|al_unit|Mux16~2_combout ) # (\cpu|al_unit|Mux16~6_combout )))

	.dataa(\cpu|al_unit|Mux16~3_combout ),
	.datab(\cpu|al_unit|Mux16~4_combout ),
	.datac(\cpu|al_unit|Mux16~2_combout ),
	.datad(\cpu|al_unit|Mux16~6_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux16~7 .lut_mask = 16'hFFFE;
defparam \cpu|al_unit|Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y59_N0
cycloneiv_lcell_comb \cpu|al_unit|Mux16~8 (
// Equation(s):
// \cpu|al_unit|Mux16~8_combout  = (\cpu|cu|aluc[3]~6_combout  & (\cpu|al_unit|Mux16~1_combout )) # (!\cpu|cu|aluc[3]~6_combout  & ((\cpu|al_unit|Mux16~7_combout )))

	.dataa(gnd),
	.datab(\cpu|cu|aluc[3]~6_combout ),
	.datac(\cpu|al_unit|Mux16~1_combout ),
	.datad(\cpu|al_unit|Mux16~7_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux16~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux16~8 .lut_mask = 16'hF3C0;
defparam \cpu|al_unit|Mux16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y59_N2
cycloneiv_lcell_comb \cpu|link|y[15]~22 (
// Equation(s):
// \cpu|link|y[15]~22_combout  = (\cpu|pcplus4|p4[15]~26_combout  & ((\cpu|cu|jal~0_combout ) # ((\cpu|link|y[5]~0_combout  & \cpu|al_unit|Mux16~8_combout )))) # (!\cpu|pcplus4|p4[15]~26_combout  & (\cpu|link|y[5]~0_combout  & (\cpu|al_unit|Mux16~8_combout 
// )))

	.dataa(\cpu|pcplus4|p4[15]~26_combout ),
	.datab(\cpu|link|y[5]~0_combout ),
	.datac(\cpu|al_unit|Mux16~8_combout ),
	.datad(\cpu|cu|jal~0_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[15]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[15]~22 .lut_mask = 16'hEAC0;
defparam \cpu|link|y[15]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X99_Y0_N1
cycloneiv_io_ibuf \in_port1[15]~input (
	.i(in_port1[15]),
	.ibar(gnd),
	.o(\in_port1[15]~input_o ));
// synopsys translate_off
defparam \in_port1[15]~input .bus_hold = "false";
defparam \in_port1[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X98_Y55_N22
cycloneiv_lcell_comb \dmem|io_input_reg|in_reg1[15]~feeder (
// Equation(s):
// \dmem|io_input_reg|in_reg1[15]~feeder_combout  = \in_port1[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in_port1[15]~input_o ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|in_reg1[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg1[15]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_input_reg|in_reg1[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y55_N23
dffeas \dmem|io_input_reg|in_reg1[15] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_input_reg|in_reg1[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg1[15] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg1[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X101_Y91_N1
cycloneiv_io_ibuf \in_port0[15]~input (
	.i(in_port0[15]),
	.ibar(gnd),
	.o(\in_port0[15]~input_o ));
// synopsys translate_off
defparam \in_port0[15]~input .bus_hold = "false";
defparam \in_port0[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X97_Y55_N17
dffeas \dmem|io_input_reg|in_reg0[15] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\in_port0[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg0 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg0[15] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg0[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y55_N16
cycloneiv_lcell_comb \dmem|io_input_reg|io_imput_mux2x32|Selector16~0 (
// Equation(s):
// \dmem|io_input_reg|io_imput_mux2x32|Selector16~0_combout  = (\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout  & ((\dmem|io_input_reg|in_reg1 [15]) # ((\dmem|io_input_reg|in_reg0 [15] & \dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout )))) # 
// (!\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout  & (((\dmem|io_input_reg|in_reg0 [15] & \dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout ))))

	.dataa(\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout ),
	.datab(\dmem|io_input_reg|in_reg1 [15]),
	.datac(\dmem|io_input_reg|in_reg0 [15]),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_imput_mux2x32|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector16~0 .lut_mask = 16'hF888;
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y61_N24
cycloneiv_lcell_comb \dmem|io_data_mux|y[15]~15 (
// Equation(s):
// \dmem|io_data_mux|y[15]~15_combout  = (\cpu|al_unit|Mux24~8_combout  & ((\dmem|io_input_reg|io_imput_mux2x32|Selector16~0_combout ))) # (!\cpu|al_unit|Mux24~8_combout  & (\dmem|dram|altsyncram_component|auto_generated|q_a [15]))

	.dataa(\cpu|al_unit|Mux24~8_combout ),
	.datab(gnd),
	.datac(\dmem|dram|altsyncram_component|auto_generated|q_a [15]),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Selector16~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[15]~15 .lut_mask = 16'hFA50;
defparam \dmem|io_data_mux|y[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y61_N4
cycloneiv_lcell_comb \cpu|link|y[15]~23 (
// Equation(s):
// \cpu|link|y[15]~23_combout  = (\cpu|link|y[15]~22_combout ) # ((\cpu|link|y[5]~2_combout  & \dmem|io_data_mux|y[15]~15_combout ))

	.dataa(gnd),
	.datab(\cpu|link|y[5]~2_combout ),
	.datac(\cpu|link|y[15]~22_combout ),
	.datad(\dmem|io_data_mux|y[15]~15_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[15]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[15]~23 .lut_mask = 16'hFCF0;
defparam \cpu|link|y[15]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y59_N13
dffeas \cpu|rf|register[2][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[15]~23_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y57_N31
dffeas \cpu|rf|register[6][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[15]~23_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y57_N30
cycloneiv_lcell_comb \cpu|rf|qb[15]~118 (
// Equation(s):
// \cpu|rf|qb[15]~118_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|register[6][15]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|rf|register[4][15]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|register[4][15]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|register[6][15]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[15]~118_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[15]~118 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qb[15]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y56_N14
cycloneiv_lcell_comb \cpu|rf|qb[15]~119 (
// Equation(s):
// \cpu|rf|qb[15]~119_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[15]~118_combout  & (\cpu|rf|register[7][15]~q )) # (!\cpu|rf|qb[15]~118_combout  & ((\cpu|rf|register[5][15]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[15]~118_combout ))))

	.dataa(\cpu|rf|register[7][15]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[5][15]~q ),
	.datad(\cpu|rf|qb[15]~118_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[15]~119_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[15]~119 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[15]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y56_N8
cycloneiv_lcell_comb \cpu|rf|qb[15]~120 (
// Equation(s):
// \cpu|rf|qb[15]~120_combout  = (\cpu|rf|qb[2]~76_combout  & (((\cpu|rf|qb[2]~79_combout )))) # (!\cpu|rf|qb[2]~76_combout  & ((\cpu|rf|qb[2]~79_combout  & ((\cpu|rf|qb[15]~119_combout ))) # (!\cpu|rf|qb[2]~79_combout  & (\cpu|rf|register[1][15]~q ))))

	.dataa(\cpu|rf|qb[2]~76_combout ),
	.datab(\cpu|rf|register[1][15]~q ),
	.datac(\cpu|rf|qb[15]~119_combout ),
	.datad(\cpu|rf|qb[2]~79_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[15]~120_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[15]~120 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[15]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y59_N12
cycloneiv_lcell_comb \cpu|rf|qb[15]~121 (
// Equation(s):
// \cpu|rf|qb[15]~121_combout  = (\cpu|rf|qb[2]~76_combout  & ((\cpu|rf|qb[15]~120_combout  & (\cpu|rf|register[3][15]~q )) # (!\cpu|rf|qb[15]~120_combout  & ((\cpu|rf|register[2][15]~q ))))) # (!\cpu|rf|qb[2]~76_combout  & (((\cpu|rf|qb[15]~120_combout ))))

	.dataa(\cpu|rf|register[3][15]~q ),
	.datab(\cpu|rf|qb[2]~76_combout ),
	.datac(\cpu|rf|register[2][15]~q ),
	.datad(\cpu|rf|qb[15]~120_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[15]~121_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[15]~121 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[15]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y62_N15
dffeas \cpu|rf|register[22][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[15]~23_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y62_N14
cycloneiv_lcell_comb \cpu|rf|register[26][15]~feeder (
// Equation(s):
// \cpu|rf|register[26][15]~feeder_combout  = \cpu|link|y[15]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[15]~23_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[26][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[26][15]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[26][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y62_N15
dffeas \cpu|rf|register[26][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[26][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y62_N4
cycloneiv_lcell_comb \cpu|rf|qb[15]~110 (
// Equation(s):
// \cpu|rf|qb[15]~110_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[26][15]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[18][15]~q ))))

	.dataa(\cpu|rf|register[18][15]~q ),
	.datab(\cpu|rf|register[26][15]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[15]~110_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[15]~110 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qb[15]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y62_N14
cycloneiv_lcell_comb \cpu|rf|qb[15]~111 (
// Equation(s):
// \cpu|rf|qb[15]~111_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[15]~110_combout  & (\cpu|rf|register[30][15]~q )) # (!\cpu|rf|qb[15]~110_combout  & ((\cpu|rf|register[22][15]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[15]~110_combout ))))

	.dataa(\cpu|rf|register[30][15]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[22][15]~q ),
	.datad(\cpu|rf|qb[15]~110_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[15]~111_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[15]~111 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[15]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y64_N27
dffeas \cpu|rf|register[20][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[15]~23_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y60_N18
cycloneiv_lcell_comb \cpu|rf|qb[15]~112 (
// Equation(s):
// \cpu|rf|qb[15]~112_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[24][15]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[16][15]~q ))))

	.dataa(\cpu|rf|register[16][15]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[24][15]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[15]~112_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[15]~112 .lut_mask = 16'hFC22;
defparam \cpu|rf|qb[15]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y64_N26
cycloneiv_lcell_comb \cpu|rf|qb[15]~113 (
// Equation(s):
// \cpu|rf|qb[15]~113_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[15]~112_combout  & (\cpu|rf|register[28][15]~q )) # (!\cpu|rf|qb[15]~112_combout  & ((\cpu|rf|register[20][15]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[15]~112_combout ))))

	.dataa(\cpu|rf|register[28][15]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[20][15]~q ),
	.datad(\cpu|rf|qb[15]~112_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[15]~113_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[15]~113 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[15]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y62_N26
cycloneiv_lcell_comb \cpu|rf|qb[15]~114 (
// Equation(s):
// \cpu|rf|qb[15]~114_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\imem|irom|altsyncram_component|auto_generated|q_a [16]) # ((\cpu|rf|qb[15]~111_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[15]~113_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|qb[15]~111_combout ),
	.datad(\cpu|rf|qb[15]~113_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[15]~114_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[15]~114 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qb[15]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y65_N21
dffeas \cpu|rf|register[27][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[15]~23_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y65_N3
dffeas \cpu|rf|register[23][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[15]~23_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y65_N2
cycloneiv_lcell_comb \cpu|rf|qb[15]~115 (
// Equation(s):
// \cpu|rf|qb[15]~115_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[23][15]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[19][15]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[19][15]~q ),
	.datac(\cpu|rf|register[23][15]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[15]~115_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[15]~115 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[15]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y65_N20
cycloneiv_lcell_comb \cpu|rf|qb[15]~116 (
// Equation(s):
// \cpu|rf|qb[15]~116_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[15]~115_combout  & (\cpu|rf|register[31][15]~q )) # (!\cpu|rf|qb[15]~115_combout  & ((\cpu|rf|register[27][15]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[15]~115_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[31][15]~q ),
	.datac(\cpu|rf|register[27][15]~q ),
	.datad(\cpu|rf|qb[15]~115_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[15]~116_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[15]~116 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[15]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y62_N24
cycloneiv_lcell_comb \cpu|rf|qb[15]~117 (
// Equation(s):
// \cpu|rf|qb[15]~117_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[15]~114_combout  & ((\cpu|rf|qb[15]~116_combout ))) # (!\cpu|rf|qb[15]~114_combout  & (\cpu|rf|qb[15]~109_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[15]~114_combout ))))

	.dataa(\cpu|rf|qb[15]~109_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|qb[15]~114_combout ),
	.datad(\cpu|rf|qb[15]~116_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[15]~117_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[15]~117 .lut_mask = 16'hF838;
defparam \cpu|rf|qb[15]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y59_N20
cycloneiv_lcell_comb \cpu|rf|qb[15]~122 (
// Equation(s):
// \cpu|rf|qb[15]~122_combout  = (\cpu|rf|qb[2]~64_combout  & (((\cpu|rf|qb[2]~75_combout )))) # (!\cpu|rf|qb[2]~64_combout  & ((\cpu|rf|qb[2]~75_combout  & ((\cpu|rf|qb[15]~117_combout ))) # (!\cpu|rf|qb[2]~75_combout  & (\cpu|rf|qb[15]~121_combout ))))

	.dataa(\cpu|rf|qb[2]~64_combout ),
	.datab(\cpu|rf|qb[15]~121_combout ),
	.datac(\cpu|rf|qb[2]~75_combout ),
	.datad(\cpu|rf|qb[15]~117_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[15]~122_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[15]~122 .lut_mask = 16'hF4A4;
defparam \cpu|rf|qb[15]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y57_N17
dffeas \cpu|rf|register[14][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[15]~23_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y57_N16
cycloneiv_lcell_comb \cpu|rf|qb[15]~123 (
// Equation(s):
// \cpu|rf|qb[15]~123_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|register[14][15]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|rf|register[12][15]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[12][15]~q ),
	.datac(\cpu|rf|register[14][15]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[15]~123_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[15]~123 .lut_mask = 16'hAAE4;
defparam \cpu|rf|qb[15]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y57_N3
dffeas \cpu|rf|register[13][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[15]~23_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][15] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y57_N2
cycloneiv_lcell_comb \cpu|rf|qb[15]~124 (
// Equation(s):
// \cpu|rf|qb[15]~124_combout  = (\cpu|rf|qb[15]~123_combout  & ((\cpu|rf|register[15][15]~q ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\cpu|rf|qb[15]~123_combout  & (((\cpu|rf|register[13][15]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|register[15][15]~q ),
	.datab(\cpu|rf|qb[15]~123_combout ),
	.datac(\cpu|rf|register[13][15]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[15]~124_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[15]~124 .lut_mask = 16'hB8CC;
defparam \cpu|rf|qb[15]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y59_N6
cycloneiv_lcell_comb \cpu|rf|qb[15]~125 (
// Equation(s):
// \cpu|rf|qb[15]~125_combout  = (\cpu|rf|qb[15]~122_combout  & (((\cpu|rf|qb[15]~124_combout ) # (!\cpu|rf|qb[2]~64_combout )))) # (!\cpu|rf|qb[15]~122_combout  & (\cpu|rf|qb[15]~107_combout  & ((\cpu|rf|qb[2]~64_combout ))))

	.dataa(\cpu|rf|qb[15]~107_combout ),
	.datab(\cpu|rf|qb[15]~122_combout ),
	.datac(\cpu|rf|qb[15]~124_combout ),
	.datad(\cpu|rf|qb[2]~64_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[15]~125_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[15]~125 .lut_mask = 16'hE2CC;
defparam \cpu|rf|qb[15]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y59_N16
cycloneiv_lcell_comb \cpu|alu_b|y[15]~2 (
// Equation(s):
// \cpu|alu_b|y[15]~2_combout  = (\cpu|cu|aluimm~2_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [15])) # (!\cpu|cu|aluimm~2_combout  & (((!\cpu|rf|Equal1~1_combout  & \cpu|rf|qb[15]~125_combout ))))

	.dataa(\cpu|cu|aluimm~2_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|rf|Equal1~1_combout ),
	.datad(\cpu|rf|qb[15]~125_combout ),
	.cin(gnd),
	.combout(\cpu|alu_b|y[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_b|y[15]~2 .lut_mask = 16'h8D88;
defparam \cpu|alu_b|y[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y59_N8
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~28 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~28_combout  = (!\cpu|alu_a|y[1]~4_combout  & ((\cpu|alu_a|y[0]~1_combout  & ((\cpu|alu_b|y[15]~2_combout ))) # (!\cpu|alu_a|y[0]~1_combout  & (\cpu|alu_b|y[14]~4_combout ))))

	.dataa(\cpu|alu_a|y[0]~1_combout ),
	.datab(\cpu|alu_b|y[14]~4_combout ),
	.datac(\cpu|alu_a|y[1]~4_combout ),
	.datad(\cpu|alu_b|y[15]~2_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~28 .lut_mask = 16'h0E04;
defparam \cpu|al_unit|ShiftRight1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y61_N18
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~29 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~29_combout  = (\cpu|al_unit|ShiftLeft0~18_combout  & ((\cpu|alu_a|y[0]~1_combout  & (\cpu|rf|qb[17]~646_combout )) # (!\cpu|alu_a|y[0]~1_combout  & ((\cpu|rf|qb[16]~666_combout )))))

	.dataa(\cpu|alu_a|y[0]~1_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datac(\cpu|rf|qb[17]~646_combout ),
	.datad(\cpu|rf|qb[16]~666_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~29 .lut_mask = 16'hC480;
defparam \cpu|al_unit|ShiftRight1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y59_N22
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~30 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~30_combout  = (\cpu|al_unit|ShiftRight1~28_combout ) # ((\cpu|alu_a|y[1]~4_combout  & ((\cpu|al_unit|ShiftRight0~6_combout ) # (\cpu|al_unit|ShiftRight1~29_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~6_combout ),
	.datab(\cpu|alu_a|y[1]~4_combout ),
	.datac(\cpu|al_unit|ShiftRight1~28_combout ),
	.datad(\cpu|al_unit|ShiftRight1~29_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~30 .lut_mask = 16'hFCF8;
defparam \cpu|al_unit|ShiftRight1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y59_N0
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~37 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~37_combout  = (\cpu|alu_a|y[1]~4_combout  & (\cpu|al_unit|ShiftRight1~13_combout )) # (!\cpu|alu_a|y[1]~4_combout  & ((\cpu|al_unit|ShiftRight0~25_combout )))

	.dataa(gnd),
	.datab(\cpu|al_unit|ShiftRight1~13_combout ),
	.datac(\cpu|alu_a|y[1]~4_combout ),
	.datad(\cpu|al_unit|ShiftRight0~25_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~37 .lut_mask = 16'hCFC0;
defparam \cpu|al_unit|ShiftRight1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y59_N12
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~81 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~81_combout  = (\cpu|alu_a|y[2]~3_combout  & ((\cpu|al_unit|ShiftRight0~6_combout ) # ((\cpu|al_unit|ShiftLeft0~18_combout  & \cpu|al_unit|ShiftRight1~37_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datab(\cpu|alu_a|y[2]~3_combout ),
	.datac(\cpu|al_unit|ShiftRight0~6_combout ),
	.datad(\cpu|al_unit|ShiftRight1~37_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~81_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~81 .lut_mask = 16'hC8C0;
defparam \cpu|al_unit|ShiftRight0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y59_N10
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~82 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~82_combout  = (\cpu|al_unit|ShiftRight0~81_combout ) # ((!\cpu|alu_a|y[2]~3_combout  & \cpu|al_unit|ShiftRight1~30_combout ))

	.dataa(gnd),
	.datab(\cpu|alu_a|y[2]~3_combout ),
	.datac(\cpu|al_unit|ShiftRight1~30_combout ),
	.datad(\cpu|al_unit|ShiftRight0~81_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~82_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~82 .lut_mask = 16'hFF30;
defparam \cpu|al_unit|ShiftRight0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y59_N10
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~12 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~12_combout  = (\cpu|alu_a|y[0]~1_combout  & ((\cpu|rf|qb[25]~466_combout ))) # (!\cpu|alu_a|y[0]~1_combout  & (\cpu|rf|qb[24]~486_combout ))

	.dataa(gnd),
	.datab(\cpu|rf|qb[24]~486_combout ),
	.datac(\cpu|alu_a|y[0]~1_combout ),
	.datad(\cpu|rf|qb[25]~466_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~12 .lut_mask = 16'hFC0C;
defparam \cpu|al_unit|ShiftRight1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y59_N30
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~79 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~79_combout  = (\cpu|al_unit|ShiftRight0~48_combout  & ((\cpu|alu_a|y[1]~4_combout  & ((\cpu|al_unit|ShiftRight1~12_combout ))) # (!\cpu|alu_a|y[1]~4_combout  & (\cpu|al_unit|ShiftRight0~22_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~48_combout ),
	.datab(\cpu|al_unit|ShiftRight0~22_combout ),
	.datac(\cpu|alu_a|y[1]~4_combout ),
	.datad(\cpu|al_unit|ShiftRight1~12_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~79_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~79 .lut_mask = 16'hA808;
defparam \cpu|al_unit|ShiftRight0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y59_N0
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~80 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~80_combout  = (\cpu|al_unit|ShiftRight0~6_combout ) # ((\cpu|al_unit|ShiftRight0~79_combout ) # ((\cpu|al_unit|ShiftRight0~99_combout  & \cpu|al_unit|ShiftRight1~35_combout )))

	.dataa(\cpu|al_unit|ShiftRight0~99_combout ),
	.datab(\cpu|al_unit|ShiftRight0~6_combout ),
	.datac(\cpu|al_unit|ShiftRight0~79_combout ),
	.datad(\cpu|al_unit|ShiftRight1~35_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~80_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~80 .lut_mask = 16'hFEFC;
defparam \cpu|al_unit|ShiftRight0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y54_N4
cycloneiv_lcell_comb \cpu|al_unit|Mux17~4 (
// Equation(s):
// \cpu|al_unit|Mux17~4_combout  = (\cpu|al_unit|Mux29~16_combout  & ((\cpu|alu_a|y[3]~5_combout  & ((\cpu|al_unit|ShiftRight0~80_combout ))) # (!\cpu|alu_a|y[3]~5_combout  & (\cpu|al_unit|ShiftRight0~82_combout ))))

	.dataa(\cpu|alu_a|y[3]~5_combout ),
	.datab(\cpu|al_unit|Mux29~16_combout ),
	.datac(\cpu|al_unit|ShiftRight0~82_combout ),
	.datad(\cpu|al_unit|ShiftRight0~80_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux17~4 .lut_mask = 16'hC840;
defparam \cpu|al_unit|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y54_N22
cycloneiv_lcell_comb \cpu|al_unit|Mux17~10 (
// Equation(s):
// \cpu|al_unit|Mux17~10_combout  = (\cpu|al_unit|Mux17~4_combout ) # ((\cpu|al_unit|Mux17~9_combout  & !\cpu|al_unit|Mux29~16_combout ))

	.dataa(\cpu|al_unit|Mux17~9_combout ),
	.datab(\cpu|al_unit|Mux29~16_combout ),
	.datac(\cpu|al_unit|Mux17~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux17~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux17~10 .lut_mask = 16'hF2F2;
defparam \cpu|al_unit|Mux17~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y54_N6
cycloneiv_lcell_comb \cpu|link|y[14]~20 (
// Equation(s):
// \cpu|link|y[14]~20_combout  = (\cpu|pcplus4|p4[14]~24_combout  & ((\cpu|cu|jal~0_combout ) # ((\cpu|link|y[5]~0_combout  & \cpu|al_unit|Mux17~10_combout )))) # (!\cpu|pcplus4|p4[14]~24_combout  & (\cpu|link|y[5]~0_combout  & (\cpu|al_unit|Mux17~10_combout 
// )))

	.dataa(\cpu|pcplus4|p4[14]~24_combout ),
	.datab(\cpu|link|y[5]~0_combout ),
	.datac(\cpu|al_unit|Mux17~10_combout ),
	.datad(\cpu|cu|jal~0_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[14]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[14]~20 .lut_mask = 16'hEAC0;
defparam \cpu|link|y[14]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y63_N0
cycloneiv_lcell_comb \cpu|link|y[14]~21 (
// Equation(s):
// \cpu|link|y[14]~21_combout  = (\cpu|link|y[14]~20_combout ) # ((\cpu|link|y[5]~2_combout  & \dmem|io_data_mux|y[14]~14_combout ))

	.dataa(gnd),
	.datab(\cpu|link|y[5]~2_combout ),
	.datac(\dmem|io_data_mux|y[14]~14_combout ),
	.datad(\cpu|link|y[14]~20_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[14]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[14]~21 .lut_mask = 16'hFFC0;
defparam \cpu|link|y[14]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y64_N7
dffeas \cpu|rf|register[11][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[14]~21_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y61_N9
dffeas \cpu|rf|register[9][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[14]~21_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y61_N18
cycloneiv_lcell_comb \cpu|rf|qb[14]~156 (
// Equation(s):
// \cpu|rf|qb[14]~156_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[10][14]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[8][14]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|register[8][14]~q ),
	.datac(\cpu|rf|register[10][14]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[14]~156_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[14]~156 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[14]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y61_N8
cycloneiv_lcell_comb \cpu|rf|qb[14]~157 (
// Equation(s):
// \cpu|rf|qb[14]~157_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[14]~156_combout  & (\cpu|rf|register[11][14]~q )) # (!\cpu|rf|qb[14]~156_combout  & ((\cpu|rf|register[9][14]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[14]~156_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|register[11][14]~q ),
	.datac(\cpu|rf|register[9][14]~q ),
	.datad(\cpu|rf|qb[14]~156_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[14]~157_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[14]~157 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[14]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y55_N20
cycloneiv_lcell_comb \cpu|rf|qb[14]~162 (
// Equation(s):
// \cpu|rf|qb[14]~162_combout  = (\cpu|rf|qb[2]~64_combout  & (((\cpu|rf|qb[14]~157_combout ) # (\cpu|rf|qb[2]~75_combout )))) # (!\cpu|rf|qb[2]~64_combout  & (\cpu|rf|qb[14]~161_combout  & ((!\cpu|rf|qb[2]~75_combout ))))

	.dataa(\cpu|rf|qb[14]~161_combout ),
	.datab(\cpu|rf|qb[2]~64_combout ),
	.datac(\cpu|rf|qb[14]~157_combout ),
	.datad(\cpu|rf|qb[2]~75_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[14]~162_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[14]~162 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qb[14]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y63_N14
cycloneiv_lcell_comb \cpu|rf|register[22][14]~feeder (
// Equation(s):
// \cpu|rf|register[22][14]~feeder_combout  = \cpu|link|y[14]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[14]~21_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[22][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[22][14]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[22][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y63_N15
dffeas \cpu|rf|register[22][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[22][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y62_N8
cycloneiv_lcell_comb \cpu|rf|register[26][14]~feeder (
// Equation(s):
// \cpu|rf|register[26][14]~feeder_combout  = \cpu|link|y[14]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[14]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[26][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[26][14]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[26][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y62_N9
dffeas \cpu|rf|register[26][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[26][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y62_N18
cycloneiv_lcell_comb \cpu|rf|qb[14]~146 (
// Equation(s):
// \cpu|rf|qb[14]~146_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[26][14]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[18][14]~q ))))

	.dataa(\cpu|rf|register[18][14]~q ),
	.datab(\cpu|rf|register[26][14]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[14]~146_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[14]~146 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qb[14]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y62_N20
cycloneiv_lcell_comb \cpu|rf|qb[14]~147 (
// Equation(s):
// \cpu|rf|qb[14]~147_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[14]~146_combout  & (\cpu|rf|register[30][14]~q )) # (!\cpu|rf|qb[14]~146_combout  & ((\cpu|rf|register[22][14]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[14]~146_combout ))))

	.dataa(\cpu|rf|register[30][14]~q ),
	.datab(\cpu|rf|register[22][14]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\cpu|rf|qb[14]~146_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[14]~147_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[14]~147 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qb[14]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y60_N2
cycloneiv_lcell_comb \cpu|rf|qb[14]~150 (
// Equation(s):
// \cpu|rf|qb[14]~150_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[24][14]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[16][14]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[16][14]~q ),
	.datac(\cpu|rf|register[24][14]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[14]~150_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[14]~150 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[14]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y62_N2
cycloneiv_lcell_comb \cpu|rf|qb[14]~151 (
// Equation(s):
// \cpu|rf|qb[14]~151_combout  = (\cpu|rf|qb[14]~150_combout  & (((\cpu|rf|register[28][14]~q ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\cpu|rf|qb[14]~150_combout  & (\cpu|rf|register[20][14]~q  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|register[20][14]~q ),
	.datab(\cpu|rf|register[28][14]~q ),
	.datac(\cpu|rf|qb[14]~150_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[14]~151_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[14]~151 .lut_mask = 16'hCAF0;
defparam \cpu|rf|qb[14]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y61_N29
dffeas \cpu|rf|register[21][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[14]~21_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y61_N28
cycloneiv_lcell_comb \cpu|rf|qb[14]~148 (
// Equation(s):
// \cpu|rf|qb[14]~148_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[21][14]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[17][14]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[17][14]~q ),
	.datac(\cpu|rf|register[21][14]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[14]~148_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[14]~148 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[14]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y61_N8
cycloneiv_lcell_comb \cpu|rf|qb[14]~149 (
// Equation(s):
// \cpu|rf|qb[14]~149_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[14]~148_combout  & (\cpu|rf|register[29][14]~q )) # (!\cpu|rf|qb[14]~148_combout  & ((\cpu|rf|register[25][14]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[14]~148_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[29][14]~q ),
	.datac(\cpu|rf|register[25][14]~q ),
	.datad(\cpu|rf|qb[14]~148_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[14]~149_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[14]~149 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[14]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y62_N8
cycloneiv_lcell_comb \cpu|rf|qb[14]~152 (
// Equation(s):
// \cpu|rf|qb[14]~152_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[14]~149_combout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|qb[14]~151_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|qb[14]~151_combout ),
	.datac(\cpu|rf|qb[14]~149_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[14]~152_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[14]~152 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[14]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y65_N31
dffeas \cpu|rf|register[23][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[14]~21_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y65_N30
cycloneiv_lcell_comb \cpu|rf|qb[14]~153 (
// Equation(s):
// \cpu|rf|qb[14]~153_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|register[23][14]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|rf|register[19][14]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|register[19][14]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[23][14]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[14]~153_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[14]~153 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qb[14]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y65_N1
dffeas \cpu|rf|register[27][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[14]~21_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][14] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y65_N0
cycloneiv_lcell_comb \cpu|rf|qb[14]~154 (
// Equation(s):
// \cpu|rf|qb[14]~154_combout  = (\cpu|rf|qb[14]~153_combout  & ((\cpu|rf|register[31][14]~q ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\cpu|rf|qb[14]~153_combout  & (((\cpu|rf|register[27][14]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|register[31][14]~q ),
	.datab(\cpu|rf|qb[14]~153_combout ),
	.datac(\cpu|rf|register[27][14]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[14]~154_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[14]~154 .lut_mask = 16'hB8CC;
defparam \cpu|rf|qb[14]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y62_N10
cycloneiv_lcell_comb \cpu|rf|qb[14]~155 (
// Equation(s):
// \cpu|rf|qb[14]~155_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[14]~152_combout  & ((\cpu|rf|qb[14]~154_combout ))) # (!\cpu|rf|qb[14]~152_combout  & (\cpu|rf|qb[14]~147_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[14]~152_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|qb[14]~147_combout ),
	.datac(\cpu|rf|qb[14]~152_combout ),
	.datad(\cpu|rf|qb[14]~154_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[14]~155_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[14]~155 .lut_mask = 16'hF858;
defparam \cpu|rf|qb[14]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y59_N2
cycloneiv_lcell_comb \cpu|rf|qb[14]~165 (
// Equation(s):
// \cpu|rf|qb[14]~165_combout  = (\cpu|rf|qb[14]~162_combout  & ((\cpu|rf|qb[14]~164_combout ) # ((!\cpu|rf|qb[2]~75_combout )))) # (!\cpu|rf|qb[14]~162_combout  & (((\cpu|rf|qb[2]~75_combout  & \cpu|rf|qb[14]~155_combout ))))

	.dataa(\cpu|rf|qb[14]~164_combout ),
	.datab(\cpu|rf|qb[14]~162_combout ),
	.datac(\cpu|rf|qb[2]~75_combout ),
	.datad(\cpu|rf|qb[14]~155_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[14]~165_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[14]~165 .lut_mask = 16'hBC8C;
defparam \cpu|rf|qb[14]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y60_N10
cycloneiv_lcell_comb \cpu|rf|qb[14]~707 (
// Equation(s):
// \cpu|rf|qb[14]~707_combout  = (\cpu|rf|qb[14]~165_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(\cpu|rf|Equal1~0_combout ),
	.datab(gnd),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datad(\cpu|rf|qb[14]~165_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[14]~707_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[14]~707 .lut_mask = 16'hF500;
defparam \cpu|rf|qb[14]~707 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y17_N1
cycloneiv_io_ibuf \in_port0[24]~input (
	.i(in_port0[24]),
	.ibar(gnd),
	.o(\in_port0[24]~input_o ));
// synopsys translate_off
defparam \in_port0[24]~input .bus_hold = "false";
defparam \in_port0[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X102_Y55_N29
dffeas \dmem|io_input_reg|in_reg0[24] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\in_port0[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg0 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg0[24] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg0[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y55_N28
cycloneiv_lcell_comb \dmem|io_input_reg|io_imput_mux2x32|Selector7~0 (
// Equation(s):
// \dmem|io_input_reg|io_imput_mux2x32|Selector7~0_combout  = (\dmem|io_input_reg|in_reg1 [24] & ((\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout ) # ((\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout  & \dmem|io_input_reg|in_reg0 [24])))) # 
// (!\dmem|io_input_reg|in_reg1 [24] & (\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout  & (\dmem|io_input_reg|in_reg0 [24])))

	.dataa(\dmem|io_input_reg|in_reg1 [24]),
	.datab(\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout ),
	.datac(\dmem|io_input_reg|in_reg0 [24]),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_imput_mux2x32|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector7~0 .lut_mask = 16'hEAC0;
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y55_N18
cycloneiv_lcell_comb \dmem|io_data_mux|y[24]~24 (
// Equation(s):
// \dmem|io_data_mux|y[24]~24_combout  = (\cpu|al_unit|Mux24~8_combout  & ((\dmem|io_input_reg|io_imput_mux2x32|Selector7~0_combout ))) # (!\cpu|al_unit|Mux24~8_combout  & (\dmem|dram|altsyncram_component|auto_generated|q_a [24]))

	.dataa(\cpu|al_unit|Mux24~8_combout ),
	.datab(gnd),
	.datac(\dmem|dram|altsyncram_component|auto_generated|q_a [24]),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Selector7~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[24]~24 .lut_mask = 16'hFA50;
defparam \dmem|io_data_mux|y[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y55_N16
cycloneiv_lcell_comb \cpu|link|y[24]~47 (
// Equation(s):
// \cpu|link|y[24]~47_combout  = (\cpu|link|y[24]~46_combout ) # ((\cpu|link|y[5]~2_combout  & \dmem|io_data_mux|y[24]~24_combout ))

	.dataa(\cpu|link|y[24]~46_combout ),
	.datab(\cpu|link|y[5]~2_combout ),
	.datac(gnd),
	.datad(\dmem|io_data_mux|y[24]~24_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[24]~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[24]~47 .lut_mask = 16'hEEAA;
defparam \cpu|link|y[24]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y57_N5
dffeas \cpu|rf|register[12][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[24]~47_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y57_N4
cycloneiv_lcell_comb \cpu|rf|qb[24]~484 (
// Equation(s):
// \cpu|rf|qb[24]~484_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[13][24]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (((\cpu|rf|register[12][24]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|register[13][24]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[12][24]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[24]~484_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[24]~484 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qb[24]~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y57_N3
dffeas \cpu|rf|register[14][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[24]~47_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y57_N2
cycloneiv_lcell_comb \cpu|rf|qb[24]~485 (
// Equation(s):
// \cpu|rf|qb[24]~485_combout  = (\cpu|rf|qb[24]~484_combout  & ((\cpu|rf|register[15][24]~q ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\cpu|rf|qb[24]~484_combout  & (((\cpu|rf|register[14][24]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|register[15][24]~q ),
	.datab(\cpu|rf|qb[24]~484_combout ),
	.datac(\cpu|rf|register[14][24]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[24]~485_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[24]~485 .lut_mask = 16'hB8CC;
defparam \cpu|rf|qb[24]~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y59_N6
cycloneiv_lcell_comb \cpu|rf|qb[24]~477 (
// Equation(s):
// \cpu|rf|qb[24]~477_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[10][24]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (((\cpu|rf|register[8][24]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|register[10][24]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|register[8][24]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[24]~477_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[24]~477 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qb[24]~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y59_N4
cycloneiv_lcell_comb \cpu|rf|qb[24]~478 (
// Equation(s):
// \cpu|rf|qb[24]~478_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[24]~477_combout  & ((\cpu|rf|register[11][24]~q ))) # (!\cpu|rf|qb[24]~477_combout  & (\cpu|rf|register[9][24]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[24]~477_combout ))))

	.dataa(\cpu|rf|register[9][24]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[11][24]~q ),
	.datad(\cpu|rf|qb[24]~477_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[24]~478_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[24]~478 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[24]~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y62_N29
dffeas \cpu|rf|register[6][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[24]~47_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y59_N27
dffeas \cpu|rf|register[7][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[24]~47_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y62_N15
dffeas \cpu|rf|register[5][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[24]~47_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y59_N1
dffeas \cpu|rf|register[4][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[24]~47_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y59_N0
cycloneiv_lcell_comb \cpu|rf|qb[24]~479 (
// Equation(s):
// \cpu|rf|qb[24]~479_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[5][24]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[4][24]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[5][24]~q ),
	.datac(\cpu|rf|register[4][24]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[24]~479_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[24]~479 .lut_mask = 16'hEE50;
defparam \cpu|rf|qb[24]~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y59_N26
cycloneiv_lcell_comb \cpu|rf|qb[24]~480 (
// Equation(s):
// \cpu|rf|qb[24]~480_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[24]~479_combout  & ((\cpu|rf|register[7][24]~q ))) # (!\cpu|rf|qb[24]~479_combout  & (\cpu|rf|register[6][24]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[24]~479_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[6][24]~q ),
	.datac(\cpu|rf|register[7][24]~q ),
	.datad(\cpu|rf|qb[24]~479_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[24]~480_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[24]~480 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[24]~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y62_N20
cycloneiv_lcell_comb \cpu|rf|qb[24]~482 (
// Equation(s):
// \cpu|rf|qb[24]~482_combout  = (\cpu|rf|qb[24]~481_combout  & (((\cpu|rf|register[3][24]~q )) # (!\cpu|rf|qb[2]~79_combout ))) # (!\cpu|rf|qb[24]~481_combout  & (\cpu|rf|qb[2]~79_combout  & ((\cpu|rf|qb[24]~480_combout ))))

	.dataa(\cpu|rf|qb[24]~481_combout ),
	.datab(\cpu|rf|qb[2]~79_combout ),
	.datac(\cpu|rf|register[3][24]~q ),
	.datad(\cpu|rf|qb[24]~480_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[24]~482_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[24]~482 .lut_mask = 16'hE6A2;
defparam \cpu|rf|qb[24]~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y59_N8
cycloneiv_lcell_comb \cpu|rf|qb[24]~483 (
// Equation(s):
// \cpu|rf|qb[24]~483_combout  = (\cpu|rf|qb[2]~75_combout  & (((\cpu|rf|qb[2]~64_combout )))) # (!\cpu|rf|qb[2]~75_combout  & ((\cpu|rf|qb[2]~64_combout  & (\cpu|rf|qb[24]~478_combout )) # (!\cpu|rf|qb[2]~64_combout  & ((\cpu|rf|qb[24]~482_combout )))))

	.dataa(\cpu|rf|qb[2]~75_combout ),
	.datab(\cpu|rf|qb[24]~478_combout ),
	.datac(\cpu|rf|qb[2]~64_combout ),
	.datad(\cpu|rf|qb[24]~482_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[24]~483_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[24]~483 .lut_mask = 16'hE5E0;
defparam \cpu|rf|qb[24]~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y55_N11
dffeas \cpu|rf|register[26][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[24]~47_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y55_N10
cycloneiv_lcell_comb \cpu|rf|qb[24]~467 (
// Equation(s):
// \cpu|rf|qb[24]~467_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[26][24]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[18][24]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[18][24]~q ),
	.datac(\cpu|rf|register[26][24]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[24]~467_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[24]~467 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[24]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y55_N28
cycloneiv_lcell_comb \cpu|rf|qb[24]~468 (
// Equation(s):
// \cpu|rf|qb[24]~468_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[24]~467_combout  & (\cpu|rf|register[30][24]~q )) # (!\cpu|rf|qb[24]~467_combout  & ((\cpu|rf|register[22][24]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[24]~467_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[30][24]~q ),
	.datac(\cpu|rf|register[22][24]~q ),
	.datad(\cpu|rf|qb[24]~467_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[24]~468_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[24]~468 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[24]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y59_N2
cycloneiv_lcell_comb \cpu|rf|qb[24]~474 (
// Equation(s):
// \cpu|rf|qb[24]~474_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[23][24]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[19][24]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[19][24]~q ),
	.datac(\cpu|rf|register[23][24]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[24]~474_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[24]~474 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[24]~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y59_N8
cycloneiv_lcell_comb \cpu|rf|qb[24]~475 (
// Equation(s):
// \cpu|rf|qb[24]~475_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[24]~474_combout  & (\cpu|rf|register[31][24]~q )) # (!\cpu|rf|qb[24]~474_combout  & ((\cpu|rf|register[27][24]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[24]~474_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[31][24]~q ),
	.datac(\cpu|rf|register[27][24]~q ),
	.datad(\cpu|rf|qb[24]~474_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[24]~475_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[24]~475 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[24]~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y58_N27
dffeas \cpu|rf|register[25][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[24]~47_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y58_N17
dffeas \cpu|rf|register[21][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[24]~47_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y58_N16
cycloneiv_lcell_comb \cpu|rf|qb[24]~469 (
// Equation(s):
// \cpu|rf|qb[24]~469_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[21][24]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[17][24]~q ))))

	.dataa(\cpu|rf|register[17][24]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[21][24]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[24]~469_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[24]~469 .lut_mask = 16'hFC22;
defparam \cpu|rf|qb[24]~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y58_N26
cycloneiv_lcell_comb \cpu|rf|qb[24]~470 (
// Equation(s):
// \cpu|rf|qb[24]~470_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[24]~469_combout  & (\cpu|rf|register[29][24]~q )) # (!\cpu|rf|qb[24]~469_combout  & ((\cpu|rf|register[25][24]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[24]~469_combout ))))

	.dataa(\cpu|rf|register[29][24]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[25][24]~q ),
	.datad(\cpu|rf|qb[24]~469_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[24]~470_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[24]~470 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[24]~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y60_N31
dffeas \cpu|rf|register[24][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[24]~47_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][24] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y60_N30
cycloneiv_lcell_comb \cpu|rf|qb[24]~471 (
// Equation(s):
// \cpu|rf|qb[24]~471_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|register[24][24]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (\cpu|rf|register[16][24]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|register[16][24]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[24][24]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[24]~471_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[24]~471 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qb[24]~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y59_N16
cycloneiv_lcell_comb \cpu|rf|qb[24]~472 (
// Equation(s):
// \cpu|rf|qb[24]~472_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[24]~471_combout  & ((\cpu|rf|register[28][24]~q ))) # (!\cpu|rf|qb[24]~471_combout  & (\cpu|rf|register[20][24]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[24]~471_combout ))))

	.dataa(\cpu|rf|register[20][24]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[28][24]~q ),
	.datad(\cpu|rf|qb[24]~471_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[24]~472_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[24]~472 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[24]~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y59_N28
cycloneiv_lcell_comb \cpu|rf|qb[24]~473 (
// Equation(s):
// \cpu|rf|qb[24]~473_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\imem|irom|altsyncram_component|auto_generated|q_a [16])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|qb[24]~470_combout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[24]~472_combout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|qb[24]~470_combout ),
	.datad(\cpu|rf|qb[24]~472_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[24]~473_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[24]~473 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qb[24]~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y59_N10
cycloneiv_lcell_comb \cpu|rf|qb[24]~476 (
// Equation(s):
// \cpu|rf|qb[24]~476_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[24]~473_combout  & ((\cpu|rf|qb[24]~475_combout ))) # (!\cpu|rf|qb[24]~473_combout  & (\cpu|rf|qb[24]~468_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[24]~473_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|qb[24]~468_combout ),
	.datac(\cpu|rf|qb[24]~475_combout ),
	.datad(\cpu|rf|qb[24]~473_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[24]~476_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[24]~476 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[24]~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y59_N14
cycloneiv_lcell_comb \cpu|rf|qb[24]~486 (
// Equation(s):
// \cpu|rf|qb[24]~486_combout  = (\cpu|rf|qb[2]~75_combout  & ((\cpu|rf|qb[24]~483_combout  & (\cpu|rf|qb[24]~485_combout )) # (!\cpu|rf|qb[24]~483_combout  & ((\cpu|rf|qb[24]~476_combout ))))) # (!\cpu|rf|qb[2]~75_combout  & (((\cpu|rf|qb[24]~483_combout 
// ))))

	.dataa(\cpu|rf|qb[2]~75_combout ),
	.datab(\cpu|rf|qb[24]~485_combout ),
	.datac(\cpu|rf|qb[24]~483_combout ),
	.datad(\cpu|rf|qb[24]~476_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[24]~486_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[24]~486 .lut_mask = 16'hDAD0;
defparam \cpu|rf|qb[24]~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y62_N4
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~112 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~112_combout  = (\cpu|al_unit|ShiftLeft0~100_combout  & ((\cpu|rf|qb[24]~486_combout ) # ((\cpu|rf|qb[22]~586_combout  & \cpu|al_unit|ShiftLeft0~101_combout )))) # (!\cpu|al_unit|ShiftLeft0~100_combout  & 
// (((\cpu|rf|qb[22]~586_combout  & \cpu|al_unit|ShiftLeft0~101_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~100_combout ),
	.datab(\cpu|rf|qb[24]~486_combout ),
	.datac(\cpu|rf|qb[22]~586_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~101_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~112_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~112 .lut_mask = 16'hF888;
defparam \cpu|al_unit|ShiftLeft0~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y62_N10
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~113 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~113_combout  = (\cpu|al_unit|ShiftRight1~80_combout  & ((\cpu|alu_a|y[1]~4_combout  & (\cpu|rf|qb[21]~606_combout )) # (!\cpu|alu_a|y[1]~4_combout  & ((\cpu|rf|qb[23]~566_combout )))))

	.dataa(\cpu|rf|qb[21]~606_combout ),
	.datab(\cpu|rf|qb[23]~566_combout ),
	.datac(\cpu|alu_a|y[1]~4_combout ),
	.datad(\cpu|al_unit|ShiftRight1~80_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~113_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~113 .lut_mask = 16'hAC00;
defparam \cpu|al_unit|ShiftLeft0~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y62_N20
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~114 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~114_combout  = (\cpu|al_unit|ShiftRight0~6_combout ) # ((\cpu|al_unit|ShiftLeft0~112_combout ) # (\cpu|al_unit|ShiftLeft0~113_combout ))

	.dataa(gnd),
	.datab(\cpu|al_unit|ShiftRight0~6_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~112_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~113_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~114_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~114 .lut_mask = 16'hFFFC;
defparam \cpu|al_unit|ShiftLeft0~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y59_N2
cycloneiv_lcell_comb \cpu|al_unit|Mux3~3 (
// Equation(s):
// \cpu|al_unit|Mux3~3_combout  = (\cpu|al_unit|ShiftLeft0~19_combout  & (((\cpu|al_unit|Mux3~2_combout )))) # (!\cpu|al_unit|ShiftLeft0~19_combout  & ((\cpu|al_unit|Mux3~2_combout  & (\cpu|al_unit|ShiftLeft0~97_combout )) # (!\cpu|al_unit|Mux3~2_combout  & 
// ((\cpu|al_unit|ShiftLeft0~114_combout )))))

	.dataa(\cpu|al_unit|ShiftLeft0~97_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~19_combout ),
	.datac(\cpu|al_unit|Mux3~2_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~114_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux3~3 .lut_mask = 16'hE3E0;
defparam \cpu|al_unit|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y59_N24
cycloneiv_lcell_comb \cpu|al_unit|Mux3~5 (
// Equation(s):
// \cpu|al_unit|Mux3~5_combout  = (\cpu|al_unit|Mux2~2_combout  & ((\cpu|al_unit|Mux3~4_combout  & ((\cpu|al_unit|Mux3~3_combout ))) # (!\cpu|al_unit|Mux3~4_combout  & (\cpu|al_unit|ShiftLeft0~64_combout )))) # (!\cpu|al_unit|Mux2~2_combout  & 
// (((\cpu|al_unit|Mux3~4_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~64_combout ),
	.datab(\cpu|al_unit|Mux2~2_combout ),
	.datac(\cpu|al_unit|Mux3~4_combout ),
	.datad(\cpu|al_unit|Mux3~3_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux3~5 .lut_mask = 16'hF838;
defparam \cpu|al_unit|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y58_N28
cycloneiv_lcell_comb \cpu|al_unit|Mux3~6 (
// Equation(s):
// \cpu|al_unit|Mux3~6_combout  = (\cpu|al_unit|Mux2~5_combout  & ((\cpu|al_unit|Mux6~4_combout  & (\cpu|al_unit|Mux3~5_combout )) # (!\cpu|al_unit|Mux6~4_combout  & ((\cpu|al_unit|Add0~108_combout ))))) # (!\cpu|al_unit|Mux2~5_combout  & 
// (!\cpu|al_unit|Mux6~4_combout ))

	.dataa(\cpu|al_unit|Mux2~5_combout ),
	.datab(\cpu|al_unit|Mux6~4_combout ),
	.datac(\cpu|al_unit|Mux3~5_combout ),
	.datad(\cpu|al_unit|Add0~108_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux3~6 .lut_mask = 16'hB391;
defparam \cpu|al_unit|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y58_N14
cycloneiv_lcell_comb \cpu|al_unit|Mux3~7 (
// Equation(s):
// \cpu|al_unit|Mux3~7_combout  = (\cpu|al_unit|Mux29~1_combout  & ((\cpu|alu_b|y[28]~22_combout  & ((\cpu|alu_a|y[28]~29_combout ) # (!\cpu|al_unit|Mux3~6_combout ))) # (!\cpu|alu_b|y[28]~22_combout  & (\cpu|alu_a|y[28]~29_combout  & 
// !\cpu|al_unit|Mux3~6_combout )))) # (!\cpu|al_unit|Mux29~1_combout  & (((\cpu|al_unit|Mux3~6_combout ))))

	.dataa(\cpu|al_unit|Mux29~1_combout ),
	.datab(\cpu|alu_b|y[28]~22_combout ),
	.datac(\cpu|alu_a|y[28]~29_combout ),
	.datad(\cpu|al_unit|Mux3~6_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux3~7 .lut_mask = 16'hD5A8;
defparam \cpu|al_unit|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y54_N18
cycloneiv_lcell_comb \cpu|al_unit|Mux3~8 (
// Equation(s):
// \cpu|al_unit|Mux3~8_combout  = (\cpu|cu|aluc[3]~6_combout  & ((\cpu|al_unit|ShiftRight1~72_combout ) # ((\cpu|al_unit|Mux2~1_combout )))) # (!\cpu|cu|aluc[3]~6_combout  & (((!\cpu|al_unit|Mux2~1_combout  & \cpu|al_unit|Mux3~7_combout ))))

	.dataa(\cpu|al_unit|ShiftRight1~72_combout ),
	.datab(\cpu|cu|aluc[3]~6_combout ),
	.datac(\cpu|al_unit|Mux2~1_combout ),
	.datad(\cpu|al_unit|Mux3~7_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux3~8 .lut_mask = 16'hCBC8;
defparam \cpu|al_unit|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y54_N16
cycloneiv_lcell_comb \cpu|al_unit|Mux3~9 (
// Equation(s):
// \cpu|al_unit|Mux3~9_combout  = (\cpu|al_unit|Mux2~1_combout  & ((\cpu|al_unit|Mux3~8_combout  & (\cpu|alu_b|y[31]~0_combout )) # (!\cpu|al_unit|Mux3~8_combout  & ((\cpu|alu_b|y[12]~5_combout ))))) # (!\cpu|al_unit|Mux2~1_combout  & 
// (((\cpu|al_unit|Mux3~8_combout ))))

	.dataa(\cpu|alu_b|y[31]~0_combout ),
	.datab(\cpu|al_unit|Mux2~1_combout ),
	.datac(\cpu|alu_b|y[12]~5_combout ),
	.datad(\cpu|al_unit|Mux3~8_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux3~9 .lut_mask = 16'hBBC0;
defparam \cpu|al_unit|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y54_N30
cycloneiv_lcell_comb \cpu|link|y[28]~54 (
// Equation(s):
// \cpu|link|y[28]~54_combout  = (\cpu|pcplus4|p4[28]~52_combout  & ((\cpu|cu|jal~0_combout ) # ((\cpu|link|y[5]~0_combout  & \cpu|al_unit|Mux3~9_combout )))) # (!\cpu|pcplus4|p4[28]~52_combout  & (((\cpu|link|y[5]~0_combout  & \cpu|al_unit|Mux3~9_combout 
// ))))

	.dataa(\cpu|pcplus4|p4[28]~52_combout ),
	.datab(\cpu|cu|jal~0_combout ),
	.datac(\cpu|link|y[5]~0_combout ),
	.datad(\cpu|al_unit|Mux3~9_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[28]~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[28]~54 .lut_mask = 16'hF888;
defparam \cpu|link|y[28]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y14_N1
cycloneiv_io_ibuf \in_port1[28]~input (
	.i(in_port1[28]),
	.ibar(gnd),
	.o(\in_port1[28]~input_o ));
// synopsys translate_off
defparam \in_port1[28]~input .bus_hold = "false";
defparam \in_port1[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X106_Y55_N2
cycloneiv_lcell_comb \dmem|io_input_reg|in_reg1[28]~feeder (
// Equation(s):
// \dmem|io_input_reg|in_reg1[28]~feeder_combout  = \in_port1[28]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in_port1[28]~input_o ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|in_reg1[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg1[28]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_input_reg|in_reg1[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y55_N3
dffeas \dmem|io_input_reg|in_reg1[28] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_input_reg|in_reg1[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg1[28] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg1[28] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y13_N1
cycloneiv_io_ibuf \in_port0[28]~input (
	.i(in_port0[28]),
	.ibar(gnd),
	.o(\in_port0[28]~input_o ));
// synopsys translate_off
defparam \in_port0[28]~input .bus_hold = "false";
defparam \in_port0[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X106_Y55_N29
dffeas \dmem|io_input_reg|in_reg0[28] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\in_port0[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg0 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg0[28] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg0[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y55_N28
cycloneiv_lcell_comb \dmem|io_input_reg|io_imput_mux2x32|Selector3~0 (
// Equation(s):
// \dmem|io_input_reg|io_imput_mux2x32|Selector3~0_combout  = (\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout  & ((\dmem|io_input_reg|in_reg0 [28]) # ((\dmem|io_input_reg|in_reg1 [28] & \dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout )))) # 
// (!\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout  & (\dmem|io_input_reg|in_reg1 [28] & ((\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout ))))

	.dataa(\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout ),
	.datab(\dmem|io_input_reg|in_reg1 [28]),
	.datac(\dmem|io_input_reg|in_reg0 [28]),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_imput_mux2x32|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector3~0 .lut_mask = 16'hECA0;
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y54_N6
cycloneiv_lcell_comb \dmem|io_data_mux|y[28]~28 (
// Equation(s):
// \dmem|io_data_mux|y[28]~28_combout  = (\cpu|al_unit|Mux24~8_combout  & ((\dmem|io_input_reg|io_imput_mux2x32|Selector3~0_combout ))) # (!\cpu|al_unit|Mux24~8_combout  & (\dmem|dram|altsyncram_component|auto_generated|q_a [28]))

	.dataa(gnd),
	.datab(\cpu|al_unit|Mux24~8_combout ),
	.datac(\dmem|dram|altsyncram_component|auto_generated|q_a [28]),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Selector3~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[28]~28 .lut_mask = 16'hFC30;
defparam \dmem|io_data_mux|y[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y54_N4
cycloneiv_lcell_comb \cpu|link|y[28]~55 (
// Equation(s):
// \cpu|link|y[28]~55_combout  = (\cpu|link|y[28]~54_combout ) # ((\cpu|link|y[5]~2_combout  & \dmem|io_data_mux|y[28]~28_combout ))

	.dataa(gnd),
	.datab(\cpu|link|y[5]~2_combout ),
	.datac(\cpu|link|y[28]~54_combout ),
	.datad(\dmem|io_data_mux|y[28]~28_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[28]~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[28]~55 .lut_mask = 16'hFCF0;
defparam \cpu|link|y[28]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y54_N12
cycloneiv_lcell_comb \cpu|rf|register[15][28]~feeder (
// Equation(s):
// \cpu|rf|register[15][28]~feeder_combout  = \cpu|link|y[28]~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[28]~55_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[15][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[15][28]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[15][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y54_N13
dffeas \cpu|rf|register[15][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[15][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y61_N10
cycloneiv_lcell_comb \cpu|rf|qa[28]~593 (
// Equation(s):
// \cpu|rf|qa[28]~593_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|register[13][28]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|rf|register[12][28]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|register[12][28]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[13][28]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[28]~593_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[28]~593 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qa[28]~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y58_N20
cycloneiv_lcell_comb \cpu|rf|qa[28]~594 (
// Equation(s):
// \cpu|rf|qa[28]~594_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[28]~593_combout  & ((\cpu|rf|register[15][28]~q ))) # (!\cpu|rf|qa[28]~593_combout  & (\cpu|rf|register[14][28]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[28]~593_combout ))))

	.dataa(\cpu|rf|register[14][28]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[15][28]~q ),
	.datad(\cpu|rf|qa[28]~593_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[28]~594_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[28]~594 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[28]~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y57_N23
dffeas \cpu|rf|register[9][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[28]~55_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y57_N29
dffeas \cpu|rf|register[10][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[28]~55_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y57_N28
cycloneiv_lcell_comb \cpu|rf|qa[28]~576 (
// Equation(s):
// \cpu|rf|qa[28]~576_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[10][28]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[8][28]~q ))))

	.dataa(\cpu|rf|register[8][28]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[10][28]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[28]~576_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[28]~576 .lut_mask = 16'hFC22;
defparam \cpu|rf|qa[28]~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y57_N22
cycloneiv_lcell_comb \cpu|rf|qa[28]~577 (
// Equation(s):
// \cpu|rf|qa[28]~577_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[28]~576_combout  & (\cpu|rf|register[11][28]~q )) # (!\cpu|rf|qa[28]~576_combout  & ((\cpu|rf|register[9][28]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[28]~576_combout ))))

	.dataa(\cpu|rf|register[11][28]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[9][28]~q ),
	.datad(\cpu|rf|qa[28]~576_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[28]~577_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[28]~577 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[28]~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y62_N8
cycloneiv_lcell_comb \cpu|rf|qa[28]~578 (
// Equation(s):
// \cpu|rf|qa[28]~578_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|register[26][28]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (\cpu|rf|register[18][28]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|rf|register[18][28]~q ),
	.datab(\cpu|rf|register[26][28]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[28]~578_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[28]~578 .lut_mask = 16'hF0CA;
defparam \cpu|rf|qa[28]~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y62_N0
cycloneiv_lcell_comb \cpu|rf|qa[28]~579 (
// Equation(s):
// \cpu|rf|qa[28]~579_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[28]~578_combout  & (\cpu|rf|register[30][28]~q )) # (!\cpu|rf|qa[28]~578_combout  & ((\cpu|rf|register[22][28]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[28]~578_combout ))))

	.dataa(\cpu|rf|register[30][28]~q ),
	.datab(\cpu|rf|register[22][28]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|rf|qa[28]~578_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[28]~579_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[28]~579 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qa[28]~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y63_N31
dffeas \cpu|rf|register[21][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[28]~55_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y61_N3
dffeas \cpu|rf|register[17][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[28]~55_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y61_N2
cycloneiv_lcell_comb \cpu|rf|qa[28]~580 (
// Equation(s):
// \cpu|rf|qa[28]~580_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[21][28]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[17][28]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[21][28]~q ),
	.datac(\cpu|rf|register[17][28]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[28]~580_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[28]~580 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[28]~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y58_N30
cycloneiv_lcell_comb \cpu|rf|qa[28]~581 (
// Equation(s):
// \cpu|rf|qa[28]~581_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[28]~580_combout  & ((\cpu|rf|register[29][28]~q ))) # (!\cpu|rf|qa[28]~580_combout  & (\cpu|rf|register[25][28]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[28]~580_combout ))))

	.dataa(\cpu|rf|register[25][28]~q ),
	.datab(\cpu|rf|register[29][28]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|rf|qa[28]~580_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[28]~581_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[28]~581 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qa[28]~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y63_N24
cycloneiv_lcell_comb \cpu|rf|qa[28]~582 (
// Equation(s):
// \cpu|rf|qa[28]~582_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\imem|irom|altsyncram_component|auto_generated|q_a [24])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[24][28]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[16][28]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[16][28]~q ),
	.datad(\cpu|rf|register[24][28]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qa[28]~582_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[28]~582 .lut_mask = 16'hDC98;
defparam \cpu|rf|qa[28]~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y58_N18
cycloneiv_lcell_comb \cpu|rf|qa[28]~583 (
// Equation(s):
// \cpu|rf|qa[28]~583_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[28]~582_combout  & ((\cpu|rf|register[28][28]~q ))) # (!\cpu|rf|qa[28]~582_combout  & (\cpu|rf|register[20][28]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[28]~582_combout ))))

	.dataa(\cpu|rf|register[20][28]~q ),
	.datab(\cpu|rf|register[28][28]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|rf|qa[28]~582_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[28]~583_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[28]~583 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qa[28]~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y58_N16
cycloneiv_lcell_comb \cpu|rf|qa[28]~584 (
// Equation(s):
// \cpu|rf|qa[28]~584_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\imem|irom|altsyncram_component|auto_generated|q_a [21])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|qa[28]~581_combout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[28]~583_combout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|qa[28]~581_combout ),
	.datad(\cpu|rf|qa[28]~583_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[28]~584_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[28]~584 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qa[28]~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y58_N26
cycloneiv_lcell_comb \cpu|rf|qa[28]~587 (
// Equation(s):
// \cpu|rf|qa[28]~587_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[28]~584_combout  & (\cpu|rf|qa[28]~586_combout )) # (!\cpu|rf|qa[28]~584_combout  & ((\cpu|rf|qa[28]~579_combout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[28]~584_combout ))))

	.dataa(\cpu|rf|qa[28]~586_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|qa[28]~579_combout ),
	.datad(\cpu|rf|qa[28]~584_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[28]~587_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[28]~587 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[28]~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y59_N28
cycloneiv_lcell_comb \cpu|rf|register[3][28]~feeder (
// Equation(s):
// \cpu|rf|register[3][28]~feeder_combout  = \cpu|link|y[28]~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[28]~55_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[3][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[3][28]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[3][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y59_N29
dffeas \cpu|rf|register[3][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[3][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y63_N29
dffeas \cpu|rf|register[2][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[28]~55_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y63_N28
cycloneiv_lcell_comb \cpu|rf|qa[28]~590 (
// Equation(s):
// \cpu|rf|qa[28]~590_combout  = (\cpu|rf|qa[4]~69_combout  & (((\cpu|rf|qa[4]~66_combout )))) # (!\cpu|rf|qa[4]~69_combout  & ((\cpu|rf|qa[4]~66_combout  & ((\cpu|rf|register[2][28]~q ))) # (!\cpu|rf|qa[4]~66_combout  & (\cpu|rf|register[1][28]~q ))))

	.dataa(\cpu|rf|register[1][28]~q ),
	.datab(\cpu|rf|qa[4]~69_combout ),
	.datac(\cpu|rf|register[2][28]~q ),
	.datad(\cpu|rf|qa[4]~66_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[28]~590_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[28]~590 .lut_mask = 16'hFC22;
defparam \cpu|rf|qa[28]~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y59_N24
cycloneiv_lcell_comb \cpu|rf|register[7][28]~feeder (
// Equation(s):
// \cpu|rf|register[7][28]~feeder_combout  = \cpu|link|y[28]~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[28]~55_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[7][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[7][28]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[7][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y59_N25
dffeas \cpu|rf|register[7][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[7][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y59_N15
dffeas \cpu|rf|register[4][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[28]~55_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][28] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y62_N24
cycloneiv_lcell_comb \cpu|rf|qa[28]~588 (
// Equation(s):
// \cpu|rf|qa[28]~588_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[5][28]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (((\cpu|rf|register[4][28]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|register[5][28]~q ),
	.datab(\cpu|rf|register[4][28]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[28]~588_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[28]~588 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qa[28]~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y62_N26
cycloneiv_lcell_comb \cpu|rf|qa[28]~589 (
// Equation(s):
// \cpu|rf|qa[28]~589_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[28]~588_combout  & ((\cpu|rf|register[7][28]~q ))) # (!\cpu|rf|qa[28]~588_combout  & (\cpu|rf|register[6][28]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[28]~588_combout ))))

	.dataa(\cpu|rf|register[6][28]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[7][28]~q ),
	.datad(\cpu|rf|qa[28]~588_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[28]~589_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[28]~589 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[28]~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y58_N12
cycloneiv_lcell_comb \cpu|rf|qa[28]~591 (
// Equation(s):
// \cpu|rf|qa[28]~591_combout  = (\cpu|rf|qa[4]~69_combout  & ((\cpu|rf|qa[28]~590_combout  & (\cpu|rf|register[3][28]~q )) # (!\cpu|rf|qa[28]~590_combout  & ((\cpu|rf|qa[28]~589_combout ))))) # (!\cpu|rf|qa[4]~69_combout  & (((\cpu|rf|qa[28]~590_combout 
// ))))

	.dataa(\cpu|rf|qa[4]~69_combout ),
	.datab(\cpu|rf|register[3][28]~q ),
	.datac(\cpu|rf|qa[28]~590_combout ),
	.datad(\cpu|rf|qa[28]~589_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[28]~591_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[28]~591 .lut_mask = 16'hDAD0;
defparam \cpu|rf|qa[28]~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y58_N2
cycloneiv_lcell_comb \cpu|rf|qa[28]~592 (
// Equation(s):
// \cpu|rf|qa[28]~592_combout  = (\cpu|rf|qa[4]~65_combout  & (\cpu|rf|qa[4]~62_combout )) # (!\cpu|rf|qa[4]~65_combout  & ((\cpu|rf|qa[4]~62_combout  & (\cpu|rf|qa[28]~587_combout )) # (!\cpu|rf|qa[4]~62_combout  & ((\cpu|rf|qa[28]~591_combout )))))

	.dataa(\cpu|rf|qa[4]~65_combout ),
	.datab(\cpu|rf|qa[4]~62_combout ),
	.datac(\cpu|rf|qa[28]~587_combout ),
	.datad(\cpu|rf|qa[28]~591_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[28]~592_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[28]~592 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qa[28]~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y58_N10
cycloneiv_lcell_comb \cpu|rf|qa[28]~595 (
// Equation(s):
// \cpu|rf|qa[28]~595_combout  = (\cpu|rf|qa[4]~65_combout  & ((\cpu|rf|qa[28]~592_combout  & (\cpu|rf|qa[28]~594_combout )) # (!\cpu|rf|qa[28]~592_combout  & ((\cpu|rf|qa[28]~577_combout ))))) # (!\cpu|rf|qa[4]~65_combout  & (((\cpu|rf|qa[28]~592_combout 
// ))))

	.dataa(\cpu|rf|qa[4]~65_combout ),
	.datab(\cpu|rf|qa[28]~594_combout ),
	.datac(\cpu|rf|qa[28]~577_combout ),
	.datad(\cpu|rf|qa[28]~592_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[28]~595_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[28]~595 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[28]~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y52_N18
cycloneiv_lcell_comb \cpu|br_adr|p4[26]~48 (
// Equation(s):
// \cpu|br_adr|p4[26]~48_combout  = ((\cpu|immediate[16]~0_combout  $ (\cpu|pcplus4|p4[26]~48_combout  $ (!\cpu|br_adr|p4[25]~47 )))) # (GND)
// \cpu|br_adr|p4[26]~49  = CARRY((\cpu|immediate[16]~0_combout  & ((\cpu|pcplus4|p4[26]~48_combout ) # (!\cpu|br_adr|p4[25]~47 ))) # (!\cpu|immediate[16]~0_combout  & (\cpu|pcplus4|p4[26]~48_combout  & !\cpu|br_adr|p4[25]~47 )))

	.dataa(\cpu|immediate[16]~0_combout ),
	.datab(\cpu|pcplus4|p4[26]~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[25]~47 ),
	.combout(\cpu|br_adr|p4[26]~48_combout ),
	.cout(\cpu|br_adr|p4[26]~49 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[26]~48 .lut_mask = 16'h698E;
defparam \cpu|br_adr|p4[26]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y52_N22
cycloneiv_lcell_comb \cpu|br_adr|p4[28]~52 (
// Equation(s):
// \cpu|br_adr|p4[28]~52_combout  = ((\cpu|immediate[16]~0_combout  $ (\cpu|pcplus4|p4[28]~52_combout  $ (!\cpu|br_adr|p4[27]~51 )))) # (GND)
// \cpu|br_adr|p4[28]~53  = CARRY((\cpu|immediate[16]~0_combout  & ((\cpu|pcplus4|p4[28]~52_combout ) # (!\cpu|br_adr|p4[27]~51 ))) # (!\cpu|immediate[16]~0_combout  & (\cpu|pcplus4|p4[28]~52_combout  & !\cpu|br_adr|p4[27]~51 )))

	.dataa(\cpu|immediate[16]~0_combout ),
	.datab(\cpu|pcplus4|p4[28]~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[27]~51 ),
	.combout(\cpu|br_adr|p4[28]~52_combout ),
	.cout(\cpu|br_adr|p4[28]~53 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[28]~52 .lut_mask = 16'h698E;
defparam \cpu|br_adr|p4[28]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X78_Y54_N18
cycloneiv_lcell_comb \cpu|nextpc|Mux3~0 (
// Equation(s):
// \cpu|nextpc|Mux3~0_combout  = (\cpu|cu|pcsource[1]~4_combout  & (!\cpu|rf|Equal0~1_combout  & (\cpu|rf|qa[28]~595_combout ))) # (!\cpu|cu|pcsource[1]~4_combout  & (((\cpu|br_adr|p4[28]~52_combout ))))

	.dataa(\cpu|rf|Equal0~1_combout ),
	.datab(\cpu|cu|pcsource[1]~4_combout ),
	.datac(\cpu|rf|qa[28]~595_combout ),
	.datad(\cpu|br_adr|p4[28]~52_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux3~0 .lut_mask = 16'h7340;
defparam \cpu|nextpc|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y54_N22
cycloneiv_lcell_comb \cpu|nextpc|Mux3~1 (
// Equation(s):
// \cpu|nextpc|Mux3~1_combout  = (\cpu|pcplus4|p4[28]~52_combout  & (!\cpu|nextpc|Mux3~0_combout  & (\cpu|cu|pcsource[1]~4_combout  $ (\cpu|cu|pcsource[0]~2_combout )))) # (!\cpu|pcplus4|p4[28]~52_combout  & ((\cpu|cu|pcsource[1]~4_combout  $ 
// (!\cpu|cu|pcsource[0]~2_combout )) # (!\cpu|nextpc|Mux3~0_combout )))

	.dataa(\cpu|pcplus4|p4[28]~52_combout ),
	.datab(\cpu|cu|pcsource[1]~4_combout ),
	.datac(\cpu|cu|pcsource[0]~2_combout ),
	.datad(\cpu|nextpc|Mux3~0_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux3~1 .lut_mask = 16'h417D;
defparam \cpu|nextpc|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y54_N23
dffeas \cpu|ip|q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|nextpc|Mux3~1_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[28] .is_wysiwyg = "true";
defparam \cpu|ip|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y52_N24
cycloneiv_lcell_comb \cpu|br_adr|p4[29]~54 (
// Equation(s):
// \cpu|br_adr|p4[29]~54_combout  = (\cpu|pcplus4|p4[29]~54_combout  & ((\cpu|immediate[16]~0_combout  & (\cpu|br_adr|p4[28]~53  & VCC)) # (!\cpu|immediate[16]~0_combout  & (!\cpu|br_adr|p4[28]~53 )))) # (!\cpu|pcplus4|p4[29]~54_combout  & 
// ((\cpu|immediate[16]~0_combout  & (!\cpu|br_adr|p4[28]~53 )) # (!\cpu|immediate[16]~0_combout  & ((\cpu|br_adr|p4[28]~53 ) # (GND)))))
// \cpu|br_adr|p4[29]~55  = CARRY((\cpu|pcplus4|p4[29]~54_combout  & (!\cpu|immediate[16]~0_combout  & !\cpu|br_adr|p4[28]~53 )) # (!\cpu|pcplus4|p4[29]~54_combout  & ((!\cpu|br_adr|p4[28]~53 ) # (!\cpu|immediate[16]~0_combout ))))

	.dataa(\cpu|pcplus4|p4[29]~54_combout ),
	.datab(\cpu|immediate[16]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[28]~53 ),
	.combout(\cpu|br_adr|p4[29]~54_combout ),
	.cout(\cpu|br_adr|p4[29]~55 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[29]~54 .lut_mask = 16'h9617;
defparam \cpu|br_adr|p4[29]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y52_N26
cycloneiv_lcell_comb \cpu|br_adr|p4[30]~56 (
// Equation(s):
// \cpu|br_adr|p4[30]~56_combout  = ((\cpu|pcplus4|p4[30]~56_combout  $ (\cpu|immediate[16]~0_combout  $ (!\cpu|br_adr|p4[29]~55 )))) # (GND)
// \cpu|br_adr|p4[30]~57  = CARRY((\cpu|pcplus4|p4[30]~56_combout  & ((\cpu|immediate[16]~0_combout ) # (!\cpu|br_adr|p4[29]~55 ))) # (!\cpu|pcplus4|p4[30]~56_combout  & (\cpu|immediate[16]~0_combout  & !\cpu|br_adr|p4[29]~55 )))

	.dataa(\cpu|pcplus4|p4[30]~56_combout ),
	.datab(\cpu|immediate[16]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[29]~55 ),
	.combout(\cpu|br_adr|p4[30]~56_combout ),
	.cout(\cpu|br_adr|p4[30]~57 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[30]~56 .lut_mask = 16'h698E;
defparam \cpu|br_adr|p4[30]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y52_N28
cycloneiv_lcell_comb \cpu|br_adr|p4[31]~58 (
// Equation(s):
// \cpu|br_adr|p4[31]~58_combout  = \cpu|pcplus4|p4[31]~58_combout  $ (\cpu|br_adr|p4[30]~57  $ (\cpu|immediate[16]~0_combout ))

	.dataa(gnd),
	.datab(\cpu|pcplus4|p4[31]~58_combout ),
	.datac(gnd),
	.datad(\cpu|immediate[16]~0_combout ),
	.cin(\cpu|br_adr|p4[30]~57 ),
	.combout(\cpu|br_adr|p4[31]~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|br_adr|p4[31]~58 .lut_mask = 16'hC33C;
defparam \cpu|br_adr|p4[31]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X78_Y56_N14
cycloneiv_lcell_comb \cpu|nextpc|Mux0~0 (
// Equation(s):
// \cpu|nextpc|Mux0~0_combout  = (\cpu|cu|pcsource[1]~4_combout  & (!\cpu|rf|Equal0~1_combout  & (\cpu|rf|qa[31]~355_combout ))) # (!\cpu|cu|pcsource[1]~4_combout  & (((\cpu|br_adr|p4[31]~58_combout ))))

	.dataa(\cpu|rf|Equal0~1_combout ),
	.datab(\cpu|rf|qa[31]~355_combout ),
	.datac(\cpu|cu|pcsource[1]~4_combout ),
	.datad(\cpu|br_adr|p4[31]~58_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux0~0 .lut_mask = 16'h4F40;
defparam \cpu|nextpc|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y54_N4
cycloneiv_lcell_comb \cpu|nextpc|Mux0~1 (
// Equation(s):
// \cpu|nextpc|Mux0~1_combout  = (\cpu|pcplus4|p4[31]~58_combout  & (!\cpu|nextpc|Mux0~0_combout  & (\cpu|cu|pcsource[1]~4_combout  $ (\cpu|cu|pcsource[0]~2_combout )))) # (!\cpu|pcplus4|p4[31]~58_combout  & ((\cpu|cu|pcsource[1]~4_combout  $ 
// (!\cpu|cu|pcsource[0]~2_combout )) # (!\cpu|nextpc|Mux0~0_combout )))

	.dataa(\cpu|pcplus4|p4[31]~58_combout ),
	.datab(\cpu|cu|pcsource[1]~4_combout ),
	.datac(\cpu|cu|pcsource[0]~2_combout ),
	.datad(\cpu|nextpc|Mux0~0_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux0~1 .lut_mask = 16'h417D;
defparam \cpu|nextpc|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y54_N5
dffeas \cpu|ip|q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|nextpc|Mux0~1_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[31] .is_wysiwyg = "true";
defparam \cpu|ip|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y52_N26
cycloneiv_lcell_comb \cpu|pcplus4|p4[30]~56 (
// Equation(s):
// \cpu|pcplus4|p4[30]~56_combout  = (\cpu|ip|q [30] & (!\cpu|pcplus4|p4[29]~55  & VCC)) # (!\cpu|ip|q [30] & (\cpu|pcplus4|p4[29]~55  $ (GND)))
// \cpu|pcplus4|p4[30]~57  = CARRY((!\cpu|ip|q [30] & !\cpu|pcplus4|p4[29]~55 ))

	.dataa(\cpu|ip|q [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[29]~55 ),
	.combout(\cpu|pcplus4|p4[30]~56_combout ),
	.cout(\cpu|pcplus4|p4[30]~57 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[30]~56 .lut_mask = 16'h5A05;
defparam \cpu|pcplus4|p4[30]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X78_Y52_N28
cycloneiv_lcell_comb \cpu|pcplus4|p4[31]~58 (
// Equation(s):
// \cpu|pcplus4|p4[31]~58_combout  = \cpu|pcplus4|p4[30]~57  $ (!\cpu|ip|q [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|ip|q [31]),
	.cin(\cpu|pcplus4|p4[30]~57 ),
	.combout(\cpu|pcplus4|p4[31]~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcplus4|p4[31]~58 .lut_mask = 16'hF00F;
defparam \cpu|pcplus4|p4[31]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y56_N26
cycloneiv_lcell_comb \cpu|al_unit|Add0~139 (
// Equation(s):
// \cpu|al_unit|Add0~139_combout  = (\cpu|cu|aluc[2]~3_combout  & (\cpu|alu_a|y[0]~0_combout  & (\cpu|rf|qa[31]~355_combout  & \cpu|alu_b|y[31]~0_combout ))) # (!\cpu|cu|aluc[2]~3_combout  & ((\cpu|alu_b|y[31]~0_combout ) # ((\cpu|alu_a|y[0]~0_combout  & 
// \cpu|rf|qa[31]~355_combout ))))

	.dataa(\cpu|alu_a|y[0]~0_combout ),
	.datab(\cpu|rf|qa[31]~355_combout ),
	.datac(\cpu|cu|aluc[2]~3_combout ),
	.datad(\cpu|alu_b|y[31]~0_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~139_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~139 .lut_mask = 16'h8F08;
defparam \cpu|al_unit|Add0~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y56_N18
cycloneiv_lcell_comb \cpu|al_unit|Add0~126 (
// Equation(s):
// \cpu|al_unit|Add0~126_combout  = \cpu|alu_b|y[31]~0_combout  $ (\cpu|cu|aluc[2]~3_combout )

	.dataa(gnd),
	.datab(\cpu|alu_b|y[31]~0_combout ),
	.datac(gnd),
	.datad(\cpu|cu|aluc[2]~3_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~126_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~126 .lut_mask = 16'h33CC;
defparam \cpu|al_unit|Add0~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y56_N18
cycloneiv_lcell_comb \cpu|alu_a|y[31]~32 (
// Equation(s):
// \cpu|alu_a|y[31]~32_combout  = (\cpu|rf|qa[31]~355_combout  & \cpu|alu_a|y[0]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|rf|qa[31]~355_combout ),
	.datad(\cpu|alu_a|y[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[31]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[31]~32 .lut_mask = 16'hF000;
defparam \cpu|alu_a|y[31]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y56_N16
cycloneiv_lcell_comb \cpu|al_unit|Add0~127 (
// Equation(s):
// \cpu|al_unit|Add0~127_combout  = \cpu|al_unit|Add0~126_combout  $ (\cpu|al_unit|Add0~117  $ (\cpu|alu_a|y[31]~32_combout ))

	.dataa(gnd),
	.datab(\cpu|al_unit|Add0~126_combout ),
	.datac(gnd),
	.datad(\cpu|alu_a|y[31]~32_combout ),
	.cin(\cpu|al_unit|Add0~117 ),
	.combout(\cpu|al_unit|Add0~127_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~127 .lut_mask = 16'hC33C;
defparam \cpu|al_unit|Add0~127 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y56_N20
cycloneiv_lcell_comb \cpu|al_unit|Mux0~0 (
// Equation(s):
// \cpu|al_unit|Mux0~0_combout  = (\cpu|cu|aluc[1]~4_combout  & (\cpu|cu|aluc[0]~5_combout )) # (!\cpu|cu|aluc[1]~4_combout  & ((\cpu|cu|aluc[0]~5_combout  & (\cpu|al_unit|Add0~139_combout )) # (!\cpu|cu|aluc[0]~5_combout  & ((\cpu|al_unit|Add0~127_combout 
// )))))

	.dataa(\cpu|cu|aluc[1]~4_combout ),
	.datab(\cpu|cu|aluc[0]~5_combout ),
	.datac(\cpu|al_unit|Add0~139_combout ),
	.datad(\cpu|al_unit|Add0~127_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux0~0 .lut_mask = 16'hD9C8;
defparam \cpu|al_unit|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y56_N24
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~106 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~106_combout  = (\cpu|al_unit|ShiftLeft0~93_combout ) # (\cpu|al_unit|ShiftLeft0~92_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|al_unit|ShiftLeft0~93_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~92_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~106_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~106 .lut_mask = 16'hFFF0;
defparam \cpu|al_unit|ShiftLeft0~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y58_N8
cycloneiv_lcell_comb \cpu|al_unit|Add0~129 (
// Equation(s):
// \cpu|al_unit|Add0~129_combout  = (\cpu|alu_a|y[2]~3_combout  & ((\cpu|alu_a|y[3]~5_combout  & ((\cpu|al_unit|ShiftLeft0~106_combout ))) # (!\cpu|alu_a|y[3]~5_combout  & (\cpu|al_unit|ShiftLeft0~124_combout ))))

	.dataa(\cpu|alu_a|y[3]~5_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~124_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~106_combout ),
	.datad(\cpu|alu_a|y[2]~3_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~129_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~129 .lut_mask = 16'hE400;
defparam \cpu|al_unit|Add0~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y59_N8
cycloneiv_lcell_comb \cpu|al_unit|Add0~130 (
// Equation(s):
// \cpu|al_unit|Add0~130_combout  = (!\cpu|alu_a|y[1]~4_combout  & ((\cpu|alu_a|y[0]~1_combout  & (\cpu|rf|qb[30]~506_combout )) # (!\cpu|alu_a|y[0]~1_combout  & ((\cpu|rf|qb[31]~85_combout )))))

	.dataa(\cpu|rf|qb[30]~506_combout ),
	.datab(\cpu|alu_a|y[0]~1_combout ),
	.datac(\cpu|alu_a|y[1]~4_combout ),
	.datad(\cpu|rf|qb[31]~85_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~130_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~130 .lut_mask = 16'h0B08;
defparam \cpu|al_unit|Add0~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y63_N6
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~108 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~108_combout  = (!\cpu|alu_a|y[1]~4_combout  & ((\cpu|alu_a|y[0]~1_combout  & ((\cpu|rf|qb[22]~586_combout ))) # (!\cpu|alu_a|y[0]~1_combout  & (\cpu|rf|qb[23]~566_combout ))))

	.dataa(\cpu|rf|qb[23]~566_combout ),
	.datab(\cpu|alu_a|y[1]~4_combout ),
	.datac(\cpu|alu_a|y[0]~1_combout ),
	.datad(\cpu|rf|qb[22]~586_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~108_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~108 .lut_mask = 16'h3202;
defparam \cpu|al_unit|ShiftLeft0~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y63_N24
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~109 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~109_combout  = (\cpu|al_unit|ShiftLeft0~107_combout ) # (\cpu|al_unit|ShiftLeft0~108_combout )

	.dataa(gnd),
	.datab(\cpu|al_unit|ShiftLeft0~107_combout ),
	.datac(gnd),
	.datad(\cpu|al_unit|ShiftLeft0~108_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~109_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~109 .lut_mask = 16'hFFCC;
defparam \cpu|al_unit|ShiftLeft0~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y59_N28
cycloneiv_lcell_comb \cpu|al_unit|Add0~132 (
// Equation(s):
// \cpu|al_unit|Add0~132_combout  = (\cpu|alu_a|y[3]~5_combout  & (((\cpu|al_unit|ShiftLeft0~109_combout )))) # (!\cpu|alu_a|y[3]~5_combout  & ((\cpu|al_unit|Add0~131_combout ) # ((\cpu|al_unit|Add0~130_combout ))))

	.dataa(\cpu|al_unit|Add0~131_combout ),
	.datab(\cpu|alu_a|y[3]~5_combout ),
	.datac(\cpu|al_unit|Add0~130_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~109_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~132_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~132 .lut_mask = 16'hFE32;
defparam \cpu|al_unit|Add0~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y58_N22
cycloneiv_lcell_comb \cpu|al_unit|Add0~133 (
// Equation(s):
// \cpu|al_unit|Add0~133_combout  = (\cpu|al_unit|ShiftLeft0~18_combout  & ((\cpu|al_unit|Add0~129_combout ) # ((!\cpu|alu_a|y[2]~3_combout  & \cpu|al_unit|Add0~132_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datab(\cpu|al_unit|Add0~129_combout ),
	.datac(\cpu|alu_a|y[2]~3_combout ),
	.datad(\cpu|al_unit|Add0~132_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~133_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~133 .lut_mask = 16'h8A88;
defparam \cpu|al_unit|Add0~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y58_N2
cycloneiv_lcell_comb \cpu|al_unit|Add0~59 (
// Equation(s):
// \cpu|al_unit|Add0~59_combout  = (\cpu|alu_b|y[31]~0_combout  & (!\cpu|al_unit|ShiftLeft0~14_combout  & !\cpu|alu_a|y[3]~5_combout ))

	.dataa(\cpu|alu_b|y[31]~0_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~14_combout ),
	.datac(gnd),
	.datad(\cpu|alu_a|y[3]~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~59 .lut_mask = 16'h0022;
defparam \cpu|al_unit|Add0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y58_N24
cycloneiv_lcell_comb \cpu|al_unit|Add0~134 (
// Equation(s):
// \cpu|al_unit|Add0~134_combout  = (\cpu|cu|aluc[2]~3_combout  & ((\cpu|al_unit|ShiftRight0~6_combout ) # ((\cpu|al_unit|Add0~133_combout )))) # (!\cpu|cu|aluc[2]~3_combout  & (((\cpu|al_unit|Add0~59_combout ))))

	.dataa(\cpu|cu|aluc[2]~3_combout ),
	.datab(\cpu|al_unit|ShiftRight0~6_combout ),
	.datac(\cpu|al_unit|Add0~133_combout ),
	.datad(\cpu|al_unit|Add0~59_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~134_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~134 .lut_mask = 16'hFDA8;
defparam \cpu|al_unit|Add0~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y61_N2
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~55 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~55_combout  = (!\cpu|alu_a|y[0]~1_combout  & ((\cpu|alu_a|y[1]~4_combout  & ((\cpu|alu_b|y[9]~11_combout ))) # (!\cpu|alu_a|y[1]~4_combout  & (\cpu|alu_b|y[11]~10_combout ))))

	.dataa(\cpu|alu_a|y[0]~1_combout ),
	.datab(\cpu|alu_b|y[11]~10_combout ),
	.datac(\cpu|alu_a|y[1]~4_combout ),
	.datad(\cpu|alu_b|y[9]~11_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~55 .lut_mask = 16'h5404;
defparam \cpu|al_unit|ShiftLeft0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y61_N8
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~56 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~56_combout  = (\cpu|al_unit|ShiftLeft0~55_combout ) # ((\cpu|al_unit|ShiftLeft0~51_combout  & \cpu|alu_a|y[0]~1_combout ))

	.dataa(\cpu|al_unit|ShiftLeft0~51_combout ),
	.datab(gnd),
	.datac(\cpu|alu_a|y[0]~1_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~55_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~56 .lut_mask = 16'hFFA0;
defparam \cpu|al_unit|ShiftLeft0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y57_N22
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~78 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~78_combout  = (\cpu|alu_a|y[2]~3_combout  & ((\cpu|al_unit|ShiftLeft0~56_combout ))) # (!\cpu|alu_a|y[2]~3_combout  & (\cpu|al_unit|ShiftLeft0~77_combout ))

	.dataa(gnd),
	.datab(\cpu|alu_a|y[2]~3_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~77_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~56_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~78_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~78 .lut_mask = 16'hFC30;
defparam \cpu|al_unit|ShiftLeft0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y57_N12
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~75 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~75_combout  = (\cpu|alu_a|y[2]~3_combout  & ((\cpu|al_unit|ShiftLeft0~36_combout ))) # (!\cpu|alu_a|y[2]~3_combout  & (\cpu|al_unit|ShiftLeft0~38_combout ))

	.dataa(gnd),
	.datab(\cpu|alu_a|y[2]~3_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~38_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~36_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~75_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~75 .lut_mask = 16'hFC30;
defparam \cpu|al_unit|ShiftLeft0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y57_N0
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~79 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~79_combout  = (\cpu|alu_a|y[3]~5_combout  & ((\cpu|al_unit|ShiftLeft0~75_combout ))) # (!\cpu|alu_a|y[3]~5_combout  & (\cpu|al_unit|ShiftLeft0~78_combout ))

	.dataa(gnd),
	.datab(\cpu|alu_a|y[3]~5_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~78_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~75_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~79_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~79 .lut_mask = 16'hFC30;
defparam \cpu|al_unit|ShiftLeft0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y58_N2
cycloneiv_lcell_comb \cpu|al_unit|Add0~135 (
// Equation(s):
// \cpu|al_unit|Add0~135_combout  = (\cpu|alu_a|y[4]~2_combout  & (\cpu|cu|aluc[2]~3_combout  & ((\cpu|al_unit|ShiftLeft0~79_combout )))) # (!\cpu|alu_a|y[4]~2_combout  & (((\cpu|al_unit|Add0~134_combout ))))

	.dataa(\cpu|cu|aluc[2]~3_combout ),
	.datab(\cpu|al_unit|Add0~134_combout ),
	.datac(\cpu|alu_a|y[4]~2_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~79_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~135_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~135 .lut_mask = 16'hAC0C;
defparam \cpu|al_unit|Add0~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y58_N18
cycloneiv_lcell_comb \cpu|al_unit|Add0~140 (
// Equation(s):
// \cpu|al_unit|Add0~140_combout  = (!\cpu|al_unit|ShiftLeft0~6_combout  & (!\cpu|al_unit|ShiftLeft0~7_combout  & (!\cpu|al_unit|ShiftLeft0~12_combout  & \cpu|al_unit|Add0~135_combout )))

	.dataa(\cpu|al_unit|ShiftLeft0~6_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~7_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~12_combout ),
	.datad(\cpu|al_unit|Add0~135_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~140_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~140 .lut_mask = 16'h0100;
defparam \cpu|al_unit|Add0~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y56_N6
cycloneiv_lcell_comb \cpu|al_unit|Mux0~1 (
// Equation(s):
// \cpu|al_unit|Mux0~1_combout  = (\cpu|cu|aluc[1]~4_combout  & ((\cpu|al_unit|Mux0~0_combout  & ((\cpu|al_unit|Add0~140_combout ))) # (!\cpu|al_unit|Mux0~0_combout  & (\cpu|al_unit|Add0~125_combout )))) # (!\cpu|cu|aluc[1]~4_combout  & 
// (((\cpu|al_unit|Mux0~0_combout ))))

	.dataa(\cpu|al_unit|Add0~125_combout ),
	.datab(\cpu|cu|aluc[1]~4_combout ),
	.datac(\cpu|al_unit|Mux0~0_combout ),
	.datad(\cpu|al_unit|Add0~140_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux0~1 .lut_mask = 16'hF838;
defparam \cpu|al_unit|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y56_N28
cycloneiv_lcell_comb \cpu|al_unit|Mux0~2 (
// Equation(s):
// \cpu|al_unit|Mux0~2_combout  = (\cpu|cu|aluc[3]~6_combout  & (\cpu|alu_b|y[31]~0_combout )) # (!\cpu|cu|aluc[3]~6_combout  & ((\cpu|al_unit|Mux0~1_combout )))

	.dataa(gnd),
	.datab(\cpu|alu_b|y[31]~0_combout ),
	.datac(\cpu|cu|aluc[3]~6_combout ),
	.datad(\cpu|al_unit|Mux0~1_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux0~2 .lut_mask = 16'hCFC0;
defparam \cpu|al_unit|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y56_N0
cycloneiv_lcell_comb \cpu|link|y[31]~30 (
// Equation(s):
// \cpu|link|y[31]~30_combout  = (\cpu|link|y[5]~0_combout  & ((\cpu|al_unit|Mux0~2_combout ) # ((\cpu|cu|jal~0_combout  & \cpu|pcplus4|p4[31]~58_combout )))) # (!\cpu|link|y[5]~0_combout  & (\cpu|cu|jal~0_combout  & (\cpu|pcplus4|p4[31]~58_combout )))

	.dataa(\cpu|link|y[5]~0_combout ),
	.datab(\cpu|cu|jal~0_combout ),
	.datac(\cpu|pcplus4|p4[31]~58_combout ),
	.datad(\cpu|al_unit|Mux0~2_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[31]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[31]~30 .lut_mask = 16'hEAC0;
defparam \cpu|link|y[31]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y24_N8
cycloneiv_io_ibuf \in_port1[31]~input (
	.i(in_port1[31]),
	.ibar(gnd),
	.o(\in_port1[31]~input_o ));
// synopsys translate_off
defparam \in_port1[31]~input .bus_hold = "false";
defparam \in_port1[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X98_Y55_N12
cycloneiv_lcell_comb \dmem|io_input_reg|in_reg1[31]~feeder (
// Equation(s):
// \dmem|io_input_reg|in_reg1[31]~feeder_combout  = \in_port1[31]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in_port1[31]~input_o ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|in_reg1[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg1[31]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_input_reg|in_reg1[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y55_N13
dffeas \dmem|io_input_reg|in_reg1[31] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_input_reg|in_reg1[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg1[31] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg1[31] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X97_Y0_N8
cycloneiv_io_ibuf \in_port0[31]~input (
	.i(in_port0[31]),
	.ibar(gnd),
	.o(\in_port0[31]~input_o ));
// synopsys translate_off
defparam \in_port0[31]~input .bus_hold = "false";
defparam \in_port0[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X97_Y55_N5
dffeas \dmem|io_input_reg|in_reg0[31] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\in_port0[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg0 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg0[31] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg0[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y55_N4
cycloneiv_lcell_comb \dmem|io_input_reg|io_imput_mux2x32|Selector0~0 (
// Equation(s):
// \dmem|io_input_reg|io_imput_mux2x32|Selector0~0_combout  = (\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout  & ((\dmem|io_input_reg|in_reg1 [31]) # ((\dmem|io_input_reg|in_reg0 [31] & \dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout )))) # 
// (!\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout  & (((\dmem|io_input_reg|in_reg0 [31] & \dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout ))))

	.dataa(\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout ),
	.datab(\dmem|io_input_reg|in_reg1 [31]),
	.datac(\dmem|io_input_reg|in_reg0 [31]),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_imput_mux2x32|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector0~0 .lut_mask = 16'hF888;
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y61_N26
cycloneiv_lcell_comb \dmem|io_data_mux|y[31]~31 (
// Equation(s):
// \dmem|io_data_mux|y[31]~31_combout  = (\cpu|al_unit|Mux24~8_combout  & (\dmem|io_input_reg|io_imput_mux2x32|Selector0~0_combout )) # (!\cpu|al_unit|Mux24~8_combout  & ((\dmem|dram|altsyncram_component|auto_generated|q_a [31])))

	.dataa(gnd),
	.datab(\cpu|al_unit|Mux24~8_combout ),
	.datac(\dmem|io_input_reg|io_imput_mux2x32|Selector0~0_combout ),
	.datad(\dmem|dram|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[31]~31 .lut_mask = 16'hF3C0;
defparam \dmem|io_data_mux|y[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y61_N22
cycloneiv_lcell_comb \cpu|link|y[31]~31 (
// Equation(s):
// \cpu|link|y[31]~31_combout  = (\cpu|link|y[31]~30_combout ) # ((\cpu|link|y[5]~2_combout  & \dmem|io_data_mux|y[31]~31_combout ))

	.dataa(\cpu|link|y[5]~2_combout ),
	.datab(\cpu|link|y[31]~30_combout ),
	.datac(\dmem|io_data_mux|y[31]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|link|y[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[31]~31 .lut_mask = 16'hECEC;
defparam \cpu|link|y[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y59_N10
cycloneiv_lcell_comb \cpu|rf|register[2][31]~feeder (
// Equation(s):
// \cpu|rf|register[2][31]~feeder_combout  = \cpu|link|y[31]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[31]~31_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[2][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[2][31]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[2][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y59_N11
dffeas \cpu|rf|register[2][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[2][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y62_N30
cycloneiv_lcell_comb \cpu|rf|register[7][31]~feeder (
// Equation(s):
// \cpu|rf|register[7][31]~feeder_combout  = \cpu|link|y[31]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[31]~31_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[7][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[7][31]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[7][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y62_N31
dffeas \cpu|rf|register[7][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[7][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y62_N18
cycloneiv_lcell_comb \cpu|rf|qb[31]~77 (
// Equation(s):
// \cpu|rf|qb[31]~77_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[6][31]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (((\cpu|rf|register[4][31]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|register[6][31]~q ),
	.datab(\cpu|rf|register[4][31]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[31]~77_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[31]~77 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qb[31]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y62_N20
cycloneiv_lcell_comb \cpu|rf|qb[31]~78 (
// Equation(s):
// \cpu|rf|qb[31]~78_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[31]~77_combout  & ((\cpu|rf|register[7][31]~q ))) # (!\cpu|rf|qb[31]~77_combout  & (\cpu|rf|register[5][31]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[31]~77_combout ))))

	.dataa(\cpu|rf|register[5][31]~q ),
	.datab(\cpu|rf|register[7][31]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\cpu|rf|qb[31]~77_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[31]~78_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[31]~78 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qb[31]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y62_N24
cycloneiv_lcell_comb \cpu|rf|qb[31]~80 (
// Equation(s):
// \cpu|rf|qb[31]~80_combout  = (\cpu|rf|qb[2]~76_combout  & (\cpu|rf|qb[2]~79_combout )) # (!\cpu|rf|qb[2]~76_combout  & ((\cpu|rf|qb[2]~79_combout  & ((\cpu|rf|qb[31]~78_combout ))) # (!\cpu|rf|qb[2]~79_combout  & (\cpu|rf|register[1][31]~q ))))

	.dataa(\cpu|rf|qb[2]~76_combout ),
	.datab(\cpu|rf|qb[2]~79_combout ),
	.datac(\cpu|rf|register[1][31]~q ),
	.datad(\cpu|rf|qb[31]~78_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[31]~80_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[31]~80 .lut_mask = 16'hDC98;
defparam \cpu|rf|qb[31]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y62_N20
cycloneiv_lcell_comb \cpu|rf|qb[31]~81 (
// Equation(s):
// \cpu|rf|qb[31]~81_combout  = (\cpu|rf|qb[2]~76_combout  & ((\cpu|rf|qb[31]~80_combout  & ((\cpu|rf|register[3][31]~q ))) # (!\cpu|rf|qb[31]~80_combout  & (\cpu|rf|register[2][31]~q )))) # (!\cpu|rf|qb[2]~76_combout  & (((\cpu|rf|qb[31]~80_combout ))))

	.dataa(\cpu|rf|qb[2]~76_combout ),
	.datab(\cpu|rf|register[2][31]~q ),
	.datac(\cpu|rf|register[3][31]~q ),
	.datad(\cpu|rf|qb[31]~80_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[31]~81_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[31]~81 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[31]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y64_N9
dffeas \cpu|rf|register[19][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[31]~31_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y64_N8
cycloneiv_lcell_comb \cpu|rf|qb[31]~72 (
// Equation(s):
// \cpu|rf|qb[31]~72_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[23][31]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[19][31]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[23][31]~q ),
	.datac(\cpu|rf|register[19][31]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[31]~72_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[31]~72 .lut_mask = 16'hEE50;
defparam \cpu|rf|qb[31]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y64_N15
dffeas \cpu|rf|register[31][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[31]~31_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y64_N14
cycloneiv_lcell_comb \cpu|rf|qb[31]~73 (
// Equation(s):
// \cpu|rf|qb[31]~73_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[31]~72_combout  & (\cpu|rf|register[31][31]~q )) # (!\cpu|rf|qb[31]~72_combout  & ((\cpu|rf|register[27][31]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|qb[31]~72_combout ))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|qb[31]~72_combout ),
	.datac(\cpu|rf|register[31][31]~q ),
	.datad(\cpu|rf|register[27][31]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[31]~73_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[31]~73 .lut_mask = 16'hE6C4;
defparam \cpu|rf|qb[31]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y61_N25
dffeas \cpu|rf|register[17][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[31]~31_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y61_N24
cycloneiv_lcell_comb \cpu|rf|qb[31]~65 (
// Equation(s):
// \cpu|rf|qb[31]~65_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[21][31]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[17][31]~q )))))

	.dataa(\cpu|rf|register[21][31]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[17][31]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[31]~65_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[31]~65 .lut_mask = 16'hEE30;
defparam \cpu|rf|qb[31]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y61_N0
cycloneiv_lcell_comb \cpu|rf|qb[31]~66 (
// Equation(s):
// \cpu|rf|qb[31]~66_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[31]~65_combout  & ((\cpu|rf|register[29][31]~q ))) # (!\cpu|rf|qb[31]~65_combout  & (\cpu|rf|register[25][31]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[31]~65_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[25][31]~q ),
	.datac(\cpu|rf|register[29][31]~q ),
	.datad(\cpu|rf|qb[31]~65_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[31]~66_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[31]~66 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[31]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y63_N12
cycloneiv_lcell_comb \cpu|rf|register[20][31]~feeder (
// Equation(s):
// \cpu|rf|register[20][31]~feeder_combout  = \cpu|link|y[31]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[31]~31_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[20][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[20][31]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[20][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y63_N13
dffeas \cpu|rf|register[20][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[20][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y62_N29
dffeas \cpu|rf|register[16][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[31]~31_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y62_N28
cycloneiv_lcell_comb \cpu|rf|qb[31]~69 (
// Equation(s):
// \cpu|rf|qb[31]~69_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[24][31]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (((\cpu|rf|register[16][31]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|register[24][31]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[16][31]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[31]~69_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[31]~69 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qb[31]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y62_N14
cycloneiv_lcell_comb \cpu|rf|qb[31]~70 (
// Equation(s):
// \cpu|rf|qb[31]~70_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[31]~69_combout  & ((\cpu|rf|register[28][31]~q ))) # (!\cpu|rf|qb[31]~69_combout  & (\cpu|rf|register[20][31]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[31]~69_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[20][31]~q ),
	.datac(\cpu|rf|register[28][31]~q ),
	.datad(\cpu|rf|qb[31]~69_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[31]~70_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[31]~70 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[31]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y62_N23
dffeas \cpu|rf|register[30][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[31]~31_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y62_N24
cycloneiv_lcell_comb \cpu|rf|qb[31]~67 (
// Equation(s):
// \cpu|rf|qb[31]~67_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[26][31]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[18][31]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[26][31]~q ),
	.datac(\cpu|rf|register[18][31]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[31]~67_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[31]~67 .lut_mask = 16'hEE50;
defparam \cpu|rf|qb[31]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y62_N22
cycloneiv_lcell_comb \cpu|rf|qb[31]~68 (
// Equation(s):
// \cpu|rf|qb[31]~68_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[31]~67_combout  & ((\cpu|rf|register[30][31]~q ))) # (!\cpu|rf|qb[31]~67_combout  & (\cpu|rf|register[22][31]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[31]~67_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[22][31]~q ),
	.datac(\cpu|rf|register[30][31]~q ),
	.datad(\cpu|rf|qb[31]~67_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[31]~68_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[31]~68 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[31]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y62_N18
cycloneiv_lcell_comb \cpu|rf|qb[31]~71 (
// Equation(s):
// \cpu|rf|qb[31]~71_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\imem|irom|altsyncram_component|auto_generated|q_a [16]) # ((\cpu|rf|qb[31]~68_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|qb[31]~70_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|qb[31]~70_combout ),
	.datad(\cpu|rf|qb[31]~68_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[31]~71_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[31]~71 .lut_mask = 16'hBA98;
defparam \cpu|rf|qb[31]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y62_N28
cycloneiv_lcell_comb \cpu|rf|qb[31]~74 (
// Equation(s):
// \cpu|rf|qb[31]~74_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[31]~71_combout  & (\cpu|rf|qb[31]~73_combout )) # (!\cpu|rf|qb[31]~71_combout  & ((\cpu|rf|qb[31]~66_combout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[31]~71_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|qb[31]~73_combout ),
	.datac(\cpu|rf|qb[31]~66_combout ),
	.datad(\cpu|rf|qb[31]~71_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[31]~74_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[31]~74 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[31]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y62_N14
cycloneiv_lcell_comb \cpu|rf|qb[31]~82 (
// Equation(s):
// \cpu|rf|qb[31]~82_combout  = (\cpu|rf|qb[2]~75_combout  & (((\cpu|rf|qb[2]~64_combout ) # (\cpu|rf|qb[31]~74_combout )))) # (!\cpu|rf|qb[2]~75_combout  & (\cpu|rf|qb[31]~81_combout  & (!\cpu|rf|qb[2]~64_combout )))

	.dataa(\cpu|rf|qb[2]~75_combout ),
	.datab(\cpu|rf|qb[31]~81_combout ),
	.datac(\cpu|rf|qb[2]~64_combout ),
	.datad(\cpu|rf|qb[31]~74_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[31]~82_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[31]~82 .lut_mask = 16'hAEA4;
defparam \cpu|rf|qb[31]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y59_N6
cycloneiv_lcell_comb \cpu|rf|register[15][31]~feeder (
// Equation(s):
// \cpu|rf|register[15][31]~feeder_combout  = \cpu|link|y[31]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[31]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[15][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[15][31]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[15][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y59_N7
dffeas \cpu|rf|register[15][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[15][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y59_N4
cycloneiv_lcell_comb \cpu|rf|register[13][31]~feeder (
// Equation(s):
// \cpu|rf|register[13][31]~feeder_combout  = \cpu|link|y[31]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[31]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[13][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[13][31]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[13][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y59_N5
dffeas \cpu|rf|register[13][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[13][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y58_N17
dffeas \cpu|rf|register[14][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[31]~31_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][31] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y59_N18
cycloneiv_lcell_comb \cpu|rf|qb[31]~83 (
// Equation(s):
// \cpu|rf|qb[31]~83_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|register[14][31]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|rf|register[12][31]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|register[12][31]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|register[14][31]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[31]~83_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[31]~83 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qb[31]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y59_N28
cycloneiv_lcell_comb \cpu|rf|qb[31]~84 (
// Equation(s):
// \cpu|rf|qb[31]~84_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[31]~83_combout  & (\cpu|rf|register[15][31]~q )) # (!\cpu|rf|qb[31]~83_combout  & ((\cpu|rf|register[13][31]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[31]~83_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|register[15][31]~q ),
	.datac(\cpu|rf|register[13][31]~q ),
	.datad(\cpu|rf|qb[31]~83_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[31]~84_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[31]~84 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[31]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y62_N16
cycloneiv_lcell_comb \cpu|rf|qb[31]~85 (
// Equation(s):
// \cpu|rf|qb[31]~85_combout  = (\cpu|rf|qb[2]~64_combout  & ((\cpu|rf|qb[31]~82_combout  & ((\cpu|rf|qb[31]~84_combout ))) # (!\cpu|rf|qb[31]~82_combout  & (\cpu|rf|qb[31]~63_combout )))) # (!\cpu|rf|qb[2]~64_combout  & (((\cpu|rf|qb[31]~82_combout ))))

	.dataa(\cpu|rf|qb[31]~63_combout ),
	.datab(\cpu|rf|qb[2]~64_combout ),
	.datac(\cpu|rf|qb[31]~82_combout ),
	.datad(\cpu|rf|qb[31]~84_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[31]~85_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[31]~85 .lut_mask = 16'hF838;
defparam \cpu|rf|qb[31]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y55_N4
cycloneiv_lcell_comb \cpu|alu_b|y[31]~0 (
// Equation(s):
// \cpu|alu_b|y[31]~0_combout  = (\cpu|al_unit|ShiftRight0~6_combout ) # ((!\cpu|rf|Equal1~1_combout  & (!\cpu|cu|aluimm~2_combout  & \cpu|rf|qb[31]~85_combout )))

	.dataa(\cpu|rf|Equal1~1_combout ),
	.datab(\cpu|cu|aluimm~2_combout ),
	.datac(\cpu|al_unit|ShiftRight0~6_combout ),
	.datad(\cpu|rf|qb[31]~85_combout ),
	.cin(gnd),
	.combout(\cpu|alu_b|y[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_b|y[31]~0 .lut_mask = 16'hF1F0;
defparam \cpu|alu_b|y[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y60_N18
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~17 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~17_combout  = (!\cpu|alu_a|y[3]~5_combout  & ((\cpu|alu_a|y[2]~3_combout  & (\cpu|al_unit|ShiftRight0~34_combout )) # (!\cpu|alu_a|y[2]~3_combout  & ((\cpu|al_unit|ShiftRight0~36_combout )))))

	.dataa(\cpu|alu_a|y[2]~3_combout ),
	.datab(\cpu|alu_a|y[3]~5_combout ),
	.datac(\cpu|al_unit|ShiftRight0~34_combout ),
	.datad(\cpu|al_unit|ShiftRight0~36_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~17 .lut_mask = 16'h3120;
defparam \cpu|al_unit|ShiftRight1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y60_N0
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~22 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~22_combout  = (\cpu|al_unit|ShiftLeft0~18_combout  & ((\cpu|al_unit|ShiftRight1~17_combout ) # ((\cpu|alu_a|y[3]~5_combout  & \cpu|al_unit|ShiftRight1~21_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datab(\cpu|alu_a|y[3]~5_combout ),
	.datac(\cpu|al_unit|ShiftRight1~21_combout ),
	.datad(\cpu|al_unit|ShiftRight1~17_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~22 .lut_mask = 16'hAA80;
defparam \cpu|al_unit|ShiftRight1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y59_N18
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~23 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~23_combout  = (\cpu|al_unit|ShiftRight0~6_combout ) # (\cpu|al_unit|ShiftRight1~22_combout )

	.dataa(gnd),
	.datab(\cpu|al_unit|ShiftRight0~6_combout ),
	.datac(gnd),
	.datad(\cpu|al_unit|ShiftRight1~22_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~23 .lut_mask = 16'hFFCC;
defparam \cpu|al_unit|ShiftRight1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y55_N12
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~51 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~51_combout  = (\cpu|alu_a|y[3]~5_combout  & (\cpu|al_unit|ShiftRight0~46_combout )) # (!\cpu|alu_a|y[3]~5_combout  & ((\cpu|al_unit|ShiftRight0~50_combout )))

	.dataa(gnd),
	.datab(\cpu|alu_a|y[3]~5_combout ),
	.datac(\cpu|al_unit|ShiftRight0~46_combout ),
	.datad(\cpu|al_unit|ShiftRight0~50_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~51 .lut_mask = 16'hF3C0;
defparam \cpu|al_unit|ShiftRight0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y59_N22
cycloneiv_lcell_comb \cpu|al_unit|Mux14~2 (
// Equation(s):
// \cpu|al_unit|Mux14~2_combout  = (\cpu|al_unit|Mux9~2_combout  & (((\cpu|al_unit|Mux9~1_combout  & \cpu|al_unit|ShiftRight0~51_combout )))) # (!\cpu|al_unit|Mux9~2_combout  & ((\cpu|al_unit|Mux14~0_combout ) # ((!\cpu|al_unit|Mux9~1_combout ))))

	.dataa(\cpu|al_unit|Mux14~0_combout ),
	.datab(\cpu|al_unit|Mux9~2_combout ),
	.datac(\cpu|al_unit|Mux9~1_combout ),
	.datad(\cpu|al_unit|ShiftRight0~51_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux14~2 .lut_mask = 16'hE323;
defparam \cpu|al_unit|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N12
cycloneiv_lcell_comb \cpu|al_unit|Mux14~3 (
// Equation(s):
// \cpu|al_unit|Mux14~3_combout  = (\cpu|al_unit|Mux9~0_combout  & (((\cpu|al_unit|Mux14~2_combout )))) # (!\cpu|al_unit|Mux9~0_combout  & ((\cpu|al_unit|Mux14~2_combout  & (\cpu|al_unit|ShiftLeft0~86_combout )) # (!\cpu|al_unit|Mux14~2_combout  & 
// ((\cpu|al_unit|ShiftLeft0~48_combout )))))

	.dataa(\cpu|al_unit|ShiftLeft0~86_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~48_combout ),
	.datac(\cpu|al_unit|Mux9~0_combout ),
	.datad(\cpu|al_unit|Mux14~2_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux14~3 .lut_mask = 16'hFA0C;
defparam \cpu|al_unit|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y55_N10
cycloneiv_lcell_comb \cpu|al_unit|Mux14~4 (
// Equation(s):
// \cpu|al_unit|Mux14~4_combout  = (\cpu|al_unit|Mux14~1_combout  & (((\cpu|al_unit|Mux14~3_combout )) # (!\cpu|al_unit|Mux29~5_combout ))) # (!\cpu|al_unit|Mux14~1_combout  & (\cpu|al_unit|Mux29~5_combout  & (\cpu|alu_b|y[1]~16_combout )))

	.dataa(\cpu|al_unit|Mux14~1_combout ),
	.datab(\cpu|al_unit|Mux29~5_combout ),
	.datac(\cpu|alu_b|y[1]~16_combout ),
	.datad(\cpu|al_unit|Mux14~3_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux14~4 .lut_mask = 16'hEA62;
defparam \cpu|al_unit|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y55_N12
cycloneiv_lcell_comb \cpu|al_unit|Mux14~5 (
// Equation(s):
// \cpu|al_unit|Mux14~5_combout  = (\cpu|al_unit|Mux29~12_combout  & ((\cpu|al_unit|Mux29~1_combout ) # ((\cpu|al_unit|ShiftRight1~23_combout )))) # (!\cpu|al_unit|Mux29~12_combout  & (!\cpu|al_unit|Mux29~1_combout  & ((\cpu|al_unit|Mux14~4_combout ))))

	.dataa(\cpu|al_unit|Mux29~12_combout ),
	.datab(\cpu|al_unit|Mux29~1_combout ),
	.datac(\cpu|al_unit|ShiftRight1~23_combout ),
	.datad(\cpu|al_unit|Mux14~4_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux14~5 .lut_mask = 16'hB9A8;
defparam \cpu|al_unit|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y55_N2
cycloneiv_lcell_comb \cpu|al_unit|Mux14~6 (
// Equation(s):
// \cpu|al_unit|Mux14~6_combout  = (\cpu|alu_b|y[17]~18_combout  & ((\cpu|al_unit|Mux14~5_combout ) # ((\cpu|al_unit|Mux29~1_combout  & \cpu|alu_a|y[17]~18_combout )))) # (!\cpu|alu_b|y[17]~18_combout  & (\cpu|al_unit|Mux14~5_combout  & 
// ((\cpu|alu_a|y[17]~18_combout ) # (!\cpu|al_unit|Mux29~1_combout ))))

	.dataa(\cpu|alu_b|y[17]~18_combout ),
	.datab(\cpu|al_unit|Mux29~1_combout ),
	.datac(\cpu|alu_a|y[17]~18_combout ),
	.datad(\cpu|al_unit|Mux14~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux14~6 .lut_mask = 16'hFB80;
defparam \cpu|al_unit|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y55_N16
cycloneiv_lcell_comb \cpu|al_unit|Mux14~7 (
// Equation(s):
// \cpu|al_unit|Mux14~7_combout  = (\cpu|cu|aluc[3]~6_combout  & ((\cpu|alu_a|y[4]~2_combout  & (\cpu|alu_b|y[31]~0_combout )) # (!\cpu|alu_a|y[4]~2_combout  & ((\cpu|al_unit|Mux14~6_combout ))))) # (!\cpu|cu|aluc[3]~6_combout  & 
// (((\cpu|al_unit|Mux14~6_combout ))))

	.dataa(\cpu|cu|aluc[3]~6_combout ),
	.datab(\cpu|alu_a|y[4]~2_combout ),
	.datac(\cpu|alu_b|y[31]~0_combout ),
	.datad(\cpu|al_unit|Mux14~6_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux14~7 .lut_mask = 16'hF780;
defparam \cpu|al_unit|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y55_N18
cycloneiv_lcell_comb \cpu|link|y[17]~32 (
// Equation(s):
// \cpu|link|y[17]~32_combout  = (\cpu|cu|jal~0_combout  & ((\cpu|pcplus4|p4[17]~30_combout ) # ((\cpu|link|y[5]~0_combout  & \cpu|al_unit|Mux14~7_combout )))) # (!\cpu|cu|jal~0_combout  & (\cpu|link|y[5]~0_combout  & ((\cpu|al_unit|Mux14~7_combout ))))

	.dataa(\cpu|cu|jal~0_combout ),
	.datab(\cpu|link|y[5]~0_combout ),
	.datac(\cpu|pcplus4|p4[17]~30_combout ),
	.datad(\cpu|al_unit|Mux14~7_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[17]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[17]~32 .lut_mask = 16'hECA0;
defparam \cpu|link|y[17]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X104_Y0_N8
cycloneiv_io_ibuf \in_port1[17]~input (
	.i(in_port1[17]),
	.ibar(gnd),
	.o(\in_port1[17]~input_o ));
// synopsys translate_off
defparam \in_port1[17]~input .bus_hold = "false";
defparam \in_port1[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X104_Y55_N1
dffeas \dmem|io_input_reg|in_reg1[17] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\in_port1[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg1[17] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg1[17] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y23_N1
cycloneiv_io_ibuf \in_port0[17]~input (
	.i(in_port0[17]),
	.ibar(gnd),
	.o(\in_port0[17]~input_o ));
// synopsys translate_off
defparam \in_port0[17]~input .bus_hold = "false";
defparam \in_port0[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X104_Y55_N7
dffeas \dmem|io_input_reg|in_reg0[17] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\in_port0[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg0 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg0[17] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg0[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X104_Y55_N6
cycloneiv_lcell_comb \dmem|io_input_reg|io_imput_mux2x32|Selector14~0 (
// Equation(s):
// \dmem|io_input_reg|io_imput_mux2x32|Selector14~0_combout  = (\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout  & ((\dmem|io_input_reg|in_reg1 [17]) # ((\dmem|io_input_reg|in_reg0 [17] & \dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout )))) # 
// (!\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout  & (((\dmem|io_input_reg|in_reg0 [17] & \dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout ))))

	.dataa(\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout ),
	.datab(\dmem|io_input_reg|in_reg1 [17]),
	.datac(\dmem|io_input_reg|in_reg0 [17]),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_imput_mux2x32|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector14~0 .lut_mask = 16'hF888;
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y59_N18
cycloneiv_lcell_comb \dmem|io_data_mux|y[17]~17 (
// Equation(s):
// \dmem|io_data_mux|y[17]~17_combout  = (\cpu|al_unit|Mux24~8_combout  & ((\dmem|io_input_reg|io_imput_mux2x32|Selector14~0_combout ))) # (!\cpu|al_unit|Mux24~8_combout  & (\dmem|dram|altsyncram_component|auto_generated|q_a [17]))

	.dataa(\cpu|al_unit|Mux24~8_combout ),
	.datab(gnd),
	.datac(\dmem|dram|altsyncram_component|auto_generated|q_a [17]),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Selector14~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[17]~17 .lut_mask = 16'hFA50;
defparam \dmem|io_data_mux|y[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y59_N8
cycloneiv_lcell_comb \cpu|link|y[17]~33 (
// Equation(s):
// \cpu|link|y[17]~33_combout  = (\cpu|link|y[17]~32_combout ) # ((\cpu|link|y[5]~2_combout  & \dmem|io_data_mux|y[17]~17_combout ))

	.dataa(gnd),
	.datab(\cpu|link|y[5]~2_combout ),
	.datac(\cpu|link|y[17]~32_combout ),
	.datad(\dmem|io_data_mux|y[17]~17_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[17]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[17]~33 .lut_mask = 16'hFCF0;
defparam \cpu|link|y[17]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y60_N15
dffeas \cpu|rf|register[15][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[17]~33_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y60_N21
dffeas \cpu|rf|register[12][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[17]~33_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y60_N20
cycloneiv_lcell_comb \cpu|rf|qa[17]~373 (
// Equation(s):
// \cpu|rf|qa[17]~373_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[14][17]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|rf|register[12][17]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|rf|register[14][17]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[12][17]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[17]~373_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[17]~373 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qa[17]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y60_N14
cycloneiv_lcell_comb \cpu|rf|qa[17]~374 (
// Equation(s):
// \cpu|rf|qa[17]~374_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[17]~373_combout  & ((\cpu|rf|register[15][17]~q ))) # (!\cpu|rf|qa[17]~373_combout  & (\cpu|rf|register[13][17]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[17]~373_combout ))))

	.dataa(\cpu|rf|register[13][17]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[15][17]~q ),
	.datad(\cpu|rf|qa[17]~373_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[17]~374_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[17]~374 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[17]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y55_N4
cycloneiv_lcell_comb \cpu|rf|qa[17]~358 (
// Equation(s):
// \cpu|rf|qa[17]~358_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[26][17]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (((\cpu|rf|register[18][17]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[26][17]~q ),
	.datac(\cpu|rf|register[18][17]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[17]~358_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[17]~358 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[17]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y55_N3
dffeas \cpu|rf|register[30][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[17]~33_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y55_N2
cycloneiv_lcell_comb \cpu|rf|qa[17]~359 (
// Equation(s):
// \cpu|rf|qa[17]~359_combout  = (\cpu|rf|qa[17]~358_combout  & (((\cpu|rf|register[30][17]~q ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|rf|qa[17]~358_combout  & (\cpu|rf|register[22][17]~q  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|rf|register[22][17]~q ),
	.datab(\cpu|rf|qa[17]~358_combout ),
	.datac(\cpu|rf|register[30][17]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[17]~359_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[17]~359 .lut_mask = 16'hE2CC;
defparam \cpu|rf|qa[17]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y55_N8
cycloneiv_lcell_comb \cpu|rf|qa[17]~360 (
// Equation(s):
// \cpu|rf|qa[17]~360_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[24][17]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (((\cpu|rf|register[16][17]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|rf|register[24][17]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[16][17]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[17]~360_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[17]~360 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qa[17]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y55_N19
dffeas \cpu|rf|register[28][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[17]~33_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y55_N18
cycloneiv_lcell_comb \cpu|rf|qa[17]~361 (
// Equation(s):
// \cpu|rf|qa[17]~361_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[17]~360_combout  & (\cpu|rf|register[28][17]~q )) # (!\cpu|rf|qa[17]~360_combout  & ((\cpu|rf|register[20][17]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|qa[17]~360_combout ))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|qa[17]~360_combout ),
	.datac(\cpu|rf|register[28][17]~q ),
	.datad(\cpu|rf|register[20][17]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qa[17]~361_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[17]~361 .lut_mask = 16'hE6C4;
defparam \cpu|rf|qa[17]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y55_N4
cycloneiv_lcell_comb \cpu|rf|qa[17]~362 (
// Equation(s):
// \cpu|rf|qa[17]~362_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\imem|irom|altsyncram_component|auto_generated|q_a [21]) # ((\cpu|rf|qa[17]~359_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[17]~361_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|qa[17]~359_combout ),
	.datad(\cpu|rf|qa[17]~361_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[17]~362_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[17]~362 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qa[17]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y63_N16
cycloneiv_lcell_comb \cpu|rf|register[21][17]~feeder (
// Equation(s):
// \cpu|rf|register[21][17]~feeder_combout  = \cpu|link|y[17]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[17]~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[21][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[21][17]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[21][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y63_N17
dffeas \cpu|rf|register[21][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[21][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y63_N16
cycloneiv_lcell_comb \cpu|rf|qa[17]~356 (
// Equation(s):
// \cpu|rf|qa[17]~356_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\imem|irom|altsyncram_component|auto_generated|q_a [23])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[21][17]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[17][17]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[17][17]~q ),
	.datad(\cpu|rf|register[21][17]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qa[17]~356_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[17]~356 .lut_mask = 16'hDC98;
defparam \cpu|rf|qa[17]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y63_N20
cycloneiv_lcell_comb \cpu|rf|qa[17]~357 (
// Equation(s):
// \cpu|rf|qa[17]~357_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[17]~356_combout  & ((\cpu|rf|register[29][17]~q ))) # (!\cpu|rf|qa[17]~356_combout  & (\cpu|rf|register[25][17]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[17]~356_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[25][17]~q ),
	.datac(\cpu|rf|register[29][17]~q ),
	.datad(\cpu|rf|qa[17]~356_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[17]~357_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[17]~357 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[17]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y55_N30
cycloneiv_lcell_comb \cpu|rf|qa[17]~365 (
// Equation(s):
// \cpu|rf|qa[17]~365_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[17]~362_combout  & (\cpu|rf|qa[17]~364_combout )) # (!\cpu|rf|qa[17]~362_combout  & ((\cpu|rf|qa[17]~357_combout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[17]~362_combout ))))

	.dataa(\cpu|rf|qa[17]~364_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|qa[17]~362_combout ),
	.datad(\cpu|rf|qa[17]~357_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[17]~365_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[17]~365 .lut_mask = 16'hBCB0;
defparam \cpu|rf|qa[17]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y63_N14
cycloneiv_lcell_comb \cpu|rf|qa[17]~366 (
// Equation(s):
// \cpu|rf|qa[17]~366_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[9][17]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (((\cpu|rf|register[8][17]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|register[9][17]~q ),
	.datac(\cpu|rf|register[8][17]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[17]~366_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[17]~366 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[17]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y63_N21
dffeas \cpu|rf|register[11][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[17]~33_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y63_N20
cycloneiv_lcell_comb \cpu|rf|qa[17]~367 (
// Equation(s):
// \cpu|rf|qa[17]~367_combout  = (\cpu|rf|qa[17]~366_combout  & (((\cpu|rf|register[11][17]~q ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\cpu|rf|qa[17]~366_combout  & (\cpu|rf|register[10][17]~q  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|register[10][17]~q ),
	.datab(\cpu|rf|qa[17]~366_combout ),
	.datac(\cpu|rf|register[11][17]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[17]~367_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[17]~367 .lut_mask = 16'hE2CC;
defparam \cpu|rf|qa[17]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y63_N13
dffeas \cpu|rf|register[2][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[17]~33_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y59_N21
dffeas \cpu|rf|register[3][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[17]~33_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y63_N9
dffeas \cpu|rf|register[1][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[17]~33_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y65_N29
dffeas \cpu|rf|register[5][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[17]~33_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y56_N31
dffeas \cpu|rf|register[4][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[17]~33_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][17] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y56_N30
cycloneiv_lcell_comb \cpu|rf|qa[17]~368 (
// Equation(s):
// \cpu|rf|qa[17]~368_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[6][17]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[4][17]~q )))))

	.dataa(\cpu|rf|register[6][17]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[4][17]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[17]~368_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[17]~368 .lut_mask = 16'hEE30;
defparam \cpu|rf|qa[17]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y63_N2
cycloneiv_lcell_comb \cpu|rf|qa[17]~369 (
// Equation(s):
// \cpu|rf|qa[17]~369_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[17]~368_combout  & (\cpu|rf|register[7][17]~q )) # (!\cpu|rf|qa[17]~368_combout  & ((\cpu|rf|register[5][17]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[17]~368_combout ))))

	.dataa(\cpu|rf|register[7][17]~q ),
	.datab(\cpu|rf|register[5][17]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(\cpu|rf|qa[17]~368_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[17]~369_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[17]~369 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qa[17]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y63_N8
cycloneiv_lcell_comb \cpu|rf|qa[17]~370 (
// Equation(s):
// \cpu|rf|qa[17]~370_combout  = (\cpu|rf|qa[4]~66_combout  & (\cpu|rf|qa[4]~69_combout )) # (!\cpu|rf|qa[4]~66_combout  & ((\cpu|rf|qa[4]~69_combout  & ((\cpu|rf|qa[17]~369_combout ))) # (!\cpu|rf|qa[4]~69_combout  & (\cpu|rf|register[1][17]~q ))))

	.dataa(\cpu|rf|qa[4]~66_combout ),
	.datab(\cpu|rf|qa[4]~69_combout ),
	.datac(\cpu|rf|register[1][17]~q ),
	.datad(\cpu|rf|qa[17]~369_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[17]~370_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[17]~370 .lut_mask = 16'hDC98;
defparam \cpu|rf|qa[17]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y59_N20
cycloneiv_lcell_comb \cpu|rf|qa[17]~371 (
// Equation(s):
// \cpu|rf|qa[17]~371_combout  = (\cpu|rf|qa[4]~66_combout  & ((\cpu|rf|qa[17]~370_combout  & ((\cpu|rf|register[3][17]~q ))) # (!\cpu|rf|qa[17]~370_combout  & (\cpu|rf|register[2][17]~q )))) # (!\cpu|rf|qa[4]~66_combout  & (((\cpu|rf|qa[17]~370_combout ))))

	.dataa(\cpu|rf|qa[4]~66_combout ),
	.datab(\cpu|rf|register[2][17]~q ),
	.datac(\cpu|rf|register[3][17]~q ),
	.datad(\cpu|rf|qa[17]~370_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[17]~371_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[17]~371 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[17]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y55_N12
cycloneiv_lcell_comb \cpu|rf|qa[17]~372 (
// Equation(s):
// \cpu|rf|qa[17]~372_combout  = (\cpu|rf|qa[4]~62_combout  & (\cpu|rf|qa[4]~65_combout )) # (!\cpu|rf|qa[4]~62_combout  & ((\cpu|rf|qa[4]~65_combout  & (\cpu|rf|qa[17]~367_combout )) # (!\cpu|rf|qa[4]~65_combout  & ((\cpu|rf|qa[17]~371_combout )))))

	.dataa(\cpu|rf|qa[4]~62_combout ),
	.datab(\cpu|rf|qa[4]~65_combout ),
	.datac(\cpu|rf|qa[17]~367_combout ),
	.datad(\cpu|rf|qa[17]~371_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[17]~372_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[17]~372 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qa[17]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y55_N14
cycloneiv_lcell_comb \cpu|rf|qa[17]~375 (
// Equation(s):
// \cpu|rf|qa[17]~375_combout  = (\cpu|rf|qa[4]~62_combout  & ((\cpu|rf|qa[17]~372_combout  & (\cpu|rf|qa[17]~374_combout )) # (!\cpu|rf|qa[17]~372_combout  & ((\cpu|rf|qa[17]~365_combout ))))) # (!\cpu|rf|qa[4]~62_combout  & (((\cpu|rf|qa[17]~372_combout 
// ))))

	.dataa(\cpu|rf|qa[4]~62_combout ),
	.datab(\cpu|rf|qa[17]~374_combout ),
	.datac(\cpu|rf|qa[17]~365_combout ),
	.datad(\cpu|rf|qa[17]~372_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[17]~375_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[17]~375 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[17]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y55_N30
cycloneiv_lcell_comb \cpu|rf|qa[17]~711 (
// Equation(s):
// \cpu|rf|qa[17]~711_combout  = (\cpu|rf|qa[17]~375_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [25]) # (!\cpu|rf|Equal0~0_combout )))

	.dataa(gnd),
	.datab(\cpu|rf|qa[17]~375_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.datad(\cpu|rf|Equal0~0_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[17]~711_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[17]~711 .lut_mask = 16'hC0CC;
defparam \cpu|rf|qa[17]~711 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y54_N28
cycloneiv_lcell_comb \cpu|nextpc|Mux14~0 (
// Equation(s):
// \cpu|nextpc|Mux14~0_combout  = (\cpu|cu|pcsource[1]~4_combout  & (((\cpu|cu|pcsource[0]~2_combout )))) # (!\cpu|cu|pcsource[1]~4_combout  & ((\cpu|cu|pcsource[0]~2_combout  & ((\cpu|br_adr|p4[17]~30_combout ))) # (!\cpu|cu|pcsource[0]~2_combout  & 
// (\cpu|pcplus4|p4[17]~30_combout ))))

	.dataa(\cpu|cu|pcsource[1]~4_combout ),
	.datab(\cpu|pcplus4|p4[17]~30_combout ),
	.datac(\cpu|br_adr|p4[17]~30_combout ),
	.datad(\cpu|cu|pcsource[0]~2_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux14~0 .lut_mask = 16'hFA44;
defparam \cpu|nextpc|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y54_N20
cycloneiv_lcell_comb \cpu|nextpc|Mux14~1 (
// Equation(s):
// \cpu|nextpc|Mux14~1_combout  = (\cpu|cu|pcsource[1]~4_combout  & ((\cpu|nextpc|Mux14~0_combout  & (!\imem|irom|altsyncram_component|auto_generated|q_a [15])) # (!\cpu|nextpc|Mux14~0_combout  & ((!\cpu|rf|qa[17]~711_combout ))))) # 
// (!\cpu|cu|pcsource[1]~4_combout  & (((!\cpu|nextpc|Mux14~0_combout ))))

	.dataa(\cpu|cu|pcsource[1]~4_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|rf|qa[17]~711_combout ),
	.datad(\cpu|nextpc|Mux14~0_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux14~1 .lut_mask = 16'h225F;
defparam \cpu|nextpc|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y54_N21
dffeas \cpu|ip|q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|nextpc|Mux14~1_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[17] .is_wysiwyg = "true";
defparam \cpu|ip|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y58_N20
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~51 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~51_combout  = (\cpu|alu_a|y[1]~4_combout  & (\cpu|al_unit|ShiftRight1~15_combout )) # (!\cpu|alu_a|y[1]~4_combout  & ((\cpu|al_unit|ShiftRight0~35_combout )))

	.dataa(\cpu|alu_a|y[1]~4_combout ),
	.datab(\cpu|al_unit|ShiftRight1~15_combout ),
	.datac(gnd),
	.datad(\cpu|al_unit|ShiftRight0~35_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~51 .lut_mask = 16'hDD88;
defparam \cpu|al_unit|ShiftRight1~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y58_N14
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~52 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~52_combout  = (!\cpu|alu_a|y[2]~3_combout  & ((\cpu|alu_a|y[3]~5_combout  & (\cpu|al_unit|ShiftRight1~50_combout )) # (!\cpu|alu_a|y[3]~5_combout  & ((\cpu|al_unit|ShiftRight1~51_combout )))))

	.dataa(\cpu|alu_a|y[2]~3_combout ),
	.datab(\cpu|alu_a|y[3]~5_combout ),
	.datac(\cpu|al_unit|ShiftRight1~50_combout ),
	.datad(\cpu|al_unit|ShiftRight1~51_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~52 .lut_mask = 16'h5140;
defparam \cpu|al_unit|ShiftRight1~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y58_N0
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~53 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~53_combout  = (\cpu|al_unit|ShiftRight0~6_combout ) # ((\cpu|al_unit|ShiftLeft0~18_combout  & ((\cpu|al_unit|ShiftRight1~49_combout ) # (\cpu|al_unit|ShiftRight1~52_combout ))))

	.dataa(\cpu|al_unit|ShiftRight1~49_combout ),
	.datab(\cpu|al_unit|ShiftRight1~52_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datad(\cpu|al_unit|ShiftRight0~6_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~53 .lut_mask = 16'hFFE0;
defparam \cpu|al_unit|ShiftRight1~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y54_N22
cycloneiv_lcell_comb \cpu|al_unit|s~53 (
// Equation(s):
// \cpu|al_unit|s~53_combout  = \cpu|alu_b|y[19]~19_combout  $ (((\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[19]~415_combout )))

	.dataa(gnd),
	.datab(\cpu|alu_b|y[19]~19_combout ),
	.datac(\cpu|alu_a|y[0]~0_combout ),
	.datad(\cpu|rf|qa[19]~415_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~53 .lut_mask = 16'h3CCC;
defparam \cpu|al_unit|s~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y54_N4
cycloneiv_lcell_comb \cpu|al_unit|Mux12~1 (
// Equation(s):
// \cpu|al_unit|Mux12~1_combout  = (\cpu|al_unit|Mux29~5_combout  & (!\cpu|al_unit|Mux2~0_combout )) # (!\cpu|al_unit|Mux29~5_combout  & ((\cpu|al_unit|Mux2~0_combout  & (\cpu|al_unit|s~53_combout )) # (!\cpu|al_unit|Mux2~0_combout  & 
// ((\cpu|al_unit|Add0~81_combout )))))

	.dataa(\cpu|al_unit|Mux29~5_combout ),
	.datab(\cpu|al_unit|Mux2~0_combout ),
	.datac(\cpu|al_unit|s~53_combout ),
	.datad(\cpu|al_unit|Add0~81_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux12~1 .lut_mask = 16'h7362;
defparam \cpu|al_unit|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y58_N14
cycloneiv_lcell_comb \cpu|al_unit|Mux12~2 (
// Equation(s):
// \cpu|al_unit|Mux12~2_combout  = (\cpu|al_unit|ShiftLeft0~19_combout  & (!\cpu|al_unit|ShiftLeft0~87_combout  & (\cpu|al_unit|ShiftLeft0~36_combout  & !\cpu|al_unit|ShiftLeft0~6_combout )))

	.dataa(\cpu|al_unit|ShiftLeft0~19_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~87_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~36_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~6_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux12~2 .lut_mask = 16'h0020;
defparam \cpu|al_unit|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y58_N28
cycloneiv_lcell_comb \cpu|al_unit|Mux12~3 (
// Equation(s):
// \cpu|al_unit|Mux12~3_combout  = (\cpu|al_unit|Mux9~2_combout  & (\cpu|al_unit|ShiftRight0~64_combout  & ((\cpu|al_unit|Mux9~1_combout )))) # (!\cpu|al_unit|Mux9~2_combout  & (((\cpu|al_unit|Mux12~2_combout ) # (!\cpu|al_unit|Mux9~1_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~64_combout ),
	.datab(\cpu|al_unit|Mux9~2_combout ),
	.datac(\cpu|al_unit|Mux12~2_combout ),
	.datad(\cpu|al_unit|Mux9~1_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux12~3 .lut_mask = 16'hB833;
defparam \cpu|al_unit|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y54_N20
cycloneiv_lcell_comb \cpu|al_unit|Mux12~4 (
// Equation(s):
// \cpu|al_unit|Mux12~4_combout  = (\cpu|al_unit|Mux9~0_combout  & (((\cpu|al_unit|Mux12~3_combout )))) # (!\cpu|al_unit|Mux9~0_combout  & ((\cpu|al_unit|Mux12~3_combout  & (\cpu|al_unit|ShiftLeft0~95_combout )) # (!\cpu|al_unit|Mux12~3_combout  & 
// ((\cpu|al_unit|ShiftLeft0~57_combout )))))

	.dataa(\cpu|al_unit|ShiftLeft0~95_combout ),
	.datab(\cpu|al_unit|Mux9~0_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~57_combout ),
	.datad(\cpu|al_unit|Mux12~3_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux12~4 .lut_mask = 16'hEE30;
defparam \cpu|al_unit|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y54_N18
cycloneiv_lcell_comb \cpu|al_unit|Mux12~5 (
// Equation(s):
// \cpu|al_unit|Mux12~5_combout  = (\cpu|al_unit|Mux29~5_combout  & ((\cpu|al_unit|Mux12~1_combout  & ((\cpu|al_unit|Mux12~4_combout ))) # (!\cpu|al_unit|Mux12~1_combout  & (\cpu|alu_b|y[3]~14_combout )))) # (!\cpu|al_unit|Mux29~5_combout  & 
// (((\cpu|al_unit|Mux12~1_combout ))))

	.dataa(\cpu|al_unit|Mux29~5_combout ),
	.datab(\cpu|alu_b|y[3]~14_combout ),
	.datac(\cpu|al_unit|Mux12~1_combout ),
	.datad(\cpu|al_unit|Mux12~4_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux12~5 .lut_mask = 16'hF858;
defparam \cpu|al_unit|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y54_N8
cycloneiv_lcell_comb \cpu|al_unit|Mux12~6 (
// Equation(s):
// \cpu|al_unit|Mux12~6_combout  = (\cpu|al_unit|Mux29~12_combout  & ((\cpu|al_unit|Mux29~1_combout ) # ((\cpu|al_unit|ShiftRight1~53_combout )))) # (!\cpu|al_unit|Mux29~12_combout  & (!\cpu|al_unit|Mux29~1_combout  & ((\cpu|al_unit|Mux12~5_combout ))))

	.dataa(\cpu|al_unit|Mux29~12_combout ),
	.datab(\cpu|al_unit|Mux29~1_combout ),
	.datac(\cpu|al_unit|ShiftRight1~53_combout ),
	.datad(\cpu|al_unit|Mux12~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux12~6 .lut_mask = 16'hB9A8;
defparam \cpu|al_unit|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y54_N10
cycloneiv_lcell_comb \cpu|al_unit|Mux12~7 (
// Equation(s):
// \cpu|al_unit|Mux12~7_combout  = (\cpu|alu_a|y[19]~20_combout  & ((\cpu|al_unit|Mux12~6_combout ) # ((\cpu|al_unit|Mux29~1_combout  & \cpu|alu_b|y[19]~19_combout )))) # (!\cpu|alu_a|y[19]~20_combout  & (\cpu|al_unit|Mux12~6_combout  & 
// ((\cpu|alu_b|y[19]~19_combout ) # (!\cpu|al_unit|Mux29~1_combout ))))

	.dataa(\cpu|alu_a|y[19]~20_combout ),
	.datab(\cpu|al_unit|Mux29~1_combout ),
	.datac(\cpu|al_unit|Mux12~6_combout ),
	.datad(\cpu|alu_b|y[19]~19_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux12~7 .lut_mask = 16'hF8B0;
defparam \cpu|al_unit|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y54_N0
cycloneiv_lcell_comb \cpu|al_unit|Mux12~8 (
// Equation(s):
// \cpu|al_unit|Mux12~8_combout  = (\cpu|cu|aluc[3]~6_combout  & ((\cpu|alu_a|y[4]~2_combout  & (\cpu|alu_b|y[31]~0_combout )) # (!\cpu|alu_a|y[4]~2_combout  & ((\cpu|al_unit|Mux12~7_combout ))))) # (!\cpu|cu|aluc[3]~6_combout  & 
// (((\cpu|al_unit|Mux12~7_combout ))))

	.dataa(\cpu|cu|aluc[3]~6_combout ),
	.datab(\cpu|alu_b|y[31]~0_combout ),
	.datac(\cpu|alu_a|y[4]~2_combout ),
	.datad(\cpu|al_unit|Mux12~7_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux12~8 .lut_mask = 16'hDF80;
defparam \cpu|al_unit|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N22
cycloneiv_lcell_comb \cpu|link|y[19]~36 (
// Equation(s):
// \cpu|link|y[19]~36_combout  = (\cpu|cu|jal~0_combout  & ((\cpu|pcplus4|p4[19]~34_combout ) # ((\cpu|link|y[5]~0_combout  & \cpu|al_unit|Mux12~8_combout )))) # (!\cpu|cu|jal~0_combout  & (\cpu|link|y[5]~0_combout  & ((\cpu|al_unit|Mux12~8_combout ))))

	.dataa(\cpu|cu|jal~0_combout ),
	.datab(\cpu|link|y[5]~0_combout ),
	.datac(\cpu|pcplus4|p4[19]~34_combout ),
	.datad(\cpu|al_unit|Mux12~8_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[19]~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[19]~36 .lut_mask = 16'hECA0;
defparam \cpu|link|y[19]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y13_N8
cycloneiv_io_ibuf \in_port0[19]~input (
	.i(in_port0[19]),
	.ibar(gnd),
	.o(\in_port0[19]~input_o ));
// synopsys translate_off
defparam \in_port0[19]~input .bus_hold = "false";
defparam \in_port0[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X97_Y55_N19
dffeas \dmem|io_input_reg|in_reg0[19] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\in_port0[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg0 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg0[19] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg0[19] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X95_Y0_N15
cycloneiv_io_ibuf \in_port1[19]~input (
	.i(in_port1[19]),
	.ibar(gnd),
	.o(\in_port1[19]~input_o ));
// synopsys translate_off
defparam \in_port1[19]~input .bus_hold = "false";
defparam \in_port1[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X96_Y55_N14
cycloneiv_lcell_comb \dmem|io_input_reg|in_reg1[19]~feeder (
// Equation(s):
// \dmem|io_input_reg|in_reg1[19]~feeder_combout  = \in_port1[19]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in_port1[19]~input_o ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|in_reg1[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg1[19]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_input_reg|in_reg1[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y55_N15
dffeas \dmem|io_input_reg|in_reg1[19] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_input_reg|in_reg1[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg1[19] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg1[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y55_N18
cycloneiv_lcell_comb \dmem|io_input_reg|io_imput_mux2x32|Selector12~0 (
// Equation(s):
// \dmem|io_input_reg|io_imput_mux2x32|Selector12~0_combout  = (\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout  & ((\dmem|io_input_reg|in_reg1 [19]) # ((\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout  & \dmem|io_input_reg|in_reg0 [19])))) # 
// (!\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout  & (\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout  & (\dmem|io_input_reg|in_reg0 [19])))

	.dataa(\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout ),
	.datab(\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout ),
	.datac(\dmem|io_input_reg|in_reg0 [19]),
	.datad(\dmem|io_input_reg|in_reg1 [19]),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_imput_mux2x32|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector12~0 .lut_mask = 16'hEAC0;
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N6
cycloneiv_lcell_comb \dmem|io_data_mux|y[19]~19 (
// Equation(s):
// \dmem|io_data_mux|y[19]~19_combout  = (\cpu|al_unit|Mux24~8_combout  & ((\dmem|io_input_reg|io_imput_mux2x32|Selector12~0_combout ))) # (!\cpu|al_unit|Mux24~8_combout  & (\dmem|dram|altsyncram_component|auto_generated|q_a [19]))

	.dataa(gnd),
	.datab(\cpu|al_unit|Mux24~8_combout ),
	.datac(\dmem|dram|altsyncram_component|auto_generated|q_a [19]),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Selector12~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[19]~19 .lut_mask = 16'hFC30;
defparam \dmem|io_data_mux|y[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N10
cycloneiv_lcell_comb \cpu|link|y[19]~37 (
// Equation(s):
// \cpu|link|y[19]~37_combout  = (\cpu|link|y[19]~36_combout ) # ((\cpu|link|y[5]~2_combout  & \dmem|io_data_mux|y[19]~19_combout ))

	.dataa(\cpu|link|y[5]~2_combout ),
	.datab(gnd),
	.datac(\cpu|link|y[19]~36_combout ),
	.datad(\dmem|io_data_mux|y[19]~19_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[19]~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[19]~37 .lut_mask = 16'hFAF0;
defparam \cpu|link|y[19]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y55_N17
dffeas \cpu|rf|register[13][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[19]~37_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y58_N15
dffeas \cpu|rf|register[14][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[19]~37_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y58_N14
cycloneiv_lcell_comb \cpu|rf|qb[19]~684 (
// Equation(s):
// \cpu|rf|qb[19]~684_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[14][19]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[12][19]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|register[12][19]~q ),
	.datac(\cpu|rf|register[14][19]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[19]~684_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[19]~684 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[19]~684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y55_N4
cycloneiv_lcell_comb \cpu|rf|qb[19]~685 (
// Equation(s):
// \cpu|rf|qb[19]~685_combout  = (\cpu|rf|qb[19]~684_combout  & ((\cpu|rf|register[15][19]~q ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\cpu|rf|qb[19]~684_combout  & (((\cpu|rf|register[13][19]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|register[15][19]~q ),
	.datab(\cpu|rf|register[13][19]~q ),
	.datac(\cpu|rf|qb[19]~684_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[19]~685_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[19]~685 .lut_mask = 16'hACF0;
defparam \cpu|rf|qb[19]~685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y56_N5
dffeas \cpu|rf|register[5][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[19]~37_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y56_N13
dffeas \cpu|rf|register[6][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[19]~37_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y56_N12
cycloneiv_lcell_comb \cpu|rf|qb[19]~679 (
// Equation(s):
// \cpu|rf|qb[19]~679_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[6][19]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[4][19]~q ))))

	.dataa(\cpu|rf|register[4][19]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[6][19]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[19]~679_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[19]~679 .lut_mask = 16'hFC22;
defparam \cpu|rf|qb[19]~679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y56_N4
cycloneiv_lcell_comb \cpu|rf|qb[19]~680 (
// Equation(s):
// \cpu|rf|qb[19]~680_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[19]~679_combout  & (\cpu|rf|register[7][19]~q )) # (!\cpu|rf|qb[19]~679_combout  & ((\cpu|rf|register[5][19]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[19]~679_combout ))))

	.dataa(\cpu|rf|register[7][19]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[5][19]~q ),
	.datad(\cpu|rf|qb[19]~679_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[19]~680_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[19]~680 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[19]~680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y56_N30
cycloneiv_lcell_comb \cpu|rf|qb[19]~681 (
// Equation(s):
// \cpu|rf|qb[19]~681_combout  = (\cpu|rf|qb[2]~79_combout  & (((\cpu|rf|qb[2]~76_combout ) # (\cpu|rf|qb[19]~680_combout )))) # (!\cpu|rf|qb[2]~79_combout  & (\cpu|rf|register[1][19]~q  & (!\cpu|rf|qb[2]~76_combout )))

	.dataa(\cpu|rf|qb[2]~79_combout ),
	.datab(\cpu|rf|register[1][19]~q ),
	.datac(\cpu|rf|qb[2]~76_combout ),
	.datad(\cpu|rf|qb[19]~680_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[19]~681_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[19]~681 .lut_mask = 16'hAEA4;
defparam \cpu|rf|qb[19]~681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y55_N8
cycloneiv_lcell_comb \cpu|rf|qb[19]~682 (
// Equation(s):
// \cpu|rf|qb[19]~682_combout  = (\cpu|rf|qb[2]~76_combout  & ((\cpu|rf|qb[19]~681_combout  & (\cpu|rf|register[3][19]~q )) # (!\cpu|rf|qb[19]~681_combout  & ((\cpu|rf|register[2][19]~q ))))) # (!\cpu|rf|qb[2]~76_combout  & (((\cpu|rf|qb[19]~681_combout ))))

	.dataa(\cpu|rf|qb[2]~76_combout ),
	.datab(\cpu|rf|register[3][19]~q ),
	.datac(\cpu|rf|register[2][19]~q ),
	.datad(\cpu|rf|qb[19]~681_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[19]~682_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[19]~682 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[19]~682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y59_N13
dffeas \cpu|rf|register[27][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[19]~37_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y59_N11
dffeas \cpu|rf|register[23][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[19]~37_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y58_N17
dffeas \cpu|rf|register[19][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[19]~37_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y59_N10
cycloneiv_lcell_comb \cpu|rf|qb[19]~676 (
// Equation(s):
// \cpu|rf|qb[19]~676_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\imem|irom|altsyncram_component|auto_generated|q_a [18])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[23][19]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[19][19]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[23][19]~q ),
	.datad(\cpu|rf|register[19][19]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[19]~676_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[19]~676 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qb[19]~676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y59_N12
cycloneiv_lcell_comb \cpu|rf|qb[19]~677 (
// Equation(s):
// \cpu|rf|qb[19]~677_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[19]~676_combout  & (\cpu|rf|register[31][19]~q )) # (!\cpu|rf|qb[19]~676_combout  & ((\cpu|rf|register[27][19]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[19]~676_combout ))))

	.dataa(\cpu|rf|register[31][19]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[27][19]~q ),
	.datad(\cpu|rf|qb[19]~676_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[19]~677_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[19]~677 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[19]~677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y62_N5
dffeas \cpu|rf|register[29][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[19]~37_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y63_N21
dffeas \cpu|rf|register[25][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[19]~37_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y63_N11
dffeas \cpu|rf|register[21][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[19]~37_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y62_N3
dffeas \cpu|rf|register[17][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[19]~37_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y63_N10
cycloneiv_lcell_comb \cpu|rf|qb[19]~669 (
// Equation(s):
// \cpu|rf|qb[19]~669_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\imem|irom|altsyncram_component|auto_generated|q_a [18])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[21][19]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[17][19]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[21][19]~q ),
	.datad(\cpu|rf|register[17][19]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[19]~669_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[19]~669 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qb[19]~669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y63_N20
cycloneiv_lcell_comb \cpu|rf|qb[19]~670 (
// Equation(s):
// \cpu|rf|qb[19]~670_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[19]~669_combout  & (\cpu|rf|register[29][19]~q )) # (!\cpu|rf|qb[19]~669_combout  & ((\cpu|rf|register[25][19]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[19]~669_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[29][19]~q ),
	.datac(\cpu|rf|register[25][19]~q ),
	.datad(\cpu|rf|qb[19]~669_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[19]~670_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[19]~670 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[19]~670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y63_N17
dffeas \cpu|rf|register[28][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[19]~37_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y63_N31
dffeas \cpu|rf|register[20][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[19]~37_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y63_N19
dffeas \cpu|rf|register[16][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[19]~37_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y63_N29
dffeas \cpu|rf|register[24][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[19]~37_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y63_N28
cycloneiv_lcell_comb \cpu|rf|qb[19]~673 (
// Equation(s):
// \cpu|rf|qb[19]~673_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[24][19]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[16][19]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[16][19]~q ),
	.datac(\cpu|rf|register[24][19]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[19]~673_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[19]~673 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[19]~673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y63_N30
cycloneiv_lcell_comb \cpu|rf|qb[19]~674 (
// Equation(s):
// \cpu|rf|qb[19]~674_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[19]~673_combout  & (\cpu|rf|register[28][19]~q )) # (!\cpu|rf|qb[19]~673_combout  & ((\cpu|rf|register[20][19]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[19]~673_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[28][19]~q ),
	.datac(\cpu|rf|register[20][19]~q ),
	.datad(\cpu|rf|qb[19]~673_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[19]~674_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[19]~674 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[19]~674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y55_N15
dffeas \cpu|rf|register[30][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[19]~37_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y55_N26
cycloneiv_lcell_comb \cpu|rf|register[26][19]~feeder (
// Equation(s):
// \cpu|rf|register[26][19]~feeder_combout  = \cpu|link|y[19]~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[19]~37_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[26][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[26][19]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[26][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y55_N27
dffeas \cpu|rf|register[26][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[26][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][19] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y55_N8
cycloneiv_lcell_comb \cpu|rf|qb[19]~671 (
// Equation(s):
// \cpu|rf|qb[19]~671_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[26][19]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[18][19]~q ))))

	.dataa(\cpu|rf|register[18][19]~q ),
	.datab(\cpu|rf|register[26][19]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[19]~671_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[19]~671 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qb[19]~671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y55_N2
cycloneiv_lcell_comb \cpu|rf|qb[19]~672 (
// Equation(s):
// \cpu|rf|qb[19]~672_combout  = (\cpu|rf|qb[19]~671_combout  & (((\cpu|rf|register[30][19]~q ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\cpu|rf|qb[19]~671_combout  & (\cpu|rf|register[22][19]~q  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|register[22][19]~q ),
	.datab(\cpu|rf|register[30][19]~q ),
	.datac(\cpu|rf|qb[19]~671_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[19]~672_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[19]~672 .lut_mask = 16'hCAF0;
defparam \cpu|rf|qb[19]~672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y55_N18
cycloneiv_lcell_comb \cpu|rf|qb[19]~675 (
// Equation(s):
// \cpu|rf|qb[19]~675_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\imem|irom|altsyncram_component|auto_generated|q_a [16]) # ((\cpu|rf|qb[19]~672_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|qb[19]~674_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|qb[19]~674_combout ),
	.datad(\cpu|rf|qb[19]~672_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[19]~675_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[19]~675 .lut_mask = 16'hBA98;
defparam \cpu|rf|qb[19]~675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y55_N24
cycloneiv_lcell_comb \cpu|rf|qb[19]~678 (
// Equation(s):
// \cpu|rf|qb[19]~678_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[19]~675_combout  & (\cpu|rf|qb[19]~677_combout )) # (!\cpu|rf|qb[19]~675_combout  & ((\cpu|rf|qb[19]~670_combout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[19]~675_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|qb[19]~677_combout ),
	.datac(\cpu|rf|qb[19]~670_combout ),
	.datad(\cpu|rf|qb[19]~675_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[19]~678_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[19]~678 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[19]~678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y55_N14
cycloneiv_lcell_comb \cpu|rf|qb[19]~683 (
// Equation(s):
// \cpu|rf|qb[19]~683_combout  = (\cpu|rf|qb[2]~75_combout  & ((\cpu|rf|qb[2]~64_combout ) # ((\cpu|rf|qb[19]~678_combout )))) # (!\cpu|rf|qb[2]~75_combout  & (!\cpu|rf|qb[2]~64_combout  & (\cpu|rf|qb[19]~682_combout )))

	.dataa(\cpu|rf|qb[2]~75_combout ),
	.datab(\cpu|rf|qb[2]~64_combout ),
	.datac(\cpu|rf|qb[19]~682_combout ),
	.datad(\cpu|rf|qb[19]~678_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[19]~683_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[19]~683 .lut_mask = 16'hBA98;
defparam \cpu|rf|qb[19]~683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y55_N22
cycloneiv_lcell_comb \cpu|rf|qb[19]~686 (
// Equation(s):
// \cpu|rf|qb[19]~686_combout  = (\cpu|rf|qb[19]~683_combout  & (((\cpu|rf|qb[19]~685_combout ) # (!\cpu|rf|qb[2]~64_combout )))) # (!\cpu|rf|qb[19]~683_combout  & (\cpu|rf|qb[19]~668_combout  & ((\cpu|rf|qb[2]~64_combout ))))

	.dataa(\cpu|rf|qb[19]~668_combout ),
	.datab(\cpu|rf|qb[19]~685_combout ),
	.datac(\cpu|rf|qb[19]~683_combout ),
	.datad(\cpu|rf|qb[2]~64_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[19]~686_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[19]~686 .lut_mask = 16'hCAF0;
defparam \cpu|rf|qb[19]~686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y58_N16
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~35 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~35_combout  = (\cpu|alu_a|y[0]~1_combout  & ((\cpu|rf|qb[20]~626_combout ))) # (!\cpu|alu_a|y[0]~1_combout  & (\cpu|rf|qb[19]~686_combout ))

	.dataa(\cpu|alu_a|y[0]~1_combout ),
	.datab(\cpu|rf|qb[19]~686_combout ),
	.datac(gnd),
	.datad(\cpu|rf|qb[20]~626_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~35 .lut_mask = 16'hEE44;
defparam \cpu|al_unit|ShiftRight0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y62_N2
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~36 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~36_combout  = (\cpu|alu_a|y[1]~4_combout  & (\cpu|al_unit|ShiftRight0~35_combout )) # (!\cpu|alu_a|y[1]~4_combout  & ((\cpu|al_unit|ShiftRight1~16_combout )))

	.dataa(gnd),
	.datab(\cpu|alu_a|y[1]~4_combout ),
	.datac(\cpu|al_unit|ShiftRight0~35_combout ),
	.datad(\cpu|al_unit|ShiftRight1~16_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~36 .lut_mask = 16'hF3C0;
defparam \cpu|al_unit|ShiftRight0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y62_N28
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~75 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~75_combout  = (\cpu|alu_a|y[2]~3_combout  & ((\cpu|al_unit|ShiftRight0~6_combout ) # ((\cpu|al_unit|ShiftLeft0~18_combout  & \cpu|al_unit|ShiftRight0~36_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datab(\cpu|al_unit|ShiftRight0~6_combout ),
	.datac(\cpu|alu_a|y[2]~3_combout ),
	.datad(\cpu|al_unit|ShiftRight0~36_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~75_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~75 .lut_mask = 16'hE0C0;
defparam \cpu|al_unit|ShiftRight0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y62_N12
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~77 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~77_combout  = (\cpu|al_unit|ShiftRight0~75_combout ) # ((!\cpu|alu_a|y[2]~3_combout  & \cpu|al_unit|ShiftRight0~76_combout ))

	.dataa(gnd),
	.datab(\cpu|alu_a|y[2]~3_combout ),
	.datac(\cpu|al_unit|ShiftRight0~76_combout ),
	.datad(\cpu|al_unit|ShiftRight0~75_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~77_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~77 .lut_mask = 16'hFF30;
defparam \cpu|al_unit|ShiftRight0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y60_N12
cycloneiv_lcell_comb \cpu|al_unit|Mux26~0 (
// Equation(s):
// \cpu|al_unit|Mux26~0_combout  = (\cpu|al_unit|Mux29~16_combout  & ((\cpu|alu_a|y[2]~3_combout ) # (\cpu|alu_a|y[3]~5_combout )))

	.dataa(gnd),
	.datab(\cpu|alu_a|y[2]~3_combout ),
	.datac(\cpu|alu_a|y[3]~5_combout ),
	.datad(\cpu|al_unit|Mux29~16_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux26~0 .lut_mask = 16'hFC00;
defparam \cpu|al_unit|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y60_N4
cycloneiv_lcell_comb \cpu|al_unit|Mux26~8 (
// Equation(s):
// \cpu|al_unit|Mux26~8_combout  = (\cpu|al_unit|Mux26~0_combout  & ((\cpu|al_unit|ShiftRight0~42_combout ) # ((\cpu|al_unit|Mux26~1_combout )))) # (!\cpu|al_unit|Mux26~0_combout  & (((\cpu|al_unit|ShiftRight0~31_combout  & !\cpu|al_unit|Mux26~1_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~42_combout ),
	.datab(\cpu|al_unit|ShiftRight0~31_combout ),
	.datac(\cpu|al_unit|Mux26~0_combout ),
	.datad(\cpu|al_unit|Mux26~1_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux26~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux26~8 .lut_mask = 16'hF0AC;
defparam \cpu|al_unit|Mux26~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y60_N16
cycloneiv_lcell_comb \cpu|al_unit|Mux26~6 (
// Equation(s):
// \cpu|al_unit|Mux26~6_combout  = (\cpu|alu_b|y[5]~8_combout  & ((\cpu|al_unit|Mux29~12_combout ) # ((\cpu|al_unit|Mux29~1_combout  & \cpu|alu_a|y[5]~6_combout )))) # (!\cpu|alu_b|y[5]~8_combout  & (\cpu|al_unit|Mux29~12_combout  & 
// ((\cpu|alu_a|y[5]~6_combout ) # (!\cpu|al_unit|Mux29~1_combout ))))

	.dataa(\cpu|alu_b|y[5]~8_combout ),
	.datab(\cpu|al_unit|Mux29~1_combout ),
	.datac(\cpu|alu_a|y[5]~6_combout ),
	.datad(\cpu|al_unit|Mux29~12_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux26~6 .lut_mask = 16'hFB80;
defparam \cpu|al_unit|Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y58_N6
cycloneiv_lcell_comb \cpu|al_unit|Mux26~2 (
// Equation(s):
// \cpu|al_unit|Mux26~2_combout  = (\cpu|al_unit|Mux29~0_combout ) # ((\cpu|al_unit|Mux29~5_combout  & (\cpu|al_unit|Mux29~7_combout )) # (!\cpu|al_unit|Mux29~5_combout  & ((\cpu|al_unit|Add0~30_combout ))))

	.dataa(\cpu|al_unit|Mux29~5_combout ),
	.datab(\cpu|al_unit|Mux29~0_combout ),
	.datac(\cpu|al_unit|Mux29~7_combout ),
	.datad(\cpu|al_unit|Add0~30_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux26~2 .lut_mask = 16'hFDEC;
defparam \cpu|al_unit|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y58_N0
cycloneiv_lcell_comb \cpu|al_unit|Mux26~3 (
// Equation(s):
// \cpu|al_unit|Mux26~3_combout  = (\cpu|al_unit|Mux29~5_combout  & (\cpu|al_unit|ShiftRight0~74_combout  & !\cpu|al_unit|Mux26~2_combout )) # (!\cpu|al_unit|Mux29~5_combout  & ((\cpu|al_unit|Mux26~2_combout )))

	.dataa(\cpu|al_unit|Mux29~5_combout ),
	.datab(gnd),
	.datac(\cpu|al_unit|ShiftRight0~74_combout ),
	.datad(\cpu|al_unit|Mux26~2_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux26~3 .lut_mask = 16'h55A0;
defparam \cpu|al_unit|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y60_N12
cycloneiv_lcell_comb \cpu|al_unit|Mux26~4 (
// Equation(s):
// \cpu|al_unit|Mux26~4_combout  = (\cpu|al_unit|Mux26~3_combout  & (\cpu|alu_b|y[5]~8_combout  $ (((\cpu|alu_a|y[5]~6_combout ))))) # (!\cpu|al_unit|Mux26~3_combout  & (((!\cpu|alu_a|y[3]~5_combout ))))

	.dataa(\cpu|alu_b|y[5]~8_combout ),
	.datab(\cpu|alu_a|y[3]~5_combout ),
	.datac(\cpu|alu_a|y[5]~6_combout ),
	.datad(\cpu|al_unit|Mux26~3_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux26~4 .lut_mask = 16'h5A33;
defparam \cpu|al_unit|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y60_N10
cycloneiv_lcell_comb \cpu|al_unit|Mux26~5 (
// Equation(s):
// \cpu|al_unit|Mux26~5_combout  = (\cpu|al_unit|Mux29~6_combout  & (\cpu|al_unit|Mux26~4_combout  & ((\cpu|al_unit|ShiftLeft0~31_combout ) # (\cpu|al_unit|Mux26~3_combout )))) # (!\cpu|al_unit|Mux29~6_combout  & (((\cpu|al_unit|Mux26~3_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~31_combout ),
	.datab(\cpu|al_unit|Mux29~6_combout ),
	.datac(\cpu|al_unit|Mux26~3_combout ),
	.datad(\cpu|al_unit|Mux26~4_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux26~5 .lut_mask = 16'hF830;
defparam \cpu|al_unit|Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y60_N2
cycloneiv_lcell_comb \cpu|al_unit|Mux26~7 (
// Equation(s):
// \cpu|al_unit|Mux26~7_combout  = (\cpu|al_unit|Mux29~1_combout  & (((\cpu|al_unit|Mux26~6_combout )))) # (!\cpu|al_unit|Mux29~1_combout  & ((\cpu|al_unit|Mux26~6_combout  & (\cpu|al_unit|ShiftRight1~60_combout )) # (!\cpu|al_unit|Mux26~6_combout  & 
// ((\cpu|al_unit|Mux26~5_combout )))))

	.dataa(\cpu|al_unit|ShiftRight1~60_combout ),
	.datab(\cpu|al_unit|Mux29~1_combout ),
	.datac(\cpu|al_unit|Mux26~6_combout ),
	.datad(\cpu|al_unit|Mux26~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux26~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux26~7 .lut_mask = 16'hE3E0;
defparam \cpu|al_unit|Mux26~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y60_N30
cycloneiv_lcell_comb \cpu|al_unit|Mux26~9 (
// Equation(s):
// \cpu|al_unit|Mux26~9_combout  = (\cpu|al_unit|Mux26~1_combout  & ((\cpu|al_unit|Mux26~8_combout  & (\cpu|al_unit|ShiftRight0~77_combout )) # (!\cpu|al_unit|Mux26~8_combout  & ((\cpu|al_unit|Mux26~7_combout ))))) # (!\cpu|al_unit|Mux26~1_combout  & 
// (((\cpu|al_unit|Mux26~8_combout ))))

	.dataa(\cpu|al_unit|Mux26~1_combout ),
	.datab(\cpu|al_unit|ShiftRight0~77_combout ),
	.datac(\cpu|al_unit|Mux26~8_combout ),
	.datad(\cpu|al_unit|Mux26~7_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux26~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux26~9 .lut_mask = 16'hDAD0;
defparam \cpu|al_unit|Mux26~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y35_N1
cycloneiv_io_ibuf \in_port0[8]~input (
	.i(in_port0[8]),
	.ibar(gnd),
	.o(\in_port0[8]~input_o ));
// synopsys translate_off
defparam \in_port0[8]~input .bus_hold = "false";
defparam \in_port0[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X106_Y55_N6
cycloneiv_lcell_comb \dmem|io_input_reg|in_reg0[8]~feeder (
// Equation(s):
// \dmem|io_input_reg|in_reg0[8]~feeder_combout  = \in_port0[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in_port0[8]~input_o ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|in_reg0[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg0[8]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_input_reg|in_reg0[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y55_N7
dffeas \dmem|io_input_reg|in_reg0[8] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_input_reg|in_reg0[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg0[8] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg0[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y32_N1
cycloneiv_io_ibuf \in_port1[8]~input (
	.i(in_port1[8]),
	.ibar(gnd),
	.o(\in_port1[8]~input_o ));
// synopsys translate_off
defparam \in_port1[8]~input .bus_hold = "false";
defparam \in_port1[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X106_Y55_N1
dffeas \dmem|io_input_reg|in_reg1[8] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\in_port1[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg1[8] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y55_N0
cycloneiv_lcell_comb \dmem|io_input_reg|io_imput_mux2x32|Selector23~0 (
// Equation(s):
// \dmem|io_input_reg|io_imput_mux2x32|Selector23~0_combout  = (\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout  & ((\dmem|io_input_reg|in_reg0 [8]) # ((\dmem|io_input_reg|in_reg1 [8] & \dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout )))) # 
// (!\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout  & (((\dmem|io_input_reg|in_reg1 [8] & \dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout ))))

	.dataa(\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout ),
	.datab(\dmem|io_input_reg|in_reg0 [8]),
	.datac(\dmem|io_input_reg|in_reg1 [8]),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_imput_mux2x32|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector23~0 .lut_mask = 16'hF888;
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y61_N6
cycloneiv_lcell_comb \dmem|io_data_mux|y[8]~8 (
// Equation(s):
// \dmem|io_data_mux|y[8]~8_combout  = (\cpu|al_unit|Mux24~8_combout  & ((\dmem|io_input_reg|io_imput_mux2x32|Selector23~0_combout ))) # (!\cpu|al_unit|Mux24~8_combout  & (\dmem|dram|altsyncram_component|auto_generated|q_a [8]))

	.dataa(\cpu|al_unit|Mux24~8_combout ),
	.datab(\dmem|dram|altsyncram_component|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Selector23~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[8]~8 .lut_mask = 16'hEE44;
defparam \dmem|io_data_mux|y[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y61_N28
cycloneiv_lcell_comb \cpu|link|y[8]~9 (
// Equation(s):
// \cpu|link|y[8]~9_combout  = (\cpu|link|y[8]~8_combout ) # ((\cpu|link|y[5]~2_combout  & \dmem|io_data_mux|y[8]~8_combout ))

	.dataa(\cpu|link|y[8]~8_combout ),
	.datab(\cpu|link|y[5]~2_combout ),
	.datac(gnd),
	.datad(\dmem|io_data_mux|y[8]~8_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[8]~9 .lut_mask = 16'hEEAA;
defparam \cpu|link|y[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y65_N15
dffeas \cpu|rf|register[31][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[8]~9_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y63_N5
dffeas \cpu|rf|register[27][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[8]~9_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y63_N4
cycloneiv_lcell_comb \cpu|rf|qb[8]~334 (
// Equation(s):
// \cpu|rf|qb[8]~334_combout  = (\cpu|rf|qb[8]~333_combout  & ((\cpu|rf|register[31][8]~q ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\cpu|rf|qb[8]~333_combout  & (((\cpu|rf|register[27][8]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|qb[8]~333_combout ),
	.datab(\cpu|rf|register[31][8]~q ),
	.datac(\cpu|rf|register[27][8]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[8]~334_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[8]~334 .lut_mask = 16'hD8AA;
defparam \cpu|rf|qb[8]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y64_N3
dffeas \cpu|rf|register[28][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[8]~9_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y64_N9
dffeas \cpu|rf|register[20][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[8]~9_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y64_N8
cycloneiv_lcell_comb \cpu|rf|qb[8]~331 (
// Equation(s):
// \cpu|rf|qb[8]~331_combout  = (\cpu|rf|qb[8]~330_combout  & ((\cpu|rf|register[28][8]~q ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\cpu|rf|qb[8]~330_combout  & (((\cpu|rf|register[20][8]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|qb[8]~330_combout ),
	.datab(\cpu|rf|register[28][8]~q ),
	.datac(\cpu|rf|register[20][8]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[8]~331_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[8]~331 .lut_mask = 16'hD8AA;
defparam \cpu|rf|qb[8]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y58_N5
dffeas \cpu|rf|register[21][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[8]~9_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y61_N13
dffeas \cpu|rf|register[17][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[8]~9_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y58_N4
cycloneiv_lcell_comb \cpu|rf|qb[8]~328 (
// Equation(s):
// \cpu|rf|qb[8]~328_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\imem|irom|altsyncram_component|auto_generated|q_a [18])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[21][8]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[17][8]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[21][8]~q ),
	.datad(\cpu|rf|register[17][8]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[8]~328_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[8]~328 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qb[8]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y58_N3
dffeas \cpu|rf|register[25][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[8]~9_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y58_N2
cycloneiv_lcell_comb \cpu|rf|qb[8]~329 (
// Equation(s):
// \cpu|rf|qb[8]~329_combout  = (\cpu|rf|qb[8]~328_combout  & ((\cpu|rf|register[29][8]~q ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\cpu|rf|qb[8]~328_combout  & (((\cpu|rf|register[25][8]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|register[29][8]~q ),
	.datab(\cpu|rf|qb[8]~328_combout ),
	.datac(\cpu|rf|register[25][8]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[8]~329_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[8]~329 .lut_mask = 16'hB8CC;
defparam \cpu|rf|qb[8]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y61_N16
cycloneiv_lcell_comb \cpu|rf|qb[8]~332 (
// Equation(s):
// \cpu|rf|qb[8]~332_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\imem|irom|altsyncram_component|auto_generated|q_a [17]) # ((\cpu|rf|qb[8]~329_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[8]~331_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|qb[8]~331_combout ),
	.datad(\cpu|rf|qb[8]~329_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[8]~332_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[8]~332 .lut_mask = 16'hBA98;
defparam \cpu|rf|qb[8]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y61_N14
cycloneiv_lcell_comb \cpu|rf|qb[8]~335 (
// Equation(s):
// \cpu|rf|qb[8]~335_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[8]~332_combout  & ((\cpu|rf|qb[8]~334_combout ))) # (!\cpu|rf|qb[8]~332_combout  & (\cpu|rf|qb[8]~327_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[8]~332_combout ))))

	.dataa(\cpu|rf|qb[8]~327_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|qb[8]~334_combout ),
	.datad(\cpu|rf|qb[8]~332_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[8]~335_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[8]~335 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[8]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y57_N25
dffeas \cpu|rf|register[8][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[8]~9_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y61_N23
dffeas \cpu|rf|register[10][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[8]~9_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y61_N22
cycloneiv_lcell_comb \cpu|rf|qb[8]~336 (
// Equation(s):
// \cpu|rf|qb[8]~336_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[10][8]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[8][8]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|register[8][8]~q ),
	.datac(\cpu|rf|register[10][8]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[8]~336_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[8]~336 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[8]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y61_N29
dffeas \cpu|rf|register[9][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|link|y[8]~9_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y61_N4
cycloneiv_lcell_comb \cpu|rf|qb[8]~337 (
// Equation(s):
// \cpu|rf|qb[8]~337_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[8]~336_combout  & (\cpu|rf|register[11][8]~q )) # (!\cpu|rf|qb[8]~336_combout  & ((\cpu|rf|register[9][8]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[8]~336_combout ))))

	.dataa(\cpu|rf|register[11][8]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|qb[8]~336_combout ),
	.datad(\cpu|rf|register[9][8]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[8]~337_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[8]~337 .lut_mask = 16'hBCB0;
defparam \cpu|rf|qb[8]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y56_N22
cycloneiv_lcell_comb \cpu|rf|register[7][8]~feeder (
// Equation(s):
// \cpu|rf|register[7][8]~feeder_combout  = \cpu|link|y[8]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[8]~9_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[7][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[7][8]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[7][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y56_N23
dffeas \cpu|rf|register[7][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[7][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y56_N17
dffeas \cpu|rf|register[6][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[8]~9_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y56_N16
cycloneiv_lcell_comb \cpu|rf|register[5][8]~feeder (
// Equation(s):
// \cpu|rf|register[5][8]~feeder_combout  = \cpu|link|y[8]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[8]~9_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[5][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[5][8]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[5][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y56_N17
dffeas \cpu|rf|register[5][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[5][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y56_N15
dffeas \cpu|rf|register[4][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[8]~9_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y56_N28
cycloneiv_lcell_comb \cpu|rf|qb[8]~338 (
// Equation(s):
// \cpu|rf|qb[8]~338_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[5][8]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[4][8]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[5][8]~q ),
	.datac(\cpu|rf|register[4][8]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[8]~338_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[8]~338 .lut_mask = 16'hEE50;
defparam \cpu|rf|qb[8]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y56_N16
cycloneiv_lcell_comb \cpu|rf|qb[8]~339 (
// Equation(s):
// \cpu|rf|qb[8]~339_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[8]~338_combout  & (\cpu|rf|register[7][8]~q )) # (!\cpu|rf|qb[8]~338_combout  & ((\cpu|rf|register[6][8]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[8]~338_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[7][8]~q ),
	.datac(\cpu|rf|register[6][8]~q ),
	.datad(\cpu|rf|qb[8]~338_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[8]~339_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[8]~339 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[8]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y59_N1
dffeas \cpu|rf|register[2][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[8]~9_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y59_N0
cycloneiv_lcell_comb \cpu|rf|qb[8]~340 (
// Equation(s):
// \cpu|rf|qb[8]~340_combout  = (\cpu|rf|qb[2]~76_combout  & (((\cpu|rf|register[2][8]~q ) # (\cpu|rf|qb[2]~79_combout )))) # (!\cpu|rf|qb[2]~76_combout  & (\cpu|rf|register[1][8]~q  & ((!\cpu|rf|qb[2]~79_combout ))))

	.dataa(\cpu|rf|register[1][8]~q ),
	.datab(\cpu|rf|qb[2]~76_combout ),
	.datac(\cpu|rf|register[2][8]~q ),
	.datad(\cpu|rf|qb[2]~79_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[8]~340_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[8]~340 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qb[8]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y58_N8
cycloneiv_lcell_comb \cpu|rf|qb[8]~341 (
// Equation(s):
// \cpu|rf|qb[8]~341_combout  = (\cpu|rf|qb[2]~79_combout  & ((\cpu|rf|qb[8]~340_combout  & (\cpu|rf|register[3][8]~q )) # (!\cpu|rf|qb[8]~340_combout  & ((\cpu|rf|qb[8]~339_combout ))))) # (!\cpu|rf|qb[2]~79_combout  & (((\cpu|rf|qb[8]~340_combout ))))

	.dataa(\cpu|rf|register[3][8]~q ),
	.datab(\cpu|rf|qb[2]~79_combout ),
	.datac(\cpu|rf|qb[8]~339_combout ),
	.datad(\cpu|rf|qb[8]~340_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[8]~341_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[8]~341 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[8]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y61_N2
cycloneiv_lcell_comb \cpu|rf|qb[8]~342 (
// Equation(s):
// \cpu|rf|qb[8]~342_combout  = (\cpu|rf|qb[2]~64_combout  & ((\cpu|rf|qb[2]~75_combout ) # ((\cpu|rf|qb[8]~337_combout )))) # (!\cpu|rf|qb[2]~64_combout  & (!\cpu|rf|qb[2]~75_combout  & ((\cpu|rf|qb[8]~341_combout ))))

	.dataa(\cpu|rf|qb[2]~64_combout ),
	.datab(\cpu|rf|qb[2]~75_combout ),
	.datac(\cpu|rf|qb[8]~337_combout ),
	.datad(\cpu|rf|qb[8]~341_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[8]~342_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[8]~342 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qb[8]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y61_N0
cycloneiv_lcell_comb \cpu|rf|qb[8]~345 (
// Equation(s):
// \cpu|rf|qb[8]~345_combout  = (\cpu|rf|qb[2]~75_combout  & ((\cpu|rf|qb[8]~342_combout  & (\cpu|rf|qb[8]~344_combout )) # (!\cpu|rf|qb[8]~342_combout  & ((\cpu|rf|qb[8]~335_combout ))))) # (!\cpu|rf|qb[2]~75_combout  & (((\cpu|rf|qb[8]~342_combout ))))

	.dataa(\cpu|rf|qb[8]~344_combout ),
	.datab(\cpu|rf|qb[2]~75_combout ),
	.datac(\cpu|rf|qb[8]~335_combout ),
	.datad(\cpu|rf|qb[8]~342_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[8]~345_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[8]~345 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[8]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y61_N26
cycloneiv_lcell_comb \cpu|alu_b|y[8]~13 (
// Equation(s):
// \cpu|alu_b|y[8]~13_combout  = (\cpu|cu|aluimm~2_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [8])) # (!\cpu|cu|aluimm~2_combout  & (((!\cpu|rf|Equal1~1_combout  & \cpu|rf|qb[8]~345_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [8]),
	.datab(\cpu|cu|aluimm~2_combout ),
	.datac(\cpu|rf|Equal1~1_combout ),
	.datad(\cpu|rf|qb[8]~345_combout ),
	.cin(gnd),
	.combout(\cpu|alu_b|y[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_b|y[8]~13 .lut_mask = 16'h8B88;
defparam \cpu|alu_b|y[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y57_N22
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~25 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~25_combout  = (!\cpu|alu_a|y[0]~1_combout  & ((\cpu|alu_a|y[1]~4_combout  & ((\cpu|alu_b|y[8]~13_combout ))) # (!\cpu|alu_a|y[1]~4_combout  & (\cpu|alu_b|y[6]~7_combout ))))

	.dataa(\cpu|alu_b|y[6]~7_combout ),
	.datab(\cpu|alu_a|y[1]~4_combout ),
	.datac(\cpu|alu_a|y[0]~1_combout ),
	.datad(\cpu|alu_b|y[8]~13_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~25 .lut_mask = 16'h0E02;
defparam \cpu|al_unit|ShiftRight1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y61_N16
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~26 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~26_combout  = (\cpu|alu_a|y[1]~4_combout  & ((\cpu|alu_b|y[9]~11_combout ))) # (!\cpu|alu_a|y[1]~4_combout  & (\cpu|alu_b|y[7]~6_combout ))

	.dataa(gnd),
	.datab(\cpu|alu_b|y[7]~6_combout ),
	.datac(\cpu|alu_a|y[1]~4_combout ),
	.datad(\cpu|alu_b|y[9]~11_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~26 .lut_mask = 16'hFC0C;
defparam \cpu|al_unit|ShiftRight1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y57_N4
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~27 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~27_combout  = (\cpu|al_unit|ShiftRight1~25_combout ) # ((\cpu|alu_a|y[0]~1_combout  & \cpu|al_unit|ShiftRight1~26_combout ))

	.dataa(gnd),
	.datab(\cpu|alu_a|y[0]~1_combout ),
	.datac(\cpu|al_unit|ShiftRight1~25_combout ),
	.datad(\cpu|al_unit|ShiftRight1~26_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~27 .lut_mask = 16'hFCF0;
defparam \cpu|al_unit|ShiftRight1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y60_N24
cycloneiv_lcell_comb \cpu|al_unit|Mux25~8 (
// Equation(s):
// \cpu|al_unit|Mux25~8_combout  = (\cpu|al_unit|Mux26~0_combout ) # ((\cpu|al_unit|Mux26~1_combout  & (\cpu|al_unit|Mux29~12_combout )) # (!\cpu|al_unit|Mux26~1_combout  & ((\cpu|al_unit|ShiftRight1~27_combout ))))

	.dataa(\cpu|al_unit|Mux26~0_combout ),
	.datab(\cpu|al_unit|Mux29~12_combout ),
	.datac(\cpu|al_unit|ShiftRight1~27_combout ),
	.datad(\cpu|al_unit|Mux26~1_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux25~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux25~8 .lut_mask = 16'hEEFA;
defparam \cpu|al_unit|Mux25~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y60_N4
cycloneiv_lcell_comb \cpu|al_unit|Mux25~6 (
// Equation(s):
// \cpu|al_unit|Mux25~6_combout  = (\cpu|al_unit|Mux26~0_combout  & (((\cpu|al_unit|ShiftRight0~82_combout )))) # (!\cpu|al_unit|Mux26~0_combout  & ((\cpu|al_unit|s~17_combout ) # ((!\cpu|al_unit|Mux29~1_combout ))))

	.dataa(\cpu|al_unit|s~17_combout ),
	.datab(\cpu|al_unit|Mux29~1_combout ),
	.datac(\cpu|al_unit|ShiftRight0~82_combout ),
	.datad(\cpu|al_unit|Mux26~0_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux25~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux25~6 .lut_mask = 16'hF0BB;
defparam \cpu|al_unit|Mux25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y60_N0
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~63 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~63_combout  = (\cpu|alu_a|y[3]~5_combout  & ((\cpu|al_unit|ShiftLeft0~14_combout  & ((\cpu|rf|qb[31]~85_combout ))) # (!\cpu|al_unit|ShiftLeft0~14_combout  & (\cpu|rf|qb[30]~506_combout ))))

	.dataa(\cpu|rf|qb[30]~506_combout ),
	.datab(\cpu|rf|qb[31]~85_combout ),
	.datac(\cpu|alu_a|y[3]~5_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~14_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~63_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~63 .lut_mask = 16'hC0A0;
defparam \cpu|al_unit|ShiftRight1~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y60_N6
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~62 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~62_combout  = (!\cpu|alu_a|y[3]~5_combout  & ((\cpu|alu_a|y[2]~3_combout  & (\cpu|al_unit|ShiftRight1~35_combout )) # (!\cpu|alu_a|y[2]~3_combout  & ((\cpu|al_unit|ShiftRight1~36_combout )))))

	.dataa(\cpu|al_unit|ShiftRight1~35_combout ),
	.datab(\cpu|alu_a|y[2]~3_combout ),
	.datac(\cpu|alu_a|y[3]~5_combout ),
	.datad(\cpu|al_unit|ShiftRight1~36_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~62 .lut_mask = 16'h0B08;
defparam \cpu|al_unit|ShiftRight1~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y60_N0
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~64 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~64_combout  = (\cpu|al_unit|ShiftRight0~6_combout ) # ((\cpu|al_unit|ShiftLeft0~18_combout  & ((\cpu|al_unit|ShiftRight1~63_combout ) # (\cpu|al_unit|ShiftRight1~62_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~6_combout ),
	.datab(\cpu|al_unit|ShiftRight1~63_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datad(\cpu|al_unit|ShiftRight1~62_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~64_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~64 .lut_mask = 16'hFAEA;
defparam \cpu|al_unit|ShiftRight1~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y60_N10
cycloneiv_lcell_comb \cpu|al_unit|Mux25~5 (
// Equation(s):
// \cpu|al_unit|Mux25~5_combout  = (\cpu|al_unit|Mux26~1_combout  & ((\cpu|al_unit|Mux29~1_combout ) # ((\cpu|al_unit|ShiftRight1~64_combout )))) # (!\cpu|al_unit|Mux26~1_combout  & (((\cpu|al_unit|ShiftRight1~32_combout ))))

	.dataa(\cpu|al_unit|Mux29~1_combout ),
	.datab(\cpu|al_unit|ShiftRight1~64_combout ),
	.datac(\cpu|al_unit|ShiftRight1~32_combout ),
	.datad(\cpu|al_unit|Mux26~1_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux25~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux25~5 .lut_mask = 16'hEEF0;
defparam \cpu|al_unit|Mux25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y60_N22
cycloneiv_lcell_comb \cpu|al_unit|Mux25~7 (
// Equation(s):
// \cpu|al_unit|Mux25~7_combout  = (\cpu|al_unit|Mux26~1_combout  & (\cpu|al_unit|Mux25~6_combout  & ((\cpu|al_unit|Mux26~0_combout ) # (\cpu|al_unit|Mux25~5_combout )))) # (!\cpu|al_unit|Mux26~1_combout  & (((\cpu|al_unit|Mux25~5_combout )) # 
// (!\cpu|al_unit|Mux26~0_combout )))

	.dataa(\cpu|al_unit|Mux26~1_combout ),
	.datab(\cpu|al_unit|Mux26~0_combout ),
	.datac(\cpu|al_unit|Mux25~6_combout ),
	.datad(\cpu|al_unit|Mux25~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux25~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux25~7 .lut_mask = 16'hF591;
defparam \cpu|al_unit|Mux25~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y60_N8
cycloneiv_lcell_comb \cpu|al_unit|Mux25~3 (
// Equation(s):
// \cpu|al_unit|Mux25~3_combout  = (\cpu|al_unit|Mux29~1_combout  & (\cpu|alu_a|y[6]~7_combout  & (\cpu|alu_b|y[6]~7_combout ))) # (!\cpu|al_unit|Mux29~1_combout  & ((\cpu|alu_a|y[6]~7_combout  $ (\cpu|alu_b|y[6]~7_combout )) # (!\cpu|al_unit|Mux29~6_combout 
// )))

	.dataa(\cpu|alu_a|y[6]~7_combout ),
	.datab(\cpu|al_unit|Mux29~1_combout ),
	.datac(\cpu|alu_b|y[6]~7_combout ),
	.datad(\cpu|al_unit|Mux29~6_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux25~3 .lut_mask = 16'h92B3;
defparam \cpu|al_unit|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y60_N28
cycloneiv_lcell_comb \cpu|al_unit|Mux25~0 (
// Equation(s):
// \cpu|al_unit|Mux25~0_combout  = (!\cpu|al_unit|Mux29~7_combout  & ((\cpu|al_unit|ShiftRight0~78_combout ) # ((!\cpu|alu_a|y[3]~5_combout  & \cpu|al_unit|ShiftRight0~80_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~78_combout ),
	.datab(\cpu|alu_a|y[3]~5_combout ),
	.datac(\cpu|al_unit|ShiftRight0~80_combout ),
	.datad(\cpu|al_unit|Mux29~7_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux25~0 .lut_mask = 16'h00BA;
defparam \cpu|al_unit|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y60_N14
cycloneiv_lcell_comb \cpu|al_unit|Mux25~1 (
// Equation(s):
// \cpu|al_unit|Mux25~1_combout  = (\cpu|al_unit|Mux29~5_combout  & (\cpu|al_unit|Mux25~0_combout  & (!\cpu|al_unit|Mux29~0_combout ))) # (!\cpu|al_unit|Mux29~5_combout  & (((\cpu|al_unit|Mux29~0_combout ) # (\cpu|al_unit|Add0~33_combout ))))

	.dataa(\cpu|al_unit|Mux29~5_combout ),
	.datab(\cpu|al_unit|Mux25~0_combout ),
	.datac(\cpu|al_unit|Mux29~0_combout ),
	.datad(\cpu|al_unit|Add0~33_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux25~1 .lut_mask = 16'h5D58;
defparam \cpu|al_unit|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y57_N14
cycloneiv_lcell_comb \cpu|al_unit|s~16 (
// Equation(s):
// \cpu|al_unit|s~16_combout  = (\cpu|rf|qa[6]~95_combout  & (\cpu|alu_a|y[0]~0_combout  & \cpu|alu_b|y[6]~7_combout ))

	.dataa(\cpu|rf|qa[6]~95_combout ),
	.datab(\cpu|alu_a|y[0]~0_combout ),
	.datac(gnd),
	.datad(\cpu|alu_b|y[6]~7_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~16 .lut_mask = 16'h8800;
defparam \cpu|al_unit|s~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y57_N30
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~35 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~35_combout  = (!\cpu|alu_a|y[3]~5_combout  & ((\cpu|alu_a|y[2]~3_combout  & (\cpu|al_unit|ShiftLeft0~22_combout )) # (!\cpu|alu_a|y[2]~3_combout  & ((\cpu|al_unit|ShiftLeft0~34_combout )))))

	.dataa(\cpu|alu_a|y[2]~3_combout ),
	.datab(\cpu|alu_a|y[3]~5_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~22_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~34_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~35 .lut_mask = 16'h3120;
defparam \cpu|al_unit|ShiftLeft0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y57_N4
cycloneiv_lcell_comb \cpu|al_unit|Mux25~2 (
// Equation(s):
// \cpu|al_unit|Mux25~2_combout  = (\cpu|al_unit|Mux29~1_combout  & (\cpu|al_unit|s~16_combout )) # (!\cpu|al_unit|Mux29~1_combout  & (((\cpu|al_unit|ShiftLeft0~35_combout  & \cpu|al_unit|Mux29~6_combout ))))

	.dataa(\cpu|al_unit|Mux29~1_combout ),
	.datab(\cpu|al_unit|s~16_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~35_combout ),
	.datad(\cpu|al_unit|Mux29~6_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux25~2 .lut_mask = 16'hD888;
defparam \cpu|al_unit|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y60_N2
cycloneiv_lcell_comb \cpu|al_unit|Mux25~4 (
// Equation(s):
// \cpu|al_unit|Mux25~4_combout  = (\cpu|al_unit|Mux25~1_combout  & (\cpu|al_unit|Mux25~3_combout )) # (!\cpu|al_unit|Mux25~1_combout  & ((\cpu|al_unit|Mux25~2_combout )))

	.dataa(gnd),
	.datab(\cpu|al_unit|Mux25~3_combout ),
	.datac(\cpu|al_unit|Mux25~1_combout ),
	.datad(\cpu|al_unit|Mux25~2_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux25~4 .lut_mask = 16'hCFC0;
defparam \cpu|al_unit|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y60_N30
cycloneiv_lcell_comb \cpu|al_unit|Mux25~9 (
// Equation(s):
// \cpu|al_unit|Mux25~9_combout  = (\cpu|al_unit|Mux25~8_combout  & (((\cpu|al_unit|Mux25~7_combout )))) # (!\cpu|al_unit|Mux25~8_combout  & (\cpu|al_unit|Mux26~1_combout  & ((\cpu|al_unit|Mux25~4_combout ))))

	.dataa(\cpu|al_unit|Mux26~1_combout ),
	.datab(\cpu|al_unit|Mux25~8_combout ),
	.datac(\cpu|al_unit|Mux25~7_combout ),
	.datad(\cpu|al_unit|Mux25~4_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux25~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux25~9 .lut_mask = 16'hE2C0;
defparam \cpu|al_unit|Mux25~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y56_N10
cycloneiv_lcell_comb \cpu|link|y[6]~4 (
// Equation(s):
// \cpu|link|y[6]~4_combout  = (\cpu|link|y[5]~0_combout  & ((\cpu|al_unit|Mux25~9_combout ) # ((\cpu|pcplus4|p4[6]~8_combout  & \cpu|cu|jal~0_combout )))) # (!\cpu|link|y[5]~0_combout  & (\cpu|pcplus4|p4[6]~8_combout  & ((\cpu|cu|jal~0_combout ))))

	.dataa(\cpu|link|y[5]~0_combout ),
	.datab(\cpu|pcplus4|p4[6]~8_combout ),
	.datac(\cpu|al_unit|Mux25~9_combout ),
	.datad(\cpu|cu|jal~0_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[6]~4 .lut_mask = 16'hECA0;
defparam \cpu|link|y[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X104_Y91_N1
cycloneiv_io_ibuf \in_port1[6]~input (
	.i(in_port1[6]),
	.ibar(gnd),
	.o(\in_port1[6]~input_o ));
// synopsys translate_off
defparam \in_port1[6]~input .bus_hold = "false";
defparam \in_port1[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X97_Y55_N21
dffeas \dmem|io_input_reg|in_reg1[6] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\in_port1[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg1[6] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y55_N20
cycloneiv_lcell_comb \dmem|io_input_reg|io_imput_mux2x32|Selector25~0 (
// Equation(s):
// \dmem|io_input_reg|io_imput_mux2x32|Selector25~0_combout  = (\dmem|io_input_reg|in_reg0 [6] & ((\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout ) # ((\dmem|io_input_reg|in_reg1 [6] & \dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout )))) # 
// (!\dmem|io_input_reg|in_reg0 [6] & (((\dmem|io_input_reg|in_reg1 [6] & \dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout ))))

	.dataa(\dmem|io_input_reg|in_reg0 [6]),
	.datab(\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout ),
	.datac(\dmem|io_input_reg|in_reg1 [6]),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_imput_mux2x32|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector25~0 .lut_mask = 16'hF888;
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y60_N24
cycloneiv_lcell_comb \dmem|io_data_mux|y[6]~6 (
// Equation(s):
// \dmem|io_data_mux|y[6]~6_combout  = (\cpu|al_unit|Mux24~8_combout  & ((\dmem|io_input_reg|io_imput_mux2x32|Selector25~0_combout ))) # (!\cpu|al_unit|Mux24~8_combout  & (\dmem|dram|altsyncram_component|auto_generated|q_a [6]))

	.dataa(\dmem|dram|altsyncram_component|auto_generated|q_a [6]),
	.datab(gnd),
	.datac(\cpu|al_unit|Mux24~8_combout ),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Selector25~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[6]~6 .lut_mask = 16'hFA0A;
defparam \dmem|io_data_mux|y[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y60_N16
cycloneiv_lcell_comb \cpu|link|y[6]~5 (
// Equation(s):
// \cpu|link|y[6]~5_combout  = (\cpu|link|y[6]~4_combout ) # ((\cpu|link|y[5]~2_combout  & \dmem|io_data_mux|y[6]~6_combout ))

	.dataa(\cpu|link|y[5]~2_combout ),
	.datab(gnd),
	.datac(\cpu|link|y[6]~4_combout ),
	.datad(\dmem|io_data_mux|y[6]~6_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[6]~5 .lut_mask = 16'hFAF0;
defparam \cpu|link|y[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y57_N13
dffeas \cpu|rf|register[3][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[6]~5_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y56_N21
dffeas \cpu|rf|register[1][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[6]~5_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y56_N20
cycloneiv_lcell_comb \cpu|rf|qb[6]~220 (
// Equation(s):
// \cpu|rf|qb[6]~220_combout  = (\cpu|rf|qb[2]~79_combout  & (((\cpu|rf|qb[2]~76_combout )))) # (!\cpu|rf|qb[2]~79_combout  & ((\cpu|rf|qb[2]~76_combout  & (\cpu|rf|register[2][6]~q )) # (!\cpu|rf|qb[2]~76_combout  & ((\cpu|rf|register[1][6]~q )))))

	.dataa(\cpu|rf|register[2][6]~q ),
	.datab(\cpu|rf|qb[2]~79_combout ),
	.datac(\cpu|rf|register[1][6]~q ),
	.datad(\cpu|rf|qb[2]~76_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[6]~220_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[6]~220 .lut_mask = 16'hEE30;
defparam \cpu|rf|qb[6]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y57_N12
cycloneiv_lcell_comb \cpu|rf|qb[6]~221 (
// Equation(s):
// \cpu|rf|qb[6]~221_combout  = (\cpu|rf|qb[2]~79_combout  & ((\cpu|rf|qb[6]~220_combout  & ((\cpu|rf|register[3][6]~q ))) # (!\cpu|rf|qb[6]~220_combout  & (\cpu|rf|qb[6]~219_combout )))) # (!\cpu|rf|qb[2]~79_combout  & (((\cpu|rf|qb[6]~220_combout ))))

	.dataa(\cpu|rf|qb[6]~219_combout ),
	.datab(\cpu|rf|qb[2]~79_combout ),
	.datac(\cpu|rf|register[3][6]~q ),
	.datad(\cpu|rf|qb[6]~220_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[6]~221_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[6]~221 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[6]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y60_N17
dffeas \cpu|rf|register[9][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|link|y[6]~5_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y60_N23
dffeas \cpu|rf|register[11][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[6]~5_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y61_N12
cycloneiv_lcell_comb \cpu|rf|register[10][6]~feeder (
// Equation(s):
// \cpu|rf|register[10][6]~feeder_combout  = \cpu|link|y[6]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[6]~5_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[10][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[10][6]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[10][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y61_N13
dffeas \cpu|rf|register[10][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[10][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y60_N6
cycloneiv_lcell_comb \cpu|rf|qb[6]~216 (
// Equation(s):
// \cpu|rf|qb[6]~216_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16]) # (\cpu|rf|register[10][6]~q )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|rf|register[8][6]~q  & (!\imem|irom|altsyncram_component|auto_generated|q_a [16])))

	.dataa(\cpu|rf|register[8][6]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\cpu|rf|register[10][6]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[6]~216_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[6]~216 .lut_mask = 16'hCEC2;
defparam \cpu|rf|qb[6]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y60_N22
cycloneiv_lcell_comb \cpu|rf|qb[6]~217 (
// Equation(s):
// \cpu|rf|qb[6]~217_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[6]~216_combout  & ((\cpu|rf|register[11][6]~q ))) # (!\cpu|rf|qb[6]~216_combout  & (\cpu|rf|register[9][6]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[6]~216_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|register[9][6]~q ),
	.datac(\cpu|rf|register[11][6]~q ),
	.datad(\cpu|rf|qb[6]~216_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[6]~217_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[6]~217 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[6]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y57_N14
cycloneiv_lcell_comb \cpu|rf|qb[6]~222 (
// Equation(s):
// \cpu|rf|qb[6]~222_combout  = (\cpu|rf|qb[2]~75_combout  & (((\cpu|rf|qb[2]~64_combout )))) # (!\cpu|rf|qb[2]~75_combout  & ((\cpu|rf|qb[2]~64_combout  & ((\cpu|rf|qb[6]~217_combout ))) # (!\cpu|rf|qb[2]~64_combout  & (\cpu|rf|qb[6]~221_combout ))))

	.dataa(\cpu|rf|qb[2]~75_combout ),
	.datab(\cpu|rf|qb[6]~221_combout ),
	.datac(\cpu|rf|qb[2]~64_combout ),
	.datad(\cpu|rf|qb[6]~217_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[6]~222_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[6]~222 .lut_mask = 16'hF4A4;
defparam \cpu|rf|qb[6]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y60_N15
dffeas \cpu|rf|register[30][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[6]~5_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y63_N9
dffeas \cpu|rf|register[22][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[6]~5_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y60_N21
dffeas \cpu|rf|register[18][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[6]~5_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y63_N10
cycloneiv_lcell_comb \cpu|rf|qb[6]~206 (
// Equation(s):
// \cpu|rf|qb[6]~206_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[26][6]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[18][6]~q )))))

	.dataa(\cpu|rf|register[26][6]~q ),
	.datab(\cpu|rf|register[18][6]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[6]~206_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[6]~206 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qb[6]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y63_N8
cycloneiv_lcell_comb \cpu|rf|qb[6]~207 (
// Equation(s):
// \cpu|rf|qb[6]~207_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[6]~206_combout  & (\cpu|rf|register[30][6]~q )) # (!\cpu|rf|qb[6]~206_combout  & ((\cpu|rf|register[22][6]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[6]~206_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[30][6]~q ),
	.datac(\cpu|rf|register[22][6]~q ),
	.datad(\cpu|rf|qb[6]~206_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[6]~207_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[6]~207 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[6]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y65_N25
dffeas \cpu|rf|register[27][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[6]~5_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y65_N11
dffeas \cpu|rf|register[23][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[6]~5_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y65_N10
cycloneiv_lcell_comb \cpu|rf|qb[6]~213 (
// Equation(s):
// \cpu|rf|qb[6]~213_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|register[23][6]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|rf|register[19][6]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|register[19][6]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[23][6]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[6]~213_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[6]~213 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qb[6]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y65_N24
cycloneiv_lcell_comb \cpu|rf|qb[6]~214 (
// Equation(s):
// \cpu|rf|qb[6]~214_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[6]~213_combout  & (\cpu|rf|register[31][6]~q )) # (!\cpu|rf|qb[6]~213_combout  & ((\cpu|rf|register[27][6]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[6]~213_combout ))))

	.dataa(\cpu|rf|register[31][6]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[27][6]~q ),
	.datad(\cpu|rf|qb[6]~213_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[6]~214_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[6]~214 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[6]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y54_N24
cycloneiv_lcell_comb \cpu|rf|register[25][6]~feeder (
// Equation(s):
// \cpu|rf|register[25][6]~feeder_combout  = \cpu|link|y[6]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[6]~5_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[25][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[25][6]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[25][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y54_N25
dffeas \cpu|rf|register[25][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[25][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y61_N3
dffeas \cpu|rf|register[29][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[6]~5_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y61_N9
dffeas \cpu|rf|register[17][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[6]~5_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y54_N12
cycloneiv_lcell_comb \cpu|rf|qb[6]~208 (
// Equation(s):
// \cpu|rf|qb[6]~208_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[21][6]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[17][6]~q )))))

	.dataa(\cpu|rf|register[21][6]~q ),
	.datab(\cpu|rf|register[17][6]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[6]~208_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[6]~208 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qb[6]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y54_N30
cycloneiv_lcell_comb \cpu|rf|qb[6]~209 (
// Equation(s):
// \cpu|rf|qb[6]~209_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[6]~208_combout  & ((\cpu|rf|register[29][6]~q ))) # (!\cpu|rf|qb[6]~208_combout  & (\cpu|rf|register[25][6]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[6]~208_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[25][6]~q ),
	.datac(\cpu|rf|register[29][6]~q ),
	.datad(\cpu|rf|qb[6]~208_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[6]~209_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[6]~209 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[6]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y57_N13
dffeas \cpu|rf|register[28][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[6]~5_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y63_N19
dffeas \cpu|rf|register[20][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[6]~5_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y60_N21
dffeas \cpu|rf|register[24][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[6]~5_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y57_N11
dffeas \cpu|rf|register[16][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[6]~5_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y60_N20
cycloneiv_lcell_comb \cpu|rf|qb[6]~210 (
// Equation(s):
// \cpu|rf|qb[6]~210_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\imem|irom|altsyncram_component|auto_generated|q_a [19])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[24][6]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[16][6]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[24][6]~q ),
	.datad(\cpu|rf|register[16][6]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qb[6]~210_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[6]~210 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qb[6]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y63_N18
cycloneiv_lcell_comb \cpu|rf|qb[6]~211 (
// Equation(s):
// \cpu|rf|qb[6]~211_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[6]~210_combout  & (\cpu|rf|register[28][6]~q )) # (!\cpu|rf|qb[6]~210_combout  & ((\cpu|rf|register[20][6]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[6]~210_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[28][6]~q ),
	.datac(\cpu|rf|register[20][6]~q ),
	.datad(\cpu|rf|qb[6]~210_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[6]~211_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[6]~211 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[6]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y57_N18
cycloneiv_lcell_comb \cpu|rf|qb[6]~212 (
// Equation(s):
// \cpu|rf|qb[6]~212_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\imem|irom|altsyncram_component|auto_generated|q_a [16])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|qb[6]~209_combout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[6]~211_combout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|qb[6]~209_combout ),
	.datad(\cpu|rf|qb[6]~211_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[6]~212_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[6]~212 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qb[6]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y57_N20
cycloneiv_lcell_comb \cpu|rf|qb[6]~215 (
// Equation(s):
// \cpu|rf|qb[6]~215_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[6]~212_combout  & ((\cpu|rf|qb[6]~214_combout ))) # (!\cpu|rf|qb[6]~212_combout  & (\cpu|rf|qb[6]~207_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[6]~212_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|qb[6]~207_combout ),
	.datac(\cpu|rf|qb[6]~214_combout ),
	.datad(\cpu|rf|qb[6]~212_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[6]~215_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[6]~215 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[6]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y57_N16
cycloneiv_lcell_comb \cpu|rf|qb[6]~225 (
// Equation(s):
// \cpu|rf|qb[6]~225_combout  = (\cpu|rf|qb[6]~222_combout  & ((\cpu|rf|qb[6]~224_combout ) # ((!\cpu|rf|qb[2]~75_combout )))) # (!\cpu|rf|qb[6]~222_combout  & (((\cpu|rf|qb[2]~75_combout  & \cpu|rf|qb[6]~215_combout ))))

	.dataa(\cpu|rf|qb[6]~224_combout ),
	.datab(\cpu|rf|qb[6]~222_combout ),
	.datac(\cpu|rf|qb[2]~75_combout ),
	.datad(\cpu|rf|qb[6]~215_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[6]~225_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[6]~225 .lut_mask = 16'hBC8C;
defparam \cpu|rf|qb[6]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y57_N0
cycloneiv_lcell_comb \cpu|alu_b|y[6]~7 (
// Equation(s):
// \cpu|alu_b|y[6]~7_combout  = (\cpu|cu|aluimm~2_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [6])) # (!\cpu|cu|aluimm~2_combout  & (((!\cpu|rf|Equal1~1_combout  & \cpu|rf|qb[6]~225_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [6]),
	.datab(\cpu|rf|Equal1~1_combout ),
	.datac(\cpu|cu|aluimm~2_combout ),
	.datad(\cpu|rf|qb[6]~225_combout ),
	.cin(gnd),
	.combout(\cpu|alu_b|y[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_b|y[6]~7 .lut_mask = 16'hA3A0;
defparam \cpu|alu_b|y[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y57_N18
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~14 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~14_combout  = (\cpu|alu_a|y[0]~1_combout  & ((\cpu|alu_b|y[6]~7_combout ))) # (!\cpu|alu_a|y[0]~1_combout  & (\cpu|alu_b|y[5]~8_combout ))

	.dataa(gnd),
	.datab(\cpu|alu_b|y[5]~8_combout ),
	.datac(\cpu|alu_b|y[6]~7_combout ),
	.datad(\cpu|alu_a|y[0]~1_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~14 .lut_mask = 16'hF0CC;
defparam \cpu|al_unit|ShiftRight1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y60_N24
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~31 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~31_combout  = (\cpu|al_unit|ShiftRight0~30_combout ) # ((!\cpu|alu_a|y[1]~4_combout  & \cpu|al_unit|ShiftRight1~14_combout ))

	.dataa(\cpu|al_unit|ShiftRight0~30_combout ),
	.datab(\cpu|alu_a|y[1]~4_combout ),
	.datac(gnd),
	.datad(\cpu|al_unit|ShiftRight1~14_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~31 .lut_mask = 16'hBBAA;
defparam \cpu|al_unit|ShiftRight0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y55_N28
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~32 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~32_combout  = (\cpu|alu_a|y[3]~5_combout  & (((\cpu|al_unit|Mux22~4_combout )))) # (!\cpu|alu_a|y[3]~5_combout  & (\cpu|alu_a|y[2]~3_combout  & ((\cpu|al_unit|ShiftRight0~31_combout ))))

	.dataa(\cpu|alu_a|y[3]~5_combout ),
	.datab(\cpu|alu_a|y[2]~3_combout ),
	.datac(\cpu|al_unit|Mux22~4_combout ),
	.datad(\cpu|al_unit|ShiftRight0~31_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~32 .lut_mask = 16'hE4A0;
defparam \cpu|al_unit|ShiftRight0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y55_N18
cycloneiv_lcell_comb \cpu|al_unit|Mux30~7 (
// Equation(s):
// \cpu|al_unit|Mux30~7_combout  = (\cpu|alu_a|y[4]~2_combout  & (\cpu|al_unit|ShiftRight0~51_combout )) # (!\cpu|alu_a|y[4]~2_combout  & (((\cpu|al_unit|Mux30~2_combout ) # (\cpu|al_unit|ShiftRight0~32_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~51_combout ),
	.datab(\cpu|al_unit|Mux30~2_combout ),
	.datac(\cpu|alu_a|y[4]~2_combout ),
	.datad(\cpu|al_unit|ShiftRight0~32_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux30~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux30~7 .lut_mask = 16'hAFAC;
defparam \cpu|al_unit|Mux30~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y54_N20
cycloneiv_lcell_comb \cpu|al_unit|Mux30~8 (
// Equation(s):
// \cpu|al_unit|Mux30~8_combout  = (\cpu|al_unit|Mux30~6_combout  & ((\cpu|al_unit|Mux29~0_combout ) # ((\cpu|al_unit|Mux16~0_combout  & \cpu|al_unit|Mux30~7_combout )))) # (!\cpu|al_unit|Mux30~6_combout  & (\cpu|al_unit|Mux16~0_combout  & 
// ((\cpu|al_unit|Mux30~7_combout ))))

	.dataa(\cpu|al_unit|Mux30~6_combout ),
	.datab(\cpu|al_unit|Mux16~0_combout ),
	.datac(\cpu|al_unit|Mux29~0_combout ),
	.datad(\cpu|al_unit|Mux30~7_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux30~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux30~8 .lut_mask = 16'hECA0;
defparam \cpu|al_unit|Mux30~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y55_N14
cycloneiv_lcell_comb \cpu|al_unit|Mux30~3 (
// Equation(s):
// \cpu|al_unit|Mux30~3_combout  = (\cpu|alu_a|y[4]~2_combout  & (((\cpu|al_unit|ShiftRight1~23_combout )))) # (!\cpu|alu_a|y[4]~2_combout  & ((\cpu|al_unit|Mux30~2_combout ) # ((\cpu|al_unit|ShiftRight0~32_combout ))))

	.dataa(\cpu|al_unit|Mux30~2_combout ),
	.datab(\cpu|al_unit|ShiftRight0~32_combout ),
	.datac(\cpu|al_unit|ShiftRight1~23_combout ),
	.datad(\cpu|alu_a|y[4]~2_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux30~3 .lut_mask = 16'hF0EE;
defparam \cpu|al_unit|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N20
cycloneiv_lcell_comb \cpu|al_unit|Mux30~4 (
// Equation(s):
// \cpu|al_unit|Mux30~4_combout  = (\cpu|cu|aluc[3]~6_combout  & ((\cpu|al_unit|ShiftLeft0~13_combout  & (\cpu|alu_b|y[31]~0_combout )) # (!\cpu|al_unit|ShiftLeft0~13_combout  & ((\cpu|al_unit|Mux30~3_combout )))))

	.dataa(\cpu|alu_b|y[31]~0_combout ),
	.datab(\cpu|cu|aluc[3]~6_combout ),
	.datac(\cpu|al_unit|Mux30~3_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~13_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux30~4 .lut_mask = 16'h88C0;
defparam \cpu|al_unit|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N18
cycloneiv_lcell_comb \cpu|al_unit|Mux30~9 (
// Equation(s):
// \cpu|al_unit|Mux30~9_combout  = (\cpu|al_unit|Mux30~4_combout ) # ((!\cpu|cu|aluc[3]~6_combout  & ((\cpu|al_unit|Mux30~1_combout ) # (\cpu|al_unit|Mux30~8_combout ))))

	.dataa(\cpu|al_unit|Mux30~1_combout ),
	.datab(\cpu|cu|aluc[3]~6_combout ),
	.datac(\cpu|al_unit|Mux30~8_combout ),
	.datad(\cpu|al_unit|Mux30~4_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux30~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux30~9 .lut_mask = 16'hFF32;
defparam \cpu|al_unit|Mux30~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N22
cycloneiv_lcell_comb \cpu|link|y[1]~62 (
// Equation(s):
// \cpu|link|y[1]~62_combout  = (\cpu|ip|q [1] & ((\cpu|cu|jal~0_combout ) # ((\cpu|link|y[5]~0_combout  & \cpu|al_unit|Mux30~9_combout )))) # (!\cpu|ip|q [1] & (((\cpu|link|y[5]~0_combout  & \cpu|al_unit|Mux30~9_combout ))))

	.dataa(\cpu|ip|q [1]),
	.datab(\cpu|cu|jal~0_combout ),
	.datac(\cpu|link|y[5]~0_combout ),
	.datad(\cpu|al_unit|Mux30~9_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[1]~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[1]~62 .lut_mask = 16'hF888;
defparam \cpu|link|y[1]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X99_Y0_N8
cycloneiv_io_ibuf \in_port0[1]~input (
	.i(in_port0[1]),
	.ibar(gnd),
	.o(\in_port0[1]~input_o ));
// synopsys translate_off
defparam \in_port0[1]~input .bus_hold = "false";
defparam \in_port0[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X97_Y55_N24
cycloneiv_lcell_comb \dmem|io_input_reg|in_reg0[1]~feeder (
// Equation(s):
// \dmem|io_input_reg|in_reg0[1]~feeder_combout  = \in_port0[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in_port0[1]~input_o ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|in_reg0[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg0[1]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_input_reg|in_reg0[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y55_N25
dffeas \dmem|io_input_reg|in_reg0[1] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_input_reg|in_reg0[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg0[1] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg0[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y23_N8
cycloneiv_io_ibuf \in_port1[1]~input (
	.i(in_port1[1]),
	.ibar(gnd),
	.o(\in_port1[1]~input_o ));
// synopsys translate_off
defparam \in_port1[1]~input .bus_hold = "false";
defparam \in_port1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X97_Y55_N31
dffeas \dmem|io_input_reg|in_reg1[1] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\in_port1[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg1[1] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y55_N30
cycloneiv_lcell_comb \dmem|io_input_reg|io_imput_mux2x32|Selector30~0 (
// Equation(s):
// \dmem|io_input_reg|io_imput_mux2x32|Selector30~0_combout  = (\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout  & ((\dmem|io_input_reg|in_reg1 [1]) # ((\dmem|io_input_reg|in_reg0 [1] & \dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout )))) # 
// (!\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout  & (\dmem|io_input_reg|in_reg0 [1] & ((\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout ))))

	.dataa(\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout ),
	.datab(\dmem|io_input_reg|in_reg0 [1]),
	.datac(\dmem|io_input_reg|in_reg1 [1]),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_imput_mux2x32|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector30~0 .lut_mask = 16'hECA0;
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N12
cycloneiv_lcell_comb \dmem|io_data_mux|y[1]~1 (
// Equation(s):
// \dmem|io_data_mux|y[1]~1_combout  = (\cpu|al_unit|Mux24~8_combout  & (\dmem|io_input_reg|io_imput_mux2x32|Selector30~0_combout )) # (!\cpu|al_unit|Mux24~8_combout  & ((\dmem|dram|altsyncram_component|auto_generated|q_a [1])))

	.dataa(gnd),
	.datab(\cpu|al_unit|Mux24~8_combout ),
	.datac(\dmem|io_input_reg|io_imput_mux2x32|Selector30~0_combout ),
	.datad(\dmem|dram|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[1]~1 .lut_mask = 16'hF3C0;
defparam \dmem|io_data_mux|y[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N28
cycloneiv_lcell_comb \cpu|link|y[1]~63 (
// Equation(s):
// \cpu|link|y[1]~63_combout  = (\cpu|link|y[1]~62_combout ) # ((\cpu|link|y[5]~2_combout  & \dmem|io_data_mux|y[1]~1_combout ))

	.dataa(\cpu|link|y[5]~2_combout ),
	.datab(gnd),
	.datac(\cpu|link|y[1]~62_combout ),
	.datad(\dmem|io_data_mux|y[1]~1_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[1]~63_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[1]~63 .lut_mask = 16'hFAF0;
defparam \cpu|link|y[1]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y59_N15
dffeas \cpu|rf|register[11][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[1]~63_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y60_N31
dffeas \cpu|rf|register[9][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[1]~63_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y57_N22
cycloneiv_lcell_comb \cpu|rf|register[8][1]~feeder (
// Equation(s):
// \cpu|rf|register[8][1]~feeder_combout  = \cpu|link|y[1]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[1]~63_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[8][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[8][1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[8][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y57_N23
dffeas \cpu|rf|register[8][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[8][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y60_N0
cycloneiv_lcell_comb \cpu|rf|qa[1]~656 (
// Equation(s):
// \cpu|rf|qa[1]~656_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\imem|irom|altsyncram_component|auto_generated|q_a [21])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[9][1]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[8][1]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[9][1]~q ),
	.datad(\cpu|rf|register[8][1]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qa[1]~656_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[1]~656 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qa[1]~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y60_N30
cycloneiv_lcell_comb \cpu|rf|qa[1]~657 (
// Equation(s):
// \cpu|rf|qa[1]~657_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[1]~656_combout  & (\cpu|rf|register[11][1]~q )) # (!\cpu|rf|qa[1]~656_combout  & ((\cpu|rf|register[10][1]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[1]~656_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[11][1]~q ),
	.datac(\cpu|rf|register[10][1]~q ),
	.datad(\cpu|rf|qa[1]~656_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[1]~657_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[1]~657 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[1]~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y58_N16
cycloneiv_lcell_comb \cpu|rf|qa[1]~669 (
// Equation(s):
// \cpu|rf|qa[1]~669_combout  = (\cpu|rf|qa[1]~668_combout  & (((\cpu|rf|register[7][1]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21]))) # (!\cpu|rf|qa[1]~668_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\cpu|rf|register[5][1]~q ))))

	.dataa(\cpu|rf|qa[1]~668_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[7][1]~q ),
	.datad(\cpu|rf|register[5][1]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qa[1]~669_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[1]~669 .lut_mask = 16'hE6A2;
defparam \cpu|rf|qa[1]~669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y60_N6
cycloneiv_lcell_comb \cpu|rf|qa[1]~670 (
// Equation(s):
// \cpu|rf|qa[1]~670_combout  = (\cpu|rf|qa[4]~66_combout  & (\cpu|rf|qa[4]~69_combout )) # (!\cpu|rf|qa[4]~66_combout  & ((\cpu|rf|qa[4]~69_combout  & ((\cpu|rf|qa[1]~669_combout ))) # (!\cpu|rf|qa[4]~69_combout  & (\cpu|rf|register[1][1]~q ))))

	.dataa(\cpu|rf|qa[4]~66_combout ),
	.datab(\cpu|rf|qa[4]~69_combout ),
	.datac(\cpu|rf|register[1][1]~q ),
	.datad(\cpu|rf|qa[1]~669_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[1]~670_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[1]~670 .lut_mask = 16'hDC98;
defparam \cpu|rf|qa[1]~670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y60_N8
cycloneiv_lcell_comb \cpu|rf|qa[1]~671 (
// Equation(s):
// \cpu|rf|qa[1]~671_combout  = (\cpu|rf|qa[4]~66_combout  & ((\cpu|rf|qa[1]~670_combout  & ((\cpu|rf|register[3][1]~q ))) # (!\cpu|rf|qa[1]~670_combout  & (\cpu|rf|register[2][1]~q )))) # (!\cpu|rf|qa[4]~66_combout  & (((\cpu|rf|qa[1]~670_combout ))))

	.dataa(\cpu|rf|qa[4]~66_combout ),
	.datab(\cpu|rf|register[2][1]~q ),
	.datac(\cpu|rf|register[3][1]~q ),
	.datad(\cpu|rf|qa[1]~670_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[1]~671_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[1]~671 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[1]~671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y61_N12
cycloneiv_lcell_comb \cpu|rf|register[29][1]~feeder (
// Equation(s):
// \cpu|rf|register[29][1]~feeder_combout  = \cpu|link|y[1]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[1]~63_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[29][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[29][1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[29][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y61_N13
dffeas \cpu|rf|register[29][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[29][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y61_N30
cycloneiv_lcell_comb \cpu|rf|qa[1]~658 (
// Equation(s):
// \cpu|rf|qa[1]~658_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[21][1]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[17][1]~q )))))

	.dataa(\cpu|rf|register[21][1]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[17][1]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[1]~658_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[1]~658 .lut_mask = 16'hEE30;
defparam \cpu|rf|qa[1]~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y61_N30
cycloneiv_lcell_comb \cpu|rf|qa[1]~659 (
// Equation(s):
// \cpu|rf|qa[1]~659_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[1]~658_combout  & (\cpu|rf|register[29][1]~q )) # (!\cpu|rf|qa[1]~658_combout  & ((\cpu|rf|register[25][1]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[1]~658_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[29][1]~q ),
	.datac(\cpu|rf|register[25][1]~q ),
	.datad(\cpu|rf|qa[1]~658_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[1]~659_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[1]~659 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[1]~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y60_N5
dffeas \cpu|rf|register[30][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[1]~63_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y62_N22
cycloneiv_lcell_comb \cpu|rf|register[26][1]~feeder (
// Equation(s):
// \cpu|rf|register[26][1]~feeder_combout  = \cpu|link|y[1]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[1]~63_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[26][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[26][1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[26][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y62_N23
dffeas \cpu|rf|register[26][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[26][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y60_N2
cycloneiv_lcell_comb \cpu|rf|qa[1]~660 (
// Equation(s):
// \cpu|rf|qa[1]~660_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[26][1]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[18][1]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[18][1]~q ),
	.datac(\cpu|rf|register[26][1]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[1]~660_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[1]~660 .lut_mask = 16'hFA44;
defparam \cpu|rf|qa[1]~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y60_N4
cycloneiv_lcell_comb \cpu|rf|qa[1]~661 (
// Equation(s):
// \cpu|rf|qa[1]~661_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[1]~660_combout  & ((\cpu|rf|register[30][1]~q ))) # (!\cpu|rf|qa[1]~660_combout  & (\cpu|rf|register[22][1]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[1]~660_combout ))))

	.dataa(\cpu|rf|register[22][1]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[30][1]~q ),
	.datad(\cpu|rf|qa[1]~660_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[1]~661_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[1]~661 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[1]~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y60_N1
dffeas \cpu|rf|register[16][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[1]~63_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y60_N0
cycloneiv_lcell_comb \cpu|rf|qa[1]~662 (
// Equation(s):
// \cpu|rf|qa[1]~662_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\imem|irom|altsyncram_component|auto_generated|q_a [23]) # ((\cpu|rf|register[24][1]~q )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[16][1]~q )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[16][1]~q ),
	.datad(\cpu|rf|register[24][1]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qa[1]~662_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[1]~662 .lut_mask = 16'hBA98;
defparam \cpu|rf|qa[1]~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y60_N6
cycloneiv_lcell_comb \cpu|rf|qa[1]~663 (
// Equation(s):
// \cpu|rf|qa[1]~663_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[1]~662_combout  & ((\cpu|rf|register[28][1]~q ))) # (!\cpu|rf|qa[1]~662_combout  & (\cpu|rf|register[20][1]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[1]~662_combout ))))

	.dataa(\cpu|rf|register[20][1]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[28][1]~q ),
	.datad(\cpu|rf|qa[1]~662_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[1]~663_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[1]~663 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[1]~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y60_N22
cycloneiv_lcell_comb \cpu|rf|qa[1]~664 (
// Equation(s):
// \cpu|rf|qa[1]~664_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\imem|irom|altsyncram_component|auto_generated|q_a [22])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|qa[1]~661_combout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[1]~663_combout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|qa[1]~661_combout ),
	.datad(\cpu|rf|qa[1]~663_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[1]~664_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[1]~664 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qa[1]~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y63_N12
cycloneiv_lcell_comb \cpu|rf|register[27][1]~feeder (
// Equation(s):
// \cpu|rf|register[27][1]~feeder_combout  = \cpu|link|y[1]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[1]~63_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[27][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[27][1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[27][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y63_N13
dffeas \cpu|rf|register[27][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[27][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y65_N3
dffeas \cpu|rf|register[31][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[1]~63_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y65_N13
dffeas \cpu|rf|register[19][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[1]~63_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y63_N10
cycloneiv_lcell_comb \cpu|rf|register[23][1]~feeder (
// Equation(s):
// \cpu|rf|register[23][1]~feeder_combout  = \cpu|link|y[1]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[1]~63_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[23][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[23][1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[23][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y63_N11
dffeas \cpu|rf|register[23][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[23][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][1] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y65_N12
cycloneiv_lcell_comb \cpu|rf|qa[1]~665 (
// Equation(s):
// \cpu|rf|qa[1]~665_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\imem|irom|altsyncram_component|auto_generated|q_a [23])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[23][1]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[19][1]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[19][1]~q ),
	.datad(\cpu|rf|register[23][1]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qa[1]~665_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[1]~665 .lut_mask = 16'hDC98;
defparam \cpu|rf|qa[1]~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y65_N2
cycloneiv_lcell_comb \cpu|rf|qa[1]~666 (
// Equation(s):
// \cpu|rf|qa[1]~666_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[1]~665_combout  & ((\cpu|rf|register[31][1]~q ))) # (!\cpu|rf|qa[1]~665_combout  & (\cpu|rf|register[27][1]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[1]~665_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[27][1]~q ),
	.datac(\cpu|rf|register[31][1]~q ),
	.datad(\cpu|rf|qa[1]~665_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[1]~666_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[1]~666 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[1]~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y60_N20
cycloneiv_lcell_comb \cpu|rf|qa[1]~667 (
// Equation(s):
// \cpu|rf|qa[1]~667_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[1]~664_combout  & ((\cpu|rf|qa[1]~666_combout ))) # (!\cpu|rf|qa[1]~664_combout  & (\cpu|rf|qa[1]~659_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[1]~664_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|qa[1]~659_combout ),
	.datac(\cpu|rf|qa[1]~664_combout ),
	.datad(\cpu|rf|qa[1]~666_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[1]~667_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[1]~667 .lut_mask = 16'hF858;
defparam \cpu|rf|qa[1]~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y60_N26
cycloneiv_lcell_comb \cpu|rf|qa[1]~672 (
// Equation(s):
// \cpu|rf|qa[1]~672_combout  = (\cpu|rf|qa[4]~62_combout  & ((\cpu|rf|qa[4]~65_combout ) # ((\cpu|rf|qa[1]~667_combout )))) # (!\cpu|rf|qa[4]~62_combout  & (!\cpu|rf|qa[4]~65_combout  & (\cpu|rf|qa[1]~671_combout )))

	.dataa(\cpu|rf|qa[4]~62_combout ),
	.datab(\cpu|rf|qa[4]~65_combout ),
	.datac(\cpu|rf|qa[1]~671_combout ),
	.datad(\cpu|rf|qa[1]~667_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[1]~672_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[1]~672 .lut_mask = 16'hBA98;
defparam \cpu|rf|qa[1]~672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y60_N4
cycloneiv_lcell_comb \cpu|rf|qa[1]~675 (
// Equation(s):
// \cpu|rf|qa[1]~675_combout  = (\cpu|rf|qa[1]~672_combout  & ((\cpu|rf|qa[1]~674_combout ) # ((!\cpu|rf|qa[4]~65_combout )))) # (!\cpu|rf|qa[1]~672_combout  & (((\cpu|rf|qa[1]~657_combout  & \cpu|rf|qa[4]~65_combout ))))

	.dataa(\cpu|rf|qa[1]~674_combout ),
	.datab(\cpu|rf|qa[1]~657_combout ),
	.datac(\cpu|rf|qa[1]~672_combout ),
	.datad(\cpu|rf|qa[4]~65_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[1]~675_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[1]~675 .lut_mask = 16'hACF0;
defparam \cpu|rf|qa[1]~675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y60_N30
cycloneiv_lcell_comb \cpu|alu_a|y[1]~4 (
// Equation(s):
// \cpu|alu_a|y[1]~4_combout  = (\cpu|cu|shift~0_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [7])) # (!\cpu|cu|shift~0_combout  & (((\cpu|rf|qa[1]~675_combout  & !\cpu|rf|Equal0~1_combout ))))

	.dataa(\cpu|cu|shift~0_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [7]),
	.datac(\cpu|rf|qa[1]~675_combout ),
	.datad(\cpu|rf|Equal0~1_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[1]~4 .lut_mask = 16'h88D8;
defparam \cpu|alu_a|y[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y60_N26
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~7 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~7_combout  = (\cpu|alu_a|y[1]~4_combout  & ((\cpu|alu_b|y[15]~2_combout ))) # (!\cpu|alu_a|y[1]~4_combout  & (\cpu|alu_b|y[13]~3_combout ))

	.dataa(gnd),
	.datab(\cpu|alu_a|y[1]~4_combout ),
	.datac(\cpu|alu_b|y[13]~3_combout ),
	.datad(\cpu|alu_b|y[15]~2_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~7 .lut_mask = 16'hFC30;
defparam \cpu|al_unit|ShiftRight0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y59_N0
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~8 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~8_combout  = (\cpu|alu_a|y[1]~4_combout  & (\cpu|alu_b|y[14]~4_combout )) # (!\cpu|alu_a|y[1]~4_combout  & ((\cpu|alu_b|y[12]~5_combout )))

	.dataa(\cpu|alu_a|y[1]~4_combout ),
	.datab(gnd),
	.datac(\cpu|alu_b|y[14]~4_combout ),
	.datad(\cpu|alu_b|y[12]~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~8 .lut_mask = 16'hF5A0;
defparam \cpu|al_unit|ShiftRight1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y60_N16
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~8 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~8_combout  = (\cpu|alu_a|y[0]~1_combout  & (\cpu|al_unit|ShiftRight0~7_combout )) # (!\cpu|alu_a|y[0]~1_combout  & ((\cpu|al_unit|ShiftRight1~8_combout )))

	.dataa(gnd),
	.datab(\cpu|alu_a|y[0]~1_combout ),
	.datac(\cpu|al_unit|ShiftRight0~7_combout ),
	.datad(\cpu|al_unit|ShiftRight1~8_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~8 .lut_mask = 16'hF3C0;
defparam \cpu|al_unit|ShiftRight0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y61_N14
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~24 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~24_combout  = (!\cpu|alu_a|y[1]~4_combout  & ((\cpu|alu_a|y[0]~1_combout  & (\cpu|rf|qb[17]~646_combout )) # (!\cpu|alu_a|y[0]~1_combout  & ((\cpu|rf|qb[16]~666_combout )))))

	.dataa(\cpu|rf|qb[17]~646_combout ),
	.datab(\cpu|alu_a|y[0]~1_combout ),
	.datac(\cpu|alu_a|y[1]~4_combout ),
	.datad(\cpu|rf|qb[16]~666_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~24 .lut_mask = 16'h0B08;
defparam \cpu|al_unit|ShiftRight0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y61_N2
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~26 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~26_combout  = (\cpu|al_unit|ShiftRight0~24_combout ) # ((\cpu|alu_a|y[1]~4_combout  & \cpu|al_unit|ShiftRight0~25_combout ))

	.dataa(\cpu|alu_a|y[1]~4_combout ),
	.datab(gnd),
	.datac(\cpu|al_unit|ShiftRight0~24_combout ),
	.datad(\cpu|al_unit|ShiftRight0~25_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~26 .lut_mask = 16'hFAF0;
defparam \cpu|al_unit|ShiftRight0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y61_N20
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~65 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~65_combout  = (\cpu|alu_a|y[2]~3_combout  & ((\cpu|al_unit|ShiftRight0~6_combout ) # ((\cpu|al_unit|ShiftLeft0~18_combout  & \cpu|al_unit|ShiftRight0~26_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~6_combout ),
	.datab(\cpu|alu_a|y[2]~3_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datad(\cpu|al_unit|ShiftRight0~26_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~65_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~65 .lut_mask = 16'hC888;
defparam \cpu|al_unit|ShiftRight0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y60_N8
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~66 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~66_combout  = (\cpu|al_unit|ShiftRight0~65_combout ) # ((!\cpu|alu_a|y[2]~3_combout  & \cpu|al_unit|ShiftRight0~8_combout ))

	.dataa(gnd),
	.datab(\cpu|alu_a|y[2]~3_combout ),
	.datac(\cpu|al_unit|ShiftRight0~8_combout ),
	.datad(\cpu|al_unit|ShiftRight0~65_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~66_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~66 .lut_mask = 16'hFF30;
defparam \cpu|al_unit|ShiftRight0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y61_N26
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~13 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~13_combout  = (\cpu|alu_a|y[0]~1_combout  & ((\cpu|al_unit|ShiftRight0~12_combout ))) # (!\cpu|alu_a|y[0]~1_combout  & (\cpu|al_unit|ShiftRight1~10_combout ))

	.dataa(\cpu|al_unit|ShiftRight1~10_combout ),
	.datab(gnd),
	.datac(\cpu|al_unit|ShiftRight0~12_combout ),
	.datad(\cpu|alu_a|y[0]~1_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~13 .lut_mask = 16'hF0AA;
defparam \cpu|al_unit|ShiftRight0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y60_N14
cycloneiv_lcell_comb \cpu|al_unit|Mux27~10 (
// Equation(s):
// \cpu|al_unit|Mux27~10_combout  = (\cpu|alu_a|y[3]~5_combout  & (((\cpu|al_unit|ShiftRight0~66_combout )))) # (!\cpu|alu_a|y[3]~5_combout  & ((\cpu|al_unit|Mux29~16_combout  & ((\cpu|al_unit|ShiftRight0~13_combout ))) # (!\cpu|al_unit|Mux29~16_combout  & 
// (\cpu|al_unit|ShiftRight0~66_combout ))))

	.dataa(\cpu|alu_a|y[3]~5_combout ),
	.datab(\cpu|al_unit|Mux29~16_combout ),
	.datac(\cpu|al_unit|ShiftRight0~66_combout ),
	.datad(\cpu|al_unit|ShiftRight0~13_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux27~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux27~10 .lut_mask = 16'hF4B0;
defparam \cpu|al_unit|Mux27~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y59_N28
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~18 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~18_combout  = (\cpu|alu_a|y[1]~4_combout  & (\cpu|al_unit|ShiftRight0~17_combout )) # (!\cpu|alu_a|y[1]~4_combout  & ((\cpu|al_unit|ShiftRight1~12_combout )))

	.dataa(gnd),
	.datab(\cpu|alu_a|y[1]~4_combout ),
	.datac(\cpu|al_unit|ShiftRight0~17_combout ),
	.datad(\cpu|al_unit|ShiftRight1~12_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~18 .lut_mask = 16'hF3C0;
defparam \cpu|al_unit|ShiftRight0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y59_N18
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~77 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~77_combout  = (\cpu|alu_a|y[2]~3_combout  & ((\cpu|alu_a|y[3]~5_combout  & (\cpu|rf|qb[31]~85_combout )) # (!\cpu|alu_a|y[3]~5_combout  & ((\cpu|al_unit|ShiftRight0~18_combout )))))

	.dataa(\cpu|rf|qb[31]~85_combout ),
	.datab(\cpu|alu_a|y[2]~3_combout ),
	.datac(\cpu|alu_a|y[3]~5_combout ),
	.datad(\cpu|al_unit|ShiftRight0~18_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~77_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~77 .lut_mask = 16'h8C80;
defparam \cpu|al_unit|ShiftRight1~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y60_N30
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~56 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~56_combout  = (\cpu|al_unit|ShiftRight0~6_combout ) # ((\cpu|al_unit|ShiftLeft0~18_combout  & ((\cpu|al_unit|ShiftRight1~55_combout ) # (\cpu|al_unit|ShiftRight1~77_combout ))))

	.dataa(\cpu|al_unit|ShiftRight1~55_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datac(\cpu|al_unit|ShiftRight0~6_combout ),
	.datad(\cpu|al_unit|ShiftRight1~77_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~56 .lut_mask = 16'hFCF8;
defparam \cpu|al_unit|ShiftRight1~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y60_N24
cycloneiv_lcell_comb \cpu|al_unit|Mux27~2 (
// Equation(s):
// \cpu|al_unit|Mux27~2_combout  = (\cpu|al_unit|Mux29~1_combout  & ((\cpu|al_unit|s~15_combout ) # ((\cpu|al_unit|Mux29~12_combout )))) # (!\cpu|al_unit|Mux29~1_combout  & (((\cpu|al_unit|ShiftRight1~56_combout ) # (!\cpu|al_unit|Mux29~12_combout ))))

	.dataa(\cpu|al_unit|s~15_combout ),
	.datab(\cpu|al_unit|Mux29~1_combout ),
	.datac(\cpu|al_unit|ShiftRight1~56_combout ),
	.datad(\cpu|al_unit|Mux29~12_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux27~2 .lut_mask = 16'hFCBB;
defparam \cpu|al_unit|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y57_N28
cycloneiv_lcell_comb \cpu|al_unit|Mux27~3 (
// Equation(s):
// \cpu|al_unit|Mux27~3_combout  = (\cpu|alu_a|y[4]~2_combout  & ((\cpu|al_unit|Mux29~12_combout ) # (!\cpu|alu_b|y[4]~9_combout ))) # (!\cpu|alu_a|y[4]~2_combout  & (\cpu|alu_b|y[4]~9_combout ))

	.dataa(gnd),
	.datab(\cpu|alu_a|y[4]~2_combout ),
	.datac(\cpu|alu_b|y[4]~9_combout ),
	.datad(\cpu|al_unit|Mux29~12_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux27~3 .lut_mask = 16'hFC3C;
defparam \cpu|al_unit|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y58_N30
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~24 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~24_combout  = (!\cpu|alu_a|y[1]~4_combout  & (\cpu|alu_a|y[2]~3_combout  & (!\cpu|alu_a|y[0]~1_combout  & \cpu|alu_b|y[0]~1_combout )))

	.dataa(\cpu|alu_a|y[1]~4_combout ),
	.datab(\cpu|alu_a|y[2]~3_combout ),
	.datac(\cpu|alu_a|y[0]~1_combout ),
	.datad(\cpu|alu_b|y[0]~1_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~24 .lut_mask = 16'h0400;
defparam \cpu|al_unit|ShiftLeft0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y58_N8
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~25 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~25_combout  = (\cpu|alu_a|y[0]~1_combout  & ((\cpu|alu_a|y[1]~4_combout  & ((\cpu|alu_b|y[1]~16_combout ))) # (!\cpu|alu_a|y[1]~4_combout  & (\cpu|alu_b|y[3]~14_combout ))))

	.dataa(\cpu|alu_b|y[3]~14_combout ),
	.datab(\cpu|alu_a|y[1]~4_combout ),
	.datac(\cpu|alu_a|y[0]~1_combout ),
	.datad(\cpu|alu_b|y[1]~16_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~25 .lut_mask = 16'hE020;
defparam \cpu|al_unit|ShiftLeft0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y58_N20
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~27 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~27_combout  = (\cpu|al_unit|ShiftLeft0~25_combout ) # ((!\cpu|alu_a|y[0]~1_combout  & \cpu|al_unit|ShiftLeft0~26_combout ))

	.dataa(gnd),
	.datab(\cpu|alu_a|y[0]~1_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~25_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~26_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~27 .lut_mask = 16'hF3F0;
defparam \cpu|al_unit|ShiftLeft0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y58_N14
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~28 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~28_combout  = (!\cpu|alu_a|y[3]~5_combout  & ((\cpu|al_unit|ShiftLeft0~24_combout ) # ((!\cpu|alu_a|y[2]~3_combout  & \cpu|al_unit|ShiftLeft0~27_combout ))))

	.dataa(\cpu|alu_a|y[2]~3_combout ),
	.datab(\cpu|alu_a|y[3]~5_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~24_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~27_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~28 .lut_mask = 16'h3130;
defparam \cpu|al_unit|ShiftLeft0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y59_N22
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~20 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~20_combout  = (!\cpu|alu_a|y[1]~4_combout  & ((\cpu|alu_a|y[0]~1_combout  & ((\cpu|rf|qb[29]~526_combout ))) # (!\cpu|alu_a|y[0]~1_combout  & (\cpu|rf|qb[28]~546_combout ))))

	.dataa(\cpu|rf|qb[28]~546_combout ),
	.datab(\cpu|alu_a|y[1]~4_combout ),
	.datac(\cpu|alu_a|y[0]~1_combout ),
	.datad(\cpu|rf|qb[29]~526_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~20 .lut_mask = 16'h3202;
defparam \cpu|al_unit|ShiftRight0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y59_N0
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~19 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~19_combout  = (\cpu|alu_a|y[1]~4_combout  & ((\cpu|alu_a|y[0]~1_combout  & ((\cpu|rf|qb[31]~85_combout ))) # (!\cpu|alu_a|y[0]~1_combout  & (\cpu|rf|qb[30]~506_combout ))))

	.dataa(\cpu|rf|qb[30]~506_combout ),
	.datab(\cpu|alu_a|y[1]~4_combout ),
	.datac(\cpu|alu_a|y[0]~1_combout ),
	.datad(\cpu|rf|qb[31]~85_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~19 .lut_mask = 16'hC808;
defparam \cpu|al_unit|ShiftRight0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y59_N16
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~70 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~70_combout  = (\cpu|al_unit|ShiftRight0~6_combout ) # ((\cpu|al_unit|ShiftLeft0~18_combout  & ((\cpu|al_unit|ShiftRight0~20_combout ) # (\cpu|al_unit|ShiftRight0~19_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datab(\cpu|al_unit|ShiftRight0~6_combout ),
	.datac(\cpu|al_unit|ShiftRight0~20_combout ),
	.datad(\cpu|al_unit|ShiftRight0~19_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~70_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~70 .lut_mask = 16'hEEEC;
defparam \cpu|al_unit|ShiftRight0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y59_N14
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~68 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~68_combout  = (\cpu|al_unit|ShiftRight0~48_combout  & ((\cpu|alu_a|y[1]~4_combout  & ((\cpu|al_unit|ShiftRight0~22_combout ))) # (!\cpu|alu_a|y[1]~4_combout  & (\cpu|al_unit|ShiftRight1~13_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~48_combout ),
	.datab(\cpu|al_unit|ShiftRight1~13_combout ),
	.datac(\cpu|alu_a|y[1]~4_combout ),
	.datad(\cpu|al_unit|ShiftRight0~22_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~68_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~68 .lut_mask = 16'hA808;
defparam \cpu|al_unit|ShiftRight0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y59_N28
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~69 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~69_combout  = (\cpu|al_unit|ShiftRight0~6_combout ) # ((\cpu|al_unit|ShiftRight0~68_combout ) # ((\cpu|al_unit|ShiftRight0~99_combout  & \cpu|al_unit|ShiftRight0~18_combout )))

	.dataa(\cpu|al_unit|ShiftRight0~6_combout ),
	.datab(\cpu|al_unit|ShiftRight0~99_combout ),
	.datac(\cpu|al_unit|ShiftRight0~68_combout ),
	.datad(\cpu|al_unit|ShiftRight0~18_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~69_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~69 .lut_mask = 16'hFEFA;
defparam \cpu|al_unit|ShiftRight0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y59_N30
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~71 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~71_combout  = (\cpu|alu_a|y[3]~5_combout  & (!\cpu|alu_a|y[2]~3_combout  & (\cpu|al_unit|ShiftRight0~70_combout ))) # (!\cpu|alu_a|y[3]~5_combout  & (((\cpu|al_unit|ShiftRight0~69_combout ))))

	.dataa(\cpu|alu_a|y[3]~5_combout ),
	.datab(\cpu|alu_a|y[2]~3_combout ),
	.datac(\cpu|al_unit|ShiftRight0~70_combout ),
	.datad(\cpu|al_unit|ShiftRight0~69_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~71_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~71 .lut_mask = 16'h7520;
defparam \cpu|al_unit|ShiftRight0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y58_N10
cycloneiv_lcell_comb \cpu|al_unit|Mux27~4 (
// Equation(s):
// \cpu|al_unit|Mux27~4_combout  = (!\cpu|al_unit|Mux29~7_combout  & \cpu|al_unit|ShiftRight0~71_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|al_unit|Mux29~7_combout ),
	.datad(\cpu|al_unit|ShiftRight0~71_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux27~4 .lut_mask = 16'h0F00;
defparam \cpu|al_unit|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y58_N2
cycloneiv_lcell_comb \cpu|al_unit|Mux27~5 (
// Equation(s):
// \cpu|al_unit|Mux27~5_combout  = (\cpu|al_unit|Mux29~5_combout  & (!\cpu|al_unit|Mux29~0_combout  & ((\cpu|al_unit|Mux27~4_combout )))) # (!\cpu|al_unit|Mux29~5_combout  & ((\cpu|al_unit|Mux29~0_combout ) # ((\cpu|al_unit|Add0~27_combout ))))

	.dataa(\cpu|al_unit|Mux29~5_combout ),
	.datab(\cpu|al_unit|Mux29~0_combout ),
	.datac(\cpu|al_unit|Add0~27_combout ),
	.datad(\cpu|al_unit|Mux27~4_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux27~5 .lut_mask = 16'h7654;
defparam \cpu|al_unit|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y60_N10
cycloneiv_lcell_comb \cpu|al_unit|Mux27~6 (
// Equation(s):
// \cpu|al_unit|Mux27~6_combout  = (\cpu|al_unit|Mux29~6_combout  & ((\cpu|al_unit|Mux27~5_combout  & (\cpu|al_unit|Mux27~3_combout )) # (!\cpu|al_unit|Mux27~5_combout  & ((\cpu|al_unit|ShiftLeft0~28_combout ))))) # (!\cpu|al_unit|Mux29~6_combout  & 
// (((\cpu|al_unit|Mux27~5_combout ))))

	.dataa(\cpu|al_unit|Mux27~3_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~28_combout ),
	.datac(\cpu|al_unit|Mux29~6_combout ),
	.datad(\cpu|al_unit|Mux27~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux27~6 .lut_mask = 16'hAFC0;
defparam \cpu|al_unit|Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y60_N20
cycloneiv_lcell_comb \cpu|al_unit|Mux27~7 (
// Equation(s):
// \cpu|al_unit|Mux27~7_combout  = (\cpu|al_unit|Mux29~12_combout  & (((\cpu|al_unit|Mux27~3_combout )) # (!\cpu|al_unit|Mux29~1_combout ))) # (!\cpu|al_unit|Mux29~12_combout  & ((\cpu|al_unit|Mux29~1_combout ) # ((\cpu|al_unit|Mux27~6_combout ))))

	.dataa(\cpu|al_unit|Mux29~12_combout ),
	.datab(\cpu|al_unit|Mux29~1_combout ),
	.datac(\cpu|al_unit|Mux27~3_combout ),
	.datad(\cpu|al_unit|Mux27~6_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux27~7 .lut_mask = 16'hF7E6;
defparam \cpu|al_unit|Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y60_N18
cycloneiv_lcell_comb \cpu|al_unit|Mux27~8 (
// Equation(s):
// \cpu|al_unit|Mux27~8_combout  = (\cpu|al_unit|Mux26~1_combout  & (((\cpu|al_unit|Mux27~2_combout  & \cpu|al_unit|Mux27~7_combout )))) # (!\cpu|al_unit|Mux26~1_combout  & (\cpu|al_unit|ShiftRight0~10_combout ))

	.dataa(\cpu|al_unit|ShiftRight0~10_combout ),
	.datab(\cpu|al_unit|Mux27~2_combout ),
	.datac(\cpu|al_unit|Mux26~1_combout ),
	.datad(\cpu|al_unit|Mux27~7_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux27~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux27~8 .lut_mask = 16'hCA0A;
defparam \cpu|al_unit|Mux27~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y60_N4
cycloneiv_lcell_comb \cpu|al_unit|Mux27~9 (
// Equation(s):
// \cpu|al_unit|Mux27~9_combout  = (\cpu|al_unit|Mux26~0_combout  & (\cpu|al_unit|Mux27~10_combout )) # (!\cpu|al_unit|Mux26~0_combout  & ((\cpu|al_unit|Mux27~8_combout )))

	.dataa(\cpu|al_unit|Mux26~0_combout ),
	.datab(gnd),
	.datac(\cpu|al_unit|Mux27~10_combout ),
	.datad(\cpu|al_unit|Mux27~8_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux27~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux27~9 .lut_mask = 16'hF5A0;
defparam \cpu|al_unit|Mux27~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X111_Y91_N1
cycloneiv_io_ibuf \in_port0[3]~input (
	.i(in_port0[3]),
	.ibar(gnd),
	.o(\in_port0[3]~input_o ));
// synopsys translate_off
defparam \in_port0[3]~input .bus_hold = "false";
defparam \in_port0[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X106_Y55_N24
cycloneiv_lcell_comb \dmem|io_input_reg|in_reg0[3]~feeder (
// Equation(s):
// \dmem|io_input_reg|in_reg0[3]~feeder_combout  = \in_port0[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in_port0[3]~input_o ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|in_reg0[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg0[3]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_input_reg|in_reg0[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y55_N25
dffeas \dmem|io_input_reg|in_reg0[3] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_input_reg|in_reg0[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg0[3] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg0[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X111_Y91_N8
cycloneiv_io_ibuf \in_port1[3]~input (
	.i(in_port1[3]),
	.ibar(gnd),
	.o(\in_port1[3]~input_o ));
// synopsys translate_off
defparam \in_port1[3]~input .bus_hold = "false";
defparam \in_port1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X106_Y55_N15
dffeas \dmem|io_input_reg|in_reg1[3] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\in_port1[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg1[3] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y55_N14
cycloneiv_lcell_comb \dmem|io_input_reg|io_imput_mux2x32|Selector28~0 (
// Equation(s):
// \dmem|io_input_reg|io_imput_mux2x32|Selector28~0_combout  = (\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout  & ((\dmem|io_input_reg|in_reg0 [3]) # ((\dmem|io_input_reg|in_reg1 [3] & \dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout )))) # 
// (!\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout  & (((\dmem|io_input_reg|in_reg1 [3] & \dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout ))))

	.dataa(\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout ),
	.datab(\dmem|io_input_reg|in_reg0 [3]),
	.datac(\dmem|io_input_reg|in_reg1 [3]),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_imput_mux2x32|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector28~0 .lut_mask = 16'hF888;
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y55_N0
cycloneiv_lcell_comb \dmem|io_data_mux|y[3]~3 (
// Equation(s):
// \dmem|io_data_mux|y[3]~3_combout  = (\cpu|al_unit|Mux24~8_combout  & ((\dmem|io_input_reg|io_imput_mux2x32|Selector28~0_combout ))) # (!\cpu|al_unit|Mux24~8_combout  & (\dmem|dram|altsyncram_component|auto_generated|q_a [3]))

	.dataa(gnd),
	.datab(\dmem|dram|altsyncram_component|auto_generated|q_a [3]),
	.datac(\cpu|al_unit|Mux24~8_combout ),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Selector28~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[3]~3 .lut_mask = 16'hFC0C;
defparam \dmem|io_data_mux|y[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y55_N30
cycloneiv_lcell_comb \cpu|link|y[3]~65 (
// Equation(s):
// \cpu|link|y[3]~65_combout  = (\cpu|link|y[3]~64_combout ) # ((\cpu|link|y[5]~2_combout  & \dmem|io_data_mux|y[3]~3_combout ))

	.dataa(\cpu|link|y[5]~2_combout ),
	.datab(\cpu|link|y[3]~64_combout ),
	.datac(gnd),
	.datad(\dmem|io_data_mux|y[3]~3_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[3]~65_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[3]~65 .lut_mask = 16'hEECC;
defparam \cpu|link|y[3]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y58_N25
dffeas \cpu|rf|register[2][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[3]~65_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y57_N7
dffeas \cpu|rf|register[6][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[3]~65_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y57_N6
cycloneiv_lcell_comb \cpu|rf|qa[3]~688 (
// Equation(s):
// \cpu|rf|qa[3]~688_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[6][3]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[4][3]~q ))))

	.dataa(\cpu|rf|register[4][3]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[6][3]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[3]~688_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[3]~688 .lut_mask = 16'hFC22;
defparam \cpu|rf|qa[3]~688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y55_N6
cycloneiv_lcell_comb \cpu|rf|qa[3]~689 (
// Equation(s):
// \cpu|rf|qa[3]~689_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[3]~688_combout  & (\cpu|rf|register[7][3]~q )) # (!\cpu|rf|qa[3]~688_combout  & ((\cpu|rf|register[5][3]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[3]~688_combout ))))

	.dataa(\cpu|rf|register[7][3]~q ),
	.datab(\cpu|rf|register[5][3]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(\cpu|rf|qa[3]~688_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[3]~689_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[3]~689 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qa[3]~689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y55_N16
cycloneiv_lcell_comb \cpu|rf|qa[3]~690 (
// Equation(s):
// \cpu|rf|qa[3]~690_combout  = (\cpu|rf|qa[4]~66_combout  & (((\cpu|rf|qa[4]~69_combout )))) # (!\cpu|rf|qa[4]~66_combout  & ((\cpu|rf|qa[4]~69_combout  & ((\cpu|rf|qa[3]~689_combout ))) # (!\cpu|rf|qa[4]~69_combout  & (\cpu|rf|register[1][3]~q ))))

	.dataa(\cpu|rf|register[1][3]~q ),
	.datab(\cpu|rf|qa[4]~66_combout ),
	.datac(\cpu|rf|qa[4]~69_combout ),
	.datad(\cpu|rf|qa[3]~689_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[3]~690_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[3]~690 .lut_mask = 16'hF2C2;
defparam \cpu|rf|qa[3]~690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y58_N24
cycloneiv_lcell_comb \cpu|rf|qa[3]~691 (
// Equation(s):
// \cpu|rf|qa[3]~691_combout  = (\cpu|rf|qa[4]~66_combout  & ((\cpu|rf|qa[3]~690_combout  & (\cpu|rf|register[3][3]~q )) # (!\cpu|rf|qa[3]~690_combout  & ((\cpu|rf|register[2][3]~q ))))) # (!\cpu|rf|qa[4]~66_combout  & (((\cpu|rf|qa[3]~690_combout ))))

	.dataa(\cpu|rf|register[3][3]~q ),
	.datab(\cpu|rf|qa[4]~66_combout ),
	.datac(\cpu|rf|register[2][3]~q ),
	.datad(\cpu|rf|qa[3]~690_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[3]~691_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[3]~691 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[3]~691 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y64_N5
dffeas \cpu|rf|register[8][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[3]~65_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y64_N4
cycloneiv_lcell_comb \cpu|rf|qa[3]~686 (
// Equation(s):
// \cpu|rf|qa[3]~686_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[9][3]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[8][3]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[9][3]~q ),
	.datac(\cpu|rf|register[8][3]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[3]~686_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[3]~686 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[3]~686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y64_N26
cycloneiv_lcell_comb \cpu|rf|qa[3]~687 (
// Equation(s):
// \cpu|rf|qa[3]~687_combout  = (\cpu|rf|qa[3]~686_combout  & (((\cpu|rf|register[11][3]~q ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\cpu|rf|qa[3]~686_combout  & (\cpu|rf|register[10][3]~q  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|register[10][3]~q ),
	.datab(\cpu|rf|qa[3]~686_combout ),
	.datac(\cpu|rf|register[11][3]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[3]~687_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[3]~687 .lut_mask = 16'hE2CC;
defparam \cpu|rf|qa[3]~687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y60_N4
cycloneiv_lcell_comb \cpu|rf|qa[3]~692 (
// Equation(s):
// \cpu|rf|qa[3]~692_combout  = (\cpu|rf|qa[4]~62_combout  & (\cpu|rf|qa[4]~65_combout )) # (!\cpu|rf|qa[4]~62_combout  & ((\cpu|rf|qa[4]~65_combout  & ((\cpu|rf|qa[3]~687_combout ))) # (!\cpu|rf|qa[4]~65_combout  & (\cpu|rf|qa[3]~691_combout ))))

	.dataa(\cpu|rf|qa[4]~62_combout ),
	.datab(\cpu|rf|qa[4]~65_combout ),
	.datac(\cpu|rf|qa[3]~691_combout ),
	.datad(\cpu|rf|qa[3]~687_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[3]~692_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[3]~692 .lut_mask = 16'hDC98;
defparam \cpu|rf|qa[3]~692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y63_N10
cycloneiv_lcell_comb \cpu|rf|qa[3]~681 (
// Equation(s):
// \cpu|rf|qa[3]~681_combout  = (\cpu|rf|qa[3]~680_combout  & ((\cpu|rf|register[28][3]~q ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|rf|qa[3]~680_combout  & (((\cpu|rf|register[20][3]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|rf|qa[3]~680_combout ),
	.datab(\cpu|rf|register[28][3]~q ),
	.datac(\cpu|rf|register[20][3]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[3]~681_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[3]~681 .lut_mask = 16'hD8AA;
defparam \cpu|rf|qa[3]~681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y64_N12
cycloneiv_lcell_comb \cpu|rf|qa[3]~678 (
// Equation(s):
// \cpu|rf|qa[3]~678_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[26][3]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[18][3]~q )))))

	.dataa(\cpu|rf|register[26][3]~q ),
	.datab(\cpu|rf|register[18][3]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[3]~678_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[3]~678 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qa[3]~678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y64_N26
cycloneiv_lcell_comb \cpu|rf|qa[3]~679 (
// Equation(s):
// \cpu|rf|qa[3]~679_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[3]~678_combout  & (\cpu|rf|register[30][3]~q )) # (!\cpu|rf|qa[3]~678_combout  & ((\cpu|rf|register[22][3]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[3]~678_combout ))))

	.dataa(\cpu|rf|register[30][3]~q ),
	.datab(\cpu|rf|register[22][3]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|rf|qa[3]~678_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[3]~679_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[3]~679 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qa[3]~679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y60_N16
cycloneiv_lcell_comb \cpu|rf|qa[3]~682 (
// Equation(s):
// \cpu|rf|qa[3]~682_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\imem|irom|altsyncram_component|auto_generated|q_a [21]) # ((\cpu|rf|qa[3]~679_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|qa[3]~681_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|qa[3]~681_combout ),
	.datad(\cpu|rf|qa[3]~679_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[3]~682_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[3]~682 .lut_mask = 16'hBA98;
defparam \cpu|rf|qa[3]~682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y63_N6
cycloneiv_lcell_comb \cpu|rf|register[17][3]~feeder (
// Equation(s):
// \cpu|rf|register[17][3]~feeder_combout  = \cpu|link|y[3]~65_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[3]~65_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[17][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[17][3]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[17][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y63_N7
dffeas \cpu|rf|register[17][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[17][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[17][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[17][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[17][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y64_N0
cycloneiv_lcell_comb \cpu|rf|qa[3]~676 (
// Equation(s):
// \cpu|rf|qa[3]~676_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[21][3]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[17][3]~q )))))

	.dataa(\cpu|rf|register[21][3]~q ),
	.datab(\cpu|rf|register[17][3]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[3]~676_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[3]~676 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qa[3]~676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y58_N22
cycloneiv_lcell_comb \cpu|rf|qa[3]~677 (
// Equation(s):
// \cpu|rf|qa[3]~677_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[3]~676_combout  & ((\cpu|rf|register[29][3]~q ))) # (!\cpu|rf|qa[3]~676_combout  & (\cpu|rf|register[25][3]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[3]~676_combout ))))

	.dataa(\cpu|rf|register[25][3]~q ),
	.datab(\cpu|rf|register[29][3]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|rf|qa[3]~676_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[3]~677_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[3]~677 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qa[3]~677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y64_N12
cycloneiv_lcell_comb \cpu|rf|qa[3]~683 (
// Equation(s):
// \cpu|rf|qa[3]~683_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[23][3]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[19][3]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[19][3]~q ),
	.datac(\cpu|rf|register[23][3]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[3]~683_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[3]~683 .lut_mask = 16'hFA44;
defparam \cpu|rf|qa[3]~683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y64_N10
cycloneiv_lcell_comb \cpu|rf|qa[3]~684 (
// Equation(s):
// \cpu|rf|qa[3]~684_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[3]~683_combout  & (\cpu|rf|register[31][3]~q )) # (!\cpu|rf|qa[3]~683_combout  & ((\cpu|rf|register[27][3]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[3]~683_combout ))))

	.dataa(\cpu|rf|register[31][3]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[27][3]~q ),
	.datad(\cpu|rf|qa[3]~683_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[3]~684_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[3]~684 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[3]~684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y60_N22
cycloneiv_lcell_comb \cpu|rf|qa[3]~685 (
// Equation(s):
// \cpu|rf|qa[3]~685_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[3]~682_combout  & ((\cpu|rf|qa[3]~684_combout ))) # (!\cpu|rf|qa[3]~682_combout  & (\cpu|rf|qa[3]~677_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|qa[3]~682_combout ))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|qa[3]~682_combout ),
	.datac(\cpu|rf|qa[3]~677_combout ),
	.datad(\cpu|rf|qa[3]~684_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[3]~685_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[3]~685 .lut_mask = 16'hEC64;
defparam \cpu|rf|qa[3]~685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y58_N23
dffeas \cpu|rf|register[13][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[3]~65_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y58_N5
dffeas \cpu|rf|register[14][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[3]~65_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][3] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y58_N4
cycloneiv_lcell_comb \cpu|rf|qa[3]~693 (
// Equation(s):
// \cpu|rf|qa[3]~693_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[14][3]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[12][3]~q ))))

	.dataa(\cpu|rf|register[12][3]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[14][3]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[3]~693_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[3]~693 .lut_mask = 16'hFC22;
defparam \cpu|rf|qa[3]~693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y60_N18
cycloneiv_lcell_comb \cpu|rf|qa[3]~694 (
// Equation(s):
// \cpu|rf|qa[3]~694_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[3]~693_combout  & (\cpu|rf|register[15][3]~q )) # (!\cpu|rf|qa[3]~693_combout  & ((\cpu|rf|register[13][3]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[3]~693_combout ))))

	.dataa(\cpu|rf|register[15][3]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[13][3]~q ),
	.datad(\cpu|rf|qa[3]~693_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[3]~694_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[3]~694 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[3]~694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y60_N8
cycloneiv_lcell_comb \cpu|rf|qa[3]~695 (
// Equation(s):
// \cpu|rf|qa[3]~695_combout  = (\cpu|rf|qa[4]~62_combout  & ((\cpu|rf|qa[3]~692_combout  & ((\cpu|rf|qa[3]~694_combout ))) # (!\cpu|rf|qa[3]~692_combout  & (\cpu|rf|qa[3]~685_combout )))) # (!\cpu|rf|qa[4]~62_combout  & (\cpu|rf|qa[3]~692_combout ))

	.dataa(\cpu|rf|qa[4]~62_combout ),
	.datab(\cpu|rf|qa[3]~692_combout ),
	.datac(\cpu|rf|qa[3]~685_combout ),
	.datad(\cpu|rf|qa[3]~694_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[3]~695_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[3]~695 .lut_mask = 16'hEC64;
defparam \cpu|rf|qa[3]~695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y60_N30
cycloneiv_lcell_comb \cpu|alu_a|y[3]~5 (
// Equation(s):
// \cpu|alu_a|y[3]~5_combout  = (\cpu|cu|shift~0_combout  & (((\imem|irom|altsyncram_component|auto_generated|q_a [9])))) # (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~1_combout  & (\cpu|rf|qa[3]~695_combout )))

	.dataa(\cpu|cu|shift~0_combout ),
	.datab(\cpu|rf|Equal0~1_combout ),
	.datac(\cpu|rf|qa[3]~695_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\cpu|alu_a|y[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[3]~5 .lut_mask = 16'hBA10;
defparam \cpu|alu_a|y[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y58_N24
cycloneiv_lcell_comb \cpu|al_unit|s~14 (
// Equation(s):
// \cpu|al_unit|s~14_combout  = (\cpu|alu_b|y[3]~14_combout ) # (\cpu|alu_a|y[3]~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|alu_b|y[3]~14_combout ),
	.datad(\cpu|alu_a|y[3]~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~14 .lut_mask = 16'hFFF0;
defparam \cpu|al_unit|s~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y58_N8
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~62 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~62_combout  = (\cpu|al_unit|ShiftRight0~48_combout  & ((\cpu|alu_a|y[1]~4_combout  & (\cpu|al_unit|ShiftRight1~15_combout )) # (!\cpu|alu_a|y[1]~4_combout  & ((\cpu|al_unit|ShiftRight0~35_combout )))))

	.dataa(\cpu|al_unit|ShiftRight1~15_combout ),
	.datab(\cpu|alu_a|y[1]~4_combout ),
	.datac(\cpu|al_unit|ShiftRight0~35_combout ),
	.datad(\cpu|al_unit|ShiftRight0~48_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~62 .lut_mask = 16'hB800;
defparam \cpu|al_unit|ShiftRight0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y58_N10
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~48 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~48_combout  = (\cpu|alu_a|y[1]~4_combout  & ((\cpu|al_unit|ShiftRight1~20_combout ))) # (!\cpu|alu_a|y[1]~4_combout  & (\cpu|al_unit|ShiftRight0~33_combout ))

	.dataa(\cpu|alu_a|y[1]~4_combout ),
	.datab(gnd),
	.datac(\cpu|al_unit|ShiftRight0~33_combout ),
	.datad(\cpu|al_unit|ShiftRight1~20_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~48 .lut_mask = 16'hFA50;
defparam \cpu|al_unit|ShiftRight1~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y58_N22
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~63 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~63_combout  = (\cpu|al_unit|ShiftRight0~6_combout ) # ((\cpu|al_unit|ShiftRight0~99_combout  & \cpu|al_unit|ShiftRight1~48_combout ))

	.dataa(gnd),
	.datab(\cpu|al_unit|ShiftRight0~6_combout ),
	.datac(\cpu|al_unit|ShiftRight0~99_combout ),
	.datad(\cpu|al_unit|ShiftRight1~48_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~63_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~63 .lut_mask = 16'hFCCC;
defparam \cpu|al_unit|ShiftRight0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y58_N0
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~64 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~64_combout  = (\cpu|alu_a|y[3]~5_combout  & (((\cpu|al_unit|ShiftRight0~61_combout )))) # (!\cpu|alu_a|y[3]~5_combout  & ((\cpu|al_unit|ShiftRight0~62_combout ) # ((\cpu|al_unit|ShiftRight0~63_combout ))))

	.dataa(\cpu|alu_a|y[3]~5_combout ),
	.datab(\cpu|al_unit|ShiftRight0~62_combout ),
	.datac(\cpu|al_unit|ShiftRight0~63_combout ),
	.datad(\cpu|al_unit|ShiftRight0~61_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~64_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~64 .lut_mask = 16'hFE54;
defparam \cpu|al_unit|ShiftRight0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y58_N18
cycloneiv_lcell_comb \cpu|al_unit|Mux28~3 (
// Equation(s):
// \cpu|al_unit|Mux28~3_combout  = (!\cpu|al_unit|Mux29~7_combout  & \cpu|al_unit|ShiftRight0~64_combout )

	.dataa(gnd),
	.datab(\cpu|al_unit|Mux29~7_combout ),
	.datac(gnd),
	.datad(\cpu|al_unit|ShiftRight0~64_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux28~3 .lut_mask = 16'h3300;
defparam \cpu|al_unit|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y58_N4
cycloneiv_lcell_comb \cpu|al_unit|Mux28~4 (
// Equation(s):
// \cpu|al_unit|Mux28~4_combout  = (\cpu|al_unit|Mux29~0_combout  & (!\cpu|al_unit|Mux29~5_combout )) # (!\cpu|al_unit|Mux29~0_combout  & ((\cpu|al_unit|Mux29~5_combout  & ((\cpu|al_unit|Mux28~3_combout ))) # (!\cpu|al_unit|Mux29~5_combout  & 
// (\cpu|al_unit|Add0~24_combout ))))

	.dataa(\cpu|al_unit|Mux29~0_combout ),
	.datab(\cpu|al_unit|Mux29~5_combout ),
	.datac(\cpu|al_unit|Add0~24_combout ),
	.datad(\cpu|al_unit|Mux28~3_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux28~4 .lut_mask = 16'h7632;
defparam \cpu|al_unit|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y60_N10
cycloneiv_lcell_comb \cpu|al_unit|Mux12~0 (
// Equation(s):
// \cpu|al_unit|Mux12~0_combout  = (\cpu|al_unit|ShiftLeft0~19_combout  & ((\cpu|al_unit|ShiftLeft0~23_combout ) # ((\cpu|alu_a|y[1]~4_combout  & \cpu|al_unit|ShiftLeft0~20_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~19_combout ),
	.datab(\cpu|alu_a|y[1]~4_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~20_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~23_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux12~0 .lut_mask = 16'hAA80;
defparam \cpu|al_unit|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y58_N6
cycloneiv_lcell_comb \cpu|al_unit|Mux28~5 (
// Equation(s):
// \cpu|al_unit|Mux28~5_combout  = (\cpu|al_unit|Mux29~6_combout  & ((\cpu|al_unit|Mux28~4_combout  & (\cpu|al_unit|Mux28~2_combout )) # (!\cpu|al_unit|Mux28~4_combout  & ((\cpu|al_unit|Mux12~0_combout ))))) # (!\cpu|al_unit|Mux29~6_combout  & 
// (((\cpu|al_unit|Mux28~4_combout ))))

	.dataa(\cpu|al_unit|Mux28~2_combout ),
	.datab(\cpu|al_unit|Mux29~6_combout ),
	.datac(\cpu|al_unit|Mux28~4_combout ),
	.datad(\cpu|al_unit|Mux12~0_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux28~5 .lut_mask = 16'hBCB0;
defparam \cpu|al_unit|Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y58_N20
cycloneiv_lcell_comb \cpu|al_unit|Mux28~6 (
// Equation(s):
// \cpu|al_unit|Mux28~6_combout  = (\cpu|al_unit|Mux29~1_combout  & ((\cpu|al_unit|Mux28~2_combout ) # ((\cpu|al_unit|Mux29~12_combout )))) # (!\cpu|al_unit|Mux29~1_combout  & (((!\cpu|al_unit|Mux29~12_combout  & \cpu|al_unit|Mux28~5_combout ))))

	.dataa(\cpu|al_unit|Mux28~2_combout ),
	.datab(\cpu|al_unit|Mux29~1_combout ),
	.datac(\cpu|al_unit|Mux29~12_combout ),
	.datad(\cpu|al_unit|Mux28~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux28~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux28~6 .lut_mask = 16'hCBC8;
defparam \cpu|al_unit|Mux28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y58_N14
cycloneiv_lcell_comb \cpu|al_unit|Mux28~7 (
// Equation(s):
// \cpu|al_unit|Mux28~7_combout  = (\cpu|al_unit|Mux29~12_combout  & ((\cpu|al_unit|Mux28~6_combout  & ((\cpu|al_unit|s~14_combout ))) # (!\cpu|al_unit|Mux28~6_combout  & (\cpu|al_unit|ShiftRight1~53_combout )))) # (!\cpu|al_unit|Mux29~12_combout  & 
// (((\cpu|al_unit|Mux28~6_combout ))))

	.dataa(\cpu|al_unit|ShiftRight1~53_combout ),
	.datab(\cpu|al_unit|s~14_combout ),
	.datac(\cpu|al_unit|Mux29~12_combout ),
	.datad(\cpu|al_unit|Mux28~6_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux28~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux28~7 .lut_mask = 16'hCFA0;
defparam \cpu|al_unit|Mux28~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y58_N24
cycloneiv_lcell_comb \cpu|al_unit|Mux28~8 (
// Equation(s):
// \cpu|al_unit|Mux28~8_combout  = (\cpu|al_unit|Mux29~16_combout  & (\cpu|al_unit|Mux28~1_combout )) # (!\cpu|al_unit|Mux29~16_combout  & ((\cpu|al_unit|Mux28~7_combout )))

	.dataa(\cpu|al_unit|Mux28~1_combout ),
	.datab(gnd),
	.datac(\cpu|al_unit|Mux28~7_combout ),
	.datad(\cpu|al_unit|Mux29~16_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux28~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux28~8 .lut_mask = 16'hAAF0;
defparam \cpu|al_unit|Mux28~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y55_N28
cycloneiv_lcell_comb \dmem|io_input_reg|io_imput_mux2x32|Equal0~2 (
// Equation(s):
// \dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout  = (!\cpu|al_unit|Mux29~17_combout  & (!\cpu|al_unit|Mux28~8_combout  & \dmem|io_input_reg|io_imput_mux2x32|Equal0~1_combout ))

	.dataa(\cpu|al_unit|Mux29~17_combout ),
	.datab(gnd),
	.datac(\cpu|al_unit|Mux28~8_combout ),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Equal0~1_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_imput_mux2x32|Equal0~2 .lut_mask = 16'h0500;
defparam \dmem|io_input_reg|io_imput_mux2x32|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y55_N0
cycloneiv_lcell_comb \dmem|io_input_reg|io_imput_mux2x32|Selector29~0 (
// Equation(s):
// \dmem|io_input_reg|io_imput_mux2x32|Selector29~0_combout  = (\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout  & ((\dmem|io_input_reg|in_reg1 [2]) # ((\dmem|io_input_reg|in_reg0 [2] & \dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout )))) # 
// (!\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout  & (\dmem|io_input_reg|in_reg0 [2] & ((\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout ))))

	.dataa(\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout ),
	.datab(\dmem|io_input_reg|in_reg0 [2]),
	.datac(\dmem|io_input_reg|in_reg1 [2]),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_imput_mux2x32|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector29~0 .lut_mask = 16'hECA0;
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y56_N12
cycloneiv_lcell_comb \dmem|io_data_mux|y[2]~2 (
// Equation(s):
// \dmem|io_data_mux|y[2]~2_combout  = (\cpu|al_unit|Mux24~8_combout  & (\dmem|io_input_reg|io_imput_mux2x32|Selector29~0_combout )) # (!\cpu|al_unit|Mux24~8_combout  & ((\dmem|dram|altsyncram_component|auto_generated|q_a [2])))

	.dataa(\cpu|al_unit|Mux24~8_combout ),
	.datab(gnd),
	.datac(\dmem|io_input_reg|io_imput_mux2x32|Selector29~0_combout ),
	.datad(\dmem|dram|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[2]~2 .lut_mask = 16'hF5A0;
defparam \dmem|io_data_mux|y[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y56_N10
cycloneiv_lcell_comb \cpu|link|y[2]~61 (
// Equation(s):
// \cpu|link|y[2]~61_combout  = (\cpu|link|y[2]~60_combout ) # ((\cpu|link|y[5]~2_combout  & \dmem|io_data_mux|y[2]~2_combout ))

	.dataa(gnd),
	.datab(\cpu|link|y[5]~2_combout ),
	.datac(\cpu|link|y[2]~60_combout ),
	.datad(\dmem|io_data_mux|y[2]~2_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[2]~61_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[2]~61 .lut_mask = 16'hFCF0;
defparam \cpu|link|y[2]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y60_N25
dffeas \cpu|rf|register[11][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[2]~61_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y60_N27
dffeas \cpu|rf|register[9][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[2]~61_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y57_N11
dffeas \cpu|rf|register[8][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[2]~61_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y57_N27
dffeas \cpu|rf|register[10][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[2]~61_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y57_N26
cycloneiv_lcell_comb \cpu|rf|qa[2]~636 (
// Equation(s):
// \cpu|rf|qa[2]~636_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[10][2]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[8][2]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|register[8][2]~q ),
	.datac(\cpu|rf|register[10][2]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[2]~636_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[2]~636 .lut_mask = 16'hFA44;
defparam \cpu|rf|qa[2]~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y60_N26
cycloneiv_lcell_comb \cpu|rf|qa[2]~637 (
// Equation(s):
// \cpu|rf|qa[2]~637_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[2]~636_combout  & (\cpu|rf|register[11][2]~q )) # (!\cpu|rf|qa[2]~636_combout  & ((\cpu|rf|register[9][2]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[2]~636_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|register[11][2]~q ),
	.datac(\cpu|rf|register[9][2]~q ),
	.datad(\cpu|rf|qa[2]~636_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[2]~637_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[2]~637 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[2]~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y57_N15
dffeas \cpu|rf|register[1][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[2]~61_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y60_N8
cycloneiv_lcell_comb \cpu|rf|qa[2]~650 (
// Equation(s):
// \cpu|rf|qa[2]~650_combout  = (\cpu|rf|qa[4]~66_combout  & ((\cpu|rf|register[2][2]~q ) # ((\cpu|rf|qa[4]~69_combout )))) # (!\cpu|rf|qa[4]~66_combout  & (((\cpu|rf|register[1][2]~q  & !\cpu|rf|qa[4]~69_combout ))))

	.dataa(\cpu|rf|register[2][2]~q ),
	.datab(\cpu|rf|qa[4]~66_combout ),
	.datac(\cpu|rf|register[1][2]~q ),
	.datad(\cpu|rf|qa[4]~69_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[2]~650_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[2]~650 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qa[2]~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y57_N1
dffeas \cpu|rf|register[5][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[2]~61_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y57_N0
cycloneiv_lcell_comb \cpu|rf|qa[2]~648 (
// Equation(s):
// \cpu|rf|qa[2]~648_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[5][2]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[4][2]~q ))))

	.dataa(\cpu|rf|register[4][2]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[5][2]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[2]~648_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[2]~648 .lut_mask = 16'hFC22;
defparam \cpu|rf|qa[2]~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y57_N23
dffeas \cpu|rf|register[6][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[2]~61_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y57_N25
dffeas \cpu|rf|register[7][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[2]~61_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y57_N22
cycloneiv_lcell_comb \cpu|rf|qa[2]~649 (
// Equation(s):
// \cpu|rf|qa[2]~649_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[2]~648_combout  & ((\cpu|rf|register[7][2]~q ))) # (!\cpu|rf|qa[2]~648_combout  & (\cpu|rf|register[6][2]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|qa[2]~648_combout ))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|qa[2]~648_combout ),
	.datac(\cpu|rf|register[6][2]~q ),
	.datad(\cpu|rf|register[7][2]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qa[2]~649_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[2]~649 .lut_mask = 16'hEC64;
defparam \cpu|rf|qa[2]~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y60_N22
cycloneiv_lcell_comb \cpu|rf|qa[2]~651 (
// Equation(s):
// \cpu|rf|qa[2]~651_combout  = (\cpu|rf|qa[2]~650_combout  & ((\cpu|rf|register[3][2]~q ) # ((!\cpu|rf|qa[4]~69_combout )))) # (!\cpu|rf|qa[2]~650_combout  & (((\cpu|rf|qa[4]~69_combout  & \cpu|rf|qa[2]~649_combout ))))

	.dataa(\cpu|rf|register[3][2]~q ),
	.datab(\cpu|rf|qa[2]~650_combout ),
	.datac(\cpu|rf|qa[4]~69_combout ),
	.datad(\cpu|rf|qa[2]~649_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[2]~651_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[2]~651 .lut_mask = 16'hBC8C;
defparam \cpu|rf|qa[2]~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y58_N7
dffeas \cpu|rf|register[31][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[2]~61_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y58_N20
cycloneiv_lcell_comb \cpu|rf|qa[2]~645 (
// Equation(s):
// \cpu|rf|qa[2]~645_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[23][2]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[19][2]~q )))))

	.dataa(\cpu|rf|register[23][2]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[19][2]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[2]~645_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[2]~645 .lut_mask = 16'hEE30;
defparam \cpu|rf|qa[2]~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y58_N6
cycloneiv_lcell_comb \cpu|rf|qa[2]~646 (
// Equation(s):
// \cpu|rf|qa[2]~646_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[2]~645_combout  & ((\cpu|rf|register[31][2]~q ))) # (!\cpu|rf|qa[2]~645_combout  & (\cpu|rf|register[27][2]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[2]~645_combout ))))

	.dataa(\cpu|rf|register[27][2]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[31][2]~q ),
	.datad(\cpu|rf|qa[2]~645_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[2]~646_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[2]~646 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[2]~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y55_N21
dffeas \cpu|rf|register[18][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[2]~61_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y55_N20
cycloneiv_lcell_comb \cpu|rf|qa[2]~638 (
// Equation(s):
// \cpu|rf|qa[2]~638_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[26][2]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (((\cpu|rf|register[18][2]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|rf|register[26][2]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[18][2]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[2]~638_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[2]~638 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qa[2]~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y55_N6
cycloneiv_lcell_comb \cpu|rf|qa[2]~639 (
// Equation(s):
// \cpu|rf|qa[2]~639_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[2]~638_combout  & ((\cpu|rf|register[30][2]~q ))) # (!\cpu|rf|qa[2]~638_combout  & (\cpu|rf|register[22][2]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[2]~638_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[22][2]~q ),
	.datac(\cpu|rf|register[30][2]~q ),
	.datad(\cpu|rf|qa[2]~638_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[2]~639_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[2]~639 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[2]~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y57_N19
dffeas \cpu|rf|register[28][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[2]~61_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][2] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y57_N28
cycloneiv_lcell_comb \cpu|rf|qa[2]~642 (
// Equation(s):
// \cpu|rf|qa[2]~642_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[24][2]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[16][2]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[24][2]~q ),
	.datac(\cpu|rf|register[16][2]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[2]~642_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[2]~642 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[2]~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y57_N18
cycloneiv_lcell_comb \cpu|rf|qa[2]~643 (
// Equation(s):
// \cpu|rf|qa[2]~643_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[2]~642_combout  & ((\cpu|rf|register[28][2]~q ))) # (!\cpu|rf|qa[2]~642_combout  & (\cpu|rf|register[20][2]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[2]~642_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[20][2]~q ),
	.datac(\cpu|rf|register[28][2]~q ),
	.datad(\cpu|rf|qa[2]~642_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[2]~643_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[2]~643 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[2]~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y61_N26
cycloneiv_lcell_comb \cpu|rf|qa[2]~640 (
// Equation(s):
// \cpu|rf|qa[2]~640_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\imem|irom|altsyncram_component|auto_generated|q_a [24]) # ((\cpu|rf|register[21][2]~q )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[17][2]~q )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[17][2]~q ),
	.datad(\cpu|rf|register[21][2]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qa[2]~640_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[2]~640 .lut_mask = 16'hBA98;
defparam \cpu|rf|qa[2]~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y61_N20
cycloneiv_lcell_comb \cpu|rf|qa[2]~641 (
// Equation(s):
// \cpu|rf|qa[2]~641_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[2]~640_combout  & ((\cpu|rf|register[29][2]~q ))) # (!\cpu|rf|qa[2]~640_combout  & (\cpu|rf|register[25][2]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[2]~640_combout ))))

	.dataa(\cpu|rf|register[25][2]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[29][2]~q ),
	.datad(\cpu|rf|qa[2]~640_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[2]~641_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[2]~641 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[2]~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y60_N18
cycloneiv_lcell_comb \cpu|rf|qa[2]~644 (
// Equation(s):
// \cpu|rf|qa[2]~644_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\imem|irom|altsyncram_component|auto_generated|q_a [22]) # ((\cpu|rf|qa[2]~641_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|qa[2]~643_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|qa[2]~643_combout ),
	.datad(\cpu|rf|qa[2]~641_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[2]~644_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[2]~644 .lut_mask = 16'hBA98;
defparam \cpu|rf|qa[2]~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y60_N20
cycloneiv_lcell_comb \cpu|rf|qa[2]~647 (
// Equation(s):
// \cpu|rf|qa[2]~647_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[2]~644_combout  & (\cpu|rf|qa[2]~646_combout )) # (!\cpu|rf|qa[2]~644_combout  & ((\cpu|rf|qa[2]~639_combout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[2]~644_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|qa[2]~646_combout ),
	.datac(\cpu|rf|qa[2]~639_combout ),
	.datad(\cpu|rf|qa[2]~644_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[2]~647_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[2]~647 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[2]~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y60_N24
cycloneiv_lcell_comb \cpu|rf|qa[2]~652 (
// Equation(s):
// \cpu|rf|qa[2]~652_combout  = (\cpu|rf|qa[4]~65_combout  & (\cpu|rf|qa[4]~62_combout )) # (!\cpu|rf|qa[4]~65_combout  & ((\cpu|rf|qa[4]~62_combout  & ((\cpu|rf|qa[2]~647_combout ))) # (!\cpu|rf|qa[4]~62_combout  & (\cpu|rf|qa[2]~651_combout ))))

	.dataa(\cpu|rf|qa[4]~65_combout ),
	.datab(\cpu|rf|qa[4]~62_combout ),
	.datac(\cpu|rf|qa[2]~651_combout ),
	.datad(\cpu|rf|qa[2]~647_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[2]~652_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[2]~652 .lut_mask = 16'hDC98;
defparam \cpu|rf|qa[2]~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y60_N2
cycloneiv_lcell_comb \cpu|rf|qa[2]~655 (
// Equation(s):
// \cpu|rf|qa[2]~655_combout  = (\cpu|rf|qa[4]~65_combout  & ((\cpu|rf|qa[2]~652_combout  & (\cpu|rf|qa[2]~654_combout )) # (!\cpu|rf|qa[2]~652_combout  & ((\cpu|rf|qa[2]~637_combout ))))) # (!\cpu|rf|qa[4]~65_combout  & (((\cpu|rf|qa[2]~652_combout ))))

	.dataa(\cpu|rf|qa[2]~654_combout ),
	.datab(\cpu|rf|qa[2]~637_combout ),
	.datac(\cpu|rf|qa[4]~65_combout ),
	.datad(\cpu|rf|qa[2]~652_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[2]~655_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[2]~655 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qa[2]~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y60_N28
cycloneiv_lcell_comb \cpu|alu_a|y[2]~3 (
// Equation(s):
// \cpu|alu_a|y[2]~3_combout  = (\cpu|cu|shift~0_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [8])) # (!\cpu|cu|shift~0_combout  & (((!\cpu|rf|Equal0~1_combout  & \cpu|rf|qa[2]~655_combout ))))

	.dataa(\cpu|cu|shift~0_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [8]),
	.datac(\cpu|rf|Equal0~1_combout ),
	.datad(\cpu|rf|qa[2]~655_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[2]~3 .lut_mask = 16'h8D88;
defparam \cpu|alu_a|y[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y58_N30
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~86 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~86_combout  = (\cpu|alu_a|y[2]~3_combout  & ((\cpu|al_unit|ShiftRight0~6_combout ) # ((\cpu|al_unit|ShiftLeft0~18_combout  & \cpu|al_unit|ShiftRight1~51_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datab(\cpu|al_unit|ShiftRight0~6_combout ),
	.datac(\cpu|alu_a|y[2]~3_combout ),
	.datad(\cpu|al_unit|ShiftRight1~51_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~86_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~86 .lut_mask = 16'hE0C0;
defparam \cpu|al_unit|ShiftRight0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y57_N26
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~44 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~44_combout  = (!\cpu|alu_a|y[1]~4_combout  & ((\cpu|alu_a|y[0]~1_combout  & ((\cpu|alu_b|y[16]~17_combout ))) # (!\cpu|alu_a|y[0]~1_combout  & (\cpu|alu_b|y[15]~2_combout ))))

	.dataa(\cpu|alu_a|y[0]~1_combout ),
	.datab(\cpu|alu_a|y[1]~4_combout ),
	.datac(\cpu|alu_b|y[15]~2_combout ),
	.datad(\cpu|alu_b|y[16]~17_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~44 .lut_mask = 16'h3210;
defparam \cpu|al_unit|ShiftRight1~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y57_N24
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~45 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~45_combout  = (\cpu|al_unit|ShiftLeft0~18_combout  & ((\cpu|alu_a|y[0]~1_combout  & (\cpu|rf|qb[18]~706_combout )) # (!\cpu|alu_a|y[0]~1_combout  & ((\cpu|rf|qb[17]~646_combout )))))

	.dataa(\cpu|rf|qb[18]~706_combout ),
	.datab(\cpu|alu_a|y[0]~1_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datad(\cpu|rf|qb[17]~646_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~45 .lut_mask = 16'hB080;
defparam \cpu|al_unit|ShiftRight1~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y57_N14
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~46 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~46_combout  = (\cpu|al_unit|ShiftRight1~44_combout ) # ((\cpu|alu_a|y[1]~4_combout  & ((\cpu|al_unit|ShiftRight0~6_combout ) # (\cpu|al_unit|ShiftRight1~45_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~6_combout ),
	.datab(\cpu|alu_a|y[1]~4_combout ),
	.datac(\cpu|al_unit|ShiftRight1~44_combout ),
	.datad(\cpu|al_unit|ShiftRight1~45_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~46 .lut_mask = 16'hFCF8;
defparam \cpu|al_unit|ShiftRight1~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y58_N4
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~87 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~87_combout  = (\cpu|al_unit|ShiftRight0~86_combout ) # ((!\cpu|alu_a|y[2]~3_combout  & \cpu|al_unit|ShiftRight1~46_combout ))

	.dataa(\cpu|alu_a|y[2]~3_combout ),
	.datab(\cpu|al_unit|ShiftRight0~86_combout ),
	.datac(gnd),
	.datad(\cpu|al_unit|ShiftRight1~46_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~87_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~87 .lut_mask = 16'hDDCC;
defparam \cpu|al_unit|ShiftRight0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y61_N6
cycloneiv_lcell_comb \cpu|al_unit|s~49 (
// Equation(s):
// \cpu|al_unit|s~49_combout  = (\cpu|alu_b|y[7]~6_combout ) # ((\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[7]~115_combout ))

	.dataa(gnd),
	.datab(\cpu|alu_b|y[7]~6_combout ),
	.datac(\cpu|alu_a|y[0]~0_combout ),
	.datad(\cpu|rf|qa[7]~115_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~49 .lut_mask = 16'hFCCC;
defparam \cpu|al_unit|s~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y58_N26
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~65 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~65_combout  = (!\cpu|alu_a|y[3]~5_combout  & ((\cpu|alu_a|y[2]~3_combout  & ((\cpu|al_unit|ShiftRight1~50_combout ))) # (!\cpu|alu_a|y[2]~3_combout  & (\cpu|al_unit|ShiftRight1~48_combout ))))

	.dataa(\cpu|alu_a|y[2]~3_combout ),
	.datab(\cpu|al_unit|ShiftRight1~48_combout ),
	.datac(\cpu|al_unit|ShiftRight1~50_combout ),
	.datad(\cpu|alu_a|y[3]~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~65_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~65 .lut_mask = 16'h00E4;
defparam \cpu|al_unit|ShiftRight1~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y60_N24
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~54 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~54_combout  = (\cpu|rf|qb[31]~85_combout  & \cpu|alu_a|y[3]~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|rf|qb[31]~85_combout ),
	.datad(\cpu|alu_a|y[3]~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~54 .lut_mask = 16'hF000;
defparam \cpu|al_unit|ShiftRight1~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y58_N28
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~66 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~66_combout  = (\cpu|al_unit|ShiftRight0~6_combout ) # ((\cpu|al_unit|ShiftLeft0~18_combout  & ((\cpu|al_unit|ShiftRight1~65_combout ) # (\cpu|al_unit|ShiftRight1~54_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datab(\cpu|al_unit|ShiftRight0~6_combout ),
	.datac(\cpu|al_unit|ShiftRight1~65_combout ),
	.datad(\cpu|al_unit|ShiftRight1~54_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~66_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~66 .lut_mask = 16'hEEEC;
defparam \cpu|al_unit|ShiftRight1~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y58_N14
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~39 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~39_combout  = (!\cpu|alu_a|y[3]~5_combout  & ((\cpu|alu_a|y[2]~3_combout  & ((\cpu|al_unit|ShiftLeft0~36_combout ))) # (!\cpu|alu_a|y[2]~3_combout  & (\cpu|al_unit|ShiftLeft0~38_combout ))))

	.dataa(\cpu|alu_a|y[2]~3_combout ),
	.datab(\cpu|alu_a|y[3]~5_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~38_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~36_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~39 .lut_mask = 16'h3210;
defparam \cpu|al_unit|ShiftLeft0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y58_N18
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~85 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~85_combout  = (\cpu|alu_a|y[3]~5_combout  & (((\cpu|alu_b|y[31]~0_combout  & !\cpu|al_unit|ShiftLeft0~14_combout )))) # (!\cpu|alu_a|y[3]~5_combout  & (\cpu|al_unit|ShiftRight0~84_combout ))

	.dataa(\cpu|al_unit|ShiftRight0~84_combout ),
	.datab(\cpu|alu_b|y[31]~0_combout ),
	.datac(\cpu|alu_a|y[3]~5_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~14_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~85_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~85 .lut_mask = 16'h0ACA;
defparam \cpu|al_unit|ShiftRight0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y58_N4
cycloneiv_lcell_comb \cpu|al_unit|Mux24~2 (
// Equation(s):
// \cpu|al_unit|Mux24~2_combout  = (\cpu|al_unit|ShiftRight0~85_combout  & !\cpu|al_unit|Mux29~7_combout )

	.dataa(gnd),
	.datab(\cpu|al_unit|ShiftRight0~85_combout ),
	.datac(gnd),
	.datad(\cpu|al_unit|Mux29~7_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux24~2 .lut_mask = 16'h00CC;
defparam \cpu|al_unit|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y58_N2
cycloneiv_lcell_comb \cpu|al_unit|Mux24~3 (
// Equation(s):
// \cpu|al_unit|Mux24~3_combout  = (\cpu|al_unit|Mux29~5_combout  & (!\cpu|al_unit|Mux29~0_combout  & (\cpu|al_unit|Mux24~2_combout ))) # (!\cpu|al_unit|Mux29~5_combout  & ((\cpu|al_unit|Mux29~0_combout ) # ((\cpu|al_unit|Add0~36_combout ))))

	.dataa(\cpu|al_unit|Mux29~5_combout ),
	.datab(\cpu|al_unit|Mux29~0_combout ),
	.datac(\cpu|al_unit|Mux24~2_combout ),
	.datad(\cpu|al_unit|Add0~36_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux24~3 .lut_mask = 16'h7564;
defparam \cpu|al_unit|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y58_N28
cycloneiv_lcell_comb \cpu|al_unit|Mux24~4 (
// Equation(s):
// \cpu|al_unit|Mux24~4_combout  = (\cpu|al_unit|Mux29~6_combout  & ((\cpu|al_unit|Mux24~3_combout  & (\cpu|al_unit|Mux24~9_combout )) # (!\cpu|al_unit|Mux24~3_combout  & ((\cpu|al_unit|ShiftLeft0~39_combout ))))) # (!\cpu|al_unit|Mux29~6_combout  & 
// (((\cpu|al_unit|Mux24~3_combout ))))

	.dataa(\cpu|al_unit|Mux24~9_combout ),
	.datab(\cpu|al_unit|Mux29~6_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~39_combout ),
	.datad(\cpu|al_unit|Mux24~3_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux24~4 .lut_mask = 16'hBBC0;
defparam \cpu|al_unit|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y58_N6
cycloneiv_lcell_comb \cpu|al_unit|Mux24~5 (
// Equation(s):
// \cpu|al_unit|Mux24~5_combout  = (\cpu|al_unit|Mux29~1_combout  & ((\cpu|al_unit|Mux24~9_combout ) # ((\cpu|al_unit|Mux29~12_combout )))) # (!\cpu|al_unit|Mux29~1_combout  & (((!\cpu|al_unit|Mux29~12_combout  & \cpu|al_unit|Mux24~4_combout ))))

	.dataa(\cpu|al_unit|Mux24~9_combout ),
	.datab(\cpu|al_unit|Mux29~1_combout ),
	.datac(\cpu|al_unit|Mux29~12_combout ),
	.datad(\cpu|al_unit|Mux24~4_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux24~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux24~5 .lut_mask = 16'hCBC8;
defparam \cpu|al_unit|Mux24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y58_N12
cycloneiv_lcell_comb \cpu|al_unit|Mux24~6 (
// Equation(s):
// \cpu|al_unit|Mux24~6_combout  = (\cpu|al_unit|Mux29~12_combout  & ((\cpu|al_unit|Mux24~5_combout  & (\cpu|al_unit|s~49_combout )) # (!\cpu|al_unit|Mux24~5_combout  & ((\cpu|al_unit|ShiftRight1~66_combout ))))) # (!\cpu|al_unit|Mux29~12_combout  & 
// (((\cpu|al_unit|Mux24~5_combout ))))

	.dataa(\cpu|al_unit|Mux29~12_combout ),
	.datab(\cpu|al_unit|s~49_combout ),
	.datac(\cpu|al_unit|ShiftRight1~66_combout ),
	.datad(\cpu|al_unit|Mux24~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux24~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux24~6 .lut_mask = 16'hDDA0;
defparam \cpu|al_unit|Mux24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y58_N0
cycloneiv_lcell_comb \cpu|al_unit|Mux24~8 (
// Equation(s):
// \cpu|al_unit|Mux24~8_combout  = (\cpu|al_unit|Mux24~7_combout  & (((\cpu|al_unit|ShiftRight0~87_combout )) # (!\cpu|al_unit|Mux26~1_combout ))) # (!\cpu|al_unit|Mux24~7_combout  & (\cpu|al_unit|Mux26~1_combout  & ((\cpu|al_unit|Mux24~6_combout ))))

	.dataa(\cpu|al_unit|Mux24~7_combout ),
	.datab(\cpu|al_unit|Mux26~1_combout ),
	.datac(\cpu|al_unit|ShiftRight0~87_combout ),
	.datad(\cpu|al_unit|Mux24~6_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux24~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux24~8 .lut_mask = 16'hE6A2;
defparam \cpu|al_unit|Mux24~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X106_Y0_N15
cycloneiv_io_ibuf \in_port0[4]~input (
	.i(in_port0[4]),
	.ibar(gnd),
	.o(\in_port0[4]~input_o ));
// synopsys translate_off
defparam \in_port0[4]~input .bus_hold = "false";
defparam \in_port0[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X106_Y55_N12
cycloneiv_lcell_comb \dmem|io_input_reg|in_reg0[4]~feeder (
// Equation(s):
// \dmem|io_input_reg|in_reg0[4]~feeder_combout  = \in_port0[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in_port0[4]~input_o ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|in_reg0[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg0[4]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_input_reg|in_reg0[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y55_N13
dffeas \dmem|io_input_reg|in_reg0[4] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_input_reg|in_reg0[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg0[4] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg0[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X111_Y0_N15
cycloneiv_io_ibuf \in_port1[4]~input (
	.i(in_port1[4]),
	.ibar(gnd),
	.o(\in_port1[4]~input_o ));
// synopsys translate_off
defparam \in_port1[4]~input .bus_hold = "false";
defparam \in_port1[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X106_Y55_N11
dffeas \dmem|io_input_reg|in_reg1[4] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\in_port1[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg1[4] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y55_N10
cycloneiv_lcell_comb \dmem|io_input_reg|io_imput_mux2x32|Selector27~0 (
// Equation(s):
// \dmem|io_input_reg|io_imput_mux2x32|Selector27~0_combout  = (\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout  & ((\dmem|io_input_reg|in_reg0 [4]) # ((\dmem|io_input_reg|in_reg1 [4] & \dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout )))) # 
// (!\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout  & (((\dmem|io_input_reg|in_reg1 [4] & \dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout ))))

	.dataa(\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout ),
	.datab(\dmem|io_input_reg|in_reg0 [4]),
	.datac(\dmem|io_input_reg|in_reg1 [4]),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_imput_mux2x32|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector27~0 .lut_mask = 16'hF888;
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y55_N10
cycloneiv_lcell_comb \dmem|io_data_mux|y[4]~4 (
// Equation(s):
// \dmem|io_data_mux|y[4]~4_combout  = (\cpu|al_unit|Mux24~8_combout  & ((\dmem|io_input_reg|io_imput_mux2x32|Selector27~0_combout ))) # (!\cpu|al_unit|Mux24~8_combout  & (\dmem|dram|altsyncram_component|auto_generated|q_a [4]))

	.dataa(gnd),
	.datab(\cpu|al_unit|Mux24~8_combout ),
	.datac(\dmem|dram|altsyncram_component|auto_generated|q_a [4]),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Selector27~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[4]~4 .lut_mask = 16'hFC30;
defparam \dmem|io_data_mux|y[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y57_N6
cycloneiv_lcell_comb \cpu|link|y[4]~59 (
// Equation(s):
// \cpu|link|y[4]~59_combout  = (\cpu|link|y[4]~58_combout ) # ((\cpu|link|y[5]~2_combout  & \dmem|io_data_mux|y[4]~4_combout ))

	.dataa(\cpu|link|y[4]~58_combout ),
	.datab(\cpu|link|y[5]~2_combout ),
	.datac(\dmem|io_data_mux|y[4]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|link|y[4]~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[4]~59 .lut_mask = 16'hEAEA;
defparam \cpu|link|y[4]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y60_N23
dffeas \cpu|rf|register[30][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[4]~59_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y64_N14
cycloneiv_lcell_comb \cpu|rf|register[26][4]~feeder (
// Equation(s):
// \cpu|rf|register[26][4]~feeder_combout  = \cpu|link|y[4]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[4]~59_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[26][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[26][4]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[26][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y64_N15
dffeas \cpu|rf|register[26][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[26][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y61_N28
cycloneiv_lcell_comb \cpu|rf|qb[4]~246 (
// Equation(s):
// \cpu|rf|qb[4]~246_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[26][4]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[18][4]~q ))))

	.dataa(\cpu|rf|register[18][4]~q ),
	.datab(\cpu|rf|register[26][4]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[4]~246_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[4]~246 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qb[4]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y61_N14
cycloneiv_lcell_comb \cpu|rf|qb[4]~247 (
// Equation(s):
// \cpu|rf|qb[4]~247_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[4]~246_combout  & ((\cpu|rf|register[30][4]~q ))) # (!\cpu|rf|qb[4]~246_combout  & (\cpu|rf|register[22][4]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[4]~246_combout ))))

	.dataa(\cpu|rf|register[22][4]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[30][4]~q ),
	.datad(\cpu|rf|qb[4]~246_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[4]~247_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[4]~247 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[4]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y56_N6
cycloneiv_lcell_comb \cpu|rf|register[28][4]~feeder (
// Equation(s):
// \cpu|rf|register[28][4]~feeder_combout  = \cpu|link|y[4]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[4]~59_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[28][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[28][4]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[28][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y56_N7
dffeas \cpu|rf|register[28][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[28][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y60_N13
dffeas \cpu|rf|register[24][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[4]~59_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y60_N12
cycloneiv_lcell_comb \cpu|rf|qb[4]~250 (
// Equation(s):
// \cpu|rf|qb[4]~250_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[24][4]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[16][4]~q ))))

	.dataa(\cpu|rf|register[16][4]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[24][4]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[4]~250_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[4]~250 .lut_mask = 16'hFC22;
defparam \cpu|rf|qb[4]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y58_N28
cycloneiv_lcell_comb \cpu|rf|qb[4]~251 (
// Equation(s):
// \cpu|rf|qb[4]~251_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[4]~250_combout  & ((\cpu|rf|register[28][4]~q ))) # (!\cpu|rf|qb[4]~250_combout  & (\cpu|rf|register[20][4]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[4]~250_combout ))))

	.dataa(\cpu|rf|register[20][4]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[28][4]~q ),
	.datad(\cpu|rf|qb[4]~250_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[4]~251_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[4]~251 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[4]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y56_N26
cycloneiv_lcell_comb \cpu|rf|register[29][4]~feeder (
// Equation(s):
// \cpu|rf|register[29][4]~feeder_combout  = \cpu|link|y[4]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[4]~59_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[29][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[29][4]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[29][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y56_N27
dffeas \cpu|rf|register[29][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[29][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y61_N1
dffeas \cpu|rf|register[21][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[4]~59_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y61_N0
cycloneiv_lcell_comb \cpu|rf|qb[4]~248 (
// Equation(s):
// \cpu|rf|qb[4]~248_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|register[21][4]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|rf|register[17][4]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|register[17][4]~q ),
	.datab(\cpu|rf|register[21][4]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[4]~248_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[4]~248 .lut_mask = 16'hF0CA;
defparam \cpu|rf|qb[4]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y61_N30
cycloneiv_lcell_comb \cpu|rf|qb[4]~249 (
// Equation(s):
// \cpu|rf|qb[4]~249_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[4]~248_combout  & ((\cpu|rf|register[29][4]~q ))) # (!\cpu|rf|qb[4]~248_combout  & (\cpu|rf|register[25][4]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[4]~248_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[25][4]~q ),
	.datac(\cpu|rf|register[29][4]~q ),
	.datad(\cpu|rf|qb[4]~248_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[4]~249_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[4]~249 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[4]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y57_N30
cycloneiv_lcell_comb \cpu|rf|qb[4]~252 (
// Equation(s):
// \cpu|rf|qb[4]~252_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\imem|irom|altsyncram_component|auto_generated|q_a [16])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[4]~249_combout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|qb[4]~251_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|qb[4]~251_combout ),
	.datad(\cpu|rf|qb[4]~249_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[4]~252_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[4]~252 .lut_mask = 16'hDC98;
defparam \cpu|rf|qb[4]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y65_N18
cycloneiv_lcell_comb \cpu|rf|qb[4]~253 (
// Equation(s):
// \cpu|rf|qb[4]~253_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[23][4]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[19][4]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[19][4]~q ),
	.datac(\cpu|rf|register[23][4]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[4]~253_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[4]~253 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[4]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y65_N4
cycloneiv_lcell_comb \cpu|rf|qb[4]~254 (
// Equation(s):
// \cpu|rf|qb[4]~254_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[4]~253_combout  & (\cpu|rf|register[31][4]~q )) # (!\cpu|rf|qb[4]~253_combout  & ((\cpu|rf|register[27][4]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[4]~253_combout ))))

	.dataa(\cpu|rf|register[31][4]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[27][4]~q ),
	.datad(\cpu|rf|qb[4]~253_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[4]~254_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[4]~254 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[4]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y57_N24
cycloneiv_lcell_comb \cpu|rf|qb[4]~255 (
// Equation(s):
// \cpu|rf|qb[4]~255_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[4]~252_combout  & ((\cpu|rf|qb[4]~254_combout ))) # (!\cpu|rf|qb[4]~252_combout  & (\cpu|rf|qb[4]~247_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[4]~252_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|qb[4]~247_combout ),
	.datac(\cpu|rf|qb[4]~252_combout ),
	.datad(\cpu|rf|qb[4]~254_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[4]~255_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[4]~255 .lut_mask = 16'hF858;
defparam \cpu|rf|qb[4]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y59_N2
cycloneiv_lcell_comb \cpu|rf|qb[4]~256 (
// Equation(s):
// \cpu|rf|qb[4]~256_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[10][4]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (((\cpu|rf|register[8][4]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[10][4]~q ),
	.datac(\cpu|rf|register[8][4]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[4]~256_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[4]~256 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qb[4]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y59_N8
cycloneiv_lcell_comb \cpu|rf|qb[4]~257 (
// Equation(s):
// \cpu|rf|qb[4]~257_combout  = (\cpu|rf|qb[4]~256_combout  & (((\cpu|rf|register[11][4]~q ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\cpu|rf|qb[4]~256_combout  & (\cpu|rf|register[9][4]~q  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|register[9][4]~q ),
	.datab(\cpu|rf|qb[4]~256_combout ),
	.datac(\cpu|rf|register[11][4]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[4]~257_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[4]~257 .lut_mask = 16'hE2CC;
defparam \cpu|rf|qb[4]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y57_N29
dffeas \cpu|rf|register[3][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[4]~59_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y57_N17
dffeas \cpu|rf|register[7][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[4]~59_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y60_N5
dffeas \cpu|rf|register[5][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[4]~59_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y57_N18
cycloneiv_lcell_comb \cpu|rf|qb[4]~258 (
// Equation(s):
// \cpu|rf|qb[4]~258_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[5][4]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[4][4]~q ))))

	.dataa(\cpu|rf|register[4][4]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|register[5][4]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[4]~258_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[4]~258 .lut_mask = 16'hFC22;
defparam \cpu|rf|qb[4]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y57_N16
cycloneiv_lcell_comb \cpu|rf|qb[4]~259 (
// Equation(s):
// \cpu|rf|qb[4]~259_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[4]~258_combout  & ((\cpu|rf|register[7][4]~q ))) # (!\cpu|rf|qb[4]~258_combout  & (\cpu|rf|register[6][4]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[4]~258_combout ))))

	.dataa(\cpu|rf|register[6][4]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|register[7][4]~q ),
	.datad(\cpu|rf|qb[4]~258_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[4]~259_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[4]~259 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[4]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y57_N30
cycloneiv_lcell_comb \cpu|rf|register[1][4]~feeder (
// Equation(s):
// \cpu|rf|register[1][4]~feeder_combout  = \cpu|link|y[4]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[4]~59_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[1][4]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y57_N31
dffeas \cpu|rf|register[1][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][4] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y57_N12
cycloneiv_lcell_comb \cpu|rf|qb[4]~260 (
// Equation(s):
// \cpu|rf|qb[4]~260_combout  = (\cpu|rf|qb[2]~79_combout  & (((\cpu|rf|qb[2]~76_combout )))) # (!\cpu|rf|qb[2]~79_combout  & ((\cpu|rf|qb[2]~76_combout  & (\cpu|rf|register[2][4]~q )) # (!\cpu|rf|qb[2]~76_combout  & ((\cpu|rf|register[1][4]~q )))))

	.dataa(\cpu|rf|register[2][4]~q ),
	.datab(\cpu|rf|register[1][4]~q ),
	.datac(\cpu|rf|qb[2]~79_combout ),
	.datad(\cpu|rf|qb[2]~76_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[4]~260_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[4]~260 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qb[4]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y57_N10
cycloneiv_lcell_comb \cpu|rf|qb[4]~261 (
// Equation(s):
// \cpu|rf|qb[4]~261_combout  = (\cpu|rf|qb[2]~79_combout  & ((\cpu|rf|qb[4]~260_combout  & (\cpu|rf|register[3][4]~q )) # (!\cpu|rf|qb[4]~260_combout  & ((\cpu|rf|qb[4]~259_combout ))))) # (!\cpu|rf|qb[2]~79_combout  & (((\cpu|rf|qb[4]~260_combout ))))

	.dataa(\cpu|rf|qb[2]~79_combout ),
	.datab(\cpu|rf|register[3][4]~q ),
	.datac(\cpu|rf|qb[4]~259_combout ),
	.datad(\cpu|rf|qb[4]~260_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[4]~261_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[4]~261 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[4]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y57_N26
cycloneiv_lcell_comb \cpu|rf|qb[4]~262 (
// Equation(s):
// \cpu|rf|qb[4]~262_combout  = (\cpu|rf|qb[2]~64_combout  & ((\cpu|rf|qb[2]~75_combout ) # ((\cpu|rf|qb[4]~257_combout )))) # (!\cpu|rf|qb[2]~64_combout  & (!\cpu|rf|qb[2]~75_combout  & ((\cpu|rf|qb[4]~261_combout ))))

	.dataa(\cpu|rf|qb[2]~64_combout ),
	.datab(\cpu|rf|qb[2]~75_combout ),
	.datac(\cpu|rf|qb[4]~257_combout ),
	.datad(\cpu|rf|qb[4]~261_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[4]~262_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[4]~262 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qb[4]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y57_N14
cycloneiv_lcell_comb \cpu|rf|qb[4]~265 (
// Equation(s):
// \cpu|rf|qb[4]~265_combout  = (\cpu|rf|qb[2]~75_combout  & ((\cpu|rf|qb[4]~262_combout  & (\cpu|rf|qb[4]~264_combout )) # (!\cpu|rf|qb[4]~262_combout  & ((\cpu|rf|qb[4]~255_combout ))))) # (!\cpu|rf|qb[2]~75_combout  & (((\cpu|rf|qb[4]~262_combout ))))

	.dataa(\cpu|rf|qb[4]~264_combout ),
	.datab(\cpu|rf|qb[2]~75_combout ),
	.datac(\cpu|rf|qb[4]~255_combout ),
	.datad(\cpu|rf|qb[4]~262_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[4]~265_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[4]~265 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[4]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y57_N24
cycloneiv_lcell_comb \cpu|alu_b|y[4]~9 (
// Equation(s):
// \cpu|alu_b|y[4]~9_combout  = (\cpu|cu|aluimm~2_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [4])) # (!\cpu|cu|aluimm~2_combout  & (((!\cpu|rf|Equal1~1_combout  & \cpu|rf|qb[4]~265_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [4]),
	.datab(\cpu|rf|Equal1~1_combout ),
	.datac(\cpu|rf|qb[4]~265_combout ),
	.datad(\cpu|cu|aluimm~2_combout ),
	.cin(gnd),
	.combout(\cpu|alu_b|y[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_b|y[4]~9 .lut_mask = 16'hAA30;
defparam \cpu|alu_b|y[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y57_N2
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~9 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~9_combout  = (\cpu|alu_a|y[0]~1_combout  & ((\cpu|alu_b|y[5]~8_combout ))) # (!\cpu|alu_a|y[0]~1_combout  & (\cpu|alu_b|y[4]~9_combout ))

	.dataa(\cpu|alu_a|y[0]~1_combout ),
	.datab(gnd),
	.datac(\cpu|alu_b|y[4]~9_combout ),
	.datad(\cpu|alu_b|y[5]~8_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~9 .lut_mask = 16'hFA50;
defparam \cpu|al_unit|ShiftRight1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y57_N16
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~11 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~11_combout  = (\cpu|alu_a|y[0]~1_combout  & ((\cpu|alu_b|y[3]~14_combout ))) # (!\cpu|alu_a|y[0]~1_combout  & (\cpu|alu_b|y[2]~15_combout ))

	.dataa(gnd),
	.datab(\cpu|alu_a|y[0]~1_combout ),
	.datac(\cpu|alu_b|y[2]~15_combout ),
	.datad(\cpu|alu_b|y[3]~14_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~11 .lut_mask = 16'hFC30;
defparam \cpu|al_unit|ShiftRight1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y57_N10
cycloneiv_lcell_comb \cpu|al_unit|Mux29~3 (
// Equation(s):
// \cpu|al_unit|Mux29~3_combout  = (\cpu|al_unit|Mux29~2_combout  & (!\cpu|al_unit|ShiftLeft0~19_combout )) # (!\cpu|al_unit|Mux29~2_combout  & ((\cpu|al_unit|ShiftLeft0~19_combout  & ((\cpu|al_unit|ShiftRight1~11_combout ))) # 
// (!\cpu|al_unit|ShiftLeft0~19_combout  & (\cpu|al_unit|ShiftRight1~27_combout ))))

	.dataa(\cpu|al_unit|Mux29~2_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~19_combout ),
	.datac(\cpu|al_unit|ShiftRight1~27_combout ),
	.datad(\cpu|al_unit|ShiftRight1~11_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux29~3 .lut_mask = 16'h7632;
defparam \cpu|al_unit|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y58_N26
cycloneiv_lcell_comb \cpu|al_unit|Mux29~4 (
// Equation(s):
// \cpu|al_unit|Mux29~4_combout  = (\cpu|al_unit|Mux29~2_combout  & ((\cpu|al_unit|Mux29~3_combout  & ((\cpu|al_unit|ShiftRight0~52_combout ))) # (!\cpu|al_unit|Mux29~3_combout  & (\cpu|al_unit|ShiftRight1~9_combout )))) # (!\cpu|al_unit|Mux29~2_combout  & 
// (((\cpu|al_unit|Mux29~3_combout ))))

	.dataa(\cpu|al_unit|Mux29~2_combout ),
	.datab(\cpu|al_unit|ShiftRight1~9_combout ),
	.datac(\cpu|al_unit|Mux29~3_combout ),
	.datad(\cpu|al_unit|ShiftRight0~52_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux29~4 .lut_mask = 16'hF858;
defparam \cpu|al_unit|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y60_N2
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~38 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~38_combout  = (!\cpu|alu_a|y[3]~5_combout  & ((\cpu|alu_a|y[2]~3_combout  & (\cpu|al_unit|ShiftRight1~36_combout )) # (!\cpu|alu_a|y[2]~3_combout  & ((\cpu|al_unit|ShiftRight1~37_combout )))))

	.dataa(\cpu|alu_a|y[3]~5_combout ),
	.datab(\cpu|alu_a|y[2]~3_combout ),
	.datac(\cpu|al_unit|ShiftRight1~36_combout ),
	.datad(\cpu|al_unit|ShiftRight1~37_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~38 .lut_mask = 16'h5140;
defparam \cpu|al_unit|ShiftRight1~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y60_N26
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~41 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~41_combout  = (\cpu|al_unit|ShiftLeft0~18_combout  & ((\cpu|al_unit|ShiftRight1~38_combout ) # ((\cpu|alu_a|y[3]~5_combout  & \cpu|al_unit|ShiftRight1~40_combout ))))

	.dataa(\cpu|alu_a|y[3]~5_combout ),
	.datab(\cpu|al_unit|ShiftRight1~40_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datad(\cpu|al_unit|ShiftRight1~38_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~41 .lut_mask = 16'hF080;
defparam \cpu|al_unit|ShiftRight1~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y58_N22
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~42 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~42_combout  = (\cpu|al_unit|ShiftRight0~6_combout ) # (\cpu|al_unit|ShiftRight1~41_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|al_unit|ShiftRight0~6_combout ),
	.datad(\cpu|al_unit|ShiftRight1~41_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~42 .lut_mask = 16'hFFF0;
defparam \cpu|al_unit|ShiftRight1~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y58_N26
cycloneiv_lcell_comb \cpu|al_unit|Mux29~8 (
// Equation(s):
// \cpu|al_unit|Mux29~8_combout  = (\cpu|al_unit|Mux29~0_combout ) # ((\cpu|al_unit|Mux29~5_combout  & ((\cpu|al_unit|Mux29~7_combout ))) # (!\cpu|al_unit|Mux29~5_combout  & (\cpu|al_unit|Add0~21_combout )))

	.dataa(\cpu|al_unit|Mux29~5_combout ),
	.datab(\cpu|al_unit|Add0~21_combout ),
	.datac(\cpu|al_unit|Mux29~0_combout ),
	.datad(\cpu|al_unit|Mux29~7_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux29~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux29~8 .lut_mask = 16'hFEF4;
defparam \cpu|al_unit|Mux29~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y58_N8
cycloneiv_lcell_comb \cpu|al_unit|Mux29~9 (
// Equation(s):
// \cpu|al_unit|Mux29~9_combout  = (\cpu|al_unit|Mux29~5_combout  & (\cpu|al_unit|ShiftRight0~57_combout  & !\cpu|al_unit|Mux29~8_combout )) # (!\cpu|al_unit|Mux29~5_combout  & ((\cpu|al_unit|Mux29~8_combout )))

	.dataa(gnd),
	.datab(\cpu|al_unit|Mux29~5_combout ),
	.datac(\cpu|al_unit|ShiftRight0~57_combout ),
	.datad(\cpu|al_unit|Mux29~8_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux29~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux29~9 .lut_mask = 16'h33C0;
defparam \cpu|al_unit|Mux29~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y58_N18
cycloneiv_lcell_comb \cpu|al_unit|Mux29~10 (
// Equation(s):
// \cpu|al_unit|Mux29~10_combout  = (\cpu|al_unit|Mux29~9_combout  & (\cpu|alu_b|y[2]~15_combout  $ ((\cpu|alu_a|y[2]~3_combout )))) # (!\cpu|al_unit|Mux29~9_combout  & (((\cpu|al_unit|ShiftLeft0~22_combout ))))

	.dataa(\cpu|alu_b|y[2]~15_combout ),
	.datab(\cpu|alu_a|y[2]~3_combout ),
	.datac(\cpu|al_unit|Mux29~9_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~22_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux29~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux29~10 .lut_mask = 16'h6F60;
defparam \cpu|al_unit|Mux29~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y58_N16
cycloneiv_lcell_comb \cpu|al_unit|Mux29~11 (
// Equation(s):
// \cpu|al_unit|Mux29~11_combout  = (\cpu|al_unit|Mux29~6_combout  & (\cpu|al_unit|Mux29~10_combout  & ((\cpu|al_unit|ShiftLeft0~19_combout ) # (\cpu|al_unit|Mux29~9_combout )))) # (!\cpu|al_unit|Mux29~6_combout  & (((\cpu|al_unit|Mux29~9_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~19_combout ),
	.datab(\cpu|al_unit|Mux29~6_combout ),
	.datac(\cpu|al_unit|Mux29~9_combout ),
	.datad(\cpu|al_unit|Mux29~10_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux29~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux29~11 .lut_mask = 16'hF830;
defparam \cpu|al_unit|Mux29~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y58_N6
cycloneiv_lcell_comb \cpu|al_unit|Mux29~14 (
// Equation(s):
// \cpu|al_unit|Mux29~14_combout  = (\cpu|al_unit|Mux29~13_combout  & ((\cpu|al_unit|Mux29~1_combout ) # ((\cpu|al_unit|ShiftRight1~42_combout )))) # (!\cpu|al_unit|Mux29~13_combout  & (!\cpu|al_unit|Mux29~1_combout  & ((\cpu|al_unit|Mux29~11_combout ))))

	.dataa(\cpu|al_unit|Mux29~13_combout ),
	.datab(\cpu|al_unit|Mux29~1_combout ),
	.datac(\cpu|al_unit|ShiftRight1~42_combout ),
	.datad(\cpu|al_unit|Mux29~11_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux29~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux29~14 .lut_mask = 16'hB9A8;
defparam \cpu|al_unit|Mux29~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y58_N0
cycloneiv_lcell_comb \cpu|al_unit|Mux29~17 (
// Equation(s):
// \cpu|al_unit|Mux29~17_combout  = (\cpu|al_unit|Mux29~16_combout  & (\cpu|al_unit|Mux29~4_combout )) # (!\cpu|al_unit|Mux29~16_combout  & ((\cpu|al_unit|Mux29~14_combout )))

	.dataa(gnd),
	.datab(\cpu|al_unit|Mux29~16_combout ),
	.datac(\cpu|al_unit|Mux29~4_combout ),
	.datad(\cpu|al_unit|Mux29~14_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux29~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux29~17 .lut_mask = 16'hF3C0;
defparam \cpu|al_unit|Mux29~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y6_N8
cycloneiv_io_ibuf \in_port0[12]~input (
	.i(in_port0[12]),
	.ibar(gnd),
	.o(\in_port0[12]~input_o ));
// synopsys translate_off
defparam \in_port0[12]~input .bus_hold = "false";
defparam \in_port0[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X106_Y55_N8
cycloneiv_lcell_comb \dmem|io_input_reg|in_reg0[12]~feeder (
// Equation(s):
// \dmem|io_input_reg|in_reg0[12]~feeder_combout  = \in_port0[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in_port0[12]~input_o ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|in_reg0[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg0[12]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_input_reg|in_reg0[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y55_N9
dffeas \dmem|io_input_reg|in_reg0[12] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_input_reg|in_reg0[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg0 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg0[12] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg0[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y8_N1
cycloneiv_io_ibuf \in_port1[12]~input (
	.i(in_port1[12]),
	.ibar(gnd),
	.o(\in_port1[12]~input_o ));
// synopsys translate_off
defparam \in_port1[12]~input .bus_hold = "false";
defparam \in_port1[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X106_Y55_N31
dffeas \dmem|io_input_reg|in_reg1[12] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\in_port1[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg1[12] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y55_N30
cycloneiv_lcell_comb \dmem|io_input_reg|io_imput_mux2x32|Selector19~0 (
// Equation(s):
// \dmem|io_input_reg|io_imput_mux2x32|Selector19~0_combout  = (\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout  & ((\dmem|io_input_reg|in_reg0 [12]) # ((\dmem|io_input_reg|in_reg1 [12] & \dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout )))) # 
// (!\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout  & (((\dmem|io_input_reg|in_reg1 [12] & \dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout ))))

	.dataa(\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout ),
	.datab(\dmem|io_input_reg|in_reg0 [12]),
	.datac(\dmem|io_input_reg|in_reg1 [12]),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_imput_mux2x32|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector19~0 .lut_mask = 16'hF888;
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y56_N0
cycloneiv_lcell_comb \dmem|io_data_mux|y[12]~12 (
// Equation(s):
// \dmem|io_data_mux|y[12]~12_combout  = (\cpu|al_unit|Mux24~8_combout  & ((\dmem|io_input_reg|io_imput_mux2x32|Selector19~0_combout ))) # (!\cpu|al_unit|Mux24~8_combout  & (\dmem|dram|altsyncram_component|auto_generated|q_a [12]))

	.dataa(\cpu|al_unit|Mux24~8_combout ),
	.datab(gnd),
	.datac(\dmem|dram|altsyncram_component|auto_generated|q_a [12]),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Selector19~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[12]~12 .lut_mask = 16'hFA50;
defparam \dmem|io_data_mux|y[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y56_N8
cycloneiv_lcell_comb \cpu|link|y[12]~17 (
// Equation(s):
// \cpu|link|y[12]~17_combout  = (\cpu|link|y[12]~16_combout ) # ((\cpu|link|y[5]~2_combout  & \dmem|io_data_mux|y[12]~12_combout ))

	.dataa(\cpu|link|y[12]~16_combout ),
	.datab(gnd),
	.datac(\cpu|link|y[5]~2_combout ),
	.datad(\dmem|io_data_mux|y[12]~12_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[12]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[12]~17 .lut_mask = 16'hFAAA;
defparam \cpu|link|y[12]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y56_N10
cycloneiv_lcell_comb \cpu|rf|register[15][12]~feeder (
// Equation(s):
// \cpu|rf|register[15][12]~feeder_combout  = \cpu|link|y[12]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[12]~17_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[15][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[15][12]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[15][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y56_N11
dffeas \cpu|rf|register[15][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[15][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y56_N12
cycloneiv_lcell_comb \cpu|rf|register[12][12]~feeder (
// Equation(s):
// \cpu|rf|register[12][12]~feeder_combout  = \cpu|link|y[12]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[12]~17_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[12][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[12][12]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[12][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y56_N13
dffeas \cpu|rf|register[12][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[12][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y56_N8
cycloneiv_lcell_comb \cpu|rf|qa[12]~213 (
// Equation(s):
// \cpu|rf|qa[12]~213_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[13][12]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (((\cpu|rf|register[12][12]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|register[13][12]~q ),
	.datab(\cpu|rf|register[12][12]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[12]~213_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[12]~213 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qa[12]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y56_N18
cycloneiv_lcell_comb \cpu|rf|qa[12]~214 (
// Equation(s):
// \cpu|rf|qa[12]~214_combout  = (\cpu|rf|qa[12]~213_combout  & (((\cpu|rf|register[15][12]~q ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\cpu|rf|qa[12]~213_combout  & (\cpu|rf|register[14][12]~q  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|register[14][12]~q ),
	.datab(\cpu|rf|register[15][12]~q ),
	.datac(\cpu|rf|qa[12]~213_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[12]~214_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[12]~214 .lut_mask = 16'hCAF0;
defparam \cpu|rf|qa[12]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y56_N7
dffeas \cpu|rf|register[7][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[12]~17_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y56_N28
cycloneiv_lcell_comb \cpu|rf|qa[12]~208 (
// Equation(s):
// \cpu|rf|qa[12]~208_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[5][12]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[4][12]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[5][12]~q ),
	.datac(\cpu|rf|register[4][12]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[12]~208_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[12]~208 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[12]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y56_N6
cycloneiv_lcell_comb \cpu|rf|qa[12]~209 (
// Equation(s):
// \cpu|rf|qa[12]~209_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[12]~208_combout  & ((\cpu|rf|register[7][12]~q ))) # (!\cpu|rf|qa[12]~208_combout  & (\cpu|rf|register[6][12]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[12]~208_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[6][12]~q ),
	.datac(\cpu|rf|register[7][12]~q ),
	.datad(\cpu|rf|qa[12]~208_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[12]~209_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[12]~209 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[12]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y56_N20
cycloneiv_lcell_comb \cpu|rf|qa[12]~211 (
// Equation(s):
// \cpu|rf|qa[12]~211_combout  = (\cpu|rf|qa[12]~210_combout  & (((\cpu|rf|register[3][12]~q )) # (!\cpu|rf|qa[4]~69_combout ))) # (!\cpu|rf|qa[12]~210_combout  & (\cpu|rf|qa[4]~69_combout  & ((\cpu|rf|qa[12]~209_combout ))))

	.dataa(\cpu|rf|qa[12]~210_combout ),
	.datab(\cpu|rf|qa[4]~69_combout ),
	.datac(\cpu|rf|register[3][12]~q ),
	.datad(\cpu|rf|qa[12]~209_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[12]~211_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[12]~211 .lut_mask = 16'hE6A2;
defparam \cpu|rf|qa[12]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y65_N9
dffeas \cpu|rf|register[27][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[12]~17_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y65_N27
dffeas \cpu|rf|register[31][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[12]~17_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y65_N17
dffeas \cpu|rf|register[19][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[12]~17_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y65_N27
dffeas \cpu|rf|register[23][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[12]~17_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y65_N16
cycloneiv_lcell_comb \cpu|rf|qa[12]~205 (
// Equation(s):
// \cpu|rf|qa[12]~205_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\imem|irom|altsyncram_component|auto_generated|q_a [23])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[23][12]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[19][12]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[19][12]~q ),
	.datad(\cpu|rf|register[23][12]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qa[12]~205_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[12]~205 .lut_mask = 16'hDC98;
defparam \cpu|rf|qa[12]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y65_N26
cycloneiv_lcell_comb \cpu|rf|qa[12]~206 (
// Equation(s):
// \cpu|rf|qa[12]~206_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[12]~205_combout  & ((\cpu|rf|register[31][12]~q ))) # (!\cpu|rf|qa[12]~205_combout  & (\cpu|rf|register[27][12]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[12]~205_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[27][12]~q ),
	.datac(\cpu|rf|register[31][12]~q ),
	.datad(\cpu|rf|qa[12]~205_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[12]~206_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[12]~206 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[12]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y64_N19
dffeas \cpu|rf|register[16][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[12]~17_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y64_N18
cycloneiv_lcell_comb \cpu|rf|qa[12]~202 (
// Equation(s):
// \cpu|rf|qa[12]~202_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[24][12]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (((\cpu|rf|register[16][12]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|rf|register[24][12]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[16][12]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[12]~202_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[12]~202 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qa[12]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y64_N10
cycloneiv_lcell_comb \cpu|rf|qa[12]~203 (
// Equation(s):
// \cpu|rf|qa[12]~203_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[12]~202_combout  & ((\cpu|rf|register[28][12]~q ))) # (!\cpu|rf|qa[12]~202_combout  & (\cpu|rf|register[20][12]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[12]~202_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[20][12]~q ),
	.datac(\cpu|rf|register[28][12]~q ),
	.datad(\cpu|rf|qa[12]~202_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[12]~203_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[12]~203 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[12]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y60_N6
cycloneiv_lcell_comb \cpu|rf|qa[12]~200 (
// Equation(s):
// \cpu|rf|qa[12]~200_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[21][12]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[17][12]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[21][12]~q ),
	.datac(\cpu|rf|register[17][12]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[12]~200_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[12]~200 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[12]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y60_N28
cycloneiv_lcell_comb \cpu|rf|qa[12]~201 (
// Equation(s):
// \cpu|rf|qa[12]~201_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[12]~200_combout  & ((\cpu|rf|register[29][12]~q ))) # (!\cpu|rf|qa[12]~200_combout  & (\cpu|rf|register[25][12]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[12]~200_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[25][12]~q ),
	.datac(\cpu|rf|register[29][12]~q ),
	.datad(\cpu|rf|qa[12]~200_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[12]~201_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[12]~201 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[12]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y60_N10
cycloneiv_lcell_comb \cpu|rf|qa[12]~204 (
// Equation(s):
// \cpu|rf|qa[12]~204_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\imem|irom|altsyncram_component|auto_generated|q_a [21])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[12]~201_combout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|qa[12]~203_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|qa[12]~203_combout ),
	.datad(\cpu|rf|qa[12]~201_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[12]~204_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[12]~204 .lut_mask = 16'hDC98;
defparam \cpu|rf|qa[12]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y62_N14
cycloneiv_lcell_comb \cpu|rf|register[30][12]~feeder (
// Equation(s):
// \cpu|rf|register[30][12]~feeder_combout  = \cpu|link|y[12]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[12]~17_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[30][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[30][12]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[30][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y62_N15
dffeas \cpu|rf|register[30][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[30][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y62_N13
dffeas \cpu|rf|register[18][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[12]~17_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][12] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y62_N12
cycloneiv_lcell_comb \cpu|rf|qa[12]~198 (
// Equation(s):
// \cpu|rf|qa[12]~198_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[26][12]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[18][12]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[26][12]~q ),
	.datac(\cpu|rf|register[18][12]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[12]~198_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[12]~198 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[12]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y62_N12
cycloneiv_lcell_comb \cpu|rf|qa[12]~199 (
// Equation(s):
// \cpu|rf|qa[12]~199_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[12]~198_combout  & ((\cpu|rf|register[30][12]~q ))) # (!\cpu|rf|qa[12]~198_combout  & (\cpu|rf|register[22][12]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[12]~198_combout ))))

	.dataa(\cpu|rf|register[22][12]~q ),
	.datab(\cpu|rf|register[30][12]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|rf|qa[12]~198_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[12]~199_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[12]~199 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qa[12]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y56_N28
cycloneiv_lcell_comb \cpu|rf|qa[12]~207 (
// Equation(s):
// \cpu|rf|qa[12]~207_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[12]~204_combout  & (\cpu|rf|qa[12]~206_combout )) # (!\cpu|rf|qa[12]~204_combout  & ((\cpu|rf|qa[12]~199_combout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[12]~204_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|qa[12]~206_combout ),
	.datac(\cpu|rf|qa[12]~204_combout ),
	.datad(\cpu|rf|qa[12]~199_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[12]~207_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[12]~207 .lut_mask = 16'hDAD0;
defparam \cpu|rf|qa[12]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y56_N6
cycloneiv_lcell_comb \cpu|rf|qa[12]~212 (
// Equation(s):
// \cpu|rf|qa[12]~212_combout  = (\cpu|rf|qa[4]~62_combout  & (((\cpu|rf|qa[4]~65_combout ) # (\cpu|rf|qa[12]~207_combout )))) # (!\cpu|rf|qa[4]~62_combout  & (\cpu|rf|qa[12]~211_combout  & (!\cpu|rf|qa[4]~65_combout )))

	.dataa(\cpu|rf|qa[4]~62_combout ),
	.datab(\cpu|rf|qa[12]~211_combout ),
	.datac(\cpu|rf|qa[4]~65_combout ),
	.datad(\cpu|rf|qa[12]~207_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[12]~212_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[12]~212 .lut_mask = 16'hAEA4;
defparam \cpu|rf|qa[12]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y56_N0
cycloneiv_lcell_comb \cpu|rf|qa[12]~215 (
// Equation(s):
// \cpu|rf|qa[12]~215_combout  = (\cpu|rf|qa[4]~65_combout  & ((\cpu|rf|qa[12]~212_combout  & ((\cpu|rf|qa[12]~214_combout ))) # (!\cpu|rf|qa[12]~212_combout  & (\cpu|rf|qa[12]~197_combout )))) # (!\cpu|rf|qa[4]~65_combout  & (((\cpu|rf|qa[12]~212_combout 
// ))))

	.dataa(\cpu|rf|qa[12]~197_combout ),
	.datab(\cpu|rf|qa[12]~214_combout ),
	.datac(\cpu|rf|qa[4]~65_combout ),
	.datad(\cpu|rf|qa[12]~212_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[12]~215_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[12]~215 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qa[12]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y53_N14
cycloneiv_lcell_comb \cpu|rf|qa[12]~706 (
// Equation(s):
// \cpu|rf|qa[12]~706_combout  = (\cpu|rf|qa[12]~215_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [25]) # (!\cpu|rf|Equal0~0_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.datab(\cpu|rf|Equal0~0_combout ),
	.datac(gnd),
	.datad(\cpu|rf|qa[12]~215_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[12]~706_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[12]~706 .lut_mask = 16'hBB00;
defparam \cpu|rf|qa[12]~706 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y53_N8
cycloneiv_lcell_comb \cpu|nextpc|Mux19~0 (
// Equation(s):
// \cpu|nextpc|Mux19~0_combout  = (\cpu|cu|pcsource[1]~4_combout  & (((\cpu|rf|qa[12]~706_combout ) # (\cpu|cu|pcsource[0]~2_combout )))) # (!\cpu|cu|pcsource[1]~4_combout  & (\cpu|pcplus4|p4[12]~20_combout  & ((!\cpu|cu|pcsource[0]~2_combout ))))

	.dataa(\cpu|pcplus4|p4[12]~20_combout ),
	.datab(\cpu|rf|qa[12]~706_combout ),
	.datac(\cpu|cu|pcsource[1]~4_combout ),
	.datad(\cpu|cu|pcsource[0]~2_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux19~0 .lut_mask = 16'hF0CA;
defparam \cpu|nextpc|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y53_N22
cycloneiv_lcell_comb \cpu|nextpc|Mux19~1 (
// Equation(s):
// \cpu|nextpc|Mux19~1_combout  = (\cpu|nextpc|Mux19~0_combout  & (!\imem|irom|altsyncram_component|auto_generated|q_a [10] & ((\cpu|cu|pcsource[0]~2_combout )))) # (!\cpu|nextpc|Mux19~0_combout  & (((!\cpu|cu|pcsource[0]~2_combout ) # 
// (!\cpu|br_adr|p4[12]~20_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [10]),
	.datab(\cpu|br_adr|p4[12]~20_combout ),
	.datac(\cpu|nextpc|Mux19~0_combout ),
	.datad(\cpu|cu|pcsource[0]~2_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux19~1 .lut_mask = 16'h530F;
defparam \cpu|nextpc|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y53_N23
dffeas \cpu|ip|q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|nextpc|Mux19~1_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[12] .is_wysiwyg = "true";
defparam \cpu|ip|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y53_N24
cycloneiv_lcell_comb \cpu|pcplus4|p4[13]~22 (
// Equation(s):
// \cpu|pcplus4|p4[13]~22_combout  = (\cpu|ip|q [13] & ((\cpu|pcplus4|p4[12]~21 ) # (GND))) # (!\cpu|ip|q [13] & (!\cpu|pcplus4|p4[12]~21 ))
// \cpu|pcplus4|p4[13]~23  = CARRY((\cpu|ip|q [13]) # (!\cpu|pcplus4|p4[12]~21 ))

	.dataa(\cpu|ip|q [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[12]~21 ),
	.combout(\cpu|pcplus4|p4[13]~22_combout ),
	.cout(\cpu|pcplus4|p4[13]~23 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[13]~22 .lut_mask = 16'hA5AF;
defparam \cpu|pcplus4|p4[13]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N24
cycloneiv_lcell_comb \cpu|br_adr|p4[13]~22 (
// Equation(s):
// \cpu|br_adr|p4[13]~22_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [11] & ((\cpu|pcplus4|p4[13]~22_combout  & (\cpu|br_adr|p4[12]~21  & VCC)) # (!\cpu|pcplus4|p4[13]~22_combout  & (!\cpu|br_adr|p4[12]~21 )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [11] & ((\cpu|pcplus4|p4[13]~22_combout  & (!\cpu|br_adr|p4[12]~21 )) # (!\cpu|pcplus4|p4[13]~22_combout  & ((\cpu|br_adr|p4[12]~21 ) # (GND)))))
// \cpu|br_adr|p4[13]~23  = CARRY((\imem|irom|altsyncram_component|auto_generated|q_a [11] & (!\cpu|pcplus4|p4[13]~22_combout  & !\cpu|br_adr|p4[12]~21 )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [11] & ((!\cpu|br_adr|p4[12]~21 ) # 
// (!\cpu|pcplus4|p4[13]~22_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [11]),
	.datab(\cpu|pcplus4|p4[13]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[12]~21 ),
	.combout(\cpu|br_adr|p4[13]~22_combout ),
	.cout(\cpu|br_adr|p4[13]~23 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[13]~22 .lut_mask = 16'h9617;
defparam \cpu|br_adr|p4[13]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y57_N26
cycloneiv_lcell_comb \cpu|rf|qa[14]~708 (
// Equation(s):
// \cpu|rf|qa[14]~708_combout  = (\cpu|rf|qa[14]~255_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [25]) # (!\cpu|rf|Equal0~0_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.datab(\cpu|rf|Equal0~0_combout ),
	.datac(gnd),
	.datad(\cpu|rf|qa[14]~255_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[14]~708_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[14]~708 .lut_mask = 16'hBB00;
defparam \cpu|rf|qa[14]~708 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y53_N26
cycloneiv_lcell_comb \cpu|nextpc|Mux17~0 (
// Equation(s):
// \cpu|nextpc|Mux17~0_combout  = (\cpu|cu|pcsource[1]~4_combout  & (((\cpu|rf|qa[14]~708_combout ) # (\cpu|cu|pcsource[0]~2_combout )))) # (!\cpu|cu|pcsource[1]~4_combout  & (\cpu|pcplus4|p4[14]~24_combout  & ((!\cpu|cu|pcsource[0]~2_combout ))))

	.dataa(\cpu|pcplus4|p4[14]~24_combout ),
	.datab(\cpu|rf|qa[14]~708_combout ),
	.datac(\cpu|cu|pcsource[1]~4_combout ),
	.datad(\cpu|cu|pcsource[0]~2_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux17~0 .lut_mask = 16'hF0CA;
defparam \cpu|nextpc|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y53_N4
cycloneiv_lcell_comb \cpu|nextpc|Mux17~1 (
// Equation(s):
// \cpu|nextpc|Mux17~1_combout  = (\cpu|nextpc|Mux17~0_combout  & (!\imem|irom|altsyncram_component|auto_generated|q_a [12] & ((\cpu|cu|pcsource[0]~2_combout )))) # (!\cpu|nextpc|Mux17~0_combout  & (((!\cpu|cu|pcsource[0]~2_combout ) # 
// (!\cpu|br_adr|p4[14]~24_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [12]),
	.datab(\cpu|br_adr|p4[14]~24_combout ),
	.datac(\cpu|nextpc|Mux17~0_combout ),
	.datad(\cpu|cu|pcsource[0]~2_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux17~1 .lut_mask = 16'h530F;
defparam \cpu|nextpc|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y53_N5
dffeas \cpu|ip|q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|nextpc|Mux17~1_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[14] .is_wysiwyg = "true";
defparam \cpu|ip|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y59_N12
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~21 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~21_combout  = (\cpu|alu_a|y[2]~3_combout  & ((\cpu|al_unit|ShiftRight0~19_combout ) # ((\cpu|al_unit|ShiftRight0~20_combout )))) # (!\cpu|alu_a|y[2]~3_combout  & (((\cpu|al_unit|ShiftRight0~18_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~19_combout ),
	.datab(\cpu|alu_a|y[2]~3_combout ),
	.datac(\cpu|al_unit|ShiftRight0~20_combout ),
	.datad(\cpu|al_unit|ShiftRight0~18_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~21 .lut_mask = 16'hFBC8;
defparam \cpu|al_unit|ShiftRight0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y63_N18
cycloneiv_lcell_comb \cpu|al_unit|Mux23~0 (
// Equation(s):
// \cpu|al_unit|Mux23~0_combout  = (\cpu|alu_a|y[2]~3_combout  & (\cpu|al_unit|ShiftRight0~23_combout )) # (!\cpu|alu_a|y[2]~3_combout  & ((\cpu|al_unit|ShiftRight0~26_combout )))

	.dataa(\cpu|al_unit|ShiftRight0~23_combout ),
	.datab(\cpu|al_unit|ShiftRight0~26_combout ),
	.datac(gnd),
	.datad(\cpu|alu_a|y[2]~3_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux23~0 .lut_mask = 16'hAACC;
defparam \cpu|al_unit|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y63_N22
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~92 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~92_combout  = (\cpu|alu_a|y[3]~5_combout  & (\cpu|al_unit|ShiftRight0~21_combout )) # (!\cpu|alu_a|y[3]~5_combout  & ((\cpu|al_unit|Mux23~0_combout )))

	.dataa(gnd),
	.datab(\cpu|alu_a|y[3]~5_combout ),
	.datac(\cpu|al_unit|ShiftRight0~21_combout ),
	.datad(\cpu|al_unit|Mux23~0_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~92_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~92 .lut_mask = 16'hF3C0;
defparam \cpu|al_unit|ShiftRight0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y55_N24
cycloneiv_lcell_comb \cpu|al_unit|Mux15~2 (
// Equation(s):
// \cpu|al_unit|Mux15~2_combout  = (\cpu|al_unit|ShiftLeft0~18_combout  & ((\cpu|al_unit|Add0~19_combout  & ((\cpu|al_unit|ShiftRight0~92_combout ))) # (!\cpu|al_unit|Add0~19_combout  & (\cpu|rf|qb[31]~85_combout ))))

	.dataa(\cpu|rf|qb[31]~85_combout ),
	.datab(\cpu|al_unit|ShiftRight0~92_combout ),
	.datac(\cpu|al_unit|Add0~19_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~18_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux15~2 .lut_mask = 16'hCA00;
defparam \cpu|al_unit|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y56_N20
cycloneiv_lcell_comb \cpu|al_unit|Add0~63 (
// Equation(s):
// \cpu|al_unit|Add0~63_combout  = (\cpu|cu|aluc[2]~3_combout  & (\cpu|alu_b|y[16]~17_combout  $ ((\cpu|alu_a|y[16]~17_combout )))) # (!\cpu|cu|aluc[2]~3_combout  & (((\cpu|alu_b|y[0]~1_combout ))))

	.dataa(\cpu|cu|aluc[2]~3_combout ),
	.datab(\cpu|alu_b|y[16]~17_combout ),
	.datac(\cpu|alu_a|y[16]~17_combout ),
	.datad(\cpu|alu_b|y[0]~1_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~63_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~63 .lut_mask = 16'h7D28;
defparam \cpu|al_unit|Add0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y55_N24
cycloneiv_lcell_comb \cpu|al_unit|Add0~64 (
// Equation(s):
// \cpu|al_unit|Add0~64_combout  = (\cpu|alu_b|y[16]~17_combout  & (((\cpu|rf|qa[16]~295_combout  & \cpu|alu_a|y[0]~0_combout )) # (!\cpu|cu|aluc[2]~3_combout ))) # (!\cpu|alu_b|y[16]~17_combout  & (\cpu|rf|qa[16]~295_combout  & (!\cpu|cu|aluc[2]~3_combout  
// & \cpu|alu_a|y[0]~0_combout )))

	.dataa(\cpu|alu_b|y[16]~17_combout ),
	.datab(\cpu|rf|qa[16]~295_combout ),
	.datac(\cpu|cu|aluc[2]~3_combout ),
	.datad(\cpu|alu_a|y[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~64_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~64 .lut_mask = 16'h8E0A;
defparam \cpu|al_unit|Add0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y54_N22
cycloneiv_lcell_comb \cpu|al_unit|Mux15~0 (
// Equation(s):
// \cpu|al_unit|Mux15~0_combout  = (\cpu|cu|aluc[1]~4_combout  & (\cpu|cu|aluc[0]~5_combout )) # (!\cpu|cu|aluc[1]~4_combout  & ((\cpu|cu|aluc[0]~5_combout  & (\cpu|al_unit|Add0~64_combout )) # (!\cpu|cu|aluc[0]~5_combout  & ((\cpu|al_unit|Add0~66_combout 
// )))))

	.dataa(\cpu|cu|aluc[1]~4_combout ),
	.datab(\cpu|cu|aluc[0]~5_combout ),
	.datac(\cpu|al_unit|Add0~64_combout ),
	.datad(\cpu|al_unit|Add0~66_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux15~0 .lut_mask = 16'hD9C8;
defparam \cpu|al_unit|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y59_N26
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~81 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~81_combout  = (\cpu|alu_a|y[0]~1_combout  & ((\cpu|alu_a|y[1]~4_combout  & ((\cpu|alu_b|y[13]~3_combout ))) # (!\cpu|alu_a|y[1]~4_combout  & (\cpu|alu_b|y[15]~2_combout ))))

	.dataa(\cpu|alu_a|y[0]~1_combout ),
	.datab(\cpu|alu_b|y[15]~2_combout ),
	.datac(\cpu|alu_a|y[1]~4_combout ),
	.datad(\cpu|alu_b|y[13]~3_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~81_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~81 .lut_mask = 16'hA808;
defparam \cpu|al_unit|ShiftLeft0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y56_N8
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~80 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~80_combout  = (!\cpu|alu_a|y[0]~1_combout  & ((\cpu|alu_a|y[1]~4_combout  & (\cpu|alu_b|y[14]~4_combout )) # (!\cpu|alu_a|y[1]~4_combout  & ((\cpu|alu_b|y[16]~17_combout )))))

	.dataa(\cpu|alu_a|y[0]~1_combout ),
	.datab(\cpu|alu_a|y[1]~4_combout ),
	.datac(\cpu|alu_b|y[14]~4_combout ),
	.datad(\cpu|alu_b|y[16]~17_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~80_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~80 .lut_mask = 16'h5140;
defparam \cpu|al_unit|ShiftLeft0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y61_N22
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~60 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~60_combout  = (\cpu|alu_a|y[0]~1_combout  & ((\cpu|alu_a|y[1]~4_combout  & ((\cpu|alu_b|y[9]~11_combout ))) # (!\cpu|alu_a|y[1]~4_combout  & (\cpu|alu_b|y[11]~10_combout ))))

	.dataa(\cpu|alu_a|y[0]~1_combout ),
	.datab(\cpu|alu_a|y[1]~4_combout ),
	.datac(\cpu|alu_b|y[11]~10_combout ),
	.datad(\cpu|alu_b|y[9]~11_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~60_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~60 .lut_mask = 16'hA820;
defparam \cpu|al_unit|ShiftLeft0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y61_N14
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~62 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~62_combout  = (\cpu|al_unit|ShiftLeft0~60_combout ) # ((!\cpu|alu_a|y[0]~1_combout  & \cpu|al_unit|ShiftLeft0~61_combout ))

	.dataa(\cpu|alu_a|y[0]~1_combout ),
	.datab(gnd),
	.datac(\cpu|al_unit|ShiftLeft0~60_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~61_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~62 .lut_mask = 16'hF5F0;
defparam \cpu|al_unit|ShiftLeft0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y56_N12
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~82 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~82_combout  = (\cpu|alu_a|y[2]~3_combout  & (((\cpu|al_unit|ShiftLeft0~62_combout )))) # (!\cpu|alu_a|y[2]~3_combout  & ((\cpu|al_unit|ShiftLeft0~81_combout ) # ((\cpu|al_unit|ShiftLeft0~80_combout ))))

	.dataa(\cpu|alu_a|y[2]~3_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~81_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~80_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~62_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~82_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~82 .lut_mask = 16'hFE54;
defparam \cpu|al_unit|ShiftLeft0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y56_N18
cycloneiv_lcell_comb \cpu|al_unit|Add0~68 (
// Equation(s):
// \cpu|al_unit|Add0~68_combout  = (\cpu|cu|aluc[2]~3_combout  & (((!\cpu|alu_a|y[3]~5_combout  & \cpu|al_unit|ShiftLeft0~82_combout )))) # (!\cpu|cu|aluc[2]~3_combout  & (\cpu|al_unit|ShiftRight0~6_combout ))

	.dataa(\cpu|al_unit|ShiftRight0~6_combout ),
	.datab(\cpu|cu|aluc[2]~3_combout ),
	.datac(\cpu|alu_a|y[3]~5_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~82_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~68_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~68 .lut_mask = 16'h2E22;
defparam \cpu|al_unit|Add0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y56_N22
cycloneiv_lcell_comb \cpu|al_unit|Add0~70 (
// Equation(s):
// \cpu|al_unit|Add0~70_combout  = (\cpu|al_unit|Add0~68_combout ) # ((\cpu|al_unit|Add0~69_combout  & (\cpu|cu|aluc[2]~3_combout  & \cpu|alu_a|y[3]~5_combout )))

	.dataa(\cpu|al_unit|Add0~69_combout ),
	.datab(\cpu|cu|aluc[2]~3_combout ),
	.datac(\cpu|alu_a|y[3]~5_combout ),
	.datad(\cpu|al_unit|Add0~68_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~70_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~70 .lut_mask = 16'hFF80;
defparam \cpu|al_unit|Add0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y63_N8
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~27 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~27_combout  = (\cpu|al_unit|ShiftLeft0~18_combout  & ((\cpu|alu_a|y[3]~5_combout  & ((\cpu|al_unit|ShiftRight0~21_combout ))) # (!\cpu|alu_a|y[3]~5_combout  & (\cpu|al_unit|Mux23~0_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datab(\cpu|al_unit|Mux23~0_combout ),
	.datac(\cpu|al_unit|ShiftRight0~21_combout ),
	.datad(\cpu|alu_a|y[3]~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~27 .lut_mask = 16'hA088;
defparam \cpu|al_unit|ShiftRight0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y56_N4
cycloneiv_lcell_comb \cpu|al_unit|Add0~71 (
// Equation(s):
// \cpu|al_unit|Add0~71_combout  = (\cpu|al_unit|Add0~19_combout  & ((\cpu|al_unit|Add0~70_combout ) # ((!\cpu|cu|aluc[2]~3_combout  & \cpu|al_unit|ShiftRight0~27_combout ))))

	.dataa(\cpu|al_unit|Add0~19_combout ),
	.datab(\cpu|cu|aluc[2]~3_combout ),
	.datac(\cpu|al_unit|Add0~70_combout ),
	.datad(\cpu|al_unit|ShiftRight0~27_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~71_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~71 .lut_mask = 16'hA2A0;
defparam \cpu|al_unit|Add0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y56_N30
cycloneiv_lcell_comb \cpu|al_unit|Add0~73 (
// Equation(s):
// \cpu|al_unit|Add0~73_combout  = (\cpu|al_unit|Add0~71_combout ) # ((\cpu|al_unit|ShiftLeft0~43_combout  & (\cpu|al_unit|Add0~72_combout  & \cpu|al_unit|Mux11~0_combout )))

	.dataa(\cpu|al_unit|ShiftLeft0~43_combout ),
	.datab(\cpu|al_unit|Add0~72_combout ),
	.datac(\cpu|al_unit|Add0~71_combout ),
	.datad(\cpu|al_unit|Mux11~0_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~73_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~73 .lut_mask = 16'hF8F0;
defparam \cpu|al_unit|Add0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y54_N28
cycloneiv_lcell_comb \cpu|al_unit|Mux15~1 (
// Equation(s):
// \cpu|al_unit|Mux15~1_combout  = (\cpu|cu|aluc[1]~4_combout  & ((\cpu|al_unit|Mux15~0_combout  & ((\cpu|al_unit|Add0~73_combout ))) # (!\cpu|al_unit|Mux15~0_combout  & (\cpu|al_unit|Add0~63_combout )))) # (!\cpu|cu|aluc[1]~4_combout  & 
// (((\cpu|al_unit|Mux15~0_combout ))))

	.dataa(\cpu|cu|aluc[1]~4_combout ),
	.datab(\cpu|al_unit|Add0~63_combout ),
	.datac(\cpu|al_unit|Mux15~0_combout ),
	.datad(\cpu|al_unit|Add0~73_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux15~1 .lut_mask = 16'hF858;
defparam \cpu|al_unit|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y54_N10
cycloneiv_lcell_comb \cpu|al_unit|Mux15~3 (
// Equation(s):
// \cpu|al_unit|Mux15~3_combout  = (\cpu|cu|aluc[3]~6_combout  & ((\cpu|al_unit|ShiftRight0~6_combout ) # ((\cpu|al_unit|Mux15~2_combout )))) # (!\cpu|cu|aluc[3]~6_combout  & (((\cpu|al_unit|Mux15~1_combout ))))

	.dataa(\cpu|cu|aluc[3]~6_combout ),
	.datab(\cpu|al_unit|ShiftRight0~6_combout ),
	.datac(\cpu|al_unit|Mux15~2_combout ),
	.datad(\cpu|al_unit|Mux15~1_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux15~3 .lut_mask = 16'hFDA8;
defparam \cpu|al_unit|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y54_N24
cycloneiv_lcell_comb \cpu|link|y[16]~24 (
// Equation(s):
// \cpu|link|y[16]~24_combout  = (\cpu|cu|jal~0_combout  & ((\cpu|pcplus4|p4[16]~28_combout ) # ((\cpu|link|y[5]~0_combout  & \cpu|al_unit|Mux15~3_combout )))) # (!\cpu|cu|jal~0_combout  & (((\cpu|link|y[5]~0_combout  & \cpu|al_unit|Mux15~3_combout ))))

	.dataa(\cpu|cu|jal~0_combout ),
	.datab(\cpu|pcplus4|p4[16]~28_combout ),
	.datac(\cpu|link|y[5]~0_combout ),
	.datad(\cpu|al_unit|Mux15~3_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[16]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[16]~24 .lut_mask = 16'hF888;
defparam \cpu|link|y[16]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X104_Y91_N8
cycloneiv_io_ibuf \in_port1[16]~input (
	.i(in_port1[16]),
	.ibar(gnd),
	.o(\in_port1[16]~input_o ));
// synopsys translate_off
defparam \in_port1[16]~input .bus_hold = "false";
defparam \in_port1[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X104_Y55_N13
dffeas \dmem|io_input_reg|in_reg1[16] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\in_port1[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg1[16] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg1[16] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y28_N1
cycloneiv_io_ibuf \in_port0[16]~input (
	.i(in_port0[16]),
	.ibar(gnd),
	.o(\in_port0[16]~input_o ));
// synopsys translate_off
defparam \in_port0[16]~input .bus_hold = "false";
defparam \in_port0[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X102_Y55_N31
dffeas \dmem|io_input_reg|in_reg0[16] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\in_port0[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg0 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg0[16] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg0[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y55_N30
cycloneiv_lcell_comb \dmem|io_input_reg|io_imput_mux2x32|Selector15~0 (
// Equation(s):
// \dmem|io_input_reg|io_imput_mux2x32|Selector15~0_combout  = (\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout  & ((\dmem|io_input_reg|in_reg1 [16]) # ((\dmem|io_input_reg|in_reg0 [16] & \dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout )))) # 
// (!\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout  & (((\dmem|io_input_reg|in_reg0 [16] & \dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout ))))

	.dataa(\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout ),
	.datab(\dmem|io_input_reg|in_reg1 [16]),
	.datac(\dmem|io_input_reg|in_reg0 [16]),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_imput_mux2x32|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector15~0 .lut_mask = 16'hF888;
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y56_N24
cycloneiv_lcell_comb \dmem|io_data_mux|y[16]~16 (
// Equation(s):
// \dmem|io_data_mux|y[16]~16_combout  = (\cpu|al_unit|Mux24~8_combout  & (\dmem|io_input_reg|io_imput_mux2x32|Selector15~0_combout )) # (!\cpu|al_unit|Mux24~8_combout  & ((\dmem|dram|altsyncram_component|auto_generated|q_a [16])))

	.dataa(\cpu|al_unit|Mux24~8_combout ),
	.datab(gnd),
	.datac(\dmem|io_input_reg|io_imput_mux2x32|Selector15~0_combout ),
	.datad(\dmem|dram|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[16]~16 .lut_mask = 16'hF5A0;
defparam \dmem|io_data_mux|y[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y56_N12
cycloneiv_lcell_comb \cpu|link|y[16]~25 (
// Equation(s):
// \cpu|link|y[16]~25_combout  = (\cpu|link|y[16]~24_combout ) # ((\cpu|link|y[5]~2_combout  & \dmem|io_data_mux|y[16]~16_combout ))

	.dataa(\cpu|link|y[5]~2_combout ),
	.datab(gnd),
	.datac(\cpu|link|y[16]~24_combout ),
	.datad(\dmem|io_data_mux|y[16]~16_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[16]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[16]~25 .lut_mask = 16'hFAF0;
defparam \cpu|link|y[16]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y61_N1
dffeas \cpu|rf|register[15][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[16]~25_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[15][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[15][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[15][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y60_N16
cycloneiv_lcell_comb \cpu|rf|qa[16]~293 (
// Equation(s):
// \cpu|rf|qa[16]~293_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[13][16]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[12][16]~q ))))

	.dataa(\cpu|rf|register[12][16]~q ),
	.datab(\cpu|rf|register[13][16]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[16]~293_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[16]~293 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qa[16]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y61_N0
cycloneiv_lcell_comb \cpu|rf|qa[16]~294 (
// Equation(s):
// \cpu|rf|qa[16]~294_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[16]~293_combout  & ((\cpu|rf|register[15][16]~q ))) # (!\cpu|rf|qa[16]~293_combout  & (\cpu|rf|register[14][16]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[16]~293_combout ))))

	.dataa(\cpu|rf|register[14][16]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[15][16]~q ),
	.datad(\cpu|rf|qa[16]~293_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[16]~294_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[16]~294 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[16]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y55_N0
cycloneiv_lcell_comb \cpu|rf|register[22][16]~feeder (
// Equation(s):
// \cpu|rf|register[22][16]~feeder_combout  = \cpu|link|y[16]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[16]~25_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[22][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[22][16]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[22][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y55_N1
dffeas \cpu|rf|register[22][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[22][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y60_N12
cycloneiv_lcell_comb \cpu|rf|qa[16]~278 (
// Equation(s):
// \cpu|rf|qa[16]~278_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[26][16]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (((\cpu|rf|register[18][16]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[26][16]~q ),
	.datac(\cpu|rf|register[18][16]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[16]~278_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[16]~278 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[16]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y60_N10
cycloneiv_lcell_comb \cpu|rf|qa[16]~279 (
// Equation(s):
// \cpu|rf|qa[16]~279_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[16]~278_combout  & ((\cpu|rf|register[30][16]~q ))) # (!\cpu|rf|qa[16]~278_combout  & (\cpu|rf|register[22][16]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[16]~278_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[22][16]~q ),
	.datac(\cpu|rf|register[30][16]~q ),
	.datad(\cpu|rf|qa[16]~278_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[16]~279_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[16]~279 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[16]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y55_N3
dffeas \cpu|rf|register[28][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[16]~25_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y55_N29
dffeas \cpu|rf|register[16][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[16]~25_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y55_N28
cycloneiv_lcell_comb \cpu|rf|qa[16]~282 (
// Equation(s):
// \cpu|rf|qa[16]~282_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[24][16]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (((\cpu|rf|register[16][16]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|rf|register[24][16]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[16][16]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[16]~282_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[16]~282 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qa[16]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y55_N2
cycloneiv_lcell_comb \cpu|rf|qa[16]~283 (
// Equation(s):
// \cpu|rf|qa[16]~283_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[16]~282_combout  & ((\cpu|rf|register[28][16]~q ))) # (!\cpu|rf|qa[16]~282_combout  & (\cpu|rf|register[20][16]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[16]~282_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[20][16]~q ),
	.datac(\cpu|rf|register[28][16]~q ),
	.datad(\cpu|rf|qa[16]~282_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[16]~283_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[16]~283 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[16]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y61_N16
cycloneiv_lcell_comb \cpu|rf|qa[16]~284 (
// Equation(s):
// \cpu|rf|qa[16]~284_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[16]~281_combout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (((!\imem|irom|altsyncram_component|auto_generated|q_a [22] & \cpu|rf|qa[16]~283_combout ))))

	.dataa(\cpu|rf|qa[16]~281_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|rf|qa[16]~283_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[16]~284_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[16]~284 .lut_mask = 16'hCBC8;
defparam \cpu|rf|qa[16]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y61_N22
cycloneiv_lcell_comb \cpu|rf|qa[16]~287 (
// Equation(s):
// \cpu|rf|qa[16]~287_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[16]~284_combout  & (\cpu|rf|qa[16]~286_combout )) # (!\cpu|rf|qa[16]~284_combout  & ((\cpu|rf|qa[16]~279_combout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[16]~284_combout ))))

	.dataa(\cpu|rf|qa[16]~286_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|qa[16]~279_combout ),
	.datad(\cpu|rf|qa[16]~284_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[16]~287_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[16]~287 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[16]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y63_N24
cycloneiv_lcell_comb \cpu|rf|register[1][16]~feeder (
// Equation(s):
// \cpu|rf|register[1][16]~feeder_combout  = \cpu|link|y[16]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[16]~25_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[1][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[1][16]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[1][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y63_N25
dffeas \cpu|rf|register[1][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[1][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y63_N18
cycloneiv_lcell_comb \cpu|rf|qa[16]~290 (
// Equation(s):
// \cpu|rf|qa[16]~290_combout  = (\cpu|rf|qa[4]~69_combout  & (((\cpu|rf|qa[4]~66_combout )))) # (!\cpu|rf|qa[4]~69_combout  & ((\cpu|rf|qa[4]~66_combout  & (\cpu|rf|register[2][16]~q )) # (!\cpu|rf|qa[4]~66_combout  & ((\cpu|rf|register[1][16]~q )))))

	.dataa(\cpu|rf|register[2][16]~q ),
	.datab(\cpu|rf|register[1][16]~q ),
	.datac(\cpu|rf|qa[4]~69_combout ),
	.datad(\cpu|rf|qa[4]~66_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[16]~290_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[16]~290 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qa[16]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y56_N3
dffeas \cpu|rf|register[4][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[16]~25_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y56_N2
cycloneiv_lcell_comb \cpu|rf|qa[16]~288 (
// Equation(s):
// \cpu|rf|qa[16]~288_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[5][16]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (((\cpu|rf|register[4][16]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|register[5][16]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[4][16]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[16]~288_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[16]~288 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qa[16]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y56_N17
dffeas \cpu|rf|register[7][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[16]~25_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y56_N29
dffeas \cpu|rf|register[6][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[16]~25_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][16] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y56_N16
cycloneiv_lcell_comb \cpu|rf|qa[16]~289 (
// Equation(s):
// \cpu|rf|qa[16]~289_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[16]~288_combout  & (\cpu|rf|register[7][16]~q )) # (!\cpu|rf|qa[16]~288_combout  & ((\cpu|rf|register[6][16]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|qa[16]~288_combout ))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|qa[16]~288_combout ),
	.datac(\cpu|rf|register[7][16]~q ),
	.datad(\cpu|rf|register[6][16]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qa[16]~289_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[16]~289 .lut_mask = 16'hE6C4;
defparam \cpu|rf|qa[16]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y59_N0
cycloneiv_lcell_comb \cpu|rf|qa[16]~291 (
// Equation(s):
// \cpu|rf|qa[16]~291_combout  = (\cpu|rf|qa[4]~69_combout  & ((\cpu|rf|qa[16]~290_combout  & (\cpu|rf|register[3][16]~q )) # (!\cpu|rf|qa[16]~290_combout  & ((\cpu|rf|qa[16]~289_combout ))))) # (!\cpu|rf|qa[4]~69_combout  & (((\cpu|rf|qa[16]~290_combout 
// ))))

	.dataa(\cpu|rf|register[3][16]~q ),
	.datab(\cpu|rf|qa[4]~69_combout ),
	.datac(\cpu|rf|qa[16]~290_combout ),
	.datad(\cpu|rf|qa[16]~289_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[16]~291_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[16]~291 .lut_mask = 16'hBCB0;
defparam \cpu|rf|qa[16]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y61_N20
cycloneiv_lcell_comb \cpu|rf|qa[16]~292 (
// Equation(s):
// \cpu|rf|qa[16]~292_combout  = (\cpu|rf|qa[4]~62_combout  & ((\cpu|rf|qa[4]~65_combout ) # ((\cpu|rf|qa[16]~287_combout )))) # (!\cpu|rf|qa[4]~62_combout  & (!\cpu|rf|qa[4]~65_combout  & ((\cpu|rf|qa[16]~291_combout ))))

	.dataa(\cpu|rf|qa[4]~62_combout ),
	.datab(\cpu|rf|qa[4]~65_combout ),
	.datac(\cpu|rf|qa[16]~287_combout ),
	.datad(\cpu|rf|qa[16]~291_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[16]~292_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[16]~292 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qa[16]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y61_N6
cycloneiv_lcell_comb \cpu|rf|qa[16]~295 (
// Equation(s):
// \cpu|rf|qa[16]~295_combout  = (\cpu|rf|qa[4]~65_combout  & ((\cpu|rf|qa[16]~292_combout  & ((\cpu|rf|qa[16]~294_combout ))) # (!\cpu|rf|qa[16]~292_combout  & (\cpu|rf|qa[16]~277_combout )))) # (!\cpu|rf|qa[4]~65_combout  & (((\cpu|rf|qa[16]~292_combout 
// ))))

	.dataa(\cpu|rf|qa[16]~277_combout ),
	.datab(\cpu|rf|qa[4]~65_combout ),
	.datac(\cpu|rf|qa[16]~294_combout ),
	.datad(\cpu|rf|qa[16]~292_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[16]~295_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[16]~295 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[16]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y58_N4
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~5 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~5_combout  = (\cpu|alu_a|y[0]~0_combout  & ((\cpu|rf|qa[14]~255_combout ) # ((\cpu|rf|qa[16]~295_combout ) # (\cpu|rf|qa[15]~275_combout ))))

	.dataa(\cpu|rf|qa[14]~255_combout ),
	.datab(\cpu|alu_a|y[0]~0_combout ),
	.datac(\cpu|rf|qa[16]~295_combout ),
	.datad(\cpu|rf|qa[15]~275_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~5 .lut_mask = 16'hCCC8;
defparam \cpu|al_unit|ShiftLeft0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y59_N16
cycloneiv_lcell_comb \cpu|rf|register[8][6]~feeder (
// Equation(s):
// \cpu|rf|register[8][6]~feeder_combout  = \cpu|link|y[6]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[6]~5_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[8][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[8][6]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[8][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y59_N17
dffeas \cpu|rf|register[8][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[8][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y61_N2
cycloneiv_lcell_comb \cpu|rf|qa[6]~76 (
// Equation(s):
// \cpu|rf|qa[6]~76_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[10][6]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|rf|register[8][6]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|rf|register[10][6]~q ),
	.datab(\cpu|rf|register[8][6]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[6]~76_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[6]~76 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qa[6]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y57_N8
cycloneiv_lcell_comb \cpu|rf|qa[6]~77 (
// Equation(s):
// \cpu|rf|qa[6]~77_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[6]~76_combout  & (\cpu|rf|register[11][6]~q )) # (!\cpu|rf|qa[6]~76_combout  & ((\cpu|rf|register[9][6]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[6]~76_combout ))))

	.dataa(\cpu|rf|register[11][6]~q ),
	.datab(\cpu|rf|register[9][6]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(\cpu|rf|qa[6]~76_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[6]~77_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[6]~77 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qa[6]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y64_N24
cycloneiv_lcell_comb \cpu|rf|register[26][6]~feeder (
// Equation(s):
// \cpu|rf|register[26][6]~feeder_combout  = \cpu|link|y[6]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[6]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[26][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[26][6]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[26][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y64_N25
dffeas \cpu|rf|register[26][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[26][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y60_N20
cycloneiv_lcell_comb \cpu|rf|qa[6]~78 (
// Equation(s):
// \cpu|rf|qa[6]~78_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[26][6]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[18][6]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[26][6]~q ),
	.datac(\cpu|rf|register[18][6]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[6]~78_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[6]~78 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[6]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y60_N14
cycloneiv_lcell_comb \cpu|rf|qa[6]~79 (
// Equation(s):
// \cpu|rf|qa[6]~79_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[6]~78_combout  & ((\cpu|rf|register[30][6]~q ))) # (!\cpu|rf|qa[6]~78_combout  & (\cpu|rf|register[22][6]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[6]~78_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[22][6]~q ),
	.datac(\cpu|rf|register[30][6]~q ),
	.datad(\cpu|rf|qa[6]~78_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[6]~79_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[6]~79 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[6]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y54_N18
cycloneiv_lcell_comb \cpu|rf|register[21][6]~feeder (
// Equation(s):
// \cpu|rf|register[21][6]~feeder_combout  = \cpu|link|y[6]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[6]~5_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[21][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[21][6]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[21][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y54_N19
dffeas \cpu|rf|register[21][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[21][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[21][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[21][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[21][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y61_N8
cycloneiv_lcell_comb \cpu|rf|qa[6]~80 (
// Equation(s):
// \cpu|rf|qa[6]~80_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\imem|irom|altsyncram_component|auto_generated|q_a [24]) # ((\cpu|rf|register[21][6]~q )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[17][6]~q )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[17][6]~q ),
	.datad(\cpu|rf|register[21][6]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qa[6]~80_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[6]~80 .lut_mask = 16'hBA98;
defparam \cpu|rf|qa[6]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y61_N2
cycloneiv_lcell_comb \cpu|rf|qa[6]~81 (
// Equation(s):
// \cpu|rf|qa[6]~81_combout  = (\cpu|rf|qa[6]~80_combout  & (((\cpu|rf|register[29][6]~q ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\cpu|rf|qa[6]~80_combout  & (\cpu|rf|register[25][6]~q  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\cpu|rf|register[25][6]~q ),
	.datab(\cpu|rf|qa[6]~80_combout ),
	.datac(\cpu|rf|register[29][6]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[6]~81_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[6]~81 .lut_mask = 16'hE2CC;
defparam \cpu|rf|qa[6]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y57_N26
cycloneiv_lcell_comb \cpu|rf|qa[6]~84 (
// Equation(s):
// \cpu|rf|qa[6]~84_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[6]~81_combout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|qa[6]~83_combout ))))

	.dataa(\cpu|rf|qa[6]~83_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(\cpu|rf|qa[6]~81_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[6]~84_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[6]~84 .lut_mask = 16'hF2C2;
defparam \cpu|rf|qa[6]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y65_N9
dffeas \cpu|rf|register[19][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[6]~5_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y65_N8
cycloneiv_lcell_comb \cpu|rf|qa[6]~85 (
// Equation(s):
// \cpu|rf|qa[6]~85_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[23][6]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (((\cpu|rf|register[19][6]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\cpu|rf|register[23][6]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[19][6]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[6]~85_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[6]~85 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qa[6]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y65_N7
dffeas \cpu|rf|register[31][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[6]~5_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][6] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y65_N6
cycloneiv_lcell_comb \cpu|rf|qa[6]~86 (
// Equation(s):
// \cpu|rf|qa[6]~86_combout  = (\cpu|rf|qa[6]~85_combout  & (((\cpu|rf|register[31][6]~q ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\cpu|rf|qa[6]~85_combout  & (\cpu|rf|register[27][6]~q  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\cpu|rf|register[27][6]~q ),
	.datab(\cpu|rf|qa[6]~85_combout ),
	.datac(\cpu|rf|register[31][6]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[6]~86_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[6]~86 .lut_mask = 16'hE2CC;
defparam \cpu|rf|qa[6]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y57_N24
cycloneiv_lcell_comb \cpu|rf|qa[6]~87 (
// Equation(s):
// \cpu|rf|qa[6]~87_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[6]~84_combout  & ((\cpu|rf|qa[6]~86_combout ))) # (!\cpu|rf|qa[6]~84_combout  & (\cpu|rf|qa[6]~79_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[6]~84_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|qa[6]~79_combout ),
	.datac(\cpu|rf|qa[6]~84_combout ),
	.datad(\cpu|rf|qa[6]~86_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[6]~87_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[6]~87 .lut_mask = 16'hF858;
defparam \cpu|rf|qa[6]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y57_N4
cycloneiv_lcell_comb \cpu|rf|qa[6]~92 (
// Equation(s):
// \cpu|rf|qa[6]~92_combout  = (\cpu|rf|qa[4]~65_combout  & (((\cpu|rf|qa[4]~62_combout )))) # (!\cpu|rf|qa[4]~65_combout  & ((\cpu|rf|qa[4]~62_combout  & ((\cpu|rf|qa[6]~87_combout ))) # (!\cpu|rf|qa[4]~62_combout  & (\cpu|rf|qa[6]~91_combout ))))

	.dataa(\cpu|rf|qa[6]~91_combout ),
	.datab(\cpu|rf|qa[4]~65_combout ),
	.datac(\cpu|rf|qa[4]~62_combout ),
	.datad(\cpu|rf|qa[6]~87_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[6]~92_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[6]~92 .lut_mask = 16'hF2C2;
defparam \cpu|rf|qa[6]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y57_N22
cycloneiv_lcell_comb \cpu|rf|qa[6]~95 (
// Equation(s):
// \cpu|rf|qa[6]~95_combout  = (\cpu|rf|qa[6]~92_combout  & ((\cpu|rf|qa[6]~94_combout ) # ((!\cpu|rf|qa[4]~65_combout )))) # (!\cpu|rf|qa[6]~92_combout  & (((\cpu|rf|qa[6]~77_combout  & \cpu|rf|qa[4]~65_combout ))))

	.dataa(\cpu|rf|qa[6]~94_combout ),
	.datab(\cpu|rf|qa[6]~77_combout ),
	.datac(\cpu|rf|qa[6]~92_combout ),
	.datad(\cpu|rf|qa[4]~65_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[6]~95_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[6]~95 .lut_mask = 16'hACF0;
defparam \cpu|rf|qa[6]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y58_N22
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~2 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~2_combout  = (\cpu|alu_a|y[0]~0_combout  & ((\cpu|rf|qa[7]~115_combout ) # ((\cpu|rf|qa[6]~95_combout ) # (\cpu|rf|qa[5]~75_combout ))))

	.dataa(\cpu|alu_a|y[0]~0_combout ),
	.datab(\cpu|rf|qa[7]~115_combout ),
	.datac(\cpu|rf|qa[6]~95_combout ),
	.datad(\cpu|rf|qa[5]~75_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~2 .lut_mask = 16'hAAA8;
defparam \cpu|al_unit|ShiftLeft0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y61_N13
dffeas \cpu|rf|register[25][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|link|y[11]~15_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[25][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[25][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[25][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y60_N5
dffeas \cpu|rf|register[29][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[11]~15_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y60_N4
cycloneiv_lcell_comb \cpu|rf|qa[11]~177 (
// Equation(s):
// \cpu|rf|qa[11]~177_combout  = (\cpu|rf|qa[11]~176_combout  & (((\cpu|rf|register[29][11]~q ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\cpu|rf|qa[11]~176_combout  & (\cpu|rf|register[25][11]~q  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\cpu|rf|qa[11]~176_combout ),
	.datab(\cpu|rf|register[25][11]~q ),
	.datac(\cpu|rf|register[29][11]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[11]~177_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[11]~177 .lut_mask = 16'hE4AA;
defparam \cpu|rf|qa[11]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y62_N28
cycloneiv_lcell_comb \cpu|rf|register[30][11]~feeder (
// Equation(s):
// \cpu|rf|register[30][11]~feeder_combout  = \cpu|link|y[11]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[11]~15_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[30][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[30][11]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[30][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y62_N29
dffeas \cpu|rf|register[30][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[30][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y62_N5
dffeas \cpu|rf|register[22][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[11]~15_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y62_N6
cycloneiv_lcell_comb \cpu|rf|register[26][11]~feeder (
// Equation(s):
// \cpu|rf|register[26][11]~feeder_combout  = \cpu|link|y[11]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[11]~15_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[26][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[26][11]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[26][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y62_N7
dffeas \cpu|rf|register[26][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[26][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[26][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[26][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[26][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y62_N11
dffeas \cpu|rf|register[18][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[11]~15_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y62_N10
cycloneiv_lcell_comb \cpu|rf|qa[11]~178 (
// Equation(s):
// \cpu|rf|qa[11]~178_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[26][11]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[18][11]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[26][11]~q ),
	.datac(\cpu|rf|register[18][11]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[11]~178_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[11]~178 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[11]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y62_N20
cycloneiv_lcell_comb \cpu|rf|qa[11]~179 (
// Equation(s):
// \cpu|rf|qa[11]~179_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[11]~178_combout  & (\cpu|rf|register[30][11]~q )) # (!\cpu|rf|qa[11]~178_combout  & ((\cpu|rf|register[22][11]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[11]~178_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[30][11]~q ),
	.datac(\cpu|rf|register[22][11]~q ),
	.datad(\cpu|rf|qa[11]~178_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[11]~179_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[11]~179 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[11]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y64_N5
dffeas \cpu|rf|register[20][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[11]~15_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y64_N15
dffeas \cpu|rf|register[28][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[11]~15_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[28][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[28][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[28][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y64_N27
dffeas \cpu|rf|register[16][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[11]~15_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y64_N26
cycloneiv_lcell_comb \cpu|rf|qa[11]~180 (
// Equation(s):
// \cpu|rf|qa[11]~180_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[24][11]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (((\cpu|rf|register[16][11]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|rf|register[24][11]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[16][11]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[11]~180_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[11]~180 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qa[11]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y64_N14
cycloneiv_lcell_comb \cpu|rf|qa[11]~181 (
// Equation(s):
// \cpu|rf|qa[11]~181_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[11]~180_combout  & ((\cpu|rf|register[28][11]~q ))) # (!\cpu|rf|qa[11]~180_combout  & (\cpu|rf|register[20][11]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[11]~180_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[20][11]~q ),
	.datac(\cpu|rf|register[28][11]~q ),
	.datad(\cpu|rf|qa[11]~180_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[11]~181_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[11]~181 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[11]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y60_N14
cycloneiv_lcell_comb \cpu|rf|qa[11]~182 (
// Equation(s):
// \cpu|rf|qa[11]~182_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\imem|irom|altsyncram_component|auto_generated|q_a [21]) # ((\cpu|rf|qa[11]~179_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[11]~181_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|qa[11]~179_combout ),
	.datad(\cpu|rf|qa[11]~181_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[11]~182_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[11]~182 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qa[11]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y63_N0
cycloneiv_lcell_comb \cpu|rf|register[27][11]~feeder (
// Equation(s):
// \cpu|rf|register[27][11]~feeder_combout  = \cpu|link|y[11]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[11]~15_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[27][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[27][11]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[27][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y63_N1
dffeas \cpu|rf|register[27][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[27][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y65_N31
dffeas \cpu|rf|register[31][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[11]~15_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y65_N21
dffeas \cpu|rf|register[19][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[11]~15_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y65_N20
cycloneiv_lcell_comb \cpu|rf|qa[11]~183 (
// Equation(s):
// \cpu|rf|qa[11]~183_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[23][11]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (((\cpu|rf|register[19][11]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\cpu|rf|register[23][11]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[19][11]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[11]~183_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[11]~183 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qa[11]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y65_N30
cycloneiv_lcell_comb \cpu|rf|qa[11]~184 (
// Equation(s):
// \cpu|rf|qa[11]~184_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[11]~183_combout  & ((\cpu|rf|register[31][11]~q ))) # (!\cpu|rf|qa[11]~183_combout  & (\cpu|rf|register[27][11]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[11]~183_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[27][11]~q ),
	.datac(\cpu|rf|register[31][11]~q ),
	.datad(\cpu|rf|qa[11]~183_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[11]~184_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[11]~184 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[11]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y60_N8
cycloneiv_lcell_comb \cpu|rf|qa[11]~185 (
// Equation(s):
// \cpu|rf|qa[11]~185_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[11]~182_combout  & ((\cpu|rf|qa[11]~184_combout ))) # (!\cpu|rf|qa[11]~182_combout  & (\cpu|rf|qa[11]~177_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[11]~182_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|qa[11]~177_combout ),
	.datac(\cpu|rf|qa[11]~182_combout ),
	.datad(\cpu|rf|qa[11]~184_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[11]~185_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[11]~185 .lut_mask = 16'hF858;
defparam \cpu|rf|qa[11]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y59_N25
dffeas \cpu|rf|register[2][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[11]~15_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[2][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y59_N19
dffeas \cpu|rf|register[3][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[11]~15_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y57_N7
dffeas \cpu|rf|register[1][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[11]~15_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[1][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y57_N13
dffeas \cpu|rf|register[7][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[11]~15_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y57_N17
dffeas \cpu|rf|register[4][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[11]~15_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][11] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y57_N16
cycloneiv_lcell_comb \cpu|rf|qa[11]~188 (
// Equation(s):
// \cpu|rf|qa[11]~188_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[6][11]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[4][11]~q )))))

	.dataa(\cpu|rf|register[6][11]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[4][11]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[11]~188_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[11]~188 .lut_mask = 16'hEE30;
defparam \cpu|rf|qa[11]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y57_N12
cycloneiv_lcell_comb \cpu|rf|qa[11]~189 (
// Equation(s):
// \cpu|rf|qa[11]~189_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[11]~188_combout  & ((\cpu|rf|register[7][11]~q ))) # (!\cpu|rf|qa[11]~188_combout  & (\cpu|rf|register[5][11]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[11]~188_combout ))))

	.dataa(\cpu|rf|register[5][11]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[7][11]~q ),
	.datad(\cpu|rf|qa[11]~188_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[11]~189_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[11]~189 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[11]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y57_N6
cycloneiv_lcell_comb \cpu|rf|qa[11]~190 (
// Equation(s):
// \cpu|rf|qa[11]~190_combout  = (\cpu|rf|qa[4]~66_combout  & (\cpu|rf|qa[4]~69_combout )) # (!\cpu|rf|qa[4]~66_combout  & ((\cpu|rf|qa[4]~69_combout  & ((\cpu|rf|qa[11]~189_combout ))) # (!\cpu|rf|qa[4]~69_combout  & (\cpu|rf|register[1][11]~q ))))

	.dataa(\cpu|rf|qa[4]~66_combout ),
	.datab(\cpu|rf|qa[4]~69_combout ),
	.datac(\cpu|rf|register[1][11]~q ),
	.datad(\cpu|rf|qa[11]~189_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[11]~190_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[11]~190 .lut_mask = 16'hDC98;
defparam \cpu|rf|qa[11]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y59_N18
cycloneiv_lcell_comb \cpu|rf|qa[11]~191 (
// Equation(s):
// \cpu|rf|qa[11]~191_combout  = (\cpu|rf|qa[4]~66_combout  & ((\cpu|rf|qa[11]~190_combout  & ((\cpu|rf|register[3][11]~q ))) # (!\cpu|rf|qa[11]~190_combout  & (\cpu|rf|register[2][11]~q )))) # (!\cpu|rf|qa[4]~66_combout  & (((\cpu|rf|qa[11]~190_combout ))))

	.dataa(\cpu|rf|qa[4]~66_combout ),
	.datab(\cpu|rf|register[2][11]~q ),
	.datac(\cpu|rf|register[3][11]~q ),
	.datad(\cpu|rf|qa[11]~190_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[11]~191_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[11]~191 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[11]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y60_N2
cycloneiv_lcell_comb \cpu|rf|qa[11]~192 (
// Equation(s):
// \cpu|rf|qa[11]~192_combout  = (\cpu|rf|qa[4]~65_combout  & ((\cpu|rf|qa[11]~187_combout ) # ((\cpu|rf|qa[4]~62_combout )))) # (!\cpu|rf|qa[4]~65_combout  & (((!\cpu|rf|qa[4]~62_combout  & \cpu|rf|qa[11]~191_combout ))))

	.dataa(\cpu|rf|qa[11]~187_combout ),
	.datab(\cpu|rf|qa[4]~65_combout ),
	.datac(\cpu|rf|qa[4]~62_combout ),
	.datad(\cpu|rf|qa[11]~191_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[11]~192_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[11]~192 .lut_mask = 16'hCBC8;
defparam \cpu|rf|qa[11]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y60_N20
cycloneiv_lcell_comb \cpu|rf|qa[11]~195 (
// Equation(s):
// \cpu|rf|qa[11]~195_combout  = (\cpu|rf|qa[4]~62_combout  & ((\cpu|rf|qa[11]~192_combout  & (\cpu|rf|qa[11]~194_combout )) # (!\cpu|rf|qa[11]~192_combout  & ((\cpu|rf|qa[11]~185_combout ))))) # (!\cpu|rf|qa[4]~62_combout  & (((\cpu|rf|qa[11]~192_combout 
// ))))

	.dataa(\cpu|rf|qa[11]~194_combout ),
	.datab(\cpu|rf|qa[4]~62_combout ),
	.datac(\cpu|rf|qa[11]~185_combout ),
	.datad(\cpu|rf|qa[11]~192_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[11]~195_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[11]~195 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[11]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y56_N12
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~4 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~4_combout  = (\cpu|alu_a|y[0]~0_combout  & ((\cpu|rf|qa[12]~215_combout ) # ((\cpu|rf|qa[13]~235_combout ) # (\cpu|rf|qa[11]~195_combout ))))

	.dataa(\cpu|alu_a|y[0]~0_combout ),
	.datab(\cpu|rf|qa[12]~215_combout ),
	.datac(\cpu|rf|qa[13]~235_combout ),
	.datad(\cpu|rf|qa[11]~195_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~4 .lut_mask = 16'hAAA8;
defparam \cpu|al_unit|ShiftLeft0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y58_N2
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~6 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~6_combout  = (\cpu|al_unit|ShiftLeft0~3_combout ) # ((\cpu|al_unit|ShiftLeft0~5_combout ) # ((\cpu|al_unit|ShiftLeft0~2_combout ) # (\cpu|al_unit|ShiftLeft0~4_combout )))

	.dataa(\cpu|al_unit|ShiftLeft0~3_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~5_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~2_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~4_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~6 .lut_mask = 16'hFFFE;
defparam \cpu|al_unit|ShiftLeft0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y58_N20
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~13 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~13_combout  = (\cpu|al_unit|ShiftLeft0~6_combout ) # ((\cpu|al_unit|ShiftLeft0~7_combout ) # (\cpu|al_unit|ShiftLeft0~12_combout ))

	.dataa(gnd),
	.datab(\cpu|al_unit|ShiftLeft0~6_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~7_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~13 .lut_mask = 16'hFFFC;
defparam \cpu|al_unit|ShiftLeft0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y60_N18
cycloneiv_lcell_comb \cpu|al_unit|Mux29~16 (
// Equation(s):
// \cpu|al_unit|Mux29~16_combout  = (!\cpu|alu_a|y[4]~2_combout  & ((\cpu|cu|aluc[3]~6_combout ) # ((\cpu|al_unit|Mux29~15_combout  & !\cpu|al_unit|ShiftLeft0~13_combout ))))

	.dataa(\cpu|cu|aluc[3]~6_combout ),
	.datab(\cpu|al_unit|Mux29~15_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~13_combout ),
	.datad(\cpu|alu_a|y[4]~2_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux29~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux29~16 .lut_mask = 16'h00AE;
defparam \cpu|al_unit|Mux29~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y55_N2
cycloneiv_lcell_comb \cpu|al_unit|Mux20~1 (
// Equation(s):
// \cpu|al_unit|Mux20~1_combout  = (!\cpu|alu_a|y[3]~5_combout  & (!\cpu|al_unit|Mux29~7_combout  & \cpu|al_unit|ShiftRight0~61_combout ))

	.dataa(\cpu|alu_a|y[3]~5_combout ),
	.datab(\cpu|al_unit|Mux29~7_combout ),
	.datac(gnd),
	.datad(\cpu|al_unit|ShiftRight0~61_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux20~1 .lut_mask = 16'h1100;
defparam \cpu|al_unit|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y55_N28
cycloneiv_lcell_comb \cpu|al_unit|Mux20~2 (
// Equation(s):
// \cpu|al_unit|Mux20~2_combout  = (\cpu|al_unit|Mux29~5_combout  & (((!\cpu|al_unit|Mux29~0_combout  & \cpu|al_unit|Mux20~1_combout )))) # (!\cpu|al_unit|Mux29~5_combout  & ((\cpu|al_unit|Add0~48_combout ) # ((\cpu|al_unit|Mux29~0_combout ))))

	.dataa(\cpu|al_unit|Add0~48_combout ),
	.datab(\cpu|al_unit|Mux29~5_combout ),
	.datac(\cpu|al_unit|Mux29~0_combout ),
	.datad(\cpu|al_unit|Mux20~1_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux20~2 .lut_mask = 16'h3E32;
defparam \cpu|al_unit|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y55_N22
cycloneiv_lcell_comb \cpu|al_unit|s~50 (
// Equation(s):
// \cpu|al_unit|s~50_combout  = \cpu|alu_b|y[11]~10_combout  $ (((\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[11]~195_combout )))

	.dataa(\cpu|alu_a|y[0]~0_combout ),
	.datab(\cpu|alu_b|y[11]~10_combout ),
	.datac(\cpu|rf|qa[11]~195_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|al_unit|s~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~50 .lut_mask = 16'h6C6C;
defparam \cpu|al_unit|s~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y55_N26
cycloneiv_lcell_comb \cpu|al_unit|Mux20~3 (
// Equation(s):
// \cpu|al_unit|Mux20~3_combout  = (\cpu|al_unit|Mux29~6_combout  & ((\cpu|al_unit|Mux20~2_combout  & (\cpu|al_unit|s~50_combout )) # (!\cpu|al_unit|Mux20~2_combout  & ((\cpu|al_unit|ShiftLeft0~58_combout ))))) # (!\cpu|al_unit|Mux29~6_combout  & 
// (\cpu|al_unit|Mux20~2_combout ))

	.dataa(\cpu|al_unit|Mux29~6_combout ),
	.datab(\cpu|al_unit|Mux20~2_combout ),
	.datac(\cpu|al_unit|s~50_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~58_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux20~3 .lut_mask = 16'hE6C4;
defparam \cpu|al_unit|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y56_N28
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~69 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~69_combout  = (\cpu|al_unit|ShiftLeft0~18_combout  & ((\cpu|al_unit|ShiftLeft0~19_combout  & ((\cpu|al_unit|ShiftRight1~50_combout ))) # (!\cpu|al_unit|ShiftLeft0~19_combout  & (\cpu|rf|qb[31]~85_combout ))))

	.dataa(\cpu|rf|qb[31]~85_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datac(\cpu|al_unit|ShiftRight1~50_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~19_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~69_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~69 .lut_mask = 16'hC088;
defparam \cpu|al_unit|ShiftRight1~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y56_N30
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~70 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~70_combout  = (\cpu|al_unit|ShiftRight0~6_combout ) # (\cpu|al_unit|ShiftRight1~69_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|al_unit|ShiftRight0~6_combout ),
	.datad(\cpu|al_unit|ShiftRight1~69_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~70_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~70 .lut_mask = 16'hFFF0;
defparam \cpu|al_unit|ShiftRight1~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y55_N0
cycloneiv_lcell_comb \cpu|al_unit|Mux20~4 (
// Equation(s):
// \cpu|al_unit|Mux20~4_combout  = (\cpu|al_unit|Mux29~1_combout  & (\cpu|al_unit|Mux29~12_combout )) # (!\cpu|al_unit|Mux29~1_combout  & ((\cpu|al_unit|Mux29~12_combout  & ((\cpu|al_unit|ShiftRight1~70_combout ))) # (!\cpu|al_unit|Mux29~12_combout  & 
// (\cpu|al_unit|Mux20~3_combout ))))

	.dataa(\cpu|al_unit|Mux29~1_combout ),
	.datab(\cpu|al_unit|Mux29~12_combout ),
	.datac(\cpu|al_unit|Mux20~3_combout ),
	.datad(\cpu|al_unit|ShiftRight1~70_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux20~4 .lut_mask = 16'hDC98;
defparam \cpu|al_unit|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y55_N10
cycloneiv_lcell_comb \cpu|al_unit|Mux20~5 (
// Equation(s):
// \cpu|al_unit|Mux20~5_combout  = (\cpu|alu_a|y[11]~12_combout  & ((\cpu|al_unit|Mux20~4_combout ) # ((\cpu|alu_b|y[11]~10_combout  & \cpu|al_unit|Mux29~1_combout )))) # (!\cpu|alu_a|y[11]~12_combout  & (\cpu|al_unit|Mux20~4_combout  & 
// ((\cpu|alu_b|y[11]~10_combout ) # (!\cpu|al_unit|Mux29~1_combout ))))

	.dataa(\cpu|alu_a|y[11]~12_combout ),
	.datab(\cpu|alu_b|y[11]~10_combout ),
	.datac(\cpu|al_unit|Mux29~1_combout ),
	.datad(\cpu|al_unit|Mux20~4_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux20~5 .lut_mask = 16'hEF80;
defparam \cpu|al_unit|Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y54_N14
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~90 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~90_combout  = (\cpu|al_unit|ShiftRight0~62_combout ) # ((\cpu|al_unit|ShiftRight0~6_combout ) # ((\cpu|al_unit|ShiftRight0~99_combout  & \cpu|al_unit|ShiftRight1~48_combout )))

	.dataa(\cpu|al_unit|ShiftRight0~99_combout ),
	.datab(\cpu|al_unit|ShiftRight0~62_combout ),
	.datac(\cpu|al_unit|ShiftRight0~6_combout ),
	.datad(\cpu|al_unit|ShiftRight1~48_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~90_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~90 .lut_mask = 16'hFEFC;
defparam \cpu|al_unit|ShiftRight0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y54_N0
cycloneiv_lcell_comb \cpu|al_unit|Mux20~0 (
// Equation(s):
// \cpu|al_unit|Mux20~0_combout  = (\cpu|al_unit|Mux29~16_combout  & ((\cpu|alu_a|y[3]~5_combout  & ((\cpu|al_unit|ShiftRight0~90_combout ))) # (!\cpu|alu_a|y[3]~5_combout  & (\cpu|al_unit|ShiftRight0~58_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~58_combout ),
	.datab(\cpu|al_unit|ShiftRight0~90_combout ),
	.datac(\cpu|al_unit|Mux29~16_combout ),
	.datad(\cpu|alu_a|y[3]~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux20~0 .lut_mask = 16'hC0A0;
defparam \cpu|al_unit|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y54_N2
cycloneiv_lcell_comb \cpu|al_unit|Mux20~6 (
// Equation(s):
// \cpu|al_unit|Mux20~6_combout  = (\cpu|al_unit|Mux20~0_combout ) # ((!\cpu|al_unit|Mux29~16_combout  & \cpu|al_unit|Mux20~5_combout ))

	.dataa(gnd),
	.datab(\cpu|al_unit|Mux29~16_combout ),
	.datac(\cpu|al_unit|Mux20~5_combout ),
	.datad(\cpu|al_unit|Mux20~0_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux20~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux20~6 .lut_mask = 16'hFF30;
defparam \cpu|al_unit|Mux20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y54_N8
cycloneiv_lcell_comb \cpu|al_unit|Mux19~2 (
// Equation(s):
// \cpu|al_unit|Mux19~2_combout  = (\cpu|al_unit|Mux29~16_combout  & ((\cpu|alu_a|y[3]~5_combout  & (\cpu|al_unit|ShiftRight0~69_combout )) # (!\cpu|alu_a|y[3]~5_combout  & ((\cpu|al_unit|ShiftRight0~66_combout )))))

	.dataa(\cpu|alu_a|y[3]~5_combout ),
	.datab(\cpu|al_unit|Mux29~16_combout ),
	.datac(\cpu|al_unit|ShiftRight0~69_combout ),
	.datad(\cpu|al_unit|ShiftRight0~66_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux19~2 .lut_mask = 16'hC480;
defparam \cpu|al_unit|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y60_N22
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~67 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~67_combout  = (\cpu|al_unit|ShiftRight0~19_combout ) # ((!\cpu|alu_a|y[1]~4_combout  & \cpu|al_unit|ShiftRight1~34_combout ))

	.dataa(\cpu|alu_a|y[1]~4_combout ),
	.datab(\cpu|al_unit|ShiftRight0~19_combout ),
	.datac(gnd),
	.datad(\cpu|al_unit|ShiftRight1~34_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~67_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~67 .lut_mask = 16'hDDCC;
defparam \cpu|al_unit|ShiftRight0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y57_N18
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~71 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~71_combout  = (\cpu|al_unit|ShiftLeft0~18_combout  & ((\cpu|al_unit|ShiftLeft0~19_combout  & ((\cpu|al_unit|ShiftRight0~67_combout ))) # (!\cpu|al_unit|ShiftLeft0~19_combout  & (\cpu|rf|qb[31]~85_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~19_combout ),
	.datac(\cpu|rf|qb[31]~85_combout ),
	.datad(\cpu|al_unit|ShiftRight0~67_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~71_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~71 .lut_mask = 16'hA820;
defparam \cpu|al_unit|ShiftRight1~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y57_N24
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight1~72 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~72_combout  = (\cpu|al_unit|ShiftRight0~6_combout ) # (\cpu|al_unit|ShiftRight1~71_combout )

	.dataa(\cpu|al_unit|ShiftRight0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|al_unit|ShiftRight1~71_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~72_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~72 .lut_mask = 16'hFFAA;
defparam \cpu|al_unit|ShiftRight1~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y56_N4
cycloneiv_lcell_comb \cpu|al_unit|s~22 (
// Equation(s):
// \cpu|al_unit|s~22_combout  = (\cpu|alu_b|y[12]~5_combout ) # ((\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[12]~215_combout ))

	.dataa(\cpu|alu_a|y[0]~0_combout ),
	.datab(\cpu|rf|qa[12]~215_combout ),
	.datac(\cpu|alu_b|y[12]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|al_unit|s~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~22 .lut_mask = 16'hF8F8;
defparam \cpu|al_unit|s~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y56_N22
cycloneiv_lcell_comb \cpu|al_unit|Mux19~3 (
// Equation(s):
// \cpu|al_unit|Mux19~3_combout  = (\cpu|alu_b|y[12]~5_combout  & (\cpu|al_unit|Mux29~1_combout  $ (((!\cpu|rf|qa[12]~215_combout ) # (!\cpu|alu_a|y[0]~0_combout ))))) # (!\cpu|alu_b|y[12]~5_combout  & (\cpu|alu_a|y[0]~0_combout  & 
// (\cpu|rf|qa[12]~215_combout  & !\cpu|al_unit|Mux29~1_combout )))

	.dataa(\cpu|alu_a|y[0]~0_combout ),
	.datab(\cpu|alu_b|y[12]~5_combout ),
	.datac(\cpu|rf|qa[12]~215_combout ),
	.datad(\cpu|al_unit|Mux29~1_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux19~3 .lut_mask = 16'h806C;
defparam \cpu|al_unit|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y59_N8
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~59 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~59_combout  = (\cpu|al_unit|ShiftLeft0~24_combout ) # ((!\cpu|alu_a|y[2]~3_combout  & \cpu|al_unit|ShiftLeft0~27_combout ))

	.dataa(\cpu|alu_a|y[2]~3_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~24_combout ),
	.datac(gnd),
	.datad(\cpu|al_unit|ShiftLeft0~27_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~59 .lut_mask = 16'hDDCC;
defparam \cpu|al_unit|ShiftLeft0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y56_N24
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~40 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~40_combout  = (\cpu|alu_a|y[0]~1_combout  & ((\cpu|alu_a|y[1]~4_combout  & (\cpu|alu_b|y[5]~8_combout )) # (!\cpu|alu_a|y[1]~4_combout  & ((\cpu|alu_b|y[7]~6_combout )))))

	.dataa(\cpu|alu_b|y[5]~8_combout ),
	.datab(\cpu|alu_a|y[0]~1_combout ),
	.datac(\cpu|alu_a|y[1]~4_combout ),
	.datad(\cpu|alu_b|y[7]~6_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~40 .lut_mask = 16'h8C80;
defparam \cpu|al_unit|ShiftLeft0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y56_N14
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~42 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~42_combout  = (\cpu|al_unit|ShiftLeft0~40_combout ) # ((!\cpu|alu_a|y[0]~1_combout  & \cpu|al_unit|ShiftLeft0~41_combout ))

	.dataa(gnd),
	.datab(\cpu|al_unit|ShiftLeft0~40_combout ),
	.datac(\cpu|alu_a|y[0]~1_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~41_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~42 .lut_mask = 16'hCFCC;
defparam \cpu|al_unit|ShiftLeft0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y56_N2
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~63 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~63_combout  = (\cpu|alu_a|y[2]~3_combout  & (\cpu|al_unit|ShiftLeft0~42_combout )) # (!\cpu|alu_a|y[2]~3_combout  & ((\cpu|al_unit|ShiftLeft0~62_combout )))

	.dataa(gnd),
	.datab(\cpu|alu_a|y[2]~3_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~42_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~62_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~63_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~63 .lut_mask = 16'hF3C0;
defparam \cpu|al_unit|ShiftLeft0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y59_N6
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~64 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~64_combout  = (\cpu|alu_a|y[3]~5_combout  & (\cpu|al_unit|ShiftLeft0~59_combout )) # (!\cpu|alu_a|y[3]~5_combout  & ((\cpu|al_unit|ShiftLeft0~63_combout )))

	.dataa(\cpu|alu_a|y[3]~5_combout ),
	.datab(gnd),
	.datac(\cpu|al_unit|ShiftLeft0~59_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~63_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~64_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~64 .lut_mask = 16'hF5A0;
defparam \cpu|al_unit|ShiftLeft0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y56_N22
cycloneiv_lcell_comb \cpu|al_unit|Mux19~9 (
// Equation(s):
// \cpu|al_unit|Mux19~9_combout  = (\cpu|al_unit|ShiftRight0~70_combout  & (!\cpu|alu_a|y[2]~3_combout  & (!\cpu|al_unit|Mux29~7_combout  & !\cpu|alu_a|y[3]~5_combout )))

	.dataa(\cpu|al_unit|ShiftRight0~70_combout ),
	.datab(\cpu|alu_a|y[2]~3_combout ),
	.datac(\cpu|al_unit|Mux29~7_combout ),
	.datad(\cpu|alu_a|y[3]~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux19~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux19~9 .lut_mask = 16'h0002;
defparam \cpu|al_unit|Mux19~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y56_N18
cycloneiv_lcell_comb \cpu|al_unit|Mux19~4 (
// Equation(s):
// \cpu|al_unit|Mux19~4_combout  = (\cpu|al_unit|Mux29~5_combout  & (\cpu|al_unit|Mux19~9_combout  & (!\cpu|al_unit|Mux29~0_combout ))) # (!\cpu|al_unit|Mux29~5_combout  & (((\cpu|al_unit|Mux29~0_combout ) # (\cpu|al_unit|Add0~51_combout ))))

	.dataa(\cpu|al_unit|Mux29~5_combout ),
	.datab(\cpu|al_unit|Mux19~9_combout ),
	.datac(\cpu|al_unit|Mux29~0_combout ),
	.datad(\cpu|al_unit|Add0~51_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux19~4 .lut_mask = 16'h5D58;
defparam \cpu|al_unit|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y56_N16
cycloneiv_lcell_comb \cpu|al_unit|Mux19~5 (
// Equation(s):
// \cpu|al_unit|Mux19~5_combout  = (\cpu|al_unit|Mux29~6_combout  & ((\cpu|al_unit|Mux19~4_combout  & (\cpu|al_unit|Mux19~3_combout )) # (!\cpu|al_unit|Mux19~4_combout  & ((\cpu|al_unit|ShiftLeft0~64_combout ))))) # (!\cpu|al_unit|Mux29~6_combout  & 
// (((\cpu|al_unit|Mux19~4_combout ))))

	.dataa(\cpu|al_unit|Mux19~3_combout ),
	.datab(\cpu|al_unit|Mux29~6_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~64_combout ),
	.datad(\cpu|al_unit|Mux19~4_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux19~5 .lut_mask = 16'hBBC0;
defparam \cpu|al_unit|Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y56_N2
cycloneiv_lcell_comb \cpu|al_unit|Mux19~6 (
// Equation(s):
// \cpu|al_unit|Mux19~6_combout  = (\cpu|al_unit|Mux29~1_combout  & ((\cpu|al_unit|Mux29~12_combout ) # ((\cpu|al_unit|Mux19~3_combout )))) # (!\cpu|al_unit|Mux29~1_combout  & (!\cpu|al_unit|Mux29~12_combout  & ((\cpu|al_unit|Mux19~5_combout ))))

	.dataa(\cpu|al_unit|Mux29~1_combout ),
	.datab(\cpu|al_unit|Mux29~12_combout ),
	.datac(\cpu|al_unit|Mux19~3_combout ),
	.datad(\cpu|al_unit|Mux19~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux19~6 .lut_mask = 16'hB9A8;
defparam \cpu|al_unit|Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y56_N14
cycloneiv_lcell_comb \cpu|al_unit|Mux19~7 (
// Equation(s):
// \cpu|al_unit|Mux19~7_combout  = (\cpu|al_unit|Mux29~12_combout  & ((\cpu|al_unit|Mux19~6_combout  & ((\cpu|al_unit|s~22_combout ))) # (!\cpu|al_unit|Mux19~6_combout  & (\cpu|al_unit|ShiftRight1~72_combout )))) # (!\cpu|al_unit|Mux29~12_combout  & 
// (((\cpu|al_unit|Mux19~6_combout ))))

	.dataa(\cpu|al_unit|Mux29~12_combout ),
	.datab(\cpu|al_unit|ShiftRight1~72_combout ),
	.datac(\cpu|al_unit|s~22_combout ),
	.datad(\cpu|al_unit|Mux19~6_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux19~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux19~7 .lut_mask = 16'hF588;
defparam \cpu|al_unit|Mux19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y54_N30
cycloneiv_lcell_comb \cpu|al_unit|Mux19~8 (
// Equation(s):
// \cpu|al_unit|Mux19~8_combout  = (\cpu|al_unit|Mux19~2_combout ) # ((!\cpu|al_unit|Mux29~16_combout  & \cpu|al_unit|Mux19~7_combout ))

	.dataa(gnd),
	.datab(\cpu|al_unit|Mux29~16_combout ),
	.datac(\cpu|al_unit|Mux19~2_combout ),
	.datad(\cpu|al_unit|Mux19~7_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux19~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux19~8 .lut_mask = 16'hF3F0;
defparam \cpu|al_unit|Mux19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y54_N24
cycloneiv_lcell_comb \cpu|al_unit|Equal0~2 (
// Equation(s):
// \cpu|al_unit|Equal0~2_combout  = (!\cpu|al_unit|Mux18~7_combout  & (!\cpu|al_unit|Mux20~6_combout  & (!\cpu|al_unit|Mux19~8_combout  & !\cpu|al_unit|Mux21~7_combout )))

	.dataa(\cpu|al_unit|Mux18~7_combout ),
	.datab(\cpu|al_unit|Mux20~6_combout ),
	.datac(\cpu|al_unit|Mux19~8_combout ),
	.datad(\cpu|al_unit|Mux21~7_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Equal0~2 .lut_mask = 16'h0001;
defparam \cpu|al_unit|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y54_N10
cycloneiv_lcell_comb \cpu|al_unit|Equal0~1 (
// Equation(s):
// \cpu|al_unit|Equal0~1_combout  = (!\cpu|al_unit|Mux4~10_combout  & (!\cpu|al_unit|Mux6~12_combout  & (!\cpu|al_unit|Mux5~9_combout  & !\cpu|al_unit|Mux1~3_combout )))

	.dataa(\cpu|al_unit|Mux4~10_combout ),
	.datab(\cpu|al_unit|Mux6~12_combout ),
	.datac(\cpu|al_unit|Mux5~9_combout ),
	.datad(\cpu|al_unit|Mux1~3_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Equal0~1 .lut_mask = 16'h0001;
defparam \cpu|al_unit|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y54_N8
cycloneiv_lcell_comb \cpu|al_unit|s~31 (
// Equation(s):
// \cpu|al_unit|s~31_combout  = (\cpu|alu_a|y[20]~21_combout ) # ((\cpu|al_unit|ShiftRight0~6_combout ) # ((\cpu|rf|qb[20]~711_combout  & !\cpu|cu|aluimm~2_combout )))

	.dataa(\cpu|rf|qb[20]~711_combout ),
	.datab(\cpu|cu|aluimm~2_combout ),
	.datac(\cpu|alu_a|y[20]~21_combout ),
	.datad(\cpu|al_unit|ShiftRight0~6_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~31 .lut_mask = 16'hFFF2;
defparam \cpu|al_unit|s~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y56_N6
cycloneiv_lcell_comb \cpu|al_unit|Mux11~2 (
// Equation(s):
// \cpu|al_unit|Mux11~2_combout  = (\cpu|al_unit|Mux11~0_combout  & ((\cpu|al_unit|ShiftLeft0~24_combout ) # ((!\cpu|alu_a|y[2]~3_combout  & \cpu|al_unit|ShiftLeft0~27_combout ))))

	.dataa(\cpu|alu_a|y[2]~3_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~27_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~24_combout ),
	.datad(\cpu|al_unit|Mux11~0_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux11~2 .lut_mask = 16'hF400;
defparam \cpu|al_unit|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y56_N8
cycloneiv_lcell_comb \cpu|al_unit|Mux11~3 (
// Equation(s):
// \cpu|al_unit|Mux11~3_combout  = (\cpu|al_unit|Mux9~1_combout  & ((\cpu|al_unit|Mux9~2_combout  & (\cpu|al_unit|ShiftRight0~71_combout )) # (!\cpu|al_unit|Mux9~2_combout  & ((\cpu|al_unit|Mux11~2_combout ))))) # (!\cpu|al_unit|Mux9~1_combout  & 
// (((!\cpu|al_unit|Mux9~2_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~71_combout ),
	.datab(\cpu|al_unit|Mux9~1_combout ),
	.datac(\cpu|al_unit|Mux9~2_combout ),
	.datad(\cpu|al_unit|Mux11~2_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux11~3 .lut_mask = 16'h8F83;
defparam \cpu|al_unit|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y56_N26
cycloneiv_lcell_comb \cpu|al_unit|Mux11~4 (
// Equation(s):
// \cpu|al_unit|Mux11~4_combout  = (\cpu|al_unit|Mux11~3_combout  & ((\cpu|al_unit|ShiftLeft0~97_combout ) # ((\cpu|al_unit|Mux9~0_combout )))) # (!\cpu|al_unit|Mux11~3_combout  & (((!\cpu|al_unit|Mux9~0_combout  & \cpu|al_unit|ShiftLeft0~63_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~97_combout ),
	.datab(\cpu|al_unit|Mux11~3_combout ),
	.datac(\cpu|al_unit|Mux9~0_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~63_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux11~4 .lut_mask = 16'hCBC8;
defparam \cpu|al_unit|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y54_N12
cycloneiv_lcell_comb \cpu|al_unit|Mux11~5 (
// Equation(s):
// \cpu|al_unit|Mux11~5_combout  = (\cpu|al_unit|Mux11~1_combout  & (((\cpu|al_unit|Mux2~0_combout ) # (\cpu|al_unit|Mux11~4_combout )))) # (!\cpu|al_unit|Mux11~1_combout  & (\cpu|al_unit|Add0~84_combout  & (!\cpu|al_unit|Mux2~0_combout )))

	.dataa(\cpu|al_unit|Mux11~1_combout ),
	.datab(\cpu|al_unit|Add0~84_combout ),
	.datac(\cpu|al_unit|Mux2~0_combout ),
	.datad(\cpu|al_unit|Mux11~4_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux11~5 .lut_mask = 16'hAEA4;
defparam \cpu|al_unit|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y54_N10
cycloneiv_lcell_comb \cpu|al_unit|Mux11~6 (
// Equation(s):
// \cpu|al_unit|Mux11~6_combout  = (\cpu|al_unit|Mux29~12_combout  & (((\cpu|al_unit|Mux29~1_combout )))) # (!\cpu|al_unit|Mux29~12_combout  & ((\cpu|al_unit|Mux29~1_combout  & (\cpu|al_unit|s~29_combout )) # (!\cpu|al_unit|Mux29~1_combout  & 
// ((\cpu|al_unit|Mux11~5_combout )))))

	.dataa(\cpu|al_unit|s~29_combout ),
	.datab(\cpu|al_unit|Mux29~12_combout ),
	.datac(\cpu|al_unit|Mux29~1_combout ),
	.datad(\cpu|al_unit|Mux11~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux11~6 .lut_mask = 16'hE3E0;
defparam \cpu|al_unit|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y54_N6
cycloneiv_lcell_comb \cpu|al_unit|Mux11~7 (
// Equation(s):
// \cpu|al_unit|Mux11~7_combout  = (\cpu|al_unit|Mux29~12_combout  & ((\cpu|al_unit|Mux11~6_combout  & ((\cpu|al_unit|s~31_combout ))) # (!\cpu|al_unit|Mux11~6_combout  & (\cpu|al_unit|ShiftRight1~56_combout )))) # (!\cpu|al_unit|Mux29~12_combout  & 
// (((\cpu|al_unit|Mux11~6_combout ))))

	.dataa(\cpu|al_unit|ShiftRight1~56_combout ),
	.datab(\cpu|al_unit|Mux29~12_combout ),
	.datac(\cpu|al_unit|s~31_combout ),
	.datad(\cpu|al_unit|Mux11~6_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux11~7 .lut_mask = 16'hF388;
defparam \cpu|al_unit|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y54_N16
cycloneiv_lcell_comb \cpu|al_unit|Mux11~8 (
// Equation(s):
// \cpu|al_unit|Mux11~8_combout  = (\cpu|cu|aluc[3]~6_combout  & ((\cpu|alu_a|y[4]~2_combout  & (\cpu|alu_b|y[31]~0_combout )) # (!\cpu|alu_a|y[4]~2_combout  & ((\cpu|al_unit|Mux11~7_combout ))))) # (!\cpu|cu|aluc[3]~6_combout  & 
// (((\cpu|al_unit|Mux11~7_combout ))))

	.dataa(\cpu|cu|aluc[3]~6_combout ),
	.datab(\cpu|alu_b|y[31]~0_combout ),
	.datac(\cpu|alu_a|y[4]~2_combout ),
	.datad(\cpu|al_unit|Mux11~7_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux11~8 .lut_mask = 16'hDF80;
defparam \cpu|al_unit|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y54_N4
cycloneiv_lcell_comb \cpu|al_unit|Equal0~3 (
// Equation(s):
// \cpu|al_unit|Equal0~3_combout  = (!\cpu|al_unit|Mux13~7_combout  & (!\cpu|al_unit|Mux11~8_combout  & (!\cpu|al_unit|Mux14~7_combout  & !\cpu|al_unit|Mux12~8_combout )))

	.dataa(\cpu|al_unit|Mux13~7_combout ),
	.datab(\cpu|al_unit|Mux11~8_combout ),
	.datac(\cpu|al_unit|Mux14~7_combout ),
	.datad(\cpu|al_unit|Mux12~8_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Equal0~3 .lut_mask = 16'h0001;
defparam \cpu|al_unit|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y60_N2
cycloneiv_lcell_comb \dmem|io_output_reg|Decoder0~0 (
// Equation(s):
// \dmem|io_output_reg|Decoder0~0_combout  = (!\cpu|al_unit|Mux26~9_combout  & (!\cpu|al_unit|Mux25~9_combout  & (!\cpu|al_unit|Mux29~17_combout  & !\cpu|al_unit|Mux27~9_combout )))

	.dataa(\cpu|al_unit|Mux26~9_combout ),
	.datab(\cpu|al_unit|Mux25~9_combout ),
	.datac(\cpu|al_unit|Mux29~17_combout ),
	.datad(\cpu|al_unit|Mux27~9_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|Decoder0~0 .lut_mask = 16'h0001;
defparam \dmem|io_output_reg|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y55_N30
cycloneiv_lcell_comb \cpu|al_unit|s~32 (
// Equation(s):
// \cpu|al_unit|s~32_combout  = (\cpu|alu_a|y[22]~23_combout  & ((\cpu|al_unit|ShiftRight0~6_combout ) # ((!\cpu|cu|aluimm~2_combout  & \cpu|rf|qb[22]~712_combout ))))

	.dataa(\cpu|cu|aluimm~2_combout ),
	.datab(\cpu|alu_a|y[22]~23_combout ),
	.datac(\cpu|al_unit|ShiftRight0~6_combout ),
	.datad(\cpu|rf|qb[22]~712_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~32 .lut_mask = 16'hC4C0;
defparam \cpu|al_unit|s~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y57_N2
cycloneiv_lcell_comb \cpu|al_unit|Mux9~4 (
// Equation(s):
// \cpu|al_unit|Mux9~4_combout  = (\cpu|al_unit|Mux11~0_combout  & ((\cpu|alu_a|y[2]~3_combout  & (\cpu|al_unit|ShiftLeft0~22_combout )) # (!\cpu|alu_a|y[2]~3_combout  & ((\cpu|al_unit|ShiftLeft0~34_combout )))))

	.dataa(\cpu|alu_a|y[2]~3_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~22_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~34_combout ),
	.datad(\cpu|al_unit|Mux11~0_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux9~4 .lut_mask = 16'hD800;
defparam \cpu|al_unit|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y60_N20
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~78 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~78_combout  = (!\cpu|alu_a|y[2]~3_combout  & (!\cpu|alu_a|y[1]~4_combout  & (\cpu|al_unit|ShiftRight1~61_combout  & \cpu|alu_a|y[3]~5_combout )))

	.dataa(\cpu|alu_a|y[2]~3_combout ),
	.datab(\cpu|alu_a|y[1]~4_combout ),
	.datac(\cpu|al_unit|ShiftRight1~61_combout ),
	.datad(\cpu|alu_a|y[3]~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~78_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~78 .lut_mask = 16'h1000;
defparam \cpu|al_unit|ShiftRight0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y60_N12
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~93 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~93_combout  = (\cpu|al_unit|ShiftRight0~78_combout ) # ((!\cpu|alu_a|y[3]~5_combout  & \cpu|al_unit|ShiftRight0~80_combout ))

	.dataa(\cpu|alu_a|y[3]~5_combout ),
	.datab(\cpu|al_unit|ShiftRight0~80_combout ),
	.datac(gnd),
	.datad(\cpu|al_unit|ShiftRight0~78_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~93_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~93 .lut_mask = 16'hFF44;
defparam \cpu|al_unit|ShiftRight0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y57_N20
cycloneiv_lcell_comb \cpu|al_unit|Mux9~5 (
// Equation(s):
// \cpu|al_unit|Mux9~5_combout  = (\cpu|al_unit|Mux9~2_combout  & (((\cpu|al_unit|Mux9~1_combout  & \cpu|al_unit|ShiftRight0~93_combout )))) # (!\cpu|al_unit|Mux9~2_combout  & ((\cpu|al_unit|Mux9~4_combout ) # ((!\cpu|al_unit|Mux9~1_combout ))))

	.dataa(\cpu|al_unit|Mux9~2_combout ),
	.datab(\cpu|al_unit|Mux9~4_combout ),
	.datac(\cpu|al_unit|Mux9~1_combout ),
	.datad(\cpu|al_unit|ShiftRight0~93_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux9~5 .lut_mask = 16'hE545;
defparam \cpu|al_unit|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y62_N24
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~103 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~103_combout  = (\cpu|al_unit|ShiftRight1~80_combout  & ((\cpu|alu_a|y[1]~4_combout  & ((\cpu|rf|qb[19]~686_combout ))) # (!\cpu|alu_a|y[1]~4_combout  & (\cpu|rf|qb[21]~606_combout ))))

	.dataa(\cpu|rf|qb[21]~606_combout ),
	.datab(\cpu|al_unit|ShiftRight1~80_combout ),
	.datac(\cpu|alu_a|y[1]~4_combout ),
	.datad(\cpu|rf|qb[19]~686_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~103_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~103 .lut_mask = 16'hC808;
defparam \cpu|al_unit|ShiftLeft0~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y62_N22
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~100 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~100_combout  = (!\cpu|alu_a|y[0]~1_combout  & (!\cpu|alu_a|y[1]~4_combout  & \cpu|al_unit|ShiftLeft0~18_combout ))

	.dataa(gnd),
	.datab(\cpu|alu_a|y[0]~1_combout ),
	.datac(\cpu|alu_a|y[1]~4_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~18_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~100_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~100 .lut_mask = 16'h0300;
defparam \cpu|al_unit|ShiftLeft0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y62_N2
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~102 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~102_combout  = (\cpu|rf|qb[22]~586_combout  & ((\cpu|al_unit|ShiftLeft0~100_combout ) # ((\cpu|rf|qb[20]~626_combout  & \cpu|al_unit|ShiftLeft0~101_combout )))) # (!\cpu|rf|qb[22]~586_combout  & (\cpu|rf|qb[20]~626_combout  & 
// ((\cpu|al_unit|ShiftLeft0~101_combout ))))

	.dataa(\cpu|rf|qb[22]~586_combout ),
	.datab(\cpu|rf|qb[20]~626_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~100_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~101_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~102_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~102 .lut_mask = 16'hECA0;
defparam \cpu|al_unit|ShiftLeft0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y62_N30
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~104 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~104_combout  = (\cpu|al_unit|ShiftLeft0~103_combout ) # ((\cpu|al_unit|ShiftRight0~6_combout ) # (\cpu|al_unit|ShiftLeft0~102_combout ))

	.dataa(gnd),
	.datab(\cpu|al_unit|ShiftLeft0~103_combout ),
	.datac(\cpu|al_unit|ShiftRight0~6_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~102_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~104_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~104 .lut_mask = 16'hFFFC;
defparam \cpu|al_unit|ShiftLeft0~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y61_N30
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~105 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~105_combout  = (\cpu|alu_a|y[2]~3_combout  & (\cpu|al_unit|ShiftLeft0~90_combout )) # (!\cpu|alu_a|y[2]~3_combout  & ((\cpu|al_unit|ShiftLeft0~104_combout )))

	.dataa(gnd),
	.datab(\cpu|al_unit|ShiftLeft0~90_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~104_combout ),
	.datad(\cpu|alu_a|y[2]~3_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~105_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~105 .lut_mask = 16'hCCF0;
defparam \cpu|al_unit|ShiftLeft0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y59_N22
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~73 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~73_combout  = (\cpu|alu_a|y[2]~3_combout  & ((\cpu|al_unit|ShiftLeft0~52_combout ))) # (!\cpu|alu_a|y[2]~3_combout  & (\cpu|al_unit|ShiftLeft0~72_combout ))

	.dataa(\cpu|al_unit|ShiftLeft0~72_combout ),
	.datab(\cpu|alu_a|y[2]~3_combout ),
	.datac(gnd),
	.datad(\cpu|al_unit|ShiftLeft0~52_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~73_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~73 .lut_mask = 16'hEE22;
defparam \cpu|al_unit|ShiftLeft0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y55_N20
cycloneiv_lcell_comb \cpu|al_unit|Mux9~6 (
// Equation(s):
// \cpu|al_unit|Mux9~6_combout  = (\cpu|al_unit|Mux9~0_combout  & (\cpu|al_unit|Mux9~5_combout )) # (!\cpu|al_unit|Mux9~0_combout  & ((\cpu|al_unit|Mux9~5_combout  & (\cpu|al_unit|ShiftLeft0~105_combout )) # (!\cpu|al_unit|Mux9~5_combout  & 
// ((\cpu|al_unit|ShiftLeft0~73_combout )))))

	.dataa(\cpu|al_unit|Mux9~0_combout ),
	.datab(\cpu|al_unit|Mux9~5_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~105_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~73_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux9~6 .lut_mask = 16'hD9C8;
defparam \cpu|al_unit|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y55_N2
cycloneiv_lcell_comb \cpu|al_unit|Mux9~7 (
// Equation(s):
// \cpu|al_unit|Mux9~7_combout  = (\cpu|al_unit|Mux9~3_combout  & ((\cpu|al_unit|Mux9~6_combout ) # ((\cpu|al_unit|Mux2~0_combout )))) # (!\cpu|al_unit|Mux9~3_combout  & (((!\cpu|al_unit|Mux2~0_combout  & \cpu|al_unit|Add0~90_combout ))))

	.dataa(\cpu|al_unit|Mux9~3_combout ),
	.datab(\cpu|al_unit|Mux9~6_combout ),
	.datac(\cpu|al_unit|Mux2~0_combout ),
	.datad(\cpu|al_unit|Add0~90_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux9~7 .lut_mask = 16'hADA8;
defparam \cpu|al_unit|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y55_N28
cycloneiv_lcell_comb \cpu|al_unit|Mux9~8 (
// Equation(s):
// \cpu|al_unit|Mux9~8_combout  = (\cpu|al_unit|Mux29~1_combout  & ((\cpu|al_unit|Mux29~12_combout ) # ((\cpu|al_unit|s~32_combout )))) # (!\cpu|al_unit|Mux29~1_combout  & (!\cpu|al_unit|Mux29~12_combout  & ((\cpu|al_unit|Mux9~7_combout ))))

	.dataa(\cpu|al_unit|Mux29~1_combout ),
	.datab(\cpu|al_unit|Mux29~12_combout ),
	.datac(\cpu|al_unit|s~32_combout ),
	.datad(\cpu|al_unit|Mux9~7_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux9~8 .lut_mask = 16'hB9A8;
defparam \cpu|al_unit|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y55_N22
cycloneiv_lcell_comb \cpu|al_unit|s~34 (
// Equation(s):
// \cpu|al_unit|s~34_combout  = (\cpu|alu_a|y[22]~23_combout ) # ((\cpu|al_unit|ShiftRight0~6_combout ) # ((!\cpu|cu|aluimm~2_combout  & \cpu|rf|qb[22]~712_combout )))

	.dataa(\cpu|cu|aluimm~2_combout ),
	.datab(\cpu|alu_a|y[22]~23_combout ),
	.datac(\cpu|al_unit|ShiftRight0~6_combout ),
	.datad(\cpu|rf|qb[22]~712_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~34 .lut_mask = 16'hFDFC;
defparam \cpu|al_unit|s~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y55_N24
cycloneiv_lcell_comb \cpu|al_unit|Mux9~9 (
// Equation(s):
// \cpu|al_unit|Mux9~9_combout  = (\cpu|al_unit|Mux29~12_combout  & ((\cpu|al_unit|Mux9~8_combout  & ((\cpu|al_unit|s~34_combout ))) # (!\cpu|al_unit|Mux9~8_combout  & (\cpu|al_unit|ShiftRight1~64_combout )))) # (!\cpu|al_unit|Mux29~12_combout  & 
// (((\cpu|al_unit|Mux9~8_combout ))))

	.dataa(\cpu|al_unit|ShiftRight1~64_combout ),
	.datab(\cpu|al_unit|Mux29~12_combout ),
	.datac(\cpu|al_unit|Mux9~8_combout ),
	.datad(\cpu|al_unit|s~34_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux9~9 .lut_mask = 16'hF838;
defparam \cpu|al_unit|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y55_N30
cycloneiv_lcell_comb \cpu|al_unit|Mux9~10 (
// Equation(s):
// \cpu|al_unit|Mux9~10_combout  = (\cpu|cu|aluc[3]~6_combout  & ((\cpu|alu_a|y[4]~2_combout  & (\cpu|alu_b|y[31]~0_combout )) # (!\cpu|alu_a|y[4]~2_combout  & ((\cpu|al_unit|Mux9~9_combout ))))) # (!\cpu|cu|aluc[3]~6_combout  & 
// (((\cpu|al_unit|Mux9~9_combout ))))

	.dataa(\cpu|alu_b|y[31]~0_combout ),
	.datab(\cpu|cu|aluc[3]~6_combout ),
	.datac(\cpu|alu_a|y[4]~2_combout ),
	.datad(\cpu|al_unit|Mux9~9_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux9~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux9~10 .lut_mask = 16'hBF80;
defparam \cpu|al_unit|Mux9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y54_N8
cycloneiv_lcell_comb \cpu|al_unit|s~35 (
// Equation(s):
// \cpu|al_unit|s~35_combout  = \cpu|alu_a|y[24]~25_combout  $ (((\cpu|al_unit|ShiftRight0~6_combout ) # ((!\cpu|cu|aluimm~2_combout  & \cpu|rf|qb[24]~713_combout ))))

	.dataa(\cpu|cu|aluimm~2_combout ),
	.datab(\cpu|alu_a|y[24]~25_combout ),
	.datac(\cpu|al_unit|ShiftRight0~6_combout ),
	.datad(\cpu|rf|qb[24]~713_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~35 .lut_mask = 16'h393C;
defparam \cpu|al_unit|s~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y54_N18
cycloneiv_lcell_comb \cpu|al_unit|Mux7~4 (
// Equation(s):
// \cpu|al_unit|Mux7~4_combout  = (\cpu|cu|aluc[2]~3_combout  & (((\cpu|al_unit|s~35_combout ) # (\cpu|cu|aluc[0]~5_combout )))) # (!\cpu|cu|aluc[2]~3_combout  & (\cpu|alu_b|y[8]~13_combout  & ((!\cpu|cu|aluc[0]~5_combout ))))

	.dataa(\cpu|alu_b|y[8]~13_combout ),
	.datab(\cpu|cu|aluc[2]~3_combout ),
	.datac(\cpu|al_unit|s~35_combout ),
	.datad(\cpu|cu|aluc[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux7~4 .lut_mask = 16'hCCE2;
defparam \cpu|al_unit|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y56_N8
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~94 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~94_combout  = (!\cpu|alu_a|y[3]~5_combout  & ((\cpu|al_unit|ShiftRight0~6_combout ) # ((\cpu|al_unit|ShiftRight0~21_combout  & \cpu|al_unit|ShiftLeft0~18_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~21_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datac(\cpu|alu_a|y[3]~5_combout ),
	.datad(\cpu|al_unit|ShiftRight0~6_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~94_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~94 .lut_mask = 16'h0F08;
defparam \cpu|al_unit|ShiftRight0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y56_N16
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~44 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~44_combout  = (\cpu|al_unit|ShiftLeft0~125_combout ) # ((\cpu|al_unit|ShiftLeft0~27_combout  & (!\cpu|alu_a|y[3]~5_combout  & \cpu|alu_a|y[2]~3_combout )))

	.dataa(\cpu|al_unit|ShiftLeft0~125_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~27_combout ),
	.datac(\cpu|alu_a|y[3]~5_combout ),
	.datad(\cpu|alu_a|y[2]~3_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~44 .lut_mask = 16'hAEAA;
defparam \cpu|al_unit|ShiftLeft0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y57_N0
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~96 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~96_combout  = (\cpu|al_unit|ShiftRight1~80_combout  & ((\cpu|alu_a|y[1]~4_combout  & ((\cpu|rf|qb[17]~646_combout ))) # (!\cpu|alu_a|y[1]~4_combout  & (\cpu|rf|qb[19]~686_combout ))))

	.dataa(\cpu|rf|qb[19]~686_combout ),
	.datab(\cpu|alu_a|y[1]~4_combout ),
	.datac(\cpu|rf|qb[17]~646_combout ),
	.datad(\cpu|al_unit|ShiftRight1~80_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~96_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~96 .lut_mask = 16'hE200;
defparam \cpu|al_unit|ShiftLeft0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y57_N4
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~129 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~129_combout  = (\cpu|al_unit|ShiftRight0~6_combout ) # ((\cpu|al_unit|ShiftLeft0~96_combout ) # ((\cpu|al_unit|ShiftLeft0~128_combout  & !\cpu|alu_a|y[0]~1_combout )))

	.dataa(\cpu|al_unit|ShiftLeft0~128_combout ),
	.datab(\cpu|al_unit|ShiftRight0~6_combout ),
	.datac(\cpu|alu_a|y[0]~1_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~96_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~129_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~129 .lut_mask = 16'hFFCE;
defparam \cpu|al_unit|ShiftLeft0~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y62_N6
cycloneiv_lcell_comb \cpu|al_unit|Mux7~2 (
// Equation(s):
// \cpu|al_unit|Mux7~2_combout  = (\cpu|al_unit|Mux6~2_combout  & (((\cpu|al_unit|ShiftLeft0~129_combout )) # (!\cpu|al_unit|ShiftRight0~95_combout ))) # (!\cpu|al_unit|Mux6~2_combout  & (\cpu|al_unit|ShiftRight0~95_combout  & 
// ((\cpu|al_unit|ShiftLeft0~114_combout ))))

	.dataa(\cpu|al_unit|Mux6~2_combout ),
	.datab(\cpu|al_unit|ShiftRight0~95_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~129_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~114_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux7~2 .lut_mask = 16'hE6A2;
defparam \cpu|al_unit|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y56_N28
cycloneiv_lcell_comb \cpu|al_unit|Mux7~3 (
// Equation(s):
// \cpu|al_unit|Mux7~3_combout  = (\cpu|al_unit|ShiftRight0~95_combout  & (((\cpu|al_unit|Mux7~2_combout )))) # (!\cpu|al_unit|ShiftRight0~95_combout  & ((\cpu|al_unit|Mux7~2_combout  & (\cpu|al_unit|ShiftLeft0~44_combout )) # (!\cpu|al_unit|Mux7~2_combout  
// & ((\cpu|al_unit|ShiftLeft0~82_combout )))))

	.dataa(\cpu|al_unit|ShiftRight0~95_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~44_combout ),
	.datac(\cpu|al_unit|Mux7~2_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~82_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux7~3 .lut_mask = 16'hE5E0;
defparam \cpu|al_unit|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y54_N2
cycloneiv_lcell_comb \cpu|al_unit|Mux7~11 (
// Equation(s):
// \cpu|al_unit|Mux7~11_combout  = (!\cpu|al_unit|ShiftLeft0~6_combout  & (!\cpu|al_unit|ShiftLeft0~7_combout  & (\cpu|al_unit|Mux7~3_combout  & !\cpu|al_unit|ShiftLeft0~12_combout )))

	.dataa(\cpu|al_unit|ShiftLeft0~6_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~7_combout ),
	.datac(\cpu|al_unit|Mux7~3_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux7~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux7~11 .lut_mask = 16'h0010;
defparam \cpu|al_unit|Mux7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y54_N4
cycloneiv_lcell_comb \cpu|al_unit|Mux7~5 (
// Equation(s):
// \cpu|al_unit|Mux7~5_combout  = (\cpu|al_unit|Mux6~3_combout  & ((\cpu|al_unit|Mux7~4_combout  & ((\cpu|al_unit|Mux7~11_combout ))) # (!\cpu|al_unit|Mux7~4_combout  & (\cpu|al_unit|ShiftRight0~94_combout )))) # (!\cpu|al_unit|Mux6~3_combout  & 
// (\cpu|al_unit|Mux7~4_combout ))

	.dataa(\cpu|al_unit|Mux6~3_combout ),
	.datab(\cpu|al_unit|Mux7~4_combout ),
	.datac(\cpu|al_unit|ShiftRight0~94_combout ),
	.datad(\cpu|al_unit|Mux7~11_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux7~5 .lut_mask = 16'hEC64;
defparam \cpu|al_unit|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y54_N14
cycloneiv_lcell_comb \cpu|al_unit|s~36 (
// Equation(s):
// \cpu|al_unit|s~36_combout  = (\cpu|alu_a|y[24]~25_combout  & ((\cpu|al_unit|ShiftRight0~6_combout ) # ((!\cpu|cu|aluimm~2_combout  & \cpu|rf|qb[24]~713_combout ))))

	.dataa(\cpu|cu|aluimm~2_combout ),
	.datab(\cpu|alu_a|y[24]~25_combout ),
	.datac(\cpu|al_unit|ShiftRight0~6_combout ),
	.datad(\cpu|rf|qb[24]~713_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~36 .lut_mask = 16'hC4C0;
defparam \cpu|al_unit|s~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y54_N16
cycloneiv_lcell_comb \cpu|al_unit|Mux7~6 (
// Equation(s):
// \cpu|al_unit|Mux7~6_combout  = (\cpu|al_unit|Mux6~4_combout  & (((\cpu|al_unit|Mux29~1_combout )))) # (!\cpu|al_unit|Mux6~4_combout  & ((\cpu|al_unit|Mux29~1_combout  & (\cpu|al_unit|s~36_combout )) # (!\cpu|al_unit|Mux29~1_combout  & 
// ((\cpu|al_unit|Add0~96_combout )))))

	.dataa(\cpu|al_unit|Mux6~4_combout ),
	.datab(\cpu|al_unit|s~36_combout ),
	.datac(\cpu|al_unit|Mux29~1_combout ),
	.datad(\cpu|al_unit|Add0~96_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux7~6 .lut_mask = 16'hE5E0;
defparam \cpu|al_unit|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y54_N0
cycloneiv_lcell_comb \cpu|al_unit|Mux7~7 (
// Equation(s):
// \cpu|al_unit|Mux7~7_combout  = (\cpu|al_unit|Mux6~4_combout  & ((\cpu|al_unit|Mux7~6_combout  & (\cpu|al_unit|s~37_combout )) # (!\cpu|al_unit|Mux7~6_combout  & ((\cpu|al_unit|Mux7~5_combout ))))) # (!\cpu|al_unit|Mux6~4_combout  & 
// (((\cpu|al_unit|Mux7~6_combout ))))

	.dataa(\cpu|al_unit|s~37_combout ),
	.datab(\cpu|al_unit|Mux6~4_combout ),
	.datac(\cpu|al_unit|Mux7~5_combout ),
	.datad(\cpu|al_unit|Mux7~6_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux7~7 .lut_mask = 16'hBBC0;
defparam \cpu|al_unit|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y56_N16
cycloneiv_lcell_comb \cpu|al_unit|Mux7~9 (
// Equation(s):
// \cpu|al_unit|Mux7~9_combout  = (\cpu|al_unit|ShiftLeft0~18_combout  & ((\cpu|al_unit|Mux7~8_combout  & ((\cpu|al_unit|ShiftRight0~21_combout ))) # (!\cpu|al_unit|Mux7~8_combout  & (\cpu|rf|qb[31]~85_combout ))))

	.dataa(\cpu|rf|qb[31]~85_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datac(\cpu|al_unit|Mux7~8_combout ),
	.datad(\cpu|al_unit|ShiftRight0~21_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux7~9 .lut_mask = 16'hC808;
defparam \cpu|al_unit|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y54_N18
cycloneiv_lcell_comb \cpu|al_unit|Mux7~10 (
// Equation(s):
// \cpu|al_unit|Mux7~10_combout  = (\cpu|cu|aluc[3]~6_combout  & ((\cpu|al_unit|ShiftRight0~6_combout ) # ((\cpu|al_unit|Mux7~9_combout )))) # (!\cpu|cu|aluc[3]~6_combout  & (((\cpu|al_unit|Mux7~7_combout ))))

	.dataa(\cpu|cu|aluc[3]~6_combout ),
	.datab(\cpu|al_unit|ShiftRight0~6_combout ),
	.datac(\cpu|al_unit|Mux7~7_combout ),
	.datad(\cpu|al_unit|Mux7~9_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux7~10 .lut_mask = 16'hFAD8;
defparam \cpu|al_unit|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y54_N22
cycloneiv_lcell_comb \cpu|al_unit|Equal0~4 (
// Equation(s):
// \cpu|al_unit|Equal0~4_combout  = (!\cpu|al_unit|Mux24~8_combout  & (\dmem|io_output_reg|Decoder0~0_combout  & (!\cpu|al_unit|Mux9~10_combout  & !\cpu|al_unit|Mux7~10_combout )))

	.dataa(\cpu|al_unit|Mux24~8_combout ),
	.datab(\dmem|io_output_reg|Decoder0~0_combout ),
	.datac(\cpu|al_unit|Mux9~10_combout ),
	.datad(\cpu|al_unit|Mux7~10_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Equal0~4 .lut_mask = 16'h0004;
defparam \cpu|al_unit|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y54_N26
cycloneiv_lcell_comb \cpu|al_unit|Equal0~5 (
// Equation(s):
// \cpu|al_unit|Equal0~5_combout  = (!\cpu|al_unit|Mux17~4_combout  & (!\cpu|al_unit|Mux22~13_combout  & ((\cpu|al_unit|Mux29~16_combout ) # (!\cpu|al_unit|Mux17~9_combout ))))

	.dataa(\cpu|al_unit|Mux17~9_combout ),
	.datab(\cpu|al_unit|Mux29~16_combout ),
	.datac(\cpu|al_unit|Mux17~4_combout ),
	.datad(\cpu|al_unit|Mux22~13_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Equal0~5 .lut_mask = 16'h000D;
defparam \cpu|al_unit|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y54_N20
cycloneiv_lcell_comb \cpu|al_unit|Equal0~6 (
// Equation(s):
// \cpu|al_unit|Equal0~6_combout  = (!\cpu|al_unit|Mux23~9_combout  & (!\cpu|al_unit|Mux28~8_combout  & (\cpu|al_unit|Equal0~5_combout  & !\cpu|al_unit|Mux10~7_combout )))

	.dataa(\cpu|al_unit|Mux23~9_combout ),
	.datab(\cpu|al_unit|Mux28~8_combout ),
	.datac(\cpu|al_unit|Equal0~5_combout ),
	.datad(\cpu|al_unit|Mux10~7_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Equal0~6 .lut_mask = 16'h0010;
defparam \cpu|al_unit|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y54_N14
cycloneiv_lcell_comb \cpu|al_unit|Equal0~7 (
// Equation(s):
// \cpu|al_unit|Equal0~7_combout  = (!\cpu|al_unit|Mux8~7_combout  & (\cpu|al_unit|Equal0~3_combout  & (\cpu|al_unit|Equal0~4_combout  & \cpu|al_unit|Equal0~6_combout )))

	.dataa(\cpu|al_unit|Mux8~7_combout ),
	.datab(\cpu|al_unit|Equal0~3_combout ),
	.datac(\cpu|al_unit|Equal0~4_combout ),
	.datad(\cpu|al_unit|Equal0~6_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Equal0~7 .lut_mask = 16'h4000;
defparam \cpu|al_unit|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N24
cycloneiv_lcell_comb \cpu|al_unit|Equal0~8 (
// Equation(s):
// \cpu|al_unit|Equal0~8_combout  = (!\cpu|al_unit|Mux0~2_combout  & (!\cpu|al_unit|Mux2~15_combout  & (!\cpu|al_unit|Mux3~9_combout  & \cpu|al_unit|Equal0~7_combout )))

	.dataa(\cpu|al_unit|Mux0~2_combout ),
	.datab(\cpu|al_unit|Mux2~15_combout ),
	.datac(\cpu|al_unit|Mux3~9_combout ),
	.datad(\cpu|al_unit|Equal0~7_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Equal0~8 .lut_mask = 16'h0100;
defparam \cpu|al_unit|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N2
cycloneiv_lcell_comb \cpu|al_unit|Equal0~9 (
// Equation(s):
// \cpu|al_unit|Equal0~9_combout  = (\cpu|al_unit|Equal0~0_combout  & (\cpu|al_unit|Equal0~2_combout  & (\cpu|al_unit|Equal0~1_combout  & \cpu|al_unit|Equal0~8_combout )))

	.dataa(\cpu|al_unit|Equal0~0_combout ),
	.datab(\cpu|al_unit|Equal0~2_combout ),
	.datac(\cpu|al_unit|Equal0~1_combout ),
	.datad(\cpu|al_unit|Equal0~8_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Equal0~9 .lut_mask = 16'h8000;
defparam \cpu|al_unit|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N16
cycloneiv_lcell_comb \cpu|cu|pcsource[0]~2 (
// Equation(s):
// \cpu|cu|pcsource[0]~2_combout  = (\cpu|cu|pcsource[0]~1_combout ) # ((\cpu|cu|pcsource[0]~0_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [26] $ (\cpu|al_unit|Equal0~9_combout ))))

	.dataa(\cpu|cu|pcsource[0]~0_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.datac(\cpu|cu|pcsource[0]~1_combout ),
	.datad(\cpu|al_unit|Equal0~9_combout ),
	.cin(gnd),
	.combout(\cpu|cu|pcsource[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|pcsource[0]~2 .lut_mask = 16'hF2F8;
defparam \cpu|cu|pcsource[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y56_N2
cycloneiv_lcell_comb \cpu|nextpc|Mux24~0 (
// Equation(s):
// \cpu|nextpc|Mux24~0_combout  = (\cpu|cu|pcsource[1]~4_combout  & (((\cpu|cu|pcsource[0]~2_combout )))) # (!\cpu|cu|pcsource[1]~4_combout  & ((\cpu|cu|pcsource[0]~2_combout  & (\cpu|br_adr|p4[7]~10_combout )) # (!\cpu|cu|pcsource[0]~2_combout  & 
// ((\cpu|pcplus4|p4[7]~10_combout )))))

	.dataa(\cpu|br_adr|p4[7]~10_combout ),
	.datab(\cpu|pcplus4|p4[7]~10_combout ),
	.datac(\cpu|cu|pcsource[1]~4_combout ),
	.datad(\cpu|cu|pcsource[0]~2_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux24~0 .lut_mask = 16'hFA0C;
defparam \cpu|nextpc|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y56_N24
cycloneiv_lcell_comb \cpu|nextpc|Mux24~1 (
// Equation(s):
// \cpu|nextpc|Mux24~1_combout  = (\cpu|cu|pcsource[1]~4_combout  & ((\cpu|nextpc|Mux24~0_combout  & (!\imem|irom|altsyncram_component|auto_generated|q_a [5])) # (!\cpu|nextpc|Mux24~0_combout  & ((!\cpu|rf|qa[7]~701_combout ))))) # 
// (!\cpu|cu|pcsource[1]~4_combout  & (((!\cpu|nextpc|Mux24~0_combout ))))

	.dataa(\cpu|cu|pcsource[1]~4_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [5]),
	.datac(\cpu|rf|qa[7]~701_combout ),
	.datad(\cpu|nextpc|Mux24~0_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux24~1 .lut_mask = 16'h225F;
defparam \cpu|nextpc|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y56_N25
dffeas \cpu|ip|q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|nextpc|Mux24~1_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[7] .is_wysiwyg = "true";
defparam \cpu|ip|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y57_N28
cycloneiv_lcell_comb \cpu|ip|q[7]~_wirecell (
// Equation(s):
// \cpu|ip|q[7]~_wirecell_combout  = !\cpu|ip|q [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|ip|q [7]),
	.cin(gnd),
	.combout(\cpu|ip|q[7]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ip|q[7]~_wirecell .lut_mask = 16'h00FF;
defparam \cpu|ip|q[7]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y55_N0
cycloneiv_lcell_comb \cpu|rf|qa[6]~700 (
// Equation(s):
// \cpu|rf|qa[6]~700_combout  = (\cpu|rf|qa[6]~95_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [25]) # (!\cpu|rf|Equal0~0_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.datab(\cpu|rf|Equal0~0_combout ),
	.datac(gnd),
	.datad(\cpu|rf|qa[6]~95_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[6]~700_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[6]~700 .lut_mask = 16'hBB00;
defparam \cpu|rf|qa[6]~700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y55_N18
cycloneiv_lcell_comb \cpu|nextpc|Mux25~0 (
// Equation(s):
// \cpu|nextpc|Mux25~0_combout  = (\cpu|cu|pcsource[1]~4_combout  & (((\cpu|cu|pcsource[0]~2_combout ) # (\cpu|rf|qa[6]~700_combout )))) # (!\cpu|cu|pcsource[1]~4_combout  & (\cpu|pcplus4|p4[6]~8_combout  & (!\cpu|cu|pcsource[0]~2_combout )))

	.dataa(\cpu|pcplus4|p4[6]~8_combout ),
	.datab(\cpu|cu|pcsource[1]~4_combout ),
	.datac(\cpu|cu|pcsource[0]~2_combout ),
	.datad(\cpu|rf|qa[6]~700_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux25~0 .lut_mask = 16'hCEC2;
defparam \cpu|nextpc|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y55_N4
cycloneiv_lcell_comb \cpu|nextpc|Mux25~1 (
// Equation(s):
// \cpu|nextpc|Mux25~1_combout  = (\cpu|cu|pcsource[0]~2_combout  & ((\cpu|nextpc|Mux25~0_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [4]))) # (!\cpu|nextpc|Mux25~0_combout  & (!\cpu|br_adr|p4[6]~8_combout )))) # 
// (!\cpu|cu|pcsource[0]~2_combout  & (((!\cpu|nextpc|Mux25~0_combout ))))

	.dataa(\cpu|br_adr|p4[6]~8_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [4]),
	.datac(\cpu|cu|pcsource[0]~2_combout ),
	.datad(\cpu|nextpc|Mux25~0_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux25~1 .lut_mask = 16'h305F;
defparam \cpu|nextpc|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y55_N5
dffeas \cpu|ip|q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|nextpc|Mux25~1_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[6] .is_wysiwyg = "true";
defparam \cpu|ip|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y55_N28
cycloneiv_lcell_comb \cpu|ip|q[6]~_wirecell (
// Equation(s):
// \cpu|ip|q[6]~_wirecell_combout  = !\cpu|ip|q [6]

	.dataa(gnd),
	.datab(\cpu|ip|q [6]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ip|q[6]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ip|q[6]~_wirecell .lut_mask = 16'h3333;
defparam \cpu|ip|q[6]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y59_N30
cycloneiv_lcell_comb \cpu|link|y[5]~2 (
// Equation(s):
// \cpu|link|y[5]~2_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [31] & (!\imem|irom|altsyncram_component|auto_generated|q_a [29] & \cpu|cu|wmem~0_combout ))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [29]),
	.datac(gnd),
	.datad(\cpu|cu|wmem~0_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[5]~2 .lut_mask = 16'h2200;
defparam \cpu|link|y[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y54_N0
cycloneiv_lcell_comb \cpu|link|y[5]~1 (
// Equation(s):
// \cpu|link|y[5]~1_combout  = (\cpu|pcplus4|p4[5]~6_combout  & ((\cpu|cu|jal~0_combout ) # ((\cpu|link|y[5]~0_combout  & \cpu|al_unit|Mux26~9_combout )))) # (!\cpu|pcplus4|p4[5]~6_combout  & (\cpu|link|y[5]~0_combout  & ((\cpu|al_unit|Mux26~9_combout ))))

	.dataa(\cpu|pcplus4|p4[5]~6_combout ),
	.datab(\cpu|link|y[5]~0_combout ),
	.datac(\cpu|cu|jal~0_combout ),
	.datad(\cpu|al_unit|Mux26~9_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[5]~1 .lut_mask = 16'hECA0;
defparam \cpu|link|y[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X97_Y91_N8
cycloneiv_io_ibuf \in_port1[5]~input (
	.i(in_port1[5]),
	.ibar(gnd),
	.o(\in_port1[5]~input_o ));
// synopsys translate_off
defparam \in_port1[5]~input .bus_hold = "false";
defparam \in_port1[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X97_Y55_N23
dffeas \dmem|io_input_reg|in_reg1[5] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\in_port1[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg1[5] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg1[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y19_N8
cycloneiv_io_ibuf \in_port0[5]~input (
	.i(in_port0[5]),
	.ibar(gnd),
	.o(\in_port0[5]~input_o ));
// synopsys translate_off
defparam \in_port0[5]~input .bus_hold = "false";
defparam \in_port0[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X98_Y55_N4
cycloneiv_lcell_comb \dmem|io_input_reg|in_reg0[5]~feeder (
// Equation(s):
// \dmem|io_input_reg|in_reg0[5]~feeder_combout  = \in_port0[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in_port0[5]~input_o ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|in_reg0[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg0[5]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_input_reg|in_reg0[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y55_N5
dffeas \dmem|io_input_reg|in_reg0[5] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_input_reg|in_reg0[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_input_reg|in_reg0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg0[5] .is_wysiwyg = "true";
defparam \dmem|io_input_reg|in_reg0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y55_N22
cycloneiv_lcell_comb \dmem|io_input_reg|io_imput_mux2x32|Selector26~0 (
// Equation(s):
// \dmem|io_input_reg|io_imput_mux2x32|Selector26~0_combout  = (\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout  & ((\dmem|io_input_reg|in_reg1 [5]) # ((\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout  & \dmem|io_input_reg|in_reg0 [5])))) # 
// (!\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout  & (\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout  & ((\dmem|io_input_reg|in_reg0 [5]))))

	.dataa(\dmem|io_input_reg|io_imput_mux2x32|Equal1~0_combout ),
	.datab(\dmem|io_input_reg|io_imput_mux2x32|Equal0~2_combout ),
	.datac(\dmem|io_input_reg|in_reg1 [5]),
	.datad(\dmem|io_input_reg|in_reg0 [5]),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_imput_mux2x32|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector26~0 .lut_mask = 16'hECA0;
defparam \dmem|io_input_reg|io_imput_mux2x32|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y58_N2
cycloneiv_lcell_comb \dmem|io_data_mux|y[5]~5 (
// Equation(s):
// \dmem|io_data_mux|y[5]~5_combout  = (\cpu|al_unit|Mux24~8_combout  & ((\dmem|io_input_reg|io_imput_mux2x32|Selector26~0_combout ))) # (!\cpu|al_unit|Mux24~8_combout  & (\dmem|dram|altsyncram_component|auto_generated|q_a [5]))

	.dataa(\cpu|al_unit|Mux24~8_combout ),
	.datab(gnd),
	.datac(\dmem|dram|altsyncram_component|auto_generated|q_a [5]),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Selector26~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[5]~5 .lut_mask = 16'hFA50;
defparam \dmem|io_data_mux|y[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y58_N4
cycloneiv_lcell_comb \cpu|link|y[5]~3 (
// Equation(s):
// \cpu|link|y[5]~3_combout  = (\cpu|link|y[5]~1_combout ) # ((\cpu|link|y[5]~2_combout  & \dmem|io_data_mux|y[5]~5_combout ))

	.dataa(gnd),
	.datab(\cpu|link|y[5]~2_combout ),
	.datac(\cpu|link|y[5]~1_combout ),
	.datad(\dmem|io_data_mux|y[5]~5_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[5]~3 .lut_mask = 16'hFCF0;
defparam \cpu|link|y[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y57_N20
cycloneiv_lcell_comb \cpu|rf|register[3][5]~feeder (
// Equation(s):
// \cpu|rf|register[3][5]~feeder_combout  = \cpu|link|y[5]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[5]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[3][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[3][5]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[3][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y57_N21
dffeas \cpu|rf|register[3][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y57_N24
cycloneiv_lcell_comb \cpu|rf|register[6][5]~feeder (
// Equation(s):
// \cpu|rf|register[6][5]~feeder_combout  = \cpu|link|y[5]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[5]~3_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[6][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[6][5]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[6][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y57_N25
dffeas \cpu|rf|register[6][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[6][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y57_N20
cycloneiv_lcell_comb \cpu|rf|qa[5]~67 (
// Equation(s):
// \cpu|rf|qa[5]~67_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[6][5]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|rf|register[4][5]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[6][5]~q ),
	.datac(\cpu|rf|register[4][5]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[5]~67_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[5]~67 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[5]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y56_N10
cycloneiv_lcell_comb \cpu|rf|qa[5]~68 (
// Equation(s):
// \cpu|rf|qa[5]~68_combout  = (\cpu|rf|qa[5]~67_combout  & (((\cpu|rf|register[7][5]~q ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\cpu|rf|qa[5]~67_combout  & (\cpu|rf|register[5][5]~q  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|rf|register[5][5]~q ),
	.datab(\cpu|rf|register[7][5]~q ),
	.datac(\cpu|rf|qa[5]~67_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[5]~68_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[5]~68 .lut_mask = 16'hCAF0;
defparam \cpu|rf|qa[5]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y56_N28
cycloneiv_lcell_comb \cpu|rf|qa[5]~70 (
// Equation(s):
// \cpu|rf|qa[5]~70_combout  = (\cpu|rf|qa[4]~69_combout  & ((\cpu|rf|qa[4]~66_combout ) # ((\cpu|rf|qa[5]~68_combout )))) # (!\cpu|rf|qa[4]~69_combout  & (!\cpu|rf|qa[4]~66_combout  & (\cpu|rf|register[1][5]~q )))

	.dataa(\cpu|rf|qa[4]~69_combout ),
	.datab(\cpu|rf|qa[4]~66_combout ),
	.datac(\cpu|rf|register[1][5]~q ),
	.datad(\cpu|rf|qa[5]~68_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[5]~70_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[5]~70 .lut_mask = 16'hBA98;
defparam \cpu|rf|qa[5]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y57_N22
cycloneiv_lcell_comb \cpu|rf|qa[5]~71 (
// Equation(s):
// \cpu|rf|qa[5]~71_combout  = (\cpu|rf|qa[5]~70_combout  & (((\cpu|rf|register[3][5]~q ) # (!\cpu|rf|qa[4]~66_combout )))) # (!\cpu|rf|qa[5]~70_combout  & (\cpu|rf|register[2][5]~q  & ((\cpu|rf|qa[4]~66_combout ))))

	.dataa(\cpu|rf|register[2][5]~q ),
	.datab(\cpu|rf|register[3][5]~q ),
	.datac(\cpu|rf|qa[5]~70_combout ),
	.datad(\cpu|rf|qa[4]~66_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[5]~71_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[5]~71 .lut_mask = 16'hCAF0;
defparam \cpu|rf|qa[5]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y60_N29
dffeas \cpu|rf|register[9][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[5]~3_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y57_N13
dffeas \cpu|rf|register[8][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[5]~3_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[8][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[8][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y57_N12
cycloneiv_lcell_comb \cpu|rf|qa[5]~63 (
// Equation(s):
// \cpu|rf|qa[5]~63_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[9][5]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[8][5]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[9][5]~q ),
	.datac(\cpu|rf|register[8][5]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[5]~63_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[5]~63 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[5]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y60_N18
cycloneiv_lcell_comb \cpu|rf|qa[5]~64 (
// Equation(s):
// \cpu|rf|qa[5]~64_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[5]~63_combout  & ((\cpu|rf|register[11][5]~q ))) # (!\cpu|rf|qa[5]~63_combout  & (\cpu|rf|register[10][5]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[5]~63_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[10][5]~q ),
	.datac(\cpu|rf|register[11][5]~q ),
	.datad(\cpu|rf|qa[5]~63_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[5]~64_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[5]~64 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[5]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y58_N26
cycloneiv_lcell_comb \cpu|rf|qa[5]~72 (
// Equation(s):
// \cpu|rf|qa[5]~72_combout  = (\cpu|rf|qa[4]~62_combout  & (\cpu|rf|qa[4]~65_combout )) # (!\cpu|rf|qa[4]~62_combout  & ((\cpu|rf|qa[4]~65_combout  & ((\cpu|rf|qa[5]~64_combout ))) # (!\cpu|rf|qa[4]~65_combout  & (\cpu|rf|qa[5]~71_combout ))))

	.dataa(\cpu|rf|qa[4]~62_combout ),
	.datab(\cpu|rf|qa[4]~65_combout ),
	.datac(\cpu|rf|qa[5]~71_combout ),
	.datad(\cpu|rf|qa[5]~64_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[5]~72_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[5]~72 .lut_mask = 16'hDC98;
defparam \cpu|rf|qa[5]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y61_N6
cycloneiv_lcell_comb \cpu|rf|qa[5]~53 (
// Equation(s):
// \cpu|rf|qa[5]~53_combout  = (\cpu|rf|qa[5]~52_combout  & (((\cpu|rf|register[29][5]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24]))) # (!\cpu|rf|qa[5]~52_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\cpu|rf|register[25][5]~q ))))

	.dataa(\cpu|rf|qa[5]~52_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[29][5]~q ),
	.datad(\cpu|rf|register[25][5]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qa[5]~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[5]~53 .lut_mask = 16'hE6A2;
defparam \cpu|rf|qa[5]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y64_N8
cycloneiv_lcell_comb \cpu|rf|qa[5]~56 (
// Equation(s):
// \cpu|rf|qa[5]~56_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|register[24][5]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (\cpu|rf|register[16][5]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|rf|register[16][5]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[24][5]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[5]~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[5]~56 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qa[5]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y64_N13
dffeas \cpu|rf|register[20][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[5]~3_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[20][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[20][5] .is_wysiwyg = "true";
defparam \cpu|rf|register[20][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y64_N12
cycloneiv_lcell_comb \cpu|rf|qa[5]~57 (
// Equation(s):
// \cpu|rf|qa[5]~57_combout  = (\cpu|rf|qa[5]~56_combout  & ((\cpu|rf|register[28][5]~q ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|rf|qa[5]~56_combout  & (((\cpu|rf|register[20][5]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|rf|register[28][5]~q ),
	.datab(\cpu|rf|qa[5]~56_combout ),
	.datac(\cpu|rf|register[20][5]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[5]~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[5]~57 .lut_mask = 16'hB8CC;
defparam \cpu|rf|qa[5]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y64_N20
cycloneiv_lcell_comb \cpu|rf|qa[5]~54 (
// Equation(s):
// \cpu|rf|qa[5]~54_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[26][5]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[18][5]~q ))))

	.dataa(\cpu|rf|register[18][5]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[26][5]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[5]~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[5]~54 .lut_mask = 16'hFC22;
defparam \cpu|rf|qa[5]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y62_N8
cycloneiv_lcell_comb \cpu|rf|qa[5]~55 (
// Equation(s):
// \cpu|rf|qa[5]~55_combout  = (\cpu|rf|qa[5]~54_combout  & ((\cpu|rf|register[30][5]~q ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|rf|qa[5]~54_combout  & (((\cpu|rf|register[22][5]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|rf|register[30][5]~q ),
	.datab(\cpu|rf|qa[5]~54_combout ),
	.datac(\cpu|rf|register[22][5]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[5]~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[5]~55 .lut_mask = 16'hB8CC;
defparam \cpu|rf|qa[5]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y62_N16
cycloneiv_lcell_comb \cpu|rf|qa[5]~58 (
// Equation(s):
// \cpu|rf|qa[5]~58_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\imem|irom|altsyncram_component|auto_generated|q_a [21]) # (\cpu|rf|qa[5]~55_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (\cpu|rf|qa[5]~57_combout  & (!\imem|irom|altsyncram_component|auto_generated|q_a [21])))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|qa[5]~57_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(\cpu|rf|qa[5]~55_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[5]~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[5]~58 .lut_mask = 16'hAEA4;
defparam \cpu|rf|qa[5]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y58_N12
cycloneiv_lcell_comb \cpu|rf|qa[5]~61 (
// Equation(s):
// \cpu|rf|qa[5]~61_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[5]~58_combout  & (\cpu|rf|qa[5]~60_combout )) # (!\cpu|rf|qa[5]~58_combout  & ((\cpu|rf|qa[5]~53_combout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[5]~58_combout ))))

	.dataa(\cpu|rf|qa[5]~60_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|qa[5]~53_combout ),
	.datad(\cpu|rf|qa[5]~58_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[5]~61_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[5]~61 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[5]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y58_N28
cycloneiv_lcell_comb \cpu|rf|qa[5]~75 (
// Equation(s):
// \cpu|rf|qa[5]~75_combout  = (\cpu|rf|qa[4]~62_combout  & ((\cpu|rf|qa[5]~72_combout  & (\cpu|rf|qa[5]~74_combout )) # (!\cpu|rf|qa[5]~72_combout  & ((\cpu|rf|qa[5]~61_combout ))))) # (!\cpu|rf|qa[4]~62_combout  & (((\cpu|rf|qa[5]~72_combout ))))

	.dataa(\cpu|rf|qa[5]~74_combout ),
	.datab(\cpu|rf|qa[4]~62_combout ),
	.datac(\cpu|rf|qa[5]~72_combout ),
	.datad(\cpu|rf|qa[5]~61_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[5]~75_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[5]~75 .lut_mask = 16'hBCB0;
defparam \cpu|rf|qa[5]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y56_N20
cycloneiv_lcell_comb \cpu|rf|qa[5]~699 (
// Equation(s):
// \cpu|rf|qa[5]~699_combout  = (\cpu|rf|qa[5]~75_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [25]) # (!\cpu|rf|Equal0~0_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.datab(\cpu|rf|qa[5]~75_combout ),
	.datac(gnd),
	.datad(\cpu|rf|Equal0~0_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[5]~699_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[5]~699 .lut_mask = 16'h88CC;
defparam \cpu|rf|qa[5]~699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y54_N6
cycloneiv_lcell_comb \cpu|nextpc|Mux26~0 (
// Equation(s):
// \cpu|nextpc|Mux26~0_combout  = (\cpu|cu|pcsource[1]~4_combout  & (((\cpu|cu|pcsource[0]~2_combout )))) # (!\cpu|cu|pcsource[1]~4_combout  & ((\cpu|cu|pcsource[0]~2_combout  & (\cpu|br_adr|p4[5]~6_combout )) # (!\cpu|cu|pcsource[0]~2_combout  & 
// ((\cpu|pcplus4|p4[5]~6_combout )))))

	.dataa(\cpu|br_adr|p4[5]~6_combout ),
	.datab(\cpu|cu|pcsource[1]~4_combout ),
	.datac(\cpu|cu|pcsource[0]~2_combout ),
	.datad(\cpu|pcplus4|p4[5]~6_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux26~0 .lut_mask = 16'hE3E0;
defparam \cpu|nextpc|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y54_N26
cycloneiv_lcell_comb \cpu|nextpc|Mux26~1 (
// Equation(s):
// \cpu|nextpc|Mux26~1_combout  = (\cpu|cu|pcsource[1]~4_combout  & ((\cpu|nextpc|Mux26~0_combout  & (!\imem|irom|altsyncram_component|auto_generated|q_a [3])) # (!\cpu|nextpc|Mux26~0_combout  & ((!\cpu|rf|qa[5]~699_combout ))))) # 
// (!\cpu|cu|pcsource[1]~4_combout  & (((!\cpu|nextpc|Mux26~0_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [3]),
	.datab(\cpu|rf|qa[5]~699_combout ),
	.datac(\cpu|cu|pcsource[1]~4_combout ),
	.datad(\cpu|nextpc|Mux26~0_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux26~1 .lut_mask = 16'h503F;
defparam \cpu|nextpc|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y54_N27
dffeas \cpu|ip|q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|nextpc|Mux26~1_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[5] .is_wysiwyg = "true";
defparam \cpu|ip|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y54_N14
cycloneiv_lcell_comb \cpu|ip|q[5]~_wirecell (
// Equation(s):
// \cpu|ip|q[5]~_wirecell_combout  = !\cpu|ip|q [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|ip|q [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ip|q[5]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ip|q[5]~_wirecell .lut_mask = 16'h0F0F;
defparam \cpu|ip|q[5]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y57_N8
cycloneiv_lcell_comb \cpu|rf|qa[4]~698 (
// Equation(s):
// \cpu|rf|qa[4]~698_combout  = (\cpu|rf|qa[4]~635_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [25]) # (!\cpu|rf|Equal0~0_combout )))

	.dataa(\cpu|rf|Equal0~0_combout ),
	.datab(gnd),
	.datac(\cpu|rf|qa[4]~635_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\cpu|rf|qa[4]~698_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~698 .lut_mask = 16'hF050;
defparam \cpu|rf|qa[4]~698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y54_N24
cycloneiv_lcell_comb \cpu|nextpc|Mux27~0 (
// Equation(s):
// \cpu|nextpc|Mux27~0_combout  = (\cpu|cu|pcsource[0]~2_combout  & (\cpu|cu|pcsource[1]~4_combout )) # (!\cpu|cu|pcsource[0]~2_combout  & ((\cpu|cu|pcsource[1]~4_combout  & ((\cpu|rf|qa[4]~698_combout ))) # (!\cpu|cu|pcsource[1]~4_combout  & 
// (\cpu|pcplus4|p4[4]~4_combout ))))

	.dataa(\cpu|cu|pcsource[0]~2_combout ),
	.datab(\cpu|cu|pcsource[1]~4_combout ),
	.datac(\cpu|pcplus4|p4[4]~4_combout ),
	.datad(\cpu|rf|qa[4]~698_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux27~0 .lut_mask = 16'hDC98;
defparam \cpu|nextpc|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y54_N28
cycloneiv_lcell_comb \cpu|nextpc|Mux27~1 (
// Equation(s):
// \cpu|nextpc|Mux27~1_combout  = (\cpu|cu|pcsource[0]~2_combout  & ((\cpu|nextpc|Mux27~0_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [2]))) # (!\cpu|nextpc|Mux27~0_combout  & (!\cpu|br_adr|p4[4]~4_combout )))) # 
// (!\cpu|cu|pcsource[0]~2_combout  & (((!\cpu|nextpc|Mux27~0_combout ))))

	.dataa(\cpu|br_adr|p4[4]~4_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [2]),
	.datac(\cpu|cu|pcsource[0]~2_combout ),
	.datad(\cpu|nextpc|Mux27~0_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux27~1 .lut_mask = 16'h305F;
defparam \cpu|nextpc|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y54_N29
dffeas \cpu|ip|q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|nextpc|Mux27~1_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[4] .is_wysiwyg = "true";
defparam \cpu|ip|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N10
cycloneiv_lcell_comb \cpu|ip|q[4]~_wirecell (
// Equation(s):
// \cpu|ip|q[4]~_wirecell_combout  = !\cpu|ip|q [4]

	.dataa(gnd),
	.datab(\cpu|ip|q [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ip|q[4]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ip|q[4]~_wirecell .lut_mask = 16'h3333;
defparam \cpu|ip|q[4]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y54_N2
cycloneiv_lcell_comb \cpu|nextpc|Mux28~0 (
// Equation(s):
// \cpu|nextpc|Mux28~0_combout  = (\cpu|cu|pcsource[1]~4_combout  & (((\cpu|cu|pcsource[0]~2_combout )))) # (!\cpu|cu|pcsource[1]~4_combout  & ((\cpu|cu|pcsource[0]~2_combout  & ((\cpu|br_adr|p4[3]~2_combout ))) # (!\cpu|cu|pcsource[0]~2_combout  & 
// (\cpu|pcplus4|p4[3]~2_combout ))))

	.dataa(\cpu|pcplus4|p4[3]~2_combout ),
	.datab(\cpu|cu|pcsource[1]~4_combout ),
	.datac(\cpu|cu|pcsource[0]~2_combout ),
	.datad(\cpu|br_adr|p4[3]~2_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux28~0 .lut_mask = 16'hF2C2;
defparam \cpu|nextpc|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y54_N30
cycloneiv_lcell_comb \cpu|nextpc|Mux28~1 (
// Equation(s):
// \cpu|nextpc|Mux28~1_combout  = (\cpu|cu|pcsource[1]~4_combout  & ((\cpu|nextpc|Mux28~0_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [1]))) # (!\cpu|nextpc|Mux28~0_combout  & (!\cpu|rf|qa[3]~697_combout )))) # 
// (!\cpu|cu|pcsource[1]~4_combout  & (((!\cpu|nextpc|Mux28~0_combout ))))

	.dataa(\cpu|rf|qa[3]~697_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [1]),
	.datac(\cpu|cu|pcsource[1]~4_combout ),
	.datad(\cpu|nextpc|Mux28~0_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux28~1 .lut_mask = 16'h305F;
defparam \cpu|nextpc|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y54_N31
dffeas \cpu|ip|q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|nextpc|Mux28~1_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[3] .is_wysiwyg = "true";
defparam \cpu|ip|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y54_N12
cycloneiv_lcell_comb \cpu|ip|q[3]~_wirecell (
// Equation(s):
// \cpu|ip|q[3]~_wirecell_combout  = !\cpu|ip|q [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|ip|q [3]),
	.cin(gnd),
	.combout(\cpu|ip|q[3]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ip|q[3]~_wirecell .lut_mask = 16'h00FF;
defparam \cpu|ip|q[3]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y56_N0
cycloneiv_lcell_comb \cpu|rf|qa[2]~696 (
// Equation(s):
// \cpu|rf|qa[2]~696_combout  = (\cpu|rf|qa[2]~655_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [25]) # (!\cpu|rf|Equal0~0_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.datab(\cpu|rf|qa[2]~655_combout ),
	.datac(gnd),
	.datad(\cpu|rf|Equal0~0_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[2]~696_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[2]~696 .lut_mask = 16'h88CC;
defparam \cpu|rf|qa[2]~696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y54_N0
cycloneiv_lcell_comb \cpu|nextpc|Mux29~0 (
// Equation(s):
// \cpu|nextpc|Mux29~0_combout  = (\cpu|cu|pcsource[1]~4_combout  & (((\cpu|cu|pcsource[0]~2_combout ) # (\cpu|rf|qa[2]~696_combout )))) # (!\cpu|cu|pcsource[1]~4_combout  & (\cpu|pcplus4|p4[2]~0_combout  & (!\cpu|cu|pcsource[0]~2_combout )))

	.dataa(\cpu|pcplus4|p4[2]~0_combout ),
	.datab(\cpu|cu|pcsource[1]~4_combout ),
	.datac(\cpu|cu|pcsource[0]~2_combout ),
	.datad(\cpu|rf|qa[2]~696_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux29~0 .lut_mask = 16'hCEC2;
defparam \cpu|nextpc|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y54_N20
cycloneiv_lcell_comb \cpu|nextpc|Mux29~1 (
// Equation(s):
// \cpu|nextpc|Mux29~1_combout  = (\cpu|cu|pcsource[0]~2_combout  & ((\cpu|nextpc|Mux29~0_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [0]))) # (!\cpu|nextpc|Mux29~0_combout  & (!\cpu|br_adr|p4[2]~0_combout )))) # 
// (!\cpu|cu|pcsource[0]~2_combout  & (((!\cpu|nextpc|Mux29~0_combout ))))

	.dataa(\cpu|br_adr|p4[2]~0_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [0]),
	.datac(\cpu|cu|pcsource[0]~2_combout ),
	.datad(\cpu|nextpc|Mux29~0_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux29~1 .lut_mask = 16'h305F;
defparam \cpu|nextpc|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y54_N21
dffeas \cpu|ip|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|nextpc|Mux29~1_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[2] .is_wysiwyg = "true";
defparam \cpu|ip|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y60_N22
cycloneiv_lcell_comb \cpu|ip|q[2]~_wirecell (
// Equation(s):
// \cpu|ip|q[2]~_wirecell_combout  = !\cpu|ip|q [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|ip|q [2]),
	.cin(gnd),
	.combout(\cpu|ip|q[2]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ip|q[2]~_wirecell .lut_mask = 16'h00FF;
defparam \cpu|ip|q[2]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y60_N16
cycloneiv_lcell_comb \cpu|rf|qa[4]~62 (
// Equation(s):
// \cpu|rf|qa[4]~62_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [25]) # ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & \imem|irom|altsyncram_component|auto_generated|q_a [24]))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(gnd),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[4]~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~62 .lut_mask = 16'hFAF0;
defparam \cpu|rf|qa[4]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y63_N16
cycloneiv_lcell_comb \cpu|rf|qa[0]~603 (
// Equation(s):
// \cpu|rf|qa[0]~603_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[23][0]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[19][0]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[23][0]~q ),
	.datac(\cpu|rf|register[19][0]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[0]~603_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[0]~603 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[0]~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y63_N10
cycloneiv_lcell_comb \cpu|rf|qa[0]~604 (
// Equation(s):
// \cpu|rf|qa[0]~604_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[0]~603_combout  & ((\cpu|rf|register[31][0]~q ))) # (!\cpu|rf|qa[0]~603_combout  & (\cpu|rf|register[27][0]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[0]~603_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[27][0]~q ),
	.datac(\cpu|rf|register[31][0]~q ),
	.datad(\cpu|rf|qa[0]~603_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[0]~604_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[0]~604 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[0]~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y60_N1
dffeas \cpu|rf|register[29][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[0]~57_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[29][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[29][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y60_N18
cycloneiv_lcell_comb \cpu|rf|qa[0]~598 (
// Equation(s):
// \cpu|rf|qa[0]~598_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[21][0]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[17][0]~q ))))

	.dataa(\cpu|rf|register[17][0]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[21][0]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[0]~598_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[0]~598 .lut_mask = 16'hFC22;
defparam \cpu|rf|qa[0]~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y60_N0
cycloneiv_lcell_comb \cpu|rf|qa[0]~599 (
// Equation(s):
// \cpu|rf|qa[0]~599_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[0]~598_combout  & ((\cpu|rf|register[29][0]~q ))) # (!\cpu|rf|qa[0]~598_combout  & (\cpu|rf|register[25][0]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[0]~598_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[25][0]~q ),
	.datac(\cpu|rf|register[29][0]~q ),
	.datad(\cpu|rf|qa[0]~598_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[0]~599_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[0]~599 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[0]~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y64_N5
dffeas \cpu|rf|register[24][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[0]~57_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y64_N11
dffeas \cpu|rf|register[16][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[0]~57_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[16][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[16][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y64_N10
cycloneiv_lcell_comb \cpu|rf|qa[0]~600 (
// Equation(s):
// \cpu|rf|qa[0]~600_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[20][0]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[16][0]~q )))))

	.dataa(\cpu|rf|register[20][0]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[16][0]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[0]~600_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[0]~600 .lut_mask = 16'hEE30;
defparam \cpu|rf|qa[0]~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y64_N4
cycloneiv_lcell_comb \cpu|rf|qa[0]~601 (
// Equation(s):
// \cpu|rf|qa[0]~601_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[0]~600_combout  & (\cpu|rf|register[28][0]~q )) # (!\cpu|rf|qa[0]~600_combout  & ((\cpu|rf|register[24][0]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[0]~600_combout ))))

	.dataa(\cpu|rf|register[28][0]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[24][0]~q ),
	.datad(\cpu|rf|qa[0]~600_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[0]~601_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[0]~601 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[0]~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y60_N0
cycloneiv_lcell_comb \cpu|rf|qa[0]~602 (
// Equation(s):
// \cpu|rf|qa[0]~602_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\imem|irom|altsyncram_component|auto_generated|q_a [22]) # ((\cpu|rf|qa[0]~599_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[0]~601_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|qa[0]~599_combout ),
	.datad(\cpu|rf|qa[0]~601_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[0]~602_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[0]~602 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qa[0]~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y60_N14
cycloneiv_lcell_comb \cpu|rf|qa[0]~605 (
// Equation(s):
// \cpu|rf|qa[0]~605_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[0]~602_combout  & ((\cpu|rf|qa[0]~604_combout ))) # (!\cpu|rf|qa[0]~602_combout  & (\cpu|rf|qa[0]~597_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[0]~602_combout ))))

	.dataa(\cpu|rf|qa[0]~597_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|qa[0]~604_combout ),
	.datad(\cpu|rf|qa[0]~602_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[0]~605_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[0]~605 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[0]~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y61_N5
dffeas \cpu|rf|register[9][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[0]~57_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[9][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[9][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y63_N23
dffeas \cpu|rf|register[11][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[0]~57_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y61_N11
dffeas \cpu|rf|register[10][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[0]~57_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[10][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[10][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y63_N24
cycloneiv_lcell_comb \cpu|rf|qa[0]~606 (
// Equation(s):
// \cpu|rf|qa[0]~606_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[10][0]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[8][0]~q ))))

	.dataa(\cpu|rf|register[8][0]~q ),
	.datab(\cpu|rf|register[10][0]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[0]~606_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[0]~606 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qa[0]~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y63_N22
cycloneiv_lcell_comb \cpu|rf|qa[0]~607 (
// Equation(s):
// \cpu|rf|qa[0]~607_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[0]~606_combout  & ((\cpu|rf|register[11][0]~q ))) # (!\cpu|rf|qa[0]~606_combout  & (\cpu|rf|register[9][0]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[0]~606_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|register[9][0]~q ),
	.datac(\cpu|rf|register[11][0]~q ),
	.datad(\cpu|rf|qa[0]~606_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[0]~607_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[0]~607 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[0]~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y60_N17
dffeas \cpu|rf|register[3][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[0]~57_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y58_N21
dffeas \cpu|rf|register[7][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[0]~57_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[7][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y59_N30
cycloneiv_lcell_comb \cpu|rf|register[4][0]~feeder (
// Equation(s):
// \cpu|rf|register[4][0]~feeder_combout  = \cpu|link|y[0]~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|link|y[0]~57_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|register[4][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[4][0]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|rf|register[4][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y59_N31
dffeas \cpu|rf|register[4][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[4][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y58_N7
dffeas \cpu|rf|register[5][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[0]~57_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][0] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y58_N6
cycloneiv_lcell_comb \cpu|rf|qa[0]~608 (
// Equation(s):
// \cpu|rf|qa[0]~608_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[5][0]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[4][0]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[4][0]~q ),
	.datac(\cpu|rf|register[5][0]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[0]~608_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[0]~608 .lut_mask = 16'hFA44;
defparam \cpu|rf|qa[0]~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y58_N20
cycloneiv_lcell_comb \cpu|rf|qa[0]~609 (
// Equation(s):
// \cpu|rf|qa[0]~609_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[0]~608_combout  & ((\cpu|rf|register[7][0]~q ))) # (!\cpu|rf|qa[0]~608_combout  & (\cpu|rf|register[6][0]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[0]~608_combout ))))

	.dataa(\cpu|rf|register[6][0]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[7][0]~q ),
	.datad(\cpu|rf|qa[0]~608_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[0]~609_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[0]~609 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[0]~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y60_N16
cycloneiv_lcell_comb \cpu|rf|qa[0]~611 (
// Equation(s):
// \cpu|rf|qa[0]~611_combout  = (\cpu|rf|qa[0]~610_combout  & (((\cpu|rf|register[3][0]~q )) # (!\cpu|rf|qa[4]~69_combout ))) # (!\cpu|rf|qa[0]~610_combout  & (\cpu|rf|qa[4]~69_combout  & ((\cpu|rf|qa[0]~609_combout ))))

	.dataa(\cpu|rf|qa[0]~610_combout ),
	.datab(\cpu|rf|qa[4]~69_combout ),
	.datac(\cpu|rf|register[3][0]~q ),
	.datad(\cpu|rf|qa[0]~609_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[0]~611_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[0]~611 .lut_mask = 16'hE6A2;
defparam \cpu|rf|qa[0]~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y60_N12
cycloneiv_lcell_comb \cpu|rf|qa[0]~612 (
// Equation(s):
// \cpu|rf|qa[0]~612_combout  = (\cpu|rf|qa[4]~62_combout  & (\cpu|rf|qa[4]~65_combout )) # (!\cpu|rf|qa[4]~62_combout  & ((\cpu|rf|qa[4]~65_combout  & (\cpu|rf|qa[0]~607_combout )) # (!\cpu|rf|qa[4]~65_combout  & ((\cpu|rf|qa[0]~611_combout )))))

	.dataa(\cpu|rf|qa[4]~62_combout ),
	.datab(\cpu|rf|qa[4]~65_combout ),
	.datac(\cpu|rf|qa[0]~607_combout ),
	.datad(\cpu|rf|qa[0]~611_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[0]~612_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[0]~612 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qa[0]~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y60_N2
cycloneiv_lcell_comb \cpu|rf|qa[0]~615 (
// Equation(s):
// \cpu|rf|qa[0]~615_combout  = (\cpu|rf|qa[4]~62_combout  & ((\cpu|rf|qa[0]~612_combout  & (\cpu|rf|qa[0]~614_combout )) # (!\cpu|rf|qa[0]~612_combout  & ((\cpu|rf|qa[0]~605_combout ))))) # (!\cpu|rf|qa[4]~62_combout  & (((\cpu|rf|qa[0]~612_combout ))))

	.dataa(\cpu|rf|qa[0]~614_combout ),
	.datab(\cpu|rf|qa[4]~62_combout ),
	.datac(\cpu|rf|qa[0]~605_combout ),
	.datad(\cpu|rf|qa[0]~612_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[0]~615_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[0]~615 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[0]~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y53_N12
cycloneiv_lcell_comb \cpu|nextpc|Mux31~2 (
// Equation(s):
// \cpu|nextpc|Mux31~2_combout  = (\cpu|rf|qa[0]~615_combout  & (!\cpu|cu|pcsource[0]~2_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [25]) # (!\cpu|rf|Equal0~0_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.datab(\cpu|rf|qa[0]~615_combout ),
	.datac(\cpu|rf|Equal0~0_combout ),
	.datad(\cpu|cu|pcsource[0]~2_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux31~2 .lut_mask = 16'h008C;
defparam \cpu|nextpc|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y53_N13
dffeas \cpu|ip|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|nextpc|Mux31~2_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cu|pcsource[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[0] .is_wysiwyg = "true";
defparam \cpu|ip|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y53_N18
cycloneiv_lcell_comb \cpu|nextpc|Mux30~2 (
// Equation(s):
// \cpu|nextpc|Mux30~2_combout  = (\cpu|rf|qa[1]~675_combout  & (!\cpu|cu|pcsource[0]~2_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [25]) # (!\cpu|rf|Equal0~0_combout ))))

	.dataa(\cpu|rf|qa[1]~675_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.datac(\cpu|rf|Equal0~0_combout ),
	.datad(\cpu|cu|pcsource[0]~2_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux30~2 .lut_mask = 16'h008A;
defparam \cpu|nextpc|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y53_N19
dffeas \cpu|ip|q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|nextpc|Mux30~2_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cu|pcsource[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[1] .is_wysiwyg = "true";
defparam \cpu|ip|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y57_N16
cycloneiv_lcell_comb \cpu|rf|qa[8]~702 (
// Equation(s):
// \cpu|rf|qa[8]~702_combout  = (\cpu|rf|qa[8]~135_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [25]) # (!\cpu|rf|Equal0~0_combout )))

	.dataa(\cpu|rf|qa[8]~135_combout ),
	.datab(\cpu|rf|Equal0~0_combout ),
	.datac(gnd),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\cpu|rf|qa[8]~702_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[8]~702 .lut_mask = 16'hAA22;
defparam \cpu|rf|qa[8]~702 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y53_N2
cycloneiv_lcell_comb \cpu|nextpc|Mux23~0 (
// Equation(s):
// \cpu|nextpc|Mux23~0_combout  = (\cpu|cu|pcsource[1]~4_combout  & (((\cpu|cu|pcsource[0]~2_combout ) # (\cpu|rf|qa[8]~702_combout )))) # (!\cpu|cu|pcsource[1]~4_combout  & (\cpu|pcplus4|p4[8]~12_combout  & (!\cpu|cu|pcsource[0]~2_combout )))

	.dataa(\cpu|pcplus4|p4[8]~12_combout ),
	.datab(\cpu|cu|pcsource[1]~4_combout ),
	.datac(\cpu|cu|pcsource[0]~2_combout ),
	.datad(\cpu|rf|qa[8]~702_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux23~0 .lut_mask = 16'hCEC2;
defparam \cpu|nextpc|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y53_N20
cycloneiv_lcell_comb \cpu|nextpc|Mux23~1 (
// Equation(s):
// \cpu|nextpc|Mux23~1_combout  = (\cpu|cu|pcsource[0]~2_combout  & ((\cpu|nextpc|Mux23~0_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [6]))) # (!\cpu|nextpc|Mux23~0_combout  & (!\cpu|br_adr|p4[8]~12_combout )))) # 
// (!\cpu|cu|pcsource[0]~2_combout  & (((!\cpu|nextpc|Mux23~0_combout ))))

	.dataa(\cpu|br_adr|p4[8]~12_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [6]),
	.datac(\cpu|cu|pcsource[0]~2_combout ),
	.datad(\cpu|nextpc|Mux23~0_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux23~1 .lut_mask = 16'h305F;
defparam \cpu|nextpc|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y53_N21
dffeas \cpu|ip|q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|nextpc|Mux23~1_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[8] .is_wysiwyg = "true";
defparam \cpu|ip|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N30
cycloneiv_lcell_comb \cpu|rf|qa[9]~703 (
// Equation(s):
// \cpu|rf|qa[9]~703_combout  = (\cpu|rf|qa[9]~155_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [25]) # (!\cpu|rf|Equal0~0_combout )))

	.dataa(\cpu|rf|qa[9]~155_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(\cpu|rf|Equal0~0_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[9]~703_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[9]~703 .lut_mask = 16'h88AA;
defparam \cpu|rf|qa[9]~703 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y53_N2
cycloneiv_lcell_comb \cpu|nextpc|Mux22~0 (
// Equation(s):
// \cpu|nextpc|Mux22~0_combout  = (\cpu|cu|pcsource[1]~4_combout  & (((\cpu|cu|pcsource[0]~2_combout )))) # (!\cpu|cu|pcsource[1]~4_combout  & ((\cpu|cu|pcsource[0]~2_combout  & (\cpu|br_adr|p4[9]~14_combout )) # (!\cpu|cu|pcsource[0]~2_combout  & 
// ((\cpu|pcplus4|p4[9]~14_combout )))))

	.dataa(\cpu|br_adr|p4[9]~14_combout ),
	.datab(\cpu|cu|pcsource[1]~4_combout ),
	.datac(\cpu|pcplus4|p4[9]~14_combout ),
	.datad(\cpu|cu|pcsource[0]~2_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux22~0 .lut_mask = 16'hEE30;
defparam \cpu|nextpc|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y53_N4
cycloneiv_lcell_comb \cpu|nextpc|Mux22~1 (
// Equation(s):
// \cpu|nextpc|Mux22~1_combout  = (\cpu|cu|pcsource[1]~4_combout  & ((\cpu|nextpc|Mux22~0_combout  & (!\imem|irom|altsyncram_component|auto_generated|q_a [7])) # (!\cpu|nextpc|Mux22~0_combout  & ((!\cpu|rf|qa[9]~703_combout ))))) # 
// (!\cpu|cu|pcsource[1]~4_combout  & (((!\cpu|nextpc|Mux22~0_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [7]),
	.datab(\cpu|cu|pcsource[1]~4_combout ),
	.datac(\cpu|rf|qa[9]~703_combout ),
	.datad(\cpu|nextpc|Mux22~0_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux22~1 .lut_mask = 16'h443F;
defparam \cpu|nextpc|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y53_N5
dffeas \cpu|ip|q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|nextpc|Mux22~1_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[9] .is_wysiwyg = "true";
defparam \cpu|ip|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N0
cycloneiv_lcell_comb \cpu|nextpc|Mux21~1 (
// Equation(s):
// \cpu|nextpc|Mux21~1_combout  = (\cpu|nextpc|Mux21~0_combout  & (((\cpu|cu|pcsource[0]~2_combout  & !\imem|irom|altsyncram_component|auto_generated|q_a [8])))) # (!\cpu|nextpc|Mux21~0_combout  & (((!\cpu|cu|pcsource[0]~2_combout )) # 
// (!\cpu|br_adr|p4[10]~16_combout )))

	.dataa(\cpu|nextpc|Mux21~0_combout ),
	.datab(\cpu|br_adr|p4[10]~16_combout ),
	.datac(\cpu|cu|pcsource[0]~2_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux21~1 .lut_mask = 16'h15B5;
defparam \cpu|nextpc|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y53_N1
dffeas \cpu|ip|q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|nextpc|Mux21~1_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[10] .is_wysiwyg = "true";
defparam \cpu|ip|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y53_N28
cycloneiv_lcell_comb \cpu|rf|qa[11]~705 (
// Equation(s):
// \cpu|rf|qa[11]~705_combout  = (\cpu|rf|qa[11]~195_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [25]) # (!\cpu|rf|Equal0~0_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(\cpu|rf|Equal0~0_combout ),
	.datad(\cpu|rf|qa[11]~195_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[11]~705_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[11]~705 .lut_mask = 16'hAF00;
defparam \cpu|rf|qa[11]~705 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y53_N6
cycloneiv_lcell_comb \cpu|nextpc|Mux20~0 (
// Equation(s):
// \cpu|nextpc|Mux20~0_combout  = (\cpu|cu|pcsource[1]~4_combout  & (((\cpu|cu|pcsource[0]~2_combout )))) # (!\cpu|cu|pcsource[1]~4_combout  & ((\cpu|cu|pcsource[0]~2_combout  & (\cpu|br_adr|p4[11]~18_combout )) # (!\cpu|cu|pcsource[0]~2_combout  & 
// ((\cpu|pcplus4|p4[11]~18_combout )))))

	.dataa(\cpu|br_adr|p4[11]~18_combout ),
	.datab(\cpu|pcplus4|p4[11]~18_combout ),
	.datac(\cpu|cu|pcsource[1]~4_combout ),
	.datad(\cpu|cu|pcsource[0]~2_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux20~0 .lut_mask = 16'hFA0C;
defparam \cpu|nextpc|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y53_N20
cycloneiv_lcell_comb \cpu|nextpc|Mux20~1 (
// Equation(s):
// \cpu|nextpc|Mux20~1_combout  = (\cpu|cu|pcsource[1]~4_combout  & ((\cpu|nextpc|Mux20~0_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [9]))) # (!\cpu|nextpc|Mux20~0_combout  & (!\cpu|rf|qa[11]~705_combout )))) # 
// (!\cpu|cu|pcsource[1]~4_combout  & (((!\cpu|nextpc|Mux20~0_combout ))))

	.dataa(\cpu|cu|pcsource[1]~4_combout ),
	.datab(\cpu|rf|qa[11]~705_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [9]),
	.datad(\cpu|nextpc|Mux20~0_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux20~1 .lut_mask = 16'h0A77;
defparam \cpu|nextpc|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y53_N21
dffeas \cpu|ip|q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|nextpc|Mux20~1_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[11] .is_wysiwyg = "true";
defparam \cpu|ip|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y55_N24
cycloneiv_lcell_comb \cpu|rf|qa[13]~707 (
// Equation(s):
// \cpu|rf|qa[13]~707_combout  = (\cpu|rf|qa[13]~235_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [25]) # (!\cpu|rf|Equal0~0_combout )))

	.dataa(\cpu|rf|qa[13]~235_combout ),
	.datab(\cpu|rf|Equal0~0_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|qa[13]~707_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[13]~707 .lut_mask = 16'hA2A2;
defparam \cpu|rf|qa[13]~707 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y55_N18
cycloneiv_lcell_comb \cpu|nextpc|Mux18~0 (
// Equation(s):
// \cpu|nextpc|Mux18~0_combout  = (\cpu|cu|pcsource[1]~4_combout  & (((\cpu|cu|pcsource[0]~2_combout )))) # (!\cpu|cu|pcsource[1]~4_combout  & ((\cpu|cu|pcsource[0]~2_combout  & (\cpu|br_adr|p4[13]~22_combout )) # (!\cpu|cu|pcsource[0]~2_combout  & 
// ((\cpu|pcplus4|p4[13]~22_combout )))))

	.dataa(\cpu|cu|pcsource[1]~4_combout ),
	.datab(\cpu|br_adr|p4[13]~22_combout ),
	.datac(\cpu|pcplus4|p4[13]~22_combout ),
	.datad(\cpu|cu|pcsource[0]~2_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux18~0 .lut_mask = 16'hEE50;
defparam \cpu|nextpc|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y55_N12
cycloneiv_lcell_comb \cpu|nextpc|Mux18~1 (
// Equation(s):
// \cpu|nextpc|Mux18~1_combout  = (\cpu|cu|pcsource[1]~4_combout  & ((\cpu|nextpc|Mux18~0_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [11]))) # (!\cpu|nextpc|Mux18~0_combout  & (!\cpu|rf|qa[13]~707_combout )))) # 
// (!\cpu|cu|pcsource[1]~4_combout  & (((!\cpu|nextpc|Mux18~0_combout ))))

	.dataa(\cpu|cu|pcsource[1]~4_combout ),
	.datab(\cpu|rf|qa[13]~707_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [11]),
	.datad(\cpu|nextpc|Mux18~0_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux18~1 .lut_mask = 16'h0A77;
defparam \cpu|nextpc|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y55_N13
dffeas \cpu|ip|q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|nextpc|Mux18~1_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[13] .is_wysiwyg = "true";
defparam \cpu|ip|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y54_N16
cycloneiv_lcell_comb \cpu|nextpc|Mux16~0 (
// Equation(s):
// \cpu|nextpc|Mux16~0_combout  = (\cpu|cu|pcsource[1]~4_combout  & (((\cpu|cu|pcsource[0]~2_combout )))) # (!\cpu|cu|pcsource[1]~4_combout  & ((\cpu|cu|pcsource[0]~2_combout  & ((\cpu|br_adr|p4[15]~26_combout ))) # (!\cpu|cu|pcsource[0]~2_combout  & 
// (\cpu|pcplus4|p4[15]~26_combout ))))

	.dataa(\cpu|pcplus4|p4[15]~26_combout ),
	.datab(\cpu|cu|pcsource[1]~4_combout ),
	.datac(\cpu|cu|pcsource[0]~2_combout ),
	.datad(\cpu|br_adr|p4[15]~26_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux16~0 .lut_mask = 16'hF2C2;
defparam \cpu|nextpc|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y54_N8
cycloneiv_lcell_comb \cpu|nextpc|Mux16~1 (
// Equation(s):
// \cpu|nextpc|Mux16~1_combout  = (\cpu|cu|pcsource[1]~4_combout  & ((\cpu|nextpc|Mux16~0_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [13]))) # (!\cpu|nextpc|Mux16~0_combout  & (!\cpu|rf|qa[15]~709_combout )))) # 
// (!\cpu|cu|pcsource[1]~4_combout  & (((!\cpu|nextpc|Mux16~0_combout ))))

	.dataa(\cpu|rf|qa[15]~709_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [13]),
	.datac(\cpu|cu|pcsource[1]~4_combout ),
	.datad(\cpu|nextpc|Mux16~0_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux16~1 .lut_mask = 16'h305F;
defparam \cpu|nextpc|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y54_N9
dffeas \cpu|ip|q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|nextpc|Mux16~1_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[15] .is_wysiwyg = "true";
defparam \cpu|ip|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y55_N10
cycloneiv_lcell_comb \cpu|nextpc|Mux13~0 (
// Equation(s):
// \cpu|nextpc|Mux13~0_combout  = (\cpu|cu|pcsource[0]~2_combout  & (((\cpu|cu|pcsource[1]~4_combout )))) # (!\cpu|cu|pcsource[0]~2_combout  & ((\cpu|cu|pcsource[1]~4_combout  & (\cpu|rf|qa[18]~712_combout )) # (!\cpu|cu|pcsource[1]~4_combout  & 
// ((\cpu|pcplus4|p4[18]~32_combout )))))

	.dataa(\cpu|rf|qa[18]~712_combout ),
	.datab(\cpu|pcplus4|p4[18]~32_combout ),
	.datac(\cpu|cu|pcsource[0]~2_combout ),
	.datad(\cpu|cu|pcsource[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux13~0 .lut_mask = 16'hFA0C;
defparam \cpu|nextpc|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y55_N16
cycloneiv_lcell_comb \cpu|nextpc|Mux13~1 (
// Equation(s):
// \cpu|nextpc|Mux13~1_combout  = (\cpu|cu|pcsource[0]~2_combout  & ((\cpu|nextpc|Mux13~0_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [16]))) # (!\cpu|nextpc|Mux13~0_combout  & (!\cpu|br_adr|p4[18]~32_combout )))) # 
// (!\cpu|cu|pcsource[0]~2_combout  & (((!\cpu|nextpc|Mux13~0_combout ))))

	.dataa(\cpu|br_adr|p4[18]~32_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|cu|pcsource[0]~2_combout ),
	.datad(\cpu|nextpc|Mux13~0_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux13~1 .lut_mask = 16'h305F;
defparam \cpu|nextpc|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y55_N17
dffeas \cpu|ip|q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|nextpc|Mux13~1_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[18] .is_wysiwyg = "true";
defparam \cpu|ip|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y56_N4
cycloneiv_lcell_comb \cpu|rf|qa[21]~715 (
// Equation(s):
// \cpu|rf|qa[21]~715_combout  = (\cpu|rf|qa[21]~455_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [25]) # (!\cpu|rf|Equal0~0_combout )))

	.dataa(gnd),
	.datab(\cpu|rf|qa[21]~455_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.datad(\cpu|rf|Equal0~0_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[21]~715_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[21]~715 .lut_mask = 16'hC0CC;
defparam \cpu|rf|qa[21]~715 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y56_N6
cycloneiv_lcell_comb \cpu|nextpc|Mux10~0 (
// Equation(s):
// \cpu|nextpc|Mux10~0_combout  = (\cpu|cu|pcsource[1]~4_combout  & (((\cpu|cu|pcsource[0]~2_combout )))) # (!\cpu|cu|pcsource[1]~4_combout  & ((\cpu|cu|pcsource[0]~2_combout  & ((\cpu|br_adr|p4[21]~38_combout ))) # (!\cpu|cu|pcsource[0]~2_combout  & 
// (\cpu|pcplus4|p4[21]~38_combout ))))

	.dataa(\cpu|cu|pcsource[1]~4_combout ),
	.datab(\cpu|pcplus4|p4[21]~38_combout ),
	.datac(\cpu|br_adr|p4[21]~38_combout ),
	.datad(\cpu|cu|pcsource[0]~2_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux10~0 .lut_mask = 16'hFA44;
defparam \cpu|nextpc|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y56_N0
cycloneiv_lcell_comb \cpu|nextpc|Mux10~1 (
// Equation(s):
// \cpu|nextpc|Mux10~1_combout  = (\cpu|cu|pcsource[1]~4_combout  & ((\cpu|nextpc|Mux10~0_combout  & (!\imem|irom|altsyncram_component|auto_generated|q_a [19])) # (!\cpu|nextpc|Mux10~0_combout  & ((!\cpu|rf|qa[21]~715_combout ))))) # 
// (!\cpu|cu|pcsource[1]~4_combout  & (((!\cpu|nextpc|Mux10~0_combout ))))

	.dataa(\cpu|cu|pcsource[1]~4_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|qa[21]~715_combout ),
	.datad(\cpu|nextpc|Mux10~0_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux10~1 .lut_mask = 16'h225F;
defparam \cpu|nextpc|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y56_N1
dffeas \cpu|ip|q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|nextpc|Mux10~1_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[21] .is_wysiwyg = "true";
defparam \cpu|ip|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y57_N9
dffeas \cpu|rf|register[13][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[23]~45_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[13][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[13][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y57_N29
dffeas \cpu|rf|register[12][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[23]~45_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[12][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[12][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[12][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y57_N15
dffeas \cpu|rf|register[14][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[23]~45_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[14][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[14][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y57_N14
cycloneiv_lcell_comb \cpu|rf|qa[23]~493 (
// Equation(s):
// \cpu|rf|qa[23]~493_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|register[14][23]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (\cpu|rf|register[12][23]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[12][23]~q ),
	.datac(\cpu|rf|register[14][23]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[23]~493_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[23]~493 .lut_mask = 16'hAAE4;
defparam \cpu|rf|qa[23]~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y57_N0
cycloneiv_lcell_comb \cpu|rf|qa[23]~494 (
// Equation(s):
// \cpu|rf|qa[23]~494_combout  = (\cpu|rf|qa[23]~493_combout  & ((\cpu|rf|register[15][23]~q ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\cpu|rf|qa[23]~493_combout  & (((\cpu|rf|register[13][23]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|rf|register[15][23]~q ),
	.datab(\cpu|rf|register[13][23]~q ),
	.datac(\cpu|rf|qa[23]~493_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[23]~494_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[23]~494 .lut_mask = 16'hACF0;
defparam \cpu|rf|qa[23]~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y54_N20
cycloneiv_lcell_comb \cpu|rf|register[5][23]~feeder (
// Equation(s):
// \cpu|rf|register[5][23]~feeder_combout  = \cpu|link|y[23]~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|link|y[23]~45_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[5][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[5][23]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[5][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y54_N21
dffeas \cpu|rf|register[5][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|rf|register[5][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[5][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[5][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y57_N25
dffeas \cpu|rf|register[4][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[23]~45_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[4][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[4][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y57_N3
dffeas \cpu|rf|register[6][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[23]~45_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[6][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[6][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y57_N2
cycloneiv_lcell_comb \cpu|rf|qa[23]~488 (
// Equation(s):
// \cpu|rf|qa[23]~488_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|register[6][23]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (\cpu|rf|register[4][23]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[4][23]~q ),
	.datac(\cpu|rf|register[6][23]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[23]~488_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[23]~488 .lut_mask = 16'hAAE4;
defparam \cpu|rf|qa[23]~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y54_N22
cycloneiv_lcell_comb \cpu|rf|qa[23]~489 (
// Equation(s):
// \cpu|rf|qa[23]~489_combout  = (\cpu|rf|qa[23]~488_combout  & ((\cpu|rf|register[7][23]~q ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\cpu|rf|qa[23]~488_combout  & (((\cpu|rf|register[5][23]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|rf|register[7][23]~q ),
	.datab(\cpu|rf|register[5][23]~q ),
	.datac(\cpu|rf|qa[23]~488_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[23]~489_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[23]~489 .lut_mask = 16'hACF0;
defparam \cpu|rf|qa[23]~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y54_N4
cycloneiv_lcell_comb \cpu|rf|qa[23]~490 (
// Equation(s):
// \cpu|rf|qa[23]~490_combout  = (\cpu|rf|qa[4]~69_combout  & (((\cpu|rf|qa[23]~489_combout ) # (\cpu|rf|qa[4]~66_combout )))) # (!\cpu|rf|qa[4]~69_combout  & (\cpu|rf|register[1][23]~q  & ((!\cpu|rf|qa[4]~66_combout ))))

	.dataa(\cpu|rf|register[1][23]~q ),
	.datab(\cpu|rf|qa[4]~69_combout ),
	.datac(\cpu|rf|qa[23]~489_combout ),
	.datad(\cpu|rf|qa[4]~66_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[23]~490_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[23]~490 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qa[23]~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y62_N24
cycloneiv_lcell_comb \cpu|rf|qa[23]~491 (
// Equation(s):
// \cpu|rf|qa[23]~491_combout  = (\cpu|rf|qa[4]~66_combout  & ((\cpu|rf|qa[23]~490_combout  & (\cpu|rf|register[3][23]~q )) # (!\cpu|rf|qa[23]~490_combout  & ((\cpu|rf|register[2][23]~q ))))) # (!\cpu|rf|qa[4]~66_combout  & (((\cpu|rf|qa[23]~490_combout ))))

	.dataa(\cpu|rf|qa[4]~66_combout ),
	.datab(\cpu|rf|register[3][23]~q ),
	.datac(\cpu|rf|register[2][23]~q ),
	.datad(\cpu|rf|qa[23]~490_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[23]~491_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[23]~491 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[23]~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y62_N22
cycloneiv_lcell_comb \cpu|rf|qa[23]~492 (
// Equation(s):
// \cpu|rf|qa[23]~492_combout  = (\cpu|rf|qa[4]~65_combout  & ((\cpu|rf|qa[23]~487_combout ) # ((\cpu|rf|qa[4]~62_combout )))) # (!\cpu|rf|qa[4]~65_combout  & (((!\cpu|rf|qa[4]~62_combout  & \cpu|rf|qa[23]~491_combout ))))

	.dataa(\cpu|rf|qa[23]~487_combout ),
	.datab(\cpu|rf|qa[4]~65_combout ),
	.datac(\cpu|rf|qa[4]~62_combout ),
	.datad(\cpu|rf|qa[23]~491_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[23]~492_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[23]~492 .lut_mask = 16'hCBC8;
defparam \cpu|rf|qa[23]~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y64_N15
dffeas \cpu|rf|register[27][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[23]~45_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[27][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[27][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[27][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y64_N23
dffeas \cpu|rf|register[31][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[23]~45_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[31][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[31][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[31][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y64_N14
cycloneiv_lcell_comb \cpu|rf|qa[23]~484 (
// Equation(s):
// \cpu|rf|qa[23]~484_combout  = (\cpu|rf|qa[23]~483_combout  & (((\cpu|rf|register[31][23]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24]))) # (!\cpu|rf|qa[23]~483_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (\cpu|rf|register[27][23]~q )))

	.dataa(\cpu|rf|qa[23]~483_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[27][23]~q ),
	.datad(\cpu|rf|register[31][23]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qa[23]~484_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[23]~484 .lut_mask = 16'hEA62;
defparam \cpu|rf|qa[23]~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y60_N27
dffeas \cpu|rf|register[24][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[23]~45_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[24][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[24][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[24][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y60_N26
cycloneiv_lcell_comb \cpu|rf|qa[23]~480 (
// Equation(s):
// \cpu|rf|qa[23]~480_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|register[24][23]~q ) # (\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (\cpu|rf|register[16][23]~q  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[16][23]~q ),
	.datac(\cpu|rf|register[24][23]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[23]~480_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[23]~480 .lut_mask = 16'hAAE4;
defparam \cpu|rf|qa[23]~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y63_N28
cycloneiv_lcell_comb \cpu|rf|qa[23]~481 (
// Equation(s):
// \cpu|rf|qa[23]~481_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[23]~480_combout  & ((\cpu|rf|register[28][23]~q ))) # (!\cpu|rf|qa[23]~480_combout  & (\cpu|rf|register[20][23]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[23]~480_combout ))))

	.dataa(\cpu|rf|register[20][23]~q ),
	.datab(\cpu|rf|register[28][23]~q ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|rf|qa[23]~480_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[23]~481_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[23]~481 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qa[23]~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y62_N7
dffeas \cpu|rf|register[22][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[23]~45_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][23] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y64_N18
cycloneiv_lcell_comb \cpu|rf|qa[23]~478 (
// Equation(s):
// \cpu|rf|qa[23]~478_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[26][23]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (((\cpu|rf|register[18][23]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[26][23]~q ),
	.datac(\cpu|rf|register[18][23]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[23]~478_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[23]~478 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[23]~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y62_N6
cycloneiv_lcell_comb \cpu|rf|qa[23]~479 (
// Equation(s):
// \cpu|rf|qa[23]~479_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[23]~478_combout  & (\cpu|rf|register[30][23]~q )) # (!\cpu|rf|qa[23]~478_combout  & ((\cpu|rf|register[22][23]~q ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[23]~478_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[30][23]~q ),
	.datac(\cpu|rf|register[22][23]~q ),
	.datad(\cpu|rf|qa[23]~478_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[23]~479_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[23]~479 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[23]~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y62_N0
cycloneiv_lcell_comb \cpu|rf|qa[23]~482 (
// Equation(s):
// \cpu|rf|qa[23]~482_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\imem|irom|altsyncram_component|auto_generated|q_a [21]) # ((\cpu|rf|qa[23]~479_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|qa[23]~481_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|qa[23]~481_combout ),
	.datad(\cpu|rf|qa[23]~479_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[23]~482_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[23]~482 .lut_mask = 16'hBA98;
defparam \cpu|rf|qa[23]~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y62_N2
cycloneiv_lcell_comb \cpu|rf|qa[23]~485 (
// Equation(s):
// \cpu|rf|qa[23]~485_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[23]~482_combout  & ((\cpu|rf|qa[23]~484_combout ))) # (!\cpu|rf|qa[23]~482_combout  & (\cpu|rf|qa[23]~477_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[23]~482_combout ))))

	.dataa(\cpu|rf|qa[23]~477_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|qa[23]~484_combout ),
	.datad(\cpu|rf|qa[23]~482_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[23]~485_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[23]~485 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[23]~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y62_N8
cycloneiv_lcell_comb \cpu|rf|qa[23]~495 (
// Equation(s):
// \cpu|rf|qa[23]~495_combout  = (\cpu|rf|qa[4]~62_combout  & ((\cpu|rf|qa[23]~492_combout  & (\cpu|rf|qa[23]~494_combout )) # (!\cpu|rf|qa[23]~492_combout  & ((\cpu|rf|qa[23]~485_combout ))))) # (!\cpu|rf|qa[4]~62_combout  & (((\cpu|rf|qa[23]~492_combout 
// ))))

	.dataa(\cpu|rf|qa[4]~62_combout ),
	.datab(\cpu|rf|qa[23]~494_combout ),
	.datac(\cpu|rf|qa[23]~492_combout ),
	.datad(\cpu|rf|qa[23]~485_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[23]~495_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[23]~495 .lut_mask = 16'hDAD0;
defparam \cpu|rf|qa[23]~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y56_N22
cycloneiv_lcell_comb \cpu|rf|qa[23]~717 (
// Equation(s):
// \cpu|rf|qa[23]~717_combout  = (\cpu|rf|qa[23]~495_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [25]) # (!\cpu|rf|Equal0~0_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.datab(\cpu|rf|qa[23]~495_combout ),
	.datac(\cpu|rf|Equal0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rf|qa[23]~717_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[23]~717 .lut_mask = 16'h8C8C;
defparam \cpu|rf|qa[23]~717 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y56_N16
cycloneiv_lcell_comb \cpu|nextpc|Mux8~0 (
// Equation(s):
// \cpu|nextpc|Mux8~0_combout  = (\cpu|cu|pcsource[1]~4_combout  & (((\cpu|cu|pcsource[0]~2_combout )))) # (!\cpu|cu|pcsource[1]~4_combout  & ((\cpu|cu|pcsource[0]~2_combout  & (\cpu|br_adr|p4[23]~42_combout )) # (!\cpu|cu|pcsource[0]~2_combout  & 
// ((\cpu|pcplus4|p4[23]~42_combout )))))

	.dataa(\cpu|cu|pcsource[1]~4_combout ),
	.datab(\cpu|br_adr|p4[23]~42_combout ),
	.datac(\cpu|pcplus4|p4[23]~42_combout ),
	.datad(\cpu|cu|pcsource[0]~2_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux8~0 .lut_mask = 16'hEE50;
defparam \cpu|nextpc|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y56_N10
cycloneiv_lcell_comb \cpu|nextpc|Mux8~1 (
// Equation(s):
// \cpu|nextpc|Mux8~1_combout  = (\cpu|cu|pcsource[1]~4_combout  & ((\cpu|nextpc|Mux8~0_combout  & (!\imem|irom|altsyncram_component|auto_generated|q_a [21])) # (!\cpu|nextpc|Mux8~0_combout  & ((!\cpu|rf|qa[23]~717_combout ))))) # 
// (!\cpu|cu|pcsource[1]~4_combout  & (((!\cpu|nextpc|Mux8~0_combout ))))

	.dataa(\cpu|cu|pcsource[1]~4_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|qa[23]~717_combout ),
	.datad(\cpu|nextpc|Mux8~0_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux8~1 .lut_mask = 16'h225F;
defparam \cpu|nextpc|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y56_N11
dffeas \cpu|ip|q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|nextpc|Mux8~1_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[23] .is_wysiwyg = "true";
defparam \cpu|ip|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N8
cycloneiv_lcell_comb \cpu|rf|qa[26]~720 (
// Equation(s):
// \cpu|rf|qa[26]~720_combout  = (\cpu|rf|qa[26]~555_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [25]) # (!\cpu|rf|Equal0~0_combout )))

	.dataa(\cpu|rf|Equal0~0_combout ),
	.datab(\cpu|rf|qa[26]~555_combout ),
	.datac(gnd),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\cpu|rf|qa[26]~720_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[26]~720 .lut_mask = 16'hCC44;
defparam \cpu|rf|qa[26]~720 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N14
cycloneiv_lcell_comb \cpu|nextpc|Mux5~0 (
// Equation(s):
// \cpu|nextpc|Mux5~0_combout  = (\cpu|cu|pcsource[1]~4_combout  & (((\cpu|rf|qa[26]~720_combout ) # (\cpu|cu|pcsource[0]~2_combout )))) # (!\cpu|cu|pcsource[1]~4_combout  & (\cpu|pcplus4|p4[26]~48_combout  & ((!\cpu|cu|pcsource[0]~2_combout ))))

	.dataa(\cpu|cu|pcsource[1]~4_combout ),
	.datab(\cpu|pcplus4|p4[26]~48_combout ),
	.datac(\cpu|rf|qa[26]~720_combout ),
	.datad(\cpu|cu|pcsource[0]~2_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux5~0 .lut_mask = 16'hAAE4;
defparam \cpu|nextpc|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N28
cycloneiv_lcell_comb \cpu|nextpc|Mux5~1 (
// Equation(s):
// \cpu|nextpc|Mux5~1_combout  = (\cpu|nextpc|Mux5~0_combout  & (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|cu|pcsource[0]~2_combout )))) # (!\cpu|nextpc|Mux5~0_combout  & (((!\cpu|cu|pcsource[0]~2_combout ) # 
// (!\cpu|br_adr|p4[26]~48_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|br_adr|p4[26]~48_combout ),
	.datac(\cpu|nextpc|Mux5~0_combout ),
	.datad(\cpu|cu|pcsource[0]~2_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux5~1 .lut_mask = 16'h530F;
defparam \cpu|nextpc|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y54_N29
dffeas \cpu|ip|q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|nextpc|Mux5~1_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[26] .is_wysiwyg = "true";
defparam \cpu|ip|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y57_N4
cycloneiv_lcell_comb \cpu|rf|qa[27]~721 (
// Equation(s):
// \cpu|rf|qa[27]~721_combout  = (\cpu|rf|qa[27]~575_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [25]) # (!\cpu|rf|Equal0~0_combout )))

	.dataa(\cpu|rf|qa[27]~575_combout ),
	.datab(\cpu|rf|Equal0~0_combout ),
	.datac(gnd),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\cpu|rf|qa[27]~721_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[27]~721 .lut_mask = 16'hAA22;
defparam \cpu|rf|qa[27]~721 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y53_N2
cycloneiv_lcell_comb \cpu|nextpc|Mux4~0 (
// Equation(s):
// \cpu|nextpc|Mux4~0_combout  = (\cpu|cu|pcsource[1]~4_combout  & (((\cpu|cu|pcsource[0]~2_combout )))) # (!\cpu|cu|pcsource[1]~4_combout  & ((\cpu|cu|pcsource[0]~2_combout  & (\cpu|br_adr|p4[27]~50_combout )) # (!\cpu|cu|pcsource[0]~2_combout  & 
// ((\cpu|pcplus4|p4[27]~50_combout )))))

	.dataa(\cpu|br_adr|p4[27]~50_combout ),
	.datab(\cpu|pcplus4|p4[27]~50_combout ),
	.datac(\cpu|cu|pcsource[1]~4_combout ),
	.datad(\cpu|cu|pcsource[0]~2_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux4~0 .lut_mask = 16'hFA0C;
defparam \cpu|nextpc|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y53_N0
cycloneiv_lcell_comb \cpu|nextpc|Mux4~1 (
// Equation(s):
// \cpu|nextpc|Mux4~1_combout  = (\cpu|cu|pcsource[1]~4_combout  & ((\cpu|nextpc|Mux4~0_combout  & (!\imem|irom|altsyncram_component|auto_generated|q_a [25])) # (!\cpu|nextpc|Mux4~0_combout  & ((!\cpu|rf|qa[27]~721_combout ))))) # 
// (!\cpu|cu|pcsource[1]~4_combout  & (((!\cpu|nextpc|Mux4~0_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.datab(\cpu|rf|qa[27]~721_combout ),
	.datac(\cpu|cu|pcsource[1]~4_combout ),
	.datad(\cpu|nextpc|Mux4~0_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux4~1 .lut_mask = 16'h503F;
defparam \cpu|nextpc|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y53_N1
dffeas \cpu|ip|q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|nextpc|Mux4~1_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[27] .is_wysiwyg = "true";
defparam \cpu|ip|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y56_N26
cycloneiv_lcell_comb \cpu|nextpc|Mux2~0 (
// Equation(s):
// \cpu|nextpc|Mux2~0_combout  = (\cpu|cu|pcsource[1]~4_combout  & (\cpu|rf|qa[29]~315_combout  & (!\cpu|rf|Equal0~1_combout ))) # (!\cpu|cu|pcsource[1]~4_combout  & (((\cpu|br_adr|p4[29]~54_combout ))))

	.dataa(\cpu|rf|qa[29]~315_combout ),
	.datab(\cpu|rf|Equal0~1_combout ),
	.datac(\cpu|br_adr|p4[29]~54_combout ),
	.datad(\cpu|cu|pcsource[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux2~0 .lut_mask = 16'h22F0;
defparam \cpu|nextpc|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y56_N28
cycloneiv_lcell_comb \cpu|nextpc|Mux2~1 (
// Equation(s):
// \cpu|nextpc|Mux2~1_combout  = (\cpu|cu|pcsource[1]~4_combout  & ((\cpu|cu|pcsource[0]~2_combout  & (!\cpu|pcplus4|p4[29]~54_combout )) # (!\cpu|cu|pcsource[0]~2_combout  & ((!\cpu|nextpc|Mux2~0_combout ))))) # (!\cpu|cu|pcsource[1]~4_combout  & 
// ((\cpu|cu|pcsource[0]~2_combout  & ((!\cpu|nextpc|Mux2~0_combout ))) # (!\cpu|cu|pcsource[0]~2_combout  & (!\cpu|pcplus4|p4[29]~54_combout ))))

	.dataa(\cpu|cu|pcsource[1]~4_combout ),
	.datab(\cpu|pcplus4|p4[29]~54_combout ),
	.datac(\cpu|nextpc|Mux2~0_combout ),
	.datad(\cpu|cu|pcsource[0]~2_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux2~1 .lut_mask = 16'h271B;
defparam \cpu|nextpc|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y56_N29
dffeas \cpu|ip|q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|nextpc|Mux2~1_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[29] .is_wysiwyg = "true";
defparam \cpu|ip|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N24
cycloneiv_lcell_comb \cpu|nextpc|Mux1~0 (
// Equation(s):
// \cpu|nextpc|Mux1~0_combout  = (\cpu|cu|pcsource[1]~4_combout  & (\cpu|rf|qa[30]~335_combout  & (!\cpu|rf|Equal0~1_combout ))) # (!\cpu|cu|pcsource[1]~4_combout  & (((\cpu|br_adr|p4[30]~56_combout ))))

	.dataa(\cpu|rf|qa[30]~335_combout ),
	.datab(\cpu|rf|Equal0~1_combout ),
	.datac(\cpu|br_adr|p4[30]~56_combout ),
	.datad(\cpu|cu|pcsource[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux1~0 .lut_mask = 16'h22F0;
defparam \cpu|nextpc|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N22
cycloneiv_lcell_comb \cpu|nextpc|Mux1~1 (
// Equation(s):
// \cpu|nextpc|Mux1~1_combout  = (\cpu|cu|pcsource[1]~4_combout  & ((\cpu|cu|pcsource[0]~2_combout  & ((!\cpu|pcplus4|p4[30]~56_combout ))) # (!\cpu|cu|pcsource[0]~2_combout  & (!\cpu|nextpc|Mux1~0_combout )))) # (!\cpu|cu|pcsource[1]~4_combout  & 
// ((\cpu|cu|pcsource[0]~2_combout  & (!\cpu|nextpc|Mux1~0_combout )) # (!\cpu|cu|pcsource[0]~2_combout  & ((!\cpu|pcplus4|p4[30]~56_combout )))))

	.dataa(\cpu|cu|pcsource[1]~4_combout ),
	.datab(\cpu|nextpc|Mux1~0_combout ),
	.datac(\cpu|pcplus4|p4[30]~56_combout ),
	.datad(\cpu|cu|pcsource[0]~2_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux1~1 .lut_mask = 16'h1B27;
defparam \cpu|nextpc|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y54_N23
dffeas \cpu|ip|q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu|nextpc|Mux1~1_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip|q[30] .is_wysiwyg = "true";
defparam \cpu|ip|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y54_N26
cycloneiv_lcell_comb \cpu|al_unit|Mux31~6 (
// Equation(s):
// \cpu|al_unit|Mux31~6_combout  = (\cpu|cu|aluc[3]~6_combout ) # ((!\cpu|cu|aluc[2]~3_combout  & (\cpu|cu|aluc[1]~4_combout  & \cpu|cu|aluc[0]~5_combout )))

	.dataa(\cpu|cu|aluc[3]~6_combout ),
	.datab(\cpu|cu|aluc[2]~3_combout ),
	.datac(\cpu|cu|aluc[1]~4_combout ),
	.datad(\cpu|cu|aluc[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux31~6 .lut_mask = 16'hBAAA;
defparam \cpu|al_unit|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y54_N30
cycloneiv_lcell_comb \cpu|al_unit|Mux31~3 (
// Equation(s):
// \cpu|al_unit|Mux31~3_combout  = (\cpu|cu|aluc[1]~4_combout  & (((\cpu|cu|aluc[2]~3_combout  & !\cpu|al_unit|ShiftLeft0~15_combout )))) # (!\cpu|cu|aluc[1]~4_combout  & ((\cpu|alu_a|y[0]~1_combout ) # ((!\cpu|cu|aluc[2]~3_combout ))))

	.dataa(\cpu|cu|aluc[1]~4_combout ),
	.datab(\cpu|alu_a|y[0]~1_combout ),
	.datac(\cpu|cu|aluc[2]~3_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~15_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux31~3 .lut_mask = 16'h45E5;
defparam \cpu|al_unit|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y54_N16
cycloneiv_lcell_comb \cpu|al_unit|Mux31~0 (
// Equation(s):
// \cpu|al_unit|Mux31~0_combout  = (\cpu|al_unit|Mux29~0_combout  & (\cpu|alu_a|y[0]~1_combout  $ (\cpu|alu_b|y[0]~1_combout )))

	.dataa(gnd),
	.datab(\cpu|alu_a|y[0]~1_combout ),
	.datac(\cpu|alu_b|y[0]~1_combout ),
	.datad(\cpu|al_unit|Mux29~0_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux31~0 .lut_mask = 16'h3C00;
defparam \cpu|al_unit|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y54_N18
cycloneiv_lcell_comb \cpu|al_unit|Mux31~1 (
// Equation(s):
// \cpu|al_unit|Mux31~1_combout  = (!\cpu|cu|aluc[0]~5_combout  & ((\cpu|al_unit|Mux31~0_combout ) # ((!\cpu|cu|aluc[1]~4_combout  & \cpu|al_unit|Add0~14_combout ))))

	.dataa(\cpu|cu|aluc[0]~5_combout ),
	.datab(\cpu|al_unit|Mux31~0_combout ),
	.datac(\cpu|cu|aluc[1]~4_combout ),
	.datad(\cpu|al_unit|Add0~14_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux31~1 .lut_mask = 16'h4544;
defparam \cpu|al_unit|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y54_N0
cycloneiv_lcell_comb \cpu|al_unit|Mux31~2 (
// Equation(s):
// \cpu|al_unit|Mux31~2_combout  = (\cpu|al_unit|Mux31~1_combout ) # ((\cpu|alu_a|y[0]~1_combout  & (\cpu|al_unit|Mux29~1_combout  & !\cpu|cu|aluc[2]~3_combout )))

	.dataa(\cpu|alu_a|y[0]~1_combout ),
	.datab(\cpu|al_unit|Mux29~1_combout ),
	.datac(\cpu|cu|aluc[2]~3_combout ),
	.datad(\cpu|al_unit|Mux31~1_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux31~2 .lut_mask = 16'hFF08;
defparam \cpu|al_unit|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y54_N12
cycloneiv_lcell_comb \cpu|al_unit|Mux31~4 (
// Equation(s):
// \cpu|al_unit|Mux31~4_combout  = (\cpu|al_unit|Mux31~2_combout ) # ((\cpu|alu_b|y[0]~1_combout  & (\cpu|cu|aluc[0]~5_combout  & \cpu|al_unit|Mux31~3_combout )))

	.dataa(\cpu|alu_b|y[0]~1_combout ),
	.datab(\cpu|cu|aluc[0]~5_combout ),
	.datac(\cpu|al_unit|Mux31~3_combout ),
	.datad(\cpu|al_unit|Mux31~2_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux31~4 .lut_mask = 16'hFF80;
defparam \cpu|al_unit|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y54_N28
cycloneiv_lcell_comb \cpu|al_unit|Mux31~5 (
// Equation(s):
// \cpu|al_unit|Mux31~5_combout  = (\cpu|cu|aluc[3]~6_combout  & (\cpu|al_unit|ShiftLeft0~13_combout  & (\cpu|alu_b|y[31]~0_combout ))) # (!\cpu|cu|aluc[3]~6_combout  & (((\cpu|al_unit|Mux31~4_combout ))))

	.dataa(\cpu|cu|aluc[3]~6_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~13_combout ),
	.datac(\cpu|alu_b|y[31]~0_combout ),
	.datad(\cpu|al_unit|Mux31~4_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux31~5 .lut_mask = 16'hD580;
defparam \cpu|al_unit|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y62_N18
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~16 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~16_combout  = (!\cpu|alu_a|y[0]~1_combout  & ((\cpu|cu|aluimm~2_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [0])) # (!\cpu|cu|aluimm~2_combout  & ((\cpu|rf|qb[0]~386_combout )))))

	.dataa(\cpu|alu_a|y[0]~1_combout ),
	.datab(\cpu|cu|aluimm~2_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [0]),
	.datad(\cpu|rf|qb[0]~386_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~16 .lut_mask = 16'h5140;
defparam \cpu|al_unit|ShiftLeft0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y62_N6
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~14 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~14_combout  = (\cpu|alu_a|y[1]~4_combout  & (((\cpu|al_unit|ShiftRight1~11_combout )))) # (!\cpu|alu_a|y[1]~4_combout  & ((\cpu|al_unit|ShiftLeft0~17_combout ) # ((\cpu|al_unit|ShiftLeft0~16_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~17_combout ),
	.datab(\cpu|alu_a|y[1]~4_combout ),
	.datac(\cpu|al_unit|ShiftRight1~11_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~16_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~14 .lut_mask = 16'hF3E2;
defparam \cpu|al_unit|ShiftRight0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y63_N14
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~15 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~15_combout  = (!\cpu|alu_a|y[2]~3_combout  & ((\cpu|alu_a|y[3]~5_combout  & (\cpu|al_unit|ShiftRight0~13_combout )) # (!\cpu|alu_a|y[3]~5_combout  & ((\cpu|al_unit|ShiftRight0~14_combout )))))

	.dataa(\cpu|al_unit|ShiftRight0~13_combout ),
	.datab(\cpu|alu_a|y[3]~5_combout ),
	.datac(\cpu|alu_a|y[2]~3_combout ),
	.datad(\cpu|al_unit|ShiftRight0~14_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~15 .lut_mask = 16'h0B08;
defparam \cpu|al_unit|ShiftRight0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y57_N26
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~9 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~9_combout  = (\cpu|alu_a|y[1]~4_combout  & ((\cpu|alu_a|y[0]~1_combout  & ((\cpu|alu_b|y[7]~6_combout ))) # (!\cpu|alu_a|y[0]~1_combout  & (\cpu|alu_b|y[6]~7_combout ))))

	.dataa(\cpu|alu_a|y[0]~1_combout ),
	.datab(\cpu|alu_a|y[1]~4_combout ),
	.datac(\cpu|alu_b|y[6]~7_combout ),
	.datad(\cpu|alu_b|y[7]~6_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~9 .lut_mask = 16'hC840;
defparam \cpu|al_unit|ShiftRight0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y57_N20
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~10 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~10_combout  = (\cpu|al_unit|ShiftRight0~9_combout ) # ((\cpu|al_unit|ShiftRight1~9_combout  & !\cpu|alu_a|y[1]~4_combout ))

	.dataa(gnd),
	.datab(\cpu|al_unit|ShiftRight1~9_combout ),
	.datac(\cpu|al_unit|ShiftRight0~9_combout ),
	.datad(\cpu|alu_a|y[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~10 .lut_mask = 16'hF0FC;
defparam \cpu|al_unit|ShiftRight0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y63_N20
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~11 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~11_combout  = (\cpu|alu_a|y[2]~3_combout  & ((\cpu|alu_a|y[3]~5_combout  & (\cpu|al_unit|ShiftRight0~8_combout )) # (!\cpu|alu_a|y[3]~5_combout  & ((\cpu|al_unit|ShiftRight0~10_combout )))))

	.dataa(\cpu|alu_a|y[2]~3_combout ),
	.datab(\cpu|alu_a|y[3]~5_combout ),
	.datac(\cpu|al_unit|ShiftRight0~8_combout ),
	.datad(\cpu|al_unit|ShiftRight0~10_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~11 .lut_mask = 16'hA280;
defparam \cpu|al_unit|ShiftRight0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y63_N16
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~16 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~16_combout  = (!\cpu|alu_a|y[4]~2_combout  & ((\cpu|al_unit|ShiftRight0~15_combout ) # (\cpu|al_unit|ShiftRight0~11_combout )))

	.dataa(gnd),
	.datab(\cpu|alu_a|y[4]~2_combout ),
	.datac(\cpu|al_unit|ShiftRight0~15_combout ),
	.datad(\cpu|al_unit|ShiftRight0~11_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~16 .lut_mask = 16'h3330;
defparam \cpu|al_unit|ShiftRight0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y63_N2
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~28 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~28_combout  = (\cpu|al_unit|ShiftRight0~16_combout ) # ((\cpu|alu_a|y[4]~2_combout  & ((\cpu|al_unit|ShiftRight0~27_combout ) # (\cpu|al_unit|ShiftRight0~6_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~27_combout ),
	.datab(\cpu|alu_a|y[4]~2_combout ),
	.datac(\cpu|al_unit|ShiftRight0~6_combout ),
	.datad(\cpu|al_unit|ShiftRight0~16_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~28 .lut_mask = 16'hFFC8;
defparam \cpu|al_unit|ShiftRight0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y54_N2
cycloneiv_lcell_comb \cpu|al_unit|Mux31~7 (
// Equation(s):
// \cpu|al_unit|Mux31~7_combout  = (\cpu|al_unit|Mux31~5_combout ) # ((\cpu|al_unit|Mux31~6_combout  & (!\cpu|al_unit|ShiftLeft0~13_combout  & \cpu|al_unit|ShiftRight0~28_combout )))

	.dataa(\cpu|al_unit|Mux31~6_combout ),
	.datab(\cpu|al_unit|Mux31~5_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~13_combout ),
	.datad(\cpu|al_unit|ShiftRight0~28_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux31~7 .lut_mask = 16'hCECC;
defparam \cpu|al_unit|Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y63_N26
cycloneiv_lcell_comb \cpu|al_unit|Mux23~2 (
// Equation(s):
// \cpu|al_unit|Mux23~2_combout  = (\cpu|alu_a|y[2]~3_combout  & ((\cpu|al_unit|ShiftRight0~8_combout ))) # (!\cpu|alu_a|y[2]~3_combout  & (\cpu|al_unit|ShiftRight0~13_combout ))

	.dataa(\cpu|al_unit|ShiftRight0~13_combout ),
	.datab(gnd),
	.datac(\cpu|al_unit|ShiftRight0~8_combout ),
	.datad(\cpu|alu_a|y[2]~3_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux23~2 .lut_mask = 16'hF0AA;
defparam \cpu|al_unit|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y63_N12
cycloneiv_lcell_comb \cpu|al_unit|Mux23~1 (
// Equation(s):
// \cpu|al_unit|Mux23~1_combout  = (\cpu|al_unit|ShiftRight0~6_combout ) # ((\cpu|al_unit|ShiftLeft0~18_combout  & \cpu|al_unit|Mux23~0_combout ))

	.dataa(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datab(gnd),
	.datac(\cpu|al_unit|ShiftRight0~6_combout ),
	.datad(\cpu|al_unit|Mux23~0_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux23~1 .lut_mask = 16'hFAF0;
defparam \cpu|al_unit|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y63_N28
cycloneiv_lcell_comb \cpu|al_unit|Mux23~3 (
// Equation(s):
// \cpu|al_unit|Mux23~3_combout  = (\cpu|al_unit|Mux29~16_combout  & ((\cpu|alu_a|y[3]~5_combout  & ((\cpu|al_unit|Mux23~1_combout ))) # (!\cpu|alu_a|y[3]~5_combout  & (\cpu|al_unit|Mux23~2_combout ))))

	.dataa(\cpu|al_unit|Mux29~16_combout ),
	.datab(\cpu|alu_a|y[3]~5_combout ),
	.datac(\cpu|al_unit|Mux23~2_combout ),
	.datad(\cpu|al_unit|Mux23~1_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux23~3 .lut_mask = 16'hA820;
defparam \cpu|al_unit|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y58_N17
dffeas \cpu|rf|register[11][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[8]~9_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[11][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[11][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y57_N24
cycloneiv_lcell_comb \cpu|rf|qa[8]~116 (
// Equation(s):
// \cpu|rf|qa[8]~116_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[10][8]~q ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|rf|register[8][8]~q  & !\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[10][8]~q ),
	.datac(\cpu|rf|register[8][8]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[8]~116_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[8]~116 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[8]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y58_N16
cycloneiv_lcell_comb \cpu|rf|qa[8]~117 (
// Equation(s):
// \cpu|rf|qa[8]~117_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[8]~116_combout  & ((\cpu|rf|register[11][8]~q ))) # (!\cpu|rf|qa[8]~116_combout  & (\cpu|rf|register[9][8]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[8]~116_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|register[9][8]~q ),
	.datac(\cpu|rf|register[11][8]~q ),
	.datad(\cpu|rf|qa[8]~116_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[8]~117_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[8]~117 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[8]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y65_N25
dffeas \cpu|rf|register[19][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[8]~9_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[19][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[19][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[19][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y63_N23
dffeas \cpu|rf|register[23][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[8]~9_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[23][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[23][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[23][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y65_N24
cycloneiv_lcell_comb \cpu|rf|qa[8]~125 (
// Equation(s):
// \cpu|rf|qa[8]~125_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\imem|irom|altsyncram_component|auto_generated|q_a [23])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[23][8]~q ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[19][8]~q ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[19][8]~q ),
	.datad(\cpu|rf|register[23][8]~q ),
	.cin(gnd),
	.combout(\cpu|rf|qa[8]~125_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[8]~125 .lut_mask = 16'hDC98;
defparam \cpu|rf|qa[8]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y65_N14
cycloneiv_lcell_comb \cpu|rf|qa[8]~126 (
// Equation(s):
// \cpu|rf|qa[8]~126_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[8]~125_combout  & ((\cpu|rf|register[31][8]~q ))) # (!\cpu|rf|qa[8]~125_combout  & (\cpu|rf|register[27][8]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[8]~125_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[27][8]~q ),
	.datac(\cpu|rf|register[31][8]~q ),
	.datad(\cpu|rf|qa[8]~125_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[8]~126_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[8]~126 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[8]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y63_N17
dffeas \cpu|rf|register[22][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[8]~9_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[22][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[22][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[22][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y60_N7
dffeas \cpu|rf|register[30][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[8]~9_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[30][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[30][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[30][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y60_N9
dffeas \cpu|rf|register[18][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[8]~9_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[18][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[18][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[18][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y60_N8
cycloneiv_lcell_comb \cpu|rf|qa[8]~118 (
// Equation(s):
// \cpu|rf|qa[8]~118_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[26][8]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[18][8]~q )))))

	.dataa(\cpu|rf|register[26][8]~q ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[18][8]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[8]~118_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[8]~118 .lut_mask = 16'hEE30;
defparam \cpu|rf|qa[8]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y60_N6
cycloneiv_lcell_comb \cpu|rf|qa[8]~119 (
// Equation(s):
// \cpu|rf|qa[8]~119_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[8]~118_combout  & ((\cpu|rf|register[30][8]~q ))) # (!\cpu|rf|qa[8]~118_combout  & (\cpu|rf|register[22][8]~q )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[8]~118_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[22][8]~q ),
	.datac(\cpu|rf|register[30][8]~q ),
	.datad(\cpu|rf|qa[8]~118_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[8]~119_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[8]~119 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[8]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y58_N4
cycloneiv_lcell_comb \cpu|rf|qa[8]~127 (
// Equation(s):
// \cpu|rf|qa[8]~127_combout  = (\cpu|rf|qa[8]~124_combout  & (((\cpu|rf|qa[8]~126_combout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22]))) # (!\cpu|rf|qa[8]~124_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\cpu|rf|qa[8]~119_combout ))))

	.dataa(\cpu|rf|qa[8]~124_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|qa[8]~126_combout ),
	.datad(\cpu|rf|qa[8]~119_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[8]~127_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[8]~127 .lut_mask = 16'hE6A2;
defparam \cpu|rf|qa[8]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y59_N5
dffeas \cpu|rf|register[3][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|link|y[8]~9_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf|register[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf|register[3][8] .is_wysiwyg = "true";
defparam \cpu|rf|register[3][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y56_N14
cycloneiv_lcell_comb \cpu|rf|qa[8]~128 (
// Equation(s):
// \cpu|rf|qa[8]~128_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[5][8]~q )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[4][8]~q )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[5][8]~q ),
	.datac(\cpu|rf|register[4][8]~q ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[8]~128_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[8]~128 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[8]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y56_N12
cycloneiv_lcell_comb \cpu|rf|qa[8]~129 (
// Equation(s):
// \cpu|rf|qa[8]~129_combout  = (\cpu|rf|qa[8]~128_combout  & ((\cpu|rf|register[7][8]~q ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\cpu|rf|qa[8]~128_combout  & (((\cpu|rf|register[6][8]~q  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|register[7][8]~q ),
	.datab(\cpu|rf|register[6][8]~q ),
	.datac(\cpu|rf|qa[8]~128_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[8]~129_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[8]~129 .lut_mask = 16'hACF0;
defparam \cpu|rf|qa[8]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y59_N4
cycloneiv_lcell_comb \cpu|rf|qa[8]~131 (
// Equation(s):
// \cpu|rf|qa[8]~131_combout  = (\cpu|rf|qa[8]~130_combout  & (((\cpu|rf|register[3][8]~q )) # (!\cpu|rf|qa[4]~69_combout ))) # (!\cpu|rf|qa[8]~130_combout  & (\cpu|rf|qa[4]~69_combout  & ((\cpu|rf|qa[8]~129_combout ))))

	.dataa(\cpu|rf|qa[8]~130_combout ),
	.datab(\cpu|rf|qa[4]~69_combout ),
	.datac(\cpu|rf|register[3][8]~q ),
	.datad(\cpu|rf|qa[8]~129_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[8]~131_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[8]~131 .lut_mask = 16'hE6A2;
defparam \cpu|rf|qa[8]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y58_N22
cycloneiv_lcell_comb \cpu|rf|qa[8]~132 (
// Equation(s):
// \cpu|rf|qa[8]~132_combout  = (\cpu|rf|qa[4]~65_combout  & (\cpu|rf|qa[4]~62_combout )) # (!\cpu|rf|qa[4]~65_combout  & ((\cpu|rf|qa[4]~62_combout  & (\cpu|rf|qa[8]~127_combout )) # (!\cpu|rf|qa[4]~62_combout  & ((\cpu|rf|qa[8]~131_combout )))))

	.dataa(\cpu|rf|qa[4]~65_combout ),
	.datab(\cpu|rf|qa[4]~62_combout ),
	.datac(\cpu|rf|qa[8]~127_combout ),
	.datad(\cpu|rf|qa[8]~131_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[8]~132_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[8]~132 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qa[8]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y58_N8
cycloneiv_lcell_comb \cpu|rf|qa[8]~135 (
// Equation(s):
// \cpu|rf|qa[8]~135_combout  = (\cpu|rf|qa[4]~65_combout  & ((\cpu|rf|qa[8]~132_combout  & (\cpu|rf|qa[8]~134_combout )) # (!\cpu|rf|qa[8]~132_combout  & ((\cpu|rf|qa[8]~117_combout ))))) # (!\cpu|rf|qa[4]~65_combout  & (((\cpu|rf|qa[8]~132_combout ))))

	.dataa(\cpu|rf|qa[8]~134_combout ),
	.datab(\cpu|rf|qa[8]~117_combout ),
	.datac(\cpu|rf|qa[4]~65_combout ),
	.datad(\cpu|rf|qa[8]~132_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[8]~135_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[8]~135 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qa[8]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y62_N18
cycloneiv_lcell_comb \cpu|al_unit|s~20 (
// Equation(s):
// \cpu|al_unit|s~20_combout  = (\cpu|alu_b|y[8]~13_combout ) # ((\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[8]~135_combout ))

	.dataa(gnd),
	.datab(\cpu|alu_a|y[0]~0_combout ),
	.datac(\cpu|alu_b|y[8]~13_combout ),
	.datad(\cpu|rf|qa[8]~135_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~20 .lut_mask = 16'hFCF0;
defparam \cpu|al_unit|s~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y62_N24
cycloneiv_lcell_comb \cpu|al_unit|s~18 (
// Equation(s):
// \cpu|al_unit|s~18_combout  = (\cpu|alu_a|y[0]~0_combout  & (\cpu|alu_b|y[8]~13_combout  & \cpu|rf|qa[8]~135_combout ))

	.dataa(gnd),
	.datab(\cpu|alu_a|y[0]~0_combout ),
	.datac(\cpu|alu_b|y[8]~13_combout ),
	.datad(\cpu|rf|qa[8]~135_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~18 .lut_mask = 16'hC000;
defparam \cpu|al_unit|s~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y62_N0
cycloneiv_lcell_comb \cpu|al_unit|ShiftRight0~88 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~88_combout  = (\cpu|al_unit|ShiftRight0~6_combout ) # ((\cpu|al_unit|ShiftLeft0~18_combout  & \cpu|al_unit|ShiftRight0~21_combout ))

	.dataa(gnd),
	.datab(\cpu|al_unit|ShiftRight0~6_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datad(\cpu|al_unit|ShiftRight0~21_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~88_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~88 .lut_mask = 16'hFCCC;
defparam \cpu|al_unit|ShiftRight0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y62_N14
cycloneiv_lcell_comb \cpu|al_unit|Mux23~4 (
// Equation(s):
// \cpu|al_unit|Mux23~4_combout  = (\cpu|al_unit|ShiftRight0~88_combout  & (!\cpu|al_unit|Mux29~7_combout  & !\cpu|alu_a|y[3]~5_combout ))

	.dataa(gnd),
	.datab(\cpu|al_unit|ShiftRight0~88_combout ),
	.datac(\cpu|al_unit|Mux29~7_combout ),
	.datad(\cpu|alu_a|y[3]~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux23~4 .lut_mask = 16'h000C;
defparam \cpu|al_unit|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y62_N16
cycloneiv_lcell_comb \cpu|al_unit|Mux23~5 (
// Equation(s):
// \cpu|al_unit|Mux23~5_combout  = (\cpu|al_unit|Mux29~5_combout  & (!\cpu|al_unit|Mux29~0_combout  & ((\cpu|al_unit|Mux23~4_combout )))) # (!\cpu|al_unit|Mux29~5_combout  & ((\cpu|al_unit|Mux29~0_combout ) # ((\cpu|al_unit|Add0~39_combout ))))

	.dataa(\cpu|al_unit|Mux29~5_combout ),
	.datab(\cpu|al_unit|Mux29~0_combout ),
	.datac(\cpu|al_unit|Add0~39_combout ),
	.datad(\cpu|al_unit|Mux23~4_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux23~5 .lut_mask = 16'h7654;
defparam \cpu|al_unit|Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y62_N22
cycloneiv_lcell_comb \cpu|al_unit|s~19 (
// Equation(s):
// \cpu|al_unit|s~19_combout  = \cpu|alu_b|y[8]~13_combout  $ (((\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[8]~135_combout )))

	.dataa(gnd),
	.datab(\cpu|alu_a|y[0]~0_combout ),
	.datac(\cpu|alu_b|y[8]~13_combout ),
	.datad(\cpu|rf|qa[8]~135_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~19 .lut_mask = 16'h3CF0;
defparam \cpu|al_unit|s~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y62_N30
cycloneiv_lcell_comb \cpu|al_unit|Mux23~6 (
// Equation(s):
// \cpu|al_unit|Mux23~6_combout  = (\cpu|al_unit|Mux29~6_combout  & ((\cpu|al_unit|Mux23~5_combout  & ((\cpu|al_unit|s~19_combout ))) # (!\cpu|al_unit|Mux23~5_combout  & (\cpu|al_unit|ShiftLeft0~44_combout )))) # (!\cpu|al_unit|Mux29~6_combout  & 
// (\cpu|al_unit|Mux23~5_combout ))

	.dataa(\cpu|al_unit|Mux29~6_combout ),
	.datab(\cpu|al_unit|Mux23~5_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~44_combout ),
	.datad(\cpu|al_unit|s~19_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux23~6 .lut_mask = 16'hEC64;
defparam \cpu|al_unit|Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y62_N20
cycloneiv_lcell_comb \cpu|al_unit|Mux23~7 (
// Equation(s):
// \cpu|al_unit|Mux23~7_combout  = (\cpu|al_unit|Mux29~1_combout  & ((\cpu|al_unit|s~18_combout ) # ((\cpu|al_unit|Mux29~12_combout )))) # (!\cpu|al_unit|Mux29~1_combout  & (((\cpu|al_unit|Mux23~6_combout  & !\cpu|al_unit|Mux29~12_combout ))))

	.dataa(\cpu|al_unit|Mux29~1_combout ),
	.datab(\cpu|al_unit|s~18_combout ),
	.datac(\cpu|al_unit|Mux23~6_combout ),
	.datad(\cpu|al_unit|Mux29~12_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux23~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux23~7 .lut_mask = 16'hAAD8;
defparam \cpu|al_unit|Mux23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y62_N8
cycloneiv_lcell_comb \cpu|al_unit|Mux23~8 (
// Equation(s):
// \cpu|al_unit|Mux23~8_combout  = (\cpu|al_unit|Mux29~12_combout  & ((\cpu|al_unit|Mux23~7_combout  & ((\cpu|al_unit|s~20_combout ))) # (!\cpu|al_unit|Mux23~7_combout  & (\cpu|al_unit|ShiftRight1~67_combout )))) # (!\cpu|al_unit|Mux29~12_combout  & 
// (((\cpu|al_unit|Mux23~7_combout ))))

	.dataa(\cpu|al_unit|ShiftRight1~67_combout ),
	.datab(\cpu|al_unit|Mux29~12_combout ),
	.datac(\cpu|al_unit|s~20_combout ),
	.datad(\cpu|al_unit|Mux23~7_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux23~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux23~8 .lut_mask = 16'hF388;
defparam \cpu|al_unit|Mux23~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y54_N16
cycloneiv_lcell_comb \cpu|al_unit|Mux23~9 (
// Equation(s):
// \cpu|al_unit|Mux23~9_combout  = (\cpu|al_unit|Mux23~3_combout ) # ((!\cpu|al_unit|Mux29~16_combout  & \cpu|al_unit|Mux23~8_combout ))

	.dataa(gnd),
	.datab(\cpu|al_unit|Mux29~16_combout ),
	.datac(\cpu|al_unit|Mux23~3_combout ),
	.datad(\cpu|al_unit|Mux23~8_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux23~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux23~9 .lut_mask = 16'hF3F0;
defparam \cpu|al_unit|Mux23~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y57_N26
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~110 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~110_combout  = (\cpu|al_unit|ShiftLeft0~18_combout  & ((\cpu|alu_a|y[2]~3_combout  & ((\cpu|al_unit|ShiftLeft0~106_combout ))) # (!\cpu|alu_a|y[2]~3_combout  & (\cpu|al_unit|ShiftLeft0~109_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datab(\cpu|alu_a|y[2]~3_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~109_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~106_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~110_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~110 .lut_mask = 16'hA820;
defparam \cpu|al_unit|ShiftLeft0~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y57_N8
cycloneiv_lcell_comb \cpu|al_unit|ShiftLeft0~111 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~111_combout  = (\cpu|al_unit|ShiftLeft0~110_combout ) # (\cpu|al_unit|ShiftRight0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|al_unit|ShiftLeft0~110_combout ),
	.datad(\cpu|al_unit|ShiftRight0~6_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~111_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~111 .lut_mask = 16'hFFF0;
defparam \cpu|al_unit|ShiftLeft0~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y57_N18
cycloneiv_lcell_comb \cpu|al_unit|Mux8~1 (
// Equation(s):
// \cpu|al_unit|Mux8~1_combout  = (\cpu|al_unit|Mux11~0_combout  & ((\cpu|alu_a|y[2]~3_combout  & ((\cpu|al_unit|ShiftLeft0~36_combout ))) # (!\cpu|alu_a|y[2]~3_combout  & (\cpu|al_unit|ShiftLeft0~38_combout ))))

	.dataa(\cpu|alu_a|y[2]~3_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~38_combout ),
	.datac(\cpu|al_unit|Mux11~0_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~36_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux8~1 .lut_mask = 16'hE040;
defparam \cpu|al_unit|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y57_N20
cycloneiv_lcell_comb \cpu|al_unit|Mux8~2 (
// Equation(s):
// \cpu|al_unit|Mux8~2_combout  = (\cpu|al_unit|Mux9~2_combout  & (\cpu|al_unit|ShiftRight0~85_combout  & (\cpu|al_unit|Mux9~1_combout ))) # (!\cpu|al_unit|Mux9~2_combout  & (((\cpu|al_unit|Mux8~1_combout ) # (!\cpu|al_unit|Mux9~1_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~85_combout ),
	.datab(\cpu|al_unit|Mux9~2_combout ),
	.datac(\cpu|al_unit|Mux9~1_combout ),
	.datad(\cpu|al_unit|Mux8~1_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux8~2 .lut_mask = 16'hB383;
defparam \cpu|al_unit|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y57_N6
cycloneiv_lcell_comb \cpu|al_unit|Mux8~3 (
// Equation(s):
// \cpu|al_unit|Mux8~3_combout  = (\cpu|al_unit|Mux9~0_combout  & (((\cpu|al_unit|Mux8~2_combout )))) # (!\cpu|al_unit|Mux9~0_combout  & ((\cpu|al_unit|Mux8~2_combout  & ((\cpu|al_unit|ShiftLeft0~111_combout ))) # (!\cpu|al_unit|Mux8~2_combout  & 
// (\cpu|al_unit|ShiftLeft0~78_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~78_combout ),
	.datab(\cpu|al_unit|Mux9~0_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~111_combout ),
	.datad(\cpu|al_unit|Mux8~2_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux8~3 .lut_mask = 16'hFC22;
defparam \cpu|al_unit|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y54_N18
cycloneiv_lcell_comb \cpu|al_unit|s~55 (
// Equation(s):
// \cpu|al_unit|s~55_combout  = \cpu|alu_b|y[23]~21_combout  $ (((\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[23]~495_combout )))

	.dataa(gnd),
	.datab(\cpu|alu_a|y[0]~0_combout ),
	.datac(\cpu|rf|qa[23]~495_combout ),
	.datad(\cpu|alu_b|y[23]~21_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~55 .lut_mask = 16'h3FC0;
defparam \cpu|al_unit|s~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y54_N24
cycloneiv_lcell_comb \cpu|al_unit|Mux8~0 (
// Equation(s):
// \cpu|al_unit|Mux8~0_combout  = (\cpu|al_unit|Mux29~5_combout  & (((!\cpu|al_unit|Mux2~0_combout )))) # (!\cpu|al_unit|Mux29~5_combout  & ((\cpu|al_unit|Mux2~0_combout  & (\cpu|al_unit|s~55_combout )) # (!\cpu|al_unit|Mux2~0_combout  & 
// ((\cpu|al_unit|Add0~93_combout )))))

	.dataa(\cpu|al_unit|Mux29~5_combout ),
	.datab(\cpu|al_unit|s~55_combout ),
	.datac(\cpu|al_unit|Mux2~0_combout ),
	.datad(\cpu|al_unit|Add0~93_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux8~0 .lut_mask = 16'h4F4A;
defparam \cpu|al_unit|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y54_N28
cycloneiv_lcell_comb \cpu|al_unit|Mux8~4 (
// Equation(s):
// \cpu|al_unit|Mux8~4_combout  = (\cpu|al_unit|Mux29~5_combout  & ((\cpu|al_unit|Mux8~0_combout  & ((\cpu|al_unit|Mux8~3_combout ))) # (!\cpu|al_unit|Mux8~0_combout  & (\cpu|alu_b|y[7]~6_combout )))) # (!\cpu|al_unit|Mux29~5_combout  & 
// (((\cpu|al_unit|Mux8~0_combout ))))

	.dataa(\cpu|alu_b|y[7]~6_combout ),
	.datab(\cpu|al_unit|Mux29~5_combout ),
	.datac(\cpu|al_unit|Mux8~3_combout ),
	.datad(\cpu|al_unit|Mux8~0_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux8~4 .lut_mask = 16'hF388;
defparam \cpu|al_unit|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y54_N10
cycloneiv_lcell_comb \cpu|al_unit|Mux8~5 (
// Equation(s):
// \cpu|al_unit|Mux8~5_combout  = (\cpu|al_unit|Mux29~12_combout  & ((\cpu|al_unit|ShiftRight1~66_combout ) # ((\cpu|al_unit|Mux29~1_combout )))) # (!\cpu|al_unit|Mux29~12_combout  & (((!\cpu|al_unit|Mux29~1_combout  & \cpu|al_unit|Mux8~4_combout ))))

	.dataa(\cpu|al_unit|Mux29~12_combout ),
	.datab(\cpu|al_unit|ShiftRight1~66_combout ),
	.datac(\cpu|al_unit|Mux29~1_combout ),
	.datad(\cpu|al_unit|Mux8~4_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux8~5 .lut_mask = 16'hADA8;
defparam \cpu|al_unit|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y54_N8
cycloneiv_lcell_comb \cpu|al_unit|Mux8~6 (
// Equation(s):
// \cpu|al_unit|Mux8~6_combout  = (\cpu|alu_a|y[23]~24_combout  & ((\cpu|al_unit|Mux8~5_combout ) # ((\cpu|alu_b|y[23]~21_combout  & \cpu|al_unit|Mux29~1_combout )))) # (!\cpu|alu_a|y[23]~24_combout  & (\cpu|al_unit|Mux8~5_combout  & 
// ((\cpu|alu_b|y[23]~21_combout ) # (!\cpu|al_unit|Mux29~1_combout ))))

	.dataa(\cpu|alu_a|y[23]~24_combout ),
	.datab(\cpu|alu_b|y[23]~21_combout ),
	.datac(\cpu|al_unit|Mux29~1_combout ),
	.datad(\cpu|al_unit|Mux8~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux8~6 .lut_mask = 16'hEF80;
defparam \cpu|al_unit|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y54_N18
cycloneiv_lcell_comb \cpu|al_unit|Mux8~7 (
// Equation(s):
// \cpu|al_unit|Mux8~7_combout  = (\cpu|cu|aluc[3]~6_combout  & ((\cpu|alu_a|y[4]~2_combout  & ((\cpu|alu_b|y[31]~0_combout ))) # (!\cpu|alu_a|y[4]~2_combout  & (\cpu|al_unit|Mux8~6_combout )))) # (!\cpu|cu|aluc[3]~6_combout  & (((\cpu|al_unit|Mux8~6_combout 
// ))))

	.dataa(\cpu|cu|aluc[3]~6_combout ),
	.datab(\cpu|alu_a|y[4]~2_combout ),
	.datac(\cpu|al_unit|Mux8~6_combout ),
	.datad(\cpu|alu_b|y[31]~0_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux8~7 .lut_mask = 16'hF870;
defparam \cpu|al_unit|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y60_N28
cycloneiv_lcell_comb \dmem|write_data_enable~0 (
// Equation(s):
// \dmem|write_data_enable~0_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [31] & (\cpu|cu|wmem~0_combout  & (!\clock~input_o  & \imem|irom|altsyncram_component|auto_generated|q_a [29])))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.datab(\cpu|cu|wmem~0_combout ),
	.datac(\clock~input_o ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\dmem|write_data_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|write_data_enable~0 .lut_mask = 16'h0800;
defparam \dmem|write_data_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y58_N8
cycloneiv_lcell_comb \dmem|io_output_reg|Decoder0~1 (
// Equation(s):
// \dmem|io_output_reg|Decoder0~1_combout  = (!\cpu|al_unit|Mux29~17_combout  & (\dmem|write_data_enable~0_combout  & (!\cpu|al_unit|Mux28~8_combout  & \dmem|io_input_reg|io_imput_mux2x32|Equal0~1_combout )))

	.dataa(\cpu|al_unit|Mux29~17_combout ),
	.datab(\dmem|write_data_enable~0_combout ),
	.datac(\cpu|al_unit|Mux28~8_combout ),
	.datad(\dmem|io_input_reg|io_imput_mux2x32|Equal0~1_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|Decoder0~1 .lut_mask = 16'h0400;
defparam \dmem|io_output_reg|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y62_N17
dffeas \dmem|io_output_reg|out_port0[0] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[0]~386_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port0[0] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port0[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y58_N29
dffeas \dmem|io_output_reg|out_port0[1] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[1]~718_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port0[1] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port0[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y56_N19
dffeas \dmem|io_output_reg|out_port0[2] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\cpu|rf|qb[2]~719_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port0[2] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port0[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y58_N27
dffeas \dmem|io_output_reg|out_port0[3] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\cpu|rf|qb[3]~720_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port0[3] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port0[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y58_N23
dffeas \dmem|io_output_reg|out_port0[4] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[4]~721_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port0[4] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port0[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y57_N25
dffeas \dmem|io_output_reg|out_port0[5] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\cpu|rf|qb[5]~722_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port0[5] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port0[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y58_N31
dffeas \dmem|io_output_reg|out_port0[6] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[6]~723_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port0[6] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port0[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y61_N13
dffeas \dmem|io_output_reg|out_port0[7] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\cpu|rf|qb[7]~724_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port0[7] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port0[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y58_N12
cycloneiv_lcell_comb \dmem|io_output_reg|out_port0[8]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port0[8]~feeder_combout  = \cpu|rf|qb[8]~725_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|rf|qb[8]~725_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port0[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port0[8]~feeder .lut_mask = 16'hF0F0;
defparam \dmem|io_output_reg|out_port0[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y58_N13
dffeas \dmem|io_output_reg|out_port0[8] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_output_reg|out_port0[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port0[8] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port0[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y61_N3
dffeas \dmem|io_output_reg|out_port0[9] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\cpu|rf|qb[9]~726_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port0[9] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port0[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y58_N17
dffeas \dmem|io_output_reg|out_port0[10] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[10]~727_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port0 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port0[10] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port0[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y56_N17
dffeas \dmem|io_output_reg|out_port0[11] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\cpu|rf|qb[11]~728_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port0 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port0[11] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port0[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y58_N19
dffeas \dmem|io_output_reg|out_port0[12] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[12]~729_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port0 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port0[12] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port0[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y62_N21
dffeas \dmem|io_output_reg|out_port0[13] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\cpu|rf|qb[13]~730_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port0 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port0[13] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port0[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y58_N5
dffeas \dmem|io_output_reg|out_port0[14] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[14]~707_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port0 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port0[14] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port0[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y58_N13
dffeas \dmem|io_output_reg|out_port0[15] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[15]~708_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port0 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port0[15] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port0[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y56_N3
dffeas \dmem|io_output_reg|out_port0[16] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\cpu|rf|qb[16]~709_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port0 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port0[16] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port0[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y58_N10
cycloneiv_lcell_comb \dmem|io_output_reg|out_port0[17]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port0[17]~feeder_combout  = \cpu|rf|qb[17]~731_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|rf|qb[17]~731_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port0[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port0[17]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_output_reg|out_port0[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y58_N11
dffeas \dmem|io_output_reg|out_port0[17] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_output_reg|out_port0[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port0 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port0[17] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port0[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y58_N19
dffeas \dmem|io_output_reg|out_port0[18] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[18]~710_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port0 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port0[18] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port0[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y58_N21
dffeas \dmem|io_output_reg|out_port0[19] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[19]~732_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port0 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port0[19] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port0[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y58_N0
cycloneiv_lcell_comb \dmem|io_output_reg|out_port0[20]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port0[20]~feeder_combout  = \cpu|rf|qb[20]~711_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|rf|qb[20]~711_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port0[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port0[20]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_output_reg|out_port0[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y58_N1
dffeas \dmem|io_output_reg|out_port0[20] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_output_reg|out_port0[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port0 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port0[20] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port0[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y56_N13
dffeas \dmem|io_output_reg|out_port0[21] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\cpu|rf|qb[21]~733_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port0 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port0[21] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port0[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y58_N6
cycloneiv_lcell_comb \dmem|io_output_reg|out_port0[22]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port0[22]~feeder_combout  = \cpu|rf|qb[22]~712_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|rf|qb[22]~712_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port0[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port0[22]~feeder .lut_mask = 16'hF0F0;
defparam \dmem|io_output_reg|out_port0[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y58_N7
dffeas \dmem|io_output_reg|out_port0[22] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_output_reg|out_port0[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port0 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port0[22] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port0[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y58_N15
dffeas \dmem|io_output_reg|out_port0[23] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\cpu|rf|qb[23]~734_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port0 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port0[23] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port0[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y59_N19
dffeas \dmem|io_output_reg|out_port0[24] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[24]~713_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port0 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port0[24] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port0[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y56_N11
dffeas \dmem|io_output_reg|out_port0[25] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\cpu|rf|qb[25]~714_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port0 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port0[25] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port0[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y59_N11
dffeas \dmem|io_output_reg|out_port0[26] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\cpu|rf|qb[26]~715_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port0 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port0[26] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port0[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y62_N29
dffeas \dmem|io_output_reg|out_port0[27] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\cpu|rf|qb[27]~716_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port0 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port0[27] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port0[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y58_N3
dffeas \dmem|io_output_reg|out_port0[28] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[28]~735_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port0 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port0[28] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port0[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y59_N2
cycloneiv_lcell_comb \dmem|io_output_reg|out_port0[29]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port0[29]~feeder_combout  = \cpu|rf|qb[29]~736_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|rf|qb[29]~736_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port0[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port0[29]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_output_reg|out_port0[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y59_N3
dffeas \dmem|io_output_reg|out_port0[29] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_output_reg|out_port0[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port0 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port0[29] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port0[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y58_N21
dffeas \dmem|io_output_reg|out_port0[30] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[30]~717_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port0 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port0[30] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port0[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y58_N15
dffeas \dmem|io_output_reg|out_port0[31] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[31]~737_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port0 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port0[31] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port0[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y59_N14
cycloneiv_lcell_comb \dmem|io_output_reg|Decoder0~2 (
// Equation(s):
// \dmem|io_output_reg|Decoder0~2_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [29] & (\imem|irom|altsyncram_component|auto_generated|q_a [31] & (\cpu|cu|wmem~0_combout  & !\cpu|al_unit|Mux25~9_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [29]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.datac(\cpu|cu|wmem~0_combout ),
	.datad(\cpu|al_unit|Mux25~9_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|Decoder0~2 .lut_mask = 16'h0080;
defparam \dmem|io_output_reg|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y59_N20
cycloneiv_lcell_comb \dmem|io_output_reg|Decoder0~3 (
// Equation(s):
// \dmem|io_output_reg|Decoder0~3_combout  = (!\cpu|al_unit|Mux26~9_combout  & (!\clock~input_o  & (\dmem|io_output_reg|Decoder0~2_combout  & !\cpu|al_unit|Mux27~9_combout )))

	.dataa(\cpu|al_unit|Mux26~9_combout ),
	.datab(\clock~input_o ),
	.datac(\dmem|io_output_reg|Decoder0~2_combout ),
	.datad(\cpu|al_unit|Mux27~9_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|Decoder0~3 .lut_mask = 16'h0010;
defparam \dmem|io_output_reg|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y59_N30
cycloneiv_lcell_comb \dmem|io_output_reg|Decoder0~4 (
// Equation(s):
// \dmem|io_output_reg|Decoder0~4_combout  = (\cpu|al_unit|Mux24~8_combout  & (\cpu|al_unit|Mux29~17_combout  & (!\cpu|al_unit|Mux28~8_combout  & \dmem|io_output_reg|Decoder0~3_combout )))

	.dataa(\cpu|al_unit|Mux24~8_combout ),
	.datab(\cpu|al_unit|Mux29~17_combout ),
	.datac(\cpu|al_unit|Mux28~8_combout ),
	.datad(\dmem|io_output_reg|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|Decoder0~4 .lut_mask = 16'h0800;
defparam \dmem|io_output_reg|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y62_N1
dffeas \dmem|io_output_reg|out_port1[0] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\cpu|rf|qb[0]~386_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[0] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y59_N16
cycloneiv_lcell_comb \dmem|io_output_reg|out_port1[1]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port1[1]~feeder_combout  = \cpu|rf|qb[1]~718_combout 

	.dataa(gnd),
	.datab(\cpu|rf|qb[1]~718_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[1]~feeder .lut_mask = 16'hCCCC;
defparam \dmem|io_output_reg|out_port1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y59_N17
dffeas \dmem|io_output_reg|out_port1[1] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_output_reg|out_port1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[1] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y59_N4
cycloneiv_lcell_comb \dmem|io_output_reg|out_port1[2]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port1[2]~feeder_combout  = \cpu|rf|qb[2]~719_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|rf|qb[2]~719_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[2]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_output_reg|out_port1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y59_N5
dffeas \dmem|io_output_reg|out_port1[2] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_output_reg|out_port1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[2] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y59_N21
dffeas \dmem|io_output_reg|out_port1[3] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[3]~720_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[3] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y59_N25
dffeas \dmem|io_output_reg|out_port1[4] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[4]~721_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[4] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y59_N10
cycloneiv_lcell_comb \dmem|io_output_reg|out_port1[5]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port1[5]~feeder_combout  = \cpu|rf|qb[5]~722_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|rf|qb[5]~722_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port1[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[5]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_output_reg|out_port1[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y59_N11
dffeas \dmem|io_output_reg|out_port1[5] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_output_reg|out_port1[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[5] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y59_N25
dffeas \dmem|io_output_reg|out_port1[6] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[6]~723_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[6] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y59_N21
dffeas \dmem|io_output_reg|out_port1[7] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[7]~724_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[7] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y59_N25
dffeas \dmem|io_output_reg|out_port1[8] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\cpu|rf|qb[8]~725_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[8] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port1[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y61_N15
dffeas \dmem|io_output_reg|out_port1[9] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[9]~726_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[9] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y59_N18
cycloneiv_lcell_comb \dmem|io_output_reg|out_port1[10]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port1[10]~feeder_combout  = \cpu|rf|qb[10]~727_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|rf|qb[10]~727_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port1[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[10]~feeder .lut_mask = 16'hF0F0;
defparam \dmem|io_output_reg|out_port1[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y59_N19
dffeas \dmem|io_output_reg|out_port1[10] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_output_reg|out_port1[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[10] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y56_N4
cycloneiv_lcell_comb \dmem|io_output_reg|out_port1[11]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port1[11]~feeder_combout  = \cpu|rf|qb[11]~728_combout 

	.dataa(gnd),
	.datab(\cpu|rf|qb[11]~728_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port1[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[11]~feeder .lut_mask = 16'hCCCC;
defparam \dmem|io_output_reg|out_port1[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y56_N5
dffeas \dmem|io_output_reg|out_port1[11] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_output_reg|out_port1[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[11] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port1[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y59_N19
dffeas \dmem|io_output_reg|out_port1[12] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[12]~729_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[12] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y62_N10
cycloneiv_lcell_comb \dmem|io_output_reg|out_port1[13]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port1[13]~feeder_combout  = \cpu|rf|qb[13]~730_combout 

	.dataa(gnd),
	.datab(\cpu|rf|qb[13]~730_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port1[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[13]~feeder .lut_mask = 16'hCCCC;
defparam \dmem|io_output_reg|out_port1[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y62_N11
dffeas \dmem|io_output_reg|out_port1[13] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_output_reg|out_port1[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[13] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port1[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y59_N9
dffeas \dmem|io_output_reg|out_port1[14] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[14]~707_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[14] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port1[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y59_N3
dffeas \dmem|io_output_reg|out_port1[15] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[15]~708_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[15] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y56_N26
cycloneiv_lcell_comb \dmem|io_output_reg|out_port1[16]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port1[16]~feeder_combout  = \cpu|rf|qb[16]~709_combout 

	.dataa(\cpu|rf|qb[16]~709_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port1[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[16]~feeder .lut_mask = 16'hAAAA;
defparam \dmem|io_output_reg|out_port1[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y56_N27
dffeas \dmem|io_output_reg|out_port1[16] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_output_reg|out_port1[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[16] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port1[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y59_N1
dffeas \dmem|io_output_reg|out_port1[17] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[17]~731_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[17] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port1[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y57_N24
cycloneiv_lcell_comb \dmem|io_output_reg|out_port1[18]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port1[18]~feeder_combout  = \cpu|rf|qb[18]~710_combout 

	.dataa(\cpu|rf|qb[18]~710_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port1[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[18]~feeder .lut_mask = 16'hAAAA;
defparam \dmem|io_output_reg|out_port1[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y57_N25
dffeas \dmem|io_output_reg|out_port1[18] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_output_reg|out_port1[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[18] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port1[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y59_N9
dffeas \dmem|io_output_reg|out_port1[19] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[19]~732_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[19] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port1[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y59_N9
dffeas \dmem|io_output_reg|out_port1[20] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[20]~711_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[20] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port1[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y56_N0
cycloneiv_lcell_comb \dmem|io_output_reg|out_port1[21]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port1[21]~feeder_combout  = \cpu|rf|qb[21]~733_combout 

	.dataa(\cpu|rf|qb[21]~733_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port1[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[21]~feeder .lut_mask = 16'hAAAA;
defparam \dmem|io_output_reg|out_port1[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y56_N1
dffeas \dmem|io_output_reg|out_port1[21] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_output_reg|out_port1[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[21] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port1[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y59_N29
dffeas \dmem|io_output_reg|out_port1[22] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[22]~712_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[22] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port1[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y59_N16
cycloneiv_lcell_comb \dmem|io_output_reg|out_port1[23]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port1[23]~feeder_combout  = \cpu|rf|qb[23]~734_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|rf|qb[23]~734_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port1[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[23]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_output_reg|out_port1[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y59_N17
dffeas \dmem|io_output_reg|out_port1[23] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_output_reg|out_port1[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[23] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port1[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y59_N23
dffeas \dmem|io_output_reg|out_port1[24] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[24]~713_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[24] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port1[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y59_N7
dffeas \dmem|io_output_reg|out_port1[25] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[25]~714_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[25] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port1[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y59_N7
dffeas \dmem|io_output_reg|out_port1[26] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[26]~715_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[26] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port1[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y59_N28
cycloneiv_lcell_comb \dmem|io_output_reg|out_port1[27]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port1[27]~feeder_combout  = \cpu|rf|qb[27]~716_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|rf|qb[27]~716_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port1[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[27]~feeder .lut_mask = 16'hF0F0;
defparam \dmem|io_output_reg|out_port1[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y59_N29
dffeas \dmem|io_output_reg|out_port1[27] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_output_reg|out_port1[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[27] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port1[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y58_N29
dffeas \dmem|io_output_reg|out_port1[28] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[28]~735_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[28] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port1[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y59_N26
cycloneiv_lcell_comb \dmem|io_output_reg|out_port1[29]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port1[29]~feeder_combout  = \cpu|rf|qb[29]~736_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|rf|qb[29]~736_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port1[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[29]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_output_reg|out_port1[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y59_N27
dffeas \dmem|io_output_reg|out_port1[29] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_output_reg|out_port1[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[29] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port1[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y59_N12
cycloneiv_lcell_comb \dmem|io_output_reg|out_port1[30]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port1[30]~feeder_combout  = \cpu|rf|qb[30]~717_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|rf|qb[30]~717_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port1[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[30]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_output_reg|out_port1[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y59_N13
dffeas \dmem|io_output_reg|out_port1[30] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_output_reg|out_port1[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[30] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port1[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y59_N15
dffeas \dmem|io_output_reg|out_port1[31] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[31]~737_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[31] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port1[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y60_N18
cycloneiv_lcell_comb \dmem|io_output_reg|out_port2[0]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port2[0]~feeder_combout  = \cpu|rf|qb[0]~386_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|rf|qb[0]~386_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port2[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[0]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_output_reg|out_port2[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y60_N26
cycloneiv_lcell_comb \dmem|io_output_reg|Decoder0~5 (
// Equation(s):
// \dmem|io_output_reg|Decoder0~5_combout  = (\dmem|write_data_enable~0_combout  & (\cpu|al_unit|Mux28~8_combout  & (\cpu|al_unit|Mux24~8_combout  & \dmem|io_output_reg|Decoder0~0_combout )))

	.dataa(\dmem|write_data_enable~0_combout ),
	.datab(\cpu|al_unit|Mux28~8_combout ),
	.datac(\cpu|al_unit|Mux24~8_combout ),
	.datad(\dmem|io_output_reg|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|Decoder0~5 .lut_mask = 16'h8000;
defparam \dmem|io_output_reg|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y60_N19
dffeas \dmem|io_output_reg|out_port2[0] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_output_reg|out_port2[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[0] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y60_N25
dffeas \dmem|io_output_reg|out_port2[1] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[1]~718_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[1] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y60_N12
cycloneiv_lcell_comb \dmem|io_output_reg|out_port2[2]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port2[2]~feeder_combout  = \cpu|rf|qb[2]~719_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|rf|qb[2]~719_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port2[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[2]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_output_reg|out_port2[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y60_N13
dffeas \dmem|io_output_reg|out_port2[2] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_output_reg|out_port2[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[2] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y60_N22
cycloneiv_lcell_comb \dmem|io_output_reg|out_port2[3]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port2[3]~feeder_combout  = \cpu|rf|qb[3]~720_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|rf|qb[3]~720_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port2[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[3]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_output_reg|out_port2[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y60_N23
dffeas \dmem|io_output_reg|out_port2[3] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_output_reg|out_port2[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[3] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y60_N5
dffeas \dmem|io_output_reg|out_port2[4] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\cpu|rf|qb[4]~721_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[4] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y60_N20
cycloneiv_lcell_comb \dmem|io_output_reg|out_port2[5]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port2[5]~feeder_combout  = \cpu|rf|qb[5]~722_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|rf|qb[5]~722_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port2[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[5]~feeder .lut_mask = 16'hF0F0;
defparam \dmem|io_output_reg|out_port2[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y60_N21
dffeas \dmem|io_output_reg|out_port2[5] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_output_reg|out_port2[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[5] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y60_N19
dffeas \dmem|io_output_reg|out_port2[6] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\cpu|rf|qb[6]~723_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[6] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port2[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y60_N15
dffeas \dmem|io_output_reg|out_port2[7] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[7]~724_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[7] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y60_N0
cycloneiv_lcell_comb \dmem|io_output_reg|out_port2[8]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port2[8]~feeder_combout  = \cpu|rf|qb[8]~725_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|rf|qb[8]~725_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port2[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[8]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_output_reg|out_port2[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y60_N1
dffeas \dmem|io_output_reg|out_port2[8] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_output_reg|out_port2[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[8] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port2[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y60_N27
dffeas \dmem|io_output_reg|out_port2[9] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[9]~726_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[9] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port2[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y60_N25
dffeas \dmem|io_output_reg|out_port2[10] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\cpu|rf|qb[10]~727_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[10] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y60_N14
cycloneiv_lcell_comb \dmem|io_output_reg|out_port2[11]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port2[11]~feeder_combout  = \cpu|rf|qb[11]~728_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|rf|qb[11]~728_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port2[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[11]~feeder .lut_mask = 16'hF0F0;
defparam \dmem|io_output_reg|out_port2[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y60_N15
dffeas \dmem|io_output_reg|out_port2[11] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_output_reg|out_port2[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[11] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y60_N2
cycloneiv_lcell_comb \dmem|io_output_reg|out_port2[12]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port2[12]~feeder_combout  = \cpu|rf|qb[12]~729_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|rf|qb[12]~729_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port2[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[12]~feeder .lut_mask = 16'hF0F0;
defparam \dmem|io_output_reg|out_port2[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y60_N3
dffeas \dmem|io_output_reg|out_port2[12] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_output_reg|out_port2[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[12] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y60_N28
cycloneiv_lcell_comb \dmem|io_output_reg|out_port2[13]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port2[13]~feeder_combout  = \cpu|rf|qb[13]~730_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|rf|qb[13]~730_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port2[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[13]~feeder .lut_mask = 16'hF0F0;
defparam \dmem|io_output_reg|out_port2[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y60_N29
dffeas \dmem|io_output_reg|out_port2[13] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_output_reg|out_port2[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[13] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port2[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y60_N11
dffeas \dmem|io_output_reg|out_port2[14] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\cpu|rf|qb[14]~707_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[14] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port2[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y60_N17
dffeas \dmem|io_output_reg|out_port2[15] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\cpu|rf|qb[15]~708_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[15] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y60_N0
cycloneiv_lcell_comb \dmem|io_output_reg|out_port2[16]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port2[16]~feeder_combout  = \cpu|rf|qb[16]~709_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|rf|qb[16]~709_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port2[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[16]~feeder .lut_mask = 16'hF0F0;
defparam \dmem|io_output_reg|out_port2[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y60_N1
dffeas \dmem|io_output_reg|out_port2[16] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_output_reg|out_port2[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[16] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port2[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y60_N15
dffeas \dmem|io_output_reg|out_port2[17] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\cpu|rf|qb[17]~731_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[17] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port2[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y57_N7
dffeas \dmem|io_output_reg|out_port2[18] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\cpu|rf|qb[18]~710_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[18] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port2[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y60_N21
dffeas \dmem|io_output_reg|out_port2[19] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\cpu|rf|qb[19]~732_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[19] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port2[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y60_N31
dffeas \dmem|io_output_reg|out_port2[20] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\cpu|rf|qb[20]~711_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[20] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port2[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y60_N13
dffeas \dmem|io_output_reg|out_port2[21] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[21]~733_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[21] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port2[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y60_N9
dffeas \dmem|io_output_reg|out_port2[22] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\cpu|rf|qb[22]~712_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[22] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port2[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y60_N22
cycloneiv_lcell_comb \dmem|io_output_reg|out_port2[23]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port2[23]~feeder_combout  = \cpu|rf|qb[23]~734_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|rf|qb[23]~734_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port2[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[23]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_output_reg|out_port2[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y60_N23
dffeas \dmem|io_output_reg|out_port2[23] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_output_reg|out_port2[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[23] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port2[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y60_N8
cycloneiv_lcell_comb \dmem|io_output_reg|out_port2[24]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port2[24]~feeder_combout  = \cpu|rf|qb[24]~713_combout 

	.dataa(\cpu|rf|qb[24]~713_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port2[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[24]~feeder .lut_mask = 16'hAAAA;
defparam \dmem|io_output_reg|out_port2[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y60_N9
dffeas \dmem|io_output_reg|out_port2[24] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_output_reg|out_port2[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[24] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port2[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y60_N10
cycloneiv_lcell_comb \dmem|io_output_reg|out_port2[25]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port2[25]~feeder_combout  = \cpu|rf|qb[25]~714_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|rf|qb[25]~714_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port2[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[25]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_output_reg|out_port2[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y60_N11
dffeas \dmem|io_output_reg|out_port2[25] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_output_reg|out_port2[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[25] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port2[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y60_N24
cycloneiv_lcell_comb \dmem|io_output_reg|out_port2[26]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port2[26]~feeder_combout  = \cpu|rf|qb[26]~715_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|rf|qb[26]~715_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port2[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[26]~feeder .lut_mask = 16'hF0F0;
defparam \dmem|io_output_reg|out_port2[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y60_N25
dffeas \dmem|io_output_reg|out_port2[26] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_output_reg|out_port2[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[26] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port2[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y60_N6
cycloneiv_lcell_comb \dmem|io_output_reg|out_port2[27]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port2[27]~feeder_combout  = \cpu|rf|qb[27]~716_combout 

	.dataa(\cpu|rf|qb[27]~716_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port2[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[27]~feeder .lut_mask = 16'hAAAA;
defparam \dmem|io_output_reg|out_port2[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y60_N7
dffeas \dmem|io_output_reg|out_port2[27] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_output_reg|out_port2[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[27] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port2[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y60_N7
dffeas \dmem|io_output_reg|out_port2[28] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\cpu|rf|qb[28]~735_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[28] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port2[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y60_N4
cycloneiv_lcell_comb \dmem|io_output_reg|out_port2[29]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port2[29]~feeder_combout  = \cpu|rf|qb[29]~736_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|rf|qb[29]~736_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port2[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[29]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_output_reg|out_port2[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y60_N5
dffeas \dmem|io_output_reg|out_port2[29] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_output_reg|out_port2[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[29] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port2[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y60_N31
dffeas \dmem|io_output_reg|out_port2[30] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|rf|qb[30]~717_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[30] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port2[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y60_N16
cycloneiv_lcell_comb \dmem|io_output_reg|out_port2[31]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port2[31]~feeder_combout  = \cpu|rf|qb[31]~737_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|rf|qb[31]~737_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port2[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[31]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_output_reg|out_port2[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y60_N17
dffeas \dmem|io_output_reg|out_port2[31] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.d(\dmem|io_output_reg|out_port2[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|io_output_reg|out_port2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[31] .is_wysiwyg = "true";
defparam \dmem|io_output_reg|out_port2[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y60_N30
cycloneiv_lcell_comb \dmem|write_data_enable~1 (
// Equation(s):
// \dmem|write_data_enable~1_combout  = (\dmem|write_data_enable~0_combout  & !\cpu|al_unit|Mux24~8_combout )

	.dataa(\dmem|write_data_enable~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|al_unit|Mux24~8_combout ),
	.cin(gnd),
	.combout(\dmem|write_data_enable~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|write_data_enable~1 .lut_mask = 16'h00AA;
defparam \dmem|write_data_enable~1 .sum_lutc_input = "datac";
// synopsys translate_on

assign pc[0] = \pc[0]~output_o ;

assign pc[1] = \pc[1]~output_o ;

assign pc[2] = \pc[2]~output_o ;

assign pc[3] = \pc[3]~output_o ;

assign pc[4] = \pc[4]~output_o ;

assign pc[5] = \pc[5]~output_o ;

assign pc[6] = \pc[6]~output_o ;

assign pc[7] = \pc[7]~output_o ;

assign pc[8] = \pc[8]~output_o ;

assign pc[9] = \pc[9]~output_o ;

assign pc[10] = \pc[10]~output_o ;

assign pc[11] = \pc[11]~output_o ;

assign pc[12] = \pc[12]~output_o ;

assign pc[13] = \pc[13]~output_o ;

assign pc[14] = \pc[14]~output_o ;

assign pc[15] = \pc[15]~output_o ;

assign pc[16] = \pc[16]~output_o ;

assign pc[17] = \pc[17]~output_o ;

assign pc[18] = \pc[18]~output_o ;

assign pc[19] = \pc[19]~output_o ;

assign pc[20] = \pc[20]~output_o ;

assign pc[21] = \pc[21]~output_o ;

assign pc[22] = \pc[22]~output_o ;

assign pc[23] = \pc[23]~output_o ;

assign pc[24] = \pc[24]~output_o ;

assign pc[25] = \pc[25]~output_o ;

assign pc[26] = \pc[26]~output_o ;

assign pc[27] = \pc[27]~output_o ;

assign pc[28] = \pc[28]~output_o ;

assign pc[29] = \pc[29]~output_o ;

assign pc[30] = \pc[30]~output_o ;

assign pc[31] = \pc[31]~output_o ;

assign inst[0] = \inst[0]~output_o ;

assign inst[1] = \inst[1]~output_o ;

assign inst[2] = \inst[2]~output_o ;

assign inst[3] = \inst[3]~output_o ;

assign inst[4] = \inst[4]~output_o ;

assign inst[5] = \inst[5]~output_o ;

assign inst[6] = \inst[6]~output_o ;

assign inst[7] = \inst[7]~output_o ;

assign inst[8] = \inst[8]~output_o ;

assign inst[9] = \inst[9]~output_o ;

assign inst[10] = \inst[10]~output_o ;

assign inst[11] = \inst[11]~output_o ;

assign inst[12] = \inst[12]~output_o ;

assign inst[13] = \inst[13]~output_o ;

assign inst[14] = \inst[14]~output_o ;

assign inst[15] = \inst[15]~output_o ;

assign inst[16] = \inst[16]~output_o ;

assign inst[17] = \inst[17]~output_o ;

assign inst[18] = \inst[18]~output_o ;

assign inst[19] = \inst[19]~output_o ;

assign inst[20] = \inst[20]~output_o ;

assign inst[21] = \inst[21]~output_o ;

assign inst[22] = \inst[22]~output_o ;

assign inst[23] = \inst[23]~output_o ;

assign inst[24] = \inst[24]~output_o ;

assign inst[25] = \inst[25]~output_o ;

assign inst[26] = \inst[26]~output_o ;

assign inst[27] = \inst[27]~output_o ;

assign inst[28] = \inst[28]~output_o ;

assign inst[29] = \inst[29]~output_o ;

assign inst[30] = \inst[30]~output_o ;

assign inst[31] = \inst[31]~output_o ;

assign aluout[0] = \aluout[0]~output_o ;

assign aluout[1] = \aluout[1]~output_o ;

assign aluout[2] = \aluout[2]~output_o ;

assign aluout[3] = \aluout[3]~output_o ;

assign aluout[4] = \aluout[4]~output_o ;

assign aluout[5] = \aluout[5]~output_o ;

assign aluout[6] = \aluout[6]~output_o ;

assign aluout[7] = \aluout[7]~output_o ;

assign aluout[8] = \aluout[8]~output_o ;

assign aluout[9] = \aluout[9]~output_o ;

assign aluout[10] = \aluout[10]~output_o ;

assign aluout[11] = \aluout[11]~output_o ;

assign aluout[12] = \aluout[12]~output_o ;

assign aluout[13] = \aluout[13]~output_o ;

assign aluout[14] = \aluout[14]~output_o ;

assign aluout[15] = \aluout[15]~output_o ;

assign aluout[16] = \aluout[16]~output_o ;

assign aluout[17] = \aluout[17]~output_o ;

assign aluout[18] = \aluout[18]~output_o ;

assign aluout[19] = \aluout[19]~output_o ;

assign aluout[20] = \aluout[20]~output_o ;

assign aluout[21] = \aluout[21]~output_o ;

assign aluout[22] = \aluout[22]~output_o ;

assign aluout[23] = \aluout[23]~output_o ;

assign aluout[24] = \aluout[24]~output_o ;

assign aluout[25] = \aluout[25]~output_o ;

assign aluout[26] = \aluout[26]~output_o ;

assign aluout[27] = \aluout[27]~output_o ;

assign aluout[28] = \aluout[28]~output_o ;

assign aluout[29] = \aluout[29]~output_o ;

assign aluout[30] = \aluout[30]~output_o ;

assign aluout[31] = \aluout[31]~output_o ;

assign memout[0] = \memout[0]~output_o ;

assign memout[1] = \memout[1]~output_o ;

assign memout[2] = \memout[2]~output_o ;

assign memout[3] = \memout[3]~output_o ;

assign memout[4] = \memout[4]~output_o ;

assign memout[5] = \memout[5]~output_o ;

assign memout[6] = \memout[6]~output_o ;

assign memout[7] = \memout[7]~output_o ;

assign memout[8] = \memout[8]~output_o ;

assign memout[9] = \memout[9]~output_o ;

assign memout[10] = \memout[10]~output_o ;

assign memout[11] = \memout[11]~output_o ;

assign memout[12] = \memout[12]~output_o ;

assign memout[13] = \memout[13]~output_o ;

assign memout[14] = \memout[14]~output_o ;

assign memout[15] = \memout[15]~output_o ;

assign memout[16] = \memout[16]~output_o ;

assign memout[17] = \memout[17]~output_o ;

assign memout[18] = \memout[18]~output_o ;

assign memout[19] = \memout[19]~output_o ;

assign memout[20] = \memout[20]~output_o ;

assign memout[21] = \memout[21]~output_o ;

assign memout[22] = \memout[22]~output_o ;

assign memout[23] = \memout[23]~output_o ;

assign memout[24] = \memout[24]~output_o ;

assign memout[25] = \memout[25]~output_o ;

assign memout[26] = \memout[26]~output_o ;

assign memout[27] = \memout[27]~output_o ;

assign memout[28] = \memout[28]~output_o ;

assign memout[29] = \memout[29]~output_o ;

assign memout[30] = \memout[30]~output_o ;

assign memout[31] = \memout[31]~output_o ;

assign imem_clk = \imem_clk~output_o ;

assign dmem_clk = \dmem_clk~output_o ;

assign out_port0[0] = \out_port0[0]~output_o ;

assign out_port0[1] = \out_port0[1]~output_o ;

assign out_port0[2] = \out_port0[2]~output_o ;

assign out_port0[3] = \out_port0[3]~output_o ;

assign out_port0[4] = \out_port0[4]~output_o ;

assign out_port0[5] = \out_port0[5]~output_o ;

assign out_port0[6] = \out_port0[6]~output_o ;

assign out_port0[7] = \out_port0[7]~output_o ;

assign out_port0[8] = \out_port0[8]~output_o ;

assign out_port0[9] = \out_port0[9]~output_o ;

assign out_port0[10] = \out_port0[10]~output_o ;

assign out_port0[11] = \out_port0[11]~output_o ;

assign out_port0[12] = \out_port0[12]~output_o ;

assign out_port0[13] = \out_port0[13]~output_o ;

assign out_port0[14] = \out_port0[14]~output_o ;

assign out_port0[15] = \out_port0[15]~output_o ;

assign out_port0[16] = \out_port0[16]~output_o ;

assign out_port0[17] = \out_port0[17]~output_o ;

assign out_port0[18] = \out_port0[18]~output_o ;

assign out_port0[19] = \out_port0[19]~output_o ;

assign out_port0[20] = \out_port0[20]~output_o ;

assign out_port0[21] = \out_port0[21]~output_o ;

assign out_port0[22] = \out_port0[22]~output_o ;

assign out_port0[23] = \out_port0[23]~output_o ;

assign out_port0[24] = \out_port0[24]~output_o ;

assign out_port0[25] = \out_port0[25]~output_o ;

assign out_port0[26] = \out_port0[26]~output_o ;

assign out_port0[27] = \out_port0[27]~output_o ;

assign out_port0[28] = \out_port0[28]~output_o ;

assign out_port0[29] = \out_port0[29]~output_o ;

assign out_port0[30] = \out_port0[30]~output_o ;

assign out_port0[31] = \out_port0[31]~output_o ;

assign out_port1[0] = \out_port1[0]~output_o ;

assign out_port1[1] = \out_port1[1]~output_o ;

assign out_port1[2] = \out_port1[2]~output_o ;

assign out_port1[3] = \out_port1[3]~output_o ;

assign out_port1[4] = \out_port1[4]~output_o ;

assign out_port1[5] = \out_port1[5]~output_o ;

assign out_port1[6] = \out_port1[6]~output_o ;

assign out_port1[7] = \out_port1[7]~output_o ;

assign out_port1[8] = \out_port1[8]~output_o ;

assign out_port1[9] = \out_port1[9]~output_o ;

assign out_port1[10] = \out_port1[10]~output_o ;

assign out_port1[11] = \out_port1[11]~output_o ;

assign out_port1[12] = \out_port1[12]~output_o ;

assign out_port1[13] = \out_port1[13]~output_o ;

assign out_port1[14] = \out_port1[14]~output_o ;

assign out_port1[15] = \out_port1[15]~output_o ;

assign out_port1[16] = \out_port1[16]~output_o ;

assign out_port1[17] = \out_port1[17]~output_o ;

assign out_port1[18] = \out_port1[18]~output_o ;

assign out_port1[19] = \out_port1[19]~output_o ;

assign out_port1[20] = \out_port1[20]~output_o ;

assign out_port1[21] = \out_port1[21]~output_o ;

assign out_port1[22] = \out_port1[22]~output_o ;

assign out_port1[23] = \out_port1[23]~output_o ;

assign out_port1[24] = \out_port1[24]~output_o ;

assign out_port1[25] = \out_port1[25]~output_o ;

assign out_port1[26] = \out_port1[26]~output_o ;

assign out_port1[27] = \out_port1[27]~output_o ;

assign out_port1[28] = \out_port1[28]~output_o ;

assign out_port1[29] = \out_port1[29]~output_o ;

assign out_port1[30] = \out_port1[30]~output_o ;

assign out_port1[31] = \out_port1[31]~output_o ;

assign out_port2[0] = \out_port2[0]~output_o ;

assign out_port2[1] = \out_port2[1]~output_o ;

assign out_port2[2] = \out_port2[2]~output_o ;

assign out_port2[3] = \out_port2[3]~output_o ;

assign out_port2[4] = \out_port2[4]~output_o ;

assign out_port2[5] = \out_port2[5]~output_o ;

assign out_port2[6] = \out_port2[6]~output_o ;

assign out_port2[7] = \out_port2[7]~output_o ;

assign out_port2[8] = \out_port2[8]~output_o ;

assign out_port2[9] = \out_port2[9]~output_o ;

assign out_port2[10] = \out_port2[10]~output_o ;

assign out_port2[11] = \out_port2[11]~output_o ;

assign out_port2[12] = \out_port2[12]~output_o ;

assign out_port2[13] = \out_port2[13]~output_o ;

assign out_port2[14] = \out_port2[14]~output_o ;

assign out_port2[15] = \out_port2[15]~output_o ;

assign out_port2[16] = \out_port2[16]~output_o ;

assign out_port2[17] = \out_port2[17]~output_o ;

assign out_port2[18] = \out_port2[18]~output_o ;

assign out_port2[19] = \out_port2[19]~output_o ;

assign out_port2[20] = \out_port2[20]~output_o ;

assign out_port2[21] = \out_port2[21]~output_o ;

assign out_port2[22] = \out_port2[22]~output_o ;

assign out_port2[23] = \out_port2[23]~output_o ;

assign out_port2[24] = \out_port2[24]~output_o ;

assign out_port2[25] = \out_port2[25]~output_o ;

assign out_port2[26] = \out_port2[26]~output_o ;

assign out_port2[27] = \out_port2[27]~output_o ;

assign out_port2[28] = \out_port2[28]~output_o ;

assign out_port2[29] = \out_port2[29]~output_o ;

assign out_port2[30] = \out_port2[30]~output_o ;

assign out_port2[31] = \out_port2[31]~output_o ;

assign mem_dataout[0] = \mem_dataout[0]~output_o ;

assign mem_dataout[1] = \mem_dataout[1]~output_o ;

assign mem_dataout[2] = \mem_dataout[2]~output_o ;

assign mem_dataout[3] = \mem_dataout[3]~output_o ;

assign mem_dataout[4] = \mem_dataout[4]~output_o ;

assign mem_dataout[5] = \mem_dataout[5]~output_o ;

assign mem_dataout[6] = \mem_dataout[6]~output_o ;

assign mem_dataout[7] = \mem_dataout[7]~output_o ;

assign mem_dataout[8] = \mem_dataout[8]~output_o ;

assign mem_dataout[9] = \mem_dataout[9]~output_o ;

assign mem_dataout[10] = \mem_dataout[10]~output_o ;

assign mem_dataout[11] = \mem_dataout[11]~output_o ;

assign mem_dataout[12] = \mem_dataout[12]~output_o ;

assign mem_dataout[13] = \mem_dataout[13]~output_o ;

assign mem_dataout[14] = \mem_dataout[14]~output_o ;

assign mem_dataout[15] = \mem_dataout[15]~output_o ;

assign mem_dataout[16] = \mem_dataout[16]~output_o ;

assign mem_dataout[17] = \mem_dataout[17]~output_o ;

assign mem_dataout[18] = \mem_dataout[18]~output_o ;

assign mem_dataout[19] = \mem_dataout[19]~output_o ;

assign mem_dataout[20] = \mem_dataout[20]~output_o ;

assign mem_dataout[21] = \mem_dataout[21]~output_o ;

assign mem_dataout[22] = \mem_dataout[22]~output_o ;

assign mem_dataout[23] = \mem_dataout[23]~output_o ;

assign mem_dataout[24] = \mem_dataout[24]~output_o ;

assign mem_dataout[25] = \mem_dataout[25]~output_o ;

assign mem_dataout[26] = \mem_dataout[26]~output_o ;

assign mem_dataout[27] = \mem_dataout[27]~output_o ;

assign mem_dataout[28] = \mem_dataout[28]~output_o ;

assign mem_dataout[29] = \mem_dataout[29]~output_o ;

assign mem_dataout[30] = \mem_dataout[30]~output_o ;

assign mem_dataout[31] = \mem_dataout[31]~output_o ;

assign io_read_data[0] = \io_read_data[0]~output_o ;

assign io_read_data[1] = \io_read_data[1]~output_o ;

assign io_read_data[2] = \io_read_data[2]~output_o ;

assign io_read_data[3] = \io_read_data[3]~output_o ;

assign io_read_data[4] = \io_read_data[4]~output_o ;

assign io_read_data[5] = \io_read_data[5]~output_o ;

assign io_read_data[6] = \io_read_data[6]~output_o ;

assign io_read_data[7] = \io_read_data[7]~output_o ;

assign io_read_data[8] = \io_read_data[8]~output_o ;

assign io_read_data[9] = \io_read_data[9]~output_o ;

assign io_read_data[10] = \io_read_data[10]~output_o ;

assign io_read_data[11] = \io_read_data[11]~output_o ;

assign io_read_data[12] = \io_read_data[12]~output_o ;

assign io_read_data[13] = \io_read_data[13]~output_o ;

assign io_read_data[14] = \io_read_data[14]~output_o ;

assign io_read_data[15] = \io_read_data[15]~output_o ;

assign io_read_data[16] = \io_read_data[16]~output_o ;

assign io_read_data[17] = \io_read_data[17]~output_o ;

assign io_read_data[18] = \io_read_data[18]~output_o ;

assign io_read_data[19] = \io_read_data[19]~output_o ;

assign io_read_data[20] = \io_read_data[20]~output_o ;

assign io_read_data[21] = \io_read_data[21]~output_o ;

assign io_read_data[22] = \io_read_data[22]~output_o ;

assign io_read_data[23] = \io_read_data[23]~output_o ;

assign io_read_data[24] = \io_read_data[24]~output_o ;

assign io_read_data[25] = \io_read_data[25]~output_o ;

assign io_read_data[26] = \io_read_data[26]~output_o ;

assign io_read_data[27] = \io_read_data[27]~output_o ;

assign io_read_data[28] = \io_read_data[28]~output_o ;

assign io_read_data[29] = \io_read_data[29]~output_o ;

assign io_read_data[30] = \io_read_data[30]~output_o ;

assign io_read_data[31] = \io_read_data[31]~output_o ;

endmodule
