
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036099                       # Number of seconds simulated
sim_ticks                                 36099493593                       # Number of ticks simulated
final_tick                               565663873530                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  56370                       # Simulator instruction rate (inst/s)
host_op_rate                                    71165                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 920986                       # Simulator tick rate (ticks/s)
host_mem_usage                               16892288                       # Number of bytes of host memory used
host_seconds                                 39196.56                       # Real time elapsed on the host
sim_insts                                  2209495438                       # Number of instructions simulated
sim_ops                                    2789432683                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2366720                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       559232                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2929408                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       914816                       # Number of bytes written to this memory
system.physmem.bytes_written::total            914816                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18490                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4369                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 22886                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7147                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7147                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        35458                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     65561030                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        60278                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     15491408                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                81148174                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        35458                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        60278                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              95735                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          25341519                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               25341519                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          25341519                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        35458                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     65561030                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        60278                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     15491408                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              106489693                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                86569530                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31011462                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25443137                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2014522                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     12978613                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12094250                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3162066                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87099                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32000924                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170132413                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31011462                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15256316                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36580396                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10804061                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7284464                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15658478                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807181                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84623691                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.471362                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.328480                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48043295     56.77%     56.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3649977      4.31%     61.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3200288      3.78%     64.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3435691      4.06%     68.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3027815      3.58%     72.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1573613      1.86%     74.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1023319      1.21%     75.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2698675      3.19%     78.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17971018     21.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84623691                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.358226                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.965269                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33677607                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6857190                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34787893                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       549536                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8751456                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5074762                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6585                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201820761                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51050                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8751456                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35337377                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3281853                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       856117                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33642573                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2754307                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195012003                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        10776                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1732302                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       748045                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           71                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270783922                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909295807                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909295807                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102524658                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33452                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17429                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7280813                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19265510                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10029834                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       239665                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2887412                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183941780                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33432                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147768501                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       284833                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61053750                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186570621                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1388                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84623691                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.746184                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.910192                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30440103     35.97%     35.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17941266     21.20%     57.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11812293     13.96%     71.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7604990      8.99%     80.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7602585      8.98%     89.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4426861      5.23%     94.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3384110      4.00%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       753490      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       657993      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84623691                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083719     69.81%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            45      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        205937     13.27%     83.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       262721     16.92%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121560385     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012589      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15718970     10.64%     94.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8460535      5.73%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147768501                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.706934                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1552422                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010506                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381997944                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245030016                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143613087                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149320923                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       261503                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7053381                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          400                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1072                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2288161                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          580                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8751456                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2511806                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       161456                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183975212                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       302410                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19265510                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10029834                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17410                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        115208                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6683                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1072                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1227200                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1133283                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2360483                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145178710                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14783217                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2589787                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22993775                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20582730                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8210558                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.677019                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143758442                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143613087                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93685482                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261695349                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.658933                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357994                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61556992                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2038958                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75872235                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.613527                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.169354                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30564018     40.28%     40.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20459844     26.97%     67.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8385316     11.05%     78.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4292146      5.66%     83.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3671606      4.84%     88.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1796171      2.37%     91.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1986159      2.62%     93.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1005027      1.32%     95.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3711948      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75872235                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3711948                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256139199                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376717542                       # The number of ROB writes
system.switch_cpus0.timesIdled                  41747                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1945839                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.865695                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.865695                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.155141                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.155141                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655452859                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      196962915                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189258833                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                86569530                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        32526599                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26536840                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2171144                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13818952                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12819837                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3367876                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        95697                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     33713186                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             176710575                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           32526599                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16187713                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             38309972                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11322795                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5125251                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16415103                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       838842                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     86282113                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.532663                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.337111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47972141     55.60%     55.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3143555      3.64%     59.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4697833      5.44%     64.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3266927      3.79%     68.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2284099      2.65%     71.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2232446      2.59%     73.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1354832      1.57%     75.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2886322      3.35%     78.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18443958     21.38%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     86282113                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.375728                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.041256                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        34669655                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5361284                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36584057                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       533700                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9133411                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5479625                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          322                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     211658244                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1665                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9133411                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        36608849                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         503544                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2054561                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         35138946                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2842797                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     205375188                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents       1187011                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       966486                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    288076042                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    956035392                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    956035392                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    177412834                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       110663152                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36974                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17689                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8424052                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18828531                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9643340                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       115441                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3126293                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         191399867                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35313                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        152939480                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       303809                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63765378                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    195090191                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           65                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     86282113                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.772551                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.915449                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30894390     35.81%     35.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17159481     19.89%     55.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12608625     14.61%     70.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8278145      9.59%     79.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8298985      9.62%     89.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4009434      4.65%     94.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3556727      4.12%     98.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       665766      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       810560      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     86282113                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         834091     71.24%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        165227     14.11%     85.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       171504     14.65%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    127937846     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1931369      1.26%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17624      0.01%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15031605      9.83%     94.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8021036      5.24%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     152939480                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.766666                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1170822                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007655                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    393635702                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    255200963                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    148711862                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     154110302                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       479111                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7300505                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         6328                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          407                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2312639                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9133411                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         260039                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        49684                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    191435182                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       660163                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18828531                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9643340                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17689                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         42074                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          407                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1323674                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1180575                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2504249                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    150132058                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14049708                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2807420                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21877878                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21337966                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7828170                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.734237                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             148775404                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            148711862                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         96354630                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        273753154                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.717831                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351976                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    103152523                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    127149983                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64285361                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35248                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2188554                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     77148702                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.648116                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.173942                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29558065     38.31%     38.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22068501     28.61%     66.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8337019     10.81%     77.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4670729      6.05%     83.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3963098      5.14%     88.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1772980      2.30%     91.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1696518      2.20%     93.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1155479      1.50%     94.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3926313      5.09%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     77148702                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    103152523                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     127149983                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18858703                       # Number of memory references committed
system.switch_cpus1.commit.loads             11528014                       # Number of loads committed
system.switch_cpus1.commit.membars              17624                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18448090                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        114467724                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2629817                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3926313                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           264657733                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          392009937                       # The number of ROB writes
system.switch_cpus1.timesIdled                  17398                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 287417                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          103152523                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            127149983                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    103152523                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.839238                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.839238                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.191557                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.191557                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       674272531                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      206881757                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      194531038                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35248                       # number of misc regfile writes
system.l20.replacements                         18500                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          684421                       # Total number of references to valid blocks.
system.l20.sampled_refs                         26692                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.641428                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            8.383519                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     3.630713                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5444.475297                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2735.510471                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001023                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000443                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.664609                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.333925                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        77716                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  77716                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           17901                       # number of Writeback hits
system.l20.Writeback_hits::total                17901                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        77716                       # number of demand (read+write) hits
system.l20.demand_hits::total                   77716                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        77716                       # number of overall hits
system.l20.overall_hits::total                  77716                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18490                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18500                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18490                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18500                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18490                       # number of overall misses
system.l20.overall_misses::total                18500                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst       709890                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1847028157                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1847738047                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst       709890                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1847028157                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1847738047                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst       709890                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1847028157                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1847738047                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96206                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96216                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        17901                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            17901                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96206                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96216                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96206                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96216                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.192192                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.192276                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.192192                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.192276                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.192192                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.192276                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst        70989                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 99893.356247                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 99877.732270                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst        70989                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 99893.356247                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 99877.732270                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst        70989                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 99893.356247                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 99877.732270                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4268                       # number of writebacks
system.l20.writebacks::total                     4268                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18490                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18500                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18490                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18500                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18490                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18500                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst       635887                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1709244429                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1709880316                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst       635887                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1709244429                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1709880316                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst       635887                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1709244429                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1709880316                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.192192                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.192276                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.192192                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.192276                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.192192                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.192276                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 63588.700000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92441.559167                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 92425.963027                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 63588.700000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 92441.559167                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 92425.963027                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 63588.700000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 92441.559167                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 92425.963027                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4386                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          317074                       # Total number of references to valid blocks.
system.l21.sampled_refs                         12578                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.208618                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          383.383005                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    15.013264                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2121.715003                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          5671.888728                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.046800                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001833                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.258998                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.692369                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        29652                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  29652                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9685                       # number of Writeback hits
system.l21.Writeback_hits::total                 9685                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        29652                       # number of demand (read+write) hits
system.l21.demand_hits::total                   29652                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        29652                       # number of overall hits
system.l21.overall_hits::total                  29652                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4369                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4386                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4369                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4386                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4369                       # number of overall misses
system.l21.overall_misses::total                 4386                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1628815                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    418081402                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      419710217                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1628815                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    418081402                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       419710217                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1628815                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    418081402                       # number of overall miss cycles
system.l21.overall_miss_latency::total      419710217                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           17                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        34021                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              34038                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9685                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9685                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           17                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        34021                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               34038                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           17                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        34021                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              34038                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.128421                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.128856                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.128421                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.128856                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.128421                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.128856                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 95812.647059                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 95692.699016                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 95693.163931                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 95812.647059                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 95692.699016                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 95693.163931                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 95812.647059                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 95692.699016                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 95693.163931                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2879                       # number of writebacks
system.l21.writebacks::total                     2879                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           17                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4369                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4386                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           17                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4369                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4386                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           17                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4369                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4386                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1496842                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    384275359                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    385772201                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1496842                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    384275359                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    385772201                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1496842                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    384275359                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    385772201                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.128421                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.128856                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.128421                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.128856                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.128421                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.128856                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 88049.529412                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 87954.991760                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 87955.358185                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 88049.529412                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 87954.991760                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 87955.358185                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 88049.529412                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 87954.991760                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 87955.358185                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997576                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015666128                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846665.687273                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997576                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15658467                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15658467                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15658467                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15658467                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15658467                       # number of overall hits
system.cpu0.icache.overall_hits::total       15658467                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       855471                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       855471                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       855471                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       855471                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       855471                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       855471                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15658478                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15658478                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15658478                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15658478                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15658478                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15658478                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 77770.090909                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 77770.090909                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 77770.090909                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 77770.090909                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 77770.090909                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 77770.090909                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       719890                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       719890                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       719890                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       719890                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       719890                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       719890                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        71989                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total        71989                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst        71989                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total        71989                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst        71989                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total        71989                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96206                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191882315                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96462                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1989.201084                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.506814                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.493186                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916042                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083958                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11618313                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11618313                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709440                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709440                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16718                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16718                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19327753                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19327753                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19327753                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19327753                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       359424                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       359424                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           85                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       359509                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        359509                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       359509                       # number of overall misses
system.cpu0.dcache.overall_misses::total       359509                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  13457584842                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  13457584842                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4614552                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4614552                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  13462199394                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  13462199394                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  13462199394                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  13462199394                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11977737                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11977737                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16718                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16718                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19687262                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19687262                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19687262                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19687262                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.030008                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030008                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000011                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018261                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018261                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018261                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018261                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 37442.087457                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 37442.087457                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 54288.847059                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 54288.847059                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 37446.070596                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 37446.070596                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 37446.070596                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 37446.070596                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17901                       # number of writebacks
system.cpu0.dcache.writebacks::total            17901                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       263218                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       263218                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           85                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       263303                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       263303                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       263303                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       263303                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96206                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96206                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96206                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96206                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96206                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96206                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2516111113                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2516111113                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2516111113                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2516111113                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2516111113                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2516111113                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008032                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008032                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004887                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004887                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004887                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004887                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 26153.369987                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 26153.369987                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 26153.369987                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26153.369987                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 26153.369987                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26153.369987                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.025727                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1022765649                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2208997.082073                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    16.025727                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025682                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740426                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16415084                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16415084                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16415084                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16415084                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16415084                       # number of overall hits
system.cpu1.icache.overall_hits::total       16415084                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1886649                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1886649                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1886649                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1886649                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1886649                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1886649                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16415103                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16415103                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16415103                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16415103                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16415103                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16415103                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 99297.315789                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 99297.315789                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 99297.315789                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 99297.315789                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 99297.315789                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 99297.315789                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           17                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           17                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           17                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1661476                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1661476                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1661476                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1661476                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1661476                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1661476                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 97733.882353                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 97733.882353                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 97733.882353                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 97733.882353                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 97733.882353                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 97733.882353                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 34021                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165167002                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 34277                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4818.595618                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.036801                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.963199                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902488                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097512                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10695578                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10695578                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7295442                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7295442                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17656                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17656                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17624                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17624                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17991020                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17991020                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17991020                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17991020                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        68470                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        68470                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        68470                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         68470                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        68470                       # number of overall misses
system.cpu1.dcache.overall_misses::total        68470                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2094515887                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2094515887                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2094515887                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2094515887                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2094515887                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2094515887                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10764048                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10764048                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7295442                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7295442                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17656                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17656                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17624                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17624                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18059490                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18059490                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18059490                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18059490                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006361                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006361                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003791                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003791                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003791                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003791                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 30590.271462                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 30590.271462                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 30590.271462                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 30590.271462                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 30590.271462                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 30590.271462                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9685                       # number of writebacks
system.cpu1.dcache.writebacks::total             9685                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        34449                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        34449                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        34449                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        34449                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        34449                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        34449                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        34021                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        34021                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        34021                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        34021                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        34021                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        34021                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    650894306                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    650894306                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    650894306                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    650894306                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    650894306                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    650894306                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003161                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003161                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001884                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001884                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001884                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001884                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19132.133271                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19132.133271                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 19132.133271                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19132.133271                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 19132.133271                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19132.133271                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
