// SPDX-License-Identifier: GPL-2.0
/*
 * Maxim GMSL2 Serializer Driver
 *
 * Copyright (C) 2023 Analog Devices Inc.
 */

#include "max_ser_priv.h"
#include "max_serdes.h"

static int max_ser_set_pipe_stream_id(struct max_ser_priv *priv,
				      struct max_ser_pipe *pipe,
				      unsigned int stream_id)
{
	struct max_ser *ser = priv->ser;
	int ret;

	ret = ser->ops->set_pipe_stream_id(ser, pipe, stream_id);
	if (ret)
		return ret;

	pipe->stream_id = stream_id;

	return 0;
}

static int max_ser_pipe_link_xbar_set_routing(struct v4l2_subdev *sd,
					      struct v4l2_subdev_state *state,
					      enum v4l2_subdev_format_whence which,
					      struct v4l2_subdev_krouting *routing)
{
	struct max_component *comp = v4l2_get_subdevdata(sd);
	struct max_ser_priv *priv = comp->priv;
	struct max_ser *ser = priv->ser;
	struct v4l2_subdev_route *route;
	unsigned int stream_id;
	unsigned int pipe_id;
	int ret;

	ret = max_component_validate_routing(comp, which, routing);
	if (ret)
		return ret;

	if (which != V4L2_SUBDEV_FORMAT_ACTIVE)
		goto exit;

	for_each_active_route(routing, route) {
		pipe_id = route->sink_pad - comp->sink_pads_start;
		stream_id = route->source_pad - comp->source_pads_start;

		ret = max_ser_set_pipe_stream_id(priv, &ser->pipes[pipe_id],
						 stream_id);
		if (ret)
			return ret;
	}

exit:
	return max_component_set_routing(comp, state, which, routing);
}

static const struct v4l2_subdev_pad_ops max_ser_pipe_link_xbar_pad_ops = {
	.init_cfg = max_component_init_cfg,
	.set_routing = max_ser_pipe_link_xbar_set_routing,
	.enable_streams = max_component_streams_enable,
	.disable_streams = max_component_streams_disable,
	.get_fmt = v4l2_subdev_get_fmt,
	.get_frame_desc = max_component_get_frame_desc,
};

static const struct v4l2_subdev_ops max_ser_pipe_link_xbar_subdev_ops = {
	.pad = &max_ser_pipe_link_xbar_pad_ops,
};

static const struct media_entity_operations max_ser_pipe_link_xbar_entity_ops = {
	.link_validate = v4l2_subdev_link_validate,
	.has_pad_interdep = v4l2_subdev_has_pad_interdep,
};

int max_ser_pipe_link_xbar_register_v4l2_sd(struct max_ser_priv *priv,
					    struct max_component *comp,
					    struct v4l2_device *v4l2_dev)
{
	struct max_ser *ser = priv->ser;

	comp->priv = priv;
	comp->sd_ops = &max_ser_pipe_link_xbar_subdev_ops;
	comp->mc_ops = &max_ser_pipe_link_xbar_entity_ops;
	comp->v4l2_dev = v4l2_dev;
	comp->dev = priv->dev;
	comp->num_source_pads = MAX_SERDES_STREAMS_NUM;
	comp->num_sink_pads = ser->ops->num_pipes;
	comp->prefix = priv->name;
	comp->name = "pipe_link_xbar";
	comp->index = 0;
	comp->routing_disallow = V4L2_SUBDEV_ROUTING_ONLY_1_TO_1 |
				 V4L2_SUBDEV_ROUTING_NO_STREAM_MIX;

	return max_component_register_v4l2_sd(comp);
}

void max_ser_pipe_link_xbar_unregister_v4l2_sd(struct max_ser_priv *priv,
					       struct max_component *comp)
{
	max_component_unregister_v4l2_sd(comp);
}
