
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={35,rS,rT,offset}                      Premise(F2)
	S3= GPR[rS]=base                                            Premise(F3)
	S4= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a          Premise(F4)
	S5= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataPremise(F5)

IF	S6= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S7= PC.Out=addr                                             PC-Out(S1)
	S8= DCache.RLineEA=DCacheRLineEA()                          DCache-WriteBack()
	S9= DCache.RLineData=DCacheRLineData()                      DCache-WriteBack()
	S10= DCache.RLineDirty=DCacheRLineDirty()                   DCache-WriteBack()
	S11= CP0.ASID=>IMMU.PID                                     Premise(F6)
	S12= IMMU.PID=pid                                           Path(S6,S11)
	S13= PC.Out=>IMMU.IEA                                       Premise(F7)
	S14= IMMU.IEA=addr                                          Path(S7,S13)
	S15= IMMU.Addr={pid,addr}                                   IMMU-Search(S12,S14)
	S16= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S12,S14)
	S17= IMMU.Addr=>IAddrReg.In                                 Premise(F8)
	S18= IAddrReg.In={pid,addr}                                 Path(S15,S17)
	S19= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F9)
	S20= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S16,S19)
	S21= PC.Out=>ICache.IEA                                     Premise(F10)
	S22= ICache.IEA=addr                                        Path(S7,S21)
	S23= ICache.Hit=ICacheHit(addr)                             ICache-Search(S22)
	S24= ICache.Out=>IR_IMMU.In                                 Premise(F11)
	S25= ICache.Out=>ICacheReg.In                               Premise(F12)
	S26= ICache.Hit=>CU_IF.ICacheHit                            Premise(F13)
	S27= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S23,S26)
	S28= ICache.Out=>IR_ID.In                                   Premise(F14)
	S29= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F15)
	S30= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F16)
	S31= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F17)
	S32= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F18)
	S33= ICache.Hit=>FU.ICacheHit                               Premise(F19)
	S34= FU.ICacheHit=ICacheHit(addr)                           Path(S23,S33)
	S35= FU.Halt_IF=>CU_IF.Halt                                 Premise(F20)
	S36= FU.Bub_IF=>CU_IF.Bub                                   Premise(F21)
	S37= CtrlASIDIn=0                                           Premise(F22)
	S38= CtrlCP0=0                                              Premise(F23)
	S39= CP0[ASID]=pid                                          CP0-Hold(S0,S38)
	S40= CtrlEPCIn=0                                            Premise(F24)
	S41= CtrlExCodeIn=0                                         Premise(F25)
	S42= CtrlIMMU=0                                             Premise(F26)
	S43= CtrlPC=0                                               Premise(F27)
	S44= CtrlPCInc=0                                            Premise(F28)
	S45= PC[Out]=addr                                           PC-Hold(S1,S43,S44)
	S46= CtrlIAddrReg=1                                         Premise(F29)
	S47= [IAddrReg]={pid,addr}                                  IAddrReg-Write(S18,S46)
	S48= CtrlICache=0                                           Premise(F30)
	S49= CtrlIR_IMMU=1                                          Premise(F31)
	S50= CtrlICacheReg=1                                        Premise(F32)
	S51= CtrlIR_ID=0                                            Premise(F33)
	S52= CtrlIMem=0                                             Premise(F34)
	S53= IMem[{pid,addr}]={35,rS,rT,offset}                     IMem-Hold(S2,S52)
	S54= CtrlIRMux=0                                            Premise(F35)
	S55= CtrlGPR=0                                              Premise(F36)
	S56= GPR[rS]=base                                           GPR-Hold(S3,S55)
	S57= CtrlA_EX=0                                             Premise(F37)
	S58= CtrlB_EX=0                                             Premise(F38)
	S59= CtrlIR_EX=0                                            Premise(F39)
	S60= CtrlALUOut_MEM=0                                       Premise(F40)
	S61= CtrlIR_MEM=0                                           Premise(F41)
	S62= CtrlDMMU=0                                             Premise(F42)
	S63= CtrlDAddrReg_DMMU1=0                                   Premise(F43)
	S64= CtrlDCache=0                                           Premise(F44)
	S65= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S5,S64)
	S66= CtrlDR_DMMU1=0                                         Premise(F45)
	S67= CtrlDCacheReg=0                                        Premise(F46)
	S68= CtrlIR_DMMU1=0                                         Premise(F47)
	S69= CtrlIR_WB=0                                            Premise(F48)
	S70= CtrlA_MEM=0                                            Premise(F49)
	S71= CtrlA_WB=0                                             Premise(F50)
	S72= CtrlB_MEM=0                                            Premise(F51)
	S73= CtrlB_WB=0                                             Premise(F52)
	S74= CtrlALUOut_DMMU1=0                                     Premise(F53)
	S75= CtrlALUOut_WB=0                                        Premise(F54)
	S76= CtrlDR_WB=0                                            Premise(F55)
	S77= CtrlDAddrReg_MEM=0                                     Premise(F56)
	S78= CtrlDAddrReg_WB=0                                      Premise(F57)
	S79= CtrlDR_DMMU2=0                                         Premise(F58)
	S80= CtrlDMem=0                                             Premise(F59)
	S81= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a         DMem-Hold(S4,S80)
	S82= CtrlDMem8Word=0                                        Premise(F60)
	S83= CtrlIR_DMMU2=0                                         Premise(F61)
	S84= CtrlALUOut_DMMU2=0                                     Premise(F62)
	S85= CtrlDAddrReg_DMMU2=0                                   Premise(F63)

IF(IMMU)	S86= CP0.ASID=pid                                           CP0-Read-ASID(S39)
	S87= PC.Out=addr                                            PC-Out(S45)
	S88= IAddrReg.Out={pid,addr}                                IAddrReg-Out(S47)
	S89= IAddrReg.Out1_0={{pid,addr}}[1:0]                      IAddrReg-Out(S47)
	S90= IAddrReg.Out4_0={{pid,addr}}[4:0]                      IAddrReg-Out(S47)
	S91= DCache.RLineEA=DCacheRLineEA()                         DCache-WriteBack()
	S92= DCache.RLineData=DCacheRLineData()                     DCache-WriteBack()
	S93= DCache.RLineDirty=DCacheRLineDirty()                   DCache-WriteBack()
	S94= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F64)
	S95= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F65)
	S96= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F66)
	S97= IAddrReg.Out=>IMem.RAddr                               Premise(F67)
	S98= IMem.RAddr={pid,addr}                                  Path(S88,S97)
	S99= IMem.Out={35,rS,rT,offset}                             IMem-Read(S98,S53)
	S100= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S98,S53)
	S101= IMem.Out=>IRMux.MemData                               Premise(F68)
	S102= IRMux.MemData={35,rS,rT,offset}                       Path(S99,S101)
	S103= IRMux.Out={35,rS,rT,offset}                           IRMux-Select2(S102)
	S104= ICacheReg.Out=>IRMux.CacheData                        Premise(F69)
	S105= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F70)
	S106= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F71)
	S107= IRMux.Out=>IR_ID.In                                   Premise(F72)
	S108= IR_ID.In={35,rS,rT,offset}                            Path(S103,S107)
	S109= IMem.MEM8WordOut=>ICache.WData                        Premise(F73)
	S110= ICache.WData=IMemGet8Word({pid,addr})                 Path(S100,S109)
	S111= PC.Out=>ICache.IEA                                    Premise(F74)
	S112= ICache.IEA=addr                                       Path(S87,S111)
	S113= ICache.Hit=ICacheHit(addr)                            ICache-Search(S112)
	S114= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F75)
	S115= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F76)
	S116= CtrlASIDIn=0                                          Premise(F77)
	S117= CtrlCP0=0                                             Premise(F78)
	S118= CP0[ASID]=pid                                         CP0-Hold(S39,S117)
	S119= CtrlEPCIn=0                                           Premise(F79)
	S120= CtrlExCodeIn=0                                        Premise(F80)
	S121= CtrlIMMU=0                                            Premise(F81)
	S122= CtrlPC=0                                              Premise(F82)
	S123= CtrlPCInc=1                                           Premise(F83)
	S124= PC[Out]=addr+4                                        PC-Inc(S45,S122,S123)
	S125= PC[CIA]=addr                                          PC-Inc(S45,S122,S123)
	S126= CtrlIAddrReg=0                                        Premise(F84)
	S127= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S47,S126)
	S128= CtrlICache=1                                          Premise(F85)
	S129= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S112,S110,S128)
	S130= CtrlIR_IMMU=0                                         Premise(F86)
	S131= CtrlICacheReg=0                                       Premise(F87)
	S132= CtrlIR_ID=1                                           Premise(F88)
	S133= [IR_ID]={35,rS,rT,offset}                             IR_ID-Write(S108,S132)
	S134= CtrlIMem=0                                            Premise(F89)
	S135= IMem[{pid,addr}]={35,rS,rT,offset}                    IMem-Hold(S53,S134)
	S136= CtrlIRMux=0                                           Premise(F90)
	S137= CtrlGPR=0                                             Premise(F91)
	S138= GPR[rS]=base                                          GPR-Hold(S56,S137)
	S139= CtrlA_EX=0                                            Premise(F92)
	S140= CtrlB_EX=0                                            Premise(F93)
	S141= CtrlIR_EX=0                                           Premise(F94)
	S142= CtrlALUOut_MEM=0                                      Premise(F95)
	S143= CtrlIR_MEM=0                                          Premise(F96)
	S144= CtrlDMMU=0                                            Premise(F97)
	S145= CtrlDAddrReg_DMMU1=0                                  Premise(F98)
	S146= CtrlDCache=0                                          Premise(F99)
	S147= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S65,S146)
	S148= CtrlDR_DMMU1=0                                        Premise(F100)
	S149= CtrlDCacheReg=0                                       Premise(F101)
	S150= CtrlIR_DMMU1=0                                        Premise(F102)
	S151= CtrlIR_WB=0                                           Premise(F103)
	S152= CtrlA_MEM=0                                           Premise(F104)
	S153= CtrlA_WB=0                                            Premise(F105)
	S154= CtrlB_MEM=0                                           Premise(F106)
	S155= CtrlB_WB=0                                            Premise(F107)
	S156= CtrlALUOut_DMMU1=0                                    Premise(F108)
	S157= CtrlALUOut_WB=0                                       Premise(F109)
	S158= CtrlDR_WB=0                                           Premise(F110)
	S159= CtrlDAddrReg_MEM=0                                    Premise(F111)
	S160= CtrlDAddrReg_WB=0                                     Premise(F112)
	S161= CtrlDR_DMMU2=0                                        Premise(F113)
	S162= CtrlDMem=0                                            Premise(F114)
	S163= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S81,S162)
	S164= CtrlDMem8Word=0                                       Premise(F115)
	S165= CtrlIR_DMMU2=0                                        Premise(F116)
	S166= CtrlALUOut_DMMU2=0                                    Premise(F117)
	S167= CtrlDAddrReg_DMMU2=0                                  Premise(F118)

ID	S168= CP0.ASID=pid                                          CP0-Read-ASID(S118)
	S169= PC.Out=addr+4                                         PC-Out(S124)
	S170= PC.CIA=addr                                           PC-Out(S125)
	S171= PC.CIA31_28=addr[31:28]                               PC-Out(S125)
	S172= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S127)
	S173= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S127)
	S174= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S127)
	S175= IR_ID.Out={35,rS,rT,offset}                           IR-Out(S133)
	S176= IR_ID.Out31_26=35                                     IR-Out(S133)
	S177= IR_ID.Out25_21=rS                                     IR-Out(S133)
	S178= IR_ID.Out20_16=rT                                     IR-Out(S133)
	S179= IR_ID.Out15_0=offset                                  IR-Out(S133)
	S180= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S181= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S182= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S183= IR_ID.Out=>FU.IR_ID                                   Premise(F119)
	S184= FU.IR_ID={35,rS,rT,offset}                            Path(S175,S183)
	S185= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F120)
	S186= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F121)
	S187= IR_ID.Out31_26=>CU_ID.Op                              Premise(F122)
	S188= CU_ID.Op=35                                           Path(S176,S187)
	S189= CU_ID.Func=alu_add                                    CU_ID(S188)
	S190= CU_ID.MemDataSelFunc=mds_lbz                          CU_ID(S188)
	S191= IR_ID.Out25_21=>GPR.RReg1                             Premise(F123)
	S192= GPR.RReg1=rS                                          Path(S177,S191)
	S193= GPR.Rdata1=base                                       GPR-Read(S192,S138)
	S194= IR_ID.Out15_0=>IMMEXT.In                              Premise(F124)
	S195= IMMEXT.In=offset                                      Path(S179,S194)
	S196= IMMEXT.Out={16{offset[15]},offset}                    IMMEXT(S195)
	S197= GPR.Rdata1=>FU.InID1                                  Premise(F125)
	S198= FU.InID1=base                                         Path(S193,S197)
	S199= FU.OutID1=FU(base)                                    FU-Forward(S198)
	S200= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F126)
	S201= FU.InID1_RReg=rS                                      Path(S177,S200)
	S202= FU.OutID1=>A_EX.In                                    Premise(F127)
	S203= A_EX.In=FU(base)                                      Path(S199,S202)
	S204= IMMEXT.Out=>B_EX.In                                   Premise(F128)
	S205= B_EX.In={16{offset[15]},offset}                       Path(S196,S204)
	S206= IR_ID.Out=>IR_EX.In                                   Premise(F129)
	S207= IR_EX.In={35,rS,rT,offset}                            Path(S175,S206)
	S208= FU.Halt_ID=>CU_ID.Halt                                Premise(F130)
	S209= FU.Bub_ID=>CU_ID.Bub                                  Premise(F131)
	S210= FU.InID2_RReg=5'b00000                                Premise(F132)
	S211= CtrlASIDIn=0                                          Premise(F133)
	S212= CtrlCP0=0                                             Premise(F134)
	S213= CP0[ASID]=pid                                         CP0-Hold(S118,S212)
	S214= CtrlEPCIn=0                                           Premise(F135)
	S215= CtrlExCodeIn=0                                        Premise(F136)
	S216= CtrlIMMU=0                                            Premise(F137)
	S217= CtrlPC=0                                              Premise(F138)
	S218= CtrlPCInc=0                                           Premise(F139)
	S219= PC[CIA]=addr                                          PC-Hold(S125,S218)
	S220= PC[Out]=addr+4                                        PC-Hold(S124,S217,S218)
	S221= CtrlIAddrReg=0                                        Premise(F140)
	S222= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S127,S221)
	S223= CtrlICache=0                                          Premise(F141)
	S224= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S129,S223)
	S225= CtrlIR_IMMU=0                                         Premise(F142)
	S226= CtrlICacheReg=0                                       Premise(F143)
	S227= CtrlIR_ID=0                                           Premise(F144)
	S228= [IR_ID]={35,rS,rT,offset}                             IR_ID-Hold(S133,S227)
	S229= CtrlIMem=0                                            Premise(F145)
	S230= IMem[{pid,addr}]={35,rS,rT,offset}                    IMem-Hold(S135,S229)
	S231= CtrlIRMux=0                                           Premise(F146)
	S232= CtrlGPR=0                                             Premise(F147)
	S233= GPR[rS]=base                                          GPR-Hold(S138,S232)
	S234= CtrlA_EX=1                                            Premise(F148)
	S235= [A_EX]=FU(base)                                       A_EX-Write(S203,S234)
	S236= CtrlB_EX=1                                            Premise(F149)
	S237= [B_EX]={16{offset[15]},offset}                        B_EX-Write(S205,S236)
	S238= CtrlIR_EX=1                                           Premise(F150)
	S239= [IR_EX]={35,rS,rT,offset}                             IR_EX-Write(S207,S238)
	S240= CtrlALUOut_MEM=0                                      Premise(F151)
	S241= CtrlIR_MEM=0                                          Premise(F152)
	S242= CtrlDMMU=0                                            Premise(F153)
	S243= CtrlDAddrReg_DMMU1=0                                  Premise(F154)
	S244= CtrlDCache=0                                          Premise(F155)
	S245= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S147,S244)
	S246= CtrlDR_DMMU1=0                                        Premise(F156)
	S247= CtrlDCacheReg=0                                       Premise(F157)
	S248= CtrlIR_DMMU1=0                                        Premise(F158)
	S249= CtrlIR_WB=0                                           Premise(F159)
	S250= CtrlA_MEM=0                                           Premise(F160)
	S251= CtrlA_WB=0                                            Premise(F161)
	S252= CtrlB_MEM=0                                           Premise(F162)
	S253= CtrlB_WB=0                                            Premise(F163)
	S254= CtrlALUOut_DMMU1=0                                    Premise(F164)
	S255= CtrlALUOut_WB=0                                       Premise(F165)
	S256= CtrlDR_WB=0                                           Premise(F166)
	S257= CtrlDAddrReg_MEM=0                                    Premise(F167)
	S258= CtrlDAddrReg_WB=0                                     Premise(F168)
	S259= CtrlDR_DMMU2=0                                        Premise(F169)
	S260= CtrlDMem=0                                            Premise(F170)
	S261= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S163,S260)
	S262= CtrlDMem8Word=0                                       Premise(F171)
	S263= CtrlIR_DMMU2=0                                        Premise(F172)
	S264= CtrlALUOut_DMMU2=0                                    Premise(F173)
	S265= CtrlDAddrReg_DMMU2=0                                  Premise(F174)

EX	S266= CP0.ASID=pid                                          CP0-Read-ASID(S213)
	S267= PC.CIA=addr                                           PC-Out(S219)
	S268= PC.CIA31_28=addr[31:28]                               PC-Out(S219)
	S269= PC.Out=addr+4                                         PC-Out(S220)
	S270= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S222)
	S271= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S222)
	S272= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S222)
	S273= IR_ID.Out={35,rS,rT,offset}                           IR-Out(S228)
	S274= IR_ID.Out31_26=35                                     IR-Out(S228)
	S275= IR_ID.Out25_21=rS                                     IR-Out(S228)
	S276= IR_ID.Out20_16=rT                                     IR-Out(S228)
	S277= IR_ID.Out15_0=offset                                  IR-Out(S228)
	S278= A_EX.Out=FU(base)                                     A_EX-Out(S235)
	S279= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S235)
	S280= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S235)
	S281= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S237)
	S282= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S237)
	S283= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S237)
	S284= IR_EX.Out={35,rS,rT,offset}                           IR_EX-Out(S239)
	S285= IR_EX.Out31_26=35                                     IR_EX-Out(S239)
	S286= IR_EX.Out25_21=rS                                     IR_EX-Out(S239)
	S287= IR_EX.Out20_16=rT                                     IR_EX-Out(S239)
	S288= IR_EX.Out15_0=offset                                  IR_EX-Out(S239)
	S289= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S290= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S291= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S292= IR_EX.Out=>FU.IR_EX                                   Premise(F175)
	S293= FU.IR_EX={35,rS,rT,offset}                            Path(S284,S292)
	S294= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F176)
	S295= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F177)
	S296= IR_EX.Out31_26=>CU_EX.Op                              Premise(F178)
	S297= CU_EX.Op=35                                           Path(S285,S296)
	S298= CU_EX.Func=alu_add                                    CU_EX(S297)
	S299= CU_EX.MemDataSelFunc=mds_lbz                          CU_EX(S297)
	S300= A_EX.Out=>ALU.A                                       Premise(F179)
	S301= ALU.A=FU(base)                                        Path(S278,S300)
	S302= B_EX.Out=>ALU.B                                       Premise(F180)
	S303= ALU.B={16{offset[15]},offset}                         Path(S281,S302)
	S304= ALU.Func=6'b010010                                    Premise(F181)
	S305= ALU.Out=FU(base)+{16{offset[15]},offset}              ALU(S301,S303)
	S306= ALU.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]    ALU(S301,S303)
	S307= ALU.CMP=Compare0(FU(base)+{16{offset[15]},offset})    ALU(S301,S303)
	S308= ALU.OV=OverFlow(FU(base)+{16{offset[15]},offset})     ALU(S301,S303)
	S309= ALU.CA=Carry(FU(base)+{16{offset[15]},offset})        ALU(S301,S303)
	S310= ALU.Out=>ALUOut_MEM.In                                Premise(F182)
	S311= ALUOut_MEM.In=FU(base)+{16{offset[15]},offset}        Path(S305,S310)
	S312= IR_EX.Out=>IR_MEM.In                                  Premise(F183)
	S313= IR_MEM.In={35,rS,rT,offset}                           Path(S284,S312)
	S314= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F184)
	S315= FU.InEX_WReg=rT                                       Path(S287,S314)
	S316= CtrlASIDIn=0                                          Premise(F185)
	S317= CtrlCP0=0                                             Premise(F186)
	S318= CP0[ASID]=pid                                         CP0-Hold(S213,S317)
	S319= CtrlEPCIn=0                                           Premise(F187)
	S320= CtrlExCodeIn=0                                        Premise(F188)
	S321= CtrlIMMU=0                                            Premise(F189)
	S322= CtrlPC=0                                              Premise(F190)
	S323= CtrlPCInc=0                                           Premise(F191)
	S324= PC[CIA]=addr                                          PC-Hold(S219,S323)
	S325= PC[Out]=addr+4                                        PC-Hold(S220,S322,S323)
	S326= CtrlIAddrReg=0                                        Premise(F192)
	S327= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S222,S326)
	S328= CtrlICache=0                                          Premise(F193)
	S329= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S224,S328)
	S330= CtrlIR_IMMU=0                                         Premise(F194)
	S331= CtrlICacheReg=0                                       Premise(F195)
	S332= CtrlIR_ID=0                                           Premise(F196)
	S333= [IR_ID]={35,rS,rT,offset}                             IR_ID-Hold(S228,S332)
	S334= CtrlIMem=0                                            Premise(F197)
	S335= IMem[{pid,addr}]={35,rS,rT,offset}                    IMem-Hold(S230,S334)
	S336= CtrlIRMux=0                                           Premise(F198)
	S337= CtrlGPR=0                                             Premise(F199)
	S338= GPR[rS]=base                                          GPR-Hold(S233,S337)
	S339= CtrlA_EX=0                                            Premise(F200)
	S340= [A_EX]=FU(base)                                       A_EX-Hold(S235,S339)
	S341= CtrlB_EX=0                                            Premise(F201)
	S342= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S237,S341)
	S343= CtrlIR_EX=0                                           Premise(F202)
	S344= [IR_EX]={35,rS,rT,offset}                             IR_EX-Hold(S239,S343)
	S345= CtrlALUOut_MEM=1                                      Premise(F203)
	S346= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Write(S311,S345)
	S347= CtrlIR_MEM=1                                          Premise(F204)
	S348= [IR_MEM]={35,rS,rT,offset}                            IR_MEM-Write(S313,S347)
	S349= CtrlDMMU=0                                            Premise(F205)
	S350= CtrlDAddrReg_DMMU1=0                                  Premise(F206)
	S351= CtrlDCache=0                                          Premise(F207)
	S352= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S245,S351)
	S353= CtrlDR_DMMU1=0                                        Premise(F208)
	S354= CtrlDCacheReg=0                                       Premise(F209)
	S355= CtrlIR_DMMU1=0                                        Premise(F210)
	S356= CtrlIR_WB=0                                           Premise(F211)
	S357= CtrlA_MEM=0                                           Premise(F212)
	S358= CtrlA_WB=0                                            Premise(F213)
	S359= CtrlB_MEM=0                                           Premise(F214)
	S360= CtrlB_WB=0                                            Premise(F215)
	S361= CtrlALUOut_DMMU1=0                                    Premise(F216)
	S362= CtrlALUOut_WB=0                                       Premise(F217)
	S363= CtrlDR_WB=0                                           Premise(F218)
	S364= CtrlDAddrReg_MEM=0                                    Premise(F219)
	S365= CtrlDAddrReg_WB=0                                     Premise(F220)
	S366= CtrlDR_DMMU2=0                                        Premise(F221)
	S367= CtrlDMem=0                                            Premise(F222)
	S368= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S261,S367)
	S369= CtrlDMem8Word=0                                       Premise(F223)
	S370= CtrlIR_DMMU2=0                                        Premise(F224)
	S371= CtrlALUOut_DMMU2=0                                    Premise(F225)
	S372= CtrlDAddrReg_DMMU2=0                                  Premise(F226)

MEM	S373= CP0.ASID=pid                                          CP0-Read-ASID(S318)
	S374= PC.CIA=addr                                           PC-Out(S324)
	S375= PC.CIA31_28=addr[31:28]                               PC-Out(S324)
	S376= PC.Out=addr+4                                         PC-Out(S325)
	S377= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S327)
	S378= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S327)
	S379= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S327)
	S380= IR_ID.Out={35,rS,rT,offset}                           IR-Out(S333)
	S381= IR_ID.Out31_26=35                                     IR-Out(S333)
	S382= IR_ID.Out25_21=rS                                     IR-Out(S333)
	S383= IR_ID.Out20_16=rT                                     IR-Out(S333)
	S384= IR_ID.Out15_0=offset                                  IR-Out(S333)
	S385= A_EX.Out=FU(base)                                     A_EX-Out(S340)
	S386= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S340)
	S387= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S340)
	S388= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S342)
	S389= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S342)
	S390= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S342)
	S391= IR_EX.Out={35,rS,rT,offset}                           IR_EX-Out(S344)
	S392= IR_EX.Out31_26=35                                     IR_EX-Out(S344)
	S393= IR_EX.Out25_21=rS                                     IR_EX-Out(S344)
	S394= IR_EX.Out20_16=rT                                     IR_EX-Out(S344)
	S395= IR_EX.Out15_0=offset                                  IR_EX-Out(S344)
	S396= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}       ALUOut_MEM-Out(S346)
	S397= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S346)
	S398= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S346)
	S399= IR_MEM.Out={35,rS,rT,offset}                          IR_MEM-Out(S348)
	S400= IR_MEM.Out31_26=35                                    IR_MEM-Out(S348)
	S401= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S348)
	S402= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S348)
	S403= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S348)
	S404= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S405= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S406= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S407= IR_MEM.Out=>FU.IR_MEM                                 Premise(F227)
	S408= FU.IR_MEM={35,rS,rT,offset}                           Path(S399,S407)
	S409= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F228)
	S410= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F229)
	S411= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F230)
	S412= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F231)
	S413= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F232)
	S414= CU_MEM.Op=35                                          Path(S400,S413)
	S415= CU_MEM.Func=alu_add                                   CU_MEM(S414)
	S416= CU_MEM.MemDataSelFunc=mds_lbz                         CU_MEM(S414)
	S417= CP0.ASID=>DMMU.PID                                    Premise(F233)
	S418= DMMU.PID=pid                                          Path(S373,S417)
	S419= ALUOut_MEM.Out=>DMMU.IEA                              Premise(F234)
	S420= DMMU.IEA=FU(base)+{16{offset[15]},offset}             Path(S396,S419)
	S421= DMMU.Addr={pid,FU(base)+{16{offset[15]},offset}}      DMMU-Search(S418,S420)
	S422= DMMU.Hit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})DMMU-Search(S418,S420)
	S423= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F235)
	S424= DAddrReg_DMMU1.In={pid,FU(base)+{16{offset[15]},offset}}Path(S421,S423)
	S425= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F236)
	S426= CU_MEM.DMMUHit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})Path(S422,S425)
	S427= ALUOut_MEM.Out=>DCache.IEA                            Premise(F237)
	S428= DCache.IEA=FU(base)+{16{offset[15]},offset}           Path(S396,S427)
	S429= DCache.Hit=DCacheHit(FU(base)+{16{offset[15]},offset})DCache-Search(S428)
	S430= DCache.Out=>DR_DMMU1.In                               Premise(F238)
	S431= DCache.Out=>DCacheReg.In                              Premise(F239)
	S432= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F240)
	S433= CU_MEM.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S429,S432)
	S434= IR_MEM.Out=>IR_DMMU1.In                               Premise(F241)
	S435= IR_DMMU1.In={35,rS,rT,offset}                         Path(S399,S434)
	S436= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F242)
	S437= ALUOut_DMMU1.In=FU(base)+{16{offset[15]},offset}      Path(S396,S436)
	S438= DCache.Out=>DR_DMMU1.In                               Premise(F243)
	S439= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F244)
	S440= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F245)
	S441= DCache.Hit=>FU.DCacheHit                              Premise(F246)
	S442= FU.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S429,S441)
	S443= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F247)
	S444= FU.InMEM_WReg=rT                                      Path(S402,S443)
	S445= CtrlASIDIn=0                                          Premise(F248)
	S446= CtrlCP0=0                                             Premise(F249)
	S447= CP0[ASID]=pid                                         CP0-Hold(S318,S446)
	S448= CtrlEPCIn=0                                           Premise(F250)
	S449= CtrlExCodeIn=0                                        Premise(F251)
	S450= CtrlIMMU=0                                            Premise(F252)
	S451= CtrlPC=0                                              Premise(F253)
	S452= CtrlPCInc=0                                           Premise(F254)
	S453= PC[CIA]=addr                                          PC-Hold(S324,S452)
	S454= PC[Out]=addr+4                                        PC-Hold(S325,S451,S452)
	S455= CtrlIAddrReg=0                                        Premise(F255)
	S456= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S327,S455)
	S457= CtrlICache=0                                          Premise(F256)
	S458= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S329,S457)
	S459= CtrlIR_IMMU=0                                         Premise(F257)
	S460= CtrlICacheReg=0                                       Premise(F258)
	S461= CtrlIR_ID=0                                           Premise(F259)
	S462= [IR_ID]={35,rS,rT,offset}                             IR_ID-Hold(S333,S461)
	S463= CtrlIMem=0                                            Premise(F260)
	S464= IMem[{pid,addr}]={35,rS,rT,offset}                    IMem-Hold(S335,S463)
	S465= CtrlIRMux=0                                           Premise(F261)
	S466= CtrlGPR=0                                             Premise(F262)
	S467= GPR[rS]=base                                          GPR-Hold(S338,S466)
	S468= CtrlA_EX=0                                            Premise(F263)
	S469= [A_EX]=FU(base)                                       A_EX-Hold(S340,S468)
	S470= CtrlB_EX=0                                            Premise(F264)
	S471= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S342,S470)
	S472= CtrlIR_EX=0                                           Premise(F265)
	S473= [IR_EX]={35,rS,rT,offset}                             IR_EX-Hold(S344,S472)
	S474= CtrlALUOut_MEM=0                                      Premise(F266)
	S475= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Hold(S346,S474)
	S476= CtrlIR_MEM=0                                          Premise(F267)
	S477= [IR_MEM]={35,rS,rT,offset}                            IR_MEM-Hold(S348,S476)
	S478= CtrlDMMU=0                                            Premise(F268)
	S479= CtrlDAddrReg_DMMU1=1                                  Premise(F269)
	S480= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Write(S424,S479)
	S481= CtrlDCache=0                                          Premise(F270)
	S482= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S352,S481)
	S483= CtrlDR_DMMU1=1                                        Premise(F271)
	S484= CtrlDCacheReg=1                                       Premise(F272)
	S485= CtrlIR_DMMU1=1                                        Premise(F273)
	S486= [IR_DMMU1]={35,rS,rT,offset}                          IR_DMMU1-Write(S435,S485)
	S487= CtrlIR_WB=0                                           Premise(F274)
	S488= CtrlA_MEM=0                                           Premise(F275)
	S489= CtrlA_WB=0                                            Premise(F276)
	S490= CtrlB_MEM=0                                           Premise(F277)
	S491= CtrlB_WB=0                                            Premise(F278)
	S492= CtrlALUOut_DMMU1=1                                    Premise(F279)
	S493= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU1-Write(S437,S492)
	S494= CtrlALUOut_WB=0                                       Premise(F280)
	S495= CtrlDR_WB=0                                           Premise(F281)
	S496= CtrlDAddrReg_MEM=0                                    Premise(F282)
	S497= CtrlDAddrReg_WB=0                                     Premise(F283)
	S498= CtrlDR_DMMU2=0                                        Premise(F284)
	S499= CtrlDMem=0                                            Premise(F285)
	S500= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S368,S499)
	S501= CtrlDMem8Word=0                                       Premise(F286)
	S502= CtrlIR_DMMU2=0                                        Premise(F287)
	S503= CtrlALUOut_DMMU2=0                                    Premise(F288)
	S504= CtrlDAddrReg_DMMU2=0                                  Premise(F289)

MEM(DMMU1)	S505= CP0.ASID=pid                                          CP0-Read-ASID(S447)
	S506= PC.CIA=addr                                           PC-Out(S453)
	S507= PC.CIA31_28=addr[31:28]                               PC-Out(S453)
	S508= PC.Out=addr+4                                         PC-Out(S454)
	S509= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S456)
	S510= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S456)
	S511= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S456)
	S512= IR_ID.Out={35,rS,rT,offset}                           IR-Out(S462)
	S513= IR_ID.Out31_26=35                                     IR-Out(S462)
	S514= IR_ID.Out25_21=rS                                     IR-Out(S462)
	S515= IR_ID.Out20_16=rT                                     IR-Out(S462)
	S516= IR_ID.Out15_0=offset                                  IR-Out(S462)
	S517= A_EX.Out=FU(base)                                     A_EX-Out(S469)
	S518= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S469)
	S519= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S469)
	S520= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S471)
	S521= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S471)
	S522= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S471)
	S523= IR_EX.Out={35,rS,rT,offset}                           IR_EX-Out(S473)
	S524= IR_EX.Out31_26=35                                     IR_EX-Out(S473)
	S525= IR_EX.Out25_21=rS                                     IR_EX-Out(S473)
	S526= IR_EX.Out20_16=rT                                     IR_EX-Out(S473)
	S527= IR_EX.Out15_0=offset                                  IR_EX-Out(S473)
	S528= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}       ALUOut_MEM-Out(S475)
	S529= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S475)
	S530= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S475)
	S531= IR_MEM.Out={35,rS,rT,offset}                          IR_MEM-Out(S477)
	S532= IR_MEM.Out31_26=35                                    IR_MEM-Out(S477)
	S533= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S477)
	S534= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S477)
	S535= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S477)
	S536= DAddrReg_DMMU1.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Out(S480)
	S537= DAddrReg_DMMU1.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU1-Out(S480)
	S538= DAddrReg_DMMU1.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU1-Out(S480)
	S539= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S540= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S541= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S542= IR_DMMU1.Out={35,rS,rT,offset}                        IR_DMMU1-Out(S486)
	S543= IR_DMMU1.Out31_26=35                                  IR_DMMU1-Out(S486)
	S544= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S486)
	S545= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S486)
	S546= IR_DMMU1.Out15_0=offset                               IR_DMMU1-Out(S486)
	S547= ALUOut_DMMU1.Out=FU(base)+{16{offset[15]},offset}     ALUOut_DMMU1-Out(S493)
	S548= ALUOut_DMMU1.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU1-Out(S493)
	S549= ALUOut_DMMU1.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU1-Out(S493)
	S550= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F290)
	S551= FU.IR_DMMU1={35,rS,rT,offset}                         Path(S542,S550)
	S552= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F291)
	S553= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F292)
	S554= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F293)
	S555= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F294)
	S556= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F295)
	S557= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F296)
	S558= CU_DMMU1.Op=35                                        Path(S543,S557)
	S559= CU_DMMU1.Func=alu_add                                 CU_DMMU1(S558)
	S560= CU_DMMU1.MemDataSelFunc=mds_lbz                       CU_DMMU1(S558)
	S561= DCacheReg.Out=>DR_DMMU2.In                            Premise(F297)
	S562= DCache.RLineDirty=>CU_DMMU1.DCacheWriteBack           Premise(F298)
	S563= CU_DMMU1.DCacheWriteBack=DCacheRLineDirty()           Path(S541,S562)
	S564= CP0.ASID=>DMMU.PID                                    Premise(F299)
	S565= DMMU.PID=pid                                          Path(S505,S564)
	S566= DCache.RLineEA=>DMMU.IEAR                             Premise(F300)
	S567= DMMU.IEAR=DCacheRLineEA()                             Path(S539,S566)
	S568= DMMU.AddrR={pid,DCacheRLineEA()}                      DMMU-RSearch(S565,S567)
	S569= DMMU.AddrR=>DMem.MEM8WordWAddr                        Premise(F301)
	S570= DMem.MEM8WordWAddr={pid,DCacheRLineEA()}              Path(S568,S569)
	S571= DCache.RLineData=>DMem.MEM8WordWData                  Premise(F302)
	S572= DMem.MEM8WordWData=DCacheRLineData()                  Path(S540,S571)
	S573= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F303)
	S574= IR_DMMU2.In={35,rS,rT,offset}                         Path(S542,S573)
	S575= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F304)
	S576= ALUOut_DMMU2.In=FU(base)+{16{offset[15]},offset}      Path(S547,S575)
	S577= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                 Premise(F305)
	S578= DAddrReg_DMMU2.In={pid,FU(base)+{16{offset[15]},offset}}Path(S536,S577)
	S579= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F306)
	S580= FU.InDMMU1_WReg=rT                                    Path(S545,S579)
	S581= CtrlASIDIn=0                                          Premise(F307)
	S582= CtrlCP0=0                                             Premise(F308)
	S583= CP0[ASID]=pid                                         CP0-Hold(S447,S582)
	S584= CtrlEPCIn=0                                           Premise(F309)
	S585= CtrlExCodeIn=0                                        Premise(F310)
	S586= CtrlIMMU=0                                            Premise(F311)
	S587= CtrlPC=0                                              Premise(F312)
	S588= CtrlPCInc=0                                           Premise(F313)
	S589= PC[CIA]=addr                                          PC-Hold(S453,S588)
	S590= PC[Out]=addr+4                                        PC-Hold(S454,S587,S588)
	S591= CtrlIAddrReg=0                                        Premise(F314)
	S592= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S456,S591)
	S593= CtrlICache=0                                          Premise(F315)
	S594= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S458,S593)
	S595= CtrlIR_IMMU=0                                         Premise(F316)
	S596= CtrlICacheReg=0                                       Premise(F317)
	S597= CtrlIR_ID=0                                           Premise(F318)
	S598= [IR_ID]={35,rS,rT,offset}                             IR_ID-Hold(S462,S597)
	S599= CtrlIMem=0                                            Premise(F319)
	S600= IMem[{pid,addr}]={35,rS,rT,offset}                    IMem-Hold(S464,S599)
	S601= CtrlIRMux=0                                           Premise(F320)
	S602= CtrlGPR=0                                             Premise(F321)
	S603= GPR[rS]=base                                          GPR-Hold(S467,S602)
	S604= CtrlA_EX=0                                            Premise(F322)
	S605= [A_EX]=FU(base)                                       A_EX-Hold(S469,S604)
	S606= CtrlB_EX=0                                            Premise(F323)
	S607= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S471,S606)
	S608= CtrlIR_EX=0                                           Premise(F324)
	S609= [IR_EX]={35,rS,rT,offset}                             IR_EX-Hold(S473,S608)
	S610= CtrlALUOut_MEM=0                                      Premise(F325)
	S611= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Hold(S475,S610)
	S612= CtrlIR_MEM=0                                          Premise(F326)
	S613= [IR_MEM]={35,rS,rT,offset}                            IR_MEM-Hold(S477,S612)
	S614= CtrlDMMU=0                                            Premise(F327)
	S615= CtrlDAddrReg_DMMU1=0                                  Premise(F328)
	S616= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Hold(S480,S615)
	S617= CtrlDCache=0                                          Premise(F329)
	S618= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S482,S617)
	S619= CtrlDR_DMMU1=0                                        Premise(F330)
	S620= CtrlDCacheReg=0                                       Premise(F331)
	S621= CtrlIR_DMMU1=0                                        Premise(F332)
	S622= [IR_DMMU1]={35,rS,rT,offset}                          IR_DMMU1-Hold(S486,S621)
	S623= CtrlIR_WB=0                                           Premise(F333)
	S624= CtrlA_MEM=0                                           Premise(F334)
	S625= CtrlA_WB=0                                            Premise(F335)
	S626= CtrlB_MEM=0                                           Premise(F336)
	S627= CtrlB_WB=0                                            Premise(F337)
	S628= CtrlALUOut_DMMU1=0                                    Premise(F338)
	S629= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU1-Hold(S493,S628)
	S630= CtrlALUOut_WB=0                                       Premise(F339)
	S631= CtrlDR_WB=0                                           Premise(F340)
	S632= CtrlDAddrReg_MEM=0                                    Premise(F341)
	S633= CtrlDAddrReg_WB=0                                     Premise(F342)
	S634= CtrlDR_DMMU2=1                                        Premise(F343)
	S635= CtrlDMem=0                                            Premise(F344)
	S636= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S500,S635)
	S637= CtrlDMem8Word=0                                       Premise(F345)
	S638= CtrlIR_DMMU2=1                                        Premise(F346)
	S639= [IR_DMMU2]={35,rS,rT,offset}                          IR_DMMU2-Write(S574,S638)
	S640= CtrlALUOut_DMMU2=1                                    Premise(F347)
	S641= [ALUOut_DMMU2]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU2-Write(S576,S640)
	S642= CtrlDAddrReg_DMMU2=1                                  Premise(F348)
	S643= [DAddrReg_DMMU2]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Write(S578,S642)

MEM(DMMU2)	S644= CP0.ASID=pid                                          CP0-Read-ASID(S583)
	S645= PC.CIA=addr                                           PC-Out(S589)
	S646= PC.CIA31_28=addr[31:28]                               PC-Out(S589)
	S647= PC.Out=addr+4                                         PC-Out(S590)
	S648= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S592)
	S649= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S592)
	S650= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S592)
	S651= IR_ID.Out={35,rS,rT,offset}                           IR-Out(S598)
	S652= IR_ID.Out31_26=35                                     IR-Out(S598)
	S653= IR_ID.Out25_21=rS                                     IR-Out(S598)
	S654= IR_ID.Out20_16=rT                                     IR-Out(S598)
	S655= IR_ID.Out15_0=offset                                  IR-Out(S598)
	S656= A_EX.Out=FU(base)                                     A_EX-Out(S605)
	S657= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S605)
	S658= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S605)
	S659= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S607)
	S660= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S607)
	S661= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S607)
	S662= IR_EX.Out={35,rS,rT,offset}                           IR_EX-Out(S609)
	S663= IR_EX.Out31_26=35                                     IR_EX-Out(S609)
	S664= IR_EX.Out25_21=rS                                     IR_EX-Out(S609)
	S665= IR_EX.Out20_16=rT                                     IR_EX-Out(S609)
	S666= IR_EX.Out15_0=offset                                  IR_EX-Out(S609)
	S667= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}       ALUOut_MEM-Out(S611)
	S668= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S611)
	S669= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S611)
	S670= IR_MEM.Out={35,rS,rT,offset}                          IR_MEM-Out(S613)
	S671= IR_MEM.Out31_26=35                                    IR_MEM-Out(S613)
	S672= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S613)
	S673= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S613)
	S674= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S613)
	S675= DAddrReg_DMMU1.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Out(S616)
	S676= DAddrReg_DMMU1.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU1-Out(S616)
	S677= DAddrReg_DMMU1.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU1-Out(S616)
	S678= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S679= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S680= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S681= IR_DMMU1.Out={35,rS,rT,offset}                        IR_DMMU1-Out(S622)
	S682= IR_DMMU1.Out31_26=35                                  IR_DMMU1-Out(S622)
	S683= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S622)
	S684= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S622)
	S685= IR_DMMU1.Out15_0=offset                               IR_DMMU1-Out(S622)
	S686= ALUOut_DMMU1.Out=FU(base)+{16{offset[15]},offset}     ALUOut_DMMU1-Out(S629)
	S687= ALUOut_DMMU1.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU1-Out(S629)
	S688= ALUOut_DMMU1.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU1-Out(S629)
	S689= IR_DMMU2.Out={35,rS,rT,offset}                        IR_DMMU2-Out(S639)
	S690= IR_DMMU2.Out31_26=35                                  IR_DMMU2-Out(S639)
	S691= IR_DMMU2.Out25_21=rS                                  IR_DMMU2-Out(S639)
	S692= IR_DMMU2.Out20_16=rT                                  IR_DMMU2-Out(S639)
	S693= IR_DMMU2.Out15_0=offset                               IR_DMMU2-Out(S639)
	S694= ALUOut_DMMU2.Out=FU(base)+{16{offset[15]},offset}     ALUOut_DMMU2-Out(S641)
	S695= ALUOut_DMMU2.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU2-Out(S641)
	S696= ALUOut_DMMU2.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU2-Out(S641)
	S697= DAddrReg_DMMU2.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Out(S643)
	S698= DAddrReg_DMMU2.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU2-Out(S643)
	S699= DAddrReg_DMMU2.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU2-Out(S643)
	S700= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F349)
	S701= FU.IR_DMMU2={35,rS,rT,offset}                         Path(S689,S700)
	S702= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F350)
	S703= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F351)
	S704= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F352)
	S705= CU_DMMU2.Op=35                                        Path(S690,S704)
	S706= CU_DMMU2.Func=alu_add                                 CU_DMMU2(S705)
	S707= CU_DMMU2.MemDataSelFunc=mds_lbz                       CU_DMMU2(S705)
	S708= ALUOut_DMMU2.Out=>DCache.IEA                          Premise(F353)
	S709= DCache.IEA=FU(base)+{16{offset[15]},offset}           Path(S694,S708)
	S710= DCache.Hit=DCacheHit(FU(base)+{16{offset[15]},offset})DCache-Search(S709)
	S711= DAddrReg_DMMU2.Out=>DMem.RAddr                        Premise(F354)
	S712= DMem.RAddr={pid,FU(base)+{16{offset[15]},offset}}     Path(S697,S711)
	S713= DMem.MEM8WordOut=>DCache.WData                        Premise(F355)
	S714= DMem.Out=>DR_WB.In                                    Premise(F356)
	S715= IR_DMMU2.Out=>IR_WB.In                                Premise(F357)
	S716= IR_WB.In={35,rS,rT,offset}                            Path(S689,S715)
	S717= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F358)
	S718= ALUOut_WB.In=FU(base)+{16{offset[15]},offset}         Path(S694,S717)
	S719= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F359)
	S720= FU.InDMMU2_WReg=rT                                    Path(S692,S719)
	S721= CtrlASIDIn=0                                          Premise(F360)
	S722= CtrlCP0=0                                             Premise(F361)
	S723= CP0[ASID]=pid                                         CP0-Hold(S583,S722)
	S724= CtrlEPCIn=0                                           Premise(F362)
	S725= CtrlExCodeIn=0                                        Premise(F363)
	S726= CtrlIMMU=0                                            Premise(F364)
	S727= CtrlPC=0                                              Premise(F365)
	S728= CtrlPCInc=0                                           Premise(F366)
	S729= PC[CIA]=addr                                          PC-Hold(S589,S728)
	S730= PC[Out]=addr+4                                        PC-Hold(S590,S727,S728)
	S731= CtrlIAddrReg=0                                        Premise(F367)
	S732= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S592,S731)
	S733= CtrlICache=0                                          Premise(F368)
	S734= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S594,S733)
	S735= CtrlIR_IMMU=0                                         Premise(F369)
	S736= CtrlICacheReg=0                                       Premise(F370)
	S737= CtrlIR_ID=0                                           Premise(F371)
	S738= [IR_ID]={35,rS,rT,offset}                             IR_ID-Hold(S598,S737)
	S739= CtrlIMem=0                                            Premise(F372)
	S740= IMem[{pid,addr}]={35,rS,rT,offset}                    IMem-Hold(S600,S739)
	S741= CtrlIRMux=0                                           Premise(F373)
	S742= CtrlGPR=0                                             Premise(F374)
	S743= GPR[rS]=base                                          GPR-Hold(S603,S742)
	S744= CtrlA_EX=0                                            Premise(F375)
	S745= [A_EX]=FU(base)                                       A_EX-Hold(S605,S744)
	S746= CtrlB_EX=0                                            Premise(F376)
	S747= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S607,S746)
	S748= CtrlIR_EX=0                                           Premise(F377)
	S749= [IR_EX]={35,rS,rT,offset}                             IR_EX-Hold(S609,S748)
	S750= CtrlALUOut_MEM=0                                      Premise(F378)
	S751= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Hold(S611,S750)
	S752= CtrlIR_MEM=0                                          Premise(F379)
	S753= [IR_MEM]={35,rS,rT,offset}                            IR_MEM-Hold(S613,S752)
	S754= CtrlDMMU=0                                            Premise(F380)
	S755= CtrlDAddrReg_DMMU1=0                                  Premise(F381)
	S756= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Hold(S616,S755)
	S757= CtrlDCache=1                                          Premise(F382)
	S758= CtrlDR_DMMU1=0                                        Premise(F383)
	S759= CtrlDCacheReg=0                                       Premise(F384)
	S760= CtrlIR_DMMU1=0                                        Premise(F385)
	S761= [IR_DMMU1]={35,rS,rT,offset}                          IR_DMMU1-Hold(S622,S760)
	S762= CtrlIR_WB=1                                           Premise(F386)
	S763= [IR_WB]={35,rS,rT,offset}                             IR_WB-Write(S716,S762)
	S764= CtrlA_MEM=0                                           Premise(F387)
	S765= CtrlA_WB=0                                            Premise(F388)
	S766= CtrlB_MEM=0                                           Premise(F389)
	S767= CtrlB_WB=0                                            Premise(F390)
	S768= CtrlALUOut_DMMU1=0                                    Premise(F391)
	S769= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU1-Hold(S629,S768)
	S770= CtrlALUOut_WB=1                                       Premise(F392)
	S771= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}          ALUOut_WB-Write(S718,S770)
	S772= CtrlDR_WB=1                                           Premise(F393)
	S773= CtrlDAddrReg_MEM=0                                    Premise(F394)
	S774= CtrlDAddrReg_WB=0                                     Premise(F395)
	S775= CtrlDR_DMMU2=0                                        Premise(F396)
	S776= CtrlDMem=0                                            Premise(F397)
	S777= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S636,S776)
	S778= CtrlDMem8Word=0                                       Premise(F398)
	S779= DMem.Out=a                                            DMem-Read(S712,S636,S776,S778)
	S780= DR_WB.In=a                                            Path(S779,S714)
	S781= [DR_WB]=a                                             DR_WB-Write(S780,S772)
	S782= DMem.MEM8WordOut=DMemGet8Word({pid,FU(base)+{16{offset[15]},offset}})DMem-Read(S712,S636,S776,S778)
	S783= DCache.WData=DMemGet8Word({pid,FU(base)+{16{offset[15]},offset}})Path(S782,S713)
	S784= DCache[line_FU(base)+{16{offset[15]},offset}]=DMemGet8Word({pid,FU(base)+{16{offset[15]},offset}})DCache-Write8Word(S709,S783,S757)
	S785= CtrlIR_DMMU2=0                                        Premise(F399)
	S786= [IR_DMMU2]={35,rS,rT,offset}                          IR_DMMU2-Hold(S639,S785)
	S787= CtrlALUOut_DMMU2=0                                    Premise(F400)
	S788= [ALUOut_DMMU2]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU2-Hold(S641,S787)
	S789= CtrlDAddrReg_DMMU2=0                                  Premise(F401)
	S790= [DAddrReg_DMMU2]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Hold(S643,S789)

WB	S791= CP0.ASID=pid                                          CP0-Read-ASID(S723)
	S792= PC.CIA=addr                                           PC-Out(S729)
	S793= PC.CIA31_28=addr[31:28]                               PC-Out(S729)
	S794= PC.Out=addr+4                                         PC-Out(S730)
	S795= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S732)
	S796= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S732)
	S797= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S732)
	S798= IR_ID.Out={35,rS,rT,offset}                           IR-Out(S738)
	S799= IR_ID.Out31_26=35                                     IR-Out(S738)
	S800= IR_ID.Out25_21=rS                                     IR-Out(S738)
	S801= IR_ID.Out20_16=rT                                     IR-Out(S738)
	S802= IR_ID.Out15_0=offset                                  IR-Out(S738)
	S803= A_EX.Out=FU(base)                                     A_EX-Out(S745)
	S804= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S745)
	S805= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S745)
	S806= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S747)
	S807= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S747)
	S808= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S747)
	S809= IR_EX.Out={35,rS,rT,offset}                           IR_EX-Out(S749)
	S810= IR_EX.Out31_26=35                                     IR_EX-Out(S749)
	S811= IR_EX.Out25_21=rS                                     IR_EX-Out(S749)
	S812= IR_EX.Out20_16=rT                                     IR_EX-Out(S749)
	S813= IR_EX.Out15_0=offset                                  IR_EX-Out(S749)
	S814= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}       ALUOut_MEM-Out(S751)
	S815= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S751)
	S816= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S751)
	S817= IR_MEM.Out={35,rS,rT,offset}                          IR_MEM-Out(S753)
	S818= IR_MEM.Out31_26=35                                    IR_MEM-Out(S753)
	S819= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S753)
	S820= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S753)
	S821= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S753)
	S822= DAddrReg_DMMU1.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Out(S756)
	S823= DAddrReg_DMMU1.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU1-Out(S756)
	S824= DAddrReg_DMMU1.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU1-Out(S756)
	S825= IR_DMMU1.Out={35,rS,rT,offset}                        IR_DMMU1-Out(S761)
	S826= IR_DMMU1.Out31_26=35                                  IR_DMMU1-Out(S761)
	S827= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S761)
	S828= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S761)
	S829= IR_DMMU1.Out15_0=offset                               IR_DMMU1-Out(S761)
	S830= IR_WB.Out={35,rS,rT,offset}                           IR-Out(S763)
	S831= IR_WB.Out31_26=35                                     IR-Out(S763)
	S832= IR_WB.Out25_21=rS                                     IR-Out(S763)
	S833= IR_WB.Out20_16=rT                                     IR-Out(S763)
	S834= IR_WB.Out15_0=offset                                  IR-Out(S763)
	S835= ALUOut_DMMU1.Out=FU(base)+{16{offset[15]},offset}     ALUOut_DMMU1-Out(S769)
	S836= ALUOut_DMMU1.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU1-Out(S769)
	S837= ALUOut_DMMU1.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU1-Out(S769)
	S838= ALUOut_WB.Out=FU(base)+{16{offset[15]},offset}        ALUOut_WB-Out(S771)
	S839= ALUOut_WB.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_WB-Out(S771)
	S840= ALUOut_WB.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_WB-Out(S771)
	S841= DR_WB.Out=a                                           DR_WB-Out(S781)
	S842= DR_WB.Out1_0={a}[1:0]                                 DR_WB-Out(S781)
	S843= DR_WB.Out4_0={a}[4:0]                                 DR_WB-Out(S781)
	S844= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S845= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S846= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S847= IR_DMMU2.Out={35,rS,rT,offset}                        IR_DMMU2-Out(S786)
	S848= IR_DMMU2.Out31_26=35                                  IR_DMMU2-Out(S786)
	S849= IR_DMMU2.Out25_21=rS                                  IR_DMMU2-Out(S786)
	S850= IR_DMMU2.Out20_16=rT                                  IR_DMMU2-Out(S786)
	S851= IR_DMMU2.Out15_0=offset                               IR_DMMU2-Out(S786)
	S852= ALUOut_DMMU2.Out=FU(base)+{16{offset[15]},offset}     ALUOut_DMMU2-Out(S788)
	S853= ALUOut_DMMU2.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU2-Out(S788)
	S854= ALUOut_DMMU2.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU2-Out(S788)
	S855= DAddrReg_DMMU2.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Out(S790)
	S856= DAddrReg_DMMU2.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU2-Out(S790)
	S857= DAddrReg_DMMU2.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU2-Out(S790)
	S858= IR_WB.Out=>FU.IR_WB                                   Premise(F402)
	S859= FU.IR_WB={35,rS,rT,offset}                            Path(S830,S858)
	S860= IR_WB.Out31_26=>CU_WB.Op                              Premise(F403)
	S861= CU_WB.Op=35                                           Path(S831,S860)
	S862= CU_WB.Func=alu_add                                    CU_WB(S861)
	S863= CU_WB.MemDataSelFunc=mds_lbz                          CU_WB(S861)
	S864= IR_WB.Out20_16=>GPR.WReg                              Premise(F404)
	S865= GPR.WReg=rT                                           Path(S833,S864)
	S866= DR_WB.Out=>MemDataSelL.In                             Premise(F405)
	S867= MemDataSelL.In=a                                      Path(S841,S866)
	S868= ALUOut_WB.Out1_0=>MemDataSelL.Addr                    Premise(F406)
	S869= MemDataSelL.Addr={FU(base)+{16{offset[15]},offset}}[1:0]Path(S839,S868)
	S870= MemDataSelL.Func=6'b000101                            Premise(F407)
	S871= MemDataSelL.Out=a                                     MemDataSelL(S867,S869)
	S872= MemDataSelL.Out=>GPR.WData                            Premise(F408)
	S873= GPR.WData=a                                           Path(S871,S872)
	S874= MemDataSelL.Out=>FU.InWB                              Premise(F409)
	S875= FU.InWB=a                                             Path(S871,S874)
	S876= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F410)
	S877= FU.InWB_WReg=rT                                       Path(S833,S876)
	S878= CtrlASIDIn=0                                          Premise(F411)
	S879= CtrlCP0=0                                             Premise(F412)
	S880= CP0[ASID]=pid                                         CP0-Hold(S723,S879)
	S881= CtrlEPCIn=0                                           Premise(F413)
	S882= CtrlExCodeIn=0                                        Premise(F414)
	S883= CtrlIMMU=0                                            Premise(F415)
	S884= CtrlPC=0                                              Premise(F416)
	S885= CtrlPCInc=0                                           Premise(F417)
	S886= PC[CIA]=addr                                          PC-Hold(S729,S885)
	S887= PC[Out]=addr+4                                        PC-Hold(S730,S884,S885)
	S888= CtrlIAddrReg=0                                        Premise(F418)
	S889= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S732,S888)
	S890= CtrlICache=0                                          Premise(F419)
	S891= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S734,S890)
	S892= CtrlIR_IMMU=0                                         Premise(F420)
	S893= CtrlICacheReg=0                                       Premise(F421)
	S894= CtrlIR_ID=0                                           Premise(F422)
	S895= [IR_ID]={35,rS,rT,offset}                             IR_ID-Hold(S738,S894)
	S896= CtrlIMem=0                                            Premise(F423)
	S897= IMem[{pid,addr}]={35,rS,rT,offset}                    IMem-Hold(S740,S896)
	S898= CtrlIRMux=0                                           Premise(F424)
	S899= CtrlGPR=1                                             Premise(F425)
	S900= GPR[rT]=a                                             GPR-Write(S865,S873,S899)
	S901= CtrlA_EX=0                                            Premise(F426)
	S902= [A_EX]=FU(base)                                       A_EX-Hold(S745,S901)
	S903= CtrlB_EX=0                                            Premise(F427)
	S904= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S747,S903)
	S905= CtrlIR_EX=0                                           Premise(F428)
	S906= [IR_EX]={35,rS,rT,offset}                             IR_EX-Hold(S749,S905)
	S907= CtrlALUOut_MEM=0                                      Premise(F429)
	S908= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Hold(S751,S907)
	S909= CtrlIR_MEM=0                                          Premise(F430)
	S910= [IR_MEM]={35,rS,rT,offset}                            IR_MEM-Hold(S753,S909)
	S911= CtrlDMMU=0                                            Premise(F431)
	S912= CtrlDAddrReg_DMMU1=0                                  Premise(F432)
	S913= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Hold(S756,S912)
	S914= CtrlDCache=0                                          Premise(F433)
	S915= DCache[line_FU(base)+{16{offset[15]},offset}]=DMemGet8Word({pid,FU(base)+{16{offset[15]},offset}})DCache-Hold(S784,S914)
	S916= CtrlDR_DMMU1=0                                        Premise(F434)
	S917= CtrlDCacheReg=0                                       Premise(F435)
	S918= CtrlIR_DMMU1=0                                        Premise(F436)
	S919= [IR_DMMU1]={35,rS,rT,offset}                          IR_DMMU1-Hold(S761,S918)
	S920= CtrlIR_WB=0                                           Premise(F437)
	S921= [IR_WB]={35,rS,rT,offset}                             IR_WB-Hold(S763,S920)
	S922= CtrlA_MEM=0                                           Premise(F438)
	S923= CtrlA_WB=0                                            Premise(F439)
	S924= CtrlB_MEM=0                                           Premise(F440)
	S925= CtrlB_WB=0                                            Premise(F441)
	S926= CtrlALUOut_DMMU1=0                                    Premise(F442)
	S927= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU1-Hold(S769,S926)
	S928= CtrlALUOut_WB=0                                       Premise(F443)
	S929= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}          ALUOut_WB-Hold(S771,S928)
	S930= CtrlDR_WB=0                                           Premise(F444)
	S931= [DR_WB]=a                                             DR_WB-Hold(S781,S930)
	S932= CtrlDAddrReg_MEM=0                                    Premise(F445)
	S933= CtrlDAddrReg_WB=0                                     Premise(F446)
	S934= CtrlDR_DMMU2=0                                        Premise(F447)
	S935= CtrlDMem=0                                            Premise(F448)
	S936= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S777,S935)
	S937= CtrlDMem8Word=0                                       Premise(F449)
	S938= CtrlIR_DMMU2=0                                        Premise(F450)
	S939= [IR_DMMU2]={35,rS,rT,offset}                          IR_DMMU2-Hold(S786,S938)
	S940= CtrlALUOut_DMMU2=0                                    Premise(F451)
	S941= [ALUOut_DMMU2]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU2-Hold(S788,S940)
	S942= CtrlDAddrReg_DMMU2=0                                  Premise(F452)
	S943= [DAddrReg_DMMU2]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Hold(S790,S942)

POST	S880= CP0[ASID]=pid                                         CP0-Hold(S723,S879)
	S886= PC[CIA]=addr                                          PC-Hold(S729,S885)
	S887= PC[Out]=addr+4                                        PC-Hold(S730,S884,S885)
	S889= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S732,S888)
	S891= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S734,S890)
	S895= [IR_ID]={35,rS,rT,offset}                             IR_ID-Hold(S738,S894)
	S897= IMem[{pid,addr}]={35,rS,rT,offset}                    IMem-Hold(S740,S896)
	S900= GPR[rT]=a                                             GPR-Write(S865,S873,S899)
	S902= [A_EX]=FU(base)                                       A_EX-Hold(S745,S901)
	S904= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S747,S903)
	S906= [IR_EX]={35,rS,rT,offset}                             IR_EX-Hold(S749,S905)
	S908= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Hold(S751,S907)
	S910= [IR_MEM]={35,rS,rT,offset}                            IR_MEM-Hold(S753,S909)
	S913= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Hold(S756,S912)
	S915= DCache[line_FU(base)+{16{offset[15]},offset}]=DMemGet8Word({pid,FU(base)+{16{offset[15]},offset}})DCache-Hold(S784,S914)
	S919= [IR_DMMU1]={35,rS,rT,offset}                          IR_DMMU1-Hold(S761,S918)
	S921= [IR_WB]={35,rS,rT,offset}                             IR_WB-Hold(S763,S920)
	S927= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU1-Hold(S769,S926)
	S929= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}          ALUOut_WB-Hold(S771,S928)
	S931= [DR_WB]=a                                             DR_WB-Hold(S781,S930)
	S936= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S777,S935)
	S939= [IR_DMMU2]={35,rS,rT,offset}                          IR_DMMU2-Hold(S786,S938)
	S941= [ALUOut_DMMU2]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU2-Hold(S788,S940)
	S943= [DAddrReg_DMMU2]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Hold(S790,S942)

