<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — dram stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="memori.html">memori</a></span> (9)
<br/><span class="tag"><a href="cach.html">cach</a></span> (9)
<br/><span class="tag"><a href="system.html">system</a></span> (8)
<br/><span class="tag"><a href="stack.html">stack</a></span> (8)
<br/><span class="tag"><a href="time.html">time</a></span> (7)
</div>
<h2><span class="ttl">Stem</span> dram$ (<a href="../words.html">all stems</a>)</h2>
<h3>36 papers:</h3>
<dl class="toc"><dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-GomonyGAAG.html">DATE-2015-GomonyGAAG</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>A generic, scalable and globally arbitrated memory tree for shared DRAM access in real-time systems (<abbr title="Manil Dev Gomony">MDG</abbr>, <abbr title="Jamie Garside">JG</abbr>, <abbr title="Benny Akesson">BA</abbr>, <abbr title="Neil C. Audsley">NCA</abbr>, <abbr title="Kees G. W. Goossens">KGWG</abbr>), pp. 193–198.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-HashemianSWWCP.html">DATE-2015-HashemianSWWCP</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/authentication.html" title="authentication">#authentication</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>A robust authentication methodology using physically unclonable functions in DRAM arrays (<abbr title="Maryam S. Hashemian">MSH</abbr>, <abbr title="Bhanu Pratap Singh">BPS</abbr>, <abbr title="Francis G. Wolff">FGW</abbr>, <abbr title="Daniel J. Weyer">DJW</abbr>, <abbr title="Steve Clay">SC</abbr>, <abbr title="Christos A. Papachristou">CAP</abbr>), pp. 647–652.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-SchaffnerGSB.html">DATE-2015-SchaffnerGSB</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/image.html" title="image">#image</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span></dt><dd>DRAM or no-DRAM?: exploring linear solver architectures for image domain warping in 28 nm CMOS (<abbr title="Michael Schaffner">MS</abbr>, <abbr title="Frank K. Gürkaynak">FKG</abbr>, <abbr title="Aljoscha Smolic">AS</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 707–712.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-Weis0ESVGKW.html">DATE-2015-Weis0ESVGKW</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Retention time measurements and modelling of bit error rates of WIDE I/O DRAM in MPSoCs (<abbr title="Christian Weis">CW</abbr>, <abbr title="Matthias Jung">MJ</abbr>, <abbr title="Peter Ehses">PE</abbr>, <abbr title="Cristiano Santos">CS</abbr>, <abbr title="Pascal Vivet">PV</abbr>, <abbr title="Sven Goossens">SG</abbr>, <abbr title="Martijn Koedam">MK</abbr>, <abbr title="Norbert Wehn">NW</abbr>), pp. 495–500.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-YinLLWG15a.html">DATE-2015-YinLLWG15a</a> <span class="tag"><a href="../tag/policy.html" title="policy">#policy</a></span></dt><dd>Cooperatively managing dynamic writeback and insertion policies in a last-level DRAM cache (<abbr title="Shouyi Yin">SY</abbr>, <abbr title="Jiakun Li">JL</abbr>, <abbr title="Leibo Liu">LL</abbr>, <abbr title="Shaojun Wei">SW</abbr>, <abbr title="Yike Guo">YG</abbr>), pp. 187–192.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-ZhangZCY.html">DATE-2015-ZhangZCY</a> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Exploiting DRAM restore time variations in deep sub-micron scaling (<abbr title="XianWei Zhang">XZ</abbr>, <abbr title="Youtao Zhang">YZ</abbr>, <abbr title="Bruce R. Childers">BRC</abbr>, <abbr title="Jun Yang">JY</abbr>), pp. 477–482.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2015-LeeKKE.html">SAC-2015-LeeKKE</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>M-CLOCK: migration-optimized page replacement algorithm for hybrid DRAM and PCM memory architecture (<abbr title="Minho Lee">ML</abbr>, <abbr title="Donghyun Kang">DK</abbr>, <abbr title="Junghoon Kim">JK</abbr>, <abbr title="Young Ik Eom">YIE</abbr>), pp. 2001–2006.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-0001GWKAWG.html">DATE-2014-0001GWKAWG</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Exploiting expendable process-margins in DRAMs for run-time performance optimization (<abbr title="Karthik Chandrasekar">KC</abbr>, <abbr title="Sven Goossens">SG</abbr>, <abbr title="Christian Weis">CW</abbr>, <abbr title="Martijn Koedam">MK</abbr>, <abbr title="Benny Akesson">BA</abbr>, <abbr title="Norbert Wehn">NW</abbr>, <abbr title="Kees Goossens">KG</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-BeneventiBVDB.html">DATE-2014-BeneventiBVDB</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/identification.html" title="identification">#identification</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Thermal analysis and model identification techniques for a logic + WIDEIO stacked DRAM test chip (<abbr title="Francesco Beneventi">FB</abbr>, <abbr title="Andrea Bartolini">AB</abbr>, <abbr title="Pascal Vivet">PV</abbr>, <abbr title="Denis Dutoit">DD</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-GomonyAG.html">DATE-2014-GomonyAG</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems (<abbr title="Manil Dev Gomony">MDG</abbr>, <abbr title="Benny Akesson">BA</abbr>, <abbr title="Kees Goossens">KG</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-JaksicC.html">DATE-2014-JaksicC</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/how.html" title="how">#how</a></span> <span class="tag"><a href="../tag/protocol.html" title="protocol">#protocol</a></span></dt><dd>DRAM-based coherent caches and how to take advantage of the coherence protocol to reduce the refresh energy (<abbr title="Zoran Jaksic">ZJ</abbr>, <abbr title="Ramon Canal">RC</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-PrenatPLGJDSPN.html">DATE-2014-PrenatPLGJDSPN</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Magnetic memories: From DRAM replacement to ultra low power logic chips (<abbr title="Guillaume Prenat">GP</abbr>, <abbr title="Gregory di Pendina">GdP</abbr>, <abbr title="C. Layer">CL</abbr>, <abbr title="Olivier Goncalves">OG</abbr>, <abbr title="K. Jaber">KJ</abbr>, <abbr title="Bernard Dieny">BD</abbr>, <abbr title="R. C. Sousa">RCS</abbr>, <abbr title="I. L. Prejbeanu">ILP</abbr>, <abbr title="Jean-Pierre Nozieres">JPN</abbr>), p. 1.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-Sadri0WWB.html">DATE-2014-Sadri0WWB</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Energy optimization in 3D MPSoCs with Wide-I/O DRAM using temperature variation aware bank-wise refresh (<abbr title="MohammadSadegh Sadri">MS</abbr>, <abbr title="Matthias Jung">MJ</abbr>, <abbr title="Christian Weis">CW</abbr>, <abbr title="Norbert Wehn">NW</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-2014-MittalVL.html">HPDC-2014-MittalVL</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Improving energy efficiency of embedded DRAM caches for high-end computing systems (<abbr title="Sparsh Mittal">SM</abbr>, <abbr title="Jeffrey S. Vetter">JSV</abbr>, <abbr title="Dong Li">DL</abbr>), pp. 99–110.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-0001WAWG.html">DATE-2013-0001WAWG</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>System and circuit level power modeling of energy-efficient 3D-stacked wide I/O DRAMs (<abbr title="Karthik Chandrasekar">KC</abbr>, <abbr title="Christian Weis">CW</abbr>, <abbr title="Benny Akesson">BA</abbr>, <abbr title="Norbert Wehn">NW</abbr>, <abbr title="Kees Goossens">KG</abbr>), pp. 236–241.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-El-NacouziAPZJM.html">DATE-2013-El-NacouziAPZJM</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>A dual grain hit-miss detector for large die-stacked DRAM caches (<abbr title="Michel El-Nacouzi">MEN</abbr>, <abbr title="Islam Atta">IA</abbr>, <abbr title="Myrto Papadopoulou">MP</abbr>, <abbr title="Jason Zebchuk">JZ</abbr>, <abbr title="Natalie D. Enright Jerger">NDEJ</abbr>, <abbr title="Andreas Moshovos">AM</abbr>), pp. 89–92.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-GuoYZC.html">DATE-2013-GuoYZC</a> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span></dt><dd>Low cost power failure protection for MLC NAND flash storage systems with PRAM/DRAM hybrid buffer (<abbr title="Jie Guo">JG</abbr>, <abbr title="Jun Yang">JY</abbr>, <abbr title="Youtao Zhang">YZ</abbr>, <abbr title="Yiran Chen">YC</abbr>), pp. 859–864.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-HameedBH.html">DATE-2013-HameedBH</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Adaptive cache management for a combined SRAM and DRAM cache hierarchy for multi-cores (<abbr title="Fazal Hameed">FH</abbr>, <abbr title="Lars Bauer">LB</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 77–82.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-NoguchiNAFAKNMN.html">DATE-2013-NoguchiNAFAKNMN</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>D-MRAM cache: enhancing energy efficiency with 3T-1MTJ DRAM/MRAM hybrid memory (<abbr title="Hiroki Noguchi">HN</abbr>, <abbr title="Kumiko Nomura">KN</abbr>, <abbr title="Keiko Abe">KA</abbr>, <abbr title="Shinobu Fujita">SF</abbr>, <abbr title="Eishi Arima">EA</abbr>, <abbr title="Kyundong Kim">KK</abbr>, <abbr title="Takashi Nakada">TN</abbr>, <abbr title="Shinobu Miwa">SM</abbr>, <abbr title="Hiroshi Nakamura">HN</abbr>), pp. 1813–1818.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-ChenLMABJ.html">DATE-2012-ChenLMABJ</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>CACTI-3DD: Architecture-level modeling for 3D die-stacked DRAM main memory (<abbr title="Ke Chen">KC</abbr>, <abbr title="Sheng Li">SL</abbr>, <abbr title="Naveen Muralimanohar">NM</abbr>, <abbr title="Jung Ho Ahn">JHA</abbr>, <abbr title="Jay B. Brockman">JBB</abbr>, <abbr title="Norman P. Jouppi">NPJ</abbr>), pp. 33–38.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-GomonyWAWG.html">DATE-2012-GomonyWAWG</a> <span class="tag"><a href="../tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>DRAM selection and configuration for real-time mobile systems (<abbr title="Manil Dev Gomony">MDG</abbr>, <abbr title="Christian Weis">CW</abbr>, <abbr title="Benny Akesson">BA</abbr>, <abbr title="Norbert Wehn">NW</abbr>, <abbr title="Kees Goossens">KG</abbr>), pp. 51–56.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-MengC.html">DATE-2012-MengC</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Analysis and runtime management of 3D systems with stacked DRAM for boosting energy efficiency (<abbr title="Jie Meng">JM</abbr>, <abbr title="Ayse Kivilcim Coskun">AKC</abbr>), pp. 611–616.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-WeisLBW.html">DATE-2012-WeisLBW</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An energy efficient DRAM subsystem for 3D integrated SoCs (<abbr title="Christian Weis">CW</abbr>, <abbr title="Igor Loi">IL</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Norbert Wehn">NW</abbr>), pp. 1138–1141.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-WeisWLB.html">DATE-2011-WeisWLB</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Design space exploration for 3D-stacked DRAMs (<abbr title="Christian Weis">CW</abbr>, <abbr title="Norbert Wehn">NW</abbr>, <abbr title="Igor Loi">IL</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 389–394.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2011-SeokPP.html">SAC-2011-SeokPP</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/migration.html" title="migration">#migration</a></span></dt><dd>Migration based page caching algorithm for a hybrid main memory of DRAM and PRAM (<abbr title="Hyunchul Seok">HS</abbr>, <abbr title="Youngwoo Park">YP</abbr>, <abbr title="Kyu Ho Park">KHP</abbr>), pp. 595–599.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-LoiB.html">DATE-2010-LoiB</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An efficient distributed memory interface for many-core platform with 3D stacked DRAM (<abbr title="Igor Loi">IL</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 99–104.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-FacchiniCVPCDBM.html">DATE-2009-FacchiniCVPCDBM</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>System-level power/performance evaluation of 3D stacked DRAMs for mobile applications (<abbr title="Marco Facchini">MF</abbr>, <abbr title="Trevor Carlson">TC</abbr>, <abbr title="Anselme Vignon">AV</abbr>, <abbr title="Martin Palkovic">MP</abbr>, <abbr title="Francky Catthoor">FC</abbr>, <abbr title="Wim Dehaene">WD</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Paul Marchal">PM</abbr>), pp. 923–928.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-VignonCDMF.html">DATE-2009-VignonCDMF</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>A novel DRAM architecture as a low leakage alternative for SRAM caches in a 3D interconnect context (<abbr title="Anselme Vignon">AV</abbr>, <abbr title="Stefan Cosemans">SC</abbr>, <abbr title="Wim Dehaene">WD</abbr>, <abbr title="Pol Marchal">PM</abbr>, <abbr title="Marco Facchini">MF</abbr>), pp. 929–933.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-VersenSSD.html">DATE-2008-VersenSSD</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/locality.html" title="locality">#locality</a></span></dt><dd>Test Instrumentation for a Laser Scanning Localization Technique for Analysis of High Speed DRAM devices (<abbr title="Martin Versen">MV</abbr>, <abbr title="Achim Schramm">AS</abbr>, <abbr title="Jan Schnepp">JS</abbr>, <abbr title="Dorina Diaconescu">DD</abbr>), pp. 776–779.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-Al-ArsHG.html">DATE-2006-Al-ArsHG</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Space of DRAM fault models and corresponding testing (<abbr title="Zaid Al-Ars">ZAA</abbr>, <abbr title="Said Hamdioui">SH</abbr>, <abbr title="A. J. van de Goor">AJvdG</abbr>), pp. 1252–1257.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-Al-ArsHMG.html">DATE-2005-Al-ArsHMG</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Framework for Fault Analysis and Test Generation in DRAMs (<abbr title="Zaid Al-Ars">ZAA</abbr>, <abbr title="Said Hamdioui">SH</abbr>, <abbr title="Georg Mueller">GM</abbr>, <abbr title="A. J. van de Goor">AJvdG</abbr>), pp. 1020–1021.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-Al-ArsGBR.html">DATE-2003-Al-ArsGBR</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Optimizing Stresses for Testing DRAM Cell Defects Using Electrical Simulation (<abbr title="Zaid Al-Ars">ZAA</abbr>, <abbr title="A. J. van de Goor">AJvdG</abbr>, <abbr title="Jens Braun">JB</abbr>, <abbr title="Detlev Richter">DR</abbr>), pp. 10484–10489.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-Al-ArsG.html">DATE-2001-Al-ArsG</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Static and dynamic behavior of memory cell array opens and shorts in embedded DRAMs (<abbr title="Zaid Al-Ars">ZAA</abbr>, <abbr title="A. J. van de Goor">AJvdG</abbr>), pp. 496–503.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-GoorN.html">DATE-1999-GoorN</a> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Industrial Evaluation of DRAM Tests (<abbr title="A. J. van de Goor">AJvdG</abbr>, <abbr title="J. de Neef">JdN</abbr>), pp. 623–630.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-WehnH.html">DATE-1998-WehnH</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Embedded DRAM Architectural Trade-Offs (<abbr title="Norbert Wehn">NW</abbr>, <abbr title="Søren Hein">SH</abbr>), pp. 704–708.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-1996-YamashitaFO.html">ICPR-1996-YamashitaFO</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>An integrated memory array processor with a synchronous-DRAM interface for real-time vision applications (<abbr title="Nobuyuki Yamashita">NY</abbr>, <abbr title="Yoshihiro Fujita">YF</abbr>, <abbr title="Shin'ichiro Okazaki">SO</abbr>), pp. 575–580.</dd> <div class="pagevis" style="width:5px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>