memory-map:
  name: fifo
  comment: FIFO bclr
  bus: wb-32-be
  x-wbgen:
    hdl_entity: fifoclr
  schema-version:
    core: 2.0.0
    x-conversions: 1.0.0
    x-driver-edge: 1.0.0
    x-enums: 1.0.0
    x-fesa: 2.0.0
    x-gena: 2.0.0
    x-hdl: 1.0.0
    x-map-info: 1.0.0
    x-wbgen: 1.0.0
  children:
  - block:
      name: fifo_bclr
      comment: fifo bus clear
      address: 0x0
      align: False
      size: 8
      x-wbgen:
        depth: 256
        direction: BUS_TO_CORE
        kind: fifo
        wire_full: True
      children:
      - reg:
          name: fifo_bclr_r0
          comment: 'FIFO ''fifo bus clear'' data input register 0'
          width: 32
          access: wo
          address: 0x0
          children:
          - field:
              name: val
              comment: value
              range: 15-0
              x-wbgen:
                type: SLV
      - reg:
          name: fifo_bclr_csr
          comment: 'FIFO ''fifo bus clear'' control/status register'
          width: 32
          access: wo
          address: 0x4
          x-wbgen:
            kind: fifocs
          children:
          - field:
              name: clear_bus
              comment: FIFO clear
              description: 'write 1: clears FIFO ''fifo bus clear\nwrite 0: no effect'
              range: 18
              x-wbgen:
                kind: clear_bus
                type: BIT
