{
    "name": "Hardware-Acceleration-Design-05-bottom_rtl_kernel_cbc",
    "description": "bottom_rtl_kernel_flow_integration_cbc",
    "gui": "false",
    "flow": "vitis",

    "platform_allowlist": [ "xilinx_u200_xdma_201830_2"],
    "platform_blocklist": [],
     
    "testinfo": {
        "disable": false, 
        "jobs": [
            {
                "max_memory_MB": 76800, 
                "max_time_min": {
                    "build_hw": 180
                }
            }
        ], 
        "targets": [
            "vitis_hw"
        ],  
        "custom_build_target":
        {
            "hw": "all"
        }              
    }
}
