Analysis & Synthesis report for lights
Mon Jan 27 15:42:32 2014
Quartus II 32-bit Version 12.0 Build 178 05/31/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |lights|nios_system:DUT|sdram_0:the_sdram_0|m_next
 12. State Machine - |lights|nios_system:DUT|sdram_0:the_sdram_0|m_state
 13. State Machine - |lights|nios_system:DUT|sdram_0:the_sdram_0|i_next
 14. State Machine - |lights|nios_system:DUT|sdram_0:the_sdram_0|i_state
 15. State Machine - |lights|nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|nios_system_clock_2_master_FSM:master_FSM|master_state
 16. State Machine - |lights|nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|nios_system_clock_2_slave_FSM:slave_FSM|slave_state
 17. State Machine - |lights|nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|nios_system_clock_1_master_FSM:master_FSM|master_state
 18. State Machine - |lights|nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|nios_system_clock_1_slave_FSM:slave_FSM|slave_state
 19. State Machine - |lights|nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|nios_system_clock_0_master_FSM:master_FSM|master_state
 20. State Machine - |lights|nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|nios_system_clock_0_slave_FSM:slave_FSM|slave_state
 21. State Machine - |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize
 22. Registers Protected by Synthesis
 23. Registers Removed During Synthesis
 24. Removed Registers Triggering Further Register Optimizations
 25. General Register Statistics
 26. Inverted Register Statistics
 27. Multiplexer Restructuring Statistics (Restructuring Performed)
 28. Source assignments for nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 29. Source assignments for nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 30. Source assignments for nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0
 31. Source assignments for nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
 32. Source assignments for nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
 33. Source assignments for nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
 34. Source assignments for nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
 35. Source assignments for nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|nios_system_clock_0_bit_pipe:endofpacket_bit_pipe
 36. Source assignments for nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1
 37. Source assignments for nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer
 38. Source assignments for nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1
 39. Source assignments for nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2
 40. Source assignments for nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3
 41. Source assignments for nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|nios_system_clock_1_bit_pipe:endofpacket_bit_pipe
 42. Source assignments for nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2
 43. Source assignments for nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer
 44. Source assignments for nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1
 45. Source assignments for nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2
 46. Source assignments for nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3
 47. Source assignments for nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|nios_system_clock_2_bit_pipe:endofpacket_bit_pipe
 48. Source assignments for nios_system:DUT|sdram_0:the_sdram_0
 49. Source assignments for nios_system:DUT|nios_system_reset_sys_clk_domain_synch_module:nios_system_reset_sys_clk_domain_synch
 50. Source assignments for nios_system:DUT|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch
 51. Source assignments for nios_system:DUT|nios_system_reset_sdram_clk_domain_synch_module:nios_system_reset_sdram_clk_domain_synch
 52. Parameter Settings for User Entity Instance: nios_system:DUT|clocks_0:the_clocks_0
 53. Parameter Settings for User Entity Instance: nios_system:DUT|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System
 54. Parameter Settings for User Entity Instance: nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo
 55. Parameter Settings for User Entity Instance: nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo
 56. Parameter Settings for User Entity Instance: nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
 57. Parameter Settings for User Entity Instance: nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
 58. Parameter Settings for User Entity Instance: nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
 59. Parameter Settings for User Entity Instance: nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
 60. Parameter Settings for User Entity Instance: nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer
 61. Parameter Settings for User Entity Instance: nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1
 62. Parameter Settings for User Entity Instance: nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2
 63. Parameter Settings for User Entity Instance: nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3
 64. Parameter Settings for User Entity Instance: nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer
 65. Parameter Settings for User Entity Instance: nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1
 66. Parameter Settings for User Entity Instance: nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2
 67. Parameter Settings for User Entity Instance: nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3
 68. altpll Parameter Settings by Entity Instance
 69. scfifo Parameter Settings by Entity Instance
 70. Port Connectivity Checks: "nios_system:DUT|nios_system_reset_sdram_clk_domain_synch_module:nios_system_reset_sdram_clk_domain_synch"
 71. Port Connectivity Checks: "nios_system:DUT|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch"
 72. Port Connectivity Checks: "nios_system:DUT|nios_system_reset_sys_clk_domain_synch_module:nios_system_reset_sys_clk_domain_synch"
 73. Port Connectivity Checks: "nios_system:DUT|sysid:the_sysid"
 74. Port Connectivity Checks: "nios_system:DUT|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module"
 75. Port Connectivity Checks: "nios_system:DUT|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1"
 76. Port Connectivity Checks: "nios_system:DUT|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1"
 77. Port Connectivity Checks: "nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2"
 78. Port Connectivity Checks: "nios_system:DUT|nios_system_clock_2_in_arbitrator:the_nios_system_clock_2_in"
 79. Port Connectivity Checks: "nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1"
 80. Port Connectivity Checks: "nios_system:DUT|nios_system_clock_1_in_arbitrator:the_nios_system_clock_1_in"
 81. Port Connectivity Checks: "nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0"
 82. Port Connectivity Checks: "nios_system:DUT|nios_system_clock_0_in_arbitrator:the_nios_system_clock_0_in"
 83. Port Connectivity Checks: "nios_system:DUT|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
 84. Port Connectivity Checks: "nios_system:DUT|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"
 85. Port Connectivity Checks: "nios_system:DUT|clocks_0:the_clocks_0"
 86. Port Connectivity Checks: "nios_system:DUT"
 87. Elapsed Time Per Partition
 88. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jan 27 15:42:32 2014     ;
; Quartus II 32-bit Version          ; 12.0 Build 178 05/31/2012 SJ Full Version ;
; Revision Name                      ; lights                                    ;
; Top-level Entity Name              ; lights                                    ;
; Family                             ; Cyclone II                                ;
; Total logic elements               ; 4,191                                     ;
;     Total combinational functions  ; 3,243                                     ;
;     Dedicated logic registers      ; 2,518                                     ;
; Total registers                    ; 2518                                      ;
; Total pins                         ; 157                                       ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 64,896                                    ;
; Embedded Multiplier 9-bit elements ; 4                                         ;
; Total PLLs                         ; 1                                         ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; lights             ; lights             ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                  ;
+-----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                   ; Library ;
+-----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------+---------+
; clocks_0.v                        ; yes             ; User Verilog HDL File                  ; /acct/s1/mccartjj/CSCE313/lights/clocks_0.v                                                    ;         ;
; lights.v                          ; yes             ; User Verilog HDL File                  ; /acct/s1/mccartjj/CSCE313/lights/lights.v                                                      ;         ;
; nios_system.v                     ; yes             ; Auto-Found Verilog HDL File            ; /acct/s1/mccartjj/CSCE313/lights/nios_system.v                                                 ;         ;
; HEX0.v                            ; yes             ; Auto-Found Verilog HDL File            ; /acct/s1/mccartjj/CSCE313/lights/HEX0.v                                                        ;         ;
; HEX1.v                            ; yes             ; Auto-Found Verilog HDL File            ; /acct/s1/mccartjj/CSCE313/lights/HEX1.v                                                        ;         ;
; HEX2.v                            ; yes             ; Auto-Found Verilog HDL File            ; /acct/s1/mccartjj/CSCE313/lights/HEX2.v                                                        ;         ;
; HEX3.v                            ; yes             ; Auto-Found Verilog HDL File            ; /acct/s1/mccartjj/CSCE313/lights/HEX3.v                                                        ;         ;
; HEX4.v                            ; yes             ; Auto-Found Verilog HDL File            ; /acct/s1/mccartjj/CSCE313/lights/HEX4.v                                                        ;         ;
; HEX5.v                            ; yes             ; Auto-Found Verilog HDL File            ; /acct/s1/mccartjj/CSCE313/lights/HEX5.v                                                        ;         ;
; HEX6.v                            ; yes             ; Auto-Found Verilog HDL File            ; /acct/s1/mccartjj/CSCE313/lights/HEX6.v                                                        ;         ;
; HEX7.v                            ; yes             ; Auto-Found Verilog HDL File            ; /acct/s1/mccartjj/CSCE313/lights/HEX7.v                                                        ;         ;
; altpll.tdf                        ; yes             ; Megafunction                           ; /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/altpll.tdf                ;         ;
; aglobal120.inc                    ; yes             ; Megafunction                           ; /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/aglobal120.inc            ;         ;
; stratix_pll.inc                   ; yes             ; Megafunction                           ; /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/stratix_pll.inc           ;         ;
; stratixii_pll.inc                 ; yes             ; Megafunction                           ; /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/stratixii_pll.inc         ;         ;
; cycloneii_pll.inc                 ; yes             ; Megafunction                           ; /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/cycloneii_pll.inc         ;         ;
; cpu_0.v                           ; yes             ; Encrypted Auto-Found Verilog HDL File  ; /acct/s1/mccartjj/CSCE313/lights/cpu_0.v                                                       ;         ;
; cpu_0_test_bench.v                ; yes             ; Auto-Found Verilog HDL File            ; /acct/s1/mccartjj/CSCE313/lights/cpu_0_test_bench.v                                            ;         ;
; altsyncram.tdf                    ; yes             ; Megafunction                           ; /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/altsyncram.tdf            ;         ;
; stratix_ram_block.inc             ; yes             ; Megafunction                           ; /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/stratix_ram_block.inc     ;         ;
; lpm_mux.inc                       ; yes             ; Megafunction                           ; /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/lpm_mux.inc               ;         ;
; lpm_decode.inc                    ; yes             ; Megafunction                           ; /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/lpm_decode.inc            ;         ;
; a_rdenreg.inc                     ; yes             ; Megafunction                           ; /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/a_rdenreg.inc             ;         ;
; altrom.inc                        ; yes             ; Megafunction                           ; /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/altrom.inc                ;         ;
; altram.inc                        ; yes             ; Megafunction                           ; /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/altram.inc                ;         ;
; altdpram.inc                      ; yes             ; Megafunction                           ; /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/altdpram.inc              ;         ;
; db/altsyncram_qed1.tdf            ; yes             ; Auto-Generated Megafunction            ; /acct/s1/mccartjj/CSCE313/lights/db/altsyncram_qed1.tdf                                        ;         ;
; db/altsyncram_d5g1.tdf            ; yes             ; Auto-Generated Megafunction            ; /acct/s1/mccartjj/CSCE313/lights/db/altsyncram_d5g1.tdf                                        ;         ;
; cpu_0_ic_tag_ram.mif              ; yes             ; Auto-Found Memory Initialization File  ; /acct/s1/mccartjj/CSCE313/lights/cpu_0_ic_tag_ram.mif                                          ;         ;
; db/altsyncram_8pf1.tdf            ; yes             ; Auto-Generated Megafunction            ; /acct/s1/mccartjj/CSCE313/lights/db/altsyncram_8pf1.tdf                                        ;         ;
; cpu_0_bht_ram.mif                 ; yes             ; Auto-Found Memory Initialization File  ; /acct/s1/mccartjj/CSCE313/lights/cpu_0_bht_ram.mif                                             ;         ;
; db/altsyncram_87f1.tdf            ; yes             ; Auto-Generated Megafunction            ; /acct/s1/mccartjj/CSCE313/lights/db/altsyncram_87f1.tdf                                        ;         ;
; cpu_0_rf_ram_a.mif                ; yes             ; Auto-Found Memory Initialization File  ; /acct/s1/mccartjj/CSCE313/lights/cpu_0_rf_ram_a.mif                                            ;         ;
; db/altsyncram_97f1.tdf            ; yes             ; Auto-Generated Megafunction            ; /acct/s1/mccartjj/CSCE313/lights/db/altsyncram_97f1.tdf                                        ;         ;
; cpu_0_rf_ram_b.mif                ; yes             ; Auto-Found Memory Initialization File  ; /acct/s1/mccartjj/CSCE313/lights/cpu_0_rf_ram_b.mif                                            ;         ;
; db/altsyncram_2ef1.tdf            ; yes             ; Auto-Generated Megafunction            ; /acct/s1/mccartjj/CSCE313/lights/db/altsyncram_2ef1.tdf                                        ;         ;
; cpu_0_dc_tag_ram.mif              ; yes             ; Auto-Found Memory Initialization File  ; /acct/s1/mccartjj/CSCE313/lights/cpu_0_dc_tag_ram.mif                                          ;         ;
; db/altsyncram_29f1.tdf            ; yes             ; Auto-Generated Megafunction            ; /acct/s1/mccartjj/CSCE313/lights/db/altsyncram_29f1.tdf                                        ;         ;
; db/altsyncram_9vc1.tdf            ; yes             ; Auto-Generated Megafunction            ; /acct/s1/mccartjj/CSCE313/lights/db/altsyncram_9vc1.tdf                                        ;         ;
; cpu_0_mult_cell.v                 ; yes             ; Auto-Found Verilog HDL File            ; /acct/s1/mccartjj/CSCE313/lights/cpu_0_mult_cell.v                                             ;         ;
; altmult_add.tdf                   ; yes             ; Megafunction                           ; /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/altmult_add.tdf           ;         ;
; stratix_mac_mult.inc              ; yes             ; Megafunction                           ; /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/stratix_mac_mult.inc      ;         ;
; stratix_mac_out.inc               ; yes             ; Megafunction                           ; /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/stratix_mac_out.inc       ;         ;
; db/mult_add_4cr2.tdf              ; yes             ; Auto-Generated Megafunction            ; /acct/s1/mccartjj/CSCE313/lights/db/mult_add_4cr2.tdf                                          ;         ;
; db/ded_mult_2o81.tdf              ; yes             ; Auto-Generated Megafunction            ; /acct/s1/mccartjj/CSCE313/lights/db/ded_mult_2o81.tdf                                          ;         ;
; db/dffpipe_93c.tdf                ; yes             ; Auto-Generated Megafunction            ; /acct/s1/mccartjj/CSCE313/lights/db/dffpipe_93c.tdf                                            ;         ;
; db/mult_add_6cr2.tdf              ; yes             ; Auto-Generated Megafunction            ; /acct/s1/mccartjj/CSCE313/lights/db/mult_add_6cr2.tdf                                          ;         ;
; db/altsyncram_c572.tdf            ; yes             ; Auto-Generated Megafunction            ; /acct/s1/mccartjj/CSCE313/lights/db/altsyncram_c572.tdf                                        ;         ;
; cpu_0_ociram_default_contents.mif ; yes             ; Auto-Found Memory Initialization File  ; /acct/s1/mccartjj/CSCE313/lights/cpu_0_ociram_default_contents.mif                             ;         ;
; cpu_0_oci_test_bench.v            ; yes             ; Auto-Found Verilog HDL File            ; /acct/s1/mccartjj/CSCE313/lights/cpu_0_oci_test_bench.v                                        ;         ;
; db/altsyncram_e502.tdf            ; yes             ; Auto-Generated Megafunction            ; /acct/s1/mccartjj/CSCE313/lights/db/altsyncram_e502.tdf                                        ;         ;
; cpu_0_jtag_debug_module_wrapper.v ; yes             ; Auto-Found Verilog HDL File            ; /acct/s1/mccartjj/CSCE313/lights/cpu_0_jtag_debug_module_wrapper.v                             ;         ;
; cpu_0_jtag_debug_module_tck.v     ; yes             ; Auto-Found Verilog HDL File            ; /acct/s1/mccartjj/CSCE313/lights/cpu_0_jtag_debug_module_tck.v                                 ;         ;
; altera_std_synchronizer.v         ; yes             ; Megafunction                           ; /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/altera_std_synchronizer.v ;         ;
; cpu_0_jtag_debug_module_sysclk.v  ; yes             ; Auto-Found Verilog HDL File            ; /acct/s1/mccartjj/CSCE313/lights/cpu_0_jtag_debug_module_sysclk.v                              ;         ;
; sld_virtual_jtag_basic.v          ; yes             ; Megafunction                           ; /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v  ;         ;
; jtag_uart_0.v                     ; yes             ; Auto-Found Verilog HDL File            ; /acct/s1/mccartjj/CSCE313/lights/jtag_uart_0.v                                                 ;         ;
; scfifo.tdf                        ; yes             ; Megafunction                           ; /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/scfifo.tdf                ;         ;
; a_regfifo.inc                     ; yes             ; Megafunction                           ; /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/a_regfifo.inc             ;         ;
; a_dpfifo.inc                      ; yes             ; Megafunction                           ; /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/a_dpfifo.inc              ;         ;
; a_i2fifo.inc                      ; yes             ; Megafunction                           ; /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/a_i2fifo.inc              ;         ;
; a_fffifo.inc                      ; yes             ; Megafunction                           ; /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/a_fffifo.inc              ;         ;
; a_f2fifo.inc                      ; yes             ; Megafunction                           ; /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/a_f2fifo.inc              ;         ;
; db/scfifo_1n21.tdf                ; yes             ; Auto-Generated Megafunction            ; /acct/s1/mccartjj/CSCE313/lights/db/scfifo_1n21.tdf                                            ;         ;
; db/a_dpfifo_8t21.tdf              ; yes             ; Auto-Generated Megafunction            ; /acct/s1/mccartjj/CSCE313/lights/db/a_dpfifo_8t21.tdf                                          ;         ;
; db/a_fefifo_7cf.tdf               ; yes             ; Auto-Generated Megafunction            ; /acct/s1/mccartjj/CSCE313/lights/db/a_fefifo_7cf.tdf                                           ;         ;
; db/cntr_rj7.tdf                   ; yes             ; Auto-Generated Megafunction            ; /acct/s1/mccartjj/CSCE313/lights/db/cntr_rj7.tdf                                               ;         ;
; db/dpram_5h21.tdf                 ; yes             ; Auto-Generated Megafunction            ; /acct/s1/mccartjj/CSCE313/lights/db/dpram_5h21.tdf                                             ;         ;
; db/altsyncram_9tl1.tdf            ; yes             ; Auto-Generated Megafunction            ; /acct/s1/mccartjj/CSCE313/lights/db/altsyncram_9tl1.tdf                                        ;         ;
; db/cntr_fjb.tdf                   ; yes             ; Auto-Generated Megafunction            ; /acct/s1/mccartjj/CSCE313/lights/db/cntr_fjb.tdf                                               ;         ;
; alt_jtag_atlantic.v               ; yes             ; Encrypted Megafunction                 ; /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/alt_jtag_atlantic.v       ;         ;
; keys.v                            ; yes             ; Auto-Found Verilog HDL File            ; /acct/s1/mccartjj/CSCE313/lights/keys.v                                                        ;         ;
; lcd_0.v                           ; yes             ; Auto-Found Verilog HDL File            ; /acct/s1/mccartjj/CSCE313/lights/lcd_0.v                                                       ;         ;
; leds.v                            ; yes             ; Auto-Found Verilog HDL File            ; /acct/s1/mccartjj/CSCE313/lights/leds.v                                                        ;         ;
; nios_system_clock_0.v             ; yes             ; Auto-Found Verilog HDL File            ; /acct/s1/mccartjj/CSCE313/lights/nios_system_clock_0.v                                         ;         ;
; nios_system_clock_1.v             ; yes             ; Auto-Found Verilog HDL File            ; /acct/s1/mccartjj/CSCE313/lights/nios_system_clock_1.v                                         ;         ;
; nios_system_clock_2.v             ; yes             ; Auto-Found Verilog HDL File            ; /acct/s1/mccartjj/CSCE313/lights/nios_system_clock_2.v                                         ;         ;
; sdram_0.v                         ; yes             ; Auto-Found Verilog HDL File            ; /acct/s1/mccartjj/CSCE313/lights/sdram_0.v                                                     ;         ;
; sysid.v                           ; yes             ; Auto-Found Verilog HDL File            ; /acct/s1/mccartjj/CSCE313/lights/sysid.v                                                       ;         ;
; sld_hub.vhd                       ; yes             ; Encrypted Megafunction                 ; /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/sld_hub.vhd               ;         ;
; sld_rom_sr.vhd                    ; yes             ; Encrypted Megafunction                 ; /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/sld_rom_sr.vhd            ;         ;
; lpm_add_sub.tdf                   ; yes             ; Megafunction                           ; /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/lpm_add_sub.tdf           ;         ;
; addcore.inc                       ; yes             ; Megafunction                           ; /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/addcore.inc               ;         ;
; look_add.inc                      ; yes             ; Megafunction                           ; /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/look_add.inc              ;         ;
; bypassff.inc                      ; yes             ; Megafunction                           ; /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/bypassff.inc              ;         ;
; altshift.inc                      ; yes             ; Megafunction                           ; /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/altshift.inc              ;         ;
; alt_stratix_add_sub.inc           ; yes             ; Megafunction                           ; /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/alt_stratix_add_sub.inc   ;         ;
; db/add_sub_8ri.tdf                ; yes             ; Auto-Generated Megafunction            ; /acct/s1/mccartjj/CSCE313/lights/db/add_sub_8ri.tdf                                            ;         ;
+-----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                        ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 4,191                                                                        ;
;                                             ;                                                                              ;
; Total combinational functions               ; 3243                                                                         ;
; Logic element usage by number of LUT inputs ;                                                                              ;
;     -- 4 input functions                    ; 1657                                                                         ;
;     -- 3 input functions                    ; 1184                                                                         ;
;     -- <=2 input functions                  ; 402                                                                          ;
;                                             ;                                                                              ;
; Logic elements by mode                      ;                                                                              ;
;     -- normal mode                          ; 3038                                                                         ;
;     -- arithmetic mode                      ; 205                                                                          ;
;                                             ;                                                                              ;
; Total registers                             ; 2518                                                                         ;
;     -- Dedicated logic registers            ; 2518                                                                         ;
;     -- I/O registers                        ; 0                                                                            ;
;                                             ;                                                                              ;
; I/O pins                                    ; 157                                                                          ;
; Total memory bits                           ; 64896                                                                        ;
; Embedded Multiplier 9-bit elements          ; 4                                                                            ;
; Total PLLs                                  ; 1                                                                            ;
;     -- PLLs                                 ; 1                                                                            ;
;                                             ;                                                                              ;
; Maximum fan-out node                        ; nios_system:DUT|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 ;
; Maximum fan-out                             ; 2590                                                                         ;
; Total fan-out                               ; 24762                                                                        ;
; Average fan-out                             ; 4.01                                                                         ;
+---------------------------------------------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                    ; Library Name ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |lights                                                                                                                 ; 3243 (1)          ; 2518 (0)     ; 64896       ; 4            ; 0       ; 2         ; 157  ; 0            ; |lights                                                                                                                                                                                                                                                                ;              ;
;    |nios_system:DUT|                                                                                                    ; 3120 (1)          ; 2442 (0)     ; 64896       ; 4            ; 0       ; 2         ; 0    ; 0            ; |lights|nios_system:DUT                                                                                                                                                                                                                                                ;              ;
;       |HEX0:the_HEX0|                                                                                                   ; 1 (1)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|HEX0:the_HEX0                                                                                                                                                                                                                                  ;              ;
;       |HEX0_s1_arbitrator:the_HEX0_s1|                                                                                  ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|HEX0_s1_arbitrator:the_HEX0_s1                                                                                                                                                                                                                 ;              ;
;       |HEX1:the_HEX1|                                                                                                   ; 1 (1)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|HEX1:the_HEX1                                                                                                                                                                                                                                  ;              ;
;       |HEX1_s1_arbitrator:the_HEX1_s1|                                                                                  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|HEX1_s1_arbitrator:the_HEX1_s1                                                                                                                                                                                                                 ;              ;
;       |HEX2:the_HEX2|                                                                                                   ; 1 (1)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|HEX2:the_HEX2                                                                                                                                                                                                                                  ;              ;
;       |HEX2_s1_arbitrator:the_HEX2_s1|                                                                                  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|HEX2_s1_arbitrator:the_HEX2_s1                                                                                                                                                                                                                 ;              ;
;       |HEX3:the_HEX3|                                                                                                   ; 1 (1)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|HEX3:the_HEX3                                                                                                                                                                                                                                  ;              ;
;       |HEX3_s1_arbitrator:the_HEX3_s1|                                                                                  ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|HEX3_s1_arbitrator:the_HEX3_s1                                                                                                                                                                                                                 ;              ;
;       |HEX4:the_HEX4|                                                                                                   ; 1 (1)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|HEX4:the_HEX4                                                                                                                                                                                                                                  ;              ;
;       |HEX4_s1_arbitrator:the_HEX4_s1|                                                                                  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|HEX4_s1_arbitrator:the_HEX4_s1                                                                                                                                                                                                                 ;              ;
;       |HEX5:the_HEX5|                                                                                                   ; 1 (1)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|HEX5:the_HEX5                                                                                                                                                                                                                                  ;              ;
;       |HEX5_s1_arbitrator:the_HEX5_s1|                                                                                  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|HEX5_s1_arbitrator:the_HEX5_s1                                                                                                                                                                                                                 ;              ;
;       |HEX6:the_HEX6|                                                                                                   ; 2 (2)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|HEX6:the_HEX6                                                                                                                                                                                                                                  ;              ;
;       |HEX6_s1_arbitrator:the_HEX6_s1|                                                                                  ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|HEX6_s1_arbitrator:the_HEX6_s1                                                                                                                                                                                                                 ;              ;
;       |HEX7:the_HEX7|                                                                                                   ; 1 (1)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|HEX7:the_HEX7                                                                                                                                                                                                                                  ;              ;
;       |HEX7_s1_arbitrator:the_HEX7_s1|                                                                                  ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|HEX7_s1_arbitrator:the_HEX7_s1                                                                                                                                                                                                                 ;              ;
;       |clocks_0:the_clocks_0|                                                                                           ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|clocks_0:the_clocks_0                                                                                                                                                                                                                          ;              ;
;          |altpll:DE_Clock_Generator_System|                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System                                                                                                                                                                                         ;              ;
;       |clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|                                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave                                                                                                                                                                       ;              ;
;       |cpu_0:the_cpu_0|                                                                                                 ; 2070 (1763)       ; 1595 (1413)  ; 63872       ; 4            ; 0       ; 2         ; 0    ; 0            ; |lights|nios_system:DUT|cpu_0:the_cpu_0                                                                                                                                                                                                                                ;              ;
;          |cpu_0_bht_module:cpu_0_bht|                                                                                   ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht                                                                                                                                                                                                     ;              ;
;             |altsyncram:the_altsyncram|                                                                                 ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram                                                                                                                                                                           ;              ;
;                |altsyncram_8pf1:auto_generated|                                                                         ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated                                                                                                                                            ;              ;
;          |cpu_0_dc_data_module:cpu_0_dc_data|                                                                           ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data                                                                                                                                                                                             ;              ;
;             |altsyncram:the_altsyncram|                                                                                 ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram                                                                                                                                                                   ;              ;
;                |altsyncram_29f1:auto_generated|                                                                         ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated                                                                                                                                    ;              ;
;          |cpu_0_dc_tag_module:cpu_0_dc_tag|                                                                             ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag                                                                                                                                                                                               ;              ;
;             |altsyncram:the_altsyncram|                                                                                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                     ;              ;
;                |altsyncram_2ef1:auto_generated|                                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_2ef1:auto_generated                                                                                                                                      ;              ;
;          |cpu_0_dc_victim_module:cpu_0_dc_victim|                                                                       ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim                                                                                                                                                                                         ;              ;
;             |altsyncram:the_altsyncram|                                                                                 ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram                                                                                                                                                               ;              ;
;                |altsyncram_9vc1:auto_generated|                                                                         ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated                                                                                                                                ;              ;
;          |cpu_0_ic_data_module:cpu_0_ic_data|                                                                           ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data                                                                                                                                                                                             ;              ;
;             |altsyncram:the_altsyncram|                                                                                 ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram                                                                                                                                                                   ;              ;
;                |altsyncram_qed1:auto_generated|                                                                         ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated                                                                                                                                    ;              ;
;          |cpu_0_ic_tag_module:cpu_0_ic_tag|                                                                             ; 0 (0)             ; 0 (0)        ; 2688        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag                                                                                                                                                                                               ;              ;
;             |altsyncram:the_altsyncram|                                                                                 ; 0 (0)             ; 0 (0)        ; 2688        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                     ;              ;
;                |altsyncram_d5g1:auto_generated|                                                                         ; 0 (0)             ; 0 (0)        ; 2688        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_d5g1:auto_generated                                                                                                                                      ;              ;
;          |cpu_0_mult_cell:the_cpu_0_mult_cell|                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell                                                                                                                                                                                            ;              ;
;             |altmult_add:the_altmult_add_part_1|                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1                                                                                                                                                         ;              ;
;                |mult_add_4cr2:auto_generated|                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated                                                                                                                            ;              ;
;                   |ded_mult_2o81:ded_mult1|                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1                                                                                                    ;              ;
;             |altmult_add:the_altmult_add_part_2|                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2                                                                                                                                                         ;              ;
;                |mult_add_6cr2:auto_generated|                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated                                                                                                                            ;              ;
;                   |ded_mult_2o81:ded_mult1|                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1                                                                                                    ;              ;
;          |cpu_0_nios2_oci:the_cpu_0_nios2_oci|                                                                          ; 231 (37)          ; 182 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci                                                                                                                                                                                            ;              ;
;             |cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|                                       ; 92 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper                                                                                                                        ;              ;
;                |cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|                                      ; 6 (6)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk                                                      ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;              ;
;                |cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|                                            ; 82 (82)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck                                                            ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer        ;              ;
;                |sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|                                                     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy                                                                     ;              ;
;             |cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|                                                         ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg                                                                                                                                          ;              ;
;             |cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|                                                           ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break                                                                                                                                            ;              ;
;             |cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|                                                           ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug                                                                                                                                            ;              ;
;             |cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|                                                                 ; 54 (54)           ; 44 (44)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem                                                                                                                                                  ;              ;
;                |cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component                                                                   ;              ;
;                   |altsyncram:the_altsyncram|                                                                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                         ;              ;
;                      |altsyncram_c572:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated          ;              ;
;          |cpu_0_register_bank_a_module:cpu_0_register_bank_a|                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a                                                                                                                                                                             ;              ;
;             |altsyncram:the_altsyncram|                                                                                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                   ;              ;
;                |altsyncram_87f1:auto_generated|                                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_87f1:auto_generated                                                                                                                    ;              ;
;          |cpu_0_register_bank_b_module:cpu_0_register_bank_b|                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b                                                                                                                                                                             ;              ;
;             |altsyncram:the_altsyncram|                                                                                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                   ;              ;
;                |altsyncram_97f1:auto_generated|                                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_97f1:auto_generated                                                                                                                    ;              ;
;          |cpu_0_test_bench:the_cpu_0_test_bench|                                                                        ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench                                                                                                                                                                                          ;              ;
;          |lpm_add_sub:Add17|                                                                                            ; 66 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|cpu_0:the_cpu_0|lpm_add_sub:Add17                                                                                                                                                                                                              ;              ;
;             |add_sub_8ri:auto_generated|                                                                                ; 66 (66)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|cpu_0:the_cpu_0|lpm_add_sub:Add17|add_sub_8ri:auto_generated                                                                                                                                                                                   ;              ;
;       |cpu_0_data_master_arbitrator:the_cpu_0_data_master|                                                              ; 267 (267)         ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|cpu_0_data_master_arbitrator:the_cpu_0_data_master                                                                                                                                                                                             ;              ;
;       |cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|                                                ; 42 (42)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master                                                                                                                                                                               ;              ;
;       |cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|                                                  ; 53 (53)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module                                                                                                                                                                                 ;              ;
;       |jtag_uart_0:the_jtag_uart_0|                                                                                     ; 146 (42)          ; 112 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|jtag_uart_0:the_jtag_uart_0                                                                                                                                                                                                                    ;              ;
;          |alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|                                                              ; 53 (53)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                    ;              ;
;          |jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|                                                                ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r                                                                                                                                                                      ;              ;
;             |scfifo:rfifo|                                                                                              ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                         ;              ;
;                |scfifo_1n21:auto_generated|                                                                             ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated                                                                                                                              ;              ;
;                   |a_dpfifo_8t21:dpfifo|                                                                                ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                         ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                          ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                 ;              ;
;                         |cntr_rj7:count_usedw|                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                            ;              ;
;                      |cntr_fjb:rd_ptr_count|                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                                   ;              ;
;                      |cntr_fjb:wr_ptr|                                                                                  ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                         ;              ;
;                      |dpram_5h21:FIFOram|                                                                               ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                                      ;              ;
;                         |altsyncram_9tl1:altsyncram2|                                                                   ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                          ;              ;
;          |jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|                                                                ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w                                                                                                                                                                      ;              ;
;             |scfifo:wfifo|                                                                                              ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                         ;              ;
;                |scfifo_1n21:auto_generated|                                                                             ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated                                                                                                                              ;              ;
;                   |a_dpfifo_8t21:dpfifo|                                                                                ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                         ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                          ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                 ;              ;
;                         |cntr_rj7:count_usedw|                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                            ;              ;
;                      |cntr_fjb:rd_ptr_count|                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                                   ;              ;
;                      |cntr_fjb:wr_ptr|                                                                                  ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                         ;              ;
;                      |dpram_5h21:FIFOram|                                                                               ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                                      ;              ;
;                         |altsyncram_9tl1:altsyncram2|                                                                   ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                          ;              ;
;       |jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave|                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave                                                                                                                                                                     ;              ;
;       |keys:the_keys|                                                                                                   ; 8 (8)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|keys:the_keys                                                                                                                                                                                                                                  ;              ;
;       |keys_s1_arbitrator:the_keys_s1|                                                                                  ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|keys_s1_arbitrator:the_keys_s1                                                                                                                                                                                                                 ;              ;
;       |lcd_0:the_lcd_0|                                                                                                 ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|lcd_0:the_lcd_0                                                                                                                                                                                                                                ;              ;
;       |lcd_0_control_slave_arbitrator:the_lcd_0_control_slave|                                                          ; 20 (20)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|lcd_0_control_slave_arbitrator:the_lcd_0_control_slave                                                                                                                                                                                         ;              ;
;       |leds:the_leds|                                                                                                   ; 10 (10)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|leds:the_leds                                                                                                                                                                                                                                  ;              ;
;       |leds_s1_arbitrator:the_leds_s1|                                                                                  ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|leds_s1_arbitrator:the_leds_s1                                                                                                                                                                                                                 ;              ;
;       |nios_system_clock_0:the_nios_system_clock_0|                                                                     ; 32 (17)           ; 130 (112)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0                                                                                                                                                                                                    ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                               ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                         ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                               ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                ;              ;
;          |nios_system_clock_0_edge_to_pulse:read_done_edge_to_pulse|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|nios_system_clock_0_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                          ;              ;
;          |nios_system_clock_0_edge_to_pulse:read_request_edge_to_pulse|                                                 ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|nios_system_clock_0_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                       ;              ;
;          |nios_system_clock_0_edge_to_pulse:write_request_edge_to_pulse|                                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|nios_system_clock_0_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                      ;              ;
;          |nios_system_clock_0_master_FSM:master_FSM|                                                                    ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|nios_system_clock_0_master_FSM:master_FSM                                                                                                                                                          ;              ;
;          |nios_system_clock_0_slave_FSM:slave_FSM|                                                                      ; 4 (4)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|nios_system_clock_0_slave_FSM:slave_FSM                                                                                                                                                            ;              ;
;       |nios_system_clock_0_out_arbitrator:the_nios_system_clock_0_out|                                                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|nios_system_clock_0_out_arbitrator:the_nios_system_clock_0_out                                                                                                                                                                                 ;              ;
;       |nios_system_clock_1:the_nios_system_clock_1|                                                                     ; 24 (1)            ; 136 (112)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1                                                                                                                                                                                                    ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                               ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                               ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                               ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                ;              ;
;          |nios_system_clock_1_edge_to_pulse:read_done_edge_to_pulse|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|nios_system_clock_1_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                          ;              ;
;          |nios_system_clock_1_edge_to_pulse:read_request_edge_to_pulse|                                                 ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|nios_system_clock_1_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                       ;              ;
;          |nios_system_clock_1_edge_to_pulse:write_done_edge_to_pulse|                                                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|nios_system_clock_1_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                         ;              ;
;          |nios_system_clock_1_edge_to_pulse:write_request_edge_to_pulse|                                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|nios_system_clock_1_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                      ;              ;
;          |nios_system_clock_1_master_FSM:master_FSM|                                                                    ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|nios_system_clock_1_master_FSM:master_FSM                                                                                                                                                          ;              ;
;          |nios_system_clock_1_slave_FSM:slave_FSM|                                                                      ; 12 (12)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|nios_system_clock_1_slave_FSM:slave_FSM                                                                                                                                                            ;              ;
;       |nios_system_clock_1_in_arbitrator:the_nios_system_clock_1_in|                                                    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|nios_system_clock_1_in_arbitrator:the_nios_system_clock_1_in                                                                                                                                                                                   ;              ;
;       |nios_system_clock_1_out_arbitrator:the_nios_system_clock_1_out|                                                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|nios_system_clock_1_out_arbitrator:the_nios_system_clock_1_out                                                                                                                                                                                 ;              ;
;       |nios_system_clock_2:the_nios_system_clock_2|                                                                     ; 20 (1)            ; 26 (4)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2                                                                                                                                                                                                    ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                               ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                               ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                               ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                ;              ;
;          |nios_system_clock_2_edge_to_pulse:read_done_edge_to_pulse|                                                    ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|nios_system_clock_2_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                          ;              ;
;          |nios_system_clock_2_edge_to_pulse:read_request_edge_to_pulse|                                                 ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|nios_system_clock_2_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                       ;              ;
;          |nios_system_clock_2_edge_to_pulse:write_done_edge_to_pulse|                                                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|nios_system_clock_2_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                         ;              ;
;          |nios_system_clock_2_edge_to_pulse:write_request_edge_to_pulse|                                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|nios_system_clock_2_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                      ;              ;
;          |nios_system_clock_2_master_FSM:master_FSM|                                                                    ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|nios_system_clock_2_master_FSM:master_FSM                                                                                                                                                          ;              ;
;          |nios_system_clock_2_slave_FSM:slave_FSM|                                                                      ; 9 (9)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|nios_system_clock_2_slave_FSM:slave_FSM                                                                                                                                                            ;              ;
;       |nios_system_clock_2_in_arbitrator:the_nios_system_clock_2_in|                                                    ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|nios_system_clock_2_in_arbitrator:the_nios_system_clock_2_in                                                                                                                                                                                   ;              ;
;       |nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch                                                                                                                                                               ;              ;
;       |nios_system_reset_sdram_clk_domain_synch_module:nios_system_reset_sdram_clk_domain_synch|                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|nios_system_reset_sdram_clk_domain_synch_module:nios_system_reset_sdram_clk_domain_synch                                                                                                                                                       ;              ;
;       |nios_system_reset_sys_clk_domain_synch_module:nios_system_reset_sys_clk_domain_synch|                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|nios_system_reset_sys_clk_domain_synch_module:nios_system_reset_sys_clk_domain_synch                                                                                                                                                           ;              ;
;       |sdram_0:the_sdram_0|                                                                                             ; 262 (213)         ; 238 (152)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|sdram_0:the_sdram_0                                                                                                                                                                                                                            ;              ;
;          |sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|                                                    ; 49 (49)           ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module                                                                                                                                                                  ;              ;
;       |sdram_0_s1_arbitrator:the_sdram_0_s1|                                                                            ; 102 (52)          ; 34 (3)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|sdram_0_s1_arbitrator:the_sdram_0_s1                                                                                                                                                                                                           ;              ;
;          |rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1| ; 25 (25)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1                                                                                              ;              ;
;          |rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1| ; 25 (25)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1                                                                                              ;              ;
;       |sysid_control_slave_arbitrator:the_sysid_control_slave|                                                          ; 6 (6)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|nios_system:DUT|sysid_control_slave_arbitrator:the_sysid_control_slave                                                                                                                                                                                         ;              ;
;    |sld_hub:auto_hub|                                                                                                   ; 122 (81)          ; 76 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|sld_hub:auto_hub                                                                                                                                                                                                                                               ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                                         ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                       ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                                       ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lights|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                     ;              ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------+
; Name                                                                                                                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------+
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512   ; cpu_0_bht_ram.mif                 ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; None                              ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_2ef1:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; cpu_0_dc_tag_ram.mif              ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256   ; None                              ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None                              ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_d5g1:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; Simple Dual Port ; 128          ; 21           ; 128          ; 21           ; 2688  ; cpu_0_ic_tag_ram.mif              ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192  ; cpu_0_ociram_default_contents.mif ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_87f1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; cpu_0_rf_ram_a.mif                ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_97f1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; cpu_0_rf_ram_b.mif                ;
; nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                              ;
; nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                     ;
+--------+-------------------------------+---------+--------------+--------------+-----------------------------------------+------------------------------------------------+
; Vendor ; IP Core Name                  ; Version ; Release Date ; License Type ; Entity Instance                         ; IP Include File                                ;
+--------+-------------------------------+---------+--------------+--------------+-----------------------------------------+------------------------------------------------+
; Altera ; sopc                          ; 12.0    ; N/A          ; N/A          ; |lights|nios_system:DUT                 ; /acct/s1/mccartjj/CSCE313/lights/nios_system.v ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |lights|nios_system:DUT|cpu_0:the_cpu_0 ; /acct/s1/mccartjj/CSCE313/lights/cpu_0.v       ;
+--------+-------------------------------+---------+--------------+--------------+-----------------------------------------+------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |lights|nios_system:DUT|sdram_0:the_sdram_0|m_next                           ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lights|nios_system:DUT|sdram_0:the_sdram_0|m_state                                                                                                                                   ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |lights|nios_system:DUT|sdram_0:the_sdram_0|i_next ;
+------------+------------+------------+------------+----------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000     ;
+------------+------------+------------+------------+----------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0              ;
; i_next.010 ; 0          ; 0          ; 1          ; 1              ;
; i_next.101 ; 0          ; 1          ; 0          ; 1              ;
; i_next.111 ; 1          ; 0          ; 0          ; 1              ;
+------------+------------+------------+------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |lights|nios_system:DUT|sdram_0:the_sdram_0|i_state                             ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lights|nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|nios_system_clock_2_master_FSM:master_FSM|master_state ;
+------------------+------------------+------------------+-----------------------------------------------------------------------------------+
; Name             ; master_state.100 ; master_state.010 ; master_state.001                                                                  ;
+------------------+------------------+------------------+-----------------------------------------------------------------------------------+
; master_state.001 ; 0                ; 0                ; 0                                                                                 ;
; master_state.010 ; 0                ; 1                ; 1                                                                                 ;
; master_state.100 ; 1                ; 0                ; 1                                                                                 ;
+------------------+------------------+------------------+-----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lights|nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|nios_system_clock_2_slave_FSM:slave_FSM|slave_state ;
+-----------------+-----------------+-----------------+-----------------------------------------------------------------------------------+
; Name            ; slave_state.100 ; slave_state.010 ; slave_state.001                                                                   ;
+-----------------+-----------------+-----------------+-----------------------------------------------------------------------------------+
; slave_state.001 ; 0               ; 0               ; 0                                                                                 ;
; slave_state.010 ; 0               ; 1               ; 1                                                                                 ;
; slave_state.100 ; 1               ; 0               ; 1                                                                                 ;
+-----------------+-----------------+-----------------+-----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lights|nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|nios_system_clock_1_master_FSM:master_FSM|master_state ;
+------------------+------------------+------------------+-----------------------------------------------------------------------------------+
; Name             ; master_state.100 ; master_state.010 ; master_state.001                                                                  ;
+------------------+------------------+------------------+-----------------------------------------------------------------------------------+
; master_state.001 ; 0                ; 0                ; 0                                                                                 ;
; master_state.010 ; 0                ; 1                ; 1                                                                                 ;
; master_state.100 ; 1                ; 0                ; 1                                                                                 ;
+------------------+------------------+------------------+-----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lights|nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|nios_system_clock_1_slave_FSM:slave_FSM|slave_state ;
+-----------------+-----------------+-----------------+-----------------------------------------------------------------------------------+
; Name            ; slave_state.100 ; slave_state.010 ; slave_state.001                                                                   ;
+-----------------+-----------------+-----------------+-----------------------------------------------------------------------------------+
; slave_state.001 ; 0               ; 0               ; 0                                                                                 ;
; slave_state.010 ; 0               ; 1               ; 1                                                                                 ;
; slave_state.100 ; 1               ; 0               ; 1                                                                                 ;
+-----------------+-----------------+-----------------+-----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lights|nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|nios_system_clock_0_master_FSM:master_FSM|master_state ;
+------------------+------------------+------------------+-----------------------------------------------------------------------------------+
; Name             ; master_state.100 ; master_state.010 ; master_state.001                                                                  ;
+------------------+------------------+------------------+-----------------------------------------------------------------------------------+
; master_state.001 ; 0                ; 0                ; 0                                                                                 ;
; master_state.010 ; 0                ; 1                ; 1                                                                                 ;
; master_state.100 ; 1                ; 0                ; 1                                                                                 ;
+------------------+------------------+------------------+-----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lights|nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|nios_system_clock_0_slave_FSM:slave_FSM|slave_state ;
+-----------------+-----------------+-----------------+-----------------------------------------------------------------------------------+
; Name            ; slave_state.100 ; slave_state.010 ; slave_state.001                                                                   ;
+-----------------+-----------------+-----------------+-----------------------------------------------------------------------------------+
; slave_state.001 ; 0               ; 0               ; 0                                                                                 ;
; slave_state.010 ; 0               ; 1               ; 1                                                                                 ;
; slave_state.100 ; 1               ; 0               ; 1                                                                                 ;
+-----------------+-----------------+-----------------+-----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                           ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                    ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                    ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                    ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                    ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                    ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                    ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                          ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; nios_system:DUT|nios_system_reset_sys_clk_domain_synch_module:nios_system_reset_sys_clk_domain_synch|data_out                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_reset_sdram_clk_domain_synch_module:nios_system_reset_sdram_clk_domain_synch|data_out                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]        ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_reset_sys_clk_domain_synch_module:nios_system_reset_sys_clk_domain_synch|data_in_d1                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|master_address[9]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|master_address[9]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|master_address[22]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|master_address[22]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|master_address[10]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|master_address[10]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|master_address[11]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|master_address[11]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|master_address[12]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|master_address[12]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|master_address[13]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|master_address[13]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|master_address[14]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|master_address[14]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|master_address[15]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|master_address[15]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|master_address[16]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|master_address[16]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|master_address[17]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|master_address[17]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|master_address[18]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|master_address[18]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|master_address[19]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|master_address[19]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|master_address[20]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|master_address[20]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|master_address[21]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|master_address[21]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|master_address[1]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|master_address[1]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_reset_sdram_clk_domain_synch_module:nios_system_reset_sdram_clk_domain_synch|data_in_d1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|master_address[2]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|master_address[2]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|master_address[3]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|master_address[3]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|master_address[4]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|master_address[4]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|master_address[5]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|master_address[5]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|master_address[6]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|master_address[6]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|master_address[7]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|master_address[7]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|master_address[8]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|master_address[8]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|master_byteenable[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|master_byteenable[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|master_byteenable[1]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|master_byteenable[1]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1         ; yes                                                              ; yes                                        ;
; nios_system:DUT|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios_system:DUT|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios_system:DUT|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|slave_address_d1[9]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|slave_address_d1[9]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|slave_address_d1[22]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|slave_address_d1[22]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|slave_address_d1[10]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|slave_address_d1[10]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|slave_address_d1[11]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|slave_address_d1[11]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|slave_address_d1[12]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|slave_address_d1[12]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|slave_address_d1[13]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|slave_address_d1[13]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|slave_address_d1[14]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|slave_address_d1[14]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|slave_address_d1[15]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|slave_address_d1[15]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|slave_address_d1[16]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|slave_address_d1[16]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|slave_address_d1[17]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|slave_address_d1[17]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|slave_address_d1[18]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|slave_address_d1[18]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|slave_address_d1[19]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|slave_address_d1[19]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|slave_address_d1[20]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|slave_address_d1[20]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|slave_address_d1[21]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|slave_address_d1[21]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|slave_address_d1[1]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|slave_address_d1[1]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|slave_address_d1[2]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|slave_address_d1[2]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|slave_address_d1[3]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|slave_address_d1[3]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|slave_address_d1[4]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|slave_address_d1[4]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|slave_address_d1[5]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|slave_address_d1[5]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|slave_address_d1[6]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|slave_address_d1[6]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|slave_address_d1[7]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|slave_address_d1[7]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|slave_address_d1[8]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|slave_address_d1[8]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|slave_byteenable_d1[0]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|slave_byteenable_d1[0]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|slave_byteenable_d1[1]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|slave_byteenable_d1[1]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios_system:DUT|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios_system:DUT|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios_system:DUT|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_system:DUT|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|master_writedata[0]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|master_writedata[0]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|master_writedata[1]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|master_writedata[1]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|master_writedata[2]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|master_writedata[2]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|master_writedata[3]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|master_writedata[3]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|master_writedata[4]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|master_writedata[4]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|master_writedata[5]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|master_writedata[5]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|master_writedata[6]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|master_writedata[6]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|master_writedata[7]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|master_writedata[7]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|master_writedata[8]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|master_writedata[8]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|master_writedata[9]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|master_writedata[9]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|master_writedata[10]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|master_writedata[10]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|master_writedata[11]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|master_writedata[11]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|master_writedata[12]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|master_writedata[12]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|master_writedata[13]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|master_writedata[13]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|master_writedata[14]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|master_writedata[14]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|master_writedata[15]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|master_writedata[15]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; yes                                                              ; yes                                        ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_in_d1                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios_system:DUT|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_system:DUT|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|slave_writedata_d1[0]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|slave_writedata_d1[0]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|slave_writedata_d1[1]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|slave_writedata_d1[1]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|slave_writedata_d1[2]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|slave_writedata_d1[2]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|slave_writedata_d1[3]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|slave_writedata_d1[3]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|slave_writedata_d1[4]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|slave_writedata_d1[4]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|slave_writedata_d1[5]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|slave_writedata_d1[5]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|slave_writedata_d1[6]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|slave_writedata_d1[6]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|slave_writedata_d1[7]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|slave_writedata_d1[7]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|slave_writedata_d1[8]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|slave_writedata_d1[8]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|slave_writedata_d1[9]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|slave_writedata_d1[9]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|slave_writedata_d1[10]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|slave_writedata_d1[10]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|slave_writedata_d1[11]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|slave_writedata_d1[11]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|slave_writedata_d1[12]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|slave_writedata_d1[12]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|slave_writedata_d1[13]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|slave_writedata_d1[13]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|slave_writedata_d1[14]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|slave_writedata_d1[14]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|slave_writedata_d1[15]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|slave_writedata_d1[15]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; yes                                                              ; yes                                        ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; nios_system:DUT|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios_system:DUT|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_system:DUT|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_system:DUT|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_system:DUT|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_system:DUT|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_system:DUT|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios_system:DUT|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_system:DUT|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_system:DUT|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_system:DUT|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios_system:DUT|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_system:DUT|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios_system:DUT|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_system:DUT|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|master_address                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; nios_system:DUT|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|slave_address_d1                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                  ; Reason for Removal                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[0..35]                                                                               ; Lost fanout                                                                                                                                                                                                                ;
; nios_system:DUT|sdram_0:the_sdram_0|i_addr[4,5]                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                     ;
; nios_system:DUT|keys:the_keys|readdata[3..31]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; nios_system:DUT|cpu_0:the_cpu_0|E_control_reg_rddata[1..31]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; nios_system:DUT|cpu_0:the_cpu_0|M_control_reg_rddata[1..31]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; nios_system:DUT|cpu_0:the_cpu_0|E_ctrl_br_always_pred_taken                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; nios_system:DUT|cpu_0:the_cpu_0|M_ctrl_br_always_pred_taken                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_im_addr[0..6]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_wrap                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_goto1                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_break_pulse                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_goto0                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk|xbrk_break                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk|E_xbrk_goto0                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk|E_xbrk_goto1                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk|M_xbrk_goto0                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk|M_xbrk_goto1                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; nios_system:DUT|clocks_0:the_clocks_0|readdata[1..7]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|slave_readdata_p1[1..7]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|slave_readdata[1..7]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; nios_system:DUT|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[1..7]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; nios_system:DUT|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_1[1..7]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; nios_system:DUT|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_2[1..7]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[0..16]                                                                             ; Lost fanout                                                                                                                                                                                                                ;
; nios_system:DUT|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_slavearbiterlockenable                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; nios_system:DUT|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_latency_counter                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; nios_system:DUT|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_latency_counter                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; nios_system:DUT|sdram_0_s1_arbitrator:the_sdram_0_s1|d1_reasons_to_wait                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                ;
; nios_system:DUT|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_share_counter                                                                                                                              ; Lost fanout                                                                                                                                                                                                                ;
; nios_system:DUT|sdram_0_s1_arbitrator:the_sdram_0_s1|last_cycle_nios_system_clock_1_out_granted_slave_sdram_0_s1                                                                                               ; Lost fanout                                                                                                                                                                                                                ;
; nios_system:DUT|sdram_0_s1_arbitrator:the_sdram_0_s1|last_cycle_nios_system_clock_0_out_granted_slave_sdram_0_s1                                                                                               ; Lost fanout                                                                                                                                                                                                                ;
; nios_system:DUT|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_saved_chosen_master_vector[1]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                ;
; nios_system:DUT|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_reg_firsttransfer                                                                                                                              ; Lost fanout                                                                                                                                                                                                                ;
; nios_system:DUT|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                               ; Merged with nios_system:DUT|cpu_0:the_cpu_0|clr_break_line                                                                                                                                                                 ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[3]                                                                           ; Merged with nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[4]                                                                           ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[4]                                                                           ; Merged with nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[5]                                                                           ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[5]                                                                           ; Merged with nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[6]                                                                           ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[6]                                                                           ; Merged with nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[7]                                                                           ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[7]                                                                           ; Merged with nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[8]                                                                           ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[8]                                                                           ; Merged with nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[9]                                                                           ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[9]                                                                           ; Merged with nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[10]                                                                          ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[10]                                                                          ; Merged with nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[11]                                                                          ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[11]                                                                          ; Merged with nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[12]                                                                          ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[12]                                                                          ; Merged with nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[13]                                                                          ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[13]                                                                          ; Merged with nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[14]                                                                          ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[14]                                                                          ; Merged with nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[15]                                                                          ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[15]                                                                          ; Merged with nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[16]                                                                          ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[16]                                                                          ; Merged with nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[17]                                                                          ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[17]                                                                          ; Merged with nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[18]                                                                          ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[18]                                                                          ; Merged with nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[19]                                                                          ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[19]                                                                          ; Merged with nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[20]                                                                          ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[20]                                                                          ; Merged with nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[21]                                                                          ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[21]                                                                          ; Merged with nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[22]                                                                          ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[22]                                                                          ; Merged with nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[23]                                                                          ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[23]                                                                          ; Merged with nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[24]                                                                          ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[24]                                                                          ; Merged with nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[25]                                                                          ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[25]                                                                          ; Merged with nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[26]                                                                          ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[26]                                                                          ; Merged with nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[27]                                                                          ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[27]                                                                          ; Merged with nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[28]                                                                          ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[28]                                                                          ; Merged with nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[29]                                                                          ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[29]                                                                          ; Merged with nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[30]                                                                          ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[30]                                                                          ; Merged with nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[31]                                                                          ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[31]                                                                          ; Merged with nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[1]                                                                           ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[1]                                                                           ; Merged with nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[2]                                                                           ;
; nios_system:DUT|sysid_control_slave_arbitrator:the_sysid_control_slave|d1_sysid_control_slave_end_xfer                                                                                                         ; Merged with nios_system:DUT|sysid_control_slave_arbitrator:the_sysid_control_slave|d1_reasons_to_wait                                                                                                                      ;
; nios_system:DUT|sdram_0:the_sdram_0|i_addr[0..3,6..10]                                                                                                                                                         ; Merged with nios_system:DUT|sdram_0:the_sdram_0|i_addr[11]                                                                                                                                                                 ;
; nios_system:DUT|leds_s1_arbitrator:the_leds_s1|d1_leds_s1_end_xfer                                                                                                                                             ; Merged with nios_system:DUT|leds_s1_arbitrator:the_leds_s1|d1_reasons_to_wait                                                                                                                                              ;
; nios_system:DUT|lcd_0_control_slave_arbitrator:the_lcd_0_control_slave|d1_lcd_0_control_slave_end_xfer                                                                                                         ; Merged with nios_system:DUT|lcd_0_control_slave_arbitrator:the_lcd_0_control_slave|d1_reasons_to_wait                                                                                                                      ;
; nios_system:DUT|keys_s1_arbitrator:the_keys_s1|d1_keys_s1_end_xfer                                                                                                                                             ; Merged with nios_system:DUT|keys_s1_arbitrator:the_keys_s1|d1_reasons_to_wait                                                                                                                                              ;
; nios_system:DUT|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|d1_cpu_0_jtag_debug_module_end_xfer                                                                                             ; Merged with nios_system:DUT|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|d1_reasons_to_wait                                                                                                              ;
; nios_system:DUT|HEX7_s1_arbitrator:the_HEX7_s1|d1_HEX7_s1_end_xfer                                                                                                                                             ; Merged with nios_system:DUT|HEX7_s1_arbitrator:the_HEX7_s1|d1_reasons_to_wait                                                                                                                                              ;
; nios_system:DUT|HEX6_s1_arbitrator:the_HEX6_s1|d1_HEX6_s1_end_xfer                                                                                                                                             ; Merged with nios_system:DUT|HEX6_s1_arbitrator:the_HEX6_s1|d1_reasons_to_wait                                                                                                                                              ;
; nios_system:DUT|HEX5_s1_arbitrator:the_HEX5_s1|d1_HEX5_s1_end_xfer                                                                                                                                             ; Merged with nios_system:DUT|HEX5_s1_arbitrator:the_HEX5_s1|d1_reasons_to_wait                                                                                                                                              ;
; nios_system:DUT|HEX4_s1_arbitrator:the_HEX4_s1|d1_HEX4_s1_end_xfer                                                                                                                                             ; Merged with nios_system:DUT|HEX4_s1_arbitrator:the_HEX4_s1|d1_reasons_to_wait                                                                                                                                              ;
; nios_system:DUT|HEX3_s1_arbitrator:the_HEX3_s1|d1_HEX3_s1_end_xfer                                                                                                                                             ; Merged with nios_system:DUT|HEX3_s1_arbitrator:the_HEX3_s1|d1_reasons_to_wait                                                                                                                                              ;
; nios_system:DUT|HEX2_s1_arbitrator:the_HEX2_s1|d1_HEX2_s1_end_xfer                                                                                                                                             ; Merged with nios_system:DUT|HEX2_s1_arbitrator:the_HEX2_s1|d1_reasons_to_wait                                                                                                                                              ;
; nios_system:DUT|HEX1_s1_arbitrator:the_HEX1_s1|d1_HEX1_s1_end_xfer                                                                                                                                             ; Merged with nios_system:DUT|HEX1_s1_arbitrator:the_HEX1_s1|d1_reasons_to_wait                                                                                                                                              ;
; nios_system:DUT|HEX0_s1_arbitrator:the_HEX0_s1|d1_HEX0_s1_end_xfer                                                                                                                                             ; Merged with nios_system:DUT|HEX0_s1_arbitrator:the_HEX0_s1|d1_reasons_to_wait                                                                                                                                              ;
; nios_system:DUT|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|full_6                                       ; Merged with nios_system:DUT|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_6                                       ;
; nios_system:DUT|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|full_5                                       ; Merged with nios_system:DUT|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_5                                       ;
; nios_system:DUT|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|full_4                                       ; Merged with nios_system:DUT|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_4                                       ;
; nios_system:DUT|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|full_3                                       ; Merged with nios_system:DUT|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_3                                       ;
; nios_system:DUT|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|full_2                                       ; Merged with nios_system:DUT|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_2                                       ;
; nios_system:DUT|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|full_1                                       ; Merged with nios_system:DUT|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_1                                       ;
; nios_system:DUT|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|full_0                                       ; Merged with nios_system:DUT|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|full_0                                       ;
; nios_system:DUT|cpu_0:the_cpu_0|D_ctrl_jmp_direct                                                                                                                                                              ; Merged with nios_system:DUT|cpu_0:the_cpu_0|D_ctrl_a_not_src                                                                                                                                                               ;
; nios_system:DUT|cpu_0:the_cpu_0|D_ctrl_b_not_src                                                                                                                                                               ; Merged with nios_system:DUT|cpu_0:the_cpu_0|D_ctrl_b_is_dst                                                                                                                                                                ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|nios_system_clock_0_slave_FSM:slave_FSM|slave_write_request                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|trigger_state                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; nios_system:DUT|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address[0]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_break                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|trigbrktype                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|nios_system_clock_2_master_FSM:master_FSM|master_write                                                                                             ; Lost fanout                                                                                                                                                                                                                ;
; nios_system:DUT|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter[2]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; nios_system:DUT|sdram_0:the_sdram_0|m_next~9                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                ;
; nios_system:DUT|sdram_0:the_sdram_0|m_next~10                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                ;
; nios_system:DUT|sdram_0:the_sdram_0|m_next~13                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                ;
; nios_system:DUT|sdram_0:the_sdram_0|m_next~14                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                ;
; nios_system:DUT|sdram_0:the_sdram_0|m_next~16                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                ;
; nios_system:DUT|sdram_0:the_sdram_0|i_next~4                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                ;
; nios_system:DUT|sdram_0:the_sdram_0|i_next~5                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                ;
; nios_system:DUT|sdram_0:the_sdram_0|i_next~6                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                ;
; nios_system:DUT|sdram_0:the_sdram_0|i_state~14                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                ;
; nios_system:DUT|sdram_0:the_sdram_0|i_state~15                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                ;
; nios_system:DUT|sdram_0:the_sdram_0|i_state~16                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize.011 ; Merged with nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize.001 ;
; nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|nios_system_clock_0_slave_FSM:slave_FSM|slave_state.100                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|nios_system_clock_2_master_FSM:master_FSM|master_state.010                                                                                         ; Merged with nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|nios_system_clock_2_master_FSM:master_FSM|master_read                                                                                              ;
; nios_system:DUT|sdram_0:the_sdram_0|m_count[2]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; Total Number of Removed Registers = 304                                                                                                                                                                        ;                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; nios_system:DUT|clocks_0:the_clocks_0|readdata[7]                                                                                                                                                            ; Stuck at GND              ; nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|slave_readdata_p1[7],                                                                                                                              ;
;                                                                                                                                                                                                              ; due to stuck port data_in ; nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|slave_readdata[7],                                                                                                                                 ;
;                                                                                                                                                                                                              ;                           ; nios_system:DUT|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[7],                                                                                                                     ;
;                                                                                                                                                                                                              ;                           ; nios_system:DUT|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_1[7],                                                                                                                     ;
;                                                                                                                                                                                                              ;                           ; nios_system:DUT|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_2[7],                                                                                                                     ;
;                                                                                                                                                                                                              ;                           ; nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|nios_system_clock_2_master_FSM:master_FSM|master_write                                                                                             ;
; nios_system:DUT|clocks_0:the_clocks_0|readdata[5]                                                                                                                                                            ; Stuck at GND              ; nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|slave_readdata_p1[5],                                                                                                                              ;
;                                                                                                                                                                                                              ; due to stuck port data_in ; nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|slave_readdata[5],                                                                                                                                 ;
;                                                                                                                                                                                                              ;                           ; nios_system:DUT|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[5],                                                                                                                     ;
;                                                                                                                                                                                                              ;                           ; nios_system:DUT|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_1[5],                                                                                                                     ;
;                                                                                                                                                                                                              ;                           ; nios_system:DUT|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_2[5]                                                                                                                      ;
; nios_system:DUT|clocks_0:the_clocks_0|readdata[1]                                                                                                                                                            ; Stuck at GND              ; nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|slave_readdata_p1[1],                                                                                                                              ;
;                                                                                                                                                                                                              ; due to stuck port data_in ; nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|slave_readdata[1],                                                                                                                                 ;
;                                                                                                                                                                                                              ;                           ; nios_system:DUT|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[1],                                                                                                                     ;
;                                                                                                                                                                                                              ;                           ; nios_system:DUT|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_1[1],                                                                                                                     ;
;                                                                                                                                                                                                              ;                           ; nios_system:DUT|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_2[1]                                                                                                                      ;
; nios_system:DUT|clocks_0:the_clocks_0|readdata[2]                                                                                                                                                            ; Stuck at GND              ; nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|slave_readdata_p1[2],                                                                                                                              ;
;                                                                                                                                                                                                              ; due to stuck port data_in ; nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|slave_readdata[2],                                                                                                                                 ;
;                                                                                                                                                                                                              ;                           ; nios_system:DUT|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[2],                                                                                                                     ;
;                                                                                                                                                                                                              ;                           ; nios_system:DUT|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_1[2],                                                                                                                     ;
;                                                                                                                                                                                                              ;                           ; nios_system:DUT|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_2[2]                                                                                                                      ;
; nios_system:DUT|clocks_0:the_clocks_0|readdata[3]                                                                                                                                                            ; Stuck at GND              ; nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|slave_readdata_p1[3],                                                                                                                              ;
;                                                                                                                                                                                                              ; due to stuck port data_in ; nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|slave_readdata[3],                                                                                                                                 ;
;                                                                                                                                                                                                              ;                           ; nios_system:DUT|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[3],                                                                                                                     ;
;                                                                                                                                                                                                              ;                           ; nios_system:DUT|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_1[3],                                                                                                                     ;
;                                                                                                                                                                                                              ;                           ; nios_system:DUT|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_2[3]                                                                                                                      ;
; nios_system:DUT|clocks_0:the_clocks_0|readdata[4]                                                                                                                                                            ; Stuck at GND              ; nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|slave_readdata_p1[4],                                                                                                                              ;
;                                                                                                                                                                                                              ; due to stuck port data_in ; nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|slave_readdata[4],                                                                                                                                 ;
;                                                                                                                                                                                                              ;                           ; nios_system:DUT|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[4],                                                                                                                     ;
;                                                                                                                                                                                                              ;                           ; nios_system:DUT|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_1[4],                                                                                                                     ;
;                                                                                                                                                                                                              ;                           ; nios_system:DUT|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_2[4]                                                                                                                      ;
; nios_system:DUT|clocks_0:the_clocks_0|readdata[6]                                                                                                                                                            ; Stuck at GND              ; nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|slave_readdata_p1[6],                                                                                                                              ;
;                                                                                                                                                                                                              ; due to stuck port data_in ; nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|slave_readdata[6],                                                                                                                                 ;
;                                                                                                                                                                                                              ;                           ; nios_system:DUT|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[6],                                                                                                                     ;
;                                                                                                                                                                                                              ;                           ; nios_system:DUT|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_1[6],                                                                                                                     ;
;                                                                                                                                                                                                              ;                           ; nios_system:DUT|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_2[6]                                                                                                                      ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk|xbrk_break                                                                                 ; Stuck at GND              ; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk|M_xbrk_goto0,                                                                                ;
;                                                                                                                                                                                                              ; due to stuck port data_in ; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk|M_xbrk_goto1                                                                                 ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_break_pulse                                                                           ; Stuck at GND              ; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_break,                                                                                  ;
;                                                                                                                                                                                                              ; due to stuck port data_in ; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|trigbrktype                                                                                ;
; nios_system:DUT|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_slavearbiterlockenable                                                                                                                       ; Stuck at GND              ; nios_system:DUT|sdram_0_s1_arbitrator:the_sdram_0_s1|d1_reasons_to_wait,                                                                                                                                       ;
;                                                                                                                                                                                                              ; due to stuck port data_in ; nios_system:DUT|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_saved_chosen_master_vector[1]                                                                                                                  ;
; nios_system:DUT|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_latency_counter                                                                                    ; Stuck at GND              ; nios_system:DUT|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address[0],                                                                                      ;
;                                                                                                                                                                                                              ; due to stuck port data_in ; nios_system:DUT|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter[2]                                                                                    ;
; nios_system:DUT|cpu_0:the_cpu_0|E_control_reg_rddata[20]                                                                                                                                                     ; Stuck at GND              ; nios_system:DUT|cpu_0:the_cpu_0|M_control_reg_rddata[20]                                                                                                                                                       ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; nios_system:DUT|cpu_0:the_cpu_0|E_control_reg_rddata[19]                                                                                                                                                     ; Stuck at GND              ; nios_system:DUT|cpu_0:the_cpu_0|M_control_reg_rddata[19]                                                                                                                                                       ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; nios_system:DUT|cpu_0:the_cpu_0|E_control_reg_rddata[18]                                                                                                                                                     ; Stuck at GND              ; nios_system:DUT|cpu_0:the_cpu_0|M_control_reg_rddata[18]                                                                                                                                                       ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; nios_system:DUT|cpu_0:the_cpu_0|E_control_reg_rddata[17]                                                                                                                                                     ; Stuck at GND              ; nios_system:DUT|cpu_0:the_cpu_0|M_control_reg_rddata[17]                                                                                                                                                       ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; nios_system:DUT|cpu_0:the_cpu_0|E_control_reg_rddata[16]                                                                                                                                                     ; Stuck at GND              ; nios_system:DUT|cpu_0:the_cpu_0|M_control_reg_rddata[16]                                                                                                                                                       ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; nios_system:DUT|cpu_0:the_cpu_0|E_control_reg_rddata[15]                                                                                                                                                     ; Stuck at GND              ; nios_system:DUT|cpu_0:the_cpu_0|M_control_reg_rddata[15]                                                                                                                                                       ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; nios_system:DUT|cpu_0:the_cpu_0|E_control_reg_rddata[14]                                                                                                                                                     ; Stuck at GND              ; nios_system:DUT|cpu_0:the_cpu_0|M_control_reg_rddata[14]                                                                                                                                                       ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; nios_system:DUT|cpu_0:the_cpu_0|E_control_reg_rddata[13]                                                                                                                                                     ; Stuck at GND              ; nios_system:DUT|cpu_0:the_cpu_0|M_control_reg_rddata[13]                                                                                                                                                       ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; nios_system:DUT|cpu_0:the_cpu_0|E_control_reg_rddata[12]                                                                                                                                                     ; Stuck at GND              ; nios_system:DUT|cpu_0:the_cpu_0|M_control_reg_rddata[12]                                                                                                                                                       ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; nios_system:DUT|cpu_0:the_cpu_0|E_control_reg_rddata[11]                                                                                                                                                     ; Stuck at GND              ; nios_system:DUT|cpu_0:the_cpu_0|M_control_reg_rddata[11]                                                                                                                                                       ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; nios_system:DUT|cpu_0:the_cpu_0|E_control_reg_rddata[10]                                                                                                                                                     ; Stuck at GND              ; nios_system:DUT|cpu_0:the_cpu_0|M_control_reg_rddata[10]                                                                                                                                                       ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; nios_system:DUT|cpu_0:the_cpu_0|E_control_reg_rddata[26]                                                                                                                                                     ; Stuck at GND              ; nios_system:DUT|cpu_0:the_cpu_0|M_control_reg_rddata[26]                                                                                                                                                       ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; nios_system:DUT|cpu_0:the_cpu_0|E_control_reg_rddata[8]                                                                                                                                                      ; Stuck at GND              ; nios_system:DUT|cpu_0:the_cpu_0|M_control_reg_rddata[8]                                                                                                                                                        ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; nios_system:DUT|cpu_0:the_cpu_0|E_control_reg_rddata[7]                                                                                                                                                      ; Stuck at GND              ; nios_system:DUT|cpu_0:the_cpu_0|M_control_reg_rddata[7]                                                                                                                                                        ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; nios_system:DUT|cpu_0:the_cpu_0|E_control_reg_rddata[6]                                                                                                                                                      ; Stuck at GND              ; nios_system:DUT|cpu_0:the_cpu_0|M_control_reg_rddata[6]                                                                                                                                                        ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; nios_system:DUT|cpu_0:the_cpu_0|E_control_reg_rddata[5]                                                                                                                                                      ; Stuck at GND              ; nios_system:DUT|cpu_0:the_cpu_0|M_control_reg_rddata[5]                                                                                                                                                        ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; nios_system:DUT|cpu_0:the_cpu_0|E_control_reg_rddata[4]                                                                                                                                                      ; Stuck at GND              ; nios_system:DUT|cpu_0:the_cpu_0|M_control_reg_rddata[4]                                                                                                                                                        ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; nios_system:DUT|cpu_0:the_cpu_0|E_control_reg_rddata[3]                                                                                                                                                      ; Stuck at GND              ; nios_system:DUT|cpu_0:the_cpu_0|M_control_reg_rddata[3]                                                                                                                                                        ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; nios_system:DUT|cpu_0:the_cpu_0|E_control_reg_rddata[2]                                                                                                                                                      ; Stuck at GND              ; nios_system:DUT|cpu_0:the_cpu_0|M_control_reg_rddata[2]                                                                                                                                                        ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; nios_system:DUT|cpu_0:the_cpu_0|E_control_reg_rddata[1]                                                                                                                                                      ; Stuck at GND              ; nios_system:DUT|cpu_0:the_cpu_0|M_control_reg_rddata[1]                                                                                                                                                        ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; nios_system:DUT|cpu_0:the_cpu_0|E_ctrl_br_always_pred_taken                                                                                                                                                  ; Stuck at GND              ; nios_system:DUT|cpu_0:the_cpu_0|M_ctrl_br_always_pred_taken                                                                                                                                                    ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_goto1                                                                                 ; Stuck at GND              ; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|trigger_state                                                                              ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; nios_system:DUT|cpu_0:the_cpu_0|E_control_reg_rddata[31]                                                                                                                                                     ; Stuck at GND              ; nios_system:DUT|cpu_0:the_cpu_0|M_control_reg_rddata[31]                                                                                                                                                       ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; nios_system:DUT|cpu_0:the_cpu_0|E_control_reg_rddata[30]                                                                                                                                                     ; Stuck at GND              ; nios_system:DUT|cpu_0:the_cpu_0|M_control_reg_rddata[30]                                                                                                                                                       ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; nios_system:DUT|cpu_0:the_cpu_0|E_control_reg_rddata[29]                                                                                                                                                     ; Stuck at GND              ; nios_system:DUT|cpu_0:the_cpu_0|M_control_reg_rddata[29]                                                                                                                                                       ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; nios_system:DUT|cpu_0:the_cpu_0|E_control_reg_rddata[28]                                                                                                                                                     ; Stuck at GND              ; nios_system:DUT|cpu_0:the_cpu_0|M_control_reg_rddata[28]                                                                                                                                                       ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; nios_system:DUT|cpu_0:the_cpu_0|E_control_reg_rddata[27]                                                                                                                                                     ; Stuck at GND              ; nios_system:DUT|cpu_0:the_cpu_0|M_control_reg_rddata[27]                                                                                                                                                       ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; nios_system:DUT|cpu_0:the_cpu_0|E_control_reg_rddata[25]                                                                                                                                                     ; Stuck at GND              ; nios_system:DUT|cpu_0:the_cpu_0|M_control_reg_rddata[25]                                                                                                                                                       ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; nios_system:DUT|cpu_0:the_cpu_0|E_control_reg_rddata[9]                                                                                                                                                      ; Stuck at GND              ; nios_system:DUT|cpu_0:the_cpu_0|M_control_reg_rddata[9]                                                                                                                                                        ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; nios_system:DUT|cpu_0:the_cpu_0|E_control_reg_rddata[24]                                                                                                                                                     ; Stuck at GND              ; nios_system:DUT|cpu_0:the_cpu_0|M_control_reg_rddata[24]                                                                                                                                                       ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; nios_system:DUT|cpu_0:the_cpu_0|E_control_reg_rddata[23]                                                                                                                                                     ; Stuck at GND              ; nios_system:DUT|cpu_0:the_cpu_0|M_control_reg_rddata[23]                                                                                                                                                       ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; nios_system:DUT|cpu_0:the_cpu_0|E_control_reg_rddata[22]                                                                                                                                                     ; Stuck at GND              ; nios_system:DUT|cpu_0:the_cpu_0|M_control_reg_rddata[22]                                                                                                                                                       ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; nios_system:DUT|cpu_0:the_cpu_0|E_control_reg_rddata[21]                                                                                                                                                     ; Stuck at GND              ; nios_system:DUT|cpu_0:the_cpu_0|M_control_reg_rddata[21]                                                                                                                                                       ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts              ; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize.101 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2518  ;
; Number of registers using Synchronous Clear  ; 62    ;
; Number of registers using Synchronous Load   ; 266   ;
; Number of registers using Asynchronous Clear ; 2180  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1591  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                      ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; nios_system:DUT|sdram_0:the_sdram_0|m_cmd[0]                                                                                                                                           ; 2       ;
; nios_system:DUT|sdram_0:the_sdram_0|m_cmd[1]                                                                                                                                           ; 2       ;
; nios_system:DUT|sdram_0:the_sdram_0|m_cmd[2]                                                                                                                                           ; 2       ;
; nios_system:DUT|sdram_0:the_sdram_0|m_cmd[3]                                                                                                                                           ; 1       ;
; nios_system:DUT|sdram_0:the_sdram_0|i_addr[11]                                                                                                                                         ; 10      ;
; nios_system:DUT|sdram_0:the_sdram_0|i_cmd[0]                                                                                                                                           ; 2       ;
; nios_system:DUT|sdram_0:the_sdram_0|i_cmd[1]                                                                                                                                           ; 2       ;
; nios_system:DUT|sdram_0:the_sdram_0|i_cmd[2]                                                                                                                                           ; 2       ;
; nios_system:DUT|sdram_0:the_sdram_0|i_cmd[3]                                                                                                                                           ; 2       ;
; nios_system:DUT|jtag_uart_0:the_jtag_uart_0|av_waitrequest                                                                                                                             ; 3       ;
; nios_system:DUT|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]                                                                   ; 8       ;
; nios_system:DUT|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|fifo_contains_ones_n ; 3       ;
; nios_system:DUT|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n ; 3       ;
; nios_system:DUT|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_addend[0]                                                                                                          ; 5       ;
; nios_system:DUT|sdram_0:the_sdram_0|refresh_counter[12]                                                                                                                                ; 2       ;
; nios_system:DUT|sdram_0:the_sdram_0|refresh_counter[9]                                                                                                                                 ; 2       ;
; nios_system:DUT|sdram_0:the_sdram_0|refresh_counter[8]                                                                                                                                 ; 2       ;
; nios_system:DUT|sdram_0:the_sdram_0|refresh_counter[7]                                                                                                                                 ; 2       ;
; nios_system:DUT|sdram_0:the_sdram_0|refresh_counter[3]                                                                                                                                 ; 2       ;
; nios_system:DUT|cpu_0:the_cpu_0|M_pipe_flush                                                                                                                                           ; 51      ;
; nios_system:DUT|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                         ; 11      ;
; nios_system:DUT|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_reg_firsttransfer                                                               ; 1       ;
; nios_system:DUT|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                   ; 11      ;
; nios_system:DUT|jtag_uart_0:the_jtag_uart_0|t_dav                                                                                                                                      ; 2       ;
; nios_system:DUT|cpu_0:the_cpu_0|A_wr_dst_reg_from_M                                                                                                                                    ; 66      ;
; nios_system:DUT|cpu_0:the_cpu_0|ic_tag_clr_valid_bits                                                                                                                                  ; 1       ;
; nios_system:DUT|cpu_0:the_cpu_0|M_pipe_flush_waddr[21]                                                                                                                                 ; 1       ;
; nios_system:DUT|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rst2                                                                                       ; 3       ;
; nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[0]                                                   ; 2       ;
; nios_system:DUT|cpu_0:the_cpu_0|clr_break_line                                                                                                                                         ; 6       ;
; sld_hub:auto_hub|tdo                                                                                                                                                                   ; 2       ;
; Total number of inverted registers = 31                                                                                                                                                ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                                                                                                                                                                         ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |lights|nios_system:DUT|cpu_0:the_cpu_0|d_byteenable[1]                                                                                                                                                            ;                            ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; |lights|nios_system:DUT|cpu_0:the_cpu_0|d_address_tag_field[11]                                                                                                                                                    ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |lights|nios_system:DUT|cpu_0:the_cpu_0|M_mem_byte_en[0]                                                                                                                                                           ;                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |lights|nios_system:DUT|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                       ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |lights|nios_system:DUT|cpu_0:the_cpu_0|A_slow_inst_result[6]                                                                                                                                                      ;                            ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; |lights|nios_system:DUT|cpu_0:the_cpu_0|D_iw[27]                                                                                                                                                                   ;                            ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; |lights|nios_system:DUT|cpu_0:the_cpu_0|A_inst_result[24]                                                                                                                                                          ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |lights|nios_system:DUT|cpu_0:the_cpu_0|ic_fill_ap_cnt[3]                                                                                                                                                          ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |lights|nios_system:DUT|cpu_0:the_cpu_0|ic_fill_ap_offset[0]                                                                                                                                                       ;                            ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; |lights|nios_system:DUT|cpu_0:the_cpu_0|d_writedata[27]                                                                                                                                                            ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |lights|nios_system:DUT|cpu_0:the_cpu_0|A_dc_rd_data_cnt[1]                                                                                                                                                        ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |lights|nios_system:DUT|cpu_0:the_cpu_0|A_dc_rd_addr_cnt[0]                                                                                                                                                        ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |lights|nios_system:DUT|cpu_0:the_cpu_0|A_dc_wr_data_cnt[0]                                                                                                                                                        ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |lights|nios_system:DUT|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                    ;                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; |lights|nios_system:DUT|cpu_0:the_cpu_0|ic_tag_wraddress[0]                                                                                                                                                        ;                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; |lights|nios_system:DUT|cpu_0:the_cpu_0|E_src2[19]                                                                                                                                                                 ;                            ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[21]                                                                                  ;                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |lights|nios_system:DUT|lcd_0_control_slave_arbitrator:the_lcd_0_control_slave|lcd_0_control_slave_wait_counter[0]                                                                                                 ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |lights|nios_system:DUT|cpu_0:the_cpu_0|M_st_data[24]                                                                                                                                                              ;                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[12]                                                                                  ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[36] ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[34] ;                            ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[6]  ;                            ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[25] ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; |lights|nios_system:DUT|cpu_0:the_cpu_0|d_address_offset_field[1]                                                                                                                                                  ;                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; |lights|nios_system:DUT|cpu_0:the_cpu_0|E_src1[30]                                                                                                                                                                 ;                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[4]                                                                                   ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |lights|nios_system:DUT|sdram_0:the_sdram_0|m_dqm[0]                                                                                                                                                               ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |lights|nios_system:DUT|cpu_0:the_cpu_0|M_mem_byte_en[2]                                                                                                                                                           ;                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[25]                                                                      ;                            ;
; 6:1                ; 13 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; |lights|nios_system:DUT|cpu_0:the_cpu_0|F_pc[13]                                                                                                                                                                   ;                            ;
; 6:1                ; 22 bits   ; 88 LEs        ; 88 LEs               ; 0 LEs                  ; |lights|nios_system:DUT|cpu_0:the_cpu_0|M_pipe_flush_waddr[11]                                                                                                                                                     ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; |lights|nios_system:DUT|sdram_0:the_sdram_0|i_count[0]                                                                                                                                                             ;                            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |lights|nios_system:DUT|sdram_0:the_sdram_0|m_addr[11]                                                                                                                                                             ;                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; |lights|nios_system:DUT|sdram_0:the_sdram_0|m_addr[4]                                                                                                                                                              ;                            ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; |lights|nios_system:DUT|sdram_0:the_sdram_0|m_addr[3]                                                                                                                                                              ;                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; |lights|nios_system:DUT|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                    ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |lights|nios_system:DUT|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                    ;                            ;
; 12:1               ; 41 bits   ; 328 LEs       ; 0 LEs                ; 328 LEs                ; |lights|nios_system:DUT|sdram_0:the_sdram_0|active_addr[7]                                                                                                                                                         ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |lights|nios_system:DUT|cpu_0:the_cpu_0|d_writedata[0]                                                                                                                                                             ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |lights|nios_system:DUT|sdram_0:the_sdram_0|m_data[8]                                                                                                                                                              ;                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |lights|nios_system:DUT|cpu_0:the_cpu_0|E_logic_result[9]                                                                                                                                                          ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |lights|nios_system:DUT|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter_next_value[2]                                                                     ;                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; |lights|nios_system:DUT|cpu_0:the_cpu_0|F_iw[14]                                                                                                                                                                   ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |lights|nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[1]                                                                                                                            ;                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; |lights|nios_system:DUT|cpu_0:the_cpu_0|dc_data_rd_port_addr[4]                                                                                                                                                    ;                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |lights|nios_system:DUT|cpu_0:the_cpu_0|dc_data_wr_port_addr[6]                                                                                                                                                    ;                            ;
; 3:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; |lights|nios_system:DUT|cpu_0:the_cpu_0|dc_data_wr_port_data[26]                                                                                                                                                   ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |lights|nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|nios_system_clock_0_slave_FSM:slave_FSM|Selector3                                                                                              ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |lights|nios_system:DUT|sdram_0:the_sdram_0|comb                                                                                                                                                                   ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |lights|nios_system:DUT|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1|updated_one_count                        ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |lights|nios_system:DUT|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1|updated_one_count                        ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |lights|nios_system:DUT|cpu_0:the_cpu_0|D_dst_regnum[1]                                                                                                                                                            ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |lights|nios_system:DUT|cpu_0:the_cpu_0|dc_data_wr_port_byte_en[1]                                                                                                                                                 ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |lights|nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|nios_system_clock_2_slave_FSM:slave_FSM|Selector0                                                                                              ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |lights|nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|nios_system_clock_1_slave_FSM:slave_FSM|Selector3                                                                                              ;                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; |lights|nios_system:DUT|cpu_0:the_cpu_0|D_src2_reg[21]                                                                                                                                                             ;                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; |lights|nios_system:DUT|cpu_0:the_cpu_0|A_wr_data_unfiltered[31]                                                                                                                                                   ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; |lights|nios_system:DUT|cpu_0:the_cpu_0|A_wr_data_unfiltered[12]                                                                                                                                                   ;                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |lights|nios_system:DUT|cpu_0:the_cpu_0|A_wr_data_unfiltered[4]                                                                                                                                                    ;                            ;
; 6:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; |lights|nios_system:DUT|cpu_0:the_cpu_0|F_ic_tag_rd_addr_nxt[4]                                                                                                                                                    ;                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; |lights|nios_system:DUT|sdram_0:the_sdram_0|Selector35                                                                                                                                                             ;                            ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; |lights|nios_system:DUT|sdram_0:the_sdram_0|Selector27                                                                                                                                                             ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Source assignments for nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0 ;
+-------------------+-------+------+-------------------------------------------------+
; Assignment        ; Value ; From ; To                                              ;
+-------------------+-------+------+-------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[22]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[21]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[20]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[19]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[18]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[17]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[16]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[15]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[14]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[13]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[12]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[11]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[10]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[9]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[8]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[7]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[6]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[5]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[4]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[21]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[20]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[19]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[18]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[17]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[16]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[15]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[14]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[13]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[12]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[11]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[10]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[9]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[8]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[7]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[6]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[5]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[4]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[3]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[2]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[22]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[21]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[20]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[19]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[18]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[17]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[16]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[15]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[14]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[13]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[12]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[11]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[10]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[9]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[8]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[7]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[6]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[5]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[4]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[3]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[22]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[21]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[20]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[19]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[18]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[17]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[16]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[15]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[14]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[13]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[12]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[11]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[10]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[9]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[8]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[7]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[6]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[5]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[4]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[21]                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[20]                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[19]                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[18]                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[17]                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[16]                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[15]                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[14]                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[13]                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[12]                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[11]                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[10]                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[9]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[8]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[7]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[6]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[5]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[4]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[3]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[2]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[21]~reg0                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[20]~reg0                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[19]~reg0                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[18]~reg0                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[17]~reg0                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[16]~reg0                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[15]~reg0                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[14]~reg0                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[13]~reg0                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[12]~reg0                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[11]~reg0                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[10]~reg0                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[9]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[8]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[7]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[6]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[5]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[4]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[3]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[2]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0                       ;
+-------------------+-------+------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|nios_system_clock_0_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Source assignments for nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1 ;
+-------------------+-------+------+-------------------------------------------------+
; Assignment        ; Value ; From ; To                                              ;
+-------------------+-------+------+-------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[22]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[21]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[20]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[19]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[18]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[17]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[16]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[15]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[14]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[13]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[12]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[11]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[10]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[9]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[8]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[7]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[6]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[5]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[4]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[21]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[20]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[19]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[18]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[17]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[16]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[15]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[14]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[13]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[12]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[11]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[10]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[9]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[8]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[7]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[6]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[5]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[4]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[3]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[2]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[22]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[21]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[20]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[19]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[18]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[17]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[16]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[15]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[14]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[13]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[12]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[11]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[10]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[9]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[8]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[7]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[6]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[5]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[4]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[3]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[22]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[21]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[20]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[19]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[18]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[17]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[16]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[15]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[14]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[13]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[12]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[11]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[10]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[9]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[8]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[7]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[6]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[5]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[4]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[21]                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[20]                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[19]                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[18]                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[17]                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[16]                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[15]                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[14]                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[13]                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[12]                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[11]                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[10]                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[9]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[8]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[7]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[6]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[5]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[4]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[3]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[2]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[21]~reg0                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[20]~reg0                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[19]~reg0                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[18]~reg0                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[17]~reg0                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[16]~reg0                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[15]~reg0                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[14]~reg0                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[13]~reg0                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[12]~reg0                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[11]~reg0                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[10]~reg0                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[9]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[8]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[7]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[6]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[5]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[4]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[3]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[2]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0                       ;
+-------------------+-------+------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|nios_system_clock_1_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Source assignments for nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2 ;
+-------------------+-------+------+-------------------------------------------------+
; Assignment        ; Value ; From ; To                                              ;
+-------------------+-------+------+-------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress~reg0                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address~reg0                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1                          ;
+-------------------+-------+------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|nios_system_clock_2_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for nios_system:DUT|sdram_0:the_sdram_0    ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:DUT|nios_system_reset_sys_clk_domain_synch_module:nios_system_reset_sys_clk_domain_synch ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:DUT|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:DUT|nios_system_reset_sdram_clk_domain_synch_module:nios_system_reset_sdram_clk_domain_synch ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                   ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:DUT|clocks_0:the_clocks_0 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; SYS_CLK_MULT   ; 1     ; Signed Integer                                            ;
; SYS_CLK_DIV    ; 1     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:DUT|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System ;
+-------------------------------+-------------------+-----------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                            ;
+-------------------------------+-------------------+-----------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                         ;
; PLL_TYPE                      ; FAST              ; Untyped                                                         ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                         ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                         ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                         ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                         ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                         ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                  ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                         ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                         ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                         ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                         ;
; LOCK_LOW                      ; 1                 ; Untyped                                                         ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                         ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                         ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                         ;
; SKIP_VCO                      ; OFF               ; Untyped                                                         ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                         ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                         ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                         ;
; BANDWIDTH                     ; 0                 ; Untyped                                                         ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                         ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                         ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                         ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                         ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                         ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                         ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                         ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                         ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                         ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                         ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                         ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                         ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                                                  ;
; CLK1_MULTIPLY_BY              ; 1                 ; Signed Integer                                                  ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                                  ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                         ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                         ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                         ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                         ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                         ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                         ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                         ;
; CLK2_DIVIDE_BY                ; 2                 ; Signed Integer                                                  ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                                                  ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                                                  ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                         ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                         ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                         ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                         ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                         ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                         ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                         ;
; CLK2_PHASE_SHIFT              ; 20000             ; Untyped                                                         ;
; CLK1_PHASE_SHIFT              ; -3000             ; Untyped                                                         ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                         ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                         ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                         ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                         ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                         ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                         ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                         ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                         ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                         ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                         ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                         ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                         ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                         ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                         ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                                                  ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                                  ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                  ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                         ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                         ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                         ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                         ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                         ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                         ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                         ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                         ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                         ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                         ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                         ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                         ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                         ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                         ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                         ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                         ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                         ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                         ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                         ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                         ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                         ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                         ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                         ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                         ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                         ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                         ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                         ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                         ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                         ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                         ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                         ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                         ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                         ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                         ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                         ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                         ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                         ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                         ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                         ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                         ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                         ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                         ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                         ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                         ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                         ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                         ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                         ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                         ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                         ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                         ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                         ;
; VCO_MIN                       ; 0                 ; Untyped                                                         ;
; VCO_MAX                       ; 0                 ; Untyped                                                         ;
; VCO_CENTER                    ; 0                 ; Untyped                                                         ;
; PFD_MIN                       ; 0                 ; Untyped                                                         ;
; PFD_MAX                       ; 0                 ; Untyped                                                         ;
; M_INITIAL                     ; 0                 ; Untyped                                                         ;
; M                             ; 0                 ; Untyped                                                         ;
; N                             ; 1                 ; Untyped                                                         ;
; M2                            ; 1                 ; Untyped                                                         ;
; N2                            ; 1                 ; Untyped                                                         ;
; SS                            ; 1                 ; Untyped                                                         ;
; C0_HIGH                       ; 0                 ; Untyped                                                         ;
; C1_HIGH                       ; 0                 ; Untyped                                                         ;
; C2_HIGH                       ; 0                 ; Untyped                                                         ;
; C3_HIGH                       ; 0                 ; Untyped                                                         ;
; C4_HIGH                       ; 0                 ; Untyped                                                         ;
; C5_HIGH                       ; 0                 ; Untyped                                                         ;
; C6_HIGH                       ; 0                 ; Untyped                                                         ;
; C7_HIGH                       ; 0                 ; Untyped                                                         ;
; C8_HIGH                       ; 0                 ; Untyped                                                         ;
; C9_HIGH                       ; 0                 ; Untyped                                                         ;
; C0_LOW                        ; 0                 ; Untyped                                                         ;
; C1_LOW                        ; 0                 ; Untyped                                                         ;
; C2_LOW                        ; 0                 ; Untyped                                                         ;
; C3_LOW                        ; 0                 ; Untyped                                                         ;
; C4_LOW                        ; 0                 ; Untyped                                                         ;
; C5_LOW                        ; 0                 ; Untyped                                                         ;
; C6_LOW                        ; 0                 ; Untyped                                                         ;
; C7_LOW                        ; 0                 ; Untyped                                                         ;
; C8_LOW                        ; 0                 ; Untyped                                                         ;
; C9_LOW                        ; 0                 ; Untyped                                                         ;
; C0_INITIAL                    ; 0                 ; Untyped                                                         ;
; C1_INITIAL                    ; 0                 ; Untyped                                                         ;
; C2_INITIAL                    ; 0                 ; Untyped                                                         ;
; C3_INITIAL                    ; 0                 ; Untyped                                                         ;
; C4_INITIAL                    ; 0                 ; Untyped                                                         ;
; C5_INITIAL                    ; 0                 ; Untyped                                                         ;
; C6_INITIAL                    ; 0                 ; Untyped                                                         ;
; C7_INITIAL                    ; 0                 ; Untyped                                                         ;
; C8_INITIAL                    ; 0                 ; Untyped                                                         ;
; C9_INITIAL                    ; 0                 ; Untyped                                                         ;
; C0_MODE                       ; BYPASS            ; Untyped                                                         ;
; C1_MODE                       ; BYPASS            ; Untyped                                                         ;
; C2_MODE                       ; BYPASS            ; Untyped                                                         ;
; C3_MODE                       ; BYPASS            ; Untyped                                                         ;
; C4_MODE                       ; BYPASS            ; Untyped                                                         ;
; C5_MODE                       ; BYPASS            ; Untyped                                                         ;
; C6_MODE                       ; BYPASS            ; Untyped                                                         ;
; C7_MODE                       ; BYPASS            ; Untyped                                                         ;
; C8_MODE                       ; BYPASS            ; Untyped                                                         ;
; C9_MODE                       ; BYPASS            ; Untyped                                                         ;
; C0_PH                         ; 0                 ; Untyped                                                         ;
; C1_PH                         ; 0                 ; Untyped                                                         ;
; C2_PH                         ; 0                 ; Untyped                                                         ;
; C3_PH                         ; 0                 ; Untyped                                                         ;
; C4_PH                         ; 0                 ; Untyped                                                         ;
; C5_PH                         ; 0                 ; Untyped                                                         ;
; C6_PH                         ; 0                 ; Untyped                                                         ;
; C7_PH                         ; 0                 ; Untyped                                                         ;
; C8_PH                         ; 0                 ; Untyped                                                         ;
; C9_PH                         ; 0                 ; Untyped                                                         ;
; L0_HIGH                       ; 1                 ; Untyped                                                         ;
; L1_HIGH                       ; 1                 ; Untyped                                                         ;
; G0_HIGH                       ; 1                 ; Untyped                                                         ;
; G1_HIGH                       ; 1                 ; Untyped                                                         ;
; G2_HIGH                       ; 1                 ; Untyped                                                         ;
; G3_HIGH                       ; 1                 ; Untyped                                                         ;
; E0_HIGH                       ; 1                 ; Untyped                                                         ;
; E1_HIGH                       ; 1                 ; Untyped                                                         ;
; E2_HIGH                       ; 1                 ; Untyped                                                         ;
; E3_HIGH                       ; 1                 ; Untyped                                                         ;
; L0_LOW                        ; 1                 ; Untyped                                                         ;
; L1_LOW                        ; 1                 ; Untyped                                                         ;
; G0_LOW                        ; 1                 ; Untyped                                                         ;
; G1_LOW                        ; 1                 ; Untyped                                                         ;
; G2_LOW                        ; 1                 ; Untyped                                                         ;
; G3_LOW                        ; 1                 ; Untyped                                                         ;
; E0_LOW                        ; 1                 ; Untyped                                                         ;
; E1_LOW                        ; 1                 ; Untyped                                                         ;
; E2_LOW                        ; 1                 ; Untyped                                                         ;
; E3_LOW                        ; 1                 ; Untyped                                                         ;
; L0_INITIAL                    ; 1                 ; Untyped                                                         ;
; L1_INITIAL                    ; 1                 ; Untyped                                                         ;
; G0_INITIAL                    ; 1                 ; Untyped                                                         ;
; G1_INITIAL                    ; 1                 ; Untyped                                                         ;
; G2_INITIAL                    ; 1                 ; Untyped                                                         ;
; G3_INITIAL                    ; 1                 ; Untyped                                                         ;
; E0_INITIAL                    ; 1                 ; Untyped                                                         ;
; E1_INITIAL                    ; 1                 ; Untyped                                                         ;
; E2_INITIAL                    ; 1                 ; Untyped                                                         ;
; E3_INITIAL                    ; 1                 ; Untyped                                                         ;
; L0_MODE                       ; BYPASS            ; Untyped                                                         ;
; L1_MODE                       ; BYPASS            ; Untyped                                                         ;
; G0_MODE                       ; BYPASS            ; Untyped                                                         ;
; G1_MODE                       ; BYPASS            ; Untyped                                                         ;
; G2_MODE                       ; BYPASS            ; Untyped                                                         ;
; G3_MODE                       ; BYPASS            ; Untyped                                                         ;
; E0_MODE                       ; BYPASS            ; Untyped                                                         ;
; E1_MODE                       ; BYPASS            ; Untyped                                                         ;
; E2_MODE                       ; BYPASS            ; Untyped                                                         ;
; E3_MODE                       ; BYPASS            ; Untyped                                                         ;
; L0_PH                         ; 0                 ; Untyped                                                         ;
; L1_PH                         ; 0                 ; Untyped                                                         ;
; G0_PH                         ; 0                 ; Untyped                                                         ;
; G1_PH                         ; 0                 ; Untyped                                                         ;
; G2_PH                         ; 0                 ; Untyped                                                         ;
; G3_PH                         ; 0                 ; Untyped                                                         ;
; E0_PH                         ; 0                 ; Untyped                                                         ;
; E1_PH                         ; 0                 ; Untyped                                                         ;
; E2_PH                         ; 0                 ; Untyped                                                         ;
; E3_PH                         ; 0                 ; Untyped                                                         ;
; M_PH                          ; 0                 ; Untyped                                                         ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                         ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                         ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                         ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                         ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                         ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                         ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                         ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                         ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                         ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                         ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                         ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                         ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                         ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                         ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                         ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                         ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                         ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                         ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                         ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                         ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                         ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                         ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                         ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                         ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                         ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                         ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                         ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                         ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                         ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                         ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                         ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                         ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                         ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                         ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                         ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                         ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                         ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                         ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                         ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                         ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                         ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                         ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                         ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                         ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                         ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                         ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                         ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                         ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                         ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                         ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                                         ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                         ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                                         ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                         ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                         ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                         ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                         ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                         ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                         ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                         ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                         ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                         ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                         ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                         ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                         ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                                         ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                         ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                         ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                         ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                         ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                                                         ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                         ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                         ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                  ;
+-------------------------------+-------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                        ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                              ;
; lpm_width               ; 8           ; Signed Integer                                                                                              ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                              ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                                     ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                        ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                              ;
; lpm_width               ; 8           ; Signed Integer                                                                                              ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                              ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                                     ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                           ;
+-------------------------------+------------------------------------------------------------------------+
; Name                          ; Value                                                                  ;
+-------------------------------+------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                      ;
; Entity Instance               ; nios_system:DUT|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System ;
;     -- OPERATION_MODE         ; NORMAL                                                                 ;
;     -- PLL_TYPE               ; FAST                                                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                                                      ;
+-------------------------------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                        ;
+----------------------------+--------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                  ;
+----------------------------+--------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                      ;
; Entity Instance            ; nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                           ;
;     -- lpm_width           ; 8                                                                                                      ;
;     -- LPM_NUMWORDS        ; 64                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                     ;
; Entity Instance            ; nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                           ;
;     -- lpm_width           ; 8                                                                                                      ;
;     -- LPM_NUMWORDS        ; 64                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                     ;
+----------------------------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:DUT|nios_system_reset_sdram_clk_domain_synch_module:nios_system_reset_sdram_clk_domain_synch" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                 ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                            ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:DUT|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                         ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                    ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:DUT|nios_system_reset_sys_clk_domain_synch_module:nios_system_reset_sys_clk_domain_synch" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                             ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                        ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:DUT|sysid:the_sysid" ;
+-------+-------+----------+----------------------------------+
; Port  ; Type  ; Severity ; Details                          ;
+-------+-------+----------+----------------------------------+
; clock ; Input ; Info     ; Stuck at GND                     ;
+-------+-------+----------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:DUT|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                ;
+--------------+--------+----------+----------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.    ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.    ;
+--------------+--------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:DUT|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                      ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:DUT|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                      ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2"                                        ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; master_endofpacket   ; Input  ; Info     ; Stuck at GND                                                                        ;
; master_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:DUT|nios_system_clock_2_in_arbitrator:the_nios_system_clock_2_in"                                             ;
+--------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                       ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; nios_system_clock_2_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1"                                        ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; master_endofpacket   ; Input  ; Info     ; Stuck at GND                                                                        ;
; master_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:DUT|nios_system_clock_1_in_arbitrator:the_nios_system_clock_1_in"                                             ;
+--------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                       ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; nios_system_clock_1_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0"                                        ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; master_endofpacket   ; Input  ; Info     ; Stuck at GND                                                                        ;
; master_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; slave_writedata      ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:DUT|nios_system_clock_0_in_arbitrator:the_nios_system_clock_0_in"                                             ;
+--------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                       ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; nios_system_clock_0_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:DUT|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"                                                           ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:DUT|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"                                        ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                                ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; jtag_uart_0_avalon_jtag_slave_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_uart_0_avalon_jtag_slave_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:DUT|clocks_0:the_clocks_0"                                                                                                       ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:DUT"                                                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; sys_clk ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.0 Build 178 05/31/2012 SJ Full Version
    Info: Processing started: Mon Jan 27 15:42:13 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lights -c lights
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file clocks_0.v
    Info (12023): Found entity 1: clocks_0
Info (12021): Found 1 design units, including 1 entities, in source file lights.v
    Info (12023): Found entity 1: lights
Info (12127): Elaborating entity "lights" for the top level hierarchy
Warning (12125): Using design file nios_system.v, which is not specified as a design file for the current project, but contains definitions for 30 design units and 30 entities in project
    Info (12023): Found entity 1: HEX0_s1_arbitrator
    Info (12023): Found entity 2: HEX1_s1_arbitrator
    Info (12023): Found entity 3: HEX2_s1_arbitrator
    Info (12023): Found entity 4: HEX3_s1_arbitrator
    Info (12023): Found entity 5: HEX4_s1_arbitrator
    Info (12023): Found entity 6: HEX5_s1_arbitrator
    Info (12023): Found entity 7: HEX6_s1_arbitrator
    Info (12023): Found entity 8: HEX7_s1_arbitrator
    Info (12023): Found entity 9: clocks_0_avalon_clocks_slave_arbitrator
    Info (12023): Found entity 10: cpu_0_jtag_debug_module_arbitrator
    Info (12023): Found entity 11: cpu_0_data_master_arbitrator
    Info (12023): Found entity 12: cpu_0_instruction_master_arbitrator
    Info (12023): Found entity 13: jtag_uart_0_avalon_jtag_slave_arbitrator
    Info (12023): Found entity 14: keys_s1_arbitrator
    Info (12023): Found entity 15: lcd_0_control_slave_arbitrator
    Info (12023): Found entity 16: leds_s1_arbitrator
    Info (12023): Found entity 17: nios_system_clock_0_in_arbitrator
    Info (12023): Found entity 18: nios_system_clock_0_out_arbitrator
    Info (12023): Found entity 19: nios_system_clock_1_in_arbitrator
    Info (12023): Found entity 20: nios_system_clock_1_out_arbitrator
    Info (12023): Found entity 21: nios_system_clock_2_in_arbitrator
    Info (12023): Found entity 22: nios_system_clock_2_out_arbitrator
    Info (12023): Found entity 23: rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1_module
    Info (12023): Found entity 24: rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1_module
    Info (12023): Found entity 25: sdram_0_s1_arbitrator
    Info (12023): Found entity 26: sysid_control_slave_arbitrator
    Info (12023): Found entity 27: nios_system_reset_sys_clk_domain_synch_module
    Info (12023): Found entity 28: nios_system_reset_clk_0_domain_synch_module
    Info (12023): Found entity 29: nios_system_reset_sdram_clk_domain_synch_module
    Info (12023): Found entity 30: nios_system
Info (12128): Elaborating entity "nios_system" for hierarchy "nios_system:DUT"
Info (12128): Elaborating entity "HEX0_s1_arbitrator" for hierarchy "nios_system:DUT|HEX0_s1_arbitrator:the_HEX0_s1"
Warning (12125): Using design file HEX0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: HEX0
Info (12128): Elaborating entity "HEX0" for hierarchy "nios_system:DUT|HEX0:the_HEX0"
Info (12128): Elaborating entity "HEX1_s1_arbitrator" for hierarchy "nios_system:DUT|HEX1_s1_arbitrator:the_HEX1_s1"
Warning (12125): Using design file HEX1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: HEX1
Info (12128): Elaborating entity "HEX1" for hierarchy "nios_system:DUT|HEX1:the_HEX1"
Info (12128): Elaborating entity "HEX2_s1_arbitrator" for hierarchy "nios_system:DUT|HEX2_s1_arbitrator:the_HEX2_s1"
Warning (12125): Using design file HEX2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: HEX2
Info (12128): Elaborating entity "HEX2" for hierarchy "nios_system:DUT|HEX2:the_HEX2"
Info (12128): Elaborating entity "HEX3_s1_arbitrator" for hierarchy "nios_system:DUT|HEX3_s1_arbitrator:the_HEX3_s1"
Warning (12125): Using design file HEX3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: HEX3
Info (12128): Elaborating entity "HEX3" for hierarchy "nios_system:DUT|HEX3:the_HEX3"
Info (12128): Elaborating entity "HEX4_s1_arbitrator" for hierarchy "nios_system:DUT|HEX4_s1_arbitrator:the_HEX4_s1"
Warning (12125): Using design file HEX4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: HEX4
Info (12128): Elaborating entity "HEX4" for hierarchy "nios_system:DUT|HEX4:the_HEX4"
Info (12128): Elaborating entity "HEX5_s1_arbitrator" for hierarchy "nios_system:DUT|HEX5_s1_arbitrator:the_HEX5_s1"
Warning (12125): Using design file HEX5.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: HEX5
Info (12128): Elaborating entity "HEX5" for hierarchy "nios_system:DUT|HEX5:the_HEX5"
Info (12128): Elaborating entity "HEX6_s1_arbitrator" for hierarchy "nios_system:DUT|HEX6_s1_arbitrator:the_HEX6_s1"
Warning (12125): Using design file HEX6.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: HEX6
Info (12128): Elaborating entity "HEX6" for hierarchy "nios_system:DUT|HEX6:the_HEX6"
Info (12128): Elaborating entity "HEX7_s1_arbitrator" for hierarchy "nios_system:DUT|HEX7_s1_arbitrator:the_HEX7_s1"
Warning (12125): Using design file HEX7.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: HEX7
Info (12128): Elaborating entity "HEX7" for hierarchy "nios_system:DUT|HEX7:the_HEX7"
Info (12128): Elaborating entity "clocks_0_avalon_clocks_slave_arbitrator" for hierarchy "nios_system:DUT|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave"
Info (12128): Elaborating entity "clocks_0" for hierarchy "nios_system:DUT|clocks_0:the_clocks_0"
Warning (10858): Verilog HDL warning at clocks_0.v(99): object audio_clk_locked used but never assigned
Warning (10030): Net "audio_clk_locked" at clocks_0.v(99) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "altpll" for hierarchy "nios_system:DUT|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System"
Info (12130): Elaborated megafunction instantiation "nios_system:DUT|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System"
Info (12133): Instantiated megafunction "nios_system:DUT|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "-3000"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "20000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable0" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout0" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout1" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "cpu_0_jtag_debug_module_arbitrator" for hierarchy "nios_system:DUT|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module"
Info (12128): Elaborating entity "cpu_0_data_master_arbitrator" for hierarchy "nios_system:DUT|cpu_0_data_master_arbitrator:the_cpu_0_data_master"
Info (12128): Elaborating entity "cpu_0_instruction_master_arbitrator" for hierarchy "nios_system:DUT|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master"
Info (12021): Found 28 design units, including 28 entities, in source file cpu_0.v
    Info (12023): Found entity 1: cpu_0_ic_data_module
    Info (12023): Found entity 2: cpu_0_ic_tag_module
    Info (12023): Found entity 3: cpu_0_bht_module
    Info (12023): Found entity 4: cpu_0_register_bank_a_module
    Info (12023): Found entity 5: cpu_0_register_bank_b_module
    Info (12023): Found entity 6: cpu_0_dc_tag_module
    Info (12023): Found entity 7: cpu_0_dc_data_module
    Info (12023): Found entity 8: cpu_0_dc_victim_module
    Info (12023): Found entity 9: cpu_0_nios2_oci_debug
    Info (12023): Found entity 10: cpu_0_ociram_lpm_dram_bdp_component_module
    Info (12023): Found entity 11: cpu_0_nios2_ocimem
    Info (12023): Found entity 12: cpu_0_nios2_avalon_reg
    Info (12023): Found entity 13: cpu_0_nios2_oci_break
    Info (12023): Found entity 14: cpu_0_nios2_oci_xbrk
    Info (12023): Found entity 15: cpu_0_nios2_oci_dbrk
    Info (12023): Found entity 16: cpu_0_nios2_oci_itrace
    Info (12023): Found entity 17: cpu_0_nios2_oci_td_mode
    Info (12023): Found entity 18: cpu_0_nios2_oci_dtrace
    Info (12023): Found entity 19: cpu_0_nios2_oci_compute_tm_count
    Info (12023): Found entity 20: cpu_0_nios2_oci_fifowp_inc
    Info (12023): Found entity 21: cpu_0_nios2_oci_fifocount_inc
    Info (12023): Found entity 22: cpu_0_nios2_oci_fifo
    Info (12023): Found entity 23: cpu_0_nios2_oci_pib
    Info (12023): Found entity 24: cpu_0_traceram_lpm_dram_bdp_component_module
    Info (12023): Found entity 25: cpu_0_nios2_oci_im
    Info (12023): Found entity 26: cpu_0_nios2_performance_monitors
    Info (12023): Found entity 27: cpu_0_nios2_oci
    Info (12023): Found entity 28: cpu_0
Info (12128): Elaborating entity "cpu_0" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0"
Warning (12125): Using design file cpu_0_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu_0_test_bench
Info (12128): Elaborating entity "cpu_0_test_bench" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench"
Info (12128): Elaborating entity "cpu_0_ic_data_module" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qed1.tdf
    Info (12023): Found entity 1: altsyncram_qed1
Info (12128): Elaborating entity "altsyncram_qed1" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated"
Info (12128): Elaborating entity "cpu_0_ic_tag_module" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "cpu_0_ic_tag_ram.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "21"
    Info (12134): Parameter "width_b" = "21"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d5g1.tdf
    Info (12023): Found entity 1: altsyncram_d5g1
Info (12128): Elaborating entity "altsyncram_d5g1" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_d5g1:auto_generated"
Info (12128): Elaborating entity "cpu_0_bht_module" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "cpu_0_bht_ram.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "2"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8pf1.tdf
    Info (12023): Found entity 1: altsyncram_8pf1
Info (12128): Elaborating entity "altsyncram_8pf1" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated"
Info (12128): Elaborating entity "cpu_0_register_bank_a_module" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "cpu_0_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_87f1.tdf
    Info (12023): Found entity 1: altsyncram_87f1
Info (12128): Elaborating entity "altsyncram_87f1" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_87f1:auto_generated"
Info (12128): Elaborating entity "cpu_0_register_bank_b_module" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "cpu_0_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_97f1.tdf
    Info (12023): Found entity 1: altsyncram_97f1
Info (12128): Elaborating entity "altsyncram_97f1" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_97f1:auto_generated"
Info (12128): Elaborating entity "cpu_0_dc_tag_module" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "cpu_0_dc_tag_ram.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2ef1.tdf
    Info (12023): Found entity 1: altsyncram_2ef1
Info (12128): Elaborating entity "altsyncram_2ef1" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_2ef1:auto_generated"
Info (12128): Elaborating entity "cpu_0_dc_data_module" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_29f1.tdf
    Info (12023): Found entity 1: altsyncram_29f1
Info (12128): Elaborating entity "altsyncram_29f1" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated"
Info (12128): Elaborating entity "cpu_0_dc_victim_module" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad_b" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9vc1.tdf
    Info (12023): Found entity 1: altsyncram_9vc1
Info (12128): Elaborating entity "altsyncram_9vc1" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated"
Warning (12125): Using design file cpu_0_mult_cell.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu_0_mult_cell
Info (12128): Elaborating entity "cpu_0_mult_cell" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell"
Info (12128): Elaborating entity "altmult_add" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1"
Info (12130): Elaborated megafunction instantiation "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1"
Info (12133): Instantiated megafunction "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1" with the following parameter:
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "intended_device_family" = "CYCLONEII"
    Info (12134): Parameter "lpm_type" = "altmult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_4cr2.tdf
    Info (12023): Found entity 1: mult_add_4cr2
Info (12128): Elaborating entity "mult_add_4cr2" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_2o81.tdf
    Info (12023): Found entity 1: ded_mult_2o81
Info (12128): Elaborating entity "ded_mult_2o81" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf
    Info (12023): Found entity 1: dffpipe_93c
Info (12128): Elaborating entity "dffpipe_93c" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result"
Info (12128): Elaborating entity "altmult_add" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2"
Info (12130): Elaborated megafunction instantiation "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2"
Info (12133): Instantiated megafunction "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2" with the following parameter:
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "intended_device_family" = "CYCLONEII"
    Info (12134): Parameter "lpm_type" = "altmult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_6cr2.tdf
    Info (12023): Found entity 1: mult_add_6cr2
Info (12128): Elaborating entity "mult_add_6cr2" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated"
Info (12128): Elaborating entity "cpu_0_nios2_oci" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci"
Info (12128): Elaborating entity "cpu_0_nios2_oci_debug" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug"
Info (12128): Elaborating entity "cpu_0_nios2_ocimem" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem"
Info (12128): Elaborating entity "cpu_0_ociram_lpm_dram_bdp_component_module" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "init_file" = "cpu_0_ociram_default_contents.mif"
    Info (12134): Parameter "intended_device_family" = "CYCLONEII"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c572.tdf
    Info (12023): Found entity 1: altsyncram_c572
Info (12128): Elaborating entity "altsyncram_c572" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated"
Info (12128): Elaborating entity "cpu_0_nios2_avalon_reg" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg"
Info (12128): Elaborating entity "cpu_0_nios2_oci_break" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break"
Info (12128): Elaborating entity "cpu_0_nios2_oci_xbrk" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk"
Info (12128): Elaborating entity "cpu_0_nios2_oci_dbrk" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk"
Info (12128): Elaborating entity "cpu_0_nios2_oci_itrace" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace"
Info (12128): Elaborating entity "cpu_0_nios2_oci_dtrace" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace"
Info (12128): Elaborating entity "cpu_0_nios2_oci_td_mode" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "cpu_0_nios2_oci_fifo" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo"
Info (12128): Elaborating entity "cpu_0_nios2_oci_compute_tm_count" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count"
Info (12128): Elaborating entity "cpu_0_nios2_oci_fifowp_inc" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp"
Info (12128): Elaborating entity "cpu_0_nios2_oci_fifocount_inc" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount"
Warning (12125): Using design file cpu_0_oci_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu_0_oci_test_bench
Info (12128): Elaborating entity "cpu_0_oci_test_bench" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench"
Info (12128): Elaborating entity "cpu_0_nios2_oci_pib" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib"
Info (12128): Elaborating entity "cpu_0_nios2_oci_im" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im"
Info (12128): Elaborating entity "cpu_0_traceram_lpm_dram_bdp_component_module" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "CYCLONEII"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "36"
    Info (12134): Parameter "width_b" = "36"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e502.tdf
    Info (12023): Found entity 1: altsyncram_e502
Info (12128): Elaborating entity "altsyncram_e502" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated"
Warning (12125): Using design file cpu_0_jtag_debug_module_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu_0_jtag_debug_module_wrapper
Info (12128): Elaborating entity "cpu_0_jtag_debug_module_wrapper" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper"
Warning (12125): Using design file cpu_0_jtag_debug_module_tck.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu_0_jtag_debug_module_tck
Info (12128): Elaborating entity "cpu_0_jtag_debug_module_tck" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Warning (12125): Using design file cpu_0_jtag_debug_module_sysclk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu_0_jtag_debug_module_sysclk
Info (12128): Elaborating entity "cpu_0_jtag_debug_module_sysclk" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
Info (12128): Elaborating entity "jtag_uart_0_avalon_jtag_slave_arbitrator" for hierarchy "nios_system:DUT|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"
Warning (12125): Using design file jtag_uart_0.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project
    Info (12023): Found entity 1: jtag_uart_0_log_module
    Info (12023): Found entity 2: jtag_uart_0_sim_scfifo_w
    Info (12023): Found entity 3: jtag_uart_0_scfifo_w
    Info (12023): Found entity 4: jtag_uart_0_drom_module
    Info (12023): Found entity 5: jtag_uart_0_sim_scfifo_r
    Info (12023): Found entity 6: jtag_uart_0_scfifo_r
    Info (12023): Found entity 7: jtag_uart_0
Info (12128): Elaborating entity "jtag_uart_0" for hierarchy "nios_system:DUT|jtag_uart_0:the_jtag_uart_0"
Info (12128): Elaborating entity "jtag_uart_0_scfifo_w" for hierarchy "nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf
    Info (12023): Found entity 1: scfifo_1n21
Info (12128): Elaborating entity "scfifo_1n21" for hierarchy "nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf
    Info (12023): Found entity 1: a_dpfifo_8t21
Info (12128): Elaborating entity "a_dpfifo_8t21" for hierarchy "nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf
    Info (12023): Found entity 1: cntr_rj7
Info (12128): Elaborating entity "cntr_rj7" for hierarchy "nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf
    Info (12023): Found entity 1: dpram_5h21
Info (12128): Elaborating entity "dpram_5h21" for hierarchy "nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf
    Info (12023): Found entity 1: altsyncram_9tl1
Info (12128): Elaborating entity "altsyncram_9tl1" for hierarchy "nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf
    Info (12023): Found entity 1: cntr_fjb
Info (12128): Elaborating entity "cntr_fjb" for hierarchy "nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count"
Info (12128): Elaborating entity "jtag_uart_0_scfifo_r" for hierarchy "nios_system:DUT|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "nios_system:DUT|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "nios_system:DUT|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "nios_system:DUT|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "keys_s1_arbitrator" for hierarchy "nios_system:DUT|keys_s1_arbitrator:the_keys_s1"
Warning (12125): Using design file keys.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: keys
Info (12128): Elaborating entity "keys" for hierarchy "nios_system:DUT|keys:the_keys"
Info (12128): Elaborating entity "lcd_0_control_slave_arbitrator" for hierarchy "nios_system:DUT|lcd_0_control_slave_arbitrator:the_lcd_0_control_slave"
Warning (12125): Using design file lcd_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: lcd_0
Info (12128): Elaborating entity "lcd_0" for hierarchy "nios_system:DUT|lcd_0:the_lcd_0"
Info (12128): Elaborating entity "leds_s1_arbitrator" for hierarchy "nios_system:DUT|leds_s1_arbitrator:the_leds_s1"
Warning (12125): Using design file leds.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: leds
Info (12128): Elaborating entity "leds" for hierarchy "nios_system:DUT|leds:the_leds"
Info (12128): Elaborating entity "nios_system_clock_0_in_arbitrator" for hierarchy "nios_system:DUT|nios_system_clock_0_in_arbitrator:the_nios_system_clock_0_in"
Info (12128): Elaborating entity "nios_system_clock_0_out_arbitrator" for hierarchy "nios_system:DUT|nios_system_clock_0_out_arbitrator:the_nios_system_clock_0_out"
Warning (12125): Using design file nios_system_clock_0.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project
    Info (12023): Found entity 1: nios_system_clock_0_edge_to_pulse
    Info (12023): Found entity 2: nios_system_clock_0_slave_FSM
    Info (12023): Found entity 3: nios_system_clock_0_master_FSM
    Info (12023): Found entity 4: nios_system_clock_0_bit_pipe
    Info (12023): Found entity 5: nios_system_clock_0
Info (12128): Elaborating entity "nios_system_clock_0" for hierarchy "nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0"
Info (12128): Elaborating entity "nios_system_clock_0_edge_to_pulse" for hierarchy "nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|nios_system_clock_0_edge_to_pulse:read_done_edge_to_pulse"
Info (12128): Elaborating entity "nios_system_clock_0_slave_FSM" for hierarchy "nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|nios_system_clock_0_slave_FSM:slave_FSM"
Info (12128): Elaborating entity "nios_system_clock_0_master_FSM" for hierarchy "nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|nios_system_clock_0_master_FSM:master_FSM"
Info (12128): Elaborating entity "nios_system_clock_0_bit_pipe" for hierarchy "nios_system:DUT|nios_system_clock_0:the_nios_system_clock_0|nios_system_clock_0_bit_pipe:endofpacket_bit_pipe"
Info (12128): Elaborating entity "nios_system_clock_1_in_arbitrator" for hierarchy "nios_system:DUT|nios_system_clock_1_in_arbitrator:the_nios_system_clock_1_in"
Info (12128): Elaborating entity "nios_system_clock_1_out_arbitrator" for hierarchy "nios_system:DUT|nios_system_clock_1_out_arbitrator:the_nios_system_clock_1_out"
Warning (12125): Using design file nios_system_clock_1.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project
    Info (12023): Found entity 1: nios_system_clock_1_edge_to_pulse
    Info (12023): Found entity 2: nios_system_clock_1_slave_FSM
    Info (12023): Found entity 3: nios_system_clock_1_master_FSM
    Info (12023): Found entity 4: nios_system_clock_1_bit_pipe
    Info (12023): Found entity 5: nios_system_clock_1
Info (12128): Elaborating entity "nios_system_clock_1" for hierarchy "nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1"
Info (12128): Elaborating entity "nios_system_clock_1_edge_to_pulse" for hierarchy "nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|nios_system_clock_1_edge_to_pulse:read_done_edge_to_pulse"
Info (12128): Elaborating entity "nios_system_clock_1_slave_FSM" for hierarchy "nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|nios_system_clock_1_slave_FSM:slave_FSM"
Info (12128): Elaborating entity "nios_system_clock_1_master_FSM" for hierarchy "nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|nios_system_clock_1_master_FSM:master_FSM"
Info (12128): Elaborating entity "nios_system_clock_1_bit_pipe" for hierarchy "nios_system:DUT|nios_system_clock_1:the_nios_system_clock_1|nios_system_clock_1_bit_pipe:endofpacket_bit_pipe"
Info (12128): Elaborating entity "nios_system_clock_2_in_arbitrator" for hierarchy "nios_system:DUT|nios_system_clock_2_in_arbitrator:the_nios_system_clock_2_in"
Info (12128): Elaborating entity "nios_system_clock_2_out_arbitrator" for hierarchy "nios_system:DUT|nios_system_clock_2_out_arbitrator:the_nios_system_clock_2_out"
Warning (12125): Using design file nios_system_clock_2.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project
    Info (12023): Found entity 1: nios_system_clock_2_edge_to_pulse
    Info (12023): Found entity 2: nios_system_clock_2_slave_FSM
    Info (12023): Found entity 3: nios_system_clock_2_master_FSM
    Info (12023): Found entity 4: nios_system_clock_2_bit_pipe
    Info (12023): Found entity 5: nios_system_clock_2
Info (12128): Elaborating entity "nios_system_clock_2" for hierarchy "nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2"
Info (12128): Elaborating entity "nios_system_clock_2_edge_to_pulse" for hierarchy "nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|nios_system_clock_2_edge_to_pulse:read_done_edge_to_pulse"
Info (12128): Elaborating entity "nios_system_clock_2_slave_FSM" for hierarchy "nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|nios_system_clock_2_slave_FSM:slave_FSM"
Info (12128): Elaborating entity "nios_system_clock_2_master_FSM" for hierarchy "nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|nios_system_clock_2_master_FSM:master_FSM"
Info (12128): Elaborating entity "nios_system_clock_2_bit_pipe" for hierarchy "nios_system:DUT|nios_system_clock_2:the_nios_system_clock_2|nios_system_clock_2_bit_pipe:endofpacket_bit_pipe"
Info (12128): Elaborating entity "sdram_0_s1_arbitrator" for hierarchy "nios_system:DUT|sdram_0_s1_arbitrator:the_sdram_0_s1"
Info (12128): Elaborating entity "rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1_module" for hierarchy "nios_system:DUT|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_nios_system_clock_0_out_to_sdram_0_s1"
Info (12128): Elaborating entity "rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1_module" for hierarchy "nios_system:DUT|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_nios_system_clock_1_out_to_sdram_0_s1"
Warning (12125): Using design file sdram_0.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: sdram_0_input_efifo_module
    Info (12023): Found entity 2: sdram_0
Info (12128): Elaborating entity "sdram_0" for hierarchy "nios_system:DUT|sdram_0:the_sdram_0"
Info (12128): Elaborating entity "sdram_0_input_efifo_module" for hierarchy "nios_system:DUT|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module"
Info (12128): Elaborating entity "sysid_control_slave_arbitrator" for hierarchy "nios_system:DUT|sysid_control_slave_arbitrator:the_sysid_control_slave"
Warning (12125): Using design file sysid.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sysid
Info (12128): Elaborating entity "sysid" for hierarchy "nios_system:DUT|sysid:the_sysid"
Info (12128): Elaborating entity "nios_system_reset_sys_clk_domain_synch_module" for hierarchy "nios_system:DUT|nios_system_reset_sys_clk_domain_synch_module:nios_system_reset_sys_clk_domain_synch"
Info (12128): Elaborating entity "nios_system_reset_clk_0_domain_synch_module" for hierarchy "nios_system:DUT|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch"
Info (12128): Elaborating entity "nios_system_reset_sdram_clk_domain_synch_module" for hierarchy "nios_system:DUT|nios_system_reset_sdram_clk_domain_synch_module:nios_system_reset_sdram_clk_domain_synch"
Warning (12020): Port "address_b" on the entity instantiation of "cpu_0_traceram_lpm_dram_bdp_component" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored.
Warning (12020): Port "jdo" on the entity instantiation of "the_cpu_0_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored.
Warning (12030): Port "clk" on the entity instantiation of "DE_Clock_Generator_System" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic.
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[32]"
        Warning (14320): Synthesized away node "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[33]"
        Warning (14320): Synthesized away node "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[34]"
        Warning (14320): Synthesized away node "nios_system:DUT|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[35]"
Info (278001): Inferred 1 megafunctions from design logic
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "nios_system:DUT|cpu_0:the_cpu_0|Add17"
Info (12130): Elaborated megafunction instantiation "nios_system:DUT|cpu_0:the_cpu_0|lpm_add_sub:Add17"
Info (12133): Instantiated megafunction "nios_system:DUT|cpu_0:the_cpu_0|lpm_add_sub:Add17" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "33"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8ri.tdf
    Info (12023): Found entity 1: add_sub_8ri
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
    Warning (13410): Pin "LCD_ON" is stuck at VCC
    Warning (13410): Pin "LCD_BLON" is stuck at VCC
Info (17049): 75 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 18 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
Info (21057): Implemented 4986 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 26 input pins
    Info (21059): Implemented 111 output pins
    Info (21060): Implemented 24 bidirectional pins
    Info (21061): Implemented 4572 logic cells
    Info (21064): Implemented 247 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 92 warnings
    Info: Peak virtual memory: 438 megabytes
    Info: Processing ended: Mon Jan 27 15:42:32 2014
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:17


