memory-map:
  name: areaCRegsRegsMemsER
  bus: cern-be-vme-16
  size: 1024k
  x-gena:
    ident-code: 0xff
    map-version: 20161031
  children:
    - block:
        name: area
        address: next
        size: 512k
        x-gena:
          reserved: False
        children:
          - reg:
              name: test1
              width: 32
              access: rw
              address: 0x0
              x-gena:
                rmw: True
              x-fesa:
                persistence: Fesa
          - reg:
              name: test2
              width: 64
              access: rw
              address: next
              x-gena:
                rmw: True
              x-fesa:
                persistence: Fesa
          - reg:
              name: test3
              width: 32
              access: rw
              address: next
              x-fesa:
                persistence: Fesa
          - reg:
              name: test4
              width: 64
              access: rw
              address: next
              x-fesa:
                persistence: Fesa
          - reg:
              name: test5
              width: 32
              access: wo
              address: next
              x-fesa:
                persistence: Fesa
          - reg:
              name: test6
              width: 64
              access: wo
              address: next
              x-fesa:
                persistence: Fesa
          - reg:
              name: test7
              width: 64
              access: ro
              address: 0x80
              x-fesa:
                persistence: Fesa
          - reg:
              name: test8
              width: 64
              access: ro
              address: next
              x-fesa:
                persistence: Fesa
          - memory:
              name: mem1
              address: next
              memsize: 1k
              x-fesa:
                persistence: Fesa
              children:
                - reg:
                    name: mem1
                    width: 32
                    access: rw
          - memory:
              name: mem2
              address: next
              memsize: 1k
              x-fesa:
                persistence: Fesa
              children:
                - reg:
                    name: mem2
                    width: 32
                    access: rw
