$version Generated by VerilatedVcd $end
$date Wed Feb 26 15:06:27 2020
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 # clock $end
  $var wire  5 & io_exRd [4:0] $end
  $var wire  1 % io_exRegWrite $end
  $var wire  2 . io_forwardA [1:0] $end
  $var wire  2 / io_forwardB [1:0] $end
  $var wire  1 + io_hazard $end
  $var wire  5 ' io_idRs1 [4:0] $end
  $var wire  5 ( io_idRs2 [4:0] $end
  $var wire  5 - io_memRd [4:0] $end
  $var wire  1 , io_memRegWrite $end
  $var wire  2 ) io_operandAsel [1:0] $end
  $var wire  1 * io_operandBsel $end
  $var wire  1 $ reset $end
  $scope module HDU $end
   $var wire  1 # clock $end
   $var wire  5 & io_exRd [4:0] $end
   $var wire  1 % io_exRegWrite $end
   $var wire  2 . io_forwardA [1:0] $end
   $var wire  2 / io_forwardB [1:0] $end
   $var wire  1 + io_hazard $end
   $var wire  5 ' io_idRs1 [4:0] $end
   $var wire  5 ( io_idRs2 [4:0] $end
   $var wire  5 - io_memRd [4:0] $end
   $var wire  1 , io_memRegWrite $end
   $var wire  2 ) io_operandAsel [1:0] $end
   $var wire  1 * io_operandBsel $end
   $var wire  1 $ reset $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
0%
b00000 &
b00000 '
b00000 (
b00 )
0*
0+
0,
b00000 -
b00 .
b00 /
#1
1#
#2
0#
#3
1#
#4
0#
#5
1#
#6
0#
#7
1#
#8
0#
#9
1#
#10
0#
0$
#11
1#
#12
0#
#13
1#
#14
0#
#15
1#
#16
0#
#17
1#
#18
0#
#19
1#
#20
0#
#21
1#
#22
0#
#23
1#
#24
0#
#25
1#
#26
0#
#27
1#
#28
0#
#29
1#
#30
0#
#31
1#
#32
0#
#33
1#
#34
0#
#35
1#
#36
0#
#37
1#
#38
0#
#39
1#
#40
0#
#41
1#
#42
0#
#43
1#
#44
0#
#45
1#
#46
0#
#47
1#
#48
0#
#49
1#
