// Seed: 485662737
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout tri0 id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  generate
    if (1'b0) begin : LABEL_0
      assign id_4 = -1;
    end
  endgenerate
  logic id_9;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  input wire id_19;
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  module_0 modCall_1 (
      id_4,
      id_14,
      id_6,
      id_18,
      id_10,
      id_6,
      id_18,
      id_15
  );
  assign modCall_1.id_4 = 0;
  output supply0 id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_20;
  assign id_7 = -1;
endmodule
