                         Lattice Mapping Report File
Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2023.1.0.43.3
Mapped on: Wed Nov 13 16:42:50 2024

Design Information
------------------

Command line:   map -i lab7_impl_1_syn.udb -pdc Z:/es4/Lab7/mapping.pdc -o
     lab7_impl_1_map.udb -mp lab7_impl_1.mrp -hierrpt -gui

Design Summary
--------------

   Number of slice registers:  36 out of  5280 (1%)
   Number of I/O registers:      2 out of   117 (2%)
   Number of LUT4s:            64 out of  5280 (1%)
      Number of logic LUT4s:              19
      Number of inserted feedthru LUT4s:   7
      Number of replicated LUT4s:          6
      Number of ripple logic:             16 (32 LUT4s)
   Number of IO sites used:   5 out of 39 (13%)
      Number of IO sites used for general PIO: 5
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 5 out of 36 (14%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 5 out of 39 (13%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             1 out of 30 (3%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  1
      Net clk: 29 loads, 29 rising, 0 falling (Driver: Pin osc/CLKHF)
   Number of Clock Enables:  3
      Net VCC_net: 4 loads, 0 SLICEs
      Pin read_write: 1 loads, 0 SLICEs (Net: read_write_c)
      Net sample_counter_saved_0__N_35: 6 loads, 6 SLICEs
   Number of LSRs:  0
   Top 10 highest fanout non-clock nets:
      Net n135: 12 loads
      Net n68: 12 loads
      Net sample_counter_saved_0__N_35: 7 loads
      Net VCC_net: 6 loads
      Net read_write_c: 4 loads
      Net sample_counter[0]: 4 loads

                                    Page 1





Design Summary (cont)
---------------------
      Net sample_counter[1]: 4 loads
      Net sample_counter[2]: 4 loads
      Net sample_counter[3]: 4 loads
      Net sample_counter[4]: 4 loads




   Number of warnings:  4
   Number of errors:    0

Design Errors/Warnings
----------------------

WARNING <1026001> - map: Z:/es4/Lab7/mapping.pdc (6) : No port matched 'value1'.
WARNING <1027013> - map: No port matched 'value1'.
WARNING <1014301> - map: Can't resolve object 'value1' in constraint
     'ldc_set_location -site {20} [get_ports value1]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {20}
     [get_ports value1]'.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| read_value[1]       | OUTPUT    |           | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| read_value[0]       | OUTPUT    |           | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| read_write          | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| write_value[1]      | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| write_value[0]      | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block i1 was optimized away.

OSC Summary
-----------

OSC 1:                                 Pin/Node Value
  OSC Instance Name:                            osc
  Power UP:                            NODE     VCC_net
  Enable Signal:                       NODE     VCC_net
  OSC Output:                          NODE     clk
  DIV Setting:                                  00





                                    Page 2





ASIC Components
---------------

Instance Name: ram/read_value_c_1_I_0
         Type: IOLOGIC
Instance Name: ram/read_value_c_1_I_28
         Type: IOLOGIC
Instance Name: ram/mem0
         Type: EBR
Instance Name: osc
         Type: HFOSC

Constraint Summary
------------------

   Total number of constraints: 7
   Total number of constraints dropped: 1

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 56 MB




































                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor
     Corporation,  All rights reserved.
