verilog xil_defaultlib --include "../../../../random_number_gen_RTL.gen/sources_1/bd/design_1/ipshared/6dcf" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_latch_n_0_0/sim/design_1_latch_n_0_0.v" \
"../../../bd/design_1/ip/design_1_ready_counter_0_0/sim/design_1_ready_counter_0_0.v" \
"../../../bd/design_1/ip/design_1_SPI_0_0/sim/design_1_SPI_0_0.v" \
"../../../bd/design_1/ip/design_1_inv_chain_0_0/sim/design_1_inv_chain_0_0.v" \
"../../../bd/design_1/ip/design_1_pulse_formatter_0_0/sim/design_1_pulse_formatter_0_0.v" \
"../../../bd/design_1/ip/design_1_r2o_generic_v2_0_0/sim/design_1_r2o_generic_v2_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
