###############################################################
#  Generated by:      Cadence Tempus 20.20-p001_1
#  OS:                Linux x86_64(Host ID APL7.kletech.ac.in)
#  Generated on:      Sat Mar 22 10:31:42 2025
#  Design:            dtmf_recvr_core
#  Command:           report_timing -max_paths 10000000 -retime path_slew_propagation -retime_mode exhaustive -max_slack 0.200 > epba.rpt
###############################################################
Path 1: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[31]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[31]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.259
- Setup                         1.298
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.561
- Arrival Time                 38.285
= Slack Time                  -30.724
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -------------------------------------------------------------------------------------------------------------------
      Instance                                                          Arc           Cell      Retime  Arrival  Required  
                                                                                                Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^          -         -       5.334    -25.390  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^ -> Q ^   SDFFS_X2  0.639   5.973    -24.751  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              -             BUF_X16   0.000   5.973    -24.751  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              A ^ -> Z ^    BUF_X16   1.475   7.448    -23.276  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         -             INV_X4    0.044   7.492    -23.232  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         A ^ -> ZN v   INV_X4    1.788   9.281    -21.443  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0254A9121          -             NOR2_X2   0.000   9.281    -21.443  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0254A9121          A2 v -> ZN ^  NOR2_X2   1.639   10.920   -19.804  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0317A              -             AOI22_X1  0.000   10.920   -19.804  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0317A              B2 ^ -> ZN v  AOI22_X1  0.582   11.502   -19.222  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_RC_1033_0        -             NAND3_X1  0.000   11.502   -19.222  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_RC_1033_0        A3 v -> ZN ^  NAND3_X1  0.568   12.070   -18.654  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0170D                         -             NAND2_X4  0.000   12.070   -18.654  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0170D                         A1 ^ -> ZN v  NAND2_X4  0.233   12.303   -18.421  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0176D                         -             NAND3_X1  0.000   12.303   -18.421  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0176D                         A1 v -> ZN ^  NAND3_X1  0.464   12.767   -17.957  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_PSC552_opb_15_              -             BUF_X32   0.000   12.767   -17.957  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_PSC552_opb_15_              A ^ -> Z ^    BUF_X32   0.527   13.294   -17.429  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 -             NAND2_X4  0.002   13.296   -17.427  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 A1 ^ -> ZN v  NAND2_X4  0.201   13.497   -17.226  
      TDSP_CORE_INST/MPY_32_INST/Fp0074D                                -             INV_X8    0.000   13.497   -17.226  
      TDSP_CORE_INST/MPY_32_INST/Fp0074D                                A v -> ZN ^   INV_X8    0.182   13.680   -17.044  
      TDSP_CORE_INST/MPY_32_INST/p0052D                                 -             NAND2_X1  0.000   13.680   -17.044  
      TDSP_CORE_INST/MPY_32_INST/p0052D                                 A1 ^ -> ZN v  NAND2_X1  0.146   13.826   -16.898  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 -             NAND2_X4  0.000   13.826   -16.898  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 A1 v -> ZN ^  NAND2_X4  1.119   14.945   -15.778  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           -             INV_X32   0.002   14.947   -15.776  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           A ^ -> ZN v   INV_X32   0.709   15.656   -15.067  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            -             NAND2_X4  0.000   15.657   -15.067  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            A1 v -> ZN ^  NAND2_X4  0.546   16.203   -14.521  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            -             NAND2_X4  0.000   16.203   -14.521  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            A2 ^ -> ZN v  NAND2_X4  0.290   16.493   -14.231  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      -             INV_X16   0.000   16.493   -14.231  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      A v -> ZN ^   INV_X16   0.518   17.011   -13.712  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            -             NAND3_X4  0.000   17.012   -13.712  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            A1 ^ -> ZN v  NAND3_X4  0.877   17.889   -12.835  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            -             OAI21_X1  0.004   17.893   -12.831  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            B1 v -> ZN ^  OAI21_X1  2.345   20.239   -10.485  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      -             INV_X2    0.001   20.239   -10.485  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      A ^ -> ZN v   INV_X2    0.409   20.648   -10.076  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       -             NOR2_X4   0.000   20.648   -10.076  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       A1 v -> ZN ^  NOR2_X4   0.670   21.318   -9.406  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       -             NAND2_X2  0.000   21.318   -9.406  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       A2 ^ -> ZN v  NAND2_X2  0.308   21.626   -9.098  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       -             OAI21_X1  0.000   21.626   -9.098  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       A v -> ZN ^   OAI21_X1  0.725   22.351   -8.373  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            -             NAND2_X1  0.000   22.351   -8.373  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            A1 ^ -> ZN v  NAND2_X1  0.344   22.694   -8.029  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       -             OAI21_X1  0.000   22.694   -8.029  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       A v -> ZN ^   OAI21_X1  0.440   23.135   -7.589  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  -             BUF_X16   0.000   23.135   -7.589  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  A ^ -> Z ^    BUF_X16   0.407   23.542   -7.182  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            -             NAND2_X4  0.000   23.542   -7.182  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            A1 ^ -> ZN v  NAND2_X4  0.122   23.664   -7.060  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            -             OAI21_X1  0.000   23.664   -7.060  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            A v -> ZN ^   OAI21_X1  0.552   24.216   -6.508  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            -             NAND2_X1  0.000   24.216   -6.508  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            A1 ^ -> ZN v  NAND2_X1  0.271   24.486   -6.238  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            -             OAI21_X1  0.000   24.486   -6.238  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            A v -> ZN ^   OAI21_X1  0.556   25.042   -5.682  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            -             NAND2_X1  0.000   25.042   -5.682  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            A1 ^ -> ZN v  NAND2_X1  0.320   25.362   -5.362  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            -             NAND2_X1  0.000   25.362   -5.362  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            A2 v -> ZN ^  NAND2_X1  0.500   25.862   -4.862  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            -             XOR2_X2   0.000   25.862   -4.862  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            B ^ -> Z ^    XOR2_X2   0.726   26.588   -4.136  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            -             NAND2_X1  0.000   26.588   -4.136  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            A2 ^ -> ZN v  NAND2_X1  0.508   27.096   -3.628  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            -             NAND2_X1  0.000   27.096   -3.628  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            A2 v -> ZN ^  NAND2_X1  0.488   27.584   -3.140  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            -             NAND2_X1  0.000   27.584   -3.140  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            A1 ^ -> ZN v  NAND2_X1  0.270   27.854   -2.870  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            -             NAND2_X4  0.000   27.854   -2.870  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            A1 v -> ZN ^  NAND2_X4  0.248   28.102   -2.622  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            -             AND3_X2   0.000   28.102   -2.622  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            A2 ^ -> ZN ^  AND3_X2   0.874   28.976   -1.747  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A            -             NOR2_X4   0.002   28.978   -1.746  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A            A2 ^ -> ZN v  NOR2_X4   0.437   29.415   -1.309  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558            -             NAND3_X1  0.000   29.415   -1.309  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558            A1 v -> ZN ^  NAND3_X1  0.422   29.837   -0.887  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A            -             AND3_X2   0.000   29.837   -0.887  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A            A1 ^ -> ZN ^  AND3_X2   0.348   30.184   -0.539  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670  -             BUF_X16   0.000   30.184   -0.539  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670  A ^ -> Z ^    BUF_X16   0.322   30.506   -0.217  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A            -             OAI21_X1  0.001   30.508   -0.216  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A            B1 ^ -> ZN v  OAI21_X1  0.316   30.823   0.100  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A            -             OAI21_X2  0.000   30.823   0.100  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A            B1 v -> ZN ^  OAI21_X2  2.691   33.514   2.790  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A                                -             INV_X4    0.002   33.516   2.792  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A                                A ^ -> ZN v   INV_X4    0.966   34.482   3.759  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1008_0             -             AND3_X2   0.000   34.482   3.759  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1008_0             A3 v -> ZN v  AND3_X2   0.933   35.415   4.692  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1302_0             -             AND3_X2   0.000   35.415   4.692  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1302_0             A1 v -> ZN v  AND3_X2   0.292   35.707   4.983  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_2008_0             -             NAND3_X1  0.000   35.707   4.983  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_2008_0             A1 v -> ZN ^  NAND3_X1  0.170   35.877   5.153  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_2009_0             -             INV_X8    0.000   35.877   5.153  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_2009_0             A ^ -> ZN v   INV_X8    0.293   36.170   5.446  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p2430A                   -             NAND2_X1  0.000   36.170   5.446  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p2430A                   A1 v -> ZN ^  NAND2_X1  0.333   36.503   5.779  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p2364A                   -             OAI21_X1  0.000   36.503   5.779  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p2364A                   B1 ^ -> ZN v  OAI21_X1  0.263   36.766   6.042  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_1689_0                           -             NAND2_X4  0.000   36.766   6.042  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_1689_0                           A1 v -> ZN ^  NAND2_X4  0.270   37.036   6.312  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_1688_0                           -             NAND2_X4  0.000   37.036   6.312  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_1688_0                           A1 ^ -> ZN v  NAND2_X4  0.178   37.213   6.489  
      TDSP_CORE_INST/EXECUTE_INST/n1456D                                -             AOI22_X1  0.000   37.213   6.489  
      TDSP_CORE_INST/EXECUTE_INST/n1456D                                B1 v -> ZN ^  AOI22_X1  0.735   37.948   7.224  
      TDSP_CORE_INST/EXECUTE_INST/n1510D                                -             INV_X8    0.000   37.948   7.224  
      TDSP_CORE_INST/EXECUTE_INST/n1510D                                A ^ -> ZN v   INV_X8    0.337   38.285   7.561  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[31]                             -             SDFF_X2   0.000   38.285   7.561  
      -------------------------------------------------------------------------------------------------------------------
Path 2: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[25]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[25]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.261
- Setup                         1.283
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.578
- Arrival Time                 38.286
= Slack Time                  -30.708
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -------------------------------------------------------------------------------------------------------------------
      Instance                                                          Arc           Cell      Retime  Arrival  Required  
                                                                                                Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^          -         -       5.334    -25.374  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^ -> Q ^   SDFFS_X2  0.639   5.973    -24.735  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              -             BUF_X16   0.000   5.973    -24.735  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              A ^ -> Z ^    BUF_X16   1.475   7.448    -23.260  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         -             INV_X4    0.044   7.492    -23.216  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         A ^ -> ZN v   INV_X4    1.788   9.281    -21.427  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0254A9121          -             NOR2_X2   0.000   9.281    -21.427  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0254A9121          A2 v -> ZN ^  NOR2_X2   1.639   10.920   -19.788  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0317A              -             AOI22_X1  0.000   10.920   -19.788  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0317A              B2 ^ -> ZN v  AOI22_X1  0.582   11.502   -19.206  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_RC_1033_0        -             NAND3_X1  0.000   11.502   -19.206  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_RC_1033_0        A3 v -> ZN ^  NAND3_X1  0.568   12.070   -18.638  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0170D                         -             NAND2_X4  0.000   12.070   -18.638  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0170D                         A1 ^ -> ZN v  NAND2_X4  0.233   12.303   -18.405  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0176D                         -             NAND3_X1  0.000   12.303   -18.405  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0176D                         A1 v -> ZN ^  NAND3_X1  0.464   12.767   -17.941  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_PSC552_opb_15_              -             BUF_X32   0.000   12.767   -17.941  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_PSC552_opb_15_              A ^ -> Z ^    BUF_X32   0.527   13.294   -17.413  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 -             NAND2_X4  0.002   13.296   -17.411  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 A1 ^ -> ZN v  NAND2_X4  0.201   13.497   -17.210  
      TDSP_CORE_INST/MPY_32_INST/Fp0074D                                -             INV_X8    0.000   13.497   -17.210  
      TDSP_CORE_INST/MPY_32_INST/Fp0074D                                A v -> ZN ^   INV_X8    0.182   13.680   -17.028  
      TDSP_CORE_INST/MPY_32_INST/p0052D                                 -             NAND2_X1  0.000   13.680   -17.028  
      TDSP_CORE_INST/MPY_32_INST/p0052D                                 A1 ^ -> ZN v  NAND2_X1  0.146   13.826   -16.882  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 -             NAND2_X4  0.000   13.826   -16.882  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 A1 v -> ZN ^  NAND2_X4  1.119   14.945   -15.762  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           -             INV_X32   0.002   14.947   -15.760  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           A ^ -> ZN v   INV_X32   0.709   15.656   -15.051  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            -             NAND2_X4  0.000   15.657   -15.051  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            A1 v -> ZN ^  NAND2_X4  0.546   16.203   -14.505  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            -             NAND2_X4  0.000   16.203   -14.505  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            A2 ^ -> ZN v  NAND2_X4  0.290   16.493   -14.215  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      -             INV_X16   0.000   16.493   -14.215  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      A v -> ZN ^   INV_X16   0.518   17.011   -13.696  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            -             NAND3_X4  0.000   17.012   -13.696  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            A1 ^ -> ZN v  NAND3_X4  0.877   17.889   -12.819  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            -             OAI21_X1  0.004   17.893   -12.815  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            B1 v -> ZN ^  OAI21_X1  2.345   20.239   -10.469  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      -             INV_X2    0.001   20.239   -10.469  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      A ^ -> ZN v   INV_X2    0.409   20.648   -10.059  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       -             NOR2_X4   0.000   20.648   -10.059  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       A1 v -> ZN ^  NOR2_X4   0.670   21.318   -9.390  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       -             NAND2_X2  0.000   21.318   -9.390  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       A2 ^ -> ZN v  NAND2_X2  0.308   21.626   -9.082  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       -             OAI21_X1  0.000   21.626   -9.082  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       A v -> ZN ^   OAI21_X1  0.725   22.351   -8.357  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            -             NAND2_X1  0.000   22.351   -8.357  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            A1 ^ -> ZN v  NAND2_X1  0.344   22.694   -8.013  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       -             OAI21_X1  0.000   22.694   -8.013  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       A v -> ZN ^   OAI21_X1  0.440   23.135   -7.573  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  -             BUF_X16   0.000   23.135   -7.573  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  A ^ -> Z ^    BUF_X16   0.407   23.542   -7.166  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            -             NAND2_X4  0.000   23.542   -7.166  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            A1 ^ -> ZN v  NAND2_X4  0.122   23.664   -7.044  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            -             OAI21_X1  0.000   23.664   -7.044  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            A v -> ZN ^   OAI21_X1  0.552   24.216   -6.492  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            -             NAND2_X1  0.000   24.216   -6.492  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            A1 ^ -> ZN v  NAND2_X1  0.271   24.486   -6.222  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            -             OAI21_X1  0.000   24.486   -6.222  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            A v -> ZN ^   OAI21_X1  0.556   25.042   -5.666  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            -             NAND2_X1  0.000   25.042   -5.666  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            A1 ^ -> ZN v  NAND2_X1  0.320   25.362   -5.346  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            -             NAND2_X1  0.000   25.362   -5.346  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            A2 v -> ZN ^  NAND2_X1  0.500   25.862   -4.846  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            -             XOR2_X2   0.000   25.862   -4.846  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            B ^ -> Z ^    XOR2_X2   0.726   26.588   -4.120  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            -             NAND2_X1  0.000   26.588   -4.120  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            A2 ^ -> ZN v  NAND2_X1  0.508   27.096   -3.612  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            -             NAND2_X1  0.000   27.096   -3.612  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            A2 v -> ZN ^  NAND2_X1  0.488   27.584   -3.124  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            -             NAND2_X1  0.000   27.584   -3.124  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            A1 ^ -> ZN v  NAND2_X1  0.270   27.854   -2.854  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            -             NAND2_X4  0.000   27.854   -2.854  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            A1 v -> ZN ^  NAND2_X4  0.248   28.102   -2.605  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            -             AND3_X2   0.000   28.102   -2.605  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            A2 ^ -> ZN ^  AND3_X2   0.874   28.976   -1.731  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A            -             NOR2_X4   0.002   28.978   -1.730  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A            A2 ^ -> ZN v  NOR2_X4   0.437   29.415   -1.293  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558            -             NAND3_X1  0.000   29.415   -1.293  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558            A1 v -> ZN ^  NAND3_X1  0.422   29.837   -0.871  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A            -             AND3_X2   0.000   29.837   -0.871  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A            A1 ^ -> ZN ^  AND3_X2   0.348   30.184   -0.523  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670  -             BUF_X16   0.000   30.184   -0.523  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670  A ^ -> Z ^    BUF_X16   0.322   30.506   -0.201  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A            -             OAI21_X1  0.001   30.508   -0.200  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A            B1 ^ -> ZN v  OAI21_X1  0.316   30.823   0.116  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A            -             OAI21_X2  0.000   30.823   0.116  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A            B1 v -> ZN ^  OAI21_X2  2.691   33.514   2.807  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A                                -             INV_X4    0.002   33.516   2.808  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A                                A ^ -> ZN v   INV_X4    0.966   34.482   3.775  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_491_0              -             NAND4_X1  0.000   34.482   3.775  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_491_0              A1 v -> ZN ^  NAND4_X1  1.007   35.490   4.782  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p3404A                   -             OAI21_X2  0.000   35.490   4.782  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p3404A                   B1 ^ -> ZN v  OAI21_X2  0.380   35.870   5.162  
      TDSP_CORE_INST/MPY_32_INST/p3713A                                 -             AOI22_X1  0.000   35.870   5.162  
      TDSP_CORE_INST/MPY_32_INST/p3713A                                 B1 v -> ZN ^  AOI22_X1  0.854   36.724   6.016  
      TDSP_CORE_INST/MPY_32_INST/Fp3832A                                -             INV_X4    0.000   36.724   6.016  
      TDSP_CORE_INST/MPY_32_INST/Fp3832A                                A ^ -> ZN v   INV_X4    0.420   37.144   6.436  
      TDSP_CORE_INST/EXECUTE_INST/p0136A                                -             AOI22_X1  0.000   37.144   6.436  
      TDSP_CORE_INST/EXECUTE_INST/p0136A                                B1 v -> ZN ^  AOI22_X1  0.743   37.887   7.179  
      TDSP_CORE_INST/EXECUTE_INST/p0059A                                -             INV_X4    0.000   37.887   7.179  
      TDSP_CORE_INST/EXECUTE_INST/p0059A                                A ^ -> ZN v   INV_X4    0.399   38.286   7.578  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[25]                             -             SDFF_X2   0.000   38.286   7.578  
      -------------------------------------------------------------------------------------------------------------------
Path 3: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[30]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[30]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.270
- Setup                         1.275
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.596
- Arrival Time                 38.204
= Slack Time                  -30.609
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -------------------------------------------------------------------------------------------------------------------
      Instance                                                          Arc           Cell      Retime  Arrival  Required  
                                                                                                Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^          -         -       5.334    -25.275  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^ -> Q ^   SDFFS_X2  0.639   5.973    -24.636  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              -             BUF_X16   0.000   5.973    -24.636  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              A ^ -> Z ^    BUF_X16   1.475   7.448    -23.161  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         -             INV_X4    0.044   7.492    -23.117  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         A ^ -> ZN v   INV_X4    1.788   9.281    -21.328  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0254A9121          -             NOR2_X2   0.000   9.281    -21.328  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0254A9121          A2 v -> ZN ^  NOR2_X2   1.639   10.920   -19.689  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0317A              -             AOI22_X1  0.000   10.920   -19.689  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0317A              B2 ^ -> ZN v  AOI22_X1  0.582   11.502   -19.107  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_RC_1033_0        -             NAND3_X1  0.000   11.502   -19.107  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_RC_1033_0        A3 v -> ZN ^  NAND3_X1  0.568   12.070   -18.539  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0170D                         -             NAND2_X4  0.000   12.070   -18.539  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0170D                         A1 ^ -> ZN v  NAND2_X4  0.233   12.303   -18.306  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0176D                         -             NAND3_X1  0.000   12.303   -18.306  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0176D                         A1 v -> ZN ^  NAND3_X1  0.464   12.767   -17.842  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_PSC552_opb_15_              -             BUF_X32   0.000   12.767   -17.842  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_PSC552_opb_15_              A ^ -> Z ^    BUF_X32   0.527   13.294   -17.314  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 -             NAND2_X4  0.002   13.296   -17.312  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 A1 ^ -> ZN v  NAND2_X4  0.201   13.497   -17.111  
      TDSP_CORE_INST/MPY_32_INST/Fp0074D                                -             INV_X8    0.000   13.497   -17.111  
      TDSP_CORE_INST/MPY_32_INST/Fp0074D                                A v -> ZN ^   INV_X8    0.182   13.680   -16.929  
      TDSP_CORE_INST/MPY_32_INST/p0052D                                 -             NAND2_X1  0.000   13.680   -16.929  
      TDSP_CORE_INST/MPY_32_INST/p0052D                                 A1 ^ -> ZN v  NAND2_X1  0.146   13.826   -16.783  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 -             NAND2_X4  0.000   13.826   -16.783  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 A1 v -> ZN ^  NAND2_X4  1.119   14.945   -15.663  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           -             INV_X32   0.002   14.947   -15.662  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           A ^ -> ZN v   INV_X32   0.709   15.656   -14.952  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            -             NAND2_X4  0.000   15.657   -14.952  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            A1 v -> ZN ^  NAND2_X4  0.546   16.203   -14.406  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            -             NAND2_X4  0.000   16.203   -14.406  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            A2 ^ -> ZN v  NAND2_X4  0.290   16.493   -14.116  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      -             INV_X16   0.000   16.493   -14.116  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      A v -> ZN ^   INV_X16   0.518   17.011   -13.597  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            -             NAND3_X4  0.000   17.012   -13.597  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            A1 ^ -> ZN v  NAND3_X4  0.877   17.889   -12.720  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            -             OAI21_X1  0.004   17.893   -12.716  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            B1 v -> ZN ^  OAI21_X1  2.345   20.239   -10.370  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      -             INV_X2    0.001   20.239   -10.370  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      A ^ -> ZN v   INV_X2    0.409   20.648   -9.961  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       -             NOR2_X4   0.000   20.648   -9.961  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       A1 v -> ZN ^  NOR2_X4   0.670   21.318   -9.291  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       -             NAND2_X2  0.000   21.318   -9.291  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       A2 ^ -> ZN v  NAND2_X2  0.308   21.626   -8.983  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       -             OAI21_X1  0.000   21.626   -8.983  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       A v -> ZN ^   OAI21_X1  0.725   22.351   -8.258  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            -             NAND2_X1  0.000   22.351   -8.258  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            A1 ^ -> ZN v  NAND2_X1  0.344   22.694   -7.914  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       -             OAI21_X1  0.000   22.694   -7.914  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       A v -> ZN ^   OAI21_X1  0.440   23.135   -7.474  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  -             BUF_X16   0.000   23.135   -7.474  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  A ^ -> Z ^    BUF_X16   0.407   23.542   -7.067  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            -             NAND2_X4  0.000   23.542   -7.067  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            A1 ^ -> ZN v  NAND2_X4  0.122   23.664   -6.945  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            -             OAI21_X1  0.000   23.664   -6.945  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            A v -> ZN ^   OAI21_X1  0.552   24.216   -6.393  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            -             NAND2_X1  0.000   24.216   -6.393  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            A1 ^ -> ZN v  NAND2_X1  0.271   24.486   -6.123  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            -             OAI21_X1  0.000   24.486   -6.123  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            A v -> ZN ^   OAI21_X1  0.556   25.042   -5.567  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            -             NAND2_X1  0.000   25.042   -5.567  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            A1 ^ -> ZN v  NAND2_X1  0.320   25.362   -5.247  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            -             NAND2_X1  0.000   25.362   -5.247  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            A2 v -> ZN ^  NAND2_X1  0.500   25.862   -4.747  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            -             XOR2_X2   0.000   25.862   -4.747  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            B ^ -> Z ^    XOR2_X2   0.726   26.588   -4.021  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            -             NAND2_X1  0.000   26.588   -4.021  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            A2 ^ -> ZN v  NAND2_X1  0.508   27.096   -3.513  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            -             NAND2_X1  0.000   27.096   -3.513  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            A2 v -> ZN ^  NAND2_X1  0.488   27.584   -3.025  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            -             NAND2_X1  0.000   27.584   -3.025  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            A1 ^ -> ZN v  NAND2_X1  0.270   27.854   -2.755  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            -             NAND2_X4  0.000   27.854   -2.755  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            A1 v -> ZN ^  NAND2_X4  0.248   28.102   -2.507  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            -             AND3_X2   0.000   28.102   -2.507  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            A2 ^ -> ZN ^  AND3_X2   0.874   28.976   -1.632  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A            -             NOR2_X4   0.002   28.978   -1.631  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A            A2 ^ -> ZN v  NOR2_X4   0.437   29.415   -1.194  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558            -             NAND3_X1  0.000   29.415   -1.194  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558            A1 v -> ZN ^  NAND3_X1  0.422   29.837   -0.772  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A            -             AND3_X2   0.000   29.837   -0.772  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A            A1 ^ -> ZN ^  AND3_X2   0.348   30.184   -0.424  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670  -             BUF_X16   0.000   30.184   -0.424  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670  A ^ -> Z ^    BUF_X16   0.322   30.506   -0.102  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A            -             OAI21_X1  0.001   30.508   -0.101  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A            B1 ^ -> ZN v  OAI21_X1  0.316   30.823   0.215  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A            -             OAI21_X2  0.000   30.823   0.215  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A            B1 v -> ZN ^  OAI21_X2  2.691   33.514   2.905  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A                                -             INV_X4    0.002   33.516   2.907  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A                                A ^ -> ZN v   INV_X4    0.966   34.482   3.874  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1008_0             -             AND3_X2   0.000   34.482   3.874  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1008_0             A3 v -> ZN v  AND3_X2   0.933   35.415   4.807  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1302_0             -             AND3_X2   0.000   35.415   4.807  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1302_0             A1 v -> ZN v  AND3_X2   0.292   35.707   5.098  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_2008_0             -             NAND3_X1  0.000   35.707   5.098  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_2008_0             A1 v -> ZN ^  NAND3_X1  0.170   35.877   5.268  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_2009_0             -             INV_X8    0.000   35.877   5.268  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_2009_0             A ^ -> ZN v   INV_X8    0.293   36.170   5.561  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp2418A                  -             INV_X32   0.000   36.170   5.561  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp2418A                  A v -> ZN ^   INV_X32   0.179   36.349   5.740  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p2531A                   -             OAI21_X1  0.000   36.349   5.740  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p2531A                   B1 ^ -> ZN v  OAI21_X1  0.142   36.491   5.882  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_2012_0                           -             AOI22_X1  0.000   36.491   5.882  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_2012_0                           A1 v -> ZN ^  AOI22_X1  0.423   36.914   6.305  
      TDSP_CORE_INST/MPY_32_INST/FE_PSC504_n_32                         -             BUF_X16   0.000   36.914   6.305  
      TDSP_CORE_INST/MPY_32_INST/FE_PSC504_n_32                         A ^ -> Z ^    BUF_X16   0.404   37.318   6.709  
      TDSP_CORE_INST/MPY_32_INST/Fp3567A783                             -             INV_X8    0.000   37.318   6.709  
      TDSP_CORE_INST/MPY_32_INST/Fp3567A783                             A ^ -> ZN v   INV_X8    0.078   37.396   6.787  
      TDSP_CORE_INST/EXECUTE_INST/n1403D                                -             AOI22_X1  0.000   37.396   6.787  
      TDSP_CORE_INST/EXECUTE_INST/n1403D                                B1 v -> ZN ^  AOI22_X1  0.504   37.900   7.291  
      TDSP_CORE_INST/EXECUTE_INST/n1457D                                -             INV_X8    0.000   37.900   7.291  
      TDSP_CORE_INST/EXECUTE_INST/n1457D                                A ^ -> ZN v   INV_X8    0.304   38.204   7.596  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[30]                             -             SDFF_X2   0.000   38.204   7.596  
      -------------------------------------------------------------------------------------------------------------------
Path 4: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[28]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[28]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.254
- Setup                         1.278
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.576
- Arrival Time                 38.148
= Slack Time                  -30.572
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -------------------------------------------------------------------------------------------------------------------
      Instance                                                          Arc           Cell      Retime  Arrival  Required  
                                                                                                Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^          -         -       5.334    -25.239  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^ -> Q ^   SDFFS_X2  0.639   5.973    -24.599  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              -             BUF_X16   0.000   5.973    -24.599  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              A ^ -> Z ^    BUF_X16   1.475   7.448    -23.124  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         -             INV_X4    0.044   7.492    -23.080  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         A ^ -> ZN v   INV_X4    1.788   9.281    -21.292  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0254A9121          -             NOR2_X2   0.000   9.281    -21.291  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0254A9121          A2 v -> ZN ^  NOR2_X2   1.639   10.920   -19.652  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0317A              -             AOI22_X1  0.000   10.920   -19.652  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0317A              B2 ^ -> ZN v  AOI22_X1  0.582   11.502   -19.070  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_RC_1033_0        -             NAND3_X1  0.000   11.502   -19.070  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_RC_1033_0        A3 v -> ZN ^  NAND3_X1  0.568   12.070   -18.503  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0170D                         -             NAND2_X4  0.000   12.070   -18.503  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0170D                         A1 ^ -> ZN v  NAND2_X4  0.233   12.303   -18.270  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0176D                         -             NAND3_X1  0.000   12.303   -18.269  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0176D                         A1 v -> ZN ^  NAND3_X1  0.464   12.767   -17.805  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_PSC552_opb_15_              -             BUF_X32   0.000   12.767   -17.805  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_PSC552_opb_15_              A ^ -> Z ^    BUF_X32   0.527   13.294   -17.278  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 -             NAND2_X4  0.002   13.296   -17.276  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 A1 ^ -> ZN v  NAND2_X4  0.201   13.497   -17.075  
      TDSP_CORE_INST/MPY_32_INST/Fp0074D                                -             INV_X8    0.000   13.497   -17.075  
      TDSP_CORE_INST/MPY_32_INST/Fp0074D                                A v -> ZN ^   INV_X8    0.182   13.680   -16.892  
      TDSP_CORE_INST/MPY_32_INST/p0052D                                 -             NAND2_X1  0.000   13.680   -16.892  
      TDSP_CORE_INST/MPY_32_INST/p0052D                                 A1 ^ -> ZN v  NAND2_X1  0.146   13.826   -16.746  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 -             NAND2_X4  0.000   13.826   -16.746  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 A1 v -> ZN ^  NAND2_X4  1.119   14.945   -15.627  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           -             INV_X32   0.002   14.947   -15.625  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           A ^ -> ZN v   INV_X32   0.709   15.656   -14.916  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            -             NAND2_X4  0.000   15.657   -14.915  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            A1 v -> ZN ^  NAND2_X4  0.546   16.203   -14.369  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            -             NAND2_X4  0.000   16.203   -14.369  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            A2 ^ -> ZN v  NAND2_X4  0.290   16.493   -14.079  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      -             INV_X16   0.000   16.493   -14.079  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      A v -> ZN ^   INV_X16   0.518   17.011   -13.561  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            -             NAND3_X4  0.000   17.012   -13.560  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            A1 ^ -> ZN v  NAND3_X4  0.877   17.889   -12.683  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            -             OAI21_X1  0.004   17.893   -12.679  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            B1 v -> ZN ^  OAI21_X1  2.345   20.239   -10.334  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      -             INV_X2    0.001   20.239   -10.333  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      A ^ -> ZN v   INV_X2    0.409   20.648   -9.924  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       -             NOR2_X4   0.000   20.648   -9.924  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       A1 v -> ZN ^  NOR2_X4   0.670   21.318   -9.254  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       -             NAND2_X2  0.000   21.318   -9.254  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       A2 ^ -> ZN v  NAND2_X2  0.308   21.626   -8.946  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       -             OAI21_X1  0.000   21.626   -8.946  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       A v -> ZN ^   OAI21_X1  0.725   22.351   -8.221  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            -             NAND2_X1  0.000   22.351   -8.221  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            A1 ^ -> ZN v  NAND2_X1  0.344   22.694   -7.878  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       -             OAI21_X1  0.000   22.694   -7.878  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       A v -> ZN ^   OAI21_X1  0.440   23.135   -7.437  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  -             BUF_X16   0.000   23.135   -7.437  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  A ^ -> Z ^    BUF_X16   0.407   23.542   -7.030  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            -             NAND2_X4  0.000   23.542   -7.030  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            A1 ^ -> ZN v  NAND2_X4  0.122   23.664   -6.909  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            -             OAI21_X1  0.000   23.664   -6.909  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            A v -> ZN ^   OAI21_X1  0.552   24.216   -6.357  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            -             NAND2_X1  0.000   24.216   -6.357  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            A1 ^ -> ZN v  NAND2_X1  0.271   24.486   -6.086  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            -             OAI21_X1  0.000   24.486   -6.086  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            A v -> ZN ^   OAI21_X1  0.556   25.042   -5.530  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            -             NAND2_X1  0.000   25.042   -5.530  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            A1 ^ -> ZN v  NAND2_X1  0.320   25.362   -5.210  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            -             NAND2_X1  0.000   25.362   -5.210  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            A2 v -> ZN ^  NAND2_X1  0.500   25.862   -4.711  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            -             XOR2_X2   0.000   25.862   -4.711  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            B ^ -> Z ^    XOR2_X2   0.726   26.588   -3.984  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            -             NAND2_X1  0.000   26.588   -3.984  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            A2 ^ -> ZN v  NAND2_X1  0.508   27.096   -3.477  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            -             NAND2_X1  0.000   27.096   -3.477  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            A2 v -> ZN ^  NAND2_X1  0.488   27.584   -2.988  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            -             NAND2_X1  0.000   27.584   -2.988  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            A1 ^ -> ZN v  NAND2_X1  0.270   27.854   -2.718  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            -             NAND2_X4  0.000   27.854   -2.718  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            A1 v -> ZN ^  NAND2_X4  0.248   28.102   -2.470  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            -             AND3_X2   0.000   28.102   -2.470  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            A2 ^ -> ZN ^  AND3_X2   0.874   28.976   -1.596  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A            -             NOR2_X4   0.002   28.978   -1.594  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A            A2 ^ -> ZN v  NOR2_X4   0.437   29.415   -1.157  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558            -             NAND3_X1  0.000   29.415   -1.157  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558            A1 v -> ZN ^  NAND3_X1  0.422   29.837   -0.735  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A            -             AND3_X2   0.000   29.837   -0.735  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A            A1 ^ -> ZN ^  AND3_X2   0.348   30.184   -0.388  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670  -             BUF_X16   0.000   30.184   -0.388  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670  A ^ -> Z ^    BUF_X16   0.322   30.506   -0.066  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A            -             OAI21_X1  0.001   30.508   -0.064  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A            B1 ^ -> ZN v  OAI21_X1  0.316   30.823   0.251  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A            -             OAI21_X2  0.000   30.823   0.251  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A            B1 v -> ZN ^  OAI21_X2  2.691   33.514   2.942  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A                                -             INV_X4    0.002   33.516   2.944  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A                                A ^ -> ZN v   INV_X4    0.966   34.482   3.910  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1008_0             -             AND3_X2   0.000   34.482   3.910  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1008_0             A3 v -> ZN v  AND3_X2   0.933   35.415   4.843  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1302_0             -             AND3_X2   0.000   35.415   4.843  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1302_0             A1 v -> ZN v  AND3_X2   0.292   35.707   5.135  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp2238A                  -             INV_X1    0.000   35.707   5.135  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp2238A                  A v -> ZN ^   INV_X1    0.196   35.903   5.331  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p2869A                   -             OAI21_X1  0.000   35.903   5.331  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p2869A                   B1 ^ -> ZN v  OAI21_X1  0.198   36.101   5.529  
      TDSP_CORE_INST/MPY_32_INST/p3441A                                 -             AOI22_X1  0.000   36.101   5.529  
      TDSP_CORE_INST/MPY_32_INST/p3441A                                 B1 v -> ZN ^  AOI22_X1  0.773   36.874   6.301  
      TDSP_CORE_INST/MPY_32_INST/Fp3557A                                -             INV_X4    0.000   36.874   6.302  
      TDSP_CORE_INST/MPY_32_INST/Fp3557A                                A ^ -> ZN v   INV_X4    0.255   37.128   6.556  
      TDSP_CORE_INST/EXECUTE_INST/n0855D                                -             AOI22_X1  0.000   37.128   6.556  
      TDSP_CORE_INST/EXECUTE_INST/n0855D                                B1 v -> ZN ^  AOI22_X1  0.715   37.843   7.271  
      TDSP_CORE_INST/EXECUTE_INST/n0909D                                -             INV_X8    0.000   37.843   7.271  
      TDSP_CORE_INST/EXECUTE_INST/n0909D                                A ^ -> ZN v   INV_X8    0.305   38.148   7.576  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[28]                             -             SDFF_X2   0.000   38.148   7.576  
      -------------------------------------------------------------------------------------------------------------------
Path 5: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[29]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[29]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.254
- Setup                         1.288
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.566
- Arrival Time                 38.054
= Slack Time                  -30.488
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -------------------------------------------------------------------------------------------------------------------
      Instance                                                          Arc           Cell      Retime  Arrival  Required  
                                                                                                Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^          -         -       5.334    -25.154  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^ -> Q ^   SDFFS_X2  0.639   5.973    -24.515  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              -             BUF_X16   0.000   5.973    -24.515  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              A ^ -> Z ^    BUF_X16   1.475   7.448    -23.040  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         -             INV_X4    0.044   7.492    -22.996  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         A ^ -> ZN v   INV_X4    1.788   9.281    -21.207  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0254A9121          -             NOR2_X2   0.000   9.281    -21.207  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0254A9121          A2 v -> ZN ^  NOR2_X2   1.639   10.920   -19.568  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0317A              -             AOI22_X1  0.000   10.920   -19.568  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0317A              B2 ^ -> ZN v  AOI22_X1  0.582   11.502   -18.986  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_RC_1033_0        -             NAND3_X1  0.000   11.502   -18.986  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_RC_1033_0        A3 v -> ZN ^  NAND3_X1  0.568   12.070   -18.418  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0170D                         -             NAND2_X4  0.000   12.070   -18.418  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0170D                         A1 ^ -> ZN v  NAND2_X4  0.233   12.303   -18.185  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0176D                         -             NAND3_X1  0.000   12.303   -18.185  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0176D                         A1 v -> ZN ^  NAND3_X1  0.464   12.767   -17.721  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_PSC552_opb_15_              -             BUF_X32   0.000   12.767   -17.721  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_PSC552_opb_15_              A ^ -> Z ^    BUF_X32   0.527   13.294   -17.194  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 -             NAND2_X4  0.002   13.296   -17.191  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 A1 ^ -> ZN v  NAND2_X4  0.201   13.497   -16.991  
      TDSP_CORE_INST/MPY_32_INST/Fp0074D                                -             INV_X8    0.000   13.497   -16.991  
      TDSP_CORE_INST/MPY_32_INST/Fp0074D                                A v -> ZN ^   INV_X8    0.182   13.680   -16.808  
      TDSP_CORE_INST/MPY_32_INST/p0052D                                 -             NAND2_X1  0.000   13.680   -16.808  
      TDSP_CORE_INST/MPY_32_INST/p0052D                                 A1 ^ -> ZN v  NAND2_X1  0.146   13.826   -16.662  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 -             NAND2_X4  0.000   13.826   -16.662  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 A1 v -> ZN ^  NAND2_X4  1.119   14.945   -15.543  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           -             INV_X32   0.002   14.947   -15.541  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           A ^ -> ZN v   INV_X32   0.709   15.656   -14.832  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            -             NAND2_X4  0.000   15.657   -14.831  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            A1 v -> ZN ^  NAND2_X4  0.546   16.203   -14.285  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            -             NAND2_X4  0.000   16.203   -14.285  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            A2 ^ -> ZN v  NAND2_X4  0.290   16.493   -13.995  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      -             INV_X16   0.000   16.493   -13.995  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      A v -> ZN ^   INV_X16   0.518   17.011   -13.477  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            -             NAND3_X4  0.000   17.012   -13.476  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            A1 ^ -> ZN v  NAND3_X4  0.877   17.889   -12.599  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            -             OAI21_X1  0.004   17.893   -12.595  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            B1 v -> ZN ^  OAI21_X1  2.345   20.239   -10.249  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      -             INV_X2    0.001   20.239   -10.249  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      A ^ -> ZN v   INV_X2    0.409   20.648   -9.840  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       -             NOR2_X4   0.000   20.648   -9.840  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       A1 v -> ZN ^  NOR2_X4   0.670   21.318   -9.170  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       -             NAND2_X2  0.000   21.318   -9.170  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       A2 ^ -> ZN v  NAND2_X2  0.308   21.626   -8.862  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       -             OAI21_X1  0.000   21.626   -8.862  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       A v -> ZN ^   OAI21_X1  0.725   22.351   -8.137  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            -             NAND2_X1  0.000   22.351   -8.137  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            A1 ^ -> ZN v  NAND2_X1  0.344   22.694   -7.793  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       -             OAI21_X1  0.000   22.694   -7.793  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       A v -> ZN ^   OAI21_X1  0.440   23.135   -7.353  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  -             BUF_X16   0.000   23.135   -7.353  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  A ^ -> Z ^    BUF_X16   0.407   23.542   -6.946  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            -             NAND2_X4  0.000   23.542   -6.946  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            A1 ^ -> ZN v  NAND2_X4  0.122   23.664   -6.824  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            -             OAI21_X1  0.000   23.664   -6.824  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            A v -> ZN ^   OAI21_X1  0.552   24.216   -6.272  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            -             NAND2_X1  0.000   24.216   -6.272  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            A1 ^ -> ZN v  NAND2_X1  0.271   24.486   -6.002  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            -             OAI21_X1  0.000   24.486   -6.002  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            A v -> ZN ^   OAI21_X1  0.556   25.042   -5.446  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            -             NAND2_X1  0.000   25.042   -5.446  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            A1 ^ -> ZN v  NAND2_X1  0.320   25.362   -5.126  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            -             NAND2_X1  0.000   25.362   -5.126  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            A2 v -> ZN ^  NAND2_X1  0.500   25.862   -4.626  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            -             XOR2_X2   0.000   25.862   -4.626  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            B ^ -> Z ^    XOR2_X2   0.726   26.588   -3.900  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            -             NAND2_X1  0.000   26.588   -3.900  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            A2 ^ -> ZN v  NAND2_X1  0.508   27.096   -3.392  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            -             NAND2_X1  0.000   27.096   -3.392  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            A2 v -> ZN ^  NAND2_X1  0.488   27.584   -2.904  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            -             NAND2_X1  0.000   27.584   -2.904  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            A1 ^ -> ZN v  NAND2_X1  0.270   27.854   -2.634  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            -             NAND2_X4  0.000   27.854   -2.634  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            A1 v -> ZN ^  NAND2_X4  0.248   28.102   -2.386  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            -             AND3_X2   0.000   28.102   -2.386  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            A2 ^ -> ZN ^  AND3_X2   0.874   28.976   -1.511  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A            -             NOR2_X4   0.002   28.978   -1.510  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A            A2 ^ -> ZN v  NOR2_X4   0.437   29.415   -1.073  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558            -             NAND3_X1  0.000   29.415   -1.073  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558            A1 v -> ZN ^  NAND3_X1  0.422   29.837   -0.651  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A            -             AND3_X2   0.000   29.837   -0.651  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A            A1 ^ -> ZN ^  AND3_X2   0.348   30.184   -0.303  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670  -             BUF_X16   0.000   30.184   -0.303  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670  A ^ -> Z ^    BUF_X16   0.322   30.506   0.019  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A            -             OAI21_X1  0.001   30.508   0.020  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A            B1 ^ -> ZN v  OAI21_X1  0.316   30.823   0.335  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A            -             OAI21_X2  0.000   30.823   0.335  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A            B1 v -> ZN ^  OAI21_X2  2.691   33.514   3.026  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A                                -             INV_X4    0.002   33.516   3.028  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A                                A ^ -> ZN v   INV_X4    0.966   34.482   3.994  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1008_0             -             AND3_X2   0.000   34.482   3.995  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1008_0             A3 v -> ZN v  AND3_X2   0.933   35.415   4.927  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_PSC556_n_111          -             BUF_X4    0.000   35.415   4.927  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_PSC556_n_111          A v -> Z v    BUF_X4    0.220   35.636   5.148  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1301_0             -             NAND4_X4  0.000   35.636   5.148  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1301_0             A4 v -> ZN ^  NAND4_X4  0.225   35.861   5.373  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p2699A                   -             OAI21_X1  0.000   35.861   5.373  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p2699A                   B1 ^ -> ZN v  OAI21_X1  0.268   36.129   5.641  
      TDSP_CORE_INST/MPY_32_INST/p3450A786                              -             AOI22_X1  0.000   36.129   5.641  
      TDSP_CORE_INST/MPY_32_INST/p3450A786                              B1 v -> ZN ^  AOI22_X1  0.597   36.726   6.238  
      TDSP_CORE_INST/MPY_32_INST/Fp3567A785                             -             INV_X4    0.000   36.726   6.238  
      TDSP_CORE_INST/MPY_32_INST/Fp3567A785                             A ^ -> ZN v   INV_X4    0.268   36.994   6.506  
      TDSP_CORE_INST/EXECUTE_INST/n0933D                                -             AOI22_X1  0.000   36.994   6.506  
      TDSP_CORE_INST/EXECUTE_INST/n0933D                                B1 v -> ZN ^  AOI22_X1  0.643   37.638   7.150  
      TDSP_CORE_INST/EXECUTE_INST/n0987D                                -             INV_X4    0.000   37.638   7.150  
      TDSP_CORE_INST/EXECUTE_INST/n0987D                                A ^ -> ZN v   INV_X4    0.416   38.054   7.566  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[29]                             -             SDFF_X2   0.000   38.054   7.566  
      -------------------------------------------------------------------------------------------------------------------
Path 6: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[27]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[27]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.261
- Setup                         1.194
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.667
- Arrival Time                 38.155
= Slack Time                  -30.487
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -------------------------------------------------------------------------------------------------------------------
      Instance                                                          Arc           Cell      Retime  Arrival  Required  
                                                                                                Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^          -         -       5.334    -25.154  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^ -> Q ^   SDFFS_X2  0.639   5.973    -24.515  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              -             BUF_X16   0.000   5.973    -24.515  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              A ^ -> Z ^    BUF_X16   1.475   7.448    -23.039  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         -             INV_X4    0.044   7.492    -22.995  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         A ^ -> ZN v   INV_X4    1.788   9.281    -21.207  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              -             AND2_X2   0.000   9.281    -21.206  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              A2 v -> ZN v  AND2_X2   1.170   10.451   -20.036  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               -             AND2_X2   0.000   10.451   -20.036  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               A1 v -> ZN v  AND2_X2   0.336   10.788   -19.700  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     -             BUF_X32   0.000   10.788   -19.700  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     A v -> Z v    BUF_X32   0.341   11.129   -19.358  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         -             NAND2_X4  0.000   11.129   -19.358  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         A1 v -> ZN ^  NAND2_X4  0.231   11.360   -19.128  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         -             AND3_X2   0.000   11.360   -19.127  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         A3 ^ -> ZN ^  AND3_X2   0.386   11.745   -18.742  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         -             NAND2_X4  0.000   11.745   -18.742  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         A1 ^ -> ZN v  NAND2_X4  0.417   12.162   -18.325  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            -             INV_X32   0.000   12.163   -18.325  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            A v -> ZN ^   INV_X32   0.271   12.433   -18.054  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 -             NAND2_X4  0.000   12.433   -18.054  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 A2 ^ -> ZN v  NAND2_X4  0.200   12.634   -17.854  
      TDSP_CORE_INST/MPY_32_INST/p0161D                                 -             NOR2_X4   0.000   12.634   -17.854  
      TDSP_CORE_INST/MPY_32_INST/p0161D                                 A2 v -> ZN ^  NOR2_X4   0.564   13.197   -17.290  
      TDSP_CORE_INST/MPY_32_INST/p0278A                                 -             NAND2_X1  0.000   13.197   -17.290  
      TDSP_CORE_INST/MPY_32_INST/p0278A                                 A1 ^ -> ZN v  NAND2_X1  0.302   13.499   -16.988  
      TDSP_CORE_INST/MPY_32_INST/p0247A                                 -             NAND2_X4  0.000   13.499   -16.988  
      TDSP_CORE_INST/MPY_32_INST/p0247A                                 A1 v -> ZN ^  NAND2_X4  0.339   13.838   -16.650  
      TDSP_CORE_INST/MPY_32_INST/p0257A                                 -             NAND2_X1  0.000   13.838   -16.650  
      TDSP_CORE_INST/MPY_32_INST/p0257A                                 A1 ^ -> ZN v  NAND2_X1  0.239   14.076   -16.411  
      TDSP_CORE_INST/MPY_32_INST/p0238D                                 -             NAND2_X4  0.000   14.076   -16.411  
      TDSP_CORE_INST/MPY_32_INST/p0238D                                 A2 v -> ZN ^  NAND2_X4  1.307   15.383   -15.104  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0015D           -             INV_X32   0.002   15.385   -15.102  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0015D           A ^ -> ZN v   INV_X32   0.760   16.145   -14.342  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0314A            -             NAND2_X1  0.000   16.145   -14.342  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0314A            A1 v -> ZN ^  NAND2_X1  0.794   16.939   -13.548  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            -             NAND3_X4  0.000   16.939   -13.548  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            A2 ^ -> ZN v  NAND3_X4  0.949   17.889   -12.599  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            -             OAI21_X1  0.004   17.893   -12.594  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            B1 v -> ZN ^  OAI21_X1  2.345   20.239   -10.249  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      -             INV_X2    0.001   20.239   -10.248  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      A ^ -> ZN v   INV_X2    0.409   20.648   -9.839  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       -             NOR2_X4   0.000   20.648   -9.839  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       A1 v -> ZN ^  NOR2_X4   0.670   21.318   -9.170  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       -             NAND2_X2  0.000   21.318   -9.170  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       A2 ^ -> ZN v  NAND2_X2  0.308   21.626   -8.862  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       -             OAI21_X1  0.000   21.626   -8.862  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       A v -> ZN ^   OAI21_X1  0.725   22.351   -8.136  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            -             NAND2_X1  0.000   22.351   -8.136  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            A1 ^ -> ZN v  NAND2_X1  0.344   22.694   -7.793  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       -             OAI21_X1  0.000   22.694   -7.793  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       A v -> ZN ^   OAI21_X1  0.440   23.135   -7.353  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  -             BUF_X16   0.000   23.135   -7.353  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  A ^ -> Z ^    BUF_X16   0.407   23.542   -6.946  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            -             NAND2_X4  0.000   23.542   -6.945  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            A1 ^ -> ZN v  NAND2_X4  0.122   23.664   -6.824  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            -             OAI21_X1  0.000   23.664   -6.824  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            A v -> ZN ^   OAI21_X1  0.552   24.216   -6.272  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            -             NAND2_X1  0.000   24.216   -6.272  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            A1 ^ -> ZN v  NAND2_X1  0.271   24.486   -6.001  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            -             OAI21_X1  0.000   24.486   -6.001  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            A v -> ZN ^   OAI21_X1  0.556   25.042   -5.446  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            -             NAND2_X1  0.000   25.042   -5.446  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            A1 ^ -> ZN v  NAND2_X1  0.320   25.362   -5.126  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            -             NAND2_X1  0.000   25.362   -5.126  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            A2 v -> ZN ^  NAND2_X1  0.500   25.862   -4.626  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            -             XOR2_X2   0.000   25.862   -4.626  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            B ^ -> Z ^    XOR2_X2   0.726   26.588   -3.899  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            -             NAND2_X1  0.000   26.588   -3.899  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            A2 ^ -> ZN v  NAND2_X1  0.508   27.096   -3.392  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            -             NAND2_X1  0.000   27.096   -3.392  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            A2 v -> ZN ^  NAND2_X1  0.488   27.584   -2.903  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            -             NAND2_X1  0.000   27.584   -2.903  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            A1 ^ -> ZN v  NAND2_X1  0.270   27.854   -2.634  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            -             NAND2_X4  0.000   27.854   -2.633  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            A1 v -> ZN ^  NAND2_X4  0.248   28.102   -2.385  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            -             AND3_X2   0.000   28.102   -2.385  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            A2 ^ -> ZN ^  AND3_X2   0.874   28.976   -1.511  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A            -             NOR2_X4   0.002   28.978   -1.509  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A            A2 ^ -> ZN v  NOR2_X4   0.437   29.415   -1.073  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558            -             NAND3_X1  0.000   29.415   -1.073  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558            A1 v -> ZN ^  NAND3_X1  0.422   29.837   -0.651  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A            -             AND3_X2   0.000   29.837   -0.651  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A            A1 ^ -> ZN ^  AND3_X2   0.348   30.184   -0.303  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670  -             BUF_X16   0.000   30.184   -0.303  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670  A ^ -> Z ^    BUF_X16   0.322   30.506   0.019  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A            -             OAI21_X1  0.001   30.508   0.020  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A            B1 ^ -> ZN v  OAI21_X1  0.316   30.823   0.336  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A            -             OAI21_X2  0.000   30.823   0.336  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A            B1 v -> ZN ^  OAI21_X2  2.691   33.514   3.027  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A                                -             INV_X4    0.002   33.516   3.029  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A                                A ^ -> ZN v   INV_X4    0.966   34.482   3.995  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_486_0              -             INV_X4    0.000   34.482   3.995  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_486_0              A v -> ZN ^   INV_X4    0.668   35.150   4.663  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_484_0              -             NOR2_X4   0.000   35.150   4.663  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_484_0              A2 ^ -> ZN v  NOR2_X4   0.225   35.375   4.888  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_483_0              -             AND4_X2   0.000   35.375   4.888  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_483_0              A1 v -> ZN v  AND4_X2   0.391   35.766   5.278  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_482_0              -             NAND2_X4  0.000   35.766   5.278  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_482_0              A1 v -> ZN ^  NAND2_X4  0.177   35.942   5.455  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p3059A                   -             OAI21_X1  0.000   35.942   5.455  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p3059A                   B1 ^ -> ZN v  OAI21_X1  0.192   36.135   5.647  
      TDSP_CORE_INST/MPY_32_INST/p3573A                                 -             AOI22_X1  0.000   36.135   5.647  
      TDSP_CORE_INST/MPY_32_INST/p3573A                                 B1 v -> ZN ^  AOI22_X1  0.525   36.659   6.172  
      TDSP_CORE_INST/MPY_32_INST/FE_PSC492_n_14                         -             BUF_X16   0.000   36.659   6.172  
      TDSP_CORE_INST/MPY_32_INST/FE_PSC492_n_14                         A ^ -> Z ^    BUF_X16   0.507   37.167   6.679  
      TDSP_CORE_INST/MPY_32_INST/Fp3690A                                -             INV_X8    0.000   37.167   6.680  
      TDSP_CORE_INST/MPY_32_INST/Fp3690A                                A ^ -> ZN v   INV_X8    0.097   37.264   6.777  
      TDSP_CORE_INST/EXECUTE_INST/n0385D                                -             AOI22_X1  0.000   37.264   6.777  
      TDSP_CORE_INST/EXECUTE_INST/n0385D                                B1 v -> ZN ^  AOI22_X1  0.417   37.681   7.194  
      TDSP_CORE_INST/EXECUTE_INST/FE_PSC520_n_650                       -             BUF_X16   0.000   37.681   7.194  
      TDSP_CORE_INST/EXECUTE_INST/FE_PSC520_n_650                       A ^ -> Z ^    BUF_X16   0.379   38.060   7.573  
      TDSP_CORE_INST/EXECUTE_INST/n0439D                                -             INV_X8    0.000   38.060   7.573  
      TDSP_CORE_INST/EXECUTE_INST/n0439D                                A ^ -> ZN v   INV_X8    0.094   38.155   7.667  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[27]                             -             SDFF_X2   0.000   38.155   7.667  
      -------------------------------------------------------------------------------------------------------------------
Path 7: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[26]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[26]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.261
- Setup                         1.275
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.585
- Arrival Time                 37.865
= Slack Time                  -30.280
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -------------------------------------------------------------------------------------------------------------------
      Instance                                                          Arc           Cell      Retime  Arrival  Required  
                                                                                                Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^          -         -       5.334    -24.946  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^ -> Q ^   SDFFS_X2  0.639   5.973    -24.307  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              -             BUF_X16   0.000   5.973    -24.307  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              A ^ -> Z ^    BUF_X16   1.475   7.448    -22.832  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         -             INV_X4    0.044   7.492    -22.787  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         A ^ -> ZN v   INV_X4    1.788   9.281    -20.999  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              -             AND2_X2   0.000   9.281    -20.998  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              A2 v -> ZN v  AND2_X2   1.170   10.451   -19.828  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               -             AND2_X2   0.000   10.451   -19.828  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               A1 v -> ZN v  AND2_X2   0.336   10.788   -19.492  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     -             BUF_X32   0.000   10.788   -19.492  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     A v -> Z v    BUF_X32   0.341   11.129   -19.151  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         -             NAND2_X4  0.000   11.129   -19.150  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         A1 v -> ZN ^  NAND2_X4  0.231   11.360   -18.920  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         -             AND3_X2   0.000   11.360   -18.920  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         A3 ^ -> ZN ^  AND3_X2   0.386   11.745   -18.534  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         -             NAND2_X4  0.000   11.745   -18.534  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         A1 ^ -> ZN v  NAND2_X4  0.417   12.162   -18.117  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            -             INV_X32   0.000   12.163   -18.117  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            A v -> ZN ^   INV_X32   0.271   12.433   -17.846  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 -             NAND2_X4  0.000   12.433   -17.846  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 A2 ^ -> ZN v  NAND2_X4  0.200   12.634   -17.646  
      TDSP_CORE_INST/MPY_32_INST/p0161D                                 -             NOR2_X4   0.000   12.634   -17.646  
      TDSP_CORE_INST/MPY_32_INST/p0161D                                 A2 v -> ZN ^  NOR2_X4   0.564   13.197   -17.082  
      TDSP_CORE_INST/MPY_32_INST/p0278A                                 -             NAND2_X1  0.000   13.197   -17.082  
      TDSP_CORE_INST/MPY_32_INST/p0278A                                 A1 ^ -> ZN v  NAND2_X1  0.302   13.499   -16.781  
      TDSP_CORE_INST/MPY_32_INST/p0247A                                 -             NAND2_X4  0.000   13.499   -16.781  
      TDSP_CORE_INST/MPY_32_INST/p0247A                                 A1 v -> ZN ^  NAND2_X4  0.339   13.838   -16.442  
      TDSP_CORE_INST/MPY_32_INST/p0257A                                 -             NAND2_X1  0.000   13.838   -16.442  
      TDSP_CORE_INST/MPY_32_INST/p0257A                                 A1 ^ -> ZN v  NAND2_X1  0.239   14.076   -16.203  
      TDSP_CORE_INST/MPY_32_INST/p0238D                                 -             NAND2_X4  0.000   14.076   -16.203  
      TDSP_CORE_INST/MPY_32_INST/p0238D                                 A2 v -> ZN ^  NAND2_X4  1.307   15.383   -14.896  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0015D           -             INV_X32   0.002   15.385   -14.894  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0015D           A ^ -> ZN v   INV_X32   0.760   16.145   -14.135  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0314A            -             NAND2_X1  0.000   16.145   -14.135  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0314A            A1 v -> ZN ^  NAND2_X1  0.794   16.939   -13.340  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            -             NAND3_X4  0.000   16.939   -13.340  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            A2 ^ -> ZN v  NAND3_X4  0.949   17.889   -12.391  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            -             OAI21_X1  0.004   17.893   -12.386  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            B1 v -> ZN ^  OAI21_X1  2.345   20.239   -10.041  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      -             INV_X2    0.001   20.239   -10.040  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      A ^ -> ZN v   INV_X2    0.409   20.648   -9.631  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       -             NOR2_X4   0.000   20.648   -9.631  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       A1 v -> ZN ^  NOR2_X4   0.670   21.318   -8.962  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       -             NAND2_X2  0.000   21.318   -8.962  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       A2 ^ -> ZN v  NAND2_X2  0.308   21.626   -8.654  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       -             OAI21_X1  0.000   21.626   -8.654  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       A v -> ZN ^   OAI21_X1  0.725   22.351   -7.929  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            -             NAND2_X1  0.000   22.351   -7.929  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            A1 ^ -> ZN v  NAND2_X1  0.344   22.694   -7.585  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       -             OAI21_X1  0.000   22.694   -7.585  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       A v -> ZN ^   OAI21_X1  0.440   23.135   -7.145  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  -             BUF_X16   0.000   23.135   -7.145  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  A ^ -> Z ^    BUF_X16   0.407   23.542   -6.738  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            -             NAND2_X4  0.000   23.542   -6.738  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            A1 ^ -> ZN v  NAND2_X4  0.122   23.664   -6.616  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            -             OAI21_X1  0.000   23.664   -6.616  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            A v -> ZN ^   OAI21_X1  0.552   24.216   -6.064  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            -             NAND2_X1  0.000   24.216   -6.064  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            A1 ^ -> ZN v  NAND2_X1  0.271   24.486   -5.793  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            -             OAI21_X1  0.000   24.486   -5.793  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            A v -> ZN ^   OAI21_X1  0.556   25.042   -5.238  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            -             NAND2_X1  0.000   25.042   -5.238  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            A1 ^ -> ZN v  NAND2_X1  0.320   25.362   -4.918  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            -             NAND2_X1  0.000   25.362   -4.918  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            A2 v -> ZN ^  NAND2_X1  0.500   25.862   -4.418  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            -             XOR2_X2   0.000   25.862   -4.418  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            B ^ -> Z ^    XOR2_X2   0.726   26.588   -3.692  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            -             NAND2_X1  0.000   26.588   -3.692  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            A2 ^ -> ZN v  NAND2_X1  0.508   27.096   -3.184  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            -             NAND2_X1  0.000   27.096   -3.184  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            A2 v -> ZN ^  NAND2_X1  0.488   27.584   -2.696  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            -             NAND2_X1  0.000   27.584   -2.696  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            A1 ^ -> ZN v  NAND2_X1  0.270   27.854   -2.426  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            -             NAND2_X4  0.000   27.854   -2.426  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            A1 v -> ZN ^  NAND2_X4  0.248   28.102   -2.177  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            -             AND3_X2   0.000   28.102   -2.177  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            A2 ^ -> ZN ^  AND3_X2   0.874   28.976   -1.303  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A            -             NOR2_X4   0.002   28.978   -1.302  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A            A2 ^ -> ZN v  NOR2_X4   0.437   29.415   -0.865  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558            -             NAND3_X1  0.000   29.415   -0.865  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558            A1 v -> ZN ^  NAND3_X1  0.422   29.837   -0.443  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A            -             AND3_X2   0.000   29.837   -0.443  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A            A1 ^ -> ZN ^  AND3_X2   0.348   30.184   -0.095  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670  -             BUF_X16   0.000   30.184   -0.095  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670  A ^ -> Z ^    BUF_X16   0.322   30.506   0.227  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A            -             OAI21_X1  0.001   30.508   0.228  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A            B1 ^ -> ZN v  OAI21_X1  0.316   30.823   0.544  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A            -             OAI21_X2  0.000   30.823   0.544  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A            B1 v -> ZN ^  OAI21_X2  2.691   33.514   3.235  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A                                -             INV_X4    0.002   33.516   3.236  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A                                A ^ -> ZN v   INV_X4    0.966   34.482   4.203  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1008_0             -             AND3_X2   0.000   34.482   4.203  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1008_0             A3 v -> ZN v  AND3_X2   0.933   35.415   5.136  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp2084A                  -             INV_X2    0.000   35.415   5.136  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp2084A                  A v -> ZN ^   INV_X2    0.219   35.634   5.355  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p3240A                   -             OAI21_X1  0.000   35.634   5.355  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p3240A                   B1 ^ -> ZN v  OAI21_X1  0.181   35.815   5.536  
      TDSP_CORE_INST/MPY_32_INST/p3572A                                 -             AOI22_X1  0.000   35.815   5.536  
      TDSP_CORE_INST/MPY_32_INST/p3572A                                 B1 v -> ZN ^  AOI22_X1  0.799   36.615   6.335  
      TDSP_CORE_INST/MPY_32_INST/Fp3689A                                -             INV_X8    0.000   36.615   6.336  
      TDSP_CORE_INST/MPY_32_INST/Fp3689A                                A ^ -> ZN v   INV_X8    0.209   36.824   6.544  
      TDSP_CORE_INST/EXECUTE_INST/n0307D                                -             AOI22_X1  0.000   36.824   6.544  
      TDSP_CORE_INST/EXECUTE_INST/n0307D                                B1 v -> ZN ^  AOI22_X1  0.668   37.492   7.213  
      TDSP_CORE_INST/EXECUTE_INST/n0361D                                -             INV_X4    0.000   37.492   7.213  
      TDSP_CORE_INST/EXECUTE_INST/n0361D                                A ^ -> ZN v   INV_X4    0.373   37.865   7.585  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[26]                             -             SDFF_X2   0.000   37.865   7.585  
      -------------------------------------------------------------------------------------------------------------------
Path 8: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[23]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[23]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.254
- Setup                         1.279
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.575
- Arrival Time                 37.802
= Slack Time                  -30.227
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -------------------------------------------------------------------------------------------------------------------
      Instance                                                          Arc           Cell      Retime  Arrival  Required  
                                                                                                Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^          -         -       5.334    -24.893  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^ -> Q ^   SDFFS_X2  0.639   5.973    -24.254  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              -             BUF_X16   0.000   5.973    -24.254  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              A ^ -> Z ^    BUF_X16   1.475   7.448    -22.779  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         -             INV_X4    0.044   7.492    -22.735  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         A ^ -> ZN v   INV_X4    1.788   9.281    -20.946  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              -             AND2_X2   0.000   9.281    -20.946  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              A2 v -> ZN v  AND2_X2   1.170   10.451   -19.775  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               -             AND2_X2   0.000   10.451   -19.775  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               A1 v -> ZN v  AND2_X2   0.336   10.788   -19.439  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     -             BUF_X32   0.000   10.788   -19.439  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     A v -> Z v    BUF_X32   0.341   11.129   -19.098  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         -             NAND2_X4  0.000   11.129   -19.098  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         A1 v -> ZN ^  NAND2_X4  0.231   11.360   -18.867  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         -             AND3_X2   0.000   11.360   -18.867  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         A3 ^ -> ZN ^  AND3_X2   0.386   11.745   -18.481  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         -             NAND2_X4  0.000   11.745   -18.481  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         A1 ^ -> ZN v  NAND2_X4  0.417   12.162   -18.064  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            -             INV_X32   0.000   12.163   -18.064  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            A v -> ZN ^   INV_X32   0.271   12.433   -17.793  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 -             NAND2_X4  0.000   12.433   -17.793  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 A2 ^ -> ZN v  NAND2_X4  0.200   12.634   -17.593  
      TDSP_CORE_INST/MPY_32_INST/p0161D                                 -             NOR2_X4   0.000   12.634   -17.593  
      TDSP_CORE_INST/MPY_32_INST/p0161D                                 A2 v -> ZN ^  NOR2_X4   0.564   13.197   -17.029  
      TDSP_CORE_INST/MPY_32_INST/p0278A                                 -             NAND2_X1  0.000   13.197   -17.029  
      TDSP_CORE_INST/MPY_32_INST/p0278A                                 A1 ^ -> ZN v  NAND2_X1  0.302   13.499   -16.728  
      TDSP_CORE_INST/MPY_32_INST/p0247A                                 -             NAND2_X4  0.000   13.499   -16.728  
      TDSP_CORE_INST/MPY_32_INST/p0247A                                 A1 v -> ZN ^  NAND2_X4  0.339   13.838   -16.389  
      TDSP_CORE_INST/MPY_32_INST/p0257A                                 -             NAND2_X1  0.000   13.838   -16.389  
      TDSP_CORE_INST/MPY_32_INST/p0257A                                 A1 ^ -> ZN v  NAND2_X1  0.239   14.076   -16.150  
      TDSP_CORE_INST/MPY_32_INST/p0238D                                 -             NAND2_X4  0.000   14.076   -16.150  
      TDSP_CORE_INST/MPY_32_INST/p0238D                                 A2 v -> ZN ^  NAND2_X4  1.307   15.383   -14.843  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0015D           -             INV_X32   0.002   15.385   -14.841  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0015D           A ^ -> ZN v   INV_X32   0.760   16.145   -14.082  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0314A            -             NAND2_X1  0.000   16.145   -14.082  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0314A            A1 v -> ZN ^  NAND2_X1  0.794   16.939   -13.287  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            -             NAND3_X4  0.000   16.939   -13.287  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            A2 ^ -> ZN v  NAND3_X4  0.949   17.889   -12.338  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            -             OAI21_X1  0.004   17.893   -12.334  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            B1 v -> ZN ^  OAI21_X1  2.345   20.239   -9.988  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      -             INV_X2    0.001   20.239   -9.988  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      A ^ -> ZN v   INV_X2    0.409   20.648   -9.578  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       -             NOR2_X4   0.000   20.648   -9.578  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       A1 v -> ZN ^  NOR2_X4   0.670   21.318   -8.909  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       -             NAND2_X2  0.000   21.318   -8.909  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       A2 ^ -> ZN v  NAND2_X2  0.308   21.626   -8.601  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       -             OAI21_X1  0.000   21.626   -8.601  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       A v -> ZN ^   OAI21_X1  0.725   22.351   -7.876  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            -             NAND2_X1  0.000   22.351   -7.876  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            A1 ^ -> ZN v  NAND2_X1  0.344   22.694   -7.532  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       -             OAI21_X1  0.000   22.694   -7.532  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       A v -> ZN ^   OAI21_X1  0.440   23.135   -7.092  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  -             BUF_X16   0.000   23.135   -7.092  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  A ^ -> Z ^    BUF_X16   0.407   23.542   -6.685  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            -             NAND2_X4  0.000   23.542   -6.685  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            A1 ^ -> ZN v  NAND2_X4  0.122   23.664   -6.563  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            -             OAI21_X1  0.000   23.664   -6.563  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            A v -> ZN ^   OAI21_X1  0.552   24.216   -6.011  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            -             NAND2_X1  0.000   24.216   -6.011  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            A1 ^ -> ZN v  NAND2_X1  0.271   24.486   -5.741  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            -             OAI21_X1  0.000   24.486   -5.741  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            A v -> ZN ^   OAI21_X1  0.556   25.042   -5.185  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            -             NAND2_X1  0.000   25.042   -5.185  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            A1 ^ -> ZN v  NAND2_X1  0.320   25.362   -4.865  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            -             NAND2_X1  0.000   25.362   -4.865  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            A2 v -> ZN ^  NAND2_X1  0.500   25.862   -4.365  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            -             XOR2_X2   0.000   25.862   -4.365  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            B ^ -> Z ^    XOR2_X2   0.726   26.588   -3.639  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            -             NAND2_X1  0.000   26.588   -3.639  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            A2 ^ -> ZN v  NAND2_X1  0.508   27.096   -3.131  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            -             NAND2_X1  0.000   27.096   -3.131  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            A2 v -> ZN ^  NAND2_X1  0.488   27.584   -2.643  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            -             NAND2_X1  0.000   27.584   -2.643  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            A1 ^ -> ZN v  NAND2_X1  0.270   27.854   -2.373  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            -             NAND2_X4  0.000   27.854   -2.373  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            A1 v -> ZN ^  NAND2_X4  0.248   28.102   -2.124  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            -             AND3_X2   0.000   28.102   -2.124  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            A2 ^ -> ZN ^  AND3_X2   0.874   28.976   -1.250  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A            -             NOR2_X4   0.002   28.978   -1.249  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A            A2 ^ -> ZN v  NOR2_X4   0.437   29.415   -0.812  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558            -             NAND3_X1  0.000   29.415   -0.812  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558            A1 v -> ZN ^  NAND3_X1  0.422   29.837   -0.390  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A            -             AND3_X2   0.000   29.837   -0.390  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A            A1 ^ -> ZN ^  AND3_X2   0.348   30.184   -0.042  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670  -             BUF_X16   0.000   30.184   -0.042  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670  A ^ -> Z ^    BUF_X16   0.322   30.506   0.280  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A            -             OAI21_X1  0.001   30.508   0.281  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A            B1 ^ -> ZN v  OAI21_X1  0.316   30.823   0.597  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A            -             OAI21_X2  0.000   30.823   0.597  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A            B1 v -> ZN ^  OAI21_X2  2.691   33.514   3.288  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A                                -             INV_X4    0.002   33.516   3.289  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A                                A ^ -> ZN v   INV_X4    0.966   34.482   4.256  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p3803A                   -             NAND2_X1  0.000   34.482   4.256  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p3803A                   A2 v -> ZN ^  NAND2_X1  0.699   35.181   4.954  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p3767A                   -             OAI21_X1  0.000   35.181   4.954  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p3767A                   A ^ -> ZN v   OAI21_X1  0.333   35.514   5.287  
      TDSP_CORE_INST/MPY_32_INST/p3945A                                 -             AOI22_X1  0.000   35.514   5.287  
      TDSP_CORE_INST/MPY_32_INST/p3945A                                 B1 v -> ZN ^  AOI22_X1  0.925   36.439   6.212  
      TDSP_CORE_INST/MPY_32_INST/Fp4062A                                -             INV_X4    0.000   36.439   6.212  
      TDSP_CORE_INST/MPY_32_INST/Fp4062A                                A ^ -> ZN v   INV_X4    0.301   36.740   6.513  
      TDSP_CORE_INST/EXECUTE_INST/p0684A25786                           -             AOI22_X1  0.000   36.740   6.513  
      TDSP_CORE_INST/EXECUTE_INST/p0684A25786                           B1 v -> ZN ^  AOI22_X1  0.697   37.436   7.210  
      TDSP_CORE_INST/EXECUTE_INST/p0606A                                -             INV_X4    0.000   37.436   7.210  
      TDSP_CORE_INST/EXECUTE_INST/p0606A                                A ^ -> ZN v   INV_X4    0.366   37.802   7.575  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[23]                             -             SDFF_X2   0.000   37.802   7.575  
      -------------------------------------------------------------------------------------------------------------------
Path 9: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[24]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[24]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.261
- Setup                         1.280
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.581
- Arrival Time                 37.629
= Slack Time                  -30.048
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -------------------------------------------------------------------------------------------------------------------
      Instance                                                          Arc           Cell      Retime  Arrival  Required  
                                                                                                Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^          -         -       5.334    -24.715  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^ -> Q ^   SDFFS_X2  0.639   5.973    -24.076  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              -             BUF_X16   0.000   5.973    -24.076  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              A ^ -> Z ^    BUF_X16   1.475   7.448    -22.601  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         -             INV_X4    0.044   7.492    -22.556  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         A ^ -> ZN v   INV_X4    1.788   9.281    -20.768  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0254A9121          -             NOR2_X2   0.000   9.281    -20.768  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0254A9121          A2 v -> ZN ^  NOR2_X2   1.639   10.920   -19.128  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0317A              -             AOI22_X1  0.000   10.920   -19.128  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0317A              B2 ^ -> ZN v  AOI22_X1  0.582   11.502   -18.547  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_RC_1033_0        -             NAND3_X1  0.000   11.502   -18.547  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_RC_1033_0        A3 v -> ZN ^  NAND3_X1  0.568   12.070   -17.979  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0170D                         -             NAND2_X4  0.000   12.070   -17.979  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0170D                         A1 ^ -> ZN v  NAND2_X4  0.233   12.303   -17.746  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0176D                         -             NAND3_X1  0.000   12.303   -17.746  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0176D                         A1 v -> ZN ^  NAND3_X1  0.464   12.767   -17.281  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_PSC552_opb_15_              -             BUF_X32   0.000   12.767   -17.281  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_PSC552_opb_15_              A ^ -> Z ^    BUF_X32   0.527   13.294   -16.754  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 -             NAND2_X4  0.002   13.296   -16.752  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 A1 ^ -> ZN v  NAND2_X4  0.201   13.497   -16.551  
      TDSP_CORE_INST/MPY_32_INST/Fp0074D                                -             INV_X8    0.000   13.497   -16.551  
      TDSP_CORE_INST/MPY_32_INST/Fp0074D                                A v -> ZN ^   INV_X8    0.182   13.680   -16.369  
      TDSP_CORE_INST/MPY_32_INST/p0052D                                 -             NAND2_X1  0.000   13.680   -16.369  
      TDSP_CORE_INST/MPY_32_INST/p0052D                                 A1 ^ -> ZN v  NAND2_X1  0.146   13.826   -16.222  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 -             NAND2_X4  0.000   13.826   -16.222  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 A1 v -> ZN ^  NAND2_X4  1.119   14.945   -15.103  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           -             INV_X32   0.002   14.947   -15.101  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           A ^ -> ZN v   INV_X32   0.709   15.656   -14.392  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            -             NAND2_X4  0.000   15.657   -14.392  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            A1 v -> ZN ^  NAND2_X4  0.546   16.203   -13.846  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            -             NAND2_X4  0.000   16.203   -13.846  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            A2 ^ -> ZN v  NAND2_X4  0.290   16.493   -13.555  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      -             INV_X16   0.000   16.493   -13.555  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      A v -> ZN ^   INV_X16   0.518   17.011   -13.037  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            -             NAND3_X4  0.000   17.012   -13.037  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            A1 ^ -> ZN v  NAND3_X4  0.877   17.889   -12.160  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            -             OAI21_X1  0.004   17.893   -12.155  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            B1 v -> ZN ^  OAI21_X1  2.345   20.239   -9.810  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      -             INV_X2    0.001   20.239   -9.809  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      A ^ -> ZN v   INV_X2    0.409   20.648   -9.400  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       -             NOR2_X4   0.000   20.648   -9.400  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       A1 v -> ZN ^  NOR2_X4   0.670   21.318   -8.731  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       -             NAND2_X2  0.000   21.318   -8.731  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       A2 ^ -> ZN v  NAND2_X2  0.308   21.626   -8.423  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       -             OAI21_X1  0.000   21.626   -8.423  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       A v -> ZN ^   OAI21_X1  0.725   22.351   -7.697  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            -             NAND2_X1  0.000   22.351   -7.697  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            A1 ^ -> ZN v  NAND2_X1  0.344   22.694   -7.354  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       -             OAI21_X1  0.000   22.694   -7.354  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       A v -> ZN ^   OAI21_X1  0.440   23.135   -6.914  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  -             BUF_X16   0.000   23.135   -6.914  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  A ^ -> Z ^    BUF_X16   0.407   23.542   -6.507  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            -             NAND2_X4  0.000   23.542   -6.507  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            A1 ^ -> ZN v  NAND2_X4  0.122   23.664   -6.385  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            -             OAI21_X1  0.000   23.664   -6.385  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            A v -> ZN ^   OAI21_X1  0.552   24.216   -5.833  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            -             NAND2_X1  0.000   24.216   -5.833  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            A1 ^ -> ZN v  NAND2_X1  0.271   24.486   -5.562  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            -             OAI21_X1  0.000   24.486   -5.562  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            A v -> ZN ^   OAI21_X1  0.556   25.042   -5.007  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            -             NAND2_X1  0.000   25.042   -5.007  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            A1 ^ -> ZN v  NAND2_X1  0.320   25.362   -4.687  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            -             NAND2_X1  0.000   25.362   -4.687  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            A2 v -> ZN ^  NAND2_X1  0.500   25.862   -4.187  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            -             XOR2_X2   0.000   25.862   -4.187  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            B ^ -> Z ^    XOR2_X2   0.726   26.588   -3.461  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            -             NAND2_X1  0.000   26.588   -3.461  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            A2 ^ -> ZN v  NAND2_X1  0.508   27.096   -2.953  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            -             NAND2_X1  0.000   27.096   -2.953  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            A2 v -> ZN ^  NAND2_X1  0.488   27.584   -2.464  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            -             NAND2_X1  0.000   27.584   -2.464  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            A1 ^ -> ZN v  NAND2_X1  0.270   27.854   -2.195  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            -             NAND2_X4  0.000   27.854   -2.195  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            A1 v -> ZN ^  NAND2_X4  0.248   28.102   -1.946  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            -             AND3_X2   0.000   28.102   -1.946  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            A2 ^ -> ZN ^  AND3_X2   0.874   28.976   -1.072  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A            -             NOR2_X4   0.002   28.978   -1.070  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A            A2 ^ -> ZN v  NOR2_X4   0.437   29.415   -0.634  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558            -             NAND3_X1  0.000   29.415   -0.634  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558            A1 v -> ZN ^  NAND3_X1  0.422   29.837   -0.212  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A            -             AND3_X2   0.000   29.837   -0.212  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A            A1 ^ -> ZN ^  AND3_X2   0.348   30.184   0.136  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670  -             BUF_X16   0.000   30.184   0.136  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670  A ^ -> Z ^    BUF_X16   0.322   30.506   0.458  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A            -             OAI21_X1  0.001   30.508   0.459  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A            B1 ^ -> ZN v  OAI21_X1  0.316   30.823   0.775  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A            -             OAI21_X2  0.000   30.823   0.775  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A            B1 v -> ZN ^  OAI21_X2  2.691   33.514   3.466  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A                                -             INV_X4    0.002   33.516   3.467  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A                                A ^ -> ZN v   INV_X4    0.966   34.482   4.434  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_464_0              -             AND3_X2   0.000   34.482   4.434  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_464_0              A1 v -> ZN v  AND3_X2   0.879   35.362   5.313  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1900A                  -             INV_X32   0.000   35.362   5.313  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1900A                  A v -> ZN ^   INV_X32   0.139   35.500   5.452  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p3576A                   -             OAI21_X2  0.000   35.500   5.452  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p3576A                   B1 ^ -> ZN v  OAI21_X2  0.133   35.634   5.585  
      TDSP_CORE_INST/MPY_32_INST/p3748A                                 -             AOI22_X1  0.000   35.634   5.585  
      TDSP_CORE_INST/MPY_32_INST/p3748A                                 B1 v -> ZN ^  AOI22_X1  0.563   36.197   6.148  
      TDSP_CORE_INST/MPY_32_INST/FE_PSC524_n_19                         -             BUF_X16   0.000   36.197   6.148  
      TDSP_CORE_INST/MPY_32_INST/FE_PSC524_n_19                         A ^ -> Z ^    BUF_X16   0.493   36.690   6.641  
      TDSP_CORE_INST/MPY_32_INST/Fp3865A                                -             INV_X8    0.000   36.690   6.641  
      TDSP_CORE_INST/MPY_32_INST/Fp3865A                                A ^ -> ZN v   INV_X8    0.094   36.784   6.736  
      TDSP_CORE_INST/EXECUTE_INST/p0215A                                -             AOI22_X1  0.000   36.784   6.736  
      TDSP_CORE_INST/EXECUTE_INST/p0215A                                B1 v -> ZN ^  AOI22_X1  0.534   37.318   7.270  
      TDSP_CORE_INST/EXECUTE_INST/p0137A                                -             INV_X8    0.000   37.318   7.270  
      TDSP_CORE_INST/EXECUTE_INST/p0137A                                A ^ -> ZN v   INV_X8    0.311   37.629   7.581  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[24]                             -             SDFF_X2   0.000   37.629   7.581  
      -------------------------------------------------------------------------------------------------------------------
Path 10: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[20]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[20]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.270
- Setup                         1.279
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.591
- Arrival Time                 36.859
= Slack Time                  -29.268
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -------------------------------------------------------------------------------------------------------------------
      Instance                                                          Arc           Cell      Retime  Arrival  Required  
                                                                                                Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^          -         -       5.334    -23.934  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^ -> Q ^   SDFFS_X2  0.639   5.973    -23.295  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              -             BUF_X16   0.000   5.973    -23.295  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              A ^ -> Z ^    BUF_X16   1.475   7.448    -21.820  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         -             INV_X4    0.044   7.492    -21.776  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         A ^ -> ZN v   INV_X4    1.788   9.281    -19.987  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              -             AND2_X2   0.000   9.281    -19.987  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              A2 v -> ZN v  AND2_X2   1.170   10.451   -18.816  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               -             AND2_X2   0.000   10.451   -18.816  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               A1 v -> ZN v  AND2_X2   0.336   10.788   -18.480  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     -             BUF_X32   0.000   10.788   -18.480  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     A v -> Z v    BUF_X32   0.341   11.129   -18.139  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         -             NAND2_X4  0.000   11.129   -18.139  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         A1 v -> ZN ^  NAND2_X4  0.231   11.360   -17.908  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         -             AND3_X2   0.000   11.360   -17.908  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         A3 ^ -> ZN ^  AND3_X2   0.386   11.745   -17.522  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         -             NAND2_X4  0.000   11.745   -17.522  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         A1 ^ -> ZN v  NAND2_X4  0.417   12.162   -17.105  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            -             INV_X32   0.000   12.163   -17.105  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            A v -> ZN ^   INV_X32   0.271   12.433   -16.835  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 -             NAND2_X4  0.000   12.433   -16.835  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 A2 ^ -> ZN v  NAND2_X4  0.200   12.634   -16.634  
      TDSP_CORE_INST/MPY_32_INST/p0161D                                 -             NOR2_X4   0.000   12.634   -16.634  
      TDSP_CORE_INST/MPY_32_INST/p0161D                                 A2 v -> ZN ^  NOR2_X4   0.564   13.197   -16.070  
      TDSP_CORE_INST/MPY_32_INST/p0278A                                 -             NAND2_X1  0.000   13.197   -16.070  
      TDSP_CORE_INST/MPY_32_INST/p0278A                                 A1 ^ -> ZN v  NAND2_X1  0.302   13.499   -15.769  
      TDSP_CORE_INST/MPY_32_INST/p0247A                                 -             NAND2_X4  0.000   13.499   -15.769  
      TDSP_CORE_INST/MPY_32_INST/p0247A                                 A1 v -> ZN ^  NAND2_X4  0.339   13.838   -15.430  
      TDSP_CORE_INST/MPY_32_INST/p0257A                                 -             NAND2_X1  0.000   13.838   -15.430  
      TDSP_CORE_INST/MPY_32_INST/p0257A                                 A1 ^ -> ZN v  NAND2_X1  0.239   14.076   -15.192  
      TDSP_CORE_INST/MPY_32_INST/p0238D                                 -             NAND2_X4  0.000   14.076   -15.191  
      TDSP_CORE_INST/MPY_32_INST/p0238D                                 A2 v -> ZN ^  NAND2_X4  1.307   15.383   -13.885  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0015D           -             INV_X32   0.002   15.385   -13.882  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0015D           A ^ -> ZN v   INV_X32   0.760   16.145   -13.123  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0314A            -             NAND2_X1  0.000   16.145   -13.123  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0314A            A1 v -> ZN ^  NAND2_X1  0.794   16.939   -12.328  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            -             NAND3_X4  0.000   16.939   -12.328  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            A2 ^ -> ZN v  NAND3_X4  0.949   17.889   -11.379  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            -             OAI21_X1  0.004   17.893   -11.375  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            B1 v -> ZN ^  OAI21_X1  2.345   20.239   -9.029  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      -             INV_X2    0.001   20.239   -9.029  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      A ^ -> ZN v   INV_X2    0.409   20.648   -8.620  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       -             NOR2_X4   0.000   20.648   -8.620  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       A1 v -> ZN ^  NOR2_X4   0.670   21.318   -7.950  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       -             NAND2_X2  0.000   21.318   -7.950  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       A2 ^ -> ZN v  NAND2_X2  0.308   21.626   -7.642  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       -             OAI21_X1  0.000   21.626   -7.642  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       A v -> ZN ^   OAI21_X1  0.725   22.351   -6.917  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            -             NAND2_X1  0.000   22.351   -6.917  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            A1 ^ -> ZN v  NAND2_X1  0.344   22.695   -6.573  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       -             OAI21_X1  0.000   22.695   -6.573  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       A v -> ZN ^   OAI21_X1  0.440   23.135   -6.133  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  -             BUF_X16   0.000   23.135   -6.133  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  A ^ -> Z ^    BUF_X16   0.407   23.542   -5.726  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            -             NAND2_X4  0.000   23.542   -5.726  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            A1 ^ -> ZN v  NAND2_X4  0.122   23.664   -5.604  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            -             OAI21_X1  0.000   23.664   -5.604  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            A v -> ZN ^   OAI21_X1  0.552   24.216   -5.052  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            -             NAND2_X1  0.000   24.216   -5.052  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            A1 ^ -> ZN v  NAND2_X1  0.271   24.486   -4.782  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            -             OAI21_X1  0.000   24.486   -4.782  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            A v -> ZN ^   OAI21_X1  0.556   25.042   -4.226  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            -             NAND2_X1  0.000   25.042   -4.226  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            A1 ^ -> ZN v  NAND2_X1  0.320   25.362   -3.906  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            -             NAND2_X1  0.000   25.362   -3.906  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            A2 v -> ZN ^  NAND2_X1  0.500   25.862   -3.406  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            -             XOR2_X2   0.000   25.862   -3.406  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            B ^ -> Z ^    XOR2_X2   0.726   26.588   -2.680  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            -             NAND2_X1  0.000   26.588   -2.680  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            A2 ^ -> ZN v  NAND2_X1  0.508   27.096   -2.172  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            -             NAND2_X1  0.000   27.096   -2.172  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            A2 v -> ZN ^  NAND2_X1  0.488   27.584   -1.684  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            -             NAND2_X1  0.000   27.584   -1.684  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            A1 ^ -> ZN v  NAND2_X1  0.270   27.854   -1.414  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            -             NAND2_X4  0.000   27.854   -1.414  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            A1 v -> ZN ^  NAND2_X4  0.248   28.102   -1.166  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            -             AND3_X2   0.000   28.102   -1.166  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            A2 ^ -> ZN ^  AND3_X2   0.874   28.977   -0.291  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1191A            -             OAI21_X1  0.002   28.978   -0.290  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1191A            B1 ^ -> ZN v  OAI21_X1  0.615   29.593   0.325  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1355A            -             NAND2_X1  0.000   29.593   0.325  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1355A            A1 v -> ZN ^  NAND2_X1  0.524   30.117   0.849  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1322A            -             OAI21_X2  0.000   30.117   0.849  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1322A            A ^ -> ZN v   OAI21_X2  0.655   30.772   1.504  
      TDSP_CORE_INST/MPY_32_INST/Fp1226A                                -             INV_X4    0.002   30.774   1.506  
      TDSP_CORE_INST/MPY_32_INST/Fp1226A                                A v -> ZN ^   INV_X4    0.779   31.552   2.285  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1229A228               -             INV_X4    0.000   31.552   2.285  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1229A228               A ^ -> ZN v   INV_X4    0.275   31.828   2.560  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1953_0             -             NOR2_X2   0.000   31.828   2.560  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1953_0             A2 v -> ZN ^  NOR2_X2   1.078   32.906   3.638  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_444_0              -             INV_X8    0.000   32.906   3.638  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_444_0              A ^ -> ZN v   INV_X8    0.423   33.328   4.061  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_443_0              -             NOR3_X1   0.000   33.328   4.061  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_443_0              A2 v -> ZN ^  NOR3_X1   0.762   34.090   4.822  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1562A                  -             INV_X2    0.000   34.090   4.822  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1562A                  A ^ -> ZN v   INV_X2    0.289   34.379   5.112  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p4345A                   -             NAND2_X1  0.000   34.379   5.112  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p4345A                   A1 v -> ZN ^  NAND2_X1  0.318   34.698   5.430  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p4286A                   -             OAI21_X1  0.000   34.698   5.430  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p4286A                   A ^ -> ZN v   OAI21_X1  0.216   34.914   5.646  
      TDSP_CORE_INST/MPY_32_INST/p4235A                                 -             AOI22_X1  0.000   34.914   5.646  
      TDSP_CORE_INST/MPY_32_INST/p4235A                                 B1 v -> ZN ^  AOI22_X1  0.602   35.516   6.248  
      TDSP_CORE_INST/MPY_32_INST/Fp4351A                                -             INV_X8    0.000   35.516   6.248  
      TDSP_CORE_INST/MPY_32_INST/Fp4351A                                A ^ -> ZN v   INV_X8    0.281   35.797   6.530  
      TDSP_CORE_INST/EXECUTE_INST/p1310A                                -             AOI22_X1  0.000   35.797   6.530  
      TDSP_CORE_INST/EXECUTE_INST/p1310A                                B1 v -> ZN ^  AOI22_X1  0.664   36.461   7.193  
      TDSP_CORE_INST/EXECUTE_INST/p1232A                                -             INV_X4    0.000   36.461   7.193  
      TDSP_CORE_INST/EXECUTE_INST/p1232A                                A ^ -> ZN v   INV_X4    0.398   36.859   7.591  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[20]                             -             SDFF_X2   0.000   36.859   7.591  
      -------------------------------------------------------------------------------------------------------------------
Path 11: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[22]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[22]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.270
- Setup                         1.275
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.595
- Arrival Time                 36.723
= Slack Time                  -29.128
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -------------------------------------------------------------------------------------------------------------------
      Instance                                                          Arc           Cell      Retime  Arrival  Required  
                                                                                                Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^          -         -       5.334    -23.795  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^ -> Q ^   SDFFS_X2  0.639   5.973    -23.156  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              -             BUF_X16   0.000   5.973    -23.156  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              A ^ -> Z ^    BUF_X16   1.475   7.448    -21.681  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         -             INV_X4    0.044   7.492    -21.636  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         A ^ -> ZN v   INV_X4    1.788   9.281    -19.848  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              -             AND2_X2   0.000   9.281    -19.847  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              A2 v -> ZN v  AND2_X2   1.170   10.451   -18.677  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               -             AND2_X2   0.000   10.451   -18.677  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               A1 v -> ZN v  AND2_X2   0.336   10.788   -18.341  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     -             BUF_X32   0.000   10.788   -18.341  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     A v -> Z v    BUF_X32   0.341   11.129   -18.000  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         -             NAND2_X4  0.000   11.129   -17.999  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         A1 v -> ZN ^  NAND2_X4  0.231   11.360   -17.769  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         -             AND3_X2   0.000   11.360   -17.769  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         A3 ^ -> ZN ^  AND3_X2   0.386   11.745   -17.383  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         -             NAND2_X4  0.000   11.745   -17.383  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         A1 ^ -> ZN v  NAND2_X4  0.417   12.162   -16.966  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            -             INV_X32   0.000   12.163   -16.966  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            A v -> ZN ^   INV_X32   0.271   12.433   -16.695  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 -             NAND2_X4  0.000   12.433   -16.695  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 A2 ^ -> ZN v  NAND2_X4  0.200   12.634   -16.495  
      TDSP_CORE_INST/MPY_32_INST/p0161D                                 -             NOR2_X4   0.000   12.634   -16.495  
      TDSP_CORE_INST/MPY_32_INST/p0161D                                 A2 v -> ZN ^  NOR2_X4   0.564   13.197   -15.931  
      TDSP_CORE_INST/MPY_32_INST/p0278A                                 -             NAND2_X1  0.000   13.197   -15.931  
      TDSP_CORE_INST/MPY_32_INST/p0278A                                 A1 ^ -> ZN v  NAND2_X1  0.302   13.499   -15.630  
      TDSP_CORE_INST/MPY_32_INST/p0247A                                 -             NAND2_X4  0.000   13.499   -15.630  
      TDSP_CORE_INST/MPY_32_INST/p0247A                                 A1 v -> ZN ^  NAND2_X4  0.339   13.838   -15.291  
      TDSP_CORE_INST/MPY_32_INST/p0257A                                 -             NAND2_X1  0.000   13.838   -15.291  
      TDSP_CORE_INST/MPY_32_INST/p0257A                                 A1 ^ -> ZN v  NAND2_X1  0.239   14.076   -15.052  
      TDSP_CORE_INST/MPY_32_INST/p0238D                                 -             NAND2_X4  0.000   14.076   -15.052  
      TDSP_CORE_INST/MPY_32_INST/p0238D                                 A2 v -> ZN ^  NAND2_X4  1.307   15.383   -13.745  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0015D           -             INV_X32   0.002   15.385   -13.743  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0015D           A ^ -> ZN v   INV_X32   0.760   16.145   -12.984  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0314A            -             NAND2_X1  0.000   16.145   -12.983  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0314A            A1 v -> ZN ^  NAND2_X1  0.794   16.939   -12.189  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            -             NAND3_X4  0.000   16.939   -12.189  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            A2 ^ -> ZN v  NAND3_X4  0.949   17.889   -11.240  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            -             OAI21_X1  0.004   17.893   -11.235  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            B1 v -> ZN ^  OAI21_X1  2.345   20.239   -8.890  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      -             INV_X2    0.001   20.239   -8.889  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      A ^ -> ZN v   INV_X2    0.409   20.648   -8.480  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       -             NOR2_X4   0.000   20.648   -8.480  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       A1 v -> ZN ^  NOR2_X4   0.670   21.318   -7.811  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       -             NAND2_X2  0.000   21.318   -7.811  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       A2 ^ -> ZN v  NAND2_X2  0.308   21.626   -7.503  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       -             OAI21_X1  0.000   21.626   -7.503  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       A v -> ZN ^   OAI21_X1  0.725   22.351   -6.777  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            -             NAND2_X1  0.000   22.351   -6.777  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            A1 ^ -> ZN v  NAND2_X1  0.344   22.695   -6.434  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       -             OAI21_X1  0.000   22.695   -6.434  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       A v -> ZN ^   OAI21_X1  0.440   23.135   -5.994  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  -             BUF_X16   0.000   23.135   -5.994  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  A ^ -> Z ^    BUF_X16   0.407   23.542   -5.587  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            -             NAND2_X4  0.000   23.542   -5.587  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            A1 ^ -> ZN v  NAND2_X4  0.122   23.664   -5.465  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            -             OAI21_X1  0.000   23.664   -5.465  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            A v -> ZN ^   OAI21_X1  0.552   24.216   -4.913  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            -             NAND2_X1  0.000   24.216   -4.913  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            A1 ^ -> ZN v  NAND2_X1  0.271   24.486   -4.642  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            -             OAI21_X1  0.000   24.486   -4.642  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            A v -> ZN ^   OAI21_X1  0.556   25.042   -4.087  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            -             NAND2_X1  0.000   25.042   -4.087  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            A1 ^ -> ZN v  NAND2_X1  0.320   25.362   -3.767  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            -             NAND2_X1  0.000   25.362   -3.767  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            A2 v -> ZN ^  NAND2_X1  0.500   25.862   -3.267  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            -             XOR2_X2   0.000   25.862   -3.267  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            B ^ -> Z ^    XOR2_X2   0.726   26.588   -2.541  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            -             NAND2_X1  0.000   26.588   -2.541  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            A2 ^ -> ZN v  NAND2_X1  0.508   27.096   -2.033  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            -             NAND2_X1  0.000   27.096   -2.033  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            A2 v -> ZN ^  NAND2_X1  0.488   27.584   -1.544  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            -             NAND2_X1  0.000   27.584   -1.544  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            A1 ^ -> ZN v  NAND2_X1  0.270   27.854   -1.275  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            -             NAND2_X4  0.000   27.854   -1.275  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            A1 v -> ZN ^  NAND2_X4  0.248   28.102   -1.026  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            -             AND3_X2   0.000   28.102   -1.026  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            A2 ^ -> ZN ^  AND3_X2   0.874   28.977   -0.152  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1191A            -             OAI21_X1  0.002   28.978   -0.150  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1191A            B1 ^ -> ZN v  OAI21_X1  0.615   29.593   0.464  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1322A            -             OAI21_X2  0.000   29.593   0.464  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1322A            B1 v -> ZN ^  OAI21_X2  2.191   31.784   2.655  
      TDSP_CORE_INST/MPY_32_INST/Fp1226A                                -             INV_X4    0.002   31.786   2.658  
      TDSP_CORE_INST/MPY_32_INST/Fp1226A                                A ^ -> ZN v   INV_X4    0.706   32.492   3.364  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1229A228               -             INV_X4    0.000   32.492   3.364  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1229A228               A v -> ZN ^   INV_X4    0.803   33.295   4.167  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1953_0             -             NOR2_X2   0.000   33.295   4.167  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1953_0             A2 ^ -> ZN v  NOR2_X2   0.466   33.761   4.633  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_455_0              -             AND3_X2   0.000   33.761   4.633  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_455_0              A2 v -> ZN v  AND3_X2   0.501   34.263   5.134  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1746A                  -             INV_X2    0.000   34.263   5.134  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1746A                  A v -> ZN ^   INV_X2    0.184   34.447   5.318  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p3945A                   -             OAI21_X2  0.000   34.447   5.318  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p3945A                   B1 ^ -> ZN v  OAI21_X2  0.194   34.641   5.512  
      TDSP_CORE_INST/MPY_32_INST/p3943A                                 -             AOI22_X1  0.000   34.641   5.512  
      TDSP_CORE_INST/MPY_32_INST/p3943A                                 B1 v -> ZN ^  AOI22_X1  0.580   35.221   6.092  
      TDSP_CORE_INST/MPY_32_INST/Fp4062A787                             -             INV_X2    0.000   35.221   6.092  
      TDSP_CORE_INST/MPY_32_INST/Fp4062A787                             A ^ -> ZN v   INV_X2    0.430   35.651   6.522  
      TDSP_CORE_INST/EXECUTE_INST/p0762A                                -             AOI22_X1  0.000   35.651   6.522  
      TDSP_CORE_INST/EXECUTE_INST/p0762A                                B1 v -> ZN ^  AOI22_X1  0.695   36.345   7.217  
      TDSP_CORE_INST/EXECUTE_INST/p0684A                                -             INV_X2    0.000   36.345   7.217  
      TDSP_CORE_INST/EXECUTE_INST/p0684A                                A ^ -> ZN v   INV_X2    0.378   36.723   7.595  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[22]                             -             SDFF_X2   0.000   36.723   7.595  
      -------------------------------------------------------------------------------------------------------------------
Path 12: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[21]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[21]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.270
- Setup                         1.278
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.592
- Arrival Time                 36.503
= Slack Time                  -28.911
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell      Retime  Arrival  Required  
                                                                                             Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^          -         -       5.334    -23.577  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^ -> Q ^   SDFFS_X2  0.639   5.973    -22.938  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           -             BUF_X16   0.000   5.973    -22.938  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           A ^ -> Z ^    BUF_X16   1.475   7.448    -21.463  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      -             INV_X4    0.044   7.492    -21.419  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      A ^ -> ZN v   INV_X4    1.788   9.281    -19.630  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2   0.000   9.281    -19.630  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A2 v -> ZN v  AND2_X2   1.170   10.451   -18.460  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2   0.000   10.451   -18.459  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 v -> ZN v  AND2_X2   0.336   10.788   -18.123  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32   0.000   10.788   -18.123  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A v -> Z v    BUF_X32   0.341   11.129   -17.782  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4  0.000   11.129   -17.782  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 v -> ZN ^  NAND2_X4  0.231   11.360   -17.551  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2   0.000   11.360   -17.551  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 ^ -> ZN ^  AND3_X2   0.386   11.745   -17.166  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4  0.000   11.745   -17.166  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 ^ -> ZN v  NAND2_X4  0.417   12.162   -16.749  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                         -             INV_X32   0.000   12.163   -16.748  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                         A v -> ZN ^   INV_X32   0.271   12.433   -16.478  
      TDSP_CORE_INST/MPY_32_INST/p0258A                              -             NAND2_X4  0.000   12.433   -16.478  
      TDSP_CORE_INST/MPY_32_INST/p0258A                              A2 ^ -> ZN v  NAND2_X4  0.200   12.634   -16.277  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                             -             INV_X8    0.000   12.634   -16.277  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                             A v -> ZN ^   INV_X8    0.423   13.057   -15.854  
      TDSP_CORE_INST/MPY_32_INST/p0287A                              -             NAND2_X1  0.000   13.057   -15.854  
      TDSP_CORE_INST/MPY_32_INST/p0287A                              A1 ^ -> ZN v  NAND2_X1  0.261   13.318   -15.593  
      TDSP_CORE_INST/MPY_32_INST/p0073D                              -             NAND2_X4  0.000   13.318   -15.593  
      TDSP_CORE_INST/MPY_32_INST/p0073D                              A2 v -> ZN ^  NAND2_X4  0.320   13.638   -15.273  
      TDSP_CORE_INST/MPY_32_INST/p0137D                              -             NAND2_X1  0.000   13.638   -15.273  
      TDSP_CORE_INST/MPY_32_INST/p0137D                              A1 ^ -> ZN v  NAND2_X1  0.215   13.854   -15.057  
      TDSP_CORE_INST/MPY_32_INST/p0041D                              -             NAND2_X4  0.000   13.854   -15.057  
      TDSP_CORE_INST/MPY_32_INST/p0041D                              A2 v -> ZN ^  NAND2_X4  1.206   15.060   -13.851  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D        -             INV_X32   0.002   15.062   -13.849  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D        A ^ -> ZN v   INV_X32   0.709   15.771   -13.140  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D         -             NAND2_X4  0.000   15.772   -13.139  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D         A1 v -> ZN ^  NAND2_X4  0.546   16.317   -12.594  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D         -             NAND2_X4  0.000   16.317   -12.594  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D         A2 ^ -> ZN v  NAND2_X4  0.290   16.608   -12.303  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363   -             INV_X16   0.000   16.608   -12.303  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363   A v -> ZN ^   INV_X16   0.518   17.126   -11.785  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D         -             NAND3_X4  0.000   17.126   -11.785  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D         A1 ^ -> ZN v  NAND3_X4  0.877   18.003   -10.908  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A         -             OAI21_X1  0.004   18.008   -10.903  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A         B1 v -> ZN ^  OAI21_X1  2.345   20.353   -8.558  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0421A         -             NAND2_X1  0.001   20.354   -8.557  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0421A         A2 ^ -> ZN v  NAND2_X1  0.434   20.788   -8.123  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0397A         -             OAI21_X1  0.000   20.788   -8.123  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0397A         A v -> ZN ^   OAI21_X1  0.748   21.536   -7.375  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0442A         -             NAND2_X1  0.000   21.536   -7.375  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0442A         A2 ^ -> ZN v  NAND2_X1  0.394   21.930   -6.981  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0411A14053    -             NAND2_X1  0.000   21.930   -6.981  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0411A14053    A1 v -> ZN ^  NAND2_X1  0.465   22.395   -6.516  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0632A         -             NAND2_X1  0.000   22.395   -6.516  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0632A         A1 ^ -> ZN v  NAND2_X1  0.218   22.613   -6.298  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14594         -             OAI21_X1  0.000   22.613   -6.298  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14594         A v -> ZN ^   OAI21_X1  0.751   23.364   -5.547  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0779A         -             NAND2_X1  0.000   23.365   -5.546  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0779A         A1 ^ -> ZN v  NAND2_X1  0.395   23.760   -5.151  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14579         -             OAI21_X1  0.000   23.760   -5.151  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14579         A v -> ZN ^   OAI21_X1  0.597   24.357   -4.554  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0743A         -             NAND2_X1  0.000   24.357   -4.554  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0743A         A1 ^ -> ZN v  NAND2_X1  0.325   24.682   -4.229  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0675A         -             OAI21_X2  0.000   24.682   -4.229  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0675A         A v -> ZN ^   OAI21_X2  0.685   25.367   -3.544  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0745A         -             NAND2_X1  0.000   25.367   -3.544  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0745A         A2 ^ -> ZN v  NAND2_X1  0.329   25.696   -3.215  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0685A         -             OAI21_X1  0.000   25.696   -3.215  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0685A         A v -> ZN ^   OAI21_X1  0.490   26.186   -2.725  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0684A         -             NOR2_X4   0.000   26.186   -2.725  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0684A         A2 ^ -> ZN v  NOR2_X4   0.376   26.562   -2.349  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0937A         -             NOR2_X2   0.000   26.562   -2.349  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0937A         A2 v -> ZN ^  NOR2_X2   0.731   27.293   -1.618  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0909A         -             AOI21_X1  0.000   27.293   -1.618  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0909A         B1 ^ -> ZN v  AOI21_X1  0.557   27.850   -1.061  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1186A         -             OAI21_X2  0.000   27.850   -1.061  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1186A         B1 v -> ZN ^  OAI21_X2  2.492   30.342   1.431  
      TDSP_CORE_INST/MPY_32_INST/Fp1214A                             -             INV_X4    0.002   30.344   1.433  
      TDSP_CORE_INST/MPY_32_INST/Fp1214A                             A ^ -> ZN v   INV_X4    0.807   31.151   2.240  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p1099A                -             NAND2_X4  0.000   31.151   2.240  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p1099A                A2 v -> ZN ^  NAND2_X4  1.057   32.208   3.297  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p1070A                -             NOR2_X4   0.000   32.208   3.297  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p1070A                A2 ^ -> ZN v  NOR2_X4   0.271   32.479   3.569  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_PSC532_n_76        -             BUF_X16   0.000   32.479   3.569  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_PSC532_n_76        A v -> Z v    BUF_X16   0.422   32.901   3.990  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p1256A                -             NAND2_X4  0.000   32.902   3.991  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p1256A                A1 v -> ZN ^  NAND2_X4  0.347   33.248   4.338  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1953_0          -             NOR2_X2   0.000   33.248   4.338  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1953_0          A1 ^ -> ZN v  NOR2_X2   0.538   33.786   4.876  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_458_0           -             NAND3_X1  0.000   33.786   4.876  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_458_0           A2 v -> ZN ^  NAND3_X1  0.510   34.297   5.386  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p4114A                -             OAI21_X2  0.000   34.297   5.386  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p4114A                B1 ^ -> ZN v  OAI21_X2  0.250   34.546   5.635  
      TDSP_CORE_INST/MPY_32_INST/p4131A                              -             AOI22_X1  0.000   34.546   5.635  
      TDSP_CORE_INST/MPY_32_INST/p4131A                              B1 v -> ZN ^  AOI22_X1  0.556   35.102   6.191  
      TDSP_CORE_INST/MPY_32_INST/Fp4248A                             -             INV_X4    0.000   35.102   6.191  
      TDSP_CORE_INST/MPY_32_INST/Fp4248A                             A ^ -> ZN v   INV_X4    0.348   35.450   6.539  
      TDSP_CORE_INST/EXECUTE_INST/p1208A                             -             AOI22_X1  0.000   35.450   6.539  
      TDSP_CORE_INST/EXECUTE_INST/p1208A                             B1 v -> ZN ^  AOI22_X1  0.654   36.104   7.194  
      TDSP_CORE_INST/EXECUTE_INST/p1130A                             -             INV_X4    0.000   36.104   7.194  
      TDSP_CORE_INST/EXECUTE_INST/p1130A                             A ^ -> ZN v   INV_X4    0.398   36.503   7.592  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[21]                          -             SDFF_X2   0.000   36.503   7.592  
      ----------------------------------------------------------------------------------------------------------------
Path 13: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[19]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[19]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.259
- Setup                         1.283
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.576
- Arrival Time                 36.387
= Slack Time                  -28.811
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -------------------------------------------------------------------------------------------------------------------
      Instance                                                          Arc           Cell      Retime  Arrival  Required  
                                                                                                Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^          -         -       5.334    -23.478  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^ -> Q ^   SDFFS_X2  0.639   5.973    -22.839  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              -             BUF_X16   0.000   5.973    -22.839  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              A ^ -> Z ^    BUF_X16   1.475   7.448    -21.363  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         -             INV_X4    0.044   7.492    -21.319  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         A ^ -> ZN v   INV_X4    1.788   9.281    -19.531  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              -             AND2_X2   0.000   9.281    -19.530  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              A2 v -> ZN v  AND2_X2   1.170   10.451   -18.360  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               -             AND2_X2   0.000   10.451   -18.360  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               A1 v -> ZN v  AND2_X2   0.336   10.788   -18.024  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     -             BUF_X32   0.000   10.788   -18.024  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     A v -> Z v    BUF_X32   0.341   11.129   -17.682  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         -             NAND2_X4  0.000   11.129   -17.682  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         A1 v -> ZN ^  NAND2_X4  0.231   11.360   -17.452  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         -             AND3_X2   0.000   11.360   -17.451  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         A3 ^ -> ZN ^  AND3_X2   0.386   11.745   -17.066  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         -             NAND2_X4  0.000   11.745   -17.066  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         A1 ^ -> ZN v  NAND2_X4  0.417   12.162   -16.649  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            -             INV_X32   0.000   12.163   -16.649  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            A v -> ZN ^   INV_X32   0.271   12.433   -16.378  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 -             NAND2_X4  0.000   12.433   -16.378  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 A2 ^ -> ZN v  NAND2_X4  0.200   12.634   -16.178  
      TDSP_CORE_INST/MPY_32_INST/p0161D                                 -             NOR2_X4   0.000   12.634   -16.178  
      TDSP_CORE_INST/MPY_32_INST/p0161D                                 A2 v -> ZN ^  NOR2_X4   0.564   13.197   -15.614  
      TDSP_CORE_INST/MPY_32_INST/p0278A                                 -             NAND2_X1  0.000   13.197   -15.614  
      TDSP_CORE_INST/MPY_32_INST/p0278A                                 A1 ^ -> ZN v  NAND2_X1  0.302   13.499   -15.312  
      TDSP_CORE_INST/MPY_32_INST/p0247A                                 -             NAND2_X4  0.000   13.499   -15.312  
      TDSP_CORE_INST/MPY_32_INST/p0247A                                 A1 v -> ZN ^  NAND2_X4  0.339   13.838   -14.974  
      TDSP_CORE_INST/MPY_32_INST/p0257A                                 -             NAND2_X1  0.000   13.838   -14.974  
      TDSP_CORE_INST/MPY_32_INST/p0257A                                 A1 ^ -> ZN v  NAND2_X1  0.239   14.076   -14.735  
      TDSP_CORE_INST/MPY_32_INST/p0238D                                 -             NAND2_X4  0.000   14.076   -14.735  
      TDSP_CORE_INST/MPY_32_INST/p0238D                                 A2 v -> ZN ^  NAND2_X4  1.307   15.383   -13.428  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0015D           -             INV_X32   0.002   15.385   -13.426  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0015D           A ^ -> ZN v   INV_X32   0.760   16.145   -12.666  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0314A            -             NAND2_X1  0.000   16.145   -12.666  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0314A            A1 v -> ZN ^  NAND2_X1  0.794   16.939   -11.872  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            -             NAND3_X4  0.000   16.939   -11.872  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            A2 ^ -> ZN v  NAND3_X4  0.949   17.889   -10.923  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            -             OAI21_X1  0.004   17.893   -10.918  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            B1 v -> ZN ^  OAI21_X1  2.345   20.239   -8.573  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      -             INV_X2    0.001   20.239   -8.572  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      A ^ -> ZN v   INV_X2    0.409   20.648   -8.163  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       -             NOR2_X4   0.000   20.648   -8.163  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       A1 v -> ZN ^  NOR2_X4   0.670   21.318   -7.494  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       -             NAND2_X2  0.000   21.318   -7.494  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       A2 ^ -> ZN v  NAND2_X2  0.308   21.626   -7.186  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       -             OAI21_X1  0.000   21.626   -7.186  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       A v -> ZN ^   OAI21_X1  0.725   22.351   -6.460  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            -             NAND2_X1  0.000   22.351   -6.460  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            A1 ^ -> ZN v  NAND2_X1  0.344   22.695   -6.117  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       -             OAI21_X1  0.000   22.695   -6.117  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       A v -> ZN ^   OAI21_X1  0.440   23.135   -5.677  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  -             BUF_X16   0.000   23.135   -5.677  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  A ^ -> Z ^    BUF_X16   0.407   23.542   -5.270  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            -             NAND2_X4  0.000   23.542   -5.269  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            A1 ^ -> ZN v  NAND2_X4  0.122   23.664   -5.148  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            -             OAI21_X1  0.000   23.664   -5.148  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            A v -> ZN ^   OAI21_X1  0.552   24.216   -4.596  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            -             NAND2_X1  0.000   24.216   -4.596  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            A1 ^ -> ZN v  NAND2_X1  0.271   24.486   -4.325  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            -             OAI21_X1  0.000   24.486   -4.325  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            A v -> ZN ^   OAI21_X1  0.556   25.042   -3.770  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            -             NAND2_X1  0.000   25.042   -3.770  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            A1 ^ -> ZN v  NAND2_X1  0.320   25.362   -3.450  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            -             NAND2_X1  0.000   25.362   -3.450  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            A2 v -> ZN ^  NAND2_X1  0.500   25.862   -2.950  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            -             XOR2_X2   0.000   25.862   -2.950  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            B ^ -> Z ^    XOR2_X2   0.726   26.588   -2.223  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            -             NAND2_X1  0.000   26.588   -2.223  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            A2 ^ -> ZN v  NAND2_X1  0.508   27.096   -1.716  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            -             NAND2_X1  0.000   27.096   -1.716  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            A2 v -> ZN ^  NAND2_X1  0.488   27.584   -1.227  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            -             NAND2_X1  0.000   27.584   -1.227  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            A1 ^ -> ZN v  NAND2_X1  0.270   27.854   -0.958  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            -             NAND2_X4  0.000   27.854   -0.957  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            A1 v -> ZN ^  NAND2_X4  0.248   28.102   -0.709  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            -             AND3_X2   0.000   28.102   -0.709  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            A2 ^ -> ZN ^  AND3_X2   0.874   28.977   0.165  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1191A            -             OAI21_X1  0.002   28.978   0.167  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1191A            B1 ^ -> ZN v  OAI21_X1  0.615   29.593   0.781  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1322A            -             OAI21_X2  0.000   29.593   0.781  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1322A            B1 v -> ZN ^  OAI21_X2  2.191   31.784   2.973  
      TDSP_CORE_INST/MPY_32_INST/Fp1226A                                -             INV_X4    0.002   31.786   2.975  
      TDSP_CORE_INST/MPY_32_INST/Fp1226A                                A ^ -> ZN v   INV_X4    0.706   32.492   3.681  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1229A228               -             INV_X4    0.000   32.492   3.681  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1229A228               A v -> ZN ^   INV_X4    0.803   33.295   4.484  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1953_0             -             NOR2_X2   0.000   33.295   4.484  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1953_0             A2 ^ -> ZN v  NOR2_X2   0.466   33.761   4.950  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_446_0              -             NAND2_X1  0.000   33.761   4.950  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_446_0              A2 v -> ZN ^  NAND2_X1  0.492   34.254   5.442  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p4476A                   -             OAI21_X1  0.000   34.254   5.442  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p4476A                   B1 ^ -> ZN v  OAI21_X1  0.238   34.492   5.681  
      TDSP_CORE_INST/MPY_32_INST/p4432A                                 -             AOI22_X1  0.000   34.492   5.681  
      TDSP_CORE_INST/MPY_32_INST/p4432A                                 B1 v -> ZN ^  AOI22_X1  0.575   35.068   6.256  
      TDSP_CORE_INST/MPY_32_INST/Fp4548A                                -             INV_X2    0.000   35.068   6.256  
      TDSP_CORE_INST/MPY_32_INST/Fp4548A                                A ^ -> ZN v   INV_X2    0.287   35.354   6.543  
      TDSP_CORE_INST/EXECUTE_INST/p1720A                                -             AOI22_X1  0.000   35.354   6.543  
      TDSP_CORE_INST/EXECUTE_INST/p1720A                                B1 v -> ZN ^  AOI22_X1  0.629   35.983   7.172  
      TDSP_CORE_INST/EXECUTE_INST/p1642A                                -             INV_X4    0.000   35.983   7.172  
      TDSP_CORE_INST/EXECUTE_INST/p1642A                                A ^ -> ZN v   INV_X4    0.404   36.387   7.576  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[19]                             -             SDFF_X2   0.000   36.387   7.576  
      -------------------------------------------------------------------------------------------------------------------
Path 14: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[18]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[18]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.259
- Setup                         1.281
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.578
- Arrival Time                 36.378
= Slack Time                  -28.800
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -------------------------------------------------------------------------------------------------------------------
      Instance                                                          Arc           Cell      Retime  Arrival  Required  
                                                                                                Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^          -         -       5.334    -23.466  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^ -> Q ^   SDFFS_X2  0.639   5.973    -22.827  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              -             BUF_X16   0.000   5.973    -22.827  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              A ^ -> Z ^    BUF_X16   1.475   7.448    -21.352  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         -             INV_X4    0.044   7.492    -21.308  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         A ^ -> ZN v   INV_X4    1.788   9.281    -19.519  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              -             AND2_X2   0.000   9.281    -19.519  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              A2 v -> ZN v  AND2_X2   1.170   10.451   -18.348  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               -             AND2_X2   0.000   10.451   -18.348  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               A1 v -> ZN v  AND2_X2   0.336   10.788   -18.012  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     -             BUF_X32   0.000   10.788   -18.012  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     A v -> Z v    BUF_X32   0.341   11.129   -17.671  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         -             NAND2_X4  0.000   11.129   -17.671  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         A1 v -> ZN ^  NAND2_X4  0.231   11.360   -17.440  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         -             AND3_X2   0.000   11.360   -17.440  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         A3 ^ -> ZN ^  AND3_X2   0.386   11.745   -17.054  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         -             NAND2_X4  0.000   11.745   -17.054  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         A1 ^ -> ZN v  NAND2_X4  0.417   12.162   -16.637  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            -             INV_X32   0.000   12.163   -16.637  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            A v -> ZN ^   INV_X32   0.271   12.433   -16.366  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 -             NAND2_X4  0.000   12.433   -16.366  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 A2 ^ -> ZN v  NAND2_X4  0.200   12.634   -16.166  
      TDSP_CORE_INST/MPY_32_INST/p0161D                                 -             NOR2_X4   0.000   12.634   -16.166  
      TDSP_CORE_INST/MPY_32_INST/p0161D                                 A2 v -> ZN ^  NOR2_X4   0.564   13.197   -15.602  
      TDSP_CORE_INST/MPY_32_INST/p0278A                                 -             NAND2_X1  0.000   13.197   -15.602  
      TDSP_CORE_INST/MPY_32_INST/p0278A                                 A1 ^ -> ZN v  NAND2_X1  0.302   13.499   -15.301  
      TDSP_CORE_INST/MPY_32_INST/p0247A                                 -             NAND2_X4  0.000   13.499   -15.301  
      TDSP_CORE_INST/MPY_32_INST/p0247A                                 A1 v -> ZN ^  NAND2_X4  0.339   13.838   -14.962  
      TDSP_CORE_INST/MPY_32_INST/p0257A                                 -             NAND2_X1  0.000   13.838   -14.962  
      TDSP_CORE_INST/MPY_32_INST/p0257A                                 A1 ^ -> ZN v  NAND2_X1  0.239   14.076   -14.723  
      TDSP_CORE_INST/MPY_32_INST/p0238D                                 -             NAND2_X4  0.000   14.076   -14.723  
      TDSP_CORE_INST/MPY_32_INST/p0238D                                 A2 v -> ZN ^  NAND2_X4  1.307   15.383   -13.416  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0015D           -             INV_X32   0.002   15.385   -13.414  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0015D           A ^ -> ZN v   INV_X32   0.760   16.145   -12.655  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0314A            -             NAND2_X1  0.000   16.145   -12.655  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0314A            A1 v -> ZN ^  NAND2_X1  0.794   16.939   -11.860  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            -             NAND3_X4  0.000   16.939   -11.860  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            A2 ^ -> ZN v  NAND3_X4  0.949   17.889   -10.911  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            -             OAI21_X1  0.004   17.893   -10.907  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            B1 v -> ZN ^  OAI21_X1  2.345   20.239   -8.561  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      -             INV_X2    0.001   20.239   -8.561  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      A ^ -> ZN v   INV_X2    0.409   20.648   -8.151  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       -             NOR2_X4   0.000   20.648   -8.151  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       A1 v -> ZN ^  NOR2_X4   0.670   21.318   -7.482  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       -             NAND2_X2  0.000   21.318   -7.482  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       A2 ^ -> ZN v  NAND2_X2  0.308   21.626   -7.174  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       -             OAI21_X1  0.000   21.626   -7.174  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       A v -> ZN ^   OAI21_X1  0.725   22.351   -6.449  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            -             NAND2_X1  0.000   22.351   -6.449  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            A1 ^ -> ZN v  NAND2_X1  0.344   22.695   -6.105  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       -             OAI21_X1  0.000   22.695   -6.105  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       A v -> ZN ^   OAI21_X1  0.440   23.135   -5.665  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  -             BUF_X16   0.000   23.135   -5.665  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  A ^ -> Z ^    BUF_X16   0.407   23.542   -5.258  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            -             NAND2_X4  0.000   23.542   -5.258  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            A1 ^ -> ZN v  NAND2_X4  0.122   23.664   -5.136  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            -             OAI21_X1  0.000   23.664   -5.136  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            A v -> ZN ^   OAI21_X1  0.552   24.216   -4.584  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            -             NAND2_X1  0.000   24.216   -4.584  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            A1 ^ -> ZN v  NAND2_X1  0.271   24.486   -4.314  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            -             OAI21_X1  0.000   24.486   -4.314  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            A v -> ZN ^   OAI21_X1  0.556   25.042   -3.758  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            -             NAND2_X1  0.000   25.042   -3.758  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            A1 ^ -> ZN v  NAND2_X1  0.320   25.362   -3.438  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            -             NAND2_X1  0.000   25.362   -3.438  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            A2 v -> ZN ^  NAND2_X1  0.500   25.862   -2.938  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            -             XOR2_X2   0.000   25.862   -2.938  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            B ^ -> Z ^    XOR2_X2   0.726   26.588   -2.212  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            -             NAND2_X1  0.000   26.588   -2.212  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            A2 ^ -> ZN v  NAND2_X1  0.508   27.096   -1.704  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            -             NAND2_X1  0.000   27.096   -1.704  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            A2 v -> ZN ^  NAND2_X1  0.488   27.584   -1.216  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            -             NAND2_X1  0.000   27.584   -1.216  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            A1 ^ -> ZN v  NAND2_X1  0.270   27.854   -0.946  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            -             NAND2_X4  0.000   27.854   -0.946  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            A1 v -> ZN ^  NAND2_X4  0.248   28.102   -0.697  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            -             AND3_X2   0.000   28.102   -0.697  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            A2 ^ -> ZN ^  AND3_X2   0.874   28.977   0.177  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1191A            -             OAI21_X1  0.002   28.978   0.178  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1191A            B1 ^ -> ZN v  OAI21_X1  0.615   29.593   0.793  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1322A            -             OAI21_X2  0.000   29.593   0.793  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1322A            B1 v -> ZN ^  OAI21_X2  2.191   31.784   2.984  
      TDSP_CORE_INST/MPY_32_INST/Fp1226A                                -             INV_X4    0.002   31.786   2.986  
      TDSP_CORE_INST/MPY_32_INST/Fp1226A                                A ^ -> ZN v   INV_X4    0.706   32.492   3.693  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1229A228               -             INV_X4    0.000   32.492   3.693  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1229A228               A v -> ZN ^   INV_X4    0.803   33.295   4.495  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1953_0             -             NOR2_X2   0.000   33.295   4.495  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1953_0             A2 ^ -> ZN v  NOR2_X2   0.466   33.761   4.962  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_444_0              -             INV_X8    0.000   33.761   4.962  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_444_0              A v -> ZN ^   INV_X8    0.442   34.203   5.403  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p4656A                   -             OAI21_X1  0.000   34.203   5.403  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p4656A                   B1 ^ -> ZN v  OAI21_X1  0.226   34.429   5.629  
      TDSP_CORE_INST/MPY_32_INST/p4615A                                 -             AOI22_X1  0.000   34.429   5.629  
      TDSP_CORE_INST/MPY_32_INST/p4615A                                 B1 v -> ZN ^  AOI22_X1  0.581   35.010   6.211  
      TDSP_CORE_INST/MPY_32_INST/Fp4731A                                -             INV_X2    0.000   35.010   6.211  
      TDSP_CORE_INST/MPY_32_INST/Fp4731A                                A ^ -> ZN v   INV_X2    0.327   35.337   6.537  
      TDSP_CORE_INST/EXECUTE_INST/p1857A                                -             AOI22_X1  0.000   35.337   6.537  
      TDSP_CORE_INST/EXECUTE_INST/p1857A                                B1 v -> ZN ^  AOI22_X1  0.663   36.000   7.200  
      TDSP_CORE_INST/EXECUTE_INST/p1780A                                -             INV_X4    0.000   36.000   7.200  
      TDSP_CORE_INST/EXECUTE_INST/p1780A                                A ^ -> ZN v   INV_X4    0.378   36.378   7.578  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[18]                             -             SDFF_X2   0.000   36.378   7.578  
      -------------------------------------------------------------------------------------------------------------------
Path 15: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[17]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[17]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.148
- Setup                         1.294
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.454
- Arrival Time                 35.700
= Slack Time                  -28.247
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell      Retime  Arrival  Required  
                                                                                             Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^          -         -       5.334    -22.913  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^ -> Q ^   SDFFS_X2  0.639   5.973    -22.274  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           -             BUF_X16   0.000   5.973    -22.274  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           A ^ -> Z ^    BUF_X16   1.475   7.448    -20.799  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      -             INV_X4    0.044   7.492    -20.754  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      A ^ -> ZN v   INV_X4    1.788   9.281    -18.966  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2   0.000   9.281    -18.965  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A2 v -> ZN v  AND2_X2   1.170   10.451   -17.795  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2   0.000   10.451   -17.795  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 v -> ZN v  AND2_X2   0.336   10.788   -17.459  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32   0.000   10.788   -17.459  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A v -> Z v    BUF_X32   0.341   11.129   -17.118  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4  0.000   11.129   -17.117  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 v -> ZN ^  NAND2_X4  0.231   11.360   -16.887  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2   0.000   11.360   -16.887  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 ^ -> ZN ^  AND3_X2   0.386   11.745   -16.501  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4  0.000   11.745   -16.501  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 ^ -> ZN v  NAND2_X4  0.417   12.162   -16.084  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                         -             INV_X32   0.000   12.163   -16.084  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                         A v -> ZN ^   INV_X32   0.271   12.433   -15.813  
      TDSP_CORE_INST/MPY_32_INST/p0258A                              -             NAND2_X4  0.000   12.433   -15.813  
      TDSP_CORE_INST/MPY_32_INST/p0258A                              A2 ^ -> ZN v  NAND2_X4  0.200   12.634   -15.613  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                             -             INV_X8    0.000   12.634   -15.613  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                             A v -> ZN ^   INV_X8    0.423   13.057   -15.190  
      TDSP_CORE_INST/MPY_32_INST/p0287A                              -             NAND2_X1  0.000   13.057   -15.190  
      TDSP_CORE_INST/MPY_32_INST/p0287A                              A1 ^ -> ZN v  NAND2_X1  0.261   13.318   -14.929  
      TDSP_CORE_INST/MPY_32_INST/p0073D                              -             NAND2_X4  0.000   13.318   -14.929  
      TDSP_CORE_INST/MPY_32_INST/p0073D                              A2 v -> ZN ^  NAND2_X4  0.320   13.638   -14.608  
      TDSP_CORE_INST/MPY_32_INST/p0137D                              -             NAND2_X1  0.000   13.638   -14.608  
      TDSP_CORE_INST/MPY_32_INST/p0137D                              A1 ^ -> ZN v  NAND2_X1  0.215   13.854   -14.393  
      TDSP_CORE_INST/MPY_32_INST/p0041D                              -             NAND2_X4  0.000   13.854   -14.393  
      TDSP_CORE_INST/MPY_32_INST/p0041D                              A2 v -> ZN ^  NAND2_X4  1.206   15.060   -13.187  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D        -             INV_X32   0.002   15.062   -13.185  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D        A ^ -> ZN v   INV_X32   0.709   15.771   -12.476  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D         -             NAND2_X4  0.000   15.772   -12.475  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D         A1 v -> ZN ^  NAND2_X4  0.546   16.317   -11.929  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D         -             NAND2_X4  0.000   16.317   -11.929  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D         A2 ^ -> ZN v  NAND2_X4  0.290   16.608   -11.639  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363   -             INV_X16   0.000   16.608   -11.639  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363   A v -> ZN ^   INV_X16   0.518   17.126   -11.121  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D         -             NAND3_X4  0.000   17.126   -11.120  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D         A1 ^ -> ZN v  NAND3_X4  0.877   18.003   -10.243  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A         -             OAI21_X1  0.004   18.008   -10.239  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A         B1 v -> ZN ^  OAI21_X1  2.345   20.353   -7.893  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0421A         -             NAND2_X1  0.001   20.354   -7.893  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0421A         A2 ^ -> ZN v  NAND2_X1  0.434   20.788   -7.458  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0397A         -             OAI21_X1  0.000   20.788   -7.458  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0397A         A v -> ZN ^   OAI21_X1  0.748   21.536   -6.711  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0442A         -             NAND2_X1  0.000   21.536   -6.711  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0442A         A2 ^ -> ZN v  NAND2_X1  0.394   21.930   -6.317  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0411A14053    -             NAND2_X1  0.000   21.930   -6.317  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0411A14053    A1 v -> ZN ^  NAND2_X1  0.465   22.395   -5.851  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0632A         -             NAND2_X1  0.000   22.395   -5.851  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0632A         A1 ^ -> ZN v  NAND2_X1  0.218   22.613   -5.633  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14594         -             OAI21_X1  0.000   22.613   -5.633  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14594         A v -> ZN ^   OAI21_X1  0.751   23.364   -4.882  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0779A         -             NAND2_X1  0.000   23.365   -4.882  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0779A         A1 ^ -> ZN v  NAND2_X1  0.395   23.760   -4.487  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14579         -             OAI21_X1  0.000   23.760   -4.487  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14579         A v -> ZN ^   OAI21_X1  0.597   24.357   -3.890  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0743A         -             NAND2_X1  0.000   24.357   -3.890  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0743A         A1 ^ -> ZN v  NAND2_X1  0.325   24.682   -3.564  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0675A         -             OAI21_X2  0.000   24.682   -3.564  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0675A         A v -> ZN ^   OAI21_X2  0.685   25.367   -2.879  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0745A         -             NAND2_X1  0.000   25.367   -2.879  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0745A         A2 ^ -> ZN v  NAND2_X1  0.329   25.696   -2.551  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0685A         -             OAI21_X1  0.000   25.696   -2.551  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0685A         A v -> ZN ^   OAI21_X1  0.490   26.186   -2.061  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0684A         -             NOR2_X4   0.000   26.186   -2.061  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0684A         A2 ^ -> ZN v  NOR2_X4   0.376   26.562   -1.685  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0937A         -             NOR2_X2   0.000   26.562   -1.685  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0937A         A2 v -> ZN ^  NOR2_X2   0.731   27.293   -0.954  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0909A         -             AOI21_X1  0.000   27.293   -0.954  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0909A         B1 ^ -> ZN v  AOI21_X1  0.557   27.850   -0.397  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1186A         -             OAI21_X2  0.000   27.850   -0.397  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1186A         B1 v -> ZN ^  OAI21_X2  2.492   30.342   2.095  
      TDSP_CORE_INST/MPY_32_INST/Fp1214A                             -             INV_X4    0.002   30.344   2.098  
      TDSP_CORE_INST/MPY_32_INST/Fp1214A                             A ^ -> ZN v   INV_X4    0.807   31.151   2.905  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p1099A                -             NAND2_X4  0.000   31.151   2.905  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p1099A                A2 v -> ZN ^  NAND2_X4  1.057   32.208   3.961  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p1070A                -             NOR2_X4   0.000   32.208   3.962  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p1070A                A2 ^ -> ZN v  NOR2_X4   0.271   32.479   4.233  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_PSC532_n_76        -             BUF_X16   0.000   32.479   4.233  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_PSC532_n_76        A v -> Z v    BUF_X16   0.422   32.901   4.655  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p1256A                -             NAND2_X4  0.000   32.902   4.655  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p1256A                A1 v -> ZN ^  NAND2_X4  0.347   33.248   5.002  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p4823A                -             OAI21_X1  0.000   33.248   5.002  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p4823A                B1 ^ -> ZN v  OAI21_X1  0.347   33.595   5.348  
      TDSP_CORE_INST/MPY_32_INST/p4782A                              -             AOI22_X1  0.000   33.595   5.348  
      TDSP_CORE_INST/MPY_32_INST/p4782A                              B1 v -> ZN ^  AOI22_X1  0.654   34.249   6.003  
      TDSP_CORE_INST/MPY_32_INST/Fp4899A                             -             INV_X2    0.000   34.249   6.003  
      TDSP_CORE_INST/MPY_32_INST/Fp4899A                             A ^ -> ZN v   INV_X2    0.323   34.572   6.325  
      TDSP_CORE_INST/EXECUTE_INST/p2177A                             -             AOI22_X1  0.000   34.572   6.325  
      TDSP_CORE_INST/EXECUTE_INST/p2177A                             B1 v -> ZN ^  AOI22_X1  0.699   35.271   7.024  
      TDSP_CORE_INST/EXECUTE_INST/p2099A                             -             INV_X1    0.000   35.271   7.024  
      TDSP_CORE_INST/EXECUTE_INST/p2099A                             A ^ -> ZN v   INV_X1    0.430   35.700   7.453  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[17]                          -             SDFF_X2   0.000   35.700   7.454  
      ----------------------------------------------------------------------------------------------------------------
Path 16: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[16]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[16]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.148
- Setup                         0.579
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.169
- Arrival Time                 35.893
= Slack Time                  -27.725
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell      Retime  Arrival  Required  
                                                                                             Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^          -         -       5.334    -22.391  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^ -> Q ^   SDFFS_X2  0.639   5.973    -21.752  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           -             BUF_X16   0.000   5.973    -21.752  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           A ^ -> Z ^    BUF_X16   1.475   7.448    -20.277  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      -             INV_X4    0.044   7.492    -20.232  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      A ^ -> ZN v   INV_X4    1.788   9.281    -18.444  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2   0.000   9.281    -18.443  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A2 v -> ZN v  AND2_X2   1.170   10.451   -17.273  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2   0.000   10.451   -17.273  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 v -> ZN v  AND2_X2   0.336   10.788   -16.937  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32   0.000   10.788   -16.937  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A v -> Z v    BUF_X32   0.341   11.129   -16.596  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4  0.000   11.129   -16.595  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 v -> ZN ^  NAND2_X4  0.231   11.360   -16.365  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2   0.000   11.360   -16.365  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 ^ -> ZN ^  AND3_X2   0.386   11.745   -15.979  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4  0.000   11.745   -15.979  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 ^ -> ZN v  NAND2_X4  0.417   12.162   -15.562  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                         -             INV_X32   0.000   12.163   -15.562  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                         A v -> ZN ^   INV_X32   0.271   12.433   -15.291  
      TDSP_CORE_INST/MPY_32_INST/p0258A                              -             NAND2_X4  0.000   12.433   -15.291  
      TDSP_CORE_INST/MPY_32_INST/p0258A                              A2 ^ -> ZN v  NAND2_X4  0.200   12.634   -15.091  
      TDSP_CORE_INST/MPY_32_INST/p0161D                              -             NOR2_X4   0.000   12.634   -15.091  
      TDSP_CORE_INST/MPY_32_INST/p0161D                              A2 v -> ZN ^  NOR2_X4   0.564   13.197   -14.527  
      TDSP_CORE_INST/MPY_32_INST/p0278A                              -             NAND2_X1  0.000   13.197   -14.527  
      TDSP_CORE_INST/MPY_32_INST/p0278A                              A1 ^ -> ZN v  NAND2_X1  0.302   13.499   -14.226  
      TDSP_CORE_INST/MPY_32_INST/p0247A                              -             NAND2_X4  0.000   13.499   -14.226  
      TDSP_CORE_INST/MPY_32_INST/p0247A                              A1 v -> ZN ^  NAND2_X4  0.339   13.838   -13.887  
      TDSP_CORE_INST/MPY_32_INST/p0257A                              -             NAND2_X1  0.000   13.838   -13.887  
      TDSP_CORE_INST/MPY_32_INST/p0257A                              A1 ^ -> ZN v  NAND2_X1  0.239   14.076   -13.648  
      TDSP_CORE_INST/MPY_32_INST/p0238D                              -             NAND2_X4  0.000   14.076   -13.648  
      TDSP_CORE_INST/MPY_32_INST/p0238D                              A2 v -> ZN ^  NAND2_X4  1.307   15.383   -12.341  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0015D        -             INV_X32   0.002   15.385   -12.339  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0015D        A ^ -> ZN v   INV_X32   0.760   16.145   -11.580  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0314A         -             NAND2_X1  0.000   16.145   -11.580  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0314A         A1 v -> ZN ^  NAND2_X1  0.794   16.939   -10.785  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D         -             NAND3_X4  0.000   16.939   -10.785  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D         A2 ^ -> ZN v  NAND3_X4  0.949   17.889   -9.836  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A         -             OAI21_X1  0.004   17.893   -9.831  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A         B1 v -> ZN ^  OAI21_X1  2.345   20.239   -7.486  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0421A         -             NAND2_X1  0.001   20.239   -7.485  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0421A         A2 ^ -> ZN v  NAND2_X1  0.434   20.674   -7.051  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0397A         -             OAI21_X1  0.000   20.674   -7.051  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0397A         A v -> ZN ^   OAI21_X1  0.748   21.421   -6.303  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0442A         -             NAND2_X1  0.000   21.421   -6.303  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0442A         A2 ^ -> ZN v  NAND2_X1  0.394   21.815   -5.909  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0411A14053    -             NAND2_X1  0.000   21.815   -5.909  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0411A14053    A1 v -> ZN ^  NAND2_X1  0.465   22.281   -5.444  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0632A         -             NAND2_X1  0.000   22.281   -5.444  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0632A         A1 ^ -> ZN v  NAND2_X1  0.218   22.499   -5.226  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14594         -             OAI21_X1  0.000   22.499   -5.226  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14594         A v -> ZN ^   OAI21_X1  0.751   23.250   -4.475  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0779A         -             NAND2_X1  0.000   23.250   -4.475  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0779A         A1 ^ -> ZN v  NAND2_X1  0.395   23.645   -4.079  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14579         -             OAI21_X1  0.000   23.645   -4.079  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14579         A v -> ZN ^   OAI21_X1  0.597   24.242   -3.482  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0743A         -             NAND2_X1  0.000   24.242   -3.482  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0743A         A1 ^ -> ZN v  NAND2_X1  0.325   24.568   -3.157  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0675A         -             OAI21_X2  0.000   24.568   -3.157  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0675A         A v -> ZN ^   OAI21_X2  0.685   25.253   -2.472  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0745A         -             NAND2_X1  0.000   25.253   -2.472  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0745A         A2 ^ -> ZN v  NAND2_X1  0.329   25.581   -2.143  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0685A         -             OAI21_X1  0.000   25.581   -2.143  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0685A         A v -> ZN ^   OAI21_X1  0.490   26.071   -1.653  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0684A         -             NOR2_X4   0.000   26.071   -1.653  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0684A         A2 ^ -> ZN v  NOR2_X4   0.376   26.447   -1.278  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0937A         -             NOR2_X2   0.000   26.447   -1.277  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0937A         A2 v -> ZN ^  NOR2_X2   0.731   27.178   -0.546  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0909A         -             AOI21_X1  0.000   27.178   -0.546  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0909A         B1 ^ -> ZN v  AOI21_X1  0.557   27.735   0.011  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1186A         -             OAI21_X2  0.000   27.735   0.011  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1186A         B1 v -> ZN ^  OAI21_X2  2.492   30.227   2.503  
      TDSP_CORE_INST/MPY_32_INST/Fp1214A                             -             INV_X4    0.002   30.230   2.505  
      TDSP_CORE_INST/MPY_32_INST/Fp1214A                             A ^ -> ZN v   INV_X4    0.807   31.037   3.312  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p1099A                -             NAND2_X4  0.000   31.037   3.312  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p1099A                A2 v -> ZN ^  NAND2_X4  1.057   32.093   4.369  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p1070A                -             NOR2_X4   0.000   32.094   4.369  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p1070A                A2 ^ -> ZN v  NOR2_X4   0.271   32.365   4.640  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_PSC532_n_76        -             BUF_X16   0.000   32.365   4.640  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_PSC532_n_76        A v -> Z v    BUF_X16   0.422   32.787   5.062  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1230A               -             INV_X2    0.000   32.787   5.062  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1230A               A v -> ZN ^   INV_X2    0.208   32.995   5.270  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p5050A                -             NAND2_X1  0.000   32.995   5.270  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p5050A                A1 ^ -> ZN v  NAND2_X1  0.169   33.164   5.439  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p4991A                -             OAI21_X2  0.000   33.164   5.439  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p4991A                A v -> ZN ^   OAI21_X2  0.448   33.612   5.887  
      TDSP_CORE_INST/MPY_32_INST/p4960A                              -             AOI22_X1  0.000   33.612   5.887  
      TDSP_CORE_INST/MPY_32_INST/p4960A                              B1 ^ -> ZN v  AOI22_X1  0.407   34.018   6.294  
      TDSP_CORE_INST/MPY_32_INST/Fp5079A                             -             INV_X2    0.000   34.018   6.294  
      TDSP_CORE_INST/MPY_32_INST/Fp5079A                             A v -> ZN ^   INV_X2    0.660   34.679   6.954  
      TDSP_CORE_INST/EXECUTE_INST/p2390A                             -             AOI22_X1  0.000   34.679   6.954  
      TDSP_CORE_INST/EXECUTE_INST/p2390A                             B1 ^ -> ZN v  AOI22_X1  0.346   35.025   7.300  
      TDSP_CORE_INST/EXECUTE_INST/p2312A                             -             INV_X4    0.000   35.025   7.300  
      TDSP_CORE_INST/EXECUTE_INST/p2312A                             A v -> ZN ^   INV_X4    0.869   35.893   8.169  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[16]                          -             SDFF_X2   0.000   35.893   8.169  
      ----------------------------------------------------------------------------------------------------------------
Path 17: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[24]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[24]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.272
- Setup                         0.561
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.311
- Arrival Time                 35.802
= Slack Time                  -27.491
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^          -          -       5.281    -22.210  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651   5.933    -21.558  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    -             BUF_X16    0.000   5.933    -21.558  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472   6.405    -21.086  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      -             INV_X4     0.026   6.431    -21.060  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.148   8.579    -18.912  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.002   8.581    -18.910  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.143   9.724    -17.767  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.724    -17.767  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   10.169   -17.322  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   10.169   -17.322  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233   10.401   -17.090  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.401   -17.090  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.524   -16.967  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.524   -16.967  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592   11.116   -16.375  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   11.116   -16.375  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956   12.071   -15.420  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   12.073   -15.418  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.622   12.694   -14.797  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.694   -14.797  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518   13.212   -14.279  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   13.212   -14.279  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261   13.474   -14.017  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.474   -14.017  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323   13.796   -13.695  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.796   -13.695  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216   14.013   -13.478  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   14.013   -13.478  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238   14.251   -13.240  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   14.251   -13.240  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176   14.427   -13.064  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   14.427   -13.064  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377   14.803   -12.688  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.803   -12.688  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336   15.139   -12.352  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   15.139   -12.352  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978   16.117   -11.374  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   16.117   -11.374  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749   16.866   -10.625  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.866   -10.625  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188   18.054   -9.437  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   18.054   -9.437  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   18.417   -9.074  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   18.417   -9.074  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984   19.401   -8.090  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   19.401   -8.090  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629   20.031   -7.460  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   20.031   -7.460  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290   21.320   -6.171  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   21.321   -6.170  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.865   22.186   -5.305  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   22.186   -5.305  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760   23.946   -3.545  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   23.946   -3.545  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   24.607   -2.884  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   24.607   -2.884  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053   25.660   -1.831  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   25.660   -1.831  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z ^    XOR2_X2    0.834   26.494   -0.997  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   26.494   -0.997  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 ^ -> ZN v  AOI221_X2  0.541   27.035   -0.456  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   27.035   -0.456  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A v -> ZN ^   OAI221_X4  1.099   28.134   0.643  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   28.134   0.643  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              A1 ^ -> ZN v  OAI22_X1   0.322   28.457   0.966  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   28.457   0.966  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.415   28.871   1.380  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   28.871   1.380  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.294   29.165   1.674  
      TDSP_CORE_INST/ALU_32_INST/Fp6372A                             -             INV_X2     0.000   29.165   1.674  
      TDSP_CORE_INST/ALU_32_INST/Fp6372A                             A ^ -> ZN v   INV_X2     0.205   29.370   1.879  
      TDSP_CORE_INST/ALU_32_INST/p7149A                              -             NOR2_X4    0.000   29.370   1.879  
      TDSP_CORE_INST/ALU_32_INST/p7149A                              A1 v -> ZN ^  NOR2_X4    1.477   30.847   3.356  
      TDSP_CORE_INST/ALU_32_INST/Fp7092A                             -             INV_X1     0.003   30.850   3.359  
      TDSP_CORE_INST/ALU_32_INST/Fp7092A                             A ^ -> ZN v   INV_X1     0.536   31.387   3.896  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC275_n_207                     -             INV_X16    0.000   31.387   3.896  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC275_n_207                     A v -> ZN ^   INV_X16    0.501   31.888   4.397  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC277_n_207                     -             INV_X32    0.000   31.888   4.397  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC277_n_207                     A ^ -> ZN v   INV_X32    0.368   32.256   4.765  
      TDSP_CORE_INST/ALU_32_INST/p7458A7660                          -             OAI211_X1  0.006   32.262   4.771  
      TDSP_CORE_INST/ALU_32_INST/p7458A7660                          C1 v -> ZN ^  OAI211_X1  1.950   34.212   6.721  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25771                        -             AOI22_X1   0.000   34.212   6.721  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25771                        B1 ^ -> ZN v  AOI22_X1   0.766   34.978   7.487  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25741                        -             INV_X4     0.000   34.978   7.487  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25741                        A v -> ZN ^   INV_X4     0.824   35.802   8.311  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[24]                        -             SDFF_X2    0.000   35.802   8.311  
      -----------------------------------------------------------------------------------------------------------------
Path 18: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[14]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[14]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.190
- Setup                         1.294
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.495
- Arrival Time                 34.828
= Slack Time                  -27.333
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell      Retime  Arrival  Required  
                                                                                             Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^          -         -       5.334    -22.000  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^ -> Q ^   SDFFS_X2  0.639   5.973    -21.360  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           -             BUF_X16   0.000   5.973    -21.360  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           A ^ -> Z ^    BUF_X16   1.475   7.448    -19.885  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      -             INV_X4    0.044   7.492    -19.841  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      A ^ -> ZN v   INV_X4    1.788   9.281    -18.053  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2   0.000   9.281    -18.052  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A2 v -> ZN v  AND2_X2   1.170   10.451   -16.882  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2   0.000   10.451   -16.882  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 v -> ZN v  AND2_X2   0.336   10.788   -16.546  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32   0.000   10.788   -16.546  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A v -> Z v    BUF_X32   0.341   11.129   -16.204  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4  0.000   11.129   -16.204  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 v -> ZN ^  NAND2_X4  0.231   11.360   -15.974  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2   0.000   11.360   -15.973  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 ^ -> ZN ^  AND3_X2   0.386   11.745   -15.588  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4  0.000   11.745   -15.588  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 ^ -> ZN v  NAND2_X4  0.417   12.162   -15.171  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                         -             INV_X32   0.000   12.163   -15.170  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                         A v -> ZN ^   INV_X32   0.271   12.433   -14.900  
      TDSP_CORE_INST/MPY_32_INST/p0258A                              -             NAND2_X4  0.000   12.433   -14.900  
      TDSP_CORE_INST/MPY_32_INST/p0258A                              A2 ^ -> ZN v  NAND2_X4  0.200   12.634   -14.700  
      TDSP_CORE_INST/MPY_32_INST/p0161D                              -             NOR2_X4   0.000   12.634   -14.699  
      TDSP_CORE_INST/MPY_32_INST/p0161D                              A2 v -> ZN ^  NOR2_X4   0.564   13.197   -14.136  
      TDSP_CORE_INST/MPY_32_INST/p0278A                              -             NAND2_X1  0.000   13.197   -14.136  
      TDSP_CORE_INST/MPY_32_INST/p0278A                              A1 ^ -> ZN v  NAND2_X1  0.302   13.499   -13.834  
      TDSP_CORE_INST/MPY_32_INST/p0247A                              -             NAND2_X4  0.000   13.499   -13.834  
      TDSP_CORE_INST/MPY_32_INST/p0247A                              A1 v -> ZN ^  NAND2_X4  0.339   13.838   -13.496  
      TDSP_CORE_INST/MPY_32_INST/p0257A                              -             NAND2_X1  0.000   13.838   -13.496  
      TDSP_CORE_INST/MPY_32_INST/p0257A                              A1 ^ -> ZN v  NAND2_X1  0.239   14.076   -13.257  
      TDSP_CORE_INST/MPY_32_INST/p0238D                              -             NAND2_X4  0.000   14.076   -13.257  
      TDSP_CORE_INST/MPY_32_INST/p0238D                              A2 v -> ZN ^  NAND2_X4  1.307   15.383   -11.950  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0015D        -             INV_X32   0.002   15.385   -11.948  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0015D        A ^ -> ZN v   INV_X32   0.760   16.145   -11.188  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0314A         -             NAND2_X1  0.000   16.145   -11.188  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0314A         A1 v -> ZN ^  NAND2_X1  0.794   16.939   -10.394  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D         -             NAND3_X4  0.000   16.939   -10.394  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D         A2 ^ -> ZN v  NAND3_X4  0.949   17.889   -9.444  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A         -             OAI21_X1  0.004   17.893   -9.440  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A         B1 v -> ZN ^  OAI21_X1  2.345   20.239   -7.095  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0421A         -             NAND2_X1  0.001   20.239   -7.094  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0421A         A2 ^ -> ZN v  NAND2_X1  0.434   20.674   -6.660  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0397A         -             OAI21_X1  0.000   20.674   -6.660  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0397A         A v -> ZN ^   OAI21_X1  0.748   21.421   -5.912  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0442A         -             NAND2_X1  0.000   21.421   -5.912  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0442A         A2 ^ -> ZN v  NAND2_X1  0.394   21.815   -5.518  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0411A14053    -             NAND2_X1  0.000   21.815   -5.518  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0411A14053    A1 v -> ZN ^  NAND2_X1  0.465   22.281   -5.053  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0632A         -             NAND2_X1  0.000   22.281   -5.053  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0632A         A1 ^ -> ZN v  NAND2_X1  0.218   22.499   -4.834  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14594         -             OAI21_X1  0.000   22.499   -4.834  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14594         A v -> ZN ^   OAI21_X1  0.751   23.250   -4.083  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0779A         -             NAND2_X1  0.000   23.250   -4.083  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0779A         A1 ^ -> ZN v  NAND2_X1  0.395   23.645   -3.688  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14579         -             OAI21_X1  0.000   23.645   -3.688  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14579         A v -> ZN ^   OAI21_X1  0.597   24.242   -3.091  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0743A         -             NAND2_X1  0.000   24.242   -3.091  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0743A         A1 ^ -> ZN v  NAND2_X1  0.325   24.568   -2.766  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0675A         -             OAI21_X2  0.000   24.568   -2.766  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0675A         A v -> ZN ^   OAI21_X2  0.685   25.253   -2.080  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0745A         -             NAND2_X1  0.000   25.253   -2.080  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0745A         A2 ^ -> ZN v  NAND2_X1  0.329   25.581   -1.752  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0685A         -             OAI21_X1  0.000   25.581   -1.752  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0685A         A v -> ZN ^   OAI21_X1  0.490   26.071   -1.262  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0684A         -             NOR2_X4   0.000   26.071   -1.262  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0684A         A2 ^ -> ZN v  NOR2_X4   0.376   26.447   -0.886  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0937A         -             NOR2_X2   0.000   26.447   -0.886  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0937A         A2 v -> ZN ^  NOR2_X2   0.731   27.178   -0.155  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0909A         -             AOI21_X1  0.000   27.178   -0.155  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0909A         B1 ^ -> ZN v  AOI21_X1  0.557   27.735   0.402  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1186A         -             OAI21_X2  0.000   27.735   0.402  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1186A         B1 v -> ZN ^  OAI21_X2  2.492   30.227   2.894  
      TDSP_CORE_INST/MPY_32_INST/Fp1214A                             -             INV_X4    0.002   30.230   2.896  
      TDSP_CORE_INST/MPY_32_INST/Fp1214A                             A ^ -> ZN v   INV_X4    0.807   31.037   3.704  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p5422A                -             NAND2_X1  0.000   31.037   3.704  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p5422A                A2 v -> ZN ^  NAND2_X1  0.707   31.744   4.411  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p5363A                -             OAI21_X1  0.000   31.744   4.411  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p5363A                A ^ -> ZN v   OAI21_X1  0.394   32.138   4.804  
      TDSP_CORE_INST/MPY_32_INST/p5274A                              -             AOI22_X1  0.000   32.138   4.805  
      TDSP_CORE_INST/MPY_32_INST/p5274A                              B1 v -> ZN ^  AOI22_X1  0.908   33.045   5.712  
      TDSP_CORE_INST/MPY_32_INST/Fp5391A                             -             INV_X2    0.000   33.045   5.712  
      TDSP_CORE_INST/MPY_32_INST/Fp5391A                             A ^ -> ZN v   INV_X2    0.600   33.645   6.312  
      TDSP_CORE_INST/EXECUTE_INST/p2868A                             -             AOI22_X1  0.000   33.645   6.312  
      TDSP_CORE_INST/EXECUTE_INST/p2868A                             B1 v -> ZN ^  AOI22_X1  0.766   34.412   7.079  
      TDSP_CORE_INST/EXECUTE_INST/p2791A                             -             INV_X4    0.000   34.412   7.079  
      TDSP_CORE_INST/EXECUTE_INST/p2791A                             A ^ -> ZN v   INV_X4    0.416   34.828   7.495  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[14]                          -             SDFF_X1   0.000   34.828   7.495  
      ----------------------------------------------------------------------------------------------------------------
Path 19: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[15]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[15]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.190
- Setup                         1.306
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.483
- Arrival Time                 34.555
= Slack Time                  -27.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      ---------------------------------------------------------------------------------------------------------------
      Instance                                                      Arc           Cell      Retime  Arrival  Required  
                                                                                            Delay   Time     Time  
      ---------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                         CK ^          -         -       5.334    -21.738  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                         CK ^ -> Q ^   SDFFS_X2  0.639   5.973    -21.099  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_          -             BUF_X16   0.000   5.973    -21.099  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_          A ^ -> Z ^    BUF_X16   1.475   7.448    -19.624  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126     -             INV_X4    0.044   7.492    -19.579  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126     A ^ -> ZN v   INV_X4    1.788   9.281    -17.791  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0254A9121      -             NOR2_X2   0.000   9.281    -17.791  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0254A9121      A2 v -> ZN ^  NOR2_X2   1.639   10.920   -16.152  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0317A          -             AOI22_X1  0.000   10.920   -16.152  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0317A          B2 ^ -> ZN v  AOI22_X1  0.582   11.502   -15.570  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_RC_1033_0    -             NAND3_X1  0.000   11.502   -15.570  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_RC_1033_0    A3 v -> ZN ^  NAND3_X1  0.568   12.070   -15.002  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0170D                     -             NAND2_X4  0.000   12.070   -15.002  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0170D                     A1 ^ -> ZN v  NAND2_X4  0.233   12.303   -14.769  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0176D                     -             NAND3_X1  0.000   12.303   -14.769  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0176D                     A1 v -> ZN ^  NAND3_X1  0.464   12.767   -14.305  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_PSC552_opb_15_          -             BUF_X32   0.000   12.767   -14.305  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_PSC552_opb_15_          A ^ -> Z ^    BUF_X32   0.527   13.294   -13.777  
      TDSP_CORE_INST/MPY_32_INST/p0073D                             -             NAND2_X4  0.002   13.296   -13.775  
      TDSP_CORE_INST/MPY_32_INST/p0073D                             A1 ^ -> ZN v  NAND2_X4  0.201   13.497   -13.574  
      TDSP_CORE_INST/MPY_32_INST/Fp0074D                            -             INV_X8    0.000   13.497   -13.574  
      TDSP_CORE_INST/MPY_32_INST/Fp0074D                            A v -> ZN ^   INV_X8    0.182   13.680   -13.392  
      TDSP_CORE_INST/MPY_32_INST/p0052D                             -             NAND2_X1  0.000   13.680   -13.392  
      TDSP_CORE_INST/MPY_32_INST/p0052D                             A1 ^ -> ZN v  NAND2_X1  0.146   13.826   -13.246  
      TDSP_CORE_INST/MPY_32_INST/p0041D                             -             NAND2_X4  0.000   13.826   -13.246  
      TDSP_CORE_INST/MPY_32_INST/p0041D                             A1 v -> ZN ^  NAND2_X4  1.119   14.945   -12.126  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D       -             INV_X32   0.002   14.947   -12.124  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D       A ^ -> ZN v   INV_X32   0.709   15.656   -11.415  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D        -             NAND2_X4  0.000   15.657   -11.415  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D        A1 v -> ZN ^  NAND2_X4  0.546   16.203   -10.869  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D        -             NAND2_X4  0.000   16.203   -10.869  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D        A2 ^ -> ZN v  NAND2_X4  0.290   16.493   -10.579  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363  -             INV_X16   0.000   16.493   -10.579  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363  A v -> ZN ^   INV_X16   0.518   17.011   -10.060  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D        -             NAND3_X4  0.000   17.012   -10.060  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D        A1 ^ -> ZN v  NAND3_X4  0.877   17.889   -9.183  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A        -             OAI21_X1  0.004   17.893   -9.178  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A        B1 v -> ZN ^  OAI21_X1  2.345   20.239   -6.833  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0421A        -             NAND2_X1  0.001   20.239   -6.832  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0421A        A2 ^ -> ZN v  NAND2_X1  0.434   20.674   -6.398  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0397A        -             OAI21_X1  0.000   20.674   -6.398  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0397A        A v -> ZN ^   OAI21_X1  0.748   21.421   -5.650  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0442A        -             NAND2_X1  0.000   21.421   -5.650  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0442A        A2 ^ -> ZN v  NAND2_X1  0.394   21.815   -5.257  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0411A14053   -             NAND2_X1  0.000   21.815   -5.257  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0411A14053   A1 v -> ZN ^  NAND2_X1  0.465   22.281   -4.791  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0632A        -             NAND2_X1  0.000   22.281   -4.791  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0632A        A1 ^ -> ZN v  NAND2_X1  0.218   22.499   -4.573  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14594        -             OAI21_X1  0.000   22.499   -4.573  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14594        A v -> ZN ^   OAI21_X1  0.751   23.250   -3.822  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0779A        -             NAND2_X1  0.000   23.250   -3.822  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0779A        A1 ^ -> ZN v  NAND2_X1  0.395   23.645   -3.426  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14579        -             OAI21_X1  0.000   23.645   -3.426  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14579        A v -> ZN ^   OAI21_X1  0.597   24.242   -2.829  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0743A        -             NAND2_X1  0.000   24.242   -2.829  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0743A        A1 ^ -> ZN v  NAND2_X1  0.325   24.568   -2.504  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0675A        -             OAI21_X2  0.000   24.568   -2.504  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0675A        A v -> ZN ^   OAI21_X2  0.685   25.253   -1.819  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0745A        -             NAND2_X1  0.000   25.253   -1.819  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0745A        A2 ^ -> ZN v  NAND2_X1  0.329   25.581   -1.490  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0685A        -             OAI21_X1  0.000   25.581   -1.490  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0685A        A v -> ZN ^   OAI21_X1  0.490   26.071   -1.000  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0684A        -             NOR2_X4   0.000   26.071   -1.000  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0684A        A2 ^ -> ZN v  NOR2_X4   0.376   26.447   -0.625  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0937A        -             NOR2_X2   0.000   26.447   -0.625  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0937A        A2 v -> ZN ^  NOR2_X2   0.731   27.178   0.107  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0909A        -             AOI21_X1  0.000   27.178   0.107  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0909A        B1 ^ -> ZN v  AOI21_X1  0.557   27.735   0.664  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1186A        -             OAI21_X2  0.000   27.735   0.664  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1186A        B1 v -> ZN ^  OAI21_X2  2.492   30.227   3.156  
      TDSP_CORE_INST/MPY_32_INST/Fp1214A                            -             INV_X4    0.002   30.230   3.158  
      TDSP_CORE_INST/MPY_32_INST/Fp1214A                            A ^ -> ZN v   INV_X4    0.807   31.037   3.965  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p1099A               -             NAND2_X4  0.000   31.037   3.965  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p1099A               A2 v -> ZN ^  NAND2_X4  1.057   32.093   5.022  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p5180A               -             OAI21_X1  0.000   32.094   5.022  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p5180A               B1 ^ -> ZN v  OAI21_X1  0.345   32.438   5.367  
      TDSP_CORE_INST/MPY_32_INST/p5091A                             -             AOI22_X1  0.000   32.438   5.367  
      TDSP_CORE_INST/MPY_32_INST/p5091A                             B1 v -> ZN ^  AOI22_X1  0.634   33.073   6.001  
      TDSP_CORE_INST/MPY_32_INST/Fp5208A                            -             INV_X2    0.000   33.073   6.001  
      TDSP_CORE_INST/MPY_32_INST/Fp5208A                            A ^ -> ZN v   INV_X2    0.343   33.415   6.344  
      TDSP_CORE_INST/EXECUTE_INST/p2771A                            -             AOI22_X1  0.000   33.415   6.344  
      TDSP_CORE_INST/EXECUTE_INST/p2771A                            B1 v -> ZN ^  AOI22_X1  0.699   34.115   7.043  
      TDSP_CORE_INST/EXECUTE_INST/p2693A                            -             INV_X1    0.000   34.115   7.043  
      TDSP_CORE_INST/EXECUTE_INST/p2693A                            A ^ -> ZN v   INV_X1    0.440   34.555   7.483  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[15]                         -             SDFF_X1   0.000   34.555   7.483  
      ---------------------------------------------------------------------------------------------------------------
Path 20: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[21]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[21]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.257
- Setup                         0.555
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.303
- Arrival Time                 35.334
= Slack Time                  -27.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^          -          -       5.334    -21.698  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^ -> Q v   SDFFS_X2   0.651   5.985    -21.047  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           -             BUF_X16    0.000   5.985    -21.047  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           A v -> Z v    BUF_X16    0.521   6.506    -20.526  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      -             INV_X4     0.045   6.550    -20.481  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      A v -> ZN ^   INV_X4     1.879   8.429    -18.603  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.000   8.430    -18.602  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A2 ^ -> ZN ^  AND2_X2    1.081   9.510    -17.521  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.510    -17.521  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   9.955    -17.077  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   9.955    -17.077  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233   10.187   -16.844  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.188   -16.844  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.310   -16.722  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.310   -16.721  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592   10.902   -16.130  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   10.902   -16.130  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956   11.858   -15.174  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   11.859   -15.173  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.622   12.480   -14.551  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.480   -14.551  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518   12.999   -14.033  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   12.999   -14.033  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261   13.260   -13.772  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.260   -13.772  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323   13.583   -13.449  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.583   -13.449  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216   13.799   -13.233  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   13.799   -13.233  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238   14.037   -12.995  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   14.037   -12.994  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176   14.213   -12.819  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   14.213   -12.819  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377   14.589   -12.442  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.589   -12.442  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336   14.925   -12.107  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   14.925   -12.106  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978   15.904   -11.128  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   15.904   -11.128  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749   16.652   -10.379  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.652   -10.379  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188   17.840   -9.191  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   17.840   -9.191  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   18.204   -8.828  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   18.204   -8.828  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984   19.187   -7.844  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   19.187   -7.844  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629   19.817   -7.215  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   19.817   -7.215  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290   21.107   -5.925  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   21.107   -5.925  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.865   21.972   -5.059  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   21.972   -5.059  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760   23.732   -3.300  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   23.732   -3.300  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   24.393   -2.638  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   24.393   -2.638  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053   25.446   -1.585  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   25.446   -1.585  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.456   25.903   -1.129  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   25.903   -1.129  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.159   27.062   0.030  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   27.062   0.030  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.121   28.183   1.151  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   28.183   1.151  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.171   28.354   1.323  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   28.354   1.323  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.216   28.571   1.539  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   28.571   1.539  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.415   28.985   1.954  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   28.985   1.954  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.294   29.279   2.247  
      TDSP_CORE_INST/ALU_32_INST/Fp6372A                             -             INV_X2     0.000   29.279   2.247  
      TDSP_CORE_INST/ALU_32_INST/Fp6372A                             A ^ -> ZN v   INV_X2     0.205   29.484   2.452  
      TDSP_CORE_INST/ALU_32_INST/p7149A                              -             NOR2_X4    0.000   29.484   2.452  
      TDSP_CORE_INST/ALU_32_INST/p7149A                              A1 v -> ZN ^  NOR2_X4    1.477   30.961   3.930  
      TDSP_CORE_INST/ALU_32_INST/Fp7092A                             -             INV_X1     0.003   30.965   3.933  
      TDSP_CORE_INST/ALU_32_INST/Fp7092A                             A ^ -> ZN v   INV_X1     0.536   31.501   4.469  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC275_n_207                     -             INV_X16    0.000   31.501   4.470  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC275_n_207                     A v -> ZN ^   INV_X16    0.501   32.002   4.970  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC277_n_207                     -             INV_X32    0.000   32.002   4.970  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC277_n_207                     A ^ -> ZN v   INV_X32    0.368   32.370   5.339  
      TDSP_CORE_INST/ALU_32_INST/p7458A7639                          -             OAI211_X1  0.006   32.376   5.344  
      TDSP_CORE_INST/ALU_32_INST/p7458A7639                          C1 v -> ZN ^  OAI211_X1  1.600   33.976   6.944  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25768                        -             AOI22_X1   0.001   33.976   6.945  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25768                        B1 ^ -> ZN v  AOI22_X1   0.601   34.577   7.545  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25738                        -             INV_X4     0.000   34.577   7.545  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25738                        A v -> ZN ^   INV_X4     0.757   35.334   8.303  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[21]                        -             SDFF_X2    0.000   35.334   8.303  
      -----------------------------------------------------------------------------------------------------------------
Path 21: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[20]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[20]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.257
- Setup                         0.567
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.290
- Arrival Time                 35.240
= Slack Time                  -26.950
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^          -          -       5.281    -21.668  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651   5.933    -21.017  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    -             BUF_X16    0.000   5.933    -21.017  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472   6.405    -20.545  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      -             INV_X4     0.026   6.431    -20.519  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.148   8.579    -18.371  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.002   8.581    -18.369  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.143   9.724    -17.226  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.724    -17.225  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   10.169   -16.781  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   10.169   -16.781  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233   10.401   -16.548  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.401   -16.548  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.524   -16.426  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.524   -16.426  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592   11.116   -15.834  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   11.116   -15.834  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956   12.071   -14.878  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   12.073   -14.877  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.622   12.694   -14.255  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.694   -14.255  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518   13.212   -13.737  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   13.212   -13.737  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261   13.474   -13.476  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.474   -13.476  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323   13.796   -13.153  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.796   -13.153  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216   14.013   -12.937  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   14.013   -12.937  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238   14.251   -12.699  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   14.251   -12.699  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176   14.427   -12.523  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   14.427   -12.523  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377   14.803   -12.147  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.803   -12.146  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336   15.139   -11.811  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   15.139   -11.811  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978   16.117   -10.832  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   16.118   -10.832  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749   16.866   -10.084  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.866   -10.084  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188   18.054   -8.896  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   18.054   -8.895  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   18.417   -8.532  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   18.417   -8.532  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984   19.401   -7.549  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   19.401   -7.549  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629   20.031   -6.919  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   20.031   -6.919  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290   21.320   -5.629  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   21.321   -5.629  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.865   22.186   -4.764  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   22.186   -4.764  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760   23.946   -3.004  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   23.946   -3.004  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   24.607   -2.343  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   24.607   -2.343  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053   25.660   -1.290  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   25.660   -1.290  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.456   26.117   -0.833  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   26.117   -0.833  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.159   27.276   0.326  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   27.276   0.326  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.121   28.397   1.447  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   28.397   1.447  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.171   28.568   1.618  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   28.568   1.618  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.216   28.785   1.835  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   28.785   1.835  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.415   29.199   2.249  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   29.199   2.249  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.294   29.493   2.543  
      TDSP_CORE_INST/ALU_32_INST/Fp6372A                             -             INV_X2     0.000   29.493   2.543  
      TDSP_CORE_INST/ALU_32_INST/Fp6372A                             A ^ -> ZN v   INV_X2     0.205   29.698   2.748  
      TDSP_CORE_INST/ALU_32_INST/p7149A                              -             NOR2_X4    0.000   29.698   2.748  
      TDSP_CORE_INST/ALU_32_INST/p7149A                              A1 v -> ZN ^  NOR2_X4    1.477   31.175   4.225  
      TDSP_CORE_INST/ALU_32_INST/Fp7092A                             -             INV_X1     0.003   31.178   4.229  
      TDSP_CORE_INST/ALU_32_INST/Fp7092A                             A ^ -> ZN v   INV_X1     0.536   31.715   4.765  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC275_n_207                     -             INV_X16    0.000   31.715   4.765  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC275_n_207                     A v -> ZN ^   INV_X16    0.501   32.216   5.266  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC277_n_207                     -             INV_X32    0.000   32.216   5.266  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC277_n_207                     A ^ -> ZN v   INV_X32    0.368   32.584   5.634  
      TDSP_CORE_INST/ALU_32_INST/p7458A7644                          -             OAI211_X4  0.006   32.590   5.640  
      TDSP_CORE_INST/ALU_32_INST/p7458A7644                          C1 v -> ZN ^  OAI211_X4  1.436   34.026   7.076  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25767                        -             AOI22_X1   0.000   34.026   7.076  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25767                        B1 ^ -> ZN v  AOI22_X1   0.410   34.436   7.486  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25737                        -             INV_X4     0.000   34.436   7.486  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25737                        A v -> ZN ^   INV_X4     0.804   35.240   8.290  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[20]                        -             SDFF_X2    0.000   35.240   8.290  
      -----------------------------------------------------------------------------------------------------------------
Path 22: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[2]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[2]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q  (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.300
- Setup                         0.585
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.315
- Arrival Time                 34.816
= Slack Time                  -26.501
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^          -          -       5.334    -21.167  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^ -> Q v   SDFFS_X2   0.651   5.985    -20.516  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           -             BUF_X16    0.000   5.985    -20.516  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           A v -> Z v    BUF_X16    0.521   6.506    -19.995  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      -             INV_X4     0.045   6.550    -19.951  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      A v -> ZN ^   INV_X4     1.879   8.429    -18.072  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.000   8.430    -18.071  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A2 ^ -> ZN ^  AND2_X2    1.081   9.510    -16.991  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.510    -16.991  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   9.955    -16.546  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   9.955    -16.546  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233   10.187   -16.314  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.188   -16.313  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.310   -16.191  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.310   -16.191  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592   10.902   -15.599  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   10.902   -15.599  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956   11.857   -14.644  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   11.859   -14.642  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.622   12.480   -14.021  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.480   -14.021  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518   12.999   -13.502  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   12.999   -13.502  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261   13.260   -13.241  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.260   -13.241  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323   13.582   -12.919  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.582   -12.919  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216   13.799   -12.702  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   13.799   -12.702  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238   14.037   -12.464  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   14.037   -12.464  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176   14.213   -12.288  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   14.213   -12.288  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377   14.589   -11.912  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.589   -11.912  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336   14.925   -11.576  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   14.925   -11.576  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978   15.903   -10.598  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   15.904   -10.597  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749   16.652   -9.849  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.652   -9.849  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188   17.840   -8.661  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   17.840   -8.661  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   18.204   -8.297  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   18.204   -8.297  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984   19.187   -7.314  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   19.187   -7.314  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629   19.817   -6.684  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   19.817   -6.684  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290   21.107   -5.394  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   21.107   -5.394  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.865   21.972   -4.529  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   21.972   -4.529  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760   23.732   -2.769  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   23.732   -2.769  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   24.393   -2.108  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   24.393   -2.108  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053   25.446   -1.055  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   25.446   -1.055  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.456   25.903   -0.598  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   25.903   -0.598  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.159   27.062   0.561  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   27.062   0.561  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.121   28.183   1.682  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   28.183   1.682  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.171   28.354   1.853  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   28.354   1.853  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.216   28.571   2.070  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   28.571   2.070  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.415   28.985   2.484  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   28.985   2.484  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.294   29.279   2.778  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              -             AND2_X4    0.000   29.279   2.778  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              A1 ^ -> ZN ^  AND2_X4    1.804   31.083   4.582  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      -             BUF_X32    0.003   31.086   4.585  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      A ^ -> Z ^    BUF_X32    1.166   32.252   5.751  
      TDSP_CORE_INST/ALU_32_INST/p7191A7678                          -             AOI21_X1   0.006   32.258   5.757  
      TDSP_CORE_INST/ALU_32_INST/p7191A7678                          B1 ^ -> ZN v  AOI21_X1   0.283   32.541   6.040  
      TDSP_CORE_INST/ALU_32_INST/p7458A7648                          -             OAI211_X1  0.000   32.541   6.040  
      TDSP_CORE_INST/ALU_32_INST/p7458A7648                          A v -> ZN ^   OAI211_X1  0.856   33.398   6.897  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25775                        -             AOI22_X1   0.000   33.398   6.897  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25775                        B1 ^ -> ZN v  AOI22_X1   0.509   33.907   7.406  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25753                        -             INV_X4     0.000   33.907   7.406  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25753                        A v -> ZN ^   INV_X4     0.909   34.816   8.315  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[2]                         -             SDFF_X2    0.000   34.816   8.315  
      -----------------------------------------------------------------------------------------------------------------
Path 23: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[26]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[26]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.270
- Setup                         0.549
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.321
- Arrival Time                 34.822
= Slack Time                  -26.501
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^          -          -       5.334    -21.167  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^ -> Q v   SDFFS_X2   0.651   5.985    -20.516  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           -             BUF_X16    0.000   5.985    -20.516  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           A v -> Z v    BUF_X16    0.521   6.506    -19.995  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      -             INV_X4     0.045   6.550    -19.950  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      A v -> ZN ^   INV_X4     1.879   8.429    -18.072  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.000   8.430    -18.071  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A2 ^ -> ZN ^  AND2_X2    1.081   9.510    -16.990  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.510    -16.990  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   9.955    -16.546  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   9.955    -16.546  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233   10.187   -16.313  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.188   -16.313  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.310   -16.191  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.310   -16.191  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592   10.902   -15.599  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   10.902   -15.599  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956   11.858   -14.643  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   11.859   -14.642  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.622   12.480   -14.020  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.480   -14.020  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518   12.999   -13.502  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   12.999   -13.502  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261   13.260   -13.241  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.260   -13.241  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323   13.583   -12.918  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.583   -12.918  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216   13.799   -12.702  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   13.799   -12.702  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238   14.037   -12.464  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   14.037   -12.464  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176   14.213   -12.288  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   14.213   -12.288  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377   14.589   -11.911  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.589   -11.911  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336   14.925   -11.576  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   14.925   -11.576  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978   15.904   -10.597  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   15.904   -10.597  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749   16.652   -9.849  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.652   -9.848  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188   17.840   -8.660  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   17.840   -8.660  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   18.204   -8.297  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   18.204   -8.297  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984   19.187   -7.313  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   19.187   -7.313  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629   19.817   -6.684  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   19.817   -6.684  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290   21.107   -5.394  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   21.107   -5.394  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.865   21.972   -4.529  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   21.972   -4.528  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760   23.732   -2.769  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   23.732   -2.769  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   24.393   -2.108  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   24.393   -2.107  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053   25.446   -1.054  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   25.446   -1.054  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.456   25.903   -0.598  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   25.903   -0.598  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.159   27.062   0.561  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   27.062   0.561  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.121   28.183   1.682  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   28.183   1.682  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.171   28.354   1.854  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   28.354   1.854  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.216   28.571   2.070  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   28.571   2.070  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.415   28.985   2.485  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   28.985   2.485  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.294   29.279   2.778  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              -             AND2_X4    0.000   29.279   2.778  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              A1 ^ -> ZN ^  AND2_X4    1.804   31.083   4.582  
      TDSP_CORE_INST/ALU_32_INST/FE_PSC568_n_208                     -             BUF_X4     0.002   31.085   4.584  
      TDSP_CORE_INST/ALU_32_INST/FE_PSC568_n_208                     A ^ -> Z ^    BUF_X4     1.129   32.214   5.713  
      TDSP_CORE_INST/ALU_32_INST/p7191A7685                          -             AOI21_X1   0.000   32.214   5.713  
      TDSP_CORE_INST/ALU_32_INST/p7191A7685                          B1 ^ -> ZN v  AOI21_X1   0.373   32.587   6.086  
      TDSP_CORE_INST/ALU_32_INST/p7458A7653                          -             OAI211_X1  0.000   32.587   6.086  
      TDSP_CORE_INST/ALU_32_INST/p7458A7653                          A v -> ZN ^   OAI211_X1  0.930   33.516   7.016  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25773                        -             AOI22_X1   0.001   33.517   7.016  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25773                        B1 ^ -> ZN v  AOI22_X1   0.548   34.065   7.564  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25743                        -             INV_X4     0.000   34.065   7.564  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25743                        A v -> ZN ^   INV_X4     0.757   34.822   8.321  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[26]                        -             SDFF_X2    0.000   34.822   8.321  
      -----------------------------------------------------------------------------------------------------------------
Path 24: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[25]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[25]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.272
- Setup                         0.563
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.309
- Arrival Time                 34.736
= Slack Time                  -26.427
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^          -          -       5.334    -21.093  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^ -> Q v   SDFFS_X2   0.651   5.985    -20.442  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           -             BUF_X16    0.000   5.985    -20.442  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           A v -> Z v    BUF_X16    0.521   6.506    -19.921  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      -             INV_X4     0.045   6.550    -19.876  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      A v -> ZN ^   INV_X4     1.879   8.429    -17.997  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.000   8.430    -17.997  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A2 ^ -> ZN ^  AND2_X2    1.081   9.510    -16.916  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.510    -16.916  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   9.955    -16.472  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   9.955    -16.472  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233   10.187   -16.239  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.188   -16.239  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.310   -16.117  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.310   -16.116  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592   10.902   -15.525  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   10.902   -15.525  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956   11.858   -14.569  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   11.859   -14.568  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.622   12.480   -13.946  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.480   -13.946  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518   12.999   -13.428  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   12.999   -13.428  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261   13.260   -13.167  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.260   -13.167  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323   13.583   -12.844  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.583   -12.844  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216   13.799   -12.628  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   13.799   -12.628  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238   14.037   -12.389  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   14.037   -12.389  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176   14.213   -12.214  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   14.213   -12.214  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377   14.589   -11.837  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.589   -11.837  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336   14.925   -11.501  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   14.925   -11.501  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978   15.904   -10.523  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   15.904   -10.523  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749   16.652   -9.774  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.652   -9.774  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188   17.840   -8.586  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   17.840   -8.586  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   18.204   -8.223  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   18.204   -8.223  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984   19.187   -7.239  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   19.187   -7.239  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629   19.817   -6.610  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   19.817   -6.610  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290   21.107   -5.320  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   21.107   -5.320  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.865   21.972   -4.454  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   21.972   -4.454  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760   23.732   -2.695  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   23.732   -2.695  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   24.393   -2.033  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   24.393   -2.033  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053   25.446   -0.980  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   25.446   -0.980  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.456   25.903   -0.524  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   25.903   -0.524  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.159   27.062   0.635  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   27.062   0.635  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.121   28.183   1.756  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   28.183   1.756  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.171   28.354   1.928  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   28.354   1.928  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.216   28.571   2.144  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   28.571   2.144  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.415   28.985   2.559  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   28.985   2.559  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.294   29.279   2.852  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              -             AND2_X4    0.000   29.279   2.852  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              A1 ^ -> ZN ^  AND2_X4    1.804   31.083   4.657  
      TDSP_CORE_INST/ALU_32_INST/FE_PSC568_n_208                     -             BUF_X4     0.002   31.085   4.659  
      TDSP_CORE_INST/ALU_32_INST/FE_PSC568_n_208                     A ^ -> Z ^    BUF_X4     1.129   32.214   5.787  
      TDSP_CORE_INST/ALU_32_INST/p7191A7689                          -             AOI21_X1   0.000   32.214   5.787  
      TDSP_CORE_INST/ALU_32_INST/p7191A7689                          B1 ^ -> ZN v  AOI21_X1   0.355   32.569   6.142  
      TDSP_CORE_INST/ALU_32_INST/p7458A7658                          -             OAI211_X1  0.000   32.569   6.142  
      TDSP_CORE_INST/ALU_32_INST/p7458A7658                          A v -> ZN ^   OAI211_X1  0.822   33.391   6.964  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25772                        -             AOI22_X1   0.000   33.391   6.964  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25772                        B1 ^ -> ZN v  AOI22_X1   0.526   33.917   7.491  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25742                        -             INV_X4     0.000   33.917   7.491  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25742                        A v -> ZN ^   INV_X4     0.818   34.735   8.309  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[25]                        -             SDFF_X2    0.000   34.736   8.309  
      -----------------------------------------------------------------------------------------------------------------
Path 25: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[29]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[29]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.267
- Setup                         0.554
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.312
- Arrival Time                 34.690
= Slack Time                  -26.378
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^          -          -       5.334    -21.044  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^ -> Q v   SDFFS_X2   0.651   5.985    -20.393  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           -             BUF_X16    0.000   5.985    -20.393  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           A v -> Z v    BUF_X16    0.521   6.506    -19.872  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      -             INV_X4     0.045   6.550    -19.827  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      A v -> ZN ^   INV_X4     1.879   8.429    -17.949  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.000   8.430    -17.948  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A2 ^ -> ZN ^  AND2_X2    1.081   9.510    -16.868  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.510    -16.867  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   9.955    -16.423  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   9.955    -16.423  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233   10.187   -16.190  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.188   -16.190  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.310   -16.068  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.310   -16.068  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592   10.902   -15.476  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   10.902   -15.476  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956   11.858   -14.520  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   11.859   -14.519  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.622   12.480   -13.897  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.480   -13.897  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518   12.999   -13.379  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   12.999   -13.379  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261   13.260   -13.118  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.260   -13.118  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323   13.583   -12.795  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.583   -12.795  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216   13.799   -12.579  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   13.799   -12.579  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238   14.037   -12.341  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   14.037   -12.341  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176   14.213   -12.165  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   14.213   -12.165  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377   14.589   -11.789  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.589   -11.788  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336   14.925   -11.453  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   14.925   -11.453  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978   15.904   -10.474  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   15.904   -10.474  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749   16.652   -9.726  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.652   -9.726  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188   17.840   -8.538  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   17.840   -8.537  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   18.204   -8.174  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   18.204   -8.174  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984   19.187   -7.191  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   19.187   -7.191  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629   19.817   -6.561  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   19.817   -6.561  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290   21.107   -5.271  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   21.107   -5.271  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.865   21.972   -4.406  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   21.972   -4.406  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760   23.732   -2.646  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   23.732   -2.646  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   24.393   -1.985  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   24.393   -1.985  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053   25.446   -0.932  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   25.446   -0.932  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.456   25.903   -0.475  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   25.903   -0.475  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.159   27.062   0.684  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   27.062   0.684  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.121   28.183   1.805  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   28.183   1.805  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.171   28.354   1.976  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   28.354   1.976  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.216   28.571   2.193  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   28.571   2.193  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.415   28.985   2.607  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   28.985   2.607  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.294   29.279   2.901  
      TDSP_CORE_INST/ALU_32_INST/Fp6372A                             -             INV_X2     0.000   29.279   2.901  
      TDSP_CORE_INST/ALU_32_INST/Fp6372A                             A ^ -> ZN v   INV_X2     0.205   29.484   3.106  
      TDSP_CORE_INST/ALU_32_INST/p7149A                              -             NOR2_X4    0.000   29.484   3.106  
      TDSP_CORE_INST/ALU_32_INST/p7149A                              A1 v -> ZN ^  NOR2_X4    1.477   30.961   4.583  
      TDSP_CORE_INST/ALU_32_INST/Fp7092A                             -             INV_X1     0.003   30.965   4.587  
      TDSP_CORE_INST/ALU_32_INST/Fp7092A                             A ^ -> ZN v   INV_X1     0.536   31.501   5.123  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC275_n_207                     -             INV_X16    0.000   31.501   5.123  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC275_n_207                     A v -> ZN ^   INV_X16    0.501   32.002   5.624  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC277_n_207                     -             INV_X32    0.000   32.002   5.624  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC277_n_207                     A ^ -> ZN v   INV_X32    0.368   32.370   5.992  
      TDSP_CORE_INST/ALU_32_INST/p7458A7643                          -             OAI211_X1  0.007   32.377   5.999  
      TDSP_CORE_INST/ALU_32_INST/p7458A7643                          C1 v -> ZN ^  OAI211_X1  0.978   33.355   6.977  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25777                        -             AOI22_X1   0.000   33.356   6.978  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25777                        B1 ^ -> ZN v  AOI22_X1   0.561   33.917   7.539  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25748                        -             INV_X4     0.000   33.917   7.539  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25748                        A v -> ZN ^   INV_X4     0.774   34.690   8.312  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[29]                        -             SDFF_X2    0.000   34.690   8.312  
      -----------------------------------------------------------------------------------------------------------------
Path 26: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[3]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[3]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q  (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.175
- Setup                         0.524
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.251
- Arrival Time                 34.593
= Slack Time                  -26.343
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^          -          -       5.334    -21.009  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^ -> Q v   SDFFS_X2   0.651   5.985    -20.358  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           -             BUF_X16    0.000   5.985    -20.358  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           A v -> Z v    BUF_X16    0.521   6.506    -19.837  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      -             INV_X4     0.045   6.550    -19.792  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      A v -> ZN ^   INV_X4     1.879   8.429    -17.913  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.000   8.430    -17.913  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A2 ^ -> ZN ^  AND2_X2    1.081   9.510    -16.832  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.510    -16.832  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   9.955    -16.388  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   9.955    -16.388  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233   10.187   -16.155  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.188   -16.155  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.310   -16.033  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.310   -16.032  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592   10.902   -15.441  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   10.902   -15.441  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956   11.857   -14.485  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   11.859   -14.484  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.622   12.480   -13.862  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.480   -13.862  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518   12.999   -13.344  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   12.999   -13.344  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261   13.260   -13.083  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.260   -13.083  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323   13.582   -12.760  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.582   -12.760  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216   13.799   -12.544  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   13.799   -12.544  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238   14.037   -12.305  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   14.037   -12.305  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176   14.213   -12.130  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   14.213   -12.130  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377   14.589   -11.753  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.589   -11.753  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336   14.925   -11.417  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   14.925   -11.417  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978   15.903   -10.439  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   15.904   -10.439  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749   16.652   -9.690  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.652   -9.690  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188   17.840   -8.502  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   17.840   -8.502  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   18.204   -8.139  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   18.204   -8.139  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984   19.187   -7.155  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   19.187   -7.155  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629   19.817   -6.526  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   19.817   -6.526  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290   21.107   -5.236  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   21.107   -5.236  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.865   21.972   -4.370  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   21.972   -4.370  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760   23.732   -2.611  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   23.732   -2.611  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   24.393   -1.949  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   24.393   -1.949  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053   25.446   -0.896  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   25.446   -0.896  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.456   25.903   -0.440  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   25.903   -0.440  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.159   27.062   0.719  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   27.062   0.719  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.121   28.183   1.840  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   28.183   1.840  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.171   28.354   2.012  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   28.354   2.012  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.216   28.571   2.228  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   28.571   2.228  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.415   28.985   2.643  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   28.985   2.643  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.294   29.279   2.936  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              -             AND2_X4    0.000   29.279   2.936  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              A1 ^ -> ZN ^  AND2_X4    1.804   31.083   4.741  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      -             BUF_X32    0.003   31.086   4.743  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      A ^ -> Z ^    BUF_X32    1.166   32.252   5.909  
      TDSP_CORE_INST/ALU_32_INST/p7191A7676                          -             AOI21_X1   0.006   32.258   5.915  
      TDSP_CORE_INST/ALU_32_INST/p7191A7676                          B1 ^ -> ZN v  AOI21_X1   0.287   32.545   6.202  
      TDSP_CORE_INST/ALU_32_INST/p7458A7646                          -             OAI211_X1  0.000   32.545   6.202  
      TDSP_CORE_INST/ALU_32_INST/p7458A7646                          A v -> ZN ^   OAI211_X1  0.852   33.397   7.054  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25779                        -             AOI22_X1   0.000   33.397   7.054  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25779                        B1 ^ -> ZN v  AOI22_X1   0.525   33.922   7.580  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25749                        -             INV_X8     0.000   33.922   7.580  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25749                        A v -> ZN ^   INV_X8     0.671   34.593   8.250  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[3]                         -             SDFF_X2    0.000   34.593   8.251  
      -----------------------------------------------------------------------------------------------------------------
Path 27: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[8]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[8]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q  (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.121
- Setup                         0.530
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.191
- Arrival Time                 34.496
= Slack Time                  -26.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^          -          -       5.281    -21.024  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651   5.933    -20.372  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    -             BUF_X16    0.000   5.933    -20.372  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472   6.405    -19.900  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      -             INV_X4     0.026   6.431    -19.874  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.148   8.579    -17.726  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.002   8.581    -17.724  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.143   9.724    -16.581  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.724    -16.581  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   10.169   -16.136  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   10.169   -16.136  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233   10.401   -15.904  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.401   -15.903  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.524   -15.781  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.524   -15.781  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592   11.116   -15.189  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   11.116   -15.189  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956   12.071   -14.233  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   12.073   -14.232  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.622   12.694   -13.611  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.694   -13.611  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518   13.212   -13.092  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   13.212   -13.092  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261   13.474   -12.831  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.474   -12.831  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323   13.796   -12.508  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.796   -12.508  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216   14.013   -12.292  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   14.013   -12.292  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238   14.251   -12.054  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   14.251   -12.054  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176   14.427   -11.878  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   14.427   -11.878  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377   14.803   -11.502  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.803   -11.502  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336   15.139   -11.166  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   15.139   -11.166  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978   16.117   -10.187  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   16.118   -10.187  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749   16.866   -9.439  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.866   -9.439  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188   18.054   -8.251  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   18.054   -8.251  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   18.417   -7.887  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   18.417   -7.887  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984   19.401   -6.904  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   19.401   -6.904  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629   20.031   -6.274  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   20.031   -6.274  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290   21.320   -4.984  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   21.321   -4.984  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.865   22.186   -4.119  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   22.186   -4.119  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760   23.946   -2.359  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   23.946   -2.359  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   24.607   -1.698  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   24.607   -1.698  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053   25.660   -0.645  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   25.660   -0.645  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.456   26.117   -0.188  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   26.117   -0.188  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.159   27.276   0.971  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   27.276   0.971  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.121   28.397   2.092  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   28.397   2.092  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.171   28.568   2.263  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   28.568   2.263  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.216   28.785   2.480  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   28.785   2.480  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.415   29.199   2.894  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   29.199   2.894  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.294   29.493   3.188  
      TDSP_CORE_INST/ALU_32_INST/Fp6372A                             -             INV_X2     0.000   29.493   3.188  
      TDSP_CORE_INST/ALU_32_INST/Fp6372A                             A ^ -> ZN v   INV_X2     0.205   29.698   3.393  
      TDSP_CORE_INST/ALU_32_INST/p7149A                              -             NOR2_X4    0.000   29.698   3.393  
      TDSP_CORE_INST/ALU_32_INST/p7149A                              A1 v -> ZN ^  NOR2_X4    1.477   31.175   4.870  
      TDSP_CORE_INST/ALU_32_INST/Fp7092A                             -             INV_X1     0.003   31.178   4.874  
      TDSP_CORE_INST/ALU_32_INST/Fp7092A                             A ^ -> ZN v   INV_X1     0.536   31.715   5.410  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC275_n_207                     -             INV_X16    0.000   31.715   5.410  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC275_n_207                     A v -> ZN ^   INV_X16    0.501   32.216   5.911  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC277_n_207                     -             INV_X32    0.000   32.216   5.911  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC277_n_207                     A ^ -> ZN v   INV_X32    0.368   32.584   6.279  
      TDSP_CORE_INST/ALU_32_INST/p7458A7638                          -             OAI211_X1  0.001   32.585   6.280  
      TDSP_CORE_INST/ALU_32_INST/p7458A7638                          C1 v -> ZN ^  OAI211_X1  0.718   33.303   6.998  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25784                        -             AOI22_X1   0.000   33.303   6.998  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25784                        B1 ^ -> ZN v  AOI22_X1   0.500   33.803   7.498  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25754                        -             INV_X8     0.000   33.803   7.498  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25754                        A v -> ZN ^   INV_X8     0.692   34.495   8.191  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[8]                         -             SDFF_X2    0.000   34.496   8.191  
      -----------------------------------------------------------------------------------------------------------------
Path 28: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[23]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[23]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.272
- Setup                         0.555
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.317
- Arrival Time                 34.597
= Slack Time                  -26.280
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^          -          -       5.334    -20.947  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^ -> Q v   SDFFS_X2   0.651   5.985    -20.296  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           -             BUF_X16    0.000   5.985    -20.296  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           A v -> Z v    BUF_X16    0.521   6.506    -19.775  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      -             INV_X4     0.045   6.550    -19.730  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      A v -> ZN ^   INV_X4     1.879   8.429    -17.851  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.000   8.430    -17.851  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A2 ^ -> ZN ^  AND2_X2    1.081   9.510    -16.770  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.510    -16.770  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   9.955    -16.325  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   9.955    -16.325  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233   10.187   -16.093  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.188   -16.093  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.310   -15.970  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.310   -15.970  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592   10.902   -15.378  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   10.902   -15.378  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956   11.857   -14.423  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   11.859   -14.421  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.622   12.480   -13.800  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.480   -13.800  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518   12.999   -13.282  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   12.999   -13.282  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261   13.260   -13.021  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.260   -13.021  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323   13.582   -12.698  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.582   -12.698  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216   13.799   -12.481  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   13.799   -12.481  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238   14.037   -12.243  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   14.037   -12.243  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176   14.213   -12.068  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   14.213   -12.068  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377   14.589   -11.691  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.589   -11.691  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336   14.925   -11.355  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   14.925   -11.355  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978   15.903   -10.377  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   15.904   -10.377  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749   16.652   -9.628  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.652   -9.628  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188   17.840   -8.440  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   17.840   -8.440  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   18.204   -8.077  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   18.204   -8.077  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984   19.187   -7.093  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   19.187   -7.093  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629   19.817   -6.464  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   19.817   -6.463  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290   21.107   -5.174  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   21.107   -5.173  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.865   21.972   -4.308  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   21.972   -4.308  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760   23.732   -2.548  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   23.732   -2.548  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   24.393   -1.887  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   24.393   -1.887  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053   25.446   -0.834  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   25.446   -0.834  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z ^    XOR2_X2    0.834   26.280   0.000  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   26.280   0.000  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 ^ -> ZN v  AOI221_X2  0.541   26.821   0.541  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   26.821   0.541  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A v -> ZN ^   OAI221_X4  1.099   27.920   1.640  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   27.921   1.640  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A ^ -> ZN v   INV_X8     0.182   28.103   1.822  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   28.103   1.822  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 v -> ZN ^  OAI22_X1   0.767   28.869   2.589  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   28.869   2.589  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A ^ -> Z ^    BUF_X16    0.460   29.329   3.049  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   29.329   3.049  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 ^ -> ZN v  NAND2_X4   0.186   29.515   3.235  
      TDSP_CORE_INST/ALU_32_INST/p6362A                              -             OAI22_X1   0.000   29.515   3.235  
      TDSP_CORE_INST/ALU_32_INST/p6362A                              A2 v -> ZN ^  OAI22_X1   0.883   30.397   4.117  
      TDSP_CORE_INST/ALU_32_INST/FE_OCPC336_n_211                    -             BUF_X16    0.000   30.398   4.117  
      TDSP_CORE_INST/ALU_32_INST/FE_OCPC336_n_211                    A ^ -> Z ^    BUF_X16    1.361   31.759   5.479  
      TDSP_CORE_INST/ALU_32_INST/p7191A7666                          -             AOI21_X1   0.011   31.770   5.489  
      TDSP_CORE_INST/ALU_32_INST/p7191A7666                          A ^ -> ZN v   AOI21_X1   0.509   32.278   5.998  
      TDSP_CORE_INST/ALU_32_INST/p7458A7634                          -             OAI211_X1  0.000   32.278   5.998  
      TDSP_CORE_INST/ALU_32_INST/p7458A7634                          A v -> ZN ^   OAI211_X1  1.004   33.283   7.002  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25770                        -             AOI22_X1   0.000   33.283   7.003  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25770                        B1 ^ -> ZN v  AOI22_X1   0.526   33.809   7.529  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25740                        -             INV_X4     0.000   33.809   7.529  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25740                        A v -> ZN ^   INV_X4     0.788   34.597   8.317  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[23]                        -             SDFF_X2    0.000   34.597   8.317  
      -----------------------------------------------------------------------------------------------------------------
Path 29: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[9]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[9]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q  (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.121
- Setup                         0.541
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.180
- Arrival Time                 34.452
= Slack Time                  -26.272
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^          -          -       5.281    -20.991  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651   5.933    -20.339  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    -             BUF_X16    0.000   5.933    -20.339  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472   6.405    -19.867  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      -             INV_X4     0.026   6.431    -19.841  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.148   8.579    -17.693  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.002   8.581    -17.691  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.143   9.724    -16.548  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.724    -16.548  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   10.169   -16.103  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   10.169   -16.103  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233   10.401   -15.871  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.401   -15.871  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.524   -15.748  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.524   -15.748  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592   11.116   -15.156  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   11.116   -15.156  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956   12.071   -14.201  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   12.073   -14.199  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.622   12.694   -13.578  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.694   -13.578  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518   13.212   -13.060  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   13.212   -13.060  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261   13.474   -12.799  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.474   -12.799  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323   13.796   -12.476  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.796   -12.476  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216   14.013   -12.259  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   14.013   -12.259  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238   14.251   -12.021  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   14.251   -12.021  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176   14.427   -11.846  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   14.427   -11.846  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377   14.803   -11.469  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.803   -11.469  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336   15.139   -11.133  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   15.139   -11.133  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978   16.117   -10.155  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   16.118   -10.155  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749   16.866   -9.406  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.866   -9.406  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188   18.054   -8.218  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   18.054   -8.218  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   18.417   -7.855  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   18.417   -7.855  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984   19.401   -6.871  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   19.401   -6.871  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629   20.031   -6.242  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   20.031   -6.241  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290   21.320   -4.952  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   21.321   -4.951  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.865   22.186   -4.086  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   22.186   -4.086  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760   23.946   -2.326  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   23.946   -2.326  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   24.607   -1.665  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   24.607   -1.665  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053   25.660   -0.612  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   25.660   -0.612  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z ^    XOR2_X2    0.834   26.494   0.222  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   26.494   0.222  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 ^ -> ZN v  AOI221_X2  0.541   27.035   0.763  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   27.035   0.763  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A v -> ZN ^   OAI221_X4  1.099   28.134   1.862  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   28.134   1.862  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A ^ -> ZN v   INV_X8     0.182   28.316   2.044  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   28.316   2.044  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 v -> ZN ^  OAI22_X1   0.767   29.083   2.811  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   29.083   2.811  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A ^ -> Z ^    BUF_X16    0.460   29.543   3.271  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   29.543   3.271  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 ^ -> ZN v  NAND2_X4   0.186   29.729   3.457  
      TDSP_CORE_INST/ALU_32_INST/p6362A                              -             OAI22_X1   0.000   29.729   3.457  
      TDSP_CORE_INST/ALU_32_INST/p6362A                              A2 v -> ZN ^  OAI22_X1   0.883   30.611   4.339  
      TDSP_CORE_INST/ALU_32_INST/FE_OCPC336_n_211                    -             BUF_X16    0.000   30.611   4.339  
      TDSP_CORE_INST/ALU_32_INST/FE_OCPC336_n_211                    A ^ -> Z ^    BUF_X16    1.361   31.973   5.701  
      TDSP_CORE_INST/ALU_32_INST/p7191A7667                          -             AOI21_X1   0.018   31.991   5.719  
      TDSP_CORE_INST/ALU_32_INST/p7191A7667                          A ^ -> ZN v   AOI21_X1   0.491   32.483   6.211  
      TDSP_CORE_INST/ALU_32_INST/p7458A7637                          -             OAI211_X1  0.000   32.483   6.211  
      TDSP_CORE_INST/ALU_32_INST/p7458A7637                          A v -> ZN ^   OAI211_X1  0.744   33.227   6.955  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25785                        -             AOI22_X1   0.000   33.227   6.955  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25785                        B1 ^ -> ZN v  AOI22_X1   0.487   33.714   7.442  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25755                        -             INV_X8     0.000   33.715   7.442  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25755                        A v -> ZN ^   INV_X8     0.737   34.452   8.180  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[9]                         -             SDFF_X2    0.000   34.452   8.180  
      -----------------------------------------------------------------------------------------------------------------
Path 30: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[19]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[19]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.257
- Setup                         0.528
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.329
- Arrival Time                 34.580
= Slack Time                  -26.251
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^          -          -       5.334    -20.918  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^ -> Q v   SDFFS_X2   0.651   5.985    -20.267  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           -             BUF_X16    0.000   5.985    -20.267  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           A v -> Z v    BUF_X16    0.521   6.506    -19.746  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      -             INV_X4     0.045   6.550    -19.701  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      A v -> ZN ^   INV_X4     1.879   8.429    -17.822  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.000   8.430    -17.822  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A2 ^ -> ZN ^  AND2_X2    1.081   9.510    -16.741  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.510    -16.741  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   9.955    -16.297  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   9.955    -16.297  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233   10.187   -16.064  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.188   -16.064  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.310   -15.942  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.310   -15.941  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592   10.902   -15.350  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   10.902   -15.350  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956   11.857   -14.394  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   11.859   -14.393  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.622   12.480   -13.771  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.480   -13.771  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518   12.999   -13.253  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   12.999   -13.253  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261   13.260   -12.992  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.260   -12.992  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323   13.582   -12.669  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.582   -12.669  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216   13.799   -12.453  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   13.799   -12.453  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238   14.037   -12.214  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   14.037   -12.214  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176   14.213   -12.039  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   14.213   -12.039  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377   14.589   -11.662  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.589   -11.662  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336   14.925   -11.326  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   14.925   -11.326  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978   15.903   -10.348  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   15.904   -10.348  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749   16.652   -9.599  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.652   -9.599  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188   17.840   -8.411  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   17.840   -8.411  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   18.204   -8.048  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   18.204   -8.048  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984   19.187   -7.064  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   19.187   -7.064  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629   19.817   -6.435  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   19.817   -6.435  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290   21.107   -5.145  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   21.107   -5.145  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.865   21.972   -4.279  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   21.972   -4.279  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760   23.732   -2.519  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   23.732   -2.519  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   24.393   -1.858  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   24.393   -1.858  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053   25.446   -0.805  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   25.446   -0.805  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.456   25.903   -0.349  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   25.903   -0.349  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.159   27.062   0.811  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   27.062   0.811  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.121   28.183   1.931  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   28.183   1.931  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.171   28.354   2.103  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   28.354   2.103  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.216   28.571   2.319  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   28.571   2.319  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.415   28.985   2.734  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   28.985   2.734  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.294   29.279   3.027  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              -             AND2_X4    0.000   29.279   3.027  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              A1 ^ -> ZN ^  AND2_X4    1.804   31.083   4.832  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      -             BUF_X32    0.003   31.086   4.834  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      A ^ -> Z ^    BUF_X32    1.166   32.252   6.000  
      TDSP_CORE_INST/ALU_32_INST/p7191A7679                          -             AOI21_X1   0.000   32.252   6.001  
      TDSP_CORE_INST/ALU_32_INST/p7191A7679                          B1 ^ -> ZN v  AOI21_X1   0.281   32.533   6.281  
      TDSP_CORE_INST/ALU_32_INST/p7458A7647                          -             OAI211_X1  0.000   32.533   6.281  
      TDSP_CORE_INST/ALU_32_INST/p7458A7647                          A v -> ZN ^   OAI211_X1  0.828   33.361   7.109  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25765                        -             AOI22_X1   0.000   33.361   7.109  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25765                        B1 ^ -> ZN v  AOI22_X1   0.562   33.923   7.671  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25735                        -             INV_X8     0.000   33.923   7.671  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25735                        A v -> ZN ^   INV_X8     0.658   34.580   8.329  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[19]                        -             SDFF_X2    0.000   34.580   8.329  
      -----------------------------------------------------------------------------------------------------------------
Path 31: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[10]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[10]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.121
- Setup                         0.550
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.171
- Arrival Time                 34.402
= Slack Time                  -26.232
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^          -          -       5.281    -20.950  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651   5.933    -20.299  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    -             BUF_X16    0.000   5.933    -20.299  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472   6.405    -19.827  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      -             INV_X4     0.026   6.431    -19.801  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.148   8.579    -17.652  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.002   8.581    -17.651  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.143   9.724    -16.507  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.724    -16.507  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   10.169   -16.063  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   10.169   -16.063  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233   10.401   -15.830  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.401   -15.830  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.524   -15.708  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.524   -15.708  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592   11.116   -15.116  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   11.116   -15.116  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956   12.071   -14.160  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   12.073   -14.159  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.622   12.694   -13.537  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.694   -13.537  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518   13.212   -13.019  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   13.212   -13.019  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261   13.474   -12.758  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.474   -12.758  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323   13.796   -12.435  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.796   -12.435  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216   14.013   -12.219  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   14.013   -12.219  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238   14.251   -11.981  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   14.251   -11.981  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176   14.427   -11.805  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   14.427   -11.805  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377   14.803   -11.428  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.803   -11.428  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336   15.139   -11.093  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   15.139   -11.093  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978   16.117   -10.114  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   16.118   -10.114  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749   16.866   -9.366  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.866   -9.365  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188   18.054   -8.177  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   18.054   -8.177  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   18.417   -7.814  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   18.417   -7.814  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984   19.401   -6.830  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   19.401   -6.830  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629   20.031   -6.201  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   20.031   -6.201  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290   21.320   -4.911  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   21.321   -4.911  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.865   22.186   -4.046  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   22.186   -4.045  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760   23.946   -2.286  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   23.946   -2.286  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   24.607   -1.625  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   24.607   -1.624  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053   25.660   -0.571  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   25.660   -0.571  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z ^    XOR2_X2    0.834   26.494   0.263  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   26.494   0.263  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 ^ -> ZN v  AOI221_X2  0.541   27.035   0.804  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   27.035   0.804  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A v -> ZN ^   OAI221_X4  1.099   28.134   1.903  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   28.134   1.903  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A ^ -> ZN v   INV_X8     0.182   28.316   2.085  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   28.316   2.085  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 v -> ZN ^  OAI22_X1   0.767   29.083   2.852  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   29.083   2.852  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A ^ -> Z ^    BUF_X16    0.460   29.543   3.311  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   29.543   3.311  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 ^ -> ZN v  NAND2_X4   0.186   29.729   3.497  
      TDSP_CORE_INST/ALU_32_INST/p6362A                              -             OAI22_X1   0.000   29.729   3.497  
      TDSP_CORE_INST/ALU_32_INST/p6362A                              A2 v -> ZN ^  OAI22_X1   0.883   30.611   4.380  
      TDSP_CORE_INST/ALU_32_INST/FE_OCPC336_n_211                    -             BUF_X16    0.000   30.611   4.380  
      TDSP_CORE_INST/ALU_32_INST/FE_OCPC336_n_211                    A ^ -> Z ^    BUF_X16    1.361   31.973   5.741  
      TDSP_CORE_INST/ALU_32_INST/p7191A7664                          -             AOI21_X1   0.018   31.991   5.759  
      TDSP_CORE_INST/ALU_32_INST/p7191A7664                          A ^ -> ZN v   AOI21_X1   0.515   32.505   6.274  
      TDSP_CORE_INST/ALU_32_INST/p7458A7636                          -             OAI211_X1  0.000   32.505   6.274  
      TDSP_CORE_INST/ALU_32_INST/p7458A7636                          A v -> ZN ^   OAI211_X1  0.743   33.248   7.017  
      TDSP_CORE_INST/EXECUTE_INST/n1004D                             -             AOI22_X1   0.000   33.248   7.017  
      TDSP_CORE_INST/EXECUTE_INST/n1004D                             B1 ^ -> ZN v  AOI22_X1   0.389   33.637   7.406  
      TDSP_CORE_INST/EXECUTE_INST/n1020D                             -             INV_X4     0.000   33.637   7.406  
      TDSP_CORE_INST/EXECUTE_INST/n1020D                             A v -> ZN ^   INV_X4     0.765   34.402   8.171  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[10]                        -             SDFF_X2    0.000   34.402   8.171  
      -----------------------------------------------------------------------------------------------------------------
Path 32: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[27]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[27]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.267
- Setup                         0.564
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.303
- Arrival Time                 34.472
= Slack Time                  -26.169
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^          -          -       5.334    -20.836  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^ -> Q v   SDFFS_X2   0.651   5.985    -20.185  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           -             BUF_X16    0.000   5.985    -20.185  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           A v -> Z v    BUF_X16    0.521   6.506    -19.664  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      -             INV_X4     0.045   6.550    -19.619  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      A v -> ZN ^   INV_X4     1.879   8.429    -17.740  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.000   8.430    -17.740  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A2 ^ -> ZN ^  AND2_X2    1.081   9.510    -16.659  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.510    -16.659  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   9.955    -16.215  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   9.955    -16.215  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233   10.187   -15.982  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.188   -15.982  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.310   -15.859  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.310   -15.859  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592   10.902   -15.267  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   10.902   -15.267  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956   11.857   -14.312  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   11.859   -14.310  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.622   12.480   -13.689  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.480   -13.689  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518   12.999   -13.171  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   12.999   -13.171  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261   13.260   -12.910  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.260   -12.910  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323   13.582   -12.587  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.582   -12.587  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216   13.799   -12.370  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   13.799   -12.370  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238   14.037   -12.132  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   14.037   -12.132  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176   14.213   -11.957  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   14.213   -11.957  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377   14.589   -11.580  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.589   -11.580  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336   14.925   -11.244  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   14.925   -11.244  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978   15.903   -10.266  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   15.904   -10.266  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749   16.652   -9.517  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.652   -9.517  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188   17.840   -8.329  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   17.840   -8.329  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   18.204   -7.966  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   18.204   -7.966  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984   19.187   -6.982  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   19.187   -6.982  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629   19.817   -6.353  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   19.817   -6.353  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290   21.107   -5.063  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   21.107   -5.063  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.865   21.972   -4.197  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   21.972   -4.197  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760   23.732   -2.437  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   23.732   -2.437  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   24.393   -1.776  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   24.393   -1.776  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053   25.446   -0.723  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   25.446   -0.723  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z ^    XOR2_X2    0.834   26.280   0.111  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   26.280   0.111  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 ^ -> ZN v  AOI221_X2  0.541   26.821   0.652  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   26.821   0.652  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A v -> ZN ^   OAI221_X4  1.099   27.920   1.751  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   27.921   1.751  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A ^ -> ZN v   INV_X8     0.182   28.103   1.933  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   28.103   1.933  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 v -> ZN ^  OAI22_X1   0.767   28.869   2.700  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   28.869   2.700  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A ^ -> Z ^    BUF_X16    0.460   29.329   3.160  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   29.329   3.160  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 ^ -> ZN v  NAND2_X4   0.186   29.515   3.346  
      TDSP_CORE_INST/ALU_32_INST/p6362A                              -             OAI22_X1   0.000   29.515   3.346  
      TDSP_CORE_INST/ALU_32_INST/p6362A                              A2 v -> ZN ^  OAI22_X1   0.883   30.397   4.228  
      TDSP_CORE_INST/ALU_32_INST/FE_OCPC336_n_211                    -             BUF_X16    0.000   30.398   4.228  
      TDSP_CORE_INST/ALU_32_INST/FE_OCPC336_n_211                    A ^ -> Z ^    BUF_X16    1.361   31.759   5.590  
      TDSP_CORE_INST/ALU_32_INST/p7191A7683                          -             AOI21_X1   0.000   31.759   5.590  
      TDSP_CORE_INST/ALU_32_INST/p7191A7683                          A ^ -> ZN v   AOI21_X1   0.499   32.259   6.089  
      TDSP_CORE_INST/ALU_32_INST/p7458A7650                          -             OAI211_X1  0.000   32.259   6.089  
      TDSP_CORE_INST/ALU_32_INST/p7458A7650                          A v -> ZN ^   OAI211_X1  0.880   33.138   6.969  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25774                        -             AOI22_X1   0.000   33.138   6.969  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25774                        B1 ^ -> ZN v  AOI22_X1   0.520   33.658   7.489  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25744                        -             INV_X4     0.000   33.658   7.489  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25744                        A v -> ZN ^   INV_X4     0.814   34.472   8.303  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[27]                        -             SDFF_X2    0.000   34.472   8.303  
      -----------------------------------------------------------------------------------------------------------------
Path 33: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[17]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[17]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.275
- Setup                         0.522
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.353
- Arrival Time                 34.510
= Slack Time                  -26.157
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^          -          -       5.281    -20.876  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651   5.933    -20.224  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    -             BUF_X16    0.000   5.933    -20.224  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472   6.405    -19.752  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      -             INV_X4     0.026   6.431    -19.726  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.148   8.579    -17.578  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.002   8.581    -17.576  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.143   9.724    -16.433  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.724    -16.433  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   10.169   -15.989  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   10.169   -15.989  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233   10.401   -15.756  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.401   -15.756  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.524   -15.633  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.524   -15.633  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592   11.116   -15.041  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   11.116   -15.041  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956   12.071   -14.086  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   12.073   -14.084  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.622   12.694   -13.463  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.694   -13.463  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518   13.212   -12.945  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   13.212   -12.945  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261   13.474   -12.684  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.474   -12.684  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323   13.796   -12.361  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.796   -12.361  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216   14.013   -12.144  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   14.013   -12.144  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238   14.251   -11.906  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   14.251   -11.906  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176   14.427   -11.731  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   14.427   -11.731  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377   14.803   -11.354  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.803   -11.354  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336   15.139   -11.018  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   15.139   -11.018  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978   16.117   -10.040  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   16.118   -10.040  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749   16.866   -9.291  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.866   -9.291  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188   18.054   -8.103  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   18.054   -8.103  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   18.417   -7.740  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   18.417   -7.740  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984   19.401   -6.756  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   19.401   -6.756  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629   20.031   -6.127  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   20.031   -6.127  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290   21.320   -4.837  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   21.321   -4.837  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.865   22.186   -3.971  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   22.186   -3.971  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760   23.946   -2.211  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   23.946   -2.211  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   24.607   -1.550  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   24.607   -1.550  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053   25.660   -0.497  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   25.660   -0.497  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.456   26.117   -0.041  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   26.117   -0.041  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.159   27.276   1.119  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   27.276   1.119  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.121   28.397   2.239  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   28.397   2.240  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.171   28.568   2.411  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   28.568   2.411  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.216   28.785   2.627  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   28.785   2.627  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.415   29.199   3.042  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   29.199   3.042  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.294   29.493   3.335  
      TDSP_CORE_INST/ALU_32_INST/Fp6372A                             -             INV_X2     0.000   29.493   3.336  
      TDSP_CORE_INST/ALU_32_INST/Fp6372A                             A ^ -> ZN v   INV_X2     0.205   29.698   3.541  
      TDSP_CORE_INST/ALU_32_INST/p7149A                              -             NOR2_X4    0.000   29.698   3.541  
      TDSP_CORE_INST/ALU_32_INST/p7149A                              A1 v -> ZN ^  NOR2_X4    1.477   31.175   5.018  
      TDSP_CORE_INST/ALU_32_INST/Fp7092A                             -             INV_X1     0.003   31.178   5.021  
      TDSP_CORE_INST/ALU_32_INST/Fp7092A                             A ^ -> ZN v   INV_X1     0.536   31.715   5.558  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC275_n_207                     -             INV_X16    0.000   31.715   5.558  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC275_n_207                     A v -> ZN ^   INV_X16    0.501   32.216   6.058  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC277_n_207                     -             INV_X32    0.000   32.216   6.059  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC277_n_207                     A ^ -> ZN v   INV_X32    0.368   32.584   6.427  
      TDSP_CORE_INST/ALU_32_INST/p7458A7654                          -             OAI211_X1  0.004   32.588   6.431  
      TDSP_CORE_INST/ALU_32_INST/p7458A7654                          C1 v -> ZN ^  OAI211_X1  0.752   33.340   7.183  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25763                        -             AOI22_X1   0.000   33.340   7.183  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25763                        B1 ^ -> ZN v  AOI22_X1   0.503   33.843   7.686  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25733                        -             INV_X8     0.000   33.843   7.686  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25733                        A v -> ZN ^   INV_X8     0.667   34.510   8.353  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[17]                        -             SDFF_X2    0.000   34.510   8.353  
      -----------------------------------------------------------------------------------------------------------------
Path 34: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[22]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[22]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.270
- Setup                         0.555
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.315
- Arrival Time                 34.459
= Slack Time                  -26.144
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^          -          -       5.334    -20.811  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^ -> Q v   SDFFS_X2   0.651   5.985    -20.160  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           -             BUF_X16    0.000   5.985    -20.160  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           A v -> Z v    BUF_X16    0.521   6.506    -19.639  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      -             INV_X4     0.045   6.550    -19.594  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      A v -> ZN ^   INV_X4     1.879   8.429    -17.715  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.000   8.430    -17.715  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A2 ^ -> ZN ^  AND2_X2    1.081   9.510    -16.634  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.510    -16.634  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   9.955    -16.190  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   9.955    -16.190  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233   10.187   -15.957  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.188   -15.957  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.310   -15.834  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.310   -15.834  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592   10.902   -15.242  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   10.902   -15.242  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956   11.858   -14.287  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   11.859   -14.285  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.622   12.480   -13.664  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.480   -13.664  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518   12.999   -13.146  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   12.999   -13.146  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261   13.260   -12.885  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.260   -12.885  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323   13.583   -12.562  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.583   -12.562  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216   13.799   -12.345  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   13.799   -12.345  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238   14.037   -12.107  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   14.037   -12.107  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176   14.213   -11.932  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   14.213   -11.932  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377   14.589   -11.555  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.589   -11.555  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336   14.925   -11.219  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   14.925   -11.219  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978   15.904   -10.241  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   15.904   -10.241  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749   16.652   -9.492  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.652   -9.492  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188   17.840   -8.304  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   17.840   -8.304  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   18.204   -7.941  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   18.204   -7.941  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984   19.187   -6.957  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   19.187   -6.957  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629   19.817   -6.328  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   19.817   -6.328  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290   21.107   -5.038  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   21.107   -5.038  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.865   21.972   -4.172  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   21.972   -4.172  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760   23.732   -2.412  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   23.732   -2.412  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   24.393   -1.751  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   24.393   -1.751  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053   25.446   -0.698  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   25.446   -0.698  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z ^    XOR2_X2    0.834   26.280   0.136  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   26.280   0.136  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 ^ -> ZN v  AOI221_X2  0.541   26.821   0.677  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   26.821   0.677  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A v -> ZN ^   OAI221_X4  1.099   27.920   1.776  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   27.921   1.776  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A ^ -> ZN v   INV_X8     0.182   28.103   1.958  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   28.103   1.958  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 v -> ZN ^  OAI22_X1   0.767   28.869   2.725  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   28.869   2.725  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A ^ -> Z ^    BUF_X16    0.460   29.329   3.185  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   29.329   3.185  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 ^ -> ZN v  NAND2_X4   0.186   29.515   3.371  
      TDSP_CORE_INST/ALU_32_INST/p6362A                              -             OAI22_X1   0.000   29.515   3.371  
      TDSP_CORE_INST/ALU_32_INST/p6362A                              A2 v -> ZN ^  OAI22_X1   0.883   30.397   4.253  
      TDSP_CORE_INST/ALU_32_INST/FE_OCPC336_n_211                    -             BUF_X16    0.000   30.398   4.253  
      TDSP_CORE_INST/ALU_32_INST/FE_OCPC336_n_211                    A ^ -> Z ^    BUF_X16    1.361   31.759   5.615  
      TDSP_CORE_INST/ALU_32_INST/p7191A7671                          -             AOI21_X1   0.012   31.771   5.627  
      TDSP_CORE_INST/ALU_32_INST/p7191A7671                          A ^ -> ZN v   AOI21_X1   0.484   32.255   6.111  
      TDSP_CORE_INST/ALU_32_INST/p7458A7635                          -             OAI211_X1  0.000   32.255   6.111  
      TDSP_CORE_INST/ALU_32_INST/p7458A7635                          A v -> ZN ^   OAI211_X1  0.902   33.157   7.013  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25769                        -             AOI22_X1   0.000   33.157   7.013  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25769                        B1 ^ -> ZN v  AOI22_X1   0.515   33.672   7.528  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25739                        -             INV_X4     0.000   33.672   7.528  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25739                        A v -> ZN ^   INV_X4     0.787   34.459   8.315  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[22]                        -             SDFF_X2    0.000   34.459   8.315  
      -----------------------------------------------------------------------------------------------------------------
Path 35: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[4]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[4]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q  (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.298
- Setup                         0.511
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.388
- Arrival Time                 34.508
= Slack Time                  -26.121
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^          -          -       5.334    -20.787  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^ -> Q v   SDFFS_X2   0.651   5.985    -20.136  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           -             BUF_X16    0.000   5.985    -20.136  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           A v -> Z v    BUF_X16    0.521   6.506    -19.615  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      -             INV_X4     0.045   6.550    -19.570  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      A v -> ZN ^   INV_X4     1.879   8.429    -17.691  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.000   8.430    -17.691  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A2 ^ -> ZN ^  AND2_X2    1.081   9.510    -16.610  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.510    -16.610  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   9.955    -16.166  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   9.955    -16.166  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233   10.187   -15.933  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.188   -15.933  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.310   -15.811  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.310   -15.810  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592   10.902   -15.219  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   10.902   -15.219  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956   11.857   -14.263  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   11.859   -14.262  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.622   12.480   -13.640  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.480   -13.640  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518   12.999   -13.122  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   12.999   -13.122  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261   13.260   -12.861  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.260   -12.861  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323   13.582   -12.538  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.582   -12.538  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216   13.799   -12.322  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   13.799   -12.322  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238   14.037   -12.083  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   14.037   -12.083  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176   14.213   -11.908  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   14.213   -11.908  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377   14.589   -11.531  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.589   -11.531  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336   14.925   -11.195  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   14.925   -11.195  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978   15.903   -10.217  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   15.904   -10.217  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749   16.652   -9.468  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.652   -9.468  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188   17.840   -8.280  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   17.840   -8.280  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   18.204   -7.917  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   18.204   -7.917  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984   19.187   -6.933  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   19.187   -6.933  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629   19.817   -6.304  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   19.817   -6.304  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290   21.107   -5.014  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   21.107   -5.014  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.865   21.972   -4.148  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   21.972   -4.148  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760   23.732   -2.389  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   23.732   -2.389  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   24.393   -1.727  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   24.393   -1.727  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053   25.446   -0.674  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   25.446   -0.674  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.456   25.903   -0.218  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   25.903   -0.218  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.159   27.062   0.941  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   27.062   0.941  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.121   28.183   2.062  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   28.183   2.062  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.171   28.354   2.234  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   28.354   2.234  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.216   28.571   2.450  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   28.571   2.450  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.415   28.985   2.865  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   28.985   2.865  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.294   29.279   3.158  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              -             AND2_X4    0.000   29.279   3.158  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              A1 ^ -> ZN ^  AND2_X4    1.804   31.083   4.963  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      -             BUF_X32    0.003   31.086   4.965  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      A ^ -> Z ^    BUF_X32    1.166   32.252   6.131  
      TDSP_CORE_INST/ALU_32_INST/p7191A7675                          -             AOI21_X1   0.006   32.258   6.137  
      TDSP_CORE_INST/ALU_32_INST/p7191A7675                          B1 ^ -> ZN v  AOI21_X1   0.311   32.569   6.449  
      TDSP_CORE_INST/ALU_32_INST/p7458A7645                          -             OAI211_X1  0.000   32.569   6.449  
      TDSP_CORE_INST/ALU_32_INST/p7458A7645                          A v -> ZN ^   OAI211_X1  0.768   33.337   7.216  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25780                        -             AOI22_X1   0.000   33.337   7.216  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25780                        B1 ^ -> ZN v  AOI22_X1   0.550   33.886   7.766  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25750                        -             INV_X16    0.000   33.887   7.766  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25750                        A v -> ZN ^   INV_X16    0.622   34.508   8.388  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[4]                         -             SDFF_X2    0.000   34.508   8.388  
      -----------------------------------------------------------------------------------------------------------------
Path 36: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[30]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[30]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.267
- Setup                         0.558
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.309
- Arrival Time                 34.427
= Slack Time                  -26.118
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^          -          -       5.281    -20.837  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651   5.933    -20.185  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    -             BUF_X16    0.000   5.933    -20.185  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472   6.405    -19.713  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      -             INV_X4     0.026   6.431    -19.687  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.148   8.579    -17.539  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.002   8.581    -17.537  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.143   9.724    -16.394  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.724    -16.394  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   10.169   -15.949  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   10.169   -15.949  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233   10.401   -15.717  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.401   -15.717  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.524   -15.594  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.524   -15.594  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592   11.116   -15.002  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   11.116   -15.002  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956   12.071   -14.047  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   12.073   -14.045  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.622   12.694   -13.424  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.694   -13.424  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518   13.212   -12.906  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   13.212   -12.906  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261   13.474   -12.645  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.474   -12.645  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323   13.796   -12.322  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.796   -12.322  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216   14.013   -12.105  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   14.013   -12.105  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238   14.251   -11.867  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   14.251   -11.867  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176   14.427   -11.692  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   14.427   -11.692  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377   14.803   -11.315  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.803   -11.315  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336   15.139   -10.979  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   15.139   -10.979  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978   16.117   -10.001  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   16.118   -10.001  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749   16.866   -9.252  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.866   -9.252  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188   18.054   -8.064  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   18.054   -8.064  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   18.417   -7.701  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   18.417   -7.701  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984   19.401   -6.717  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   19.401   -6.717  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629   20.031   -6.088  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   20.031   -6.087  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290   21.320   -4.798  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   21.321   -4.797  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.865   22.186   -3.932  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   22.186   -3.932  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760   23.946   -2.172  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   23.946   -2.172  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   24.607   -1.511  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   24.607   -1.511  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053   25.660   -0.458  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   25.660   -0.458  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.456   26.117   -0.002  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   26.117   -0.002  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.159   27.276   1.158  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   27.276   1.158  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.121   28.397   2.279  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   28.397   2.279  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.171   28.568   2.450  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   28.568   2.450  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.216   28.785   2.666  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   28.785   2.666  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.415   29.199   3.081  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   29.199   3.081  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.294   29.493   3.375  
      TDSP_CORE_INST/ALU_32_INST/Fp6372A                             -             INV_X2     0.000   29.493   3.375  
      TDSP_CORE_INST/ALU_32_INST/Fp6372A                             A ^ -> ZN v   INV_X2     0.205   29.698   3.580  
      TDSP_CORE_INST/ALU_32_INST/p7149A                              -             NOR2_X4    0.000   29.698   3.580  
      TDSP_CORE_INST/ALU_32_INST/p7149A                              A1 v -> ZN ^  NOR2_X4    1.477   31.175   5.057  
      TDSP_CORE_INST/ALU_32_INST/Fp7092A                             -             INV_X1     0.003   31.178   5.060  
      TDSP_CORE_INST/ALU_32_INST/Fp7092A                             A ^ -> ZN v   INV_X1     0.536   31.715   5.597  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC275_n_207                     -             INV_X16    0.000   31.715   5.597  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC275_n_207                     A v -> ZN ^   INV_X16    0.501   32.216   6.097  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC277_n_207                     -             INV_X32    0.000   32.216   6.098  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC277_n_207                     A ^ -> ZN v   INV_X32    0.368   32.584   6.466  
      TDSP_CORE_INST/ALU_32_INST/p7458A                              -             OAI211_X1  0.007   32.591   6.473  
      TDSP_CORE_INST/ALU_32_INST/p7458A                              C1 v -> ZN ^  OAI211_X1  0.559   33.150   7.031  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25776                        -             AOI22_X1   0.000   33.150   7.031  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25776                        B1 ^ -> ZN v  AOI22_X1   0.489   33.638   7.520  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25747                        -             INV_X4     0.000   33.638   7.520  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25747                        A v -> ZN ^   INV_X4     0.789   34.427   8.309  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[30]                        -             SDFF_X2    0.000   34.427   8.309  
      -----------------------------------------------------------------------------------------------------------------
Path 37: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[1]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[1]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q  (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.298
- Setup                         0.549
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.349
- Arrival Time                 34.465
= Slack Time                  -26.116
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^          -          -       5.281    -20.835  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651   5.933    -20.183  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    -             BUF_X16    0.000   5.933    -20.183  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472   6.405    -19.711  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      -             INV_X4     0.026   6.431    -19.685  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.148   8.579    -17.537  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.002   8.581    -17.535  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.143   9.724    -16.392  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.724    -16.392  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   10.169   -15.947  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   10.169   -15.947  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233   10.401   -15.715  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.401   -15.714  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.524   -15.592  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.524   -15.592  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592   11.116   -15.000  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   11.116   -15.000  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956   12.071   -14.044  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   12.073   -14.043  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.622   12.694   -13.422  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.694   -13.422  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518   13.212   -12.903  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   13.212   -12.903  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261   13.474   -12.642  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.474   -12.642  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323   13.796   -12.319  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.796   -12.319  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216   14.013   -12.103  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   14.013   -12.103  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238   14.251   -11.865  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   14.251   -11.865  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176   14.427   -11.689  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   14.427   -11.689  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377   14.803   -11.313  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.803   -11.313  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336   15.139   -10.977  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   15.139   -10.977  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978   16.117   -9.998  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   16.118   -9.998  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749   16.866   -9.250  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.866   -9.250  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188   18.054   -8.062  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   18.054   -8.062  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   18.417   -7.698  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   18.417   -7.698  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984   19.401   -6.715  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   19.401   -6.715  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629   20.031   -6.085  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   20.031   -6.085  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290   21.320   -4.795  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   21.321   -4.795  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.865   22.186   -3.930  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   22.186   -3.930  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760   23.946   -2.170  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   23.946   -2.170  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   24.607   -1.509  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   24.607   -1.509  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053   25.660   -0.456  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   25.660   -0.456  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z ^    XOR2_X2    0.834   26.494   0.379  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   26.494   0.379  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 ^ -> ZN v  AOI221_X2  0.541   27.035   0.919  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   27.035   0.919  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A v -> ZN ^   OAI221_X4  1.099   28.134   2.019  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   28.134   2.019  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A ^ -> ZN v   INV_X8     0.182   28.316   2.201  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   28.316   2.201  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 v -> ZN ^  OAI22_X1   0.767   29.083   2.967  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   29.083   2.967  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A ^ -> Z ^    BUF_X16    0.460   29.543   3.427  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   29.543   3.427  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 ^ -> ZN v  NAND2_X4   0.186   29.729   3.613  
      TDSP_CORE_INST/ALU_32_INST/p6362A                              -             OAI22_X1   0.000   29.729   3.613  
      TDSP_CORE_INST/ALU_32_INST/p6362A                              A2 v -> ZN ^  OAI22_X1   0.883   30.611   4.496  
      TDSP_CORE_INST/ALU_32_INST/FE_OCPC336_n_211                    -             BUF_X16    0.000   30.611   4.496  
      TDSP_CORE_INST/ALU_32_INST/FE_OCPC336_n_211                    A ^ -> Z ^    BUF_X16    1.361   31.973   5.857  
      TDSP_CORE_INST/ALU_32_INST/p7191A7680                          -             AOI21_X1   0.020   31.993   5.877  
      TDSP_CORE_INST/ALU_32_INST/p7191A7680                          A ^ -> ZN v   AOI21_X1   0.501   32.493   6.378  
      TDSP_CORE_INST/ALU_32_INST/p7458A7651                          -             OAI211_X1  0.000   32.493   6.378  
      TDSP_CORE_INST/ALU_32_INST/p7458A7651                          A v -> ZN ^   OAI211_X1  0.767   33.261   7.145  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25766                        -             AOI22_X1   0.000   33.261   7.145  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25766                        B1 ^ -> ZN v  AOI22_X1   0.426   33.687   7.571  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25736                        -             INV_X4     0.000   33.687   7.571  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25736                        A v -> ZN ^   INV_X4     0.778   34.465   8.349  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[1]                         -             SDFF_X2    0.000   34.465   8.349  
      -----------------------------------------------------------------------------------------------------------------
Path 38: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[18]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[18]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.270
- Setup                         0.516
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.354
- Arrival Time                 34.464
= Slack Time                  -26.110
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^          -          -       5.281    -20.828  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651   5.933    -20.177  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    -             BUF_X16    0.000   5.933    -20.177  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472   6.405    -19.705  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      -             INV_X4     0.026   6.431    -19.679  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.148   8.579    -17.530  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.002   8.581    -17.529  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.143   9.724    -16.385  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.724    -16.385  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   10.169   -15.941  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   10.169   -15.941  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233   10.401   -15.708  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.401   -15.708  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.524   -15.586  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.524   -15.585  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592   11.116   -14.994  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   11.116   -14.994  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956   12.071   -14.038  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   12.073   -14.037  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.622   12.694   -13.415  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.694   -13.415  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518   13.212   -12.897  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   13.212   -12.897  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261   13.474   -12.636  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.474   -12.636  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323   13.796   -12.313  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.796   -12.313  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216   14.013   -12.097  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   14.013   -12.097  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238   14.251   -11.859  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   14.251   -11.858  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176   14.427   -11.683  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   14.427   -11.683  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377   14.803   -11.306  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.803   -11.306  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336   15.139   -10.971  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   15.139   -10.970  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978   16.117   -9.992  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   16.118   -9.992  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749   16.866   -9.243  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.866   -9.243  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188   18.054   -8.055  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   18.054   -8.055  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   18.417   -7.692  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   18.417   -7.692  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984   19.401   -6.708  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   19.401   -6.708  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629   20.031   -6.079  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   20.031   -6.079  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290   21.320   -4.789  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   21.321   -4.789  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.865   22.186   -3.923  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   22.186   -3.923  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760   23.946   -2.164  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   23.946   -2.164  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   24.607   -1.502  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   24.607   -1.502  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053   25.660   -0.449  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   25.660   -0.449  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.456   26.117   0.007  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   26.117   0.007  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.159   27.276   1.166  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   27.276   1.166  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.121   28.397   2.287  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   28.397   2.287  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.171   28.568   2.459  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   28.568   2.459  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.216   28.785   2.675  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   28.785   2.675  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.415   29.199   3.090  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   29.199   3.090  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.294   29.493   3.383  
      TDSP_CORE_INST/ALU_32_INST/Fp6372A                             -             INV_X2     0.000   29.493   3.383  
      TDSP_CORE_INST/ALU_32_INST/Fp6372A                             A ^ -> ZN v   INV_X2     0.205   29.698   3.588  
      TDSP_CORE_INST/ALU_32_INST/p7149A                              -             NOR2_X4    0.000   29.698   3.588  
      TDSP_CORE_INST/ALU_32_INST/p7149A                              A1 v -> ZN ^  NOR2_X4    1.477   31.175   5.066  
      TDSP_CORE_INST/ALU_32_INST/Fp7092A                             -             INV_X1     0.003   31.178   5.069  
      TDSP_CORE_INST/ALU_32_INST/Fp7092A                             A ^ -> ZN v   INV_X1     0.536   31.715   5.605  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC275_n_207                     -             INV_X16    0.000   31.715   5.606  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC275_n_207                     A v -> ZN ^   INV_X16    0.501   32.216   6.106  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC277_n_207                     -             INV_X32    0.000   32.216   6.106  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC277_n_207                     A ^ -> ZN v   INV_X32    0.368   32.584   6.475  
      TDSP_CORE_INST/ALU_32_INST/p7458A7652                          -             OAI211_X1  0.004   32.589   6.479  
      TDSP_CORE_INST/ALU_32_INST/p7458A7652                          C1 v -> ZN ^  OAI211_X1  0.731   33.320   7.211  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25764                        -             AOI22_X1   0.000   33.320   7.211  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25764                        B1 ^ -> ZN v  AOI22_X1   0.512   33.832   7.722  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25734                        -             INV_X8     0.000   33.832   7.722  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25734                        A v -> ZN ^   INV_X8     0.632   34.464   8.354  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[18]                        -             SDFF_X2    0.000   34.464   8.354  
      -----------------------------------------------------------------------------------------------------------------
Path 39: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[0]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[0]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q  (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.300
- Setup                         1.281
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.619
- Arrival Time                 33.724
= Slack Time                  -26.105
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^          -          -       5.334    -20.772  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^ -> Q v   SDFFS_X2   0.651   5.985    -20.121  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           -             BUF_X16    0.000   5.985    -20.121  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           A v -> Z v    BUF_X16    0.521   6.506    -19.600  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      -             INV_X4     0.045   6.550    -19.555  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      A v -> ZN ^   INV_X4     1.879   8.429    -17.676  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.000   8.430    -17.676  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A2 ^ -> ZN ^  AND2_X2    1.081   9.510    -16.595  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.510    -16.595  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   9.955    -16.150  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   9.955    -16.150  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233   10.187   -15.918  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.188   -15.918  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.310   -15.795  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.310   -15.795  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592   10.902   -15.203  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   10.902   -15.203  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956   11.857   -14.248  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   11.859   -14.246  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.622   12.480   -13.625  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.480   -13.625  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518   12.999   -13.107  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   12.999   -13.107  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261   13.260   -12.846  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.260   -12.846  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323   13.582   -12.523  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.582   -12.523  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216   13.799   -12.306  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   13.799   -12.306  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238   14.037   -12.068  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   14.037   -12.068  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176   14.213   -11.893  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   14.213   -11.893  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377   14.589   -11.516  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.589   -11.516  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336   14.925   -11.180  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   14.925   -11.180  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978   15.903   -10.202  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   15.904   -10.202  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749   16.652   -9.453  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.652   -9.453  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188   17.840   -8.265  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   17.840   -8.265  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   18.204   -7.902  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   18.204   -7.902  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984   19.187   -6.918  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   19.187   -6.918  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629   19.817   -6.289  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   19.817   -6.288  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290   21.107   -4.999  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   21.107   -4.998  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.865   21.972   -4.133  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   21.972   -4.133  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760   23.732   -2.373  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   23.732   -2.373  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   24.393   -1.712  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   24.393   -1.712  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053   25.446   -0.659  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   25.446   -0.659  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z ^    XOR2_X2    0.834   26.280   0.175  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   26.280   0.175  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 ^ -> ZN v  AOI221_X2  0.541   26.821   0.716  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   26.821   0.716  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A v -> ZN ^   OAI221_X4  1.099   27.920   1.815  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   27.921   1.815  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A ^ -> ZN v   INV_X8     0.182   28.103   1.997  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   28.103   1.997  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 v -> ZN ^  OAI22_X1   0.767   28.869   2.764  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   28.869   2.764  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A ^ -> Z ^    BUF_X16    0.460   29.329   3.224  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   29.329   3.224  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 ^ -> ZN v  NAND2_X4   0.186   29.515   3.410  
      TDSP_CORE_INST/ALU_32_INST/Fp6372A                             -             INV_X2     0.000   29.515   3.410  
      TDSP_CORE_INST/ALU_32_INST/Fp6372A                             A v -> ZN ^   INV_X2     0.533   30.048   3.943  
      TDSP_CORE_INST/ALU_32_INST/p7149A                              -             NOR2_X4    0.000   30.048   3.943  
      TDSP_CORE_INST/ALU_32_INST/p7149A                              A1 ^ -> ZN v  NOR2_X4    0.378   30.426   4.321  
      TDSP_CORE_INST/ALU_32_INST/p6981A                              -             AOI222_X1  0.002   30.428   4.323  
      TDSP_CORE_INST/ALU_32_INST/p6981A                              A1 v -> ZN ^  AOI222_X1  1.060   31.488   5.383  
      TDSP_CORE_INST/ALU_32_INST/p7502A                              -             OAI211_X1  0.000   31.488   5.383  
      TDSP_CORE_INST/ALU_32_INST/p7502A                              A ^ -> ZN v   OAI211_X1  0.904   32.392   6.287  
      TDSP_CORE_INST/EXECUTE_INST/n0803D                             -             AOI22_X1   0.000   32.392   6.287  
      TDSP_CORE_INST/EXECUTE_INST/n0803D                             B1 v -> ZN ^  AOI22_X1   0.884   33.277   7.171  
      TDSP_CORE_INST/EXECUTE_INST/n0820D                             -             INV_X4     0.000   33.277   7.171  
      TDSP_CORE_INST/EXECUTE_INST/n0820D                             A ^ -> ZN v   INV_X4     0.447   33.724   7.619  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[0]                         -             SDFF_X2    0.000   33.724   7.619  
      -----------------------------------------------------------------------------------------------------------------
Path 40: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[6]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[6]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q  (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.252
- Setup                         0.536
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.315
- Arrival Time                 34.417
= Slack Time                  -26.102
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^          -          -       5.281    -20.821  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651   5.933    -20.169  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    -             BUF_X16    0.000   5.933    -20.169  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472   6.405    -19.697  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      -             INV_X4     0.026   6.431    -19.671  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.148   8.579    -17.523  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.002   8.581    -17.521  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.143   9.724    -16.378  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.724    -16.378  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   10.169   -15.933  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   10.169   -15.933  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233   10.401   -15.701  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.401   -15.701  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.524   -15.578  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.524   -15.578  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592   11.116   -14.986  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   11.116   -14.986  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956   12.071   -14.031  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   12.073   -14.029  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.622   12.694   -13.408  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.694   -13.408  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518   13.212   -12.890  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   13.212   -12.890  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261   13.474   -12.629  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.474   -12.629  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323   13.796   -12.306  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.796   -12.306  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216   14.013   -12.089  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   14.013   -12.089  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238   14.251   -11.851  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   14.251   -11.851  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176   14.427   -11.676  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   14.427   -11.676  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377   14.803   -11.299  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.803   -11.299  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336   15.139   -10.963  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   15.139   -10.963  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978   16.117   -9.985  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   16.118   -9.985  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749   16.866   -9.236  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.866   -9.236  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188   18.054   -8.048  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   18.054   -8.048  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   18.417   -7.685  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   18.417   -7.685  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984   19.401   -6.701  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   19.401   -6.701  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629   20.031   -6.072  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   20.031   -6.071  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290   21.320   -4.782  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   21.321   -4.781  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.865   22.186   -3.916  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   22.186   -3.916  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760   23.946   -2.156  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   23.946   -2.156  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   24.607   -1.495  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   24.607   -1.495  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053   25.660   -0.442  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   25.660   -0.442  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.456   26.117   0.014  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   26.117   0.014  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.159   27.276   1.174  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   27.276   1.174  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.121   28.397   2.295  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   28.397   2.295  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.171   28.568   2.466  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   28.568   2.466  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.216   28.785   2.682  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   28.785   2.682  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.415   29.199   3.097  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   29.199   3.097  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.294   29.493   3.391  
      TDSP_CORE_INST/ALU_32_INST/Fp6372A                             -             INV_X2     0.000   29.493   3.391  
      TDSP_CORE_INST/ALU_32_INST/Fp6372A                             A ^ -> ZN v   INV_X2     0.205   29.698   3.596  
      TDSP_CORE_INST/ALU_32_INST/p7149A                              -             NOR2_X4    0.000   29.698   3.596  
      TDSP_CORE_INST/ALU_32_INST/p7149A                              A1 v -> ZN ^  NOR2_X4    1.477   31.175   5.073  
      TDSP_CORE_INST/ALU_32_INST/Fp7092A                             -             INV_X1     0.003   31.178   5.076  
      TDSP_CORE_INST/ALU_32_INST/Fp7092A                             A ^ -> ZN v   INV_X1     0.536   31.715   5.613  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC275_n_207                     -             INV_X16    0.000   31.715   5.613  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC275_n_207                     A v -> ZN ^   INV_X16    0.501   32.216   6.114  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC277_n_207                     -             INV_X32    0.000   32.216   6.114  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC277_n_207                     A ^ -> ZN v   INV_X32    0.368   32.584   6.482  
      TDSP_CORE_INST/ALU_32_INST/p7458A7641                          -             OAI211_X1  0.001   32.585   6.483  
      TDSP_CORE_INST/ALU_32_INST/p7458A7641                          C1 v -> ZN ^  OAI211_X1  0.687   33.273   7.171  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25782                        -             AOI22_X1   0.000   33.273   7.171  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25782                        B1 ^ -> ZN v  AOI22_X1   0.465   33.738   7.635  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25752                        -             INV_X8     0.000   33.738   7.635  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25752                        A v -> ZN ^   INV_X8     0.680   34.417   8.315  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[6]                         -             SDFF_X2    0.000   34.417   8.315  
      -----------------------------------------------------------------------------------------------------------------
Path 41: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[7]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[7]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q  (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.175
- Setup                         0.558
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.217
- Arrival Time                 34.314
= Slack Time                  -26.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^          -          -       5.281    -20.816  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651   5.933    -20.165  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    -             BUF_X16    0.000   5.933    -20.165  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472   6.405    -19.693  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      -             INV_X4     0.026   6.431    -19.667  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.148   8.579    -17.518  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.002   8.581    -17.517  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.143   9.724    -16.373  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.724    -16.373  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   10.169   -15.929  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   10.169   -15.929  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233   10.401   -15.696  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.401   -15.696  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.524   -15.574  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.524   -15.574  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592   11.116   -14.982  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   11.116   -14.982  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956   12.071   -14.026  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   12.073   -14.025  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.622   12.694   -13.403  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.694   -13.403  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518   13.212   -12.885  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   13.212   -12.885  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261   13.474   -12.624  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.474   -12.624  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323   13.796   -12.301  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.796   -12.301  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216   14.013   -12.085  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   14.013   -12.085  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238   14.251   -11.847  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   14.251   -11.847  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176   14.427   -11.671  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   14.427   -11.671  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377   14.803   -11.294  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.803   -11.294  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336   15.139   -10.959  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   15.139   -10.959  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978   16.117   -9.980  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   16.118   -9.980  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749   16.866   -9.232  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.866   -9.231  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188   18.054   -8.043  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   18.054   -8.043  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   18.417   -7.680  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   18.417   -7.680  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984   19.401   -6.696  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   19.401   -6.696  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629   20.031   -6.067  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   20.031   -6.067  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290   21.320   -4.777  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   21.321   -4.777  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.865   22.186   -3.912  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   22.186   -3.911  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760   23.946   -2.152  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   23.946   -2.152  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   24.607   -1.491  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   24.607   -1.490  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053   25.660   -0.437  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   25.660   -0.437  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z ^    XOR2_X2    0.834   26.494   0.397  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   26.494   0.397  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 ^ -> ZN v  AOI221_X2  0.541   27.035   0.938  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   27.035   0.938  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A v -> ZN ^   OAI221_X4  1.099   28.134   2.037  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   28.134   2.037  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A ^ -> ZN v   INV_X8     0.182   28.316   2.219  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   28.316   2.219  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 v -> ZN ^  OAI22_X1   0.767   29.083   2.986  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   29.083   2.986  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A ^ -> Z ^    BUF_X16    0.460   29.543   3.445  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   29.543   3.445  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 ^ -> ZN v  NAND2_X4   0.186   29.729   3.631  
      TDSP_CORE_INST/ALU_32_INST/p6362A                              -             OAI22_X1   0.000   29.729   3.631  
      TDSP_CORE_INST/ALU_32_INST/p6362A                              A2 v -> ZN ^  OAI22_X1   0.883   30.611   4.514  
      TDSP_CORE_INST/ALU_32_INST/FE_OCPC336_n_211                    -             BUF_X16    0.000   30.611   4.514  
      TDSP_CORE_INST/ALU_32_INST/FE_OCPC336_n_211                    A ^ -> Z ^    BUF_X16    1.361   31.973   5.875  
      TDSP_CORE_INST/ALU_32_INST/p7191A7669                          -             AOI21_X1   0.019   31.992   5.894  
      TDSP_CORE_INST/ALU_32_INST/p7191A7669                          A ^ -> ZN v   AOI21_X1   0.474   32.465   6.368  
      TDSP_CORE_INST/ALU_32_INST/p7458A7640                          -             OAI211_X1  0.000   32.465   6.368  
      TDSP_CORE_INST/ALU_32_INST/p7458A7640                          A v -> ZN ^   OAI211_X1  0.691   33.157   7.059  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25783                        -             AOI22_X1   0.000   33.157   7.059  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25783                        B1 ^ -> ZN v  AOI22_X1   0.359   33.515   7.418  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25756                        -             INV_X4     0.000   33.515   7.418  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25756                        A v -> ZN ^   INV_X4     0.799   34.314   8.216  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[7]                         -             SDFF_X2    0.000   34.314   8.217  
      -----------------------------------------------------------------------------------------------------------------
Path 42: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[28]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[28]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.272
- Setup                         0.560
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.313
- Arrival Time                 34.395
= Slack Time                  -26.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^          -          -       5.334    -20.749  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^ -> Q v   SDFFS_X2   0.651   5.985    -20.098  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           -             BUF_X16    0.000   5.985    -20.098  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           A v -> Z v    BUF_X16    0.521   6.506    -19.577  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      -             INV_X4     0.045   6.550    -19.532  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      A v -> ZN ^   INV_X4     1.879   8.429    -17.654  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.000   8.430    -17.653  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A2 ^ -> ZN ^  AND2_X2    1.081   9.510    -16.572  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.510    -16.572  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   9.955    -16.128  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   9.955    -16.128  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233   10.187   -15.895  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.188   -15.895  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.310   -15.773  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.310   -15.772  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592   10.902   -15.181  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   10.902   -15.181  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956   11.858   -14.225  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   11.859   -14.224  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.622   12.480   -13.602  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.480   -13.602  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518   12.999   -13.084  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   12.999   -13.084  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261   13.260   -12.823  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.260   -12.823  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323   13.583   -12.500  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.583   -12.500  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216   13.799   -12.284  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   13.799   -12.284  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238   14.037   -12.046  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   14.037   -12.045  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176   14.213   -11.870  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   14.213   -11.870  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377   14.589   -11.493  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.589   -11.493  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336   14.925   -11.158  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   14.925   -11.157  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978   15.904   -10.179  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   15.904   -10.179  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749   16.652   -9.430  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.652   -9.430  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188   17.840   -8.242  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   17.840   -8.242  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   18.204   -7.879  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   18.204   -7.879  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984   19.187   -6.895  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   19.187   -6.895  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629   19.817   -6.266  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   19.817   -6.266  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290   21.107   -4.976  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   21.107   -4.976  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.865   21.972   -4.110  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   21.972   -4.110  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760   23.732   -2.351  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   23.732   -2.351  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   24.393   -1.689  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   24.393   -1.689  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053   25.446   -0.636  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   25.446   -0.636  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z ^    XOR2_X2    0.834   26.280   0.198  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   26.280   0.198  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 ^ -> ZN v  AOI221_X2  0.541   26.821   0.739  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   26.821   0.739  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A v -> ZN ^   OAI221_X4  1.099   27.920   1.838  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   27.921   1.838  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A ^ -> ZN v   INV_X8     0.182   28.103   2.020  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   28.103   2.020  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 v -> ZN ^  OAI22_X1   0.767   28.869   2.787  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   28.869   2.787  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A ^ -> Z ^    BUF_X16    0.460   29.329   3.247  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   29.329   3.247  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 ^ -> ZN v  NAND2_X4   0.186   29.515   3.432  
      TDSP_CORE_INST/ALU_32_INST/p6362A                              -             OAI22_X1   0.000   29.515   3.432  
      TDSP_CORE_INST/ALU_32_INST/p6362A                              A2 v -> ZN ^  OAI22_X1   0.883   30.397   4.315  
      TDSP_CORE_INST/ALU_32_INST/FE_OCPC336_n_211                    -             BUF_X16    0.000   30.398   4.315  
      TDSP_CORE_INST/ALU_32_INST/FE_OCPC336_n_211                    A ^ -> Z ^    BUF_X16    1.361   31.759   5.676  
      TDSP_CORE_INST/ALU_32_INST/p7191A7681                          -             AOI21_X1   0.002   31.761   5.679  
      TDSP_CORE_INST/ALU_32_INST/p7191A7681                          A ^ -> ZN v   AOI21_X1   0.465   32.227   6.144  
      TDSP_CORE_INST/ALU_32_INST/p7458A7649                          -             OAI211_X1  0.000   32.227   6.144  
      TDSP_CORE_INST/ALU_32_INST/p7458A7649                          A v -> ZN ^   OAI211_X1  0.888   33.115   7.032  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25778                        -             AOI22_X1   0.000   33.115   7.032  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25778                        B1 ^ -> ZN v  AOI22_X1   0.478   33.593   7.511  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25745                        -             INV_X4     0.000   33.593   7.511  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25745                        A v -> ZN ^   INV_X4     0.802   34.395   8.312  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[28]                        -             SDFF_X2    0.000   34.395   8.313  
      -----------------------------------------------------------------------------------------------------------------
Path 43: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[16]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[16]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.275
- Setup                         0.528
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.347
- Arrival Time                 34.412
= Slack Time                  -26.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^          -          -       5.281    -20.784  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651   5.933    -20.133  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    -             BUF_X16    0.000   5.933    -20.133  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472   6.405    -19.661  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      -             INV_X4     0.026   6.431    -19.635  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.148   8.579    -17.486  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.002   8.581    -17.484  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.143   9.724    -16.341  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.724    -16.341  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   10.169   -15.897  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   10.169   -15.897  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233   10.401   -15.664  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.401   -15.664  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.524   -15.542  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.524   -15.541  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592   11.116   -14.950  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   11.116   -14.950  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956   12.071   -13.994  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   12.073   -13.993  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.622   12.694   -13.371  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.694   -13.371  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518   13.212   -12.853  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   13.212   -12.853  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261   13.474   -12.592  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.474   -12.592  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323   13.796   -12.269  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.796   -12.269  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216   14.013   -12.053  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   14.013   -12.053  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238   14.251   -11.814  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   14.251   -11.814  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176   14.427   -11.639  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   14.427   -11.639  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377   14.803   -11.262  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.803   -11.262  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336   15.139   -10.926  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   15.139   -10.926  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978   16.117   -9.948  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   16.118   -9.948  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749   16.866   -9.199  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.866   -9.199  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188   18.054   -8.011  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   18.054   -8.011  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   18.417   -7.648  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   18.417   -7.648  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984   19.401   -6.664  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   19.401   -6.664  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629   20.031   -6.035  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   20.031   -6.035  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290   21.320   -4.745  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   21.321   -4.745  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.865   22.186   -3.879  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   22.186   -3.879  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760   23.946   -2.120  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   23.946   -2.120  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   24.607   -1.458  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   24.607   -1.458  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053   25.660   -0.405  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   25.660   -0.405  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.456   26.117   0.051  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   26.117   0.051  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.159   27.276   1.210  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   27.276   1.210  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.121   28.397   2.331  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   28.397   2.331  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.171   28.568   2.503  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   28.568   2.503  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.216   28.785   2.719  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   28.785   2.719  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.415   29.199   3.134  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   29.199   3.134  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.294   29.493   3.427  
      TDSP_CORE_INST/ALU_32_INST/Fp6372A                             -             INV_X2     0.000   29.493   3.427  
      TDSP_CORE_INST/ALU_32_INST/Fp6372A                             A ^ -> ZN v   INV_X2     0.205   29.698   3.632  
      TDSP_CORE_INST/ALU_32_INST/p7149A                              -             NOR2_X4    0.000   29.698   3.632  
      TDSP_CORE_INST/ALU_32_INST/p7149A                              A1 v -> ZN ^  NOR2_X4    1.477   31.175   5.110  
      TDSP_CORE_INST/ALU_32_INST/Fp7092A                             -             INV_X1     0.003   31.178   5.113  
      TDSP_CORE_INST/ALU_32_INST/Fp7092A                             A ^ -> ZN v   INV_X1     0.536   31.715   5.650  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC275_n_207                     -             INV_X16    0.000   31.715   5.650  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC275_n_207                     A v -> ZN ^   INV_X16    0.501   32.216   6.150  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC277_n_207                     -             INV_X32    0.000   32.216   6.150  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC277_n_207                     A ^ -> ZN v   INV_X32    0.368   32.584   6.519  
      TDSP_CORE_INST/ALU_32_INST/p7458A7655                          -             OAI211_X1  0.003   32.587   6.521  
      TDSP_CORE_INST/ALU_32_INST/p7458A7655                          C1 v -> ZN ^  OAI211_X1  0.662   33.249   7.183  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25760                        -             AOI22_X1   0.000   33.249   7.183  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25760                        B1 ^ -> ZN v  AOI22_X1   0.469   33.718   7.652  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25731                        -             INV_X8     0.000   33.718   7.652  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25731                        A v -> ZN ^   INV_X8     0.694   34.412   8.347  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[16]                        -             SDFF_X2    0.000   34.412   8.347  
      -----------------------------------------------------------------------------------------------------------------
Path 44: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[14]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[14]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.275
- Setup                         0.504
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.371
- Arrival Time                 34.427
= Slack Time                  -26.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^          -          -       5.334    -20.722  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^ -> Q v   SDFFS_X2   0.651   5.985    -20.071  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           -             BUF_X16    0.000   5.985    -20.071  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           A v -> Z v    BUF_X16    0.521   6.506    -19.550  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      -             INV_X4     0.045   6.550    -19.505  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      A v -> ZN ^   INV_X4     1.879   8.429    -17.627  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.000   8.430    -17.626  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A2 ^ -> ZN ^  AND2_X2    1.081   9.510    -16.545  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.510    -16.545  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   9.955    -16.101  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   9.955    -16.101  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233   10.187   -15.868  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.188   -15.868  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.310   -15.746  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.310   -15.746  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592   10.902   -15.154  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   10.902   -15.154  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956   11.857   -14.198  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   11.859   -14.197  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.622   12.480   -13.575  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.480   -13.575  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518   12.999   -13.057  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   12.999   -13.057  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261   13.260   -12.796  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.260   -12.796  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323   13.582   -12.473  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.582   -12.473  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216   13.799   -12.257  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   13.799   -12.257  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238   14.037   -12.019  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   14.037   -12.019  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176   14.213   -11.843  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   14.213   -11.843  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377   14.589   -11.466  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.589   -11.466  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336   14.925   -11.131  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   14.925   -11.131  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978   15.903   -10.152  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   15.904   -10.152  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749   16.652   -9.404  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.652   -9.403  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188   17.840   -8.215  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   17.840   -8.215  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   18.204   -7.852  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   18.204   -7.852  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984   19.187   -6.868  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   19.187   -6.868  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629   19.817   -6.239  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   19.817   -6.239  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290   21.107   -4.949  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   21.107   -4.949  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.865   21.972   -4.084  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   21.972   -4.083  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760   23.732   -2.324  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   23.732   -2.324  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   24.393   -1.663  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   24.393   -1.662  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053   25.446   -0.609  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   25.446   -0.609  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.456   25.903   -0.153  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   25.903   -0.153  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.159   27.062   1.006  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   27.062   1.006  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.121   28.183   2.127  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   28.183   2.127  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.171   28.354   2.299  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   28.354   2.299  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.216   28.571   2.515  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   28.571   2.515  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.415   28.985   2.930  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   28.985   2.930  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.294   29.279   3.223  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              -             AND2_X4    0.000   29.279   3.223  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              A1 ^ -> ZN ^  AND2_X4    1.804   31.083   5.027  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      -             BUF_X32    0.003   31.086   5.030  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      A ^ -> Z ^    BUF_X32    1.166   32.252   6.196  
      TDSP_CORE_INST/ALU_32_INST/p7191A7688                          -             AOI21_X1   0.003   32.255   6.199  
      TDSP_CORE_INST/ALU_32_INST/p7191A7688                          B1 ^ -> ZN v  AOI21_X1   0.267   32.522   6.466  
      TDSP_CORE_INST/ALU_32_INST/p7458A7657                          -             OAI211_X1  0.000   32.522   6.466  
      TDSP_CORE_INST/ALU_32_INST/p7458A7657                          A v -> ZN ^   OAI211_X1  0.758   33.279   7.224  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25761                        -             AOI22_X1   0.000   33.279   7.224  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25761                        B1 ^ -> ZN v  AOI22_X1   0.554   33.833   7.778  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25730                        -             INV_X16    0.000   33.833   7.778  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25730                        A v -> ZN ^   INV_X16    0.593   34.427   8.371  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[14]                        -             SDFF_X2    0.000   34.427   8.371  
      -----------------------------------------------------------------------------------------------------------------
Path 45: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[13]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[13]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.258
- Setup                         1.282
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.576
- Arrival Time                 33.608
= Slack Time                  -26.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^          -          -       5.281    -20.750  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651   5.933    -20.099  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    -             BUF_X16    0.000   5.933    -20.099  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472   6.405    -19.627  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      -             INV_X4     0.026   6.431    -19.601  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.148   8.579    -17.453  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.002   8.581    -17.451  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.143   9.724    -16.308  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.724    -16.307  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   10.169   -15.863  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   10.169   -15.863  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233   10.401   -15.630  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.401   -15.630  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.524   -15.508  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.524   -15.508  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592   11.116   -14.916  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   11.116   -14.916  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956   12.071   -13.960  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   12.073   -13.959  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.622   12.694   -13.337  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.694   -13.337  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518   13.212   -12.819  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   13.212   -12.819  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261   13.474   -12.558  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.474   -12.558  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323   13.796   -12.235  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.796   -12.235  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216   14.013   -12.019  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   14.013   -12.019  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238   14.251   -11.781  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   14.251   -11.781  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176   14.427   -11.605  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   14.427   -11.605  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377   14.803   -11.229  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.803   -11.228  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336   15.139   -10.893  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   15.139   -10.893  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978   16.117   -9.914  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   16.118   -9.914  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749   16.866   -9.166  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.866   -9.166  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188   18.054   -7.978  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   18.054   -7.977  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   18.417   -7.614  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   18.417   -7.614  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984   19.401   -6.631  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   19.401   -6.631  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629   20.031   -6.001  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   20.031   -6.001  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290   21.320   -4.711  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   21.321   -4.711  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.865   22.186   -3.846  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   22.186   -3.846  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760   23.946   -2.086  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   23.946   -2.086  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   24.607   -1.425  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   24.607   -1.425  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053   25.660   -0.372  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   25.660   -0.372  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z ^    XOR2_X2    0.834   26.494   0.463  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   26.494   0.463  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 ^ -> ZN v  AOI221_X2  0.541   27.035   1.003  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   27.035   1.003  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A v -> ZN ^   OAI221_X4  1.099   28.134   2.103  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   28.134   2.103  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A ^ -> ZN v   INV_X8     0.182   28.316   2.285  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   28.316   2.285  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 v -> ZN ^  OAI22_X1   0.767   29.083   3.052  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   29.083   3.052  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A ^ -> Z ^    BUF_X16    0.460   29.543   3.511  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   29.543   3.511  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 ^ -> ZN v  NAND2_X4   0.186   29.729   3.697  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              -             AND2_X4    0.000   29.729   3.697  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              A1 v -> ZN v  AND2_X4    1.029   30.758   4.726  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      -             BUF_X32    0.002   30.760   4.728  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      A v -> Z v    BUF_X32    0.717   31.477   5.445  
      TDSP_CORE_INST/ALU_32_INST/p7191A7690                          -             AOI21_X1   0.003   31.480   5.448  
      TDSP_CORE_INST/ALU_32_INST/p7191A7690                          B1 v -> ZN ^  AOI21_X1   0.401   31.881   5.850  
      TDSP_CORE_INST/ALU_32_INST/p7458A7659                          -             OAI211_X1  0.000   31.881   5.850  
      TDSP_CORE_INST/ALU_32_INST/p7458A7659                          A ^ -> ZN v   OAI211_X1  0.504   32.385   6.353  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25759                        -             AOI22_X1   0.000   32.385   6.353  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25759                        B1 v -> ZN ^  AOI22_X1   0.940   33.325   7.293  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25746                        -             INV_X16    0.000   33.325   7.293  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25746                        A ^ -> ZN v   INV_X16    0.283   33.608   7.576  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[13]                        -             SDFF_X2    0.000   33.608   7.576  
      -----------------------------------------------------------------------------------------------------------------
Path 46: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[5]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[5]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q  (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.298
- Setup                         0.516
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.382
- Arrival Time                 34.404
= Slack Time                  -26.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^          -          -       5.281    -20.740  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651   5.933    -20.089  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    -             BUF_X16    0.000   5.933    -20.089  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472   6.405    -19.617  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      -             INV_X4     0.026   6.431    -19.591  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.148   8.579    -17.443  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.002   8.581    -17.441  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.143   9.724    -16.298  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.724    -16.297  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   10.169   -15.853  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   10.169   -15.853  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233   10.401   -15.620  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.401   -15.620  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.524   -15.498  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.524   -15.498  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592   11.116   -14.906  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   11.116   -14.906  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956   12.071   -13.950  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   12.073   -13.949  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.622   12.694   -13.327  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.694   -13.327  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518   13.212   -12.809  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   13.212   -12.809  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261   13.474   -12.548  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.474   -12.548  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323   13.796   -12.225  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.796   -12.225  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216   14.013   -12.009  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   14.013   -12.009  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238   14.251   -11.771  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   14.251   -11.771  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176   14.427   -11.595  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   14.427   -11.595  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377   14.803   -11.218  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.803   -11.218  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336   15.139   -10.883  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   15.139   -10.883  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978   16.117   -9.904  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   16.118   -9.904  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749   16.866   -9.156  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.866   -9.155  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188   18.054   -7.968  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   18.054   -7.967  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   18.417   -7.604  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   18.417   -7.604  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984   19.401   -6.621  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   19.401   -6.621  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629   20.031   -5.991  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   20.031   -5.991  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290   21.320   -4.701  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   21.321   -4.701  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.865   22.186   -3.836  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   22.186   -3.836  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760   23.946   -2.076  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   23.946   -2.076  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   24.607   -1.415  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   24.607   -1.415  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053   25.660   -0.362  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   25.660   -0.362  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.456   26.117   0.095  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   26.117   0.095  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.159   27.276   1.254  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   27.276   1.254  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.121   28.397   2.375  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   28.397   2.375  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.171   28.568   2.546  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   28.568   2.546  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.216   28.785   2.763  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   28.785   2.763  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.415   29.199   3.177  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   29.199   3.177  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.294   29.493   3.471  
      TDSP_CORE_INST/ALU_32_INST/Fp6372A                             -             INV_X2     0.000   29.493   3.471  
      TDSP_CORE_INST/ALU_32_INST/Fp6372A                             A ^ -> ZN v   INV_X2     0.205   29.698   3.676  
      TDSP_CORE_INST/ALU_32_INST/p7149A                              -             NOR2_X4    0.000   29.698   3.676  
      TDSP_CORE_INST/ALU_32_INST/p7149A                              A1 v -> ZN ^  NOR2_X4    1.477   31.175   5.153  
      TDSP_CORE_INST/ALU_32_INST/Fp7092A                             -             INV_X1     0.003   31.178   5.157  
      TDSP_CORE_INST/ALU_32_INST/Fp7092A                             A ^ -> ZN v   INV_X1     0.536   31.715   5.693  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC275_n_207                     -             INV_X16    0.000   31.715   5.693  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC275_n_207                     A v -> ZN ^   INV_X16    0.501   32.216   6.194  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC277_n_207                     -             INV_X32    0.000   32.216   6.194  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC277_n_207                     A ^ -> ZN v   INV_X32    0.368   32.584   6.562  
      TDSP_CORE_INST/ALU_32_INST/p7458A7642                          -             OAI211_X1  0.002   32.586   6.564  
      TDSP_CORE_INST/ALU_32_INST/p7458A7642                          C1 v -> ZN ^  OAI211_X1  0.702   33.288   7.266  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25781                        -             AOI22_X1   0.000   33.288   7.267  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25781                        B1 ^ -> ZN v  AOI22_X1   0.469   33.758   7.736  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25751                        -             INV_X8     0.000   33.758   7.736  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25751                        A v -> ZN ^   INV_X8     0.646   34.404   8.382  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[5]                         -             SDFF_X2    0.000   34.404   8.382  
      -----------------------------------------------------------------------------------------------------------------
Path 47: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[12]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[12]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.258
- Setup                         0.559
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.299
- Arrival Time                 34.318
= Slack Time                  -26.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^          -          -       5.281    -20.738  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651   5.933    -20.087  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    -             BUF_X16    0.000   5.933    -20.087  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472   6.405    -19.615  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      -             INV_X4     0.026   6.431    -19.589  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.148   8.579    -17.440  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.002   8.581    -17.439  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.143   9.724    -16.295  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.724    -16.295  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   10.169   -15.851  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   10.169   -15.851  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233   10.401   -15.618  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.401   -15.618  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.524   -15.496  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.524   -15.495  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592   11.116   -14.904  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   11.116   -14.904  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956   12.071   -13.948  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   12.073   -13.947  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.622   12.694   -13.325  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.694   -13.325  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518   13.212   -12.807  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   13.212   -12.807  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261   13.474   -12.546  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.474   -12.546  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323   13.796   -12.223  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.796   -12.223  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216   14.013   -12.007  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   14.013   -12.007  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238   14.251   -11.769  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   14.251   -11.768  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176   14.427   -11.593  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   14.427   -11.593  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377   14.803   -11.216  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.803   -11.216  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336   15.139   -10.881  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   15.139   -10.880  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978   16.117   -9.902  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   16.118   -9.902  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749   16.866   -9.153  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.866   -9.153  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188   18.054   -7.965  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   18.054   -7.965  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   18.417   -7.602  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   18.417   -7.602  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984   19.401   -6.618  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   19.401   -6.618  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629   20.031   -5.989  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   20.031   -5.989  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290   21.320   -4.699  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   21.321   -4.699  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.865   22.186   -3.833  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   22.186   -3.833  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760   23.946   -2.074  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   23.946   -2.074  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   24.607   -1.412  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   24.607   -1.412  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053   25.660   -0.359  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   25.660   -0.359  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z ^    XOR2_X2    0.834   26.494   0.475  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   26.494   0.475  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 ^ -> ZN v  AOI221_X2  0.541   27.035   1.016  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   27.035   1.016  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A v -> ZN ^   OAI221_X4  1.099   28.134   2.115  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   28.134   2.115  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A ^ -> ZN v   INV_X8     0.182   28.316   2.297  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   28.316   2.297  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 v -> ZN ^  OAI22_X1   0.767   29.083   3.064  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   29.083   3.064  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A ^ -> Z ^    BUF_X16    0.460   29.543   3.524  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   29.543   3.524  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 ^ -> ZN v  NAND2_X4   0.186   29.729   3.709  
      TDSP_CORE_INST/ALU_32_INST/p6362A                              -             OAI22_X1   0.000   29.729   3.709  
      TDSP_CORE_INST/ALU_32_INST/p6362A                              A2 v -> ZN ^  OAI22_X1   0.883   30.611   4.592  
      TDSP_CORE_INST/ALU_32_INST/FE_OCPC336_n_211                    -             BUF_X16    0.000   30.611   4.592  
      TDSP_CORE_INST/ALU_32_INST/FE_OCPC336_n_211                    A ^ -> Z ^    BUF_X16    1.361   31.973   5.953  
      TDSP_CORE_INST/ALU_32_INST/p7191A7691                          -             AOI21_X1   0.017   31.990   5.970  
      TDSP_CORE_INST/ALU_32_INST/p7191A7691                          A ^ -> ZN v   AOI21_X1   0.494   32.484   6.464  
      TDSP_CORE_INST/ALU_32_INST/p7458A7661                          -             OAI211_X1  0.000   32.484   6.464  
      TDSP_CORE_INST/ALU_32_INST/p7458A7661                          A v -> ZN ^   OAI211_X1  0.701   33.185   7.166  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25757                        -             AOI22_X1   0.000   33.185   7.166  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25757                        B1 ^ -> ZN v  AOI22_X1   0.355   33.540   7.520  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25728                        -             INV_X4     0.000   33.540   7.520  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25728                        A v -> ZN ^   INV_X4     0.778   34.318   8.299  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[12]                        -             SDFF_X2    0.000   34.318   8.299  
      -----------------------------------------------------------------------------------------------------------------
Path 48: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[11]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[11]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.274
- Setup                         0.556
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.318
- Arrival Time                 34.336
= Slack Time                  -26.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^          -          -       5.281    -20.737  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651   5.933    -20.085  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    -             BUF_X16    0.000   5.933    -20.085  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472   6.405    -19.613  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      -             INV_X4     0.026   6.431    -19.587  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.148   8.579    -17.439  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.002   8.581    -17.437  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.143   9.724    -16.294  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.724    -16.294  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   10.169   -15.850  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   10.169   -15.850  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233   10.401   -15.617  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.401   -15.617  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.524   -15.494  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.524   -15.494  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592   11.116   -14.902  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   11.116   -14.902  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956   12.071   -13.947  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   12.073   -13.945  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.622   12.694   -13.324  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.694   -13.324  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518   13.212   -12.806  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   13.212   -12.806  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261   13.474   -12.545  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.474   -12.545  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323   13.796   -12.222  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.796   -12.222  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216   14.013   -12.005  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   14.013   -12.005  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238   14.251   -11.767  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   14.251   -11.767  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176   14.427   -11.592  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   14.427   -11.592  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377   14.803   -11.215  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.803   -11.215  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336   15.139   -10.879  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   15.139   -10.879  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978   16.117   -9.901  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   16.118   -9.901  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749   16.866   -9.152  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.866   -9.152  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188   18.054   -7.964  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   18.054   -7.964  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   18.417   -7.601  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   18.417   -7.601  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984   19.401   -6.617  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   19.401   -6.617  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629   20.031   -5.988  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   20.031   -5.988  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290   21.320   -4.698  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   21.321   -4.698  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.865   22.186   -3.832  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   22.186   -3.832  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760   23.946   -2.072  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   23.946   -2.072  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   24.607   -1.411  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   24.607   -1.411  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053   25.660   -0.358  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   25.660   -0.358  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z ^    XOR2_X2    0.834   26.494   0.476  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   26.494   0.476  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 ^ -> ZN v  AOI221_X2  0.541   27.035   1.017  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   27.035   1.017  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A v -> ZN ^   OAI221_X4  1.099   28.134   2.116  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   28.134   2.116  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A ^ -> ZN v   INV_X8     0.182   28.316   2.298  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   28.316   2.298  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 v -> ZN ^  OAI22_X1   0.767   29.083   3.065  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   29.083   3.065  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A ^ -> Z ^    BUF_X16    0.460   29.543   3.525  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   29.543   3.525  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 ^ -> ZN v  NAND2_X4   0.186   29.729   3.711  
      TDSP_CORE_INST/ALU_32_INST/p6362A                              -             OAI22_X1   0.000   29.729   3.711  
      TDSP_CORE_INST/ALU_32_INST/p6362A                              A2 v -> ZN ^  OAI22_X1   0.883   30.611   4.593  
      TDSP_CORE_INST/ALU_32_INST/FE_OCPC336_n_211                    -             BUF_X16    0.000   30.611   4.593  
      TDSP_CORE_INST/ALU_32_INST/FE_OCPC336_n_211                    A ^ -> Z ^    BUF_X16    1.361   31.973   5.955  
      TDSP_CORE_INST/ALU_32_INST/p7191A7663                          -             AOI21_X1   0.017   31.990   5.972  
      TDSP_CORE_INST/ALU_32_INST/p7191A7663                          A ^ -> ZN v   AOI21_X1   0.489   32.480   6.462  
      TDSP_CORE_INST/ALU_32_INST/p7458A7662                          -             OAI211_X1  0.000   32.480   6.462  
      TDSP_CORE_INST/ALU_32_INST/p7458A7662                          A v -> ZN ^   OAI211_X1  0.696   33.176   7.158  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25758                        -             AOI22_X1   0.000   33.176   7.158  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25758                        B1 ^ -> ZN v  AOI22_X1   0.363   33.539   7.521  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25729                        -             INV_X4     0.000   33.539   7.521  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25729                        A v -> ZN ^   INV_X4     0.797   34.336   8.318  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[11]                        -             SDFF_X2    0.000   34.336   8.318  
      -----------------------------------------------------------------------------------------------------------------
Path 49: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[15]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[15]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.275
- Setup                         0.552
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.323
- Arrival Time                 34.337
= Slack Time                  -26.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^          -          -       5.281    -20.733  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651   5.933    -20.082  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    -             BUF_X16    0.000   5.933    -20.082  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472   6.405    -19.610  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      -             INV_X4     0.026   6.431    -19.584  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.148   8.579    -17.435  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.002   8.581    -17.433  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.143   9.724    -16.290  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.724    -16.290  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   10.169   -15.846  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   10.169   -15.846  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233   10.401   -15.613  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.401   -15.613  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.524   -15.491  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.524   -15.490  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592   11.116   -14.899  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   11.116   -14.899  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956   12.071   -13.943  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   12.073   -13.942  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.622   12.694   -13.320  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.694   -13.320  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518   13.212   -12.802  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   13.212   -12.802  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261   13.474   -12.541  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.474   -12.541  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323   13.796   -12.218  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.796   -12.218  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216   14.013   -12.002  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   14.013   -12.002  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238   14.251   -11.763  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   14.251   -11.763  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176   14.427   -11.588  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   14.427   -11.588  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377   14.803   -11.211  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.803   -11.211  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336   15.139   -10.875  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   15.139   -10.875  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978   16.117   -9.897  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   16.118   -9.897  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749   16.866   -9.148  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.866   -9.148  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188   18.054   -7.960  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   18.054   -7.960  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   18.417   -7.597  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   18.417   -7.597  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984   19.401   -6.613  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   19.401   -6.613  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629   20.031   -5.984  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   20.031   -5.984  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290   21.320   -4.694  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   21.321   -4.694  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.865   22.186   -3.828  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   22.186   -3.828  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760   23.946   -2.069  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   23.946   -2.069  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   24.607   -1.407  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   24.607   -1.407  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053   25.660   -0.354  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   25.660   -0.354  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z ^    XOR2_X2    0.834   26.494   0.480  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   26.494   0.480  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 ^ -> ZN v  AOI221_X2  0.541   27.035   1.021  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   27.035   1.021  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A v -> ZN ^   OAI221_X4  1.099   28.134   2.120  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   28.134   2.120  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A ^ -> ZN v   INV_X8     0.182   28.316   2.302  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   28.316   2.302  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 v -> ZN ^  OAI22_X1   0.767   29.083   3.069  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   29.083   3.069  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A ^ -> Z ^    BUF_X16    0.460   29.543   3.529  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   29.543   3.529  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 ^ -> ZN v  NAND2_X4   0.186   29.729   3.714  
      TDSP_CORE_INST/ALU_32_INST/p6362A                              -             OAI22_X1   0.000   29.729   3.714  
      TDSP_CORE_INST/ALU_32_INST/p6362A                              A2 v -> ZN ^  OAI22_X1   0.883   30.611   4.597  
      TDSP_CORE_INST/ALU_32_INST/FE_OCPC336_n_211                    -             BUF_X16    0.000   30.611   4.597  
      TDSP_CORE_INST/ALU_32_INST/FE_OCPC336_n_211                    A ^ -> Z ^    BUF_X16    1.361   31.973   5.959  
      TDSP_CORE_INST/ALU_32_INST/p7191A7687                          -             AOI21_X1   0.016   31.989   5.974  
      TDSP_CORE_INST/ALU_32_INST/p7191A7687                          A ^ -> ZN v   AOI21_X1   0.471   32.459   6.445  
      TDSP_CORE_INST/ALU_32_INST/p7458A7656                          -             OAI211_X1  0.000   32.459   6.445  
      TDSP_CORE_INST/ALU_32_INST/p7458A7656                          A v -> ZN ^   OAI211_X1  0.707   33.166   7.151  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25762                        -             AOI22_X1   0.000   33.166   7.151  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25762                        B1 ^ -> ZN v  AOI22_X1   0.388   33.553   7.539  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25732                        -             INV_X4     0.000   33.553   7.539  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25732                        A v -> ZN ^   INV_X4     0.784   34.337   8.323  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[15]                        -             SDFF_X2    0.000   34.337   8.323  
      -----------------------------------------------------------------------------------------------------------------
Path 50: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[13]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[13]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.190
- Setup                         1.297
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.492
- Arrival Time                 33.360
= Slack Time                  -25.868
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      ---------------------------------------------------------------------------------------------------------------
      Instance                                                      Arc           Cell      Retime  Arrival  Required  
                                                                                            Delay   Time     Time  
      ---------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                         CK ^          -         -       5.334    -20.534  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                         CK ^ -> Q ^   SDFFS_X2  0.639   5.973    -19.895  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_          -             BUF_X16   0.000   5.973    -19.895  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_          A ^ -> Z ^    BUF_X16   1.475   7.448    -18.420  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126     -             INV_X4    0.044   7.492    -18.376  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126     A ^ -> ZN v   INV_X4    1.788   9.281    -16.587  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0254A9121      -             NOR2_X2   0.000   9.281    -16.587  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0254A9121      A2 v -> ZN ^  NOR2_X2   1.639   10.920   -14.948  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0317A          -             AOI22_X1  0.000   10.920   -14.948  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0317A          B2 ^ -> ZN v  AOI22_X1  0.582   11.502   -14.366  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_RC_1033_0    -             NAND3_X1  0.000   11.502   -14.366  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_RC_1033_0    A3 v -> ZN ^  NAND3_X1  0.568   12.070   -13.798  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0170D                     -             NAND2_X4  0.000   12.070   -13.798  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0170D                     A1 ^ -> ZN v  NAND2_X4  0.233   12.303   -13.565  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0176D                     -             NAND3_X1  0.000   12.303   -13.565  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0176D                     A1 v -> ZN ^  NAND3_X1  0.464   12.767   -13.101  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_PSC552_opb_15_          -             BUF_X32   0.000   12.767   -13.101  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_PSC552_opb_15_          A ^ -> Z ^    BUF_X32   0.527   13.294   -12.573  
      TDSP_CORE_INST/MPY_32_INST/p0073D                             -             NAND2_X4  0.002   13.296   -12.571  
      TDSP_CORE_INST/MPY_32_INST/p0073D                             A1 ^ -> ZN v  NAND2_X4  0.201   13.497   -12.370  
      TDSP_CORE_INST/MPY_32_INST/Fp0074D                            -             INV_X8    0.000   13.497   -12.370  
      TDSP_CORE_INST/MPY_32_INST/Fp0074D                            A v -> ZN ^   INV_X8    0.182   13.680   -12.188  
      TDSP_CORE_INST/MPY_32_INST/p0052D                             -             NAND2_X1  0.000   13.680   -12.188  
      TDSP_CORE_INST/MPY_32_INST/p0052D                             A1 ^ -> ZN v  NAND2_X1  0.146   13.826   -12.042  
      TDSP_CORE_INST/MPY_32_INST/p0041D                             -             NAND2_X4  0.000   13.826   -12.042  
      TDSP_CORE_INST/MPY_32_INST/p0041D                             A1 v -> ZN ^  NAND2_X4  1.119   14.945   -10.922  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D       -             INV_X32   0.002   14.947   -10.920  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D       A ^ -> ZN v   INV_X32   0.709   15.656   -10.211  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D        -             NAND2_X4  0.000   15.657   -10.211  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D        A1 v -> ZN ^  NAND2_X4  0.546   16.203   -9.665  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D        -             NAND2_X4  0.000   16.203   -9.665  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D        A2 ^ -> ZN v  NAND2_X4  0.290   16.493   -9.375  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363  -             INV_X16   0.000   16.493   -9.375  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363  A v -> ZN ^   INV_X16   0.518   17.011   -8.856  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D        -             NAND3_X4  0.000   17.012   -8.856  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D        A1 ^ -> ZN v  NAND3_X4  0.877   17.889   -7.979  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A        -             OAI21_X1  0.004   17.893   -7.975  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A        B1 v -> ZN ^  OAI21_X1  2.345   20.239   -5.629  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0421A        -             NAND2_X1  0.001   20.239   -5.629  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0421A        A2 ^ -> ZN v  NAND2_X1  0.434   20.674   -5.194  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0397A        -             OAI21_X1  0.000   20.674   -5.194  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0397A        A v -> ZN ^   OAI21_X1  0.748   21.421   -4.447  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0442A        -             NAND2_X1  0.000   21.421   -4.447  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0442A        A2 ^ -> ZN v  NAND2_X1  0.394   21.815   -4.053  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0411A14053   -             NAND2_X1  0.000   21.815   -4.053  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0411A14053   A1 v -> ZN ^  NAND2_X1  0.465   22.281   -3.587  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0632A        -             NAND2_X1  0.000   22.281   -3.587  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0632A        A1 ^ -> ZN v  NAND2_X1  0.218   22.499   -3.369  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14594        -             OAI21_X1  0.000   22.499   -3.369  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14594        A v -> ZN ^   OAI21_X1  0.751   23.250   -2.618  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0779A        -             NAND2_X1  0.000   23.250   -2.618  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0779A        A1 ^ -> ZN v  NAND2_X1  0.395   23.645   -2.222  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14579        -             OAI21_X1  0.000   23.645   -2.222  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14579        A v -> ZN ^   OAI21_X1  0.597   24.242   -1.625  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0743A        -             NAND2_X1  0.000   24.242   -1.625  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0743A        A1 ^ -> ZN v  NAND2_X1  0.325   24.568   -1.300  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0675A        -             OAI21_X2  0.000   24.568   -1.300  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0675A        A v -> ZN ^   OAI21_X2  0.685   25.253   -0.615  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0745A        -             NAND2_X1  0.000   25.253   -0.615  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0745A        A2 ^ -> ZN v  NAND2_X1  0.329   25.581   -0.286  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0685A        -             OAI21_X1  0.000   25.581   -0.286  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0685A        A v -> ZN ^   OAI21_X1  0.490   26.071   0.204  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0684A        -             NOR2_X4   0.000   26.071   0.204  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0684A        A2 ^ -> ZN v  NOR2_X4   0.376   26.447   0.579  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0905A       -             INV_X2    0.000   26.447   0.579  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0905A       A v -> ZN ^   INV_X2    0.310   26.757   0.890  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1413A        -             NAND2_X1  0.000   26.757   0.890  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1413A        A1 ^ -> ZN v  NAND2_X1  0.200   26.958   1.090  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1129A13999   -             OAI21_X2  0.000   26.958   1.090  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1129A13999   B2 v -> ZN ^  OAI21_X2  2.797   29.755   3.887  
      TDSP_CORE_INST/MPY_32_INST/Fp1057A                            -             INV_X32   0.005   29.759   3.892  
      TDSP_CORE_INST/MPY_32_INST/Fp1057A                            A ^ -> ZN v   INV_X32   0.095   29.854   3.986  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p5602A               -             NAND2_X1  0.000   29.854   3.986  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p5602A               A2 v -> ZN ^  NAND2_X1  0.576   30.431   4.563  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p5544A               -             OAI21_X1  0.000   30.431   4.563  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p5544A               A ^ -> ZN v   OAI21_X1  0.291   30.721   4.854  
      TDSP_CORE_INST/MPY_32_INST/p5470A                             -             AOI22_X1  0.000   30.721   4.854  
      TDSP_CORE_INST/MPY_32_INST/p5470A                             B1 v -> ZN ^  AOI22_X1  0.724   31.446   5.578  
      TDSP_CORE_INST/MPY_32_INST/Fp5590A                            -             INV_X2    0.000   31.446   5.578  
      TDSP_CORE_INST/MPY_32_INST/Fp5590A                            A ^ -> ZN v   INV_X2    0.680   32.126   6.258  
      TDSP_CORE_INST/EXECUTE_INST/p3069A                            -             AOI22_X1  0.000   32.126   6.259  
      TDSP_CORE_INST/EXECUTE_INST/p3069A                            B1 v -> ZN ^  AOI22_X1  0.838   32.964   7.097  
      TDSP_CORE_INST/EXECUTE_INST/p2991A                            -             INV_X4    0.000   32.964   7.097  
      TDSP_CORE_INST/EXECUTE_INST/p2991A                            A ^ -> ZN v   INV_X4    0.396   33.360   7.492  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[13]                         -             SDFF_X1   0.000   33.360   7.492  
      ---------------------------------------------------------------------------------------------------------------
Path 51: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/ov_flag_reg/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/ov_flag_reg/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.257
- Setup                         1.078
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.779
- Arrival Time                 31.919
= Slack Time                  -24.140
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^          -          -       5.281    -18.859  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651   5.933    -18.207  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    -             BUF_X16    0.000   5.933    -18.207  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472   6.405    -17.735  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      -             INV_X4     0.026   6.431    -17.709  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.148   8.579    -15.561  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.002   8.581    -15.559  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.143   9.724    -14.416  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.724    -14.416  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   10.169   -13.971  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   10.169   -13.971  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233   10.401   -13.739  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.401   -13.739  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.524   -13.616  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.524   -13.616  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592   11.116   -13.024  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   11.116   -13.024  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956   12.071   -12.069  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   12.073   -12.067  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.622   12.694   -11.446  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.694   -11.446  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518   13.212   -10.928  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   13.212   -10.928  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261   13.474   -10.667  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.474   -10.667  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323   13.796   -10.344  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.796   -10.344  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216   14.013   -10.127  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   14.013   -10.127  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238   14.251   -9.889  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   14.251   -9.889  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176   14.427   -9.714  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   14.427   -9.714  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377   14.803   -9.337  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.803   -9.337  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336   15.139   -9.001  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   15.139   -9.001  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978   16.117   -8.023  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   16.118   -8.023  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749   16.866   -7.274  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.866   -7.274  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188   18.054   -6.086  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   18.054   -6.086  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   18.417   -5.723  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   18.417   -5.723  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984   19.401   -4.739  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   19.401   -4.739  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629   20.031   -4.110  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   20.031   -4.109  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290   21.320   -2.820  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   21.321   -2.819  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.865   22.186   -1.954  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   22.186   -1.954  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760   23.946   -0.194  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   23.946   -0.194  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   24.607   0.467  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   24.607   0.467  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053   25.660   1.520  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   25.660   1.520  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.456   26.117   1.976  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   26.117   1.976  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.159   27.276   3.136  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   27.276   3.136  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.121   28.397   4.257  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   28.397   4.257  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              A1 v -> ZN ^  OAI22_X1   0.412   28.809   4.669  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   28.809   4.669  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A ^ -> Z ^    BUF_X16    0.460   29.269   5.129  
      TDSP_CORE_INST/FE_PSC505_alu_result_32_                        -             BUF_X16    0.000   29.269   5.129  
      TDSP_CORE_INST/FE_PSC505_alu_result_32_                        A ^ -> Z ^    BUF_X16    0.581   29.850   5.710  
      TDSP_CORE_INST/EXECUTE_INST/p0977A                             -             NAND2_X1   0.007   29.857   5.717  
      TDSP_CORE_INST/EXECUTE_INST/p0977A                             A1 ^ -> ZN v  NAND2_X1   0.471   30.328   6.188  
      TDSP_CORE_INST/EXECUTE_INST/p0923A                             -             AOI21_X1   0.000   30.329   6.189  
      TDSP_CORE_INST/EXECUTE_INST/p0923A                             B1 v -> ZN ^  AOI21_X1   0.710   31.039   6.899  
      TDSP_CORE_INST/EXECUTE_INST/p0905A                             -             MUX2_X1    0.000   31.039   6.899  
      TDSP_CORE_INST/EXECUTE_INST/p0905A                             S ^ -> Z v    MUX2_X1    0.881   31.919   7.779  
      TDSP_CORE_INST/EXECUTE_INST/ov_flag_reg                        -             SDFFR_X2   0.000   31.919   7.779  
      -----------------------------------------------------------------------------------------------------------------
Path 52: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[31]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[31]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.263
- Setup                         1.274
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.589
- Arrival Time                 31.339
= Slack Time                  -23.750
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^          -          -       5.281    -18.469  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651   5.933    -17.817  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    -             BUF_X16    0.000   5.933    -17.817  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472   6.405    -17.345  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      -             INV_X4     0.026   6.431    -17.319  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.148   8.579    -15.171  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.002   8.581    -15.169  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.143   9.724    -14.026  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.724    -14.026  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   10.169   -13.581  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   10.169   -13.581  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.233   10.401   -13.349  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.401   -13.349  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.524   -13.226  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.524   -13.226  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.592   11.116   -12.634  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   11.116   -12.634  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.956   12.071   -11.679  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   12.073   -11.677  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.622   12.694   -11.056  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.694   -11.056  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.518   13.212   -10.538  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   13.212   -10.538  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.261   13.474   -10.276  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.474   -10.276  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.323   13.796   -9.954  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.796   -9.954  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.216   14.013   -9.737  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   14.013   -9.737  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.238   14.251   -9.499  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   14.251   -9.499  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.176   14.427   -9.323  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   14.427   -9.323  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.377   14.803   -8.947  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.803   -8.947  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.336   15.139   -8.611  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   15.139   -8.611  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.978   16.117   -7.633  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   16.118   -7.633  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.749   16.866   -6.884  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.866   -6.884  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.188   18.054   -5.696  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   18.054   -5.696  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   18.417   -5.333  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   18.417   -5.333  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.984   19.401   -4.349  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   19.401   -4.349  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.629   20.031   -3.719  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   20.031   -3.719  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.290   21.320   -2.430  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   21.321   -2.429  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.865   22.186   -1.564  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   22.186   -1.564  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.760   23.946   0.196  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   23.946   0.196  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   24.607   0.857  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   24.607   0.857  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   1.053   25.660   1.910  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   25.660   1.910  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.456   26.117   2.367  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   26.117   2.367  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.159   27.276   3.526  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   27.276   3.526  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.121   28.397   4.647  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   28.397   4.647  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              A1 v -> ZN ^  OAI22_X1   0.412   28.809   5.059  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   28.809   5.059  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A ^ -> Z ^    BUF_X16    0.460   29.269   5.519  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   29.269   5.519  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 ^ -> ZN v  NAND2_X4   0.186   29.455   5.705  
      TDSP_CORE_INST/ALU_32_INST/p8096A                              -             NAND2_X1   0.000   29.455   5.705  
      TDSP_CORE_INST/ALU_32_INST/p8096A                              A1 v -> ZN ^  NAND2_X1   0.537   29.992   6.242  
      TDSP_CORE_INST/ALU_32_INST/p8038A                              -             OAI21_X1   0.000   29.992   6.242  
      TDSP_CORE_INST/ALU_32_INST/p8038A                              A ^ -> ZN v   OAI21_X1   0.308   30.300   6.550  
      TDSP_CORE_INST/EXECUTE_INST/p0794A                             -             AOI22_X1   0.000   30.300   6.550  
      TDSP_CORE_INST/EXECUTE_INST/p0794A                             B1 v -> ZN ^  AOI22_X1   0.668   30.967   7.217  
      TDSP_CORE_INST/EXECUTE_INST/p0716A                             -             INV_X4     0.000   30.967   7.217  
      TDSP_CORE_INST/EXECUTE_INST/p0716A                             A ^ -> ZN v   INV_X4     0.372   31.339   7.589  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[31]                        -             SDFF_X2    0.000   31.339   7.589  
      -----------------------------------------------------------------------------------------------------------------
Path 53: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[12]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[12]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q  (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.297
- Setup                         1.284
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.613
- Arrival Time                 31.291
= Slack Time                  -23.678
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                      Arc           Cell       Retime  Arrival  Required  
                                                                                             Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                          CK ^          -          -       5.334    -18.345  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                          CK ^ -> Q ^   SDFFS_X2   0.679   6.012    -17.666  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_          -             BUF_X16    0.000   6.012    -17.666  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_          A ^ -> Z ^    BUF_X16    1.351   7.363    -16.315  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fp0147A9124     -             INV_X4     0.038   7.401    -16.277  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fp0147A9124     A ^ -> ZN v   INV_X4     1.624   9.025    -14.653  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_OCPC359_n_7  -             BUF_X8     0.002   9.027    -14.652  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_OCPC359_n_7  A v -> Z v    BUF_X8     1.199   10.226   -13.453  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0214A9100      -             NAND2_X2   0.001   10.227   -13.452  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0214A9100      A2 v -> ZN ^  NAND2_X2   0.421   10.648   -13.030  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fp0174A         -             INV_X4     0.000   10.648   -13.030  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fp0174A         A ^ -> ZN v   INV_X4     0.233   10.881   -12.797  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0196A          -             NAND2_X2   0.000   10.881   -12.797  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0196A          A1 v -> ZN ^  NAND2_X2   0.311   11.192   -12.486  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9142           -             NAND4_X2   0.000   11.192   -12.486  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9142           A1 ^ -> ZN v  NAND4_X2   0.497   11.689   -11.990  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0215A                     -             NAND2_X4   0.000   11.689   -11.989  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0215A                     A1 v -> ZN ^  NAND2_X4   0.402   12.091   -11.588  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0219A                     -             OAI211_X1  0.000   12.091   -11.588  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0219A                     A ^ -> ZN v   OAI211_X1  0.351   12.442   -11.236  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC283_opb_8_           -             BUF_X32    0.000   12.442   -11.236  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC283_opb_8_           A v -> Z v    BUF_X32    0.909   13.351   -10.327  
      TDSP_CORE_INST/MPY_32_INST/Fp0211A4461                        -             INV_X16    0.001   13.352   -10.327  
      TDSP_CORE_INST/MPY_32_INST/Fp0211A4461                        A v -> ZN ^   INV_X16    0.264   13.616   -10.063  
      TDSP_CORE_INST/MPY_32_INST/p0380A                             -             AND3_X2    0.000   13.616   -10.062  
      TDSP_CORE_INST/MPY_32_INST/p0380A                             A2 ^ -> ZN ^  AND3_X2    0.353   13.969   -9.710  
      TDSP_CORE_INST/MPY_32_INST/p0246A4452                         -             NAND2_X4   0.000   13.969   -9.710  
      TDSP_CORE_INST/MPY_32_INST/p0246A4452                         A2 ^ -> ZN v  NAND2_X4   0.165   14.133   -9.545  
      TDSP_CORE_INST/MPY_32_INST/p0207D                             -             NAND2_X1   0.000   14.133   -9.545  
      TDSP_CORE_INST/MPY_32_INST/p0207D                             A1 v -> ZN ^  NAND2_X1   0.351   14.485   -9.194  
      TDSP_CORE_INST/MPY_32_INST/p0254A                             -             NAND2_X1   0.000   14.485   -9.194  
      TDSP_CORE_INST/MPY_32_INST/p0254A                             A1 ^ -> ZN v  NAND2_X1   0.284   14.769   -8.910  
      TDSP_CORE_INST/MPY_32_INST/p0184D                             -             NAND2_X4   0.000   14.769   -8.910  
      TDSP_CORE_INST/MPY_32_INST/p0184D                             A2 v -> ZN ^  NAND2_X4   1.676   16.445   -7.234  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0053D14542  -             INV_X32    0.002   16.446   -7.232  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0053D14542  A ^ -> ZN v   INV_X32    0.754   17.200   -6.478  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0016D        -             NAND2_X1   0.001   17.202   -6.477  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0016D        A2 v -> ZN ^  NAND2_X1   0.721   17.923   -5.755  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0024D        -             NAND2_X4   0.000   17.923   -5.755  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0024D        A2 ^ -> ZN v  NAND2_X4   0.363   18.286   -5.393  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0044D       -             INV_X8     0.000   18.286   -5.392  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0044D       A v -> ZN ^   INV_X8     0.422   18.708   -4.970  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0263D        -             NAND2_X4   0.000   18.708   -4.970  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0263D        A2 ^ -> ZN v  NAND2_X4   0.439   19.147   -4.531  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0357A14230   -             OAI21_X1   0.001   19.148   -4.530  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0357A14230   B2 v -> ZN ^  OAI21_X1   1.642   20.791   -2.888  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0487A       -             INV_X4     0.000   20.791   -2.888  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0487A       A ^ -> ZN v   INV_X4     0.472   21.263   -2.416  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0486A        -             AOI22_X1   0.000   21.263   -2.416  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0486A        A1 v -> ZN ^  AOI22_X1   0.800   22.063   -1.615  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0613A14038   -             XOR2_X2    0.000   22.063   -1.615  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0613A14038   B ^ -> Z ^    XOR2_X2    1.035   23.098   -0.581  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0885A        -             NAND2_X1   0.000   23.098   -0.581  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0885A        A2 ^ -> ZN v  NAND2_X1   0.402   23.500   -0.179  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0860A        -             OAI21_X1   0.000   23.500   -0.179  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0860A        A v -> ZN ^   OAI21_X1   0.567   24.067   0.389  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0842A        -             OAI21_X1   0.000   24.067   0.389  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0842A        B1 ^ -> ZN v  OAI21_X1   0.403   24.470   0.792  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0848A        -             NOR2_X2    0.000   24.470   0.792  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0848A        A2 v -> ZN ^  NOR2_X2    0.926   25.396   1.718  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp1044A       -             INV_X2     0.000   25.396   1.718  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp1044A       A ^ -> ZN v   INV_X2     0.277   25.673   1.994  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1081A        -             NAND2_X1   0.000   25.673   1.994  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1081A        A1 v -> ZN ^  NAND2_X1   0.427   26.100   2.422  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp1069A       -             INV_X2     0.000   26.100   2.422  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp1069A       A ^ -> ZN v   INV_X2     0.180   26.280   2.602  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0983A        -             OAI22_X4   0.000   26.280   2.602  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0983A        B2 v -> ZN ^  OAI22_X4   1.938   28.219   4.540  
      TDSP_CORE_INST/MPY_32_INST/Fp0908A                            -             INV_X8     0.002   28.221   4.542  
      TDSP_CORE_INST/MPY_32_INST/Fp0908A                            A ^ -> ZN v   INV_X8     0.293   28.513   4.835  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p5802A               -             NAND2_X1   0.000   28.513   4.835  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p5802A               A2 v -> ZN ^  NAND2_X1   0.407   28.921   5.242  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p5743A               -             OAI21_X1   0.000   28.921   5.242  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p5743A               A ^ -> ZN v   OAI21_X1   0.235   29.155   5.477  
      TDSP_CORE_INST/MPY_32_INST/p5586A                             -             AOI22_X1   0.000   29.155   5.477  
      TDSP_CORE_INST/MPY_32_INST/p5586A                             B1 v -> ZN ^  AOI22_X1   0.678   29.833   6.155  
      TDSP_CORE_INST/MPY_32_INST/Fp5702A                            -             INV_X2     0.000   29.833   6.155  
      TDSP_CORE_INST/MPY_32_INST/Fp5702A                            A ^ -> ZN v   INV_X2     0.350   30.183   6.504  
      TDSP_CORE_INST/EXECUTE_INST/p3101A                            -             AOI22_X1   0.000   30.183   6.504  
      TDSP_CORE_INST/EXECUTE_INST/p3101A                            B1 v -> ZN ^  AOI22_X1   0.706   30.889   7.211  
      TDSP_CORE_INST/EXECUTE_INST/p3023A                            -             INV_X4     0.000   30.889   7.211  
      TDSP_CORE_INST/EXECUTE_INST/p3023A                            A ^ -> ZN v   INV_X4     0.402   31.291   7.613  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[12]                         -             SDFF_X1    0.000   31.291   7.613  
      ----------------------------------------------------------------------------------------------------------------
Path 54: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[11]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[11]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.297
- Setup                         1.290
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.608
- Arrival Time                 30.423
= Slack Time                  -22.815
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell      Retime  Arrival  Required  
                                                                                             Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^          -         -       5.334    -17.481  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^ -> Q ^   SDFFS_X2  0.639   5.973    -16.842  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           -             BUF_X16   0.000   5.973    -16.842  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           A ^ -> Z ^    BUF_X16   1.475   7.448    -15.367  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      -             INV_X4    0.044   7.492    -15.323  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      A ^ -> ZN v   INV_X4    1.788   9.281    -13.534  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2   0.000   9.281    -13.534  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A2 v -> ZN v  AND2_X2   1.170   10.451   -12.364  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2   0.000   10.452   -12.363  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 v -> ZN v  AND2_X2   0.336   10.788   -12.027  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32   0.000   10.788   -12.027  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A v -> Z v    BUF_X32   0.341   11.129   -11.686  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4  0.000   11.129   -11.686  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 v -> ZN ^  NAND2_X4  0.231   11.360   -11.455  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2   0.000   11.360   -11.455  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 ^ -> ZN ^  AND3_X2   0.386   11.745   -11.070  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4  0.000   11.745   -11.070  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 ^ -> ZN v  NAND2_X4  0.417   12.162   -10.653  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                         -             INV_X32   0.000   12.163   -10.652  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                         A v -> ZN ^   INV_X32   0.271   12.433   -10.382  
      TDSP_CORE_INST/MPY_32_INST/p0258A                              -             NAND2_X4  0.000   12.433   -10.382  
      TDSP_CORE_INST/MPY_32_INST/p0258A                              A2 ^ -> ZN v  NAND2_X4  0.200   12.634   -10.181  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                             -             INV_X8    0.000   12.634   -10.181  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                             A v -> ZN ^   INV_X8    0.423   13.057   -9.758  
      TDSP_CORE_INST/MPY_32_INST/p0287A                              -             NAND2_X1  0.000   13.057   -9.758  
      TDSP_CORE_INST/MPY_32_INST/p0287A                              A1 ^ -> ZN v  NAND2_X1  0.261   13.318   -9.497  
      TDSP_CORE_INST/MPY_32_INST/p0073D                              -             NAND2_X4  0.000   13.318   -9.497  
      TDSP_CORE_INST/MPY_32_INST/p0073D                              A2 v -> ZN ^  NAND2_X4  0.320   13.638   -9.177  
      TDSP_CORE_INST/MPY_32_INST/p0137D                              -             NAND2_X1  0.000   13.638   -9.177  
      TDSP_CORE_INST/MPY_32_INST/p0137D                              A1 ^ -> ZN v  NAND2_X1  0.215   13.854   -8.961  
      TDSP_CORE_INST/MPY_32_INST/p0041D                              -             NAND2_X4  0.000   13.854   -8.961  
      TDSP_CORE_INST/MPY_32_INST/p0041D                              A2 v -> ZN ^  NAND2_X4  1.206   15.060   -7.755  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D        -             INV_X32   0.002   15.062   -7.753  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D        A ^ -> ZN v   INV_X32   0.709   15.771   -7.044  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D         -             NAND2_X4  0.000   15.772   -7.043  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D         A1 v -> ZN ^  NAND2_X4  0.546   16.317   -6.498  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D         -             NAND2_X4  0.000   16.317   -6.498  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D         A2 ^ -> ZN v  NAND2_X4  0.290   16.608   -6.207  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363   -             INV_X16   0.000   16.608   -6.207  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363   A v -> ZN ^   INV_X16   0.518   17.126   -5.689  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D         -             NAND3_X4  0.000   17.126   -5.689  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D         A1 ^ -> ZN v  NAND3_X4  0.877   18.003   -4.812  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0237D14356   -             INV_X32   0.004   18.007   -4.808  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0237D14356   A v -> ZN ^   INV_X32   0.785   18.792   -4.023  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0376A14267    -             NAND2_X2  0.000   18.792   -4.023  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0376A14267    A1 ^ -> ZN v  NAND2_X2  0.357   19.149   -3.666  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0354A         -             OAI21_X1  0.000   19.149   -3.666  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0354A         A v -> ZN ^   OAI21_X1  0.650   19.799   -3.016  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0393A        -             INV_X8    0.000   19.799   -3.016  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0393A        A ^ -> ZN v   INV_X8    0.353   20.152   -2.663  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0597A         -             NAND2_X1  0.000   20.152   -2.663  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0597A         A2 v -> ZN ^  NAND2_X1  0.421   20.573   -2.242  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0444A         -             NAND2_X1  0.000   20.573   -2.242  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0444A         A2 ^ -> ZN v  NAND2_X1  0.193   20.766   -2.049  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0410A         -             OAI21_X1  0.000   20.766   -2.049  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0410A         A v -> ZN ^   OAI21_X1  0.468   21.234   -1.581  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0621A         -             NAND2_X1  0.000   21.234   -1.581  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0621A         A1 ^ -> ZN v  NAND2_X1  0.281   21.515   -1.300  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0559A         -             OAI21_X1  0.000   21.515   -1.300  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0559A         A v -> ZN ^   OAI21_X1  0.503   22.019   -0.796  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0681A         -             NAND2_X2  0.000   22.019   -0.796  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0681A         A1 ^ -> ZN v  NAND2_X2  0.349   22.368   -0.447  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0579A14022    -             OAI21_X1  0.000   22.368   -0.447  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0579A14022    A v -> ZN ^   OAI21_X1  0.664   23.032   0.217  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0733A         -             NAND2_X1  0.000   23.032   0.217  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0733A         A2 ^ -> ZN v  NAND2_X1  0.401   23.432   0.618  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0690A         -             OAI21_X2  0.000   23.432   0.618  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0690A         A v -> ZN ^   OAI21_X2  0.720   24.152   1.337  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0997A         -             NAND2_X1  0.000   24.152   1.337  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0997A         A1 ^ -> ZN v  NAND2_X1  0.569   24.722   1.907  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0950A         -             AND2_X1   0.000   24.722   1.907  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0950A         A2 v -> ZN v  AND2_X1   0.586   25.307   2.492  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0770A         -             OAI21_X1  0.000   25.307   2.492  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0770A         B2 v -> ZN ^  OAI21_X1  0.931   26.238   3.423  
      TDSP_CORE_INST/MPY_32_INST/Fp0725A                             -             INV_X4    0.000   26.238   3.423  
      TDSP_CORE_INST/MPY_32_INST/Fp0725A                             A ^ -> ZN v   INV_X4    0.494   26.732   3.917  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp0769A219            -             INV_X2    0.000   26.732   3.917  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp0769A219            A v -> ZN ^   INV_X2    0.494   27.226   4.411  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p0770A                -             NOR2_X1   0.000   27.226   4.411  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p0770A                A2 ^ -> ZN v  NOR2_X1   0.259   27.485   4.670  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp0935A               -             INV_X2    0.000   27.485   4.670  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp0935A               A v -> ZN ^   INV_X2    0.317   27.802   4.987  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p5899A                -             OAI21_X1  0.000   27.802   4.987  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p5899A                B2 ^ -> ZN v  OAI21_X1  0.221   28.023   5.208  
      TDSP_CORE_INST/MPY_32_INST/p5797A                              -             AOI22_X1  0.000   28.023   5.208  
      TDSP_CORE_INST/MPY_32_INST/p5797A                              B1 v -> ZN ^  AOI22_X1  0.722   28.744   5.929  
      TDSP_CORE_INST/MPY_32_INST/Fp5914A                             -             INV_X4    0.000   28.744   5.929  
      TDSP_CORE_INST/MPY_32_INST/Fp5914A                             A ^ -> ZN v   INV_X4    0.476   29.220   6.405  
      TDSP_CORE_INST/EXECUTE_INST/p3647A                             -             AOI22_X1  0.000   29.220   6.405  
      TDSP_CORE_INST/EXECUTE_INST/p3647A                             B1 v -> ZN ^  AOI22_X1  0.807   30.027   7.212  
      TDSP_CORE_INST/EXECUTE_INST/p3569A                             -             INV_X1    0.000   30.027   7.212  
      TDSP_CORE_INST/EXECUTE_INST/p3569A                             A ^ -> ZN v   INV_X1    0.395   30.423   7.608  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[11]                          -             SDFF_X1   0.000   30.423   7.608  
      ----------------------------------------------------------------------------------------------------------------
Path 55: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[10]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[10]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.291
- Setup                         1.285
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.607
- Arrival Time                 29.258
= Slack Time                  -21.651
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      ---------------------------------------------------------------------------------------------------------------
      Instance                                                      Arc           Cell      Retime  Arrival  Required  
                                                                                            Delay   Time     Time  
      ---------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                         CK ^          -         -       5.334    -16.318  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                         CK ^ -> Q ^   SDFFS_X2  0.639   5.973    -15.679  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_          -             BUF_X16   0.000   5.973    -15.679  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_          A ^ -> Z ^    BUF_X16   1.475   7.448    -14.203  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126     -             INV_X4    0.044   7.492    -14.159  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126     A ^ -> ZN v   INV_X4    1.788   9.281    -12.371  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0254A9121      -             NOR2_X2   0.000   9.281    -12.370  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0254A9121      A2 v -> ZN ^  NOR2_X2   1.639   10.920   -10.731  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0317A          -             AOI22_X1  0.000   10.920   -10.731  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0317A          B2 ^ -> ZN v  AOI22_X1  0.582   11.502   -10.149  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_RC_1033_0    -             NAND3_X1  0.000   11.502   -10.149  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_RC_1033_0    A3 v -> ZN ^  NAND3_X1  0.568   12.070   -9.582  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0170D                     -             NAND2_X4  0.000   12.070   -9.582  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0170D                     A1 ^ -> ZN v  NAND2_X4  0.233   12.303   -9.349  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0176D                     -             NAND3_X1  0.000   12.303   -9.349  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0176D                     A1 v -> ZN ^  NAND3_X1  0.464   12.767   -8.884  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_PSC552_opb_15_          -             BUF_X32   0.000   12.767   -8.884  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_PSC552_opb_15_          A ^ -> Z ^    BUF_X32   0.527   13.294   -8.357  
      TDSP_CORE_INST/MPY_32_INST/p0073D                             -             NAND2_X4  0.002   13.296   -8.355  
      TDSP_CORE_INST/MPY_32_INST/p0073D                             A1 ^ -> ZN v  NAND2_X4  0.201   13.497   -8.154  
      TDSP_CORE_INST/MPY_32_INST/Fp0074D                            -             INV_X8    0.000   13.497   -8.154  
      TDSP_CORE_INST/MPY_32_INST/Fp0074D                            A v -> ZN ^   INV_X8    0.182   13.680   -7.971  
      TDSP_CORE_INST/MPY_32_INST/p0052D                             -             NAND2_X1  0.000   13.680   -7.971  
      TDSP_CORE_INST/MPY_32_INST/p0052D                             A1 ^ -> ZN v  NAND2_X1  0.146   13.826   -7.825  
      TDSP_CORE_INST/MPY_32_INST/p0041D                             -             NAND2_X4  0.000   13.826   -7.825  
      TDSP_CORE_INST/MPY_32_INST/p0041D                             A1 v -> ZN ^  NAND2_X4  1.119   14.945   -6.706  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D       -             INV_X32   0.002   14.947   -6.704  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D       A ^ -> ZN v   INV_X32   0.709   15.656   -5.995  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D        -             NAND2_X4  0.000   15.657   -5.994  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D        A1 v -> ZN ^  NAND2_X4  0.546   16.203   -5.448  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D        -             NAND2_X4  0.000   16.203   -5.448  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D        A2 ^ -> ZN v  NAND2_X4  0.290   16.493   -5.158  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363  -             INV_X16   0.000   16.493   -5.158  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363  A v -> ZN ^   INV_X16   0.518   17.011   -4.640  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D        -             NAND3_X4  0.000   17.012   -4.640  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D        A1 ^ -> ZN v  NAND3_X4  0.877   17.889   -3.762  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0237D14356  -             INV_X32   0.004   17.892   -3.759  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0237D14356  A v -> ZN ^   INV_X32   0.785   18.677   -2.974  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0376A14267   -             NAND2_X2  0.000   18.678   -2.974  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0376A14267   A1 ^ -> ZN v  NAND2_X2  0.357   19.034   -2.617  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0354A        -             OAI21_X1  0.000   19.034   -2.617  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0354A        A v -> ZN ^   OAI21_X1  0.650   19.684   -1.967  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0393A       -             INV_X8    0.000   19.684   -1.967  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0393A       A ^ -> ZN v   INV_X8    0.353   20.038   -1.614  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0597A        -             NAND2_X1  0.000   20.038   -1.614  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0597A        A2 v -> ZN ^  NAND2_X1  0.421   20.458   -1.193  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0444A        -             NAND2_X1  0.000   20.458   -1.193  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0444A        A2 ^ -> ZN v  NAND2_X1  0.193   20.651   -1.000  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0410A        -             OAI21_X1  0.000   20.651   -1.000  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0410A        A v -> ZN ^   OAI21_X1  0.468   21.119   -0.532  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0621A        -             NAND2_X1  0.000   21.119   -0.532  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0621A        A1 ^ -> ZN v  NAND2_X1  0.281   21.401   -0.251  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0559A        -             OAI21_X1  0.000   21.401   -0.251  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0559A        A v -> ZN ^   OAI21_X1  0.503   21.904   0.253  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0681A        -             NAND2_X2  0.000   21.904   0.253  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0681A        A1 ^ -> ZN v  NAND2_X2  0.349   22.253   0.602  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0579A14022   -             OAI21_X1  0.000   22.253   0.602  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0579A14022   A v -> ZN ^   OAI21_X1  0.664   22.917   1.266  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0733A        -             NAND2_X1  0.000   22.917   1.266  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0733A        A2 ^ -> ZN v  NAND2_X1  0.401   23.318   1.667  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0690A        -             OAI21_X2  0.000   23.318   1.667  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0690A        A v -> ZN ^   OAI21_X2  0.720   24.037   2.386  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0997A        -             NAND2_X1  0.000   24.037   2.386  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0997A        A1 ^ -> ZN v  NAND2_X1  0.569   24.607   2.956  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0950A        -             AND2_X1   0.000   24.607   2.956  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0950A        A2 v -> ZN v  AND2_X1   0.586   25.193   3.541  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0770A        -             OAI21_X1  0.000   25.193   3.541  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0770A        B2 v -> ZN ^  OAI21_X1  0.931   26.123   4.472  
      TDSP_CORE_INST/MPY_32_INST/Fp0725A                            -             INV_X4    0.000   26.124   4.472  
      TDSP_CORE_INST/MPY_32_INST/Fp0725A                            A ^ -> ZN v   INV_X4    0.494   26.618   4.967  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p6175A               -             NAND2_X1  0.000   26.618   4.967  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p6175A               A1 v -> ZN ^  NAND2_X1  0.462   27.080   5.429  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p6116A               -             OAI21_X1  0.000   27.080   5.429  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p6116A               A ^ -> ZN v   OAI21_X1  0.282   27.362   5.711  
      TDSP_CORE_INST/MPY_32_INST/p5980A                             -             AOI22_X1  0.000   27.362   5.711  
      TDSP_CORE_INST/MPY_32_INST/p5980A                             B1 v -> ZN ^  AOI22_X1  0.597   27.959   6.308  
      TDSP_CORE_INST/MPY_32_INST/Fp6096A                            -             INV_X2    0.000   27.959   6.308  
      TDSP_CORE_INST/MPY_32_INST/Fp6096A                            A ^ -> ZN v   INV_X2    0.260   28.219   6.568  
      TDSP_CORE_INST/EXECUTE_INST/p4018A                            -             AOI22_X1  0.000   28.219   6.568  
      TDSP_CORE_INST/EXECUTE_INST/p4018A                            B1 v -> ZN ^  AOI22_X1  0.662   28.881   7.230  
      TDSP_CORE_INST/EXECUTE_INST/p3940A                            -             INV_X1    0.000   28.881   7.230  
      TDSP_CORE_INST/EXECUTE_INST/p3940A                            A ^ -> ZN v   INV_X1    0.376   29.258   7.607  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[10]                         -             SDFF_X1   0.000   29.258   7.607  
      ---------------------------------------------------------------------------------------------------------------
Path 56: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[9]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[9]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.291
- Setup                         1.290
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.601
- Arrival Time                 28.481
= Slack Time                  -20.880
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -------------------------------------------------------------------------------------------------------------------
      Instance                                                         Arc           Cell       Retime  Arrival  Required  
                                                                                                Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                             CK ^          -          -       5.334    -15.547  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                             CK ^ -> Q ^   SDFFS_X2   0.679   6.012    -14.868  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_             -             BUF_X16    0.000   6.012    -14.868  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_             A ^ -> Z ^    BUF_X16    1.351   7.363    -13.517  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fp0147A9124        -             INV_X4     0.038   7.401    -13.479  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fp0147A9124        A ^ -> ZN v   INV_X4     1.624   9.025    -11.855  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_OCPC359_n_7     -             BUF_X8     0.002   9.027    -11.854  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_OCPC359_n_7     A v -> Z v    BUF_X8     1.199   10.226   -10.654  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0214A9100         -             NAND2_X2   0.001   10.227   -10.653  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0214A9100         A2 v -> ZN ^  NAND2_X2   0.421   10.648   -10.232  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fp0174A            -             INV_X4     0.000   10.648   -10.232  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fp0174A            A ^ -> ZN v   INV_X4     0.233   10.881   -9.999  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0196A             -             NAND2_X2   0.000   10.881   -9.999  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0196A             A1 v -> ZN ^  NAND2_X2   0.311   11.192   -9.688  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9142              -             NAND4_X2   0.000   11.192   -9.688  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9142              A1 ^ -> ZN v  NAND4_X2   0.497   11.689   -9.192  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0215A                        -             NAND2_X4   0.000   11.689   -9.191  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0215A                        A1 v -> ZN ^  NAND2_X4   0.402   12.091   -8.789  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0219A                        -             OAI211_X1  0.000   12.091   -8.789  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0219A                        A ^ -> ZN v   OAI211_X1  0.351   12.442   -8.438  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC283_opb_8_              -             BUF_X32    0.000   12.442   -8.438  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC283_opb_8_              A v -> Z v    BUF_X32    0.909   13.351   -7.529  
      TDSP_CORE_INST/MPY_32_INST/Fp0211A4461                           -             INV_X16    0.001   13.352   -7.528  
      TDSP_CORE_INST/MPY_32_INST/Fp0211A4461                           A v -> ZN ^   INV_X16    0.264   13.616   -7.264  
      TDSP_CORE_INST/MPY_32_INST/p0380A                                -             AND3_X2    0.000   13.616   -7.264  
      TDSP_CORE_INST/MPY_32_INST/p0380A                                A2 ^ -> ZN ^  AND3_X2    0.353   13.969   -6.912  
      TDSP_CORE_INST/MPY_32_INST/p0246A4452                            -             NAND2_X4   0.000   13.969   -6.912  
      TDSP_CORE_INST/MPY_32_INST/p0246A4452                            A2 ^ -> ZN v  NAND2_X4   0.165   14.133   -6.747  
      TDSP_CORE_INST/MPY_32_INST/p0207D                                -             NAND2_X1   0.000   14.133   -6.747  
      TDSP_CORE_INST/MPY_32_INST/p0207D                                A1 v -> ZN ^  NAND2_X1   0.351   14.485   -6.395  
      TDSP_CORE_INST/MPY_32_INST/p0254A                                -             NAND2_X1   0.000   14.485   -6.395  
      TDSP_CORE_INST/MPY_32_INST/p0254A                                A1 ^ -> ZN v  NAND2_X1   0.284   14.769   -6.112  
      TDSP_CORE_INST/MPY_32_INST/p0184D                                -             NAND2_X4   0.000   14.769   -6.112  
      TDSP_CORE_INST/MPY_32_INST/p0184D                                A2 v -> ZN ^  NAND2_X4   1.676   16.445   -4.436  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0053D14542     -             INV_X32    0.002   16.446   -4.434  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0053D14542     A ^ -> ZN v   INV_X32    0.754   17.200   -3.680  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0258D14455      -             NAND2_X4   0.001   17.201   -3.679  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0258D14455      A1 v -> ZN ^  NAND2_X4   0.543   17.745   -3.136  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0214D           -             AND2_X2    0.000   17.745   -3.136  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0214D           A1 ^ -> ZN ^  AND2_X2    0.424   18.169   -2.711  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0162D           -             NAND2_X4   0.000   18.169   -2.711  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0162D           A2 ^ -> ZN v  NAND2_X4   0.196   18.365   -2.516  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC534_n_375  -             BUF_X16    0.000   18.365   -2.516  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC534_n_375  A v -> Z v    BUF_X16    0.349   18.714   -2.167  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0176D          -             INV_X32    0.000   18.714   -2.167  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0176D          A v -> ZN ^   INV_X32    0.290   19.004   -1.876  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0395A14269      -             NAND2_X2   0.001   19.005   -1.875  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0395A14269      A1 ^ -> ZN v  NAND2_X2   0.281   19.286   -1.594  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0345A           -             NAND2_X2   0.000   19.286   -1.594  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0345A           A1 v -> ZN ^  NAND2_X2   0.785   20.071   -0.809  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0362A14248     -             INV_X4     0.000   20.071   -0.809  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0362A14248     A ^ -> ZN v   INV_X4     0.337   20.409   -0.472  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A           -             NAND2_X2   0.000   20.409   -0.472  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A           A1 v -> ZN ^  NAND2_X2   0.394   20.803   -0.077  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0386A           -             NAND2_X1   0.000   20.803   -0.077  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0386A           A1 ^ -> ZN v  NAND2_X1   0.289   21.092   0.211  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14597           -             XOR2_X2    0.000   21.092   0.211  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14597           A v -> Z ^    XOR2_X2    0.946   22.037   1.157  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0649A           -             NAND2_X1   0.000   22.037   1.157  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0649A           A1 ^ -> ZN v  NAND2_X1   0.365   22.403   1.522  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0604A14013      -             OAI21_X1   0.000   22.403   1.522  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0604A14013      A v -> ZN ^   OAI21_X1   0.739   23.141   2.261  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0656A           -             NOR2_X4    0.000   23.142   2.261  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0656A           A1 ^ -> ZN v  NOR2_X4    0.433   23.574   2.694  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0924A           -             NOR2_X2    0.000   23.574   2.694  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0924A           A1 v -> ZN ^  NOR2_X2    0.770   24.344   3.464  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0828A           -             NAND2_X1   0.000   24.344   3.464  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0828A           A2 ^ -> ZN v  NAND2_X1   0.329   24.673   3.793  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0768A           -             OAI21_X1   0.000   24.673   3.793  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0768A           A v -> ZN ^   OAI21_X1   0.607   25.280   4.400  
      TDSP_CORE_INST/MPY_32_INST/Fp0748A                               -             INV_X4     0.000   25.280   4.400  
      TDSP_CORE_INST/MPY_32_INST/Fp0748A                               A ^ -> ZN v   INV_X4     0.476   25.756   4.876  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p6325A                  -             NAND2_X1   0.000   25.756   4.876  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p6325A                  A1 v -> ZN ^  NAND2_X1   0.464   26.220   5.340  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p6279A                  -             OAI21_X1   0.000   26.220   5.340  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p6279A                  A ^ -> ZN v   OAI21_X1   0.261   26.481   5.601  
      TDSP_CORE_INST/MPY_32_INST/p6254A                                -             AOI22_X1   0.000   26.481   5.601  
      TDSP_CORE_INST/MPY_32_INST/p6254A                                B1 v -> ZN ^  AOI22_X1   0.653   27.135   6.254  
      TDSP_CORE_INST/MPY_32_INST/Fp6371A                               -             INV_X2     0.000   27.135   6.254  
      TDSP_CORE_INST/MPY_32_INST/Fp6371A                               A ^ -> ZN v   INV_X2     0.256   27.390   6.510  
      TDSP_CORE_INST/EXECUTE_INST/p4304A                               -             AOI22_X1   0.000   27.390   6.510  
      TDSP_CORE_INST/EXECUTE_INST/p4304A                               B1 v -> ZN ^  AOI22_X1   0.664   28.055   7.174  
      TDSP_CORE_INST/EXECUTE_INST/p4226A                               -             INV_X1     0.000   28.055   7.174  
      TDSP_CORE_INST/EXECUTE_INST/p4226A                               A ^ -> ZN v   INV_X1     0.427   28.481   7.601  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[9]                             -             SDFF_X1    0.000   28.481   7.601  
      -------------------------------------------------------------------------------------------------------------------
Path 57: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[8]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[8]/D  (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.337
- Setup                         1.290
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.646
- Arrival Time                 27.846
= Slack Time                  -20.200
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell      Retime  Arrival  Required  
                                                                                             Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^          -         -       5.334    -14.866  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^ -> Q ^   SDFFS_X2  0.639   5.973    -14.227  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           -             BUF_X16   0.000   5.973    -14.227  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           A ^ -> Z ^    BUF_X16   1.475   7.448    -12.752  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      -             INV_X4    0.044   7.492    -12.708  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      A ^ -> ZN v   INV_X4    1.788   9.281    -10.919  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2   0.000   9.281    -10.919  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A2 v -> ZN v  AND2_X2   1.170   10.451   -9.748  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2   0.000   10.452   -9.748  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 v -> ZN v  AND2_X2   0.336   10.788   -9.412  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32   0.000   10.788   -9.412  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A v -> Z v    BUF_X32   0.341   11.129   -9.071  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4  0.000   11.129   -9.071  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 v -> ZN ^  NAND2_X4  0.231   11.360   -8.840  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2   0.000   11.360   -8.840  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 ^ -> ZN ^  AND3_X2   0.386   11.745   -8.454  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4  0.000   11.745   -8.454  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 ^ -> ZN v  NAND2_X4  0.417   12.162   -8.037  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                         -             INV_X32   0.000   12.163   -8.037  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                         A v -> ZN ^   INV_X32   0.271   12.433   -7.767  
      TDSP_CORE_INST/MPY_32_INST/p0258A                              -             NAND2_X4  0.000   12.433   -7.767  
      TDSP_CORE_INST/MPY_32_INST/p0258A                              A2 ^ -> ZN v  NAND2_X4  0.200   12.634   -7.566  
      TDSP_CORE_INST/MPY_32_INST/p0161D                              -             NOR2_X4   0.000   12.634   -7.566  
      TDSP_CORE_INST/MPY_32_INST/p0161D                              A2 v -> ZN ^  NOR2_X4   0.564   13.197   -7.002  
      TDSP_CORE_INST/MPY_32_INST/p0278A                              -             NAND2_X1  0.000   13.197   -7.002  
      TDSP_CORE_INST/MPY_32_INST/p0278A                              A1 ^ -> ZN v  NAND2_X1  0.302   13.499   -6.701  
      TDSP_CORE_INST/MPY_32_INST/p0247A                              -             NAND2_X4  0.000   13.499   -6.701  
      TDSP_CORE_INST/MPY_32_INST/p0247A                              A1 v -> ZN ^  NAND2_X4  0.339   13.838   -6.362  
      TDSP_CORE_INST/MPY_32_INST/p0257A                              -             NAND2_X1  0.000   13.838   -6.362  
      TDSP_CORE_INST/MPY_32_INST/p0257A                              A1 ^ -> ZN v  NAND2_X1  0.239   14.076   -6.124  
      TDSP_CORE_INST/MPY_32_INST/p0238D                              -             NAND2_X4  0.000   14.076   -6.123  
      TDSP_CORE_INST/MPY_32_INST/p0238D                              A2 v -> ZN ^  NAND2_X4  1.307   15.383   -4.817  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0334A         -             NAND2_X1  0.002   15.385   -4.815  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0334A         A1 ^ -> ZN v  NAND2_X1  0.532   15.917   -4.283  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D         -             NAND3_X4  0.000   15.917   -4.283  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D         A3 v -> ZN ^  NAND3_X4  1.967   17.884   -2.315  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0237D14356   -             INV_X32   0.006   17.891   -2.309  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0237D14356   A ^ -> ZN v   INV_X32   0.540   18.431   -1.769  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0424A14273    -             NAND2_X1  0.000   18.431   -1.769  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0424A14273    A1 v -> ZN ^  NAND2_X1  0.753   19.184   -1.016  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0374A14243    -             NAND2_X2  0.000   19.184   -1.016  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0374A14243    A1 ^ -> ZN v  NAND2_X2  0.409   19.593   -0.607  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0433A14160    -             NAND2_X1  0.000   19.593   -0.607  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0433A14160    A2 v -> ZN ^  NAND2_X1  0.372   19.965   -0.235  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0370A         -             OAI21_X1  0.000   19.965   -0.235  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0370A         A ^ -> ZN v   OAI21_X1  0.249   20.214   0.014  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14655         -             XOR2_X2   0.000   20.214   0.014  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14655         B v -> Z v    XOR2_X2   0.572   20.786   0.587  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0587A         -             NOR2_X2   0.000   20.787   0.587  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0587A         A2 v -> ZN ^  NOR2_X2   0.660   21.447   1.247  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0721A         -             AOI21_X1  0.000   21.447   1.247  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0721A         A ^ -> ZN v   AOI21_X1  0.403   21.849   1.649  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0572A         -             OAI21_X1  0.000   21.849   1.649  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0572A         B1 v -> ZN ^  OAI21_X1  0.714   22.563   2.363  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0813A14004    -             NAND2_X1  0.000   22.563   2.363  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0813A14004    A1 ^ -> ZN v  NAND2_X1  0.326   22.889   2.689  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0746A         -             NAND2_X2  0.000   22.889   2.689  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0746A         A1 v -> ZN ^  NAND2_X2  0.748   23.636   3.436  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0813A14000    -             NAND2_X1  0.000   23.636   3.437  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0813A14000    A1 ^ -> ZN v  NAND2_X1  0.326   23.962   3.763  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0754A         -             OAI21_X1  0.000   23.962   3.763  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0754A         A v -> ZN ^   OAI21_X1  0.603   24.566   4.366  
      TDSP_CORE_INST/MPY_32_INST/Fp0665A                             -             INV_X4    0.000   24.566   4.366  
      TDSP_CORE_INST/MPY_32_INST/Fp0665A                             A ^ -> ZN v   INV_X4    0.429   24.995   4.795  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p6599A                -             NAND2_X1  0.000   24.995   4.795  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p6599A                A1 v -> ZN ^  NAND2_X1  0.394   25.389   5.189  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p6553A                -             OAI21_X1  0.000   25.389   5.189  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p6553A                A ^ -> ZN v   OAI21_X1  0.249   25.638   5.438  
      TDSP_CORE_INST/MPY_32_INST/p6484A                              -             AOI22_X1  0.000   25.638   5.438  
      TDSP_CORE_INST/MPY_32_INST/p6484A                              B1 v -> ZN ^  AOI22_X1  0.684   26.322   6.122  
      TDSP_CORE_INST/MPY_32_INST/Fp6601A                             -             INV_X2    0.000   26.322   6.122  
      TDSP_CORE_INST/MPY_32_INST/Fp6601A                             A ^ -> ZN v   INV_X2    0.338   26.660   6.460  
      TDSP_CORE_INST/EXECUTE_INST/p4496A                             -             AOI22_X1  0.000   26.660   6.460  
      TDSP_CORE_INST/EXECUTE_INST/p4496A                             B1 v -> ZN ^  AOI22_X1  0.752   27.412   7.212  
      TDSP_CORE_INST/EXECUTE_INST/p4418A                             -             INV_X1    0.000   27.412   7.212  
      TDSP_CORE_INST/EXECUTE_INST/p4418A                             A ^ -> ZN v   INV_X1    0.434   27.846   7.646  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[8]                           -             SDFF_X2   0.000   27.846   7.646  
      ----------------------------------------------------------------------------------------------------------------
Path 58: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[7]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[7]/D  (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.337
- Setup                         1.282
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.654
- Arrival Time                 27.105
= Slack Time                  -19.451
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell      Retime  Arrival  Required  
                                                                                             Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^          -         -       5.334    -14.117  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^ -> Q ^   SDFFS_X2  0.639   5.973    -13.478  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           -             BUF_X16   0.000   5.973    -13.478  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           A ^ -> Z ^    BUF_X16   1.475   7.448    -12.003  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      -             INV_X4    0.044   7.492    -11.958  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      A ^ -> ZN v   INV_X4    1.788   9.281    -10.170  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2   0.000   9.281    -10.170  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A2 v -> ZN v  AND2_X2   1.170   10.451   -8.999  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2   0.000   10.452   -8.999  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 v -> ZN v  AND2_X2   0.336   10.788   -8.663  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32   0.000   10.788   -8.663  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A v -> Z v    BUF_X32   0.341   11.129   -8.322  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4  0.000   11.129   -8.322  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 v -> ZN ^  NAND2_X4  0.231   11.360   -8.091  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2   0.000   11.360   -8.091  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 ^ -> ZN ^  AND3_X2   0.386   11.745   -7.705  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4  0.000   11.745   -7.705  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 ^ -> ZN v  NAND2_X4  0.417   12.162   -7.288  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                         -             INV_X32   0.000   12.163   -7.288  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                         A v -> ZN ^   INV_X32   0.271   12.433   -7.017  
      TDSP_CORE_INST/MPY_32_INST/p0258A                              -             NAND2_X4  0.000   12.433   -7.017  
      TDSP_CORE_INST/MPY_32_INST/p0258A                              A2 ^ -> ZN v  NAND2_X4  0.200   12.634   -6.817  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                             -             INV_X8    0.000   12.634   -6.817  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                             A v -> ZN ^   INV_X8    0.423   13.057   -6.394  
      TDSP_CORE_INST/MPY_32_INST/p0287A                              -             NAND2_X1  0.000   13.057   -6.394  
      TDSP_CORE_INST/MPY_32_INST/p0287A                              A1 ^ -> ZN v  NAND2_X1  0.261   13.318   -6.133  
      TDSP_CORE_INST/MPY_32_INST/p0073D                              -             NAND2_X4  0.000   13.318   -6.133  
      TDSP_CORE_INST/MPY_32_INST/p0073D                              A2 v -> ZN ^  NAND2_X4  0.320   13.638   -5.812  
      TDSP_CORE_INST/MPY_32_INST/p0137D                              -             NAND2_X1  0.000   13.638   -5.812  
      TDSP_CORE_INST/MPY_32_INST/p0137D                              A1 ^ -> ZN v  NAND2_X1  0.215   13.854   -5.597  
      TDSP_CORE_INST/MPY_32_INST/p0041D                              -             NAND2_X4  0.000   13.854   -5.597  
      TDSP_CORE_INST/MPY_32_INST/p0041D                              A2 v -> ZN ^  NAND2_X4  1.206   15.060   -4.391  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D        -             INV_X32   0.002   15.062   -4.389  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D        A ^ -> ZN v   INV_X32   0.709   15.771   -3.680  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D         -             NAND2_X4  0.000   15.772   -3.679  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D         A1 v -> ZN ^  NAND2_X4  0.546   16.317   -3.133  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D         -             NAND2_X4  0.000   16.317   -3.133  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D         A2 ^ -> ZN v  NAND2_X4  0.290   16.608   -2.843  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363   -             INV_X16   0.000   16.608   -2.843  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363   A v -> ZN ^   INV_X16   0.518   17.126   -2.325  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D         -             NAND3_X4  0.000   17.126   -2.324  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D         A1 ^ -> ZN v  NAND3_X4  0.877   18.003   -1.447  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0237D14356   -             INV_X32   0.004   18.007   -1.444  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0237D14356   A v -> ZN ^   INV_X32   0.785   18.792   -0.659  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0424A14273    -             NAND2_X1  0.000   18.792   -0.658  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0424A14273    A1 ^ -> ZN v  NAND2_X1  0.429   19.222   -0.229  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0374A14243    -             NAND2_X2  0.000   19.222   -0.229  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0374A14243    A1 v -> ZN ^  NAND2_X2  0.514   19.736   0.286  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0433A14160    -             NAND2_X1  0.000   19.736   0.286  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0433A14160    A2 ^ -> ZN v  NAND2_X1  0.238   19.974   0.523  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0370A         -             OAI21_X1  0.000   19.974   0.523  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0370A         A v -> ZN ^   OAI21_X1  0.381   20.355   0.904  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14655         -             XOR2_X2   0.000   20.355   0.904  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14655         B ^ -> Z ^    XOR2_X2   0.881   21.236   1.785  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0792A         -             NAND2_X1  0.000   21.236   1.785  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0792A         A1 ^ -> ZN v  NAND2_X1  0.390   21.626   2.175  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0721A         -             AOI21_X1  0.000   21.626   2.175  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0721A         B2 v -> ZN ^  AOI21_X1  0.732   22.358   2.907  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0572A         -             OAI21_X1  0.000   22.358   2.907  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0572A         B1 ^ -> ZN v  OAI21_X1  0.439   22.796   3.346  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0817A        -             INV_X2    0.000   22.796   3.346  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0817A        A v -> ZN ^   INV_X2    0.438   23.234   3.784  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0879A         -             NAND2_X1  0.000   23.234   3.784  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0879A         A1 ^ -> ZN v  NAND2_X1  0.207   23.441   3.991  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0819A         -             OAI21_X1  0.000   23.441   3.991  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0819A         A v -> ZN ^   OAI21_X1  0.456   23.897   4.446  
      TDSP_CORE_INST/MPY_32_INST/Fp0796A                             -             INV_X4    0.000   23.897   4.446  
      TDSP_CORE_INST/MPY_32_INST/Fp0796A                             A ^ -> ZN v   INV_X4    0.413   24.310   4.859  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/g2                    -             XOR2_X2   0.000   24.310   4.859  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/g2                    A v -> Z v    XOR2_X2   0.628   24.938   5.487  
      TDSP_CORE_INST/MPY_32_INST/p6754A                              -             AOI22_X1  0.000   24.938   5.487  
      TDSP_CORE_INST/MPY_32_INST/p6754A                              B1 v -> ZN ^  AOI22_X1  0.694   25.632   6.181  
      TDSP_CORE_INST/MPY_32_INST/Fp6871A                             -             INV_X2    0.000   25.632   6.181  
      TDSP_CORE_INST/MPY_32_INST/Fp6871A                             A ^ -> ZN v   INV_X2    0.366   25.997   6.547  
      TDSP_CORE_INST/EXECUTE_INST/p4906A                             -             AOI22_X1  0.000   25.998   6.547  
      TDSP_CORE_INST/EXECUTE_INST/p4906A                             B1 v -> ZN ^  AOI22_X1  0.682   26.679   7.229  
      TDSP_CORE_INST/EXECUTE_INST/p4828A                             -             INV_X1    0.000   26.679   7.229  
      TDSP_CORE_INST/EXECUTE_INST/p4828A                             A ^ -> ZN v   INV_X1    0.425   27.105   7.654  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[7]                           -             SDFF_X2   0.000   27.105   7.654  
      ----------------------------------------------------------------------------------------------------------------
Path 59: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/pc_reg[8]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/pc_reg[8]/D  (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/acc_reg[3]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.295
- Setup                         1.780
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.115
- Arrival Time                 26.406
= Slack Time                  -19.291
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.232
     = Beginpoint Arrival Time       5.232
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[3]         CK ^          -          -       5.232    -14.059  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[3]         CK ^ -> Q v   SDFF_X2    1.036   6.268    -13.023  
      TDSP_CORE_INST/ACCUM_STAT_INST/p3084A          -             OR4_X1     0.001   6.269    -13.023  
      TDSP_CORE_INST/ACCUM_STAT_INST/p3084A          A4 v -> ZN v  OR4_X1     1.198   7.467    -11.825  
      TDSP_CORE_INST/ACCUM_STAT_INST/p3634A          -             NOR4_X2    0.000   7.467    -11.825  
      TDSP_CORE_INST/ACCUM_STAT_INST/p3634A          A2 v -> ZN ^  NOR4_X2    1.837   9.304    -9.988  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4138A          -             NAND4_X1   0.000   9.304    -9.987  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4138A          A3 ^ -> ZN v  NAND4_X1   1.034   10.338   -8.954  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4081A          -             OR3_X4     0.000   10.338   -8.954  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4081A          A1 v -> ZN v  OR3_X4     1.571   11.908   -7.383  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4377A          -             NOR4_X2    0.000   11.909   -7.383  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4377A          A2 v -> ZN ^  NOR4_X2    1.965   13.874   -5.417  
      TDSP_CORE_INST/ACCUM_STAT_INST/FE_OFC117_n_17  -             BUF_X4     0.000   13.874   -5.417  
      TDSP_CORE_INST/ACCUM_STAT_INST/FE_OFC117_n_17  A ^ -> Z ^    BUF_X4     1.616   15.491   -3.801  
      TDSP_CORE_INST/ACCUM_STAT_INST/p5316A          -             NOR2_X2    0.002   15.493   -3.798  
      TDSP_CORE_INST/ACCUM_STAT_INST/p5316A          A1 ^ -> ZN v  NOR2_X2    0.444   15.937   -3.354  
      TDSP_CORE_INST/EXECUTE_INST/p4115A             -             INV_X1     0.000   15.937   -3.354  
      TDSP_CORE_INST/EXECUTE_INST/p4115A             A v -> ZN ^   INV_X1     0.761   16.699   -2.593  
      TDSP_CORE_INST/EXECUTE_INST/p4096A             -             AOI22_X1   0.000   16.699   -2.592  
      TDSP_CORE_INST/EXECUTE_INST/p4096A             B1 ^ -> ZN v  AOI22_X1   0.440   17.139   -2.152  
      TDSP_CORE_INST/EXECUTE_INST/p4084A             -             NOR3_X1    0.000   17.139   -2.152  
      TDSP_CORE_INST/EXECUTE_INST/p4084A             A2 v -> ZN ^  NOR3_X1    0.928   18.068   -1.223  
      TDSP_CORE_INST/EXECUTE_INST/p3925A             -             AOI21_X1   0.000   18.068   -1.223  
      TDSP_CORE_INST/EXECUTE_INST/p3925A             A ^ -> ZN v   AOI21_X1   0.420   18.488   -0.803  
      TDSP_CORE_INST/EXECUTE_INST/p3891A             -             OAI211_X1  0.000   18.488   -0.803  
      TDSP_CORE_INST/EXECUTE_INST/p3891A             A v -> ZN ^   OAI211_X1  0.657   19.145   -0.146  
      TDSP_CORE_INST/EXECUTE_INST/p3824A             -             OAI21_X1   0.000   19.145   -0.146  
      TDSP_CORE_INST/EXECUTE_INST/p3824A             B1 ^ -> ZN v  OAI21_X1   0.525   19.671   0.379  
      TDSP_CORE_INST/EXECUTE_INST/p3778A             -             AOI21_X2   0.000   19.671   0.379  
      TDSP_CORE_INST/EXECUTE_INST/p3778A             B1 v -> ZN ^  AOI21_X2   1.105   20.776   1.485  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFCC484_n_613   -             BUF_X4     0.000   20.776   1.485  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFCC484_n_613   A ^ -> Z ^    BUF_X4     1.149   21.925   2.634  
      TDSP_CORE_INST/EXECUTE_INST/p3785A             -             NOR2_X2    0.000   21.926   2.635  
      TDSP_CORE_INST/EXECUTE_INST/p3785A             A1 ^ -> ZN v  NOR2_X2    0.589   22.515   3.224  
      TDSP_CORE_INST/EXECUTE_INST/p3763A             -             AOI21_X1   0.000   22.515   3.224  
      TDSP_CORE_INST/EXECUTE_INST/p3763A             A v -> ZN ^   AOI21_X1   0.937   23.452   4.161  
      TDSP_CORE_INST/EXECUTE_INST/p3724A             -             OAI21_X1   0.000   23.452   4.161  
      TDSP_CORE_INST/EXECUTE_INST/p3724A             A ^ -> ZN v   OAI21_X1   0.554   24.006   4.715  
      TDSP_CORE_INST/EXECUTE_INST/p3710A             -             AOI21_X1   0.000   24.006   4.715  
      TDSP_CORE_INST/EXECUTE_INST/p3710A             A v -> ZN ^   AOI21_X1   0.740   24.746   5.455  
      TDSP_CORE_INST/EXECUTE_INST/p3672A             -             OAI21_X1   0.000   24.746   5.455  
      TDSP_CORE_INST/EXECUTE_INST/p3672A             A ^ -> ZN v   OAI21_X1   0.371   25.117   5.826  
      TDSP_CORE_INST/EXECUTE_INST/p3647A25791        -             AOI221_X2  0.000   25.117   5.826  
      TDSP_CORE_INST/EXECUTE_INST/p3647A25791        C1 v -> ZN ^  AOI221_X2  0.930   26.047   6.756  
      TDSP_CORE_INST/EXECUTE_INST/p3547A             -             INV_X1     0.000   26.047   6.756  
      TDSP_CORE_INST/EXECUTE_INST/p3547A             A ^ -> ZN v   INV_X1     0.358   26.406   7.115  
      TDSP_CORE_INST/EXECUTE_INST/pc_reg[8]          -             DFFS_X1    0.000   26.406   7.115  
      -------------------------------------------------------------------------------------------------
Path 60: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[6]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[6]/D  (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.337
- Setup                         1.294
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.643
- Arrival Time                 26.554
= Slack Time                  -18.911
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell      Retime  Arrival  Required  
                                                                                             Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^          -         -       5.334    -13.578  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^ -> Q ^   SDFFS_X2  0.639   5.973    -12.939  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           -             BUF_X16   0.000   5.973    -12.939  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           A ^ -> Z ^    BUF_X16   1.475   7.448    -11.463  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      -             INV_X4    0.044   7.492    -11.419  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      A ^ -> ZN v   INV_X4    1.788   9.281    -9.631  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2   0.000   9.281    -9.630  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A2 v -> ZN v  AND2_X2   1.170   10.451   -8.460  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2   0.000   10.452   -8.460  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 v -> ZN v  AND2_X2   0.336   10.788   -8.124  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32   0.000   10.788   -8.124  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A v -> Z v    BUF_X32   0.341   11.129   -7.782  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4  0.000   11.129   -7.782  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 v -> ZN ^  NAND2_X4  0.231   11.360   -7.552  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2   0.000   11.360   -7.551  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 ^ -> ZN ^  AND3_X2   0.386   11.745   -7.166  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4  0.000   11.745   -7.166  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 ^ -> ZN v  NAND2_X4  0.417   12.162   -6.749  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                         -             INV_X32   0.000   12.163   -6.749  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                         A v -> ZN ^   INV_X32   0.271   12.433   -6.478  
      TDSP_CORE_INST/MPY_32_INST/p0258A                              -             NAND2_X4  0.000   12.433   -6.478  
      TDSP_CORE_INST/MPY_32_INST/p0258A                              A2 ^ -> ZN v  NAND2_X4  0.200   12.634   -6.278  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                             -             INV_X8    0.000   12.634   -6.278  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                             A v -> ZN ^   INV_X8    0.423   13.057   -5.854  
      TDSP_CORE_INST/MPY_32_INST/p0287A                              -             NAND2_X1  0.000   13.057   -5.854  
      TDSP_CORE_INST/MPY_32_INST/p0287A                              A1 ^ -> ZN v  NAND2_X1  0.261   13.318   -5.593  
      TDSP_CORE_INST/MPY_32_INST/p0073D                              -             NAND2_X4  0.000   13.318   -5.593  
      TDSP_CORE_INST/MPY_32_INST/p0073D                              A2 v -> ZN ^  NAND2_X4  0.320   13.638   -5.273  
      TDSP_CORE_INST/MPY_32_INST/p0137D                              -             NAND2_X1  0.000   13.638   -5.273  
      TDSP_CORE_INST/MPY_32_INST/p0137D                              A1 ^ -> ZN v  NAND2_X1  0.215   13.854   -5.058  
      TDSP_CORE_INST/MPY_32_INST/p0041D                              -             NAND2_X4  0.000   13.854   -5.058  
      TDSP_CORE_INST/MPY_32_INST/p0041D                              A2 v -> ZN ^  NAND2_X4  1.206   15.060   -3.851  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0195D         -             NAND2_X4  0.001   15.061   -3.850  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0195D         A2 ^ -> ZN v  NAND2_X4  0.455   15.516   -3.395  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D         -             NAND2_X4  0.000   15.516   -3.395  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D         A1 v -> ZN ^  NAND2_X4  0.474   15.990   -2.921  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363   -             INV_X16   0.000   15.990   -2.921  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363   A ^ -> ZN v   INV_X16   0.315   16.305   -2.606  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D         -             NAND3_X4  0.000   16.305   -2.606  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D         A1 v -> ZN ^  NAND3_X4  1.692   17.998   -0.914  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0237D14356   -             INV_X32   0.006   18.004   -0.907  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0237D14356   A ^ -> ZN v   INV_X32   0.540   18.544   -0.367  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0424A14273    -             NAND2_X1  0.000   18.544   -0.367  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0424A14273    A1 v -> ZN ^  NAND2_X1  0.753   19.297   0.386  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0374A14243    -             NAND2_X2  0.000   19.297   0.386  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0374A14243    A1 ^ -> ZN v  NAND2_X2  0.409   19.706   0.795  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0370A         -             OAI21_X1  0.000   19.706   0.795  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0370A         B2 v -> ZN ^  OAI21_X1  0.608   20.314   1.403  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14655         -             XOR2_X2   0.000   20.314   1.403  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14655         B ^ -> Z ^    XOR2_X2   0.881   21.195   2.284  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0587A         -             NOR2_X2   0.000   21.195   2.284  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0587A         A2 ^ -> ZN v  NOR2_X2   0.427   21.622   2.711  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0777A14023    -             NOR2_X1   0.000   21.622   2.711  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0777A14023    A1 v -> ZN ^  NOR2_X1   0.590   22.212   3.301  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0777A14010    -             XOR2_X2   0.000   22.212   3.301  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0777A14010    B ^ -> Z ^    XOR2_X2   0.848   23.060   4.148  
      TDSP_CORE_INST/MPY_32_INST/Fp0861A                             -             INV_X4    0.000   23.060   4.148  
      TDSP_CORE_INST/MPY_32_INST/Fp0861A                             A ^ -> ZN v   INV_X4    0.395   23.454   4.543  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p0887A                -             NAND2_X1  0.000   23.454   4.543  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p0887A                A2 v -> ZN ^  NAND2_X1  0.544   23.998   5.087  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p6962A                -             OAI21_X1  0.000   23.998   5.087  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p6962A                B2 ^ -> ZN v  OAI21_X1  0.292   24.290   5.379  
      TDSP_CORE_INST/MPY_32_INST/p6950A                              -             AOI22_X1  0.000   24.290   5.379  
      TDSP_CORE_INST/MPY_32_INST/p6950A                              B1 v -> ZN ^  AOI22_X1  0.622   24.912   6.000  
      TDSP_CORE_INST/MPY_32_INST/Fp7067A                             -             INV_X2    0.000   24.912   6.000  
      TDSP_CORE_INST/MPY_32_INST/Fp7067A                             A ^ -> ZN v   INV_X2    0.418   25.330   6.418  
      TDSP_CORE_INST/EXECUTE_INST/p5069A                             -             AOI22_X1  0.000   25.330   6.418  
      TDSP_CORE_INST/EXECUTE_INST/p5069A                             B1 v -> ZN ^  AOI22_X1  0.786   26.116   7.204  
      TDSP_CORE_INST/EXECUTE_INST/p4991A                             -             INV_X1    0.000   26.116   7.204  
      TDSP_CORE_INST/EXECUTE_INST/p4991A                             A ^ -> ZN v   INV_X1    0.438   26.554   7.642  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[6]                           -             SDFF_X2   0.000   26.554   7.643  
      ----------------------------------------------------------------------------------------------------------------
Path 61: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[5]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[5]/D  (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.338
- Setup                         1.313
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.624
- Arrival Time                 26.495
= Slack Time                  -18.870
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell      Retime  Arrival  Required  
                                                                                             Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^          -         -       5.334    -13.537  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^ -> Q ^   SDFFS_X2  0.639   5.973    -12.897  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           -             BUF_X16   0.000   5.973    -12.897  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           A ^ -> Z ^    BUF_X16   1.475   7.448    -11.422  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      -             INV_X4    0.044   7.492    -11.378  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      A ^ -> ZN v   INV_X4    1.788   9.281    -9.590  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2   0.000   9.281    -9.589  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A2 v -> ZN v  AND2_X2   1.170   10.451   -8.419  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2   0.000   10.452   -8.419  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 v -> ZN v  AND2_X2   0.336   10.788   -8.083  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32   0.000   10.788   -8.083  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A v -> Z v    BUF_X32   0.341   11.129   -7.741  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4  0.000   11.129   -7.741  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 v -> ZN ^  NAND2_X4  0.231   11.360   -7.511  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2   0.000   11.360   -7.510  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 ^ -> ZN ^  AND3_X2   0.386   11.745   -7.125  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4  0.000   11.745   -7.125  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 ^ -> ZN v  NAND2_X4  0.417   12.162   -6.708  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                         -             INV_X32   0.000   12.163   -6.707  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                         A v -> ZN ^   INV_X32   0.271   12.433   -6.437  
      TDSP_CORE_INST/MPY_32_INST/p0258A                              -             NAND2_X4  0.000   12.433   -6.437  
      TDSP_CORE_INST/MPY_32_INST/p0258A                              A2 ^ -> ZN v  NAND2_X4  0.200   12.634   -6.237  
      TDSP_CORE_INST/MPY_32_INST/p0161D                              -             NOR2_X4   0.000   12.634   -6.236  
      TDSP_CORE_INST/MPY_32_INST/p0161D                              A2 v -> ZN ^  NOR2_X4   0.564   13.197   -5.673  
      TDSP_CORE_INST/MPY_32_INST/p0278A                              -             NAND2_X1  0.000   13.197   -5.673  
      TDSP_CORE_INST/MPY_32_INST/p0278A                              A1 ^ -> ZN v  NAND2_X1  0.302   13.499   -5.371  
      TDSP_CORE_INST/MPY_32_INST/p0247A                              -             NAND2_X4  0.000   13.499   -5.371  
      TDSP_CORE_INST/MPY_32_INST/p0247A                              A1 v -> ZN ^  NAND2_X4  0.339   13.838   -5.033  
      TDSP_CORE_INST/MPY_32_INST/p0257A                              -             NAND2_X1  0.000   13.838   -5.033  
      TDSP_CORE_INST/MPY_32_INST/p0257A                              A1 ^ -> ZN v  NAND2_X1  0.239   14.076   -4.794  
      TDSP_CORE_INST/MPY_32_INST/p0238D                              -             NAND2_X4  0.000   14.076   -4.794  
      TDSP_CORE_INST/MPY_32_INST/p0238D                              A2 v -> ZN ^  NAND2_X4  1.307   15.383   -3.487  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0015D        -             INV_X32   0.002   15.385   -3.485  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0015D        A ^ -> ZN v   INV_X32   0.760   16.145   -2.725  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0314A         -             NAND2_X1  0.000   16.145   -2.725  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0314A         A1 v -> ZN ^  NAND2_X1  0.794   16.939   -1.931  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D         -             NAND3_X4  0.000   16.939   -1.931  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D         A2 ^ -> ZN v  NAND3_X4  0.949   17.889   -0.981  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0237D14356   -             INV_X32   0.004   17.892   -0.978  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0237D14356   A v -> ZN ^   INV_X32   0.785   18.677   -0.193  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0424A14273    -             NAND2_X1  0.000   18.678   -0.192  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0424A14273    A1 ^ -> ZN v  NAND2_X1  0.429   19.107   0.237  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0374A14243    -             NAND2_X2  0.000   19.107   0.237  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0374A14243    A1 v -> ZN ^  NAND2_X2  0.514   19.622   0.751  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0433A14160    -             NAND2_X1  0.000   19.622   0.751  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0433A14160    A2 ^ -> ZN v  NAND2_X1  0.238   19.859   0.989  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0370A         -             OAI21_X1  0.000   19.859   0.989  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0370A         A v -> ZN ^   OAI21_X1  0.381   20.240   1.370  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14655         -             XOR2_X2   0.000   20.240   1.370  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14655         B ^ -> Z ^    XOR2_X2   0.881   21.121   2.251  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0587A         -             NOR2_X2   0.000   21.121   2.251  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0587A         A2 ^ -> ZN v  NOR2_X2   0.427   21.549   2.678  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0777A14023    -             NOR2_X1   0.000   21.549   2.678  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0777A14023    A1 v -> ZN ^  NOR2_X1   0.590   22.138   3.268  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0777A14010    -             XOR2_X2   0.000   22.138   3.268  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0777A14010    B ^ -> Z ^    XOR2_X2   0.848   22.986   4.115  
      TDSP_CORE_INST/MPY_32_INST/Fp0861A                             -             INV_X4    0.000   22.986   4.115  
      TDSP_CORE_INST/MPY_32_INST/Fp0861A                             A ^ -> ZN v   INV_X4    0.395   23.380   4.510  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/g235                  -             XOR2_X2   0.000   23.380   4.510  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/g235                  B v -> Z v    XOR2_X2   0.611   23.992   5.122  
      TDSP_CORE_INST/MPY_32_INST/p7144A                              -             AOI22_X1  0.000   23.992   5.122  
      TDSP_CORE_INST/MPY_32_INST/p7144A                              B1 v -> ZN ^  AOI22_X1  0.615   24.606   5.736  
      TDSP_CORE_INST/MPY_32_INST/Fp7264A                             -             INV_X2    0.000   24.606   5.736  
      TDSP_CORE_INST/MPY_32_INST/Fp7264A                             A ^ -> ZN v   INV_X2    0.504   25.110   6.240  
      TDSP_CORE_INST/EXECUTE_INST/p5338A                             -             AOI22_X1  0.000   25.111   6.240  
      TDSP_CORE_INST/EXECUTE_INST/p5338A                             B1 v -> ZN ^  AOI22_X1  0.889   26.000   7.130  
      TDSP_CORE_INST/EXECUTE_INST/p5260A                             -             INV_X1    0.000   26.000   7.130  
      TDSP_CORE_INST/EXECUTE_INST/p5260A                             A ^ -> ZN v   INV_X1    0.494   26.495   7.624  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[5]                           -             SDFF_X2   0.000   26.495   7.624  
      ----------------------------------------------------------------------------------------------------------------
Path 62: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1477_reg[10]/CK 
Endpoint:   RESULTS_CONV_INST/r1477_reg[10]/D       (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.522
- Setup                         0.801
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.320
- Arrival Time                 20.974
= Slack Time                  -18.654
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -13.292  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -12.619  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -12.619  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -11.359  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -11.353  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -10.945  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -10.945  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -9.070  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -9.070  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -8.543  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -8.543  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -5.278  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6117  -             AOI222_X1  0.007   13.383   -5.271  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6117  B1 ^ -> ZN v  AOI222_X1  1.476   14.859   -3.795  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6087  -             NAND3_X2   0.000   14.859   -3.795  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6087  A2 v -> ZN ^  NAND3_X2   2.661   17.520   -1.134  
      FE_OFC12_tdsp_data_out_10_                     -             BUF_X16    0.000   17.520   -1.134  
      FE_OFC12_tdsp_data_out_10_                     A ^ -> Z ^    BUF_X16    0.801   18.321   -0.333  
      FE_OFCC479_FE_OFN12_tdsp_data_out_10_          -             BUF_X16    0.003   18.323   -0.330  
      FE_OFCC479_FE_OFN12_tdsp_data_out_10_          A ^ -> Z ^    BUF_X16    0.901   19.224   0.571  
      RESULTS_CONV_INST/p7148A29049                  -             INV_X2     0.010   19.234   0.580  
      RESULTS_CONV_INST/p7148A29049                  A ^ -> ZN v   INV_X2     0.289   19.523   0.869  
      RESULTS_CONV_INST/FE_OFCC480_n_2024            -             BUF_X32    0.000   19.523   0.869  
      RESULTS_CONV_INST/FE_OFCC480_n_2024            A v -> Z v    BUF_X32    0.615   20.137   1.484  
      RESULTS_CONV_INST/p7155A28968                  -             OAI22_X1   0.000   20.138   1.484  
      RESULTS_CONV_INST/p7155A28968                  A2 v -> ZN ^  OAI22_X1   0.836   20.974   2.320  
      RESULTS_CONV_INST/r1477_reg[10]                -             SDFF_X2    0.000   20.974   2.320  
      -------------------------------------------------------------------------------------------------
Path 63: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r852_reg[10]/CK 
Endpoint:   RESULTS_CONV_INST/r852_reg[10]/D        (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.445
- Setup                         0.742
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.303
- Arrival Time                 20.832
= Slack Time                  -18.529
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -13.168  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -12.495  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -12.495  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -11.234  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -11.228  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -10.820  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -10.820  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -8.946  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -8.946  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -8.418  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -8.418  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -5.154  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6117  -             AOI222_X1  0.007   13.383   -5.146  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6117  B1 ^ -> ZN v  AOI222_X1  1.476   14.859   -3.670  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6087  -             NAND3_X2   0.000   14.859   -3.670  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6087  A2 v -> ZN ^  NAND3_X2   2.661   17.520   -1.009  
      FE_OFC12_tdsp_data_out_10_                     -             BUF_X16    0.000   17.520   -1.009  
      FE_OFC12_tdsp_data_out_10_                     A ^ -> Z ^    BUF_X16    0.801   18.321   -0.208  
      FE_OFCC479_FE_OFN12_tdsp_data_out_10_          -             BUF_X16    0.003   18.323   -0.205  
      FE_OFCC479_FE_OFN12_tdsp_data_out_10_          A ^ -> Z ^    BUF_X16    0.901   19.224   0.695  
      RESULTS_CONV_INST/p7148A29049                  -             INV_X2     0.010   19.234   0.705  
      RESULTS_CONV_INST/p7148A29049                  A ^ -> ZN v   INV_X2     0.289   19.523   0.994  
      RESULTS_CONV_INST/FE_OFCC480_n_2024            -             BUF_X32    0.000   19.523   0.994  
      RESULTS_CONV_INST/FE_OFCC480_n_2024            A v -> Z v    BUF_X32    0.615   20.137   1.608  
      RESULTS_CONV_INST/p7155A29019                  -             OAI22_X1   0.001   20.138   1.609  
      RESULTS_CONV_INST/p7155A29019                  A2 v -> ZN ^  OAI22_X1   0.694   20.832   2.303  
      RESULTS_CONV_INST/r852_reg[10]                 -             SDFF_X2    0.000   20.832   2.303  
      -------------------------------------------------------------------------------------------------
Path 64: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r697_reg[10]/CK 
Endpoint:   RESULTS_CONV_INST/r697_reg[10]/D        (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.445
- Setup                         0.733
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.312
- Arrival Time                 20.812
= Slack Time                  -18.501
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -13.139  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -12.466  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -12.466  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -11.206  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -11.200  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -10.792  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -10.792  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -8.917  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -8.917  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -8.390  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -8.390  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -5.125  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6117  -             AOI222_X1  0.007   13.383   -5.118  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6117  B1 ^ -> ZN v  AOI222_X1  1.476   14.859   -3.642  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6087  -             NAND3_X2   0.000   14.859   -3.642  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6087  A2 v -> ZN ^  NAND3_X2   2.661   17.520   -0.981  
      FE_OFC12_tdsp_data_out_10_                     -             BUF_X16    0.000   17.520   -0.981  
      FE_OFC12_tdsp_data_out_10_                     A ^ -> Z ^    BUF_X16    0.801   18.321   -0.180  
      FE_OFCC479_FE_OFN12_tdsp_data_out_10_          -             BUF_X16    0.003   18.323   -0.177  
      FE_OFCC479_FE_OFN12_tdsp_data_out_10_          A ^ -> Z ^    BUF_X16    0.901   19.224   0.724  
      RESULTS_CONV_INST/p7148A29049                  -             INV_X2     0.010   19.234   0.733  
      RESULTS_CONV_INST/p7148A29049                  A ^ -> ZN v   INV_X2     0.289   19.523   1.022  
      RESULTS_CONV_INST/FE_OFCC480_n_2024            -             BUF_X32    0.000   19.523   1.022  
      RESULTS_CONV_INST/FE_OFCC480_n_2024            A v -> Z v    BUF_X32    0.615   20.137   1.637  
      RESULTS_CONV_INST/p7155A29029                  -             OAI22_X1   0.001   20.138   1.637  
      RESULTS_CONV_INST/p7155A29029                  A2 v -> ZN ^  OAI22_X1   0.674   20.812   2.312  
      RESULTS_CONV_INST/r697_reg[10]                 -             SDFF_X2    0.000   20.812   2.312  
      -------------------------------------------------------------------------------------------------
Path 65: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r941_reg[10]/CK 
Endpoint:   RESULTS_CONV_INST/r941_reg[10]/D        (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.445
- Setup                         0.721
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.324
- Arrival Time                 20.781
= Slack Time                  -18.457
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -13.096  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -12.423  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -12.423  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -11.162  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -11.157  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -10.748  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -10.748  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -8.874  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -8.874  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -8.346  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -8.346  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -5.082  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6117  -             AOI222_X1  0.007   13.383   -5.075  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6117  B1 ^ -> ZN v  AOI222_X1  1.476   14.859   -3.598  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6087  -             NAND3_X2   0.000   14.859   -3.598  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6087  A2 v -> ZN ^  NAND3_X2   2.661   17.520   -0.937  
      FE_OFC12_tdsp_data_out_10_                     -             BUF_X16    0.000   17.520   -0.937  
      FE_OFC12_tdsp_data_out_10_                     A ^ -> Z ^    BUF_X16    0.801   18.321   -0.136  
      FE_OFCC479_FE_OFN12_tdsp_data_out_10_          -             BUF_X16    0.003   18.323   -0.134  
      FE_OFCC479_FE_OFN12_tdsp_data_out_10_          A ^ -> Z ^    BUF_X16    0.901   19.224   0.767  
      RESULTS_CONV_INST/p7148A29049                  -             INV_X2     0.010   19.234   0.777  
      RESULTS_CONV_INST/p7148A29049                  A ^ -> ZN v   INV_X2     0.289   19.523   1.066  
      RESULTS_CONV_INST/FE_OFCC480_n_2024            -             BUF_X32    0.000   19.523   1.066  
      RESULTS_CONV_INST/FE_OFCC480_n_2024            A v -> Z v    BUF_X32    0.615   20.137   1.680  
      RESULTS_CONV_INST/p7155A29001                  -             OAI22_X1   0.001   20.138   1.681  
      RESULTS_CONV_INST/p7155A29001                  A2 v -> ZN ^  OAI22_X1   0.643   20.781   2.324  
      RESULTS_CONV_INST/r941_reg[10]                 -             SDFF_X2    0.000   20.781   2.324  
      -------------------------------------------------------------------------------------------------
Path 66: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1200_reg[10]/CK 
Endpoint:   RESULTS_CONV_INST/r1200_reg[10]/D       (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.519
- Setup                         0.726
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.393
- Arrival Time                 20.814
= Slack Time                  -18.421
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -13.060  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -12.387  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -12.387  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -11.126  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -11.120  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -10.712  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -10.712  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -8.838  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -8.838  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -8.310  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -8.310  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -5.046  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6117  -             AOI222_X1  0.007   13.383   -5.038  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6117  B1 ^ -> ZN v  AOI222_X1  1.476   14.859   -3.562  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6087  -             NAND3_X2   0.000   14.859   -3.562  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6087  A2 v -> ZN ^  NAND3_X2   2.661   17.520   -0.901  
      FE_OFC12_tdsp_data_out_10_                     -             BUF_X16    0.000   17.520   -0.901  
      FE_OFC12_tdsp_data_out_10_                     A ^ -> Z ^    BUF_X16    0.801   18.321   -0.100  
      FE_OFCC479_FE_OFN12_tdsp_data_out_10_          -             BUF_X16    0.003   18.323   -0.098  
      FE_OFCC479_FE_OFN12_tdsp_data_out_10_          A ^ -> Z ^    BUF_X16    0.901   19.224   0.803  
      RESULTS_CONV_INST/p7148A29049                  -             INV_X2     0.010   19.234   0.813  
      RESULTS_CONV_INST/p7148A29049                  A ^ -> ZN v   INV_X2     0.289   19.523   1.102  
      RESULTS_CONV_INST/FE_OFCC480_n_2024            -             BUF_X32    0.000   19.523   1.102  
      RESULTS_CONV_INST/FE_OFCC480_n_2024            A v -> Z v    BUF_X32    0.615   20.137   1.716  
      RESULTS_CONV_INST/p7155A28952                  -             OAI22_X1   0.000   20.138   1.717  
      RESULTS_CONV_INST/p7155A28952                  A2 v -> ZN ^  OAI22_X1   0.676   20.814   2.393  
      RESULTS_CONV_INST/r1200_reg[10]                -             SDFF_X2    0.000   20.814   2.393  
      -------------------------------------------------------------------------------------------------
Path 67: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1633_reg[10]/CK 
Endpoint:   RESULTS_CONV_INST/r1633_reg[10]/D       (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.519
- Setup                         0.706
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.414
- Arrival Time                 20.766
= Slack Time                  -18.352
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -12.991  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -12.318  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -12.318  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -11.057  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -11.051  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -10.643  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -10.643  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -8.769  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -8.769  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -8.241  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -8.241  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -4.977  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6117  -             AOI222_X1  0.007   13.383   -4.969  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6117  B1 ^ -> ZN v  AOI222_X1  1.476   14.859   -3.493  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6087  -             NAND3_X2   0.000   14.859   -3.493  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6087  A2 v -> ZN ^  NAND3_X2   2.661   17.520   -0.832  
      FE_OFC12_tdsp_data_out_10_                     -             BUF_X16    0.000   17.520   -0.832  
      FE_OFC12_tdsp_data_out_10_                     A ^ -> Z ^    BUF_X16    0.801   18.321   -0.031  
      FE_OFCC479_FE_OFN12_tdsp_data_out_10_          -             BUF_X16    0.003   18.323   -0.029  
      FE_OFCC479_FE_OFN12_tdsp_data_out_10_          A ^ -> Z ^    BUF_X16    0.901   19.224   0.872  
      RESULTS_CONV_INST/p7148A29049                  -             INV_X2     0.010   19.234   0.882  
      RESULTS_CONV_INST/p7148A29049                  A ^ -> ZN v   INV_X2     0.289   19.523   1.171  
      RESULTS_CONV_INST/FE_OFCC480_n_2024            -             BUF_X32    0.000   19.523   1.171  
      RESULTS_CONV_INST/FE_OFCC480_n_2024            A v -> Z v    BUF_X32    0.615   20.137   1.785  
      RESULTS_CONV_INST/p7155A28979                  -             OAI22_X1   0.000   20.138   1.786  
      RESULTS_CONV_INST/p7155A28979                  A2 v -> ZN ^  OAI22_X1   0.628   20.766   2.414  
      RESULTS_CONV_INST/r1633_reg[10]                -             SDFF_X2    0.000   20.766   2.414  
      -------------------------------------------------------------------------------------------------
Path 68: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r941_reg[14]/CK 
Endpoint:   RESULTS_CONV_INST/r941_reg[14]/D        (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.425
- Setup                         0.804
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.222
- Arrival Time                 20.548
= Slack Time                  -18.326
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -12.965  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -12.292  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -12.292  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -11.032  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -11.026  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -10.618  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -10.618  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -8.743  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -8.743  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -8.215  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -8.215  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -4.951  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6107  -             AOI222_X1  0.006   13.382   -4.944  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6107  B1 ^ -> ZN v  AOI222_X1  1.584   14.965   -3.361  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6073  -             NAND3_X4   0.000   14.965   -3.361  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6073  A2 v -> ZN ^  NAND3_X4   2.734   17.700   -0.627  
      FE_OFC59_tdsp_data_out_14_                     -             BUF_X16    0.012   17.711   -0.615  
      FE_OFC59_tdsp_data_out_14_                     A ^ -> Z ^    BUF_X16    1.377   19.089   0.762  
      RESULTS_CONV_INST/p7139A29053                  -             INV_X32    0.002   19.090   0.764  
      RESULTS_CONV_INST/p7139A29053                  A ^ -> ZN v   INV_X32    0.456   19.546   1.220  
      RESULTS_CONV_INST/p7145A29006                  -             OAI22_X1   0.000   19.546   1.220  
      RESULTS_CONV_INST/p7145A29006                  A2 v -> ZN ^  OAI22_X1   1.001   20.548   2.221  
      RESULTS_CONV_INST/r941_reg[14]                 -             SDFF_X2    0.000   20.548   2.222  
      -------------------------------------------------------------------------------------------------
Path 69: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1200_reg[12]/CK 
Endpoint:   RESULTS_CONV_INST/r1200_reg[12]/D       (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.520
- Setup                         0.752
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.368
- Arrival Time                 20.682
= Slack Time                  -18.314
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -12.953  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -12.280  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -12.280  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -11.019  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -11.013  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -10.605  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -10.605  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -8.731  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -8.731  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -8.203  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -8.203  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -4.939  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6114  -             AOI222_X1  0.007   13.382   -4.932  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6114  B1 ^ -> ZN v  AOI222_X1  1.329   14.711   -3.603  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6082  -             NAND3_X2   0.000   14.711   -3.603  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6082  A2 v -> ZN ^  NAND3_X2   2.202   16.913   -1.401  
      FE_OFC14_tdsp_data_out_12_                     -             BUF_X16    0.001   16.914   -1.400  
      FE_OFC14_tdsp_data_out_12_                     A ^ -> Z ^    BUF_X16    0.857   17.772   -0.542  
      FE_OFCC477_FE_OFN14_tdsp_data_out_12_          -             BUF_X16    0.002   17.774   -0.540  
      FE_OFCC477_FE_OFN14_tdsp_data_out_12_          A ^ -> Z ^    BUF_X16    0.454   18.228   -0.086  
      FE_OFCC540_FE_OFN14_tdsp_data_out_12_          -             BUF_X16    0.000   18.228   -0.086  
      FE_OFCC540_FE_OFN14_tdsp_data_out_12_          A ^ -> Z ^    BUF_X16    0.724   18.952   0.638  
      RESULTS_CONV_INST/p7148A29047                  -             INV_X2     0.002   18.954   0.640  
      RESULTS_CONV_INST/p7148A29047                  A ^ -> ZN v   INV_X2     0.476   19.430   1.116  
      RESULTS_CONV_INST/FE_OFCC478_n_1950            -             BUF_X16    0.000   19.430   1.116  
      RESULTS_CONV_INST/FE_OFCC478_n_1950            A v -> Z v    BUF_X16    0.523   19.953   1.638  
      RESULTS_CONV_INST/p7155A28958                  -             OAI22_X1   0.002   19.954   1.640  
      RESULTS_CONV_INST/p7155A28958                  A2 v -> ZN ^  OAI22_X1   0.728   20.682   2.368  
      RESULTS_CONV_INST/r1200_reg[12]                -             SDFF_X2    0.000   20.682   2.368  
      -------------------------------------------------------------------------------------------------
Path 70: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r697_reg[14]/CK 
Endpoint:   RESULTS_CONV_INST/r697_reg[14]/D        (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.425
- Setup                         0.800
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.225
- Arrival Time                 20.539
= Slack Time                  -18.313
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -12.952  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -12.279  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -12.279  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -11.019  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -11.013  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -10.605  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -10.605  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -8.730  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -8.730  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -8.202  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -8.202  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -4.938  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6107  -             AOI222_X1  0.006   13.382   -4.932  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6107  B1 ^ -> ZN v  AOI222_X1  1.584   14.965   -3.348  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6073  -             NAND3_X4   0.000   14.965   -3.348  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6073  A2 v -> ZN ^  NAND3_X4   2.734   17.700   -0.614  
      FE_OFC59_tdsp_data_out_14_                     -             BUF_X16    0.012   17.711   -0.602  
      FE_OFC59_tdsp_data_out_14_                     A ^ -> Z ^    BUF_X16    1.377   19.089   0.775  
      RESULTS_CONV_INST/p7139A29053                  -             INV_X32    0.002   19.090   0.777  
      RESULTS_CONV_INST/p7139A29053                  A ^ -> ZN v   INV_X32    0.456   19.546   1.233  
      RESULTS_CONV_INST/p7145A29033                  -             OAI22_X1   0.000   19.546   1.233  
      RESULTS_CONV_INST/p7145A29033                  A2 v -> ZN ^  OAI22_X1   0.992   20.539   2.225  
      RESULTS_CONV_INST/r697_reg[14]                 -             SDFF_X2    0.000   20.539   2.225  
      -------------------------------------------------------------------------------------------------
Path 71: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1477_reg[14]/CK 
Endpoint:   RESULTS_CONV_INST/r1477_reg[14]/D       (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.502
- Setup                         0.798
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.304
- Arrival Time                 20.557
= Slack Time                  -18.252
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -12.891  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -12.218  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -12.218  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -10.957  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -10.952  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -10.543  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -10.543  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -8.669  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -8.669  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -8.141  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -8.141  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -4.877  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6107  -             AOI222_X1  0.006   13.382   -4.870  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6107  B1 ^ -> ZN v  AOI222_X1  1.584   14.965   -3.287  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6073  -             NAND3_X4   0.000   14.965   -3.287  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6073  A2 v -> ZN ^  NAND3_X4   2.734   17.700   -0.552  
      FE_OFC59_tdsp_data_out_14_                     -             BUF_X16    0.012   17.711   -0.541  
      FE_OFC59_tdsp_data_out_14_                     A ^ -> Z ^    BUF_X16    1.377   19.089   0.836  
      RESULTS_CONV_INST/p7139A29053                  -             INV_X32    0.002   19.090   0.838  
      RESULTS_CONV_INST/p7139A29053                  A ^ -> ZN v   INV_X32    0.456   19.546   1.294  
      RESULTS_CONV_INST/p7145A28972                  -             OAI22_X1   0.003   19.549   1.297  
      RESULTS_CONV_INST/p7145A28972                  A2 v -> ZN ^  OAI22_X1   1.007   20.557   2.304  
      RESULTS_CONV_INST/r1477_reg[14]                -             SDFF_X2    0.000   20.557   2.304  
      -------------------------------------------------------------------------------------------------
Path 72: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1633_reg[12]/CK 
Endpoint:   RESULTS_CONV_INST/r1633_reg[12]/D       (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.519
- Setup                         0.740
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.380
- Arrival Time                 20.631
= Slack Time                  -18.251
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -12.890  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -12.217  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -12.217  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -10.956  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -10.951  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -10.542  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -10.542  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -8.668  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -8.668  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -8.140  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -8.140  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -4.876  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6114  -             AOI222_X1  0.007   13.382   -4.869  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6114  B1 ^ -> ZN v  AOI222_X1  1.329   14.711   -3.540  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6082  -             NAND3_X2   0.000   14.711   -3.540  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6082  A2 v -> ZN ^  NAND3_X2   2.202   16.913   -1.338  
      FE_OFC14_tdsp_data_out_12_                     -             BUF_X16    0.001   16.914   -1.337  
      FE_OFC14_tdsp_data_out_12_                     A ^ -> Z ^    BUF_X16    0.857   17.772   -0.480  
      FE_OFCC477_FE_OFN14_tdsp_data_out_12_          -             BUF_X16    0.002   17.774   -0.478  
      FE_OFCC477_FE_OFN14_tdsp_data_out_12_          A ^ -> Z ^    BUF_X16    0.454   18.228   -0.023  
      FE_OFCC540_FE_OFN14_tdsp_data_out_12_          -             BUF_X16    0.000   18.228   -0.023  
      FE_OFCC540_FE_OFN14_tdsp_data_out_12_          A ^ -> Z ^    BUF_X16    0.724   18.952   0.701  
      RESULTS_CONV_INST/p7148A29047                  -             INV_X2     0.002   18.954   0.703  
      RESULTS_CONV_INST/p7148A29047                  A ^ -> ZN v   INV_X2     0.476   19.430   1.178  
      RESULTS_CONV_INST/FE_OFCC478_n_1950            -             BUF_X16    0.000   19.430   1.178  
      RESULTS_CONV_INST/FE_OFCC478_n_1950            A v -> Z v    BUF_X16    0.523   19.953   1.701  
      RESULTS_CONV_INST/p7155A29024                  -             OAI22_X1   0.001   19.954   1.703  
      RESULTS_CONV_INST/p7155A29024                  A2 v -> ZN ^  OAI22_X1   0.677   20.631   2.380  
      RESULTS_CONV_INST/r1633_reg[12]                -             SDFF_X2    0.000   20.631   2.380  
      -------------------------------------------------------------------------------------------------
Path 73: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1477_reg[12]/CK 
Endpoint:   RESULTS_CONV_INST/r1477_reg[12]/D       (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.502
- Setup                         0.730
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.373
- Arrival Time                 20.600
= Slack Time                  -18.228
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -12.867  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -12.193  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -12.193  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -10.933  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -10.927  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -10.519  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -10.519  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -8.645  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -8.645  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -8.117  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -8.117  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -4.852  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6114  -             AOI222_X1  0.007   13.382   -4.846  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6114  B1 ^ -> ZN v  AOI222_X1  1.329   14.711   -3.517  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6082  -             NAND3_X2   0.000   14.711   -3.517  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6082  A2 v -> ZN ^  NAND3_X2   2.202   16.913   -1.315  
      FE_OFC14_tdsp_data_out_12_                     -             BUF_X16    0.001   16.914   -1.314  
      FE_OFC14_tdsp_data_out_12_                     A ^ -> Z ^    BUF_X16    0.857   17.772   -0.456  
      FE_OFCC477_FE_OFN14_tdsp_data_out_12_          -             BUF_X16    0.002   17.774   -0.454  
      FE_OFCC477_FE_OFN14_tdsp_data_out_12_          A ^ -> Z ^    BUF_X16    0.454   18.228   -0.000  
      FE_OFCC540_FE_OFN14_tdsp_data_out_12_          -             BUF_X16    0.000   18.228   -0.000  
      FE_OFCC540_FE_OFN14_tdsp_data_out_12_          A ^ -> Z ^    BUF_X16    0.724   18.952   0.724  
      RESULTS_CONV_INST/p7148A29047                  -             INV_X2     0.002   18.954   0.726  
      RESULTS_CONV_INST/p7148A29047                  A ^ -> ZN v   INV_X2     0.476   19.430   1.202  
      RESULTS_CONV_INST/FE_OFCC478_n_1950            -             BUF_X16    0.000   19.430   1.202  
      RESULTS_CONV_INST/FE_OFCC478_n_1950            A v -> Z v    BUF_X16    0.523   19.953   1.725  
      RESULTS_CONV_INST/p7155A29025                  -             OAI22_X1   0.002   19.954   1.726  
      RESULTS_CONV_INST/p7155A29025                  A2 v -> ZN ^  OAI22_X1   0.646   20.600   2.373  
      RESULTS_CONV_INST/r1477_reg[12]                -             SDFF_X2    0.000   20.600   2.373  
      -------------------------------------------------------------------------------------------------
Path 74: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/pc_reg[4]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/pc_reg[4]/D  (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/acc_reg[3]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.295
- Setup                         1.736
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.158
- Arrival Time                 25.339
= Slack Time                  -18.181
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.232
     = Beginpoint Arrival Time       5.232
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[3]         CK ^          -          -       5.232    -12.948  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[3]         CK ^ -> Q v   SDFF_X2    1.036   6.268    -11.913  
      TDSP_CORE_INST/ACCUM_STAT_INST/p3084A          -             OR4_X1     0.001   6.269    -11.912  
      TDSP_CORE_INST/ACCUM_STAT_INST/p3084A          A4 v -> ZN v  OR4_X1     1.198   7.467    -10.714  
      TDSP_CORE_INST/ACCUM_STAT_INST/p3634A          -             NOR4_X2    0.000   7.467    -10.714  
      TDSP_CORE_INST/ACCUM_STAT_INST/p3634A          A2 v -> ZN ^  NOR4_X2    1.837   9.304    -8.877  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4138A          -             NAND4_X1   0.000   9.304    -8.877  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4138A          A3 ^ -> ZN v  NAND4_X1   1.034   10.338   -7.843  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4081A          -             OR3_X4     0.000   10.338   -7.843  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4081A          A1 v -> ZN v  OR3_X4     1.571   11.908   -6.272  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4377A          -             NOR4_X2    0.000   11.909   -6.272  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4377A          A2 v -> ZN ^  NOR4_X2    1.965   13.874   -4.307  
      TDSP_CORE_INST/ACCUM_STAT_INST/FE_OFC117_n_17  -             BUF_X4     0.000   13.874   -4.306  
      TDSP_CORE_INST/ACCUM_STAT_INST/FE_OFC117_n_17  A ^ -> Z ^    BUF_X4     1.616   15.491   -2.690  
      TDSP_CORE_INST/ACCUM_STAT_INST/p5316A          -             NOR2_X2    0.002   15.493   -2.688  
      TDSP_CORE_INST/ACCUM_STAT_INST/p5316A          A1 ^ -> ZN v  NOR2_X2    0.444   15.937   -2.243  
      TDSP_CORE_INST/EXECUTE_INST/p4115A             -             INV_X1     0.000   15.937   -2.243  
      TDSP_CORE_INST/EXECUTE_INST/p4115A             A v -> ZN ^   INV_X1     0.761   16.699   -1.482  
      TDSP_CORE_INST/EXECUTE_INST/p4096A             -             AOI22_X1   0.000   16.699   -1.482  
      TDSP_CORE_INST/EXECUTE_INST/p4096A             B1 ^ -> ZN v  AOI22_X1   0.440   17.139   -1.041  
      TDSP_CORE_INST/EXECUTE_INST/p4084A             -             NOR3_X1    0.000   17.139   -1.041  
      TDSP_CORE_INST/EXECUTE_INST/p4084A             A2 v -> ZN ^  NOR3_X1    0.928   18.068   -0.113  
      TDSP_CORE_INST/EXECUTE_INST/p3925A             -             AOI21_X1   0.000   18.068   -0.113  
      TDSP_CORE_INST/EXECUTE_INST/p3925A             A ^ -> ZN v   AOI21_X1   0.420   18.488   0.308  
      TDSP_CORE_INST/EXECUTE_INST/p3891A             -             OAI211_X1  0.000   18.488   0.308  
      TDSP_CORE_INST/EXECUTE_INST/p3891A             A v -> ZN ^   OAI211_X1  0.657   19.145   0.965  
      TDSP_CORE_INST/EXECUTE_INST/p3824A             -             OAI21_X1   0.000   19.145   0.965  
      TDSP_CORE_INST/EXECUTE_INST/p3824A             B1 ^ -> ZN v  OAI21_X1   0.525   19.671   1.490  
      TDSP_CORE_INST/EXECUTE_INST/p3778A             -             AOI21_X2   0.000   19.671   1.490  
      TDSP_CORE_INST/EXECUTE_INST/p3778A             B1 v -> ZN ^  AOI21_X2   1.105   20.776   2.595  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFCC484_n_613   -             BUF_X4     0.000   20.776   2.596  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFCC484_n_613   A ^ -> Z ^    BUF_X4     1.149   21.925   3.745  
      TDSP_CORE_INST/EXECUTE_INST/p3785A             -             NOR2_X2    0.000   21.926   3.745  
      TDSP_CORE_INST/EXECUTE_INST/p3785A             A1 ^ -> ZN v  NOR2_X2    0.589   22.515   4.334  
      TDSP_CORE_INST/EXECUTE_INST/p4034A             -             OR2_X2     0.000   22.515   4.334  
      TDSP_CORE_INST/EXECUTE_INST/p4034A             A1 v -> ZN v  OR2_X2     0.802   23.318   5.137  
      TDSP_CORE_INST/EXECUTE_INST/p4012A             -             AOI21_X1   0.000   23.318   5.137  
      TDSP_CORE_INST/EXECUTE_INST/p4012A             A v -> ZN ^   AOI21_X1   0.554   23.872   5.691  
      TDSP_CORE_INST/EXECUTE_INST/p3973A             -             OAI21_X1   0.000   23.872   5.691  
      TDSP_CORE_INST/EXECUTE_INST/p3973A             A ^ -> ZN v   OAI21_X1   0.392   24.264   6.083  
      TDSP_CORE_INST/EXECUTE_INST/p3948A             -             AOI221_X2  0.000   24.264   6.083  
      TDSP_CORE_INST/EXECUTE_INST/p3948A             C1 v -> ZN ^  AOI221_X2  0.764   25.028   6.847  
      TDSP_CORE_INST/EXECUTE_INST/p3848A             -             INV_X1     0.000   25.028   6.847  
      TDSP_CORE_INST/EXECUTE_INST/p3848A             A ^ -> ZN v   INV_X1     0.311   25.339   7.158  
      TDSP_CORE_INST/EXECUTE_INST/pc_reg[4]          -             DFFS_X1    0.000   25.339   7.158  
      -------------------------------------------------------------------------------------------------
Path 75: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r697_reg[12]/CK 
Endpoint:   RESULTS_CONV_INST/r697_reg[12]/D        (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.431
- Setup                         0.805
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.226
- Arrival Time                 20.400
= Slack Time                  -18.173
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -12.812  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -12.139  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -12.139  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -10.879  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -10.873  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -10.465  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -10.465  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -8.590  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -8.590  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -8.062  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -8.062  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -4.798  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6114  -             AOI222_X1  0.007   13.382   -4.791  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6114  B1 ^ -> ZN v  AOI222_X1  1.329   14.711   -3.462  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6082  -             NAND3_X2   0.000   14.711   -3.462  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6082  A2 v -> ZN ^  NAND3_X2   2.202   16.913   -1.260  
      FE_OFC14_tdsp_data_out_12_                     -             BUF_X16    0.001   16.914   -1.259  
      FE_OFC14_tdsp_data_out_12_                     A ^ -> Z ^    BUF_X16    0.857   17.772   -0.402  
      FE_OFCC477_FE_OFN14_tdsp_data_out_12_          -             BUF_X16    0.002   17.774   -0.400  
      FE_OFCC477_FE_OFN14_tdsp_data_out_12_          A ^ -> Z ^    BUF_X16    0.454   18.228   0.054  
      FE_OFCC540_FE_OFN14_tdsp_data_out_12_          -             BUF_X16    0.000   18.228   0.054  
      FE_OFCC540_FE_OFN14_tdsp_data_out_12_          A ^ -> Z ^    BUF_X16    0.724   18.952   0.778  
      RESULTS_CONV_INST/p7148A29047                  -             INV_X2     0.002   18.954   0.780  
      RESULTS_CONV_INST/p7148A29047                  A ^ -> ZN v   INV_X2     0.476   19.430   1.256  
      RESULTS_CONV_INST/p7155A29031                  -             OAI22_X1   0.000   19.430   1.256  
      RESULTS_CONV_INST/p7155A29031                  A2 v -> ZN ^  OAI22_X1   0.970   20.400   2.226  
      RESULTS_CONV_INST/r697_reg[12]                 -             SDFF_X2    0.000   20.400   2.226  
      -------------------------------------------------------------------------------------------------
Path 76: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r852_reg[12]/CK 
Endpoint:   RESULTS_CONV_INST/r852_reg[12]/D        (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.425
- Setup                         0.806
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.220
- Arrival Time                 20.389
= Slack Time                  -18.170
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -12.808  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -12.135  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -12.135  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -10.875  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -10.869  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -10.461  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -10.461  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -8.586  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -8.586  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -8.059  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -8.059  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -4.794  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6114  -             AOI222_X1  0.007   13.382   -4.787  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6114  B1 ^ -> ZN v  AOI222_X1  1.329   14.711   -3.458  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6082  -             NAND3_X2   0.000   14.711   -3.458  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6082  A2 v -> ZN ^  NAND3_X2   2.202   16.913   -1.256  
      FE_OFC14_tdsp_data_out_12_                     -             BUF_X16    0.001   16.914   -1.255  
      FE_OFC14_tdsp_data_out_12_                     A ^ -> Z ^    BUF_X16    0.857   17.772   -0.398  
      FE_OFCC477_FE_OFN14_tdsp_data_out_12_          -             BUF_X16    0.002   17.774   -0.396  
      FE_OFCC477_FE_OFN14_tdsp_data_out_12_          A ^ -> Z ^    BUF_X16    0.454   18.228   0.058  
      FE_OFCC540_FE_OFN14_tdsp_data_out_12_          -             BUF_X16    0.000   18.228   0.058  
      FE_OFCC540_FE_OFN14_tdsp_data_out_12_          A ^ -> Z ^    BUF_X16    0.724   18.952   0.782  
      RESULTS_CONV_INST/p7148A29047                  -             INV_X2     0.002   18.954   0.784  
      RESULTS_CONV_INST/p7148A29047                  A ^ -> ZN v   INV_X2     0.476   19.430   1.260  
      RESULTS_CONV_INST/p7155A29020                  -             OAI22_X1   0.000   19.430   1.260  
      RESULTS_CONV_INST/p7155A29020                  A2 v -> ZN ^  OAI22_X1   0.959   20.389   2.219  
      RESULTS_CONV_INST/r852_reg[12]                 -             SDFF_X2    0.000   20.389   2.220  
      -------------------------------------------------------------------------------------------------
Path 77: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/pc_reg[3]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/pc_reg[3]/D  (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/acc_reg[3]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.300
- Setup                         1.777
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.123
- Arrival Time                 25.253
= Slack Time                  -18.130
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.232
     = Beginpoint Arrival Time       5.232
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[3]         CK ^          -          -       5.232    -12.898  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[3]         CK ^ -> Q v   SDFF_X2    1.036   6.268    -11.862  
      TDSP_CORE_INST/ACCUM_STAT_INST/p3084A          -             OR4_X1     0.001   6.269    -11.861  
      TDSP_CORE_INST/ACCUM_STAT_INST/p3084A          A4 v -> ZN v  OR4_X1     1.198   7.467    -10.663  
      TDSP_CORE_INST/ACCUM_STAT_INST/p3634A          -             NOR4_X2    0.000   7.467    -10.663  
      TDSP_CORE_INST/ACCUM_STAT_INST/p3634A          A2 v -> ZN ^  NOR4_X2    1.837   9.304    -8.826  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4138A          -             NAND4_X1   0.000   9.304    -8.826  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4138A          A3 ^ -> ZN v  NAND4_X1   1.034   10.338   -7.792  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4081A          -             OR3_X4     0.000   10.338   -7.792  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4081A          A1 v -> ZN v  OR3_X4     1.571   11.908   -6.222  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4377A          -             NOR4_X2    0.000   11.909   -6.221  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4377A          A2 v -> ZN ^  NOR4_X2    1.965   13.874   -4.256  
      TDSP_CORE_INST/ACCUM_STAT_INST/FE_OFC117_n_17  -             BUF_X4     0.000   13.874   -4.256  
      TDSP_CORE_INST/ACCUM_STAT_INST/FE_OFC117_n_17  A ^ -> Z ^    BUF_X4     1.616   15.491   -2.639  
      TDSP_CORE_INST/ACCUM_STAT_INST/p5316A          -             NOR2_X2    0.002   15.493   -2.637  
      TDSP_CORE_INST/ACCUM_STAT_INST/p5316A          A1 ^ -> ZN v  NOR2_X2    0.444   15.937   -2.193  
      TDSP_CORE_INST/EXECUTE_INST/p4115A             -             INV_X1     0.000   15.937   -2.193  
      TDSP_CORE_INST/EXECUTE_INST/p4115A             A v -> ZN ^   INV_X1     0.761   16.699   -1.431  
      TDSP_CORE_INST/EXECUTE_INST/p4096A             -             AOI22_X1   0.000   16.699   -1.431  
      TDSP_CORE_INST/EXECUTE_INST/p4096A             B1 ^ -> ZN v  AOI22_X1   0.440   17.139   -0.991  
      TDSP_CORE_INST/EXECUTE_INST/p4084A             -             NOR3_X1    0.000   17.139   -0.991  
      TDSP_CORE_INST/EXECUTE_INST/p4084A             A2 v -> ZN ^  NOR3_X1    0.928   18.068   -0.062  
      TDSP_CORE_INST/EXECUTE_INST/p3925A             -             AOI21_X1   0.000   18.068   -0.062  
      TDSP_CORE_INST/EXECUTE_INST/p3925A             A ^ -> ZN v   AOI21_X1   0.420   18.488   0.358  
      TDSP_CORE_INST/EXECUTE_INST/p3891A             -             OAI211_X1  0.000   18.488   0.358  
      TDSP_CORE_INST/EXECUTE_INST/p3891A             A v -> ZN ^   OAI211_X1  0.657   19.145   1.015  
      TDSP_CORE_INST/EXECUTE_INST/p3824A             -             OAI21_X1   0.000   19.145   1.015  
      TDSP_CORE_INST/EXECUTE_INST/p3824A             B1 ^ -> ZN v  OAI21_X1   0.525   19.671   1.541  
      TDSP_CORE_INST/EXECUTE_INST/p3778A             -             AOI21_X2   0.000   19.671   1.541  
      TDSP_CORE_INST/EXECUTE_INST/p3778A             B1 v -> ZN ^  AOI21_X2   1.105   20.776   2.646  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFCC484_n_613   -             BUF_X4     0.000   20.776   2.646  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFCC484_n_613   A ^ -> Z ^    BUF_X4     1.149   21.925   3.795  
      TDSP_CORE_INST/EXECUTE_INST/p3785A             -             NOR2_X2    0.000   21.926   3.796  
      TDSP_CORE_INST/EXECUTE_INST/p3785A             A1 ^ -> ZN v  NOR2_X2    0.589   22.515   4.385  
      TDSP_CORE_INST/EXECUTE_INST/p4034A             -             OR2_X2     0.000   22.515   4.385  
      TDSP_CORE_INST/EXECUTE_INST/p4034A             A1 v -> ZN v  OR2_X2     0.802   23.318   5.188  
      TDSP_CORE_INST/EXECUTE_INST/p4012A             -             AOI21_X1   0.000   23.318   5.188  
      TDSP_CORE_INST/EXECUTE_INST/p4012A             A v -> ZN ^   AOI21_X1   0.554   23.872   5.742  
      TDSP_CORE_INST/EXECUTE_INST/p4067A             -             INV_X4     0.000   23.872   5.742  
      TDSP_CORE_INST/EXECUTE_INST/p4067A             A ^ -> ZN v   INV_X4     0.191   24.062   5.932  
      TDSP_CORE_INST/EXECUTE_INST/p4028A             -             AOI221_X2  0.000   24.062   5.932  
      TDSP_CORE_INST/EXECUTE_INST/p4028A             C1 v -> ZN ^  AOI221_X2  0.812   24.874   6.744  
      TDSP_CORE_INST/EXECUTE_INST/p3928A             -             INV_X1     0.000   24.874   6.744  
      TDSP_CORE_INST/EXECUTE_INST/p3928A             A ^ -> ZN v   INV_X1     0.379   25.253   7.123  
      TDSP_CORE_INST/EXECUTE_INST/pc_reg[3]          -             DFFS_X1    0.000   25.253   7.123  
      -------------------------------------------------------------------------------------------------
Path 78: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/pc_reg[2]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/pc_reg[2]/D  (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/acc_reg[3]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.296
- Setup                         1.793
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.103
- Arrival Time                 25.183
= Slack Time                  -18.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.232
     = Beginpoint Arrival Time       5.232
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[3]         CK ^          -          -       5.232    -12.847  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[3]         CK ^ -> Q v   SDFF_X2    1.036   6.268    -11.812  
      TDSP_CORE_INST/ACCUM_STAT_INST/p3084A          -             OR4_X1     0.001   6.269    -11.811  
      TDSP_CORE_INST/ACCUM_STAT_INST/p3084A          A4 v -> ZN v  OR4_X1     1.198   7.467    -10.613  
      TDSP_CORE_INST/ACCUM_STAT_INST/p3634A          -             NOR4_X2    0.000   7.467    -10.613  
      TDSP_CORE_INST/ACCUM_STAT_INST/p3634A          A2 v -> ZN ^  NOR4_X2    1.837   9.304    -8.776  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4138A          -             NAND4_X1   0.000   9.304    -8.776  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4138A          A3 ^ -> ZN v  NAND4_X1   1.034   10.338   -7.742  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4081A          -             OR3_X4     0.000   10.338   -7.742  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4081A          A1 v -> ZN v  OR3_X4     1.571   11.908   -6.171  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4377A          -             NOR4_X2    0.000   11.909   -6.171  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4377A          A2 v -> ZN ^  NOR4_X2    1.965   13.874   -4.206  
      TDSP_CORE_INST/ACCUM_STAT_INST/FE_OFC117_n_17  -             BUF_X4     0.000   13.874   -4.205  
      TDSP_CORE_INST/ACCUM_STAT_INST/FE_OFC117_n_17  A ^ -> Z ^    BUF_X4     1.616   15.491   -2.589  
      TDSP_CORE_INST/ACCUM_STAT_INST/p5316A          -             NOR2_X2    0.002   15.493   -2.587  
      TDSP_CORE_INST/ACCUM_STAT_INST/p5316A          A1 ^ -> ZN v  NOR2_X2    0.444   15.937   -2.142  
      TDSP_CORE_INST/EXECUTE_INST/p4115A             -             INV_X1     0.000   15.937   -2.142  
      TDSP_CORE_INST/EXECUTE_INST/p4115A             A v -> ZN ^   INV_X1     0.761   16.699   -1.381  
      TDSP_CORE_INST/EXECUTE_INST/p4096A             -             AOI22_X1   0.000   16.699   -1.381  
      TDSP_CORE_INST/EXECUTE_INST/p4096A             B1 ^ -> ZN v  AOI22_X1   0.440   17.139   -0.940  
      TDSP_CORE_INST/EXECUTE_INST/p4084A             -             NOR3_X1    0.000   17.139   -0.940  
      TDSP_CORE_INST/EXECUTE_INST/p4084A             A2 v -> ZN ^  NOR3_X1    0.928   18.068   -0.012  
      TDSP_CORE_INST/EXECUTE_INST/p3925A             -             AOI21_X1   0.000   18.068   -0.012  
      TDSP_CORE_INST/EXECUTE_INST/p3925A             A ^ -> ZN v   AOI21_X1   0.420   18.488   0.409  
      TDSP_CORE_INST/EXECUTE_INST/p3891A             -             OAI211_X1  0.000   18.488   0.409  
      TDSP_CORE_INST/EXECUTE_INST/p3891A             A v -> ZN ^   OAI211_X1  0.657   19.145   1.066  
      TDSP_CORE_INST/EXECUTE_INST/p3824A             -             OAI21_X1   0.000   19.145   1.066  
      TDSP_CORE_INST/EXECUTE_INST/p3824A             B1 ^ -> ZN v  OAI21_X1   0.525   19.671   1.591  
      TDSP_CORE_INST/EXECUTE_INST/p3778A             -             AOI21_X2   0.000   19.671   1.591  
      TDSP_CORE_INST/EXECUTE_INST/p3778A             B1 v -> ZN ^  AOI21_X2   1.105   20.776   2.696  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFCC484_n_613   -             BUF_X4     0.000   20.776   2.697  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFCC484_n_613   A ^ -> Z ^    BUF_X4     1.149   21.925   3.846  
      TDSP_CORE_INST/EXECUTE_INST/p3785A             -             NOR2_X2    0.000   21.926   3.846  
      TDSP_CORE_INST/EXECUTE_INST/p3785A             A1 ^ -> ZN v  NOR2_X2    0.589   22.515   4.435  
      TDSP_CORE_INST/EXECUTE_INST/p4034A             -             OR2_X2     0.000   22.515   4.435  
      TDSP_CORE_INST/EXECUTE_INST/p4034A             A1 v -> ZN v  OR2_X2     0.802   23.318   5.238  
      TDSP_CORE_INST/EXECUTE_INST/p4345A             -             INV_X2     0.000   23.318   5.238  
      TDSP_CORE_INST/EXECUTE_INST/p4345A             A v -> ZN ^   INV_X2     0.265   23.583   5.503  
      TDSP_CORE_INST/EXECUTE_INST/p4325A             -             OAI21_X1   0.000   23.583   5.503  
      TDSP_CORE_INST/EXECUTE_INST/p4325A             A ^ -> ZN v   OAI21_X1   0.237   23.820   5.740  
      TDSP_CORE_INST/EXECUTE_INST/p4306A             -             AOI221_X2  0.000   23.820   5.740  
      TDSP_CORE_INST/EXECUTE_INST/p4306A             C1 v -> ZN ^  AOI221_X2  0.866   24.686   6.606  
      TDSP_CORE_INST/EXECUTE_INST/p4206A             -             INV_X1     0.000   24.686   6.606  
      TDSP_CORE_INST/EXECUTE_INST/p4206A             A ^ -> ZN v   INV_X1     0.497   25.183   7.103  
      TDSP_CORE_INST/EXECUTE_INST/pc_reg[2]          -             DFFS_X1    0.000   25.183   7.103  
      -------------------------------------------------------------------------------------------------
Path 79: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r852_reg[14]/CK 
Endpoint:   RESULTS_CONV_INST/r852_reg[14]/D        (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.439
- Setup                         0.724
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.315
- Arrival Time                 20.375
= Slack Time                  -18.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -12.699  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -12.026  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -12.026  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -10.766  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -10.760  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -10.352  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -10.352  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -8.477  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -8.477  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -7.949  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -7.949  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -4.685  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6107  -             AOI222_X1  0.006   13.382   -4.678  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6107  B1 ^ -> ZN v  AOI222_X1  1.584   14.965   -3.095  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6073  -             NAND3_X4   0.000   14.965   -3.095  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6073  A2 v -> ZN ^  NAND3_X4   2.734   17.700   -0.361  
      FE_OFC59_tdsp_data_out_14_                     -             BUF_X16    0.012   17.711   -0.349  
      FE_OFC59_tdsp_data_out_14_                     A ^ -> Z ^    BUF_X16    1.377   19.089   1.028  
      RESULTS_CONV_INST/p7139A29053                  -             INV_X32    0.002   19.090   1.030  
      RESULTS_CONV_INST/p7139A29053                  A ^ -> ZN v   INV_X32    0.456   19.546   1.486  
      RESULTS_CONV_INST/p7145A28993                  -             OAI22_X1   0.000   19.547   1.486  
      RESULTS_CONV_INST/p7145A28993                  A2 v -> ZN ^  OAI22_X1   0.828   20.375   2.315  
      RESULTS_CONV_INST/r852_reg[14]                 -             SDFF_X2    0.000   20.375   2.315  
      -------------------------------------------------------------------------------------------------
Path 80: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r941_reg[12]/CK 
Endpoint:   RESULTS_CONV_INST/r941_reg[12]/D        (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.445
- Setup                         0.754
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.291
- Arrival Time                 20.298
= Slack Time                  -18.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -12.646  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -11.973  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -11.973  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -10.713  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -10.707  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -10.299  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -10.299  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -8.424  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -8.424  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -7.896  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -7.896  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -4.632  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6114  -             AOI222_X1  0.007   13.382   -4.625  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6114  B1 ^ -> ZN v  AOI222_X1  1.329   14.711   -3.296  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6082  -             NAND3_X2   0.000   14.711   -3.296  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6082  A2 v -> ZN ^  NAND3_X2   2.202   16.913   -1.094  
      FE_OFC14_tdsp_data_out_12_                     -             BUF_X16    0.001   16.914   -1.093  
      FE_OFC14_tdsp_data_out_12_                     A ^ -> Z ^    BUF_X16    0.857   17.772   -0.236  
      FE_OFCC477_FE_OFN14_tdsp_data_out_12_          -             BUF_X16    0.002   17.774   -0.234  
      FE_OFCC477_FE_OFN14_tdsp_data_out_12_          A ^ -> Z ^    BUF_X16    0.454   18.228   0.220  
      FE_OFCC540_FE_OFN14_tdsp_data_out_12_          -             BUF_X16    0.000   18.228   0.220  
      FE_OFCC540_FE_OFN14_tdsp_data_out_12_          A ^ -> Z ^    BUF_X16    0.724   18.952   0.944  
      RESULTS_CONV_INST/p7148A29047                  -             INV_X2     0.002   18.954   0.946  
      RESULTS_CONV_INST/p7148A29047                  A ^ -> ZN v   INV_X2     0.476   19.430   1.422  
      RESULTS_CONV_INST/p7155A29027                  -             OAI22_X1   0.000   19.430   1.422  
      RESULTS_CONV_INST/p7155A29027                  A2 v -> ZN ^  OAI22_X1   0.869   20.298   2.291  
      RESULTS_CONV_INST/r941_reg[12]                 -             SDFF_X2    0.000   20.298   2.291  
      -------------------------------------------------------------------------------------------------
Path 81: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1633_reg[14]/CK 
Endpoint:   RESULTS_CONV_INST/r1633_reg[14]/D       (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.520
- Setup                         0.721
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.398
- Arrival Time                 20.402
= Slack Time                  -18.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -12.643  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -11.970  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -11.970  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -10.709  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -10.703  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -10.295  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -10.295  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -8.421  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -8.421  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -7.893  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -7.893  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -4.629  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6107  -             AOI222_X1  0.006   13.382   -4.622  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6107  B1 ^ -> ZN v  AOI222_X1  1.584   14.965   -3.038  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6073  -             NAND3_X4   0.000   14.965   -3.038  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6073  A2 v -> ZN ^  NAND3_X4   2.734   17.700   -0.304  
      FE_OFC59_tdsp_data_out_14_                     -             BUF_X16    0.012   17.711   -0.292  
      FE_OFC59_tdsp_data_out_14_                     A ^ -> Z ^    BUF_X16    1.377   19.089   1.085  
      RESULTS_CONV_INST/p7139A29053                  -             INV_X32    0.002   19.090   1.086  
      RESULTS_CONV_INST/p7139A29053                  A ^ -> ZN v   INV_X32    0.456   19.546   1.542  
      RESULTS_CONV_INST/p7145A28982                  -             OAI22_X1   0.003   19.549   1.545  
      RESULTS_CONV_INST/p7145A28982                  A2 v -> ZN ^  OAI22_X1   0.853   20.402   2.398  
      RESULTS_CONV_INST/r1633_reg[14]                -             SDFF_X2    0.000   20.402   2.398  
      -------------------------------------------------------------------------------------------------
Path 82: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/pc_reg[7]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/pc_reg[7]/D  (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/acc_reg[3]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.295
- Setup                         1.734
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.160
- Arrival Time                 25.156
= Slack Time                  -17.995
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.232
     = Beginpoint Arrival Time       5.232
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[3]         CK ^          -          -       5.232    -12.763  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[3]         CK ^ -> Q v   SDFF_X2    1.036   6.268    -11.727  
      TDSP_CORE_INST/ACCUM_STAT_INST/p3084A          -             OR4_X1     0.001   6.269    -11.726  
      TDSP_CORE_INST/ACCUM_STAT_INST/p3084A          A4 v -> ZN v  OR4_X1     1.198   7.467    -10.528  
      TDSP_CORE_INST/ACCUM_STAT_INST/p3634A          -             NOR4_X2    0.000   7.467    -10.528  
      TDSP_CORE_INST/ACCUM_STAT_INST/p3634A          A2 v -> ZN ^  NOR4_X2    1.837   9.304    -8.692  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4138A          -             NAND4_X1   0.000   9.304    -8.691  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4138A          A3 ^ -> ZN v  NAND4_X1   1.034   10.338   -7.658  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4081A          -             OR3_X4     0.000   10.338   -7.657  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4081A          A1 v -> ZN v  OR3_X4     1.571   11.908   -6.087  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4377A          -             NOR4_X2    0.000   11.909   -6.087  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4377A          A2 v -> ZN ^  NOR4_X2    1.965   13.874   -4.121  
      TDSP_CORE_INST/ACCUM_STAT_INST/FE_OFC117_n_17  -             BUF_X4     0.000   13.874   -4.121  
      TDSP_CORE_INST/ACCUM_STAT_INST/FE_OFC117_n_17  A ^ -> Z ^    BUF_X4     1.616   15.491   -2.505  
      TDSP_CORE_INST/ACCUM_STAT_INST/p5316A          -             NOR2_X2    0.002   15.493   -2.502  
      TDSP_CORE_INST/ACCUM_STAT_INST/p5316A          A1 ^ -> ZN v  NOR2_X2    0.444   15.937   -2.058  
      TDSP_CORE_INST/EXECUTE_INST/p4115A             -             INV_X1     0.000   15.937   -2.058  
      TDSP_CORE_INST/EXECUTE_INST/p4115A             A v -> ZN ^   INV_X1     0.761   16.699   -1.296  
      TDSP_CORE_INST/EXECUTE_INST/p4096A             -             AOI22_X1   0.000   16.699   -1.296  
      TDSP_CORE_INST/EXECUTE_INST/p4096A             B1 ^ -> ZN v  AOI22_X1   0.440   17.139   -0.856  
      TDSP_CORE_INST/EXECUTE_INST/p4084A             -             NOR3_X1    0.000   17.139   -0.856  
      TDSP_CORE_INST/EXECUTE_INST/p4084A             A2 v -> ZN ^  NOR3_X1    0.928   18.068   0.073  
      TDSP_CORE_INST/EXECUTE_INST/p3925A             -             AOI21_X1   0.000   18.068   0.073  
      TDSP_CORE_INST/EXECUTE_INST/p3925A             A ^ -> ZN v   AOI21_X1   0.420   18.488   0.493  
      TDSP_CORE_INST/EXECUTE_INST/p3891A             -             OAI211_X1  0.000   18.488   0.493  
      TDSP_CORE_INST/EXECUTE_INST/p3891A             A v -> ZN ^   OAI211_X1  0.657   19.145   1.150  
      TDSP_CORE_INST/EXECUTE_INST/p3824A             -             OAI21_X1   0.000   19.145   1.150  
      TDSP_CORE_INST/EXECUTE_INST/p3824A             B1 ^ -> ZN v  OAI21_X1   0.525   19.671   1.675  
      TDSP_CORE_INST/EXECUTE_INST/p3778A             -             AOI21_X2   0.000   19.671   1.676  
      TDSP_CORE_INST/EXECUTE_INST/p3778A             B1 v -> ZN ^  AOI21_X2   1.105   20.776   2.781  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFCC484_n_613   -             BUF_X4     0.000   20.776   2.781  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFCC484_n_613   A ^ -> Z ^    BUF_X4     1.149   21.925   3.930  
      TDSP_CORE_INST/EXECUTE_INST/p3785A             -             NOR2_X2    0.000   21.926   3.931  
      TDSP_CORE_INST/EXECUTE_INST/p3785A             A1 ^ -> ZN v  NOR2_X2    0.589   22.515   4.520  
      TDSP_CORE_INST/EXECUTE_INST/p3763A             -             AOI21_X1   0.000   22.515   4.520  
      TDSP_CORE_INST/EXECUTE_INST/p3763A             A v -> ZN ^   AOI21_X1   0.937   23.452   5.457  
      TDSP_CORE_INST/EXECUTE_INST/p3724A             -             OAI21_X1   0.000   23.452   5.457  
      TDSP_CORE_INST/EXECUTE_INST/p3724A             A ^ -> ZN v   OAI21_X1   0.554   24.006   6.011  
      TDSP_CORE_INST/EXECUTE_INST/p3710A             -             AOI21_X1   0.000   24.006   6.011  
      TDSP_CORE_INST/EXECUTE_INST/p3710A             A v -> ZN ^   AOI21_X1   0.740   24.746   6.751  
      TDSP_CORE_INST/EXECUTE_INST/p4410A             -             OAI21_X1   0.000   24.746   6.751  
      TDSP_CORE_INST/EXECUTE_INST/p4410A             B1 ^ -> ZN v  OAI21_X1   0.410   25.156   7.160  
      TDSP_CORE_INST/EXECUTE_INST/pc_reg[7]          -             DFFS_X1    0.000   25.156   7.160  
      -------------------------------------------------------------------------------------------------
Path 83: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1200_reg[14]/CK 
Endpoint:   RESULTS_CONV_INST/r1200_reg[14]/D       (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.520
- Setup                         0.704
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.415
- Arrival Time                 20.364
= Slack Time                  -17.949
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -12.588  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -11.914  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -11.914  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -10.654  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -10.648  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -10.240  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -10.240  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -8.366  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -8.366  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -7.838  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -7.838  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -4.573  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6107  -             AOI222_X1  0.006   13.382   -4.567  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6107  B1 ^ -> ZN v  AOI222_X1  1.584   14.965   -2.983  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6073  -             NAND3_X4   0.000   14.965   -2.983  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6073  A2 v -> ZN ^  NAND3_X4   2.734   17.700   -0.249  
      FE_OFC59_tdsp_data_out_14_                     -             BUF_X16    0.012   17.711   -0.237  
      FE_OFC59_tdsp_data_out_14_                     A ^ -> Z ^    BUF_X16    1.377   19.089   1.140  
      RESULTS_CONV_INST/p7139A29053                  -             INV_X32    0.002   19.090   1.142  
      RESULTS_CONV_INST/p7139A29053                  A ^ -> ZN v   INV_X32    0.456   19.546   1.597  
      RESULTS_CONV_INST/p7145A28964                  -             OAI22_X1   0.003   19.549   1.600  
      RESULTS_CONV_INST/p7145A28964                  A2 v -> ZN ^  OAI22_X1   0.815   20.364   2.415  
      RESULTS_CONV_INST/r1200_reg[14]                -             SDFF_X2    0.000   20.364   2.415  
      -------------------------------------------------------------------------------------------------
Path 84: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r697_reg[3]/CK 
Endpoint:   RESULTS_CONV_INST/r697_reg[3]/D         (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.514
- Setup                         0.835
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.279
- Arrival Time                 20.123
= Slack Time                  -17.845
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -12.484  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -11.810  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -11.810  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -10.550  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -10.544  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -10.136  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -10.136  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -8.262  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -8.261  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -7.734  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -7.734  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -4.469  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6110  -             AOI222_X1  0.003   13.378   -4.467  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6110  B1 ^ -> ZN v  AOI222_X1  1.492   14.870   -2.974  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6081  -             NAND3_X2   0.000   14.870   -2.974  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6081  A2 v -> ZN ^  NAND3_X2   2.440   17.311   -0.534  
      FE_OFC46_tdsp_data_out_3_                      -             BUF_X32    0.002   17.312   -0.533  
      FE_OFC46_tdsp_data_out_3_                      A ^ -> Z ^    BUF_X32    1.437   18.750   0.905  
      RESULTS_CONV_INST/p7148A29060                  -             INV_X32    0.010   18.760   0.915  
      RESULTS_CONV_INST/p7148A29060                  A ^ -> ZN v   INV_X32    0.350   19.110   1.265  
      RESULTS_CONV_INST/p7155A29037                  -             OAI22_X1   0.000   19.110   1.265  
      RESULTS_CONV_INST/p7155A29037                  A2 v -> ZN ^  OAI22_X1   1.013   20.123   2.279  
      RESULTS_CONV_INST/r697_reg[3]                  -             SDFF_X2    0.000   20.123   2.279  
      -------------------------------------------------------------------------------------------------
Path 85: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1477_reg[3]/CK 
Endpoint:   RESULTS_CONV_INST/r1477_reg[3]/D        (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.532
- Setup                         0.751
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.381
- Arrival Time                 20.179
= Slack Time                  -17.799
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -12.438  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -11.764  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -11.764  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -10.504  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -10.498  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -10.090  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -10.090  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -8.215  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -8.215  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -7.688  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -7.688  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -4.423  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6110  -             AOI222_X1  0.003   13.378   -4.421  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6110  B1 ^ -> ZN v  AOI222_X1  1.492   14.870   -2.928  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6081  -             NAND3_X2   0.000   14.870   -2.928  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6081  A2 v -> ZN ^  NAND3_X2   2.440   17.311   -0.488  
      FE_OFC46_tdsp_data_out_3_                      -             BUF_X32    0.002   17.312   -0.486  
      FE_OFC46_tdsp_data_out_3_                      A ^ -> Z ^    BUF_X32    1.437   18.750   0.951  
      RESULTS_CONV_INST/p7148A29060                  -             INV_X32    0.010   18.760   0.961  
      RESULTS_CONV_INST/p7148A29060                  A ^ -> ZN v   INV_X32    0.350   19.110   1.311  
      RESULTS_CONV_INST/FE_SIG_C652_n_2010           -             BUF_X4     0.001   19.111   1.312  
      RESULTS_CONV_INST/FE_SIG_C652_n_2010           A v -> Z v    BUF_X4     0.372   19.483   1.684  
      RESULTS_CONV_INST/p7155A28974                  -             OAI22_X1   0.000   19.483   1.684  
      RESULTS_CONV_INST/p7155A28974                  A2 v -> ZN ^  OAI22_X1   0.697   20.179   2.381  
      RESULTS_CONV_INST/r1477_reg[3]                 -             SDFF_X2    0.000   20.179   2.381  
      -------------------------------------------------------------------------------------------------
Path 86: VIOLATED Setup Check with Pin RESULTS_CONV_INST/upper770/dout_reg[6]/CK 
Endpoint:   RESULTS_CONV_INST/upper770/dout_reg[6]/D (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q  (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.567
- Setup                         0.540
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.627
- Arrival Time                 20.369
= Slack Time                  -17.743
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -12.382  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -11.708  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -11.708  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -10.448  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -10.442  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -10.034  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -10.034  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -8.159  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -8.159  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -7.632  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -7.632  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -4.367  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6107  -             AOI222_X1  0.006   13.382   -4.361  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6107  B1 ^ -> ZN v  AOI222_X1  1.584   14.965   -2.777  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6073  -             NAND3_X4   0.000   14.965   -2.777  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6073  A2 v -> ZN ^  NAND3_X4   2.734   17.700   -0.043  
      FE_OFC59_tdsp_data_out_14_                     -             BUF_X16    0.012   17.711   -0.031  
      FE_OFC59_tdsp_data_out_14_                     A ^ -> Z ^    BUF_X16    1.377   19.089   1.346  
      RESULTS_CONV_INST/upper770/p6532A181           -             AOI22_X1   0.006   19.094   1.352  
      RESULTS_CONV_INST/upper770/p6532A181           B2 ^ -> ZN v  AOI22_X1   0.589   19.684   1.941  
      RESULTS_CONV_INST/upper770/p6455A174           -             INV_X1     0.000   19.684   1.941  
      RESULTS_CONV_INST/upper770/p6455A174           A v -> ZN ^   INV_X1     0.686   20.369   2.627  
      RESULTS_CONV_INST/upper770/dout_reg[6]         -             SDFF_X2    0.000   20.369   2.627  
      -------------------------------------------------------------------------------------------------
Path 87: VIOLATED Setup Check with Pin RESULTS_CONV_INST/lower770/dout_reg[0]/CK 
Endpoint:   RESULTS_CONV_INST/lower770/dout_reg[0]/D (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q  (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.572
- Setup                         0.516
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.655
- Arrival Time                 20.346
= Slack Time                  -17.690
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -12.329  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -11.656  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -11.656  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -10.396  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -10.390  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -9.982  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -9.982  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -8.107  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -8.107  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -7.579  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -7.579  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -4.315  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6115  -             AOI222_X1  0.001   13.376   -4.314  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6115  B1 ^ -> ZN v  AOI222_X1  1.575   14.951   -2.739  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6085  -             NAND3_X4   0.000   14.951   -2.739  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6085  A2 v -> ZN ^  NAND3_X4   1.101   16.052   -1.639  
      FE_OFCC539_tdsp_data_out_0_                    -             BUF_X16    0.000   16.052   -1.639  
      FE_OFCC539_tdsp_data_out_0_                    A ^ -> Z ^    BUF_X16    1.306   17.358   -0.332  
      FE_OFC19_tdsp_data_out_0_                      -             BUF_X16    0.017   17.375   -0.315  
      FE_OFC19_tdsp_data_out_0_                      A ^ -> Z ^    BUF_X16    1.926   19.301   1.611  
      RESULTS_CONV_INST/lower770/p6532A              -             AOI22_X1   0.002   19.303   1.612  
      RESULTS_CONV_INST/lower770/p6532A              B2 ^ -> ZN v  AOI22_X1   0.453   19.756   2.066  
      RESULTS_CONV_INST/lower770/p6455A              -             INV_X1     0.000   19.756   2.066  
      RESULTS_CONV_INST/lower770/p6455A              A v -> ZN ^   INV_X1     0.590   20.346   2.655  
      RESULTS_CONV_INST/lower770/dout_reg[0]         -             SDFF_X2    0.000   20.346   2.655  
      -------------------------------------------------------------------------------------------------
Path 88: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1200_reg[3]/CK 
Endpoint:   RESULTS_CONV_INST/r1200_reg[3]/D        (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.462
- Setup                         0.743
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.319
- Arrival Time                 19.983
= Slack Time                  -17.664
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -12.303  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -11.630  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -11.630  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -10.369  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -10.363  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -9.955  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -9.955  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -8.081  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -8.081  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -7.553  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -7.553  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -4.289  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6110  -             AOI222_X1  0.003   13.378   -4.286  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6110  B1 ^ -> ZN v  AOI222_X1  1.492   14.870   -2.794  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6081  -             NAND3_X2   0.000   14.870   -2.794  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6081  A2 v -> ZN ^  NAND3_X2   2.440   17.311   -0.353  
      FE_OFC46_tdsp_data_out_3_                      -             BUF_X32    0.002   17.312   -0.352  
      FE_OFC46_tdsp_data_out_3_                      A ^ -> Z ^    BUF_X32    1.437   18.750   1.086  
      RESULTS_CONV_INST/p7148A29060                  -             INV_X32    0.010   18.760   1.096  
      RESULTS_CONV_INST/p7148A29060                  A ^ -> ZN v   INV_X32    0.350   19.110   1.446  
      RESULTS_CONV_INST/p7155A28954                  -             OAI22_X1   0.001   19.111   1.447  
      RESULTS_CONV_INST/p7155A28954                  A2 v -> ZN ^  OAI22_X1   0.872   19.983   2.319  
      RESULTS_CONV_INST/r1200_reg[3]                 -             SDFF_X2    0.000   19.983   2.319  
      -------------------------------------------------------------------------------------------------
Path 89: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r941_reg[3]/CK 
Endpoint:   RESULTS_CONV_INST/r941_reg[3]/D         (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.516
- Setup                         0.782
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.334
- Arrival Time                 19.996
= Slack Time                  -17.663
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -12.301  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -11.628  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -11.628  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -10.368  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -10.362  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -9.954  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -9.954  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -8.079  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -8.079  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -7.552  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -7.552  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -4.287  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6110  -             AOI222_X1  0.003   13.378   -4.285  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6110  B1 ^ -> ZN v  AOI222_X1  1.492   14.870   -2.792  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6081  -             NAND3_X2   0.000   14.870   -2.792  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6081  A2 v -> ZN ^  NAND3_X2   2.440   17.311   -0.352  
      FE_OFC46_tdsp_data_out_3_                      -             BUF_X32    0.002   17.312   -0.350  
      FE_OFC46_tdsp_data_out_3_                      A ^ -> Z ^    BUF_X32    1.437   18.750   1.087  
      RESULTS_CONV_INST/p7148A29060                  -             INV_X32    0.010   18.760   1.097  
      RESULTS_CONV_INST/p7148A29060                  A ^ -> ZN v   INV_X32    0.350   19.110   1.447  
      RESULTS_CONV_INST/p7155A29008                  -             OAI22_X1   0.000   19.110   1.447  
      RESULTS_CONV_INST/p7155A29008                  A2 v -> ZN ^  OAI22_X1   0.886   19.996   2.333  
      RESULTS_CONV_INST/r941_reg[3]                  -             SDFF_X2    0.000   19.996   2.334  
      -------------------------------------------------------------------------------------------------
Path 90: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1633_reg[3]/CK 
Endpoint:   RESULTS_CONV_INST/r1633_reg[3]/D        (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.532
- Setup                         0.710
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.422
- Arrival Time                 20.082
= Slack Time                  -17.660
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -12.299  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -11.626  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -11.626  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -10.366  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -10.360  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -9.952  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -9.952  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -8.077  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -8.077  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -7.549  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -7.549  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -4.285  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6110  -             AOI222_X1  0.003   13.378   -4.282  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6110  B1 ^ -> ZN v  AOI222_X1  1.492   14.870   -2.790  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6081  -             NAND3_X2   0.000   14.870   -2.790  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6081  A2 v -> ZN ^  NAND3_X2   2.440   17.311   -0.350  
      FE_OFC46_tdsp_data_out_3_                      -             BUF_X32    0.002   17.312   -0.348  
      FE_OFC46_tdsp_data_out_3_                      A ^ -> Z ^    BUF_X32    1.437   18.750   1.089  
      RESULTS_CONV_INST/p7148A29060                  -             INV_X32    0.010   18.760   1.100  
      RESULTS_CONV_INST/p7148A29060                  A ^ -> ZN v   INV_X32    0.350   19.110   1.449  
      RESULTS_CONV_INST/FE_SIG_C652_n_2010           -             BUF_X4     0.001   19.111   1.450  
      RESULTS_CONV_INST/FE_SIG_C652_n_2010           A v -> Z v    BUF_X4     0.372   19.483   1.822  
      RESULTS_CONV_INST/p7155A28985                  -             OAI22_X1   0.000   19.483   1.822  
      RESULTS_CONV_INST/p7155A28985                  A2 v -> ZN ^  OAI22_X1   0.599   20.082   2.422  
      RESULTS_CONV_INST/r1633_reg[3]                 -             SDFF_X2    0.000   20.082   2.422  
      -------------------------------------------------------------------------------------------------
Path 91: VIOLATED Setup Check with Pin RESULTS_CONV_INST/upper1336/dout_reg[2]/CK 
Endpoint:   RESULTS_CONV_INST/upper1336/dout_reg[2]/D (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.559
- Setup                         0.534
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.625
- Arrival Time                 20.249
= Slack Time                  -17.624
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -12.263  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -11.590  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -11.590  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -10.330  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -10.324  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -9.916  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -9.916  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -8.041  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -8.041  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -7.513  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -7.513  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -4.249  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6117  -             AOI222_X1  0.007   13.383   -4.242  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6117  B1 ^ -> ZN v  AOI222_X1  1.476   14.859   -2.766  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6087  -             NAND3_X2   0.000   14.859   -2.766  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6087  A2 v -> ZN ^  NAND3_X2   2.661   17.520   -0.104  
      FE_OFC12_tdsp_data_out_10_                     -             BUF_X16    0.000   17.520   -0.104  
      FE_OFC12_tdsp_data_out_10_                     A ^ -> Z ^    BUF_X16    0.801   18.321   0.696  
      FE_OFCC479_FE_OFN12_tdsp_data_out_10_          -             BUF_X16    0.003   18.323   0.699  
      FE_OFCC479_FE_OFN12_tdsp_data_out_10_          A ^ -> Z ^    BUF_X16    0.901   19.224   1.600  
      RESULTS_CONV_INST/upper1336/p7672A178          -             AOI22_X1   0.010   19.234   1.610  
      RESULTS_CONV_INST/upper1336/p7672A178          B2 ^ -> ZN v  AOI22_X1   0.430   19.664   2.040  
      RESULTS_CONV_INST/upper1336/p7651A             -             INV_X1     0.000   19.664   2.040  
      RESULTS_CONV_INST/upper1336/p7651A             A v -> ZN ^   INV_X1     0.585   20.249   2.625  
      RESULTS_CONV_INST/upper1336/dout_reg[2]        -             SDFF_X2    0.000   20.249   2.625  
      -------------------------------------------------------------------------------------------------
Path 92: VIOLATED Setup Check with Pin RESULTS_CONV_INST/upper770/dout_reg[2]/CK 
Endpoint:   RESULTS_CONV_INST/upper770/dout_reg[2]/D (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q  (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.577
- Setup                         0.518
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.659
- Arrival Time                 20.280
= Slack Time                  -17.621
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -12.260  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -11.587  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -11.587  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -10.326  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -10.321  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -9.912  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -9.912  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -8.038  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -8.038  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -7.510  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -7.510  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -4.246  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6117  -             AOI222_X1  0.007   13.383   -4.239  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6117  B1 ^ -> ZN v  AOI222_X1  1.476   14.859   -2.762  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6087  -             NAND3_X2   0.000   14.859   -2.762  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6087  A2 v -> ZN ^  NAND3_X2   2.661   17.520   -0.101  
      FE_OFC12_tdsp_data_out_10_                     -             BUF_X16    0.000   17.520   -0.101  
      FE_OFC12_tdsp_data_out_10_                     A ^ -> Z ^    BUF_X16    0.801   18.321   0.700  
      FE_OFCC479_FE_OFN12_tdsp_data_out_10_          -             BUF_X16    0.003   18.323   0.702  
      FE_OFCC479_FE_OFN12_tdsp_data_out_10_          A ^ -> Z ^    BUF_X16    0.901   19.224   1.603  
      RESULTS_CONV_INST/upper770/p6532A184           -             AOI22_X1   0.004   19.229   1.607  
      RESULTS_CONV_INST/upper770/p6532A184           B2 ^ -> ZN v  AOI22_X1   0.431   19.659   2.038  
      RESULTS_CONV_INST/upper770/p6455A177           -             INV_X1     0.000   19.659   2.038  
      RESULTS_CONV_INST/upper770/p6455A177           A v -> ZN ^   INV_X1     0.621   20.280   2.659  
      RESULTS_CONV_INST/upper770/dout_reg[2]         -             SDFF_X2    0.000   20.280   2.659  
      -------------------------------------------------------------------------------------------------
Path 93: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/pc_reg[6]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/pc_reg[6]/D  (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/acc_reg[3]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.295
- Setup                         1.728
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.167
- Arrival Time                 24.770
= Slack Time                  -17.603
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.232
     = Beginpoint Arrival Time       5.232
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[3]         CK ^          -          -       5.232    -12.371  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[3]         CK ^ -> Q v   SDFF_X2    1.036   6.268    -11.335  
      TDSP_CORE_INST/ACCUM_STAT_INST/p3084A          -             OR4_X1     0.001   6.269    -11.335  
      TDSP_CORE_INST/ACCUM_STAT_INST/p3084A          A4 v -> ZN v  OR4_X1     1.198   7.467    -10.137  
      TDSP_CORE_INST/ACCUM_STAT_INST/p3634A          -             NOR4_X2    0.000   7.467    -10.137  
      TDSP_CORE_INST/ACCUM_STAT_INST/p3634A          A2 v -> ZN ^  NOR4_X2    1.837   9.304    -8.300  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4138A          -             NAND4_X1   0.000   9.304    -8.299  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4138A          A3 ^ -> ZN v  NAND4_X1   1.034   10.338   -7.266  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4081A          -             OR3_X4     0.000   10.338   -7.266  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4081A          A1 v -> ZN v  OR3_X4     1.571   11.908   -5.695  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4377A          -             NOR4_X2    0.000   11.909   -5.695  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4377A          A2 v -> ZN ^  NOR4_X2    1.965   13.874   -3.729  
      TDSP_CORE_INST/ACCUM_STAT_INST/FE_OFC117_n_17  -             BUF_X4     0.000   13.874   -3.729  
      TDSP_CORE_INST/ACCUM_STAT_INST/FE_OFC117_n_17  A ^ -> Z ^    BUF_X4     1.616   15.491   -2.113  
      TDSP_CORE_INST/ACCUM_STAT_INST/p5316A          -             NOR2_X2    0.002   15.493   -2.110  
      TDSP_CORE_INST/ACCUM_STAT_INST/p5316A          A1 ^ -> ZN v  NOR2_X2    0.444   15.937   -1.666  
      TDSP_CORE_INST/EXECUTE_INST/p4115A             -             INV_X1     0.000   15.937   -1.666  
      TDSP_CORE_INST/EXECUTE_INST/p4115A             A v -> ZN ^   INV_X1     0.761   16.699   -0.905  
      TDSP_CORE_INST/EXECUTE_INST/p4096A             -             AOI22_X1   0.000   16.699   -0.904  
      TDSP_CORE_INST/EXECUTE_INST/p4096A             B1 ^ -> ZN v  AOI22_X1   0.440   17.139   -0.464  
      TDSP_CORE_INST/EXECUTE_INST/p4084A             -             NOR3_X1    0.000   17.139   -0.464  
      TDSP_CORE_INST/EXECUTE_INST/p4084A             A2 v -> ZN ^  NOR3_X1    0.928   18.068   0.465  
      TDSP_CORE_INST/EXECUTE_INST/p3925A             -             AOI21_X1   0.000   18.068   0.465  
      TDSP_CORE_INST/EXECUTE_INST/p3925A             A ^ -> ZN v   AOI21_X1   0.420   18.488   0.885  
      TDSP_CORE_INST/EXECUTE_INST/p3891A             -             OAI211_X1  0.000   18.488   0.885  
      TDSP_CORE_INST/EXECUTE_INST/p3891A             A v -> ZN ^   OAI211_X1  0.657   19.145   1.542  
      TDSP_CORE_INST/EXECUTE_INST/p3824A             -             OAI21_X1   0.000   19.145   1.542  
      TDSP_CORE_INST/EXECUTE_INST/p3824A             B1 ^ -> ZN v  OAI21_X1   0.525   19.671   2.067  
      TDSP_CORE_INST/EXECUTE_INST/p3778A             -             AOI21_X2   0.000   19.671   2.067  
      TDSP_CORE_INST/EXECUTE_INST/p3778A             B1 v -> ZN ^  AOI21_X2   1.105   20.776   3.173  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFCC484_n_613   -             BUF_X4     0.000   20.776   3.173  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFCC484_n_613   A ^ -> Z ^    BUF_X4     1.149   21.925   4.322  
      TDSP_CORE_INST/EXECUTE_INST/p3785A             -             NOR2_X2    0.000   21.926   4.323  
      TDSP_CORE_INST/EXECUTE_INST/p3785A             A1 ^ -> ZN v  NOR2_X2    0.589   22.515   4.912  
      TDSP_CORE_INST/EXECUTE_INST/p3763A             -             AOI21_X1   0.000   22.515   4.912  
      TDSP_CORE_INST/EXECUTE_INST/p3763A             A v -> ZN ^   AOI21_X1   0.937   23.452   5.849  
      TDSP_CORE_INST/EXECUTE_INST/p3724A             -             OAI21_X1   0.000   23.452   5.849  
      TDSP_CORE_INST/EXECUTE_INST/p3724A             A ^ -> ZN v   OAI21_X1   0.554   24.006   6.403  
      TDSP_CORE_INST/EXECUTE_INST/p4705A             -             NAND2_X1   0.000   24.006   6.403  
      TDSP_CORE_INST/EXECUTE_INST/p4705A             A1 v -> ZN ^  NAND2_X1   0.394   24.400   6.797  
      TDSP_CORE_INST/EXECUTE_INST/p4643A             -             OAI211_X1  0.000   24.400   6.797  
      TDSP_CORE_INST/EXECUTE_INST/p4643A             A ^ -> ZN v   OAI211_X1  0.370   24.770   7.167  
      TDSP_CORE_INST/EXECUTE_INST/pc_reg[6]          -             DFFS_X1    0.000   24.770   7.167  
      -------------------------------------------------------------------------------------------------
Path 94: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r852_reg[3]/CK 
Endpoint:   RESULTS_CONV_INST/r852_reg[3]/D         (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.530
- Setup                         0.761
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.369
- Arrival Time                 19.967
= Slack Time                  -17.598
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -12.237  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -11.563  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -11.563  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -10.303  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -10.297  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -9.889  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -9.889  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -8.014  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -8.014  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -7.487  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -7.487  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -4.222  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6110  -             AOI222_X1  0.003   13.378   -4.220  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6110  B1 ^ -> ZN v  AOI222_X1  1.492   14.870   -2.727  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6081  -             NAND3_X2   0.000   14.870   -2.727  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6081  A2 v -> ZN ^  NAND3_X2   2.440   17.311   -0.287  
      FE_OFC46_tdsp_data_out_3_                      -             BUF_X32    0.002   17.312   -0.285  
      FE_OFC46_tdsp_data_out_3_                      A ^ -> Z ^    BUF_X32    1.437   18.750   1.152  
      RESULTS_CONV_INST/p7148A29060                  -             INV_X32    0.010   18.760   1.162  
      RESULTS_CONV_INST/p7148A29060                  A ^ -> ZN v   INV_X32    0.350   19.110   1.512  
      RESULTS_CONV_INST/p7155A28995                  -             OAI22_X1   0.000   19.110   1.512  
      RESULTS_CONV_INST/p7155A28995                  A2 v -> ZN ^  OAI22_X1   0.857   19.967   2.369  
      RESULTS_CONV_INST/r852_reg[3]                  -             SDFF_X2    0.000   19.967   2.369  
      -------------------------------------------------------------------------------------------------
Path 95: VIOLATED Setup Check with Pin RESULTS_CONV_INST/upper1336/dout_reg[6]/CK 
Endpoint:   RESULTS_CONV_INST/upper1336/dout_reg[6]/D (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.562
- Setup                         0.531
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.631
- Arrival Time                 20.193
= Slack Time                  -17.562
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -12.201  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -11.528  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -11.528  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -10.267  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -10.261  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -9.853  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -9.853  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -7.979  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -7.979  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -7.451  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -7.451  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -4.187  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6107  -             AOI222_X1  0.006   13.382   -4.180  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6107  B1 ^ -> ZN v  AOI222_X1  1.584   14.965   -2.596  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6073  -             NAND3_X4   0.000   14.965   -2.596  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6073  A2 v -> ZN ^  NAND3_X4   2.734   17.700   0.138  
      FE_OFC59_tdsp_data_out_14_                     -             BUF_X16    0.012   17.711   0.150  
      FE_OFC59_tdsp_data_out_14_                     A ^ -> Z ^    BUF_X16    1.377   19.089   1.527  
      RESULTS_CONV_INST/upper1336/p7663A177          -             AOI22_X1   0.007   19.095   1.533  
      RESULTS_CONV_INST/upper1336/p7663A177          B2 ^ -> ZN v  AOI22_X1   0.510   19.605   2.043  
      RESULTS_CONV_INST/upper1336/p7642A             -             INV_X1     0.000   19.605   2.043  
      RESULTS_CONV_INST/upper1336/p7642A             A v -> ZN ^   INV_X1     0.588   20.193   2.631  
      RESULTS_CONV_INST/upper1336/dout_reg[6]        -             SDFF_X2    0.000   20.193   2.631  
      -------------------------------------------------------------------------------------------------
Path 96: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1633_reg[15]/CK 
Endpoint:   RESULTS_CONV_INST/r1633_reg[15]/D       (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.502
- Setup                         0.876
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.226
- Arrival Time                 19.704
= Slack Time                  -17.478
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -12.117  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -11.444  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -11.444  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -10.183  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -10.177  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -9.769  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -9.769  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -7.895  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -7.895  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -7.367  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -7.367  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -4.103  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6104  -             AOI222_X4  0.006   13.381   -4.097  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6104  B1 ^ -> ZN v  AOI222_X4  1.713   15.094   -2.384  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A      -             NAND3_X4   0.000   15.094   -2.383  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A      A2 v -> ZN ^  NAND3_X4   1.681   16.775   -0.703  
      FE_OFC56_tdsp_data_out_15_                     -             BUF_X32    0.014   16.789   -0.689  
      FE_OFC56_tdsp_data_out_15_                     A ^ -> Z ^    BUF_X32    1.138   17.927   0.449  
      RESULTS_CONV_INST/p7139A                       -             INV_X32    0.004   17.931   0.453  
      RESULTS_CONV_INST/p7139A                       A ^ -> ZN v   INV_X32    0.289   18.220   0.742  
      RESULTS_CONV_INST/p7145A28983                  -             OAI22_X1   0.002   18.222   0.744  
      RESULTS_CONV_INST/p7145A28983                  A2 v -> ZN ^  OAI22_X1   1.483   19.704   2.226  
      RESULTS_CONV_INST/r1633_reg[15]                -             SDFF_X2    0.000   19.704   2.226  
      -------------------------------------------------------------------------------------------------
Path 97: VIOLATED Setup Check with Pin RESULTS_CONV_INST/upper770/dout_reg[4]/CK 
Endpoint:   RESULTS_CONV_INST/upper770/dout_reg[4]/D (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q  (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.567
- Setup                         0.544
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.622
- Arrival Time                 20.016
= Slack Time                  -17.393
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -12.032  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -11.359  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -11.359  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -10.099  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -10.093  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -9.685  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -9.685  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -7.810  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -7.810  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -7.282  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -7.282  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -4.018  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6114  -             AOI222_X1  0.007   13.382   -4.011  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6114  B1 ^ -> ZN v  AOI222_X1  1.329   14.711   -2.682  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6082  -             NAND3_X2   0.000   14.711   -2.682  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6082  A2 v -> ZN ^  NAND3_X2   2.202   16.913   -0.480  
      FE_OFC14_tdsp_data_out_12_                     -             BUF_X16    0.001   16.914   -0.479  
      FE_OFC14_tdsp_data_out_12_                     A ^ -> Z ^    BUF_X16    0.857   17.772   0.378  
      FE_OFCC477_FE_OFN14_tdsp_data_out_12_          -             BUF_X16    0.002   17.774   0.380  
      FE_OFCC477_FE_OFN14_tdsp_data_out_12_          A ^ -> Z ^    BUF_X16    0.454   18.228   0.834  
      FE_OFCC540_FE_OFN14_tdsp_data_out_12_          -             BUF_X16    0.000   18.228   0.834  
      FE_OFCC540_FE_OFN14_tdsp_data_out_12_          A ^ -> Z ^    BUF_X16    0.724   18.952   1.558  
      RESULTS_CONV_INST/upper770/p6532A179           -             AOI22_X1   0.000   18.952   1.559  
      RESULTS_CONV_INST/upper770/p6532A179           B2 ^ -> ZN v  AOI22_X1   0.379   19.331   1.938  
      RESULTS_CONV_INST/upper770/p6455A172           -             INV_X1     0.000   19.331   1.938  
      RESULTS_CONV_INST/upper770/p6455A172           A v -> ZN ^   INV_X1     0.684   20.016   2.622  
      RESULTS_CONV_INST/upper770/dout_reg[4]         -             SDFF_X2    0.000   20.016   2.622  
      -------------------------------------------------------------------------------------------------
Path 98: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1477_reg[15]/CK 
Endpoint:   RESULTS_CONV_INST/r1477_reg[15]/D       (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.502
- Setup                         0.855
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.247
- Arrival Time                 19.549
= Slack Time                  -17.302
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -11.941  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -11.268  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -11.268  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -10.007  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -10.002  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -9.593  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -9.593  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -7.719  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -7.719  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -7.191  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -7.191  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -3.927  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6104  -             AOI222_X4  0.006   13.381   -3.921  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6104  B1 ^ -> ZN v  AOI222_X4  1.713   15.094   -2.208  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A      -             NAND3_X4   0.000   15.094   -2.208  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A      A2 v -> ZN ^  NAND3_X4   1.681   16.775   -0.527  
      FE_OFC56_tdsp_data_out_15_                     -             BUF_X32    0.014   16.789   -0.513  
      FE_OFC56_tdsp_data_out_15_                     A ^ -> Z ^    BUF_X32    1.138   17.927   0.624  
      RESULTS_CONV_INST/p7139A                       -             INV_X32    0.004   17.931   0.629  
      RESULTS_CONV_INST/p7139A                       A ^ -> ZN v   INV_X32    0.289   18.220   0.917  
      RESULTS_CONV_INST/p7145A28971                  -             OAI22_X1   0.002   18.222   0.919  
      RESULTS_CONV_INST/p7145A28971                  A2 v -> ZN ^  OAI22_X1   1.328   19.549   2.247  
      RESULTS_CONV_INST/r1477_reg[15]                -             SDFF_X2    0.000   19.549   2.247  
      -------------------------------------------------------------------------------------------------
Path 99: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r852_reg[11]/CK 
Endpoint:   RESULTS_CONV_INST/r852_reg[11]/D      (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.431
- Setup                         0.532
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.499
- Arrival Time                 19.787
= Slack Time                  -17.288
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      ----------------------------------------------------------------------------------------------------------
      Instance                                                 Arc           Cell      Retime  Arrival  Required  
                                                                                       Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                      CK ^          -         -       5.218    -12.071  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                      CK ^ -> Q ^   SDFFR_X2  1.914   7.132    -10.157  
      TDSP_CORE_INST/FE_OFC180_arp                             -             BUF_X32   0.000   7.132    -10.157  
      TDSP_CORE_INST/FE_OFC180_arp                             A ^ -> Z ^    BUF_X32   0.915   8.046    -9.242  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4255A                -             MUX2_X2   0.002   8.049    -9.240  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4255A                S ^ -> Z ^    MUX2_X2   1.260   9.309    -7.980  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5700A                -             AOI22_X1  0.001   9.309    -7.979  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5700A                A1 ^ -> ZN v  AOI22_X1  0.711   10.021   -7.268  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                -             NOR2_X4   0.000   10.021   -7.268  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                A1 v -> ZN ^  NOR2_X4   0.780   10.800   -6.488  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                -             NAND2_X4  0.000   10.800   -6.488  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                A1 ^ -> ZN v  NAND2_X4  0.364   11.164   -6.124  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 -             XNOR2_X1  0.000   11.164   -6.124  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 A v -> ZN v   XNOR2_X1  1.100   12.264   -5.025  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  -             BUF_X32   0.000   12.264   -5.025  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  A v -> Z v    BUF_X32   0.618   12.882   -4.406  
      FE_OFC108_t_addrs_3_                                     -             BUF_X32   0.002   12.884   -4.404  
      FE_OFC108_t_addrs_3_                                     A v -> Z v    BUF_X32   0.564   13.449   -3.840  
      RESULTS_CONV_INST/p7764A                                 -             NOR2_X1   0.001   13.450   -3.838  
      RESULTS_CONV_INST/p7764A                                 A2 v -> ZN ^  NOR2_X1   0.665   14.114   -3.174  
      RESULTS_CONV_INST/p7767A29046                            -             AND3_X4   0.000   14.114   -3.174  
      RESULTS_CONV_INST/p7767A29046                            A1 ^ -> ZN ^  AND3_X4   2.944   17.059   -0.230  
      RESULTS_CONV_INST/p7769A29045                            -             INV_X32   0.005   17.064   -0.224  
      RESULTS_CONV_INST/p7769A29045                            A ^ -> ZN v   INV_X32   0.895   17.958   0.670  
      RESULTS_CONV_INST/p7155A28991                            -             OAI22_X4  0.000   17.959   0.671  
      RESULTS_CONV_INST/p7155A28991                            A1 v -> ZN ^  OAI22_X4  1.828   19.787   2.499  
      RESULTS_CONV_INST/r852_reg[11]                           -             SDFF_X2   0.000   19.787   2.499  
      ----------------------------------------------------------------------------------------------------------
Path 100: VIOLATED Setup Check with Pin RESULTS_CONV_INST/upper1336/dout_reg[4]/CK 
Endpoint:   RESULTS_CONV_INST/upper1336/dout_reg[4]/D (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.564
- Setup                         0.509
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.655
- Arrival Time                 19.913
= Slack Time                  -17.258
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -11.897  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -11.223  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -11.223  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -9.963  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -9.957  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -9.549  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -9.549  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -7.675  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -7.675  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -7.147  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -7.147  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -3.882  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6114  -             AOI222_X1  0.007   13.382   -3.876  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6114  B1 ^ -> ZN v  AOI222_X1  1.329   14.711   -2.547  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6082  -             NAND3_X2   0.000   14.711   -2.547  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6082  A2 v -> ZN ^  NAND3_X2   2.202   16.913   -0.345  
      FE_OFC14_tdsp_data_out_12_                     -             BUF_X16    0.001   16.914   -0.344  
      FE_OFC14_tdsp_data_out_12_                     A ^ -> Z ^    BUF_X16    0.857   17.772   0.514  
      FE_OFCC477_FE_OFN14_tdsp_data_out_12_          -             BUF_X16    0.002   17.774   0.516  
      FE_OFCC477_FE_OFN14_tdsp_data_out_12_          A ^ -> Z ^    BUF_X16    0.454   18.228   0.970  
      FE_OFCC540_FE_OFN14_tdsp_data_out_12_          -             BUF_X16    0.000   18.228   0.970  
      FE_OFCC540_FE_OFN14_tdsp_data_out_12_          A ^ -> Z ^    BUF_X16    0.724   18.952   1.694  
      RESULTS_CONV_INST/upper1336/p7672A181          -             AOI22_X1   0.005   18.957   1.699  
      RESULTS_CONV_INST/upper1336/p7672A181          B2 ^ -> ZN v  AOI22_X1   0.364   19.321   2.063  
      RESULTS_CONV_INST/upper1336/p7651A175          -             INV_X1     0.000   19.321   2.063  
      RESULTS_CONV_INST/upper1336/p7651A175          A v -> ZN ^   INV_X1     0.593   19.913   2.655  
      RESULTS_CONV_INST/upper1336/dout_reg[4]        -             SDFF_X2    0.000   19.913   2.655  
      -------------------------------------------------------------------------------------------------
Path 101: VIOLATED Setup Check with Pin RESULTS_CONV_INST/lower770/dout_reg[3]/CK 
Endpoint:   RESULTS_CONV_INST/lower770/dout_reg[3]/D (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q  (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.572
- Setup                         0.535
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.637
- Arrival Time                 19.884
= Slack Time                  -17.247
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -11.886  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -11.213  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -11.213  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -9.953  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -9.947  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -9.539  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -9.539  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -7.664  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -7.664  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -7.136  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -7.136  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -3.872  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6110  -             AOI222_X1  0.003   13.378   -3.869  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6110  B1 ^ -> ZN v  AOI222_X1  1.492   14.870   -2.377  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6081  -             NAND3_X2   0.000   14.870   -2.377  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6081  A2 v -> ZN ^  NAND3_X2   2.440   17.311   0.063  
      FE_OFC46_tdsp_data_out_3_                      -             BUF_X32    0.002   17.312   0.065  
      FE_OFC46_tdsp_data_out_3_                      A ^ -> Z ^    BUF_X32    1.437   18.750   1.502  
      RESULTS_CONV_INST/lower770/p6532A179           -             AOI22_X1   0.014   18.764   1.516  
      RESULTS_CONV_INST/lower770/p6532A179           B2 ^ -> ZN v  AOI22_X1   0.473   19.236   1.989  
      RESULTS_CONV_INST/lower770/p6455A177           -             INV_X1     0.000   19.236   1.989  
      RESULTS_CONV_INST/lower770/p6455A177           A v -> ZN ^   INV_X1     0.648   19.884   2.637  
      RESULTS_CONV_INST/lower770/dout_reg[3]         -             SDFF_X2    0.000   19.884   2.637  
      -------------------------------------------------------------------------------------------------
Path 102: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r852_reg[13]/CK 
Endpoint:   RESULTS_CONV_INST/r852_reg[13]/D      (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.439
- Setup                         0.782
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.257
- Arrival Time                 19.476
= Slack Time                  -17.219
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      ----------------------------------------------------------------------------------------------------------
      Instance                                                 Arc           Cell      Retime  Arrival  Required  
                                                                                       Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                      CK ^          -         -       5.218    -12.001  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                      CK ^ -> Q ^   SDFFR_X2  1.914   7.132    -10.087  
      TDSP_CORE_INST/FE_OFC180_arp                             -             BUF_X32   0.000   7.132    -10.087  
      TDSP_CORE_INST/FE_OFC180_arp                             A ^ -> Z ^    BUF_X32   0.915   8.046    -9.173  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4255A                -             MUX2_X2   0.002   8.049    -9.170  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4255A                S ^ -> Z ^    MUX2_X2   1.260   9.309    -7.910  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5700A                -             AOI22_X1  0.001   9.309    -7.910  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5700A                A1 ^ -> ZN v  AOI22_X1  0.711   10.021   -7.198  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                -             NOR2_X4   0.000   10.021   -7.198  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                A1 v -> ZN ^  NOR2_X4   0.780   10.800   -6.419  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                -             NAND2_X4  0.000   10.800   -6.419  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                A1 ^ -> ZN v  NAND2_X4  0.364   11.164   -6.055  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 -             XNOR2_X1  0.000   11.164   -6.055  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 A v -> ZN v   XNOR2_X1  1.100   12.264   -4.955  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  -             BUF_X32   0.000   12.264   -4.955  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  A v -> Z v    BUF_X32   0.618   12.882   -4.337  
      FE_OFC108_t_addrs_3_                                     -             BUF_X32   0.002   12.884   -4.335  
      FE_OFC108_t_addrs_3_                                     A v -> Z v    BUF_X32   0.564   13.449   -3.770  
      RESULTS_CONV_INST/p7764A                                 -             NOR2_X1   0.001   13.450   -3.769  
      RESULTS_CONV_INST/p7764A                                 A2 v -> ZN ^  NOR2_X1   0.665   14.114   -3.105  
      RESULTS_CONV_INST/p7767A29046                            -             AND3_X4   0.000   14.114   -3.105  
      RESULTS_CONV_INST/p7767A29046                            A1 ^ -> ZN ^  AND3_X4   2.944   17.059   -0.160  
      RESULTS_CONV_INST/p7769A29045                            -             INV_X32   0.005   17.064   -0.155  
      RESULTS_CONV_INST/p7769A29045                            A ^ -> ZN v   INV_X32   0.895   17.958   0.740  
      RESULTS_CONV_INST/p7145A28992                            -             OAI22_X1  0.001   17.959   0.740  
      RESULTS_CONV_INST/p7145A28992                            A1 v -> ZN ^  OAI22_X1  1.517   19.476   2.257  
      RESULTS_CONV_INST/r852_reg[13]                           -             SDFF_X2   0.000   19.476   2.257  
      ----------------------------------------------------------------------------------------------------------
Path 103: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r852_reg[15]/CK 
Endpoint:   RESULTS_CONV_INST/r852_reg[15]/D      (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.439
- Setup                         0.780
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.259
- Arrival Time                 19.470
= Slack Time                  -17.211
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      ----------------------------------------------------------------------------------------------------------
      Instance                                                 Arc           Cell      Retime  Arrival  Required  
                                                                                       Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                      CK ^          -         -       5.218    -11.993  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                      CK ^ -> Q ^   SDFFR_X2  1.914   7.132    -10.079  
      TDSP_CORE_INST/FE_OFC180_arp                             -             BUF_X32   0.000   7.132    -10.079  
      TDSP_CORE_INST/FE_OFC180_arp                             A ^ -> Z ^    BUF_X32   0.915   8.046    -9.165  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4255A                -             MUX2_X2   0.002   8.049    -9.162  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4255A                S ^ -> Z ^    MUX2_X2   1.260   9.309    -7.902  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5700A                -             AOI22_X1  0.001   9.309    -7.902  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5700A                A1 ^ -> ZN v  AOI22_X1  0.711   10.021   -7.190  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                -             NOR2_X4   0.000   10.021   -7.190  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                A1 v -> ZN ^  NOR2_X4   0.780   10.800   -6.411  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                -             NAND2_X4  0.000   10.800   -6.411  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                A1 ^ -> ZN v  NAND2_X4  0.364   11.164   -6.047  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 -             XNOR2_X1  0.000   11.164   -6.047  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 A v -> ZN v   XNOR2_X1  1.100   12.264   -4.947  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  -             BUF_X32   0.000   12.264   -4.947  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  A v -> Z v    BUF_X32   0.618   12.882   -4.329  
      FE_OFC108_t_addrs_3_                                     -             BUF_X32   0.002   12.884   -4.327  
      FE_OFC108_t_addrs_3_                                     A v -> Z v    BUF_X32   0.564   13.449   -3.762  
      RESULTS_CONV_INST/p7764A                                 -             NOR2_X1   0.001   13.450   -3.761  
      RESULTS_CONV_INST/p7764A                                 A2 v -> ZN ^  NOR2_X1   0.665   14.114   -3.097  
      RESULTS_CONV_INST/p7767A29046                            -             AND3_X4   0.000   14.114   -3.097  
      RESULTS_CONV_INST/p7767A29046                            A1 ^ -> ZN ^  AND3_X4   2.944   17.059   -0.152  
      RESULTS_CONV_INST/p7769A29045                            -             INV_X32   0.005   17.064   -0.147  
      RESULTS_CONV_INST/p7769A29045                            A ^ -> ZN v   INV_X32   0.895   17.958   0.748  
      RESULTS_CONV_INST/p7145A29012                            -             OAI22_X1  0.001   17.959   0.748  
      RESULTS_CONV_INST/p7145A29012                            A1 v -> ZN ^  OAI22_X1  1.511   19.470   2.259  
      RESULTS_CONV_INST/r852_reg[15]                           -             SDFF_X2   0.000   19.470   2.259  
      ----------------------------------------------------------------------------------------------------------
Path 104: VIOLATED Setup Check with Pin RESULTS_CONV_INST/lower1336/dout_reg[3]/CK 
Endpoint:   RESULTS_CONV_INST/lower1336/dout_reg[3]/D (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.522
- Setup                         0.525
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.597
- Arrival Time                 19.806
= Slack Time                  -17.209
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -11.848  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -11.175  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -11.175  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -9.914  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -9.908  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -9.500  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -9.500  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -7.626  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -7.626  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -7.098  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -7.098  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -3.834  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6110  -             AOI222_X1  0.003   13.378   -3.831  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6110  B1 ^ -> ZN v  AOI222_X1  1.492   14.870   -2.339  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6081  -             NAND3_X2   0.000   14.870   -2.339  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6081  A2 v -> ZN ^  NAND3_X2   2.440   17.311   0.102  
      FE_OFC46_tdsp_data_out_3_                      -             BUF_X32    0.002   17.312   0.103  
      FE_OFC46_tdsp_data_out_3_                      A ^ -> Z ^    BUF_X32    1.437   18.750   1.541  
      RESULTS_CONV_INST/lower1336/p7672A180          -             AOI22_X1   0.011   18.761   1.552  
      RESULTS_CONV_INST/lower1336/p7672A180          B2 ^ -> ZN v  AOI22_X1   0.446   19.207   1.998  
      RESULTS_CONV_INST/lower1336/p7651A173          -             INV_X1     0.000   19.207   1.998  
      RESULTS_CONV_INST/lower1336/p7651A173          A v -> ZN ^   INV_X1     0.599   19.806   2.597  
      RESULTS_CONV_INST/lower1336/dout_reg[3]        -             SDFF_X2    0.000   19.806   2.597  
      -------------------------------------------------------------------------------------------------
Path 105: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r852_reg[9]/CK 
Endpoint:   RESULTS_CONV_INST/r852_reg[9]/D       (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.463
- Setup                         0.712
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.351
- Arrival Time                 19.507
= Slack Time                  -17.156
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      ----------------------------------------------------------------------------------------------------------
      Instance                                                 Arc           Cell      Retime  Arrival  Required  
                                                                                       Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                      CK ^          -         -       5.218    -11.939  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                      CK ^ -> Q ^   SDFFR_X2  1.914   7.132    -10.025  
      TDSP_CORE_INST/FE_OFC180_arp                             -             BUF_X32   0.000   7.132    -10.025  
      TDSP_CORE_INST/FE_OFC180_arp                             A ^ -> Z ^    BUF_X32   0.915   8.046    -9.110  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp3747A               -             INV_X32   0.006   8.052    -9.104  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp3747A               A ^ -> ZN v   INV_X32   0.339   8.391    -8.765  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A                -             AOI22_X4  0.002   8.394    -8.763  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A                A2 v -> ZN ^  AOI22_X4  1.276   9.670    -7.486  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A                -             OAI22_X1  0.000   9.670    -7.486  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A                A1 ^ -> ZN v  OAI22_X1  0.466   10.136   -7.020  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A                -             NAND2_X1  0.000   10.137   -7.020  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A                A2 v -> ZN ^  NAND2_X1  0.607   10.743   -6.413  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                -             NOR2_X4   0.000   10.743   -6.413  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                A2 ^ -> ZN v  NOR2_X4   0.286   11.030   -6.127  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                -             NAND2_X4  0.000   11.030   -6.127  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                A1 v -> ZN ^  NAND2_X4  0.511   11.540   -5.616  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 -             XNOR2_X1  0.000   11.540   -5.616  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 A ^ -> ZN v   XNOR2_X1  0.901   12.441   -4.715  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  -             BUF_X32   0.000   12.441   -4.715  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  A v -> Z v    BUF_X32   0.618   13.059   -4.097  
      FE_OFC108_t_addrs_3_                                     -             BUF_X32   0.002   13.062   -4.095  
      FE_OFC108_t_addrs_3_                                     A v -> Z v    BUF_X32   0.564   13.626   -3.530  
      RESULTS_CONV_INST/p7764A                                 -             NOR2_X1   0.001   13.627   -3.529  
      RESULTS_CONV_INST/p7764A                                 A2 v -> ZN ^  NOR2_X1   0.665   14.292   -2.864  
      RESULTS_CONV_INST/p7767A29046                            -             AND3_X4   0.000   14.292   -2.864  
      RESULTS_CONV_INST/p7767A29046                            A1 ^ -> ZN ^  AND3_X4   2.944   17.236   0.080  
      RESULTS_CONV_INST/p7769A29045                            -             INV_X32   0.005   17.241   0.085  
      RESULTS_CONV_INST/p7769A29045                            A ^ -> ZN v   INV_X32   0.895   18.136   0.980  
      RESULTS_CONV_INST/p7155A29000                            -             OAI22_X1  0.000   18.136   0.980  
      RESULTS_CONV_INST/p7155A29000                            A1 v -> ZN ^  OAI22_X1  1.371   19.507   2.351  
      RESULTS_CONV_INST/r852_reg[9]                            -             SDFF_X2   0.000   19.507   2.351  
      ----------------------------------------------------------------------------------------------------------
Path 106: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r852_reg[8]/CK 
Endpoint:   RESULTS_CONV_INST/r852_reg[8]/D        (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.463
- Setup                         0.753
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.310
- Arrival Time                 19.455
= Slack Time                  -17.145
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      --------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Retime  Arrival  Required  
                                                                                     Delay   Time     Time  
      --------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^          -          -       5.334    -11.811  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^ -> Q v   SDFFS_X2   0.687   6.021    -11.124  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  -             BUF_X16    0.000   6.021    -11.124  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  A v -> Z v    BUF_X16    0.527   6.548    -10.597  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A             -             NOR3_X1    0.030   6.578    -10.566  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A             A3 v -> ZN ^  NOR3_X1    0.899   7.477    -9.667  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A             -             NAND2_X1   0.000   7.477    -9.667  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A             A2 ^ -> ZN v  NAND2_X1   0.361   7.838    -9.306  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A             -             NOR4_X2    0.000   7.838    -9.306  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A             A4 v -> ZN ^  NOR4_X2    1.874   9.713    -7.432  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133         -             NAND2_X4   0.000   9.713    -7.432  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133         A1 ^ -> ZN v  NAND2_X4   0.528   10.241   -6.904  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D             -             NOR2_X4    0.000   10.241   -6.904  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D             A2 v -> ZN ^  NOR2_X4    3.264   13.505   -3.640  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6103         -             AOI222_X1  0.007   13.512   -3.632  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6103         B1 ^ -> ZN v  AOI222_X1  1.574   15.087   -2.058  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6075         -             NAND3_X4   0.000   15.087   -2.058  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6075         A2 v -> ZN ^  NAND3_X4   1.959   17.046   -0.098  
      FE_OFC24_tdsp_data_out_8_                             -             BUF_X32    0.003   17.049   -0.095  
      FE_OFC24_tdsp_data_out_8_                             A ^ -> Z ^    BUF_X32    1.227   18.277   1.132  
      RESULTS_CONV_INST/p7148A29051                         -             INV_X32    0.004   18.281   1.136  
      RESULTS_CONV_INST/p7148A29051                         A ^ -> ZN v   INV_X32    0.322   18.604   1.459  
      RESULTS_CONV_INST/p7155A29015                         -             OAI22_X1   0.000   18.604   1.459  
      RESULTS_CONV_INST/p7155A29015                         A2 v -> ZN ^  OAI22_X1   0.850   19.454   2.310  
      RESULTS_CONV_INST/r852_reg[8]                         -             SDFF_X2    0.000   19.455   2.310  
      --------------------------------------------------------------------------------------------------------
Path 107: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r852_reg[0]/CK 
Endpoint:   RESULTS_CONV_INST/r852_reg[0]/D       (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.535
- Setup                         0.786
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.348
- Arrival Time                 19.487
= Slack Time                  -17.139
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      ----------------------------------------------------------------------------------------------------------
      Instance                                                 Arc           Cell      Retime  Arrival  Required  
                                                                                       Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                      CK ^          -         -       5.218    -11.921  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                      CK ^ -> Q ^   SDFFR_X2  1.914   7.132    -10.007  
      TDSP_CORE_INST/FE_OFC180_arp                             -             BUF_X32   0.000   7.132    -10.007  
      TDSP_CORE_INST/FE_OFC180_arp                             A ^ -> Z ^    BUF_X32   0.915   8.046    -9.093  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4255A                -             MUX2_X2   0.002   8.049    -9.091  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4255A                S ^ -> Z ^    MUX2_X2   1.260   9.309    -7.830  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5700A                -             AOI22_X1  0.001   9.309    -7.830  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5700A                A1 ^ -> ZN v  AOI22_X1  0.711   10.021   -7.119  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                -             NOR2_X4   0.000   10.021   -7.118  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                A1 v -> ZN ^  NOR2_X4   0.780   10.800   -6.339  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                -             NAND2_X4  0.000   10.800   -6.339  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                A1 ^ -> ZN v  NAND2_X4  0.364   11.164   -5.975  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 -             XNOR2_X1  0.000   11.164   -5.975  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 A v -> ZN v   XNOR2_X1  1.100   12.264   -4.875  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  -             BUF_X32   0.000   12.264   -4.875  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  A v -> Z v    BUF_X32   0.618   12.882   -4.257  
      FE_OFC108_t_addrs_3_                                     -             BUF_X32   0.002   12.884   -4.255  
      FE_OFC108_t_addrs_3_                                     A v -> Z v    BUF_X32   0.564   13.449   -3.691  
      RESULTS_CONV_INST/p7764A                                 -             NOR2_X1   0.001   13.450   -3.689  
      RESULTS_CONV_INST/p7764A                                 A2 v -> ZN ^  NOR2_X1   0.665   14.114   -3.025  
      RESULTS_CONV_INST/p7767A29046                            -             AND3_X4   0.000   14.114   -3.025  
      RESULTS_CONV_INST/p7767A29046                            A1 ^ -> ZN ^  AND3_X4   2.944   17.059   -0.080  
      RESULTS_CONV_INST/p7769A29045                            -             INV_X32   0.005   17.064   -0.075  
      RESULTS_CONV_INST/p7769A29045                            A ^ -> ZN v   INV_X32   0.895   17.958   0.819  
      RESULTS_CONV_INST/p7155A28966                            -             OAI22_X1  0.001   17.959   0.820  
      RESULTS_CONV_INST/p7155A28966                            A1 v -> ZN ^  OAI22_X1  1.528   19.487   2.348  
      RESULTS_CONV_INST/r852_reg[0]                            -             SDFF_X2   0.000   19.487   2.348  
      ----------------------------------------------------------------------------------------------------------
Path 108: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/pc_reg[0]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/pc_reg[0]/D  (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/acc_reg[3]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.296
- Setup                         1.820
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.076
- Arrival Time                 24.166
= Slack Time                  -17.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.232
     = Beginpoint Arrival Time       5.232
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[3]         CK ^          -          -       5.232    -11.857  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[3]         CK ^ -> Q v   SDFF_X2    1.036   6.268    -10.822  
      TDSP_CORE_INST/ACCUM_STAT_INST/p3084A          -             OR4_X1     0.001   6.269    -10.821  
      TDSP_CORE_INST/ACCUM_STAT_INST/p3084A          A4 v -> ZN v  OR4_X1     1.198   7.467    -9.623  
      TDSP_CORE_INST/ACCUM_STAT_INST/p3634A          -             NOR4_X2    0.000   7.467    -9.623  
      TDSP_CORE_INST/ACCUM_STAT_INST/p3634A          A2 v -> ZN ^  NOR4_X2    1.837   9.304    -7.786  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4138A          -             NAND4_X1   0.000   9.304    -7.786  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4138A          A3 ^ -> ZN v  NAND4_X1   1.034   10.338   -6.752  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4081A          -             OR3_X4     0.000   10.338   -6.752  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4081A          A1 v -> ZN v  OR3_X4     1.571   11.908   -5.181  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4377A          -             NOR4_X2    0.000   11.909   -5.181  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4377A          A2 v -> ZN ^  NOR4_X2    1.965   13.874   -3.216  
      TDSP_CORE_INST/ACCUM_STAT_INST/FE_OFC117_n_17  -             BUF_X4     0.000   13.874   -3.215  
      TDSP_CORE_INST/ACCUM_STAT_INST/FE_OFC117_n_17  A ^ -> Z ^    BUF_X4     1.616   15.491   -1.599  
      TDSP_CORE_INST/ACCUM_STAT_INST/p5316A          -             NOR2_X2    0.002   15.493   -1.597  
      TDSP_CORE_INST/ACCUM_STAT_INST/p5316A          A1 ^ -> ZN v  NOR2_X2    0.444   15.937   -1.152  
      TDSP_CORE_INST/EXECUTE_INST/p4115A             -             INV_X1     0.000   15.937   -1.152  
      TDSP_CORE_INST/EXECUTE_INST/p4115A             A v -> ZN ^   INV_X1     0.761   16.699   -0.391  
      TDSP_CORE_INST/EXECUTE_INST/p4096A             -             AOI22_X1   0.000   16.699   -0.391  
      TDSP_CORE_INST/EXECUTE_INST/p4096A             B1 ^ -> ZN v  AOI22_X1   0.440   17.139   0.050  
      TDSP_CORE_INST/EXECUTE_INST/p4084A             -             NOR3_X1    0.000   17.139   0.050  
      TDSP_CORE_INST/EXECUTE_INST/p4084A             A2 v -> ZN ^  NOR3_X1    0.928   18.068   0.978  
      TDSP_CORE_INST/EXECUTE_INST/p3925A             -             AOI21_X1   0.000   18.068   0.978  
      TDSP_CORE_INST/EXECUTE_INST/p3925A             A ^ -> ZN v   AOI21_X1   0.420   18.488   1.398  
      TDSP_CORE_INST/EXECUTE_INST/p3891A             -             OAI211_X1  0.000   18.488   1.399  
      TDSP_CORE_INST/EXECUTE_INST/p3891A             A v -> ZN ^   OAI211_X1  0.657   19.145   2.055  
      TDSP_CORE_INST/EXECUTE_INST/p3824A             -             OAI21_X1   0.000   19.145   2.055  
      TDSP_CORE_INST/EXECUTE_INST/p3824A             B1 ^ -> ZN v  OAI21_X1   0.525   19.671   2.581  
      TDSP_CORE_INST/EXECUTE_INST/p3778A             -             AOI21_X2   0.000   19.671   2.581  
      TDSP_CORE_INST/EXECUTE_INST/p3778A             B1 v -> ZN ^  AOI21_X2   1.105   20.776   3.686  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFCC484_n_613   -             BUF_X4     0.000   20.776   3.687  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFCC484_n_613   A ^ -> Z ^    BUF_X4     1.149   21.925   4.836  
      TDSP_CORE_INST/EXECUTE_INST/p3785A             -             NOR2_X2    0.000   21.926   4.836  
      TDSP_CORE_INST/EXECUTE_INST/p3785A             A1 ^ -> ZN v  NOR2_X2    0.589   22.515   5.425  
      TDSP_CORE_INST/EXECUTE_INST/p4952A             -             AOI221_X2  0.000   22.515   5.425  
      TDSP_CORE_INST/EXECUTE_INST/p4952A             C1 v -> ZN ^  AOI221_X2  1.179   23.694   6.604  
      TDSP_CORE_INST/EXECUTE_INST/p4852A             -             INV_X1     0.000   23.694   6.605  
      TDSP_CORE_INST/EXECUTE_INST/p4852A             A ^ -> ZN v   INV_X1     0.471   24.165   7.076  
      TDSP_CORE_INST/EXECUTE_INST/pc_reg[0]          -             DFFS_X1    0.000   24.166   7.076  
      -------------------------------------------------------------------------------------------------
Path 109: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r941_reg[9]/CK 
Endpoint:   RESULTS_CONV_INST/r941_reg[9]/D        (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.445
- Setup                         0.732
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.314
- Arrival Time                 19.393
= Slack Time                  -17.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      --------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Retime  Arrival  Required  
                                                                                     Delay   Time     Time  
      --------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^          -          -       5.334    -11.746  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^ -> Q v   SDFFS_X2   0.687   6.021    -11.059  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  -             BUF_X16    0.000   6.021    -11.059  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  A v -> Z v    BUF_X16    0.527   6.548    -10.531  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A             -             NOR3_X1    0.030   6.578    -10.501  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A             A3 v -> ZN ^  NOR3_X1    0.899   7.477    -9.602  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A             -             NAND2_X1   0.000   7.477    -9.602  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A             A2 ^ -> ZN v  NAND2_X1   0.361   7.838    -9.241  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A             -             NOR4_X2    0.000   7.838    -9.241  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A             A4 v -> ZN ^  NOR4_X2    1.874   9.713    -7.366  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133         -             NAND2_X4   0.000   9.713    -7.366  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133         A1 ^ -> ZN v  NAND2_X4   0.528   10.241   -6.839  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D             -             NOR2_X4    0.000   10.241   -6.839  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D             A2 v -> ZN ^  NOR2_X4    3.264   13.505   -3.574  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A             -             AOI222_X1  0.007   13.512   -3.567  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A             B1 ^ -> ZN v  AOI222_X1  1.675   15.187   -1.892  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6074         -             NAND3_X4   0.000   15.188   -1.892  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6074         A2 v -> ZN ^  NAND3_X4   1.109   16.297   -0.782  
      FE_SIG_C579_tdsp_data_out_9_                          -             BUF_X16    0.000   16.297   -0.782  
      FE_SIG_C579_tdsp_data_out_9_                          A ^ -> Z ^    BUF_X16    0.563   16.860   -0.219  
      FE_OFC21_tdsp_data_out_9_                             -             BUF_X16    0.000   16.860   -0.219  
      FE_OFC21_tdsp_data_out_9_                             A ^ -> Z ^    BUF_X16    0.472   17.332   0.253  
      FE_OFCC475_FE_OFN21_tdsp_data_out_9_                  -             BUF_X32    0.002   17.334   0.255  
      FE_OFCC475_FE_OFN21_tdsp_data_out_9_                  A ^ -> Z ^    BUF_X32    0.726   18.060   0.981  
      RESULTS_CONV_INST/p7148A                              -             INV_X32    0.009   18.069   0.990  
      RESULTS_CONV_INST/p7148A                              A ^ -> ZN v   INV_X32    0.270   18.339   1.260  
      RESULTS_CONV_INST/FE_OFCC476_n_2002                   -             BUF_X4     0.000   18.339   1.260  
      RESULTS_CONV_INST/FE_OFCC476_n_2002                   A v -> Z v    BUF_X4     0.372   18.711   1.632  
      RESULTS_CONV_INST/p7155A29014                         -             OAI22_X1   0.000   18.711   1.632  
      RESULTS_CONV_INST/p7155A29014                         A2 v -> ZN ^  OAI22_X1   0.682   19.393   2.314  
      RESULTS_CONV_INST/r941_reg[9]                         -             SDFF_X2    0.000   19.393   2.314  
      --------------------------------------------------------------------------------------------------------
Path 110: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r852_reg[4]/CK 
Endpoint:   RESULTS_CONV_INST/r852_reg[4]/D       (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.514
- Setup                         0.773
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.340
- Arrival Time                 19.417
= Slack Time                  -17.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      ----------------------------------------------------------------------------------------------------------
      Instance                                                 Arc           Cell      Retime  Arrival  Required  
                                                                                       Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                      CK ^          -         -       5.218    -11.859  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                      CK ^ -> Q ^   SDFFR_X2  1.914   7.132    -9.945  
      TDSP_CORE_INST/FE_OFC180_arp                             -             BUF_X32   0.000   7.132    -9.945  
      TDSP_CORE_INST/FE_OFC180_arp                             A ^ -> Z ^    BUF_X32   0.915   8.046    -9.030  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4255A                -             MUX2_X2   0.002   8.049    -9.028  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4255A                S ^ -> Z ^    MUX2_X2   1.260   9.309    -7.768  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5700A                -             AOI22_X1  0.001   9.309    -7.767  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5700A                A1 ^ -> ZN v  AOI22_X1  0.711   10.021   -7.056  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                -             NOR2_X4   0.000   10.021   -7.056  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                A1 v -> ZN ^  NOR2_X4   0.780   10.800   -6.277  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                -             NAND2_X4  0.000   10.800   -6.277  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                A1 ^ -> ZN v  NAND2_X4  0.364   11.164   -5.913  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 -             XNOR2_X1  0.000   11.164   -5.913  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 A v -> ZN v   XNOR2_X1  1.100   12.264   -4.813  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  -             BUF_X32   0.000   12.264   -4.813  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  A v -> Z v    BUF_X32   0.618   12.882   -4.195  
      FE_OFC108_t_addrs_3_                                     -             BUF_X32   0.002   12.884   -4.193  
      FE_OFC108_t_addrs_3_                                     A v -> Z v    BUF_X32   0.564   13.449   -3.628  
      RESULTS_CONV_INST/p7764A                                 -             NOR2_X1   0.001   13.450   -3.627  
      RESULTS_CONV_INST/p7764A                                 A2 v -> ZN ^  NOR2_X1   0.665   14.114   -2.962  
      RESULTS_CONV_INST/p7767A29046                            -             AND3_X4   0.000   14.114   -2.962  
      RESULTS_CONV_INST/p7767A29046                            A1 ^ -> ZN ^  AND3_X4   2.944   17.059   -0.018  
      RESULTS_CONV_INST/p7769A29045                            -             INV_X32   0.005   17.064   -0.013  
      RESULTS_CONV_INST/p7769A29045                            A ^ -> ZN v   INV_X32   0.895   17.958   0.882  
      RESULTS_CONV_INST/p7155A28994                            -             OAI22_X1  0.001   17.959   0.882  
      RESULTS_CONV_INST/p7155A28994                            A1 v -> ZN ^  OAI22_X1  1.458   19.417   2.340  
      RESULTS_CONV_INST/r852_reg[4]                            -             SDFF_X2   0.000   19.417   2.340  
      ----------------------------------------------------------------------------------------------------------
Path 111: VIOLATED Setup Check with Pin RAM_256x16_TEST_INST/RAM_256x16_INST/CLK 
Endpoint:   RAM_256x16_TEST_INST/RAM_256x16_INST/D[0] (^) checked with  leading edge of 'm_dsram_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_dsram_clk}
Retime Analysis { GBA }
Other End Arrival Time          2.792
- Setup                        -0.457
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 6.849
- Arrival Time                 23.925
= Slack Time                  -17.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      ----------------------------------------------------------------------------------------------------
      Instance                                        Arc           Cell         Retime  Arrival  Required  
                                                                                 Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]           CK ^          -            -       5.361    -11.715  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]           CK ^ -> Q ^   SDFFS_X2     0.673   6.034    -11.042  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_     -             BUF_X8       0.000   6.034    -11.042  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_     A ^ -> Z ^    BUF_X8       1.260   7.295    -9.782  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A       -             NAND2_X1     0.006   7.301    -9.776  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A       A1 ^ -> ZN v  NAND2_X1     0.408   7.709    -9.368  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A       -             NOR4_X2      0.000   7.709    -9.368  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A       A4 v -> ZN ^  NOR4_X2      1.874   9.583    -7.493  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133   -             NAND2_X4     0.000   9.583    -7.493  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133   A1 ^ -> ZN v  NAND2_X4     0.528   10.111   -6.965  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D       -             NOR2_X4      0.000   10.111   -6.965  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D       A2 v -> ZN ^  NOR2_X4      3.264   13.375   -3.701  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6115   -             AOI222_X1    0.001   13.376   -3.700  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6115   B1 ^ -> ZN v  AOI222_X1    1.575   14.951   -2.125  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6085   -             NAND3_X4     0.000   14.951   -2.125  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6085   A2 v -> ZN ^  NAND3_X4     1.101   16.052   -1.025  
      FE_OFCC539_tdsp_data_out_0_                     -             BUF_X16      0.000   16.052   -1.025  
      FE_OFCC539_tdsp_data_out_0_                     A ^ -> Z ^    BUF_X16      1.306   17.358   0.282  
      DATA_SAMPLE_MUX_INST/p9662A497                  -             AOI22_X1     0.010   17.368   0.292  
      DATA_SAMPLE_MUX_INST/p9662A497                  B1 ^ -> ZN v  AOI22_X1     0.782   18.150   1.074  
      DATA_SAMPLE_MUX_INST/FE_OFC17_n_23              -             INV_X4       0.000   18.150   1.074  
      DATA_SAMPLE_MUX_INST/FE_OFC17_n_23              A v -> ZN ^   INV_X4       3.071   21.221   4.145  
      DATA_SAMPLE_MUX_INST/FE_OFC18_n_23              -             INV_X4       0.006   21.228   4.151  
      DATA_SAMPLE_MUX_INST/FE_OFC18_n_23              A ^ -> ZN v   INV_X4       0.334   21.561   4.485  
      DATA_SAMPLE_MUX_INST/FE_SIG_C594_FE_OFN18_n_23  -             BUF_X32      0.000   21.561   4.485  
      DATA_SAMPLE_MUX_INST/FE_SIG_C594_FE_OFN18_n_23  A v -> Z v    BUF_X32      0.870   22.431   5.355  
      DATA_SAMPLE_MUX_INST/Fp9546A496                 -             INV_X1       0.004   22.435   5.358  
      DATA_SAMPLE_MUX_INST/Fp9546A496                 A v -> ZN ^   INV_X1       0.244   22.679   5.603  
      FE_OFC16_ds_datain_0_                           -             BUF_X8       0.000   22.679   5.603  
      FE_OFC16_ds_datain_0_                           A ^ -> Z ^    BUF_X8       0.954   23.633   6.557  
      RAM_256x16_TEST_INST/RAM_256x16_INST            -             ram_256x16A  0.292   23.925   6.849  
      ----------------------------------------------------------------------------------------------------
Path 112: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r852_reg[7]/CK 
Endpoint:   RESULTS_CONV_INST/r852_reg[7]/D       (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.548
- Setup                         0.766
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.382
- Arrival Time                 19.457
= Slack Time                  -17.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      ----------------------------------------------------------------------------------------------------------
      Instance                                                 Arc           Cell      Retime  Arrival  Required  
                                                                                       Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                      CK ^          -         -       5.218    -11.858  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                      CK ^ -> Q ^   SDFFR_X2  1.914   7.132    -9.944  
      TDSP_CORE_INST/FE_OFC180_arp                             -             BUF_X32   0.000   7.132    -9.944  
      TDSP_CORE_INST/FE_OFC180_arp                             A ^ -> Z ^    BUF_X32   0.915   8.046    -9.029  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4255A                -             MUX2_X2   0.002   8.049    -9.027  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4255A                S ^ -> Z ^    MUX2_X2   1.260   9.309    -7.767  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5700A                -             AOI22_X1  0.001   9.309    -7.766  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5700A                A1 ^ -> ZN v  AOI22_X1  0.711   10.021   -7.055  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                -             NOR2_X4   0.000   10.021   -7.055  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                A1 v -> ZN ^  NOR2_X4   0.780   10.800   -6.275  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                -             NAND2_X4  0.000   10.800   -6.275  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                A1 ^ -> ZN v  NAND2_X4  0.364   11.164   -5.911  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 -             XNOR2_X1  0.000   11.164   -5.911  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 A v -> ZN v   XNOR2_X1  1.100   12.264   -4.812  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  -             BUF_X32   0.000   12.264   -4.812  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  A v -> Z v    BUF_X32   0.618   12.882   -4.193  
      FE_OFC108_t_addrs_3_                                     -             BUF_X32   0.002   12.884   -4.191  
      FE_OFC108_t_addrs_3_                                     A v -> Z v    BUF_X32   0.564   13.449   -3.627  
      RESULTS_CONV_INST/p7764A                                 -             NOR2_X1   0.001   13.450   -3.625  
      RESULTS_CONV_INST/p7764A                                 A2 v -> ZN ^  NOR2_X1   0.665   14.114   -2.961  
      RESULTS_CONV_INST/p7767A29046                            -             AND3_X4   0.000   14.114   -2.961  
      RESULTS_CONV_INST/p7767A29046                            A1 ^ -> ZN ^  AND3_X4   2.944   17.059   -0.017  
      RESULTS_CONV_INST/p7769A29045                            -             INV_X32   0.005   17.064   -0.011  
      RESULTS_CONV_INST/p7769A29045                            A ^ -> ZN v   INV_X32   0.895   17.958   0.883  
      RESULTS_CONV_INST/p7155A28999                            -             OAI22_X1  0.000   17.959   0.883  
      RESULTS_CONV_INST/p7155A28999                            A1 v -> ZN ^  OAI22_X1  1.498   19.457   2.382  
      RESULTS_CONV_INST/r852_reg[7]                            -             SDFF_X2   0.000   19.457   2.382  
      ----------------------------------------------------------------------------------------------------------
Path 113: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r852_reg[5]/CK 
Endpoint:   RESULTS_CONV_INST/r852_reg[5]/D       (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.530
- Setup                         0.765
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.365
- Arrival Time                 19.423
= Slack Time                  -17.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      ----------------------------------------------------------------------------------------------------------
      Instance                                                 Arc           Cell      Retime  Arrival  Required  
                                                                                       Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                      CK ^          -         -       5.218    -11.840  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                      CK ^ -> Q ^   SDFFR_X2  1.914   7.132    -9.926  
      TDSP_CORE_INST/FE_OFC180_arp                             -             BUF_X32   0.000   7.132    -9.926  
      TDSP_CORE_INST/FE_OFC180_arp                             A ^ -> Z ^    BUF_X32   0.915   8.046    -9.012  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4255A                -             MUX2_X2   0.002   8.049    -9.009  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4255A                S ^ -> Z ^    MUX2_X2   1.260   9.309    -7.749  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5700A                -             AOI22_X1  0.001   9.309    -7.748  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5700A                A1 ^ -> ZN v  AOI22_X1  0.711   10.021   -7.037  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                -             NOR2_X4   0.000   10.021   -7.037  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                A1 v -> ZN ^  NOR2_X4   0.780   10.800   -6.258  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                -             NAND2_X4  0.000   10.800   -6.258  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                A1 ^ -> ZN v  NAND2_X4  0.364   11.164   -5.894  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 -             XNOR2_X1  0.000   11.164   -5.894  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 A v -> ZN v   XNOR2_X1  1.100   12.264   -4.794  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  -             BUF_X32   0.000   12.264   -4.794  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  A v -> Z v    BUF_X32   0.618   12.882   -4.176  
      FE_OFC108_t_addrs_3_                                     -             BUF_X32   0.002   12.884   -4.174  
      FE_OFC108_t_addrs_3_                                     A v -> Z v    BUF_X32   0.564   13.449   -3.609  
      RESULTS_CONV_INST/p7764A                                 -             NOR2_X1   0.001   13.450   -3.608  
      RESULTS_CONV_INST/p7764A                                 A2 v -> ZN ^  NOR2_X1   0.665   14.114   -2.943  
      RESULTS_CONV_INST/p7767A29046                            -             AND3_X4   0.000   14.114   -2.943  
      RESULTS_CONV_INST/p7767A29046                            A1 ^ -> ZN ^  AND3_X4   2.944   17.059   0.001  
      RESULTS_CONV_INST/p7769A29045                            -             INV_X32   0.005   17.064   0.006  
      RESULTS_CONV_INST/p7769A29045                            A ^ -> ZN v   INV_X32   0.895   17.958   0.901  
      RESULTS_CONV_INST/p7155A28997                            -             OAI22_X1  0.000   17.959   0.901  
      RESULTS_CONV_INST/p7155A28997                            A1 v -> ZN ^  OAI22_X1  1.464   19.423   2.365  
      RESULTS_CONV_INST/r852_reg[5]                            -             SDFF_X2   0.000   19.423   2.365  
      ----------------------------------------------------------------------------------------------------------
Path 114: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1200_reg[4]/CK 
Endpoint:   RESULTS_CONV_INST/r1200_reg[4]/D        (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.513
- Setup                         0.804
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.309
- Arrival Time                 19.361
= Slack Time                  -17.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -11.691  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -11.017  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -11.017  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -9.757  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -9.751  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -9.343  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -9.343  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -7.469  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -7.468  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -6.941  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -6.941  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -3.676  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6109  -             AOI222_X1  0.003   13.379   -3.673  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6109  B1 ^ -> ZN v  AOI222_X1  1.884   15.263   -1.788  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6080  -             NAND3_X4   0.000   15.264   -1.788  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6080  A2 v -> ZN ^  NAND3_X4   1.171   16.434   -0.618  
      FE_SIG_C581_tdsp_data_out_4_                   -             BUF_X16    0.000   16.434   -0.618  
      FE_SIG_C581_tdsp_data_out_4_                   A ^ -> Z ^    BUF_X16    0.578   17.012   -0.040  
      FE_OFC41_tdsp_data_out_4_                      -             BUF_X4     0.001   17.013   -0.039  
      FE_OFC41_tdsp_data_out_4_                      A ^ -> Z ^    BUF_X4     0.262   17.275   0.223  
      FE_OFCC470_FE_OFN41_tdsp_data_out_4_           -             BUF_X32    0.000   17.275   0.223  
      FE_OFCC470_FE_OFN41_tdsp_data_out_4_           A ^ -> Z ^    BUF_X32    0.764   18.038   0.987  
      RESULTS_CONV_INST/p7148A29052                  -             INV_X32    0.024   18.062   1.010  
      RESULTS_CONV_INST/p7148A29052                  A ^ -> ZN v   INV_X32    0.355   18.417   1.365  
      RESULTS_CONV_INST/p7155A28956                  -             OAI22_X1   0.002   18.418   1.367  
      RESULTS_CONV_INST/p7155A28956                  A2 v -> ZN ^  OAI22_X1   0.942   19.360   2.309  
      RESULTS_CONV_INST/r1200_reg[4]                 -             SDFF_X2    0.000   19.361   2.309  
      -------------------------------------------------------------------------------------------------
Path 115: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1477_reg[8]/CK 
Endpoint:   RESULTS_CONV_INST/r1477_reg[8]/D        (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.522
- Setup                         0.510
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.612
- Arrival Time                 19.644
= Slack Time                  -17.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -11.671  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -10.997  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -10.997  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -9.737  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -9.731  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -9.323  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -9.323  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -7.449  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -7.449  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -6.921  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -6.921  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -3.656  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6103  -             AOI222_X1  0.007   13.383   -3.649  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6103  B1 ^ -> ZN v  AOI222_X1  1.574   14.957   -2.075  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6075  -             NAND3_X4   0.000   14.957   -2.075  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6075  A2 v -> ZN ^  NAND3_X4   1.959   16.917   -0.115  
      FE_OFC24_tdsp_data_out_8_                      -             BUF_X32    0.003   16.920   -0.112  
      FE_OFC24_tdsp_data_out_8_                      A ^ -> Z ^    BUF_X32    1.227   18.147   1.115  
      RESULTS_CONV_INST/p7148A29051                  -             INV_X32    0.004   18.152   1.120  
      RESULTS_CONV_INST/p7148A29051                  A ^ -> ZN v   INV_X32    0.322   18.474   1.442  
      RESULTS_CONV_INST/p7155A28977                  -             OAI22_X4   0.001   18.475   1.443  
      RESULTS_CONV_INST/p7155A28977                  A2 v -> ZN ^  OAI22_X4   1.169   19.644   2.612  
      RESULTS_CONV_INST/r1477_reg[8]                 -             SDFF_X2    0.000   19.644   2.612  
      -------------------------------------------------------------------------------------------------
Path 116: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r697_reg[9]/CK 
Endpoint:   RESULTS_CONV_INST/r697_reg[9]/D        (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.463
- Setup                         0.709
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.354
- Arrival Time                 19.370
= Slack Time                  -17.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      --------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Retime  Arrival  Required  
                                                                                     Delay   Time     Time  
      --------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^          -          -       5.334    -11.683  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^ -> Q v   SDFFS_X2   0.687   6.021    -10.996  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  -             BUF_X16    0.000   6.021    -10.996  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  A v -> Z v    BUF_X16    0.527   6.548    -10.469  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A             -             NOR3_X1    0.030   6.578    -10.438  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A             A3 v -> ZN ^  NOR3_X1    0.899   7.477    -9.539  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A             -             NAND2_X1   0.000   7.477    -9.539  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A             A2 ^ -> ZN v  NAND2_X1   0.361   7.838    -9.178  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A             -             NOR4_X2    0.000   7.838    -9.178  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A             A4 v -> ZN ^  NOR4_X2    1.874   9.713    -7.304  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133         -             NAND2_X4   0.000   9.713    -7.304  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133         A1 ^ -> ZN v  NAND2_X4   0.528   10.241   -6.776  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D             -             NOR2_X4    0.000   10.241   -6.776  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D             A2 v -> ZN ^  NOR2_X4    3.264   13.505   -3.512  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A             -             AOI222_X1  0.007   13.512   -3.504  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A             B1 ^ -> ZN v  AOI222_X1  1.675   15.187   -1.829  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6074         -             NAND3_X4   0.000   15.188   -1.829  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6074         A2 v -> ZN ^  NAND3_X4   1.109   16.297   -0.720  
      FE_SIG_C579_tdsp_data_out_9_                          -             BUF_X16    0.000   16.297   -0.720  
      FE_SIG_C579_tdsp_data_out_9_                          A ^ -> Z ^    BUF_X16    0.563   16.860   -0.157  
      FE_OFC21_tdsp_data_out_9_                             -             BUF_X16    0.000   16.860   -0.157  
      FE_OFC21_tdsp_data_out_9_                             A ^ -> Z ^    BUF_X16    0.472   17.332   0.315  
      FE_OFCC475_FE_OFN21_tdsp_data_out_9_                  -             BUF_X32    0.002   17.334   0.318  
      FE_OFCC475_FE_OFN21_tdsp_data_out_9_                  A ^ -> Z ^    BUF_X32    0.726   18.060   1.043  
      RESULTS_CONV_INST/p7148A                              -             INV_X32    0.009   18.069   1.052  
      RESULTS_CONV_INST/p7148A                              A ^ -> ZN v   INV_X32    0.270   18.339   1.323  
      RESULTS_CONV_INST/FE_OFCC476_n_2002                   -             BUF_X4     0.000   18.339   1.323  
      RESULTS_CONV_INST/FE_OFCC476_n_2002                   A v -> Z v    BUF_X4     0.372   18.711   1.694  
      RESULTS_CONV_INST/p7155A29043                         -             OAI22_X1   0.000   18.711   1.694  
      RESULTS_CONV_INST/p7155A29043                         A2 v -> ZN ^  OAI22_X1   0.659   19.370   2.354  
      RESULTS_CONV_INST/r697_reg[9]                         -             SDFF_X2    0.000   19.370   2.354  
      --------------------------------------------------------------------------------------------------------
Path 117: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1633_reg[8]/CK 
Endpoint:   RESULTS_CONV_INST/r1633_reg[8]/D        (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.528
- Setup                         0.775
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.353
- Arrival Time                 19.356
= Slack Time                  -17.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -11.642  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -10.969  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -10.969  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -9.709  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -9.703  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -9.295  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -9.295  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -7.420  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -7.420  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -6.892  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -6.892  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -3.628  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6103  -             AOI222_X1  0.007   13.383   -3.621  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6103  B1 ^ -> ZN v  AOI222_X1  1.574   14.957   -2.046  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6075  -             NAND3_X4   0.000   14.957   -2.046  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6075  A2 v -> ZN ^  NAND3_X4   1.959   16.917   -0.087  
      FE_OFC24_tdsp_data_out_8_                      -             BUF_X32    0.003   16.920   -0.084  
      FE_OFC24_tdsp_data_out_8_                      A ^ -> Z ^    BUF_X32    1.227   18.147   1.144  
      RESULTS_CONV_INST/p7148A29051                  -             INV_X32    0.004   18.152   1.148  
      RESULTS_CONV_INST/p7148A29051                  A ^ -> ZN v   INV_X32    0.322   18.474   1.471  
      RESULTS_CONV_INST/p7155A28989                  -             OAI22_X1   0.001   18.475   1.472  
      RESULTS_CONV_INST/p7155A28989                  A2 v -> ZN ^  OAI22_X1   0.881   19.356   2.353  
      RESULTS_CONV_INST/r1633_reg[8]                 -             SDFF_X2    0.000   19.356   2.353  
      -------------------------------------------------------------------------------------------------
Path 118: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r941_reg[15]/CK 
Endpoint:   RESULTS_CONV_INST/r941_reg[15]/D      (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.440
- Setup                         0.810
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.230
- Arrival Time                 19.185
= Slack Time                  -16.955
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      ----------------------------------------------------------------------------------------------------------
      Instance                                                 Arc           Cell      Retime  Arrival  Required  
                                                                                       Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                      CK ^          -         -       5.218    -11.737  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                      CK ^ -> Q ^   SDFFR_X2  1.914   7.132    -9.823  
      TDSP_CORE_INST/FE_OFC180_arp                             -             BUF_X32   0.000   7.132    -9.823  
      TDSP_CORE_INST/FE_OFC180_arp                             A ^ -> Z ^    BUF_X32   0.915   8.046    -8.909  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp3747A               -             INV_X32   0.006   8.052    -8.903  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp3747A               A ^ -> ZN v   INV_X32   0.339   8.391    -8.564  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A                -             AOI22_X4  0.002   8.394    -8.561  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A                A2 v -> ZN ^  AOI22_X4  1.276   9.670    -7.285  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A                -             OAI22_X1  0.000   9.670    -7.285  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A                A1 ^ -> ZN v  OAI22_X1  0.466   10.136   -6.818  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A                -             NAND2_X1  0.000   10.137   -6.818  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A                A2 v -> ZN ^  NAND2_X1  0.607   10.743   -6.212  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                -             NOR2_X4   0.000   10.743   -6.212  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                A2 ^ -> ZN v  NOR2_X4   0.286   11.030   -5.925  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                -             NAND2_X4  0.000   11.030   -5.925  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                A1 v -> ZN ^  NAND2_X4  0.511   11.540   -5.415  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 -             XNOR2_X1  0.000   11.540   -5.415  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 A ^ -> ZN v   XNOR2_X1  0.901   12.441   -4.514  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  -             BUF_X32   0.000   12.441   -4.514  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  A v -> Z v    BUF_X32   0.618   13.059   -3.895  
      FE_OFC108_t_addrs_3_                                     -             BUF_X32   0.002   13.062   -3.893  
      FE_OFC108_t_addrs_3_                                     A v -> Z v    BUF_X32   0.564   13.626   -3.329  
      RESULTS_CONV_INST/p7764A                                 -             NOR2_X1   0.001   13.627   -3.328  
      RESULTS_CONV_INST/p7764A                                 A2 v -> ZN ^  NOR2_X1   0.665   14.292   -2.663  
      RESULTS_CONV_INST/p7767A                                 -             AND3_X4   0.000   14.292   -2.663  
      RESULTS_CONV_INST/p7767A                                 A1 ^ -> ZN ^  AND3_X4   2.503   16.795   -0.160  
      RESULTS_CONV_INST/p7769A                                 -             INV_X32   0.003   16.798   -0.157  
      RESULTS_CONV_INST/p7769A                                 A ^ -> ZN v   INV_X32   0.835   17.633   0.678  
      RESULTS_CONV_INST/p7145A29004                            -             OAI22_X1  0.002   17.635   0.680  
      RESULTS_CONV_INST/p7145A29004                            A1 v -> ZN ^  OAI22_X1  1.550   19.185   2.230  
      RESULTS_CONV_INST/r941_reg[15]                           -             SDFF_X2   0.000   19.185   2.230  
      ----------------------------------------------------------------------------------------------------------
Path 119: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r697_reg[11]/CK 
Endpoint:   RESULTS_CONV_INST/r697_reg[11]/D      (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.445
- Setup                         0.762
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.283
- Arrival Time                 19.232
= Slack Time                  -16.949
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      ----------------------------------------------------------------------------------------------------------
      Instance                                                 Arc           Cell      Retime  Arrival  Required  
                                                                                       Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                      CK ^          -         -       5.218    -11.732  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                      CK ^ -> Q ^   SDFFR_X2  1.914   7.132    -9.817  
      TDSP_CORE_INST/FE_OFC180_arp                             -             BUF_X32   0.000   7.132    -9.817  
      TDSP_CORE_INST/FE_OFC180_arp                             A ^ -> Z ^    BUF_X32   0.915   8.046    -8.903  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp3747A               -             INV_X32   0.006   8.052    -8.897  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp3747A               A ^ -> ZN v   INV_X32   0.339   8.391    -8.558  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A                -             AOI22_X4  0.002   8.394    -8.555  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A                A2 v -> ZN ^  AOI22_X4  1.276   9.670    -7.279  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A                -             OAI22_X1  0.000   9.670    -7.279  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A                A1 ^ -> ZN v  OAI22_X1  0.466   10.136   -6.813  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A                -             NAND2_X1  0.000   10.137   -6.813  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A                A2 v -> ZN ^  NAND2_X1  0.607   10.743   -6.206  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                -             NOR2_X4   0.000   10.743   -6.206  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                A2 ^ -> ZN v  NOR2_X4   0.286   11.030   -5.919  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                -             NAND2_X4  0.000   11.030   -5.919  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                A1 v -> ZN ^  NAND2_X4  0.511   11.540   -5.409  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 -             XNOR2_X1  0.000   11.540   -5.409  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 A ^ -> ZN v   XNOR2_X1  0.901   12.441   -4.508  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  -             BUF_X32   0.000   12.441   -4.508  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  A v -> Z v    BUF_X32   0.618   13.059   -3.890  
      FE_OFC108_t_addrs_3_                                     -             BUF_X32   0.002   13.062   -3.887  
      FE_OFC108_t_addrs_3_                                     A v -> Z v    BUF_X32   0.564   13.626   -3.323  
      RESULTS_CONV_INST/p6053A                                 -             OR2_X1    0.002   13.628   -3.321  
      RESULTS_CONV_INST/p6053A                                 A1 v -> ZN v  OR2_X1    0.492   14.120   -2.829  
      RESULTS_CONV_INST/p7626A                                 -             NOR2_X1   0.000   14.120   -2.829  
      RESULTS_CONV_INST/p7626A                                 A2 v -> ZN ^  NOR2_X1   0.402   14.522   -2.427  
      RESULTS_CONV_INST/p7591A                                 -             AND2_X4   0.000   14.522   -2.427  
      RESULTS_CONV_INST/p7591A                                 A1 ^ -> ZN ^  AND2_X4   2.364   16.885   -0.064  
      RESULTS_CONV_INST/p7586A                                 -             INV_X32   0.001   16.886   -0.063  
      RESULTS_CONV_INST/p7586A                                 A ^ -> ZN v   INV_X32   0.901   17.787   0.838  
      RESULTS_CONV_INST/p7155A29030                            -             OAI22_X1  0.004   17.791   0.842  
      RESULTS_CONV_INST/p7155A29030                            A1 v -> ZN ^  OAI22_X1  1.441   19.232   2.283  
      RESULTS_CONV_INST/r697_reg[11]                           -             SDFF_X2   0.000   19.232   2.283  
      ----------------------------------------------------------------------------------------------------------
Path 120: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r852_reg[1]/CK 
Endpoint:   RESULTS_CONV_INST/r852_reg[1]/D       (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.517
- Setup                         0.738
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.379
- Arrival Time                 19.327
= Slack Time                  -16.948
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      ----------------------------------------------------------------------------------------------------------
      Instance                                                 Arc           Cell      Retime  Arrival  Required  
                                                                                       Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                      CK ^          -         -       5.218    -11.731  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                      CK ^ -> Q ^   SDFFR_X2  1.914   7.132    -9.817  
      TDSP_CORE_INST/FE_OFC180_arp                             -             BUF_X32   0.000   7.132    -9.817  
      TDSP_CORE_INST/FE_OFC180_arp                             A ^ -> Z ^    BUF_X32   0.915   8.046    -8.902  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4255A                -             MUX2_X2   0.002   8.049    -8.900  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4255A                S ^ -> Z ^    MUX2_X2   1.260   9.309    -7.640  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5700A                -             AOI22_X1  0.001   9.309    -7.639  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5700A                A1 ^ -> ZN v  AOI22_X1  0.711   10.021   -6.928  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                -             NOR2_X4   0.000   10.021   -6.928  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                A1 v -> ZN ^  NOR2_X4   0.780   10.800   -6.148  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                -             NAND2_X4  0.000   10.800   -6.148  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                A1 ^ -> ZN v  NAND2_X4  0.364   11.164   -5.784  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 -             XNOR2_X1  0.000   11.164   -5.784  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 A v -> ZN v   XNOR2_X1  1.100   12.264   -4.685  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  -             BUF_X32   0.000   12.264   -4.685  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  A v -> Z v    BUF_X32   0.618   12.882   -4.066  
      FE_OFC108_t_addrs_3_                                     -             BUF_X32   0.002   12.884   -4.064  
      FE_OFC108_t_addrs_3_                                     A v -> Z v    BUF_X32   0.564   13.449   -3.500  
      RESULTS_CONV_INST/p7764A                                 -             NOR2_X1   0.001   13.450   -3.498  
      RESULTS_CONV_INST/p7764A                                 A2 v -> ZN ^  NOR2_X1   0.665   14.114   -2.834  
      RESULTS_CONV_INST/p7767A29046                            -             AND3_X4   0.000   14.114   -2.834  
      RESULTS_CONV_INST/p7767A29046                            A1 ^ -> ZN ^  AND3_X4   2.944   17.059   0.110  
      RESULTS_CONV_INST/p7769A29045                            -             INV_X32   0.005   17.064   0.116  
      RESULTS_CONV_INST/p7769A29045                            A ^ -> ZN v   INV_X32   0.895   17.958   1.010  
      RESULTS_CONV_INST/p7155A29026                            -             OAI22_X1  0.001   17.959   1.011  
      RESULTS_CONV_INST/p7155A29026                            A1 v -> ZN ^  OAI22_X1  1.368   19.327   2.379  
      RESULTS_CONV_INST/r852_reg[1]                            -             SDFF_X2   0.000   19.327   2.379  
      ----------------------------------------------------------------------------------------------------------
Path 121: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r852_reg[2]/CK 
Endpoint:   RESULTS_CONV_INST/r852_reg[2]/D       (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.516
- Setup                         0.736
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.380
- Arrival Time                 19.315
= Slack Time                  -16.935
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      ----------------------------------------------------------------------------------------------------------
      Instance                                                 Arc           Cell      Retime  Arrival  Required  
                                                                                       Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                      CK ^          -         -       5.218    -11.718  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                      CK ^ -> Q ^   SDFFR_X2  1.914   7.132    -9.804  
      TDSP_CORE_INST/FE_OFC180_arp                             -             BUF_X32   0.000   7.132    -9.804  
      TDSP_CORE_INST/FE_OFC180_arp                             A ^ -> Z ^    BUF_X32   0.915   8.046    -8.889  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4255A                -             MUX2_X2   0.002   8.049    -8.887  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4255A                S ^ -> Z ^    MUX2_X2   1.260   9.309    -7.627  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5700A                -             AOI22_X1  0.001   9.309    -7.626  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5700A                A1 ^ -> ZN v  AOI22_X1  0.711   10.021   -6.915  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                -             NOR2_X4   0.000   10.021   -6.915  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                A1 v -> ZN ^  NOR2_X4   0.780   10.800   -6.135  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                -             NAND2_X4  0.000   10.800   -6.135  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                A1 ^ -> ZN v  NAND2_X4  0.364   11.164   -5.772  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 -             XNOR2_X1  0.000   11.164   -5.772  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 A v -> ZN v   XNOR2_X1  1.100   12.264   -4.672  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  -             BUF_X32   0.000   12.264   -4.672  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  A v -> Z v    BUF_X32   0.618   12.882   -4.054  
      FE_OFC108_t_addrs_3_                                     -             BUF_X32   0.002   12.884   -4.051  
      FE_OFC108_t_addrs_3_                                     A v -> Z v    BUF_X32   0.564   13.449   -3.487  
      RESULTS_CONV_INST/p7764A                                 -             NOR2_X1   0.001   13.450   -3.486  
      RESULTS_CONV_INST/p7764A                                 A2 v -> ZN ^  NOR2_X1   0.665   14.114   -2.821  
      RESULTS_CONV_INST/p7767A29046                            -             AND3_X4   0.000   14.114   -2.821  
      RESULTS_CONV_INST/p7767A29046                            A1 ^ -> ZN ^  AND3_X4   2.944   17.059   0.123  
      RESULTS_CONV_INST/p7769A29045                            -             INV_X32   0.005   17.064   0.128  
      RESULTS_CONV_INST/p7769A29045                            A ^ -> ZN v   INV_X32   0.895   17.958   1.023  
      RESULTS_CONV_INST/p7155A28996                            -             OAI22_X1  0.001   17.959   1.024  
      RESULTS_CONV_INST/p7155A28996                            A1 v -> ZN ^  OAI22_X1  1.356   19.315   2.380  
      RESULTS_CONV_INST/r852_reg[2]                            -             SDFF_X2   0.000   19.315   2.380  
      ----------------------------------------------------------------------------------------------------------
Path 122: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1477_reg[4]/CK 
Endpoint:   RESULTS_CONV_INST/r1477_reg[4]/D        (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.513
- Setup                         0.769
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.344
- Arrival Time                 19.276
= Slack Time                  -16.932
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -11.571  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -10.898  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -10.898  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -9.637  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -9.631  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -9.223  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -9.223  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -7.349  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -7.349  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -6.821  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -6.821  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -3.557  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6109  -             AOI222_X1  0.003   13.379   -3.553  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6109  B1 ^ -> ZN v  AOI222_X1  1.884   15.263   -1.669  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6080  -             NAND3_X4   0.000   15.264   -1.668  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6080  A2 v -> ZN ^  NAND3_X4   1.171   16.434   -0.498  
      FE_SIG_C581_tdsp_data_out_4_                   -             BUF_X16    0.000   16.434   -0.498  
      FE_SIG_C581_tdsp_data_out_4_                   A ^ -> Z ^    BUF_X16    0.578   17.012   0.080  
      FE_OFC41_tdsp_data_out_4_                      -             BUF_X4     0.001   17.013   0.081  
      FE_OFC41_tdsp_data_out_4_                      A ^ -> Z ^    BUF_X4     0.262   17.275   0.343  
      FE_OFCC470_FE_OFN41_tdsp_data_out_4_           -             BUF_X32    0.000   17.275   0.343  
      FE_OFCC470_FE_OFN41_tdsp_data_out_4_           A ^ -> Z ^    BUF_X32    0.764   18.038   1.106  
      RESULTS_CONV_INST/p7148A29052                  -             INV_X32    0.024   18.062   1.130  
      RESULTS_CONV_INST/p7148A29052                  A ^ -> ZN v   INV_X32    0.355   18.417   1.485  
      RESULTS_CONV_INST/p7155A29021                  -             OAI22_X1   0.002   18.418   1.486  
      RESULTS_CONV_INST/p7155A29021                  A2 v -> ZN ^  OAI22_X1   0.857   19.276   2.344  
      RESULTS_CONV_INST/r1477_reg[4]                 -             SDFF_X2    0.000   19.276   2.344  
      -------------------------------------------------------------------------------------------------
Path 123: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r852_reg[6]/CK 
Endpoint:   RESULTS_CONV_INST/r852_reg[6]/D       (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.548
- Setup                         0.723
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.424
- Arrival Time                 19.340
= Slack Time                  -16.916
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      ----------------------------------------------------------------------------------------------------------
      Instance                                                 Arc           Cell      Retime  Arrival  Required  
                                                                                       Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                      CK ^          -         -       5.218    -11.699  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                      CK ^ -> Q ^   SDFFR_X2  1.914   7.132    -9.785  
      TDSP_CORE_INST/FE_OFC180_arp                             -             BUF_X32   0.000   7.132    -9.785  
      TDSP_CORE_INST/FE_OFC180_arp                             A ^ -> Z ^    BUF_X32   0.915   8.046    -8.870  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4255A                -             MUX2_X2   0.002   8.049    -8.868  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4255A                S ^ -> Z ^    MUX2_X2   1.260   9.309    -7.608  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5700A                -             AOI22_X1  0.001   9.309    -7.607  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5700A                A1 ^ -> ZN v  AOI22_X1  0.711   10.021   -6.896  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                -             NOR2_X4   0.000   10.021   -6.896  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                A1 v -> ZN ^  NOR2_X4   0.780   10.800   -6.116  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                -             NAND2_X4  0.000   10.800   -6.116  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                A1 ^ -> ZN v  NAND2_X4  0.364   11.164   -5.753  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 -             XNOR2_X1  0.000   11.164   -5.753  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 A v -> ZN v   XNOR2_X1  1.100   12.264   -4.653  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  -             BUF_X32   0.000   12.264   -4.653  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  A v -> Z v    BUF_X32   0.618   12.882   -4.035  
      FE_OFC108_t_addrs_3_                                     -             BUF_X32   0.002   12.884   -4.032  
      FE_OFC108_t_addrs_3_                                     A v -> Z v    BUF_X32   0.564   13.449   -3.468  
      RESULTS_CONV_INST/p7764A                                 -             NOR2_X1   0.001   13.450   -3.467  
      RESULTS_CONV_INST/p7764A                                 A2 v -> ZN ^  NOR2_X1   0.665   14.114   -2.802  
      RESULTS_CONV_INST/p7767A29046                            -             AND3_X4   0.000   14.114   -2.802  
      RESULTS_CONV_INST/p7767A29046                            A1 ^ -> ZN ^  AND3_X4   2.944   17.059   0.142  
      RESULTS_CONV_INST/p7769A29045                            -             INV_X32   0.005   17.064   0.147  
      RESULTS_CONV_INST/p7769A29045                            A ^ -> ZN v   INV_X32   0.895   17.958   1.042  
      RESULTS_CONV_INST/p7155A28998                            -             OAI22_X1  0.000   17.959   1.042  
      RESULTS_CONV_INST/p7155A28998                            A1 v -> ZN ^  OAI22_X1  1.382   19.340   2.424  
      RESULTS_CONV_INST/r852_reg[6]                            -             SDFF_X2   0.000   19.340   2.424  
      ----------------------------------------------------------------------------------------------------------
Path 124: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1200_reg[8]/CK 
Endpoint:   RESULTS_CONV_INST/r1200_reg[8]/D        (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.528
- Setup                         0.749
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.379
- Arrival Time                 19.295
= Slack Time                  -16.916
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -11.554  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -10.881  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -10.881  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -9.621  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -9.615  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -9.207  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -9.207  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -7.332  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -7.332  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -6.805  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -6.805  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -3.540  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6103  -             AOI222_X1  0.007   13.383   -3.533  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6103  B1 ^ -> ZN v  AOI222_X1  1.574   14.957   -1.958  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6075  -             NAND3_X4   0.000   14.957   -1.958  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6075  A2 v -> ZN ^  NAND3_X4   1.959   16.917   0.001  
      FE_OFC24_tdsp_data_out_8_                      -             BUF_X32    0.003   16.920   0.004  
      FE_OFC24_tdsp_data_out_8_                      A ^ -> Z ^    BUF_X32    1.227   18.147   1.232  
      RESULTS_CONV_INST/p7148A29051                  -             INV_X32    0.004   18.152   1.236  
      RESULTS_CONV_INST/p7148A29051                  A ^ -> ZN v   INV_X32    0.322   18.474   1.559  
      RESULTS_CONV_INST/p7155A28962                  -             OAI22_X1   0.001   18.475   1.560  
      RESULTS_CONV_INST/p7155A28962                  A2 v -> ZN ^  OAI22_X1   0.819   19.294   2.379  
      RESULTS_CONV_INST/r1200_reg[8]                 -             SDFF_X2    0.000   19.295   2.379  
      -------------------------------------------------------------------------------------------------
Path 125: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r941_reg[8]/CK 
Endpoint:   RESULTS_CONV_INST/r941_reg[8]/D         (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.463
- Setup                         0.720
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.342
- Arrival Time                 19.246
= Slack Time                  -16.904
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -11.543  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -10.869  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -10.869  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -9.609  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -9.603  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -9.195  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -9.195  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -7.321  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -7.321  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -6.793  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -6.793  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -3.528  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6103  -             AOI222_X1  0.007   13.383   -3.521  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6103  B1 ^ -> ZN v  AOI222_X1  1.574   14.957   -1.947  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6075  -             NAND3_X4   0.000   14.957   -1.947  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6075  A2 v -> ZN ^  NAND3_X4   1.959   16.917   0.013  
      FE_OFC24_tdsp_data_out_8_                      -             BUF_X32    0.003   16.920   0.016  
      FE_OFC24_tdsp_data_out_8_                      A ^ -> Z ^    BUF_X32    1.227   18.147   1.243  
      RESULTS_CONV_INST/p7148A29051                  -             INV_X32    0.004   18.152   1.248  
      RESULTS_CONV_INST/p7148A29051                  A ^ -> ZN v   INV_X32    0.322   18.474   1.570  
      RESULTS_CONV_INST/p7155A29013                  -             OAI22_X1   0.000   18.474   1.571  
      RESULTS_CONV_INST/p7155A29013                  A2 v -> ZN ^  OAI22_X1   0.772   19.246   2.342  
      RESULTS_CONV_INST/r941_reg[8]                  -             SDFF_X2    0.000   19.246   2.342  
      -------------------------------------------------------------------------------------------------
Path 126: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r697_reg[2]/CK 
Endpoint:   RESULTS_CONV_INST/r697_reg[2]/D       (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.516
- Setup                         0.780
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.336
- Arrival Time                 19.233
= Slack Time                  -16.897
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      ----------------------------------------------------------------------------------------------------------
      Instance                                                 Arc           Cell      Retime  Arrival  Required  
                                                                                       Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                      CK ^          -         -       5.218    -11.679  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                      CK ^ -> Q ^   SDFFR_X2  1.914   7.132    -9.765  
      TDSP_CORE_INST/FE_OFC180_arp                             -             BUF_X32   0.000   7.132    -9.765  
      TDSP_CORE_INST/FE_OFC180_arp                             A ^ -> Z ^    BUF_X32   0.915   8.046    -8.851  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp3747A               -             INV_X32   0.006   8.052    -8.845  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp3747A               A ^ -> ZN v   INV_X32   0.339   8.391    -8.506  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A                -             AOI22_X4  0.002   8.394    -8.503  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A                A2 v -> ZN ^  AOI22_X4  1.276   9.670    -7.227  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A                -             OAI22_X1  0.000   9.670    -7.227  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A                A1 ^ -> ZN v  OAI22_X1  0.466   10.136   -6.760  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A                -             NAND2_X1  0.000   10.137   -6.760  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A                A2 v -> ZN ^  NAND2_X1  0.607   10.743   -6.153  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                -             NOR2_X4   0.000   10.743   -6.153  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                A2 ^ -> ZN v  NOR2_X4   0.286   11.030   -5.867  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                -             NAND2_X4  0.000   11.030   -5.867  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                A1 v -> ZN ^  NAND2_X4  0.511   11.540   -5.356  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 -             XNOR2_X1  0.000   11.540   -5.356  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 A ^ -> ZN v   XNOR2_X1  0.901   12.441   -4.456  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  -             BUF_X32   0.000   12.441   -4.456  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  A v -> Z v    BUF_X32   0.618   13.059   -3.837  
      FE_OFC108_t_addrs_3_                                     -             BUF_X32   0.002   13.062   -3.835  
      FE_OFC108_t_addrs_3_                                     A v -> Z v    BUF_X32   0.564   13.626   -3.271  
      RESULTS_CONV_INST/p6053A                                 -             OR2_X1    0.002   13.628   -3.268  
      RESULTS_CONV_INST/p6053A                                 A1 v -> ZN v  OR2_X1    0.492   14.120   -2.777  
      RESULTS_CONV_INST/p7626A                                 -             NOR2_X1   0.000   14.120   -2.777  
      RESULTS_CONV_INST/p7626A                                 A2 v -> ZN ^  NOR2_X1   0.402   14.522   -2.375  
      RESULTS_CONV_INST/p7591A                                 -             AND2_X4   0.000   14.522   -2.375  
      RESULTS_CONV_INST/p7591A                                 A1 ^ -> ZN ^  AND2_X4   2.364   16.885   -0.011  
      RESULTS_CONV_INST/p7586A                                 -             INV_X32   0.001   16.886   -0.010  
      RESULTS_CONV_INST/p7586A                                 A ^ -> ZN v   INV_X32   0.901   17.787   0.890  
      RESULTS_CONV_INST/p7155A29036                            -             OAI22_X1  0.001   17.788   0.892  
      RESULTS_CONV_INST/p7155A29036                            A1 v -> ZN ^  OAI22_X1  1.444   19.232   2.336  
      RESULTS_CONV_INST/r697_reg[2]                            -             SDFF_X2   0.000   19.233   2.336  
      ----------------------------------------------------------------------------------------------------------
Path 127: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r697_reg[8]/CK 
Endpoint:   RESULTS_CONV_INST/r697_reg[8]/D         (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.463
- Setup                         0.717
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.346
- Arrival Time                 19.238
= Slack Time                  -16.892
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -11.531  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -10.857  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -10.857  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -9.597  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -9.591  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -9.183  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -9.183  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -7.308  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -7.308  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -6.781  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -6.781  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -3.516  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6103  -             AOI222_X1  0.007   13.383   -3.509  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6103  B1 ^ -> ZN v  AOI222_X1  1.574   14.957   -1.934  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6075  -             NAND3_X4   0.000   14.957   -1.934  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6075  A2 v -> ZN ^  NAND3_X4   1.959   16.917   0.025  
      FE_OFC24_tdsp_data_out_8_                      -             BUF_X32    0.003   16.920   0.028  
      FE_OFC24_tdsp_data_out_8_                      A ^ -> Z ^    BUF_X32    1.227   18.147   1.256  
      RESULTS_CONV_INST/p7148A29051                  -             INV_X32    0.004   18.152   1.260  
      RESULTS_CONV_INST/p7148A29051                  A ^ -> ZN v   INV_X32    0.322   18.474   1.582  
      RESULTS_CONV_INST/p7155A29042                  -             OAI22_X1   0.000   18.474   1.583  
      RESULTS_CONV_INST/p7155A29042                  A2 v -> ZN ^  OAI22_X1   0.763   19.238   2.346  
      RESULTS_CONV_INST/r697_reg[8]                  -             SDFF_X2    0.000   19.238   2.346  
      -------------------------------------------------------------------------------------------------
Path 128: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r941_reg[11]/CK 
Endpoint:   RESULTS_CONV_INST/r941_reg[11]/D        (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.431
- Setup                         0.744
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.288
- Arrival Time                 19.154
= Slack Time                  -16.866
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -11.505  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -10.832  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -10.832  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -9.571  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -9.565  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -9.157  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -9.157  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -7.283  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -7.283  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -6.755  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -6.755  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -3.491  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6116  -             AOI222_X1  0.007   13.382   -3.484  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6116  B1 ^ -> ZN v  AOI222_X1  1.666   15.049   -1.817  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6086  -             NAND3_X4   0.000   15.049   -1.817  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6086  A2 v -> ZN ^  NAND3_X4   1.133   16.182   -0.684  
      FE_SIG_C578_tdsp_data_out_11_                  -             BUF_X16    0.000   16.182   -0.684  
      FE_SIG_C578_tdsp_data_out_11_                  A ^ -> Z ^    BUF_X16    0.649   16.831   -0.035  
      FE_OFC30_tdsp_data_out_11_                     -             BUF_X16    0.002   16.833   -0.033  
      FE_OFC30_tdsp_data_out_11_                     A ^ -> Z ^    BUF_X16    0.559   17.391   0.525  
      FE_OFCC474_FE_OFN30_tdsp_data_out_11_          -             BUF_X32    0.004   17.395   0.529  
      FE_OFCC474_FE_OFN30_tdsp_data_out_11_          A ^ -> Z ^    BUF_X32    0.673   18.068   1.202  
      RESULTS_CONV_INST/p7148A29054                  -             INV_X32    0.006   18.074   1.208  
      RESULTS_CONV_INST/p7148A29054                  A ^ -> ZN v   INV_X32    0.322   18.396   1.530  
      RESULTS_CONV_INST/p7155A29003                  -             OAI22_X1   0.001   18.397   1.531  
      RESULTS_CONV_INST/p7155A29003                  A2 v -> ZN ^  OAI22_X1   0.756   19.154   2.288  
      RESULTS_CONV_INST/r941_reg[11]                 -             SDFF_X2    0.000   19.154   2.288  
      -------------------------------------------------------------------------------------------------
Path 129: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r697_reg[4]/CK 
Endpoint:   RESULTS_CONV_INST/r697_reg[4]/D         (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.514
- Setup                         0.744
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.370
- Arrival Time                 19.186
= Slack Time                  -16.816
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -11.455  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -10.782  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -10.782  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -9.521  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -9.516  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -9.107  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -9.107  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -7.233  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -7.233  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -6.705  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -6.705  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -3.441  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6109  -             AOI222_X1  0.003   13.379   -3.437  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6109  B1 ^ -> ZN v  AOI222_X1  1.884   15.263   -1.553  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6080  -             NAND3_X4   0.000   15.264   -1.553  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6080  A2 v -> ZN ^  NAND3_X4   1.171   16.434   -0.382  
      FE_SIG_C581_tdsp_data_out_4_                   -             BUF_X16    0.000   16.434   -0.382  
      FE_SIG_C581_tdsp_data_out_4_                   A ^ -> Z ^    BUF_X16    0.578   17.012   0.196  
      FE_OFC41_tdsp_data_out_4_                      -             BUF_X4     0.001   17.013   0.196  
      FE_OFC41_tdsp_data_out_4_                      A ^ -> Z ^    BUF_X4     0.262   17.275   0.459  
      FE_OFCC470_FE_OFN41_tdsp_data_out_4_           -             BUF_X32    0.000   17.275   0.459  
      FE_OFCC470_FE_OFN41_tdsp_data_out_4_           A ^ -> Z ^    BUF_X32    0.764   18.038   1.222  
      RESULTS_CONV_INST/p7148A29052                  -             INV_X32    0.024   18.062   1.246  
      RESULTS_CONV_INST/p7148A29052                  A ^ -> ZN v   INV_X32    0.355   18.417   1.601  
      RESULTS_CONV_INST/p7155A29038                  -             OAI22_X1   0.000   18.417   1.601  
      RESULTS_CONV_INST/p7155A29038                  A2 v -> ZN ^  OAI22_X1   0.769   19.186   2.370  
      RESULTS_CONV_INST/r697_reg[4]                  -             SDFF_X2    0.000   19.186   2.370  
      -------------------------------------------------------------------------------------------------
Path 130: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1477_reg[7]/CK 
Endpoint:   RESULTS_CONV_INST/r1477_reg[7]/D        (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.528
- Setup                         0.774
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.353
- Arrival Time                 19.167
= Slack Time                  -16.814
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                      Arc           Cell       Retime  Arrival  Required  
                                                                                             Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^          -          -       5.361    -11.453  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -10.780  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   -             BUF_X8     0.000   6.034    -10.780  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   A ^ -> Z ^    BUF_X8     1.260   7.295    -9.519  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     -             NAND2_X1   0.006   7.301    -9.514  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -9.105  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     -             NOR4_X2    0.000   7.709    -9.105  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     A4 v -> ZN ^  NOR4_X2    1.874   9.583    -7.231  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 -             NAND2_X4   0.000   9.583    -7.231  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -6.703  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     -             NOR2_X4    0.000   10.111   -6.703  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     A2 v -> ZN ^  NOR2_X4    3.264   13.375   -3.439  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6105                 -             AOI222_X1  0.007   13.383   -3.431  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6105                 B1 ^ -> ZN v  AOI222_X1  1.272   14.655   -2.159  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6076                 -             NAND3_X1   0.000   14.655   -2.159  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6076                 A2 v -> ZN ^  NAND3_X1   1.717   16.372   -0.442  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC28_tdsp_data_out_7_  -             BUF_X32    0.000   16.372   -0.442  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC28_tdsp_data_out_7_  A ^ -> Z ^    BUF_X32    1.274   17.646   0.832  
      RESULTS_CONV_INST/p7148A29055                                 -             INV_X4     0.019   17.665   0.851  
      RESULTS_CONV_INST/p7148A29055                                 A ^ -> ZN v   INV_X4     0.242   17.907   1.092  
      RESULTS_CONV_INST/FE_SIG_C580_n_1989                          -             BUF_X16    0.000   17.907   1.092  
      RESULTS_CONV_INST/FE_SIG_C580_n_1989                          A v -> Z v    BUF_X16    0.482   18.389   1.575  
      RESULTS_CONV_INST/p7155A29016                                 -             OAI22_X1   0.001   18.390   1.576  
      RESULTS_CONV_INST/p7155A29016                                 A2 v -> ZN ^  OAI22_X1   0.777   19.167   2.353  
      RESULTS_CONV_INST/r1477_reg[7]                                -             SDFF_X2    0.000   19.167   2.353  
      ----------------------------------------------------------------------------------------------------------------
Path 131: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1200_reg[2]/CK 
Endpoint:   RESULTS_CONV_INST/r1200_reg[2]/D        (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.440
- Setup                         0.742
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.298
- Arrival Time                 19.097
= Slack Time                  -16.799
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                      Arc           Cell       Retime  Arrival  Required  
                                                                                             Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^          -          -       5.361    -11.438  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -10.765  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   -             BUF_X8     0.000   6.034    -10.765  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   A ^ -> Z ^    BUF_X8     1.260   7.295    -9.504  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     -             NAND2_X1   0.006   7.301    -9.498  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -9.090  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     -             NOR4_X2    0.000   7.709    -9.090  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     A4 v -> ZN ^  NOR4_X2    1.874   9.583    -7.216  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 -             NAND2_X4   0.000   9.583    -7.216  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -6.688  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     -             NOR2_X4    0.000   10.111   -6.688  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     A2 v -> ZN ^  NOR2_X4    3.264   13.375   -3.424  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6112                 -             AOI222_X1  0.002   13.377   -3.422  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6112                 B1 ^ -> ZN v  AOI222_X1  1.673   15.050   -1.749  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6083                 -             NAND3_X1   0.000   15.051   -1.748  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6083                 A2 v -> ZN ^  NAND3_X1   1.017   16.068   -0.731  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC50_tdsp_data_out_2_  -             BUF_X32    0.000   16.068   -0.731  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC50_tdsp_data_out_2_  A ^ -> Z ^    BUF_X32    0.903   16.971   0.172  
      FE_OFC51_tdsp_data_out_2_                                     -             BUF_X32    0.012   16.983   0.184  
      FE_OFC51_tdsp_data_out_2_                                     A ^ -> Z ^    BUF_X32    0.754   17.738   0.939  
      RESULTS_CONV_INST/p7148A29048                                 -             INV_X2     0.007   17.745   0.946  
      RESULTS_CONV_INST/p7148A29048                                 A ^ -> ZN v   INV_X2     0.227   17.972   1.173  
      RESULTS_CONV_INST/FE_OFCC469_n_2012                           -             BUF_X16    0.000   17.972   1.173  
      RESULTS_CONV_INST/FE_OFCC469_n_2012                           A v -> Z v    BUF_X16    0.427   18.399   1.600  
      RESULTS_CONV_INST/p7155A                                      -             OAI22_X1   0.003   18.402   1.603  
      RESULTS_CONV_INST/p7155A                                      A2 v -> ZN ^  OAI22_X1   0.695   19.097   2.298  
      RESULTS_CONV_INST/r1200_reg[2]                                -             SDFF_X2    0.000   19.097   2.298  
      ----------------------------------------------------------------------------------------------------------------
Path 132: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r941_reg[4]/CK 
Endpoint:   RESULTS_CONV_INST/r941_reg[4]/D         (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.530
- Setup                         0.734
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.396
- Arrival Time                 19.188
= Slack Time                  -16.792
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -11.431  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -10.757  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -10.757  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -9.497  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -9.491  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -9.083  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -9.083  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -7.209  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -7.209  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -6.681  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -6.681  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -3.416  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6109  -             AOI222_X1  0.003   13.379   -3.413  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6109  B1 ^ -> ZN v  AOI222_X1  1.884   15.263   -1.529  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6080  -             NAND3_X4   0.000   15.264   -1.528  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6080  A2 v -> ZN ^  NAND3_X4   1.171   16.434   -0.358  
      FE_SIG_C581_tdsp_data_out_4_                   -             BUF_X16    0.000   16.434   -0.358  
      FE_SIG_C581_tdsp_data_out_4_                   A ^ -> Z ^    BUF_X16    0.578   17.012   0.220  
      FE_OFC41_tdsp_data_out_4_                      -             BUF_X4     0.001   17.013   0.221  
      FE_OFC41_tdsp_data_out_4_                      A ^ -> Z ^    BUF_X4     0.262   17.275   0.483  
      FE_OFCC470_FE_OFN41_tdsp_data_out_4_           -             BUF_X32    0.000   17.275   0.483  
      FE_OFCC470_FE_OFN41_tdsp_data_out_4_           A ^ -> Z ^    BUF_X32    0.764   18.038   1.247  
      RESULTS_CONV_INST/p7148A29052                  -             INV_X32    0.024   18.062   1.270  
      RESULTS_CONV_INST/p7148A29052                  A ^ -> ZN v   INV_X32    0.355   18.417   1.625  
      RESULTS_CONV_INST/p7155A29009                  -             OAI22_X1   0.000   18.417   1.625  
      RESULTS_CONV_INST/p7155A29009                  A2 v -> ZN ^  OAI22_X1   0.771   19.188   2.396  
      RESULTS_CONV_INST/r941_reg[4]                  -             SDFF_X2    0.000   19.188   2.396  
      -------------------------------------------------------------------------------------------------
Path 133: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r697_reg[7]/CK 
Endpoint:   RESULTS_CONV_INST/r697_reg[7]/D       (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.548
- Setup                         0.743
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.404
- Arrival Time                 19.194
= Slack Time                  -16.790
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      ----------------------------------------------------------------------------------------------------------
      Instance                                                 Arc           Cell      Retime  Arrival  Required  
                                                                                       Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                      CK ^          -         -       5.218    -11.573  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                      CK ^ -> Q ^   SDFFR_X2  1.914   7.132    -9.659  
      TDSP_CORE_INST/FE_OFC180_arp                             -             BUF_X32   0.000   7.132    -9.659  
      TDSP_CORE_INST/FE_OFC180_arp                             A ^ -> Z ^    BUF_X32   0.915   8.046    -8.744  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp3747A               -             INV_X32   0.006   8.052    -8.738  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp3747A               A ^ -> ZN v   INV_X32   0.339   8.391    -8.399  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A                -             AOI22_X4  0.002   8.394    -8.397  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A                A2 v -> ZN ^  AOI22_X4  1.276   9.670    -7.120  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A                -             OAI22_X1  0.000   9.670    -7.120  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A                A1 ^ -> ZN v  OAI22_X1  0.466   10.136   -6.654  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A                -             NAND2_X1  0.000   10.137   -6.654  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A                A2 v -> ZN ^  NAND2_X1  0.607   10.743   -6.047  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                -             NOR2_X4   0.000   10.743   -6.047  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                A2 ^ -> ZN v  NOR2_X4   0.286   11.030   -5.761  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                -             NAND2_X4  0.000   11.030   -5.761  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                A1 v -> ZN ^  NAND2_X4  0.511   11.540   -5.250  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 -             XNOR2_X1  0.000   11.540   -5.250  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 A ^ -> ZN v   XNOR2_X1  0.901   12.441   -4.349  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  -             BUF_X32   0.000   12.441   -4.349  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  A v -> Z v    BUF_X32   0.618   13.059   -3.731  
      FE_OFC108_t_addrs_3_                                     -             BUF_X32   0.002   13.062   -3.729  
      FE_OFC108_t_addrs_3_                                     A v -> Z v    BUF_X32   0.564   13.626   -3.164  
      RESULTS_CONV_INST/p6053A                                 -             OR2_X1    0.002   13.628   -3.162  
      RESULTS_CONV_INST/p6053A                                 A1 v -> ZN v  OR2_X1    0.492   14.120   -2.670  
      RESULTS_CONV_INST/p7626A                                 -             NOR2_X1   0.000   14.120   -2.670  
      RESULTS_CONV_INST/p7626A                                 A2 v -> ZN ^  NOR2_X1   0.402   14.522   -2.269  
      RESULTS_CONV_INST/p7591A                                 -             AND2_X4   0.000   14.522   -2.269  
      RESULTS_CONV_INST/p7591A                                 A1 ^ -> ZN ^  AND2_X4   2.364   16.885   0.095  
      RESULTS_CONV_INST/p7586A                                 -             INV_X32   0.001   16.886   0.096  
      RESULTS_CONV_INST/p7586A                                 A ^ -> ZN v   INV_X32   0.901   17.787   0.997  
      RESULTS_CONV_INST/p7155A29041                            -             OAI22_X1  0.003   17.790   0.999  
      RESULTS_CONV_INST/p7155A29041                            A1 v -> ZN ^  OAI22_X1  1.405   19.194   2.404  
      RESULTS_CONV_INST/r697_reg[7]                            -             SDFF_X2   0.000   19.194   2.404  
      ----------------------------------------------------------------------------------------------------------
Path 134: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r697_reg[15]/CK 
Endpoint:   RESULTS_CONV_INST/r697_reg[15]/D       (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.425
- Setup                         0.740
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.285
- Arrival Time                 19.071
= Slack Time                  -16.786
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      --------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Retime  Arrival  Required  
                                                                                     Delay   Time     Time  
      --------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^          -          -       5.334    -11.452  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^ -> Q v   SDFFS_X2   0.687   6.021    -10.765  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  -             BUF_X16    0.000   6.021    -10.765  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  A v -> Z v    BUF_X16    0.527   6.548    -10.238  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A             -             NOR3_X1    0.030   6.578    -10.208  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A             A3 v -> ZN ^  NOR3_X1    0.899   7.477    -9.309  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A             -             NAND2_X1   0.000   7.477    -9.309  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A             A2 ^ -> ZN v  NAND2_X1   0.361   7.838    -8.948  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A             -             NOR4_X2    0.000   7.838    -8.948  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A             A4 v -> ZN ^  NOR4_X2    1.874   9.713    -7.073  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133         -             NAND2_X4   0.000   9.713    -7.073  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133         A1 ^ -> ZN v  NAND2_X4   0.528   10.241   -6.545  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D             -             NOR2_X4    0.000   10.241   -6.545  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D             A2 v -> ZN ^  NOR2_X4    3.264   13.505   -3.281  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6104         -             AOI222_X4  0.006   13.511   -3.275  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6104         B1 ^ -> ZN v  AOI222_X4  1.713   15.224   -1.562  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A             -             NAND3_X4   0.000   15.224   -1.562  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A             A2 v -> ZN ^  NAND3_X4   1.681   16.905   0.119  
      FE_OFC56_tdsp_data_out_15_                            -             BUF_X32    0.014   16.919   0.133  
      FE_OFC56_tdsp_data_out_15_                            A ^ -> Z ^    BUF_X32    1.138   18.056   1.270  
      RESULTS_CONV_INST/p7139A                              -             INV_X32    0.004   18.061   1.274  
      RESULTS_CONV_INST/p7139A                              A ^ -> ZN v   INV_X32    0.289   18.349   1.563  
      RESULTS_CONV_INST/p7145A29034                         -             OAI22_X1   0.000   18.350   1.563  
      RESULTS_CONV_INST/p7145A29034                         A2 v -> ZN ^  OAI22_X1   0.722   19.071   2.285  
      RESULTS_CONV_INST/r697_reg[15]                        -             SDFF_X2    0.000   19.071   2.285  
      --------------------------------------------------------------------------------------------------------
Path 135: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/pc_reg[5]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/pc_reg[5]/D  (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/acc_reg[3]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.295
- Setup                         1.770
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.125
- Arrival Time                 23.905
= Slack Time                  -16.781
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.232
     = Beginpoint Arrival Time       5.232
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[3]         CK ^          -          -       5.232    -11.548  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[3]         CK ^ -> Q v   SDFF_X2    1.036   6.268    -10.512  
      TDSP_CORE_INST/ACCUM_STAT_INST/p3084A          -             OR4_X1     0.001   6.269    -10.512  
      TDSP_CORE_INST/ACCUM_STAT_INST/p3084A          A4 v -> ZN v  OR4_X1     1.198   7.467    -9.314  
      TDSP_CORE_INST/ACCUM_STAT_INST/p3634A          -             NOR4_X2    0.000   7.467    -9.314  
      TDSP_CORE_INST/ACCUM_STAT_INST/p3634A          A2 v -> ZN ^  NOR4_X2    1.837   9.304    -7.477  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4138A          -             NAND4_X1   0.000   9.304    -7.477  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4138A          A3 ^ -> ZN v  NAND4_X1   1.034   10.338   -6.443  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4081A          -             OR3_X4     0.000   10.338   -6.443  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4081A          A1 v -> ZN v  OR3_X4     1.571   11.908   -4.872  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4377A          -             NOR4_X2    0.000   11.909   -4.872  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4377A          A2 v -> ZN ^  NOR4_X2    1.965   13.874   -2.907  
      TDSP_CORE_INST/ACCUM_STAT_INST/FE_OFC117_n_17  -             BUF_X4     0.000   13.874   -2.906  
      TDSP_CORE_INST/ACCUM_STAT_INST/FE_OFC117_n_17  A ^ -> Z ^    BUF_X4     1.616   15.491   -1.290  
      TDSP_CORE_INST/ACCUM_STAT_INST/p5316A          -             NOR2_X2    0.002   15.493   -1.288  
      TDSP_CORE_INST/ACCUM_STAT_INST/p5316A          A1 ^ -> ZN v  NOR2_X2    0.444   15.937   -0.843  
      TDSP_CORE_INST/EXECUTE_INST/p4115A             -             INV_X1     0.000   15.937   -0.843  
      TDSP_CORE_INST/EXECUTE_INST/p4115A             A v -> ZN ^   INV_X1     0.761   16.699   -0.082  
      TDSP_CORE_INST/EXECUTE_INST/p4096A             -             AOI22_X1   0.000   16.699   -0.082  
      TDSP_CORE_INST/EXECUTE_INST/p4096A             B1 ^ -> ZN v  AOI22_X1   0.440   17.139   0.359  
      TDSP_CORE_INST/EXECUTE_INST/p4084A             -             NOR3_X1    0.000   17.139   0.359  
      TDSP_CORE_INST/EXECUTE_INST/p4084A             A2 v -> ZN ^  NOR3_X1    0.928   18.068   1.287  
      TDSP_CORE_INST/EXECUTE_INST/p3925A             -             AOI21_X1   0.000   18.068   1.287  
      TDSP_CORE_INST/EXECUTE_INST/p3925A             A ^ -> ZN v   AOI21_X1   0.420   18.488   1.708  
      TDSP_CORE_INST/EXECUTE_INST/p3891A             -             OAI211_X1  0.000   18.488   1.708  
      TDSP_CORE_INST/EXECUTE_INST/p3891A             A v -> ZN ^   OAI211_X1  0.657   19.145   2.365  
      TDSP_CORE_INST/EXECUTE_INST/p3824A             -             OAI21_X1   0.000   19.145   2.365  
      TDSP_CORE_INST/EXECUTE_INST/p3824A             B1 ^ -> ZN v  OAI21_X1   0.525   19.671   2.890  
      TDSP_CORE_INST/EXECUTE_INST/p3778A             -             AOI21_X2   0.000   19.671   2.890  
      TDSP_CORE_INST/EXECUTE_INST/p3778A             B1 v -> ZN ^  AOI21_X2   1.105   20.776   3.995  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFCC484_n_613   -             BUF_X4     0.000   20.776   3.996  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFCC484_n_613   A ^ -> Z ^    BUF_X4     1.149   21.925   5.145  
      TDSP_CORE_INST/EXECUTE_INST/p3785A             -             NOR2_X2    0.000   21.926   5.145  
      TDSP_CORE_INST/EXECUTE_INST/p3785A             A1 ^ -> ZN v  NOR2_X2    0.589   22.515   5.735  
      TDSP_CORE_INST/EXECUTE_INST/p3763A             -             AOI21_X1   0.000   22.515   5.735  
      TDSP_CORE_INST/EXECUTE_INST/p3763A             A v -> ZN ^   AOI21_X1   0.937   23.452   6.672  
      TDSP_CORE_INST/EXECUTE_INST/p5059A             -             OAI21_X1   0.000   23.452   6.672  
      TDSP_CORE_INST/EXECUTE_INST/p5059A             B1 ^ -> ZN v  OAI21_X1   0.453   23.905   7.125  
      TDSP_CORE_INST/EXECUTE_INST/pc_reg[5]          -             DFFS_X1    0.000   23.905   7.125  
      -------------------------------------------------------------------------------------------------
Path 136: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1633_reg[2]/CK 
Endpoint:   RESULTS_CONV_INST/r1633_reg[2]/D        (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.440
- Setup                         0.735
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.305
- Arrival Time                 19.080
= Slack Time                  -16.775
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                      Arc           Cell       Retime  Arrival  Required  
                                                                                             Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^          -          -       5.361    -11.414  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -10.741  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   -             BUF_X8     0.000   6.034    -10.741  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   A ^ -> Z ^    BUF_X8     1.260   7.295    -9.481  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     -             NAND2_X1   0.006   7.301    -9.475  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -9.067  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     -             NOR4_X2    0.000   7.709    -9.067  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     A4 v -> ZN ^  NOR4_X2    1.874   9.583    -7.192  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 -             NAND2_X4   0.000   9.583    -7.192  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -6.664  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     -             NOR2_X4    0.000   10.111   -6.664  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     A2 v -> ZN ^  NOR2_X4    3.264   13.375   -3.400  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6112                 -             AOI222_X1  0.002   13.377   -3.398  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6112                 B1 ^ -> ZN v  AOI222_X1  1.673   15.050   -1.725  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6083                 -             NAND3_X1   0.000   15.051   -1.725  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6083                 A2 v -> ZN ^  NAND3_X1   1.017   16.068   -0.708  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC50_tdsp_data_out_2_  -             BUF_X32    0.000   16.068   -0.708  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC50_tdsp_data_out_2_  A ^ -> Z ^    BUF_X32    0.903   16.971   0.196  
      FE_OFC51_tdsp_data_out_2_                                     -             BUF_X32    0.012   16.983   0.208  
      FE_OFC51_tdsp_data_out_2_                                     A ^ -> Z ^    BUF_X32    0.754   17.738   0.962  
      RESULTS_CONV_INST/p7148A29048                                 -             INV_X2     0.007   17.745   0.969  
      RESULTS_CONV_INST/p7148A29048                                 A ^ -> ZN v   INV_X2     0.227   17.972   1.196  
      RESULTS_CONV_INST/FE_OFCC469_n_2012                           -             BUF_X16    0.000   17.972   1.196  
      RESULTS_CONV_INST/FE_OFCC469_n_2012                           A v -> Z v    BUF_X16    0.427   18.399   1.623  
      RESULTS_CONV_INST/p7155A28984                                 -             OAI22_X1   0.003   18.402   1.627  
      RESULTS_CONV_INST/p7155A28984                                 A2 v -> ZN ^  OAI22_X1   0.678   19.080   2.305  
      RESULTS_CONV_INST/r1633_reg[2]                                -             SDFF_X2    0.000   19.080   2.305  
      ----------------------------------------------------------------------------------------------------------------
Path 137: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/pc_reg[1]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/pc_reg[1]/D  (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/acc_reg[3]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.296
- Setup                         1.754
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.142
- Arrival Time                 23.912
= Slack Time                  -16.770
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.232
     = Beginpoint Arrival Time       5.232
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[3]         CK ^          -          -       5.232    -11.538  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[3]         CK ^ -> Q v   SDFF_X2    1.036   6.268    -10.502  
      TDSP_CORE_INST/ACCUM_STAT_INST/p3084A          -             OR4_X1     0.001   6.269    -10.501  
      TDSP_CORE_INST/ACCUM_STAT_INST/p3084A          A4 v -> ZN v  OR4_X1     1.198   7.467    -9.303  
      TDSP_CORE_INST/ACCUM_STAT_INST/p3634A          -             NOR4_X2    0.000   7.467    -9.303  
      TDSP_CORE_INST/ACCUM_STAT_INST/p3634A          A2 v -> ZN ^  NOR4_X2    1.837   9.304    -7.467  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4138A          -             NAND4_X1   0.000   9.304    -7.466  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4138A          A3 ^ -> ZN v  NAND4_X1   1.034   10.338   -6.433  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4081A          -             OR3_X4     0.000   10.338   -6.432  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4081A          A1 v -> ZN v  OR3_X4     1.571   11.908   -4.862  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4377A          -             NOR4_X2    0.000   11.909   -4.862  
      TDSP_CORE_INST/ACCUM_STAT_INST/p4377A          A2 v -> ZN ^  NOR4_X2    1.965   13.874   -2.896  
      TDSP_CORE_INST/ACCUM_STAT_INST/FE_OFC117_n_17  -             BUF_X4     0.000   13.874   -2.896  
      TDSP_CORE_INST/ACCUM_STAT_INST/FE_OFC117_n_17  A ^ -> Z ^    BUF_X4     1.616   15.491   -1.280  
      TDSP_CORE_INST/ACCUM_STAT_INST/p5316A          -             NOR2_X2    0.002   15.493   -1.277  
      TDSP_CORE_INST/ACCUM_STAT_INST/p5316A          A1 ^ -> ZN v  NOR2_X2    0.444   15.937   -0.833  
      TDSP_CORE_INST/EXECUTE_INST/p4115A             -             INV_X1     0.000   15.937   -0.833  
      TDSP_CORE_INST/EXECUTE_INST/p4115A             A v -> ZN ^   INV_X1     0.761   16.699   -0.071  
      TDSP_CORE_INST/EXECUTE_INST/p4096A             -             AOI22_X1   0.000   16.699   -0.071  
      TDSP_CORE_INST/EXECUTE_INST/p4096A             B1 ^ -> ZN v  AOI22_X1   0.440   17.139   0.369  
      TDSP_CORE_INST/EXECUTE_INST/p4084A             -             NOR3_X1    0.000   17.139   0.369  
      TDSP_CORE_INST/EXECUTE_INST/p4084A             A2 v -> ZN ^  NOR3_X1    0.928   18.068   1.298  
      TDSP_CORE_INST/EXECUTE_INST/p3925A             -             AOI21_X1   0.000   18.068   1.298  
      TDSP_CORE_INST/EXECUTE_INST/p3925A             A ^ -> ZN v   AOI21_X1   0.420   18.488   1.718  
      TDSP_CORE_INST/EXECUTE_INST/p3891A             -             OAI211_X1  0.000   18.488   1.718  
      TDSP_CORE_INST/EXECUTE_INST/p3891A             A v -> ZN ^   OAI211_X1  0.657   19.145   2.375  
      TDSP_CORE_INST/EXECUTE_INST/p3824A             -             OAI21_X1   0.000   19.145   2.375  
      TDSP_CORE_INST/EXECUTE_INST/p3824A             B1 ^ -> ZN v  OAI21_X1   0.525   19.671   2.900  
      TDSP_CORE_INST/EXECUTE_INST/p3778A             -             AOI21_X2   0.000   19.671   2.901  
      TDSP_CORE_INST/EXECUTE_INST/p3778A             B1 v -> ZN ^  AOI21_X2   1.105   20.776   4.006  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFCC484_n_613   -             BUF_X4     0.000   20.776   4.006  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFCC484_n_613   A ^ -> Z ^    BUF_X4     1.149   21.925   5.155  
      TDSP_CORE_INST/EXECUTE_INST/p3785A             -             NOR2_X2    0.000   21.926   5.156  
      TDSP_CORE_INST/EXECUTE_INST/p3785A             A1 ^ -> ZN v  NOR2_X2    0.589   22.515   5.745  
      TDSP_CORE_INST/EXECUTE_INST/p4034A             -             OR2_X2     0.000   22.515   5.745  
      TDSP_CORE_INST/EXECUTE_INST/p4034A             A1 v -> ZN v  OR2_X2     0.802   23.318   6.547  
      TDSP_CORE_INST/EXECUTE_INST/p4345A             -             INV_X2     0.000   23.318   6.548  
      TDSP_CORE_INST/EXECUTE_INST/p4345A             A v -> ZN ^   INV_X2     0.265   23.583   6.813  
      TDSP_CORE_INST/EXECUTE_INST/p4974A             -             OAI221_X2  0.000   23.583   6.813  
      TDSP_CORE_INST/EXECUTE_INST/p4974A             B1 ^ -> ZN v  OAI221_X2  0.329   23.912   7.142  
      TDSP_CORE_INST/EXECUTE_INST/pc_reg[1]          -             DFFS_X1    0.000   23.912   7.142  
      -------------------------------------------------------------------------------------------------
Path 138: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1477_reg[11]/CK 
Endpoint:   RESULTS_CONV_INST/r1477_reg[11]/D       (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.522
- Setup                         0.732
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.389
- Arrival Time                 19.152
= Slack Time                  -16.763
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -11.402  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -10.729  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -10.729  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -9.468  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -9.463  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -9.054  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -9.054  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -7.180  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -7.180  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -6.652  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -6.652  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -3.388  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6116  -             AOI222_X1  0.007   13.382   -3.381  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6116  B1 ^ -> ZN v  AOI222_X1  1.666   15.049   -1.715  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6086  -             NAND3_X4   0.000   15.049   -1.714  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6086  A2 v -> ZN ^  NAND3_X4   1.133   16.182   -0.581  
      FE_SIG_C578_tdsp_data_out_11_                  -             BUF_X16    0.000   16.182   -0.581  
      FE_SIG_C578_tdsp_data_out_11_                  A ^ -> Z ^    BUF_X16    0.649   16.831   0.068  
      FE_OFC30_tdsp_data_out_11_                     -             BUF_X16    0.002   16.833   0.069  
      FE_OFC30_tdsp_data_out_11_                     A ^ -> Z ^    BUF_X16    0.559   17.391   0.628  
      FE_OFCC474_FE_OFN30_tdsp_data_out_11_          -             BUF_X32    0.004   17.395   0.632  
      FE_OFCC474_FE_OFN30_tdsp_data_out_11_          A ^ -> Z ^    BUF_X32    0.673   18.068   1.305  
      RESULTS_CONV_INST/p7148A29054                  -             INV_X32    0.006   18.074   1.311  
      RESULTS_CONV_INST/p7148A29054                  A ^ -> ZN v   INV_X32    0.322   18.396   1.633  
      RESULTS_CONV_INST/p7155A28969                  -             OAI22_X1   0.002   18.398   1.635  
      RESULTS_CONV_INST/p7155A28969                  A2 v -> ZN ^  OAI22_X1   0.754   19.152   2.389  
      RESULTS_CONV_INST/r1477_reg[11]                -             SDFF_X2    0.000   19.152   2.389  
      -------------------------------------------------------------------------------------------------
Path 139: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r697_reg[5]/CK 
Endpoint:   RESULTS_CONV_INST/r697_reg[5]/D        (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.530
- Setup                         0.762
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.369
- Arrival Time                 19.124
= Slack Time                  -16.756
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                      Arc           Cell       Retime  Arrival  Required  
                                                                                             Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                          CK ^          -          -       5.334    -11.422  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                          CK ^ -> Q v   SDFFS_X2   0.687   6.021    -10.735  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_          -             BUF_X16    0.000   6.021    -10.735  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_          A v -> Z v    BUF_X16    0.527   6.548    -10.208  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A                     -             NOR3_X1    0.030   6.578    -10.177  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A                     A3 v -> ZN ^  NOR3_X1    0.899   7.477    -9.278  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     -             NAND2_X1   0.000   7.477    -9.278  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     A2 ^ -> ZN v  NAND2_X1   0.361   7.838    -8.917  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     -             NOR4_X2    0.000   7.838    -8.917  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     A4 v -> ZN ^  NOR4_X2    1.874   9.713    -7.043  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 -             NAND2_X4   0.000   9.713    -7.043  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 A1 ^ -> ZN v  NAND2_X4   0.528   10.241   -6.515  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     -             NOR2_X4    0.000   10.241   -6.515  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     A2 v -> ZN ^  NOR2_X4    3.264   13.505   -3.251  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6108                 -             AOI222_X1  0.004   13.509   -3.246  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6108                 B1 ^ -> ZN v  AOI222_X1  1.519   15.028   -1.727  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6079                 -             NAND3_X1   0.000   15.028   -1.727  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6079                 A2 v -> ZN ^  NAND3_X1   1.046   16.074   -0.681  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC37_tdsp_data_out_5_  -             BUF_X32    0.000   16.074   -0.681  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC37_tdsp_data_out_5_  A ^ -> Z ^    BUF_X32    0.756   16.830   0.074  
      FE_OFC38_tdsp_data_out_5_                                     -             BUF_X16    0.004   16.834   0.079  
      FE_OFC38_tdsp_data_out_5_                                     A ^ -> Z ^    BUF_X16    0.823   17.657   0.902  
      RESULTS_CONV_INST/p7148A29057                                 -             INV_X2     0.007   17.665   0.909  
      RESULTS_CONV_INST/p7148A29057                                 A ^ -> ZN v   INV_X2     0.250   17.914   1.159  
      RESULTS_CONV_INST/FE_OFCC471_n_2008                           -             BUF_X16    0.000   17.914   1.159  
      RESULTS_CONV_INST/FE_OFCC471_n_2008                           A v -> Z v    BUF_X16    0.476   18.390   1.635  
      RESULTS_CONV_INST/p7155A29039                                 -             OAI22_X1   0.000   18.391   1.635  
      RESULTS_CONV_INST/p7155A29039                                 A2 v -> ZN ^  OAI22_X1   0.733   19.124   2.368  
      RESULTS_CONV_INST/r697_reg[5]                                 -             SDFF_X2    0.000   19.124   2.369  
      ----------------------------------------------------------------------------------------------------------------
Path 140: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1633_reg[4]/CK 
Endpoint:   RESULTS_CONV_INST/r1633_reg[4]/D        (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.532
- Setup                         0.711
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.421
- Arrival Time                 19.171
= Slack Time                  -16.751
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -11.390  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -10.716  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -10.716  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -9.456  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -9.450  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -9.042  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -9.042  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -7.168  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -7.167  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -6.640  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -6.640  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -3.375  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6109  -             AOI222_X1  0.003   13.379   -3.372  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6109  B1 ^ -> ZN v  AOI222_X1  1.884   15.263   -1.487  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6080  -             NAND3_X4   0.000   15.264   -1.487  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6080  A2 v -> ZN ^  NAND3_X4   1.171   16.434   -0.317  
      FE_SIG_C581_tdsp_data_out_4_                   -             BUF_X16    0.000   16.434   -0.317  
      FE_SIG_C581_tdsp_data_out_4_                   A ^ -> Z ^    BUF_X16    0.578   17.012   0.261  
      FE_OFC41_tdsp_data_out_4_                      -             BUF_X4     0.001   17.013   0.262  
      FE_OFC41_tdsp_data_out_4_                      A ^ -> Z ^    BUF_X4     0.262   17.275   0.524  
      FE_OFCC470_FE_OFN41_tdsp_data_out_4_           -             BUF_X32    0.000   17.275   0.524  
      FE_OFCC470_FE_OFN41_tdsp_data_out_4_           A ^ -> Z ^    BUF_X32    0.764   18.038   1.288  
      RESULTS_CONV_INST/p7148A29052                  -             INV_X32    0.024   18.062   1.311  
      RESULTS_CONV_INST/p7148A29052                  A ^ -> ZN v   INV_X32    0.355   18.417   1.666  
      RESULTS_CONV_INST/p7155A29028                  -             OAI22_X1   0.002   18.418   1.668  
      RESULTS_CONV_INST/p7155A29028                  A2 v -> ZN ^  OAI22_X1   0.753   19.171   2.421  
      RESULTS_CONV_INST/r1633_reg[4]                 -             SDFF_X2    0.000   19.171   2.421  
      -------------------------------------------------------------------------------------------------
Path 141: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[4]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[4]/D  (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.330
- Setup                         1.278
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.652
- Arrival Time                 24.381
= Slack Time                  -16.729
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      ------------------------------------------------------------------------------------------------------------------
      Instance                                                         Arc           Cell      Retime  Arrival  Required  
                                                                                               Delay   Time     Time  
      ------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                            CK ^          -         -       5.334    -11.395  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                            CK ^ -> Q ^   SDFFS_X2  0.639   5.973    -10.756  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_             -             BUF_X16   0.000   5.973    -10.756  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_             A ^ -> Z ^    BUF_X16   1.475   7.448    -9.281  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126        -             INV_X4    0.044   7.492    -9.237  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126        A ^ -> ZN v   INV_X4    1.788   9.281    -7.448  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0254A9121         -             NOR2_X2   0.000   9.281    -7.448  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0254A9121         A2 v -> ZN ^  NOR2_X2   1.639   10.920   -5.809  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0317A             -             AOI22_X1  0.000   10.920   -5.809  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0317A             B2 ^ -> ZN v  AOI22_X1  0.582   11.502   -5.227  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_RC_1033_0       -             NAND3_X1  0.000   11.502   -5.227  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_RC_1033_0       A3 v -> ZN ^  NAND3_X1  0.568   12.070   -4.659  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0170D                        -             NAND2_X4  0.000   12.070   -4.659  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0170D                        A1 ^ -> ZN v  NAND2_X4  0.233   12.303   -4.426  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0176D                        -             NAND3_X1  0.000   12.303   -4.426  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0176D                        A1 v -> ZN ^  NAND3_X1  0.464   12.767   -3.962  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_PSC552_opb_15_             -             BUF_X32   0.000   12.767   -3.962  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_PSC552_opb_15_             A ^ -> Z ^    BUF_X32   0.527   13.294   -3.434  
      TDSP_CORE_INST/MPY_32_INST/p0264A4456                            -             NAND2_X1  0.002   13.296   -3.432  
      TDSP_CORE_INST/MPY_32_INST/p0264A4456                            A1 ^ -> ZN v  NAND2_X1  0.249   13.546   -3.183  
      TDSP_CORE_INST/MPY_32_INST/Fp0254A4455                           -             INV_X4    0.000   13.546   -3.183  
      TDSP_CORE_INST/MPY_32_INST/Fp0254A4455                           A v -> ZN ^   INV_X4    0.238   13.783   -2.945  
      TDSP_CORE_INST/MPY_32_INST/p0266A4454                            -             NAND2_X1  0.000   13.783   -2.945  
      TDSP_CORE_INST/MPY_32_INST/p0266A4454                            A1 ^ -> ZN v  NAND2_X1  0.166   13.949   -2.780  
      TDSP_CORE_INST/MPY_32_INST/p0255A                                -             NAND2_X2  0.000   13.949   -2.780  
      TDSP_CORE_INST/MPY_32_INST/p0255A                                A1 v -> ZN ^  NAND2_X2  0.626   14.575   -2.154  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0145D14548     -             INV_X4    0.000   14.575   -2.154  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0145D14548     A ^ -> ZN v   INV_X4    0.440   15.015   -1.714  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0164D           -             NAND2_X1  0.000   15.015   -1.713  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0164D           A2 v -> ZN ^  NAND2_X1  0.410   15.426   -1.303  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0121D           -             OAI21_X2  0.000   15.426   -1.303  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0121D           A ^ -> ZN v   OAI21_X2  0.322   15.748   -0.981  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC501_n_341  -             BUF_X16   0.000   15.748   -0.981  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC501_n_341  A v -> Z v    BUF_X16   0.394   16.142   -0.587  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0151D14366     -             INV_X8    0.000   16.142   -0.587  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0151D14366     A v -> ZN ^   INV_X8    0.365   16.507   -0.222  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0221D           -             NAND2_X4  0.000   16.507   -0.222  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0221D           A1 ^ -> ZN v  NAND2_X4  0.395   16.902   0.173  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0225D14329     -             INV_X16   0.000   16.902   0.173  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0225D14329     A v -> ZN ^   INV_X16   0.638   17.540   0.811  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0410A14252      -             NAND2_X1  0.001   17.541   0.812  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0410A14252      A1 ^ -> ZN v  NAND2_X1  0.274   17.815   1.086  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0350A           -             NAND2_X1  0.000   17.815   1.086  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0350A           A1 v -> ZN ^  NAND2_X1  0.448   18.263   1.534  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0486A14138      -             NAND2_X1  0.000   18.263   1.534  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0486A14138      A1 ^ -> ZN v  NAND2_X1  0.263   18.526   1.798  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0372A14120      -             NAND2_X2  0.000   18.526   1.798  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0372A14120      A2 v -> ZN ^  NAND2_X2  0.392   18.918   2.190  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0455A           -             NAND2_X1  0.000   18.918   2.190  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0455A           A1 ^ -> ZN v  NAND2_X1  0.207   19.125   2.396  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0381A           -             OAI21_X1  0.000   19.125   2.396  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0381A           A v -> ZN ^   OAI21_X1  0.612   19.737   3.009  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0552A           -             NOR2_X2   0.000   19.737   3.009  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0552A           A2 ^ -> ZN v  NOR2_X2   0.378   20.115   3.387  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A          -             INV_X2    0.000   20.115   3.387  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A          A v -> ZN ^   INV_X2    0.320   20.435   3.707  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0670A           -             NAND2_X1  0.000   20.435   3.707  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0670A           A1 ^ -> ZN v  NAND2_X1  0.208   20.643   3.915  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0602A           -             OAI21_X1  0.000   20.643   3.915  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0602A           B1 v -> ZN ^  OAI21_X1  0.625   21.268   4.540  
      TDSP_CORE_INST/MPY_32_INST/Fp0530A                               -             INV_X1    0.000   21.268   4.540  
      TDSP_CORE_INST/MPY_32_INST/Fp0530A                               A ^ -> ZN v   INV_X1    0.354   21.622   4.893  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p7383A                  -             NAND2_X1  0.000   21.622   4.893  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p7383A                  A1 v -> ZN ^  NAND2_X1  0.352   21.974   5.246  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p7338A                  -             OAI21_X1  0.000   21.974   5.246  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p7338A                  A ^ -> ZN v   OAI21_X1  0.238   22.212   5.483  
      TDSP_CORE_INST/MPY_32_INST/p7335A                                -             AOI22_X1  0.000   22.212   5.483  
      TDSP_CORE_INST/MPY_32_INST/p7335A                                B1 v -> ZN ^  AOI22_X1  0.694   22.906   6.177  
      TDSP_CORE_INST/MPY_32_INST/Fp7452A                               -             INV_X2    0.000   22.906   6.177  
      TDSP_CORE_INST/MPY_32_INST/Fp7452A                               A ^ -> ZN v   INV_X2    0.389   23.295   6.567  
      TDSP_CORE_INST/EXECUTE_INST/p5764A                               -             AOI22_X1  0.000   23.296   6.567  
      TDSP_CORE_INST/EXECUTE_INST/p5764A                               B1 v -> ZN ^  AOI22_X1  0.713   24.009   7.280  
      TDSP_CORE_INST/EXECUTE_INST/p5687A                               -             INV_X1    0.000   24.009   7.280  
      TDSP_CORE_INST/EXECUTE_INST/p5687A                               A ^ -> ZN v   INV_X1    0.372   24.381   7.652  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[4]                             -             SDFF_X2   0.000   24.381   7.652  
      ------------------------------------------------------------------------------------------------------------------
Path 142: VIOLATED Setup Check with Pin RESULTS_CONV_INST/lower770/dout_reg[1]/CK 
Endpoint:   RESULTS_CONV_INST/lower770/dout_reg[1]/D (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q  (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.572
- Setup                         0.524
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.648
- Arrival Time                 19.375
= Slack Time                  -16.728
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -11.366  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -10.693  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -10.693  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -9.433  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -9.427  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -9.019  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -9.019  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -7.144  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -7.144  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -6.617  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -6.617  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -3.352  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6113  -             AOI222_X1  0.001   13.377   -3.351  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6113  B1 ^ -> ZN v  AOI222_X1  1.767   15.144   -1.584  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6084  -             NAND3_X4   0.000   15.144   -1.583  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6084  A2 v -> ZN ^  NAND3_X4   1.342   16.486   -0.242  
      FE_OFCC533_tdsp_data_out_1_                    -             BUF_X16    0.000   16.486   -0.241  
      FE_OFCC533_tdsp_data_out_1_                    A ^ -> Z ^    BUF_X16    0.465   16.951   0.223  
      FE_SIG_C583_FE_OFCN533_tdsp_data_out_1_        -             BUF_X32    0.000   16.951   0.223  
      FE_SIG_C583_FE_OFCN533_tdsp_data_out_1_        A ^ -> Z ^    BUF_X32    0.423   17.374   0.646  
      FE_OFC55_tdsp_data_out_1_                      -             BUF_X16    0.005   17.378   0.651  
      FE_OFC55_tdsp_data_out_1_                      A ^ -> Z ^    BUF_X16    0.308   17.686   0.958  
      FE_OFCC467_FE_OFN55_tdsp_data_out_1_           -             BUF_X32    0.000   17.686   0.958  
      FE_OFCC467_FE_OFN55_tdsp_data_out_1_           A ^ -> Z ^    BUF_X32    0.732   18.418   1.690  
      RESULTS_CONV_INST/lower770/p6532A182           -             AOI22_X1   0.016   18.434   1.706  
      RESULTS_CONV_INST/lower770/p6532A182           B2 ^ -> ZN v  AOI22_X1   0.335   18.769   2.042  
      RESULTS_CONV_INST/lower770/p6455A174           -             INV_X1     0.000   18.769   2.042  
      RESULTS_CONV_INST/lower770/p6455A174           A v -> ZN ^   INV_X1     0.606   19.375   2.648  
      RESULTS_CONV_INST/lower770/dout_reg[1]         -             SDFF_X2    0.000   19.375   2.648  
      -------------------------------------------------------------------------------------------------
Path 143: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1633_reg[11]/CK 
Endpoint:   RESULTS_CONV_INST/r1633_reg[11]/D       (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.519
- Setup                         0.713
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.406
- Arrival Time                 19.125
= Slack Time                  -16.718
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -11.357  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -10.684  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -10.684  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -9.423  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -9.418  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -9.009  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -9.009  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -7.135  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -7.135  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -6.607  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -6.607  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -3.343  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6116  -             AOI222_X1  0.007   13.382   -3.336  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6116  B1 ^ -> ZN v  AOI222_X1  1.666   15.049   -1.670  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6086  -             NAND3_X4   0.000   15.049   -1.669  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6086  A2 v -> ZN ^  NAND3_X4   1.133   16.182   -0.536  
      FE_SIG_C578_tdsp_data_out_11_                  -             BUF_X16    0.000   16.182   -0.536  
      FE_SIG_C578_tdsp_data_out_11_                  A ^ -> Z ^    BUF_X16    0.649   16.831   0.113  
      FE_OFC30_tdsp_data_out_11_                     -             BUF_X16    0.002   16.833   0.114  
      FE_OFC30_tdsp_data_out_11_                     A ^ -> Z ^    BUF_X16    0.559   17.391   0.673  
      FE_OFCC474_FE_OFN30_tdsp_data_out_11_          -             BUF_X32    0.004   17.395   0.677  
      FE_OFCC474_FE_OFN30_tdsp_data_out_11_          A ^ -> Z ^    BUF_X32    0.673   18.068   1.350  
      RESULTS_CONV_INST/p7148A29054                  -             INV_X32    0.006   18.074   1.356  
      RESULTS_CONV_INST/p7148A29054                  A ^ -> ZN v   INV_X32    0.322   18.396   1.678  
      RESULTS_CONV_INST/p7155A28980                  -             OAI22_X1   0.002   18.398   1.680  
      RESULTS_CONV_INST/p7155A28980                  A2 v -> ZN ^  OAI22_X1   0.727   19.125   2.406  
      RESULTS_CONV_INST/r1633_reg[11]                -             SDFF_X2    0.000   19.125   2.406  
      -------------------------------------------------------------------------------------------------
Path 144: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r697_reg[1]/CK 
Endpoint:   RESULTS_CONV_INST/r697_reg[1]/D       (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.535
- Setup                         0.774
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.361
- Arrival Time                 19.070
= Slack Time                  -16.709
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      ----------------------------------------------------------------------------------------------------------
      Instance                                                 Arc           Cell      Retime  Arrival  Required  
                                                                                       Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                      CK ^          -         -       5.218    -11.492  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                      CK ^ -> Q ^   SDFFR_X2  1.914   7.132    -9.578  
      TDSP_CORE_INST/FE_OFC180_arp                             -             BUF_X32   0.000   7.132    -9.578  
      TDSP_CORE_INST/FE_OFC180_arp                             A ^ -> Z ^    BUF_X32   0.915   8.046    -8.663  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4255A                -             MUX2_X2   0.002   8.049    -8.661  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4255A                S ^ -> Z ^    MUX2_X2   1.260   9.309    -7.401  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5700A                -             AOI22_X1  0.001   9.309    -7.400  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5700A                A1 ^ -> ZN v  AOI22_X1  0.711   10.021   -6.689  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                -             NOR2_X4   0.000   10.021   -6.689  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                A1 v -> ZN ^  NOR2_X4   0.780   10.800   -5.909  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                -             NAND2_X4  0.000   10.800   -5.909  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                A1 ^ -> ZN v  NAND2_X4  0.364   11.164   -5.546  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 -             XNOR2_X1  0.000   11.164   -5.546  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 A v -> ZN v   XNOR2_X1  1.100   12.264   -4.446  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  -             BUF_X32   0.000   12.264   -4.446  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  A v -> Z v    BUF_X32   0.618   12.882   -3.827  
      FE_OFC108_t_addrs_3_                                     -             BUF_X32   0.002   12.884   -3.825  
      FE_OFC108_t_addrs_3_                                     A v -> Z v    BUF_X32   0.564   13.449   -3.261  
      RESULTS_CONV_INST/p6053A                                 -             OR2_X1    0.002   13.451   -3.259  
      RESULTS_CONV_INST/p6053A                                 A1 v -> ZN v  OR2_X1    0.492   13.943   -2.767  
      RESULTS_CONV_INST/p7626A                                 -             NOR2_X1   0.000   13.943   -2.767  
      RESULTS_CONV_INST/p7626A                                 A2 v -> ZN ^  NOR2_X1   0.402   14.344   -2.365  
      RESULTS_CONV_INST/p7591A                                 -             AND2_X4   0.000   14.344   -2.365  
      RESULTS_CONV_INST/p7591A                                 A1 ^ -> ZN ^  AND2_X4   2.364   16.708   -0.001  
      RESULTS_CONV_INST/p7586A                                 -             INV_X32   0.001   16.709   -0.001  
      RESULTS_CONV_INST/p7586A                                 A ^ -> ZN v   INV_X32   0.901   17.609   0.900  
      RESULTS_CONV_INST/p7155A29035                            -             OAI22_X1  0.000   17.609   0.900  
      RESULTS_CONV_INST/p7155A29035                            A1 v -> ZN ^  OAI22_X1  1.461   19.070   2.361  
      RESULTS_CONV_INST/r697_reg[1]                            -             SDFF_X2   0.000   19.070   2.361  
      ----------------------------------------------------------------------------------------------------------
Path 145: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1200_reg[11]/CK 
Endpoint:   RESULTS_CONV_INST/r1200_reg[11]/D       (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.519
- Setup                         0.708
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.411
- Arrival Time                 19.113
= Slack Time                  -16.702
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -11.341  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -10.667  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -10.667  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -9.407  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -9.401  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -8.993  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -8.993  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -7.119  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -7.118  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -6.591  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -6.591  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -3.326  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6116  -             AOI222_X1  0.007   13.382   -3.319  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6116  B1 ^ -> ZN v  AOI222_X1  1.666   15.049   -1.653  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6086  -             NAND3_X4   0.000   15.049   -1.653  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6086  A2 v -> ZN ^  NAND3_X4   1.133   16.182   -0.520  
      FE_SIG_C578_tdsp_data_out_11_                  -             BUF_X16    0.000   16.182   -0.520  
      FE_SIG_C578_tdsp_data_out_11_                  A ^ -> Z ^    BUF_X16    0.649   16.831   0.129  
      FE_OFC30_tdsp_data_out_11_                     -             BUF_X16    0.002   16.833   0.131  
      FE_OFC30_tdsp_data_out_11_                     A ^ -> Z ^    BUF_X16    0.559   17.391   0.689  
      FE_OFCC474_FE_OFN30_tdsp_data_out_11_          -             BUF_X32    0.004   17.395   0.694  
      FE_OFCC474_FE_OFN30_tdsp_data_out_11_          A ^ -> Z ^    BUF_X32    0.673   18.068   1.367  
      RESULTS_CONV_INST/p7148A29054                  -             INV_X32    0.006   18.074   1.372  
      RESULTS_CONV_INST/p7148A29054                  A ^ -> ZN v   INV_X32    0.322   18.396   1.695  
      RESULTS_CONV_INST/p7155A28959                  -             OAI22_X1   0.002   18.398   1.696  
      RESULTS_CONV_INST/p7155A28959                  A2 v -> ZN ^  OAI22_X1   0.715   19.113   2.411  
      RESULTS_CONV_INST/r1200_reg[11]                -             SDFF_X2    0.000   19.113   2.411  
      -------------------------------------------------------------------------------------------------
Path 146: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r941_reg[7]/CK 
Endpoint:   RESULTS_CONV_INST/r941_reg[7]/D         (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.463
- Setup                         0.715
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.347
- Arrival Time                 19.044
= Slack Time                  -16.697
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                      Arc           Cell       Retime  Arrival  Required  
                                                                                             Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^          -          -       5.361    -11.336  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -10.663  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   -             BUF_X8     0.000   6.034    -10.663  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   A ^ -> Z ^    BUF_X8     1.260   7.295    -9.402  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     -             NAND2_X1   0.006   7.301    -9.397  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -8.988  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     -             NOR4_X2    0.000   7.709    -8.988  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     A4 v -> ZN ^  NOR4_X2    1.874   9.583    -7.114  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 -             NAND2_X4   0.000   9.583    -7.114  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -6.586  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     -             NOR2_X4    0.000   10.111   -6.586  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     A2 v -> ZN ^  NOR2_X4    3.264   13.375   -3.322  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6105                 -             AOI222_X1  0.007   13.383   -3.314  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6105                 B1 ^ -> ZN v  AOI222_X1  1.272   14.655   -2.042  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6076                 -             NAND3_X1   0.000   14.655   -2.042  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6076                 A2 v -> ZN ^  NAND3_X1   1.717   16.372   -0.325  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC28_tdsp_data_out_7_  -             BUF_X32    0.000   16.372   -0.325  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC28_tdsp_data_out_7_  A ^ -> Z ^    BUF_X32    1.274   17.646   0.949  
      RESULTS_CONV_INST/p7148A29055                                 -             INV_X4     0.019   17.665   0.968  
      RESULTS_CONV_INST/p7148A29055                                 A ^ -> ZN v   INV_X4     0.242   17.907   1.209  
      RESULTS_CONV_INST/FE_SIG_C580_n_1989                          -             BUF_X16    0.000   17.907   1.209  
      RESULTS_CONV_INST/FE_SIG_C580_n_1989                          A v -> Z v    BUF_X16    0.482   18.389   1.692  
      RESULTS_CONV_INST/p7155A29011                                 -             OAI22_X1   0.000   18.389   1.692  
      RESULTS_CONV_INST/p7155A29011                                 A2 v -> ZN ^  OAI22_X1   0.655   19.044   2.347  
      RESULTS_CONV_INST/r941_reg[7]                                 -             SDFF_X2    0.000   19.044   2.347  
      ----------------------------------------------------------------------------------------------------------------
Path 147: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1200_reg[7]/CK 
Endpoint:   RESULTS_CONV_INST/r1200_reg[7]/D        (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.528
- Setup                         0.738
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.389
- Arrival Time                 19.081
= Slack Time                  -16.692
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                      Arc           Cell       Retime  Arrival  Required  
                                                                                             Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^          -          -       5.361    -11.331  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -10.657  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   -             BUF_X8     0.000   6.034    -10.657  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   A ^ -> Z ^    BUF_X8     1.260   7.295    -9.397  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     -             NAND2_X1   0.006   7.301    -9.391  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -8.983  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     -             NOR4_X2    0.000   7.709    -8.983  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     A4 v -> ZN ^  NOR4_X2    1.874   9.583    -7.109  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 -             NAND2_X4   0.000   9.583    -7.109  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -6.581  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     -             NOR2_X4    0.000   10.111   -6.581  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     A2 v -> ZN ^  NOR2_X4    3.264   13.375   -3.316  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6105                 -             AOI222_X1  0.007   13.383   -3.309  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6105                 B1 ^ -> ZN v  AOI222_X1  1.272   14.655   -2.037  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6076                 -             NAND3_X1   0.000   14.655   -2.037  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6076                 A2 v -> ZN ^  NAND3_X1   1.717   16.372   -0.320  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC28_tdsp_data_out_7_  -             BUF_X32    0.000   16.372   -0.320  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC28_tdsp_data_out_7_  A ^ -> Z ^    BUF_X32    1.274   17.646   0.954  
      RESULTS_CONV_INST/p7148A29055                                 -             INV_X4     0.019   17.665   0.973  
      RESULTS_CONV_INST/p7148A29055                                 A ^ -> ZN v   INV_X4     0.242   17.907   1.215  
      RESULTS_CONV_INST/FE_SIG_C580_n_1989                          -             BUF_X16    0.000   17.907   1.215  
      RESULTS_CONV_INST/FE_SIG_C580_n_1989                          A v -> Z v    BUF_X16    0.482   18.389   1.697  
      RESULTS_CONV_INST/p7155A28960                                 -             OAI22_X1   0.001   18.390   1.698  
      RESULTS_CONV_INST/p7155A28960                                 A2 v -> ZN ^  OAI22_X1   0.691   19.081   2.389  
      RESULTS_CONV_INST/r1200_reg[7]                                -             SDFF_X2    0.000   19.081   2.389  
      ----------------------------------------------------------------------------------------------------------------
Path 148: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r697_reg[13]/CK 
Endpoint:   RESULTS_CONV_INST/r697_reg[13]/D      (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.431
- Setup                         0.741
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.290
- Arrival Time                 18.973
= Slack Time                  -16.683
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      ----------------------------------------------------------------------------------------------------------
      Instance                                                 Arc           Cell      Retime  Arrival  Required  
                                                                                       Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                      CK ^          -         -       5.218    -11.465  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                      CK ^ -> Q ^   SDFFR_X2  1.914   7.132    -9.551  
      TDSP_CORE_INST/FE_OFC180_arp                             -             BUF_X32   0.000   7.132    -9.551  
      TDSP_CORE_INST/FE_OFC180_arp                             A ^ -> Z ^    BUF_X32   0.915   8.046    -8.637  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4255A                -             MUX2_X2   0.002   8.049    -8.634  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4255A                S ^ -> Z ^    MUX2_X2   1.260   9.309    -7.374  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5700A                -             AOI22_X1  0.001   9.309    -7.374  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5700A                A1 ^ -> ZN v  AOI22_X1  0.711   10.021   -6.662  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                -             NOR2_X4   0.000   10.021   -6.662  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                A1 v -> ZN ^  NOR2_X4   0.780   10.800   -5.883  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                -             NAND2_X4  0.000   10.800   -5.883  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                A1 ^ -> ZN v  NAND2_X4  0.364   11.164   -5.519  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 -             XNOR2_X1  0.000   11.164   -5.519  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 A v -> ZN v   XNOR2_X1  1.100   12.264   -4.419  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  -             BUF_X32   0.000   12.264   -4.419  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  A v -> Z v    BUF_X32   0.618   12.882   -3.801  
      FE_OFC108_t_addrs_3_                                     -             BUF_X32   0.002   12.884   -3.799  
      FE_OFC108_t_addrs_3_                                     A v -> Z v    BUF_X32   0.564   13.449   -3.234  
      RESULTS_CONV_INST/p6053A                                 -             OR2_X1    0.002   13.451   -3.232  
      RESULTS_CONV_INST/p6053A                                 A1 v -> ZN v  OR2_X1    0.492   13.943   -2.740  
      RESULTS_CONV_INST/p7626A                                 -             NOR2_X1   0.000   13.943   -2.740  
      RESULTS_CONV_INST/p7626A                                 A2 v -> ZN ^  NOR2_X1   0.402   14.344   -2.339  
      RESULTS_CONV_INST/p7591A                                 -             AND2_X4   0.000   14.344   -2.339  
      RESULTS_CONV_INST/p7591A                                 A1 ^ -> ZN ^  AND2_X4   2.364   16.708   0.025  
      RESULTS_CONV_INST/p7586A                                 -             INV_X32   0.001   16.709   0.026  
      RESULTS_CONV_INST/p7586A                                 A ^ -> ZN v   INV_X32   0.901   17.609   0.926  
      RESULTS_CONV_INST/p7145A29032                            -             OAI22_X1  0.004   17.613   0.930  
      RESULTS_CONV_INST/p7145A29032                            A1 v -> ZN ^  OAI22_X1  1.360   18.973   2.290  
      RESULTS_CONV_INST/r697_reg[13]                           -             SDFF_X2   0.000   18.973   2.290  
      ----------------------------------------------------------------------------------------------------------
Path 149: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1200_reg[9]/CK 
Endpoint:   RESULTS_CONV_INST/r1200_reg[9]/D        (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.522
- Setup                         0.767
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.355
- Arrival Time                 19.032
= Slack Time                  -16.678
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -11.317  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -10.644  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -10.644  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -9.383  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -9.377  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -8.969  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -8.969  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -7.095  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -7.095  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -6.567  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -6.567  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -3.303  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A      -             AOI222_X1  0.007   13.383   -3.295  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A      B1 ^ -> ZN v  AOI222_X1  1.675   15.058   -1.620  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6074  -             NAND3_X4   0.000   15.058   -1.620  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6074  A2 v -> ZN ^  NAND3_X4   1.109   16.167   -0.511  
      FE_SIG_C579_tdsp_data_out_9_                   -             BUF_X16    0.000   16.167   -0.511  
      FE_SIG_C579_tdsp_data_out_9_                   A ^ -> Z ^    BUF_X16    0.563   16.730   0.052  
      FE_OFC21_tdsp_data_out_9_                      -             BUF_X16    0.000   16.730   0.052  
      FE_OFC21_tdsp_data_out_9_                      A ^ -> Z ^    BUF_X16    0.472   17.202   0.524  
      FE_OFCC475_FE_OFN21_tdsp_data_out_9_           -             BUF_X32    0.002   17.205   0.527  
      FE_OFCC475_FE_OFN21_tdsp_data_out_9_           A ^ -> Z ^    BUF_X32    0.726   17.930   1.252  
      RESULTS_CONV_INST/p7148A                       -             INV_X32    0.009   17.939   1.261  
      RESULTS_CONV_INST/p7148A                       A ^ -> ZN v   INV_X32    0.270   18.210   1.532  
      RESULTS_CONV_INST/p7155A28961                  -             OAI22_X1   0.001   18.211   1.533  
      RESULTS_CONV_INST/p7155A28961                  A2 v -> ZN ^  OAI22_X1   0.822   19.032   2.354  
      RESULTS_CONV_INST/r1200_reg[9]                 -             SDFF_X2    0.000   19.032   2.355  
      -------------------------------------------------------------------------------------------------
Path 150: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r941_reg[5]/CK 
Endpoint:   RESULTS_CONV_INST/r941_reg[5]/D       (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.530
- Setup                         0.757
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.373
- Arrival Time                 19.036
= Slack Time                  -16.663
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      ----------------------------------------------------------------------------------------------------------
      Instance                                                 Arc           Cell      Retime  Arrival  Required  
                                                                                       Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                      CK ^          -         -       5.218    -11.445  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                      CK ^ -> Q ^   SDFFR_X2  1.914   7.132    -9.531  
      TDSP_CORE_INST/FE_OFC180_arp                             -             BUF_X32   0.000   7.132    -9.531  
      TDSP_CORE_INST/FE_OFC180_arp                             A ^ -> Z ^    BUF_X32   0.915   8.046    -8.617  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp3747A               -             INV_X32   0.006   8.052    -8.611  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp3747A               A ^ -> ZN v   INV_X32   0.339   8.391    -8.272  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A                -             AOI22_X4  0.002   8.394    -8.269  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A                A2 v -> ZN ^  AOI22_X4  1.276   9.670    -6.993  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A                -             OAI22_X1  0.000   9.670    -6.993  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A                A1 ^ -> ZN v  OAI22_X1  0.466   10.136   -6.527  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A                -             NAND2_X1  0.000   10.137   -6.526  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A                A2 v -> ZN ^  NAND2_X1  0.607   10.743   -5.920  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                -             NOR2_X4   0.000   10.743   -5.920  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                A2 ^ -> ZN v  NOR2_X4   0.286   11.030   -5.633  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                -             NAND2_X4  0.000   11.030   -5.633  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                A1 v -> ZN ^  NAND2_X4  0.511   11.540   -5.123  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 -             XNOR2_X1  0.000   11.540   -5.123  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 A ^ -> ZN v   XNOR2_X1  0.901   12.441   -4.222  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  -             BUF_X32   0.000   12.441   -4.222  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  A v -> Z v    BUF_X32   0.618   13.059   -3.604  
      FE_OFC108_t_addrs_3_                                     -             BUF_X32   0.002   13.062   -3.601  
      FE_OFC108_t_addrs_3_                                     A v -> Z v    BUF_X32   0.564   13.626   -3.037  
      RESULTS_CONV_INST/p7764A                                 -             NOR2_X1   0.001   13.627   -3.036  
      RESULTS_CONV_INST/p7764A                                 A2 v -> ZN ^  NOR2_X1   0.665   14.292   -2.371  
      RESULTS_CONV_INST/p7767A                                 -             AND3_X4   0.000   14.292   -2.371  
      RESULTS_CONV_INST/p7767A                                 A1 ^ -> ZN ^  AND3_X4   2.503   16.795   0.132  
      RESULTS_CONV_INST/p7769A                                 -             INV_X32   0.003   16.798   0.135  
      RESULTS_CONV_INST/p7769A                                 A ^ -> ZN v   INV_X32   0.835   17.633   0.970  
      RESULTS_CONV_INST/p7155A29010                            -             OAI22_X1  0.001   17.634   0.971  
      RESULTS_CONV_INST/p7155A29010                            A1 v -> ZN ^  OAI22_X1  1.402   19.036   2.373  
      RESULTS_CONV_INST/r941_reg[5]                            -             SDFF_X2   0.000   19.036   2.373  
      ----------------------------------------------------------------------------------------------------------
Path 151: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r941_reg[2]/CK 
Endpoint:   RESULTS_CONV_INST/r941_reg[2]/D         (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.516
- Setup                         0.738
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.378
- Arrival Time                 19.038
= Slack Time                  -16.660
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                      Arc           Cell       Retime  Arrival  Required  
                                                                                             Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^          -          -       5.361    -11.299  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -10.626  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   -             BUF_X8     0.000   6.034    -10.626  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   A ^ -> Z ^    BUF_X8     1.260   7.295    -9.365  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     -             NAND2_X1   0.006   7.301    -9.360  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -8.951  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     -             NOR4_X2    0.000   7.709    -8.951  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     A4 v -> ZN ^  NOR4_X2    1.874   9.583    -7.077  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 -             NAND2_X4   0.000   9.583    -7.077  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -6.549  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     -             NOR2_X4    0.000   10.111   -6.549  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     A2 v -> ZN ^  NOR2_X4    3.264   13.375   -3.285  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6112                 -             AOI222_X1  0.002   13.377   -3.283  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6112                 B1 ^ -> ZN v  AOI222_X1  1.673   15.050   -1.610  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6083                 -             NAND3_X1   0.000   15.051   -1.610  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6083                 A2 v -> ZN ^  NAND3_X1   1.017   16.068   -0.592  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC50_tdsp_data_out_2_  -             BUF_X32    0.000   16.068   -0.592  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC50_tdsp_data_out_2_  A ^ -> Z ^    BUF_X32    0.903   16.971   0.311  
      FE_OFC51_tdsp_data_out_2_                                     -             BUF_X32    0.012   16.983   0.323  
      FE_OFC51_tdsp_data_out_2_                                     A ^ -> Z ^    BUF_X32    0.754   17.738   1.077  
      RESULTS_CONV_INST/p7148A29048                                 -             INV_X2     0.007   17.745   1.085  
      RESULTS_CONV_INST/p7148A29048                                 A ^ -> ZN v   INV_X2     0.227   17.972   1.311  
      RESULTS_CONV_INST/FE_OFCC469_n_2012                           -             BUF_X16    0.000   17.972   1.311  
      RESULTS_CONV_INST/FE_OFCC469_n_2012                           A v -> Z v    BUF_X16    0.427   18.399   1.739  
      RESULTS_CONV_INST/p7155A29007                                 -             OAI22_X1   0.000   18.399   1.739  
      RESULTS_CONV_INST/p7155A29007                                 A2 v -> ZN ^  OAI22_X1   0.638   19.038   2.378  
      RESULTS_CONV_INST/r941_reg[2]                                 -             SDFF_X2    0.000   19.038   2.378  
      ----------------------------------------------------------------------------------------------------------------
Path 152: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1477_reg[2]/CK 
Endpoint:   RESULTS_CONV_INST/r1477_reg[2]/D        (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.462
- Setup                         0.696
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.366
- Arrival Time                 19.023
= Slack Time                  -16.657
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                      Arc           Cell       Retime  Arrival  Required  
                                                                                             Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^          -          -       5.361    -11.296  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -10.622  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   -             BUF_X8     0.000   6.034    -10.622  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   A ^ -> Z ^    BUF_X8     1.260   7.295    -9.362  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     -             NAND2_X1   0.006   7.301    -9.356  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -8.948  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     -             NOR4_X2    0.000   7.709    -8.948  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     A4 v -> ZN ^  NOR4_X2    1.874   9.583    -7.074  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 -             NAND2_X4   0.000   9.583    -7.074  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -6.546  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     -             NOR2_X4    0.000   10.111   -6.546  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     A2 v -> ZN ^  NOR2_X4    3.264   13.375   -3.281  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6112                 -             AOI222_X1  0.002   13.377   -3.279  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6112                 B1 ^ -> ZN v  AOI222_X1  1.673   15.050   -1.607  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6083                 -             NAND3_X1   0.000   15.051   -1.606  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6083                 A2 v -> ZN ^  NAND3_X1   1.017   16.068   -0.589  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC50_tdsp_data_out_2_  -             BUF_X32    0.000   16.068   -0.589  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC50_tdsp_data_out_2_  A ^ -> Z ^    BUF_X32    0.903   16.971   0.314  
      FE_OFC51_tdsp_data_out_2_                                     -             BUF_X32    0.012   16.983   0.326  
      FE_OFC51_tdsp_data_out_2_                                     A ^ -> Z ^    BUF_X32    0.754   17.738   1.081  
      RESULTS_CONV_INST/p7148A29048                                 -             INV_X2     0.007   17.745   1.088  
      RESULTS_CONV_INST/p7148A29048                                 A ^ -> ZN v   INV_X2     0.227   17.972   1.315  
      RESULTS_CONV_INST/FE_OFCC469_n_2012                           -             BUF_X16    0.000   17.972   1.315  
      RESULTS_CONV_INST/FE_OFCC469_n_2012                           A v -> Z v    BUF_X16    0.427   18.399   1.742  
      RESULTS_CONV_INST/p7155A28973                                 -             OAI22_X1   0.003   18.402   1.745  
      RESULTS_CONV_INST/p7155A28973                                 A2 v -> ZN ^  OAI22_X1   0.621   19.023   2.366  
      RESULTS_CONV_INST/r1477_reg[2]                                -             SDFF_X2    0.000   19.023   2.366  
      ----------------------------------------------------------------------------------------------------------------
Path 153: VIOLATED Setup Check with Pin RESULTS_CONV_INST/upper770/dout_reg[0]/CK 
Endpoint:   RESULTS_CONV_INST/upper770/dout_reg[0]/D (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q  (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.577
- Setup                         0.549
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.628
- Arrival Time                 19.278
= Slack Time                  -16.651
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -11.290  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -10.616  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -10.616  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -9.356  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -9.350  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -8.942  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -8.942  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -7.068  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -7.067  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -6.540  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -6.540  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -3.275  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6103  -             AOI222_X1  0.007   13.383   -3.268  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6103  B1 ^ -> ZN v  AOI222_X1  1.574   14.957   -1.693  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6075  -             NAND3_X4   0.000   14.957   -1.693  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6075  A2 v -> ZN ^  NAND3_X4   1.959   16.917   0.266  
      FE_OFC24_tdsp_data_out_8_                      -             BUF_X32    0.003   16.920   0.269  
      FE_OFC24_tdsp_data_out_8_                      A ^ -> Z ^    BUF_X32    1.227   18.147   1.497  
      RESULTS_CONV_INST/upper770/p6532A              -             AOI22_X1   0.012   18.159   1.508  
      RESULTS_CONV_INST/upper770/p6532A              B2 ^ -> ZN v  AOI22_X1   0.400   18.558   1.908  
      RESULTS_CONV_INST/upper770/p6455A171           -             INV_X1     0.000   18.558   1.908  
      RESULTS_CONV_INST/upper770/p6455A171           A v -> ZN ^   INV_X1     0.720   19.278   2.628  
      RESULTS_CONV_INST/upper770/dout_reg[0]         -             SDFF_X2    0.000   19.278   2.628  
      -------------------------------------------------------------------------------------------------
Path 154: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1477_reg[9]/CK 
Endpoint:   RESULTS_CONV_INST/r1477_reg[9]/D        (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.522
- Setup                         0.728
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.394
- Arrival Time                 19.041
= Slack Time                  -16.648
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      --------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Retime  Arrival  Required  
                                                                                     Delay   Time     Time  
      --------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^          -          -       5.334    -11.314  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^ -> Q v   SDFFS_X2   0.651   5.985    -10.663  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  -             BUF_X16    0.000   5.985    -10.663  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  A v -> Z v    BUF_X16    0.521   6.506    -10.142  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A             -             NOR3_X1    0.033   6.538    -10.109  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A             A2 v -> ZN ^  NOR3_X1    0.913   7.451    -9.196  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A             -             NAND2_X1   0.000   7.451    -9.196  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A             A2 ^ -> ZN v  NAND2_X1   0.361   7.812    -8.835  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A             -             NOR4_X2    0.000   7.812    -8.835  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A             A4 v -> ZN ^  NOR4_X2    1.874   9.687    -6.961  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133         -             NAND2_X4   0.000   9.687    -6.961  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133         A1 ^ -> ZN v  NAND2_X4   0.528   10.214   -6.433  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D             -             NOR2_X4    0.000   10.214   -6.433  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D             A2 v -> ZN ^  NOR2_X4    3.264   13.479   -3.169  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A             -             AOI222_X1  0.007   13.486   -3.161  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A             B1 ^ -> ZN v  AOI222_X1  1.675   15.161   -1.486  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6074         -             NAND3_X4   0.000   15.161   -1.486  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6074         A2 v -> ZN ^  NAND3_X4   1.109   16.271   -0.377  
      FE_SIG_C579_tdsp_data_out_9_                          -             BUF_X16    0.000   16.271   -0.377  
      FE_SIG_C579_tdsp_data_out_9_                          A ^ -> Z ^    BUF_X16    0.563   16.834   0.186  
      FE_OFC21_tdsp_data_out_9_                             -             BUF_X16    0.000   16.834   0.186  
      FE_OFC21_tdsp_data_out_9_                             A ^ -> Z ^    BUF_X16    0.472   17.306   0.658  
      FE_OFCC475_FE_OFN21_tdsp_data_out_9_                  -             BUF_X32    0.002   17.308   0.660  
      FE_OFCC475_FE_OFN21_tdsp_data_out_9_                  A ^ -> Z ^    BUF_X32    0.726   18.034   1.386  
      RESULTS_CONV_INST/p7148A                              -             INV_X32    0.009   18.043   1.395  
      RESULTS_CONV_INST/p7148A                              A ^ -> ZN v   INV_X32    0.270   18.313   1.665  
      RESULTS_CONV_INST/p7155A28978                         -             OAI22_X1   0.001   18.314   1.667  
      RESULTS_CONV_INST/p7155A28978                         A2 v -> ZN ^  OAI22_X1   0.727   19.041   2.394  
      RESULTS_CONV_INST/r1477_reg[9]                        -             SDFF_X2    0.000   19.041   2.394  
      --------------------------------------------------------------------------------------------------------
Path 155: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1633_reg[7]/CK 
Endpoint:   RESULTS_CONV_INST/r1633_reg[7]/D        (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.528
- Setup                         0.720
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.407
- Arrival Time                 19.039
= Slack Time                  -16.632
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                      Arc           Cell       Retime  Arrival  Required  
                                                                                             Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^          -          -       5.361    -11.270  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -10.597  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   -             BUF_X8     0.000   6.034    -10.597  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   A ^ -> Z ^    BUF_X8     1.260   7.295    -9.337  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     -             NAND2_X1   0.006   7.301    -9.331  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -8.923  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     -             NOR4_X2    0.000   7.709    -8.923  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     A4 v -> ZN ^  NOR4_X2    1.874   9.583    -7.048  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 -             NAND2_X4   0.000   9.583    -7.048  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -6.521  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     -             NOR2_X4    0.000   10.111   -6.521  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     A2 v -> ZN ^  NOR2_X4    3.264   13.375   -3.256  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6105                 -             AOI222_X1  0.007   13.383   -3.249  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6105                 B1 ^ -> ZN v  AOI222_X1  1.272   14.655   -1.976  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6076                 -             NAND3_X1   0.000   14.655   -1.976  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6076                 A2 v -> ZN ^  NAND3_X1   1.717   16.372   -0.260  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC28_tdsp_data_out_7_  -             BUF_X32    0.000   16.372   -0.260  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC28_tdsp_data_out_7_  A ^ -> Z ^    BUF_X32    1.274   17.646   1.014  
      RESULTS_CONV_INST/p7148A29055                                 -             INV_X4     0.019   17.665   1.033  
      RESULTS_CONV_INST/p7148A29055                                 A ^ -> ZN v   INV_X4     0.242   17.907   1.275  
      RESULTS_CONV_INST/FE_SIG_C580_n_1989                          -             BUF_X16    0.000   17.907   1.275  
      RESULTS_CONV_INST/FE_SIG_C580_n_1989                          A v -> Z v    BUF_X16    0.482   18.389   1.757  
      RESULTS_CONV_INST/p7155A28988                                 -             OAI22_X1   0.001   18.390   1.759  
      RESULTS_CONV_INST/p7155A28988                                 A2 v -> ZN ^  OAI22_X1   0.649   19.039   2.407  
      RESULTS_CONV_INST/r1633_reg[7]                                -             SDFF_X2    0.000   19.039   2.407  
      ----------------------------------------------------------------------------------------------------------------
Path 156: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1200_reg[15]/CK 
Endpoint:   RESULTS_CONV_INST/r1200_reg[15]/D       (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.520
- Setup                         0.741
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.378
- Arrival Time                 18.998
= Slack Time                  -16.620
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -11.259  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -10.586  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -10.586  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -9.325  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -9.319  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -8.911  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -8.911  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -7.037  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -7.037  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -6.509  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -6.509  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -3.245  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6104  -             AOI222_X4  0.006   13.381   -3.239  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6104  B1 ^ -> ZN v  AOI222_X4  1.713   15.094   -1.526  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A      -             NAND3_X4   0.000   15.094   -1.525  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A      A2 v -> ZN ^  NAND3_X4   1.681   16.775   0.155  
      FE_OFC56_tdsp_data_out_15_                     -             BUF_X32    0.014   16.789   0.169  
      FE_OFC56_tdsp_data_out_15_                     A ^ -> Z ^    BUF_X32    1.138   17.927   1.307  
      RESULTS_CONV_INST/p7139A                       -             INV_X32    0.004   17.931   1.311  
      RESULTS_CONV_INST/p7139A                       A ^ -> ZN v   INV_X32    0.289   18.220   1.600  
      RESULTS_CONV_INST/p7145A28963                  -             OAI22_X1   0.002   18.222   1.602  
      RESULTS_CONV_INST/p7145A28963                  A2 v -> ZN ^  OAI22_X1   0.777   18.998   2.378  
      RESULTS_CONV_INST/r1200_reg[15]                -             SDFF_X2    0.000   18.998   2.378  
      -------------------------------------------------------------------------------------------------
Path 157: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1633_reg[5]/CK 
Endpoint:   RESULTS_CONV_INST/r1633_reg[5]/D        (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.532
- Setup                         0.750
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.382
- Arrival Time                 19.000
= Slack Time                  -16.618
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                      Arc           Cell       Retime  Arrival  Required  
                                                                                             Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^          -          -       5.361    -11.257  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -10.584  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   -             BUF_X8     0.000   6.034    -10.584  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   A ^ -> Z ^    BUF_X8     1.260   7.295    -9.323  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     -             NAND2_X1   0.006   7.301    -9.317  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -8.909  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     -             NOR4_X2    0.000   7.709    -8.909  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     A4 v -> ZN ^  NOR4_X2    1.874   9.583    -7.035  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 -             NAND2_X4   0.000   9.583    -7.035  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -6.507  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     -             NOR2_X4    0.000   10.111   -6.507  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     A2 v -> ZN ^  NOR2_X4    3.264   13.375   -3.243  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6108                 -             AOI222_X1  0.004   13.380   -3.238  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6108                 B1 ^ -> ZN v  AOI222_X1  1.519   14.899   -1.719  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6079                 -             NAND3_X1   0.000   14.899   -1.719  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6079                 A2 v -> ZN ^  NAND3_X1   1.046   15.945   -0.673  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC37_tdsp_data_out_5_  -             BUF_X32    0.000   15.945   -0.673  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC37_tdsp_data_out_5_  A ^ -> Z ^    BUF_X32    0.756   16.700   0.082  
      FE_OFC38_tdsp_data_out_5_                                     -             BUF_X16    0.004   16.705   0.087  
      FE_OFC38_tdsp_data_out_5_                                     A ^ -> Z ^    BUF_X16    0.823   17.528   0.910  
      RESULTS_CONV_INST/p7148A29057                                 -             INV_X2     0.007   17.535   0.917  
      RESULTS_CONV_INST/p7148A29057                                 A ^ -> ZN v   INV_X2     0.250   17.785   1.167  
      RESULTS_CONV_INST/FE_OFCC471_n_2008                           -             BUF_X16    0.000   17.785   1.167  
      RESULTS_CONV_INST/FE_OFCC471_n_2008                           A v -> Z v    BUF_X16    0.476   18.261   1.643  
      RESULTS_CONV_INST/p7155A28986                                 -             OAI22_X1   0.002   18.262   1.644  
      RESULTS_CONV_INST/p7155A28986                                 A2 v -> ZN ^  OAI22_X1   0.738   19.000   2.382  
      RESULTS_CONV_INST/r1633_reg[5]                                -             SDFF_X2    0.000   19.000   2.382  
      ----------------------------------------------------------------------------------------------------------------
Path 158: VIOLATED Setup Check with Pin RESULTS_CONV_INST/upper1336/dout_reg[0]/CK 
Endpoint:   RESULTS_CONV_INST/upper1336/dout_reg[0]/D (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.545
- Setup                         0.553
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.592
- Arrival Time                 19.185
= Slack Time                  -16.593
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -11.232  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -10.559  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -10.559  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -9.298  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -9.293  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -8.884  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -8.884  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -7.010  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -7.010  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -6.482  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -6.482  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -3.218  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6103  -             AOI222_X1  0.007   13.383   -3.210  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6103  B1 ^ -> ZN v  AOI222_X1  1.574   14.957   -1.636  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6075  -             NAND3_X4   0.000   14.957   -1.636  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6075  A2 v -> ZN ^  NAND3_X4   1.959   16.917   0.323  
      FE_OFC24_tdsp_data_out_8_                      -             BUF_X32    0.003   16.920   0.327  
      FE_OFC24_tdsp_data_out_8_                      A ^ -> Z ^    BUF_X32    1.227   18.147   1.554  
      RESULTS_CONV_INST/upper1336/p7672A180          -             AOI22_X1   0.013   18.160   1.567  
      RESULTS_CONV_INST/upper1336/p7672A180          B2 ^ -> ZN v  AOI22_X1   0.401   18.562   1.968  
      RESULTS_CONV_INST/upper1336/p7651A174          -             INV_X1     0.000   18.562   1.968  
      RESULTS_CONV_INST/upper1336/p7651A174          A v -> ZN ^   INV_X1     0.623   19.185   2.592  
      RESULTS_CONV_INST/upper1336/dout_reg[0]        -             SDFF_X2    0.000   19.185   2.592  
      -------------------------------------------------------------------------------------------------
Path 159: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1633_reg[9]/CK 
Endpoint:   RESULTS_CONV_INST/r1633_reg[9]/D        (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.519
- Setup                         0.733
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.386
- Arrival Time                 18.970
= Slack Time                  -16.584
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -11.223  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -10.549  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -10.549  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -9.289  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -9.283  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -8.875  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -8.875  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -7.001  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -7.000  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -6.473  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -6.473  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -3.208  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A      -             AOI222_X1  0.007   13.383   -3.201  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A      B1 ^ -> ZN v  AOI222_X1  1.675   15.058   -1.526  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6074  -             NAND3_X4   0.000   15.058   -1.526  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6074  A2 v -> ZN ^  NAND3_X4   1.109   16.167   -0.417  
      FE_SIG_C579_tdsp_data_out_9_                   -             BUF_X16    0.000   16.167   -0.417  
      FE_SIG_C579_tdsp_data_out_9_                   A ^ -> Z ^    BUF_X16    0.563   16.730   0.146  
      FE_OFC21_tdsp_data_out_9_                      -             BUF_X16    0.000   16.730   0.146  
      FE_OFC21_tdsp_data_out_9_                      A ^ -> Z ^    BUF_X16    0.472   17.202   0.619  
      FE_OFCC475_FE_OFN21_tdsp_data_out_9_           -             BUF_X32    0.002   17.205   0.621  
      FE_OFCC475_FE_OFN21_tdsp_data_out_9_           A ^ -> Z ^    BUF_X32    0.726   17.930   1.346  
      RESULTS_CONV_INST/p7148A                       -             INV_X32    0.009   17.939   1.356  
      RESULTS_CONV_INST/p7148A                       A ^ -> ZN v   INV_X32    0.270   18.210   1.626  
      RESULTS_CONV_INST/p7155A28990                  -             OAI22_X1   0.001   18.211   1.627  
      RESULTS_CONV_INST/p7155A28990                  A2 v -> ZN ^  OAI22_X1   0.759   18.970   2.386  
      RESULTS_CONV_INST/r1633_reg[9]                 -             SDFF_X2    0.000   18.970   2.386  
      -------------------------------------------------------------------------------------------------
Path 160: VIOLATED Setup Check with Pin RESULTS_CONV_INST/upper770/dout_reg[5]/CK 
Endpoint:   RESULTS_CONV_INST/upper770/dout_reg[5]/D (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q  (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.567
- Setup                         0.548
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.618
- Arrival Time                 19.184
= Slack Time                  -16.566
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------------------------
      Instance                                                         Arc           Cell       Retime  Arrival  Required  
                                                                                                Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                            CK ^          -          -       5.361    -11.205  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                            CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -10.531  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                      -             BUF_X8     0.000   6.034    -10.531  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                      A ^ -> Z ^    BUF_X8     1.260   7.295    -9.271  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                        -             NAND2_X1   0.006   7.301    -9.265  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                        A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -8.857  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                        -             NOR4_X2    0.000   7.709    -8.857  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                        A4 v -> ZN ^  NOR4_X2    1.874   9.583    -6.982  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                    -             NAND2_X4   0.000   9.583    -6.982  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                    A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -6.455  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                        -             NOR2_X4    0.000   10.111   -6.455  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                        A2 v -> ZN ^  NOR2_X4    3.264   13.375   -3.190  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6111                    -             AOI222_X1  0.007   13.382   -3.184  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6111                    B1 ^ -> ZN v  AOI222_X1  1.305   14.687   -1.878  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6077                    -             NAND3_X1   0.000   14.687   -1.878  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6077                    A2 v -> ZN ^  NAND3_X1   0.863   15.551   -1.015  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC481_tdsp_data_out_13_  -             BUF_X16    0.000   15.551   -1.015  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC481_tdsp_data_out_13_  A ^ -> Z ^    BUF_X16    0.506   16.056   -0.509  
      FE_OFC10_tdsp_data_out_13_                                       -             BUF_X4     0.000   16.056   -0.509  
      FE_OFC10_tdsp_data_out_13_                                       A ^ -> Z ^    BUF_X4     0.194   16.251   -0.315  
      FE_OFC407_tdsp_data_out_13_                                      -             BUF_X16    0.000   16.251   -0.315  
      FE_OFC407_tdsp_data_out_13_                                      A ^ -> Z ^    BUF_X16    0.355   16.606   0.041  
      FE_OFCC482_FE_OFN407_tdsp_data_out_13_                           -             BUF_X16    0.002   16.608   0.043  
      FE_OFCC482_FE_OFN407_tdsp_data_out_13_                           A ^ -> Z ^    BUF_X16    0.642   17.250   0.684  
      FE_OFCC543_FE_OFN407_tdsp_data_out_13_                           -             BUF_X16    0.003   17.253   0.688  
      FE_OFCC543_FE_OFN407_tdsp_data_out_13_                           A ^ -> Z ^    BUF_X16    0.845   18.098   1.533  
      RESULTS_CONV_INST/upper770/p6532A180                             -             AOI22_X1   0.003   18.102   1.536  
      RESULTS_CONV_INST/upper770/p6532A180                             B2 ^ -> ZN v  AOI22_X1   0.388   18.490   1.924  
      RESULTS_CONV_INST/upper770/p6455A173                             -             INV_X1     0.000   18.490   1.924  
      RESULTS_CONV_INST/upper770/p6455A173                             A v -> ZN ^   INV_X1     0.694   19.184   2.618  
      RESULTS_CONV_INST/upper770/dout_reg[5]                           -             SDFF_X2    0.000   19.184   2.618  
      -------------------------------------------------------------------------------------------------------------------
Path 161: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r697_reg[0]/CK 
Endpoint:   RESULTS_CONV_INST/r697_reg[0]/D       (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.535
- Setup                         0.734
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.401
- Arrival Time                 18.965
= Slack Time                  -16.564
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      ----------------------------------------------------------------------------------------------------------
      Instance                                                 Arc           Cell      Retime  Arrival  Required  
                                                                                       Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                      CK ^          -         -       5.218    -11.346  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                      CK ^ -> Q ^   SDFFR_X2  1.914   7.132    -9.432  
      TDSP_CORE_INST/FE_OFC180_arp                             -             BUF_X32   0.000   7.132    -9.432  
      TDSP_CORE_INST/FE_OFC180_arp                             A ^ -> Z ^    BUF_X32   0.915   8.046    -8.518  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4255A                -             MUX2_X2   0.002   8.049    -8.516  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4255A                S ^ -> Z ^    MUX2_X2   1.260   9.309    -7.255  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5700A                -             AOI22_X1  0.001   9.309    -7.255  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5700A                A1 ^ -> ZN v  AOI22_X1  0.711   10.021   -6.544  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                -             NOR2_X4   0.000   10.021   -6.543  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                A1 v -> ZN ^  NOR2_X4   0.780   10.800   -5.764  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                -             NAND2_X4  0.000   10.800   -5.764  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                A1 ^ -> ZN v  NAND2_X4  0.364   11.164   -5.400  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 -             XNOR2_X1  0.000   11.164   -5.400  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 A v -> ZN v   XNOR2_X1  1.100   12.264   -4.300  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  -             BUF_X32   0.000   12.264   -4.300  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  A v -> Z v    BUF_X32   0.618   12.882   -3.682  
      FE_OFC108_t_addrs_3_                                     -             BUF_X32   0.002   12.884   -3.680  
      FE_OFC108_t_addrs_3_                                     A v -> Z v    BUF_X32   0.564   13.449   -3.116  
      RESULTS_CONV_INST/p6053A                                 -             OR2_X1    0.002   13.451   -3.113  
      RESULTS_CONV_INST/p6053A                                 A1 v -> ZN v  OR2_X1    0.492   13.943   -2.622  
      RESULTS_CONV_INST/p7626A                                 -             NOR2_X1   0.000   13.943   -2.622  
      RESULTS_CONV_INST/p7626A                                 A2 v -> ZN ^  NOR2_X1   0.402   14.344   -2.220  
      RESULTS_CONV_INST/p7591A                                 -             AND2_X4   0.000   14.344   -2.220  
      RESULTS_CONV_INST/p7591A                                 A1 ^ -> ZN ^  AND2_X4   2.364   16.708   0.144  
      RESULTS_CONV_INST/p7586A                                 -             INV_X32   0.001   16.709   0.145  
      RESULTS_CONV_INST/p7586A                                 A ^ -> ZN v   INV_X32   0.901   17.609   1.045  
      RESULTS_CONV_INST/p7155A29044                            -             OAI22_X1  0.001   17.610   1.046  
      RESULTS_CONV_INST/p7155A29044                            A1 v -> ZN ^  OAI22_X1  1.354   18.965   2.401  
      RESULTS_CONV_INST/r697_reg[0]                            -             SDFF_X2   0.000   18.965   2.401  
      ----------------------------------------------------------------------------------------------------------
Path 162: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r941_reg[13]/CK 
Endpoint:   RESULTS_CONV_INST/r941_reg[13]/D      (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.425
- Setup                         0.749
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.276
- Arrival Time                 18.820
= Slack Time                  -16.544
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      ----------------------------------------------------------------------------------------------------------
      Instance                                                 Arc           Cell      Retime  Arrival  Required  
                                                                                       Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                      CK ^          -         -       5.218    -11.326  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                      CK ^ -> Q ^   SDFFR_X2  1.914   7.132    -9.412  
      TDSP_CORE_INST/FE_OFC180_arp                             -             BUF_X32   0.000   7.132    -9.412  
      TDSP_CORE_INST/FE_OFC180_arp                             A ^ -> Z ^    BUF_X32   0.915   8.046    -8.498  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4255A                -             MUX2_X2   0.002   8.049    -8.496  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4255A                S ^ -> Z ^    MUX2_X2   1.260   9.309    -7.235  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5700A                -             AOI22_X1  0.001   9.309    -7.235  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5700A                A1 ^ -> ZN v  AOI22_X1  0.711   10.021   -6.524  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                -             NOR2_X4   0.000   10.021   -6.523  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                A1 v -> ZN ^  NOR2_X4   0.780   10.800   -5.744  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                -             NAND2_X4  0.000   10.800   -5.744  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                A1 ^ -> ZN v  NAND2_X4  0.364   11.164   -5.380  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 -             XNOR2_X1  0.000   11.164   -5.380  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 A v -> ZN v   XNOR2_X1  1.100   12.264   -4.280  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  -             BUF_X32   0.000   12.264   -4.280  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  A v -> Z v    BUF_X32   0.618   12.882   -3.662  
      FE_OFC108_t_addrs_3_                                     -             BUF_X32   0.002   12.884   -3.660  
      FE_OFC108_t_addrs_3_                                     A v -> Z v    BUF_X32   0.564   13.449   -3.096  
      RESULTS_CONV_INST/p7764A                                 -             NOR2_X1   0.001   13.450   -3.094  
      RESULTS_CONV_INST/p7764A                                 A2 v -> ZN ^  NOR2_X1   0.665   14.114   -2.430  
      RESULTS_CONV_INST/p7767A                                 -             AND3_X4   0.000   14.114   -2.430  
      RESULTS_CONV_INST/p7767A                                 A1 ^ -> ZN ^  AND3_X4   2.503   16.617   0.073  
      RESULTS_CONV_INST/p7769A                                 -             INV_X32   0.003   16.620   0.076  
      RESULTS_CONV_INST/p7769A                                 A ^ -> ZN v   INV_X32   0.835   17.456   0.912  
      RESULTS_CONV_INST/p7145A29005                            -             OAI22_X1  0.002   17.458   0.914  
      RESULTS_CONV_INST/p7145A29005                            A1 v -> ZN ^  OAI22_X1  1.362   18.820   2.276  
      RESULTS_CONV_INST/r941_reg[13]                           -             SDFF_X2   0.000   18.820   2.276  
      ----------------------------------------------------------------------------------------------------------
Path 163: VIOLATED Setup Check with Pin RESULTS_CONV_INST/upper1336/dout_reg[7]/CK 
Endpoint:   RESULTS_CONV_INST/upper1336/dout_reg[7]/D (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q    (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.562
- Setup                         0.563
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.599
- Arrival Time                 19.137
= Slack Time                  -16.538
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      --------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Retime  Arrival  Required  
                                                                                     Delay   Time     Time  
      --------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^          -          -       5.334    -11.205  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^ -> Q v   SDFFS_X2   0.687   6.021    -10.518  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  -             BUF_X16    0.000   6.021    -10.518  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  A v -> Z v    BUF_X16    0.527   6.548    -9.990  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A             -             NOR3_X1    0.030   6.578    -9.960  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A             A3 v -> ZN ^  NOR3_X1    0.899   7.477    -9.061  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A             -             NAND2_X1   0.000   7.477    -9.061  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A             A2 ^ -> ZN v  NAND2_X1   0.361   7.838    -8.700  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A             -             NOR4_X2    0.000   7.838    -8.700  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A             A4 v -> ZN ^  NOR4_X2    1.874   9.713    -6.825  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133         -             NAND2_X4   0.000   9.713    -6.825  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133         A1 ^ -> ZN v  NAND2_X4   0.528   10.241   -6.298  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D             -             NOR2_X4    0.000   10.241   -6.298  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D             A2 v -> ZN ^  NOR2_X4    3.264   13.505   -3.033  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6104         -             AOI222_X4  0.006   13.511   -3.027  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6104         B1 ^ -> ZN v  AOI222_X4  1.713   15.224   -1.314  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A             -             NAND3_X4   0.000   15.224   -1.314  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A             A2 v -> ZN ^  NAND3_X4   1.681   16.905   0.367  
      FE_OFC56_tdsp_data_out_15_                            -             BUF_X32    0.014   16.919   0.381  
      FE_OFC56_tdsp_data_out_15_                            A ^ -> Z ^    BUF_X32    1.138   18.056   1.518  
      RESULTS_CONV_INST/upper1336/p7663A                    -             AOI22_X1   0.004   18.061   1.523  
      RESULTS_CONV_INST/upper1336/p7663A                    B2 ^ -> ZN v  AOI22_X1   0.377   18.438   1.900  
      RESULTS_CONV_INST/upper1336/p7642A172                 -             INV_X1     0.000   18.438   1.900  
      RESULTS_CONV_INST/upper1336/p7642A172                 A v -> ZN ^   INV_X1     0.699   19.137   2.599  
      RESULTS_CONV_INST/upper1336/dout_reg[7]               -             SDFF_X2    0.000   19.137   2.599  
      --------------------------------------------------------------------------------------------------------
Path 164: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1477_reg[5]/CK 
Endpoint:   RESULTS_CONV_INST/r1477_reg[5]/D        (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.532
- Setup                         0.723
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.409
- Arrival Time                 18.936
= Slack Time                  -16.527
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                      Arc           Cell       Retime  Arrival  Required  
                                                                                             Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^          -          -       5.361    -11.166  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -10.493  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   -             BUF_X8     0.000   6.034    -10.493  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   A ^ -> Z ^    BUF_X8     1.260   7.295    -9.232  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     -             NAND2_X1   0.006   7.301    -9.226  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -8.818  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     -             NOR4_X2    0.000   7.709    -8.818  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     A4 v -> ZN ^  NOR4_X2    1.874   9.583    -6.944  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 -             NAND2_X4   0.000   9.583    -6.944  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -6.416  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     -             NOR2_X4    0.000   10.111   -6.416  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     A2 v -> ZN ^  NOR2_X4    3.264   13.375   -3.152  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6108                 -             AOI222_X1  0.004   13.380   -3.147  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6108                 B1 ^ -> ZN v  AOI222_X1  1.519   14.899   -1.628  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6079                 -             NAND3_X1   0.000   14.899   -1.628  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6079                 A2 v -> ZN ^  NAND3_X1   1.046   15.945   -0.582  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC37_tdsp_data_out_5_  -             BUF_X32    0.000   15.945   -0.582  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC37_tdsp_data_out_5_  A ^ -> Z ^    BUF_X32    0.756   16.700   0.173  
      FE_OFC38_tdsp_data_out_5_                                     -             BUF_X16    0.004   16.705   0.178  
      FE_OFC38_tdsp_data_out_5_                                     A ^ -> Z ^    BUF_X16    0.823   17.528   1.001  
      RESULTS_CONV_INST/p7148A29057                                 -             INV_X2     0.007   17.535   1.008  
      RESULTS_CONV_INST/p7148A29057                                 A ^ -> ZN v   INV_X2     0.250   17.785   1.258  
      RESULTS_CONV_INST/FE_OFCC471_n_2008                           -             BUF_X16    0.000   17.785   1.258  
      RESULTS_CONV_INST/FE_OFCC471_n_2008                           A v -> Z v    BUF_X16    0.476   18.261   1.734  
      RESULTS_CONV_INST/p7155A28975                                 -             OAI22_X1   0.002   18.262   1.735  
      RESULTS_CONV_INST/p7155A28975                                 A2 v -> ZN ^  OAI22_X1   0.674   18.936   2.409  
      RESULTS_CONV_INST/r1477_reg[5]                                -             SDFF_X2    0.000   18.936   2.409  
      ----------------------------------------------------------------------------------------------------------------
Path 165: VIOLATED Setup Check with Pin RESULTS_CONV_INST/upper1336/dout_reg[5]/CK 
Endpoint:   RESULTS_CONV_INST/upper1336/dout_reg[5]/D (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.564
- Setup                         0.520
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.643
- Arrival Time                 19.167
= Slack Time                  -16.524
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------------------------
      Instance                                                         Arc           Cell       Retime  Arrival  Required  
                                                                                                Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                            CK ^          -          -       5.361    -11.163  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                            CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -10.489  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                      -             BUF_X8     0.000   6.034    -10.489  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                      A ^ -> Z ^    BUF_X8     1.260   7.295    -9.229  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                        -             NAND2_X1   0.006   7.301    -9.223  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                        A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -8.815  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                        -             NOR4_X2    0.000   7.709    -8.815  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                        A4 v -> ZN ^  NOR4_X2    1.874   9.583    -6.941  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                    -             NAND2_X4   0.000   9.583    -6.940  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                    A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -6.413  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                        -             NOR2_X4    0.000   10.111   -6.413  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                        A2 v -> ZN ^  NOR2_X4    3.264   13.375   -3.148  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6111                    -             AOI222_X1  0.007   13.382   -3.142  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6111                    B1 ^ -> ZN v  AOI222_X1  1.305   14.687   -1.836  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6077                    -             NAND3_X1   0.000   14.687   -1.836  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6077                    A2 v -> ZN ^  NAND3_X1   0.863   15.551   -0.973  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC481_tdsp_data_out_13_  -             BUF_X16    0.000   15.551   -0.973  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC481_tdsp_data_out_13_  A ^ -> Z ^    BUF_X16    0.506   16.056   -0.467  
      FE_OFC10_tdsp_data_out_13_                                       -             BUF_X4     0.000   16.056   -0.467  
      FE_OFC10_tdsp_data_out_13_                                       A ^ -> Z ^    BUF_X4     0.194   16.251   -0.273  
      FE_OFC407_tdsp_data_out_13_                                      -             BUF_X16    0.000   16.251   -0.273  
      FE_OFC407_tdsp_data_out_13_                                      A ^ -> Z ^    BUF_X16    0.355   16.606   0.083  
      FE_OFCC482_FE_OFN407_tdsp_data_out_13_                           -             BUF_X16    0.002   16.608   0.084  
      FE_OFCC482_FE_OFN407_tdsp_data_out_13_                           A ^ -> Z ^    BUF_X16    0.642   17.250   0.726  
      FE_OFCC543_FE_OFN407_tdsp_data_out_13_                           -             BUF_X16    0.003   17.253   0.730  
      FE_OFCC543_FE_OFN407_tdsp_data_out_13_                           A ^ -> Z ^    BUF_X16    0.845   18.098   1.574  
      RESULTS_CONV_INST/upper1336/p7663A182                            -             AOI22_X1   0.007   18.105   1.581  
      RESULTS_CONV_INST/upper1336/p7663A182                            B2 ^ -> ZN v  AOI22_X1   0.421   18.526   2.002  
      RESULTS_CONV_INST/upper1336/p7642A176                            -             INV_X1     0.000   18.526   2.002  
      RESULTS_CONV_INST/upper1336/p7642A176                            A v -> ZN ^   INV_X1     0.641   19.167   2.643  
      RESULTS_CONV_INST/upper1336/dout_reg[5]                          -             SDFF_X2    0.000   19.167   2.643  
      -------------------------------------------------------------------------------------------------------------------
Path 166: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1477_reg[1]/CK 
Endpoint:   RESULTS_CONV_INST/r1477_reg[1]/D       (v) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[0]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.462
- Setup                         1.500
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 1.562
- Arrival Time                 18.075
= Slack Time                  -16.513
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.313
     = Beginpoint Arrival Time       5.313
      ----------------------------------------------------------------------------------------------------------
      Instance                                                 Arc           Cell      Retime  Arrival  Required  
                                                                                       Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[0]                     CK ^          -         -       5.313    -11.200  
      TDSP_CORE_INST/DECODE_INST/ir_reg[0]                     CK ^ -> Q ^   SDFFR_X1  1.449   6.762    -9.751  
      TDSP_CORE_INST/DECODE_INST/FE_RC_1303_0                  -             BUF_X8    0.000   6.762    -9.751  
      TDSP_CORE_INST/DECODE_INST/FE_RC_1303_0                  A ^ -> Z ^    BUF_X8    1.527   8.289    -8.225  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp0393A               -             INV_X4    0.006   8.295    -8.219  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp0393A               A ^ -> ZN v   INV_X4    0.256   8.550    -7.963  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A                -             OAI22_X1  0.000   8.550    -7.963  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A                B2 v -> ZN ^  OAI22_X1  1.158   9.709    -6.805  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A                -             NAND2_X1  0.000   9.709    -6.804  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A                A2 ^ -> ZN v  NAND2_X1  0.562   10.271   -6.242  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                -             NOR2_X4   0.000   10.271   -6.242  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                A2 v -> ZN ^  NOR2_X4   0.705   10.976   -5.537  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                -             NAND2_X4  0.000   10.976   -5.537  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                A1 ^ -> ZN v  NAND2_X4  0.364   11.340   -5.173  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 -             XNOR2_X1  0.000   11.340   -5.173  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 A v -> ZN ^   XNOR2_X1  0.851   12.191   -4.323  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  -             BUF_X32   0.000   12.191   -4.323  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  A ^ -> Z ^    BUF_X32   0.629   12.819   -3.694  
      FE_OFC108_t_addrs_3_                                     -             BUF_X32   0.003   12.823   -3.691  
      FE_OFC108_t_addrs_3_                                     A ^ -> Z ^    BUF_X32   0.713   13.536   -2.977  
      RESULTS_CONV_INST/p7764A                                 -             NOR2_X1   0.001   13.537   -2.976  
      RESULTS_CONV_INST/p7764A                                 A2 ^ -> ZN v  NOR2_X1   0.381   13.918   -2.595  
      RESULTS_CONV_INST/p7771A                                 -             AND2_X4   0.000   13.918   -2.595  
      RESULTS_CONV_INST/p7771A                                 A1 v -> ZN v  AND2_X4   0.495   14.413   -2.100  
      RESULTS_CONV_INST/FE_OFCC454_n_2020                      -             BUF_X16   0.000   14.413   -2.100  
      RESULTS_CONV_INST/FE_OFCC454_n_2020                      A v -> Z v    BUF_X16   0.398   14.811   -1.702  
      RESULTS_CONV_INST/p7766A                                 -             INV_X4    0.011   14.822   -1.691  
      RESULTS_CONV_INST/p7766A                                 A v -> ZN ^   INV_X4    2.234   17.056   0.543  
      RESULTS_CONV_INST/p7155A29018                            -             OAI22_X1  0.001   17.057   0.544  
      RESULTS_CONV_INST/p7155A29018                            A1 ^ -> ZN v  OAI22_X1  1.018   18.075   1.562  
      RESULTS_CONV_INST/r1477_reg[1]                           -             SDFF_X2   0.000   18.075   1.562  
      ----------------------------------------------------------------------------------------------------------
Path 167: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1200_reg[5]/CK 
Endpoint:   RESULTS_CONV_INST/r1200_reg[5]/D        (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.513
- Setup                         0.719
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.394
- Arrival Time                 18.895
= Slack Time                  -16.501
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                      Arc           Cell       Retime  Arrival  Required  
                                                                                             Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^          -          -       5.361    -11.140  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -10.466  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   -             BUF_X8     0.000   6.034    -10.466  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   A ^ -> Z ^    BUF_X8     1.260   7.295    -9.206  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     -             NAND2_X1   0.006   7.301    -9.200  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -8.792  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     -             NOR4_X2    0.000   7.709    -8.792  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     A4 v -> ZN ^  NOR4_X2    1.874   9.583    -6.918  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 -             NAND2_X4   0.000   9.583    -6.917  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -6.390  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     -             NOR2_X4    0.000   10.111   -6.390  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     A2 v -> ZN ^  NOR2_X4    3.264   13.375   -3.125  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6108                 -             AOI222_X1  0.004   13.380   -3.121  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6108                 B1 ^ -> ZN v  AOI222_X1  1.519   14.899   -1.602  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6079                 -             NAND3_X1   0.000   14.899   -1.602  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6079                 A2 v -> ZN ^  NAND3_X1   1.046   15.945   -0.556  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC37_tdsp_data_out_5_  -             BUF_X32    0.000   15.945   -0.556  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC37_tdsp_data_out_5_  A ^ -> Z ^    BUF_X32    0.756   16.700   0.200  
      FE_OFC38_tdsp_data_out_5_                                     -             BUF_X16    0.004   16.705   0.204  
      FE_OFC38_tdsp_data_out_5_                                     A ^ -> Z ^    BUF_X16    0.823   17.528   1.027  
      RESULTS_CONV_INST/p7148A29057                                 -             INV_X2     0.007   17.535   1.034  
      RESULTS_CONV_INST/p7148A29057                                 A ^ -> ZN v   INV_X2     0.250   17.785   1.284  
      RESULTS_CONV_INST/FE_OFCC471_n_2008                           -             BUF_X16    0.000   17.785   1.284  
      RESULTS_CONV_INST/FE_OFCC471_n_2008                           A v -> Z v    BUF_X16    0.476   18.261   1.760  
      RESULTS_CONV_INST/p7155A28955                                 -             OAI22_X1   0.002   18.262   1.762  
      RESULTS_CONV_INST/p7155A28955                                 A2 v -> ZN ^  OAI22_X1   0.633   18.895   2.394  
      RESULTS_CONV_INST/r1200_reg[5]                                -             SDFF_X2    0.000   18.895   2.394  
      ----------------------------------------------------------------------------------------------------------------
Path 168: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r697_reg[6]/CK 
Endpoint:   RESULTS_CONV_INST/r697_reg[6]/D       (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.548
- Setup                         0.709
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.439
- Arrival Time                 18.920
= Slack Time                  -16.481
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      ----------------------------------------------------------------------------------------------------------
      Instance                                                 Arc           Cell      Retime  Arrival  Required  
                                                                                       Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                      CK ^          -         -       5.218    -11.263  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                      CK ^ -> Q ^   SDFFR_X2  1.914   7.132    -9.349  
      TDSP_CORE_INST/FE_OFC180_arp                             -             BUF_X32   0.000   7.132    -9.349  
      TDSP_CORE_INST/FE_OFC180_arp                             A ^ -> Z ^    BUF_X32   0.915   8.046    -8.435  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4255A                -             MUX2_X2   0.002   8.049    -8.432  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4255A                S ^ -> Z ^    MUX2_X2   1.260   9.309    -7.172  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5700A                -             AOI22_X1  0.001   9.309    -7.172  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5700A                A1 ^ -> ZN v  AOI22_X1  0.711   10.021   -6.460  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                -             NOR2_X4   0.000   10.021   -6.460  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                A1 v -> ZN ^  NOR2_X4   0.780   10.800   -5.681  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                -             NAND2_X4  0.000   10.800   -5.681  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                A1 ^ -> ZN v  NAND2_X4  0.364   11.164   -5.317  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 -             XNOR2_X1  0.000   11.164   -5.317  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 A v -> ZN v   XNOR2_X1  1.100   12.264   -4.217  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  -             BUF_X32   0.000   12.264   -4.217  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  A v -> Z v    BUF_X32   0.618   12.882   -3.599  
      FE_OFC108_t_addrs_3_                                     -             BUF_X32   0.002   12.884   -3.597  
      FE_OFC108_t_addrs_3_                                     A v -> Z v    BUF_X32   0.564   13.449   -3.032  
      RESULTS_CONV_INST/p6053A                                 -             OR2_X1    0.002   13.451   -3.030  
      RESULTS_CONV_INST/p6053A                                 A1 v -> ZN v  OR2_X1    0.492   13.943   -2.538  
      RESULTS_CONV_INST/p7626A                                 -             NOR2_X1   0.000   13.943   -2.538  
      RESULTS_CONV_INST/p7626A                                 A2 v -> ZN ^  NOR2_X1   0.402   14.344   -2.137  
      RESULTS_CONV_INST/p7591A                                 -             AND2_X4   0.000   14.344   -2.137  
      RESULTS_CONV_INST/p7591A                                 A1 ^ -> ZN ^  AND2_X4   2.364   16.708   0.227  
      RESULTS_CONV_INST/p7586A                                 -             INV_X32   0.001   16.709   0.228  
      RESULTS_CONV_INST/p7586A                                 A ^ -> ZN v   INV_X32   0.901   17.609   1.128  
      RESULTS_CONV_INST/p7155A29040                            -             OAI22_X1  0.002   17.612   1.131  
      RESULTS_CONV_INST/p7155A29040                            A1 v -> ZN ^  OAI22_X1  1.308   18.920   2.439  
      RESULTS_CONV_INST/r697_reg[6]                            -             SDFF_X2   0.000   18.920   2.439  
      ----------------------------------------------------------------------------------------------------------
Path 169: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1477_reg[0]/CK 
Endpoint:   RESULTS_CONV_INST/r1477_reg[0]/D       (v) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[0]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.462
- Setup                         1.493
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 1.569
- Arrival Time                 18.027
= Slack Time                  -16.458
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.313
     = Beginpoint Arrival Time       5.313
      ----------------------------------------------------------------------------------------------------------
      Instance                                                 Arc           Cell      Retime  Arrival  Required  
                                                                                       Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[0]                     CK ^          -         -       5.313    -11.145  
      TDSP_CORE_INST/DECODE_INST/ir_reg[0]                     CK ^ -> Q ^   SDFFR_X1  1.449   6.762    -9.696  
      TDSP_CORE_INST/DECODE_INST/FE_RC_1303_0                  -             BUF_X8    0.000   6.762    -9.696  
      TDSP_CORE_INST/DECODE_INST/FE_RC_1303_0                  A ^ -> Z ^    BUF_X8    1.527   8.289    -8.169  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp0393A               -             INV_X4    0.006   8.295    -8.164  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp0393A               A ^ -> ZN v   INV_X4    0.256   8.550    -7.908  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A                -             OAI22_X1  0.000   8.550    -7.908  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A                B2 v -> ZN ^  OAI22_X1  1.158   9.709    -6.749  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A                -             NAND2_X1  0.000   9.709    -6.749  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A                A2 ^ -> ZN v  NAND2_X1  0.562   10.271   -6.187  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                -             NOR2_X4   0.000   10.271   -6.187  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                A2 v -> ZN ^  NOR2_X4   0.705   10.976   -5.482  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                -             NAND2_X4  0.000   10.976   -5.482  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                A1 ^ -> ZN v  NAND2_X4  0.364   11.340   -5.118  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 -             XNOR2_X1  0.000   11.340   -5.118  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 A v -> ZN ^   XNOR2_X1  0.851   12.191   -4.267  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  -             BUF_X32   0.000   12.191   -4.267  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  A ^ -> Z ^    BUF_X32   0.629   12.819   -3.639  
      FE_OFC108_t_addrs_3_                                     -             BUF_X32   0.003   12.823   -3.635  
      FE_OFC108_t_addrs_3_                                     A ^ -> Z ^    BUF_X32   0.713   13.536   -2.922  
      RESULTS_CONV_INST/p7764A                                 -             NOR2_X1   0.001   13.537   -2.921  
      RESULTS_CONV_INST/p7764A                                 A2 ^ -> ZN v  NOR2_X1   0.381   13.918   -2.540  
      RESULTS_CONV_INST/p7771A                                 -             AND2_X4   0.000   13.918   -2.540  
      RESULTS_CONV_INST/p7771A                                 A1 v -> ZN v  AND2_X4   0.495   14.413   -2.045  
      RESULTS_CONV_INST/FE_OFCC454_n_2020                      -             BUF_X16   0.000   14.413   -2.045  
      RESULTS_CONV_INST/FE_OFCC454_n_2020                      A v -> Z v    BUF_X16   0.398   14.811   -1.647  
      RESULTS_CONV_INST/p7766A                                 -             INV_X4    0.011   14.822   -1.636  
      RESULTS_CONV_INST/p7766A                                 A v -> ZN ^   INV_X4    2.234   17.056   0.598  
      RESULTS_CONV_INST/p7155A29023                            -             OAI22_X1  0.001   17.057   0.599  
      RESULTS_CONV_INST/p7155A29023                            A1 ^ -> ZN v  OAI22_X1  0.971   18.027   1.569  
      RESULTS_CONV_INST/r1477_reg[0]                           -             SDFF_X2   0.000   18.027   1.569  
      ----------------------------------------------------------------------------------------------------------
Path 170: VIOLATED Setup Check with Pin RESULTS_CONV_INST/lower1336/dout_reg[4]/CK 
Endpoint:   RESULTS_CONV_INST/lower1336/dout_reg[4]/D (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.522
- Setup                         0.517
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.605
- Arrival Time                 19.045
= Slack Time                  -16.440
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -11.079  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -10.406  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -10.406  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -9.145  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -9.140  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -8.731  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -8.731  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -6.857  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -6.857  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -6.329  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -6.329  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -3.065  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6109  -             AOI222_X1  0.003   13.379   -3.061  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6109  B1 ^ -> ZN v  AOI222_X1  1.884   15.263   -1.177  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6080  -             NAND3_X4   0.000   15.264   -1.177  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6080  A2 v -> ZN ^  NAND3_X4   1.171   16.434   -0.006  
      FE_SIG_C581_tdsp_data_out_4_                   -             BUF_X16    0.000   16.434   -0.006  
      FE_SIG_C581_tdsp_data_out_4_                   A ^ -> Z ^    BUF_X16    0.578   17.012   0.572  
      FE_OFC41_tdsp_data_out_4_                      -             BUF_X4     0.001   17.013   0.572  
      FE_OFC41_tdsp_data_out_4_                      A ^ -> Z ^    BUF_X4     0.262   17.275   0.835  
      FE_OFCC470_FE_OFN41_tdsp_data_out_4_           -             BUF_X32    0.000   17.275   0.835  
      FE_OFCC470_FE_OFN41_tdsp_data_out_4_           A ^ -> Z ^    BUF_X32    0.764   18.038   1.598  
      RESULTS_CONV_INST/lower1336/p7672A178          -             AOI22_X1   0.024   18.063   1.622  
      RESULTS_CONV_INST/lower1336/p7672A178          B2 ^ -> ZN v  AOI22_X1   0.403   18.466   2.026  
      RESULTS_CONV_INST/lower1336/p7651A             -             INV_X1     0.000   18.466   2.026  
      RESULTS_CONV_INST/lower1336/p7651A             A v -> ZN ^   INV_X1     0.579   19.045   2.605  
      RESULTS_CONV_INST/lower1336/dout_reg[4]        -             SDFF_X2    0.000   19.045   2.605  
      -------------------------------------------------------------------------------------------------
Path 171: VIOLATED Setup Check with Pin TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[2]/CK 
Endpoint:   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[2]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q               (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.142
- Setup                         1.101
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.641
- Arrival Time                 24.075
= Slack Time                  -16.434
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      ----------------------------------------------------------------------------------------------------
      Instance                                           Arc           Cell      Retime  Arrival  Required  
                                                                                 Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                CK ^          -         -       5.218    -11.216  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                CK ^ -> Q ^   SDFFR_X2  1.914   7.132    -9.302  
      TDSP_CORE_INST/FE_OFC180_arp                       -             BUF_X32   0.000   7.132    -9.302  
      TDSP_CORE_INST/FE_OFC180_arp                       A ^ -> Z ^    BUF_X32   0.915   8.046    -8.388  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A          -             AOI22_X4  0.003   8.050    -8.384  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A          B2 ^ -> ZN v  AOI22_X4  0.711   8.760    -7.674  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A          -             OAI22_X1  0.000   8.760    -7.674  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A          A1 v -> ZN ^  OAI22_X1  0.603   9.363    -7.070  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A          -             NAND2_X1  0.000   9.363    -7.070  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A          A2 ^ -> ZN v  NAND2_X1  0.562   9.926    -6.508  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A          -             NOR2_X4   0.000   9.926    -6.508  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A          A2 v -> ZN ^  NOR2_X4   0.705   10.631   -5.803  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A          -             NAND2_X4  0.000   10.631   -5.803  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A          A1 ^ -> ZN v  NAND2_X4  0.364   10.995   -5.439  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A          -             NOR2_X1   0.000   10.995   -5.439  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A          A2 v -> ZN ^  NOR2_X1   0.769   11.763   -4.670  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A          -             NAND2_X1  0.000   11.763   -4.670  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A          A1 ^ -> ZN v  NAND2_X1  0.467   12.230   -4.204  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A          -             NOR2_X1   0.000   12.230   -4.204  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A          A2 v -> ZN ^  NOR2_X1   0.715   12.945   -3.488  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6497A          -             NAND2_X1  0.000   12.945   -3.488  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6497A          A1 ^ -> ZN v  NAND2_X1  0.483   13.429   -3.005  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6487A          -             XOR2_X2   0.000   13.429   -3.005  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6487A          B v -> Z v    XOR2_X2   0.698   14.127   -2.307  
      TDSP_DS_CS_INST/p6962A                             -             INV_X2    0.000   14.127   -2.307  
      TDSP_DS_CS_INST/p6962A                             A v -> ZN ^   INV_X2    1.735   15.862   -0.571  
      TDSP_DS_CS_INST/p6960A                             -             AND3_X2   0.002   15.864   -0.570  
      TDSP_DS_CS_INST/p6960A                             A1 ^ -> ZN ^  AND3_X2   0.646   16.510   0.076  
      TDSP_DS_CS_INST/FE_OFCC456_t_read_ds               -             BUF_X16   0.000   16.510   0.076  
      TDSP_DS_CS_INST/FE_OFCC456_t_read_ds               A ^ -> Z ^    BUF_X16   0.569   17.079   0.645  
      FE_OFC96_t_read_ds                                 -             BUF_X4    0.006   17.085   0.651  
      FE_OFC96_t_read_ds                                 A ^ -> Z ^    BUF_X4    2.222   19.307   2.873  
      TDSP_MUX/Fp7268A                                   -             INV_X4    0.003   19.310   2.876  
      TDSP_MUX/Fp7268A                                   A ^ -> ZN v   INV_X4    2.013   21.323   4.889  
      TDSP_MUX/p7267A309                                 -             AOI22_X1  0.001   21.324   4.890  
      TDSP_MUX/p7267A309                                 A1 v -> ZN ^  AOI22_X1  1.504   22.828   6.394  
      TDSP_MUX/Fp7344A308                                -             INV_X2    0.000   22.828   6.394  
      TDSP_MUX/Fp7344A308                                A ^ -> ZN v   INV_X2    0.403   23.230   6.797  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p6912A438        -             MUX2_X2   0.000   23.230   6.797  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p6912A438        B v -> Z v    MUX2_X2   0.844   24.075   7.641  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[2]  -             SDFFR_X1  0.000   24.075   7.641  
      ----------------------------------------------------------------------------------------------------
Path 172: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r941_reg[6]/CK 
Endpoint:   RESULTS_CONV_INST/r941_reg[6]/D       (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.548
- Setup                         0.738
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.409
- Arrival Time                 18.840
= Slack Time                  -16.431
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      ----------------------------------------------------------------------------------------------------------
      Instance                                                 Arc           Cell      Retime  Arrival  Required  
                                                                                       Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                      CK ^          -         -       5.218    -11.214  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                      CK ^ -> Q ^   SDFFR_X2  1.914   7.132    -9.300  
      TDSP_CORE_INST/FE_OFC180_arp                             -             BUF_X32   0.000   7.132    -9.300  
      TDSP_CORE_INST/FE_OFC180_arp                             A ^ -> Z ^    BUF_X32   0.915   8.046    -8.385  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4255A                -             MUX2_X2   0.002   8.049    -8.383  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4255A                S ^ -> Z ^    MUX2_X2   1.260   9.309    -7.123  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5700A                -             AOI22_X1  0.001   9.309    -7.122  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5700A                A1 ^ -> ZN v  AOI22_X1  0.711   10.021   -6.411  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                -             NOR2_X4   0.000   10.021   -6.411  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                A1 v -> ZN ^  NOR2_X4   0.780   10.800   -5.631  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                -             NAND2_X4  0.000   10.800   -5.631  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                A1 ^ -> ZN v  NAND2_X4  0.364   11.164   -5.268  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 -             XNOR2_X1  0.000   11.164   -5.268  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 A v -> ZN v   XNOR2_X1  1.100   12.264   -4.168  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  -             BUF_X32   0.000   12.264   -4.168  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  A v -> Z v    BUF_X32   0.618   12.882   -3.549  
      FE_OFC108_t_addrs_3_                                     -             BUF_X32   0.002   12.884   -3.547  
      FE_OFC108_t_addrs_3_                                     A v -> Z v    BUF_X32   0.564   13.449   -2.983  
      RESULTS_CONV_INST/p7764A                                 -             NOR2_X1   0.001   13.450   -2.982  
      RESULTS_CONV_INST/p7764A                                 A2 v -> ZN ^  NOR2_X1   0.665   14.114   -2.317  
      RESULTS_CONV_INST/p7767A                                 -             AND3_X4   0.000   14.114   -2.317  
      RESULTS_CONV_INST/p7767A                                 A1 ^ -> ZN ^  AND3_X4   2.503   16.617   0.186  
      RESULTS_CONV_INST/p7769A                                 -             INV_X32   0.003   16.620   0.189  
      RESULTS_CONV_INST/p7769A                                 A ^ -> ZN v   INV_X32   0.835   17.456   1.024  
      RESULTS_CONV_INST/p7155A29017                            -             OAI22_X1  0.001   17.457   1.025  
      RESULTS_CONV_INST/p7155A29017                            A1 v -> ZN ^  OAI22_X1  1.384   18.840   2.409  
      RESULTS_CONV_INST/r941_reg[6]                            -             SDFF_X2   0.000   18.840   2.409  
      ----------------------------------------------------------------------------------------------------------
Path 173: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1633_reg[6]/CK 
Endpoint:   RESULTS_CONV_INST/r1633_reg[6]/D        (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.513
- Setup                         0.776
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.337
- Arrival Time                 18.761
= Slack Time                  -16.424
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                      Arc           Cell       Retime  Arrival  Required  
                                                                                             Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^          -          -       5.361    -11.063  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -10.390  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   -             BUF_X8     0.000   6.034    -10.390  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   A ^ -> Z ^    BUF_X8     1.260   7.295    -9.130  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     -             NAND2_X1   0.006   7.301    -9.124  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -8.716  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     -             NOR4_X2    0.000   7.709    -8.716  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     A4 v -> ZN ^  NOR4_X2    1.874   9.583    -6.841  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 -             NAND2_X4   0.000   9.583    -6.841  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -6.313  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     -             NOR2_X4    0.000   10.111   -6.313  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     A2 v -> ZN ^  NOR2_X4    3.264   13.375   -3.049  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6106                 -             AOI222_X1  0.005   13.381   -3.044  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6106                 B1 ^ -> ZN v  AOI222_X1  1.361   14.742   -1.683  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6078                 -             NAND3_X1   0.000   14.742   -1.683  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6078                 A2 v -> ZN ^  NAND3_X1   1.158   15.900   -0.524  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC34_tdsp_data_out_6_  -             BUF_X32    0.000   15.900   -0.524  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC34_tdsp_data_out_6_  A ^ -> Z ^    BUF_X32    0.744   16.644   0.219  
      FE_OFC35_tdsp_data_out_6_                                     -             BUF_X32    0.004   16.647   0.223  
      FE_OFC35_tdsp_data_out_6_                                     A ^ -> Z ^    BUF_X32    0.618   17.265   0.841  
      RESULTS_CONV_INST/p7148A29050                                 -             INV_X2     0.008   17.274   0.849  
      RESULTS_CONV_INST/p7148A29050                                 A ^ -> ZN v   INV_X2     0.277   17.550   1.126  
      RESULTS_CONV_INST/FE_OFCC472_n_2006                           -             BUF_X16    0.000   17.550   1.126  
      RESULTS_CONV_INST/FE_OFCC472_n_2006                           A v -> Z v    BUF_X16    0.441   17.991   1.567  
      RESULTS_CONV_INST/p7155A28987                                 -             OAI22_X1   0.001   17.992   1.567  
      RESULTS_CONV_INST/p7155A28987                                 A2 v -> ZN ^  OAI22_X1   0.769   18.761   2.337  
      RESULTS_CONV_INST/r1633_reg[6]                                -             SDFF_X2    0.000   18.761   2.337  
      ----------------------------------------------------------------------------------------------------------------
Path 174: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1477_reg[6]/CK 
Endpoint:   RESULTS_CONV_INST/r1477_reg[6]/D       (v) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[0]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.528
- Setup                         1.505
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 1.622
- Arrival Time                 18.034
= Slack Time                  -16.412
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.313
     = Beginpoint Arrival Time       5.313
      ----------------------------------------------------------------------------------------------------------
      Instance                                                 Arc           Cell      Retime  Arrival  Required  
                                                                                       Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[0]                     CK ^          -         -       5.313    -11.099  
      TDSP_CORE_INST/DECODE_INST/ir_reg[0]                     CK ^ -> Q ^   SDFFR_X1  1.449   6.762    -9.650  
      TDSP_CORE_INST/DECODE_INST/FE_RC_1303_0                  -             BUF_X8    0.000   6.762    -9.650  
      TDSP_CORE_INST/DECODE_INST/FE_RC_1303_0                  A ^ -> Z ^    BUF_X8    1.527   8.289    -8.123  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp0393A               -             INV_X4    0.006   8.295    -8.117  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp0393A               A ^ -> ZN v   INV_X4    0.256   8.550    -7.861  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A                -             OAI22_X1  0.000   8.550    -7.861  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A                B2 v -> ZN ^  OAI22_X1  1.158   9.709    -6.703  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A                -             NAND2_X1  0.000   9.709    -6.703  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A                A2 ^ -> ZN v  NAND2_X1  0.562   10.271   -6.141  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                -             NOR2_X4   0.000   10.271   -6.141  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                A2 v -> ZN ^  NOR2_X4   0.705   10.976   -5.435  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                -             NAND2_X4  0.000   10.976   -5.435  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                A1 ^ -> ZN v  NAND2_X4  0.364   11.340   -5.072  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 -             XNOR2_X1  0.000   11.340   -5.072  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 A v -> ZN ^   XNOR2_X1  0.851   12.191   -4.221  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  -             BUF_X32   0.000   12.191   -4.221  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  A ^ -> Z ^    BUF_X32   0.629   12.819   -3.592  
      FE_OFC108_t_addrs_3_                                     -             BUF_X32   0.003   12.823   -3.589  
      FE_OFC108_t_addrs_3_                                     A ^ -> Z ^    BUF_X32   0.713   13.536   -2.876  
      RESULTS_CONV_INST/p7764A                                 -             NOR2_X1   0.001   13.537   -2.874  
      RESULTS_CONV_INST/p7764A                                 A2 ^ -> ZN v  NOR2_X1   0.381   13.918   -2.493  
      RESULTS_CONV_INST/p7771A                                 -             AND2_X4   0.000   13.918   -2.493  
      RESULTS_CONV_INST/p7771A                                 A1 v -> ZN v  AND2_X4   0.495   14.413   -1.999  
      RESULTS_CONV_INST/FE_OFCC454_n_2020                      -             BUF_X16   0.000   14.413   -1.999  
      RESULTS_CONV_INST/FE_OFCC454_n_2020                      A v -> Z v    BUF_X16   0.398   14.811   -1.601  
      RESULTS_CONV_INST/p7766A                                 -             INV_X4    0.011   14.822   -1.589  
      RESULTS_CONV_INST/p7766A                                 A v -> ZN ^   INV_X4    2.234   17.056   0.644  
      RESULTS_CONV_INST/p7155A28976                            -             OAI22_X1  0.000   17.056   0.644  
      RESULTS_CONV_INST/p7155A28976                            A1 ^ -> ZN v  OAI22_X1  0.978   18.034   1.622  
      RESULTS_CONV_INST/r1477_reg[6]                           -             SDFF_X2   0.000   18.034   1.622  
      ----------------------------------------------------------------------------------------------------------
Path 175: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1633_reg[0]/CK 
Endpoint:   RESULTS_CONV_INST/r1633_reg[0]/D        (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.440
- Setup                         0.738
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.302
- Arrival Time                 18.696
= Slack Time                  -16.394
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -11.033  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -10.360  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -10.360  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -9.099  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -9.093  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -8.685  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -8.685  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -6.811  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -6.811  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -6.283  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -6.283  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -3.019  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6115  -             AOI222_X1  0.001   13.376   -3.018  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6115  B1 ^ -> ZN v  AOI222_X1  1.575   14.951   -1.443  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6085  -             NAND3_X4   0.000   14.951   -1.443  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6085  A2 v -> ZN ^  NAND3_X4   1.101   16.052   -0.342  
      FE_OFCC539_tdsp_data_out_0_                    -             BUF_X16    0.000   16.052   -0.342  
      FE_OFCC539_tdsp_data_out_0_                    A ^ -> Z ^    BUF_X16    1.306   17.358   0.964  
      RESULTS_CONV_INST/p7148A29056                  -             INV_X32    0.015   17.373   0.979  
      RESULTS_CONV_INST/p7148A29056                  A ^ -> ZN v   INV_X32    0.437   17.810   1.416  
      RESULTS_CONV_INST/p7155A28967                  -             OAI22_X1   0.002   17.812   1.418  
      RESULTS_CONV_INST/p7155A28967                  A2 v -> ZN ^  OAI22_X1   0.884   18.696   2.302  
      RESULTS_CONV_INST/r1633_reg[0]                 -             SDFF_X2    0.000   18.696   2.302  
      -------------------------------------------------------------------------------------------------
Path 176: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r941_reg[0]/CK 
Endpoint:   RESULTS_CONV_INST/r941_reg[0]/D       (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.535
- Setup                         0.730
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.404
- Arrival Time                 18.793
= Slack Time                  -16.389
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      ----------------------------------------------------------------------------------------------------------
      Instance                                                 Arc           Cell      Retime  Arrival  Required  
                                                                                       Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                      CK ^          -         -       5.218    -11.171  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                      CK ^ -> Q ^   SDFFR_X2  1.914   7.132    -9.257  
      TDSP_CORE_INST/FE_OFC180_arp                             -             BUF_X32   0.000   7.132    -9.257  
      TDSP_CORE_INST/FE_OFC180_arp                             A ^ -> Z ^    BUF_X32   0.915   8.046    -8.342  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4255A                -             MUX2_X2   0.002   8.049    -8.340  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4255A                S ^ -> Z ^    MUX2_X2   1.260   9.309    -7.080  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5700A                -             AOI22_X1  0.001   9.309    -7.079  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5700A                A1 ^ -> ZN v  AOI22_X1  0.711   10.021   -6.368  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                -             NOR2_X4   0.000   10.021   -6.368  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                A1 v -> ZN ^  NOR2_X4   0.780   10.800   -5.589  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                -             NAND2_X4  0.000   10.800   -5.589  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                A1 ^ -> ZN v  NAND2_X4  0.364   11.164   -5.225  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 -             XNOR2_X1  0.000   11.164   -5.225  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 A v -> ZN v   XNOR2_X1  1.100   12.264   -4.125  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  -             BUF_X32   0.000   12.264   -4.125  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  A v -> Z v    BUF_X32   0.618   12.882   -3.507  
      FE_OFC108_t_addrs_3_                                     -             BUF_X32   0.002   12.884   -3.505  
      FE_OFC108_t_addrs_3_                                     A v -> Z v    BUF_X32   0.564   13.449   -2.940  
      RESULTS_CONV_INST/p7764A                                 -             NOR2_X1   0.001   13.450   -2.939  
      RESULTS_CONV_INST/p7764A                                 A2 v -> ZN ^  NOR2_X1   0.665   14.114   -2.274  
      RESULTS_CONV_INST/p7767A                                 -             AND3_X4   0.000   14.114   -2.274  
      RESULTS_CONV_INST/p7767A                                 A1 ^ -> ZN ^  AND3_X4   2.503   16.617   0.228  
      RESULTS_CONV_INST/p7769A                                 -             INV_X32   0.003   16.620   0.232  
      RESULTS_CONV_INST/p7769A                                 A ^ -> ZN v   INV_X32   0.835   17.456   1.067  
      RESULTS_CONV_INST/p7155A29022                            -             OAI22_X1  0.001   17.456   1.068  
      RESULTS_CONV_INST/p7155A29022                            A1 v -> ZN ^  OAI22_X1  1.336   18.793   2.404  
      RESULTS_CONV_INST/r941_reg[0]                            -             SDFF_X2   0.000   18.793   2.404  
      ----------------------------------------------------------------------------------------------------------
Path 177: VIOLATED Setup Check with Pin RESULTS_CONV_INST/upper1336/dout_reg[1]/CK 
Endpoint:   RESULTS_CONV_INST/upper1336/dout_reg[1]/D (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.559
- Setup                         0.548
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.611
- Arrival Time                 18.998
= Slack Time                  -16.387
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      --------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Retime  Arrival  Required  
                                                                                     Delay   Time     Time  
      --------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^          -          -       5.334    -11.054  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^ -> Q v   SDFFS_X2   0.651   5.985    -10.403  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  -             BUF_X16    0.000   5.985    -10.403  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  A v -> Z v    BUF_X16    0.521   6.506    -9.882  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A             -             NOR3_X1    0.033   6.538    -9.849  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A             A2 v -> ZN ^  NOR3_X1    0.913   7.451    -8.936  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A             -             NAND2_X1   0.000   7.451    -8.936  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A             A2 ^ -> ZN v  NAND2_X1   0.361   7.812    -8.575  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A             -             NOR4_X2    0.000   7.812    -8.575  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A             A4 v -> ZN ^  NOR4_X2    1.874   9.687    -6.701  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133         -             NAND2_X4   0.000   9.687    -6.701  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133         A1 ^ -> ZN v  NAND2_X4   0.528   10.214   -6.173  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D             -             NOR2_X4    0.000   10.214   -6.173  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D             A2 v -> ZN ^  NOR2_X4    3.264   13.479   -2.908  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A             -             AOI222_X1  0.007   13.486   -2.901  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A             B1 ^ -> ZN v  AOI222_X1  1.675   15.161   -1.226  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6074         -             NAND3_X4   0.000   15.161   -1.226  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6074         A2 v -> ZN ^  NAND3_X4   1.109   16.271   -0.117  
      FE_SIG_C579_tdsp_data_out_9_                          -             BUF_X16    0.000   16.271   -0.117  
      FE_SIG_C579_tdsp_data_out_9_                          A ^ -> Z ^    BUF_X16    0.563   16.834   0.446  
      FE_OFC21_tdsp_data_out_9_                             -             BUF_X16    0.000   16.834   0.446  
      FE_OFC21_tdsp_data_out_9_                             A ^ -> Z ^    BUF_X16    0.472   17.306   0.918  
      FE_OFCC475_FE_OFN21_tdsp_data_out_9_                  -             BUF_X32    0.002   17.308   0.921  
      FE_OFCC475_FE_OFN21_tdsp_data_out_9_                  A ^ -> Z ^    BUF_X32    0.726   18.034   1.646  
      RESULTS_CONV_INST/upper1336/p7672A                    -             AOI22_X1   0.009   18.042   1.655  
      RESULTS_CONV_INST/upper1336/p7672A                    B2 ^ -> ZN v  AOI22_X1   0.333   18.375   1.988  
      RESULTS_CONV_INST/upper1336/p7651A171                 -             INV_X1     0.000   18.375   1.988  
      RESULTS_CONV_INST/upper1336/p7651A171                 A v -> ZN ^   INV_X1     0.623   18.998   2.611  
      RESULTS_CONV_INST/upper1336/dout_reg[1]               -             SDFF_X2    0.000   18.998   2.611  
      --------------------------------------------------------------------------------------------------------
Path 178: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r941_reg[1]/CK 
Endpoint:   RESULTS_CONV_INST/r941_reg[1]/D       (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.535
- Setup                         0.728
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.406
- Arrival Time                 18.787
= Slack Time                  -16.380
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      ----------------------------------------------------------------------------------------------------------
      Instance                                                 Arc           Cell      Retime  Arrival  Required  
                                                                                       Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                      CK ^          -         -       5.218    -11.163  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                      CK ^ -> Q ^   SDFFR_X2  1.914   7.132    -9.249  
      TDSP_CORE_INST/FE_OFC180_arp                             -             BUF_X32   0.000   7.132    -9.249  
      TDSP_CORE_INST/FE_OFC180_arp                             A ^ -> Z ^    BUF_X32   0.915   8.046    -8.334  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4255A                -             MUX2_X2   0.002   8.049    -8.332  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4255A                S ^ -> Z ^    MUX2_X2   1.260   9.309    -7.072  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5700A                -             AOI22_X1  0.001   9.309    -7.071  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5700A                A1 ^ -> ZN v  AOI22_X1  0.711   10.021   -6.360  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                -             NOR2_X4   0.000   10.021   -6.360  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                A1 v -> ZN ^  NOR2_X4   0.780   10.800   -5.580  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                -             NAND2_X4  0.000   10.800   -5.580  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                A1 ^ -> ZN v  NAND2_X4  0.364   11.164   -5.217  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 -             XNOR2_X1  0.000   11.164   -5.217  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 A v -> ZN v   XNOR2_X1  1.100   12.264   -4.117  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  -             BUF_X32   0.000   12.264   -4.117  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  A v -> Z v    BUF_X32   0.618   12.882   -3.499  
      FE_OFC108_t_addrs_3_                                     -             BUF_X32   0.002   12.884   -3.496  
      FE_OFC108_t_addrs_3_                                     A v -> Z v    BUF_X32   0.564   13.449   -2.932  
      RESULTS_CONV_INST/p7764A                                 -             NOR2_X1   0.001   13.450   -2.931  
      RESULTS_CONV_INST/p7764A                                 A2 v -> ZN ^  NOR2_X1   0.665   14.114   -2.266  
      RESULTS_CONV_INST/p7767A                                 -             AND3_X4   0.000   14.114   -2.266  
      RESULTS_CONV_INST/p7767A                                 A1 ^ -> ZN ^  AND3_X4   2.503   16.617   0.237  
      RESULTS_CONV_INST/p7769A                                 -             INV_X32   0.003   16.620   0.240  
      RESULTS_CONV_INST/p7769A                                 A ^ -> ZN v   INV_X32   0.835   17.456   1.075  
      RESULTS_CONV_INST/p7155A29002                            -             OAI22_X1  0.001   17.456   1.076  
      RESULTS_CONV_INST/p7155A29002                            A1 v -> ZN ^  OAI22_X1  1.330   18.787   2.406  
      RESULTS_CONV_INST/r941_reg[1]                            -             SDFF_X2   0.000   18.787   2.406  
      ----------------------------------------------------------------------------------------------------------
Path 179: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1200_reg[13]/CK 
Endpoint:   RESULTS_CONV_INST/r1200_reg[13]/D       (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.502
- Setup                         0.767
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.335
- Arrival Time                 18.711
= Slack Time                  -16.376
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------------------------
      Instance                                                         Arc           Cell       Retime  Arrival  Required  
                                                                                                Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                            CK ^          -          -       5.361    -11.015  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                            CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -10.342  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                      -             BUF_X8     0.000   6.034    -10.342  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                      A ^ -> Z ^    BUF_X8     1.260   7.295    -9.081  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                        -             NAND2_X1   0.006   7.301    -9.076  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                        A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -8.667  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                        -             NOR4_X2    0.000   7.709    -8.667  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                        A4 v -> ZN ^  NOR4_X2    1.874   9.583    -6.793  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                    -             NAND2_X4   0.000   9.583    -6.793  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                    A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -6.265  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                        -             NOR2_X4    0.000   10.111   -6.265  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                        A2 v -> ZN ^  NOR2_X4    3.264   13.375   -3.001  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6111                    -             AOI222_X1  0.007   13.382   -2.994  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6111                    B1 ^ -> ZN v  AOI222_X1  1.305   14.687   -1.689  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6077                    -             NAND3_X1   0.000   14.687   -1.689  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6077                    A2 v -> ZN ^  NAND3_X1   0.863   15.551   -0.825  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC481_tdsp_data_out_13_  -             BUF_X16    0.000   15.551   -0.825  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC481_tdsp_data_out_13_  A ^ -> Z ^    BUF_X16    0.506   16.056   -0.320  
      FE_OFC10_tdsp_data_out_13_                                       -             BUF_X4     0.000   16.056   -0.320  
      FE_OFC10_tdsp_data_out_13_                                       A ^ -> Z ^    BUF_X4     0.194   16.251   -0.125  
      FE_OFC407_tdsp_data_out_13_                                      -             BUF_X16    0.000   16.251   -0.125  
      FE_OFC407_tdsp_data_out_13_                                      A ^ -> Z ^    BUF_X16    0.355   16.606   0.230  
      FE_OFCC482_FE_OFN407_tdsp_data_out_13_                           -             BUF_X16    0.002   16.608   0.232  
      FE_OFCC482_FE_OFN407_tdsp_data_out_13_                           A ^ -> Z ^    BUF_X16    0.642   17.250   0.874  
      RESULTS_CONV_INST/p7139A29059                                    -             INV_X8     0.000   17.250   0.874  
      RESULTS_CONV_INST/p7139A29059                                    A ^ -> ZN v   INV_X8     0.553   17.803   1.427  
      RESULTS_CONV_INST/p7145A                                         -             OAI22_X1   0.002   17.805   1.429  
      RESULTS_CONV_INST/p7145A                                         A2 v -> ZN ^  OAI22_X1   0.906   18.711   2.335  
      RESULTS_CONV_INST/r1200_reg[13]                                  -             SDFF_X2    0.000   18.711   2.335  
      -------------------------------------------------------------------------------------------------------------------
Path 180: VIOLATED Setup Check with Pin RESULTS_CONV_INST/upper770/dout_reg[1]/CK 
Endpoint:   RESULTS_CONV_INST/upper770/dout_reg[1]/D (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q  (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.577
- Setup                         0.525
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.652
- Arrival Time                 19.027
= Slack Time                  -16.375
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      --------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Retime  Arrival  Required  
                                                                                     Delay   Time     Time  
      --------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^          -          -       5.334    -11.041  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^ -> Q v   SDFFS_X2   0.651   5.985    -10.390  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  -             BUF_X16    0.000   5.985    -10.390  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  A v -> Z v    BUF_X16    0.521   6.506    -9.869  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A             -             NOR3_X1    0.033   6.538    -9.836  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A             A2 v -> ZN ^  NOR3_X1    0.913   7.451    -8.923  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A             -             NAND2_X1   0.000   7.451    -8.923  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A             A2 ^ -> ZN v  NAND2_X1   0.361   7.812    -8.563  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A             -             NOR4_X2    0.000   7.812    -8.563  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A             A4 v -> ZN ^  NOR4_X2    1.874   9.687    -6.688  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133         -             NAND2_X4   0.000   9.687    -6.688  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133         A1 ^ -> ZN v  NAND2_X4   0.528   10.214   -6.160  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D             -             NOR2_X4    0.000   10.214   -6.160  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D             A2 v -> ZN ^  NOR2_X4    3.264   13.479   -2.896  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A             -             AOI222_X1  0.007   13.486   -2.889  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A             B1 ^ -> ZN v  AOI222_X1  1.675   15.161   -1.213  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6074         -             NAND3_X4   0.000   15.161   -1.213  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6074         A2 v -> ZN ^  NAND3_X4   1.109   16.271   -0.104  
      FE_SIG_C579_tdsp_data_out_9_                          -             BUF_X16    0.000   16.271   -0.104  
      FE_SIG_C579_tdsp_data_out_9_                          A ^ -> Z ^    BUF_X16    0.563   16.834   0.459  
      FE_OFC21_tdsp_data_out_9_                             -             BUF_X16    0.000   16.834   0.459  
      FE_OFC21_tdsp_data_out_9_                             A ^ -> Z ^    BUF_X16    0.472   17.306   0.931  
      FE_OFCC475_FE_OFN21_tdsp_data_out_9_                  -             BUF_X32    0.002   17.308   0.933  
      FE_OFCC475_FE_OFN21_tdsp_data_out_9_                  A ^ -> Z ^    BUF_X32    0.726   18.034   1.659  
      RESULTS_CONV_INST/upper770/p6532A182                  -             AOI22_X1   0.005   18.038   1.663  
      RESULTS_CONV_INST/upper770/p6532A182                  B2 ^ -> ZN v  AOI22_X1   0.344   18.382   2.007  
      RESULTS_CONV_INST/upper770/p6455A175                  -             INV_X1     0.000   18.382   2.007  
      RESULTS_CONV_INST/upper770/p6455A175                  A v -> ZN ^   INV_X1     0.645   19.027   2.652  
      RESULTS_CONV_INST/upper770/dout_reg[1]                -             SDFF_X2    0.000   19.027   2.652  
      --------------------------------------------------------------------------------------------------------
Path 181: VIOLATED Setup Check with Pin RESULTS_CONV_INST/lower770/dout_reg[4]/CK 
Endpoint:   RESULTS_CONV_INST/lower770/dout_reg[4]/D (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q  (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.568
- Setup                         0.512
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.657
- Arrival Time                 19.018
= Slack Time                  -16.362
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -11.001  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -10.327  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -10.327  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -9.067  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -9.061  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -8.653  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -8.653  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -6.779  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -6.778  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -6.251  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -6.251  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -2.986  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6109  -             AOI222_X1  0.003   13.379   -2.983  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6109  B1 ^ -> ZN v  AOI222_X1  1.884   15.263   -1.098  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6080  -             NAND3_X4   0.000   15.264   -1.098  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6080  A2 v -> ZN ^  NAND3_X4   1.171   16.434   0.072  
      FE_SIG_C581_tdsp_data_out_4_                   -             BUF_X16    0.000   16.434   0.072  
      FE_SIG_C581_tdsp_data_out_4_                   A ^ -> Z ^    BUF_X16    0.578   17.012   0.650  
      FE_OFC41_tdsp_data_out_4_                      -             BUF_X4     0.001   17.013   0.651  
      FE_OFC41_tdsp_data_out_4_                      A ^ -> Z ^    BUF_X4     0.262   17.275   0.913  
      FE_OFCC470_FE_OFN41_tdsp_data_out_4_           -             BUF_X32    0.000   17.275   0.913  
      FE_OFCC470_FE_OFN41_tdsp_data_out_4_           A ^ -> Z ^    BUF_X32    0.764   18.038   1.677  
      RESULTS_CONV_INST/lower770/p6532A178           -             AOI22_X1   0.021   18.059   1.697  
      RESULTS_CONV_INST/lower770/p6532A178           B2 ^ -> ZN v  AOI22_X1   0.391   18.450   2.088  
      RESULTS_CONV_INST/lower770/p6455A171           -             INV_X1     0.000   18.450   2.088  
      RESULTS_CONV_INST/lower770/p6455A171           A v -> ZN ^   INV_X1     0.569   19.018   2.657  
      RESULTS_CONV_INST/lower770/dout_reg[4]         -             SDFF_X2    0.000   19.018   2.657  
      -------------------------------------------------------------------------------------------------
Path 182: VIOLATED Setup Check with Pin TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[1]/CK 
Endpoint:   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[1]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q               (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.142
- Setup                         1.103
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.640
- Arrival Time                 24.001
= Slack Time                  -16.361
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      ----------------------------------------------------------------------------------------------------
      Instance                                           Arc           Cell      Retime  Arrival  Required  
                                                                                 Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                CK ^          -         -       5.218    -11.143  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                CK ^ -> Q ^   SDFFR_X2  1.914   7.132    -9.229  
      TDSP_CORE_INST/FE_OFC180_arp                       -             BUF_X32   0.000   7.132    -9.229  
      TDSP_CORE_INST/FE_OFC180_arp                       A ^ -> Z ^    BUF_X32   0.915   8.046    -8.315  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A          -             AOI22_X4  0.003   8.050    -8.311  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A          B2 ^ -> ZN v  AOI22_X4  0.711   8.760    -7.601  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A          -             OAI22_X1  0.000   8.760    -7.601  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A          A1 v -> ZN ^  OAI22_X1  0.603   9.363    -6.998  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A          -             NAND2_X1  0.000   9.363    -6.998  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A          A2 ^ -> ZN v  NAND2_X1  0.562   9.926    -6.435  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A          -             NOR2_X4   0.000   9.926    -6.435  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A          A2 v -> ZN ^  NOR2_X4   0.705   10.631   -5.730  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A          -             NAND2_X4  0.000   10.631   -5.730  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A          A1 ^ -> ZN v  NAND2_X4  0.364   10.995   -5.367  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A          -             NOR2_X1   0.000   10.995   -5.367  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A          A2 v -> ZN ^  NOR2_X1   0.769   11.763   -4.598  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A          -             NAND2_X1  0.000   11.763   -4.598  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A          A1 ^ -> ZN v  NAND2_X1  0.467   12.230   -4.131  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A          -             NOR2_X1   0.000   12.230   -4.131  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A          A2 v -> ZN ^  NOR2_X1   0.715   12.945   -3.416  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6497A          -             NAND2_X1  0.000   12.945   -3.416  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6497A          A1 ^ -> ZN v  NAND2_X1  0.483   13.429   -2.932  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6487A          -             XOR2_X2   0.000   13.429   -2.932  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6487A          B v -> Z v    XOR2_X2   0.698   14.127   -2.234  
      TDSP_DS_CS_INST/p6962A                             -             INV_X2    0.000   14.127   -2.234  
      TDSP_DS_CS_INST/p6962A                             A v -> ZN ^   INV_X2    1.735   15.862   -0.499  
      TDSP_DS_CS_INST/p6960A                             -             AND3_X2   0.002   15.864   -0.497  
      TDSP_DS_CS_INST/p6960A                             A1 ^ -> ZN ^  AND3_X2   0.646   16.510   0.149  
      TDSP_DS_CS_INST/FE_OFCC456_t_read_ds               -             BUF_X16   0.000   16.510   0.149  
      TDSP_DS_CS_INST/FE_OFCC456_t_read_ds               A ^ -> Z ^    BUF_X16   0.569   17.079   0.718  
      FE_OFC96_t_read_ds                                 -             BUF_X4    0.006   17.085   0.724  
      FE_OFC96_t_read_ds                                 A ^ -> Z ^    BUF_X4    2.222   19.307   2.946  
      TDSP_MUX/Fp7268A                                   -             INV_X4    0.003   19.310   2.949  
      TDSP_MUX/Fp7268A                                   A ^ -> ZN v   INV_X4    2.013   21.323   4.962  
      TDSP_MUX/p7267A313                                 -             AOI22_X1  0.001   21.323   4.962  
      TDSP_MUX/p7267A313                                 A1 v -> ZN ^  AOI22_X1  1.497   22.821   6.459  
      TDSP_MUX/Fp7344A312                                -             INV_X2    0.000   22.821   6.460  
      TDSP_MUX/Fp7344A312                                A ^ -> ZN v   INV_X2    0.349   23.169   6.808  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p6912A437        -             MUX2_X2   0.000   23.169   6.808  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p6912A437        B v -> Z v    MUX2_X2   0.831   24.001   7.640  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[1]  -             SDFFR_X1  0.000   24.001   7.640  
      ----------------------------------------------------------------------------------------------------
Path 183: VIOLATED Setup Check with Pin RESULTS_CONV_INST/upper1336/dout_reg[3]/CK 
Endpoint:   RESULTS_CONV_INST/upper1336/dout_reg[3]/D (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.564
- Setup                         0.508
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.656
- Arrival Time                 19.012
= Slack Time                  -16.355
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -10.994  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -10.321  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -10.321  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -9.061  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -9.055  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -8.647  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -8.647  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -6.772  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -6.772  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -6.244  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -6.244  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -2.980  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6116  -             AOI222_X1  0.007   13.382   -2.973  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6116  B1 ^ -> ZN v  AOI222_X1  1.666   15.049   -1.307  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6086  -             NAND3_X4   0.000   15.049   -1.307  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6086  A2 v -> ZN ^  NAND3_X4   1.133   16.182   -0.173  
      FE_SIG_C578_tdsp_data_out_11_                  -             BUF_X16    0.000   16.182   -0.173  
      FE_SIG_C578_tdsp_data_out_11_                  A ^ -> Z ^    BUF_X16    0.649   16.831   0.475  
      FE_OFC30_tdsp_data_out_11_                     -             BUF_X16    0.002   16.833   0.477  
      FE_OFC30_tdsp_data_out_11_                     A ^ -> Z ^    BUF_X16    0.559   17.391   1.036  
      FE_OFCC474_FE_OFN30_tdsp_data_out_11_          -             BUF_X32    0.004   17.395   1.040  
      FE_OFCC474_FE_OFN30_tdsp_data_out_11_          A ^ -> Z ^    BUF_X32    0.673   18.068   1.713  
      RESULTS_CONV_INST/upper1336/p7672A179          -             AOI22_X1   0.006   18.074   1.719  
      RESULTS_CONV_INST/upper1336/p7672A179          B2 ^ -> ZN v  AOI22_X1   0.343   18.417   2.061  
      RESULTS_CONV_INST/upper1336/p7651A173          -             INV_X1     0.000   18.417   2.061  
      RESULTS_CONV_INST/upper1336/p7651A173          A v -> ZN ^   INV_X1     0.595   19.012   2.656  
      RESULTS_CONV_INST/upper1336/dout_reg[3]        -             SDFF_X2    0.000   19.012   2.656  
      -------------------------------------------------------------------------------------------------
Path 184: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1200_reg[0]/CK 
Endpoint:   RESULTS_CONV_INST/r1200_reg[0]/D        (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.439
- Setup                         0.726
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.313
- Arrival Time                 18.657
= Slack Time                  -16.344
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -10.983  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -10.309  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -10.309  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -9.049  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -9.043  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -8.635  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -8.635  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -6.760  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -6.760  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -6.233  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -6.233  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -2.968  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6115  -             AOI222_X1  0.001   13.376   -2.967  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6115  B1 ^ -> ZN v  AOI222_X1  1.575   14.951   -1.392  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6085  -             NAND3_X4   0.000   14.951   -1.392  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6085  A2 v -> ZN ^  NAND3_X4   1.101   16.052   -0.292  
      FE_OFCC539_tdsp_data_out_0_                    -             BUF_X16    0.000   16.052   -0.292  
      FE_OFCC539_tdsp_data_out_0_                    A ^ -> Z ^    BUF_X16    1.306   17.358   1.015  
      RESULTS_CONV_INST/p7148A29056                  -             INV_X32    0.015   17.373   1.030  
      RESULTS_CONV_INST/p7148A29056                  A ^ -> ZN v   INV_X32    0.437   17.810   1.466  
      RESULTS_CONV_INST/p7155A28965                  -             OAI22_X1   0.002   17.812   1.468  
      RESULTS_CONV_INST/p7155A28965                  A2 v -> ZN ^  OAI22_X1   0.845   18.657   2.313  
      RESULTS_CONV_INST/r1200_reg[0]                 -             SDFF_X2    0.000   18.657   2.313  
      -------------------------------------------------------------------------------------------------
Path 185: VIOLATED Setup Check with Pin TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[7]/CK 
Endpoint:   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[7]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q               (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.293
- Setup                         1.102
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.790
- Arrival Time                 24.099
= Slack Time                  -16.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      ----------------------------------------------------------------------------------------------------
      Instance                                           Arc           Cell      Retime  Arrival  Required  
                                                                                 Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                CK ^          -         -       5.218    -11.091  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                CK ^ -> Q ^   SDFFR_X2  1.914   7.132    -9.177  
      TDSP_CORE_INST/FE_OFC180_arp                       -             BUF_X32   0.000   7.132    -9.177  
      TDSP_CORE_INST/FE_OFC180_arp                       A ^ -> Z ^    BUF_X32   0.915   8.046    -8.262  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A          -             AOI22_X4  0.003   8.050    -8.259  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A          B2 ^ -> ZN v  AOI22_X4  0.711   8.760    -7.548  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A          -             OAI22_X1  0.000   8.760    -7.548  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A          A1 v -> ZN ^  OAI22_X1  0.603   9.363    -6.945  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A          -             NAND2_X1  0.000   9.363    -6.945  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A          A2 ^ -> ZN v  NAND2_X1  0.562   9.926    -6.383  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A          -             NOR2_X4   0.000   9.926    -6.383  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A          A2 v -> ZN ^  NOR2_X4   0.705   10.631   -5.678  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A          -             NAND2_X4  0.000   10.631   -5.678  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A          A1 ^ -> ZN v  NAND2_X4  0.364   10.995   -5.314  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A          -             NOR2_X1   0.000   10.995   -5.314  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A          A2 v -> ZN ^  NOR2_X1   0.769   11.763   -4.545  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A          -             NAND2_X1  0.000   11.763   -4.545  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A          A1 ^ -> ZN v  NAND2_X1  0.467   12.230   -4.079  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A          -             NOR2_X1   0.000   12.230   -4.079  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A          A2 v -> ZN ^  NOR2_X1   0.715   12.945   -3.363  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6497A          -             NAND2_X1  0.000   12.945   -3.363  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6497A          A1 ^ -> ZN v  NAND2_X1  0.483   13.429   -2.880  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6487A          -             XOR2_X2   0.000   13.429   -2.880  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6487A          B v -> Z v    XOR2_X2   0.698   14.127   -2.182  
      TDSP_DS_CS_INST/p6962A                             -             INV_X2    0.000   14.127   -2.182  
      TDSP_DS_CS_INST/p6962A                             A v -> ZN ^   INV_X2    1.735   15.862   -0.446  
      TDSP_DS_CS_INST/p6960A                             -             AND3_X2   0.002   15.864   -0.445  
      TDSP_DS_CS_INST/p6960A                             A1 ^ -> ZN ^  AND3_X2   0.646   16.510   0.202  
      TDSP_DS_CS_INST/FE_OFCC456_t_read_ds               -             BUF_X16   0.000   16.510   0.202  
      TDSP_DS_CS_INST/FE_OFCC456_t_read_ds               A ^ -> Z ^    BUF_X16   0.569   17.079   0.770  
      FE_OFC96_t_read_ds                                 -             BUF_X4    0.006   17.085   0.776  
      FE_OFC96_t_read_ds                                 A ^ -> Z ^    BUF_X4    2.222   19.307   2.998  
      TDSP_MUX/Fp7268A                                   -             INV_X4    0.003   19.310   3.001  
      TDSP_MUX/Fp7268A                                   A ^ -> ZN v   INV_X4    2.013   21.323   5.014  
      TDSP_MUX/p7267A319                                 -             AOI22_X1  0.001   21.324   5.015  
      TDSP_MUX/p7267A319                                 A1 v -> ZN ^  AOI22_X1  1.534   22.858   6.549  
      TDSP_MUX/Fp7344A318                                -             INV_X2    0.000   22.858   6.549  
      TDSP_MUX/Fp7344A318                                A ^ -> ZN v   INV_X2    0.390   23.248   6.939  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p6912A444        -             MUX2_X2   0.000   23.248   6.939  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p6912A444        B v -> Z v    MUX2_X2   0.851   24.099   7.790  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[7]  -             SDFFR_X1  0.000   24.099   7.790  
      ----------------------------------------------------------------------------------------------------
Path 186: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1477_reg[13]/CK 
Endpoint:   RESULTS_CONV_INST/r1477_reg[13]/D       (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.520
- Setup                         0.712
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.408
- Arrival Time                 18.712
= Slack Time                  -16.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -------------------------------------------------------------------------------------------------------------------
      Instance                                                         Arc           Cell       Retime  Arrival  Required  
                                                                                                Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                            CK ^          -          -       5.334    -10.971  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                            CK ^ -> Q v   SDFFS_X2   0.651   5.985    -10.320  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_             -             BUF_X16    0.000   5.985    -10.320  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_             A v -> Z v    BUF_X16    0.521   6.506    -9.799  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A                        -             NOR3_X1    0.033   6.538    -9.766  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A                        A2 v -> ZN ^  NOR3_X1    0.913   7.451    -8.853  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                        -             NAND2_X1   0.000   7.451    -8.853  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                        A2 ^ -> ZN v  NAND2_X1   0.361   7.812    -8.492  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                        -             NOR4_X2    0.000   7.812    -8.492  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                        A4 v -> ZN ^  NOR4_X2    1.874   9.687    -6.618  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                    -             NAND2_X4   0.000   9.687    -6.618  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                    A1 ^ -> ZN v  NAND2_X4   0.528   10.214   -6.090  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                        -             NOR2_X4    0.000   10.214   -6.090  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                        A2 v -> ZN ^  NOR2_X4    3.264   13.479   -2.826  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6111                    -             AOI222_X1  0.007   13.486   -2.819  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6111                    B1 ^ -> ZN v  AOI222_X1  1.305   14.791   -1.514  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6077                    -             NAND3_X1   0.000   14.791   -1.514  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6077                    A2 v -> ZN ^  NAND3_X1   0.863   15.654   -0.650  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC481_tdsp_data_out_13_  -             BUF_X16    0.000   15.654   -0.650  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC481_tdsp_data_out_13_  A ^ -> Z ^    BUF_X16    0.506   16.160   -0.145  
      FE_OFC10_tdsp_data_out_13_                                       -             BUF_X4     0.000   16.160   -0.145  
      FE_OFC10_tdsp_data_out_13_                                       A ^ -> Z ^    BUF_X4     0.194   16.354   0.050  
      FE_OFC407_tdsp_data_out_13_                                      -             BUF_X16    0.000   16.354   0.050  
      FE_OFC407_tdsp_data_out_13_                                      A ^ -> Z ^    BUF_X16    0.355   16.710   0.405  
      FE_OFCC482_FE_OFN407_tdsp_data_out_13_                           -             BUF_X16    0.002   16.712   0.407  
      FE_OFCC482_FE_OFN407_tdsp_data_out_13_                           A ^ -> Z ^    BUF_X16    0.642   17.353   1.049  
      RESULTS_CONV_INST/p7139A29059                                    -             INV_X8     0.000   17.354   1.049  
      RESULTS_CONV_INST/p7139A29059                                    A ^ -> ZN v   INV_X8     0.553   17.907   1.602  
      RESULTS_CONV_INST/p7145A28970                                    -             OAI22_X1   0.002   17.909   1.604  
      RESULTS_CONV_INST/p7145A28970                                    A2 v -> ZN ^  OAI22_X1   0.803   18.712   2.408  
      RESULTS_CONV_INST/r1477_reg[13]                                  -             SDFF_X2    0.000   18.712   2.408  
      -------------------------------------------------------------------------------------------------------------------
Path 187: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1633_reg[13]/CK 
Endpoint:   RESULTS_CONV_INST/r1633_reg[13]/D       (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.520
- Setup                         0.738
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.382
- Arrival Time                 18.670
= Slack Time                  -16.288
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------------------------
      Instance                                                         Arc           Cell       Retime  Arrival  Required  
                                                                                                Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                            CK ^          -          -       5.361    -10.927  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                            CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -10.253  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                      -             BUF_X8     0.000   6.034    -10.253  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                      A ^ -> Z ^    BUF_X8     1.260   7.295    -8.993  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                        -             NAND2_X1   0.006   7.301    -8.987  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                        A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -8.579  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                        -             NOR4_X2    0.000   7.709    -8.579  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                        A4 v -> ZN ^  NOR4_X2    1.874   9.583    -6.705  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                    -             NAND2_X4   0.000   9.583    -6.704  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                    A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -6.177  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                        -             NOR2_X4    0.000   10.111   -6.177  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                        A2 v -> ZN ^  NOR2_X4    3.264   13.375   -2.912  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6111                    -             AOI222_X1  0.007   13.382   -2.906  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6111                    B1 ^ -> ZN v  AOI222_X1  1.305   14.687   -1.600  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6077                    -             NAND3_X1   0.000   14.687   -1.600  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6077                    A2 v -> ZN ^  NAND3_X1   0.863   15.551   -0.737  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC481_tdsp_data_out_13_  -             BUF_X16    0.000   15.551   -0.737  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC481_tdsp_data_out_13_  A ^ -> Z ^    BUF_X16    0.506   16.056   -0.231  
      FE_OFC10_tdsp_data_out_13_                                       -             BUF_X4     0.000   16.056   -0.231  
      FE_OFC10_tdsp_data_out_13_                                       A ^ -> Z ^    BUF_X4     0.194   16.251   -0.037  
      FE_OFC407_tdsp_data_out_13_                                      -             BUF_X16    0.000   16.251   -0.037  
      FE_OFC407_tdsp_data_out_13_                                      A ^ -> Z ^    BUF_X16    0.355   16.606   0.319  
      FE_OFCC482_FE_OFN407_tdsp_data_out_13_                           -             BUF_X16    0.002   16.608   0.320  
      FE_OFCC482_FE_OFN407_tdsp_data_out_13_                           A ^ -> Z ^    BUF_X16    0.642   17.250   0.962  
      RESULTS_CONV_INST/p7139A29059                                    -             INV_X8     0.000   17.250   0.962  
      RESULTS_CONV_INST/p7139A29059                                    A ^ -> ZN v   INV_X8     0.553   17.803   1.516  
      RESULTS_CONV_INST/p7145A28981                                    -             OAI22_X1   0.002   17.805   1.518  
      RESULTS_CONV_INST/p7145A28981                                    A2 v -> ZN ^  OAI22_X1   0.864   18.670   2.382  
      RESULTS_CONV_INST/r1633_reg[13]                                  -             SDFF_X2    0.000   18.670   2.382  
      -------------------------------------------------------------------------------------------------------------------
Path 188: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1200_reg[1]/CK 
Endpoint:   RESULTS_CONV_INST/r1200_reg[1]/D        (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.440
- Setup                         0.713
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.327
- Arrival Time                 18.613
= Slack Time                  -16.285
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -10.924  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -10.251  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -10.251  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -8.991  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -8.985  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -8.577  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -8.577  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -6.702  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -6.702  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -6.174  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -6.174  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -2.910  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6113  -             AOI222_X1  0.001   13.377   -2.909  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6113  B1 ^ -> ZN v  AOI222_X1  1.767   15.144   -1.141  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6084  -             NAND3_X4   0.000   15.144   -1.141  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6084  A2 v -> ZN ^  NAND3_X4   1.342   16.486   0.201  
      FE_OFCC533_tdsp_data_out_1_                    -             BUF_X16    0.000   16.486   0.201  
      FE_OFCC533_tdsp_data_out_1_                    A ^ -> Z ^    BUF_X16    0.465   16.951   0.665  
      FE_SIG_C583_FE_OFCN533_tdsp_data_out_1_        -             BUF_X32    0.000   16.951   0.665  
      FE_SIG_C583_FE_OFCN533_tdsp_data_out_1_        A ^ -> Z ^    BUF_X32    0.423   17.374   1.088  
      RESULTS_CONV_INST/p7148A29058                  -             INV_X2     0.005   17.379   1.093  
      RESULTS_CONV_INST/p7148A29058                  A ^ -> ZN v   INV_X2     0.189   17.567   1.282  
      RESULTS_CONV_INST/FE_OFCC466_n_1970            -             BUF_X16    0.000   17.567   1.282  
      RESULTS_CONV_INST/FE_OFCC466_n_1970            A v -> Z v    BUF_X16    0.408   17.975   1.690  
      RESULTS_CONV_INST/p7155A28953                  -             OAI22_X1   0.002   17.977   1.692  
      RESULTS_CONV_INST/p7155A28953                  A2 v -> ZN ^  OAI22_X1   0.635   18.613   2.327  
      RESULTS_CONV_INST/r1200_reg[1]                 -             SDFF_X2    0.000   18.613   2.327  
      -------------------------------------------------------------------------------------------------
Path 189: VIOLATED Setup Check with Pin RESULTS_CONV_INST/upper770/dout_reg[3]/CK 
Endpoint:   RESULTS_CONV_INST/upper770/dout_reg[3]/D (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q  (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.577
- Setup                         0.496
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.681
- Arrival Time                 18.964
= Slack Time                  -16.283
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -10.922  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -10.249  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -10.249  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -8.988  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -8.982  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -8.574  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -8.574  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -6.700  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -6.700  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -6.172  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -6.172  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -2.908  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6116  -             AOI222_X1  0.007   13.382   -2.900  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6116  B1 ^ -> ZN v  AOI222_X1  1.666   15.049   -1.234  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6086  -             NAND3_X4   0.000   15.049   -1.234  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6086  A2 v -> ZN ^  NAND3_X4   1.133   16.182   -0.101  
      FE_SIG_C578_tdsp_data_out_11_                  -             BUF_X16    0.000   16.182   -0.101  
      FE_SIG_C578_tdsp_data_out_11_                  A ^ -> Z ^    BUF_X16    0.649   16.831   0.548  
      FE_OFC30_tdsp_data_out_11_                     -             BUF_X16    0.002   16.833   0.550  
      FE_OFC30_tdsp_data_out_11_                     A ^ -> Z ^    BUF_X16    0.559   17.391   1.108  
      FE_OFCC474_FE_OFN30_tdsp_data_out_11_          -             BUF_X32    0.004   17.395   1.112  
      FE_OFCC474_FE_OFN30_tdsp_data_out_11_          A ^ -> Z ^    BUF_X32    0.673   18.068   1.786  
      RESULTS_CONV_INST/upper770/p6532A178           -             AOI22_X1   0.003   18.072   1.789  
      RESULTS_CONV_INST/upper770/p6532A178           B2 ^ -> ZN v  AOI22_X1   0.345   18.417   2.134  
      RESULTS_CONV_INST/upper770/p6455A              -             INV_X8     0.000   18.417   2.134  
      RESULTS_CONV_INST/upper770/p6455A              A v -> ZN ^   INV_X8     0.546   18.964   2.681  
      RESULTS_CONV_INST/upper770/dout_reg[3]         -             SDFF_X2    0.000   18.964   2.681  
      -------------------------------------------------------------------------------------------------
Path 190: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1633_reg[1]/CK 
Endpoint:   RESULTS_CONV_INST/r1633_reg[1]/D        (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.462
- Setup                         0.708
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.354
- Arrival Time                 18.626
= Slack Time                  -16.272
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -10.911  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -10.237  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -10.237  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -8.977  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -8.971  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -8.563  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -8.563  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -6.689  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -6.689  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -6.161  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -6.161  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -2.896  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6113  -             AOI222_X1  0.001   13.377   -2.895  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6113  B1 ^ -> ZN v  AOI222_X1  1.767   15.144   -1.128  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6084  -             NAND3_X4   0.000   15.144   -1.128  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6084  A2 v -> ZN ^  NAND3_X4   1.342   16.486   0.214  
      FE_OFCC533_tdsp_data_out_1_                    -             BUF_X16    0.000   16.486   0.214  
      FE_OFCC533_tdsp_data_out_1_                    A ^ -> Z ^    BUF_X16    0.465   16.951   0.679  
      FE_SIG_C583_FE_OFCN533_tdsp_data_out_1_        -             BUF_X32    0.000   16.951   0.679  
      FE_SIG_C583_FE_OFCN533_tdsp_data_out_1_        A ^ -> Z ^    BUF_X32    0.423   17.374   1.102  
      RESULTS_CONV_INST/p7148A29058                  -             INV_X2     0.005   17.379   1.107  
      RESULTS_CONV_INST/p7148A29058                  A ^ -> ZN v   INV_X2     0.189   17.567   1.296  
      RESULTS_CONV_INST/FE_OFCC466_n_1970            -             BUF_X16    0.000   17.567   1.296  
      RESULTS_CONV_INST/FE_OFCC466_n_1970            A v -> Z v    BUF_X16    0.408   17.975   1.703  
      RESULTS_CONV_INST/p7156A                       -             OAI22_X1   0.002   17.977   1.706  
      RESULTS_CONV_INST/p7156A                       A2 v -> ZN ^  OAI22_X1   0.649   18.626   2.354  
      RESULTS_CONV_INST/r1633_reg[1]                 -             SDFF_X2    0.000   18.626   2.354  
      -------------------------------------------------------------------------------------------------
Path 191: VIOLATED Setup Check with Pin TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[3]/CK 
Endpoint:   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[3]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q               (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.142
- Setup                         1.100
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.642
- Arrival Time                 23.904
= Slack Time                  -16.262
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      ----------------------------------------------------------------------------------------------------
      Instance                                           Arc           Cell      Retime  Arrival  Required  
                                                                                 Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                CK ^          -         -       5.218    -11.044  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                CK ^ -> Q ^   SDFFR_X2  1.914   7.132    -9.130  
      TDSP_CORE_INST/FE_OFC180_arp                       -             BUF_X32   0.000   7.132    -9.130  
      TDSP_CORE_INST/FE_OFC180_arp                       A ^ -> Z ^    BUF_X32   0.915   8.046    -8.216  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A          -             AOI22_X4  0.003   8.050    -8.212  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A          B2 ^ -> ZN v  AOI22_X4  0.711   8.760    -7.502  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A          -             OAI22_X1  0.000   8.760    -7.502  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A          A1 v -> ZN ^  OAI22_X1  0.603   9.363    -6.899  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A          -             NAND2_X1  0.000   9.363    -6.899  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A          A2 ^ -> ZN v  NAND2_X1  0.562   9.926    -6.336  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A          -             NOR2_X4   0.000   9.926    -6.336  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A          A2 v -> ZN ^  NOR2_X4   0.705   10.631   -5.631  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A          -             NAND2_X4  0.000   10.631   -5.631  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A          A1 ^ -> ZN v  NAND2_X4  0.364   10.995   -5.267  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A          -             NOR2_X1   0.000   10.995   -5.267  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A          A2 v -> ZN ^  NOR2_X1   0.769   11.763   -4.499  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A          -             NAND2_X1  0.000   11.763   -4.499  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A          A1 ^ -> ZN v  NAND2_X1  0.467   12.230   -4.032  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A          -             NOR2_X1   0.000   12.230   -4.032  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A          A2 v -> ZN ^  NOR2_X1   0.715   12.945   -3.317  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6497A          -             NAND2_X1  0.000   12.945   -3.317  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6497A          A1 ^ -> ZN v  NAND2_X1  0.483   13.429   -2.833  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6487A          -             XOR2_X2   0.000   13.429   -2.833  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6487A          B v -> Z v    XOR2_X2   0.698   14.127   -2.135  
      TDSP_DS_CS_INST/p6962A                             -             INV_X2    0.000   14.127   -2.135  
      TDSP_DS_CS_INST/p6962A                             A v -> ZN ^   INV_X2    1.735   15.862   -0.400  
      TDSP_DS_CS_INST/p6960A                             -             AND3_X2   0.002   15.864   -0.398  
      TDSP_DS_CS_INST/p6960A                             A1 ^ -> ZN ^  AND3_X2   0.646   16.510   0.248  
      TDSP_DS_CS_INST/FE_OFCC456_t_read_ds               -             BUF_X16   0.000   16.510   0.248  
      TDSP_DS_CS_INST/FE_OFCC456_t_read_ds               A ^ -> Z ^    BUF_X16   0.569   17.079   0.817  
      FE_OFC96_t_read_ds                                 -             BUF_X4    0.006   17.085   0.823  
      FE_OFC96_t_read_ds                                 A ^ -> Z ^    BUF_X4    2.222   19.307   3.045  
      TDSP_MUX/Fp7268A                                   -             INV_X4    0.003   19.310   3.048  
      TDSP_MUX/Fp7268A                                   A ^ -> ZN v   INV_X4    2.013   21.323   5.061  
      TDSP_MUX/p7267A333                                 -             AOI22_X1  0.001   21.324   5.062  
      TDSP_MUX/p7267A333                                 A1 v -> ZN ^  AOI22_X1  1.403   22.727   6.465  
      TDSP_MUX/Fp7344A332                                -             INV_X2    0.000   22.727   6.465  
      TDSP_MUX/Fp7344A332                                A ^ -> ZN v   INV_X2    0.363   23.090   6.828  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p6912A439        -             MUX2_X2   0.000   23.090   6.828  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p6912A439        B v -> Z v    MUX2_X2   0.814   23.904   7.642  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[3]  -             SDFFR_X1  0.000   23.904   7.642  
      ----------------------------------------------------------------------------------------------------
Path 192: VIOLATED Setup Check with Pin RESULTS_CONV_INST/r1200_reg[6]/CK 
Endpoint:   RESULTS_CONV_INST/r1200_reg[6]/D        (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.532
- Setup                         0.722
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.410
- Arrival Time                 18.662
= Slack Time                  -16.252
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                      Arc           Cell       Retime  Arrival  Required  
                                                                                             Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^          -          -       5.361    -10.891  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -10.217  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   -             BUF_X8     0.000   6.034    -10.217  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   A ^ -> Z ^    BUF_X8     1.260   7.295    -8.957  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     -             NAND2_X1   0.006   7.301    -8.951  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -8.543  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     -             NOR4_X2    0.000   7.709    -8.543  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     A4 v -> ZN ^  NOR4_X2    1.874   9.583    -6.668  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 -             NAND2_X4   0.000   9.583    -6.668  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -6.141  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     -             NOR2_X4    0.000   10.111   -6.141  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     A2 v -> ZN ^  NOR2_X4    3.264   13.375   -2.876  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6106                 -             AOI222_X1  0.005   13.381   -2.871  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6106                 B1 ^ -> ZN v  AOI222_X1  1.361   14.742   -1.510  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6078                 -             NAND3_X1   0.000   14.742   -1.510  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6078                 A2 v -> ZN ^  NAND3_X1   1.158   15.900   -0.352  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC34_tdsp_data_out_6_  -             BUF_X32    0.000   15.900   -0.352  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC34_tdsp_data_out_6_  A ^ -> Z ^    BUF_X32    0.744   16.644   0.392  
      FE_OFC35_tdsp_data_out_6_                                     -             BUF_X32    0.004   16.647   0.396  
      FE_OFC35_tdsp_data_out_6_                                     A ^ -> Z ^    BUF_X32    0.618   17.265   1.013  
      RESULTS_CONV_INST/p7148A29050                                 -             INV_X2     0.008   17.274   1.022  
      RESULTS_CONV_INST/p7148A29050                                 A ^ -> ZN v   INV_X2     0.277   17.550   1.299  
      RESULTS_CONV_INST/FE_OFCC472_n_2006                           -             BUF_X16    0.000   17.550   1.299  
      RESULTS_CONV_INST/FE_OFCC472_n_2006                           A v -> Z v    BUF_X16    0.441   17.991   1.739  
      RESULTS_CONV_INST/p7155A28957                                 -             OAI22_X1   0.000   17.992   1.740  
      RESULTS_CONV_INST/p7155A28957                                 A2 v -> ZN ^  OAI22_X1   0.670   18.662   2.410  
      RESULTS_CONV_INST/r1200_reg[6]                                -             SDFF_X2    0.000   18.662   2.410  
      ----------------------------------------------------------------------------------------------------------------
Path 193: VIOLATED Setup Check with Pin TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[10]/CK 
Endpoint:   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[10]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q                (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.293
- Setup                         1.100
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.792
- Arrival Time                 24.020
= Slack Time                  -16.228
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      -----------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell      Retime  Arrival  Required  
                                                                                  Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                 CK ^          -         -       5.218    -11.011  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                 CK ^ -> Q ^   SDFFR_X2  1.914   7.132    -9.096  
      TDSP_CORE_INST/FE_OFC180_arp                        -             BUF_X32   0.000   7.132    -9.096  
      TDSP_CORE_INST/FE_OFC180_arp                        A ^ -> Z ^    BUF_X32   0.915   8.046    -8.182  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A           -             AOI22_X4  0.003   8.050    -8.179  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A           B2 ^ -> ZN v  AOI22_X4  0.711   8.760    -7.468  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A           -             OAI22_X1  0.000   8.760    -7.468  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A           A1 v -> ZN ^  OAI22_X1  0.603   9.363    -6.865  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A           -             NAND2_X1  0.000   9.363    -6.865  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A           A2 ^ -> ZN v  NAND2_X1  0.562   9.926    -6.303  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A           -             NOR2_X4   0.000   9.926    -6.303  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A           A2 v -> ZN ^  NOR2_X4   0.705   10.631   -5.597  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A           -             NAND2_X4  0.000   10.631   -5.597  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A           A1 ^ -> ZN v  NAND2_X4  0.364   10.995   -5.234  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A           -             NOR2_X1   0.000   10.995   -5.234  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A           A2 v -> ZN ^  NOR2_X1   0.769   11.763   -4.465  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A           -             NAND2_X1  0.000   11.763   -4.465  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A           A1 ^ -> ZN v  NAND2_X1  0.467   12.230   -3.998  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A           -             NOR2_X1   0.000   12.230   -3.998  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A           A2 v -> ZN ^  NOR2_X1   0.715   12.945   -3.283  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6497A           -             NAND2_X1  0.000   12.945   -3.283  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6497A           A1 ^ -> ZN v  NAND2_X1  0.483   13.429   -2.799  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6487A           -             XOR2_X2   0.000   13.429   -2.799  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6487A           B v -> Z v    XOR2_X2   0.698   14.127   -2.101  
      TDSP_DS_CS_INST/p6962A                              -             INV_X2    0.000   14.127   -2.101  
      TDSP_DS_CS_INST/p6962A                              A v -> ZN ^   INV_X2    1.735   15.862   -0.366  
      TDSP_DS_CS_INST/p6960A                              -             AND3_X2   0.002   15.864   -0.364  
      TDSP_DS_CS_INST/p6960A                              A1 ^ -> ZN ^  AND3_X2   0.646   16.510   0.282  
      TDSP_DS_CS_INST/FE_OFCC456_t_read_ds                -             BUF_X16   0.000   16.510   0.282  
      TDSP_DS_CS_INST/FE_OFCC456_t_read_ds                A ^ -> Z ^    BUF_X16   0.569   17.079   0.851  
      FE_OFC96_t_read_ds                                  -             BUF_X4    0.006   17.085   0.856  
      FE_OFC96_t_read_ds                                  A ^ -> Z ^    BUF_X4    2.222   19.307   3.079  
      TDSP_MUX/Fp7268A                                    -             INV_X4    0.003   19.310   3.081  
      TDSP_MUX/Fp7268A                                    A ^ -> ZN v   INV_X4    2.013   21.323   5.095  
      TDSP_MUX/p7267A327                                  -             AOI22_X1  0.001   21.324   5.095  
      TDSP_MUX/p7267A327                                  A1 v -> ZN ^  AOI22_X1  1.330   22.653   6.425  
      TDSP_MUX/Fp7344A326                                 -             INV_X2    0.000   22.653   6.425  
      TDSP_MUX/Fp7344A326                                 A ^ -> ZN v   INV_X2    0.518   23.172   6.944  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p6912A443         -             MUX2_X2   0.000   23.172   6.944  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p6912A443         B v -> Z v    MUX2_X2   0.848   24.020   7.792  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[10]  -             SDFFR_X1  0.000   24.020   7.792  
      -----------------------------------------------------------------------------------------------------
Path 194: VIOLATED Setup Check with Pin RESULTS_CONV_INST/upper770/dout_reg[7]/CK 
Endpoint:   RESULTS_CONV_INST/upper770/dout_reg[7]/D (v) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.567
- Setup                         1.254
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 1.913
- Arrival Time                 18.069
= Slack Time                  -16.156
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell      Retime  Arrival  Required  
                                                                                    Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^          -         -       5.334    -10.823  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^ -> Q v   SDFFS_X2  0.687   6.021    -10.136  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  -             BUF_X16   0.000   6.021    -10.136  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  A v -> Z v    BUF_X16   0.527   6.548    -9.608  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A             -             NOR3_X1   0.030   6.578    -9.578  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A             A3 v -> ZN ^  NOR3_X1   0.899   7.477    -8.679  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A             -             NAND2_X1  0.000   7.477    -8.679  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A             A2 ^ -> ZN v  NAND2_X1  0.361   7.838    -8.318  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A             -             NOR4_X2   0.000   7.838    -8.318  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A             A4 v -> ZN ^  NOR4_X2   1.874   9.713    -6.444  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7935A             -             NAND2_X1  0.000   9.713    -6.444  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7935A             A1 ^ -> ZN v  NAND2_X1  0.701   10.414   -5.743  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A             -             NAND4_X1  0.000   10.414   -5.743  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A             A2 v -> ZN ^  NAND4_X1  1.047   11.461   -4.695  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7933A             -             NOR2_X2   0.000   11.461   -4.695  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7933A             A1 ^ -> ZN v  NOR2_X2   0.461   11.923   -4.234  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC304_n_298   -             BUF_X4    0.000   11.923   -4.234  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC304_n_298   A v -> Z v    BUF_X4    0.542   12.465   -3.692  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8312A6088         -             AOI22_X1  0.001   12.465   -3.691  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8312A6088         B1 v -> ZN ^  AOI22_X1  1.681   14.146   -2.010  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A             -             NAND3_X4  0.000   14.146   -2.010  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A             A1 ^ -> ZN v  NAND3_X4  1.675   15.822   -0.335  
      FE_OFC56_tdsp_data_out_15_                            -             BUF_X32   0.008   15.830   -0.326  
      FE_OFC56_tdsp_data_out_15_                            A v -> Z v    BUF_X32   1.348   17.178   1.022  
      RESULTS_CONV_INST/upper770/p6532A183                  -             AOI22_X1  0.002   17.180   1.023  
      RESULTS_CONV_INST/upper770/p6532A183                  B2 v -> ZN ^  AOI22_X1  0.619   17.799   1.642  
      RESULTS_CONV_INST/upper770/p6455A176                  -             INV_X8    0.000   17.799   1.642  
      RESULTS_CONV_INST/upper770/p6455A176                  A ^ -> ZN v   INV_X8    0.270   18.069   1.912  
      RESULTS_CONV_INST/upper770/dout_reg[7]                -             SDFF_X2   0.000   18.069   1.913  
      -------------------------------------------------------------------------------------------------------
Path 195: VIOLATED Setup Check with Pin TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[0]/CK 
Endpoint:   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[0]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q               (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.142
- Setup                         1.099
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.643
- Arrival Time                 23.740
= Slack Time                  -16.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      ----------------------------------------------------------------------------------------------------
      Instance                                           Arc           Cell      Retime  Arrival  Required  
                                                                                 Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                CK ^          -         -       5.218    -10.879  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                CK ^ -> Q ^   SDFFR_X2  1.914   7.132    -8.965  
      TDSP_CORE_INST/FE_OFC180_arp                       -             BUF_X32   0.000   7.132    -8.965  
      TDSP_CORE_INST/FE_OFC180_arp                       A ^ -> Z ^    BUF_X32   0.915   8.046    -8.051  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A          -             AOI22_X4  0.003   8.050    -8.047  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A          B2 ^ -> ZN v  AOI22_X4  0.711   8.760    -7.337  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A          -             OAI22_X1  0.000   8.760    -7.337  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A          A1 v -> ZN ^  OAI22_X1  0.603   9.363    -6.733  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A          -             NAND2_X1  0.000   9.363    -6.733  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A          A2 ^ -> ZN v  NAND2_X1  0.562   9.926    -6.171  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A          -             NOR2_X4   0.000   9.926    -6.171  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A          A2 v -> ZN ^  NOR2_X4   0.705   10.631   -5.466  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A          -             NAND2_X4  0.000   10.631   -5.466  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A          A1 ^ -> ZN v  NAND2_X4  0.364   10.995   -5.102  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A          -             NOR2_X1   0.000   10.995   -5.102  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A          A2 v -> ZN ^  NOR2_X1   0.769   11.763   -4.333  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A          -             NAND2_X1  0.000   11.763   -4.333  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A          A1 ^ -> ZN v  NAND2_X1  0.467   12.230   -3.867  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A          -             NOR2_X1   0.000   12.230   -3.867  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A          A2 v -> ZN ^  NOR2_X1   0.715   12.945   -3.151  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6497A          -             NAND2_X1  0.000   12.945   -3.151  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6497A          A1 ^ -> ZN v  NAND2_X1  0.483   13.429   -2.668  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6487A          -             XOR2_X2   0.000   13.429   -2.668  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6487A          B v -> Z v    XOR2_X2   0.698   14.127   -1.970  
      TDSP_DS_CS_INST/p6962A                             -             INV_X2    0.000   14.127   -1.970  
      TDSP_DS_CS_INST/p6962A                             A v -> ZN ^   INV_X2    1.735   15.862   -0.234  
      TDSP_DS_CS_INST/p6960A                             -             AND3_X2   0.002   15.864   -0.233  
      TDSP_DS_CS_INST/p6960A                             A1 ^ -> ZN ^  AND3_X2   0.646   16.510   0.413  
      TDSP_DS_CS_INST/FE_OFCC456_t_read_ds               -             BUF_X16   0.000   16.510   0.413  
      TDSP_DS_CS_INST/FE_OFCC456_t_read_ds               A ^ -> Z ^    BUF_X16   0.569   17.079   0.982  
      FE_OFC96_t_read_ds                                 -             BUF_X4    0.006   17.085   0.988  
      FE_OFC96_t_read_ds                                 A ^ -> Z ^    BUF_X4    2.222   19.307   3.210  
      TDSP_MUX/Fp7268A                                   -             INV_X4    0.003   19.310   3.213  
      TDSP_MUX/Fp7268A                                   A ^ -> ZN v   INV_X4    2.013   21.323   5.226  
      TDSP_MUX/p7267A315                                 -             AOI22_X1  0.001   21.324   5.227  
      TDSP_MUX/p7267A315                                 A1 v -> ZN ^  AOI22_X1  1.331   22.655   6.558  
      TDSP_MUX/Fp7344A314                                -             INV_X2    0.000   22.655   6.558  
      TDSP_MUX/Fp7344A314                                A ^ -> ZN v   INV_X2    0.305   22.960   6.863  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p6912A448        -             MUX2_X2   0.000   22.960   6.863  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p6912A448        B v -> Z v    MUX2_X2   0.780   23.740   7.643  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[0]  -             SDFFR_X1  0.000   23.740   7.643  
      ----------------------------------------------------------------------------------------------------
Path 196: VIOLATED Setup Check with Pin RESULTS_CONV_INST/lower1336/dout_reg[2]/CK 
Endpoint:   RESULTS_CONV_INST/lower1336/dout_reg[2]/D (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.522
- Setup                         0.520
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.602
- Arrival Time                 18.688
= Slack Time                  -16.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                      Arc           Cell       Retime  Arrival  Required  
                                                                                             Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^          -          -       5.361    -10.726  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -10.052  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   -             BUF_X8     0.000   6.034    -10.052  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   A ^ -> Z ^    BUF_X8     1.260   7.295    -8.792  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     -             NAND2_X1   0.006   7.301    -8.786  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -8.378  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     -             NOR4_X2    0.000   7.709    -8.378  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     A4 v -> ZN ^  NOR4_X2    1.874   9.583    -6.503  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 -             NAND2_X4   0.000   9.583    -6.503  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -5.976  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     -             NOR2_X4    0.000   10.111   -5.976  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     A2 v -> ZN ^  NOR2_X4    3.264   13.375   -2.711  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6112                 -             AOI222_X1  0.002   13.377   -2.709  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6112                 B1 ^ -> ZN v  AOI222_X1  1.673   15.050   -1.036  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6083                 -             NAND3_X1   0.000   15.051   -1.036  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6083                 A2 v -> ZN ^  NAND3_X1   1.017   16.068   -0.019  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC50_tdsp_data_out_2_  -             BUF_X32    0.000   16.068   -0.019  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC50_tdsp_data_out_2_  A ^ -> Z ^    BUF_X32    0.903   16.971   0.885  
      FE_OFC51_tdsp_data_out_2_                                     -             BUF_X32    0.012   16.983   0.897  
      FE_OFC51_tdsp_data_out_2_                                     A ^ -> Z ^    BUF_X32    0.754   17.738   1.651  
      RESULTS_CONV_INST/lower1336/p7672A184                         -             AOI22_X1   0.008   17.746   1.659  
      RESULTS_CONV_INST/lower1336/p7672A184                         B2 ^ -> ZN v  AOI22_X1   0.346   18.092   2.005  
      RESULTS_CONV_INST/lower1336/p7651A177                         -             INV_X1     0.000   18.092   2.005  
      RESULTS_CONV_INST/lower1336/p7651A177                         A v -> ZN ^   INV_X1     0.597   18.688   2.602  
      RESULTS_CONV_INST/lower1336/dout_reg[2]                       -             SDFF_X2    0.000   18.688   2.602  
      ----------------------------------------------------------------------------------------------------------------
Path 197: VIOLATED Setup Check with Pin RESULTS_CONV_INST/lower1336/dout_reg[7]/CK 
Endpoint:   RESULTS_CONV_INST/lower1336/dout_reg[7]/D (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.528
- Setup                         0.506
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.622
- Arrival Time                 18.672
= Slack Time                  -16.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                      Arc           Cell       Retime  Arrival  Required  
                                                                                             Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^          -          -       5.361    -10.689  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -10.016  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   -             BUF_X8     0.000   6.034    -10.016  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   A ^ -> Z ^    BUF_X8     1.260   7.295    -8.755  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     -             NAND2_X1   0.006   7.301    -8.750  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -8.341  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     -             NOR4_X2    0.000   7.709    -8.341  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     A4 v -> ZN ^  NOR4_X2    1.874   9.583    -6.467  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 -             NAND2_X4   0.000   9.583    -6.467  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -5.939  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     -             NOR2_X4    0.000   10.111   -5.939  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     A2 v -> ZN ^  NOR2_X4    3.264   13.375   -2.675  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6105                 -             AOI222_X1  0.007   13.383   -2.667  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6105                 B1 ^ -> ZN v  AOI222_X1  1.272   14.655   -1.395  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6076                 -             NAND3_X1   0.000   14.655   -1.395  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6076                 A2 v -> ZN ^  NAND3_X1   1.717   16.372   0.321  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC28_tdsp_data_out_7_  -             BUF_X32    0.000   16.372   0.321  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC28_tdsp_data_out_7_  A ^ -> Z ^    BUF_X32    1.274   17.646   1.596  
      RESULTS_CONV_INST/lower1336/p7672A183                         -             AOI22_X1   0.025   17.671   1.621  
      RESULTS_CONV_INST/lower1336/p7672A183                         B2 ^ -> ZN v  AOI22_X1   0.443   18.114   2.064  
      RESULTS_CONV_INST/lower1336/p7651A176                         -             INV_X1     0.000   18.114   2.064  
      RESULTS_CONV_INST/lower1336/p7651A176                         A v -> ZN ^   INV_X1     0.558   18.672   2.622  
      RESULTS_CONV_INST/lower1336/dout_reg[7]                       -             SDFF_X2    0.000   18.672   2.622  
      ----------------------------------------------------------------------------------------------------------------
Path 198: VIOLATED Setup Check with Pin RESULTS_CONV_INST/lower770/dout_reg[7]/CK 
Endpoint:   RESULTS_CONV_INST/lower770/dout_reg[7]/D (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q  (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.568
- Setup                         0.512
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.656
- Arrival Time                 18.678
= Slack Time                  -16.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                      Arc           Cell       Retime  Arrival  Required  
                                                                                             Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^          -          -       5.361    -10.661  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -9.988  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   -             BUF_X8     0.000   6.034    -9.988  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   A ^ -> Z ^    BUF_X8     1.260   7.295    -8.727  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     -             NAND2_X1   0.006   7.301    -8.721  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -8.313  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     -             NOR4_X2    0.000   7.709    -8.313  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     A4 v -> ZN ^  NOR4_X2    1.874   9.583    -6.439  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 -             NAND2_X4   0.000   9.583    -6.439  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -5.911  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     -             NOR2_X4    0.000   10.111   -5.911  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     A2 v -> ZN ^  NOR2_X4    3.264   13.375   -2.647  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6105                 -             AOI222_X1  0.007   13.383   -2.639  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6105                 B1 ^ -> ZN v  AOI222_X1  1.272   14.655   -1.367  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6076                 -             NAND3_X1   0.000   14.655   -1.367  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6076                 A2 v -> ZN ^  NAND3_X1   1.717   16.372   0.350  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC28_tdsp_data_out_7_  -             BUF_X32    0.000   16.372   0.350  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC28_tdsp_data_out_7_  A ^ -> Z ^    BUF_X32    1.274   17.646   1.624  
      RESULTS_CONV_INST/lower770/p6532A183                          -             AOI22_X1   0.029   17.674   1.653  
      RESULTS_CONV_INST/lower770/p6532A183                          B2 ^ -> ZN v  AOI22_X1   0.435   18.109   2.087  
      RESULTS_CONV_INST/lower770/p6455A175                          -             INV_X1     0.000   18.109   2.087  
      RESULTS_CONV_INST/lower770/p6455A175                          A v -> ZN ^   INV_X1     0.569   18.678   2.656  
      RESULTS_CONV_INST/lower770/dout_reg[7]                        -             SDFF_X2    0.000   18.678   2.656  
      ----------------------------------------------------------------------------------------------------------------
Path 199: VIOLATED Setup Check with Pin TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[12]/CK 
Endpoint:   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[12]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q                (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.163
- Setup                         1.102
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.662
- Arrival Time                 23.655
= Slack Time                  -15.994
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      -----------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell      Retime  Arrival  Required  
                                                                                  Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                 CK ^          -         -       5.218    -10.776  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                 CK ^ -> Q ^   SDFFR_X2  1.914   7.132    -8.862  
      TDSP_CORE_INST/FE_OFC180_arp                        -             BUF_X32   0.000   7.132    -8.862  
      TDSP_CORE_INST/FE_OFC180_arp                        A ^ -> Z ^    BUF_X32   0.915   8.046    -7.948  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A           -             AOI22_X4  0.003   8.050    -7.944  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A           B2 ^ -> ZN v  AOI22_X4  0.711   8.760    -7.234  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A           -             OAI22_X1  0.000   8.760    -7.234  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A           A1 v -> ZN ^  OAI22_X1  0.603   9.363    -6.631  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A           -             NAND2_X1  0.000   9.363    -6.630  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A           A2 ^ -> ZN v  NAND2_X1  0.562   9.926    -6.068  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A           -             NOR2_X4   0.000   9.926    -6.068  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A           A2 v -> ZN ^  NOR2_X4   0.705   10.631   -5.363  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A           -             NAND2_X4  0.000   10.631   -5.363  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A           A1 ^ -> ZN v  NAND2_X4  0.364   10.995   -4.999  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A           -             NOR2_X1   0.000   10.995   -4.999  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A           A2 v -> ZN ^  NOR2_X1   0.769   11.763   -4.231  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A           -             NAND2_X1  0.000   11.763   -4.231  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A           A1 ^ -> ZN v  NAND2_X1  0.467   12.230   -3.764  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A           -             NOR2_X1   0.000   12.230   -3.764  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A           A2 v -> ZN ^  NOR2_X1   0.715   12.945   -3.048  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6497A           -             NAND2_X1  0.000   12.945   -3.048  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6497A           A1 ^ -> ZN v  NAND2_X1  0.483   13.429   -2.565  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6487A           -             XOR2_X2   0.000   13.429   -2.565  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6487A           B v -> Z v    XOR2_X2   0.698   14.127   -1.867  
      TDSP_DS_CS_INST/p6962A                              -             INV_X2    0.000   14.127   -1.867  
      TDSP_DS_CS_INST/p6962A                              A v -> ZN ^   INV_X2    1.735   15.862   -0.132  
      TDSP_DS_CS_INST/p6960A                              -             AND3_X2   0.002   15.864   -0.130  
      TDSP_DS_CS_INST/p6960A                              A1 ^ -> ZN ^  AND3_X2   0.646   16.510   0.516  
      TDSP_DS_CS_INST/FE_OFCC456_t_read_ds                -             BUF_X16   0.000   16.510   0.516  
      TDSP_DS_CS_INST/FE_OFCC456_t_read_ds                A ^ -> Z ^    BUF_X16   0.569   17.079   1.085  
      FE_OFC96_t_read_ds                                  -             BUF_X4    0.006   17.085   1.091  
      FE_OFC96_t_read_ds                                  A ^ -> Z ^    BUF_X4    2.222   19.307   3.313  
      TDSP_MUX/Fp7268A                                    -             INV_X4    0.003   19.310   3.316  
      TDSP_MUX/Fp7268A                                    A ^ -> ZN v   INV_X4    2.013   21.323   5.329  
      TDSP_MUX/p7267A305                                  -             AOI22_X1  0.001   21.324   5.330  
      TDSP_MUX/p7267A305                                  A1 v -> ZN ^  AOI22_X1  1.270   22.594   6.600  
      TDSP_MUX/Fp7344A304                                 -             INV_X2    0.000   22.594   6.600  
      TDSP_MUX/Fp7344A304                                 A ^ -> ZN v   INV_X2    0.299   22.893   6.899  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p6912A449         -             MUX2_X2   0.000   22.893   6.899  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p6912A449         B v -> Z v    MUX2_X2   0.762   23.655   7.662  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[12]  -             SDFFR_X1  0.000   23.655   7.662  
      -----------------------------------------------------------------------------------------------------
Path 200: VIOLATED Setup Check with Pin RESULTS_CONV_INST/lower770/dout_reg[2]/CK 
Endpoint:   RESULTS_CONV_INST/lower770/dout_reg[2]/D (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q  (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.572
- Setup                         0.516
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.656
- Arrival Time                 18.647
= Slack Time                  -15.991
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                      Arc           Cell       Retime  Arrival  Required  
                                                                                             Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^          -          -       5.361    -10.630  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -9.956  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   -             BUF_X8     0.000   6.034    -9.956  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   A ^ -> Z ^    BUF_X8     1.260   7.295    -8.696  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     -             NAND2_X1   0.006   7.301    -8.690  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -8.282  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     -             NOR4_X2    0.000   7.709    -8.282  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     A4 v -> ZN ^  NOR4_X2    1.874   9.583    -6.408  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 -             NAND2_X4   0.000   9.583    -6.408  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -5.880  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     -             NOR2_X4    0.000   10.111   -5.880  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     A2 v -> ZN ^  NOR2_X4    3.264   13.375   -2.615  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6112                 -             AOI222_X1  0.002   13.377   -2.613  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6112                 B1 ^ -> ZN v  AOI222_X1  1.673   15.050   -0.941  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6083                 -             NAND3_X1   0.000   15.051   -0.940  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6083                 A2 v -> ZN ^  NAND3_X1   1.017   16.068   0.077  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC50_tdsp_data_out_2_  -             BUF_X32    0.000   16.068   0.077  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC50_tdsp_data_out_2_  A ^ -> Z ^    BUF_X32    0.903   16.971   0.980  
      FE_OFC51_tdsp_data_out_2_                                     -             BUF_X32    0.012   16.983   0.992  
      FE_OFC51_tdsp_data_out_2_                                     A ^ -> Z ^    BUF_X32    0.754   17.738   1.747  
      RESULTS_CONV_INST/lower770/p6532A184                          -             AOI22_X1   0.005   17.743   1.752  
      RESULTS_CONV_INST/lower770/p6532A184                          B2 ^ -> ZN v  AOI22_X1   0.318   18.061   2.070  
      RESULTS_CONV_INST/lower770/p6455A176                          -             INV_X1     0.000   18.061   2.070  
      RESULTS_CONV_INST/lower770/p6455A176                          A v -> ZN ^   INV_X1     0.586   18.647   2.656  
      RESULTS_CONV_INST/lower770/dout_reg[2]                        -             SDFF_X2    0.000   18.647   2.656  
      ----------------------------------------------------------------------------------------------------------------
Path 201: VIOLATED Setup Check with Pin TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[5]/CK 
Endpoint:   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[5]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q               (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.295
- Setup                         1.105
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.790
- Arrival Time                 23.771
= Slack Time                  -15.981
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      ----------------------------------------------------------------------------------------------------
      Instance                                           Arc           Cell      Retime  Arrival  Required  
                                                                                 Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                CK ^          -         -       5.218    -10.763  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                CK ^ -> Q ^   SDFFR_X2  1.914   7.132    -8.849  
      TDSP_CORE_INST/FE_OFC180_arp                       -             BUF_X32   0.000   7.132    -8.849  
      TDSP_CORE_INST/FE_OFC180_arp                       A ^ -> Z ^    BUF_X32   0.915   8.046    -7.935  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A          -             AOI22_X4  0.003   8.050    -7.931  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A          B2 ^ -> ZN v  AOI22_X4  0.711   8.760    -7.221  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A          -             OAI22_X1  0.000   8.760    -7.221  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A          A1 v -> ZN ^  OAI22_X1  0.603   9.363    -6.618  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A          -             NAND2_X1  0.000   9.363    -6.617  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A          A2 ^ -> ZN v  NAND2_X1  0.562   9.926    -6.055  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A          -             NOR2_X4   0.000   9.926    -6.055  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A          A2 v -> ZN ^  NOR2_X4   0.705   10.631   -5.350  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A          -             NAND2_X4  0.000   10.631   -5.350  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A          A1 ^ -> ZN v  NAND2_X4  0.364   10.995   -4.986  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A          -             NOR2_X1   0.000   10.995   -4.986  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A          A2 v -> ZN ^  NOR2_X1   0.769   11.763   -4.218  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A          -             NAND2_X1  0.000   11.763   -4.218  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A          A1 ^ -> ZN v  NAND2_X1  0.467   12.230   -3.751  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A          -             NOR2_X1   0.000   12.230   -3.751  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A          A2 v -> ZN ^  NOR2_X1   0.715   12.945   -3.035  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6497A          -             NAND2_X1  0.000   12.945   -3.035  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6497A          A1 ^ -> ZN v  NAND2_X1  0.483   13.429   -2.552  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6487A          -             XOR2_X2   0.000   13.429   -2.552  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6487A          B v -> Z v    XOR2_X2   0.698   14.127   -1.854  
      TDSP_DS_CS_INST/p6962A                             -             INV_X2    0.000   14.127   -1.854  
      TDSP_DS_CS_INST/p6962A                             A v -> ZN ^   INV_X2    1.735   15.862   -0.119  
      TDSP_DS_CS_INST/p6960A                             -             AND3_X2   0.002   15.864   -0.117  
      TDSP_DS_CS_INST/p6960A                             A1 ^ -> ZN ^  AND3_X2   0.646   16.510   0.529  
      TDSP_DS_CS_INST/FE_OFCC456_t_read_ds               -             BUF_X16   0.000   16.510   0.529  
      TDSP_DS_CS_INST/FE_OFCC456_t_read_ds               A ^ -> Z ^    BUF_X16   0.569   17.079   1.098  
      FE_OFC96_t_read_ds                                 -             BUF_X4    0.006   17.085   1.104  
      FE_OFC96_t_read_ds                                 A ^ -> Z ^    BUF_X4    2.222   19.307   3.326  
      TDSP_MUX/Fp7268A                                   -             INV_X4    0.003   19.310   3.329  
      TDSP_MUX/Fp7268A                                   A ^ -> ZN v   INV_X4    2.013   21.323   5.342  
      TDSP_MUX/p7267A329                                 -             AOI22_X1  0.001   21.324   5.343  
      TDSP_MUX/p7267A329                                 A1 v -> ZN ^  AOI22_X1  1.271   22.595   6.614  
      TDSP_MUX/Fp7344A328                                -             INV_X2    0.000   22.595   6.614  
      TDSP_MUX/Fp7344A328                                A ^ -> ZN v   INV_X2    0.364   22.959   6.978  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p6912A441        -             MUX2_X2   0.000   22.959   6.978  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p6912A441        B v -> Z v    MUX2_X2   0.812   23.771   7.790  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[5]  -             SDFFR_X1  0.000   23.771   7.790  
      ----------------------------------------------------------------------------------------------------
Path 202: VIOLATED Setup Check with Pin TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[15]/CK 
Endpoint:   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[15]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q                (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.163
- Setup                         1.107
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.656
- Arrival Time                 23.629
= Slack Time                  -15.973
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      -----------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell      Retime  Arrival  Required  
                                                                                  Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                 CK ^          -         -       5.218    -10.755  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                 CK ^ -> Q ^   SDFFR_X2  1.914   7.132    -8.841  
      TDSP_CORE_INST/FE_OFC180_arp                        -             BUF_X32   0.000   7.132    -8.841  
      TDSP_CORE_INST/FE_OFC180_arp                        A ^ -> Z ^    BUF_X32   0.915   8.046    -7.927  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A           -             AOI22_X4  0.003   8.050    -7.923  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A           B2 ^ -> ZN v  AOI22_X4  0.711   8.760    -7.213  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A           -             OAI22_X1  0.000   8.760    -7.213  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A           A1 v -> ZN ^  OAI22_X1  0.603   9.363    -6.610  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A           -             NAND2_X1  0.000   9.363    -6.610  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A           A2 ^ -> ZN v  NAND2_X1  0.562   9.926    -6.047  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A           -             NOR2_X4   0.000   9.926    -6.047  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A           A2 v -> ZN ^  NOR2_X4   0.705   10.631   -5.342  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A           -             NAND2_X4  0.000   10.631   -5.342  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A           A1 ^ -> ZN v  NAND2_X4  0.364   10.995   -4.978  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A           -             NOR2_X1   0.000   10.995   -4.978  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A           A2 v -> ZN ^  NOR2_X1   0.769   11.763   -4.210  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A           -             NAND2_X1  0.000   11.763   -4.210  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A           A1 ^ -> ZN v  NAND2_X1  0.467   12.230   -3.743  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A           -             NOR2_X1   0.000   12.230   -3.743  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A           A2 v -> ZN ^  NOR2_X1   0.715   12.945   -3.028  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6497A           -             NAND2_X1  0.000   12.945   -3.028  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6497A           A1 ^ -> ZN v  NAND2_X1  0.483   13.429   -2.544  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6487A           -             XOR2_X2   0.000   13.429   -2.544  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6487A           B v -> Z v    XOR2_X2   0.698   14.127   -1.846  
      TDSP_DS_CS_INST/p6962A                              -             INV_X2    0.000   14.127   -1.846  
      TDSP_DS_CS_INST/p6962A                              A v -> ZN ^   INV_X2    1.735   15.862   -0.111  
      TDSP_DS_CS_INST/p6960A                              -             AND3_X2   0.002   15.864   -0.109  
      TDSP_DS_CS_INST/p6960A                              A1 ^ -> ZN ^  AND3_X2   0.646   16.510   0.537  
      TDSP_DS_CS_INST/FE_OFCC456_t_read_ds                -             BUF_X16   0.000   16.510   0.537  
      TDSP_DS_CS_INST/FE_OFCC456_t_read_ds                A ^ -> Z ^    BUF_X16   0.569   17.079   1.106  
      FE_OFC96_t_read_ds                                  -             BUF_X4    0.006   17.085   1.112  
      FE_OFC96_t_read_ds                                  A ^ -> Z ^    BUF_X4    2.222   19.307   3.334  
      TDSP_MUX/Fp7268A                                    -             INV_X4    0.003   19.310   3.337  
      TDSP_MUX/Fp7268A                                    A ^ -> ZN v   INV_X4    2.013   21.323   5.350  
      TDSP_MUX/p7267A                                     -             AOI22_X1  0.000   21.323   5.350  
      TDSP_MUX/p7267A                                     A1 v -> ZN ^  AOI22_X1  1.229   22.552   6.579  
      TDSP_MUX/Fp7344A                                    -             INV_X2    0.000   22.552   6.579  
      TDSP_MUX/Fp7344A                                    A ^ -> ZN v   INV_X2    0.302   22.854   6.881  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p6912A436         -             MUX2_X2   0.000   22.854   6.881  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p6912A436         B v -> Z v    MUX2_X2   0.775   23.629   7.656  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[15]  -             SDFFR_X1  0.000   23.629   7.656  
      -----------------------------------------------------------------------------------------------------
Path 203: VIOLATED Setup Check with Pin TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[11]/CK 
Endpoint:   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[11]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q                (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.293
- Setup                         1.102
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.791
- Arrival Time                 23.758
= Slack Time                  -15.968
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      -----------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell      Retime  Arrival  Required  
                                                                                  Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                 CK ^          -         -       5.218    -10.750  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                 CK ^ -> Q ^   SDFFR_X2  1.914   7.132    -8.836  
      TDSP_CORE_INST/FE_OFC180_arp                        -             BUF_X32   0.000   7.132    -8.836  
      TDSP_CORE_INST/FE_OFC180_arp                        A ^ -> Z ^    BUF_X32   0.915   8.046    -7.922  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A           -             AOI22_X4  0.003   8.050    -7.918  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A           B2 ^ -> ZN v  AOI22_X4  0.711   8.760    -7.208  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A           -             OAI22_X1  0.000   8.760    -7.208  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A           A1 v -> ZN ^  OAI22_X1  0.603   9.363    -6.604  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A           -             NAND2_X1  0.000   9.363    -6.604  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A           A2 ^ -> ZN v  NAND2_X1  0.562   9.926    -6.042  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A           -             NOR2_X4   0.000   9.926    -6.042  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A           A2 v -> ZN ^  NOR2_X4   0.705   10.631   -5.337  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A           -             NAND2_X4  0.000   10.631   -5.337  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A           A1 ^ -> ZN v  NAND2_X4  0.364   10.995   -4.973  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A           -             NOR2_X1   0.000   10.995   -4.973  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A           A2 v -> ZN ^  NOR2_X1   0.769   11.763   -4.204  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A           -             NAND2_X1  0.000   11.763   -4.204  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A           A1 ^ -> ZN v  NAND2_X1  0.467   12.230   -3.738  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A           -             NOR2_X1   0.000   12.230   -3.738  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A           A2 v -> ZN ^  NOR2_X1   0.715   12.945   -3.022  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6497A           -             NAND2_X1  0.000   12.945   -3.022  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6497A           A1 ^ -> ZN v  NAND2_X1  0.483   13.429   -2.539  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6487A           -             XOR2_X2   0.000   13.429   -2.539  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6487A           B v -> Z v    XOR2_X2   0.698   14.127   -1.841  
      TDSP_DS_CS_INST/p6962A                              -             INV_X2    0.000   14.127   -1.841  
      TDSP_DS_CS_INST/p6962A                              A v -> ZN ^   INV_X2    1.735   15.862   -0.105  
      TDSP_DS_CS_INST/p6960A                              -             AND3_X2   0.002   15.864   -0.104  
      TDSP_DS_CS_INST/p6960A                              A1 ^ -> ZN ^  AND3_X2   0.646   16.510   0.542  
      TDSP_DS_CS_INST/FE_OFCC456_t_read_ds                -             BUF_X16   0.000   16.510   0.542  
      TDSP_DS_CS_INST/FE_OFCC456_t_read_ds                A ^ -> Z ^    BUF_X16   0.569   17.079   1.111  
      FE_OFC96_t_read_ds                                  -             BUF_X4    0.006   17.085   1.117  
      FE_OFC96_t_read_ds                                  A ^ -> Z ^    BUF_X4    2.222   19.307   3.339  
      TDSP_MUX/Fp7268A                                    -             INV_X4    0.003   19.310   3.342  
      TDSP_MUX/Fp7268A                                    A ^ -> ZN v   INV_X4    2.013   21.323   5.355  
      TDSP_MUX/p7267A317                                  -             AOI22_X1  0.001   21.323   5.356  
      TDSP_MUX/p7267A317                                  A1 v -> ZN ^  AOI22_X1  1.252   22.576   6.608  
      TDSP_MUX/Fp7344A316                                 -             INV_X2    0.000   22.576   6.608  
      TDSP_MUX/Fp7344A316                                 A ^ -> ZN v   INV_X2    0.383   22.958   6.991  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p6912A447         -             MUX2_X2   0.000   22.958   6.991  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p6912A447         B v -> Z v    MUX2_X2   0.800   23.758   7.791  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[11]  -             SDFFR_X1  0.000   23.758   7.791  
      -----------------------------------------------------------------------------------------------------
Path 204: VIOLATED Setup Check with Pin TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[13]/CK 
Endpoint:   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[13]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q                (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.163
- Setup                         1.104
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.659
- Arrival Time                 23.617
= Slack Time                  -15.958
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      -----------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell      Retime  Arrival  Required  
                                                                                  Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                 CK ^          -         -       5.218    -10.741  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                 CK ^ -> Q ^   SDFFR_X2  1.914   7.132    -8.827  
      TDSP_CORE_INST/FE_OFC180_arp                        -             BUF_X32   0.000   7.132    -8.827  
      TDSP_CORE_INST/FE_OFC180_arp                        A ^ -> Z ^    BUF_X32   0.915   8.046    -7.912  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A           -             AOI22_X4  0.003   8.050    -7.909  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A           B2 ^ -> ZN v  AOI22_X4  0.711   8.760    -7.198  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A           -             OAI22_X1  0.000   8.760    -7.198  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A           A1 v -> ZN ^  OAI22_X1  0.603   9.363    -6.595  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A           -             NAND2_X1  0.000   9.363    -6.595  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A           A2 ^ -> ZN v  NAND2_X1  0.562   9.926    -6.033  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A           -             NOR2_X4   0.000   9.926    -6.033  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A           A2 v -> ZN ^  NOR2_X4   0.705   10.631   -5.327  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A           -             NAND2_X4  0.000   10.631   -5.327  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A           A1 ^ -> ZN v  NAND2_X4  0.364   10.995   -4.964  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A           -             NOR2_X1   0.000   10.995   -4.964  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A           A2 v -> ZN ^  NOR2_X1   0.769   11.763   -4.195  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A           -             NAND2_X1  0.000   11.763   -4.195  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A           A1 ^ -> ZN v  NAND2_X1  0.467   12.230   -3.728  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A           -             NOR2_X1   0.000   12.230   -3.728  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A           A2 v -> ZN ^  NOR2_X1   0.715   12.945   -3.013  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6497A           -             NAND2_X1  0.000   12.945   -3.013  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6497A           A1 ^ -> ZN v  NAND2_X1  0.483   13.429   -2.529  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6487A           -             XOR2_X2   0.000   13.429   -2.529  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6487A           B v -> Z v    XOR2_X2   0.698   14.127   -1.831  
      TDSP_DS_CS_INST/p6962A                              -             INV_X2    0.000   14.127   -1.831  
      TDSP_DS_CS_INST/p6962A                              A v -> ZN ^   INV_X2    1.735   15.862   -0.096  
      TDSP_DS_CS_INST/p6960A                              -             AND3_X2   0.002   15.864   -0.094  
      TDSP_DS_CS_INST/p6960A                              A1 ^ -> ZN ^  AND3_X2   0.646   16.510   0.552  
      TDSP_DS_CS_INST/FE_OFCC456_t_read_ds                -             BUF_X16   0.000   16.510   0.552  
      TDSP_DS_CS_INST/FE_OFCC456_t_read_ds                A ^ -> Z ^    BUF_X16   0.569   17.079   1.121  
      FE_OFC96_t_read_ds                                  -             BUF_X4    0.006   17.085   1.126  
      FE_OFC96_t_read_ds                                  A ^ -> Z ^    BUF_X4    2.222   19.307   3.349  
      TDSP_MUX/Fp7268A                                    -             INV_X4    0.003   19.310   3.351  
      TDSP_MUX/Fp7268A                                    A ^ -> ZN v   INV_X4    2.013   21.323   5.364  
      TDSP_MUX/p7267A325                                  -             AOI22_X1  0.000   21.323   5.365  
      TDSP_MUX/p7267A325                                  A1 v -> ZN ^  AOI22_X1  1.229   22.552   6.594  
      TDSP_MUX/Fp7344A324                                 -             INV_X2    0.000   22.552   6.594  
      TDSP_MUX/Fp7344A324                                 A ^ -> ZN v   INV_X2    0.301   22.853   6.895  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p6912A            -             MUX2_X2   0.000   22.853   6.895  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p6912A            B v -> Z v    MUX2_X2   0.764   23.617   7.659  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[13]  -             SDFFR_X1  0.000   23.617   7.659  
      -----------------------------------------------------------------------------------------------------
Path 205: VIOLATED Setup Check with Pin TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[6]/CK 
Endpoint:   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[6]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q               (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.295
- Setup                         1.101
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.794
- Arrival Time                 23.747
= Slack Time                  -15.953
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      ----------------------------------------------------------------------------------------------------
      Instance                                           Arc           Cell      Retime  Arrival  Required  
                                                                                 Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                CK ^          -         -       5.218    -10.735  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                CK ^ -> Q ^   SDFFR_X2  1.914   7.132    -8.821  
      TDSP_CORE_INST/FE_OFC180_arp                       -             BUF_X32   0.000   7.132    -8.821  
      TDSP_CORE_INST/FE_OFC180_arp                       A ^ -> Z ^    BUF_X32   0.915   8.046    -7.907  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A          -             AOI22_X4  0.003   8.050    -7.903  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A          B2 ^ -> ZN v  AOI22_X4  0.711   8.760    -7.193  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A          -             OAI22_X1  0.000   8.760    -7.193  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A          A1 v -> ZN ^  OAI22_X1  0.603   9.363    -6.589  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A          -             NAND2_X1  0.000   9.363    -6.589  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A          A2 ^ -> ZN v  NAND2_X1  0.562   9.926    -6.027  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A          -             NOR2_X4   0.000   9.926    -6.027  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A          A2 v -> ZN ^  NOR2_X4   0.705   10.631   -5.322  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A          -             NAND2_X4  0.000   10.631   -5.322  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A          A1 ^ -> ZN v  NAND2_X4  0.364   10.995   -4.958  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A          -             NOR2_X1   0.000   10.995   -4.958  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A          A2 v -> ZN ^  NOR2_X1   0.769   11.763   -4.189  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A          -             NAND2_X1  0.000   11.763   -4.189  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A          A1 ^ -> ZN v  NAND2_X1  0.467   12.230   -3.723  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A          -             NOR2_X1   0.000   12.230   -3.723  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A          A2 v -> ZN ^  NOR2_X1   0.715   12.945   -3.007  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6497A          -             NAND2_X1  0.000   12.945   -3.007  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6497A          A1 ^ -> ZN v  NAND2_X1  0.483   13.429   -2.524  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6487A          -             XOR2_X2   0.000   13.429   -2.524  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6487A          B v -> Z v    XOR2_X2   0.698   14.127   -1.826  
      TDSP_DS_CS_INST/p6962A                             -             INV_X2    0.000   14.127   -1.826  
      TDSP_DS_CS_INST/p6962A                             A v -> ZN ^   INV_X2    1.735   15.862   -0.090  
      TDSP_DS_CS_INST/p6960A                             -             AND3_X2   0.002   15.864   -0.089  
      TDSP_DS_CS_INST/p6960A                             A1 ^ -> ZN ^  AND3_X2   0.646   16.510   0.557  
      TDSP_DS_CS_INST/FE_OFCC456_t_read_ds               -             BUF_X16   0.000   16.510   0.557  
      TDSP_DS_CS_INST/FE_OFCC456_t_read_ds               A ^ -> Z ^    BUF_X16   0.569   17.079   1.126  
      FE_OFC96_t_read_ds                                 -             BUF_X4    0.006   17.085   1.132  
      FE_OFC96_t_read_ds                                 A ^ -> Z ^    BUF_X4    2.222   19.307   3.354  
      TDSP_MUX/Fp7268A                                   -             INV_X4    0.003   19.310   3.357  
      TDSP_MUX/Fp7268A                                   A ^ -> ZN v   INV_X4    2.013   21.323   5.370  
      TDSP_MUX/p7267A321                                 -             AOI22_X1  0.001   21.324   5.371  
      TDSP_MUX/p7267A321                                 A1 v -> ZN ^  AOI22_X1  1.304   22.628   6.675  
      TDSP_MUX/Fp7344A320                                -             INV_X2    0.000   22.628   6.675  
      TDSP_MUX/Fp7344A320                                A ^ -> ZN v   INV_X2    0.327   22.954   7.002  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p6912A442        -             MUX2_X2   0.000   22.954   7.002  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p6912A442        B v -> Z v    MUX2_X2   0.792   23.747   7.794  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[6]  -             SDFFR_X1  0.000   23.747   7.794  
      ----------------------------------------------------------------------------------------------------
Path 206: VIOLATED Setup Check with Pin TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[14]/CK 
Endpoint:   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[14]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q                (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.163
- Setup                         1.104
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.660
- Arrival Time                 23.604
= Slack Time                  -15.944
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      -----------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell      Retime  Arrival  Required  
                                                                                  Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                 CK ^          -         -       5.218    -10.726  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                 CK ^ -> Q ^   SDFFR_X2  1.914   7.132    -8.812  
      TDSP_CORE_INST/FE_OFC180_arp                        -             BUF_X32   0.000   7.132    -8.812  
      TDSP_CORE_INST/FE_OFC180_arp                        A ^ -> Z ^    BUF_X32   0.915   8.046    -7.898  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A           -             AOI22_X4  0.003   8.050    -7.894  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A           B2 ^ -> ZN v  AOI22_X4  0.711   8.760    -7.184  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A           -             OAI22_X1  0.000   8.760    -7.184  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A           A1 v -> ZN ^  OAI22_X1  0.603   9.363    -6.581  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A           -             NAND2_X1  0.000   9.363    -6.581  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A           A2 ^ -> ZN v  NAND2_X1  0.562   9.926    -6.018  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A           -             NOR2_X4   0.000   9.926    -6.018  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A           A2 v -> ZN ^  NOR2_X4   0.705   10.631   -5.313  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A           -             NAND2_X4  0.000   10.631   -5.313  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A           A1 ^ -> ZN v  NAND2_X4  0.364   10.995   -4.949  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A           -             NOR2_X1   0.000   10.995   -4.949  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A           A2 v -> ZN ^  NOR2_X1   0.769   11.763   -4.181  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A           -             NAND2_X1  0.000   11.763   -4.181  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A           A1 ^ -> ZN v  NAND2_X1  0.467   12.230   -3.714  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A           -             NOR2_X1   0.000   12.230   -3.714  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A           A2 v -> ZN ^  NOR2_X1   0.715   12.945   -2.999  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6497A           -             NAND2_X1  0.000   12.945   -2.999  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6497A           A1 ^ -> ZN v  NAND2_X1  0.483   13.429   -2.515  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6487A           -             XOR2_X2   0.000   13.429   -2.515  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6487A           B v -> Z v    XOR2_X2   0.698   14.127   -1.817  
      TDSP_DS_CS_INST/p6962A                              -             INV_X2    0.000   14.127   -1.817  
      TDSP_DS_CS_INST/p6962A                              A v -> ZN ^   INV_X2    1.735   15.862   -0.082  
      TDSP_DS_CS_INST/p6960A                              -             AND3_X2   0.002   15.864   -0.080  
      TDSP_DS_CS_INST/p6960A                              A1 ^ -> ZN ^  AND3_X2   0.646   16.510   0.566  
      TDSP_DS_CS_INST/FE_OFCC456_t_read_ds                -             BUF_X16   0.000   16.510   0.566  
      TDSP_DS_CS_INST/FE_OFCC456_t_read_ds                A ^ -> Z ^    BUF_X16   0.569   17.079   1.135  
      FE_OFC96_t_read_ds                                  -             BUF_X4    0.006   17.085   1.141  
      FE_OFC96_t_read_ds                                  A ^ -> Z ^    BUF_X4    2.222   19.307   3.363  
      TDSP_MUX/Fp7268A                                    -             INV_X4    0.003   19.310   3.366  
      TDSP_MUX/Fp7268A                                    A ^ -> ZN v   INV_X4    2.013   21.323   5.379  
      TDSP_MUX/p7267A323                                  -             AOI22_X1  0.001   21.323   5.379  
      TDSP_MUX/p7267A323                                  A1 v -> ZN ^  AOI22_X1  1.203   22.526   6.582  
      TDSP_MUX/Fp7344A322                                 -             INV_X2    0.000   22.526   6.582  
      TDSP_MUX/Fp7344A322                                 A ^ -> ZN v   INV_X2    0.316   22.842   6.898  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p6912A435         -             MUX2_X2   0.000   22.842   6.898  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p6912A435         B v -> Z v    MUX2_X2   0.762   23.604   7.660  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[14]  -             SDFFR_X1  0.000   23.604   7.660  
      -----------------------------------------------------------------------------------------------------
Path 207: VIOLATED Setup Check with Pin RESULTS_CONV_INST/lower1336/dout_reg[0]/CK 
Endpoint:   RESULTS_CONV_INST/lower1336/dout_reg[0]/D (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.528
- Setup                         0.532
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.596
- Arrival Time                 18.535
= Slack Time                  -15.939
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -10.578  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -9.905  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -9.905  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -8.644  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -8.638  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -8.230  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -8.230  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -6.356  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -6.356  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -5.828  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -5.828  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -2.564  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6115  -             AOI222_X1  0.001   13.376   -2.563  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6115  B1 ^ -> ZN v  AOI222_X1  1.575   14.951   -0.988  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6085  -             NAND3_X4   0.000   14.951   -0.988  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6085  A2 v -> ZN ^  NAND3_X4   1.101   16.052   0.113  
      FE_OFCC539_tdsp_data_out_0_                    -             BUF_X16    0.000   16.052   0.113  
      FE_OFCC539_tdsp_data_out_0_                    A ^ -> Z ^    BUF_X16    1.306   17.358   1.419  
      RESULTS_CONV_INST/lower1336/p7672A             -             AOI22_X1   0.021   17.379   1.440  
      RESULTS_CONV_INST/lower1336/p7672A             B2 ^ -> ZN v  AOI22_X1   0.528   17.907   1.968  
      RESULTS_CONV_INST/lower1336/p7651A174          -             INV_X1     0.000   17.907   1.968  
      RESULTS_CONV_INST/lower1336/p7651A174          A v -> ZN ^   INV_X1     0.628   18.535   2.596  
      RESULTS_CONV_INST/lower1336/dout_reg[0]        -             SDFF_X2    0.000   18.535   2.596  
      -------------------------------------------------------------------------------------------------
Path 208: VIOLATED Setup Check with Pin RESULTS_CONV_INST/lower1336/dout_reg[5]/CK 
Endpoint:   RESULTS_CONV_INST/lower1336/dout_reg[5]/D (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.528
- Setup                         0.514
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.614
- Arrival Time                 18.514
= Slack Time                  -15.900
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                      Arc           Cell       Retime  Arrival  Required  
                                                                                             Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^          -          -       5.361    -10.539  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -9.866  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   -             BUF_X8     0.000   6.034    -9.866  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   A ^ -> Z ^    BUF_X8     1.260   7.295    -8.606  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     -             NAND2_X1   0.006   7.301    -8.600  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -8.192  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     -             NOR4_X2    0.000   7.709    -8.192  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     A4 v -> ZN ^  NOR4_X2    1.874   9.583    -6.317  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 -             NAND2_X4   0.000   9.583    -6.317  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -5.789  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     -             NOR2_X4    0.000   10.111   -5.789  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     A2 v -> ZN ^  NOR2_X4    3.264   13.375   -2.525  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6108                 -             AOI222_X1  0.004   13.380   -2.521  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6108                 B1 ^ -> ZN v  AOI222_X1  1.519   14.899   -1.002  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6079                 -             NAND3_X1   0.000   14.899   -1.001  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6079                 A2 v -> ZN ^  NAND3_X1   1.046   15.945   0.045  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC37_tdsp_data_out_5_  -             BUF_X32    0.000   15.945   0.045  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC37_tdsp_data_out_5_  A ^ -> Z ^    BUF_X32    0.756   16.700   0.800  
      FE_OFC38_tdsp_data_out_5_                                     -             BUF_X16    0.004   16.705   0.804  
      FE_OFC38_tdsp_data_out_5_                                     A ^ -> Z ^    BUF_X16    0.823   17.528   1.627  
      RESULTS_CONV_INST/lower1336/p7672A179                         -             AOI22_X1   0.008   17.536   1.635  
      RESULTS_CONV_INST/lower1336/p7672A179                         B2 ^ -> ZN v  AOI22_X1   0.397   17.932   2.032  
      RESULTS_CONV_INST/lower1336/p7651A171                         -             INV_X1     0.000   17.932   2.032  
      RESULTS_CONV_INST/lower1336/p7651A171                         A v -> ZN ^   INV_X1     0.582   18.514   2.614  
      RESULTS_CONV_INST/lower1336/dout_reg[5]                       -             SDFF_X2    0.000   18.514   2.614  
      ----------------------------------------------------------------------------------------------------------------
Path 209: VIOLATED Setup Check with Pin RESULTS_CONV_INST/lower770/dout_reg[5]/CK 
Endpoint:   RESULTS_CONV_INST/lower770/dout_reg[5]/D (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q  (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.568
- Setup                         0.527
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.641
- Arrival Time                 18.538
= Slack Time                  -15.897
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                      Arc           Cell       Retime  Arrival  Required  
                                                                                             Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^          -          -       5.361    -10.536  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -9.862  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   -             BUF_X8     0.000   6.034    -9.862  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   A ^ -> Z ^    BUF_X8     1.260   7.295    -8.602  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     -             NAND2_X1   0.006   7.301    -8.596  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -8.188  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     -             NOR4_X2    0.000   7.709    -8.188  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     A4 v -> ZN ^  NOR4_X2    1.874   9.583    -6.314  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 -             NAND2_X4   0.000   9.583    -6.313  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -5.786  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     -             NOR2_X4    0.000   10.111   -5.786  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     A2 v -> ZN ^  NOR2_X4    3.264   13.375   -2.521  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6108                 -             AOI222_X1  0.004   13.380   -2.517  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6108                 B1 ^ -> ZN v  AOI222_X1  1.519   14.899   -0.998  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6079                 -             NAND3_X1   0.000   14.899   -0.998  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6079                 A2 v -> ZN ^  NAND3_X1   1.046   15.945   0.048  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC37_tdsp_data_out_5_  -             BUF_X32    0.000   15.945   0.048  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC37_tdsp_data_out_5_  A ^ -> Z ^    BUF_X32    0.756   16.700   0.804  
      FE_OFC38_tdsp_data_out_5_                                     -             BUF_X16    0.004   16.705   0.808  
      FE_OFC38_tdsp_data_out_5_                                     A ^ -> Z ^    BUF_X16    0.823   17.528   1.631  
      RESULTS_CONV_INST/lower770/p6532A180                          -             AOI22_X1   0.007   17.535   1.638  
      RESULTS_CONV_INST/lower770/p6532A180                          B2 ^ -> ZN v  AOI22_X1   0.393   17.927   2.031  
      RESULTS_CONV_INST/lower770/p6455A172                          -             INV_X1     0.000   17.927   2.031  
      RESULTS_CONV_INST/lower770/p6455A172                          A v -> ZN ^   INV_X1     0.610   18.538   2.641  
      RESULTS_CONV_INST/lower770/dout_reg[5]                        -             SDFF_X2    0.000   18.538   2.641  
      ----------------------------------------------------------------------------------------------------------------
Path 210: VIOLATED Setup Check with Pin TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[9]/CK 
Endpoint:   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[9]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q               (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.293
- Setup                         1.098
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.795
- Arrival Time                 23.691
= Slack Time                  -15.895
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      ----------------------------------------------------------------------------------------------------
      Instance                                           Arc           Cell      Retime  Arrival  Required  
                                                                                 Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                CK ^          -         -       5.218    -10.678  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                CK ^ -> Q ^   SDFFR_X2  1.914   7.132    -8.764  
      TDSP_CORE_INST/FE_OFC180_arp                       -             BUF_X32   0.000   7.132    -8.764  
      TDSP_CORE_INST/FE_OFC180_arp                       A ^ -> Z ^    BUF_X32   0.915   8.046    -7.849  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A          -             AOI22_X4  0.003   8.050    -7.846  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A          B2 ^ -> ZN v  AOI22_X4  0.711   8.760    -7.135  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A          -             OAI22_X1  0.000   8.760    -7.135  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A          A1 v -> ZN ^  OAI22_X1  0.603   9.363    -6.532  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A          -             NAND2_X1  0.000   9.363    -6.532  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A          A2 ^ -> ZN v  NAND2_X1  0.562   9.926    -5.970  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A          -             NOR2_X4   0.000   9.926    -5.970  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A          A2 v -> ZN ^  NOR2_X4   0.705   10.631   -5.265  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A          -             NAND2_X4  0.000   10.631   -5.265  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A          A1 ^ -> ZN v  NAND2_X4  0.364   10.995   -4.901  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A          -             NOR2_X1   0.000   10.995   -4.901  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A          A2 v -> ZN ^  NOR2_X1   0.769   11.763   -4.132  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A          -             NAND2_X1  0.000   11.763   -4.132  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A          A1 ^ -> ZN v  NAND2_X1  0.467   12.230   -3.666  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A          -             NOR2_X1   0.000   12.230   -3.666  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A          A2 v -> ZN ^  NOR2_X1   0.715   12.945   -2.950  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6497A          -             NAND2_X1  0.000   12.945   -2.950  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6497A          A1 ^ -> ZN v  NAND2_X1  0.483   13.429   -2.467  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6487A          -             XOR2_X2   0.000   13.429   -2.466  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6487A          B v -> Z v    XOR2_X2   0.698   14.127   -1.769  
      TDSP_DS_CS_INST/p6962A                             -             INV_X2    0.000   14.127   -1.769  
      TDSP_DS_CS_INST/p6962A                             A v -> ZN ^   INV_X2    1.735   15.862   -0.033  
      TDSP_DS_CS_INST/p6960A                             -             AND3_X2   0.002   15.864   -0.031  
      TDSP_DS_CS_INST/p6960A                             A1 ^ -> ZN ^  AND3_X2   0.646   16.510   0.615  
      TDSP_DS_CS_INST/FE_OFCC456_t_read_ds               -             BUF_X16   0.000   16.510   0.615  
      TDSP_DS_CS_INST/FE_OFCC456_t_read_ds               A ^ -> Z ^    BUF_X16   0.569   17.079   1.183  
      FE_OFC96_t_read_ds                                 -             BUF_X4    0.006   17.085   1.189  
      FE_OFC96_t_read_ds                                 A ^ -> Z ^    BUF_X4    2.222   19.307   3.411  
      TDSP_MUX/Fp7268A                                   -             INV_X4    0.003   19.310   3.414  
      TDSP_MUX/Fp7268A                                   A ^ -> ZN v   INV_X4    2.013   21.323   5.427  
      TDSP_MUX/p7267A307                                 -             AOI22_X1  0.000   21.323   5.427  
      TDSP_MUX/p7267A307                                 A1 v -> ZN ^  AOI22_X1  1.199   22.522   6.627  
      TDSP_MUX/Fp7344A306                                -             INV_X2    0.000   22.522   6.627  
      TDSP_MUX/Fp7344A306                                A ^ -> ZN v   INV_X2    0.389   22.911   7.016  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p6912A446        -             MUX2_X2   0.000   22.911   7.016  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p6912A446        B v -> Z v    MUX2_X2   0.779   23.691   7.795  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[9]  -             SDFFR_X1  0.000   23.691   7.795  
      ----------------------------------------------------------------------------------------------------
Path 211: VIOLATED Setup Check with Pin TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[8]/CK 
Endpoint:   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[8]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q               (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.295
- Setup                         1.074
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.821
- Arrival Time                 23.717
= Slack Time                  -15.895
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      ----------------------------------------------------------------------------------------------------
      Instance                                           Arc           Cell      Retime  Arrival  Required  
                                                                                 Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                CK ^          -         -       5.218    -10.678  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                CK ^ -> Q ^   SDFFR_X2  1.914   7.132    -8.764  
      TDSP_CORE_INST/FE_OFC180_arp                       -             BUF_X32   0.000   7.132    -8.764  
      TDSP_CORE_INST/FE_OFC180_arp                       A ^ -> Z ^    BUF_X32   0.915   8.046    -7.849  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A          -             AOI22_X4  0.003   8.050    -7.846  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A          B2 ^ -> ZN v  AOI22_X4  0.711   8.760    -7.135  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A          -             OAI22_X1  0.000   8.760    -7.135  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A          A1 v -> ZN ^  OAI22_X1  0.603   9.363    -6.532  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A          -             NAND2_X1  0.000   9.363    -6.532  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A          A2 ^ -> ZN v  NAND2_X1  0.562   9.926    -5.970  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A          -             NOR2_X4   0.000   9.926    -5.970  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A          A2 v -> ZN ^  NOR2_X4   0.705   10.631   -5.265  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A          -             NAND2_X4  0.000   10.631   -5.265  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A          A1 ^ -> ZN v  NAND2_X4  0.364   10.995   -4.901  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A          -             NOR2_X1   0.000   10.995   -4.901  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A          A2 v -> ZN ^  NOR2_X1   0.769   11.763   -4.132  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A          -             NAND2_X1  0.000   11.763   -4.132  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A          A1 ^ -> ZN v  NAND2_X1  0.467   12.230   -3.666  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A          -             NOR2_X1   0.000   12.230   -3.666  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A          A2 v -> ZN ^  NOR2_X1   0.715   12.945   -2.950  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6497A          -             NAND2_X1  0.000   12.945   -2.950  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6497A          A1 ^ -> ZN v  NAND2_X1  0.483   13.429   -2.467  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6487A          -             XOR2_X2   0.000   13.429   -2.466  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6487A          B v -> Z v    XOR2_X2   0.698   14.127   -1.769  
      TDSP_DS_CS_INST/p6962A                             -             INV_X2    0.000   14.127   -1.769  
      TDSP_DS_CS_INST/p6962A                             A v -> ZN ^   INV_X2    1.735   15.862   -0.033  
      TDSP_DS_CS_INST/p6960A                             -             AND3_X2   0.002   15.864   -0.031  
      TDSP_DS_CS_INST/p6960A                             A1 ^ -> ZN ^  AND3_X2   0.646   16.510   0.615  
      TDSP_DS_CS_INST/FE_OFCC456_t_read_ds               -             BUF_X16   0.000   16.510   0.615  
      TDSP_DS_CS_INST/FE_OFCC456_t_read_ds               A ^ -> Z ^    BUF_X16   0.569   17.079   1.183  
      FE_OFC96_t_read_ds                                 -             BUF_X4    0.006   17.085   1.189  
      FE_OFC96_t_read_ds                                 A ^ -> Z ^    BUF_X4    2.222   19.307   3.411  
      TDSP_MUX/Fp7268A                                   -             INV_X4    0.003   19.310   3.414  
      TDSP_MUX/Fp7268A                                   A ^ -> ZN v   INV_X4    2.013   21.323   5.427  
      TDSP_MUX/p7267A311                                 -             AOI22_X1  0.000   21.323   5.427  
      TDSP_MUX/p7267A311                                 A1 v -> ZN ^  AOI22_X1  1.308   22.631   6.735  
      TDSP_MUX/Fp7344A310                                -             INV_X2    0.000   22.631   6.735  
      TDSP_MUX/Fp7344A310                                A ^ -> ZN v   INV_X2    0.306   22.936   7.041  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p6912A445        -             MUX2_X2   0.000   22.936   7.041  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p6912A445        B v -> Z v    MUX2_X2   0.780   23.717   7.821  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[8]  -             SDFFR_X2  0.000   23.717   7.821  
      ----------------------------------------------------------------------------------------------------
Path 212: VIOLATED Setup Check with Pin TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[4]/CK 
Endpoint:   TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[4]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q               (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.295
- Setup                         1.097
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.797
- Arrival Time                 23.626
= Slack Time                  -15.829
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      ----------------------------------------------------------------------------------------------------
      Instance                                           Arc           Cell      Retime  Arrival  Required  
                                                                                 Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                CK ^          -         -       5.218    -10.611  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                CK ^ -> Q ^   SDFFR_X2  1.914   7.132    -8.697  
      TDSP_CORE_INST/FE_OFC180_arp                       -             BUF_X32   0.000   7.132    -8.697  
      TDSP_CORE_INST/FE_OFC180_arp                       A ^ -> Z ^    BUF_X32   0.915   8.046    -7.783  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A          -             AOI22_X4  0.003   8.050    -7.779  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A          B2 ^ -> ZN v  AOI22_X4  0.711   8.760    -7.069  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A          -             OAI22_X1  0.000   8.760    -7.069  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A          A1 v -> ZN ^  OAI22_X1  0.603   9.363    -6.465  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A          -             NAND2_X1  0.000   9.363    -6.465  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A          A2 ^ -> ZN v  NAND2_X1  0.562   9.926    -5.903  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A          -             NOR2_X4   0.000   9.926    -5.903  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A          A2 v -> ZN ^  NOR2_X4   0.705   10.631   -5.198  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A          -             NAND2_X4  0.000   10.631   -5.198  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A          A1 ^ -> ZN v  NAND2_X4  0.364   10.995   -4.834  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A          -             NOR2_X1   0.000   10.995   -4.834  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A          A2 v -> ZN ^  NOR2_X1   0.769   11.763   -4.065  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A          -             NAND2_X1  0.000   11.763   -4.065  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A          A1 ^ -> ZN v  NAND2_X1  0.467   12.230   -3.599  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A          -             NOR2_X1   0.000   12.230   -3.599  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A          A2 v -> ZN ^  NOR2_X1   0.715   12.945   -2.883  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6497A          -             NAND2_X1  0.000   12.945   -2.883  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6497A          A1 ^ -> ZN v  NAND2_X1  0.483   13.429   -2.400  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6487A          -             XOR2_X2   0.000   13.429   -2.400  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6487A          B v -> Z v    XOR2_X2   0.698   14.127   -1.702  
      TDSP_DS_CS_INST/p6962A                             -             INV_X2    0.000   14.127   -1.702  
      TDSP_DS_CS_INST/p6962A                             A v -> ZN ^   INV_X2    1.735   15.862   0.034  
      TDSP_DS_CS_INST/p6960A                             -             AND3_X2   0.002   15.864   0.035  
      TDSP_DS_CS_INST/p6960A                             A1 ^ -> ZN ^  AND3_X2   0.646   16.510   0.681  
      TDSP_DS_CS_INST/FE_OFCC456_t_read_ds               -             BUF_X16   0.000   16.510   0.681  
      TDSP_DS_CS_INST/FE_OFCC456_t_read_ds               A ^ -> Z ^    BUF_X16   0.569   17.079   1.250  
      FE_OFC96_t_read_ds                                 -             BUF_X4    0.006   17.085   1.256  
      FE_OFC96_t_read_ds                                 A ^ -> Z ^    BUF_X4    2.222   19.307   3.478  
      TDSP_MUX/Fp7268A                                   -             INV_X4    0.003   19.310   3.481  
      TDSP_MUX/Fp7268A                                   A ^ -> ZN v   INV_X4    2.013   21.323   5.494  
      TDSP_MUX/p7267A331                                 -             AOI22_X1  0.001   21.324   5.495  
      TDSP_MUX/p7267A331                                 A1 v -> ZN ^  AOI22_X1  1.236   22.560   6.731  
      TDSP_MUX/Fp7344A330                                -             INV_X2    0.000   22.560   6.731  
      TDSP_MUX/Fp7344A330                                A ^ -> ZN v   INV_X2    0.303   22.863   7.034  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p6912A440        -             MUX2_X2   0.000   22.863   7.034  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p6912A440        B v -> Z v    MUX2_X2   0.763   23.626   7.797  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[4]  -             SDFFR_X1  0.000   23.626   7.797  
      ----------------------------------------------------------------------------------------------------
Path 213: VIOLATED Setup Check with Pin RESULTS_CONV_INST/lower1336/dout_reg[1]/CK 
Endpoint:   RESULTS_CONV_INST/lower1336/dout_reg[1]/D (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.522
- Setup                         0.521
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.601
- Arrival Time                 18.297
= Slack Time                  -15.696
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell       Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -          -       5.361    -10.335  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -9.662  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8     0.000   6.034    -9.662  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8     1.260   7.295    -8.401  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1   0.006   7.301    -8.395  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -7.987  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2    0.000   7.709    -7.987  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2    1.874   9.583    -6.113  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4   0.000   9.583    -6.113  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -5.585  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4    0.000   10.111   -5.585  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4    3.264   13.375   -2.321  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6113  -             AOI222_X1  0.001   13.377   -2.319  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6113  B1 ^ -> ZN v  AOI222_X1  1.767   15.144   -0.552  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6084  -             NAND3_X4   0.000   15.144   -0.552  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6084  A2 v -> ZN ^  NAND3_X4   1.342   16.486   0.790  
      FE_OFCC533_tdsp_data_out_1_                    -             BUF_X16    0.000   16.486   0.790  
      FE_OFCC533_tdsp_data_out_1_                    A ^ -> Z ^    BUF_X16    0.465   16.951   1.255  
      FE_SIG_C583_FE_OFCN533_tdsp_data_out_1_        -             BUF_X32    0.000   16.951   1.255  
      FE_SIG_C583_FE_OFCN533_tdsp_data_out_1_        A ^ -> Z ^    BUF_X32    0.423   17.374   1.678  
      RESULTS_CONV_INST/lower1336/p7672A182          -             AOI22_X1   0.006   17.380   1.684  
      RESULTS_CONV_INST/lower1336/p7672A182          B2 ^ -> ZN v  AOI22_X1   0.320   17.700   2.004  
      RESULTS_CONV_INST/lower1336/p7651A175          -             INV_X1     0.000   17.700   2.004  
      RESULTS_CONV_INST/lower1336/p7651A175          A v -> ZN ^   INV_X1     0.597   18.297   2.601  
      RESULTS_CONV_INST/lower1336/dout_reg[1]        -             SDFF_X2    0.000   18.297   2.601  
      -------------------------------------------------------------------------------------------------
Path 214: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[3]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[3]/D  (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.297
- Setup                         1.288
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.610
- Arrival Time                 23.303
= Slack Time                  -15.694
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      --------------------------------------------------------------------------------------------------------------------
      Instance                                                           Arc           Cell      Retime  Arrival  Required  
                                                                                                 Delay   Time     Time  
      --------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                              CK ^          -         -       5.334    -10.360  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                              CK ^ -> Q ^   SDFFS_X2  0.639   5.973    -9.721  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_               -             BUF_X16   0.000   5.973    -9.721  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_               A ^ -> Z ^    BUF_X16   1.475   7.448    -8.246  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126          -             INV_X4    0.044   7.492    -8.202  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126          A ^ -> ZN v   INV_X4    1.788   9.281    -6.413  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0254A9121           -             NOR2_X2   0.000   9.281    -6.413  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0254A9121           A2 v -> ZN ^  NOR2_X2   1.639   10.920   -4.774  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0317A               -             AOI22_X1  0.000   10.920   -4.774  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0317A               B2 ^ -> ZN v  AOI22_X1  0.582   11.502   -4.192  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_RC_1033_0         -             NAND3_X1  0.000   11.502   -4.192  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_RC_1033_0         A3 v -> ZN ^  NAND3_X1  0.568   12.070   -3.624  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0170D                          -             NAND2_X4  0.000   12.070   -3.624  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0170D                          A1 ^ -> ZN v  NAND2_X4  0.233   12.303   -3.391  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0176D                          -             NAND3_X1  0.000   12.303   -3.391  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0176D                          A1 v -> ZN ^  NAND3_X1  0.464   12.767   -2.927  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_PSC552_opb_15_               -             BUF_X32   0.000   12.767   -2.927  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_PSC552_opb_15_               A ^ -> Z ^    BUF_X32   0.527   13.294   -2.399  
      TDSP_CORE_INST/MPY_32_INST/p0143D4458                              -             NAND2_X1  0.002   13.296   -2.397  
      TDSP_CORE_INST/MPY_32_INST/p0143D4458                              A1 ^ -> ZN v  NAND2_X1  0.246   13.543   -2.151  
      TDSP_CORE_INST/MPY_32_INST/p0146D                                  -             NAND2_X1  0.000   13.543   -2.151  
      TDSP_CORE_INST/MPY_32_INST/p0146D                                  A1 v -> ZN ^  NAND2_X1  0.299   13.842   -1.852  
      TDSP_CORE_INST/MPY_32_INST/p0058D                                  -             NAND2_X4  0.000   13.842   -1.852  
      TDSP_CORE_INST/MPY_32_INST/p0058D                                  A1 ^ -> ZN v  NAND2_X4  0.185   14.027   -1.667  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC549_ab_b_1_  -             BUF_X32   0.000   14.027   -1.667  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC549_ab_b_1_  A v -> Z v    BUF_X32   0.538   14.564   -1.129  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0308A14536        -             NAND2_X2  0.002   14.567   -1.127  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0308A14536        A1 v -> ZN ^  NAND2_X2  1.131   15.697   0.004  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0283A14535       -             INV_X16   0.001   15.699   0.005  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0283A14535       A ^ -> ZN v   INV_X16   0.641   16.339   0.645  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14751             -             AOI22_X1  0.000   16.340   0.646  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14751             A2 v -> ZN ^  AOI22_X1  1.091   17.430   1.737  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14681             -             XOR2_X2   0.000   17.430   1.737  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14681             B ^ -> Z v    XOR2_X2   0.548   17.978   2.285  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0753A             -             NAND2_X1  0.000   17.978   2.285  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0753A             A1 v -> ZN ^  NAND2_X1  0.602   18.580   2.886  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0734A            -             INV_X2    0.000   18.580   2.886  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0734A            A ^ -> ZN v   INV_X2    0.199   18.779   3.085  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0771A             -             NOR2_X1   0.000   18.779   3.085  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0771A             A2 v -> ZN ^  NOR2_X1   0.480   19.259   3.565  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14600             -             XOR2_X2   0.000   19.259   3.565  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14600             A ^ -> Z ^    XOR2_X2   0.937   20.196   4.502  
      TDSP_CORE_INST/MPY_32_INST/Fp0878A                                 -             INV_X4    0.000   20.196   4.502  
      TDSP_CORE_INST/MPY_32_INST/Fp0878A                                 A ^ -> ZN v   INV_X4    0.417   20.613   4.919  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/g239                      -             XOR2_X2   0.000   20.613   4.919  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/g239                      A v -> Z v    XOR2_X2   0.630   21.243   5.549  
      TDSP_CORE_INST/MPY_32_INST/p7785A                                  -             AOI22_X1  0.000   21.243   5.549  
      TDSP_CORE_INST/MPY_32_INST/p7785A                                  B1 v -> ZN ^  AOI22_X1  0.666   21.908   6.214  
      TDSP_CORE_INST/MPY_32_INST/Fp7902A                                 -             INV_X2    0.000   21.908   6.214  
      TDSP_CORE_INST/MPY_32_INST/Fp7902A                                 A ^ -> ZN v   INV_X2    0.282   22.190   6.496  
      TDSP_CORE_INST/EXECUTE_INST/p6199A                                 -             AOI22_X1  0.000   22.190   6.496  
      TDSP_CORE_INST/EXECUTE_INST/p6199A                                 B1 v -> ZN ^  AOI22_X1  0.697   22.887   7.194  
      TDSP_CORE_INST/EXECUTE_INST/p6122A                                 -             INV_X1    0.000   22.887   7.194  
      TDSP_CORE_INST/EXECUTE_INST/p6122A                                 A ^ -> ZN v   INV_X1    0.416   23.303   7.610  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[3]                               -             SDFF_X2   0.000   23.303   7.610  
      --------------------------------------------------------------------------------------------------------------------
Path 215: VIOLATED Setup Check with Pin RESULTS_CONV_INST/lower1336/dout_reg[6]/CK 
Endpoint:   RESULTS_CONV_INST/lower1336/dout_reg[6]/D (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.528
- Setup                         0.535
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.593
- Arrival Time                 18.254
= Slack Time                  -15.661
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                      Arc           Cell       Retime  Arrival  Required  
                                                                                             Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^          -          -       5.361    -10.299  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -9.626  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   -             BUF_X8     0.000   6.034    -9.626  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   A ^ -> Z ^    BUF_X8     1.260   7.295    -8.366  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     -             NAND2_X1   0.006   7.301    -8.360  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -7.952  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     -             NOR4_X2    0.000   7.709    -7.952  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     A4 v -> ZN ^  NOR4_X2    1.874   9.583    -6.077  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 -             NAND2_X4   0.000   9.583    -6.077  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -5.550  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     -             NOR2_X4    0.000   10.111   -5.550  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     A2 v -> ZN ^  NOR2_X4    3.264   13.375   -2.285  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6106                 -             AOI222_X1  0.005   13.381   -2.280  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6106                 B1 ^ -> ZN v  AOI222_X1  1.361   14.742   -0.919  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6078                 -             NAND3_X1   0.000   14.742   -0.919  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6078                 A2 v -> ZN ^  NAND3_X1   1.158   15.900   0.239  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC34_tdsp_data_out_6_  -             BUF_X32    0.000   15.900   0.240  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC34_tdsp_data_out_6_  A ^ -> Z ^    BUF_X32    0.744   16.644   0.983  
      FE_OFC35_tdsp_data_out_6_                                     -             BUF_X32    0.004   16.647   0.987  
      FE_OFC35_tdsp_data_out_6_                                     A ^ -> Z ^    BUF_X32    0.618   17.265   1.605  
      RESULTS_CONV_INST/lower1336/p7672A181                         -             AOI22_X1   0.008   17.273   1.613  
      RESULTS_CONV_INST/lower1336/p7672A181                         B2 ^ -> ZN v  AOI22_X1   0.307   17.580   1.920  
      RESULTS_CONV_INST/lower1336/p7651A172                         -             INV_X1     0.000   17.580   1.920  
      RESULTS_CONV_INST/lower1336/p7651A172                         A v -> ZN ^   INV_X1     0.673   18.253   2.593  
      RESULTS_CONV_INST/lower1336/dout_reg[6]                       -             SDFF_X2    0.000   18.254   2.593  
      ----------------------------------------------------------------------------------------------------------------
Path 216: VIOLATED Setup Check with Pin RESULTS_CONV_INST/lower770/dout_reg[6]/CK 
Endpoint:   RESULTS_CONV_INST/lower770/dout_reg[6]/D (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q  (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.568
- Setup                         0.527
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.642
- Arrival Time                 18.185
= Slack Time                  -15.543
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                      Arc           Cell       Retime  Arrival  Required  
                                                                                             Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^          -          -       5.361    -10.182  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^ -> Q ^   SDFFS_X2   0.673   6.034    -9.509  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   -             BUF_X8     0.000   6.034    -9.509  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   A ^ -> Z ^    BUF_X8     1.260   7.295    -8.248  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     -             NAND2_X1   0.006   7.301    -8.242  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     A1 ^ -> ZN v  NAND2_X1   0.408   7.709    -7.834  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     -             NOR4_X2    0.000   7.709    -7.834  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     A4 v -> ZN ^  NOR4_X2    1.874   9.583    -5.960  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 -             NAND2_X4   0.000   9.583    -5.960  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 A1 ^ -> ZN v  NAND2_X4   0.528   10.111   -5.432  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     -             NOR2_X4    0.000   10.111   -5.432  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     A2 v -> ZN ^  NOR2_X4    3.264   13.375   -2.168  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6106                 -             AOI222_X1  0.005   13.381   -2.162  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6106                 B1 ^ -> ZN v  AOI222_X1  1.361   14.742   -0.801  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6078                 -             NAND3_X1   0.000   14.742   -0.801  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6078                 A2 v -> ZN ^  NAND3_X1   1.158   15.900   0.357  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC34_tdsp_data_out_6_  -             BUF_X32    0.000   15.900   0.357  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC34_tdsp_data_out_6_  A ^ -> Z ^    BUF_X32    0.744   16.644   1.101  
      FE_OFC35_tdsp_data_out_6_                                     -             BUF_X32    0.004   16.647   1.104  
      FE_OFC35_tdsp_data_out_6_                                     A ^ -> Z ^    BUF_X32    0.618   17.265   1.722  
      RESULTS_CONV_INST/lower770/p6532A181                          -             AOI22_X1   0.006   17.271   1.728  
      RESULTS_CONV_INST/lower770/p6532A181                          B2 ^ -> ZN v  AOI22_X1   0.305   17.576   2.033  
      RESULTS_CONV_INST/lower770/p6455A173                          -             INV_X1     0.000   17.576   2.033  
      RESULTS_CONV_INST/lower770/p6455A173                          A v -> ZN ^   INV_X1     0.609   18.185   2.642  
      RESULTS_CONV_INST/lower770/dout_reg[6]                        -             SDFF_X2    0.000   18.185   2.642  
      ----------------------------------------------------------------------------------------------------------------
Path 217: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/sel_op_b_reg[0]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/sel_op_b_reg[0]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q       (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.249
- Setup                         1.641
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.208
- Arrival Time                 22.582
= Slack Time                  -15.374
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      -----------------------------------------------------------------------------------------------
      Instance                                     Arc           Cell       Retime  Arrival  Required  
                                                                            Delay   Time     Time  
      -----------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]        CK ^          -          -       5.281    -10.093  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]        CK ^ -> Q ^   SDFFS_X2   0.639   5.921    -9.454  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_  -             BUF_X16    0.000   5.921    -9.454  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_  A ^ -> Z ^    BUF_X16    1.122   7.043    -8.331  
      TDSP_CORE_INST/EXECUTE_INST/p6753A25904      -             INV_X2     0.011   7.054    -8.320  
      TDSP_CORE_INST/EXECUTE_INST/p6753A25904      A ^ -> ZN v   INV_X2     0.865   7.919    -7.455  
      TDSP_CORE_INST/EXECUTE_INST/p6753A           -             NAND2_X2   0.000   7.919    -7.455  
      TDSP_CORE_INST/EXECUTE_INST/p6753A           A1 v -> ZN ^  NAND2_X2   1.601   9.521    -5.854  
      TDSP_CORE_INST/EXECUTE_INST/p7338A           -             NOR3_X1    0.000   9.521    -5.854  
      TDSP_CORE_INST/EXECUTE_INST/p7338A           A1 ^ -> ZN v  NOR3_X1    0.681   10.201   -5.173  
      TDSP_CORE_INST/EXECUTE_INST/p7339A           -             NOR2_X1    0.000   10.202   -5.173  
      TDSP_CORE_INST/EXECUTE_INST/p7339A           A2 v -> ZN ^  NOR2_X1    1.240   11.441   -3.933  
      TDSP_CORE_INST/EXECUTE_INST/p7300A           -             OAI21_X1   0.000   11.441   -3.933  
      TDSP_CORE_INST/EXECUTE_INST/p7300A           A ^ -> ZN v   OAI21_X1   0.502   11.943   -3.432  
      TDSP_CORE_INST/EXECUTE_INST/p5986A           -             AOI21_X1   0.000   11.943   -3.432  
      TDSP_CORE_INST/EXECUTE_INST/p5986A           B2 v -> ZN ^  AOI21_X1   1.106   13.049   -2.325  
      TDSP_CORE_INST/EXECUTE_INST/p5865A           -             OAI211_X1  0.000   13.049   -2.325  
      TDSP_CORE_INST/EXECUTE_INST/p5865A           B ^ -> ZN v   OAI211_X1  0.753   13.802   -1.572  
      TDSP_CORE_INST/EXECUTE_INST/p5046A           -             OR4_X1     0.000   13.803   -1.572  
      TDSP_CORE_INST/EXECUTE_INST/p5046A           A2 v -> ZN v  OR4_X1     1.223   15.026   -0.349  
      TDSP_CORE_INST/EXECUTE_INST/p5048A           -             AOI211_X2  0.000   15.026   -0.349  
      TDSP_CORE_INST/EXECUTE_INST/p5048A           B v -> ZN ^   AOI211_X2  1.003   16.029   0.654  
      TDSP_CORE_INST/EXECUTE_INST/p4896A25827      -             OAI21_X1   0.000   16.029   0.654  
      TDSP_CORE_INST/EXECUTE_INST/p4896A25827      B1 ^ -> ZN v  OAI21_X1   0.732   16.760   1.386  
      TDSP_CORE_INST/EXECUTE_INST/p4889A           -             OAI21_X2   0.000   16.761   1.386  
      TDSP_CORE_INST/EXECUTE_INST/p4889A           B1 v -> ZN ^  OAI21_X2   2.481   19.241   3.867  
      TDSP_CORE_INST/EXECUTE_INST/p5264A           -             INV_X2     0.001   19.242   3.868  
      TDSP_CORE_INST/EXECUTE_INST/p5264A           A ^ -> ZN v   INV_X2     1.115   20.357   4.983  
      TDSP_CORE_INST/EXECUTE_INST/p5269A           -             AOI22_X1   0.000   20.357   4.983  
      TDSP_CORE_INST/EXECUTE_INST/p5269A           A1 v -> ZN ^  AOI22_X1   1.339   21.696   6.322  
      TDSP_CORE_INST/EXECUTE_INST/p5268A           -             OAI211_X1  0.000   21.696   6.322  
      TDSP_CORE_INST/EXECUTE_INST/p5268A           A ^ -> ZN v   OAI211_X1  0.886   22.582   7.208  
      TDSP_CORE_INST/EXECUTE_INST/sel_op_b_reg[0]  -             SDFF_X1    0.000   22.582   7.208  
      -----------------------------------------------------------------------------------------------
Path 218: VIOLATED Setup Check with Pin RAM_256x16_TEST_INST/RAM_256x16_INST/CLK 
Endpoint:   RAM_256x16_TEST_INST/RAM_256x16_INST/D[7] (^) checked with  leading edge of 'm_dsram_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q    (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_dsram_clk}
Retime Analysis { GBA }
Other End Arrival Time          2.792
- Setup                        -0.459
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 6.851
- Arrival Time                 22.023
= Slack Time                  -15.172
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      ------------------------------------------------------------------------------------------------------------------
      Instance                                                      Arc           Cell         Retime  Arrival  Required  
                                                                                               Delay   Time     Time  
      ------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                          CK ^          -            -       5.334    -9.838  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                          CK ^ -> Q v   SDFFS_X2     0.687   6.021    -9.151  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_          -             BUF_X16      0.000   6.021    -9.151  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_          A v -> Z v    BUF_X16      0.527   6.548    -8.624  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A                     -             NOR3_X1      0.030   6.578    -8.594  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A                     A3 v -> ZN ^  NOR3_X1      0.899   7.477    -7.695  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     -             NAND2_X1     0.000   7.477    -7.695  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     A2 ^ -> ZN v  NAND2_X1     0.361   7.838    -7.334  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     -             NOR4_X2      0.000   7.838    -7.334  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     A4 v -> ZN ^  NOR4_X2      1.874   9.713    -5.459  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 -             NAND2_X4     0.000   9.713    -5.459  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 A1 ^ -> ZN v  NAND2_X4     0.528   10.241   -4.931  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     -             NOR2_X4      0.000   10.241   -4.931  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     A2 v -> ZN ^  NOR2_X4      3.264   13.505   -1.667  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6105                 -             AOI222_X1    0.007   13.512   -1.660  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6105                 B1 ^ -> ZN v  AOI222_X1    1.272   14.785   -0.387  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6076                 -             NAND3_X1     0.000   14.785   -0.387  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6076                 A2 v -> ZN ^  NAND3_X1     1.717   16.501   1.329  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC28_tdsp_data_out_7_  -             BUF_X32      0.000   16.501   1.329  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC28_tdsp_data_out_7_  A ^ -> Z ^    BUF_X32      1.274   17.775   2.603  
      DATA_SAMPLE_MUX_INST/p9662A                                   -             AOI22_X1     0.005   17.780   2.608  
      DATA_SAMPLE_MUX_INST/p9662A                                   B1 ^ -> ZN v  AOI22_X1     0.513   18.294   3.122  
      DATA_SAMPLE_MUX_INST/FE_OFC26_n_39                            -             INV_X4       0.000   18.294   3.122  
      DATA_SAMPLE_MUX_INST/FE_OFC26_n_39                            A v -> ZN ^   INV_X4       1.551   19.845   4.673  
      DATA_SAMPLE_MUX_INST/FE_OFC27_n_39                            -             INV_X4       0.000   19.845   4.673  
      DATA_SAMPLE_MUX_INST/FE_OFC27_n_39                            A ^ -> ZN v   INV_X4       1.208   21.053   5.881  
      DATA_SAMPLE_MUX_INST/Fp9562A                                  -             INV_X8       0.004   21.057   5.885  
      DATA_SAMPLE_MUX_INST/Fp9562A                                  A v -> ZN ^   INV_X8       0.467   21.524   6.352  
      FE_OFCC537_ds_datain_7_                                       -             BUF_X16      0.000   21.524   6.352  
      FE_OFCC537_ds_datain_7_                                       A ^ -> Z ^    BUF_X16      0.411   21.935   6.763  
      RAM_256x16_TEST_INST/RAM_256x16_INST                          -             ram_256x16A  0.088   22.023   6.851  
      ------------------------------------------------------------------------------------------------------------------
Path 219: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/sel_op_b_reg[1]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/sel_op_b_reg[1]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q       (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.278
- Setup                         1.408
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.470
- Arrival Time                 22.561
= Slack Time                  -15.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      -----------------------------------------------------------------------------------------------
      Instance                                     Arc           Cell       Retime  Arrival  Required  
                                                                            Delay   Time     Time  
      -----------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]        CK ^          -          -       5.281    -9.810  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]        CK ^ -> Q ^   SDFFS_X2   0.639   5.921    -9.171  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_  -             BUF_X16    0.000   5.921    -9.171  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_  A ^ -> Z ^    BUF_X16    1.122   7.043    -8.049  
      TDSP_CORE_INST/EXECUTE_INST/p6753A25904      -             INV_X2     0.011   7.054    -8.037  
      TDSP_CORE_INST/EXECUTE_INST/p6753A25904      A ^ -> ZN v   INV_X2     0.865   7.919    -7.172  
      TDSP_CORE_INST/EXECUTE_INST/p6753A           -             NAND2_X2   0.000   7.919    -7.172  
      TDSP_CORE_INST/EXECUTE_INST/p6753A           A1 v -> ZN ^  NAND2_X2   1.601   9.521    -5.571  
      TDSP_CORE_INST/EXECUTE_INST/p7338A           -             NOR3_X1    0.000   9.521    -5.571  
      TDSP_CORE_INST/EXECUTE_INST/p7338A           A1 ^ -> ZN v  NOR3_X1    0.681   10.201   -4.890  
      TDSP_CORE_INST/EXECUTE_INST/p7339A           -             NOR2_X1    0.000   10.202   -4.890  
      TDSP_CORE_INST/EXECUTE_INST/p7339A           A2 v -> ZN ^  NOR2_X1    1.240   11.441   -3.650  
      TDSP_CORE_INST/EXECUTE_INST/p7300A           -             OAI21_X1   0.000   11.441   -3.650  
      TDSP_CORE_INST/EXECUTE_INST/p7300A           A ^ -> ZN v   OAI21_X1   0.502   11.943   -3.149  
      TDSP_CORE_INST/EXECUTE_INST/p5986A           -             AOI21_X1   0.000   11.943   -3.149  
      TDSP_CORE_INST/EXECUTE_INST/p5986A           B2 v -> ZN ^  AOI21_X1   1.106   13.049   -2.042  
      TDSP_CORE_INST/EXECUTE_INST/p5865A           -             OAI211_X1  0.000   13.049   -2.042  
      TDSP_CORE_INST/EXECUTE_INST/p5865A           B ^ -> ZN v   OAI211_X1  0.753   13.802   -1.289  
      TDSP_CORE_INST/EXECUTE_INST/p5046A           -             OR4_X1     0.000   13.803   -1.289  
      TDSP_CORE_INST/EXECUTE_INST/p5046A           A2 v -> ZN v  OR4_X1     1.223   15.026   -0.066  
      TDSP_CORE_INST/EXECUTE_INST/p5048A           -             AOI211_X2  0.000   15.026   -0.066  
      TDSP_CORE_INST/EXECUTE_INST/p5048A           B v -> ZN ^   AOI211_X2  1.003   16.029   0.937  
      TDSP_CORE_INST/EXECUTE_INST/p4896A25827      -             OAI21_X1   0.000   16.029   0.937  
      TDSP_CORE_INST/EXECUTE_INST/p4896A25827      B1 ^ -> ZN v  OAI21_X1   0.732   16.760   1.669  
      TDSP_CORE_INST/EXECUTE_INST/p4889A           -             OAI21_X2   0.000   16.761   1.669  
      TDSP_CORE_INST/EXECUTE_INST/p4889A           B1 v -> ZN ^  OAI21_X2   2.481   19.241   4.150  
      TDSP_CORE_INST/EXECUTE_INST/p5264A           -             INV_X2     0.001   19.242   4.151  
      TDSP_CORE_INST/EXECUTE_INST/p5264A           A ^ -> ZN v   INV_X2     1.115   20.357   5.266  
      TDSP_CORE_INST/EXECUTE_INST/p5269A           -             AOI22_X1   0.000   20.357   5.266  
      TDSP_CORE_INST/EXECUTE_INST/p5269A           A1 v -> ZN ^  AOI22_X1   1.339   21.696   6.605  
      TDSP_CORE_INST/EXECUTE_INST/p5344A           -             NAND4_X1   0.000   21.696   6.605  
      TDSP_CORE_INST/EXECUTE_INST/p5344A           A2 ^ -> ZN v  NAND4_X1   0.865   22.561   7.470  
      TDSP_CORE_INST/EXECUTE_INST/sel_op_b_reg[1]  -             SDFF_X2    0.000   22.561   7.470  
      -----------------------------------------------------------------------------------------------
Path 220: VIOLATED Setup Check with Pin RAM_256x16_TEST_INST/RAM_256x16_INST/CLK 
Endpoint:   RAM_256x16_TEST_INST/RAM_256x16_INST/D[3] (^) checked with  leading edge of 'm_dsram_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_dsram_clk}
Retime Analysis { GBA }
Other End Arrival Time          2.792
- Setup                        -0.458
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 6.850
- Arrival Time                 21.848
= Slack Time                  -14.998
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      ---------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell         Retime  Arrival  Required  
                                                                                Delay   Time     Time  
      ---------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -            -       5.361    -9.637  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2     0.673   6.034    -8.964  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8       0.000   6.034    -8.964  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8       1.260   7.295    -7.703  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1     0.006   7.301    -7.697  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1     0.408   7.709    -7.289  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2      0.000   7.709    -7.289  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2      1.874   9.583    -5.415  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4     0.000   9.583    -5.415  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4     0.528   10.111   -4.887  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4      0.000   10.111   -4.887  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4      3.264   13.375   -1.623  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6110  -             AOI222_X1    0.003   13.378   -1.620  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6110  B1 ^ -> ZN v  AOI222_X1    1.492   14.870   -0.128  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6081  -             NAND3_X2     0.000   14.870   -0.128  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6081  A2 v -> ZN ^  NAND3_X2     2.440   17.311   2.313  
      DATA_SAMPLE_MUX_INST/p9662A490                 -             AOI22_X1     0.002   17.312   2.314  
      DATA_SAMPLE_MUX_INST/p9662A490                 B1 ^ -> ZN v  AOI22_X1     0.672   17.984   2.987  
      DATA_SAMPLE_MUX_INST/FE_OFC44_n_31             -             INV_X4       0.000   17.984   2.987  
      DATA_SAMPLE_MUX_INST/FE_OFC44_n_31             A v -> ZN ^   INV_X4       1.410   19.394   4.396  
      DATA_SAMPLE_MUX_INST/FE_OFC45_n_31             -             INV_X4       0.000   19.394   4.396  
      DATA_SAMPLE_MUX_INST/FE_OFC45_n_31             A ^ -> ZN v   INV_X4       0.252   19.647   4.649  
      DATA_SAMPLE_MUX_INST/FE_OFCC535_FE_OFN45_n_31  -             BUF_X16      0.000   19.647   4.649  
      DATA_SAMPLE_MUX_INST/FE_OFCC535_FE_OFN45_n_31  A v -> Z v    BUF_X16      0.543   20.189   5.191  
      DATA_SAMPLE_MUX_INST/Fp9557A                   -             INV_X4       0.008   20.198   5.200  
      DATA_SAMPLE_MUX_INST/Fp9557A                   A v -> ZN ^   INV_X4       0.726   20.924   5.926  
      FE_OFC43_ds_datain_3_                          -             BUF_X4       0.002   20.926   5.928  
      FE_OFC43_ds_datain_3_                          A ^ -> Z ^    BUF_X4       0.702   21.628   6.631  
      RAM_256x16_TEST_INST/RAM_256x16_INST           -             ram_256x16A  0.219   21.848   6.850  
      ---------------------------------------------------------------------------------------------------
Path 221: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/sel_op_a_reg[2]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/sel_op_a_reg[2]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q       (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.269
- Setup                         1.373
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.495
- Arrival Time                 22.477
= Slack Time                  -14.982
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      -----------------------------------------------------------------------------------------------
      Instance                                     Arc           Cell       Retime  Arrival  Required  
                                                                            Delay   Time     Time  
      -----------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]        CK ^          -          -       5.281    -9.700  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]        CK ^ -> Q ^   SDFFS_X2   0.639   5.921    -9.061  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_  -             BUF_X16    0.000   5.921    -9.061  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_  A ^ -> Z ^    BUF_X16    1.122   7.043    -7.939  
      TDSP_CORE_INST/EXECUTE_INST/p6753A25904      -             INV_X2     0.011   7.054    -7.927  
      TDSP_CORE_INST/EXECUTE_INST/p6753A25904      A ^ -> ZN v   INV_X2     0.865   7.919    -7.062  
      TDSP_CORE_INST/EXECUTE_INST/p6753A           -             NAND2_X2   0.000   7.919    -7.062  
      TDSP_CORE_INST/EXECUTE_INST/p6753A           A1 v -> ZN ^  NAND2_X2   1.601   9.521    -5.461  
      TDSP_CORE_INST/EXECUTE_INST/p7338A           -             NOR3_X1    0.000   9.521    -5.461  
      TDSP_CORE_INST/EXECUTE_INST/p7338A           A1 ^ -> ZN v  NOR3_X1    0.681   10.201   -4.780  
      TDSP_CORE_INST/EXECUTE_INST/p7339A           -             NOR2_X1    0.000   10.202   -4.780  
      TDSP_CORE_INST/EXECUTE_INST/p7339A           A2 v -> ZN ^  NOR2_X1    1.240   11.441   -3.541  
      TDSP_CORE_INST/EXECUTE_INST/p7300A           -             OAI21_X1   0.000   11.441   -3.540  
      TDSP_CORE_INST/EXECUTE_INST/p7300A           A ^ -> ZN v   OAI21_X1   0.502   11.943   -3.039  
      TDSP_CORE_INST/EXECUTE_INST/p5986A           -             AOI21_X1   0.000   11.943   -3.039  
      TDSP_CORE_INST/EXECUTE_INST/p5986A           B2 v -> ZN ^  AOI21_X1   1.106   13.049   -1.932  
      TDSP_CORE_INST/EXECUTE_INST/p5865A           -             OAI211_X1  0.000   13.049   -1.932  
      TDSP_CORE_INST/EXECUTE_INST/p5865A           B ^ -> ZN v   OAI211_X1  0.753   13.802   -1.179  
      TDSP_CORE_INST/EXECUTE_INST/p5046A           -             OR4_X1     0.000   13.803   -1.179  
      TDSP_CORE_INST/EXECUTE_INST/p5046A           A2 v -> ZN v  OR4_X1     1.223   15.026   0.044  
      TDSP_CORE_INST/EXECUTE_INST/p5048A           -             AOI211_X2  0.000   15.026   0.044  
      TDSP_CORE_INST/EXECUTE_INST/p5048A           B v -> ZN ^   AOI211_X2  1.003   16.029   1.047  
      TDSP_CORE_INST/EXECUTE_INST/p4896A25827      -             OAI21_X1   0.000   16.029   1.047  
      TDSP_CORE_INST/EXECUTE_INST/p4896A25827      B1 ^ -> ZN v  OAI21_X1   0.732   16.760   1.779  
      TDSP_CORE_INST/EXECUTE_INST/p4889A           -             OAI21_X2   0.000   16.761   1.779  
      TDSP_CORE_INST/EXECUTE_INST/p4889A           B1 v -> ZN ^  OAI21_X2   2.481   19.241   4.260  
      TDSP_CORE_INST/EXECUTE_INST/p5264A           -             INV_X2     0.001   19.242   4.260  
      TDSP_CORE_INST/EXECUTE_INST/p5264A           A ^ -> ZN v   INV_X2     1.115   20.357   5.376  
      TDSP_CORE_INST/EXECUTE_INST/p5290A           -             AOI221_X2  0.000   20.357   5.376  
      TDSP_CORE_INST/EXECUTE_INST/p5290A           C1 v -> ZN ^  AOI221_X2  1.484   21.841   6.859  
      TDSP_CORE_INST/EXECUTE_INST/p5180A           -             INV_X1     0.000   21.841   6.859  
      TDSP_CORE_INST/EXECUTE_INST/p5180A           A ^ -> ZN v   INV_X1     0.636   22.477   7.495  
      TDSP_CORE_INST/EXECUTE_INST/sel_op_a_reg[2]  -             SDFF_X2    0.000   22.477   7.495  
      -----------------------------------------------------------------------------------------------
Path 222: VIOLATED Setup Check with Pin ARB_INST/tdsp_grant_reg/CK 
Endpoint:   ARB_INST/tdsp_grant_reg/D              (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[0]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.341
- Setup                         1.193
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.748
- Arrival Time                 22.726
= Slack Time                  -14.978
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.313
     = Beginpoint Arrival Time       5.313
      ----------------------------------------------------------------------------------------------
      Instance                                    Arc           Cell       Retime  Arrival  Required  
                                                                           Delay   Time     Time  
      ----------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[0]        CK ^          -          -       5.313    -9.665  
      TDSP_CORE_INST/DECODE_INST/ir_reg[0]        CK ^ -> Q ^   SDFFR_X1   1.449   6.762    -8.216  
      TDSP_CORE_INST/DECODE_INST/FE_RC_1303_0     -             BUF_X8     0.000   6.762    -8.216  
      TDSP_CORE_INST/DECODE_INST/FE_RC_1303_0     A ^ -> Z ^    BUF_X8     1.527   8.289    -6.689  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp0393A  -             INV_X4     0.006   8.295    -6.683  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp0393A  A ^ -> ZN v   INV_X4     0.256   8.550    -6.427  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A   -             OAI22_X1   0.000   8.550    -6.427  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A   B2 v -> ZN ^  OAI22_X1   1.158   9.709    -5.269  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A   -             NAND2_X1   0.000   9.709    -5.269  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A   A2 ^ -> ZN v  NAND2_X1   0.562   10.271   -4.707  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A   -             NOR2_X4    0.000   10.271   -4.707  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A   A2 v -> ZN ^  NOR2_X4    0.705   10.976   -4.002  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A   -             NAND2_X4   0.000   10.976   -4.002  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A   A1 ^ -> ZN v  NAND2_X4   0.364   11.340   -3.638  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A   -             NOR2_X1    0.000   11.340   -3.638  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A   A2 v -> ZN ^  NOR2_X1    0.769   12.109   -2.869  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A   -             NAND2_X1   0.000   12.109   -2.869  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A   A1 ^ -> ZN v  NAND2_X1   0.467   12.575   -2.402  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A   -             NOR2_X1    0.000   12.575   -2.402  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A   A2 v -> ZN ^  NOR2_X1    0.715   13.291   -1.687  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6497A   -             NAND2_X1   0.000   13.291   -1.687  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6497A   A1 ^ -> ZN v  NAND2_X1   0.483   13.774   -1.204  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6487A   -             XOR2_X2    0.000   13.774   -1.203  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6487A   B v -> Z v    XOR2_X2    0.698   14.472   -0.506  
      TDSP_DS_CS_INST/p6962A                      -             INV_X2     0.000   14.472   -0.505  
      TDSP_DS_CS_INST/p6962A                      A v -> ZN ^   INV_X2     1.735   16.208   1.230  
      TDSP_DS_CS_INST/p7594A                      -             AND3_X4    0.002   16.209   1.232  
      TDSP_DS_CS_INST/p7594A                      A1 ^ -> ZN ^  AND3_X4    2.341   18.551   3.573  
      ARB_INST/ECO1inst_17                        -             NOR2_X1    0.004   18.555   3.577  
      ARB_INST/ECO1inst_17                        A1 ^ -> ZN v  NOR2_X1    0.688   19.243   4.265  
      ARB_INST/ECO1inst_5                         -             AOI221_X2  0.000   19.243   4.265  
      ARB_INST/ECO1inst_5                         C1 v -> ZN ^  AOI221_X2  1.395   20.637   5.660  
      ARB_INST/ECO1inst_4                         -             INV_X2     0.000   20.638   5.660  
      ARB_INST/ECO1inst_4                         A ^ -> ZN v   INV_X2     0.841   21.478   6.501  
      ARB_INST/ECO1inst_1                         -             OAI21_X1   0.000   21.478   6.501  
      ARB_INST/ECO1inst_1                         B1 v -> ZN ^  OAI21_X1   1.247   22.726   7.748  
      ARB_INST/tdsp_grant_reg                     -             SDFFR_X1   0.000   22.726   7.748  
      ----------------------------------------------------------------------------------------------
Path 223: VIOLATED Setup Check with Pin ARB_INST/dma_grant_reg/CK 
Endpoint:   ARB_INST/dma_grant_reg/D              (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.341
- Setup                         1.295
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.646
- Arrival Time                 22.596
= Slack Time                  -14.951
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      ---------------------------------------------------------------------------------------------
      Instance                                   Arc           Cell       Retime  Arrival  Required  
                                                                          Delay   Time     Time  
      ---------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg        CK ^          -          -       5.218    -9.733  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg        CK ^ -> Q ^   SDFFR_X2   1.914   7.132    -7.819  
      TDSP_CORE_INST/FE_OFC180_arp               -             BUF_X32    0.000   7.132    -7.819  
      TDSP_CORE_INST/FE_OFC180_arp               A ^ -> Z ^    BUF_X32    0.915   8.046    -6.904  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4255A  -             MUX2_X2    0.002   8.049    -6.902  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4255A  S ^ -> Z ^    MUX2_X2    1.260   9.309    -5.642  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5700A  -             AOI22_X1   0.001   9.309    -5.641  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5700A  A1 ^ -> ZN v  AOI22_X1   0.711   10.021   -4.930  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A  -             NOR2_X4    0.000   10.021   -4.930  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A  A1 v -> ZN ^  NOR2_X4    0.780   10.800   -4.150  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A  -             NAND2_X4   0.000   10.800   -4.150  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A  A1 ^ -> ZN v  NAND2_X4   0.364   11.164   -3.787  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A  -             NOR2_X1    0.000   11.164   -3.787  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A  A2 v -> ZN ^  NOR2_X1    0.769   11.933   -3.018  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A  -             NAND2_X1   0.000   11.933   -3.018  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A  A1 ^ -> ZN v  NAND2_X1   0.467   12.399   -2.551  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A  -             NOR2_X1    0.000   12.399   -2.551  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A  A2 v -> ZN ^  NOR2_X1    0.715   13.115   -1.836  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6497A  -             NAND2_X1   0.000   13.115   -1.836  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6497A  A1 ^ -> ZN v  NAND2_X1   0.483   13.598   -1.352  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6487A  -             XOR2_X2    0.000   13.598   -1.352  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6487A  B v -> Z v    XOR2_X2    0.698   14.296   -0.654  
      TDSP_DS_CS_INST/p6962A                     -             INV_X2     0.000   14.296   -0.654  
      TDSP_DS_CS_INST/p6962A                     A v -> ZN ^   INV_X2     1.735   16.032   1.081  
      TDSP_DS_CS_INST/p7594A                     -             AND3_X4    0.002   16.033   1.083  
      TDSP_DS_CS_INST/p7594A                     A1 ^ -> ZN ^  AND3_X4    2.341   18.375   3.424  
      ARB_INST/ECO1inst_9                        -             AOI21_X1   0.004   18.379   3.428  
      ARB_INST/ECO1inst_9                        B2 ^ -> ZN v  AOI21_X1   0.698   19.077   4.126  
      ARB_INST/ECO1inst_5                        -             AOI221_X2  0.000   19.077   4.126  
      ARB_INST/ECO1inst_5                        B1 v -> ZN ^  AOI221_X2  1.557   20.634   5.683  
      ARB_INST/ECO1inst_4                        -             INV_X2     0.000   20.634   5.683  
      ARB_INST/ECO1inst_4                        A ^ -> ZN v   INV_X2     0.841   21.475   6.524  
      ARB_INST/FE_OFCC305_n_22                   -             BUF_X4     0.000   21.475   6.524  
      ARB_INST/FE_OFCC305_n_22                   A v -> Z v    BUF_X4     0.649   22.124   7.174  
      ARB_INST/p7518A                            -             INV_X4     0.000   22.124   7.174  
      ARB_INST/p7518A                            A v -> ZN ^   INV_X4     0.251   22.375   7.425  
      ARB_INST/p7485A                            -             NOR2_X1    0.000   22.375   7.425  
      ARB_INST/p7485A                            A2 ^ -> ZN v  NOR2_X1    0.221   22.596   7.645  
      ARB_INST/dma_grant_reg                     -             SDFFR_X1   0.000   22.596   7.646  
      ---------------------------------------------------------------------------------------------
Path 224: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/sel_op_a_reg[1]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/sel_op_a_reg[1]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q       (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.278
- Setup                         1.367
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.511
- Arrival Time                 22.322
= Slack Time                  -14.811
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      -----------------------------------------------------------------------------------------------
      Instance                                     Arc           Cell       Retime  Arrival  Required  
                                                                            Delay   Time     Time  
      -----------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]        CK ^          -          -       5.281    -9.530  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]        CK ^ -> Q ^   SDFFS_X2   0.639   5.921    -8.890  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_  -             BUF_X16    0.000   5.921    -8.890  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_  A ^ -> Z ^    BUF_X16    1.122   7.043    -7.768  
      TDSP_CORE_INST/EXECUTE_INST/p6753A25904      -             INV_X2     0.011   7.054    -7.757  
      TDSP_CORE_INST/EXECUTE_INST/p6753A25904      A ^ -> ZN v   INV_X2     0.865   7.919    -6.892  
      TDSP_CORE_INST/EXECUTE_INST/p6753A           -             NAND2_X2   0.000   7.919    -6.892  
      TDSP_CORE_INST/EXECUTE_INST/p6753A           A1 v -> ZN ^  NAND2_X2   1.601   9.521    -5.290  
      TDSP_CORE_INST/EXECUTE_INST/p7338A           -             NOR3_X1    0.000   9.521    -5.290  
      TDSP_CORE_INST/EXECUTE_INST/p7338A           A1 ^ -> ZN v  NOR3_X1    0.681   10.201   -4.609  
      TDSP_CORE_INST/EXECUTE_INST/p7339A           -             NOR2_X1    0.000   10.202   -4.609  
      TDSP_CORE_INST/EXECUTE_INST/p7339A           A2 v -> ZN ^  NOR2_X1    1.240   11.441   -3.370  
      TDSP_CORE_INST/EXECUTE_INST/p7300A           -             OAI21_X1   0.000   11.441   -3.370  
      TDSP_CORE_INST/EXECUTE_INST/p7300A           A ^ -> ZN v   OAI21_X1   0.502   11.943   -2.868  
      TDSP_CORE_INST/EXECUTE_INST/p5986A           -             AOI21_X1   0.000   11.943   -2.868  
      TDSP_CORE_INST/EXECUTE_INST/p5986A           B2 v -> ZN ^  AOI21_X1   1.106   13.049   -1.762  
      TDSP_CORE_INST/EXECUTE_INST/p5865A           -             OAI211_X1  0.000   13.049   -1.762  
      TDSP_CORE_INST/EXECUTE_INST/p5865A           B ^ -> ZN v   OAI211_X1  0.753   13.802   -1.009  
      TDSP_CORE_INST/EXECUTE_INST/p5046A           -             OR4_X1     0.000   13.803   -1.008  
      TDSP_CORE_INST/EXECUTE_INST/p5046A           A2 v -> ZN v  OR4_X1     1.223   15.026   0.215  
      TDSP_CORE_INST/EXECUTE_INST/p5048A           -             AOI211_X2  0.000   15.026   0.215  
      TDSP_CORE_INST/EXECUTE_INST/p5048A           B v -> ZN ^   AOI211_X2  1.003   16.029   1.218  
      TDSP_CORE_INST/EXECUTE_INST/p4896A25827      -             OAI21_X1   0.000   16.029   1.218  
      TDSP_CORE_INST/EXECUTE_INST/p4896A25827      B1 ^ -> ZN v  OAI21_X1   0.732   16.760   1.950  
      TDSP_CORE_INST/EXECUTE_INST/p4889A           -             OAI21_X2   0.000   16.761   1.950  
      TDSP_CORE_INST/EXECUTE_INST/p4889A           B1 v -> ZN ^  OAI21_X2   2.481   19.241   4.430  
      TDSP_CORE_INST/EXECUTE_INST/p4896A           -             AOI21_X1   0.000   19.242   4.431  
      TDSP_CORE_INST/EXECUTE_INST/p4896A           A ^ -> ZN v   AOI21_X1   0.849   20.091   5.280  
      TDSP_CORE_INST/EXECUTE_INST/p4866A           -             AOI211_X1  0.000   20.091   5.280  
      TDSP_CORE_INST/EXECUTE_INST/p4866A           B v -> ZN ^   AOI211_X1  1.661   21.752   6.941  
      TDSP_CORE_INST/EXECUTE_INST/p4764A           -             INV_X1     0.000   21.752   6.941  
      TDSP_CORE_INST/EXECUTE_INST/p4764A           A ^ -> ZN v   INV_X1     0.570   22.322   7.511  
      TDSP_CORE_INST/EXECUTE_INST/sel_op_a_reg[1]  -             SDFF_X2    0.000   22.322   7.511  
      -----------------------------------------------------------------------------------------------
Path 225: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/sel_op_a_reg[0]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/sel_op_a_reg[0]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q       (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.257
- Setup                         1.316
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.541
- Arrival Time                 22.045
= Slack Time                  -14.504
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      -----------------------------------------------------------------------------------------------
      Instance                                     Arc           Cell       Retime  Arrival  Required  
                                                                            Delay   Time     Time  
      -----------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]        CK ^          -          -       5.281    -9.223  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]        CK ^ -> Q ^   SDFFS_X2   0.639   5.921    -8.583  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_  -             BUF_X16    0.000   5.921    -8.583  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_  A ^ -> Z ^    BUF_X16    1.122   7.043    -7.461  
      TDSP_CORE_INST/EXECUTE_INST/p6753A25904      -             INV_X2     0.011   7.054    -7.450  
      TDSP_CORE_INST/EXECUTE_INST/p6753A25904      A ^ -> ZN v   INV_X2     0.865   7.919    -6.585  
      TDSP_CORE_INST/EXECUTE_INST/p6753A           -             NAND2_X2   0.000   7.919    -6.585  
      TDSP_CORE_INST/EXECUTE_INST/p6753A           A1 v -> ZN ^  NAND2_X2   1.601   9.521    -4.983  
      TDSP_CORE_INST/EXECUTE_INST/p7338A           -             NOR3_X1    0.000   9.521    -4.983  
      TDSP_CORE_INST/EXECUTE_INST/p7338A           A1 ^ -> ZN v  NOR3_X1    0.681   10.201   -4.302  
      TDSP_CORE_INST/EXECUTE_INST/p7339A           -             NOR2_X1    0.000   10.202   -4.302  
      TDSP_CORE_INST/EXECUTE_INST/p7339A           A2 v -> ZN ^  NOR2_X1    1.240   11.441   -3.063  
      TDSP_CORE_INST/EXECUTE_INST/p7300A           -             OAI21_X1   0.000   11.441   -3.063  
      TDSP_CORE_INST/EXECUTE_INST/p7300A           A ^ -> ZN v   OAI21_X1   0.502   11.943   -2.561  
      TDSP_CORE_INST/EXECUTE_INST/p5986A           -             AOI21_X1   0.000   11.943   -2.561  
      TDSP_CORE_INST/EXECUTE_INST/p5986A           B2 v -> ZN ^  AOI21_X1   1.106   13.049   -1.455  
      TDSP_CORE_INST/EXECUTE_INST/p5865A           -             OAI211_X1  0.000   13.049   -1.455  
      TDSP_CORE_INST/EXECUTE_INST/p5865A           B ^ -> ZN v   OAI211_X1  0.753   13.802   -0.701  
      TDSP_CORE_INST/EXECUTE_INST/p5046A           -             OR4_X1     0.000   13.803   -0.701  
      TDSP_CORE_INST/EXECUTE_INST/p5046A           A2 v -> ZN v  OR4_X1     1.223   15.026   0.522  
      TDSP_CORE_INST/EXECUTE_INST/p5048A           -             AOI211_X2  0.000   15.026   0.522  
      TDSP_CORE_INST/EXECUTE_INST/p5048A           B v -> ZN ^   AOI211_X2  1.003   16.029   1.525  
      TDSP_CORE_INST/EXECUTE_INST/p4896A25827      -             OAI21_X1   0.000   16.029   1.525  
      TDSP_CORE_INST/EXECUTE_INST/p4896A25827      B1 ^ -> ZN v  OAI21_X1   0.732   16.760   2.257  
      TDSP_CORE_INST/EXECUTE_INST/p4889A           -             OAI21_X2   0.000   16.761   2.257  
      TDSP_CORE_INST/EXECUTE_INST/p4889A           B1 v -> ZN ^  OAI21_X2   2.481   19.241   4.738  
      TDSP_CORE_INST/EXECUTE_INST/p5264A           -             INV_X2     0.001   19.242   4.738  
      TDSP_CORE_INST/EXECUTE_INST/p5264A           A ^ -> ZN v   INV_X2     1.115   20.357   5.854  
      TDSP_CORE_INST/EXECUTE_INST/p5643A           -             AOI22_X1   0.000   20.357   5.854  
      TDSP_CORE_INST/EXECUTE_INST/p5643A           A1 v -> ZN ^  AOI22_X1   1.165   21.522   7.018  
      TDSP_CORE_INST/EXECUTE_INST/p5565A           -             INV_X1     0.000   21.522   7.018  
      TDSP_CORE_INST/EXECUTE_INST/p5565A           A ^ -> ZN v   INV_X1     0.523   22.045   7.541  
      TDSP_CORE_INST/EXECUTE_INST/sel_op_a_reg[0]  -             SDFF_X2    0.000   22.045   7.541  
      -----------------------------------------------------------------------------------------------
Path 226: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[2]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[2]/D  (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.297
- Setup                         1.281
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.617
- Arrival Time                 22.041
= Slack Time                  -14.424
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      --------------------------------------------------------------------------------------------------------------------
      Instance                                                           Arc           Cell      Retime  Arrival  Required  
                                                                                                 Delay   Time     Time  
      --------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                              CK ^          -         -       5.334    -9.091  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                              CK ^ -> Q ^   SDFFS_X2  0.639   5.973    -8.452  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_               -             BUF_X16   0.000   5.973    -8.452  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_               A ^ -> Z ^    BUF_X16   1.475   7.448    -6.977  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126          -             INV_X4    0.044   7.492    -6.932  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126          A ^ -> ZN v   INV_X4    1.788   9.281    -5.144  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0254A9121           -             NOR2_X2   0.000   9.281    -5.144  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0254A9121           A2 v -> ZN ^  NOR2_X2   1.639   10.920   -3.504  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0317A               -             AOI22_X1  0.000   10.920   -3.504  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0317A               B2 ^ -> ZN v  AOI22_X1  0.582   11.502   -2.923  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_RC_1033_0         -             NAND3_X1  0.000   11.502   -2.923  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_RC_1033_0         A3 v -> ZN ^  NAND3_X1  0.568   12.070   -2.355  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0170D                          -             NAND2_X4  0.000   12.070   -2.355  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0170D                          A1 ^ -> ZN v  NAND2_X4  0.233   12.303   -2.122  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0176D                          -             NAND3_X1  0.000   12.303   -2.122  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0176D                          A1 v -> ZN ^  NAND3_X1  0.464   12.767   -1.657  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_PSC552_opb_15_               -             BUF_X32   0.000   12.767   -1.657  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_PSC552_opb_15_               A ^ -> Z ^    BUF_X32   0.527   13.294   -1.130  
      TDSP_CORE_INST/MPY_32_INST/p0143D4458                              -             NAND2_X1  0.002   13.296   -1.128  
      TDSP_CORE_INST/MPY_32_INST/p0143D4458                              A1 ^ -> ZN v  NAND2_X1  0.246   13.543   -0.882  
      TDSP_CORE_INST/MPY_32_INST/p0146D                                  -             NAND2_X1  0.000   13.543   -0.882  
      TDSP_CORE_INST/MPY_32_INST/p0146D                                  A1 v -> ZN ^  NAND2_X1  0.299   13.842   -0.583  
      TDSP_CORE_INST/MPY_32_INST/p0058D                                  -             NAND2_X4  0.000   13.842   -0.583  
      TDSP_CORE_INST/MPY_32_INST/p0058D                                  A1 ^ -> ZN v  NAND2_X4  0.185   14.027   -0.398  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC549_ab_b_1_  -             BUF_X32   0.000   14.027   -0.398  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC549_ab_b_1_  A v -> Z v    BUF_X32   0.538   14.564   0.140  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0049D            -             INV_X8    0.003   14.568   0.143  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0049D            A v -> ZN ^   INV_X8    0.949   15.517   1.093  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0510A             -             NAND2_X1  0.002   15.519   1.095  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0510A             A1 ^ -> ZN v  NAND2_X1  0.365   15.885   1.460  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0429A14438        -             OAI21_X1  0.000   15.885   1.460  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0429A14438        A v -> ZN ^   OAI21_X1  0.653   16.537   2.113  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0632A14285        -             AOI22_X1  0.000   16.537   2.113  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0632A14285        B1 ^ -> ZN v  AOI22_X1  0.561   17.098   2.674  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0493A             -             NOR2_X2   0.000   17.098   2.674  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0493A             A2 v -> ZN ^  NOR2_X2   0.912   18.011   3.586  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0916A14084        -             NAND2_X1  0.000   18.011   3.586  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0916A14084        A2 ^ -> ZN v  NAND2_X1  0.376   18.386   3.962  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0882A             -             OAI21_X1  0.000   18.386   3.962  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0882A             A v -> ZN ^   OAI21_X1  0.565   18.951   4.527  
      TDSP_CORE_INST/MPY_32_INST/Fp0879A                                 -             INV_X4    0.000   18.951   4.527  
      TDSP_CORE_INST/MPY_32_INST/Fp0879A                                 A ^ -> ZN v   INV_X4    0.421   19.372   4.947  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p8177A                    -             NAND2_X1  0.000   19.372   4.947  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p8177A                    A1 v -> ZN ^  NAND2_X1  0.392   19.764   5.339  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p8131A                    -             OAI21_X1  0.000   19.764   5.339  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p8131A                    A ^ -> ZN v   OAI21_X1  0.240   20.003   5.579  
      TDSP_CORE_INST/MPY_32_INST/p8115A                                  -             AOI22_X1  0.000   20.003   5.579  
      TDSP_CORE_INST/MPY_32_INST/p8115A                                  B1 v -> ZN ^  AOI22_X1  0.654   20.657   6.233  
      TDSP_CORE_INST/MPY_32_INST/Fp8232A                                 -             INV_X2    0.000   20.657   6.233  
      TDSP_CORE_INST/MPY_32_INST/Fp8232A                                 A ^ -> ZN v   INV_X2    0.276   20.933   6.508  
      TDSP_CORE_INST/EXECUTE_INST/p6538A                                 -             AOI22_X1  0.000   20.933   6.508  
      TDSP_CORE_INST/EXECUTE_INST/p6538A                                 B2 v -> ZN ^  AOI22_X1  0.725   21.658   7.234  
      TDSP_CORE_INST/EXECUTE_INST/p6460A                                 -             INV_X1    0.000   21.658   7.234  
      TDSP_CORE_INST/EXECUTE_INST/p6460A                                 A ^ -> ZN v   INV_X1    0.383   22.041   7.617  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[2]                               -             SDFF_X2   0.000   22.041   7.617  
      --------------------------------------------------------------------------------------------------------------------
Path 227: VIOLATED Setup Check with Pin ARB_INST/present_state_reg[1]/CK 
Endpoint:   ARB_INST/present_state_reg[1]/D       (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.341
- Setup                         1.086
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.855
- Arrival Time                 22.124
= Slack Time                  -14.269
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      ---------------------------------------------------------------------------------------------
      Instance                                   Arc           Cell       Retime  Arrival  Required  
                                                                          Delay   Time     Time  
      ---------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg        CK ^          -          -       5.218    -9.052  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg        CK ^ -> Q ^   SDFFR_X2   1.914   7.132    -7.138  
      TDSP_CORE_INST/FE_OFC180_arp               -             BUF_X32    0.000   7.132    -7.138  
      TDSP_CORE_INST/FE_OFC180_arp               A ^ -> Z ^    BUF_X32    0.915   8.046    -6.223  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4255A  -             MUX2_X2    0.002   8.049    -6.221  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4255A  S ^ -> Z ^    MUX2_X2    1.260   9.309    -4.961  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5700A  -             AOI22_X1   0.001   9.309    -4.960  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5700A  A1 ^ -> ZN v  AOI22_X1   0.711   10.021   -4.249  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A  -             NOR2_X4    0.000   10.021   -4.249  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A  A1 v -> ZN ^  NOR2_X4    0.780   10.800   -3.469  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A  -             NAND2_X4   0.000   10.800   -3.469  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A  A1 ^ -> ZN v  NAND2_X4   0.364   11.164   -3.106  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A  -             NOR2_X1    0.000   11.164   -3.106  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A  A2 v -> ZN ^  NOR2_X1    0.769   11.933   -2.337  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A  -             NAND2_X1   0.000   11.933   -2.337  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A  A1 ^ -> ZN v  NAND2_X1   0.467   12.399   -1.870  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A  -             NOR2_X1    0.000   12.399   -1.870  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A  A2 v -> ZN ^  NOR2_X1    0.715   13.115   -1.155  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6497A  -             NAND2_X1   0.000   13.115   -1.155  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6497A  A1 ^ -> ZN v  NAND2_X1   0.483   13.598   -0.671  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6487A  -             XOR2_X2    0.000   13.598   -0.671  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6487A  B v -> Z v    XOR2_X2    0.698   14.296   0.027  
      TDSP_DS_CS_INST/p6962A                     -             INV_X2     0.000   14.296   0.027  
      TDSP_DS_CS_INST/p6962A                     A v -> ZN ^   INV_X2     1.735   16.032   1.762  
      TDSP_DS_CS_INST/p7594A                     -             AND3_X4    0.002   16.033   1.764  
      TDSP_DS_CS_INST/p7594A                     A1 ^ -> ZN ^  AND3_X4    2.341   18.375   4.105  
      ARB_INST/ECO1inst_9                        -             AOI21_X1   0.004   18.379   4.109  
      ARB_INST/ECO1inst_9                        B2 ^ -> ZN v  AOI21_X1   0.698   19.077   4.807  
      ARB_INST/ECO1inst_5                        -             AOI221_X2  0.000   19.077   4.808  
      ARB_INST/ECO1inst_5                        B1 v -> ZN ^  AOI221_X2  1.557   20.634   6.365  
      ARB_INST/ECO1inst_4                        -             INV_X2     0.000   20.634   6.365  
      ARB_INST/ECO1inst_4                        A ^ -> ZN v   INV_X2     0.841   21.475   7.206  
      ARB_INST/FE_OFCC305_n_22                   -             BUF_X4     0.000   21.475   7.206  
      ARB_INST/FE_OFCC305_n_22                   A v -> Z v    BUF_X4     0.649   22.124   7.855  
      ARB_INST/present_state_reg[1]              -             SDFFR_X2   0.000   22.124   7.855  
      ---------------------------------------------------------------------------------------------
Path 228: VIOLATED Setup Check with Pin RAM_256x16_TEST_INST/RAM_256x16_INST/CLK 
Endpoint:   RAM_256x16_TEST_INST/RAM_256x16_INST/D[1] (^) checked with  leading edge of 'm_dsram_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_dsram_clk}
Retime Analysis { GBA }
Other End Arrival Time          2.792
- Setup                        -0.464
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 6.855
- Arrival Time                 20.888
= Slack Time                  -14.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      ----------------------------------------------------------------------------------------------------
      Instance                                        Arc           Cell         Retime  Arrival  Required  
                                                                                 Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]           CK ^          -            -       5.361    -8.672  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]           CK ^ -> Q ^   SDFFS_X2     0.673   6.034    -7.999  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_     -             BUF_X8       0.000   6.034    -7.999  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_     A ^ -> Z ^    BUF_X8       1.260   7.295    -6.738  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A       -             NAND2_X1     0.006   7.301    -6.732  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A       A1 ^ -> ZN v  NAND2_X1     0.408   7.709    -6.324  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A       -             NOR4_X2      0.000   7.709    -6.324  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A       A4 v -> ZN ^  NOR4_X2      1.874   9.583    -4.450  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133   -             NAND2_X4     0.000   9.583    -4.450  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133   A1 ^ -> ZN v  NAND2_X4     0.528   10.111   -3.922  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D       -             NOR2_X4      0.000   10.111   -3.922  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D       A2 v -> ZN ^  NOR2_X4      3.264   13.375   -0.658  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6113   -             AOI222_X1    0.001   13.377   -0.656  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6113   B1 ^ -> ZN v  AOI222_X1    1.767   15.144   1.111  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6084   -             NAND3_X4     0.000   15.144   1.111  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6084   A2 v -> ZN ^  NAND3_X4     1.342   16.486   2.453  
      FE_OFCC533_tdsp_data_out_1_                     -             BUF_X16      0.000   16.486   2.453  
      FE_OFCC533_tdsp_data_out_1_                     A ^ -> Z ^    BUF_X16      0.465   16.951   2.918  
      FE_SIG_C583_FE_OFCN533_tdsp_data_out_1_         -             BUF_X32      0.000   16.951   2.918  
      FE_SIG_C583_FE_OFCN533_tdsp_data_out_1_         A ^ -> Z ^    BUF_X32      0.423   17.374   3.341  
      DATA_SAMPLE_MUX_INST/p9662A495                  -             AOI22_X1     0.003   17.376   3.343  
      DATA_SAMPLE_MUX_INST/p9662A495                  B1 ^ -> ZN v  AOI22_X1     0.356   17.732   3.699  
      DATA_SAMPLE_MUX_INST/FE_OFC53_n_25              -             INV_X4       0.000   17.733   3.700  
      DATA_SAMPLE_MUX_INST/FE_OFC53_n_25              A v -> ZN ^   INV_X4       0.901   18.634   4.601  
      DATA_SAMPLE_MUX_INST/FE_OFC54_n_25              -             INV_X8       0.000   18.634   4.601  
      DATA_SAMPLE_MUX_INST/FE_OFC54_n_25              A ^ -> ZN v   INV_X8       0.300   18.934   4.901  
      DATA_SAMPLE_MUX_INST/FE_SIG_C658_FE_OFN54_n_25  -             BUF_X32      0.000   18.934   4.901  
      DATA_SAMPLE_MUX_INST/FE_SIG_C658_FE_OFN54_n_25  A v -> Z v    BUF_X32      0.618   19.552   5.519  
      DATA_SAMPLE_MUX_INST/Fp9546A494                 -             INV_X4       0.011   19.563   5.530  
      DATA_SAMPLE_MUX_INST/Fp9546A494                 A v -> ZN ^   INV_X4       0.364   19.928   5.895  
      FE_OFC52_ds_datain_1_                           -             BUF_X8       0.000   19.928   5.895  
      FE_OFC52_ds_datain_1_                           A ^ -> Z ^    BUF_X8       0.753   20.681   6.648  
      RAM_256x16_TEST_INST/RAM_256x16_INST            -             ram_256x16A  0.207   20.888   6.855  
      ----------------------------------------------------------------------------------------------------
Path 229: VIOLATED Setup Check with Pin RAM_256x16_TEST_INST/RAM_256x16_INST/CLK 
Endpoint:   RAM_256x16_TEST_INST/RAM_256x16_INST/D[2] (^) checked with  leading edge of 'm_dsram_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_dsram_clk}
Retime Analysis { GBA }
Other End Arrival Time          2.792
- Setup                        -0.459
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 6.851
- Arrival Time                 20.705
= Slack Time                  -13.855
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      ------------------------------------------------------------------------------------------------------------------
      Instance                                                      Arc           Cell         Retime  Arrival  Required  
                                                                                               Delay   Time     Time  
      ------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^          -            -       5.361    -8.494  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^ -> Q ^   SDFFS_X2     0.673   6.034    -7.821  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   -             BUF_X8       0.000   6.034    -7.821  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   A ^ -> Z ^    BUF_X8       1.260   7.295    -6.560  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     -             NAND2_X1     0.006   7.301    -6.554  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     A1 ^ -> ZN v  NAND2_X1     0.408   7.709    -6.146  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     -             NOR4_X2      0.000   7.709    -6.146  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     A4 v -> ZN ^  NOR4_X2      1.874   9.583    -4.272  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 -             NAND2_X4     0.000   9.583    -4.272  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 A1 ^ -> ZN v  NAND2_X4     0.528   10.111   -3.744  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     -             NOR2_X4      0.000   10.111   -3.744  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     A2 v -> ZN ^  NOR2_X4      3.264   13.375   -0.480  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6112                 -             AOI222_X1    0.002   13.377   -0.478  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6112                 B1 ^ -> ZN v  AOI222_X1    1.673   15.050   1.195  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6083                 -             NAND3_X1     0.000   15.051   1.196  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6083                 A2 v -> ZN ^  NAND3_X1     1.017   16.068   2.213  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC50_tdsp_data_out_2_  -             BUF_X32      0.000   16.068   2.213  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC50_tdsp_data_out_2_  A ^ -> Z ^    BUF_X32      0.903   16.971   3.116  
      DATA_SAMPLE_MUX_INST/p9662A491                                -             AOI22_X1     0.006   16.977   3.122  
      DATA_SAMPLE_MUX_INST/p9662A491                                B1 ^ -> ZN v  AOI22_X1     0.368   17.345   3.490  
      DATA_SAMPLE_MUX_INST/FE_OFC48_n_29                            -             INV_X4       0.000   17.345   3.490  
      DATA_SAMPLE_MUX_INST/FE_OFC48_n_29                            A v -> ZN ^   INV_X4       1.580   18.925   5.070  
      DATA_SAMPLE_MUX_INST/FE_OFC49_n_29                            -             INV_X8       0.000   18.925   5.070  
      DATA_SAMPLE_MUX_INST/FE_OFC49_n_29                            A ^ -> ZN v   INV_X8       0.183   19.107   5.253  
      DATA_SAMPLE_MUX_INST/FE_SIG_C595_FE_OFN49_n_29                -             BUF_X32      0.000   19.107   5.253  
      DATA_SAMPLE_MUX_INST/FE_SIG_C595_FE_OFN49_n_29                A v -> Z v    BUF_X32      0.654   19.761   5.906  
      DATA_SAMPLE_MUX_INST/Fp9546A                                  -             INV_X4       0.011   19.772   5.918  
      DATA_SAMPLE_MUX_INST/Fp9546A                                  A v -> ZN ^   INV_X4       0.342   20.115   6.260  
      FE_OFC47_ds_datain_2_                                         -             BUF_X4       0.000   20.115   6.260  
      FE_OFC47_ds_datain_2_                                         A ^ -> Z ^    BUF_X4       0.225   20.340   6.485  
      FE_OFCC534_FE_OFN47_ds_datain_2_                              -             BUF_X16      0.000   20.340   6.485  
      FE_OFCC534_FE_OFN47_ds_datain_2_                              A ^ -> Z ^    BUF_X16      0.280   20.619   6.764  
      RAM_256x16_TEST_INST/RAM_256x16_INST                          -             ram_256x16A  0.086   20.705   6.851  
      ------------------------------------------------------------------------------------------------------------------
Path 230: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[1]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[1]/D  (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.330
- Setup                         1.280
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.650
- Arrival Time                 21.430
= Slack Time                  -13.780
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -------------------------------------------------------------------------------------------------------------
      Instance                                                    Arc           Cell      Retime  Arrival  Required  
                                                                                          Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                       CK ^          -         -       5.334    -8.446  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                       CK ^ -> Q ^   SDFFS_X2  0.639   5.973    -7.807  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_        -             BUF_X16   0.000   5.973    -7.807  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_        A ^ -> Z ^    BUF_X16   1.475   7.448    -6.332  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126   -             INV_X4    0.044   7.492    -6.288  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126   A ^ -> ZN v   INV_X4    1.788   9.281    -4.499  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0254A9121    -             NOR2_X2   0.000   9.281    -4.499  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0254A9121    A2 v -> ZN ^  NOR2_X2   1.639   10.920   -2.860  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0317A        -             AOI22_X1  0.000   10.920   -2.860  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0317A        B2 ^ -> ZN v  AOI22_X1  0.582   11.502   -2.278  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_RC_1033_0  -             NAND3_X1  0.000   11.502   -2.278  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_RC_1033_0  A3 v -> ZN ^  NAND3_X1  0.568   12.070   -1.710  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0170D                   -             NAND2_X4  0.000   12.070   -1.710  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0170D                   A1 ^ -> ZN v  NAND2_X4  0.233   12.303   -1.477  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0176D                   -             NAND3_X1  0.000   12.303   -1.477  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0176D                   A1 v -> ZN ^  NAND3_X1  0.464   12.767   -1.013  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_PSC552_opb_15_        -             BUF_X32   0.000   12.767   -1.013  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_PSC552_opb_15_        A ^ -> Z ^    BUF_X32   0.527   13.294   -0.485  
      TDSP_CORE_INST/FE_RC_520_0                                  -             BUF_X8    0.001   13.295   -0.485  
      TDSP_CORE_INST/FE_RC_520_0                                  A ^ -> Z ^    BUF_X8    0.976   14.271   0.491  
      TDSP_CORE_INST/MPY_32_INST/p9356A                           -             XOR2_X2   0.001   14.272   0.492  
      TDSP_CORE_INST/MPY_32_INST/p9356A                           B ^ -> Z ^    XOR2_X2   0.796   15.068   1.289  
      TDSP_CORE_INST/MPY_32_INST/FE_OFC89_n_0                     -             INV_X4    0.000   15.068   1.289  
      TDSP_CORE_INST/MPY_32_INST/FE_OFC89_n_0                     A ^ -> ZN v   INV_X4    0.219   15.287   1.508  
      TDSP_CORE_INST/MPY_32_INST/FE_OFC90_n_0                     -             INV_X8    0.000   15.287   1.508  
      TDSP_CORE_INST/MPY_32_INST/FE_OFC90_n_0                     A v -> ZN ^   INV_X8    1.697   16.985   3.205  
      TDSP_CORE_INST/MPY_32_INST/Fp9538A788                       -             INV_X8    0.001   16.986   3.206  
      TDSP_CORE_INST/MPY_32_INST/Fp9538A788                       A ^ -> ZN v   INV_X8    1.747   18.733   4.953  
      TDSP_CORE_INST/MPY_32_INST/p8356A                           -             AOI22_X1  0.003   18.736   4.957  
      TDSP_CORE_INST/MPY_32_INST/p8356A                           A2 v -> ZN ^  AOI22_X1  1.293   20.030   6.250  
      TDSP_CORE_INST/MPY_32_INST/Fp8475A                          -             INV_X2    0.000   20.030   6.250  
      TDSP_CORE_INST/MPY_32_INST/Fp8475A                          A ^ -> ZN v   INV_X2    0.309   20.339   6.559  
      TDSP_CORE_INST/EXECUTE_INST/p6963A                          -             AOI22_X1  0.000   20.339   6.559  
      TDSP_CORE_INST/EXECUTE_INST/p6963A                          B2 v -> ZN ^  AOI22_X1  0.708   21.047   7.267  
      TDSP_CORE_INST/EXECUTE_INST/p6885A                          -             INV_X1    0.000   21.047   7.267  
      TDSP_CORE_INST/EXECUTE_INST/p6885A                          A ^ -> ZN v   INV_X1    0.383   21.430   7.650  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[1]                        -             SDFF_X2   0.000   21.430   7.650  
      -------------------------------------------------------------------------------------------------------------
Path 231: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/alu_cmd_reg[0]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/alu_cmd_reg[0]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q      (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.243
- Setup                         1.332
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.511
- Arrival Time                 21.272
= Slack Time                  -13.761
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      --------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Retime  Arrival  Required  
                                                                                     Delay   Time     Time  
      --------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^          -          -       5.334    -8.428  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^ -> Q ^   SDFFS_X2   0.639   5.973    -7.789  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  -             BUF_X16    0.000   5.973    -7.789  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  A ^ -> Z ^    BUF_X16    1.475   7.448    -6.313  
      TDSP_CORE_INST/EXECUTE_INST/p7242A                    -             INV_X4     0.029   7.477    -6.285  
      TDSP_CORE_INST/EXECUTE_INST/p7242A                    A ^ -> ZN v   INV_X4     1.338   8.815    -4.947  
      TDSP_CORE_INST/EXECUTE_INST/p7691A25892               -             NOR2_X2    0.001   8.815    -4.946  
      TDSP_CORE_INST/EXECUTE_INST/p7691A25892               A2 v -> ZN ^  NOR2_X2    1.305   10.120   -3.641  
      TDSP_CORE_INST/EXECUTE_INST/p7691A                    -             NAND2_X1   0.000   10.120   -3.641  
      TDSP_CORE_INST/EXECUTE_INST/p7691A                    A1 ^ -> ZN v  NAND2_X1   0.695   10.816   -2.946  
      TDSP_CORE_INST/EXECUTE_INST/p5896A                    -             NOR2_X2    0.000   10.816   -2.946  
      TDSP_CORE_INST/EXECUTE_INST/p5896A                    A2 v -> ZN ^  NOR2_X2    2.366   13.182   -0.580  
      TDSP_CORE_INST/EXECUTE_INST/p5964A                    -             INV_X2     0.001   13.182   -0.579  
      TDSP_CORE_INST/EXECUTE_INST/p5964A                    A ^ -> ZN v   INV_X2     0.721   13.904   0.142  
      TDSP_CORE_INST/EXECUTE_INST/p5060A                    -             OAI21_X1   0.000   13.904   0.142  
      TDSP_CORE_INST/EXECUTE_INST/p5060A                    B1 v -> ZN ^  OAI21_X1   1.270   15.174   1.413  
      TDSP_CORE_INST/EXECUTE_INST/p5046A                    -             OR4_X1     0.000   15.174   1.413  
      TDSP_CORE_INST/EXECUTE_INST/p5046A                    A4 ^ -> ZN ^  OR4_X1     0.819   15.993   2.232  
      TDSP_CORE_INST/EXECUTE_INST/p5048A                    -             AOI211_X2  0.000   15.993   2.232  
      TDSP_CORE_INST/EXECUTE_INST/p5048A                    B ^ -> ZN v   AOI211_X2  0.291   16.284   2.523  
      TDSP_CORE_INST/EXECUTE_INST/p4896A25827               -             OAI21_X1   0.000   16.284   2.523  
      TDSP_CORE_INST/EXECUTE_INST/p4896A25827               B1 v -> ZN ^  OAI21_X1   1.200   17.484   3.723  
      TDSP_CORE_INST/EXECUTE_INST/p5617A                    -             AND2_X2    0.000   17.484   3.723  
      TDSP_CORE_INST/EXECUTE_INST/p5617A                    A1 ^ -> ZN ^  AND2_X2    1.436   18.921   5.159  
      TDSP_CORE_INST/EXECUTE_INST/p5957A25826               -             INV_X2     0.001   18.922   5.160  
      TDSP_CORE_INST/EXECUTE_INST/p5957A25826               A ^ -> ZN v   INV_X2     0.707   19.628   5.867  
      TDSP_CORE_INST/EXECUTE_INST/p6345A                    -             AOI22_X1   0.000   19.628   5.867  
      TDSP_CORE_INST/EXECUTE_INST/p6345A                    B1 v -> ZN ^  AOI22_X1   1.157   20.785   7.024  
      TDSP_CORE_INST/EXECUTE_INST/p6267A                    -             INV_X1     0.000   20.786   7.024  
      TDSP_CORE_INST/EXECUTE_INST/p6267A                    A ^ -> ZN v   INV_X1     0.487   21.272   7.511  
      TDSP_CORE_INST/EXECUTE_INST/alu_cmd_reg[0]            -             SDFF_X2    0.000   21.272   7.511  
      --------------------------------------------------------------------------------------------------------
Path 232: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/sel_op_b_reg[2]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/sel_op_b_reg[2]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q       (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.249
- Setup                         0.766
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.084
- Arrival Time                 21.775
= Slack Time                  -13.691
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      --------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Retime  Arrival  Required  
                                                                                     Delay   Time     Time  
      --------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^          -          -       5.334    -8.357  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^ -> Q ^   SDFFS_X2   0.639   5.973    -7.718  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  -             BUF_X16    0.000   5.973    -7.718  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  A ^ -> Z ^    BUF_X16    1.475   7.448    -6.243  
      TDSP_CORE_INST/EXECUTE_INST/p7242A                    -             INV_X4     0.029   7.477    -6.214  
      TDSP_CORE_INST/EXECUTE_INST/p7242A                    A ^ -> ZN v   INV_X4     1.338   8.815    -4.876  
      TDSP_CORE_INST/EXECUTE_INST/p7691A25892               -             NOR2_X2    0.001   8.815    -4.875  
      TDSP_CORE_INST/EXECUTE_INST/p7691A25892               A2 v -> ZN ^  NOR2_X2    1.305   10.120   -3.571  
      TDSP_CORE_INST/EXECUTE_INST/p7691A                    -             NAND2_X1   0.000   10.120   -3.571  
      TDSP_CORE_INST/EXECUTE_INST/p7691A                    A1 ^ -> ZN v  NAND2_X1   0.695   10.816   -2.875  
      TDSP_CORE_INST/EXECUTE_INST/p5896A                    -             NOR2_X2    0.000   10.816   -2.875  
      TDSP_CORE_INST/EXECUTE_INST/p5896A                    A2 v -> ZN ^  NOR2_X2    2.366   13.182   -0.509  
      TDSP_CORE_INST/EXECUTE_INST/p5964A                    -             INV_X2     0.001   13.182   -0.509  
      TDSP_CORE_INST/EXECUTE_INST/p5964A                    A ^ -> ZN v   INV_X2     0.721   13.904   0.213  
      TDSP_CORE_INST/EXECUTE_INST/p5865A                    -             OAI211_X1  0.000   13.904   0.213  
      TDSP_CORE_INST/EXECUTE_INST/p5865A                    C1 v -> ZN ^  OAI211_X1  1.226   15.129   1.438  
      TDSP_CORE_INST/EXECUTE_INST/p5046A                    -             OR4_X1     0.000   15.129   1.438  
      TDSP_CORE_INST/EXECUTE_INST/p5046A                    A2 ^ -> ZN ^  OR4_X1     0.777   15.906   2.216  
      TDSP_CORE_INST/EXECUTE_INST/p5048A                    -             AOI211_X2  0.000   15.906   2.216  
      TDSP_CORE_INST/EXECUTE_INST/p5048A                    B ^ -> ZN v   AOI211_X2  0.291   16.198   2.507  
      TDSP_CORE_INST/EXECUTE_INST/p4896A25827               -             OAI21_X1   0.000   16.198   2.507  
      TDSP_CORE_INST/EXECUTE_INST/p4896A25827               B1 v -> ZN ^  OAI21_X1   1.200   17.398   3.707  
      TDSP_CORE_INST/EXECUTE_INST/p5617A                    -             AND2_X2    0.000   17.398   3.707  
      TDSP_CORE_INST/EXECUTE_INST/p5617A                    A1 ^ -> ZN ^  AND2_X2    1.436   18.834   5.143  
      TDSP_CORE_INST/EXECUTE_INST/p5957A25826               -             INV_X2     0.001   18.835   5.144  
      TDSP_CORE_INST/EXECUTE_INST/p5957A25826               A ^ -> ZN v   INV_X2     0.707   19.541   5.851  
      TDSP_CORE_INST/EXECUTE_INST/p5957A                    -             OAI21_X1   0.000   19.541   5.851  
      TDSP_CORE_INST/EXECUTE_INST/p5957A                    B1 v -> ZN ^  OAI21_X1   0.691   20.233   6.542  
      TDSP_CORE_INST/EXECUTE_INST/p5926A                    -             AOI21_X1   0.000   20.233   6.542  
      TDSP_CORE_INST/EXECUTE_INST/p5926A                    A ^ -> ZN v   AOI21_X1   0.298   20.531   6.840  
      TDSP_CORE_INST/EXECUTE_INST/p5799A                    -             OAI211_X1  0.000   20.531   6.840  
      TDSP_CORE_INST/EXECUTE_INST/p5799A                    A v -> ZN ^   OAI211_X1  1.244   21.774   8.084  
      TDSP_CORE_INST/EXECUTE_INST/sel_op_b_reg[2]           -             SDFF_X1    0.000   21.775   8.084  
      --------------------------------------------------------------------------------------------------------
Path 233: VIOLATED Setup Check with Pin ARB_INST/present_state_reg[0]/CK 
Endpoint:   ARB_INST/present_state_reg[0]/D        (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[0]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.341
- Setup                         1.852
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.089
- Arrival Time                 20.649
= Slack Time                  -13.560
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.313
     = Beginpoint Arrival Time       5.313
      ----------------------------------------------------------------------------------------------
      Instance                                    Arc           Cell       Retime  Arrival  Required  
                                                                           Delay   Time     Time  
      ----------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[0]        CK ^          -          -       5.313    -8.247  
      TDSP_CORE_INST/DECODE_INST/ir_reg[0]        CK ^ -> Q ^   SDFFR_X1   1.449   6.762    -6.798  
      TDSP_CORE_INST/DECODE_INST/FE_RC_1303_0     -             BUF_X8     0.000   6.762    -6.798  
      TDSP_CORE_INST/DECODE_INST/FE_RC_1303_0     A ^ -> Z ^    BUF_X8     1.527   8.289    -5.271  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp0393A  -             INV_X4     0.006   8.295    -5.265  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp0393A  A ^ -> ZN v   INV_X4     0.256   8.550    -5.009  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A   -             OAI22_X1   0.000   8.550    -5.009  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A   B2 v -> ZN ^  OAI22_X1   1.158   9.709    -3.851  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A   -             NAND2_X1   0.000   9.709    -3.851  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A   A2 ^ -> ZN v  NAND2_X1   0.562   10.271   -3.289  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A   -             NOR2_X4    0.000   10.271   -3.289  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A   A2 v -> ZN ^  NOR2_X4    0.705   10.976   -2.583  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A   -             NAND2_X4   0.000   10.976   -2.583  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A   A1 ^ -> ZN v  NAND2_X4   0.364   11.340   -2.220  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A   -             NOR2_X1    0.000   11.340   -2.220  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A   A2 v -> ZN ^  NOR2_X1    0.769   12.109   -1.451  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A   -             NAND2_X1   0.000   12.109   -1.451  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A   A1 ^ -> ZN v  NAND2_X1   0.467   12.575   -0.984  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A   -             NOR2_X1    0.000   12.575   -0.984  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A   A2 v -> ZN ^  NOR2_X1    0.715   13.291   -0.269  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6497A   -             NAND2_X1   0.000   13.291   -0.269  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6497A   A1 ^ -> ZN v  NAND2_X1   0.483   13.774   0.215  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6487A   -             XOR2_X2    0.000   13.774   0.215  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6487A   B v -> Z v    XOR2_X2    0.698   14.472   0.913  
      TDSP_DS_CS_INST/p6962A                      -             INV_X2     0.000   14.472   0.913  
      TDSP_DS_CS_INST/p6962A                      A v -> ZN ^   INV_X2     1.735   16.208   2.648  
      TDSP_DS_CS_INST/p7594A                      -             AND3_X4    0.002   16.209   2.650  
      TDSP_DS_CS_INST/p7594A                      A1 ^ -> ZN ^  AND3_X4    2.341   18.551   4.991  
      ARB_INST/ECO1inst_17                        -             NOR2_X1    0.004   18.555   4.995  
      ARB_INST/ECO1inst_17                        A1 ^ -> ZN v  NOR2_X1    0.688   19.243   5.683  
      ARB_INST/ECO1inst_11                        -             NAND2_X1   0.000   19.243   5.683  
      ARB_INST/ECO1inst_11                        A1 v -> ZN ^  NAND2_X1   0.709   19.952   6.392  
      ARB_INST/ECO1inst_6                         -             OAI211_X1  0.000   19.952   6.392  
      ARB_INST/ECO1inst_6                         A ^ -> ZN v   OAI211_X1  0.697   20.649   7.089  
      ARB_INST/present_state_reg[0]               -             DFFS_X1    0.000   20.649   7.089  
      ----------------------------------------------------------------------------------------------
Path 234: VIOLATED Setup Check with Pin RAM_128x16_TEST_INST/RAM_128x16_INST/CLK 
Endpoint:   RAM_128x16_TEST_INST/RAM_128x16_INST/D[0] (^) checked with  leading edge of 'm_ram_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q    (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_ram_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          3.414
- Setup                        -0.459
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.472
- Arrival Time                 20.635
= Slack Time                  -13.163
= Slack Time(original)        -12.283
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      ----------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell         Retime  Arrival  Required  
                                                                                       Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^          -            -       5.334    -7.829  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^ -> Q v   SDFFS_X2     0.687   6.020    -7.143  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  -             BUF_X16      0.000   6.020    -7.142  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  A v -> Z v    BUF_X16      0.527   6.548    -6.615  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A             -             NOR3_X1      0.030   6.578    -6.585  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A             A3 v -> ZN ^  NOR3_X1      0.899   7.477    -5.686  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A             -             NAND2_X1     0.000   7.477    -5.686  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A             A2 ^ -> ZN v  NAND2_X1     0.359   7.836    -5.327  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A             -             NOR4_X2      0.000   7.836    -5.327  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A             A4 v -> ZN ^  NOR4_X2      1.758   9.594    -3.569  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133         -             NAND2_X4     0.000   9.594    -3.569  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133         A1 ^ -> ZN v  NAND2_X4     0.527   10.121   -3.042  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D             -             NOR2_X4      0.000   10.121   -3.042  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D             A2 v -> ZN ^  NOR2_X4      3.042   13.163   -0.000  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6115         -             AOI222_X1    0.001   13.163   0.001  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6115         B1 ^ -> ZN v  AOI222_X1    1.575   14.738   1.575  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6085         -             NAND3_X4     0.000   14.738   1.575  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6085         A2 v -> ZN ^  NAND3_X4     1.098   15.836   2.674  
      FE_OFCC539_tdsp_data_out_0_                           -             BUF_X16      0.000   15.836   2.674  
      FE_OFCC539_tdsp_data_out_0_                           A ^ -> Z ^    BUF_X16      1.146   16.982   3.819  
      FE_OFC19_tdsp_data_out_0_                             -             BUF_X16      0.013   16.995   3.832  
      FE_OFC19_tdsp_data_out_0_                             A ^ -> Z ^    BUF_X16      0.970   17.965   4.802  
      RAM_128x16_TEST_INST/RAM_128x16_INST                  -             ram_256x16A  2.671   20.635   7.472  
      ----------------------------------------------------------------------------------------------------------
Path 235: VIOLATED Setup Check with Pin RAM_128x16_TEST_INST/RAM_128x16_INST/CLK 
Endpoint:   RAM_128x16_TEST_INST/RAM_128x16_INST/D[4] (^) checked with  leading edge of 'm_ram_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_ram_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          3.414
- Setup                        -0.452
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.466
- Arrival Time                 20.600
= Slack Time                  -13.134
= Slack Time(original)        -12.627
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      ----------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell         Retime  Arrival  Required  
                                                                                       Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^          -            -       5.334    -7.801  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^ -> Q v   SDFFS_X2     0.651   5.984    -7.150  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  -             BUF_X16      0.000   5.984    -7.150  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  A v -> Z v    BUF_X16      0.521   6.505    -6.629  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A             -             NOR3_X1      0.033   6.538    -6.596  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A             A2 v -> ZN ^  NOR3_X1      0.913   7.451    -5.683  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A             -             NAND2_X1     0.000   7.451    -5.683  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A             A2 ^ -> ZN v  NAND2_X1     0.361   7.811    -5.323  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A             -             NOR4_X2      0.000   7.811    -5.323  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A             A4 v -> ZN ^  NOR4_X2      1.760   9.571    -3.563  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133         -             NAND2_X4     0.000   9.571    -3.563  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133         A1 ^ -> ZN v  NAND2_X4     0.527   10.098   -3.036  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D             -             NOR2_X4      0.000   10.098   -3.036  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D             A2 v -> ZN ^  NOR2_X4      3.042   13.140   0.006  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6109         -             AOI222_X1    0.002   13.143   0.009  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6109         B1 ^ -> ZN v  AOI222_X1    1.883   15.025   1.891  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6080         -             NAND3_X4     0.000   15.026   1.891  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6080         A2 v -> ZN ^  NAND3_X4     1.170   16.196   3.062  
      FE_SIG_C581_tdsp_data_out_4_                          -             BUF_X16      0.000   16.196   3.062  
      FE_SIG_C581_tdsp_data_out_4_                          A ^ -> Z ^    BUF_X16      0.563   16.759   3.625  
      FE_OFC41_tdsp_data_out_4_                             -             BUF_X4       0.001   16.759   3.625  
      FE_OFC41_tdsp_data_out_4_                             A ^ -> Z ^    BUF_X4       0.262   17.022   3.887  
      FE_OFCC470_FE_OFN41_tdsp_data_out_4_                  -             BUF_X32      0.000   17.022   3.887  
      FE_OFCC470_FE_OFN41_tdsp_data_out_4_                  A ^ -> Z ^    BUF_X32      0.731   17.752   4.618  
      RAM_128x16_TEST_INST/FE_OFC42_tdsp_data_out_4_        -             BUF_X4       0.009   17.761   4.627  
      RAM_128x16_TEST_INST/FE_OFC42_tdsp_data_out_4_        A ^ -> Z ^    BUF_X4       0.788   18.549   5.415  
      RAM_128x16_TEST_INST/RAM_128x16_INST                  -             ram_256x16A  2.052   20.600   7.466  
      ----------------------------------------------------------------------------------------------------------
Path 236: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[0]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[0]/D         (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.330
- Setup                         1.282
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.648
- Arrival Time                 20.710
= Slack Time                  -13.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      -----------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell      Retime  Arrival  Required  
                                                                                  Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -         -       5.286    -7.775  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1  1.427   6.713    -6.348  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4    0.000   6.713    -6.348  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4    1.542   8.255    -4.807  
      TDSP_CORE_INST/EXECUTE_INST/p10383A                 -             NAND2_X1  0.003   8.258    -4.804  
      TDSP_CORE_INST/EXECUTE_INST/p10383A                 A2 ^ -> ZN v  NAND2_X1  1.236   9.494    -3.568  
      TDSP_CORE_INST/EXECUTE_INST/p10368A                 -             NOR2_X2   0.000   9.494    -3.568  
      TDSP_CORE_INST/EXECUTE_INST/p10368A                 A1 v -> ZN ^  NOR2_X2   3.450   12.944   -0.118  
      TDSP_CORE_INST/EXECUTE_INST/p8840A                  -             NAND3_X1  0.001   12.945   -0.117  
      TDSP_CORE_INST/EXECUTE_INST/p8840A                  A1 ^ -> ZN v  NAND3_X1  0.966   13.911   0.849  
      TDSP_CORE_INST/EXECUTE_INST/p8630A                  -             OAI21_X2  0.000   13.911   0.849  
      TDSP_CORE_INST/EXECUTE_INST/p8630A                  A v -> ZN ^   OAI21_X2  2.835   16.746   3.684  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFC7_n_665           -             BUF_X16   0.003   16.749   3.687  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFC7_n_665           A ^ -> Z ^    BUF_X16   1.535   18.284   5.222  
      TDSP_CORE_INST/EXECUTE_INST/p8591A                  -             INV_X8    0.009   18.293   5.231  
      TDSP_CORE_INST/EXECUTE_INST/p8591A                  A ^ -> ZN v   INV_X8    1.147   19.439   6.378  
      TDSP_CORE_INST/EXECUTE_INST/p8576A                  -             AOI22_X1  0.005   19.445   6.383  
      TDSP_CORE_INST/EXECUTE_INST/p8576A                  A1 v -> ZN ^  AOI22_X1  0.880   20.325   7.263  
      TDSP_CORE_INST/EXECUTE_INST/p8540A                  -             INV_X1    0.000   20.325   7.263  
      TDSP_CORE_INST/EXECUTE_INST/p8540A                  A ^ -> ZN v   INV_X1    0.385   20.710   7.648  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[0]                -             SDFF_X2   0.000   20.710   7.648  
      -----------------------------------------------------------------------------------------------------
Path 237: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/alu_cmd_reg[1]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/alu_cmd_reg[1]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q      (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.249
- Setup                         0.594
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.256
- Arrival Time                 21.248
= Slack Time                  -12.993
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      --------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Retime  Arrival  Required  
                                                                                     Delay   Time     Time  
      --------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^          -          -       5.334    -7.659  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^ -> Q ^   SDFFS_X2   0.639   5.973    -7.020  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  -             BUF_X16    0.000   5.973    -7.020  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  A ^ -> Z ^    BUF_X16    1.475   7.448    -5.545  
      TDSP_CORE_INST/EXECUTE_INST/p7242A                    -             INV_X4     0.029   7.477    -5.516  
      TDSP_CORE_INST/EXECUTE_INST/p7242A                    A ^ -> ZN v   INV_X4     1.338   8.815    -4.178  
      TDSP_CORE_INST/EXECUTE_INST/p7691A25892               -             NOR2_X2    0.001   8.815    -4.177  
      TDSP_CORE_INST/EXECUTE_INST/p7691A25892               A2 v -> ZN ^  NOR2_X2    1.305   10.120   -2.872  
      TDSP_CORE_INST/EXECUTE_INST/p7691A                    -             NAND2_X1   0.000   10.120   -2.872  
      TDSP_CORE_INST/EXECUTE_INST/p7691A                    A1 ^ -> ZN v  NAND2_X1   0.695   10.816   -2.177  
      TDSP_CORE_INST/EXECUTE_INST/p5896A                    -             NOR2_X2    0.000   10.816   -2.177  
      TDSP_CORE_INST/EXECUTE_INST/p5896A                    A2 v -> ZN ^  NOR2_X2    2.366   13.182   0.189  
      TDSP_CORE_INST/EXECUTE_INST/p5964A                    -             INV_X2     0.001   13.182   0.190  
      TDSP_CORE_INST/EXECUTE_INST/p5964A                    A ^ -> ZN v   INV_X2     0.721   13.904   0.911  
      TDSP_CORE_INST/EXECUTE_INST/p5060A                    -             OAI21_X1   0.000   13.904   0.911  
      TDSP_CORE_INST/EXECUTE_INST/p5060A                    B1 v -> ZN ^  OAI21_X1   1.270   15.174   2.181  
      TDSP_CORE_INST/EXECUTE_INST/p5046A                    -             OR4_X1     0.000   15.174   2.181  
      TDSP_CORE_INST/EXECUTE_INST/p5046A                    A4 ^ -> ZN ^  OR4_X1     0.819   15.993   3.000  
      TDSP_CORE_INST/EXECUTE_INST/p5048A                    -             AOI211_X2  0.000   15.993   3.001  
      TDSP_CORE_INST/EXECUTE_INST/p5048A                    B ^ -> ZN v   AOI211_X2  0.291   16.284   3.292  
      TDSP_CORE_INST/EXECUTE_INST/p4896A25827               -             OAI21_X1   0.000   16.284   3.292  
      TDSP_CORE_INST/EXECUTE_INST/p4896A25827               B1 v -> ZN ^  OAI21_X1   1.200   17.484   4.492  
      TDSP_CORE_INST/EXECUTE_INST/p5617A                    -             AND2_X2    0.000   17.484   4.492  
      TDSP_CORE_INST/EXECUTE_INST/p5617A                    A1 ^ -> ZN ^  AND2_X2    1.436   18.921   5.928  
      TDSP_CORE_INST/EXECUTE_INST/p5618A                    -             AND2_X1    0.001   18.922   5.929  
      TDSP_CORE_INST/EXECUTE_INST/p5618A                    A1 ^ -> ZN ^  AND2_X1    1.161   20.083   7.090  
      TDSP_CORE_INST/EXECUTE_INST/p6062A                    -             AOI21_X1   0.000   20.083   7.090  
      TDSP_CORE_INST/EXECUTE_INST/p6062A                    A ^ -> ZN v   AOI21_X1   0.425   20.507   7.515  
      TDSP_CORE_INST/EXECUTE_INST/p6112A                    -             NAND3_X1   0.000   20.507   7.515  
      TDSP_CORE_INST/EXECUTE_INST/p6112A                    A1 v -> ZN ^  NAND3_X1   0.741   21.248   8.255  
      TDSP_CORE_INST/EXECUTE_INST/alu_cmd_reg[1]            -             SDFF_X1    0.000   21.248   8.256  
      --------------------------------------------------------------------------------------------------------
Path 238: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/alu_cmd_reg[2]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/alu_cmd_reg[2]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q      (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.243
- Setup                         1.350
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.493
- Arrival Time                 20.438
= Slack Time                  -12.945
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      --------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Retime  Arrival  Required  
                                                                                     Delay   Time     Time  
      --------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^          -          -       5.334    -7.611  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^ -> Q ^   SDFFS_X2   0.639   5.973    -6.972  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  -             BUF_X16    0.000   5.973    -6.972  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  A ^ -> Z ^    BUF_X16    1.475   7.448    -5.497  
      TDSP_CORE_INST/EXECUTE_INST/p7242A                    -             INV_X4     0.029   7.477    -5.468  
      TDSP_CORE_INST/EXECUTE_INST/p7242A                    A ^ -> ZN v   INV_X4     1.338   8.815    -4.130  
      TDSP_CORE_INST/EXECUTE_INST/p7691A25892               -             NOR2_X2    0.001   8.815    -4.130  
      TDSP_CORE_INST/EXECUTE_INST/p7691A25892               A2 v -> ZN ^  NOR2_X2    1.305   10.120   -2.825  
      TDSP_CORE_INST/EXECUTE_INST/p7691A                    -             NAND2_X1   0.000   10.120   -2.825  
      TDSP_CORE_INST/EXECUTE_INST/p7691A                    A1 ^ -> ZN v  NAND2_X1   0.695   10.816   -2.129  
      TDSP_CORE_INST/EXECUTE_INST/p5896A                    -             NOR2_X2    0.000   10.816   -2.129  
      TDSP_CORE_INST/EXECUTE_INST/p5896A                    A2 v -> ZN ^  NOR2_X2    2.366   13.182   0.237  
      TDSP_CORE_INST/EXECUTE_INST/p5904A                    -             NAND3_X1   0.001   13.182   0.237  
      TDSP_CORE_INST/EXECUTE_INST/p5904A                    A1 ^ -> ZN v  NAND3_X1   0.797   13.979   1.034  
      TDSP_CORE_INST/EXECUTE_INST/p5865A                    -             OAI211_X1  0.000   13.979   1.034  
      TDSP_CORE_INST/EXECUTE_INST/p5865A                    A v -> ZN ^   OAI211_X1  1.165   15.145   2.200  
      TDSP_CORE_INST/EXECUTE_INST/p5046A                    -             OR4_X1     0.000   15.145   2.200  
      TDSP_CORE_INST/EXECUTE_INST/p5046A                    A2 ^ -> ZN ^  OR4_X1     0.777   15.922   2.977  
      TDSP_CORE_INST/EXECUTE_INST/p5048A                    -             AOI211_X2  0.000   15.922   2.977  
      TDSP_CORE_INST/EXECUTE_INST/p5048A                    B ^ -> ZN v   AOI211_X2  0.291   16.213   3.268  
      TDSP_CORE_INST/EXECUTE_INST/p4896A25827               -             OAI21_X1   0.000   16.213   3.268  
      TDSP_CORE_INST/EXECUTE_INST/p4896A25827               B1 v -> ZN ^  OAI21_X1   1.200   17.413   4.468  
      TDSP_CORE_INST/EXECUTE_INST/p5617A                    -             AND2_X2    0.000   17.413   4.468  
      TDSP_CORE_INST/EXECUTE_INST/p5617A                    A1 ^ -> ZN ^  AND2_X2    1.436   18.849   5.904  
      TDSP_CORE_INST/EXECUTE_INST/p5957A25826               -             INV_X2     0.001   18.850   5.905  
      TDSP_CORE_INST/EXECUTE_INST/p5957A25826               A ^ -> ZN v   INV_X2     0.707   19.557   6.612  
      TDSP_CORE_INST/EXECUTE_INST/p7100A                    -             NAND2_X1   0.000   19.557   6.612  
      TDSP_CORE_INST/EXECUTE_INST/p7100A                    A1 v -> ZN ^  NAND2_X1   0.470   20.027   7.082  
      TDSP_CORE_INST/EXECUTE_INST/p6020A                    -             NAND4_X1   0.000   20.027   7.082  
      TDSP_CORE_INST/EXECUTE_INST/p6020A                    A4 ^ -> ZN v  NAND4_X1   0.411   20.438   7.493  
      TDSP_CORE_INST/EXECUTE_INST/alu_cmd_reg[2]            -             SDFF_X2    0.000   20.438   7.493  
      --------------------------------------------------------------------------------------------------------
Path 239: VIOLATED Setup Check with Pin RAM_256x16_TEST_INST/RAM_256x16_INST/CLK 
Endpoint:   RAM_256x16_TEST_INST/RAM_256x16_INST/D[10] (^) checked with  leading edge of 'm_dsram_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q    (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_dsram_clk}
Retime Analysis { GBA }
Other End Arrival Time          2.792
- Setup                        -0.471
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 6.862
- Arrival Time                 19.736
= Slack Time                  -12.874
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      ---------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell         Retime  Arrival  Required  
                                                                                Delay   Time     Time  
      ---------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -            -       5.361    -7.513  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2     0.673   6.034    -6.839  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8       0.000   6.034    -6.839  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8       1.260   7.295    -5.579  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1     0.006   7.301    -5.573  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1     0.408   7.709    -5.165  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2      0.000   7.709    -5.165  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2      1.874   9.583    -3.291  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4     0.000   9.583    -3.291  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4     0.528   10.111   -2.763  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4      0.000   10.111   -2.763  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4      3.264   13.375   0.502  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6117  -             AOI222_X1    0.007   13.383   0.509  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6117  B1 ^ -> ZN v  AOI222_X1    1.476   14.859   1.985  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6087  -             NAND3_X2     0.000   14.859   1.985  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6087  A2 v -> ZN ^  NAND3_X2     2.661   17.520   4.646  
      DATA_SAMPLE_MUX_INST/p9671A                    -             AOI22_X2     0.000   17.520   4.646  
      DATA_SAMPLE_MUX_INST/p9671A                    B1 ^ -> ZN v  AOI22_X2     0.641   18.161   5.287  
      DATA_SAMPLE_MUX_INST/FE_SIG_C597_n_45          -             BUF_X16      0.000   18.161   5.287  
      DATA_SAMPLE_MUX_INST/FE_SIG_C597_n_45          A v -> Z v    BUF_X16      0.856   19.017   6.143  
      DATA_SAMPLE_MUX_INST/Fp9491A                   -             INV_X8       0.002   19.018   6.145  
      DATA_SAMPLE_MUX_INST/Fp9491A                   A v -> ZN ^   INV_X8       0.150   19.169   6.295  
      FE_OFCC541_ds_datain_10_                       -             BUF_X16      0.000   19.169   6.295  
      FE_OFCC541_ds_datain_10_                       A ^ -> Z ^    BUF_X16      0.422   19.591   6.717  
      RAM_256x16_TEST_INST/RAM_256x16_INST           -             ram_256x16A  0.145   19.736   6.862  
      ---------------------------------------------------------------------------------------------------
Path 240: VIOLATED Setup Check with Pin RAM_256x16_TEST_INST/RAM_256x16_INST/CLK 
Endpoint:   RAM_256x16_TEST_INST/RAM_256x16_INST/D[4] (^) checked with  leading edge of 'm_dsram_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_dsram_clk}
Retime Analysis { GBA }
Other End Arrival Time          2.792
- Setup                        -0.472
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 6.863
- Arrival Time                 19.728
= Slack Time                  -12.864
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      ----------------------------------------------------------------------------------------------------
      Instance                                        Arc           Cell         Retime  Arrival  Required  
                                                                                 Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]           CK ^          -            -       5.361    -7.503  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]           CK ^ -> Q ^   SDFFS_X2     0.673   6.034    -6.830  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_     -             BUF_X8       0.000   6.034    -6.830  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_     A ^ -> Z ^    BUF_X8       1.260   7.295    -5.569  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A       -             NAND2_X1     0.006   7.301    -5.564  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A       A1 ^ -> ZN v  NAND2_X1     0.408   7.709    -5.155  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A       -             NOR4_X2      0.000   7.709    -5.155  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A       A4 v -> ZN ^  NOR4_X2      1.874   9.583    -3.281  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133   -             NAND2_X4     0.000   9.583    -3.281  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133   A1 ^ -> ZN v  NAND2_X4     0.528   10.111   -2.753  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D       -             NOR2_X4      0.000   10.111   -2.753  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D       A2 v -> ZN ^  NOR2_X4      3.264   13.375   0.511  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6109   -             AOI222_X1    0.003   13.379   0.515  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6109   B1 ^ -> ZN v  AOI222_X1    1.884   15.263   2.399  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6080   -             NAND3_X4     0.000   15.264   2.399  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6080   A2 v -> ZN ^  NAND3_X4     1.171   16.434   3.570  
      FE_SIG_C581_tdsp_data_out_4_                    -             BUF_X16      0.000   16.434   3.570  
      FE_SIG_C581_tdsp_data_out_4_                    A ^ -> Z ^    BUF_X16      0.578   17.012   4.148  
      DATA_SAMPLE_MUX_INST/p9662A489                  -             AOI22_X1     0.001   17.013   4.148  
      DATA_SAMPLE_MUX_INST/p9662A489                  B1 ^ -> ZN v  AOI22_X1     0.263   17.275   4.411  
      DATA_SAMPLE_MUX_INST/FE_OFC40_n_33              -             BUF_X16      0.000   17.275   4.411  
      DATA_SAMPLE_MUX_INST/FE_OFC40_n_33              A v -> Z v    BUF_X16      0.847   18.122   5.258  
      DATA_SAMPLE_MUX_INST/FE_SIG_C659_FE_OFN40_n_33  -             BUF_X32      0.001   18.123   5.259  
      DATA_SAMPLE_MUX_INST/FE_SIG_C659_FE_OFN40_n_33  A v -> Z v    BUF_X32      0.482   18.605   5.741  
      DATA_SAMPLE_MUX_INST/Fp9562A488                 -             INV_X1       0.006   18.612   5.747  
      DATA_SAMPLE_MUX_INST/Fp9562A488                 A v -> ZN ^   INV_X1       0.417   19.029   6.164  
      FE_OFC39_ds_datain_4_                           -             BUF_X4       0.000   19.029   6.165  
      FE_OFC39_ds_datain_4_                           A ^ -> Z ^    BUF_X4       0.511   19.540   6.676  
      RAM_256x16_TEST_INST/RAM_256x16_INST            -             ram_256x16A  0.188   19.728   6.863  
      ----------------------------------------------------------------------------------------------------
Path 241: VIOLATED Setup Check with Pin RAM_256x16_TEST_INST/RAM_256x16_INST/CLK 
Endpoint:   RAM_256x16_TEST_INST/RAM_256x16_INST/D[8] (^) checked with  leading edge of 'm_dsram_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_dsram_clk}
Retime Analysis { GBA }
Other End Arrival Time          2.792
- Setup                        -0.472
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 6.863
- Arrival Time                 19.557
= Slack Time                  -12.694
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      ------------------------------------------------------------------------------------------------------
      Instance                                          Arc           Cell         Retime  Arrival  Required  
                                                                                   Delay   Time     Time  
      ------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]             CK ^          -            -       5.361    -7.333  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]             CK ^ -> Q ^   SDFFS_X2     0.673   6.034    -6.659  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_       -             BUF_X8       0.000   6.034    -6.659  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_       A ^ -> Z ^    BUF_X8       1.260   7.295    -5.399  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A         -             NAND2_X1     0.006   7.301    -5.393  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A         A1 ^ -> ZN v  NAND2_X1     0.408   7.709    -4.985  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A         -             NOR4_X2      0.000   7.709    -4.985  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A         A4 v -> ZN ^  NOR4_X2      1.874   9.583    -3.110  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133     -             NAND2_X4     0.000   9.583    -3.110  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133     A1 ^ -> ZN v  NAND2_X4     0.528   10.111   -2.583  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D         -             NOR2_X4      0.000   10.111   -2.583  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D         A2 v -> ZN ^  NOR2_X4      3.264   13.375   0.682  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6103     -             AOI222_X1    0.007   13.383   0.689  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6103     B1 ^ -> ZN v  AOI222_X1    1.574   14.957   2.264  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6075     -             NAND3_X4     0.000   14.957   2.264  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6075     A2 v -> ZN ^  NAND3_X4     1.959   16.917   4.223  
      DATA_SAMPLE_MUX_INST/p9671A482                    -             AOI22_X2     0.002   16.919   4.225  
      DATA_SAMPLE_MUX_INST/p9671A482                    B1 ^ -> ZN v  AOI22_X2     0.819   17.738   5.044  
      DATA_SAMPLE_MUX_INST/FE_OFCC538_n_41              -             BUF_X4       0.000   17.738   5.044  
      DATA_SAMPLE_MUX_INST/FE_OFCC538_n_41              A v -> Z v    BUF_X4       0.652   18.390   5.697  
      DATA_SAMPLE_MUX_INST/FE_SIG_C596_FE_OFCN538_n_41  -             BUF_X16      0.000   18.390   5.697  
      DATA_SAMPLE_MUX_INST/FE_SIG_C596_FE_OFCN538_n_41  A v -> Z v    BUF_X16      0.292   18.682   5.989  
      DATA_SAMPLE_MUX_INST/FE_OFC23_n_41                -             BUF_X4       0.002   18.684   5.990  
      DATA_SAMPLE_MUX_INST/FE_OFC23_n_41                A v -> Z v    BUF_X4       0.254   18.937   6.244  
      DATA_SAMPLE_MUX_INST/Fp9491A481                   -             INV_X4       0.001   18.938   6.244  
      DATA_SAMPLE_MUX_INST/Fp9491A481                   A v -> ZN ^   INV_X4       0.429   19.367   6.673  
      RAM_256x16_TEST_INST/RAM_256x16_INST              -             ram_256x16A  0.190   19.557   6.863  
      ------------------------------------------------------------------------------------------------------
Path 242: VIOLATED Setup Check with Pin RAM_256x16_TEST_INST/RAM_256x16_INST/CLK 
Endpoint:   RAM_256x16_TEST_INST/RAM_256x16_INST/D[14] (^) checked with  leading edge of 'm_dsram_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q    (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_dsram_clk}
Retime Analysis { GBA }
Other End Arrival Time          2.792
- Setup                        -0.460
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 6.852
- Arrival Time                 19.373
= Slack Time                  -12.521
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      ---------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell         Retime  Arrival  Required  
                                                                                Delay   Time     Time  
      ---------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -            -       5.361    -7.160  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2     0.673   6.034    -6.487  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8       0.000   6.034    -6.487  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8       1.260   7.295    -5.226  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1     0.006   7.301    -5.221  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1     0.408   7.709    -4.812  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2      0.000   7.709    -4.812  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2      1.874   9.583    -2.938  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4     0.000   9.583    -2.938  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4     0.528   10.111   -2.410  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4      0.000   10.111   -2.410  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4      3.264   13.375   0.854  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6107  -             AOI222_X1    0.006   13.382   0.861  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6107  B1 ^ -> ZN v  AOI222_X1    1.584   14.965   2.444  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6073  -             NAND3_X4     0.000   14.965   2.444  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6073  A2 v -> ZN ^  NAND3_X4     2.734   17.700   5.179  
      DATA_SAMPLE_MUX_INST/p9701A500                 -             NAND2_X1     0.009   17.709   5.188  
      DATA_SAMPLE_MUX_INST/p9701A500                 A1 ^ -> ZN v  NAND2_X1     0.517   18.226   5.704  
      DATA_SAMPLE_MUX_INST/p9672A477                 -             NAND2_X4     0.000   18.226   5.704  
      DATA_SAMPLE_MUX_INST/p9672A477                 A1 v -> ZN ^  NAND2_X4     0.475   18.700   6.179  
      FE_OFCC532_ds_datain_14_                       -             BUF_X16      0.000   18.700   6.179  
      FE_OFCC532_ds_datain_14_                       A ^ -> Z ^    BUF_X16      0.561   19.261   6.740  
      RAM_256x16_TEST_INST/RAM_256x16_INST           -             ram_256x16A  0.112   19.373   6.852  
      ---------------------------------------------------------------------------------------------------
Path 243: VIOLATED Setup Check with Pin ARB_INST/ECO1reg_present_state_reg[2]/CK 
Endpoint:   ARB_INST/ECO1reg_present_state_reg[2]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.242
- Setup                         1.142
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.701
- Arrival Time                 20.085
= Slack Time                  -12.384
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      --------------------------------------------------------------------------------------------
      Instance                                   Arc           Cell      Retime  Arrival  Required  
                                                                         Delay   Time     Time  
      --------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg        CK ^          -         -       5.218    -7.167  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg        CK ^ -> Q ^   SDFFR_X2  1.914   7.132    -5.252  
      TDSP_CORE_INST/FE_OFC180_arp               -             BUF_X32   0.000   7.132    -5.252  
      TDSP_CORE_INST/FE_OFC180_arp               A ^ -> Z ^    BUF_X32   0.915   8.046    -4.338  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A  -             AOI22_X4  0.003   8.050    -4.335  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A  B2 ^ -> ZN v  AOI22_X4  0.711   8.760    -3.624  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A  -             OAI22_X1  0.000   8.760    -3.624  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A  A1 v -> ZN ^  OAI22_X1  0.603   9.363    -3.021  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A  -             NAND2_X1  0.000   9.363    -3.021  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A  A2 ^ -> ZN v  NAND2_X1  0.562   9.926    -2.459  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A  -             NOR2_X4   0.000   9.926    -2.459  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A  A2 v -> ZN ^  NOR2_X4   0.705   10.631   -1.753  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A  -             NAND2_X4  0.000   10.631   -1.753  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A  A1 ^ -> ZN v  NAND2_X4  0.364   10.994   -1.390  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A  -             NOR2_X1   0.000   10.994   -1.390  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A  A2 v -> ZN ^  NOR2_X1   0.769   11.763   -0.621  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A  -             NAND2_X1  0.000   11.763   -0.621  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A  A1 ^ -> ZN v  NAND2_X1  0.467   12.230   -0.154  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A  -             NOR2_X1   0.000   12.230   -0.154  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A  A2 v -> ZN ^  NOR2_X1   0.715   12.945   0.561  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6497A  -             NAND2_X1  0.000   12.945   0.561  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6497A  A1 ^ -> ZN v  NAND2_X1  0.483   13.429   1.045  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6487A  -             XOR2_X2   0.000   13.429   1.045  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6487A  B v -> Z v    XOR2_X2   0.698   14.127   1.743  
      TDSP_DS_CS_INST/p6962A                     -             INV_X2    0.000   14.127   1.743  
      TDSP_DS_CS_INST/p6962A                     A v -> ZN ^   INV_X2    1.735   15.862   3.478  
      TDSP_DS_CS_INST/p7594A                     -             AND3_X4   0.002   15.864   3.480  
      TDSP_DS_CS_INST/p7594A                     A1 ^ -> ZN ^  AND3_X4   2.341   18.205   5.821  
      ARB_INST/ECO1inst_17                       -             NOR2_X1   0.004   18.209   5.825  
      ARB_INST/ECO1inst_17                       A1 ^ -> ZN v  NOR2_X1   0.688   18.897   6.513  
      ARB_INST/ECO1inst_11                       -             NAND2_X1  0.000   18.897   6.513  
      ARB_INST/ECO1inst_11                       A1 v -> ZN ^  NAND2_X1  0.709   19.606   7.222  
      ARB_INST/ECO1inst_8                        -             NOR2_X1   0.000   19.606   7.222  
      ARB_INST/ECO1inst_8                        A2 ^ -> ZN v  NOR2_X1   0.478   20.085   7.701  
      ARB_INST/ECO1reg_present_state_reg[2]      -             SDFFR_X2  0.000   20.085   7.701  
      --------------------------------------------------------------------------------------------
Path 244: VIOLATED Setup Check with Pin RAM_256x16_TEST_INST/RAM_256x16_INST/CLK 
Endpoint:   RAM_256x16_TEST_INST/RAM_256x16_INST/D[15] (^) checked with  leading edge of 'm_dsram_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q    (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_dsram_clk}
Retime Analysis { GBA }
Other End Arrival Time          2.792
- Setup                        -0.470
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 6.861
- Arrival Time                 19.145
= Slack Time                  -12.284
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      ---------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell         Retime  Arrival  Required  
                                                                                Delay   Time     Time  
      ---------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -            -       5.361    -6.923  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2     0.673   6.034    -6.249  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8       0.000   6.034    -6.249  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8       1.260   7.295    -4.989  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1     0.006   7.301    -4.983  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1     0.408   7.709    -4.575  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2      0.000   7.709    -4.575  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2      1.874   9.583    -2.701  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4     0.000   9.583    -2.701  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4     0.528   10.111   -2.173  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4      0.000   10.111   -2.173  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4      3.264   13.375   1.092  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6104  -             AOI222_X4    0.006   13.381   1.098  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6104  B1 ^ -> ZN v  AOI222_X4    1.713   15.094   2.811  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A      -             NAND3_X4     0.000   15.094   2.811  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A      A2 v -> ZN ^  NAND3_X4     1.681   16.775   4.491  
      DATA_SAMPLE_MUX_INST/p9701A                    -             NAND2_X1     0.006   16.782   4.498  
      DATA_SAMPLE_MUX_INST/p9701A                    A1 ^ -> ZN v  NAND2_X1     0.485   17.267   4.983  
      DATA_SAMPLE_MUX_INST/p9672A                    -             NAND2_X1     0.000   17.267   4.983  
      DATA_SAMPLE_MUX_INST/p9672A                    A1 v -> ZN ^  NAND2_X1     0.611   17.878   5.594  
      FE_OFCC430_ds_datain_15_                       -             BUF_X8       0.000   17.878   5.594  
      FE_OFCC430_ds_datain_15_                       A ^ -> Z ^    BUF_X8       1.011   18.890   6.606  
      RAM_256x16_TEST_INST/RAM_256x16_INST           -             ram_256x16A  0.256   19.145   6.861  
      ---------------------------------------------------------------------------------------------------
Path 245: VIOLATED Setup Check with Pin RAM_256x16_TEST_INST/RAM_256x16_INST/CLK 
Endpoint:   RAM_256x16_TEST_INST/RAM_256x16_INST/D[6] (^) checked with  leading edge of 'm_dsram_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_dsram_clk}
Retime Analysis { GBA }
Other End Arrival Time          2.792
- Setup                        -0.473
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 6.865
- Arrival Time                 19.135
= Slack Time                  -12.270
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      ------------------------------------------------------------------------------------------------------------------
      Instance                                                      Arc           Cell         Retime  Arrival  Required  
                                                                                               Delay   Time     Time  
      ------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^          -            -       5.361    -6.909  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^ -> Q ^   SDFFS_X2     0.673   6.034    -6.236  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   -             BUF_X8       0.000   6.034    -6.236  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   A ^ -> Z ^    BUF_X8       1.260   7.295    -4.976  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     -             NAND2_X1     0.006   7.301    -4.970  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     A1 ^ -> ZN v  NAND2_X1     0.408   7.709    -4.562  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     -             NOR4_X2      0.000   7.709    -4.562  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     A4 v -> ZN ^  NOR4_X2      1.874   9.583    -2.687  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 -             NAND2_X4     0.000   9.583    -2.687  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 A1 ^ -> ZN v  NAND2_X4     0.528   10.111   -2.159  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     -             NOR2_X4      0.000   10.111   -2.159  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     A2 v -> ZN ^  NOR2_X4      3.264   13.375   1.105  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6106                 -             AOI222_X1    0.005   13.381   1.110  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6106                 B1 ^ -> ZN v  AOI222_X1    1.361   14.742   2.471  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6078                 -             NAND3_X1     0.000   14.742   2.471  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6078                 A2 v -> ZN ^  NAND3_X1     1.158   15.900   3.630  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC34_tdsp_data_out_6_  -             BUF_X32      0.000   15.900   3.630  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC34_tdsp_data_out_6_  A ^ -> Z ^    BUF_X32      0.744   16.644   4.373  
      DATA_SAMPLE_MUX_INST/p9662A485                                -             AOI22_X1     0.002   16.646   4.375  
      DATA_SAMPLE_MUX_INST/p9662A485                                B1 ^ -> ZN v  AOI22_X1     0.257   16.903   4.632  
      DATA_SAMPLE_MUX_INST/FE_OFC32_n_37                            -             INV_X4       0.000   16.903   4.632  
      DATA_SAMPLE_MUX_INST/FE_OFC32_n_37                            A v -> ZN ^   INV_X4       0.828   17.731   5.460  
      DATA_SAMPLE_MUX_INST/FE_OFC33_n_37                            -             INV_X8       0.000   17.731   5.460  
      DATA_SAMPLE_MUX_INST/FE_OFC33_n_37                            A ^ -> ZN v   INV_X8       0.166   17.897   5.627  
      DATA_SAMPLE_MUX_INST/FE_SIG_C598_FE_OFN33_n_37                -             BUF_X32      0.000   17.897   5.627  
      DATA_SAMPLE_MUX_INST/FE_SIG_C598_FE_OFN33_n_37                A v -> Z v    BUF_X32      0.565   18.462   6.191  
      DATA_SAMPLE_MUX_INST/Fp9562A484                               -             INV_X4       0.008   18.470   6.199  
      DATA_SAMPLE_MUX_INST/Fp9562A484                               A v -> ZN ^   INV_X4       0.466   18.935   6.665  
      RAM_256x16_TEST_INST/RAM_256x16_INST                          -             ram_256x16A  0.200   19.135   6.865  
      ------------------------------------------------------------------------------------------------------------------
Path 246: VIOLATED Setup Check with Pin RAM_128x16_TEST_INST/RAM_128x16_INST/CLK 
Endpoint:   RAM_128x16_TEST_INST/RAM_128x16_INST/D[10] (^) checked with  leading edge of 'm_ram_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q    (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_ram_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.414
- Setup                        -0.441
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.454
- Arrival Time                 19.507
= Slack Time                  -12.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      ---------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell         Retime  Arrival  Required  
                                                                                Delay   Time     Time  
      ---------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -            -       5.361    -6.691  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2     0.673   6.034    -6.018  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8       0.000   6.034    -6.018  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8       1.260   7.295    -4.758  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1     0.006   7.301    -4.752  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1     0.408   7.709    -4.344  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2      0.000   7.709    -4.344  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2      1.874   9.583    -2.469  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4     0.000   9.583    -2.469  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4     0.528   10.111   -1.941  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4      0.000   10.111   -1.941  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4      3.264   13.375   1.323  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6117  -             AOI222_X1    0.007   13.383   1.330  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6117  B1 ^ -> ZN v  AOI222_X1    1.476   14.859   2.806  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6087  -             NAND3_X2     0.000   14.859   2.806  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6087  A2 v -> ZN ^  NAND3_X2     2.661   17.520   5.468  
      FE_OFC12_tdsp_data_out_10_                     -             BUF_X16      0.000   17.520   5.468  
      FE_OFC12_tdsp_data_out_10_                     A ^ -> Z ^    BUF_X16      0.801   18.321   6.268  
      FE_OFCC479_FE_OFN12_tdsp_data_out_10_          -             BUF_X16      0.003   18.323   6.271  
      FE_OFCC479_FE_OFN12_tdsp_data_out_10_          A ^ -> Z ^    BUF_X16      0.901   19.224   7.172  
      RAM_128x16_TEST_INST/RAM_128x16_INST           -             ram_256x16A  0.282   19.507   7.454  
      ---------------------------------------------------------------------------------------------------
Path 247: VIOLATED Setup Check with Pin RAM_256x16_TEST_INST/RAM_256x16_INST/CLK 
Endpoint:   RAM_256x16_TEST_INST/RAM_256x16_INST/D[12] (^) checked with  leading edge of 'm_dsram_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q    (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_dsram_clk}
Retime Analysis { GBA }
Other End Arrival Time          2.792
- Setup                        -0.462
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 6.854
- Arrival Time                 18.900
= Slack Time                  -12.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      ---------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell         Retime  Arrival  Required  
                                                                                Delay   Time     Time  
      ---------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -            -       5.361    -6.686  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2     0.673   6.034    -6.012  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8       0.000   6.034    -6.012  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8       1.260   7.295    -4.752  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1     0.006   7.301    -4.746  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1     0.408   7.709    -4.338  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2      0.000   7.709    -4.338  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2      1.874   9.583    -2.464  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4     0.000   9.583    -2.464  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4     0.528   10.111   -1.936  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4      0.000   10.111   -1.936  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4      3.264   13.375   1.329  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6114  -             AOI222_X1    0.007   13.382   1.335  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6114  B1 ^ -> ZN v  AOI222_X1    1.329   14.711   2.664  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6082  -             NAND3_X2     0.000   14.711   2.664  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6082  A2 v -> ZN ^  NAND3_X2     2.202   16.913   4.866  
      DATA_SAMPLE_MUX_INST/p9662A493                 -             AOI22_X1     0.001   16.914   4.867  
      DATA_SAMPLE_MUX_INST/p9662A493                 B1 ^ -> ZN v  AOI22_X1     0.824   17.738   5.691  
      DATA_SAMPLE_MUX_INST/Fp9562A492                -             INV_X32      0.000   17.738   5.691  
      DATA_SAMPLE_MUX_INST/Fp9562A492                A v -> ZN ^   INV_X32      0.994   18.732   6.685  
      RAM_256x16_TEST_INST/RAM_256x16_INST           -             ram_256x16A  0.169   18.900   6.854  
      ---------------------------------------------------------------------------------------------------
Path 248: VIOLATED Setup Check with Pin TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg[2]/CK 
Endpoint:   TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg[2]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q                  (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.226
- Setup                         1.168
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.657
- Arrival Time                 19.627
= Slack Time                  -11.970
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      --------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Retime  Arrival  Required  
                                                                                     Delay   Time     Time  
      --------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                   CK ^          -          -       5.218    -6.752  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                   CK ^ -> Q ^   SDFFR_X2   1.914   7.132    -4.838  
      TDSP_CORE_INST/FE_OFC180_arp                          -             BUF_X32    0.000   7.132    -4.838  
      TDSP_CORE_INST/FE_OFC180_arp                          A ^ -> Z ^    BUF_X32    0.915   8.046    -3.924  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A             -             AOI22_X4   0.003   8.050    -3.920  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A             B2 ^ -> ZN v  AOI22_X4   0.711   8.760    -3.210  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A             -             OAI22_X1   0.000   8.760    -3.210  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A             A1 v -> ZN ^  OAI22_X1   0.603   9.363    -2.607  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A             -             NAND2_X1   0.000   9.363    -2.607  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A             A2 ^ -> ZN v  NAND2_X1   0.562   9.926    -2.044  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A             -             NOR2_X4    0.000   9.926    -2.044  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A             A2 v -> ZN ^  NOR2_X4    0.705   10.631   -1.339  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A             -             NAND2_X4   0.000   10.631   -1.339  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A             A1 ^ -> ZN v  NAND2_X4   0.364   10.994   -0.975  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A             -             NOR2_X1    0.000   10.994   -0.975  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A             A2 v -> ZN ^  NOR2_X1    0.769   11.763   -0.207  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A             -             NAND2_X1   0.000   11.763   -0.207  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A             A1 ^ -> ZN v  NAND2_X1   0.467   12.230   0.260  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A             -             NOR2_X1    0.000   12.230   0.260  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A             A2 v -> ZN ^  NOR2_X1    0.715   12.945   0.975  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6497A             -             NAND2_X1   0.000   12.945   0.975  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6497A             A1 ^ -> ZN v  NAND2_X1   0.483   13.429   1.459  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6487A             -             XOR2_X2    0.000   13.429   1.459  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6487A             B v -> Z v    XOR2_X2    0.698   14.127   2.157  
      TDSP_DS_CS_INST/p6962A                                -             INV_X2     0.000   14.127   2.157  
      TDSP_DS_CS_INST/p6962A                                A v -> ZN ^   INV_X2     1.735   15.862   3.892  
      TDSP_DS_CS_INST/p7254A                                -             NAND3_X1   0.002   15.864   3.894  
      TDSP_DS_CS_INST/p7254A                                A1 ^ -> ZN v  NAND3_X1   0.766   16.630   4.660  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/p7255A             -             AOI221_X2  0.000   16.630   4.660  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/p7255A             C1 v -> ZN ^  AOI221_X2  1.635   18.266   6.296  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/p7231A             -             INV_X4     0.000   18.266   6.296  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/p7231A             A ^ -> ZN v   INV_X4     0.251   18.517   6.547  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/p7148A             -             AOI21_X1   0.000   18.517   6.547  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/p7148A             A v -> ZN ^   AOI21_X1   1.110   19.627   7.657  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg[2]  -             SDFFR_X1   0.000   19.627   7.657  
      --------------------------------------------------------------------------------------------------------
Path 249: VIOLATED Setup Check with Pin RAM_256x16_TEST_INST/RAM_256x16_INST/CLK 
Endpoint:   RAM_256x16_TEST_INST/RAM_256x16_INST/D[5] (^) checked with  leading edge of 'm_dsram_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_dsram_clk}
Retime Analysis { GBA }
Other End Arrival Time          2.792
- Setup                        -0.472
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 6.863
- Arrival Time                 18.758
= Slack Time                  -11.895
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      ------------------------------------------------------------------------------------------------------------------
      Instance                                                      Arc           Cell         Retime  Arrival  Required  
                                                                                               Delay   Time     Time  
      ------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^          -            -       5.361    -6.533  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^ -> Q ^   SDFFS_X2     0.673   6.034    -5.860  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   -             BUF_X8       0.000   6.034    -5.860  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   A ^ -> Z ^    BUF_X8       1.260   7.295    -4.600  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     -             NAND2_X1     0.006   7.301    -4.594  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     A1 ^ -> ZN v  NAND2_X1     0.408   7.709    -4.186  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     -             NOR4_X2      0.000   7.709    -4.186  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     A4 v -> ZN ^  NOR4_X2      1.874   9.583    -2.311  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 -             NAND2_X4     0.000   9.583    -2.311  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 A1 ^ -> ZN v  NAND2_X4     0.528   10.111   -1.784  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     -             NOR2_X4      0.000   10.111   -1.784  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     A2 v -> ZN ^  NOR2_X4      3.264   13.375   1.481  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6108                 -             AOI222_X1    0.004   13.380   1.485  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6108                 B1 ^ -> ZN v  AOI222_X1    1.519   14.899   3.004  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6079                 -             NAND3_X1     0.000   14.899   3.004  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6079                 A2 v -> ZN ^  NAND3_X1     1.046   15.945   4.050  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC37_tdsp_data_out_5_  -             BUF_X32      0.000   15.945   4.050  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC37_tdsp_data_out_5_  A ^ -> Z ^    BUF_X32      0.756   16.700   4.806  
      DATA_SAMPLE_MUX_INST/p9662A487                                -             AOI22_X1     0.003   16.703   4.809  
      DATA_SAMPLE_MUX_INST/p9662A487                                B1 ^ -> ZN v  AOI22_X1     0.373   17.076   5.181  
      DATA_SAMPLE_MUX_INST/FE_OFC36_n_35                            -             BUF_X16      0.000   17.076   5.181  
      DATA_SAMPLE_MUX_INST/FE_OFC36_n_35                            A v -> Z v    BUF_X16      0.971   18.047   6.152  
      DATA_SAMPLE_MUX_INST/Fp9562A486                               -             INV_X8       0.009   18.056   6.161  
      DATA_SAMPLE_MUX_INST/Fp9562A486                               A v -> ZN ^   INV_X8       0.529   18.585   6.691  
      RAM_256x16_TEST_INST/RAM_256x16_INST                          -             ram_256x16A  0.173   18.758   6.863  
      ------------------------------------------------------------------------------------------------------------------
Path 250: VIOLATED Setup Check with Pin RAM_256x16_TEST_INST/RAM_256x16_INST/CLK 
Endpoint:   RAM_256x16_TEST_INST/RAM_256x16_INST/D[9] (v) checked with  leading edge of 'm_dsram_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_dsram_clk}
Retime Analysis { GBA }
Other End Arrival Time          2.792
- Setup                        -0.336
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 6.728
- Arrival Time                 18.604
= Slack Time                  -11.876
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      ---------------------------------------------------------------------------------------------------------
      Instance                                             Arc           Cell         Retime  Arrival  Required  
                                                                                      Delay   Time     Time  
      ---------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                CK ^          -            -       5.361    -6.515  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                CK ^ -> Q ^   SDFFS_X2     0.673   6.034    -5.841  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_          -             BUF_X8       0.000   6.034    -5.841  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_          A ^ -> Z ^    BUF_X8       1.260   7.295    -4.581  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp0206A6198       -             INV_X32      0.006   7.301    -4.575  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp0206A6198       A ^ -> ZN v   INV_X32      0.443   7.743    -4.132  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8344A            -             NAND2_X1     0.000   7.743    -4.132  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8344A            A2 v -> ZN ^  NAND2_X1     0.729   8.473    -3.403  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8065A            -             NOR2_X4      0.000   8.473    -3.403  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8065A            A1 ^ -> ZN v  NOR2_X4      0.262   8.735    -3.141  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC302_n_220  -             BUF_X4       0.000   8.735    -3.141  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC302_n_220  A v -> Z v    BUF_X4       0.393   9.129    -2.747  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC422_n_220  -             BUF_X16      0.000   9.129    -2.747  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC422_n_220  A v -> Z v    BUF_X16      0.438   9.566    -2.309  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8465A            -             AOI22_X1     0.003   9.569    -2.306  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8465A            B1 v -> ZN ^  AOI22_X1     4.083   13.652   1.776  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC22_n_269    -             BUF_X16      0.000   13.652   1.777  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC22_n_269    A ^ -> Z ^    BUF_X16      1.182   14.835   2.959  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6074        -             NAND3_X4     0.008   14.843   2.967  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6074        A3 ^ -> ZN v  NAND3_X4     0.370   15.213   3.337  
      FE_SIG_C579_tdsp_data_out_9_                         -             BUF_X16      0.000   15.213   3.337  
      FE_SIG_C579_tdsp_data_out_9_                         A v -> Z v    BUF_X16      0.823   16.035   4.160  
      DATA_SAMPLE_MUX_INST/p9671A480                       -             AOI22_X1     0.000   16.035   4.160  
      DATA_SAMPLE_MUX_INST/p9671A480                       B1 v -> ZN ^  AOI22_X1     0.502   16.537   4.662  
      DATA_SAMPLE_MUX_INST/FE_OFC20_n_43                   -             BUF_X4       0.000   16.537   4.662  
      DATA_SAMPLE_MUX_INST/FE_OFC20_n_43                   A ^ -> Z ^    BUF_X4       1.594   18.132   6.256  
      DATA_SAMPLE_MUX_INST/Fp9491A479                      -             INV_X8       0.021   18.153   6.277  
      DATA_SAMPLE_MUX_INST/Fp9491A479                      A ^ -> ZN v   INV_X8       0.602   18.755   6.879  
      RAM_256x16_TEST_INST/RAM_256x16_INST                 -             ram_256x16A  -0.151  18.604   6.728  
      ---------------------------------------------------------------------------------------------------------
Path 251: VIOLATED Setup Check with Pin RAM_128x16_TEST_INST/RAM_128x16_INST/CLK 
Endpoint:   RAM_128x16_TEST_INST/RAM_128x16_INST/D[3] (^) checked with  leading edge of 'm_ram_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_ram_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.414
- Setup                        -0.461
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.474
- Arrival Time                 19.303
= Slack Time                  -11.829
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      ---------------------------------------------------------------------------------------------------------------
      Instance                                                   Arc           Cell         Retime  Arrival  Required  
                                                                                            Delay   Time     Time  
      ---------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                      CK ^          -            -       5.361    -6.468  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                      CK ^ -> Q ^   SDFFS_X2     0.673   6.034    -5.794  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                -             BUF_X8       0.000   6.034    -5.794  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                A ^ -> Z ^    BUF_X8       1.260   7.295    -4.534  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                  -             NAND2_X1     0.006   7.301    -4.528  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                  A1 ^ -> ZN v  NAND2_X1     0.408   7.709    -4.120  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                  -             NOR4_X2      0.000   7.709    -4.120  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                  A4 v -> ZN ^  NOR4_X2      1.874   9.583    -2.245  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133              -             NAND2_X4     0.000   9.583    -2.245  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133              A1 ^ -> ZN v  NAND2_X4     0.528   10.111   -1.718  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                  -             NOR2_X4      0.000   10.111   -1.718  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                  A2 v -> ZN ^  NOR2_X4      3.264   13.375   1.547  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6110              -             AOI222_X1    0.003   13.378   1.549  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6110              B1 ^ -> ZN v  AOI222_X1    1.492   14.870   3.042  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6081              -             NAND3_X2     0.000   14.870   3.042  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6081              A2 v -> ZN ^  NAND3_X2     2.440   17.311   5.482  
      FE_OFC46_tdsp_data_out_3_                                  -             BUF_X32      0.002   17.312   5.484  
      FE_OFC46_tdsp_data_out_3_                                  A ^ -> Z ^    BUF_X32      1.437   18.750   6.921  
      RAM_128x16_TEST_INST/FE_OFCC536_FE_OFN46_tdsp_data_out_3_  -             BUF_X4       0.015   18.764   6.936  
      RAM_128x16_TEST_INST/FE_OFCC536_FE_OFN46_tdsp_data_out_3_  A ^ -> Z ^    BUF_X4       0.431   19.195   7.367  
      RAM_128x16_TEST_INST/RAM_128x16_INST                       -             ram_256x16A  0.108   19.303   7.474  
      ---------------------------------------------------------------------------------------------------------------
Path 252: VIOLATED Setup Check with Pin TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_3_reg/CK 
Endpoint:   TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_3_reg/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q          (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.284
- Setup                         1.366
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.518
- Arrival Time                 19.255
= Slack Time                  -11.737
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      ------------------------------------------------------------------------------------------------
      Instance                                      Arc           Cell       Retime  Arrival  Required  
                                                                             Delay   Time     Time  
      ------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg           CK ^          -          -       5.218    -6.519  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg           CK ^ -> Q ^   SDFFR_X2   1.914   7.132    -4.605  
      TDSP_CORE_INST/FE_OFC180_arp                  -             BUF_X32    0.000   7.132    -4.605  
      TDSP_CORE_INST/FE_OFC180_arp                  A ^ -> Z ^    BUF_X32    0.915   8.046    -3.691  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A     -             AOI22_X4   0.003   8.050    -3.687  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A     B2 ^ -> ZN v  AOI22_X4   0.711   8.760    -2.977  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A     -             OAI22_X1   0.000   8.760    -2.977  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A     A1 v -> ZN ^  OAI22_X1   0.603   9.363    -2.374  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A     -             NAND2_X1   0.000   9.363    -2.374  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A     A2 ^ -> ZN v  NAND2_X1   0.562   9.926    -1.811  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A     -             NOR2_X4    0.000   9.926    -1.811  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A     A2 v -> ZN ^  NOR2_X4    0.705   10.631   -1.106  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A     -             NAND2_X4   0.000   10.631   -1.106  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A     A1 ^ -> ZN v  NAND2_X4   0.364   10.994   -0.742  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A     -             NOR2_X1    0.000   10.994   -0.742  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A     A2 v -> ZN ^  NOR2_X1    0.769   11.763   0.026  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A     -             NAND2_X1   0.000   11.763   0.026  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A     A1 ^ -> ZN v  NAND2_X1   0.467   12.230   0.493  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A     -             NOR2_X1    0.000   12.230   0.493  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A     A2 v -> ZN ^  NOR2_X1    0.715   12.945   1.208  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6497A     -             NAND2_X1   0.000   12.945   1.208  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6497A     A1 ^ -> ZN v  NAND2_X1   0.483   13.429   1.692  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6487A     -             XOR2_X2    0.000   13.429   1.692  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6487A     B v -> Z v    XOR2_X2    0.698   14.127   2.390  
      TDSP_DS_CS_INST/p6962A                        -             INV_X2     0.000   14.127   2.390  
      TDSP_DS_CS_INST/p6962A                        A v -> ZN ^   INV_X2     1.735   15.862   4.125  
      TDSP_DS_CS_INST/p7254A                        -             NAND3_X1   0.002   15.864   4.127  
      TDSP_DS_CS_INST/p7254A                        A1 ^ -> ZN v  NAND3_X1   0.766   16.630   4.893  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/p7255A     -             AOI221_X2  0.000   16.630   4.893  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/p7255A     C1 v -> ZN ^  AOI221_X2  1.635   18.266   6.529  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/p7648A     -             OAI22_X1   0.000   18.266   6.529  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/p7648A     A1 ^ -> ZN v  OAI22_X1   0.989   19.254   7.518  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_3_reg  -             SDFFR_X1   0.000   19.255   7.518  
      ------------------------------------------------------------------------------------------------
Path 253: VIOLATED Setup Check with Pin RAM_256x16_TEST_INST/RAM_256x16_INST/CLK 
Endpoint:   RAM_256x16_TEST_INST/RAM_256x16_INST/D[11] (^) checked with  leading edge of 'm_dsram_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q    (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_dsram_clk}
Retime Analysis { GBA }
Other End Arrival Time          2.792
- Setup                        -0.460
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 6.851
- Arrival Time                 18.577
= Slack Time                  -11.726
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      ---------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell         Retime  Arrival  Required  
                                                                                Delay   Time     Time  
      ---------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -            -       5.361    -6.365  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2     0.673   6.034    -5.692  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8       0.000   6.034    -5.692  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8       1.260   7.295    -4.431  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1     0.006   7.301    -4.426  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1     0.408   7.709    -4.017  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2      0.000   7.709    -4.017  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2      1.874   9.583    -2.143  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4     0.000   9.583    -2.143  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4     0.528   10.111   -1.615  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4      0.000   10.111   -1.615  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4      3.264   13.375   1.649  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6116  -             AOI222_X1    0.007   13.382   1.656  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6116  B1 ^ -> ZN v  AOI222_X1    1.666   15.049   3.323  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6086  -             NAND3_X4     0.000   15.049   3.323  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6086  A2 v -> ZN ^  NAND3_X4     1.133   16.182   4.456  
      FE_SIG_C578_tdsp_data_out_11_                  -             BUF_X16      0.000   16.182   4.456  
      FE_SIG_C578_tdsp_data_out_11_                  A ^ -> Z ^    BUF_X16      0.649   16.831   5.105  
      DATA_SAMPLE_MUX_INST/p9662A499                 -             AOI22_X2     0.002   16.833   5.106  
      DATA_SAMPLE_MUX_INST/p9662A499                 B1 ^ -> ZN v  AOI22_X2     0.290   17.123   5.396  
      DATA_SAMPLE_MUX_INST/Fp9562A498                -             INV_X8       0.000   17.123   5.396  
      DATA_SAMPLE_MUX_INST/Fp9562A498                A v -> ZN ^   INV_X8       0.482   17.604   5.878  
      FE_SIG_C660_ds_datain_11_                      -             BUF_X32      0.000   17.604   5.878  
      FE_SIG_C660_ds_datain_11_                      A ^ -> Z ^    BUF_X32      0.519   18.124   6.397  
      RAM_256x16_TEST_INST/FE_OFCC473_ds_datain_11_  -             BUF_X1       0.005   18.129   6.402  
      RAM_256x16_TEST_INST/FE_OFCC473_ds_datain_11_  A ^ -> Z ^    BUF_X1       0.345   18.473   6.747  
      RAM_256x16_TEST_INST/RAM_256x16_INST           -             ram_256x16A  0.104   18.577   6.851  
      ---------------------------------------------------------------------------------------------------
Path 254: VIOLATED Setup Check with Pin RAM_128x16_TEST_INST/RAM_128x16_INST/CLK 
Endpoint:   RAM_128x16_TEST_INST/RAM_128x16_INST/D[12] (^) checked with  leading edge of 'm_ram_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q    (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_ram_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.414
- Setup                        -0.461
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.474
- Arrival Time                 19.172
= Slack Time                  -11.698
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      ---------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell         Retime  Arrival  Required  
                                                                                Delay   Time     Time  
      ---------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -            -       5.361    -6.337  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2     0.673   6.034    -5.664  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8       0.000   6.034    -5.664  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8       1.260   7.295    -4.403  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1     0.006   7.301    -4.397  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1     0.408   7.709    -3.989  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2      0.000   7.709    -3.989  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2      1.874   9.583    -2.115  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4     0.000   9.583    -2.115  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4     0.528   10.111   -1.587  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4      0.000   10.111   -1.587  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4      3.264   13.375   1.677  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6114  -             AOI222_X1    0.007   13.382   1.684  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6114  B1 ^ -> ZN v  AOI222_X1    1.329   14.711   3.013  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6082  -             NAND3_X2     0.000   14.711   3.013  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6082  A2 v -> ZN ^  NAND3_X2     2.202   16.913   5.215  
      FE_OFC14_tdsp_data_out_12_                     -             BUF_X16      0.001   16.914   5.216  
      FE_OFC14_tdsp_data_out_12_                     A ^ -> Z ^    BUF_X16      0.857   17.772   6.074  
      FE_OFCC477_FE_OFN14_tdsp_data_out_12_          -             BUF_X16      0.002   17.774   6.076  
      FE_OFCC477_FE_OFN14_tdsp_data_out_12_          A ^ -> Z ^    BUF_X16      0.454   18.228   6.530  
      FE_OFCC540_FE_OFN14_tdsp_data_out_12_          -             BUF_X16      0.000   18.228   6.530  
      FE_OFCC540_FE_OFN14_tdsp_data_out_12_          A ^ -> Z ^    BUF_X16      0.724   18.952   7.254  
      RAM_128x16_TEST_INST/RAM_128x16_INST           -             ram_256x16A  0.221   19.172   7.474  
      ---------------------------------------------------------------------------------------------------
Path 255: VIOLATED Setup Check with Pin RAM_128x16_TEST_INST/RAM_128x16_INST/CLK 
Endpoint:   RAM_128x16_TEST_INST/RAM_128x16_INST/D[14] (^) checked with  leading edge of 'm_ram_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q    (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_ram_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.414
- Setup                        -0.468
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.482
- Arrival Time                 19.053
= Slack Time                  -11.571
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -----------------------------------------------------------------------------------------------------
      Instance                                         Arc           Cell         Retime  Arrival  Required  
                                                                                  Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]            CK ^          -            -       5.361    -6.210  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]            CK ^ -> Q ^   SDFFS_X2     0.673   6.034    -5.537  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_      -             BUF_X8       0.000   6.034    -5.537  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_      A ^ -> Z ^    BUF_X8       1.260   7.295    -4.276  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A        -             NAND2_X1     0.006   7.301    -4.271  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A        A1 ^ -> ZN v  NAND2_X1     0.408   7.709    -3.862  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A        -             NOR4_X2      0.000   7.709    -3.862  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A        A4 v -> ZN ^  NOR4_X2      1.874   9.583    -1.988  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133    -             NAND2_X4     0.000   9.583    -1.988  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133    A1 ^ -> ZN v  NAND2_X4     0.528   10.111   -1.460  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D        -             NOR2_X4      0.000   10.111   -1.460  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D        A2 v -> ZN ^  NOR2_X4      3.264   13.375   1.804  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6107    -             AOI222_X1    0.006   13.382   1.811  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6107    B1 ^ -> ZN v  AOI222_X1    1.584   14.965   3.394  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6073    -             NAND3_X4     0.000   14.965   3.394  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6073    A2 v -> ZN ^  NAND3_X4     2.734   17.700   6.129  
      RAM_128x16_TEST_INST/FE_OFC60_tdsp_data_out_14_  -             BUF_X32      0.014   17.713   6.142  
      RAM_128x16_TEST_INST/FE_OFC60_tdsp_data_out_14_  A ^ -> Z ^    BUF_X32      1.195   18.908   7.337  
      RAM_128x16_TEST_INST/RAM_128x16_INST             -             ram_256x16A  0.145   19.053   7.482  
      -----------------------------------------------------------------------------------------------------
Path 256: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/ar0_reg[15]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/ar0_reg[15]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q     (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.188
- Setup                         1.636
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.153
- Arrival Time                 18.601
= Slack Time                  -11.448
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      --------------------------------------------------------------------------------------------------
      Instance                                        Arc           Cell       Retime  Arrival  Required  
                                                                               Delay   Time     Time  
      --------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg             CK ^          -          -       5.218    -6.231  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg             CK ^ -> Q ^   SDFFR_X2   1.914   7.132    -4.317  
      TDSP_CORE_INST/FE_OFC180_arp                    -             BUF_X32    0.000   7.132    -4.317  
      TDSP_CORE_INST/FE_OFC180_arp                    A ^ -> Z ^    BUF_X32    0.915   8.046    -3.402  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp3747A      -             INV_X32    0.006   8.052    -3.396  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp3747A      A ^ -> ZN v   INV_X32    0.339   8.391    -3.057  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5263A       -             AOI22_X1   0.002   8.393    -3.055  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5263A       A2 v -> ZN ^  AOI22_X1   1.850   10.243   -1.205  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp5141A6175  -             INV_X2     0.000   10.244   -1.205  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp5141A6175  A ^ -> ZN v   INV_X2     0.890   11.133   -0.315  
      TDSP_CORE_INST/EXECUTE_INST/p5724A              -             OR2_X1     0.000   11.133   -0.315  
      TDSP_CORE_INST/EXECUTE_INST/p5724A              A2 v -> ZN v  OR2_X1     0.862   11.996   0.547  
      TDSP_CORE_INST/EXECUTE_INST/p5725A              -             OR2_X1     0.000   11.996   0.547  
      TDSP_CORE_INST/EXECUTE_INST/p5725A              A1 v -> ZN v  OR2_X1     0.539   12.535   1.086  
      TDSP_CORE_INST/EXECUTE_INST/p5726A              -             OR2_X1     0.000   12.535   1.087  
      TDSP_CORE_INST/EXECUTE_INST/p5726A              A1 v -> ZN v  OR2_X1     0.529   13.064   1.616  
      TDSP_CORE_INST/EXECUTE_INST/p5727A              -             OR2_X1     0.000   13.064   1.616  
      TDSP_CORE_INST/EXECUTE_INST/p5727A              A1 v -> ZN v  OR2_X1     0.479   13.543   2.095  
      TDSP_CORE_INST/EXECUTE_INST/p5728A25815         -             OR2_X1     0.000   13.543   2.095  
      TDSP_CORE_INST/EXECUTE_INST/p5728A25815         A1 v -> ZN v  OR2_X1     0.456   13.999   2.551  
      TDSP_CORE_INST/EXECUTE_INST/p5728A              -             OR2_X1     0.000   13.999   2.551  
      TDSP_CORE_INST/EXECUTE_INST/p5728A              A1 v -> ZN v  OR2_X1     0.472   14.471   3.022  
      TDSP_CORE_INST/EXECUTE_INST/p5729A              -             OR2_X1     0.000   14.471   3.022  
      TDSP_CORE_INST/EXECUTE_INST/p5729A              A1 v -> ZN v  OR2_X1     0.480   14.951   3.502  
      TDSP_CORE_INST/EXECUTE_INST/p5730A              -             OR2_X1     0.000   14.951   3.502  
      TDSP_CORE_INST/EXECUTE_INST/p5730A              A1 v -> ZN v  OR2_X1     0.480   15.431   3.982  
      TDSP_CORE_INST/EXECUTE_INST/p5731A25807         -             OR2_X1     0.000   15.431   3.982  
      TDSP_CORE_INST/EXECUTE_INST/p5731A25807         A1 v -> ZN v  OR2_X1     0.492   15.923   4.474  
      TDSP_CORE_INST/EXECUTE_INST/p5732A25804         -             OR2_X1     0.000   15.923   4.474  
      TDSP_CORE_INST/EXECUTE_INST/p5732A25804         A1 v -> ZN v  OR2_X1     0.491   16.413   4.965  
      TDSP_CORE_INST/EXECUTE_INST/p5731A              -             NOR2_X1    0.000   16.413   4.965  
      TDSP_CORE_INST/EXECUTE_INST/p5731A              A2 v -> ZN ^  NOR2_X1    0.544   16.957   5.509  
      TDSP_CORE_INST/EXECUTE_INST/p5732A              -             INV_X1     0.000   16.957   5.509  
      TDSP_CORE_INST/EXECUTE_INST/p5732A              A ^ -> ZN v   INV_X1     0.268   17.225   5.777  
      TDSP_CORE_INST/EXECUTE_INST/p5735A              -             XOR2_X2    0.000   17.225   5.777  
      TDSP_CORE_INST/EXECUTE_INST/p5735A              B v -> Z ^    XOR2_X2    0.687   17.912   6.464  
      TDSP_CORE_INST/EXECUTE_INST/p5695A              -             OAI221_X2  0.000   17.912   6.464  
      TDSP_CORE_INST/EXECUTE_INST/p5695A              B1 ^ -> ZN v  OAI221_X2  0.689   18.601   7.153  
      TDSP_CORE_INST/EXECUTE_INST/ar0_reg[15]         -             SDFF_X2    0.000   18.601   7.153  
      --------------------------------------------------------------------------------------------------
Path 257: VIOLATED Setup Check with Pin RESULTS_CONV_INST/go_reg/CK 
Endpoint:   RESULTS_CONV_INST/go_reg/D            (v) checked with trailing edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.517
- Setup                         1.083
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 2.034
- Arrival Time                 13.453
= Slack Time                  -11.418
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      ----------------------------------------------------------------------------------------------------------
      Instance                                                 Arc           Cell      Retime  Arrival  Required  
                                                                                       Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                      CK ^          -         -       5.218    -6.201  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                      CK ^ -> Q ^   SDFFR_X2  1.914   7.132    -4.287  
      TDSP_CORE_INST/FE_OFC180_arp                             -             BUF_X32   0.000   7.132    -4.287  
      TDSP_CORE_INST/FE_OFC180_arp                             A ^ -> Z ^    BUF_X32   0.915   8.046    -3.372  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4255A                -             MUX2_X2   0.002   8.049    -3.370  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4255A                S ^ -> Z ^    MUX2_X2   1.260   9.309    -2.110  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5700A                -             AOI22_X1  0.001   9.309    -2.109  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5700A                A1 ^ -> ZN v  AOI22_X1  0.711   10.021   -1.398  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                -             NOR2_X4   0.000   10.021   -1.398  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                A1 v -> ZN ^  NOR2_X4   0.780   10.800   -0.618  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                -             NAND2_X4  0.000   10.800   -0.618  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                A1 ^ -> ZN v  NAND2_X4  0.364   11.164   -0.255  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 -             XNOR2_X1  0.000   11.164   -0.255  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 A v -> ZN v   XNOR2_X1  1.100   12.264   0.845  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  -             BUF_X32   0.000   12.264   0.845  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  A v -> Z v    BUF_X32   0.618   12.882   1.463  
      FE_OFC108_t_addrs_3_                                     -             BUF_X32   0.002   12.884   1.466  
      FE_OFC108_t_addrs_3_                                     A v -> Z v    BUF_X32   0.564   13.449   2.030  
      RESULTS_CONV_INST/go_reg                                 -             SDFFR_X2  0.004   13.453   2.034  
      ----------------------------------------------------------------------------------------------------------
Path 258: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/ar1_reg[15]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/ar1_reg[15]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q     (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.144
- Setup                         1.288
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.455
- Arrival Time                 18.800
= Slack Time                  -11.345
= Slack Time(original)        -11.511
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      --------------------------------------------------------------------------------------------------
      Instance                                        Arc           Cell       Retime  Arrival  Required  
                                                                               Delay   Time     Time  
      --------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg             CK ^          -          -       5.218    -6.127  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg             CK ^ -> Q ^   SDFFR_X2   1.912   7.129    -4.215  
      TDSP_CORE_INST/FE_OFC180_arp                    -             BUF_X32    0.000   7.129    -4.215  
      TDSP_CORE_INST/FE_OFC180_arp                    A ^ -> Z ^    BUF_X32    0.907   8.036    -3.308  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp3747A      -             INV_X32    0.006   8.042    -3.302  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp3747A      A ^ -> ZN v   INV_X32    0.339   8.381    -2.963  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A       -             AOI22_X4   0.002   8.384    -2.961  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A       A2 v -> ZN ^  AOI22_X4   1.259   9.643    -1.701  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp4238A6176  -             INV_X2     0.000   9.643    -1.701  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp4238A6176  A ^ -> ZN v   INV_X2     0.517   10.161   -1.184  
      TDSP_CORE_INST/EXECUTE_INST/p5722A              -             OR2_X2     0.000   10.161   -1.184  
      TDSP_CORE_INST/EXECUTE_INST/p5722A              A2 v -> ZN v  OR2_X2     0.646   10.807   -0.538  
      TDSP_CORE_INST/EXECUTE_INST/p5723A              -             OR2_X1     0.000   10.807   -0.537  
      TDSP_CORE_INST/EXECUTE_INST/p5723A              A1 v -> ZN v  OR2_X1     0.498   11.305   -0.040  
      TDSP_CORE_INST/EXECUTE_INST/p5724A25824         -             OR2_X1     0.000   11.305   -0.040  
      TDSP_CORE_INST/EXECUTE_INST/p5724A25824         A1 v -> ZN v  OR2_X1     0.490   11.795   0.450  
      TDSP_CORE_INST/EXECUTE_INST/p5724A              -             OR2_X1     0.000   11.795   0.450  
      TDSP_CORE_INST/EXECUTE_INST/p5724A              A1 v -> ZN v  OR2_X1     0.459   12.254   0.909  
      TDSP_CORE_INST/EXECUTE_INST/p5725A              -             OR2_X1     0.000   12.254   0.909  
      TDSP_CORE_INST/EXECUTE_INST/p5725A              A1 v -> ZN v  OR2_X1     0.528   12.782   1.437  
      TDSP_CORE_INST/EXECUTE_INST/p5726A              -             OR2_X1     0.000   12.782   1.438  
      TDSP_CORE_INST/EXECUTE_INST/p5726A              A1 v -> ZN v  OR2_X1     0.527   13.310   1.965  
      TDSP_CORE_INST/EXECUTE_INST/p5727A              -             OR2_X1     0.000   13.310   1.965  
      TDSP_CORE_INST/EXECUTE_INST/p5727A              A1 v -> ZN v  OR2_X1     0.478   13.787   2.443  
      TDSP_CORE_INST/EXECUTE_INST/p5728A25815         -             OR2_X1     0.000   13.787   2.443  
      TDSP_CORE_INST/EXECUTE_INST/p5728A25815         A1 v -> ZN v  OR2_X1     0.451   14.239   2.894  
      TDSP_CORE_INST/EXECUTE_INST/p5728A              -             OR2_X1     0.000   14.239   2.894  
      TDSP_CORE_INST/EXECUTE_INST/p5728A              A1 v -> ZN v  OR2_X1     0.470   14.709   3.364  
      TDSP_CORE_INST/EXECUTE_INST/p5729A              -             OR2_X1     0.000   14.709   3.364  
      TDSP_CORE_INST/EXECUTE_INST/p5729A              A1 v -> ZN v  OR2_X1     0.479   15.188   3.844  
      TDSP_CORE_INST/EXECUTE_INST/p5730A              -             OR2_X1     0.000   15.188   3.844  
      TDSP_CORE_INST/EXECUTE_INST/p5730A              A1 v -> ZN v  OR2_X1     0.479   15.667   4.322  
      TDSP_CORE_INST/EXECUTE_INST/p5731A25807         -             OR2_X1     0.000   15.667   4.322  
      TDSP_CORE_INST/EXECUTE_INST/p5731A25807         A1 v -> ZN v  OR2_X1     0.491   16.158   4.813  
      TDSP_CORE_INST/EXECUTE_INST/p5732A25804         -             OR2_X1     0.000   16.158   4.813  
      TDSP_CORE_INST/EXECUTE_INST/p5732A25804         A1 v -> ZN v  OR2_X1     0.490   16.648   5.303  
      TDSP_CORE_INST/EXECUTE_INST/p5731A              -             NOR2_X1    0.000   16.648   5.303  
      TDSP_CORE_INST/EXECUTE_INST/p5731A              A2 v -> ZN ^  NOR2_X1    0.543   17.191   5.847  
      TDSP_CORE_INST/EXECUTE_INST/p5732A              -             INV_X1     0.000   17.191   5.847  
      TDSP_CORE_INST/EXECUTE_INST/p5732A              A ^ -> ZN v   INV_X1     0.266   17.457   6.113  
      TDSP_CORE_INST/EXECUTE_INST/p5735A              -             XOR2_X2    0.000   17.457   6.113  
      TDSP_CORE_INST/EXECUTE_INST/p5735A              B v -> Z ^    XOR2_X2    0.685   18.142   6.798  
      TDSP_CORE_INST/EXECUTE_INST/p5695A25788         -             OAI221_X2  0.000   18.142   6.798  
      TDSP_CORE_INST/EXECUTE_INST/p5695A25788         B1 ^ -> ZN v  OAI221_X2  0.657   18.800   7.455  
      TDSP_CORE_INST/EXECUTE_INST/ar1_reg[15]         -             SDFF_X2    0.000   18.800   7.455  
      --------------------------------------------------------------------------------------------------
Path 259: VIOLATED Setup Check with Pin RAM_256x16_TEST_INST/RAM_256x16_INST/CLK 
Endpoint:   RAM_256x16_TEST_INST/RAM_256x16_INST/D[13] (^) checked with  leading edge of 'm_dsram_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q    (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_dsram_clk}
Retime Analysis { GBA }
Other End Arrival Time          2.792
- Setup                        -0.471
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 6.863
- Arrival Time                 18.178
= Slack Time                  -11.315
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      ---------------------------------------------------------------------------------------------------------------------
      Instance                                                         Arc           Cell         Retime  Arrival  Required  
                                                                                                  Delay   Time     Time  
      ---------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                            CK ^          -            -       5.361    -5.954  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                            CK ^ -> Q ^   SDFFS_X2     0.673   6.034    -5.281  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                      -             BUF_X8       0.000   6.034    -5.281  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                      A ^ -> Z ^    BUF_X8       1.260   7.295    -4.021  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                        -             NAND2_X1     0.006   7.301    -4.015  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                        A1 ^ -> ZN v  NAND2_X1     0.408   7.709    -3.607  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                        -             NOR4_X2      0.000   7.709    -3.607  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                        A4 v -> ZN ^  NOR4_X2      1.874   9.583    -1.732  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                    -             NAND2_X4     0.000   9.583    -1.732  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                    A1 ^ -> ZN v  NAND2_X4     0.528   10.111   -1.204  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                        -             NOR2_X4      0.000   10.111   -1.204  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                        A2 v -> ZN ^  NOR2_X4      3.264   13.375   2.060  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6111                    -             AOI222_X1    0.007   13.382   2.067  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6111                    B1 ^ -> ZN v  AOI222_X1    1.305   14.687   3.372  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6077                    -             NAND3_X1     0.000   14.687   3.372  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6077                    A2 v -> ZN ^  NAND3_X1     0.863   15.551   4.235  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC481_tdsp_data_out_13_  -             BUF_X16      0.000   15.551   4.235  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC481_tdsp_data_out_13_  A ^ -> Z ^    BUF_X16      0.506   16.056   4.741  
      DATA_SAMPLE_MUX_INST/p9701A501                                   -             NAND2_X1     0.000   16.056   4.741  
      DATA_SAMPLE_MUX_INST/p9701A501                                   A1 ^ -> ZN v  NAND2_X1     0.182   16.238   4.923  
      DATA_SAMPLE_MUX_INST/p9672A478                                   -             NAND2_X2     0.000   16.238   4.923  
      DATA_SAMPLE_MUX_INST/p9672A478                                   A1 v -> ZN ^  NAND2_X2     0.657   16.895   5.580  
      RAM_256x16_TEST_INST/FE_OFCC314_ds_datain_13_                    -             BUF_X8       0.000   16.895   5.580  
      RAM_256x16_TEST_INST/FE_OFCC314_ds_datain_13_                    A ^ -> Z ^    BUF_X8       0.477   17.372   6.057  
      RAM_256x16_TEST_INST/FE_OFCC542_ds_datain_13_                    -             BUF_X16      0.000   17.372   6.057  
      RAM_256x16_TEST_INST/FE_OFCC542_ds_datain_13_                    A ^ -> Z ^    BUF_X16      0.577   17.950   6.634  
      RAM_256x16_TEST_INST/RAM_256x16_INST                             -             ram_256x16A  0.229   18.178   6.863  
      ---------------------------------------------------------------------------------------------------------------------
Path 260: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/ar0_reg[3]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/ar0_reg[3]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.145
- Setup                         0.798
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.947
- Arrival Time                 19.224
= Slack Time                  -11.278
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      --------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Retime  Arrival  Required  
                                                                                     Delay   Time     Time  
      --------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^          -          -       5.334    -5.944  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^ -> Q ^   SDFFS_X2   0.679   6.012    -5.266  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  -             BUF_X16    0.000   6.012    -5.266  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  A ^ -> Z ^    BUF_X16    1.351   7.363    -3.915  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25895               -             NOR2_X2    0.020   7.383    -3.894  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25895               A2 ^ -> ZN v  NOR2_X2    1.192   8.575    -2.703  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25889               -             NAND2_X1   0.000   8.575    -2.703  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25889               A1 v -> ZN ^  NAND2_X1   1.279   9.854    -1.423  
      TDSP_CORE_INST/EXECUTE_INST/p7399A                    -             NOR2_X2    0.000   9.854    -1.423  
      TDSP_CORE_INST/EXECUTE_INST/p7399A                    A2 ^ -> ZN v  NOR2_X2    0.511   10.366   -0.912  
      TDSP_CORE_INST/EXECUTE_INST/p9252A                    -             INV_X2     0.000   10.366   -0.912  
      TDSP_CORE_INST/EXECUTE_INST/p9252A                    A v -> ZN ^   INV_X2     0.903   11.269   -0.009  
      TDSP_CORE_INST/EXECUTE_INST/p7718A                    -             NOR2_X4    0.000   11.269   -0.009  
      TDSP_CORE_INST/EXECUTE_INST/p7718A                    A1 ^ -> ZN v  NOR2_X4    0.590   11.859   0.582  
      TDSP_CORE_INST/EXECUTE_INST/p7710A                    -             OR3_X2     0.000   11.860   0.582  
      TDSP_CORE_INST/EXECUTE_INST/p7710A                    A2 v -> ZN v  OR3_X2     1.327   13.187   1.909  
      TDSP_CORE_INST/EXECUTE_INST/p7697A                    -             INV_X4     0.000   13.187   1.909  
      TDSP_CORE_INST/EXECUTE_INST/p7697A                    A v -> ZN ^   INV_X4     3.255   16.442   5.164  
      TDSP_CORE_INST/EXECUTE_INST/p7729A25860               -             AOI222_X1  0.001   16.443   5.165  
      TDSP_CORE_INST/EXECUTE_INST/p7729A25860               A1 ^ -> ZN v  AOI222_X1  1.200   17.642   6.365  
      TDSP_CORE_INST/EXECUTE_INST/p7562A25818               -             OAI221_X2  0.000   17.642   6.365  
      TDSP_CORE_INST/EXECUTE_INST/p7562A25818               A v -> ZN ^   OAI221_X2  1.582   19.224   7.946  
      TDSP_CORE_INST/EXECUTE_INST/ar0_reg[3]                -             SDFF_X2    0.000   19.224   7.947  
      --------------------------------------------------------------------------------------------------------
Path 261: VIOLATED Setup Check with Pin RAM_128x16_TEST_INST/RAM_128x16_INST/CLK 
Endpoint:   RAM_128x16_TEST_INST/RAM_128x16_INST/D[1] (^) checked with  leading edge of 'm_ram_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_ram_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.414
- Setup                        -0.474
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.487
- Arrival Time                 18.716
= Slack Time                  -11.228
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      ---------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell         Retime  Arrival  Required  
                                                                                Delay   Time     Time  
      ---------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -            -       5.361    -5.867  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2     0.673   6.034    -5.194  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8       0.000   6.034    -5.194  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8       1.260   7.295    -3.934  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1     0.006   7.301    -3.928  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1     0.408   7.709    -3.520  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2      0.000   7.709    -3.520  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2      1.874   9.583    -1.645  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4     0.000   9.583    -1.645  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4     0.528   10.111   -1.117  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4      0.000   10.111   -1.117  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4      3.264   13.375   2.147  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6113  -             AOI222_X1    0.001   13.377   2.148  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6113  B1 ^ -> ZN v  AOI222_X1    1.767   15.144   3.916  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6084  -             NAND3_X4     0.000   15.144   3.916  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6084  A2 v -> ZN ^  NAND3_X4     1.342   16.486   5.258  
      FE_OFCC533_tdsp_data_out_1_                    -             BUF_X16      0.000   16.486   5.258  
      FE_OFCC533_tdsp_data_out_1_                    A ^ -> Z ^    BUF_X16      0.465   16.951   5.722  
      FE_SIG_C583_FE_OFCN533_tdsp_data_out_1_        -             BUF_X32      0.000   16.951   5.722  
      FE_SIG_C583_FE_OFCN533_tdsp_data_out_1_        A ^ -> Z ^    BUF_X32      0.423   17.374   6.145  
      FE_OFC55_tdsp_data_out_1_                      -             BUF_X16      0.005   17.378   6.150  
      FE_OFC55_tdsp_data_out_1_                      A ^ -> Z ^    BUF_X16      0.308   17.686   6.458  
      FE_OFCC467_FE_OFN55_tdsp_data_out_1_           -             BUF_X32      0.000   17.686   6.458  
      FE_OFCC467_FE_OFN55_tdsp_data_out_1_           A ^ -> Z ^    BUF_X32      0.732   18.418   7.189  
      RAM_128x16_TEST_INST/RAM_128x16_INST           -             ram_256x16A  0.298   18.716   7.487  
      ---------------------------------------------------------------------------------------------------
Path 262: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/ar0_reg[4]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/ar0_reg[4]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.192
- Setup                         0.773
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.019
- Arrival Time                 19.209
= Slack Time                  -11.190
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      --------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Retime  Arrival  Required  
                                                                                     Delay   Time     Time  
      --------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^          -          -       5.334    -5.856  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^ -> Q ^   SDFFS_X2   0.679   6.012    -5.177  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  -             BUF_X16    0.000   6.012    -5.177  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  A ^ -> Z ^    BUF_X16    1.351   7.363    -3.826  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25895               -             NOR2_X2    0.020   7.383    -3.806  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25895               A2 ^ -> ZN v  NOR2_X2    1.192   8.575    -2.614  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25889               -             NAND2_X1   0.000   8.575    -2.614  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25889               A1 v -> ZN ^  NAND2_X1   1.279   9.854    -1.335  
      TDSP_CORE_INST/EXECUTE_INST/p7399A                    -             NOR2_X2    0.000   9.854    -1.335  
      TDSP_CORE_INST/EXECUTE_INST/p7399A                    A2 ^ -> ZN v  NOR2_X2    0.511   10.366   -0.824  
      TDSP_CORE_INST/EXECUTE_INST/p9252A                    -             INV_X2     0.000   10.366   -0.824  
      TDSP_CORE_INST/EXECUTE_INST/p9252A                    A v -> ZN ^   INV_X2     0.903   11.269   0.079  
      TDSP_CORE_INST/EXECUTE_INST/p7718A                    -             NOR2_X4    0.000   11.269   0.080  
      TDSP_CORE_INST/EXECUTE_INST/p7718A                    A1 ^ -> ZN v  NOR2_X4    0.590   11.859   0.670  
      TDSP_CORE_INST/EXECUTE_INST/p7710A                    -             OR3_X2     0.000   11.860   0.670  
      TDSP_CORE_INST/EXECUTE_INST/p7710A                    A2 v -> ZN v  OR3_X2     1.327   13.187   1.997  
      TDSP_CORE_INST/EXECUTE_INST/p7697A                    -             INV_X4     0.000   13.187   1.997  
      TDSP_CORE_INST/EXECUTE_INST/p7697A                    A v -> ZN ^   INV_X4     3.255   16.442   5.252  
      TDSP_CORE_INST/EXECUTE_INST/p7728A                    -             AOI222_X1  0.010   16.452   5.263  
      TDSP_CORE_INST/EXECUTE_INST/p7728A                    A1 ^ -> ZN v  AOI222_X1  1.218   17.670   6.480  
      TDSP_CORE_INST/EXECUTE_INST/p7562A25817               -             OAI221_X2  0.000   17.670   6.481  
      TDSP_CORE_INST/EXECUTE_INST/p7562A25817               A v -> ZN ^   OAI221_X2  1.539   19.209   8.019  
      TDSP_CORE_INST/EXECUTE_INST/ar0_reg[4]                -             SDFF_X2    0.000   19.209   8.019  
      --------------------------------------------------------------------------------------------------------
Path 263: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/ar0_reg[6]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/ar0_reg[6]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.188
- Setup                         0.791
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.997
- Arrival Time                 19.170
= Slack Time                  -11.173
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      --------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Retime  Arrival  Required  
                                                                                     Delay   Time     Time  
      --------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^          -          -       5.334    -5.839  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^ -> Q ^   SDFFS_X2   0.679   6.012    -5.161  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  -             BUF_X16    0.000   6.012    -5.161  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  A ^ -> Z ^    BUF_X16    1.351   7.363    -3.810  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25895               -             NOR2_X2    0.020   7.383    -3.789  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25895               A2 ^ -> ZN v  NOR2_X2    1.192   8.575    -2.597  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25889               -             NAND2_X1   0.000   8.575    -2.597  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25889               A1 v -> ZN ^  NAND2_X1   1.279   9.854    -1.318  
      TDSP_CORE_INST/EXECUTE_INST/p7399A                    -             NOR2_X2    0.000   9.854    -1.318  
      TDSP_CORE_INST/EXECUTE_INST/p7399A                    A2 ^ -> ZN v  NOR2_X2    0.511   10.366   -0.807  
      TDSP_CORE_INST/EXECUTE_INST/p9252A                    -             INV_X2     0.000   10.366   -0.807  
      TDSP_CORE_INST/EXECUTE_INST/p9252A                    A v -> ZN ^   INV_X2     0.903   11.269   0.096  
      TDSP_CORE_INST/EXECUTE_INST/p7718A                    -             NOR2_X4    0.000   11.269   0.096  
      TDSP_CORE_INST/EXECUTE_INST/p7718A                    A1 ^ -> ZN v  NOR2_X4    0.590   11.859   0.687  
      TDSP_CORE_INST/EXECUTE_INST/p7710A                    -             OR3_X2     0.000   11.860   0.687  
      TDSP_CORE_INST/EXECUTE_INST/p7710A                    A2 v -> ZN v  OR3_X2     1.327   13.187   2.014  
      TDSP_CORE_INST/EXECUTE_INST/p7697A                    -             INV_X4     0.000   13.187   2.014  
      TDSP_CORE_INST/EXECUTE_INST/p7697A                    A v -> ZN ^   INV_X4     3.255   16.442   5.269  
      TDSP_CORE_INST/EXECUTE_INST/p7729A25861               -             AOI222_X1  0.010   16.452   5.279  
      TDSP_CORE_INST/EXECUTE_INST/p7729A25861               A1 ^ -> ZN v  AOI222_X1  1.164   17.616   6.444  
      TDSP_CORE_INST/EXECUTE_INST/p7562A25811               -             OAI221_X2  0.000   17.616   6.444  
      TDSP_CORE_INST/EXECUTE_INST/p7562A25811               A v -> ZN ^   OAI221_X2  1.554   19.170   7.997  
      TDSP_CORE_INST/EXECUTE_INST/ar0_reg[6]                -             SDFF_X2    0.000   19.170   7.997  
      --------------------------------------------------------------------------------------------------------
Path 264: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/ar0_reg[5]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/ar0_reg[5]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.192
- Setup                         0.772
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.021
- Arrival Time                 19.080
= Slack Time                  -11.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      --------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Retime  Arrival  Required  
                                                                                     Delay   Time     Time  
      --------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^          -          -       5.334    -5.726  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^ -> Q ^   SDFFS_X2   0.679   6.012    -5.048  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  -             BUF_X16    0.000   6.012    -5.048  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  A ^ -> Z ^    BUF_X16    1.351   7.363    -3.697  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25895               -             NOR2_X2    0.020   7.383    -3.676  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25895               A2 ^ -> ZN v  NOR2_X2    1.192   8.575    -2.484  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25889               -             NAND2_X1   0.000   8.575    -2.484  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25889               A1 v -> ZN ^  NAND2_X1   1.279   9.854    -1.205  
      TDSP_CORE_INST/EXECUTE_INST/p7399A                    -             NOR2_X2    0.000   9.854    -1.205  
      TDSP_CORE_INST/EXECUTE_INST/p7399A                    A2 ^ -> ZN v  NOR2_X2    0.511   10.366   -0.694  
      TDSP_CORE_INST/EXECUTE_INST/p9252A                    -             INV_X2     0.000   10.366   -0.694  
      TDSP_CORE_INST/EXECUTE_INST/p9252A                    A v -> ZN ^   INV_X2     0.903   11.269   0.209  
      TDSP_CORE_INST/EXECUTE_INST/p7718A                    -             NOR2_X4    0.000   11.269   0.209  
      TDSP_CORE_INST/EXECUTE_INST/p7718A                    A1 ^ -> ZN v  NOR2_X4    0.590   11.859   0.800  
      TDSP_CORE_INST/EXECUTE_INST/p7710A                    -             OR3_X2     0.000   11.860   0.800  
      TDSP_CORE_INST/EXECUTE_INST/p7710A                    A2 v -> ZN v  OR3_X2     1.327   13.187   2.127  
      TDSP_CORE_INST/EXECUTE_INST/p7697A                    -             INV_X4     0.000   13.187   2.127  
      TDSP_CORE_INST/EXECUTE_INST/p7697A                    A v -> ZN ^   INV_X4     3.255   16.442   5.382  
      TDSP_CORE_INST/EXECUTE_INST/p7729A25863               -             AOI222_X1  0.010   16.452   5.393  
      TDSP_CORE_INST/EXECUTE_INST/p7729A25863               A1 ^ -> ZN v  AOI222_X1  1.119   17.571   6.512  
      TDSP_CORE_INST/EXECUTE_INST/p7562A25813               -             OAI221_X2  0.000   17.571   6.512  
      TDSP_CORE_INST/EXECUTE_INST/p7562A25813               A v -> ZN ^   OAI221_X2  1.509   19.080   8.020  
      TDSP_CORE_INST/EXECUTE_INST/ar0_reg[5]                -             SDFF_X2    0.000   19.080   8.021  
      --------------------------------------------------------------------------------------------------------
Path 265: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/ar0_reg[13]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/ar0_reg[13]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q    (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.204
- Setup                         1.656
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.148
- Arrival Time                 18.132
= Slack Time                  -10.984
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      --------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Retime  Arrival  Required  
                                                                                     Delay   Time     Time  
      --------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^          -          -       5.334    -5.651  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^ -> Q ^   SDFFS_X2   0.679   6.012    -4.972  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  -             BUF_X16    0.000   6.012    -4.972  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  A ^ -> Z ^    BUF_X16    1.351   7.363    -3.621  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25895               -             NOR2_X2    0.020   7.383    -3.601  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25895               A2 ^ -> ZN v  NOR2_X2    1.192   8.575    -2.409  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25889               -             NAND2_X1   0.000   8.575    -2.409  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25889               A1 v -> ZN ^  NAND2_X1   1.279   9.854    -1.130  
      TDSP_CORE_INST/EXECUTE_INST/p7399A                    -             NOR2_X2    0.000   9.854    -1.130  
      TDSP_CORE_INST/EXECUTE_INST/p7399A                    A2 ^ -> ZN v  NOR2_X2    0.511   10.366   -0.619  
      TDSP_CORE_INST/EXECUTE_INST/p9252A                    -             INV_X2     0.000   10.366   -0.619  
      TDSP_CORE_INST/EXECUTE_INST/p9252A                    A v -> ZN ^   INV_X2     0.903   11.269   0.285  
      TDSP_CORE_INST/EXECUTE_INST/p7718A                    -             NOR2_X4    0.000   11.269   0.285  
      TDSP_CORE_INST/EXECUTE_INST/p7718A                    A1 ^ -> ZN v  NOR2_X4    0.590   11.859   0.875  
      TDSP_CORE_INST/EXECUTE_INST/p7710A                    -             OR3_X2     0.000   11.860   0.876  
      TDSP_CORE_INST/EXECUTE_INST/p7710A                    A2 v -> ZN v  OR3_X2     1.327   13.187   2.203  
      TDSP_CORE_INST/EXECUTE_INST/p8339A                    -             NAND2_X1   0.000   13.187   2.203  
      TDSP_CORE_INST/EXECUTE_INST/p8339A                    A1 v -> ZN ^  NAND2_X1   0.566   13.752   2.768  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFC4_n_627             -             BUF_X4     0.000   13.753   2.768  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFC4_n_627             A ^ -> Z ^    BUF_X4     2.917   16.670   5.685  
      TDSP_CORE_INST/EXECUTE_INST/p6414A                    -             OAI221_X2  0.007   16.677   5.692  
      TDSP_CORE_INST/EXECUTE_INST/p6414A                    B2 ^ -> ZN v  OAI221_X2  1.456   18.132   7.148  
      TDSP_CORE_INST/EXECUTE_INST/ar0_reg[13]               -             SDFF_X2    0.000   18.132   7.148  
      --------------------------------------------------------------------------------------------------------
Path 266: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/ar0_reg[7]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/ar0_reg[7]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q  (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.260
- Setup                         0.784
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.076
- Arrival Time                 19.026
= Slack Time                  -10.950
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      --------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Retime  Arrival  Required  
                                                                                     Delay   Time     Time  
      --------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^          -          -       5.334    -5.616  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^ -> Q ^   SDFFS_X2   0.639   5.973    -4.977  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  -             BUF_X16    0.000   5.973    -4.977  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  A ^ -> Z ^    BUF_X16    1.475   7.448    -3.502  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25895               -             NOR2_X2    0.023   7.470    -3.479  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25895               A1 ^ -> ZN v  NOR2_X2    1.229   8.699    -2.251  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25889               -             NAND2_X1   0.000   8.699    -2.251  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25889               A1 v -> ZN ^  NAND2_X1   1.279   9.979    -0.971  
      TDSP_CORE_INST/EXECUTE_INST/p7399A                    -             NOR2_X2    0.000   9.979    -0.971  
      TDSP_CORE_INST/EXECUTE_INST/p7399A                    A2 ^ -> ZN v  NOR2_X2    0.511   10.490   -0.460  
      TDSP_CORE_INST/EXECUTE_INST/p9252A                    -             INV_X2     0.000   10.490   -0.460  
      TDSP_CORE_INST/EXECUTE_INST/p9252A                    A v -> ZN ^   INV_X2     0.903   11.393   0.443  
      TDSP_CORE_INST/EXECUTE_INST/p7718A                    -             NOR2_X4    0.000   11.393   0.443  
      TDSP_CORE_INST/EXECUTE_INST/p7718A                    A1 ^ -> ZN v  NOR2_X4    0.590   11.984   1.034  
      TDSP_CORE_INST/EXECUTE_INST/p7710A                    -             OR3_X2     0.000   11.984   1.034  
      TDSP_CORE_INST/EXECUTE_INST/p7710A                    A2 v -> ZN v  OR3_X2     1.327   13.311   2.361  
      TDSP_CORE_INST/EXECUTE_INST/p7697A                    -             INV_X4     0.000   13.311   2.361  
      TDSP_CORE_INST/EXECUTE_INST/p7697A                    A v -> ZN ^   INV_X4     3.255   16.566   5.616  
      TDSP_CORE_INST/EXECUTE_INST/p7729A25862               -             AOI222_X1  0.010   16.576   5.627  
      TDSP_CORE_INST/EXECUTE_INST/p7729A25862               A1 ^ -> ZN v  AOI222_X1  0.971   17.547   6.598  
      TDSP_CORE_INST/EXECUTE_INST/p7562A                    -             OAI221_X2  0.000   17.547   6.598  
      TDSP_CORE_INST/EXECUTE_INST/p7562A                    A v -> ZN ^   OAI221_X2  1.479   19.026   8.076  
      TDSP_CORE_INST/EXECUTE_INST/ar0_reg[7]                -             SDFF_X2    0.000   19.026   8.076  
      --------------------------------------------------------------------------------------------------------
Path 267: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/ar0_reg[14]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/ar0_reg[14]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q     (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.213
- Setup                         1.631
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.182
- Arrival Time                 18.106
= Slack Time                  -10.925
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      --------------------------------------------------------------------------------------------------
      Instance                                        Arc           Cell       Retime  Arrival  Required  
                                                                               Delay   Time     Time  
      --------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg             CK ^          -          -       5.218    -5.707  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg             CK ^ -> Q ^   SDFFR_X2   1.914   7.132    -3.793  
      TDSP_CORE_INST/FE_OFC180_arp                    -             BUF_X32    0.000   7.132    -3.793  
      TDSP_CORE_INST/FE_OFC180_arp                    A ^ -> Z ^    BUF_X32    0.915   8.046    -2.878  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp3747A      -             INV_X32    0.006   8.052    -2.873  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp3747A      A ^ -> ZN v   INV_X32    0.339   8.391    -2.533  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4539A       -             AOI22_X4   0.002   8.394    -2.531  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4539A       A2 v -> ZN ^  AOI22_X4   1.489   9.882    -1.042  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp4474A6178  -             INV_X2     0.000   9.882    -1.042  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp4474A6178  A ^ -> ZN v   INV_X2     0.536   10.418   -0.506  
      TDSP_CORE_INST/EXECUTE_INST/p6556A              -             INV_X4     0.000   10.419   -0.506  
      TDSP_CORE_INST/EXECUTE_INST/p6556A              A v -> ZN ^   INV_X4     0.500   10.918   -0.006  
      TDSP_CORE_INST/EXECUTE_INST/p6426A25825         -             OR2_X1     0.000   10.918   -0.006  
      TDSP_CORE_INST/EXECUTE_INST/p6426A25825         A2 ^ -> ZN ^  OR2_X1     0.557   11.475   0.550  
      TDSP_CORE_INST/EXECUTE_INST/p6427A              -             OR2_X1     0.000   11.475   0.550  
      TDSP_CORE_INST/EXECUTE_INST/p6427A              A1 ^ -> ZN ^  OR2_X1     0.548   12.023   1.099  
      TDSP_CORE_INST/EXECUTE_INST/p6428A25823         -             OR2_X1     0.000   12.023   1.099  
      TDSP_CORE_INST/EXECUTE_INST/p6428A25823         A1 ^ -> ZN ^  OR2_X1     0.574   12.597   1.672  
      TDSP_CORE_INST/EXECUTE_INST/p6428A25822         -             OR2_X1     0.000   12.597   1.672  
      TDSP_CORE_INST/EXECUTE_INST/p6428A25822         A1 ^ -> ZN ^  OR2_X1     0.561   13.158   2.233  
      TDSP_CORE_INST/EXECUTE_INST/p6429A              -             OR2_X1     0.000   13.158   2.233  
      TDSP_CORE_INST/EXECUTE_INST/p6429A              A1 ^ -> ZN ^  OR2_X1     0.503   13.661   2.736  
      TDSP_CORE_INST/EXECUTE_INST/p6430A              -             OR2_X1     0.000   13.661   2.736  
      TDSP_CORE_INST/EXECUTE_INST/p6430A              A1 ^ -> ZN ^  OR2_X1     0.436   14.096   3.172  
      TDSP_CORE_INST/EXECUTE_INST/p6431A              -             OR2_X1     0.000   14.096   3.172  
      TDSP_CORE_INST/EXECUTE_INST/p6431A              A1 ^ -> ZN ^  OR2_X1     0.436   14.533   3.608  
      TDSP_CORE_INST/EXECUTE_INST/p6432A25812         -             OR2_X1     0.000   14.533   3.608  
      TDSP_CORE_INST/EXECUTE_INST/p6432A25812         A1 ^ -> ZN ^  OR2_X1     0.486   15.019   4.094  
      TDSP_CORE_INST/EXECUTE_INST/p6432A              -             OR2_X1     0.000   15.019   4.095  
      TDSP_CORE_INST/EXECUTE_INST/p6432A              A1 ^ -> ZN ^  OR2_X1     0.420   15.439   4.515  
      TDSP_CORE_INST/EXECUTE_INST/p6433A              -             OR2_X1     0.000   15.439   4.515  
      TDSP_CORE_INST/EXECUTE_INST/p6433A              A1 ^ -> ZN ^  OR2_X1     0.390   15.830   4.905  
      TDSP_CORE_INST/EXECUTE_INST/p6434A              -             OR2_X1     0.000   15.830   4.905  
      TDSP_CORE_INST/EXECUTE_INST/p6434A              A1 ^ -> ZN ^  OR2_X1     0.428   16.258   5.333  
      TDSP_CORE_INST/EXECUTE_INST/p6435A25805         -             OR2_X1     0.000   16.258   5.333  
      TDSP_CORE_INST/EXECUTE_INST/p6435A25805         A1 ^ -> ZN ^  OR2_X1     0.440   16.698   5.773  
      TDSP_CORE_INST/EXECUTE_INST/p6777A              -             XOR2_X2    0.000   16.698   5.773  
      TDSP_CORE_INST/EXECUTE_INST/p6777A              B ^ -> Z ^    XOR2_X2    0.783   17.481   6.556  
      TDSP_CORE_INST/EXECUTE_INST/p6109A              -             OAI221_X2  0.000   17.481   6.556  
      TDSP_CORE_INST/EXECUTE_INST/p6109A              C1 ^ -> ZN v  OAI221_X2  0.625   18.106   7.182  
      TDSP_CORE_INST/EXECUTE_INST/ar0_reg[14]         -             SDFF_X2    0.000   18.106   7.182  
      --------------------------------------------------------------------------------------------------
Path 268: VIOLATED Setup Check with Pin RAM_128x16_TEST_INST/RAM_128x16_INST/CLK 
Endpoint:   RAM_128x16_TEST_INST/RAM_128x16_INST/D[8] (^) checked with  leading edge of 'm_ram_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_ram_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.414
- Setup                        -0.463
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.477
- Arrival Time                 18.377
= Slack Time                  -10.900
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      ---------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell         Retime  Arrival  Required  
                                                                                Delay   Time     Time  
      ---------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -            -       5.361    -5.539  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2     0.673   6.034    -4.866  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8       0.000   6.034    -4.866  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8       1.260   7.295    -3.605  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1     0.006   7.301    -3.600  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1     0.408   7.709    -3.191  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2      0.000   7.709    -3.191  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2      1.874   9.583    -1.317  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4     0.000   9.583    -1.317  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4     0.528   10.111   -0.789  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4      0.000   10.111   -0.789  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4      3.264   13.375   2.475  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6103  -             AOI222_X1    0.007   13.383   2.483  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6103  B1 ^ -> ZN v  AOI222_X1    1.574   14.957   4.057  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6075  -             NAND3_X4     0.000   14.957   4.057  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6075  A2 v -> ZN ^  NAND3_X4     1.959   16.917   6.017  
      FE_OFC24_tdsp_data_out_8_                      -             BUF_X32      0.003   16.920   6.020  
      FE_OFC24_tdsp_data_out_8_                      A ^ -> Z ^    BUF_X32      1.227   18.147   7.247  
      RAM_128x16_TEST_INST/RAM_128x16_INST           -             ram_256x16A  0.230   18.377   7.477  
      ---------------------------------------------------------------------------------------------------
Path 269: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/ar0_reg[12]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/ar0_reg[12]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q    (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.204
- Setup                         1.636
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.167
- Arrival Time                 18.064
= Slack Time                  -10.897
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      --------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Retime  Arrival  Required  
                                                                                     Delay   Time     Time  
      --------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^          -          -       5.334    -5.563  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^ -> Q ^   SDFFS_X2   0.679   6.012    -4.885  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  -             BUF_X16    0.000   6.012    -4.885  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  A ^ -> Z ^    BUF_X16    1.351   7.363    -3.534  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25895               -             NOR2_X2    0.020   7.383    -3.513  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25895               A2 ^ -> ZN v  NOR2_X2    1.192   8.575    -2.321  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25889               -             NAND2_X1   0.000   8.575    -2.321  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25889               A1 v -> ZN ^  NAND2_X1   1.279   9.854    -1.042  
      TDSP_CORE_INST/EXECUTE_INST/p7399A                    -             NOR2_X2    0.000   9.854    -1.042  
      TDSP_CORE_INST/EXECUTE_INST/p7399A                    A2 ^ -> ZN v  NOR2_X2    0.511   10.366   -0.531  
      TDSP_CORE_INST/EXECUTE_INST/p9252A                    -             INV_X2     0.000   10.366   -0.531  
      TDSP_CORE_INST/EXECUTE_INST/p9252A                    A v -> ZN ^   INV_X2     0.903   11.269   0.372  
      TDSP_CORE_INST/EXECUTE_INST/p7718A                    -             NOR2_X4    0.000   11.269   0.372  
      TDSP_CORE_INST/EXECUTE_INST/p7718A                    A1 ^ -> ZN v  NOR2_X4    0.590   11.859   0.963  
      TDSP_CORE_INST/EXECUTE_INST/p7710A                    -             OR3_X2     0.000   11.860   0.963  
      TDSP_CORE_INST/EXECUTE_INST/p7710A                    A2 v -> ZN v  OR3_X2     1.327   13.187   2.290  
      TDSP_CORE_INST/EXECUTE_INST/p8339A                    -             NAND2_X1   0.000   13.187   2.290  
      TDSP_CORE_INST/EXECUTE_INST/p8339A                    A1 v -> ZN ^  NAND2_X1   0.566   13.752   2.856  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFC4_n_627             -             BUF_X4     0.000   13.753   2.856  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFC4_n_627             A ^ -> Z ^    BUF_X4     2.917   16.670   5.773  
      TDSP_CORE_INST/EXECUTE_INST/p6775A25797               -             OAI221_X2  0.007   16.677   5.780  
      TDSP_CORE_INST/EXECUTE_INST/p6775A25797               B2 ^ -> ZN v  OAI221_X2  1.387   18.064   7.167  
      TDSP_CORE_INST/EXECUTE_INST/ar0_reg[12]               -             SDFF_X2    0.000   18.064   7.167  
      --------------------------------------------------------------------------------------------------------
Path 270: VIOLATED Setup Check with Pin RAM_128x16_TEST_INST/RAM_128x16_INST/CLK 
Endpoint:   RAM_128x16_TEST_INST/RAM_128x16_INST/D[13] (^) checked with  leading edge of 'm_ram_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q    (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_ram_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.414
- Setup                        -0.464
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.477
- Arrival Time                 18.337
= Slack Time                  -10.860
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      ---------------------------------------------------------------------------------------------------------------------
      Instance                                                         Arc           Cell         Retime  Arrival  Required  
                                                                                                  Delay   Time     Time  
      ---------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                            CK ^          -            -       5.361    -5.499  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                            CK ^ -> Q ^   SDFFS_X2     0.673   6.034    -4.825  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                      -             BUF_X8       0.000   6.034    -4.825  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                      A ^ -> Z ^    BUF_X8       1.260   7.295    -3.565  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                        -             NAND2_X1     0.006   7.301    -3.559  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                        A1 ^ -> ZN v  NAND2_X1     0.408   7.709    -3.151  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                        -             NOR4_X2      0.000   7.709    -3.151  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                        A4 v -> ZN ^  NOR4_X2      1.874   9.583    -1.276  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                    -             NAND2_X4     0.000   9.583    -1.276  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                    A1 ^ -> ZN v  NAND2_X4     0.528   10.111   -0.749  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                        -             NOR2_X4      0.000   10.111   -0.749  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                        A2 v -> ZN ^  NOR2_X4      3.264   13.375   2.516  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6111                    -             AOI222_X1    0.007   13.382   2.522  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6111                    B1 ^ -> ZN v  AOI222_X1    1.305   14.687   3.828  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6077                    -             NAND3_X1     0.000   14.687   3.828  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6077                    A2 v -> ZN ^  NAND3_X1     0.863   15.551   4.691  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC481_tdsp_data_out_13_  -             BUF_X16      0.000   15.551   4.691  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC481_tdsp_data_out_13_  A ^ -> Z ^    BUF_X16      0.506   16.056   5.197  
      FE_OFC10_tdsp_data_out_13_                                       -             BUF_X4       0.000   16.056   5.197  
      FE_OFC10_tdsp_data_out_13_                                       A ^ -> Z ^    BUF_X4       0.194   16.251   5.391  
      FE_OFC407_tdsp_data_out_13_                                      -             BUF_X16      0.000   16.251   5.391  
      FE_OFC407_tdsp_data_out_13_                                      A ^ -> Z ^    BUF_X16      0.355   16.606   5.747  
      FE_OFCC482_FE_OFN407_tdsp_data_out_13_                           -             BUF_X16      0.002   16.608   5.749  
      FE_OFCC482_FE_OFN407_tdsp_data_out_13_                           A ^ -> Z ^    BUF_X16      0.642   17.250   6.390  
      FE_OFCC543_FE_OFN407_tdsp_data_out_13_                           -             BUF_X16      0.003   17.253   6.394  
      FE_OFCC543_FE_OFN407_tdsp_data_out_13_                           A ^ -> Z ^    BUF_X16      0.845   18.098   7.239  
      RAM_128x16_TEST_INST/RAM_128x16_INST                             -             ram_256x16A  0.239   18.337   7.477  
      ---------------------------------------------------------------------------------------------------------------------
Path 271: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/ar0_reg[9]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/ar0_reg[9]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.265
- Setup                         1.633
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.232
- Arrival Time                 18.078
= Slack Time                  -10.847
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      --------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Retime  Arrival  Required  
                                                                                     Delay   Time     Time  
      --------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^          -          -       5.334    -5.513  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^ -> Q ^   SDFFS_X2   0.679   6.012    -4.835  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  -             BUF_X16    0.000   6.012    -4.835  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  A ^ -> Z ^    BUF_X16    1.351   7.363    -3.484  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25895               -             NOR2_X2    0.020   7.383    -3.463  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25895               A2 ^ -> ZN v  NOR2_X2    1.192   8.575    -2.271  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25889               -             NAND2_X1   0.000   8.575    -2.271  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25889               A1 v -> ZN ^  NAND2_X1   1.279   9.854    -0.992  
      TDSP_CORE_INST/EXECUTE_INST/p7399A                    -             NOR2_X2    0.000   9.854    -0.992  
      TDSP_CORE_INST/EXECUTE_INST/p7399A                    A2 ^ -> ZN v  NOR2_X2    0.511   10.366   -0.481  
      TDSP_CORE_INST/EXECUTE_INST/p9252A                    -             INV_X2     0.000   10.366   -0.481  
      TDSP_CORE_INST/EXECUTE_INST/p9252A                    A v -> ZN ^   INV_X2     0.903   11.269   0.422  
      TDSP_CORE_INST/EXECUTE_INST/p7718A                    -             NOR2_X4    0.000   11.269   0.422  
      TDSP_CORE_INST/EXECUTE_INST/p7718A                    A1 ^ -> ZN v  NOR2_X4    0.590   11.859   1.013  
      TDSP_CORE_INST/EXECUTE_INST/p7710A                    -             OR3_X2     0.000   11.860   1.013  
      TDSP_CORE_INST/EXECUTE_INST/p7710A                    A2 v -> ZN v  OR3_X2     1.327   13.187   2.340  
      TDSP_CORE_INST/EXECUTE_INST/p8339A                    -             NAND2_X1   0.000   13.187   2.340  
      TDSP_CORE_INST/EXECUTE_INST/p8339A                    A1 v -> ZN ^  NAND2_X1   0.566   13.752   2.906  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFC4_n_627             -             BUF_X4     0.000   13.753   2.906  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFC4_n_627             A ^ -> Z ^    BUF_X4     2.917   16.670   5.823  
      TDSP_CORE_INST/EXECUTE_INST/p7893A25806               -             OAI221_X2  0.006   16.676   5.829  
      TDSP_CORE_INST/EXECUTE_INST/p7893A25806               B2 ^ -> ZN v  OAI221_X2  1.402   18.078   7.232  
      TDSP_CORE_INST/EXECUTE_INST/ar0_reg[9]                -             SDFF_X2    0.000   18.078   7.232  
      --------------------------------------------------------------------------------------------------------
Path 272: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/ar0_reg[8]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/ar0_reg[8]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.260
- Setup                         1.638
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.222
- Arrival Time                 18.065
= Slack Time                  -10.843
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      --------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Retime  Arrival  Required  
                                                                                     Delay   Time     Time  
      --------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^          -          -       5.334    -5.509  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^ -> Q ^   SDFFS_X2   0.679   6.012    -4.831  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  -             BUF_X16    0.000   6.012    -4.831  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  A ^ -> Z ^    BUF_X16    1.351   7.363    -3.480  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25895               -             NOR2_X2    0.020   7.383    -3.459  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25895               A2 ^ -> ZN v  NOR2_X2    1.192   8.575    -2.267  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25889               -             NAND2_X1   0.000   8.575    -2.267  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25889               A1 v -> ZN ^  NAND2_X1   1.279   9.854    -0.988  
      TDSP_CORE_INST/EXECUTE_INST/p7399A                    -             NOR2_X2    0.000   9.854    -0.988  
      TDSP_CORE_INST/EXECUTE_INST/p7399A                    A2 ^ -> ZN v  NOR2_X2    0.511   10.366   -0.477  
      TDSP_CORE_INST/EXECUTE_INST/p9252A                    -             INV_X2     0.000   10.366   -0.477  
      TDSP_CORE_INST/EXECUTE_INST/p9252A                    A v -> ZN ^   INV_X2     0.903   11.269   0.426  
      TDSP_CORE_INST/EXECUTE_INST/p7718A                    -             NOR2_X4    0.000   11.269   0.426  
      TDSP_CORE_INST/EXECUTE_INST/p7718A                    A1 ^ -> ZN v  NOR2_X4    0.590   11.859   1.017  
      TDSP_CORE_INST/EXECUTE_INST/p7710A                    -             OR3_X2     0.000   11.860   1.017  
      TDSP_CORE_INST/EXECUTE_INST/p7710A                    A2 v -> ZN v  OR3_X2     1.327   13.187   2.344  
      TDSP_CORE_INST/EXECUTE_INST/p8339A                    -             NAND2_X1   0.000   13.187   2.344  
      TDSP_CORE_INST/EXECUTE_INST/p8339A                    A1 v -> ZN ^  NAND2_X1   0.566   13.752   2.910  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFC4_n_627             -             BUF_X4     0.000   13.753   2.910  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFC4_n_627             A ^ -> Z ^    BUF_X4     2.917   16.670   5.827  
      TDSP_CORE_INST/EXECUTE_INST/p8083A                    -             OAI221_X2  0.006   16.676   5.833  
      TDSP_CORE_INST/EXECUTE_INST/p8083A                    B1 ^ -> ZN v  OAI221_X2  1.389   18.065   7.222  
      TDSP_CORE_INST/EXECUTE_INST/ar0_reg[8]                -             SDFF_X2    0.000   18.065   7.222  
      --------------------------------------------------------------------------------------------------------
Path 273: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/ar0_reg[10]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/ar0_reg[10]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q    (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.252
- Setup                         1.634
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.219
- Arrival Time                 18.058
= Slack Time                  -10.840
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      --------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Retime  Arrival  Required  
                                                                                     Delay   Time     Time  
      --------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^          -          -       5.334    -5.506  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^ -> Q ^   SDFFS_X2   0.679   6.012    -4.828  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  -             BUF_X16    0.000   6.012    -4.828  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  A ^ -> Z ^    BUF_X16    1.351   7.363    -3.477  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25895               -             NOR2_X2    0.020   7.383    -3.456  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25895               A2 ^ -> ZN v  NOR2_X2    1.192   8.575    -2.265  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25889               -             NAND2_X1   0.000   8.575    -2.265  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25889               A1 v -> ZN ^  NAND2_X1   1.279   9.854    -0.985  
      TDSP_CORE_INST/EXECUTE_INST/p7399A                    -             NOR2_X2    0.000   9.854    -0.985  
      TDSP_CORE_INST/EXECUTE_INST/p7399A                    A2 ^ -> ZN v  NOR2_X2    0.511   10.366   -0.474  
      TDSP_CORE_INST/EXECUTE_INST/p9252A                    -             INV_X2     0.000   10.366   -0.474  
      TDSP_CORE_INST/EXECUTE_INST/p9252A                    A v -> ZN ^   INV_X2     0.903   11.269   0.429  
      TDSP_CORE_INST/EXECUTE_INST/p7718A                    -             NOR2_X4    0.000   11.269   0.429  
      TDSP_CORE_INST/EXECUTE_INST/p7718A                    A1 ^ -> ZN v  NOR2_X4    0.590   11.859   1.020  
      TDSP_CORE_INST/EXECUTE_INST/p7710A                    -             OR3_X2     0.000   11.860   1.020  
      TDSP_CORE_INST/EXECUTE_INST/p7710A                    A2 v -> ZN v  OR3_X2     1.327   13.187   2.347  
      TDSP_CORE_INST/EXECUTE_INST/p8339A                    -             NAND2_X1   0.000   13.187   2.347  
      TDSP_CORE_INST/EXECUTE_INST/p8339A                    A1 v -> ZN ^  NAND2_X1   0.566   13.752   2.913  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFC4_n_627             -             BUF_X4     0.000   13.753   2.913  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFC4_n_627             A ^ -> Z ^    BUF_X4     2.917   16.670   5.830  
      TDSP_CORE_INST/EXECUTE_INST/p7520A                    -             OAI221_X2  0.007   16.676   5.837  
      TDSP_CORE_INST/EXECUTE_INST/p7520A                    B2 ^ -> ZN v  OAI221_X2  1.382   18.058   7.218  
      TDSP_CORE_INST/EXECUTE_INST/ar0_reg[10]               -             SDFF_X2    0.000   18.058   7.219  
      --------------------------------------------------------------------------------------------------------
Path 274: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/ar0_reg[2]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/ar0_reg[2]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.145
- Setup                         0.738
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.007
- Arrival Time                 18.808
= Slack Time                  -10.801
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      --------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Retime  Arrival  Required  
                                                                                     Delay   Time     Time  
      --------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^          -          -       5.334    -5.467  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^ -> Q ^   SDFFS_X2   0.679   6.012    -4.789  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  -             BUF_X16    0.000   6.012    -4.789  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  A ^ -> Z ^    BUF_X16    1.351   7.363    -3.438  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25895               -             NOR2_X2    0.020   7.383    -3.418  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25895               A2 ^ -> ZN v  NOR2_X2    1.192   8.575    -2.226  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25889               -             NAND2_X1   0.000   8.575    -2.226  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25889               A1 v -> ZN ^  NAND2_X1   1.279   9.854    -0.946  
      TDSP_CORE_INST/EXECUTE_INST/p7399A                    -             NOR2_X2    0.000   9.854    -0.946  
      TDSP_CORE_INST/EXECUTE_INST/p7399A                    A2 ^ -> ZN v  NOR2_X2    0.511   10.366   -0.435  
      TDSP_CORE_INST/EXECUTE_INST/p9252A                    -             INV_X2     0.000   10.366   -0.435  
      TDSP_CORE_INST/EXECUTE_INST/p9252A                    A v -> ZN ^   INV_X2     0.903   11.269   0.468  
      TDSP_CORE_INST/EXECUTE_INST/p7718A                    -             NOR2_X4    0.000   11.269   0.468  
      TDSP_CORE_INST/EXECUTE_INST/p7718A                    A1 ^ -> ZN v  NOR2_X4    0.590   11.859   1.059  
      TDSP_CORE_INST/EXECUTE_INST/p7710A                    -             OR3_X2     0.000   11.860   1.059  
      TDSP_CORE_INST/EXECUTE_INST/p7710A                    A2 v -> ZN v  OR3_X2     1.327   13.187   2.386  
      TDSP_CORE_INST/EXECUTE_INST/p7697A                    -             INV_X4     0.000   13.187   2.386  
      TDSP_CORE_INST/EXECUTE_INST/p7697A                    A v -> ZN ^   INV_X4     3.255   16.442   5.641  
      TDSP_CORE_INST/EXECUTE_INST/p7729A                    -             AOI222_X1  0.001   16.443   5.642  
      TDSP_CORE_INST/EXECUTE_INST/p7729A                    A1 ^ -> ZN v  AOI222_X1  0.960   17.403   6.602  
      TDSP_CORE_INST/EXECUTE_INST/p7562A25821               -             OAI221_X2  0.000   17.403   6.602  
      TDSP_CORE_INST/EXECUTE_INST/p7562A25821               A v -> ZN ^   OAI221_X2  1.405   18.808   8.007  
      TDSP_CORE_INST/EXECUTE_INST/ar0_reg[2]                -             SDFF_X2    0.000   18.808   8.007  
      --------------------------------------------------------------------------------------------------------
Path 275: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/ar0_reg[11]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/ar0_reg[11]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q    (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.263
- Setup                         1.624
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.239
- Arrival Time                 18.036
= Slack Time                  -10.796
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      --------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Retime  Arrival  Required  
                                                                                     Delay   Time     Time  
      --------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^          -          -       5.334    -5.463  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^ -> Q ^   SDFFS_X2   0.679   6.012    -4.784  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  -             BUF_X16    0.000   6.012    -4.784  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  A ^ -> Z ^    BUF_X16    1.351   7.363    -3.433  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25895               -             NOR2_X2    0.020   7.383    -3.413  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25895               A2 ^ -> ZN v  NOR2_X2    1.192   8.575    -2.221  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25889               -             NAND2_X1   0.000   8.575    -2.221  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25889               A1 v -> ZN ^  NAND2_X1   1.279   9.854    -0.942  
      TDSP_CORE_INST/EXECUTE_INST/p7399A                    -             NOR2_X2    0.000   9.854    -0.942  
      TDSP_CORE_INST/EXECUTE_INST/p7399A                    A2 ^ -> ZN v  NOR2_X2    0.511   10.366   -0.431  
      TDSP_CORE_INST/EXECUTE_INST/p9252A                    -             INV_X2     0.000   10.366   -0.431  
      TDSP_CORE_INST/EXECUTE_INST/p9252A                    A v -> ZN ^   INV_X2     0.903   11.269   0.473  
      TDSP_CORE_INST/EXECUTE_INST/p7718A                    -             NOR2_X4    0.000   11.269   0.473  
      TDSP_CORE_INST/EXECUTE_INST/p7718A                    A1 ^ -> ZN v  NOR2_X4    0.590   11.859   1.063  
      TDSP_CORE_INST/EXECUTE_INST/p7710A                    -             OR3_X2     0.000   11.860   1.064  
      TDSP_CORE_INST/EXECUTE_INST/p7710A                    A2 v -> ZN v  OR3_X2     1.327   13.187   2.391  
      TDSP_CORE_INST/EXECUTE_INST/p8339A                    -             NAND2_X1   0.000   13.187   2.391  
      TDSP_CORE_INST/EXECUTE_INST/p8339A                    A1 v -> ZN ^  NAND2_X1   0.566   13.752   2.956  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFC4_n_627             -             BUF_X4     0.000   13.753   2.956  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFC4_n_627             A ^ -> Z ^    BUF_X4     2.917   16.670   5.873  
      TDSP_CORE_INST/EXECUTE_INST/p7148A                    -             OAI221_X2  0.007   16.676   5.880  
      TDSP_CORE_INST/EXECUTE_INST/p7148A                    B2 ^ -> ZN v  OAI221_X2  1.359   18.036   7.239  
      TDSP_CORE_INST/EXECUTE_INST/ar0_reg[11]               -             SDFF_X2    0.000   18.036   7.239  
      --------------------------------------------------------------------------------------------------------
Path 276: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/ar0_reg[1]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/ar0_reg[1]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.145
- Setup                         0.738
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.006
- Arrival Time                 18.768
= Slack Time                  -10.761
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      --------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Retime  Arrival  Required  
                                                                                     Delay   Time     Time  
      --------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^          -          -       5.334    -5.428  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^ -> Q ^   SDFFS_X2   0.679   6.012    -4.749  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  -             BUF_X16    0.000   6.012    -4.749  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  A ^ -> Z ^    BUF_X16    1.351   7.363    -3.398  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25895               -             NOR2_X2    0.020   7.383    -3.378  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25895               A2 ^ -> ZN v  NOR2_X2    1.192   8.575    -2.186  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25889               -             NAND2_X1   0.000   8.575    -2.186  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25889               A1 v -> ZN ^  NAND2_X1   1.279   9.854    -0.907  
      TDSP_CORE_INST/EXECUTE_INST/p7399A                    -             NOR2_X2    0.000   9.854    -0.907  
      TDSP_CORE_INST/EXECUTE_INST/p7399A                    A2 ^ -> ZN v  NOR2_X2    0.511   10.366   -0.396  
      TDSP_CORE_INST/EXECUTE_INST/p9252A                    -             INV_X2     0.000   10.366   -0.396  
      TDSP_CORE_INST/EXECUTE_INST/p9252A                    A v -> ZN ^   INV_X2     0.903   11.269   0.507  
      TDSP_CORE_INST/EXECUTE_INST/p7718A                    -             NOR2_X4    0.000   11.269   0.508  
      TDSP_CORE_INST/EXECUTE_INST/p7718A                    A1 ^ -> ZN v  NOR2_X4    0.590   11.859   1.098  
      TDSP_CORE_INST/EXECUTE_INST/p7710A                    -             OR3_X2     0.000   11.860   1.099  
      TDSP_CORE_INST/EXECUTE_INST/p7710A                    A2 v -> ZN v  OR3_X2     1.327   13.187   2.425  
      TDSP_CORE_INST/EXECUTE_INST/p7697A                    -             INV_X4     0.000   13.187   2.425  
      TDSP_CORE_INST/EXECUTE_INST/p7697A                    A v -> ZN ^   INV_X4     3.255   16.442   5.680  
      TDSP_CORE_INST/EXECUTE_INST/p7741A                    -             AOI222_X1  0.001   16.443   5.682  
      TDSP_CORE_INST/EXECUTE_INST/p7741A                    A1 ^ -> ZN v  AOI222_X1  0.926   17.369   6.607  
      TDSP_CORE_INST/EXECUTE_INST/p7574A                    -             OAI221_X2  0.000   17.369   6.607  
      TDSP_CORE_INST/EXECUTE_INST/p7574A                    A v -> ZN ^   OAI221_X2  1.399   18.768   8.006  
      TDSP_CORE_INST/EXECUTE_INST/ar0_reg[1]                -             SDFF_X2    0.000   18.768   8.006  
      --------------------------------------------------------------------------------------------------------
Path 277: VIOLATED Setup Check with Pin RAM_128x16_TEST_INST/RAM_128x16_INST/CLK 
Endpoint:   RAM_128x16_TEST_INST/RAM_128x16_INST/D[11] (^) checked with  leading edge of 'm_ram_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q    (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_ram_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.414
- Setup                        -0.474
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.488
- Arrival Time                 18.246
= Slack Time                  -10.758
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      ---------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell         Retime  Arrival  Required  
                                                                                Delay   Time     Time  
      ---------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -            -       5.361    -5.397  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2     0.673   6.034    -4.724  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8       0.000   6.034    -4.724  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8       1.260   7.295    -3.463  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1     0.006   7.301    -3.458  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1     0.408   7.709    -3.049  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2      0.000   7.709    -3.049  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2      1.874   9.583    -1.175  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4     0.000   9.583    -1.175  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4     0.528   10.111   -0.647  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4      0.000   10.111   -0.647  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4      3.264   13.375   2.617  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6116  -             AOI222_X1    0.007   13.382   2.624  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6116  B1 ^ -> ZN v  AOI222_X1    1.666   15.049   4.290  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6086  -             NAND3_X4     0.000   15.049   4.291  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6086  A2 v -> ZN ^  NAND3_X4     1.133   16.182   5.424  
      FE_SIG_C578_tdsp_data_out_11_                  -             BUF_X16      0.000   16.182   5.424  
      FE_SIG_C578_tdsp_data_out_11_                  A ^ -> Z ^    BUF_X16      0.649   16.831   6.073  
      FE_OFC30_tdsp_data_out_11_                     -             BUF_X16      0.002   16.833   6.074  
      FE_OFC30_tdsp_data_out_11_                     A ^ -> Z ^    BUF_X16      0.559   17.391   6.633  
      FE_OFCC474_FE_OFN30_tdsp_data_out_11_          -             BUF_X32      0.004   17.395   6.637  
      FE_OFCC474_FE_OFN30_tdsp_data_out_11_          A ^ -> Z ^    BUF_X32      0.673   18.068   7.310  
      RAM_128x16_TEST_INST/RAM_128x16_INST           -             ram_256x16A  0.178   18.246   7.488  
      ---------------------------------------------------------------------------------------------------
Path 278: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/ar1_reg[14]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/ar1_reg[14]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q     (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.213
- Setup                         1.383
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.430
- Arrival Time                 18.110
= Slack Time                  -10.680
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      --------------------------------------------------------------------------------------------------
      Instance                                        Arc           Cell       Retime  Arrival  Required  
                                                                               Delay   Time     Time  
      --------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg             CK ^          -          -       5.218    -5.462  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg             CK ^ -> Q ^   SDFFR_X2   1.914   7.132    -3.548  
      TDSP_CORE_INST/FE_OFC180_arp                    -             BUF_X32    0.000   7.132    -3.548  
      TDSP_CORE_INST/FE_OFC180_arp                    A ^ -> Z ^    BUF_X32    0.915   8.046    -2.633  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp3747A      -             INV_X32    0.006   8.052    -2.628  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp3747A      A ^ -> ZN v   INV_X32    0.339   8.391    -2.288  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4539A       -             AOI22_X4   0.002   8.394    -2.286  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4539A       A2 v -> ZN ^  AOI22_X4   1.489   9.882    -0.797  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp4474A6178  -             INV_X2     0.000   9.882    -0.797  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp4474A6178  A ^ -> ZN v   INV_X2     0.536   10.418   -0.261  
      TDSP_CORE_INST/EXECUTE_INST/p6556A              -             INV_X4     0.000   10.419   -0.261  
      TDSP_CORE_INST/EXECUTE_INST/p6556A              A v -> ZN ^   INV_X4     0.500   10.918   0.239  
      TDSP_CORE_INST/EXECUTE_INST/p6426A25825         -             OR2_X1     0.000   10.918   0.239  
      TDSP_CORE_INST/EXECUTE_INST/p6426A25825         A2 ^ -> ZN ^  OR2_X1     0.557   11.475   0.795  
      TDSP_CORE_INST/EXECUTE_INST/p6427A              -             OR2_X1     0.000   11.475   0.795  
      TDSP_CORE_INST/EXECUTE_INST/p6427A              A1 ^ -> ZN ^  OR2_X1     0.548   12.023   1.343  
      TDSP_CORE_INST/EXECUTE_INST/p6428A25823         -             OR2_X1     0.000   12.023   1.344  
      TDSP_CORE_INST/EXECUTE_INST/p6428A25823         A1 ^ -> ZN ^  OR2_X1     0.574   12.597   1.917  
      TDSP_CORE_INST/EXECUTE_INST/p6428A25822         -             OR2_X1     0.000   12.597   1.917  
      TDSP_CORE_INST/EXECUTE_INST/p6428A25822         A1 ^ -> ZN ^  OR2_X1     0.561   13.158   2.478  
      TDSP_CORE_INST/EXECUTE_INST/p6429A              -             OR2_X1     0.000   13.158   2.478  
      TDSP_CORE_INST/EXECUTE_INST/p6429A              A1 ^ -> ZN ^  OR2_X1     0.503   13.661   2.981  
      TDSP_CORE_INST/EXECUTE_INST/p6430A              -             OR2_X1     0.000   13.661   2.981  
      TDSP_CORE_INST/EXECUTE_INST/p6430A              A1 ^ -> ZN ^  OR2_X1     0.436   14.096   3.417  
      TDSP_CORE_INST/EXECUTE_INST/p6431A              -             OR2_X1     0.000   14.096   3.417  
      TDSP_CORE_INST/EXECUTE_INST/p6431A              A1 ^ -> ZN ^  OR2_X1     0.436   14.533   3.853  
      TDSP_CORE_INST/EXECUTE_INST/p6432A25812         -             OR2_X1     0.000   14.533   3.853  
      TDSP_CORE_INST/EXECUTE_INST/p6432A25812         A1 ^ -> ZN ^  OR2_X1     0.486   15.019   4.339  
      TDSP_CORE_INST/EXECUTE_INST/p6432A              -             OR2_X1     0.000   15.019   4.339  
      TDSP_CORE_INST/EXECUTE_INST/p6432A              A1 ^ -> ZN ^  OR2_X1     0.420   15.439   4.760  
      TDSP_CORE_INST/EXECUTE_INST/p6433A              -             OR2_X1     0.000   15.439   4.760  
      TDSP_CORE_INST/EXECUTE_INST/p6433A              A1 ^ -> ZN ^  OR2_X1     0.390   15.830   5.150  
      TDSP_CORE_INST/EXECUTE_INST/p6434A              -             OR2_X1     0.000   15.830   5.150  
      TDSP_CORE_INST/EXECUTE_INST/p6434A              A1 ^ -> ZN ^  OR2_X1     0.428   16.258   5.578  
      TDSP_CORE_INST/EXECUTE_INST/p6435A25805         -             OR2_X1     0.000   16.258   5.578  
      TDSP_CORE_INST/EXECUTE_INST/p6435A25805         A1 ^ -> ZN ^  OR2_X1     0.440   16.698   6.018  
      TDSP_CORE_INST/EXECUTE_INST/p6777A              -             XOR2_X2    0.000   16.698   6.018  
      TDSP_CORE_INST/EXECUTE_INST/p6777A              B ^ -> Z ^    XOR2_X2    0.783   17.481   6.801  
      TDSP_CORE_INST/EXECUTE_INST/p6109A25790         -             OAI221_X2  0.000   17.481   6.801  
      TDSP_CORE_INST/EXECUTE_INST/p6109A25790         C1 ^ -> ZN v  OAI221_X2  0.629   18.109   7.430  
      TDSP_CORE_INST/EXECUTE_INST/ar1_reg[14]         -             SDFF_X2    0.000   18.110   7.430  
      --------------------------------------------------------------------------------------------------
Path 279: VIOLATED Setup Check with Pin RAM_128x16_TEST_INST/RAM_128x16_INST/CLK 
Endpoint:   RAM_128x16_TEST_INST/RAM_128x16_INST/D[9] (^) checked with  leading edge of 'm_ram_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_ram_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.414
- Setup                        -0.474
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.488
- Arrival Time                 18.113
= Slack Time                  -10.625
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      ---------------------------------------------------------------------------------------------------
      Instance                                       Arc           Cell         Retime  Arrival  Required  
                                                                                Delay   Time     Time  
      ---------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^          -            -       5.361    -5.264  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]          CK ^ -> Q ^   SDFFS_X2     0.673   6.034    -4.590  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    -             BUF_X8       0.000   6.034    -4.590  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_    A ^ -> Z ^    BUF_X8       1.260   7.295    -3.330  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      -             NAND2_X1     0.006   7.301    -3.324  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A      A1 ^ -> ZN v  NAND2_X1     0.408   7.709    -2.916  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      -             NOR4_X2      0.000   7.709    -2.916  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A      A4 v -> ZN ^  NOR4_X2      1.874   9.583    -1.042  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  -             NAND2_X4     0.000   9.583    -1.042  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133  A1 ^ -> ZN v  NAND2_X4     0.528   10.111   -0.514  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      -             NOR2_X4      0.000   10.111   -0.514  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D      A2 v -> ZN ^  NOR2_X4      3.264   13.375   2.751  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A      -             AOI222_X1    0.007   13.383   2.758  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A      B1 ^ -> ZN v  AOI222_X1    1.675   15.058   4.433  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6074  -             NAND3_X4     0.000   15.058   4.433  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6074  A2 v -> ZN ^  NAND3_X4     1.109   16.167   5.542  
      FE_SIG_C579_tdsp_data_out_9_                   -             BUF_X16      0.000   16.167   5.542  
      FE_SIG_C579_tdsp_data_out_9_                   A ^ -> Z ^    BUF_X16      0.563   16.730   6.105  
      FE_OFC21_tdsp_data_out_9_                      -             BUF_X16      0.000   16.730   6.105  
      FE_OFC21_tdsp_data_out_9_                      A ^ -> Z ^    BUF_X16      0.472   17.202   6.577  
      FE_OFCC475_FE_OFN21_tdsp_data_out_9_           -             BUF_X32      0.002   17.205   6.580  
      FE_OFCC475_FE_OFN21_tdsp_data_out_9_           A ^ -> Z ^    BUF_X32      0.726   17.930   7.305  
      RAM_128x16_TEST_INST/RAM_128x16_INST           -             ram_256x16A  0.183   18.113   7.488  
      ---------------------------------------------------------------------------------------------------
Path 280: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/ar1_reg[13]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/ar1_reg[13]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q     (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.204
- Setup                         1.402
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.401
- Arrival Time                 17.968
= Slack Time                  -10.567
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      --------------------------------------------------------------------------------------------------
      Instance                                        Arc           Cell       Retime  Arrival  Required  
                                                                               Delay   Time     Time  
      --------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg             CK ^          -          -       5.218    -5.349  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg             CK ^ -> Q ^   SDFFR_X2   1.914   7.132    -3.435  
      TDSP_CORE_INST/FE_OFC180_arp                    -             BUF_X32    0.000   7.132    -3.435  
      TDSP_CORE_INST/FE_OFC180_arp                    A ^ -> Z ^    BUF_X32    0.915   8.046    -2.521  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A       -             AOI22_X4   0.003   8.050    -2.517  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A       B2 ^ -> ZN v  AOI22_X4   0.711   8.760    -1.807  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp4238A6176  -             INV_X2     0.000   8.760    -1.807  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp4238A6176  A v -> ZN ^   INV_X2     0.649   9.410    -1.157  
      TDSP_CORE_INST/EXECUTE_INST/p5722A              -             OR2_X2     0.000   9.410    -1.157  
      TDSP_CORE_INST/EXECUTE_INST/p5722A              A2 ^ -> ZN ^  OR2_X2     0.519   9.928    -0.638  
      TDSP_CORE_INST/EXECUTE_INST/p5723A              -             OR2_X1     0.000   9.928    -0.638  
      TDSP_CORE_INST/EXECUTE_INST/p5723A              A1 ^ -> ZN ^  OR2_X1     0.595   10.523   -0.043  
      TDSP_CORE_INST/EXECUTE_INST/p5724A25824         -             OR2_X1     0.000   10.523   -0.043  
      TDSP_CORE_INST/EXECUTE_INST/p5724A25824         A1 ^ -> ZN ^  OR2_X1     0.507   11.030   0.463  
      TDSP_CORE_INST/EXECUTE_INST/p5724A              -             OR2_X1     0.000   11.030   0.463  
      TDSP_CORE_INST/EXECUTE_INST/p5724A              A1 ^ -> ZN ^  OR2_X1     0.447   11.477   0.910  
      TDSP_CORE_INST/EXECUTE_INST/p5725A              -             OR2_X1     0.000   11.477   0.910  
      TDSP_CORE_INST/EXECUTE_INST/p5725A              A1 ^ -> ZN ^  OR2_X1     0.762   12.240   1.673  
      TDSP_CORE_INST/EXECUTE_INST/p5726A              -             OR2_X1     0.000   12.240   1.673  
      TDSP_CORE_INST/EXECUTE_INST/p5726A              A1 ^ -> ZN ^  OR2_X1     0.614   12.854   2.287  
      TDSP_CORE_INST/EXECUTE_INST/p5727A              -             OR2_X1     0.000   12.854   2.288  
      TDSP_CORE_INST/EXECUTE_INST/p5727A              A1 ^ -> ZN ^  OR2_X1     0.491   13.345   2.778  
      TDSP_CORE_INST/EXECUTE_INST/p5728A25815         -             OR2_X1     0.000   13.345   2.778  
      TDSP_CORE_INST/EXECUTE_INST/p5728A25815         A1 ^ -> ZN ^  OR2_X1     0.427   13.772   3.206  
      TDSP_CORE_INST/EXECUTE_INST/p5728A              -             OR2_X1     0.000   13.772   3.206  
      TDSP_CORE_INST/EXECUTE_INST/p5728A              A1 ^ -> ZN ^  OR2_X1     0.481   14.253   3.687  
      TDSP_CORE_INST/EXECUTE_INST/p5729A              -             OR2_X1     0.000   14.254   3.687  
      TDSP_CORE_INST/EXECUTE_INST/p5729A              A1 ^ -> ZN ^  OR2_X1     0.495   14.749   4.182  
      TDSP_CORE_INST/EXECUTE_INST/p5730A              -             OR2_X1     0.000   14.749   4.182  
      TDSP_CORE_INST/EXECUTE_INST/p5730A              A1 ^ -> ZN ^  OR2_X1     0.499   15.248   4.681  
      TDSP_CORE_INST/EXECUTE_INST/p5731A25807         -             OR2_X1     0.000   15.248   4.681  
      TDSP_CORE_INST/EXECUTE_INST/p5731A25807         A1 ^ -> ZN ^  OR2_X1     0.535   15.783   5.217  
      TDSP_CORE_INST/EXECUTE_INST/p5732A25804         -             OR2_X1     0.000   15.783   5.217  
      TDSP_CORE_INST/EXECUTE_INST/p5732A25804         A1 ^ -> ZN ^  OR2_X1     0.525   16.309   5.742  
      TDSP_CORE_INST/EXECUTE_INST/p6475A              -             INV_X2     0.000   16.309   5.742  
      TDSP_CORE_INST/EXECUTE_INST/p6475A              A ^ -> ZN v   INV_X2     0.211   16.520   5.953  
      TDSP_CORE_INST/EXECUTE_INST/p6413A              -             AOI21_X1   0.000   16.520   5.953  
      TDSP_CORE_INST/EXECUTE_INST/p6413A              A v -> ZN ^   AOI21_X1   0.727   17.247   6.680  
      TDSP_CORE_INST/EXECUTE_INST/p6414A25794         -             OAI221_X2  0.000   17.247   6.680  
      TDSP_CORE_INST/EXECUTE_INST/p6414A25794         B1 ^ -> ZN v  OAI221_X2  0.721   17.968   7.401  
      TDSP_CORE_INST/EXECUTE_INST/ar1_reg[13]         -             SDFF_X2    0.000   17.968   7.401  
      --------------------------------------------------------------------------------------------------
Path 281: VIOLATED Setup Check with Pin RESULTS_CONV_INST/ok_reg/CK 
Endpoint:   RESULTS_CONV_INST/ok_reg/D         (^) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/low_mag_reg[3]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.119
- Setup                         0.496
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.223
- Arrival Time                 18.776
= Slack Time                  -10.553
= Slack Time(original)        -10.805
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.311
     = Beginpoint Arrival Time       5.311
      ------------------------------------------------------------------------------------
      Instance                          Arc           Cell       Retime  Arrival  Required  
                                                                 Delay   Time     Time  
      ------------------------------------------------------------------------------------
      RESULTS_CONV_INST/low_mag_reg[3]  CK ^          -          -       5.311    -5.242  
      RESULTS_CONV_INST/low_mag_reg[3]  CK ^ -> Q v   SDFFR_X2   1.682   6.992    -3.561  
      RESULTS_CONV_INST/p8938A          -             INV_X2     0.001   6.994    -3.559  
      RESULTS_CONV_INST/p8938A          A v -> ZN ^   INV_X2     1.950   8.944    -1.609  
      RESULTS_CONV_INST/p8772A29249     -             AOI21_X1   0.000   8.944    -1.609  
      RESULTS_CONV_INST/p8772A29249     B2 ^ -> ZN v  AOI21_X1   0.786   9.729    -0.824  
      RESULTS_CONV_INST/p8772A          -             OR3_X4     0.000   9.729    -0.824  
      RESULTS_CONV_INST/p8772A          A1 v -> ZN v  OR3_X4     1.233   10.962   0.409  
      RESULTS_CONV_INST/p8756A          -             AOI211_X2  0.000   10.962   0.409  
      RESULTS_CONV_INST/p8756A          C1 v -> ZN ^  AOI211_X2  1.066   12.029   1.476  
      RESULTS_CONV_INST/p8750A          -             OR3_X4     0.000   12.029   1.476  
      RESULTS_CONV_INST/p8750A          A1 ^ -> ZN ^  OR3_X4     0.839   12.868   2.315  
      RESULTS_CONV_INST/p8729A          -             AOI211_X2  0.000   12.868   2.315  
      RESULTS_CONV_INST/p8729A          C1 ^ -> ZN v  AOI211_X2  0.283   13.152   2.599  
      RESULTS_CONV_INST/p8732A          -             NOR4_X2    0.000   13.152   2.599  
      RESULTS_CONV_INST/p8732A          A1 v -> ZN ^  NOR4_X2    0.904   14.056   3.502  
      RESULTS_CONV_INST/p8524A          -             OAI211_X1  0.000   14.056   3.502  
      RESULTS_CONV_INST/p8524A          C1 ^ -> ZN v  OAI211_X1  0.617   14.672   4.119  
      RESULTS_CONV_INST/p8433A          -             OAI22_X4   0.000   14.672   4.119  
      RESULTS_CONV_INST/p8433A          B2 v -> ZN ^  OAI22_X4   3.100   17.772   7.219  
      RESULTS_CONV_INST/p8432A          -             MUX2_X2    0.004   17.776   7.223  
      RESULTS_CONV_INST/p8432A          A ^ -> Z ^    MUX2_X2    1.000   18.776   8.222  
      RESULTS_CONV_INST/ok_reg          -             SDFF_X2    0.000   18.776   8.223  
      ------------------------------------------------------------------------------------
Path 282: VIOLATED Setup Check with Pin RAM_128x16_TEST_INST/RAM_128x16_INST/CLK 
Endpoint:   RAM_128x16_TEST_INST/RAM_128x16_INST/D[7] (^) checked with  leading edge of 'm_ram_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_ram_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.414
- Setup                        -0.443
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.457
- Arrival Time                 17.951
= Slack Time                  -10.494
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      ------------------------------------------------------------------------------------------------------------------
      Instance                                                      Arc           Cell         Retime  Arrival  Required  
                                                                                               Delay   Time     Time  
      ------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^          -            -       5.361    -5.133  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^ -> Q ^   SDFFS_X2     0.673   6.034    -4.460  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   -             BUF_X8       0.000   6.034    -4.460  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   A ^ -> Z ^    BUF_X8       1.260   7.295    -3.199  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     -             NAND2_X1     0.006   7.301    -3.194  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     A1 ^ -> ZN v  NAND2_X1     0.408   7.709    -2.785  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     -             NOR4_X2      0.000   7.709    -2.785  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     A4 v -> ZN ^  NOR4_X2      1.874   9.583    -0.911  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 -             NAND2_X4     0.000   9.583    -0.911  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 A1 ^ -> ZN v  NAND2_X4     0.528   10.111   -0.383  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     -             NOR2_X4      0.000   10.111   -0.383  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     A2 v -> ZN ^  NOR2_X4      3.264   13.375   2.881  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6105                 -             AOI222_X1    0.007   13.383   2.889  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6105                 B1 ^ -> ZN v  AOI222_X1    1.272   14.655   4.161  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6076                 -             NAND3_X1     0.000   14.655   4.161  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6076                 A2 v -> ZN ^  NAND3_X1     1.717   16.372   5.878  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC28_tdsp_data_out_7_  -             BUF_X32      0.000   16.372   5.878  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC28_tdsp_data_out_7_  A ^ -> Z ^    BUF_X32      1.274   17.646   7.152  
      RAM_128x16_TEST_INST/RAM_128x16_INST                          -             ram_256x16A  0.305   17.951   7.457  
      ------------------------------------------------------------------------------------------------------------------
Path 283: VIOLATED Setup Check with Pin TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg[2]/CK 
Endpoint:   TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg[2]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q                    (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.288
- Setup                         1.342
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.546
- Arrival Time                 18.022
= Slack Time                  -10.477
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      ----------------------------------------------------------------------------------------------------------
      Instance                                                Arc           Cell       Retime  Arrival  Required  
                                                                                       Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                     CK ^          -          -       5.218    -5.259  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                     CK ^ -> Q ^   SDFFR_X2   1.914   7.132    -3.345  
      TDSP_CORE_INST/FE_OFC180_arp                            -             BUF_X32    0.000   7.132    -3.345  
      TDSP_CORE_INST/FE_OFC180_arp                            A ^ -> Z ^    BUF_X32    0.915   8.046    -2.430  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A               -             AOI22_X4   0.003   8.050    -2.427  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A               B2 ^ -> ZN v  AOI22_X4   0.711   8.760    -1.716  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A               -             OAI22_X1   0.000   8.760    -1.716  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A               A1 v -> ZN ^  OAI22_X1   0.603   9.363    -1.113  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A               -             NAND2_X1   0.000   9.363    -1.113  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A               A2 ^ -> ZN v  NAND2_X1   0.562   9.926    -0.551  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A               -             NOR2_X4    0.000   9.926    -0.551  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A               A2 v -> ZN ^  NOR2_X4    0.705   10.631   0.154  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A               -             NAND2_X4   0.000   10.631   0.154  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A               A1 ^ -> ZN v  NAND2_X4   0.364   10.994   0.518  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A               -             NOR2_X1    0.000   10.994   0.518  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A               A2 v -> ZN ^  NOR2_X1    0.769   11.763   1.287  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A               -             NAND2_X1   0.000   11.763   1.287  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A               A1 ^ -> ZN v  NAND2_X1   0.467   12.230   1.753  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A               -             NOR2_X1    0.000   12.230   1.753  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A               A2 v -> ZN ^  NOR2_X1    0.715   12.945   2.469  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6497A               -             NAND2_X1   0.000   12.945   2.469  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6497A               A1 ^ -> ZN v  NAND2_X1   0.483   13.429   2.952  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6487A               -             XOR2_X2    0.000   13.429   2.952  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6487A               B v -> Z v    XOR2_X2    0.698   14.127   3.650  
      TDSP_DS_CS_INST/p6962A                                  -             INV_X2     0.000   14.127   3.650  
      TDSP_DS_CS_INST/p6962A                                  A v -> ZN ^   INV_X2     1.735   15.862   5.386  
      TDSP_DS_CS_INST/p7254A                                  -             NAND3_X1   0.002   15.864   5.388  
      TDSP_DS_CS_INST/p7254A                                  A1 ^ -> ZN v  NAND3_X1   0.766   16.630   6.154  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/g2                    -             NAND3_X1   0.000   16.630   6.154  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/g2                    A1 v -> ZN ^  NAND3_X1   0.807   17.437   6.961  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/g480                  -             OAI221_X2  0.000   17.438   6.961  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/g480                  C1 ^ -> ZN v  OAI221_X2  0.585   18.022   7.546  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg[2]  -             SDFFR_X2   0.000   18.022   7.546  
      ----------------------------------------------------------------------------------------------------------
Path 284: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/ar1_reg[3]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/ar1_reg[3]/D       (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.145
- Setup                         1.397
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.347
- Arrival Time                 17.789
= Slack Time                  -10.441
= Slack Time(original)        -11.691
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      ------------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell       Retime  Arrival  Required  
                                                                                   Delay   Time     Time  
      ------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -          -       5.286    -5.155  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1   1.427   6.713    -3.728  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4     0.000   6.713    -3.728  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4     1.536   8.250    -2.192  
      TDSP_CORE_INST/EXECUTE_INST/p9807A                  -             INV_X4     0.003   8.253    -2.189  
      TDSP_CORE_INST/EXECUTE_INST/p9807A                  A ^ -> ZN v   INV_X4     0.510   8.763    -1.679  
      TDSP_CORE_INST/EXECUTE_INST/p9769A                  -             NOR3_X2    0.000   8.763    -1.679  
      TDSP_CORE_INST/EXECUTE_INST/p9769A                  A3 v -> ZN ^  NOR3_X2    3.084   11.847   1.405  
      TDSP_CORE_INST/EXECUTE_INST/p10338A                 -             NAND4_X1   0.001   11.847   1.406  
      TDSP_CORE_INST/EXECUTE_INST/p10338A                 A2 ^ -> ZN v  NAND4_X1   1.483   13.330   2.889  
      TDSP_CORE_INST/EXECUTE_INST/p7895A25880             -             NAND3_X1   0.000   13.330   2.889  
      TDSP_CORE_INST/EXECUTE_INST/p7895A25880             A1 v -> ZN ^  NAND3_X1   1.355   14.685   4.244  
      TDSP_CORE_INST/EXECUTE_INST/p7895A                  -             INV_X8     0.000   14.685   4.244  
      TDSP_CORE_INST/EXECUTE_INST/p7895A                  A ^ -> ZN v   INV_X8     0.948   15.633   5.191  
      TDSP_CORE_INST/EXECUTE_INST/p7932A25855             -             AOI222_X1  0.002   15.635   5.193  
      TDSP_CORE_INST/EXECUTE_INST/p7932A25855             A1 v -> ZN ^  AOI222_X1  1.130   16.765   6.324  
      TDSP_CORE_INST/EXECUTE_INST/p7766A25819             -             OAI221_X2  0.000   16.765   6.324  
      TDSP_CORE_INST/EXECUTE_INST/p7766A25819             A ^ -> ZN v   OAI221_X2  1.023   17.788   7.347  
      TDSP_CORE_INST/EXECUTE_INST/ar1_reg[3]              -             SDFF_X2    0.000   17.789   7.347  
      ------------------------------------------------------------------------------------------------------
Path 285: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/ar1_reg[6]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/ar1_reg[6]/D       (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.144
- Setup                         1.377
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.367
- Arrival Time                 17.785
= Slack Time                  -10.418
= Slack Time(original)        -11.662
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      ------------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell       Retime  Arrival  Required  
                                                                                   Delay   Time     Time  
      ------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -          -       5.286    -5.131  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1   1.427   6.713    -3.704  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4     0.000   6.713    -3.704  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4     1.536   8.250    -2.168  
      TDSP_CORE_INST/EXECUTE_INST/p9807A                  -             INV_X4     0.003   8.253    -2.165  
      TDSP_CORE_INST/EXECUTE_INST/p9807A                  A ^ -> ZN v   INV_X4     0.510   8.763    -1.655  
      TDSP_CORE_INST/EXECUTE_INST/p9769A                  -             NOR3_X2    0.000   8.763    -1.655  
      TDSP_CORE_INST/EXECUTE_INST/p9769A                  A3 v -> ZN ^  NOR3_X2    3.084   11.847   1.429  
      TDSP_CORE_INST/EXECUTE_INST/p10338A                 -             NAND4_X1   0.001   11.847   1.430  
      TDSP_CORE_INST/EXECUTE_INST/p10338A                 A2 ^ -> ZN v  NAND4_X1   1.483   13.330   2.912  
      TDSP_CORE_INST/EXECUTE_INST/p7895A25880             -             NAND3_X1   0.000   13.330   2.913  
      TDSP_CORE_INST/EXECUTE_INST/p7895A25880             A1 v -> ZN ^  NAND3_X1   1.355   14.685   4.268  
      TDSP_CORE_INST/EXECUTE_INST/p7895A                  -             INV_X8     0.000   14.685   4.268  
      TDSP_CORE_INST/EXECUTE_INST/p7895A                  A ^ -> ZN v   INV_X8     0.948   15.633   5.215  
      TDSP_CORE_INST/EXECUTE_INST/p7932A25858             -             AOI222_X1  0.003   15.635   5.218  
      TDSP_CORE_INST/EXECUTE_INST/p7932A25858             A1 v -> ZN ^  AOI222_X1  1.202   16.837   6.420  
      TDSP_CORE_INST/EXECUTE_INST/p7766A25810             -             OAI221_X2  0.000   16.837   6.420  
      TDSP_CORE_INST/EXECUTE_INST/p7766A25810             A ^ -> ZN v   OAI221_X2  0.947   17.785   7.367  
      TDSP_CORE_INST/EXECUTE_INST/ar1_reg[6]              -             SDFF_X2    0.000   17.785   7.367  
      ------------------------------------------------------------------------------------------------------
Path 286: VIOLATED Setup Check with Pin RAM_128x16_TEST_INST/RAM_128x16_INST/CLK 
Endpoint:   RAM_128x16_TEST_INST/RAM_128x16_INST/D[15] (^) checked with  leading edge of 'm_ram_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q    (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_ram_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.414
- Setup                        -0.461
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.474
- Arrival Time                 17.873
= Slack Time                  -10.399
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      -----------------------------------------------------------------------------------------------------
      Instance                                         Arc           Cell         Retime  Arrival  Required  
                                                                                  Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]            CK ^          -            -       5.361    -5.038  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]            CK ^ -> Q ^   SDFFS_X2     0.673   6.034    -4.364  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_      -             BUF_X8       0.000   6.034    -4.364  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_      A ^ -> Z ^    BUF_X8       1.260   7.295    -3.104  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A        -             NAND2_X1     0.006   7.301    -3.098  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A        A1 ^ -> ZN v  NAND2_X1     0.408   7.709    -2.690  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A        -             NOR4_X2      0.000   7.709    -2.690  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A        A4 v -> ZN ^  NOR4_X2      1.874   9.583    -0.816  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133    -             NAND2_X4     0.000   9.583    -0.815  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133    A1 ^ -> ZN v  NAND2_X4     0.528   10.111   -0.288  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D        -             NOR2_X4      0.000   10.111   -0.288  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D        A2 v -> ZN ^  NOR2_X4      3.264   13.375   2.977  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6104    -             AOI222_X4    0.006   13.381   2.983  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6104    B1 ^ -> ZN v  AOI222_X4    1.713   15.094   4.696  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A        -             NAND3_X4     0.000   15.094   4.696  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A        A2 v -> ZN ^  NAND3_X4     1.681   16.775   6.377  
      RAM_128x16_TEST_INST/FE_OFC57_tdsp_data_out_15_  -             BUF_X32      0.014   16.789   6.390  
      RAM_128x16_TEST_INST/FE_OFC57_tdsp_data_out_15_  A ^ -> Z ^    BUF_X32      0.989   17.778   7.379  
      RAM_128x16_TEST_INST/RAM_128x16_INST             -             ram_256x16A  0.095   17.873   7.474  
      -----------------------------------------------------------------------------------------------------
Path 287: VIOLATED Setup Check with Pin RESULTS_CONV_INST/gt_reg/CK 
Endpoint:   RESULTS_CONV_INST/gt_reg/D       (^) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/r1633_reg[1]/Q (^) triggered by trailing edge of 'm_rcc_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.156
- Setup                         0.760
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.996
- Arrival Time                 18.389
= Slack Time                  -10.393
     Clock Fall Edge                 2.000
     + Clock Network Latency (Prop)  1.500
     = Beginpoint Arrival Time       3.500
      ----------------------------------------------------------------------------------------
      Instance                              Arc           Cell       Retime  Arrival  Required  
                                                                     Delay   Time     Time  
      ----------------------------------------------------------------------------------------
      RESULTS_CONV_INST/r1633_reg[1]        CK ^          -          -       3.500    -6.894  
      RESULTS_CONV_INST/r1633_reg[1]        CK ^ -> Q ^   SDFF_X2    1.724   5.224    -5.170  
      RESULTS_CONV_INST/p8448A              -             NAND2_X1   0.000   5.224    -5.170  
      RESULTS_CONV_INST/p8448A              A1 ^ -> ZN v  NAND2_X1   0.581   5.804    -4.589  
      RESULTS_CONV_INST/p8449A              -             AND2_X2    0.000   5.804    -4.589  
      RESULTS_CONV_INST/p8449A              A2 v -> ZN v  AND2_X2    0.635   6.440    -3.954  
      RESULTS_CONV_INST/p8450A              -             AOI211_X2  0.000   6.440    -3.954  
      RESULTS_CONV_INST/p8450A              B v -> ZN ^   AOI211_X2  1.341   7.781    -2.613  
      RESULTS_CONV_INST/p8298A              -             OAI211_X1  0.000   7.781    -2.613  
      RESULTS_CONV_INST/p8298A              C1 ^ -> ZN v  OAI211_X1  0.686   8.467    -1.927  
      RESULTS_CONV_INST/p8230A              -             AND4_X2    0.000   8.467    -1.927  
      RESULTS_CONV_INST/p8230A              A1 v -> ZN v  AND4_X2    0.868   9.334    -1.059  
      RESULTS_CONV_INST/p8233A              -             AOI221_X2  0.000   9.334    -1.059  
      RESULTS_CONV_INST/p8233A              A v -> ZN ^   AOI221_X2  1.387   10.722   0.328  
      RESULTS_CONV_INST/p8042A              -             OAI211_X1  0.000   10.722   0.328  
      RESULTS_CONV_INST/p8042A              C1 ^ -> ZN v  OAI211_X1  1.006   11.728   1.334  
      RESULTS_CONV_INST/p8014A              -             AOI211_X2  0.000   11.728   1.334  
      RESULTS_CONV_INST/p8014A              B v -> ZN ^   AOI211_X2  1.627   13.355   2.962  
      RESULTS_CONV_INST/p7859A              -             NAND4_X1   0.000   13.355   2.962  
      RESULTS_CONV_INST/p7859A              A1 ^ -> ZN v  NAND4_X1   1.316   14.671   4.277  
      RESULTS_CONV_INST/p7785A              -             OAI221_X2  0.000   14.671   4.278  
      RESULTS_CONV_INST/p7785A              A v -> ZN ^   OAI221_X2  1.194   15.865   5.472  
      RESULTS_CONV_INST/p7724A              -             AOI21_X2   0.000   15.866   5.472  
      RESULTS_CONV_INST/p7724A              A ^ -> ZN v   AOI21_X2   0.457   16.322   5.929  
      RESULTS_CONV_INST/FE_SIG_C589_n_1912  -             BUF_X16    0.000   16.322   5.929  
      RESULTS_CONV_INST/FE_SIG_C589_n_1912  A v -> Z v    BUF_X16    1.088   17.410   7.016  
      RESULTS_CONV_INST/p7690A              -             OAI221_X2  0.000   17.410   7.016  
      RESULTS_CONV_INST/p7690A              B1 v -> ZN ^  OAI221_X2  0.979   18.389   7.995  
      RESULTS_CONV_INST/gt_reg              -             SDFF_X2    0.000   18.389   7.996  
      ----------------------------------------------------------------------------------------
Path 288: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/ar1_reg[4]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/ar1_reg[4]/D       (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.192
- Setup                         1.374
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.418
- Arrival Time                 17.733
= Slack Time                  -10.315
= Slack Time(original)        -11.566
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      ------------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell       Retime  Arrival  Required  
                                                                                   Delay   Time     Time  
      ------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -          -       5.286    -5.028  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1   1.427   6.713    -3.601  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4     0.000   6.713    -3.601  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4     1.536   8.250    -2.065  
      TDSP_CORE_INST/EXECUTE_INST/p9807A                  -             INV_X4     0.003   8.253    -2.062  
      TDSP_CORE_INST/EXECUTE_INST/p9807A                  A ^ -> ZN v   INV_X4     0.510   8.763    -1.552  
      TDSP_CORE_INST/EXECUTE_INST/p9769A                  -             NOR3_X2    0.000   8.763    -1.552  
      TDSP_CORE_INST/EXECUTE_INST/p9769A                  A3 v -> ZN ^  NOR3_X2    3.084   11.847   1.532  
      TDSP_CORE_INST/EXECUTE_INST/p10338A                 -             NAND4_X1   0.001   11.847   1.533  
      TDSP_CORE_INST/EXECUTE_INST/p10338A                 A2 ^ -> ZN v  NAND4_X1   1.483   13.330   3.015  
      TDSP_CORE_INST/EXECUTE_INST/p7895A25880             -             NAND3_X1   0.000   13.330   3.016  
      TDSP_CORE_INST/EXECUTE_INST/p7895A25880             A1 v -> ZN ^  NAND3_X1   1.355   14.685   4.371  
      TDSP_CORE_INST/EXECUTE_INST/p7895A                  -             INV_X8     0.000   14.685   4.371  
      TDSP_CORE_INST/EXECUTE_INST/p7895A                  A ^ -> ZN v   INV_X8     0.948   15.633   5.318  
      TDSP_CORE_INST/EXECUTE_INST/p7932A25856             -             AOI222_X1  0.002   15.635   5.320  
      TDSP_CORE_INST/EXECUTE_INST/p7932A25856             A1 v -> ZN ^  AOI222_X1  1.172   16.807   6.492  
      TDSP_CORE_INST/EXECUTE_INST/p7766A25816             -             OAI221_X2  0.000   16.807   6.492  
      TDSP_CORE_INST/EXECUTE_INST/p7766A25816             A ^ -> ZN v   OAI221_X2  0.926   17.733   7.418  
      TDSP_CORE_INST/EXECUTE_INST/ar1_reg[4]              -             SDFF_X2    0.000   17.733   7.418  
      ------------------------------------------------------------------------------------------------------
Path 289: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/ar1_reg[2]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/ar1_reg[2]/D       (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.242
- Setup                         1.378
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.465
- Arrival Time                 17.742
= Slack Time                  -10.277
= Slack Time(original)        -11.522
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      ------------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell       Retime  Arrival  Required  
                                                                                   Delay   Time     Time  
      ------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -          -       5.286    -4.991  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1   1.427   6.713    -3.564  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4     0.000   6.713    -3.564  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4     1.536   8.250    -2.028  
      TDSP_CORE_INST/EXECUTE_INST/p9807A                  -             INV_X4     0.003   8.253    -2.025  
      TDSP_CORE_INST/EXECUTE_INST/p9807A                  A ^ -> ZN v   INV_X4     0.510   8.763    -1.515  
      TDSP_CORE_INST/EXECUTE_INST/p9769A                  -             NOR3_X2    0.000   8.763    -1.515  
      TDSP_CORE_INST/EXECUTE_INST/p9769A                  A3 v -> ZN ^  NOR3_X2    3.084   11.847   1.569  
      TDSP_CORE_INST/EXECUTE_INST/p10338A                 -             NAND4_X1   0.001   11.847   1.570  
      TDSP_CORE_INST/EXECUTE_INST/p10338A                 A2 ^ -> ZN v  NAND4_X1   1.483   13.330   3.053  
      TDSP_CORE_INST/EXECUTE_INST/p7895A25880             -             NAND3_X1   0.000   13.330   3.053  
      TDSP_CORE_INST/EXECUTE_INST/p7895A25880             A1 v -> ZN ^  NAND3_X1   1.355   14.685   4.408  
      TDSP_CORE_INST/EXECUTE_INST/p7895A                  -             INV_X8     0.000   14.685   4.408  
      TDSP_CORE_INST/EXECUTE_INST/p7895A                  A ^ -> ZN v   INV_X8     0.948   15.633   5.355  
      TDSP_CORE_INST/EXECUTE_INST/p7932A                  -             AOI222_X1  0.002   15.635   5.357  
      TDSP_CORE_INST/EXECUTE_INST/p7932A                  A1 v -> ZN ^  AOI222_X1  1.166   16.801   6.523  
      TDSP_CORE_INST/EXECUTE_INST/p7766A25820             -             OAI221_X2  0.000   16.801   6.523  
      TDSP_CORE_INST/EXECUTE_INST/p7766A25820             A ^ -> ZN v   OAI221_X2  0.942   17.742   7.465  
      TDSP_CORE_INST/EXECUTE_INST/ar1_reg[2]              -             SDFF_X2    0.000   17.742   7.465  
      ------------------------------------------------------------------------------------------------------
Path 290: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/ar1_reg[1]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/ar1_reg[1]/D       (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.242
- Setup                         1.393
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.449
- Arrival Time                 17.701
= Slack Time                  -10.251
= Slack Time(original)        -11.625
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      ------------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell       Retime  Arrival  Required  
                                                                                   Delay   Time     Time  
      ------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -          -       5.286    -4.965  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1   1.427   6.713    -3.538  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4     0.000   6.713    -3.538  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4     1.536   8.250    -2.002  
      TDSP_CORE_INST/EXECUTE_INST/p9807A                  -             INV_X4     0.003   8.253    -1.999  
      TDSP_CORE_INST/EXECUTE_INST/p9807A                  A ^ -> ZN v   INV_X4     0.510   8.763    -1.489  
      TDSP_CORE_INST/EXECUTE_INST/p9769A                  -             NOR3_X2    0.000   8.763    -1.488  
      TDSP_CORE_INST/EXECUTE_INST/p9769A                  A3 v -> ZN ^  NOR3_X2    3.084   11.847   1.596  
      TDSP_CORE_INST/EXECUTE_INST/p10338A                 -             NAND4_X1   0.001   11.847   1.596  
      TDSP_CORE_INST/EXECUTE_INST/p10338A                 A2 ^ -> ZN v  NAND4_X1   1.483   13.330   3.079  
      TDSP_CORE_INST/EXECUTE_INST/p7895A25880             -             NAND3_X1   0.000   13.330   3.079  
      TDSP_CORE_INST/EXECUTE_INST/p7895A25880             A1 v -> ZN ^  NAND3_X1   1.355   14.685   4.434  
      TDSP_CORE_INST/EXECUTE_INST/p7895A                  -             INV_X8     0.000   14.685   4.434  
      TDSP_CORE_INST/EXECUTE_INST/p7895A                  A ^ -> ZN v   INV_X8     0.948   15.633   5.382  
      TDSP_CORE_INST/EXECUTE_INST/p7944A                  -             AOI222_X1  0.002   15.635   5.384  
      TDSP_CORE_INST/EXECUTE_INST/p7944A                  A1 v -> ZN ^  AOI222_X1  1.065   16.700   6.449  
      TDSP_CORE_INST/EXECUTE_INST/p7778A                  -             OAI221_X2  0.000   16.700   6.449  
      TDSP_CORE_INST/EXECUTE_INST/p7778A                  A ^ -> ZN v   OAI221_X2  1.000   17.700   7.449  
      TDSP_CORE_INST/EXECUTE_INST/ar1_reg[1]              -             SDFF_X2    0.000   17.701   7.449  
      ------------------------------------------------------------------------------------------------------
Path 291: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/ar1_reg[5]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/ar1_reg[5]/D       (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.144
- Setup                         1.361
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.382
- Arrival Time                 17.630
= Slack Time                  -10.248
= Slack Time(original)        -11.493
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      ------------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell       Retime  Arrival  Required  
                                                                                   Delay   Time     Time  
      ------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -          -       5.286    -4.962  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1   1.427   6.713    -3.535  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4     0.000   6.713    -3.535  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4     1.536   8.250    -1.998  
      TDSP_CORE_INST/EXECUTE_INST/p9807A                  -             INV_X4     0.003   8.253    -1.995  
      TDSP_CORE_INST/EXECUTE_INST/p9807A                  A ^ -> ZN v   INV_X4     0.510   8.763    -1.485  
      TDSP_CORE_INST/EXECUTE_INST/p9769A                  -             NOR3_X2    0.000   8.763    -1.485  
      TDSP_CORE_INST/EXECUTE_INST/p9769A                  A3 v -> ZN ^  NOR3_X2    3.084   11.847   1.599  
      TDSP_CORE_INST/EXECUTE_INST/p10338A                 -             NAND4_X1   0.001   11.847   1.599  
      TDSP_CORE_INST/EXECUTE_INST/p10338A                 A2 ^ -> ZN v  NAND4_X1   1.483   13.330   3.082  
      TDSP_CORE_INST/EXECUTE_INST/p7895A25880             -             NAND3_X1   0.000   13.330   3.082  
      TDSP_CORE_INST/EXECUTE_INST/p7895A25880             A1 v -> ZN ^  NAND3_X1   1.355   14.685   4.437  
      TDSP_CORE_INST/EXECUTE_INST/p7895A                  -             INV_X8     0.000   14.685   4.437  
      TDSP_CORE_INST/EXECUTE_INST/p7895A                  A ^ -> ZN v   INV_X8     0.948   15.633   5.385  
      TDSP_CORE_INST/EXECUTE_INST/p7932A25857             -             AOI222_X1  0.002   15.635   5.387  
      TDSP_CORE_INST/EXECUTE_INST/p7932A25857             A1 v -> ZN ^  AOI222_X1  1.103   16.738   6.490  
      TDSP_CORE_INST/EXECUTE_INST/p7766A25814             -             OAI221_X2  0.000   16.738   6.490  
      TDSP_CORE_INST/EXECUTE_INST/p7766A25814             A ^ -> ZN v   OAI221_X2  0.892   17.630   7.382  
      TDSP_CORE_INST/EXECUTE_INST/ar1_reg[5]              -             SDFF_X2    0.000   17.630   7.382  
      ------------------------------------------------------------------------------------------------------
Path 292: VIOLATED Setup Check with Pin TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg[0]/CK 
Endpoint:   TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg[0]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q                    (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.288
- Setup                         1.185
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.703
- Arrival Time                 17.938
= Slack Time                  -10.235
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      ---------------------------------------------------------------------------------------------------------
      Instance                                                Arc           Cell      Retime  Arrival  Required  
                                                                                      Delay   Time     Time  
      ---------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                     CK ^          -         -       5.218    -5.017  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                     CK ^ -> Q ^   SDFFR_X2  1.914   7.132    -3.103  
      TDSP_CORE_INST/FE_OFC180_arp                            -             BUF_X32   0.000   7.132    -3.103  
      TDSP_CORE_INST/FE_OFC180_arp                            A ^ -> Z ^    BUF_X32   0.915   8.046    -2.189  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A               -             AOI22_X4  0.003   8.050    -2.185  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A               B2 ^ -> ZN v  AOI22_X4  0.711   8.760    -1.475  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A               -             OAI22_X1  0.000   8.760    -1.475  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A               A1 v -> ZN ^  OAI22_X1  0.603   9.363    -0.872  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A               -             NAND2_X1  0.000   9.363    -0.871  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A               A2 ^ -> ZN v  NAND2_X1  0.562   9.926    -0.309  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A               -             NOR2_X4   0.000   9.926    -0.309  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A               A2 v -> ZN ^  NOR2_X4   0.705   10.631   0.396  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A               -             NAND2_X4  0.000   10.631   0.396  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A               A1 ^ -> ZN v  NAND2_X4  0.364   10.994   0.760  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A               -             NOR2_X1   0.000   10.994   0.760  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A               A2 v -> ZN ^  NOR2_X1   0.769   11.763   1.528  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A               -             NAND2_X1  0.000   11.763   1.528  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A               A1 ^ -> ZN v  NAND2_X1  0.467   12.230   1.995  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A               -             NOR2_X1   0.000   12.230   1.995  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A               A2 v -> ZN ^  NOR2_X1   0.715   12.945   2.711  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6497A               -             NAND2_X1  0.000   12.945   2.711  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6497A               A1 ^ -> ZN v  NAND2_X1  0.483   13.429   3.194  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6487A               -             XOR2_X2   0.000   13.429   3.194  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6487A               B v -> Z v    XOR2_X2   0.698   14.127   3.892  
      TDSP_DS_CS_INST/p6962A                                  -             INV_X2    0.000   14.127   3.892  
      TDSP_DS_CS_INST/p6962A                                  A v -> ZN ^   INV_X2    1.735   15.862   5.627  
      TDSP_DS_CS_INST/p7254A                                  -             NAND3_X1  0.002   15.864   5.629  
      TDSP_DS_CS_INST/p7254A                                  A1 ^ -> ZN v  NAND3_X1  0.766   16.630   6.395  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/g2                    -             NAND3_X1  0.000   16.630   6.395  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/g2                    A1 v -> ZN ^  NAND3_X1  0.807   17.437   7.203  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p7857A                -             OAI21_X1  0.000   17.438   7.203  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p7857A                B1 ^ -> ZN v  OAI21_X1  0.500   17.938   7.703  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg[0]  -             SDFFR_X1  0.000   17.938   7.703  
      ---------------------------------------------------------------------------------------------------------
Path 293: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/ar1_reg[7]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/ar1_reg[7]/D       (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.242
- Setup                         1.371
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.471
- Arrival Time                 17.694
= Slack Time                  -10.222
= Slack Time(original)        -11.516
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      ------------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell       Retime  Arrival  Required  
                                                                                   Delay   Time     Time  
      ------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -          -       5.286    -4.936  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1   1.427   6.713    -3.509  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4     0.000   6.713    -3.509  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4     1.536   8.250    -1.973  
      TDSP_CORE_INST/EXECUTE_INST/p9807A                  -             INV_X4     0.003   8.253    -1.970  
      TDSP_CORE_INST/EXECUTE_INST/p9807A                  A ^ -> ZN v   INV_X4     0.510   8.763    -1.460  
      TDSP_CORE_INST/EXECUTE_INST/p9769A                  -             NOR3_X2    0.000   8.763    -1.460  
      TDSP_CORE_INST/EXECUTE_INST/p9769A                  A3 v -> ZN ^  NOR3_X2    3.084   11.847   1.624  
      TDSP_CORE_INST/EXECUTE_INST/p10338A                 -             NAND4_X1   0.001   11.847   1.625  
      TDSP_CORE_INST/EXECUTE_INST/p10338A                 A2 ^ -> ZN v  NAND4_X1   1.483   13.330   3.108  
      TDSP_CORE_INST/EXECUTE_INST/p7895A25880             -             NAND3_X1   0.000   13.330   3.108  
      TDSP_CORE_INST/EXECUTE_INST/p7895A25880             A1 v -> ZN ^  NAND3_X1   1.355   14.685   4.463  
      TDSP_CORE_INST/EXECUTE_INST/p7895A                  -             INV_X8     0.000   14.685   4.463  
      TDSP_CORE_INST/EXECUTE_INST/p7895A                  A ^ -> ZN v   INV_X8     0.948   15.633   5.410  
      TDSP_CORE_INST/EXECUTE_INST/p7932A25859             -             AOI222_X1  0.002   15.635   5.413  
      TDSP_CORE_INST/EXECUTE_INST/p7932A25859             A1 v -> ZN ^  AOI222_X1  1.143   16.778   6.556  
      TDSP_CORE_INST/EXECUTE_INST/p7766A                  -             OAI221_X2  0.000   16.778   6.556  
      TDSP_CORE_INST/EXECUTE_INST/p7766A                  A ^ -> ZN v   OAI221_X2  0.916   17.694   7.471  
      TDSP_CORE_INST/EXECUTE_INST/ar1_reg[7]              -             SDFF_X2    0.000   17.694   7.471  
      ------------------------------------------------------------------------------------------------------
Path 294: VIOLATED Setup Check with Pin TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg[0]/CK 
Endpoint:   TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg[0]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q                  (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.288
- Setup                         1.238
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.650
- Arrival Time                 17.796
= Slack Time                  -10.146
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      --------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Retime  Arrival  Required  
                                                                                     Delay   Time     Time  
      --------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                   CK ^          -          -       5.218    -4.928  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                   CK ^ -> Q ^   SDFFR_X2   1.914   7.132    -3.014  
      TDSP_CORE_INST/FE_OFC180_arp                          -             BUF_X32    0.000   7.132    -3.014  
      TDSP_CORE_INST/FE_OFC180_arp                          A ^ -> Z ^    BUF_X32    0.915   8.046    -2.100  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A             -             AOI22_X4   0.003   8.050    -2.096  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A             B2 ^ -> ZN v  AOI22_X4   0.711   8.760    -1.386  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A             -             OAI22_X1   0.000   8.760    -1.386  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A             A1 v -> ZN ^  OAI22_X1   0.603   9.363    -0.783  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A             -             NAND2_X1   0.000   9.363    -0.783  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A             A2 ^ -> ZN v  NAND2_X1   0.562   9.926    -0.220  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A             -             NOR2_X4    0.000   9.926    -0.220  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A             A2 v -> ZN ^  NOR2_X4    0.705   10.631   0.485  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A             -             NAND2_X4   0.000   10.631   0.485  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A             A1 ^ -> ZN v  NAND2_X4   0.364   10.994   0.849  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A             -             NOR2_X1    0.000   10.994   0.849  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A             A2 v -> ZN ^  NOR2_X1    0.769   11.763   1.617  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A             -             NAND2_X1   0.000   11.763   1.617  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A             A1 ^ -> ZN v  NAND2_X1   0.467   12.230   2.084  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A             -             NOR2_X1    0.000   12.230   2.084  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A             A2 v -> ZN ^  NOR2_X1    0.715   12.945   2.799  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6497A             -             NAND2_X1   0.000   12.945   2.799  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6497A             A1 ^ -> ZN v  NAND2_X1   0.483   13.429   3.283  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6487A             -             XOR2_X2    0.000   13.429   3.283  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6487A             B v -> Z v    XOR2_X2    0.698   14.127   3.981  
      TDSP_DS_CS_INST/p6962A                                -             INV_X2     0.000   14.127   3.981  
      TDSP_DS_CS_INST/p6962A                                A v -> ZN ^   INV_X2     1.735   15.862   5.716  
      TDSP_DS_CS_INST/p7254A                                -             NAND3_X1   0.002   15.864   5.718  
      TDSP_DS_CS_INST/p7254A                                A1 ^ -> ZN v  NAND3_X1   0.766   16.630   6.484  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/p8136A             -             NAND3_X1   0.000   16.630   6.484  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/p8136A             A1 v -> ZN ^  NAND3_X1   0.627   17.257   7.111  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/p8105A             -             OAI211_X1  0.000   17.257   7.111  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/p8105A             A ^ -> ZN v   OAI211_X1  0.539   17.796   7.650  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg[0]  -             SDFFR_X1   0.000   17.796   7.650  
      --------------------------------------------------------------------------------------------------------
Path 295: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/top_reg[5]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/top_reg[5]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q  (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.274
- Setup                         0.574
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.299
- Arrival Time                 18.374
= Slack Time                  -10.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      --------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Retime  Arrival  Required  
                                                                                     Delay   Time     Time  
      --------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^          -          -       5.334    -4.741  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^ -> Q ^   SDFFS_X2   0.639   5.973    -4.102  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  -             BUF_X16    0.000   5.973    -4.102  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  A ^ -> Z ^    BUF_X16    1.475   7.448    -2.627  
      TDSP_CORE_INST/EXECUTE_INST/p7242A                    -             INV_X4     0.029   7.477    -2.598  
      TDSP_CORE_INST/EXECUTE_INST/p7242A                    A ^ -> ZN v   INV_X4     1.338   8.815    -1.260  
      TDSP_CORE_INST/EXECUTE_INST/p7568A                    -             NOR2_X1    0.001   8.815    -1.260  
      TDSP_CORE_INST/EXECUTE_INST/p7568A                    A2 v -> ZN ^  NOR2_X1    2.165   10.980   0.905  
      TDSP_CORE_INST/EXECUTE_INST/p9138A                    -             NAND2_X1   0.000   10.980   0.905  
      TDSP_CORE_INST/EXECUTE_INST/p9138A                    A1 ^ -> ZN v  NAND2_X1   0.506   11.486   1.411  
      TDSP_CORE_INST/EXECUTE_INST/p7106A                    -             AOI211_X2  0.000   11.486   1.411  
      TDSP_CORE_INST/EXECUTE_INST/p7106A                    C1 v -> ZN ^  AOI211_X2  1.258   12.745   2.670  
      TDSP_CORE_INST/EXECUTE_INST/p7588A25881               -             AOI22_X1   0.000   12.745   2.670  
      TDSP_CORE_INST/EXECUTE_INST/p7588A25881               A1 ^ -> ZN v  AOI22_X1   0.806   13.550   3.475  
      TDSP_CORE_INST/EXECUTE_INST/p7588A                    -             NOR2_X1    0.000   13.550   3.475  
      TDSP_CORE_INST/EXECUTE_INST/p7588A                    A2 v -> ZN ^  NOR2_X1    0.942   14.492   4.417  
      TDSP_CORE_INST/EXECUTE_INST/p7699A                    -             AOI21_X4   0.000   14.492   4.417  
      TDSP_CORE_INST/EXECUTE_INST/p7699A                    A ^ -> ZN v   AOI21_X4   0.855   15.347   5.272  
      TDSP_CORE_INST/EXECUTE_INST/p8143A                    -             INV_X4     0.002   15.349   5.274  
      TDSP_CORE_INST/EXECUTE_INST/p8143A                    A v -> ZN ^   INV_X4     1.388   16.736   6.662  
      TDSP_CORE_INST/EXECUTE_INST/p7694A25851               -             AOI22_X1   0.000   16.737   6.662  
      TDSP_CORE_INST/EXECUTE_INST/p7694A25851               B1 ^ -> ZN v  AOI22_X1   0.745   17.482   7.407  
      TDSP_CORE_INST/EXECUTE_INST/p7617A25837               -             INV_X1     0.000   17.482   7.408  
      TDSP_CORE_INST/EXECUTE_INST/p7617A25837               A v -> ZN ^   INV_X1     0.892   18.374   8.299  
      TDSP_CORE_INST/EXECUTE_INST/top_reg[5]                -             SDFF_X2    0.000   18.374   8.299  
      --------------------------------------------------------------------------------------------------------
Path 296: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/top_reg[15]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/top_reg[15]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.259
- Setup                         0.576
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.282
- Arrival Time                 18.333
= Slack Time                  -10.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      --------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Retime  Arrival  Required  
                                                                                     Delay   Time     Time  
      --------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^          -          -       5.334    -4.717  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^ -> Q ^   SDFFS_X2   0.639   5.973    -4.078  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  -             BUF_X16    0.000   5.973    -4.078  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  A ^ -> Z ^    BUF_X16    1.475   7.448    -2.602  
      TDSP_CORE_INST/EXECUTE_INST/p7242A                    -             INV_X4     0.029   7.477    -2.574  
      TDSP_CORE_INST/EXECUTE_INST/p7242A                    A ^ -> ZN v   INV_X4     1.338   8.815    -1.236  
      TDSP_CORE_INST/EXECUTE_INST/p7568A                    -             NOR2_X1    0.001   8.815    -1.235  
      TDSP_CORE_INST/EXECUTE_INST/p7568A                    A2 v -> ZN ^  NOR2_X1    2.165   10.980   0.930  
      TDSP_CORE_INST/EXECUTE_INST/p9138A                    -             NAND2_X1   0.000   10.980   0.930  
      TDSP_CORE_INST/EXECUTE_INST/p9138A                    A1 ^ -> ZN v  NAND2_X1   0.506   11.486   1.436  
      TDSP_CORE_INST/EXECUTE_INST/p7106A                    -             AOI211_X2  0.000   11.486   1.436  
      TDSP_CORE_INST/EXECUTE_INST/p7106A                    C1 v -> ZN ^  AOI211_X2  1.258   12.745   2.694  
      TDSP_CORE_INST/EXECUTE_INST/p7588A25881               -             AOI22_X1   0.000   12.745   2.694  
      TDSP_CORE_INST/EXECUTE_INST/p7588A25881               A1 ^ -> ZN v  AOI22_X1   0.806   13.550   3.500  
      TDSP_CORE_INST/EXECUTE_INST/p7588A                    -             NOR2_X1    0.000   13.550   3.500  
      TDSP_CORE_INST/EXECUTE_INST/p7588A                    A2 v -> ZN ^  NOR2_X1    0.942   14.492   4.442  
      TDSP_CORE_INST/EXECUTE_INST/p7699A                    -             AOI21_X4   0.000   14.492   4.442  
      TDSP_CORE_INST/EXECUTE_INST/p7699A                    A ^ -> ZN v   AOI21_X4   0.855   15.347   5.296  
      TDSP_CORE_INST/EXECUTE_INST/p8143A                    -             INV_X4     0.002   15.349   5.298  
      TDSP_CORE_INST/EXECUTE_INST/p8143A                    A v -> ZN ^   INV_X4     1.388   16.736   6.686  
      TDSP_CORE_INST/EXECUTE_INST/p7694A25846               -             AOI22_X1   0.001   16.738   6.687  
      TDSP_CORE_INST/EXECUTE_INST/p7694A25846               B1 ^ -> ZN v  AOI22_X1   0.726   17.464   7.413  
      TDSP_CORE_INST/EXECUTE_INST/p7616A25832               -             INV_X1     0.000   17.464   7.413  
      TDSP_CORE_INST/EXECUTE_INST/p7616A25832               A v -> ZN ^   INV_X1     0.869   18.333   8.282  
      TDSP_CORE_INST/EXECUTE_INST/top_reg[15]               -             SDFF_X2    0.000   18.333   8.282  
      --------------------------------------------------------------------------------------------------------
Path 297: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/top_reg[13]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/top_reg[13]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.259
- Setup                         0.586
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.272
- Arrival Time                 18.322
= Slack Time                  -10.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      --------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Retime  Arrival  Required  
                                                                                     Delay   Time     Time  
      --------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^          -          -       5.334    -4.716  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^ -> Q ^   SDFFS_X2   0.639   5.973    -4.077  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  -             BUF_X16    0.000   5.973    -4.077  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  A ^ -> Z ^    BUF_X16    1.475   7.448    -2.602  
      TDSP_CORE_INST/EXECUTE_INST/p7242A                    -             INV_X4     0.029   7.477    -2.573  
      TDSP_CORE_INST/EXECUTE_INST/p7242A                    A ^ -> ZN v   INV_X4     1.338   8.815    -1.235  
      TDSP_CORE_INST/EXECUTE_INST/p7568A                    -             NOR2_X1    0.001   8.815    -1.234  
      TDSP_CORE_INST/EXECUTE_INST/p7568A                    A2 v -> ZN ^  NOR2_X1    2.165   10.980   0.930  
      TDSP_CORE_INST/EXECUTE_INST/p9138A                    -             NAND2_X1   0.000   10.980   0.930  
      TDSP_CORE_INST/EXECUTE_INST/p9138A                    A1 ^ -> ZN v  NAND2_X1   0.506   11.486   1.437  
      TDSP_CORE_INST/EXECUTE_INST/p7106A                    -             AOI211_X2  0.000   11.486   1.437  
      TDSP_CORE_INST/EXECUTE_INST/p7106A                    C1 v -> ZN ^  AOI211_X2  1.258   12.745   2.695  
      TDSP_CORE_INST/EXECUTE_INST/p7588A25881               -             AOI22_X1   0.000   12.745   2.695  
      TDSP_CORE_INST/EXECUTE_INST/p7588A25881               A1 ^ -> ZN v  AOI22_X1   0.806   13.550   3.501  
      TDSP_CORE_INST/EXECUTE_INST/p7588A                    -             NOR2_X1    0.000   13.550   3.501  
      TDSP_CORE_INST/EXECUTE_INST/p7588A                    A2 v -> ZN ^  NOR2_X1    0.942   14.492   4.442  
      TDSP_CORE_INST/EXECUTE_INST/p7699A                    -             AOI21_X4   0.000   14.492   4.442  
      TDSP_CORE_INST/EXECUTE_INST/p7699A                    A ^ -> ZN v   AOI21_X4   0.855   15.347   5.297  
      TDSP_CORE_INST/EXECUTE_INST/p8143A                    -             INV_X4     0.002   15.349   5.299  
      TDSP_CORE_INST/EXECUTE_INST/p8143A                    A v -> ZN ^   INV_X4     1.388   16.736   6.687  
      TDSP_CORE_INST/EXECUTE_INST/p7694A25844               -             AOI22_X1   0.001   16.738   6.688  
      TDSP_CORE_INST/EXECUTE_INST/p7694A25844               B1 ^ -> ZN v  AOI22_X1   0.678   17.416   7.366  
      TDSP_CORE_INST/EXECUTE_INST/p7616A25830               -             INV_X1     0.000   17.416   7.366  
      TDSP_CORE_INST/EXECUTE_INST/p7616A25830               A v -> ZN ^   INV_X1     0.906   18.322   8.272  
      TDSP_CORE_INST/EXECUTE_INST/top_reg[13]               -             SDFF_X2    0.000   18.322   8.272  
      --------------------------------------------------------------------------------------------------------
Path 298: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/top_reg[0]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/top_reg[0]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q  (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.269
- Setup                         1.288
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.580
- Arrival Time                 17.603
= Slack Time                  -10.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell      Retime  Arrival  Required  
                                                                                    Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^          -         -       5.334    -4.689  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^ -> Q ^   SDFFS_X2  0.639   5.973    -4.050  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  -             BUF_X16   0.000   5.973    -4.050  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  A ^ -> Z ^    BUF_X16   1.475   7.448    -2.575  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25895               -             NOR2_X2   0.023   7.470    -2.552  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25895               A1 ^ -> ZN v  NOR2_X2   1.229   8.699    -1.324  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25889               -             NAND2_X1  0.000   8.699    -1.324  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25889               A1 v -> ZN ^  NAND2_X1  1.279   9.979    -0.044  
      TDSP_CORE_INST/EXECUTE_INST/p7399A                    -             NOR2_X2   0.000   9.979    -0.044  
      TDSP_CORE_INST/EXECUTE_INST/p7399A                    A2 ^ -> ZN v  NOR2_X2   0.511   10.490   0.467  
      TDSP_CORE_INST/EXECUTE_INST/p7339A                    -             NOR2_X1   0.000   10.490   0.467  
      TDSP_CORE_INST/EXECUTE_INST/p7339A                    A1 v -> ZN ^  NOR2_X1   1.098   11.588   1.565  
      TDSP_CORE_INST/EXECUTE_INST/p10873A                   -             NOR2_X2   0.000   11.588   1.565  
      TDSP_CORE_INST/EXECUTE_INST/p10873A                   A2 ^ -> ZN v  NOR2_X2   0.438   12.026   2.003  
      TDSP_CORE_INST/EXECUTE_INST/p7699A                    -             AOI21_X4  0.000   12.026   2.003  
      TDSP_CORE_INST/EXECUTE_INST/p7699A                    B1 v -> ZN ^  AOI21_X4  2.468   14.494   4.471  
      TDSP_CORE_INST/EXECUTE_INST/p8143A                    -             INV_X4    0.003   14.497   4.474  
      TDSP_CORE_INST/EXECUTE_INST/p8143A                    A ^ -> ZN v   INV_X4    1.439   15.936   5.913  
      TDSP_CORE_INST/EXECUTE_INST/p7694A                    -             AOI22_X1  0.000   15.936   5.913  
      TDSP_CORE_INST/EXECUTE_INST/p7694A                    B1 v -> ZN ^  AOI22_X1  1.225   17.161   7.138  
      TDSP_CORE_INST/EXECUTE_INST/p7617A                    -             INV_X1    0.000   17.161   7.138  
      TDSP_CORE_INST/EXECUTE_INST/p7617A                    A ^ -> ZN v   INV_X1    0.442   17.603   7.580  
      TDSP_CORE_INST/EXECUTE_INST/top_reg[0]                -             SDFF_X2   0.000   17.603   7.580  
      -------------------------------------------------------------------------------------------------------
Path 299: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/top_reg[8]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/top_reg[8]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q  (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.268
- Setup                         0.572
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.296
- Arrival Time                 18.298
= Slack Time                  -10.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      --------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Retime  Arrival  Required  
                                                                                     Delay   Time     Time  
      --------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^          -          -       5.334    -4.669  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^ -> Q ^   SDFFS_X2   0.639   5.973    -4.030  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  -             BUF_X16    0.000   5.973    -4.030  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  A ^ -> Z ^    BUF_X16    1.475   7.448    -2.555  
      TDSP_CORE_INST/EXECUTE_INST/p7242A                    -             INV_X4     0.029   7.477    -2.526  
      TDSP_CORE_INST/EXECUTE_INST/p7242A                    A ^ -> ZN v   INV_X4     1.338   8.815    -1.188  
      TDSP_CORE_INST/EXECUTE_INST/p7568A                    -             NOR2_X1    0.001   8.815    -1.188  
      TDSP_CORE_INST/EXECUTE_INST/p7568A                    A2 v -> ZN ^  NOR2_X1    2.165   10.980   0.977  
      TDSP_CORE_INST/EXECUTE_INST/p9138A                    -             NAND2_X1   0.000   10.980   0.977  
      TDSP_CORE_INST/EXECUTE_INST/p9138A                    A1 ^ -> ZN v  NAND2_X1   0.506   11.486   1.483  
      TDSP_CORE_INST/EXECUTE_INST/p7106A                    -             AOI211_X2  0.000   11.486   1.483  
      TDSP_CORE_INST/EXECUTE_INST/p7106A                    C1 v -> ZN ^  AOI211_X2  1.258   12.745   2.742  
      TDSP_CORE_INST/EXECUTE_INST/p7588A25881               -             AOI22_X1   0.000   12.745   2.742  
      TDSP_CORE_INST/EXECUTE_INST/p7588A25881               A1 ^ -> ZN v  AOI22_X1   0.806   13.550   3.547  
      TDSP_CORE_INST/EXECUTE_INST/p7588A                    -             NOR2_X1    0.000   13.550   3.547  
      TDSP_CORE_INST/EXECUTE_INST/p7588A                    A2 v -> ZN ^  NOR2_X1    0.942   14.492   4.489  
      TDSP_CORE_INST/EXECUTE_INST/p7699A                    -             AOI21_X4   0.000   14.492   4.489  
      TDSP_CORE_INST/EXECUTE_INST/p7699A                    A ^ -> ZN v   AOI21_X4   0.855   15.347   5.344  
      TDSP_CORE_INST/EXECUTE_INST/p8143A                    -             INV_X4     0.002   15.349   5.346  
      TDSP_CORE_INST/EXECUTE_INST/p8143A                    A v -> ZN ^   INV_X4     1.388   16.736   6.734  
      TDSP_CORE_INST/EXECUTE_INST/p7696A                    -             AOI22_X1   0.001   16.737   6.734  
      TDSP_CORE_INST/EXECUTE_INST/p7696A                    B1 ^ -> ZN v  AOI22_X1   0.694   17.431   7.428  
      TDSP_CORE_INST/EXECUTE_INST/p7618A                    -             INV_X1     0.000   17.431   7.428  
      TDSP_CORE_INST/EXECUTE_INST/p7618A                    A v -> ZN ^   INV_X1     0.867   18.298   8.296  
      TDSP_CORE_INST/EXECUTE_INST/top_reg[8]                -             SDFF_X2    0.000   18.298   8.296  
      --------------------------------------------------------------------------------------------------------
Path 300: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/top_reg[1]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/top_reg[1]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q  (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.252
- Setup                         1.282
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.570
- Arrival Time                 17.536
= Slack Time                   -9.966
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell      Retime  Arrival  Required  
                                                                                    Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^          -         -       5.334    -4.632  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^ -> Q ^   SDFFS_X2  0.639   5.973    -3.993  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  -             BUF_X16   0.000   5.973    -3.993  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  A ^ -> Z ^    BUF_X16   1.475   7.448    -2.518  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25895               -             NOR2_X2   0.023   7.470    -2.495  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25895               A1 ^ -> ZN v  NOR2_X2   1.229   8.699    -1.266  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25889               -             NAND2_X1  0.000   8.699    -1.266  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25889               A1 v -> ZN ^  NAND2_X1  1.279   9.979    0.013  
      TDSP_CORE_INST/EXECUTE_INST/p7399A                    -             NOR2_X2   0.000   9.979    0.013  
      TDSP_CORE_INST/EXECUTE_INST/p7399A                    A2 ^ -> ZN v  NOR2_X2   0.511   10.490   0.524  
      TDSP_CORE_INST/EXECUTE_INST/p7339A                    -             NOR2_X1   0.000   10.490   0.524  
      TDSP_CORE_INST/EXECUTE_INST/p7339A                    A1 v -> ZN ^  NOR2_X1   1.098   11.588   1.622  
      TDSP_CORE_INST/EXECUTE_INST/p10873A                   -             NOR2_X2   0.000   11.588   1.622  
      TDSP_CORE_INST/EXECUTE_INST/p10873A                   A2 ^ -> ZN v  NOR2_X2   0.438   12.026   2.060  
      TDSP_CORE_INST/EXECUTE_INST/p7699A                    -             AOI21_X4  0.000   12.026   2.060  
      TDSP_CORE_INST/EXECUTE_INST/p7699A                    B1 v -> ZN ^  AOI21_X4  2.468   14.494   4.528  
      TDSP_CORE_INST/EXECUTE_INST/p8143A                    -             INV_X4    0.003   14.497   4.531  
      TDSP_CORE_INST/EXECUTE_INST/p8143A                    A ^ -> ZN v   INV_X4    1.439   15.936   5.970  
      TDSP_CORE_INST/EXECUTE_INST/p7694A25847               -             AOI22_X1  0.000   15.936   5.970  
      TDSP_CORE_INST/EXECUTE_INST/p7694A25847               B1 v -> ZN ^  AOI22_X1  1.217   17.153   7.187  
      TDSP_CORE_INST/EXECUTE_INST/p7617A25833               -             INV_X1    0.000   17.153   7.187  
      TDSP_CORE_INST/EXECUTE_INST/p7617A25833               A ^ -> ZN v   INV_X1    0.383   17.535   7.570  
      TDSP_CORE_INST/EXECUTE_INST/top_reg[1]                -             SDFF_X2   0.000   17.536   7.570  
      -------------------------------------------------------------------------------------------------------
Path 301: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/top_reg[2]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/top_reg[2]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q  (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.274
- Setup                         0.564
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.310
- Arrival Time                 18.259
= Slack Time                   -9.949
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      --------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Retime  Arrival  Required  
                                                                                     Delay   Time     Time  
      --------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^          -          -       5.334    -4.616  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^ -> Q ^   SDFFS_X2   0.639   5.973    -3.977  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  -             BUF_X16    0.000   5.973    -3.977  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  A ^ -> Z ^    BUF_X16    1.475   7.448    -2.501  
      TDSP_CORE_INST/EXECUTE_INST/p7242A                    -             INV_X4     0.029   7.477    -2.473  
      TDSP_CORE_INST/EXECUTE_INST/p7242A                    A ^ -> ZN v   INV_X4     1.338   8.815    -1.135  
      TDSP_CORE_INST/EXECUTE_INST/p7568A                    -             NOR2_X1    0.001   8.815    -1.134  
      TDSP_CORE_INST/EXECUTE_INST/p7568A                    A2 v -> ZN ^  NOR2_X1    2.165   10.980   1.031  
      TDSP_CORE_INST/EXECUTE_INST/p9138A                    -             NAND2_X1   0.000   10.980   1.031  
      TDSP_CORE_INST/EXECUTE_INST/p9138A                    A1 ^ -> ZN v  NAND2_X1   0.506   11.486   1.537  
      TDSP_CORE_INST/EXECUTE_INST/p7106A                    -             AOI211_X2  0.000   11.486   1.537  
      TDSP_CORE_INST/EXECUTE_INST/p7106A                    C1 v -> ZN ^  AOI211_X2  1.258   12.745   2.795  
      TDSP_CORE_INST/EXECUTE_INST/p7588A25881               -             AOI22_X1   0.000   12.745   2.795  
      TDSP_CORE_INST/EXECUTE_INST/p7588A25881               A1 ^ -> ZN v  AOI22_X1   0.806   13.550   3.601  
      TDSP_CORE_INST/EXECUTE_INST/p7588A                    -             NOR2_X1    0.000   13.550   3.601  
      TDSP_CORE_INST/EXECUTE_INST/p7588A                    A2 v -> ZN ^  NOR2_X1    0.942   14.492   4.543  
      TDSP_CORE_INST/EXECUTE_INST/p7699A                    -             AOI21_X4   0.000   14.492   4.543  
      TDSP_CORE_INST/EXECUTE_INST/p7699A                    A ^ -> ZN v   AOI21_X4   0.855   15.347   5.397  
      TDSP_CORE_INST/EXECUTE_INST/p8143A                    -             INV_X4     0.002   15.349   5.399  
      TDSP_CORE_INST/EXECUTE_INST/p8143A                    A v -> ZN ^   INV_X4     1.388   16.736   6.787  
      TDSP_CORE_INST/EXECUTE_INST/p7694A25848               -             AOI22_X1   0.000   16.737   6.787  
      TDSP_CORE_INST/EXECUTE_INST/p7694A25848               B1 ^ -> ZN v  AOI22_X1   0.678   17.414   7.465  
      TDSP_CORE_INST/EXECUTE_INST/p7617A25834               -             INV_X1     0.000   17.414   7.465  
      TDSP_CORE_INST/EXECUTE_INST/p7617A25834               A v -> ZN ^   INV_X1     0.845   18.259   8.310  
      TDSP_CORE_INST/EXECUTE_INST/top_reg[2]                -             SDFF_X2    0.000   18.259   8.310  
      --------------------------------------------------------------------------------------------------------
Path 302: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/top_reg[14]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/top_reg[14]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.259
- Setup                         1.277
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.581
- Arrival Time                 17.530
= Slack Time                   -9.949
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell      Retime  Arrival  Required  
                                                                                    Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^          -         -       5.334    -4.615  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^ -> Q ^   SDFFS_X2  0.639   5.973    -3.976  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  -             BUF_X16   0.000   5.973    -3.976  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  A ^ -> Z ^    BUF_X16   1.475   7.448    -2.501  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25895               -             NOR2_X2   0.023   7.470    -2.478  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25895               A1 ^ -> ZN v  NOR2_X2   1.229   8.699    -1.250  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25889               -             NAND2_X1  0.000   8.699    -1.250  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25889               A1 v -> ZN ^  NAND2_X1  1.279   9.979    0.030  
      TDSP_CORE_INST/EXECUTE_INST/p7399A                    -             NOR2_X2   0.000   9.979    0.030  
      TDSP_CORE_INST/EXECUTE_INST/p7399A                    A2 ^ -> ZN v  NOR2_X2   0.511   10.490   0.541  
      TDSP_CORE_INST/EXECUTE_INST/p7339A                    -             NOR2_X1   0.000   10.490   0.541  
      TDSP_CORE_INST/EXECUTE_INST/p7339A                    A1 v -> ZN ^  NOR2_X1   1.098   11.588   1.639  
      TDSP_CORE_INST/EXECUTE_INST/p10873A                   -             NOR2_X2   0.000   11.588   1.639  
      TDSP_CORE_INST/EXECUTE_INST/p10873A                   A2 ^ -> ZN v  NOR2_X2   0.438   12.026   2.077  
      TDSP_CORE_INST/EXECUTE_INST/p7699A                    -             AOI21_X4  0.000   12.026   2.077  
      TDSP_CORE_INST/EXECUTE_INST/p7699A                    B1 v -> ZN ^  AOI21_X4  2.468   14.494   4.545  
      TDSP_CORE_INST/EXECUTE_INST/p8143A                    -             INV_X4    0.003   14.497   4.548  
      TDSP_CORE_INST/EXECUTE_INST/p8143A                    A ^ -> ZN v   INV_X4    1.439   15.936   5.987  
      TDSP_CORE_INST/EXECUTE_INST/p7694A25845               -             AOI22_X1  0.001   15.937   5.988  
      TDSP_CORE_INST/EXECUTE_INST/p7694A25845               B1 v -> ZN ^  AOI22_X1  1.212   17.149   7.200  
      TDSP_CORE_INST/EXECUTE_INST/p7616A25831               -             INV_X1    0.000   17.149   7.200  
      TDSP_CORE_INST/EXECUTE_INST/p7616A25831               A ^ -> ZN v   INV_X1    0.381   17.530   7.581  
      TDSP_CORE_INST/EXECUTE_INST/top_reg[14]               -             SDFF_X2   0.000   17.530   7.581  
      -------------------------------------------------------------------------------------------------------
Path 303: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/top_reg[10]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/top_reg[10]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.274
- Setup                         0.560
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.314
- Arrival Time                 18.237
= Slack Time                   -9.923
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      --------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Retime  Arrival  Required  
                                                                                     Delay   Time     Time  
      --------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^          -          -       5.334    -4.590  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^ -> Q ^   SDFFS_X2   0.639   5.973    -3.950  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  -             BUF_X16    0.000   5.973    -3.950  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  A ^ -> Z ^    BUF_X16    1.475   7.448    -2.475  
      TDSP_CORE_INST/EXECUTE_INST/p7242A                    -             INV_X4     0.029   7.477    -2.446  
      TDSP_CORE_INST/EXECUTE_INST/p7242A                    A ^ -> ZN v   INV_X4     1.338   8.815    -1.109  
      TDSP_CORE_INST/EXECUTE_INST/p7568A                    -             NOR2_X1    0.001   8.815    -1.108  
      TDSP_CORE_INST/EXECUTE_INST/p7568A                    A2 v -> ZN ^  NOR2_X1    2.165   10.980   1.057  
      TDSP_CORE_INST/EXECUTE_INST/p9138A                    -             NAND2_X1   0.000   10.980   1.057  
      TDSP_CORE_INST/EXECUTE_INST/p9138A                    A1 ^ -> ZN v  NAND2_X1   0.506   11.486   1.563  
      TDSP_CORE_INST/EXECUTE_INST/p7106A                    -             AOI211_X2  0.000   11.486   1.563  
      TDSP_CORE_INST/EXECUTE_INST/p7106A                    C1 v -> ZN ^  AOI211_X2  1.258   12.745   2.821  
      TDSP_CORE_INST/EXECUTE_INST/p7588A25881               -             AOI22_X1   0.000   12.745   2.821  
      TDSP_CORE_INST/EXECUTE_INST/p7588A25881               A1 ^ -> ZN v  AOI22_X1   0.806   13.550   3.627  
      TDSP_CORE_INST/EXECUTE_INST/p7588A                    -             NOR2_X1    0.000   13.550   3.627  
      TDSP_CORE_INST/EXECUTE_INST/p7588A                    A2 v -> ZN ^  NOR2_X1    0.942   14.492   4.569  
      TDSP_CORE_INST/EXECUTE_INST/p7699A                    -             AOI21_X4   0.000   14.492   4.569  
      TDSP_CORE_INST/EXECUTE_INST/p7699A                    A ^ -> ZN v   AOI21_X4   0.855   15.347   5.423  
      TDSP_CORE_INST/EXECUTE_INST/p8143A                    -             INV_X4     0.002   15.349   5.425  
      TDSP_CORE_INST/EXECUTE_INST/p8143A                    A v -> ZN ^   INV_X4     1.388   16.736   6.813  
      TDSP_CORE_INST/EXECUTE_INST/p7694A25841               -             AOI22_X1   0.001   16.738   6.814  
      TDSP_CORE_INST/EXECUTE_INST/p7694A25841               B1 ^ -> ZN v  AOI22_X1   0.672   17.409   7.486  
      TDSP_CORE_INST/EXECUTE_INST/p7616A                    -             INV_X1     0.000   17.409   7.486  
      TDSP_CORE_INST/EXECUTE_INST/p7616A                    A v -> ZN ^   INV_X1     0.828   18.237   8.314  
      TDSP_CORE_INST/EXECUTE_INST/top_reg[10]               -             SDFF_X2    0.000   18.237   8.314  
      --------------------------------------------------------------------------------------------------------
Path 304: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/top_reg[11]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/top_reg[11]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.274
- Setup                         1.270
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.604
- Arrival Time                 17.527
= Slack Time                   -9.923
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell      Retime  Arrival  Required  
                                                                                    Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^          -         -       5.334    -4.590  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^ -> Q ^   SDFFS_X2  0.639   5.973    -3.950  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  -             BUF_X16   0.000   5.973    -3.950  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  A ^ -> Z ^    BUF_X16   1.475   7.448    -2.475  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25895               -             NOR2_X2   0.023   7.470    -2.453  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25895               A1 ^ -> ZN v  NOR2_X2   1.229   8.699    -1.224  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25889               -             NAND2_X1  0.000   8.699    -1.224  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25889               A1 v -> ZN ^  NAND2_X1  1.279   9.979    0.055  
      TDSP_CORE_INST/EXECUTE_INST/p7399A                    -             NOR2_X2   0.000   9.979    0.055  
      TDSP_CORE_INST/EXECUTE_INST/p7399A                    A2 ^ -> ZN v  NOR2_X2   0.511   10.490   0.566  
      TDSP_CORE_INST/EXECUTE_INST/p7339A                    -             NOR2_X1   0.000   10.490   0.566  
      TDSP_CORE_INST/EXECUTE_INST/p7339A                    A1 v -> ZN ^  NOR2_X1   1.098   11.588   1.665  
      TDSP_CORE_INST/EXECUTE_INST/p10873A                   -             NOR2_X2   0.000   11.588   1.665  
      TDSP_CORE_INST/EXECUTE_INST/p10873A                   A2 ^ -> ZN v  NOR2_X2   0.438   12.026   2.103  
      TDSP_CORE_INST/EXECUTE_INST/p7699A                    -             AOI21_X4  0.000   12.026   2.103  
      TDSP_CORE_INST/EXECUTE_INST/p7699A                    B1 v -> ZN ^  AOI21_X4  2.468   14.494   4.571  
      TDSP_CORE_INST/EXECUTE_INST/p8143A                    -             INV_X4    0.003   14.497   4.573  
      TDSP_CORE_INST/EXECUTE_INST/p8143A                    A ^ -> ZN v   INV_X4    1.439   15.936   6.013  
      TDSP_CORE_INST/EXECUTE_INST/p7694A25842               -             AOI22_X1  0.001   15.937   6.014  
      TDSP_CORE_INST/EXECUTE_INST/p7694A25842               B1 v -> ZN ^  AOI22_X1  1.208   17.145   7.222  
      TDSP_CORE_INST/EXECUTE_INST/p7616A25828               -             INV_X1    0.000   17.145   7.222  
      TDSP_CORE_INST/EXECUTE_INST/p7616A25828               A ^ -> ZN v   INV_X1    0.382   17.527   7.604  
      TDSP_CORE_INST/EXECUTE_INST/top_reg[11]               -             SDFF_X2   0.000   17.527   7.604  
      -------------------------------------------------------------------------------------------------------
Path 305: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/top_reg[12]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/top_reg[12]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.258
- Setup                         1.275
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.583
- Arrival Time                 17.501
= Slack Time                   -9.918
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell      Retime  Arrival  Required  
                                                                                    Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^          -         -       5.334    -4.584  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^ -> Q ^   SDFFS_X2  0.639   5.973    -3.945  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  -             BUF_X16   0.000   5.973    -3.945  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  A ^ -> Z ^    BUF_X16   1.475   7.448    -2.470  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25895               -             NOR2_X2   0.023   7.470    -2.447  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25895               A1 ^ -> ZN v  NOR2_X2   1.229   8.699    -1.219  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25889               -             NAND2_X1  0.000   8.699    -1.219  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25889               A1 v -> ZN ^  NAND2_X1  1.279   9.979    0.061  
      TDSP_CORE_INST/EXECUTE_INST/p7399A                    -             NOR2_X2   0.000   9.979    0.061  
      TDSP_CORE_INST/EXECUTE_INST/p7399A                    A2 ^ -> ZN v  NOR2_X2   0.511   10.490   0.572  
      TDSP_CORE_INST/EXECUTE_INST/p7339A                    -             NOR2_X1   0.000   10.490   0.572  
      TDSP_CORE_INST/EXECUTE_INST/p7339A                    A1 v -> ZN ^  NOR2_X1   1.098   11.588   1.670  
      TDSP_CORE_INST/EXECUTE_INST/p10873A                   -             NOR2_X2   0.000   11.588   1.670  
      TDSP_CORE_INST/EXECUTE_INST/p10873A                   A2 ^ -> ZN v  NOR2_X2   0.438   12.026   2.108  
      TDSP_CORE_INST/EXECUTE_INST/p7699A                    -             AOI21_X4  0.000   12.026   2.108  
      TDSP_CORE_INST/EXECUTE_INST/p7699A                    B1 v -> ZN ^  AOI21_X4  2.468   14.494   4.576  
      TDSP_CORE_INST/EXECUTE_INST/p8143A                    -             INV_X4    0.003   14.497   4.579  
      TDSP_CORE_INST/EXECUTE_INST/p8143A                    A ^ -> ZN v   INV_X4    1.439   15.936   6.018  
      TDSP_CORE_INST/EXECUTE_INST/p7694A25843               -             AOI22_X1  0.001   15.937   6.019  
      TDSP_CORE_INST/EXECUTE_INST/p7694A25843               B1 v -> ZN ^  AOI22_X1  1.190   17.126   7.209  
      TDSP_CORE_INST/EXECUTE_INST/p7616A25829               -             INV_X1    0.000   17.126   7.209  
      TDSP_CORE_INST/EXECUTE_INST/p7616A25829               A ^ -> ZN v   INV_X1    0.375   17.501   7.583  
      TDSP_CORE_INST/EXECUTE_INST/top_reg[12]               -             SDFF_X2   0.000   17.501   7.583  
      -------------------------------------------------------------------------------------------------------
Path 306: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/top_reg[6]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/top_reg[6]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q  (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.268
- Setup                         0.565
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.303
- Arrival Time                 18.199
= Slack Time                   -9.896
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      --------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Retime  Arrival  Required  
                                                                                     Delay   Time     Time  
      --------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^          -          -       5.334    -4.563  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^ -> Q ^   SDFFS_X2   0.639   5.973    -3.924  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  -             BUF_X16    0.000   5.973    -3.924  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  A ^ -> Z ^    BUF_X16    1.475   7.448    -2.449  
      TDSP_CORE_INST/EXECUTE_INST/p7242A                    -             INV_X4     0.029   7.477    -2.420  
      TDSP_CORE_INST/EXECUTE_INST/p7242A                    A ^ -> ZN v   INV_X4     1.338   8.815    -1.082  
      TDSP_CORE_INST/EXECUTE_INST/p7568A                    -             NOR2_X1    0.001   8.815    -1.081  
      TDSP_CORE_INST/EXECUTE_INST/p7568A                    A2 v -> ZN ^  NOR2_X1    2.165   10.980   1.083  
      TDSP_CORE_INST/EXECUTE_INST/p9138A                    -             NAND2_X1   0.000   10.980   1.083  
      TDSP_CORE_INST/EXECUTE_INST/p9138A                    A1 ^ -> ZN v  NAND2_X1   0.506   11.486   1.590  
      TDSP_CORE_INST/EXECUTE_INST/p7106A                    -             AOI211_X2  0.000   11.486   1.590  
      TDSP_CORE_INST/EXECUTE_INST/p7106A                    C1 v -> ZN ^  AOI211_X2  1.258   12.745   2.848  
      TDSP_CORE_INST/EXECUTE_INST/p7588A25881               -             AOI22_X1   0.000   12.745   2.848  
      TDSP_CORE_INST/EXECUTE_INST/p7588A25881               A1 ^ -> ZN v  AOI22_X1   0.806   13.550   3.654  
      TDSP_CORE_INST/EXECUTE_INST/p7588A                    -             NOR2_X1    0.000   13.550   3.654  
      TDSP_CORE_INST/EXECUTE_INST/p7588A                    A2 v -> ZN ^  NOR2_X1    0.942   14.492   4.595  
      TDSP_CORE_INST/EXECUTE_INST/p7699A                    -             AOI21_X4   0.000   14.492   4.595  
      TDSP_CORE_INST/EXECUTE_INST/p7699A                    A ^ -> ZN v   AOI21_X4   0.855   15.347   5.450  
      TDSP_CORE_INST/EXECUTE_INST/p8143A                    -             INV_X4     0.002   15.349   5.452  
      TDSP_CORE_INST/EXECUTE_INST/p8143A                    A v -> ZN ^   INV_X4     1.388   16.736   6.840  
      TDSP_CORE_INST/EXECUTE_INST/p7694A25852               -             AOI22_X1   0.001   16.737   6.841  
      TDSP_CORE_INST/EXECUTE_INST/p7694A25852               B1 ^ -> ZN v  AOI22_X1   0.629   17.366   7.470  
      TDSP_CORE_INST/EXECUTE_INST/p7617A25838               -             INV_X1     0.000   17.366   7.470  
      TDSP_CORE_INST/EXECUTE_INST/p7617A25838               A v -> ZN ^   INV_X1     0.833   18.199   8.303  
      TDSP_CORE_INST/EXECUTE_INST/top_reg[6]                -             SDFF_X2    0.000   18.199   8.303  
      --------------------------------------------------------------------------------------------------------
Path 307: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/top_reg[4]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/top_reg[4]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q  (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.274
- Setup                         0.558
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.316
- Arrival Time                 18.195
= Slack Time                   -9.879
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      --------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Retime  Arrival  Required  
                                                                                     Delay   Time     Time  
      --------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^          -          -       5.334    -4.545  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^ -> Q ^   SDFFS_X2   0.639   5.973    -3.906  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  -             BUF_X16    0.000   5.973    -3.906  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  A ^ -> Z ^    BUF_X16    1.475   7.448    -2.431  
      TDSP_CORE_INST/EXECUTE_INST/p7242A                    -             INV_X4     0.029   7.477    -2.402  
      TDSP_CORE_INST/EXECUTE_INST/p7242A                    A ^ -> ZN v   INV_X4     1.338   8.815    -1.064  
      TDSP_CORE_INST/EXECUTE_INST/p7568A                    -             NOR2_X1    0.001   8.815    -1.064  
      TDSP_CORE_INST/EXECUTE_INST/p7568A                    A2 v -> ZN ^  NOR2_X1    2.165   10.980   1.101  
      TDSP_CORE_INST/EXECUTE_INST/p9138A                    -             NAND2_X1   0.000   10.980   1.101  
      TDSP_CORE_INST/EXECUTE_INST/p9138A                    A1 ^ -> ZN v  NAND2_X1   0.506   11.486   1.607  
      TDSP_CORE_INST/EXECUTE_INST/p7106A                    -             AOI211_X2  0.000   11.486   1.607  
      TDSP_CORE_INST/EXECUTE_INST/p7106A                    C1 v -> ZN ^  AOI211_X2  1.258   12.745   2.865  
      TDSP_CORE_INST/EXECUTE_INST/p7588A25881               -             AOI22_X1   0.000   12.745   2.865  
      TDSP_CORE_INST/EXECUTE_INST/p7588A25881               A1 ^ -> ZN v  AOI22_X1   0.806   13.550   3.671  
      TDSP_CORE_INST/EXECUTE_INST/p7588A                    -             NOR2_X1    0.000   13.550   3.671  
      TDSP_CORE_INST/EXECUTE_INST/p7588A                    A2 v -> ZN ^  NOR2_X1    0.942   14.492   4.613  
      TDSP_CORE_INST/EXECUTE_INST/p7699A                    -             AOI21_X4   0.000   14.492   4.613  
      TDSP_CORE_INST/EXECUTE_INST/p7699A                    A ^ -> ZN v   AOI21_X4   0.855   15.347   5.467  
      TDSP_CORE_INST/EXECUTE_INST/p8143A                    -             INV_X4     0.002   15.349   5.469  
      TDSP_CORE_INST/EXECUTE_INST/p8143A                    A v -> ZN ^   INV_X4     1.388   16.736   6.857  
      TDSP_CORE_INST/EXECUTE_INST/p7694A25849               -             AOI22_X1   0.001   16.737   6.858  
      TDSP_CORE_INST/EXECUTE_INST/p7694A25849               B1 ^ -> ZN v  AOI22_X1   0.640   17.377   7.498  
      TDSP_CORE_INST/EXECUTE_INST/p7617A25836               -             INV_X1     0.000   17.377   7.498  
      TDSP_CORE_INST/EXECUTE_INST/p7617A25836               A v -> ZN ^   INV_X1     0.818   18.195   8.316  
      TDSP_CORE_INST/EXECUTE_INST/top_reg[4]                -             SDFF_X2    0.000   18.195   8.316  
      --------------------------------------------------------------------------------------------------------
Path 308: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/top_reg[7]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/top_reg[7]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q  (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.268
- Setup                         0.563
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.305
- Arrival Time                 18.181
= Slack Time                   -9.877
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      --------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Retime  Arrival  Required  
                                                                                     Delay   Time     Time  
      --------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^          -          -       5.334    -4.543  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^ -> Q ^   SDFFS_X2   0.639   5.973    -3.904  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  -             BUF_X16    0.000   5.973    -3.904  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  A ^ -> Z ^    BUF_X16    1.475   7.448    -2.429  
      TDSP_CORE_INST/EXECUTE_INST/p7242A                    -             INV_X4     0.029   7.477    -2.400  
      TDSP_CORE_INST/EXECUTE_INST/p7242A                    A ^ -> ZN v   INV_X4     1.338   8.815    -1.062  
      TDSP_CORE_INST/EXECUTE_INST/p7568A                    -             NOR2_X1    0.001   8.815    -1.061  
      TDSP_CORE_INST/EXECUTE_INST/p7568A                    A2 v -> ZN ^  NOR2_X1    2.165   10.980   1.103  
      TDSP_CORE_INST/EXECUTE_INST/p9138A                    -             NAND2_X1   0.000   10.980   1.103  
      TDSP_CORE_INST/EXECUTE_INST/p9138A                    A1 ^ -> ZN v  NAND2_X1   0.506   11.486   1.610  
      TDSP_CORE_INST/EXECUTE_INST/p7106A                    -             AOI211_X2  0.000   11.486   1.610  
      TDSP_CORE_INST/EXECUTE_INST/p7106A                    C1 v -> ZN ^  AOI211_X2  1.258   12.745   2.868  
      TDSP_CORE_INST/EXECUTE_INST/p7588A25881               -             AOI22_X1   0.000   12.745   2.868  
      TDSP_CORE_INST/EXECUTE_INST/p7588A25881               A1 ^ -> ZN v  AOI22_X1   0.806   13.550   3.673  
      TDSP_CORE_INST/EXECUTE_INST/p7588A                    -             NOR2_X1    0.000   13.550   3.674  
      TDSP_CORE_INST/EXECUTE_INST/p7588A                    A2 v -> ZN ^  NOR2_X1    0.942   14.492   4.615  
      TDSP_CORE_INST/EXECUTE_INST/p7699A                    -             AOI21_X4   0.000   14.492   4.615  
      TDSP_CORE_INST/EXECUTE_INST/p7699A                    A ^ -> ZN v   AOI21_X4   0.855   15.347   5.470  
      TDSP_CORE_INST/EXECUTE_INST/p8143A                    -             INV_X4     0.002   15.349   5.472  
      TDSP_CORE_INST/EXECUTE_INST/p8143A                    A v -> ZN ^   INV_X4     1.388   16.736   6.860  
      TDSP_CORE_INST/EXECUTE_INST/p7694A25853               -             AOI22_X1   0.001   16.737   6.861  
      TDSP_CORE_INST/EXECUTE_INST/p7694A25853               B1 ^ -> ZN v  AOI22_X1   0.621   17.358   7.482  
      TDSP_CORE_INST/EXECUTE_INST/p7617A25839               -             INV_X1     0.000   17.358   7.482  
      TDSP_CORE_INST/EXECUTE_INST/p7617A25839               A v -> ZN ^   INV_X1     0.823   18.181   8.305  
      TDSP_CORE_INST/EXECUTE_INST/top_reg[7]                -             SDFF_X2    0.000   18.181   8.305  
      --------------------------------------------------------------------------------------------------------
Path 309: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/top_reg[9]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/top_reg[9]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q  (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.274
- Setup                         0.558
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.316
- Arrival Time                 18.185
= Slack Time                   -9.869
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      --------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Retime  Arrival  Required  
                                                                                     Delay   Time     Time  
      --------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^          -          -       5.334    -4.535  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^ -> Q ^   SDFFS_X2   0.639   5.973    -3.896  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  -             BUF_X16    0.000   5.973    -3.896  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  A ^ -> Z ^    BUF_X16    1.475   7.448    -2.421  
      TDSP_CORE_INST/EXECUTE_INST/p7242A                    -             INV_X4     0.029   7.477    -2.392  
      TDSP_CORE_INST/EXECUTE_INST/p7242A                    A ^ -> ZN v   INV_X4     1.338   8.815    -1.054  
      TDSP_CORE_INST/EXECUTE_INST/p7568A                    -             NOR2_X1    0.001   8.815    -1.053  
      TDSP_CORE_INST/EXECUTE_INST/p7568A                    A2 v -> ZN ^  NOR2_X1    2.165   10.980   1.111  
      TDSP_CORE_INST/EXECUTE_INST/p9138A                    -             NAND2_X1   0.000   10.980   1.111  
      TDSP_CORE_INST/EXECUTE_INST/p9138A                    A1 ^ -> ZN v  NAND2_X1   0.506   11.486   1.618  
      TDSP_CORE_INST/EXECUTE_INST/p7106A                    -             AOI211_X2  0.000   11.486   1.618  
      TDSP_CORE_INST/EXECUTE_INST/p7106A                    C1 v -> ZN ^  AOI211_X2  1.258   12.745   2.876  
      TDSP_CORE_INST/EXECUTE_INST/p7588A25881               -             AOI22_X1   0.000   12.745   2.876  
      TDSP_CORE_INST/EXECUTE_INST/p7588A25881               A1 ^ -> ZN v  AOI22_X1   0.806   13.550   3.681  
      TDSP_CORE_INST/EXECUTE_INST/p7588A                    -             NOR2_X1    0.000   13.550   3.682  
      TDSP_CORE_INST/EXECUTE_INST/p7588A                    A2 v -> ZN ^  NOR2_X1    0.942   14.492   4.623  
      TDSP_CORE_INST/EXECUTE_INST/p7699A                    -             AOI21_X4   0.000   14.492   4.623  
      TDSP_CORE_INST/EXECUTE_INST/p7699A                    A ^ -> ZN v   AOI21_X4   0.855   15.347   5.478  
      TDSP_CORE_INST/EXECUTE_INST/p8143A                    -             INV_X4     0.002   15.349   5.480  
      TDSP_CORE_INST/EXECUTE_INST/p8143A                    A v -> ZN ^   INV_X4     1.388   16.736   6.868  
      TDSP_CORE_INST/EXECUTE_INST/p7694A25854               -             AOI22_X1   0.001   16.737   6.869  
      TDSP_CORE_INST/EXECUTE_INST/p7694A25854               B1 ^ -> ZN v  AOI22_X1   0.630   17.367   7.499  
      TDSP_CORE_INST/EXECUTE_INST/p7616A25840               -             INV_X1     0.000   17.367   7.499  
      TDSP_CORE_INST/EXECUTE_INST/p7616A25840               A v -> ZN ^   INV_X1     0.818   18.185   8.316  
      TDSP_CORE_INST/EXECUTE_INST/top_reg[9]                -             SDFF_X2    0.000   18.185   8.316  
      --------------------------------------------------------------------------------------------------------
Path 310: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/top_reg[3]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/top_reg[3]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q  (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.274
- Setup                         0.554
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.320
- Arrival Time                 18.160
= Slack Time                   -9.840
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      --------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Retime  Arrival  Required  
                                                                                     Delay   Time     Time  
      --------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^          -          -       5.334    -4.507  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^ -> Q ^   SDFFS_X2   0.639   5.973    -3.867  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  -             BUF_X16    0.000   5.973    -3.867  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  A ^ -> Z ^    BUF_X16    1.475   7.448    -2.392  
      TDSP_CORE_INST/EXECUTE_INST/p7242A                    -             INV_X4     0.029   7.477    -2.363  
      TDSP_CORE_INST/EXECUTE_INST/p7242A                    A ^ -> ZN v   INV_X4     1.338   8.815    -1.026  
      TDSP_CORE_INST/EXECUTE_INST/p7568A                    -             NOR2_X1    0.001   8.815    -1.025  
      TDSP_CORE_INST/EXECUTE_INST/p7568A                    A2 v -> ZN ^  NOR2_X1    2.165   10.980   1.140  
      TDSP_CORE_INST/EXECUTE_INST/p9138A                    -             NAND2_X1   0.000   10.980   1.140  
      TDSP_CORE_INST/EXECUTE_INST/p9138A                    A1 ^ -> ZN v  NAND2_X1   0.506   11.486   1.646  
      TDSP_CORE_INST/EXECUTE_INST/p7106A                    -             AOI211_X2  0.000   11.486   1.646  
      TDSP_CORE_INST/EXECUTE_INST/p7106A                    C1 v -> ZN ^  AOI211_X2  1.258   12.745   2.904  
      TDSP_CORE_INST/EXECUTE_INST/p7588A25881               -             AOI22_X1   0.000   12.745   2.904  
      TDSP_CORE_INST/EXECUTE_INST/p7588A25881               A1 ^ -> ZN v  AOI22_X1   0.806   13.550   3.710  
      TDSP_CORE_INST/EXECUTE_INST/p7588A                    -             NOR2_X1    0.000   13.550   3.710  
      TDSP_CORE_INST/EXECUTE_INST/p7588A                    A2 v -> ZN ^  NOR2_X1    0.942   14.492   4.652  
      TDSP_CORE_INST/EXECUTE_INST/p7699A                    -             AOI21_X4   0.000   14.492   4.652  
      TDSP_CORE_INST/EXECUTE_INST/p7699A                    A ^ -> ZN v   AOI21_X4   0.855   15.347   5.506  
      TDSP_CORE_INST/EXECUTE_INST/p8143A                    -             INV_X4     0.002   15.349   5.508  
      TDSP_CORE_INST/EXECUTE_INST/p8143A                    A v -> ZN ^   INV_X4     1.388   16.736   6.896  
      TDSP_CORE_INST/EXECUTE_INST/p7694A25850               -             AOI22_X1   0.000   16.737   6.896  
      TDSP_CORE_INST/EXECUTE_INST/p7694A25850               B1 ^ -> ZN v  AOI22_X1   0.624   17.360   7.520  
      TDSP_CORE_INST/EXECUTE_INST/p7617A25835               -             INV_X1     0.000   17.360   7.520  
      TDSP_CORE_INST/EXECUTE_INST/p7617A25835               A v -> ZN ^   INV_X1     0.800   18.160   8.320  
      TDSP_CORE_INST/EXECUTE_INST/top_reg[3]                -             SDFF_X2    0.000   18.160   8.320  
      --------------------------------------------------------------------------------------------------------
Path 311: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/three_cycle_reg/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/three_cycle_reg/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q        (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.346
- Setup                         1.194
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.752
- Arrival Time                 17.557
= Slack Time                   -9.805
= Slack Time(original)         -9.893
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      --------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Retime  Arrival  Required  
                                                                                     Delay   Time     Time  
      --------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^          -          -       5.334    -4.471  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^ -> Q v   SDFFS_X2   0.687   6.020    -3.784  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  -             BUF_X16    0.000   6.020    -3.784  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  A v -> Z v    BUF_X16    0.527   6.548    -3.257  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25895               -             NOR2_X2    0.020   6.568    -3.237  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25895               A2 v -> ZN ^  NOR2_X2    2.078   8.646    -1.159  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25889               -             NAND2_X1   0.000   8.646    -1.159  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25889               A1 ^ -> ZN v  NAND2_X1   1.045   9.691    -0.114  
      TDSP_CORE_INST/EXECUTE_INST/p7399A                    -             NOR2_X2    0.000   9.691    -0.114  
      TDSP_CORE_INST/EXECUTE_INST/p7399A                    A2 v -> ZN ^  NOR2_X2    1.221   10.912   1.107  
      TDSP_CORE_INST/EXECUTE_INST/p9252A                    -             INV_X2     0.000   10.912   1.107  
      TDSP_CORE_INST/EXECUTE_INST/p9252A                    A ^ -> ZN v   INV_X2     0.606   11.518   1.713  
      TDSP_CORE_INST/EXECUTE_INST/p8300A                    -             NOR3_X2    0.000   11.518   1.713  
      TDSP_CORE_INST/EXECUTE_INST/p8300A                    A3 v -> ZN ^  NOR3_X2    1.985   13.503   3.698  
      TDSP_CORE_INST/EXECUTE_INST/p8719A                    -             INV_X4     0.000   13.503   3.698  
      TDSP_CORE_INST/EXECUTE_INST/p8719A                    A ^ -> ZN v   INV_X4     0.692   14.195   4.390  
      TDSP_CORE_INST/EXECUTE_INST/p8644A                    -             AOI211_X2  0.000   14.195   4.390  
      TDSP_CORE_INST/EXECUTE_INST/p8644A                    C2 v -> ZN ^  AOI211_X2  1.367   15.562   5.758  
      TDSP_CORE_INST/EXECUTE_INST/p8382A                    -             OAI21_X2   0.000   15.562   5.758  
      TDSP_CORE_INST/EXECUTE_INST/p8382A                    B2 ^ -> ZN v  OAI21_X2   0.537   16.099   6.295  
      TDSP_CORE_INST/EXECUTE_INST/p8228A                    -             AOI21_X1   0.000   16.099   6.295  
      TDSP_CORE_INST/EXECUTE_INST/p8228A                    B1 v -> ZN ^  AOI21_X1   0.925   17.025   7.220  
      TDSP_CORE_INST/EXECUTE_INST/p8209A                    -             INV_X1     0.000   17.025   7.220  
      TDSP_CORE_INST/EXECUTE_INST/p8209A                    A ^ -> ZN v   INV_X1     0.531   17.556   7.752  
      TDSP_CORE_INST/EXECUTE_INST/three_cycle_reg           -             SDFFR_X1   0.000   17.556   7.752  
      --------------------------------------------------------------------------------------------------------
Path 312: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/ar1_reg[8]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/ar1_reg[8]/D       (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.265
- Setup                         0.823
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.042
- Arrival Time                 17.785
= Slack Time                   -9.742
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      ------------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell       Retime  Arrival  Required  
                                                                                   Delay   Time     Time  
      ------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -          -       5.286    -4.456  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1   1.427   6.713    -3.029  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4     0.000   6.713    -3.029  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4     1.542   8.255    -1.487  
      TDSP_CORE_INST/EXECUTE_INST/p9807A                  -             INV_X4     0.003   8.258    -1.484  
      TDSP_CORE_INST/EXECUTE_INST/p9807A                  A ^ -> ZN v   INV_X4     0.510   8.768    -0.974  
      TDSP_CORE_INST/EXECUTE_INST/p9769A                  -             NOR3_X2    0.000   8.768    -0.974  
      TDSP_CORE_INST/EXECUTE_INST/p9769A                  A3 v -> ZN ^  NOR3_X2    4.277   13.045   3.303  
      TDSP_CORE_INST/EXECUTE_INST/p10338A                 -             NAND4_X1   0.001   13.046   3.304  
      TDSP_CORE_INST/EXECUTE_INST/p10338A                 A2 ^ -> ZN v  NAND4_X1   1.483   14.529   4.787  
      TDSP_CORE_INST/EXECUTE_INST/p7895A25880             -             NAND3_X1   0.000   14.529   4.787  
      TDSP_CORE_INST/EXECUTE_INST/p7895A25880             A1 v -> ZN ^  NAND3_X1   1.359   15.888   6.146  
      TDSP_CORE_INST/EXECUTE_INST/p8463A                  -             NAND2_X2   0.000   15.888   6.146  
      TDSP_CORE_INST/EXECUTE_INST/p8463A                  A2 ^ -> ZN v  NAND2_X2   0.421   16.309   6.567  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFCC320_n_621        -             BUF_X16    0.000   16.309   6.567  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFCC320_n_621        A v -> Z v    BUF_X16    0.604   16.913   7.171  
      TDSP_CORE_INST/EXECUTE_INST/p8246A                  -             OAI221_X2  0.002   16.916   7.173  
      TDSP_CORE_INST/EXECUTE_INST/p8246A                  C1 v -> ZN ^  OAI221_X2  0.869   17.784   8.042  
      TDSP_CORE_INST/EXECUTE_INST/ar1_reg[8]              -             SDFF_X2    0.000   17.785   8.042  
      ------------------------------------------------------------------------------------------------------
Path 313: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/go_prog_reg/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/go_prog_reg/D      (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.314
- Setup                         1.153
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.760
- Arrival Time                 17.496
= Slack Time                   -9.736
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      ------------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell       Retime  Arrival  Required  
                                                                                   Delay   Time     Time  
      ------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -          -       5.286    -4.449  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1   1.427   6.713    -3.022  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4     0.000   6.713    -3.022  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4     1.542   8.255    -1.481  
      TDSP_CORE_INST/EXECUTE_INST/p10383A                 -             NAND2_X1   0.003   8.258    -1.478  
      TDSP_CORE_INST/EXECUTE_INST/p10383A                 A2 ^ -> ZN v  NAND2_X1   1.236   9.494    -0.242  
      TDSP_CORE_INST/EXECUTE_INST/p10368A                 -             NOR2_X2    0.000   9.494    -0.242  
      TDSP_CORE_INST/EXECUTE_INST/p10368A                 A1 v -> ZN ^  NOR2_X2    3.450   12.944   3.208  
      TDSP_CORE_INST/EXECUTE_INST/p8991A                  -             NAND2_X2   0.001   12.945   3.209  
      TDSP_CORE_INST/EXECUTE_INST/p8991A                  A1 ^ -> ZN v  NAND2_X2   1.606   14.551   4.815  
      TDSP_CORE_INST/EXECUTE_INST/p8993A25871             -             NAND3_X1   0.000   14.551   4.815  
      TDSP_CORE_INST/EXECUTE_INST/p8993A25871             A2 v -> ZN ^  NAND3_X1   1.499   16.050   6.314  
      TDSP_CORE_INST/EXECUTE_INST/p8995A                  -             OAI221_X2  0.000   16.050   6.314  
      TDSP_CORE_INST/EXECUTE_INST/p8995A                  B1 ^ -> ZN v  OAI221_X2  0.644   16.694   6.958  
      TDSP_CORE_INST/EXECUTE_INST/p8937A                  -             INV_X1     0.000   16.694   6.958  
      TDSP_CORE_INST/EXECUTE_INST/p8937A                  A v -> ZN ^   INV_X1     0.466   17.160   7.425  
      TDSP_CORE_INST/EXECUTE_INST/p8682A                  -             NAND2_X1   0.000   17.160   7.425  
      TDSP_CORE_INST/EXECUTE_INST/p8682A                  A1 ^ -> ZN v  NAND2_X1   0.336   17.496   7.760  
      TDSP_CORE_INST/EXECUTE_INST/go_prog_reg             -             SDFFR_X2   0.000   17.496   7.760  
      ------------------------------------------------------------------------------------------------------
Path 314: VIOLATED Setup Check with Pin RAM_128x16_TEST_INST/RAM_128x16_INST/CLK 
Endpoint:   RAM_128x16_TEST_INST/RAM_128x16_INST/D[2] (^) checked with  leading edge of 'm_ram_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_ram_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.414
- Setup                        -0.474
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.488
- Arrival Time                 17.161
= Slack Time                   -9.674
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      ------------------------------------------------------------------------------------------------------------------
      Instance                                                      Arc           Cell         Retime  Arrival  Required  
                                                                                               Delay   Time     Time  
      ------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^          -            -       5.361    -4.313  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^ -> Q ^   SDFFS_X2     0.673   6.034    -3.639  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   -             BUF_X8       0.000   6.034    -3.639  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   A ^ -> Z ^    BUF_X8       1.260   7.295    -2.379  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     -             NAND2_X1     0.006   7.301    -2.373  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     A1 ^ -> ZN v  NAND2_X1     0.408   7.709    -1.965  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     -             NOR4_X2      0.000   7.709    -1.965  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     A4 v -> ZN ^  NOR4_X2      1.874   9.583    -0.090  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 -             NAND2_X4     0.000   9.583    -0.090  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 A1 ^ -> ZN v  NAND2_X4     0.528   10.111   0.437  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     -             NOR2_X4      0.000   10.111   0.437  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     A2 v -> ZN ^  NOR2_X4      3.264   13.375   3.702  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6112                 -             AOI222_X1    0.002   13.377   3.704  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6112                 B1 ^ -> ZN v  AOI222_X1    1.673   15.050   5.377  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6083                 -             NAND3_X1     0.000   15.051   5.377  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6083                 A2 v -> ZN ^  NAND3_X1     1.017   16.068   6.394  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC50_tdsp_data_out_2_  -             BUF_X32      0.000   16.068   6.394  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC50_tdsp_data_out_2_  A ^ -> Z ^    BUF_X32      0.903   16.971   7.298  
      RAM_128x16_TEST_INST/RAM_128x16_INST                          -             ram_256x16A  0.190   17.161   7.488  
      ------------------------------------------------------------------------------------------------------------------
Path 315: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/ar1_reg[11]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/ar1_reg[11]/D      (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.252
- Setup                         0.795
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.057
- Arrival Time                 17.731
= Slack Time                   -9.673
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      ------------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell       Retime  Arrival  Required  
                                                                                   Delay   Time     Time  
      ------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -          -       5.286    -4.387  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1   1.427   6.713    -2.960  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4     0.000   6.713    -2.960  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4     1.542   8.255    -1.418  
      TDSP_CORE_INST/EXECUTE_INST/p9807A                  -             INV_X4     0.003   8.258    -1.415  
      TDSP_CORE_INST/EXECUTE_INST/p9807A                  A ^ -> ZN v   INV_X4     0.510   8.768    -0.905  
      TDSP_CORE_INST/EXECUTE_INST/p9769A                  -             NOR3_X2    0.000   8.768    -0.905  
      TDSP_CORE_INST/EXECUTE_INST/p9769A                  A3 v -> ZN ^  NOR3_X2    4.277   13.045   3.372  
      TDSP_CORE_INST/EXECUTE_INST/p10338A                 -             NAND4_X1   0.001   13.046   3.373  
      TDSP_CORE_INST/EXECUTE_INST/p10338A                 A2 ^ -> ZN v  NAND4_X1   1.483   14.529   4.856  
      TDSP_CORE_INST/EXECUTE_INST/p7895A25880             -             NAND3_X1   0.000   14.529   4.856  
      TDSP_CORE_INST/EXECUTE_INST/p7895A25880             A1 v -> ZN ^  NAND3_X1   1.359   15.888   6.215  
      TDSP_CORE_INST/EXECUTE_INST/p8463A                  -             NAND2_X2   0.000   15.888   6.215  
      TDSP_CORE_INST/EXECUTE_INST/p8463A                  A2 ^ -> ZN v  NAND2_X2   0.421   16.309   6.636  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFCC320_n_621        -             BUF_X16    0.000   16.309   6.636  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFCC320_n_621        A v -> Z v    BUF_X16    0.604   16.913   7.240  
      TDSP_CORE_INST/EXECUTE_INST/p7148A25799             -             OAI221_X2  0.003   16.916   7.243  
      TDSP_CORE_INST/EXECUTE_INST/p7148A25799             C2 v -> ZN ^  OAI221_X2  0.815   17.731   8.057  
      TDSP_CORE_INST/EXECUTE_INST/ar1_reg[11]             -             SDFF_X2    0.000   17.731   8.057  
      ------------------------------------------------------------------------------------------------------
Path 316: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/ar0_reg[0]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/ar0_reg[0]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.243
- Setup                         0.616
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.227
- Arrival Time                 17.900
= Slack Time                   -9.673
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell      Retime  Arrival  Required  
                                                                                    Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^          -         -       5.334    -4.340  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^ -> Q ^   SDFFS_X2  0.679   6.012    -3.661  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  -             BUF_X16   0.000   6.012    -3.661  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  A ^ -> Z ^    BUF_X16   1.351   7.363    -2.310  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25895               -             NOR2_X2   0.020   7.383    -2.290  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25895               A2 ^ -> ZN v  NOR2_X2   1.192   8.575    -1.098  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25889               -             NAND2_X1  0.000   8.575    -1.098  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25889               A1 v -> ZN ^  NAND2_X1  1.279   9.854    0.181  
      TDSP_CORE_INST/EXECUTE_INST/p7399A                    -             NOR2_X2   0.000   9.854    0.181  
      TDSP_CORE_INST/EXECUTE_INST/p7399A                    A2 ^ -> ZN v  NOR2_X2   0.511   10.366   0.692  
      TDSP_CORE_INST/EXECUTE_INST/p9252A                    -             INV_X2    0.000   10.366   0.692  
      TDSP_CORE_INST/EXECUTE_INST/p9252A                    A v -> ZN ^   INV_X2    0.903   11.269   1.596  
      TDSP_CORE_INST/EXECUTE_INST/p7718A                    -             NOR2_X4   0.000   11.269   1.596  
      TDSP_CORE_INST/EXECUTE_INST/p7718A                    A1 ^ -> ZN v  NOR2_X4   0.590   11.859   2.186  
      TDSP_CORE_INST/EXECUTE_INST/p7710A                    -             OR3_X2    0.000   11.860   2.187  
      TDSP_CORE_INST/EXECUTE_INST/p7710A                    A2 v -> ZN v  OR3_X2    1.327   13.187   3.514  
      TDSP_CORE_INST/EXECUTE_INST/p7697A                    -             INV_X4    0.000   13.187   3.514  
      TDSP_CORE_INST/EXECUTE_INST/p7697A                    A v -> ZN ^   INV_X4    3.255   16.442   6.769  
      TDSP_CORE_INST/EXECUTE_INST/p8551A                    -             NAND2_X1  0.002   16.444   6.771  
      TDSP_CORE_INST/EXECUTE_INST/p8551A                    A1 ^ -> ZN v  NAND2_X1  0.399   16.843   7.170  
      TDSP_CORE_INST/EXECUTE_INST/p8483A                    -             NAND2_X1  0.000   16.843   7.170  
      TDSP_CORE_INST/EXECUTE_INST/p8483A                    A2 v -> ZN ^  NAND2_X1  1.057   17.900   8.226  
      TDSP_CORE_INST/EXECUTE_INST/ar0_reg[0]                -             SDFF_X2   0.000   17.900   8.227  
      -------------------------------------------------------------------------------------------------------
Path 317: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/ar1_reg[12]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/ar1_reg[12]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q     (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.263
- Setup                         1.373
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.490
- Arrival Time                 17.159
= Slack Time                   -9.669
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      --------------------------------------------------------------------------------------------------
      Instance                                        Arc           Cell       Retime  Arrival  Required  
                                                                               Delay   Time     Time  
      --------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg             CK ^          -          -       5.218    -4.451  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg             CK ^ -> Q ^   SDFFR_X2   1.914   7.132    -2.537  
      TDSP_CORE_INST/FE_OFC180_arp                    -             BUF_X32    0.000   7.132    -2.537  
      TDSP_CORE_INST/FE_OFC180_arp                    A ^ -> Z ^    BUF_X32    0.915   8.046    -1.623  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A       -             AOI22_X4   0.003   8.050    -1.619  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A       B2 ^ -> ZN v  AOI22_X4   0.711   8.760    -0.909  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp4238A6176  -             INV_X2     0.000   8.760    -0.909  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp4238A6176  A v -> ZN ^   INV_X2     0.649   9.410    -0.259  
      TDSP_CORE_INST/EXECUTE_INST/p5722A              -             OR2_X2     0.000   9.410    -0.259  
      TDSP_CORE_INST/EXECUTE_INST/p5722A              A2 ^ -> ZN ^  OR2_X2     0.519   9.928    0.260  
      TDSP_CORE_INST/EXECUTE_INST/p5723A              -             OR2_X1     0.000   9.928    0.260  
      TDSP_CORE_INST/EXECUTE_INST/p5723A              A1 ^ -> ZN ^  OR2_X1     0.595   10.523   0.854  
      TDSP_CORE_INST/EXECUTE_INST/p5724A25824         -             OR2_X1     0.000   10.523   0.854  
      TDSP_CORE_INST/EXECUTE_INST/p5724A25824         A1 ^ -> ZN ^  OR2_X1     0.507   11.030   1.361  
      TDSP_CORE_INST/EXECUTE_INST/p5724A              -             OR2_X1     0.000   11.030   1.361  
      TDSP_CORE_INST/EXECUTE_INST/p5724A              A1 ^ -> ZN ^  OR2_X1     0.447   11.477   1.808  
      TDSP_CORE_INST/EXECUTE_INST/p5725A              -             OR2_X1     0.000   11.477   1.808  
      TDSP_CORE_INST/EXECUTE_INST/p5725A              A1 ^ -> ZN ^  OR2_X1     0.762   12.240   2.571  
      TDSP_CORE_INST/EXECUTE_INST/p5726A              -             OR2_X1     0.000   12.240   2.571  
      TDSP_CORE_INST/EXECUTE_INST/p5726A              A1 ^ -> ZN ^  OR2_X1     0.614   12.854   3.185  
      TDSP_CORE_INST/EXECUTE_INST/p5727A              -             OR2_X1     0.000   12.854   3.185  
      TDSP_CORE_INST/EXECUTE_INST/p5727A              A1 ^ -> ZN ^  OR2_X1     0.491   13.345   3.676  
      TDSP_CORE_INST/EXECUTE_INST/p5728A25815         -             OR2_X1     0.000   13.345   3.676  
      TDSP_CORE_INST/EXECUTE_INST/p5728A25815         A1 ^ -> ZN ^  OR2_X1     0.427   13.772   4.103  
      TDSP_CORE_INST/EXECUTE_INST/p5728A              -             OR2_X1     0.000   13.772   4.103  
      TDSP_CORE_INST/EXECUTE_INST/p5728A              A1 ^ -> ZN ^  OR2_X1     0.481   14.253   4.585  
      TDSP_CORE_INST/EXECUTE_INST/p5729A              -             OR2_X1     0.000   14.254   4.585  
      TDSP_CORE_INST/EXECUTE_INST/p5729A              A1 ^ -> ZN ^  OR2_X1     0.495   14.749   5.080  
      TDSP_CORE_INST/EXECUTE_INST/p5730A              -             OR2_X1     0.000   14.749   5.080  
      TDSP_CORE_INST/EXECUTE_INST/p5730A              A1 ^ -> ZN ^  OR2_X1     0.499   15.248   5.579  
      TDSP_CORE_INST/EXECUTE_INST/p5731A25807         -             OR2_X1     0.000   15.248   5.579  
      TDSP_CORE_INST/EXECUTE_INST/p5731A25807         A1 ^ -> ZN ^  OR2_X1     0.535   15.783   6.114  
      TDSP_CORE_INST/EXECUTE_INST/p6836A              -             INV_X2     0.000   15.783   6.115  
      TDSP_CORE_INST/EXECUTE_INST/p6836A              A ^ -> ZN v   INV_X2     0.260   16.043   6.374  
      TDSP_CORE_INST/EXECUTE_INST/p6774A              -             AOI21_X1   0.000   16.043   6.375  
      TDSP_CORE_INST/EXECUTE_INST/p6774A              A v -> ZN ^   AOI21_X1   0.576   16.619   6.950  
      TDSP_CORE_INST/EXECUTE_INST/p6775A              -             OAI221_X2  0.000   16.619   6.950  
      TDSP_CORE_INST/EXECUTE_INST/p6775A              B1 ^ -> ZN v  OAI221_X2  0.539   17.159   7.490  
      TDSP_CORE_INST/EXECUTE_INST/ar1_reg[12]         -             SDFF_X2    0.000   17.159   7.490  
      --------------------------------------------------------------------------------------------------
Path 318: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/ar1_reg[0]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/ar1_reg[0]/D       (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.260
- Setup                         1.327
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.533
- Arrival Time                 17.166
= Slack Time                   -9.634
= Slack Time(original)        -10.844
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      ------------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell       Retime  Arrival  Required  
                                                                                   Delay   Time     Time  
      ------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -          -       5.286    -4.347  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1   1.427   6.713    -2.921  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4     0.000   6.713    -2.921  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4     1.536   8.250    -1.384  
      TDSP_CORE_INST/EXECUTE_INST/p9807A                  -             INV_X4     0.003   8.253    -1.381  
      TDSP_CORE_INST/EXECUTE_INST/p9807A                  A ^ -> ZN v   INV_X4     0.510   8.763    -0.871  
      TDSP_CORE_INST/EXECUTE_INST/p9769A                  -             NOR3_X2    0.000   8.763    -0.871  
      TDSP_CORE_INST/EXECUTE_INST/p9769A                  A3 v -> ZN ^  NOR3_X2    3.084   11.847   2.213  
      TDSP_CORE_INST/EXECUTE_INST/p10338A                 -             NAND4_X1   0.001   11.847   2.214  
      TDSP_CORE_INST/EXECUTE_INST/p10338A                 A2 ^ -> ZN v  NAND4_X1   1.483   13.330   3.696  
      TDSP_CORE_INST/EXECUTE_INST/p7895A25880             -             NAND3_X1   0.000   13.330   3.696  
      TDSP_CORE_INST/EXECUTE_INST/p7895A25880             A1 v -> ZN ^  NAND3_X1   1.355   14.685   5.051  
      TDSP_CORE_INST/EXECUTE_INST/p7895A                  -             INV_X8     0.000   14.685   5.051  
      TDSP_CORE_INST/EXECUTE_INST/p7895A                  A ^ -> ZN v   INV_X8     0.948   15.633   5.999  
      TDSP_CORE_INST/EXECUTE_INST/p8249A                  -             AOI221_X2  0.002   15.635   6.001  
      TDSP_CORE_INST/EXECUTE_INST/p8249A                  C1 v -> ZN ^  AOI221_X2  1.008   16.643   7.010  
      TDSP_CORE_INST/EXECUTE_INST/p8139A                  -             INV_X1     0.000   16.643   7.010  
      TDSP_CORE_INST/EXECUTE_INST/p8139A                  A ^ -> ZN v   INV_X1     0.523   17.166   7.532  
      TDSP_CORE_INST/EXECUTE_INST/ar1_reg[0]              -             SDFF_X2    0.000   17.166   7.533  
      ------------------------------------------------------------------------------------------------------
Path 319: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/ar1_reg[10]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/ar1_reg[10]/D      (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.252
- Setup                         0.780
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.072
- Arrival Time                 17.693
= Slack Time                   -9.621
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      ------------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell       Retime  Arrival  Required  
                                                                                   Delay   Time     Time  
      ------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -          -       5.286    -4.334  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1   1.427   6.713    -2.907  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4     0.000   6.713    -2.907  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4     1.542   8.255    -1.366  
      TDSP_CORE_INST/EXECUTE_INST/p9807A                  -             INV_X4     0.003   8.258    -1.363  
      TDSP_CORE_INST/EXECUTE_INST/p9807A                  A ^ -> ZN v   INV_X4     0.510   8.768    -0.852  
      TDSP_CORE_INST/EXECUTE_INST/p9769A                  -             NOR3_X2    0.000   8.768    -0.852  
      TDSP_CORE_INST/EXECUTE_INST/p9769A                  A3 v -> ZN ^  NOR3_X2    4.277   13.045   3.424  
      TDSP_CORE_INST/EXECUTE_INST/p10338A                 -             NAND4_X1   0.001   13.046   3.426  
      TDSP_CORE_INST/EXECUTE_INST/p10338A                 A2 ^ -> ZN v  NAND4_X1   1.483   14.529   4.908  
      TDSP_CORE_INST/EXECUTE_INST/p7895A25880             -             NAND3_X1   0.000   14.529   4.909  
      TDSP_CORE_INST/EXECUTE_INST/p7895A25880             A1 v -> ZN ^  NAND3_X1   1.359   15.888   6.267  
      TDSP_CORE_INST/EXECUTE_INST/p8463A                  -             NAND2_X2   0.000   15.888   6.267  
      TDSP_CORE_INST/EXECUTE_INST/p8463A                  A2 ^ -> ZN v  NAND2_X2   0.421   16.309   6.689  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFCC320_n_621        -             BUF_X16    0.000   16.309   6.689  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFCC320_n_621        A v -> Z v    BUF_X16    0.604   16.913   7.293  
      TDSP_CORE_INST/EXECUTE_INST/p7520A25802             -             OAI221_X2  0.003   16.916   7.295  
      TDSP_CORE_INST/EXECUTE_INST/p7520A25802             C2 v -> ZN ^  OAI221_X2  0.777   17.693   8.072  
      TDSP_CORE_INST/EXECUTE_INST/ar1_reg[10]             -             SDFF_X2    0.000   17.693   8.072  
      ------------------------------------------------------------------------------------------------------
Path 320: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/ar1_reg[9]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/ar1_reg[9]/D       (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.265
- Setup                         0.759
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.106
- Arrival Time                 17.655
= Slack Time                   -9.549
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      ------------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell       Retime  Arrival  Required  
                                                                                   Delay   Time     Time  
      ------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -          -       5.286    -4.263  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1   1.427   6.713    -2.836  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4     0.000   6.713    -2.836  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4     1.542   8.255    -1.294  
      TDSP_CORE_INST/EXECUTE_INST/p9807A                  -             INV_X4     0.003   8.258    -1.291  
      TDSP_CORE_INST/EXECUTE_INST/p9807A                  A ^ -> ZN v   INV_X4     0.510   8.768    -0.781  
      TDSP_CORE_INST/EXECUTE_INST/p9769A                  -             NOR3_X2    0.000   8.768    -0.781  
      TDSP_CORE_INST/EXECUTE_INST/p9769A                  A3 v -> ZN ^  NOR3_X2    4.277   13.045   3.496  
      TDSP_CORE_INST/EXECUTE_INST/p10338A                 -             NAND4_X1   0.001   13.046   3.497  
      TDSP_CORE_INST/EXECUTE_INST/p10338A                 A2 ^ -> ZN v  NAND4_X1   1.483   14.529   4.980  
      TDSP_CORE_INST/EXECUTE_INST/p7895A25880             -             NAND3_X1   0.000   14.529   4.980  
      TDSP_CORE_INST/EXECUTE_INST/p7895A25880             A1 v -> ZN ^  NAND3_X1   1.359   15.888   6.339  
      TDSP_CORE_INST/EXECUTE_INST/p8463A                  -             NAND2_X2   0.000   15.888   6.339  
      TDSP_CORE_INST/EXECUTE_INST/p8463A                  A2 ^ -> ZN v  NAND2_X2   0.421   16.309   6.760  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFCC320_n_621        -             BUF_X16    0.000   16.309   6.760  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFCC320_n_621        A v -> Z v    BUF_X16    0.604   16.913   7.364  
      TDSP_CORE_INST/EXECUTE_INST/p7893A                  -             OAI221_X2  0.003   16.916   7.367  
      TDSP_CORE_INST/EXECUTE_INST/p7893A                  C2 v -> ZN ^  OAI221_X2  0.739   17.655   8.106  
      TDSP_CORE_INST/EXECUTE_INST/ar1_reg[9]              -             SDFF_X2    0.000   17.655   8.106  
      ------------------------------------------------------------------------------------------------------
Path 321: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/two_cycle_reg/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/two_cycle_reg/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q      (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.346
- Setup                         1.253
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.694
- Arrival Time                 17.184
= Slack Time                   -9.491
= Slack Time(original)         -9.621
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      --------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Retime  Arrival  Required  
                                                                                     Delay   Time     Time  
      --------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^          -          -       5.334    -4.157  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^ -> Q v   SDFFS_X2   0.687   6.020    -3.470  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  -             BUF_X16    0.000   6.020    -3.470  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  A v -> Z v    BUF_X16    0.527   6.548    -2.943  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25895               -             NOR2_X2    0.020   6.568    -2.923  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25895               A2 v -> ZN ^  NOR2_X2    2.078   8.646    -0.845  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25889               -             NAND2_X1   0.000   8.646    -0.845  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25889               A1 ^ -> ZN v  NAND2_X1   1.045   9.691    0.200  
      TDSP_CORE_INST/EXECUTE_INST/p7399A                    -             NOR2_X2    0.000   9.691    0.200  
      TDSP_CORE_INST/EXECUTE_INST/p7399A                    A2 v -> ZN ^  NOR2_X2    1.221   10.912   1.421  
      TDSP_CORE_INST/EXECUTE_INST/p9252A                    -             INV_X2     0.000   10.912   1.421  
      TDSP_CORE_INST/EXECUTE_INST/p9252A                    A ^ -> ZN v   INV_X2     0.606   11.518   2.027  
      TDSP_CORE_INST/EXECUTE_INST/p8300A                    -             NOR3_X2    0.000   11.518   2.027  
      TDSP_CORE_INST/EXECUTE_INST/p8300A                    A3 v -> ZN ^  NOR3_X2    1.985   13.503   4.012  
      TDSP_CORE_INST/EXECUTE_INST/p8302A25883               -             NAND2_X1   0.000   13.503   4.012  
      TDSP_CORE_INST/EXECUTE_INST/p8302A25883               A2 ^ -> ZN v  NAND2_X1   1.094   14.597   5.107  
      TDSP_CORE_INST/EXECUTE_INST/p8326A                    -             OAI21_X1   0.000   14.597   5.107  
      TDSP_CORE_INST/EXECUTE_INST/p8326A                    A v -> ZN ^   OAI21_X1   0.988   15.586   6.095  
      TDSP_CORE_INST/EXECUTE_INST/p8260A                    -             INV_X1     0.000   15.586   6.095  
      TDSP_CORE_INST/EXECUTE_INST/p8260A                    A ^ -> ZN v   INV_X1     0.200   15.786   6.295  
      TDSP_CORE_INST/EXECUTE_INST/p8203A                    -             AOI21_X1   0.000   15.786   6.295  
      TDSP_CORE_INST/EXECUTE_INST/p8203A                    B1 v -> ZN ^  AOI21_X1   0.685   16.471   6.980  
      TDSP_CORE_INST/EXECUTE_INST/p8160A                    -             OAI211_X1  0.000   16.471   6.980  
      TDSP_CORE_INST/EXECUTE_INST/p8160A                    C1 ^ -> ZN v  OAI211_X1  0.713   17.184   7.693  
      TDSP_CORE_INST/EXECUTE_INST/two_cycle_reg             -             SDFFR_X1   0.000   17.184   7.694  
      --------------------------------------------------------------------------------------------------------
Path 322: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/read_prog_reg/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/read_prog_reg/D    (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.346
- Setup                         1.159
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.787
- Arrival Time                 17.277
= Slack Time                   -9.490
= Slack Time(original)         -9.616
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      -----------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell      Retime  Arrival  Required  
                                                                                  Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -         -       5.286    -4.203  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1  1.427   6.713    -2.776  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4    0.000   6.713    -2.776  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4    1.536   8.250    -1.240  
      TDSP_CORE_INST/EXECUTE_INST/p10383A                 -             NAND2_X1  0.003   8.252    -1.237  
      TDSP_CORE_INST/EXECUTE_INST/p10383A                 A2 ^ -> ZN v  NAND2_X1  1.236   9.488    -0.001  
      TDSP_CORE_INST/EXECUTE_INST/p10368A                 -             NOR2_X2   0.000   9.488    -0.001  
      TDSP_CORE_INST/EXECUTE_INST/p10368A                 A1 v -> ZN ^  NOR2_X2   3.450   12.939   3.449  
      TDSP_CORE_INST/EXECUTE_INST/p8991A                  -             NAND2_X2  0.001   12.939   3.450  
      TDSP_CORE_INST/EXECUTE_INST/p8991A                  A1 ^ -> ZN v  NAND2_X2  1.606   14.545   5.056  
      TDSP_CORE_INST/EXECUTE_INST/p8993A25871             -             NAND3_X1  0.000   14.545   5.056  
      TDSP_CORE_INST/EXECUTE_INST/p8993A25871             A2 v -> ZN ^  NAND3_X1  1.499   16.044   6.555  
      TDSP_CORE_INST/EXECUTE_INST/p8993A                  -             INV_X4    0.000   16.044   6.555  
      TDSP_CORE_INST/EXECUTE_INST/p8993A                  A ^ -> ZN v   INV_X4    0.340   16.385   6.895  
      TDSP_CORE_INST/EXECUTE_INST/p8962A                  -             NAND2_X1  0.000   16.385   6.895  
      TDSP_CORE_INST/EXECUTE_INST/p8962A                  A2 v -> ZN ^  NAND2_X1  0.451   16.836   7.346  
      TDSP_CORE_INST/EXECUTE_INST/p8905A                  -             NAND4_X1  0.000   16.836   7.346  
      TDSP_CORE_INST/EXECUTE_INST/p8905A                  A1 ^ -> ZN v  NAND4_X1  0.441   17.277   7.787  
      TDSP_CORE_INST/EXECUTE_INST/read_prog_reg           -             SDFFR_X2  0.000   17.277   7.787  
      -----------------------------------------------------------------------------------------------------
Path 323: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/skip_one_reg/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/skip_one_reg/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q     (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.346
- Setup                         1.041
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.905
- Arrival Time                 17.268
= Slack Time                   -9.363
= Slack Time(original)         -9.863
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      --------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Retime  Arrival  Required  
                                                                                     Delay   Time     Time  
      --------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^          -          -       5.334    -4.029  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                  CK ^ -> Q v   SDFFS_X2   0.687   6.020    -3.342  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  -             BUF_X16    0.000   6.020    -3.342  
      TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_  A v -> Z v    BUF_X16    0.527   6.548    -2.815  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25895               -             NOR2_X2    0.020   6.568    -2.795  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25895               A2 v -> ZN ^  NOR2_X2    2.078   8.646    -0.717  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25889               -             NAND2_X1   0.000   8.646    -0.717  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25889               A1 ^ -> ZN v  NAND2_X1   1.045   9.691    0.328  
      TDSP_CORE_INST/EXECUTE_INST/p7399A                    -             NOR2_X2    0.000   9.691    0.328  
      TDSP_CORE_INST/EXECUTE_INST/p7399A                    A2 v -> ZN ^  NOR2_X2    1.221   10.912   1.549  
      TDSP_CORE_INST/EXECUTE_INST/p9252A                    -             INV_X2     0.000   10.912   1.549  
      TDSP_CORE_INST/EXECUTE_INST/p9252A                    A ^ -> ZN v   INV_X2     0.606   11.518   2.155  
      TDSP_CORE_INST/EXECUTE_INST/p8300A                    -             NOR3_X2    0.000   11.518   2.155  
      TDSP_CORE_INST/EXECUTE_INST/p8300A                    A3 v -> ZN ^  NOR3_X2    1.985   13.503   4.140  
      TDSP_CORE_INST/EXECUTE_INST/p8334A                    -             NAND3_X2   0.000   13.503   4.140  
      TDSP_CORE_INST/EXECUTE_INST/p8334A                    A3 ^ -> ZN v  NAND3_X2   1.317   14.819   5.457  
      TDSP_CORE_INST/EXECUTE_INST/p8882A                    -             OAI22_X1   0.000   14.819   5.457  
      TDSP_CORE_INST/EXECUTE_INST/p8882A                    B1 v -> ZN ^  OAI22_X1   1.406   16.225   6.862  
      TDSP_CORE_INST/EXECUTE_INST/p8820A                    -             INV_X1     0.000   16.225   6.862  
      TDSP_CORE_INST/EXECUTE_INST/p8820A                    A ^ -> ZN v   INV_X1     0.273   16.498   7.135  
      TDSP_CORE_INST/EXECUTE_INST/p8296A                    -             OAI211_X1  0.000   16.498   7.135  
      TDSP_CORE_INST/EXECUTE_INST/p8296A                    A v -> ZN ^   OAI211_X1  0.770   17.268   7.905  
      TDSP_CORE_INST/EXECUTE_INST/skip_one_reg              -             SDFFR_X2   0.000   17.268   7.905  
      --------------------------------------------------------------------------------------------------------
Path 324: VIOLATED Setup Check with Pin RAM_128x16_TEST_INST/RAM_128x16_INST/CLK 
Endpoint:   RAM_128x16_TEST_INST/RAM_128x16_INST/D[5] (^) checked with  leading edge of 'm_ram_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_ram_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.414
- Setup                        -0.465
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.479
- Arrival Time                 16.827
= Slack Time                   -9.348
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      ------------------------------------------------------------------------------------------------------------------
      Instance                                                      Arc           Cell         Retime  Arrival  Required  
                                                                                               Delay   Time     Time  
      ------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^          -            -       5.361    -3.987  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^ -> Q ^   SDFFS_X2     0.673   6.034    -3.314  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   -             BUF_X8       0.000   6.034    -3.314  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   A ^ -> Z ^    BUF_X8       1.260   7.295    -2.054  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     -             NAND2_X1     0.006   7.301    -2.048  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     A1 ^ -> ZN v  NAND2_X1     0.408   7.709    -1.640  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     -             NOR4_X2      0.000   7.709    -1.640  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     A4 v -> ZN ^  NOR4_X2      1.874   9.583    0.235  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 -             NAND2_X4     0.000   9.583    0.235  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 A1 ^ -> ZN v  NAND2_X4     0.528   10.111   0.763  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     -             NOR2_X4      0.000   10.111   0.763  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     A2 v -> ZN ^  NOR2_X4      3.264   13.375   4.027  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6108                 -             AOI222_X1    0.004   13.380   4.031  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6108                 B1 ^ -> ZN v  AOI222_X1    1.519   14.899   5.550  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6079                 -             NAND3_X1     0.000   14.899   5.550  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6079                 A2 v -> ZN ^  NAND3_X1     1.046   15.945   6.596  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC37_tdsp_data_out_5_  -             BUF_X32      0.000   15.945   6.596  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC37_tdsp_data_out_5_  A ^ -> Z ^    BUF_X32      0.756   16.700   7.352  
      RAM_128x16_TEST_INST/RAM_128x16_INST                          -             ram_256x16A  0.127   16.827   7.479  
      ------------------------------------------------------------------------------------------------------------------
Path 325: VIOLATED Setup Check with Pin RAM_256x16_TEST_INST/RAM_256x16_INST/CLK 
Endpoint:   RAM_256x16_TEST_INST/RAM_256x16_INST/A[6] (^) checked with  leading edge of 'm_dsram_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[0]/Q    (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_dsram_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          2.792
- Setup                        -0.352
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 6.743
- Arrival Time                 16.079
= Slack Time                   -9.336
= Slack Time(original)         -9.644
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.313
     = Beginpoint Arrival Time       5.313
      -------------------------------------------------------------------------------------------------------------
      Instance                                                 Arc           Cell         Retime  Arrival  Required  
                                                                                          Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[0]                     CK ^          -            -       5.313    -4.023  
      TDSP_CORE_INST/DECODE_INST/ir_reg[0]                     CK ^ -> Q ^   SDFFR_X1     1.449   6.762    -2.574  
      TDSP_CORE_INST/DECODE_INST/FE_RC_1303_0                  -             BUF_X8       0.000   6.762    -2.574  
      TDSP_CORE_INST/DECODE_INST/FE_RC_1303_0                  A ^ -> Z ^    BUF_X8       1.539   8.301    -1.035  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp0393A               -             INV_X4       0.005   8.306    -1.030  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp0393A               A ^ -> ZN v   INV_X4       0.256   8.562    -0.774  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A                -             OAI22_X1     0.000   8.562    -0.774  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A                B2 v -> ZN ^  OAI22_X1     1.157   9.719    0.383  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A                -             NAND2_X1     0.000   9.719    0.383  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A                A2 ^ -> ZN v  NAND2_X1     0.556   10.275   0.939  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                -             NOR2_X4      0.000   10.275   0.939  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                A2 v -> ZN ^  NOR2_X4      0.700   10.975   1.639  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                -             NAND2_X4     0.000   10.975   1.639  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                A1 ^ -> ZN v  NAND2_X4     0.326   11.301   1.966  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A                -             NOR2_X1      0.000   11.302   1.966  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A                A2 v -> ZN ^  NOR2_X1      0.648   11.949   2.614  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A                -             NAND2_X1     0.000   11.949   2.614  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A                A1 ^ -> ZN v  NAND2_X1     0.453   12.403   3.067  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A                -             NOR2_X1      0.000   12.403   3.067  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A                A2 v -> ZN ^  NOR2_X1      0.705   13.107   3.772  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6318                 -             XOR2_X2      0.000   13.107   3.772  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6318                 A ^ -> Z ^    XOR2_X2      0.694   13.802   4.466  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC102_t_addrs_6_  -             BUF_X16      0.000   13.802   4.466  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC102_t_addrs_6_  A ^ -> Z ^    BUF_X16      0.994   14.796   5.460  
      DATA_SAMPLE_MUX_INST/p8277A                              -             MUX2_X2      0.009   14.805   5.469  
      DATA_SAMPLE_MUX_INST/p8277A                              B ^ -> Z ^    MUX2_X2      0.576   15.380   6.045  
      FE_OFC101_n_90                                           -             BUF_X16      0.000   15.380   6.045  
      FE_OFC101_n_90                                           A ^ -> Z ^    BUF_X16      0.507   15.887   6.551  
      RAM_256x16_TEST_INST/RAM_256x16_INST                     -             ram_256x16A  0.192   16.079   6.743  
      -------------------------------------------------------------------------------------------------------------
Path 326: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/update_it_reg/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/update_it_reg/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q     (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.184
- Setup                         1.198
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.586
- Arrival Time                 16.904
= Slack Time                   -9.317
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      --------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Retime  Arrival  Required  
                                                                                     Delay   Time     Time  
      --------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^          -          -       5.334    -3.984  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^ -> Q ^   SDFFS_X2   0.639   5.973    -3.345  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  -             BUF_X16    0.000   5.973    -3.345  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  A ^ -> Z ^    BUF_X16    1.475   7.448    -1.870  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25895               -             NOR2_X2    0.023   7.471    -1.847  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25895               A1 ^ -> ZN v  NOR2_X2    1.229   8.699    -0.618  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25889               -             NAND2_X1   0.000   8.699    -0.618  
      TDSP_CORE_INST/EXECUTE_INST/p7399A25889               A1 v -> ZN ^  NAND2_X1   1.279   9.979    0.661  
      TDSP_CORE_INST/EXECUTE_INST/p7399A                    -             NOR2_X2    0.000   9.979    0.661  
      TDSP_CORE_INST/EXECUTE_INST/p7399A                    A2 ^ -> ZN v  NOR2_X2    0.511   10.490   1.172  
      TDSP_CORE_INST/EXECUTE_INST/p9252A                    -             INV_X2     0.000   10.490   1.172  
      TDSP_CORE_INST/EXECUTE_INST/p9252A                    A v -> ZN ^   INV_X2     0.903   11.393   2.075  
      TDSP_CORE_INST/EXECUTE_INST/p8300A                    -             NOR3_X2    0.000   11.393   2.076  
      TDSP_CORE_INST/EXECUTE_INST/p8300A                    A3 ^ -> ZN v  NOR3_X2    0.577   11.970   2.652  
      TDSP_CORE_INST/EXECUTE_INST/p8719A                    -             INV_X4     0.000   11.970   2.652  
      TDSP_CORE_INST/EXECUTE_INST/p8719A                    A v -> ZN ^   INV_X4     0.766   12.736   3.419  
      TDSP_CORE_INST/EXECUTE_INST/p9161A                    -             NAND2_X1   0.000   12.736   3.419  
      TDSP_CORE_INST/EXECUTE_INST/p9161A                    A1 ^ -> ZN v  NAND2_X1   0.317   13.053   3.736  
      TDSP_CORE_INST/EXECUTE_INST/p9142A                    -             AOI221_X2  0.000   13.053   3.736  
      TDSP_CORE_INST/EXECUTE_INST/p9142A                    C2 v -> ZN ^  AOI221_X2  1.126   14.179   4.862  
      TDSP_CORE_INST/EXECUTE_INST/p8865A                    -             OAI211_X1  0.000   14.180   4.862  
      TDSP_CORE_INST/EXECUTE_INST/p8865A                    A ^ -> ZN v   OAI211_X1  0.844   15.024   5.706  
      TDSP_CORE_INST/EXECUTE_INST/p8753A                    -             OAI211_X1  0.000   15.024   5.706  
      TDSP_CORE_INST/EXECUTE_INST/p8753A                    C1 v -> ZN ^  OAI211_X1  1.242   16.266   6.948  
      TDSP_CORE_INST/EXECUTE_INST/p8695A                    -             NAND2_X1   0.000   16.266   6.948  
      TDSP_CORE_INST/EXECUTE_INST/p8695A                    A2 ^ -> ZN v  NAND2_X1   0.638   16.904   7.586  
      TDSP_CORE_INST/EXECUTE_INST/update_it_reg             -             SDFFR_X2   0.000   16.904   7.586  
      --------------------------------------------------------------------------------------------------------
Path 327: VIOLATED Setup Check with Pin RAM_128x16_TEST_INST/RAM_128x16_INST/CLK 
Endpoint:   RAM_128x16_TEST_INST/RAM_128x16_INST/D[6] (^) checked with  leading edge of 'm_ram_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[12]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_ram_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.414
- Setup                        -0.462
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.476
- Arrival Time                 16.750
= Slack Time                   -9.275
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      ------------------------------------------------------------------------------------------------------------------
      Instance                                                      Arc           Cell         Retime  Arrival  Required  
                                                                                               Delay   Time     Time  
      ------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^          -            -       5.361    -3.914  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]                         CK ^ -> Q ^   SDFFS_X2     0.673   6.034    -3.241  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   -             BUF_X8       0.000   6.034    -3.241  
      TDSP_CORE_INST/DECODE_INST/FE_OFC191_ir_12_                   A ^ -> Z ^    BUF_X8       1.260   7.295    -1.980  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     -             NAND2_X1     0.006   7.301    -1.974  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A                     A1 ^ -> ZN v  NAND2_X1     0.408   7.709    -1.566  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     -             NOR4_X2      0.000   7.709    -1.566  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A                     A4 v -> ZN ^  NOR4_X2      1.874   9.583    0.308  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 -             NAND2_X4     0.000   9.583    0.308  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133                 A1 ^ -> ZN v  NAND2_X4     0.528   10.111   0.836  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     -             NOR2_X4      0.000   10.111   0.836  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D                     A2 v -> ZN ^  NOR2_X4      3.264   13.375   4.100  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6106                 -             AOI222_X1    0.005   13.381   4.106  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6106                 B1 ^ -> ZN v  AOI222_X1    1.361   14.742   5.467  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6078                 -             NAND3_X1     0.000   14.742   5.467  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6078                 A2 v -> ZN ^  NAND3_X1     1.158   15.900   6.625  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC34_tdsp_data_out_6_  -             BUF_X32      0.000   15.900   6.625  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC34_tdsp_data_out_6_  A ^ -> Z ^    BUF_X32      0.744   16.644   7.369  
      RAM_128x16_TEST_INST/RAM_128x16_INST                          -             ram_256x16A  0.107   16.750   7.476  
      ------------------------------------------------------------------------------------------------------------------
Path 328: VIOLATED Setup Check with Pin RAM_256x16_TEST_INST/RAM_256x16_INST/CLK 
Endpoint:   RAM_256x16_TEST_INST/RAM_256x16_INST/A[5] (^) checked with  leading edge of 'm_dsram_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q     (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_dsram_clk}
Retime Analysis { GBA }
Other End Arrival Time          2.792
- Setup                        -0.353
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 6.745
- Arrival Time                 15.708
= Slack Time                   -8.964
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      -------------------------------------------------------------------------------------------------------------
      Instance                                                 Arc           Cell         Retime  Arrival  Required  
                                                                                          Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                      CK ^          -            -       5.218    -3.746  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                      CK ^ -> Q ^   SDFFR_X2     1.914   7.132    -1.832  
      TDSP_CORE_INST/FE_OFC180_arp                             -             BUF_X32      0.000   7.132    -1.832  
      TDSP_CORE_INST/FE_OFC180_arp                             A ^ -> Z ^    BUF_X32      0.915   8.046    -0.917  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp3747A               -             INV_X32      0.006   8.052    -0.912  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp3747A               A ^ -> ZN v   INV_X32      0.339   8.391    -0.572  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A                -             AOI22_X4     0.002   8.394    -0.570  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A                A2 v -> ZN ^  AOI22_X4     1.276   9.670    0.707  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A                -             OAI22_X1     0.000   9.670    0.707  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A                A1 ^ -> ZN v  OAI22_X1     0.466   10.136   1.173  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A                -             NAND2_X1     0.000   10.137   1.173  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A                A2 v -> ZN ^  NAND2_X1     0.607   10.743   1.780  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                -             NOR2_X4      0.000   10.743   1.780  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                A2 ^ -> ZN v  NOR2_X4      0.286   11.030   2.066  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                -             NAND2_X4     0.000   11.030   2.066  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                A1 v -> ZN ^  NAND2_X4     0.511   11.540   2.577  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A                -             NOR2_X1      0.000   11.540   2.577  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A                A2 ^ -> ZN v  NOR2_X1      0.298   11.838   2.875  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A                -             NAND2_X1     0.000   11.838   2.875  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A                A1 v -> ZN ^  NAND2_X1     0.404   12.243   3.279  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6321                 -             XOR2_X2      0.000   12.243   3.279  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6321                 A ^ -> Z ^    XOR2_X2      0.669   12.912   3.948  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC104_t_addrs_5_  -             BUF_X32      0.000   12.912   3.948  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC104_t_addrs_5_  A ^ -> Z ^    BUF_X32      0.865   13.777   4.813  
      FE_OFCC452_t_addrs_5_                                    -             BUF_X16      0.000   13.777   4.814  
      FE_OFCC452_t_addrs_5_                                    A ^ -> Z ^    BUF_X16      0.795   14.572   5.608  
      DATA_SAMPLE_MUX_INST/p8445A                              -             MUX2_X2      0.005   14.577   5.613  
      DATA_SAMPLE_MUX_INST/p8445A                              B ^ -> Z ^    MUX2_X2      0.424   15.001   6.038  
      FE_OFC103_n_86                                           -             BUF_X16      0.000   15.001   6.038  
      FE_OFC103_n_86                                           A ^ -> Z ^    BUF_X16      0.502   15.503   6.539  
      RAM_256x16_TEST_INST/RAM_256x16_INST                     -             ram_256x16A  0.205   15.708   6.745  
      -------------------------------------------------------------------------------------------------------------
Path 329: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/dmov_inc_reg/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/dmov_inc_reg/D     (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.173
- Setup                         1.197
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.576
- Arrival Time                 16.249
= Slack Time                   -8.673
= Slack Time(original)         -8.696
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      -----------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell      Retime  Arrival  Required  
                                                                                  Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -         -       5.286    -3.387  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1  1.427   6.713    -1.960  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4    0.000   6.713    -1.960  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4    1.536   8.250    -0.424  
      TDSP_CORE_INST/EXECUTE_INST/p10383A                 -             NAND2_X1  0.003   8.252    -0.421  
      TDSP_CORE_INST/EXECUTE_INST/p10383A                 A2 ^ -> ZN v  NAND2_X1  1.236   9.488    0.815  
      TDSP_CORE_INST/EXECUTE_INST/p10368A                 -             NOR2_X2   0.000   9.488    0.815  
      TDSP_CORE_INST/EXECUTE_INST/p10368A                 A1 v -> ZN ^  NOR2_X2   3.450   12.939   4.265  
      TDSP_CORE_INST/EXECUTE_INST/p8991A                  -             NAND2_X2  0.001   12.939   4.266  
      TDSP_CORE_INST/EXECUTE_INST/p8991A                  A1 ^ -> ZN v  NAND2_X2  1.606   14.545   5.872  
      TDSP_CORE_INST/EXECUTE_INST/p9104A                  -             NAND2_X2  0.000   14.545   5.872  
      TDSP_CORE_INST/EXECUTE_INST/p9104A                  A1 v -> ZN ^  NAND2_X2  1.704   16.249   7.576  
      TDSP_CORE_INST/EXECUTE_INST/dmov_inc_reg            -             SDFFR_X1  0.000   16.249   7.576  
      -----------------------------------------------------------------------------------------------------
Path 330: VIOLATED Setup Check with Pin RAM_128x16_TEST_INST/RAM_128x16_INST/CLK 
Endpoint:   RAM_128x16_TEST_INST/RAM_128x16_INST/A[6] (^) checked with  leading edge of 'm_ram_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[0]/Q    (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_ram_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          3.414
- Setup                        -0.357
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.371
- Arrival Time                 15.869
= Slack Time                   -8.498
= Slack Time(original)         -8.797
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.313
     = Beginpoint Arrival Time       5.313
      -------------------------------------------------------------------------------------------------------------
      Instance                                                 Arc           Cell         Retime  Arrival  Required  
                                                                                          Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[0]                     CK ^          -            -       5.313    -3.185  
      TDSP_CORE_INST/DECODE_INST/ir_reg[0]                     CK ^ -> Q ^   SDFFR_X1     1.449   6.762    -1.736  
      TDSP_CORE_INST/DECODE_INST/FE_RC_1303_0                  -             BUF_X8       0.000   6.762    -1.736  
      TDSP_CORE_INST/DECODE_INST/FE_RC_1303_0                  A ^ -> Z ^    BUF_X8       1.539   8.301    -0.197  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp0393A               -             INV_X4       0.005   8.306    -0.192  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp0393A               A ^ -> ZN v   INV_X4       0.256   8.562    0.064  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A                -             OAI22_X1     0.000   8.562    0.064  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A                B2 v -> ZN ^  OAI22_X1     1.157   9.719    1.221  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A                -             NAND2_X1     0.000   9.719    1.221  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A                A2 ^ -> ZN v  NAND2_X1     0.556   10.275   1.777  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                -             NOR2_X4      0.000   10.275   1.777  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                A2 v -> ZN ^  NOR2_X4      0.700   10.975   2.477  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                -             NAND2_X4     0.000   10.975   2.477  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                A1 ^ -> ZN v  NAND2_X4     0.326   11.301   2.804  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A                -             NOR2_X1      0.000   11.302   2.804  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A                A2 v -> ZN ^  NOR2_X1      0.648   11.949   3.451  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A                -             NAND2_X1     0.000   11.949   3.451  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A                A1 ^ -> ZN v  NAND2_X1     0.453   12.403   3.905  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A                -             NOR2_X1      0.000   12.403   3.905  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6358A                A2 v -> ZN ^  NOR2_X1      0.705   13.107   4.609  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6318                 -             XOR2_X2      0.000   13.107   4.610  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6318                 A ^ -> Z ^    XOR2_X2      0.694   13.802   5.304  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC102_t_addrs_6_  -             BUF_X16      0.000   13.802   5.304  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC102_t_addrs_6_  A ^ -> Z ^    BUF_X16      0.994   14.796   6.298  
      RAM_128x16_TEST_INST/FE_OFC284_t_addrs_6_                -             BUF_X16      0.001   14.797   6.299  
      RAM_128x16_TEST_INST/FE_OFC284_t_addrs_6_                A ^ -> Z ^    BUF_X16      0.836   15.633   7.136  
      RAM_128x16_TEST_INST/RAM_128x16_INST                     -             ram_256x16A  0.236   15.869   7.371  
      -------------------------------------------------------------------------------------------------------------
Path 331: VIOLATED Setup Check with Pin RESULTS_CONV_INST/high_mag_reg[15]/CK 
Endpoint:   RESULTS_CONV_INST/high_mag_reg[15]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[3]/Q     (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.237
- Setup                         1.415
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.421
- Arrival Time                 15.799
= Slack Time                   -8.378
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      ---------------------------------------------------------------------------------------
      Instance                             Arc           Cell       Retime  Arrival  Required  
                                                                    Delay   Time     Time  
      ---------------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[3]       CK ^          -          -       5.321    -3.056  
      RESULTS_CONV_INST/state_reg[3]       CK ^ -> Q ^   SDFFR_X2   1.526   6.848    -1.530  
      RESULTS_CONV_INST/p9739A             -             INV_X4     0.000   6.848    -1.530  
      RESULTS_CONV_INST/p9739A             A ^ -> ZN v   INV_X4     0.224   7.071    -1.307  
      RESULTS_CONV_INST/p9654A             -             NAND2_X1   0.000   7.071    -1.307  
      RESULTS_CONV_INST/p9654A             A2 v -> ZN ^  NAND2_X1   0.504   7.576    -0.802  
      RESULTS_CONV_INST/p10300A29315       -             OR2_X2     0.000   7.576    -0.802  
      RESULTS_CONV_INST/p10300A29315       A1 ^ -> ZN ^  OR2_X2     0.456   8.031    -0.347  
      RESULTS_CONV_INST/p10295A29257       -             INV_X2     0.000   8.031    -0.347  
      RESULTS_CONV_INST/p10295A29257       A ^ -> ZN v   INV_X2     0.227   8.258    -0.120  
      RESULTS_CONV_INST/FE_OFCC442_n_1346  -             BUF_X16    0.000   8.258    -0.120  
      RESULTS_CONV_INST/FE_OFCC442_n_1346  A v -> Z v    BUF_X16    0.380   8.638    0.260  
      RESULTS_CONV_INST/p10296A29174       -             AND2_X4    0.001   8.639    0.261  
      RESULTS_CONV_INST/p10296A29174       A2 v -> ZN v  AND2_X4    0.519   9.158    0.780  
      RESULTS_CONV_INST/FE_OFCC511_n_1593  -             BUF_X16    0.001   9.159    0.781  
      RESULTS_CONV_INST/FE_OFCC511_n_1593  A v -> Z v    BUF_X16    0.487   9.646    1.268  
      RESULTS_CONV_INST/p10502A29120       -             AOI222_X2  0.003   9.648    1.270  
      RESULTS_CONV_INST/p10502A29120       C1 v -> ZN ^  AOI222_X2  4.432   14.080   5.703  
      RESULTS_CONV_INST/p10356A29074       -             OAI221_X1  0.001   14.081   5.703  
      RESULTS_CONV_INST/p10356A29074       A ^ -> ZN v   OAI221_X1  1.718   15.799   7.421  
      RESULTS_CONV_INST/high_mag_reg[15]   -             SDFFR_X2   0.000   15.799   7.421  
      ---------------------------------------------------------------------------------------
Path 332: VIOLATED Setup Check with Pin RESULTS_CONV_INST/high_mag_reg[11]/CK 
Endpoint:   RESULTS_CONV_INST/high_mag_reg[11]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[1]/Q     (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.237
- Setup                         1.453
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.384
- Arrival Time                 15.707
= Slack Time                   -8.324
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.159
     = Beginpoint Arrival Time       5.159
      ---------------------------------------------------------------------------------------
      Instance                             Arc           Cell       Retime  Arrival  Required  
                                                                    Delay   Time     Time  
      ---------------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[1]       CK ^          -          -       5.159    -3.165  
      RESULTS_CONV_INST/state_reg[1]       CK ^ -> Q ^   SDFFR_X2   1.787   6.947    -1.377  
      RESULTS_CONV_INST/p10286A29342       -             NAND2_X1   0.000   6.947    -1.377  
      RESULTS_CONV_INST/p10286A29342       A2 ^ -> ZN v  NAND2_X1   0.419   7.365    -0.958  
      RESULTS_CONV_INST/p10289A            -             NOR2_X2    0.000   7.365    -0.958  
      RESULTS_CONV_INST/p10289A            A1 v -> ZN ^  NOR2_X2    0.530   7.895    -0.429  
      RESULTS_CONV_INST/FE_OFCC297_n_1793  -             BUF_X4     0.000   7.895    -0.429  
      RESULTS_CONV_INST/FE_OFCC297_n_1793  A ^ -> Z ^    BUF_X4     2.425   10.320   1.996  
      RESULTS_CONV_INST/p10291A            -             AND2_X4    0.003   10.323   1.999  
      RESULTS_CONV_INST/p10291A            A2 ^ -> ZN ^  AND2_X4    1.119   11.442   3.118  
      RESULTS_CONV_INST/p10056A            -             NOR2_X1    0.000   11.442   3.118  
      RESULTS_CONV_INST/p10056A            A2 ^ -> ZN v  NOR2_X1    0.292   11.734   3.410  
      RESULTS_CONV_INST/FE_OFCC445_n_1571  -             BUF_X2     0.000   11.734   3.410  
      RESULTS_CONV_INST/FE_OFCC445_n_1571  A v -> Z v    BUF_X2     0.453   12.187   3.863  
      RESULTS_CONV_INST/p10038A            -             AND3_X2    0.000   12.187   3.863  
      RESULTS_CONV_INST/p10038A            A1 v -> ZN v  AND3_X2    0.328   12.515   4.191  
      RESULTS_CONV_INST/p10039A            -             INV_X4     0.000   12.515   4.191  
      RESULTS_CONV_INST/p10039A            A v -> ZN ^   INV_X4     1.845   14.360   6.036  
      RESULTS_CONV_INST/p10356A29080       -             OAI221_X1  0.005   14.365   6.041  
      RESULTS_CONV_INST/p10356A29080       C1 ^ -> ZN v  OAI221_X1  1.342   15.707   7.384  
      RESULTS_CONV_INST/high_mag_reg[11]   -             SDFFR_X2   0.000   15.707   7.384  
      ---------------------------------------------------------------------------------------
Path 333: VIOLATED Setup Check with Pin RESULTS_CONV_INST/high_mag_reg[6]/CK 
Endpoint:   RESULTS_CONV_INST/high_mag_reg[6]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[1]/Q    (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.245
- Setup                         1.437
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.408
- Arrival Time                 15.728
= Slack Time                   -8.320
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.159
     = Beginpoint Arrival Time       5.159
      ---------------------------------------------------------------------------------------
      Instance                             Arc           Cell       Retime  Arrival  Required  
                                                                    Delay   Time     Time  
      ---------------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[1]       CK ^          -          -       5.159    -3.161  
      RESULTS_CONV_INST/state_reg[1]       CK ^ -> Q ^   SDFFR_X2   1.787   6.947    -1.373  
      RESULTS_CONV_INST/p10286A29342       -             NAND2_X1   0.000   6.947    -1.373  
      RESULTS_CONV_INST/p10286A29342       A2 ^ -> ZN v  NAND2_X1   0.419   7.365    -0.954  
      RESULTS_CONV_INST/p10289A            -             NOR2_X2    0.000   7.365    -0.954  
      RESULTS_CONV_INST/p10289A            A1 v -> ZN ^  NOR2_X2    0.530   7.895    -0.425  
      RESULTS_CONV_INST/FE_OFCC297_n_1793  -             BUF_X4     0.000   7.895    -0.425  
      RESULTS_CONV_INST/FE_OFCC297_n_1793  A ^ -> Z ^    BUF_X4     2.425   10.320   2.000  
      RESULTS_CONV_INST/p10291A            -             AND2_X4    0.003   10.323   2.003  
      RESULTS_CONV_INST/p10291A            A2 ^ -> ZN ^  AND2_X4    1.119   11.442   3.122  
      RESULTS_CONV_INST/p10056A            -             NOR2_X1    0.000   11.442   3.122  
      RESULTS_CONV_INST/p10056A            A2 ^ -> ZN v  NOR2_X1    0.292   11.734   3.414  
      RESULTS_CONV_INST/FE_OFCC445_n_1571  -             BUF_X2     0.000   11.734   3.414  
      RESULTS_CONV_INST/FE_OFCC445_n_1571  A v -> Z v    BUF_X2     0.453   12.187   3.867  
      RESULTS_CONV_INST/p10038A            -             AND3_X2    0.000   12.187   3.867  
      RESULTS_CONV_INST/p10038A            A1 v -> ZN v  AND3_X2    0.328   12.515   4.195  
      RESULTS_CONV_INST/p10039A            -             INV_X4     0.000   12.515   4.195  
      RESULTS_CONV_INST/p10039A            A v -> ZN ^   INV_X4     1.845   14.360   6.040  
      RESULTS_CONV_INST/p10356A29085       -             OAI221_X1  0.005   14.365   6.045  
      RESULTS_CONV_INST/p10356A29085       C1 ^ -> ZN v  OAI221_X1  1.363   15.728   7.408  
      RESULTS_CONV_INST/high_mag_reg[6]    -             SDFFR_X2   0.000   15.728   7.408  
      ---------------------------------------------------------------------------------------
Path 334: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/go_data_reg/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/go_data_reg/D      (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.216
- Setup                         1.120
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.697
- Arrival Time                 15.962
= Slack Time                   -8.266
= Slack Time(original)         -8.272
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      -----------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell      Retime  Arrival  Required  
                                                                                  Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -         -       5.286    -2.979  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1  1.427   6.713    -1.553  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4    0.000   6.713    -1.553  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4    1.536   8.250    -0.016  
      TDSP_CORE_INST/EXECUTE_INST/p10383A                 -             NAND2_X1  0.003   8.252    -0.013  
      TDSP_CORE_INST/EXECUTE_INST/p10383A                 A2 ^ -> ZN v  NAND2_X1  1.236   9.488    1.223  
      TDSP_CORE_INST/EXECUTE_INST/p10368A                 -             NOR2_X2   0.000   9.488    1.223  
      TDSP_CORE_INST/EXECUTE_INST/p10368A                 A1 v -> ZN ^  NOR2_X2   3.450   12.939   4.673  
      TDSP_CORE_INST/EXECUTE_INST/p8991A                  -             NAND2_X2  0.001   12.939   4.673  
      TDSP_CORE_INST/EXECUTE_INST/p8991A                  A1 ^ -> ZN v  NAND2_X2  1.606   14.545   6.279  
      TDSP_CORE_INST/EXECUTE_INST/p9395A                  -             NAND2_X1  0.000   14.545   6.279  
      TDSP_CORE_INST/EXECUTE_INST/p9395A                  A2 v -> ZN ^  NAND2_X1  1.417   15.962   7.697  
      TDSP_CORE_INST/EXECUTE_INST/go_data_reg             -             SDFFR_X2  0.000   15.962   7.697  
      -----------------------------------------------------------------------------------------------------
Path 335: VIOLATED Setup Check with Pin RESULTS_CONV_INST/high_mag_reg[4]/CK 
Endpoint:   RESULTS_CONV_INST/high_mag_reg[4]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[0]/Q    (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.180
- Setup                         1.419
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.361
- Arrival Time                 15.616
= Slack Time                   -8.255
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      ---------------------------------------------------------------------------------------
      Instance                             Arc           Cell       Retime  Arrival  Required  
                                                                    Delay   Time     Time  
      ---------------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[0]       CK ^          -          -       5.321    -2.934  
      RESULTS_CONV_INST/state_reg[0]       CK ^ -> Q ^   SDFFR_X2   1.593   6.914    -1.341  
      RESULTS_CONV_INST/p9654A             -             NAND2_X1   0.000   6.914    -1.341  
      RESULTS_CONV_INST/p9654A             A1 ^ -> ZN v  NAND2_X1   0.463   7.378    -0.877  
      RESULTS_CONV_INST/p10289A            -             NOR2_X2    0.000   7.378    -0.877  
      RESULTS_CONV_INST/p10289A            A2 v -> ZN ^  NOR2_X2    0.565   7.943    -0.312  
      RESULTS_CONV_INST/FE_OFCC297_n_1793  -             BUF_X4     0.000   7.943    -0.312  
      RESULTS_CONV_INST/FE_OFCC297_n_1793  A ^ -> Z ^    BUF_X4     2.425   10.368   2.113  
      RESULTS_CONV_INST/p10291A            -             AND2_X4    0.003   10.371   2.116  
      RESULTS_CONV_INST/p10291A            A2 ^ -> ZN ^  AND2_X4    1.119   11.490   3.235  
      RESULTS_CONV_INST/p10056A            -             NOR2_X1    0.000   11.490   3.235  
      RESULTS_CONV_INST/p10056A            A2 ^ -> ZN v  NOR2_X1    0.292   11.782   3.527  
      RESULTS_CONV_INST/FE_OFCC445_n_1571  -             BUF_X2     0.000   11.782   3.527  
      RESULTS_CONV_INST/FE_OFCC445_n_1571  A v -> Z v    BUF_X2     0.453   12.235   3.980  
      RESULTS_CONV_INST/p10038A            -             AND3_X2    0.000   12.235   3.980  
      RESULTS_CONV_INST/p10038A            A1 v -> ZN v  AND3_X2    0.328   12.563   4.308  
      RESULTS_CONV_INST/p10039A            -             INV_X4     0.000   12.563   4.308  
      RESULTS_CONV_INST/p10039A            A v -> ZN ^   INV_X4     1.845   14.408   6.153  
      RESULTS_CONV_INST/p10356A29077       -             OAI221_X1  0.004   14.412   6.157  
      RESULTS_CONV_INST/p10356A29077       C1 ^ -> ZN v  OAI221_X1  1.204   15.616   7.361  
      RESULTS_CONV_INST/high_mag_reg[4]    -             SDFFR_X2   0.000   15.616   7.361  
      ---------------------------------------------------------------------------------------
Path 336: VIOLATED Setup Check with Pin RESULTS_CONV_INST/high_mag_reg[10]/CK 
Endpoint:   RESULTS_CONV_INST/high_mag_reg[10]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[0]/Q     (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.245
- Setup                         1.426
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.419
- Arrival Time                 15.663
= Slack Time                   -8.244
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      ---------------------------------------------------------------------------------------
      Instance                             Arc           Cell       Retime  Arrival  Required  
                                                                    Delay   Time     Time  
      ---------------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[0]       CK ^          -          -       5.321    -2.923  
      RESULTS_CONV_INST/state_reg[0]       CK ^ -> Q ^   SDFFR_X2   1.593   6.914    -1.330  
      RESULTS_CONV_INST/p9654A             -             NAND2_X1   0.000   6.914    -1.330  
      RESULTS_CONV_INST/p9654A             A1 ^ -> ZN v  NAND2_X1   0.463   7.378    -0.866  
      RESULTS_CONV_INST/p10289A            -             NOR2_X2    0.000   7.378    -0.866  
      RESULTS_CONV_INST/p10289A            A2 v -> ZN ^  NOR2_X2    0.565   7.943    -0.301  
      RESULTS_CONV_INST/FE_OFCC297_n_1793  -             BUF_X4     0.000   7.943    -0.301  
      RESULTS_CONV_INST/FE_OFCC297_n_1793  A ^ -> Z ^    BUF_X4     2.425   10.368   2.124  
      RESULTS_CONV_INST/p10291A            -             AND2_X4    0.003   10.371   2.127  
      RESULTS_CONV_INST/p10291A            A2 ^ -> ZN ^  AND2_X4    1.119   11.490   3.246  
      RESULTS_CONV_INST/p10056A            -             NOR2_X1    0.000   11.490   3.246  
      RESULTS_CONV_INST/p10056A            A2 ^ -> ZN v  NOR2_X1    0.292   11.782   3.538  
      RESULTS_CONV_INST/FE_OFCC445_n_1571  -             BUF_X2     0.000   11.782   3.538  
      RESULTS_CONV_INST/FE_OFCC445_n_1571  A v -> Z v    BUF_X2     0.453   12.235   3.991  
      RESULTS_CONV_INST/p10038A            -             AND3_X2    0.000   12.235   3.991  
      RESULTS_CONV_INST/p10038A            A1 v -> ZN v  AND3_X2    0.328   12.563   4.318  
      RESULTS_CONV_INST/p10039A            -             INV_X4     0.000   12.563   4.318  
      RESULTS_CONV_INST/p10039A            A v -> ZN ^   INV_X4     1.845   14.408   6.164  
      RESULTS_CONV_INST/p10356A29084       -             OAI221_X1  0.005   14.413   6.169  
      RESULTS_CONV_INST/p10356A29084       C1 ^ -> ZN v  OAI221_X1  1.250   15.663   7.418  
      RESULTS_CONV_INST/high_mag_reg[10]   -             SDFFR_X2   0.000   15.663   7.419  
      ---------------------------------------------------------------------------------------
Path 337: VIOLATED Setup Check with Pin RESULTS_CONV_INST/high_mag_reg[3]/CK 
Endpoint:   RESULTS_CONV_INST/high_mag_reg[3]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[3]/Q    (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.180
- Setup                         1.414
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.366
- Arrival Time                 15.600
= Slack Time                   -8.234
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      ---------------------------------------------------------------------------------------
      Instance                             Arc           Cell       Retime  Arrival  Required  
                                                                    Delay   Time     Time  
      ---------------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[3]       CK ^          -          -       5.321    -2.912  
      RESULTS_CONV_INST/state_reg[3]       CK ^ -> Q v   SDFFR_X2   1.384   6.705    -1.529  
      RESULTS_CONV_INST/p9739A             -             INV_X4     0.000   6.705    -1.529  
      RESULTS_CONV_INST/p9739A             A v -> ZN ^   INV_X4     0.366   7.071    -1.162  
      RESULTS_CONV_INST/p9654A             -             NAND2_X1   0.000   7.071    -1.162  
      RESULTS_CONV_INST/p9654A             A2 ^ -> ZN v  NAND2_X1   0.316   7.387    -0.847  
      RESULTS_CONV_INST/p10289A            -             NOR2_X2    0.000   7.387    -0.847  
      RESULTS_CONV_INST/p10289A            A2 v -> ZN ^  NOR2_X2    0.565   7.952    -0.282  
      RESULTS_CONV_INST/FE_OFCC297_n_1793  -             BUF_X4     0.000   7.952    -0.282  
      RESULTS_CONV_INST/FE_OFCC297_n_1793  A ^ -> Z ^    BUF_X4     2.425   10.377   2.143  
      RESULTS_CONV_INST/p10291A            -             AND2_X4    0.003   10.380   2.147  
      RESULTS_CONV_INST/p10291A            A2 ^ -> ZN ^  AND2_X4    1.119   11.499   3.265  
      RESULTS_CONV_INST/p10056A            -             NOR2_X1    0.000   11.499   3.265  
      RESULTS_CONV_INST/p10056A            A2 ^ -> ZN v  NOR2_X1    0.292   11.791   3.557  
      RESULTS_CONV_INST/FE_OFCC445_n_1571  -             BUF_X2     0.000   11.791   3.558  
      RESULTS_CONV_INST/FE_OFCC445_n_1571  A v -> Z v    BUF_X2     0.453   12.244   4.010  
      RESULTS_CONV_INST/p10038A            -             AND3_X2    0.000   12.244   4.010  
      RESULTS_CONV_INST/p10038A            A1 v -> ZN v  AND3_X2    0.328   12.572   4.338  
      RESULTS_CONV_INST/p10039A            -             INV_X4     0.000   12.572   4.338  
      RESULTS_CONV_INST/p10039A            A v -> ZN ^   INV_X4     1.845   14.417   6.183  
      RESULTS_CONV_INST/p10356A29078       -             OAI221_X1  0.004   14.421   6.187  
      RESULTS_CONV_INST/p10356A29078       C1 ^ -> ZN v  OAI221_X1  1.179   15.600   7.366  
      RESULTS_CONV_INST/high_mag_reg[3]    -             SDFFR_X2   0.000   15.600   7.366  
      ---------------------------------------------------------------------------------------
Path 338: VIOLATED Setup Check with Pin RESULTS_CONV_INST/high_mag_reg[12]/CK 
Endpoint:   RESULTS_CONV_INST/high_mag_reg[12]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[1]/Q     (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.237
- Setup                         1.433
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.404
- Arrival Time                 15.627
= Slack Time                   -8.224
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.159
     = Beginpoint Arrival Time       5.159
      ---------------------------------------------------------------------------------------
      Instance                             Arc           Cell       Retime  Arrival  Required  
                                                                    Delay   Time     Time  
      ---------------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[1]       CK ^          -          -       5.159    -3.065  
      RESULTS_CONV_INST/state_reg[1]       CK ^ -> Q ^   SDFFR_X2   1.787   6.947    -1.277  
      RESULTS_CONV_INST/p10286A29342       -             NAND2_X1   0.000   6.947    -1.277  
      RESULTS_CONV_INST/p10286A29342       A2 ^ -> ZN v  NAND2_X1   0.419   7.365    -0.858  
      RESULTS_CONV_INST/p10289A            -             NOR2_X2    0.000   7.365    -0.858  
      RESULTS_CONV_INST/p10289A            A1 v -> ZN ^  NOR2_X2    0.530   7.895    -0.329  
      RESULTS_CONV_INST/FE_OFCC297_n_1793  -             BUF_X4     0.000   7.895    -0.329  
      RESULTS_CONV_INST/FE_OFCC297_n_1793  A ^ -> Z ^    BUF_X4     2.425   10.320   2.096  
      RESULTS_CONV_INST/p10291A            -             AND2_X4    0.003   10.323   2.100  
      RESULTS_CONV_INST/p10291A            A2 ^ -> ZN ^  AND2_X4    1.119   11.442   3.218  
      RESULTS_CONV_INST/p10056A            -             NOR2_X1    0.000   11.442   3.218  
      RESULTS_CONV_INST/p10056A            A2 ^ -> ZN v  NOR2_X1    0.292   11.734   3.510  
      RESULTS_CONV_INST/FE_OFCC445_n_1571  -             BUF_X2     0.000   11.734   3.510  
      RESULTS_CONV_INST/FE_OFCC445_n_1571  A v -> Z v    BUF_X2     0.453   12.187   3.963  
      RESULTS_CONV_INST/p10038A            -             AND3_X2    0.000   12.187   3.963  
      RESULTS_CONV_INST/p10038A            A1 v -> ZN v  AND3_X2    0.328   12.515   4.291  
      RESULTS_CONV_INST/p10039A            -             INV_X4     0.000   12.515   4.291  
      RESULTS_CONV_INST/p10039A            A v -> ZN ^   INV_X4     1.845   14.360   6.136  
      RESULTS_CONV_INST/p10356A29083       -             OAI221_X1  0.005   14.365   6.141  
      RESULTS_CONV_INST/p10356A29083       C1 ^ -> ZN v  OAI221_X1  1.262   15.627   7.403  
      RESULTS_CONV_INST/high_mag_reg[12]   -             SDFFR_X2   0.000   15.627   7.404  
      ---------------------------------------------------------------------------------------
Path 339: VIOLATED Setup Check with Pin RESULTS_CONV_INST/high_mag_reg[9]/CK 
Endpoint:   RESULTS_CONV_INST/high_mag_reg[9]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[1]/Q    (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.245
- Setup                         1.431
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.414
- Arrival Time                 15.637
= Slack Time                   -8.223
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.159
     = Beginpoint Arrival Time       5.159
      ---------------------------------------------------------------------------------------
      Instance                             Arc           Cell       Retime  Arrival  Required  
                                                                    Delay   Time     Time  
      ---------------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[1]       CK ^          -          -       5.159    -3.064  
      RESULTS_CONV_INST/state_reg[1]       CK ^ -> Q ^   SDFFR_X2   1.787   6.947    -1.276  
      RESULTS_CONV_INST/p10286A29342       -             NAND2_X1   0.000   6.947    -1.276  
      RESULTS_CONV_INST/p10286A29342       A2 ^ -> ZN v  NAND2_X1   0.419   7.365    -0.857  
      RESULTS_CONV_INST/p10289A            -             NOR2_X2    0.000   7.365    -0.857  
      RESULTS_CONV_INST/p10289A            A1 v -> ZN ^  NOR2_X2    0.530   7.895    -0.328  
      RESULTS_CONV_INST/FE_OFCC297_n_1793  -             BUF_X4     0.000   7.895    -0.328  
      RESULTS_CONV_INST/FE_OFCC297_n_1793  A ^ -> Z ^    BUF_X4     2.425   10.320   2.097  
      RESULTS_CONV_INST/p10291A            -             AND2_X4    0.003   10.323   2.101  
      RESULTS_CONV_INST/p10291A            A2 ^ -> ZN ^  AND2_X4    1.119   11.442   3.219  
      RESULTS_CONV_INST/p10056A            -             NOR2_X1    0.000   11.442   3.219  
      RESULTS_CONV_INST/p10056A            A2 ^ -> ZN v  NOR2_X1    0.292   11.734   3.511  
      RESULTS_CONV_INST/FE_OFCC445_n_1571  -             BUF_X2     0.000   11.734   3.511  
      RESULTS_CONV_INST/FE_OFCC445_n_1571  A v -> Z v    BUF_X2     0.453   12.187   3.964  
      RESULTS_CONV_INST/p10038A            -             AND3_X2    0.000   12.187   3.964  
      RESULTS_CONV_INST/p10038A            A1 v -> ZN v  AND3_X2    0.328   12.515   4.292  
      RESULTS_CONV_INST/p10039A            -             INV_X4     0.000   12.515   4.292  
      RESULTS_CONV_INST/p10039A            A v -> ZN ^   INV_X4     1.845   14.360   6.137  
      RESULTS_CONV_INST/p10356A29087       -             OAI221_X1  0.005   14.365   6.142  
      RESULTS_CONV_INST/p10356A29087       C1 ^ -> ZN v  OAI221_X1  1.272   15.637   7.414  
      RESULTS_CONV_INST/high_mag_reg[9]    -             SDFFR_X2   0.000   15.637   7.414  
      ---------------------------------------------------------------------------------------
Path 340: VIOLATED Setup Check with Pin ROM_512x16_0_INST/CLK 
Endpoint:   ROM_512x16_0_INST/A[8]                   (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/pc_acc_reg/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          1.313
- Setup                         0.036
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 4.877
- Arrival Time                 13.074
= Slack Time                   -8.197
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.297
     = Beginpoint Arrival Time       5.297
      --------------------------------------------------------------------------------------------------------------
      Instance                                                  Arc           Cell         Retime  Arrival  Required  
                                                                                           Delay   Time     Time  
      --------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/pc_acc_reg                    CK ^          -            -       5.297    -2.899  
      TDSP_CORE_INST/EXECUTE_INST/pc_acc_reg                    CK ^ -> Q v   SDFFR_X2     1.290   6.588    -1.609  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFC176_pc_acc              -             BUF_X4       0.000   6.588    -1.609  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFC176_pc_acc              A v -> Z v    BUF_X4       0.625   7.213    -0.984  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp5825A                -             INV_X2       0.003   7.216    -0.981  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp5825A                A v -> ZN ^   INV_X2       0.405   7.621    -0.576  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6797A                 -             AND2_X4      0.000   7.621    -0.576  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6797A                 A2 ^ -> ZN ^  AND2_X4      1.889   9.510    1.313  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC309_p_addrs_8_  -             BUF_X4       0.005   9.515    1.318  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC309_p_addrs_8_  A ^ -> Z ^    BUF_X4       0.550   10.064   1.867  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC411_p_addrs_8_   -             BUF_X16      0.000   10.065   1.868  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC411_p_addrs_8_   A ^ -> Z ^    BUF_X16      1.128   11.192   2.995  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC428_p_addrs_8_  -             BUF_X32      0.026   11.218   3.021  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC428_p_addrs_8_  A ^ -> Z ^    BUF_X32      0.949   12.167   3.970  
      FE_OFCC524_p_addrs_8_                                     -             BUF_X32      0.020   12.187   3.990  
      FE_OFCC524_p_addrs_8_                                     A ^ -> Z ^    BUF_X32      0.694   12.881   4.684  
      ROM_512x16_0_INST                                         -             rom_512x16A  0.193   13.074   4.877  
      --------------------------------------------------------------------------------------------------------------
Path 341: VIOLATED Setup Check with Pin RESULTS_CONV_INST/low_mag_reg[10]/CK 
Endpoint:   RESULTS_CONV_INST/low_mag_reg[10]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[1]/Q    (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.251
- Setup                         1.408
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.442
- Arrival Time                 15.630
= Slack Time                   -8.188
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.159
     = Beginpoint Arrival Time       5.159
      ---------------------------------------------------------------------------------------
      Instance                             Arc           Cell       Retime  Arrival  Required  
                                                                    Delay   Time     Time  
      ---------------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[1]       CK ^          -          -       5.159    -3.029  
      RESULTS_CONV_INST/state_reg[1]       CK ^ -> Q v   SDFFR_X2   1.502   6.661    -1.527  
      RESULTS_CONV_INST/p9641A29418        -             NAND2_X1   0.000   6.661    -1.527  
      RESULTS_CONV_INST/p9641A29418        A1 v -> ZN ^  NAND2_X1   0.759   7.420    -0.768  
      RESULTS_CONV_INST/p9642A29304        -             OR2_X2     0.000   7.420    -0.768  
      RESULTS_CONV_INST/p9642A29304        A2 ^ -> ZN ^  OR2_X2     0.443   7.863    -0.325  
      RESULTS_CONV_INST/FE_OFCC443_n_1226  -             BUF_X16    0.000   7.863    -0.325  
      RESULTS_CONV_INST/FE_OFCC443_n_1226  A ^ -> Z ^    BUF_X16    0.604   8.466    0.279  
      RESULTS_CONV_INST/p9630A             -             NOR2_X2    0.000   8.466    0.279  
      RESULTS_CONV_INST/p9630A             A2 ^ -> ZN v  NOR2_X2    0.307   8.773    0.585  
      RESULTS_CONV_INST/FE_OFCC419_n_1678  -             BUF_X4     0.000   8.773    0.585  
      RESULTS_CONV_INST/FE_OFCC419_n_1678  A v -> Z v    BUF_X4     0.307   9.080    0.893  
      RESULTS_CONV_INST/FE_OFCC444_n_1678  -             BUF_X16    0.000   9.080    0.893  
      RESULTS_CONV_INST/FE_OFCC444_n_1678  A v -> Z v    BUF_X16    0.360   9.440    1.253  
      RESULTS_CONV_INST/p10293A29156       -             NOR2_X1    0.000   9.441    1.253  
      RESULTS_CONV_INST/p10293A29156       A2 v -> ZN ^  NOR2_X1    0.618   10.059   1.872  
      RESULTS_CONV_INST/p10275A            -             AND3_X2    0.000   10.060   1.872  
      RESULTS_CONV_INST/p10275A            A1 ^ -> ZN ^  AND3_X2    1.762   11.821   3.633  
      RESULTS_CONV_INST/p10278A            -             INV_X4     0.004   11.825   3.637  
      RESULTS_CONV_INST/p10278A            A ^ -> ZN v   INV_X4     1.283   13.108   4.920  
      RESULTS_CONV_INST/p10538A            -             OAI221_X1  0.002   13.109   4.922  
      RESULTS_CONV_INST/p10538A            C1 v -> ZN ^  OAI221_X1  2.520   15.630   7.442  
      RESULTS_CONV_INST/low_mag_reg[10]    -             SDFFR_X1   0.000   15.630   7.442  
      ---------------------------------------------------------------------------------------
Path 342: VIOLATED Setup Check with Pin RESULTS_CONV_INST/high_mag_reg[0]/CK 
Endpoint:   RESULTS_CONV_INST/high_mag_reg[0]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[3]/Q    (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.180
- Setup                         1.406
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.374
- Arrival Time                 15.561
= Slack Time                   -8.186
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      ---------------------------------------------------------------------------------------
      Instance                             Arc           Cell       Retime  Arrival  Required  
                                                                    Delay   Time     Time  
      ---------------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[3]       CK ^          -          -       5.321    -2.865  
      RESULTS_CONV_INST/state_reg[3]       CK ^ -> Q v   SDFFR_X2   1.384   6.705    -1.481  
      RESULTS_CONV_INST/p9739A             -             INV_X4     0.000   6.705    -1.481  
      RESULTS_CONV_INST/p9739A             A v -> ZN ^   INV_X4     0.366   7.071    -1.115  
      RESULTS_CONV_INST/p9654A             -             NAND2_X1   0.000   7.071    -1.115  
      RESULTS_CONV_INST/p9654A             A2 ^ -> ZN v  NAND2_X1   0.316   7.387    -0.799  
      RESULTS_CONV_INST/p10289A            -             NOR2_X2    0.000   7.387    -0.799  
      RESULTS_CONV_INST/p10289A            A2 v -> ZN ^  NOR2_X2    0.565   7.952    -0.234  
      RESULTS_CONV_INST/FE_OFCC297_n_1793  -             BUF_X4     0.000   7.952    -0.234  
      RESULTS_CONV_INST/FE_OFCC297_n_1793  A ^ -> Z ^    BUF_X4     2.425   10.377   2.191  
      RESULTS_CONV_INST/p10291A            -             AND2_X4    0.003   10.380   2.194  
      RESULTS_CONV_INST/p10291A            A2 ^ -> ZN ^  AND2_X4    1.119   11.499   3.313  
      RESULTS_CONV_INST/p10056A            -             NOR2_X1    0.000   11.499   3.313  
      RESULTS_CONV_INST/p10056A            A2 ^ -> ZN v  NOR2_X1    0.292   11.791   3.605  
      RESULTS_CONV_INST/FE_OFCC445_n_1571  -             BUF_X2     0.000   11.791   3.605  
      RESULTS_CONV_INST/FE_OFCC445_n_1571  A v -> Z v    BUF_X2     0.453   12.244   4.057  
      RESULTS_CONV_INST/p10038A            -             AND3_X2    0.000   12.244   4.057  
      RESULTS_CONV_INST/p10038A            A1 v -> ZN v  AND3_X2    0.328   12.572   4.385  
      RESULTS_CONV_INST/p10039A            -             INV_X4     0.000   12.572   4.385  
      RESULTS_CONV_INST/p10039A            A v -> ZN ^   INV_X4     1.845   14.417   6.231  
      RESULTS_CONV_INST/p10357A            -             OAI221_X1  0.004   14.420   6.234  
      RESULTS_CONV_INST/p10357A            C1 ^ -> ZN v  OAI221_X1  1.140   15.561   7.374  
      RESULTS_CONV_INST/high_mag_reg[0]    -             SDFFR_X2   0.000   15.561   7.374  
      ---------------------------------------------------------------------------------------
Path 343: VIOLATED Setup Check with Pin ROM_512x16_0_INST/CLK 
Endpoint:   ROM_512x16_0_INST/A[5]                   (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/pc_acc_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          1.313
- Setup                         0.189
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 4.724
- Arrival Time                 12.898
= Slack Time                   -8.174
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.297
     = Beginpoint Arrival Time       5.297
      ----------------------------------------------------------------------------------------------------------------------------------
      Instance                                                                       Arc          Cell         Retime  Arrival  Required  
                                                                                                               Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/pc_acc_reg                                         CK ^         -            -       5.297    -2.877  
      TDSP_CORE_INST/EXECUTE_INST/pc_acc_reg                                         CK ^ -> Q ^  SDFFR_X2     1.418   6.715    -1.459  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFC176_pc_acc                                   -            BUF_X4       0.000   6.715    -1.459  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFC176_pc_acc                                   A ^ -> Z ^   BUF_X4       1.935   8.650    0.476  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6472A6171                                  -            MUX2_X2      0.002   8.653    0.479  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6472A6171                                  S ^ -> Z ^   MUX2_X2      0.933   9.585    1.411  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC529_FE_OFN62_p_addrs_5_              -            BUF_X16      0.000   9.585    1.411  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC529_FE_OFN62_p_addrs_5_              A ^ -> Z ^   BUF_X16      0.257   9.842    1.668  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_SIG_C665_FE_OFCN529_FE_OFN62_p_addrs_5_  -            BUF_X32      0.000   9.842    1.668  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_SIG_C665_FE_OFCN529_FE_OFN62_p_addrs_5_  A ^ -> Z ^   BUF_X32      0.322   10.164   1.990  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC278_p_addrs_5_                        -            BUF_X4       0.004   10.169   1.994  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC278_p_addrs_5_                        A ^ -> Z ^   BUF_X4       0.228   10.396   2.222  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_SIG_C628_FE_OFN393_p_addrs_5_            -            BUF_X32      0.000   10.396   2.222  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_SIG_C628_FE_OFN393_p_addrs_5_            A ^ -> Z ^   BUF_X32      0.571   10.967   2.793  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC393_p_addrs_5_                        -            BUF_X4       0.017   10.983   2.809  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC393_p_addrs_5_                        A ^ -> Z ^   BUF_X4       0.234   11.217   3.043  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC408_p_addrs_5_                        -            BUF_X32      0.000   11.217   3.043  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC408_p_addrs_5_                        A ^ -> Z ^   BUF_X32      0.597   11.815   3.641  
      FE_OFCC530_p_addrs_5_                                                          -            BUF_X32      0.019   11.834   3.660  
      FE_OFCC530_p_addrs_5_                                                          A ^ -> Z ^   BUF_X32      0.823   12.657   4.483  
      ROM_512x16_0_INST                                                              -            rom_512x16A  0.240   12.898   4.724  
      ----------------------------------------------------------------------------------------------------------------------------------
Path 344: VIOLATED Setup Check with Pin RESULTS_CONV_INST/high_mag_reg[1]/CK 
Endpoint:   RESULTS_CONV_INST/high_mag_reg[1]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[3]/Q    (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.180
- Setup                         1.403
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.377
- Arrival Time                 15.549
= Slack Time                   -8.172
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      ---------------------------------------------------------------------------------------
      Instance                             Arc           Cell       Retime  Arrival  Required  
                                                                    Delay   Time     Time  
      ---------------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[3]       CK ^          -          -       5.321    -2.850  
      RESULTS_CONV_INST/state_reg[3]       CK ^ -> Q v   SDFFR_X2   1.384   6.705    -1.466  
      RESULTS_CONV_INST/p9739A             -             INV_X4     0.000   6.705    -1.466  
      RESULTS_CONV_INST/p9739A             A v -> ZN ^   INV_X4     0.366   7.071    -1.100  
      RESULTS_CONV_INST/p9654A             -             NAND2_X1   0.000   7.071    -1.100  
      RESULTS_CONV_INST/p9654A             A2 ^ -> ZN v  NAND2_X1   0.316   7.387    -0.785  
      RESULTS_CONV_INST/p10289A            -             NOR2_X2    0.000   7.387    -0.785  
      RESULTS_CONV_INST/p10289A            A2 v -> ZN ^  NOR2_X2    0.565   7.952    -0.220  
      RESULTS_CONV_INST/FE_OFCC297_n_1793  -             BUF_X4     0.000   7.952    -0.220  
      RESULTS_CONV_INST/FE_OFCC297_n_1793  A ^ -> Z ^    BUF_X4     2.425   10.377   2.205  
      RESULTS_CONV_INST/p10291A            -             AND2_X4    0.003   10.380   2.209  
      RESULTS_CONV_INST/p10291A            A2 ^ -> ZN ^  AND2_X4    1.119   11.499   3.327  
      RESULTS_CONV_INST/p10056A            -             NOR2_X1    0.000   11.499   3.328  
      RESULTS_CONV_INST/p10056A            A2 ^ -> ZN v  NOR2_X1    0.292   11.791   3.620  
      RESULTS_CONV_INST/FE_OFCC445_n_1571  -             BUF_X2     0.000   11.791   3.620  
      RESULTS_CONV_INST/FE_OFCC445_n_1571  A v -> Z v    BUF_X2     0.453   12.244   4.072  
      RESULTS_CONV_INST/p10038A            -             AND3_X2    0.000   12.244   4.072  
      RESULTS_CONV_INST/p10038A            A1 v -> ZN v  AND3_X2    0.328   12.572   4.400  
      RESULTS_CONV_INST/p10039A            -             INV_X4     0.000   12.572   4.400  
      RESULTS_CONV_INST/p10039A            A v -> ZN ^   INV_X4     1.845   14.417   6.245  
      RESULTS_CONV_INST/p10356A29076       -             OAI221_X1  0.003   14.420   6.249  
      RESULTS_CONV_INST/p10356A29076       C1 ^ -> ZN v  OAI221_X1  1.128   15.548   7.377  
      RESULTS_CONV_INST/high_mag_reg[1]    -             SDFFR_X2   0.000   15.549   7.377  
      ---------------------------------------------------------------------------------------
Path 345: VIOLATED Setup Check with Pin RAM_256x16_TEST_INST/RAM_256x16_INST/CLK 
Endpoint:   RAM_256x16_TEST_INST/RAM_256x16_INST/A[4] (^) checked with  leading edge of 'm_dsram_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q     (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_dsram_clk}
Retime Analysis { GBA }
Other End Arrival Time          2.792
- Setup                        -0.353
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 6.745
- Arrival Time                 14.908
= Slack Time                   -8.164
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      -------------------------------------------------------------------------------------------------------------
      Instance                                                 Arc           Cell         Retime  Arrival  Required  
                                                                                          Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                      CK ^          -            -       5.218    -2.946  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                      CK ^ -> Q ^   SDFFR_X2     1.914   7.132    -1.032  
      TDSP_CORE_INST/FE_OFC180_arp                             -             BUF_X32      0.000   7.132    -1.032  
      TDSP_CORE_INST/FE_OFC180_arp                             A ^ -> Z ^    BUF_X32      0.915   8.046    -0.117  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A                -             AOI22_X4     0.003   8.050    -0.114  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A                B2 ^ -> ZN v  AOI22_X4     0.711   8.760    0.597  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A                -             OAI22_X1     0.000   8.760    0.597  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A                A1 v -> ZN ^  OAI22_X1     0.603   9.363    1.200  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A                -             NAND2_X1     0.000   9.363    1.200  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A                A2 ^ -> ZN v  NAND2_X1     0.562   9.926    1.762  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                -             NOR2_X4      0.000   9.926    1.762  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                A2 v -> ZN ^  NOR2_X4      0.705   10.631   2.467  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                -             NAND2_X4     0.000   10.631   2.467  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                A1 ^ -> ZN v  NAND2_X4     0.364   10.994   2.831  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A                -             NOR2_X1      0.000   10.994   2.831  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A                A2 v -> ZN ^  NOR2_X1      0.769   11.763   3.600  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6253                 -             XOR2_X2      0.000   11.763   3.600  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6253                 A ^ -> Z ^    XOR2_X2      0.823   12.586   4.423  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC106_t_addrs_4_  -             BUF_X8       0.000   12.586   4.423  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC106_t_addrs_4_  A ^ -> Z ^    BUF_X8       0.467   13.054   4.890  
      FE_SIG_C674_t_addrs_4_                                   -             BUF_X32      0.000   13.054   4.890  
      FE_SIG_C674_t_addrs_4_                                   A ^ -> Z ^    BUF_X32      0.635   13.689   5.525  
      DATA_SAMPLE_MUX_INST/p8653A                              -             MUX2_X2      0.013   13.702   5.538  
      DATA_SAMPLE_MUX_INST/p8653A                              B ^ -> Z ^    MUX2_X2      0.476   14.178   6.014  
      FE_OFC105_n_94                                           -             BUF_X16      0.000   14.178   6.014  
      FE_OFC105_n_94                                           A ^ -> Z ^    BUF_X16      0.540   14.718   6.554  
      RAM_256x16_TEST_INST/RAM_256x16_INST                     -             ram_256x16A  0.191   14.908   6.745  
      -------------------------------------------------------------------------------------------------------------
Path 346: VIOLATED Setup Check with Pin RESULTS_CONV_INST/high_mag_reg[13]/CK 
Endpoint:   RESULTS_CONV_INST/high_mag_reg[13]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[3]/Q     (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.237
- Setup                         1.411
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.425
- Arrival Time                 15.583
= Slack Time                   -8.157
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      ---------------------------------------------------------------------------------------
      Instance                             Arc           Cell       Retime  Arrival  Required  
                                                                    Delay   Time     Time  
      ---------------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[3]       CK ^          -          -       5.321    -2.836  
      RESULTS_CONV_INST/state_reg[3]       CK ^ -> Q v   SDFFR_X2   1.384   6.705    -1.452  
      RESULTS_CONV_INST/p9739A             -             INV_X4     0.000   6.705    -1.452  
      RESULTS_CONV_INST/p9739A             A v -> ZN ^   INV_X4     0.366   7.071    -1.086  
      RESULTS_CONV_INST/p9654A             -             NAND2_X1   0.000   7.071    -1.086  
      RESULTS_CONV_INST/p9654A             A2 ^ -> ZN v  NAND2_X1   0.316   7.387    -0.771  
      RESULTS_CONV_INST/p10289A            -             NOR2_X2    0.000   7.387    -0.770  
      RESULTS_CONV_INST/p10289A            A2 v -> ZN ^  NOR2_X2    0.565   7.952    -0.205  
      RESULTS_CONV_INST/FE_OFCC297_n_1793  -             BUF_X4     0.000   7.952    -0.205  
      RESULTS_CONV_INST/FE_OFCC297_n_1793  A ^ -> Z ^    BUF_X4     2.425   10.377   2.219  
      RESULTS_CONV_INST/p10291A            -             AND2_X4    0.003   10.380   2.223  
      RESULTS_CONV_INST/p10291A            A2 ^ -> ZN ^  AND2_X4    1.119   11.499   3.342  
      RESULTS_CONV_INST/p10056A            -             NOR2_X1    0.000   11.499   3.342  
      RESULTS_CONV_INST/p10056A            A2 ^ -> ZN v  NOR2_X1    0.292   11.791   3.634  
      RESULTS_CONV_INST/FE_OFCC445_n_1571  -             BUF_X2     0.000   11.791   3.634  
      RESULTS_CONV_INST/FE_OFCC445_n_1571  A v -> Z v    BUF_X2     0.453   12.244   4.086  
      RESULTS_CONV_INST/p10038A            -             AND3_X2    0.000   12.244   4.086  
      RESULTS_CONV_INST/p10038A            A1 v -> ZN v  AND3_X2    0.328   12.572   4.414  
      RESULTS_CONV_INST/p10039A            -             INV_X4     0.000   12.572   4.414  
      RESULTS_CONV_INST/p10039A            A v -> ZN ^   INV_X4     1.845   14.417   6.259  
      RESULTS_CONV_INST/p10356A29081       -             OAI221_X1  0.005   14.422   6.265  
      RESULTS_CONV_INST/p10356A29081       C1 ^ -> ZN v  OAI221_X1  1.160   15.583   7.425  
      RESULTS_CONV_INST/high_mag_reg[13]   -             SDFFR_X2   0.000   15.583   7.425  
      ---------------------------------------------------------------------------------------
Path 347: VIOLATED Setup Check with Pin RESULTS_CONV_INST/high_mag_reg[14]/CK 
Endpoint:   RESULTS_CONV_INST/high_mag_reg[14]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[3]/Q     (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.237
- Setup                         1.411
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.426
- Arrival Time                 15.579
= Slack Time                   -8.153
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      ---------------------------------------------------------------------------------------
      Instance                             Arc           Cell       Retime  Arrival  Required  
                                                                    Delay   Time     Time  
      ---------------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[3]       CK ^          -          -       5.321    -2.832  
      RESULTS_CONV_INST/state_reg[3]       CK ^ -> Q v   SDFFR_X2   1.384   6.705    -1.448  
      RESULTS_CONV_INST/p9739A             -             INV_X4     0.000   6.705    -1.448  
      RESULTS_CONV_INST/p9739A             A v -> ZN ^   INV_X4     0.366   7.071    -1.082  
      RESULTS_CONV_INST/p9654A             -             NAND2_X1   0.000   7.071    -1.082  
      RESULTS_CONV_INST/p9654A             A2 ^ -> ZN v  NAND2_X1   0.316   7.387    -0.766  
      RESULTS_CONV_INST/p10289A            -             NOR2_X2    0.000   7.387    -0.766  
      RESULTS_CONV_INST/p10289A            A2 v -> ZN ^  NOR2_X2    0.565   7.952    -0.201  
      RESULTS_CONV_INST/FE_OFCC297_n_1793  -             BUF_X4     0.000   7.952    -0.201  
      RESULTS_CONV_INST/FE_OFCC297_n_1793  A ^ -> Z ^    BUF_X4     2.425   10.377   2.224  
      RESULTS_CONV_INST/p10291A            -             AND2_X4    0.003   10.380   2.227  
      RESULTS_CONV_INST/p10291A            A2 ^ -> ZN ^  AND2_X4    1.119   11.499   3.346  
      RESULTS_CONV_INST/p10056A            -             NOR2_X1    0.000   11.499   3.346  
      RESULTS_CONV_INST/p10056A            A2 ^ -> ZN v  NOR2_X1    0.292   11.791   3.638  
      RESULTS_CONV_INST/FE_OFCC445_n_1571  -             BUF_X2     0.000   11.791   3.638  
      RESULTS_CONV_INST/FE_OFCC445_n_1571  A v -> Z v    BUF_X2     0.453   12.244   4.091  
      RESULTS_CONV_INST/p10038A            -             AND3_X2    0.000   12.244   4.091  
      RESULTS_CONV_INST/p10038A            A1 v -> ZN v  AND3_X2    0.328   12.572   4.419  
      RESULTS_CONV_INST/p10039A            -             INV_X4     0.000   12.572   4.419  
      RESULTS_CONV_INST/p10039A            A v -> ZN ^   INV_X4     1.845   14.417   6.264  
      RESULTS_CONV_INST/p10356A            -             OAI221_X1  0.005   14.422   6.269  
      RESULTS_CONV_INST/p10356A            C1 ^ -> ZN v  OAI221_X1  1.157   15.579   7.426  
      RESULTS_CONV_INST/high_mag_reg[14]   -             SDFFR_X2   0.000   15.579   7.426  
      ---------------------------------------------------------------------------------------
Path 348: VIOLATED Setup Check with Pin ROM_512x16_0_INST/CLK 
Endpoint:   ROM_512x16_0_INST/A[4]                   (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/pc_acc_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          1.313
- Setup                         0.004
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 4.909
- Arrival Time                 13.060
= Slack Time                   -8.150
= Slack Time(original)         -8.283
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.297
     = Beginpoint Arrival Time       5.297
      ------------------------------------------------------------------------------------------------------------------------
      Instance                                                             Arc          Cell         Retime  Arrival  Required  
                                                                                                     Delay   Time     Time  
      ------------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/pc_acc_reg                               CK ^         -            -       5.297    -2.853  
      TDSP_CORE_INST/EXECUTE_INST/pc_acc_reg                               CK ^ -> Q ^  SDFFR_X2     1.417   6.715    -1.436  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFC176_pc_acc                         -            BUF_X4       0.000   6.715    -1.436  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFC176_pc_acc                         A ^ -> Z ^   BUF_X4       1.915   8.630    0.480  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6472A6172                        -            MUX2_X2      0.003   8.633    0.483  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6472A6172                        S ^ -> Z ^   MUX2_X2      0.978   9.611    1.461  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC525_FE_OFN72_p_addrs_4_    -            BUF_X16      0.000   9.611    1.461  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC525_FE_OFN72_p_addrs_4_    A ^ -> Z ^   BUF_X16      0.594   10.205   2.055  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC72_p_addrs_4_               -            BUF_X4       0.004   10.209   2.058  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC72_p_addrs_4_               A ^ -> Z ^   BUF_X4       0.421   10.630   2.479  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_SIG_C623_FE_OFN400_p_addrs_4_  -            BUF_X16      0.000   10.630   2.480  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_SIG_C623_FE_OFN400_p_addrs_4_  A ^ -> Z ^   BUF_X16      0.780   11.410   3.260  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC400_p_addrs_4_              -            BUF_X32      0.013   11.423   3.272  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC400_p_addrs_4_              A ^ -> Z ^   BUF_X32      0.757   12.180   4.030  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC462_p_addrs_4_             -            BUF_X32      0.014   12.194   4.044  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC462_p_addrs_4_             A ^ -> Z ^   BUF_X32      0.690   12.884   4.733  
      ROM_512x16_0_INST                                                    -            rom_512x16A  0.176   13.060   4.909  
      ------------------------------------------------------------------------------------------------------------------------
Path 349: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/arp_reg/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/arp_reg/D          (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.184
- Setup                         0.984
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.800
- Arrival Time                 15.941
= Slack Time                   -8.141
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      -----------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell      Retime  Arrival  Required  
                                                                                  Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -         -       5.286    -2.855  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1  1.427   6.713    -1.428  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4    0.000   6.713    -1.428  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4    1.542   8.255    0.114  
      TDSP_CORE_INST/EXECUTE_INST/p9807A                  -             INV_X4    0.003   8.258    0.117  
      TDSP_CORE_INST/EXECUTE_INST/p9807A                  A ^ -> ZN v   INV_X4    0.510   8.768    0.627  
      TDSP_CORE_INST/EXECUTE_INST/p9769A                  -             NOR3_X2   0.000   8.768    0.627  
      TDSP_CORE_INST/EXECUTE_INST/p9769A                  A3 v -> ZN ^  NOR3_X2   4.277   13.045   4.904  
      TDSP_CORE_INST/EXECUTE_INST/p10937A                 -             NAND2_X1  0.001   13.046   4.905  
      TDSP_CORE_INST/EXECUTE_INST/p10937A                 A1 ^ -> ZN v  NAND2_X1  0.738   13.783   5.642  
      TDSP_CORE_INST/EXECUTE_INST/p10920A                 -             NOR3_X1   0.000   13.783   5.642  
      TDSP_CORE_INST/EXECUTE_INST/p10920A                 A1 v -> ZN ^  NOR3_X1   1.291   15.074   6.933  
      TDSP_CORE_INST/EXECUTE_INST/p10892A                 -             MUX2_X1   0.000   15.074   6.933  
      TDSP_CORE_INST/EXECUTE_INST/p10892A                 S ^ -> Z ^    MUX2_X1   0.866   15.941   7.800  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                 -             SDFFR_X2  0.000   15.941   7.800  
      -----------------------------------------------------------------------------------------------------
Path 350: VIOLATED Setup Check with Pin RESULTS_CONV_INST/high_mag_reg[2]/CK 
Endpoint:   RESULTS_CONV_INST/high_mag_reg[2]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[3]/Q    (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.180
- Setup                         1.397
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.383
- Arrival Time                 15.519
= Slack Time                   -8.136
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      ---------------------------------------------------------------------------------------
      Instance                             Arc           Cell       Retime  Arrival  Required  
                                                                    Delay   Time     Time  
      ---------------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[3]       CK ^          -          -       5.321    -2.814  
      RESULTS_CONV_INST/state_reg[3]       CK ^ -> Q v   SDFFR_X2   1.384   6.705    -1.430  
      RESULTS_CONV_INST/p9739A             -             INV_X4     0.000   6.705    -1.430  
      RESULTS_CONV_INST/p9739A             A v -> ZN ^   INV_X4     0.366   7.071    -1.064  
      RESULTS_CONV_INST/p9654A             -             NAND2_X1   0.000   7.071    -1.064  
      RESULTS_CONV_INST/p9654A             A2 ^ -> ZN v  NAND2_X1   0.316   7.387    -0.749  
      RESULTS_CONV_INST/p10289A            -             NOR2_X2    0.000   7.387    -0.749  
      RESULTS_CONV_INST/p10289A            A2 v -> ZN ^  NOR2_X2    0.565   7.952    -0.184  
      RESULTS_CONV_INST/FE_OFCC297_n_1793  -             BUF_X4     0.000   7.952    -0.184  
      RESULTS_CONV_INST/FE_OFCC297_n_1793  A ^ -> Z ^    BUF_X4     2.425   10.377   2.241  
      RESULTS_CONV_INST/p10291A            -             AND2_X4    0.003   10.380   2.245  
      RESULTS_CONV_INST/p10291A            A2 ^ -> ZN ^  AND2_X4    1.119   11.499   3.363  
      RESULTS_CONV_INST/p10056A            -             NOR2_X1    0.000   11.499   3.364  
      RESULTS_CONV_INST/p10056A            A2 ^ -> ZN v  NOR2_X1    0.292   11.791   3.656  
      RESULTS_CONV_INST/FE_OFCC445_n_1571  -             BUF_X2     0.000   11.791   3.656  
      RESULTS_CONV_INST/FE_OFCC445_n_1571  A v -> Z v    BUF_X2     0.453   12.244   4.108  
      RESULTS_CONV_INST/p10038A            -             AND3_X2    0.000   12.244   4.108  
      RESULTS_CONV_INST/p10038A            A1 v -> ZN v  AND3_X2    0.328   12.572   4.436  
      RESULTS_CONV_INST/p10039A            -             INV_X4     0.000   12.572   4.436  
      RESULTS_CONV_INST/p10039A            A v -> ZN ^   INV_X4     1.845   14.417   6.281  
      RESULTS_CONV_INST/p10356A29075       -             OAI221_X1  0.004   14.421   6.285  
      RESULTS_CONV_INST/p10356A29075       C1 ^ -> ZN v  OAI221_X1  1.098   15.519   7.383  
      RESULTS_CONV_INST/high_mag_reg[2]    -             SDFFR_X2   0.000   15.519   7.383  
      ---------------------------------------------------------------------------------------
Path 351: VIOLATED Setup Check with Pin RESULTS_CONV_INST/high_mag_reg[8]/CK 
Endpoint:   RESULTS_CONV_INST/high_mag_reg[8]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[3]/Q    (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.245
- Setup                         1.400
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.445
- Arrival Time                 15.543
= Slack Time                   -8.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      ---------------------------------------------------------------------------------------
      Instance                             Arc           Cell       Retime  Arrival  Required  
                                                                    Delay   Time     Time  
      ---------------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[3]       CK ^          -          -       5.321    -2.777  
      RESULTS_CONV_INST/state_reg[3]       CK ^ -> Q v   SDFFR_X2   1.384   6.705    -1.393  
      RESULTS_CONV_INST/p9739A             -             INV_X4     0.000   6.705    -1.393  
      RESULTS_CONV_INST/p9739A             A v -> ZN ^   INV_X4     0.366   7.071    -1.027  
      RESULTS_CONV_INST/p9654A             -             NAND2_X1   0.000   7.071    -1.027  
      RESULTS_CONV_INST/p9654A             A2 ^ -> ZN v  NAND2_X1   0.316   7.387    -0.711  
      RESULTS_CONV_INST/p10289A            -             NOR2_X2    0.000   7.387    -0.711  
      RESULTS_CONV_INST/p10289A            A2 v -> ZN ^  NOR2_X2    0.565   7.952    -0.146  
      RESULTS_CONV_INST/FE_OFCC297_n_1793  -             BUF_X4     0.000   7.952    -0.146  
      RESULTS_CONV_INST/FE_OFCC297_n_1793  A ^ -> Z ^    BUF_X4     2.425   10.377   2.279  
      RESULTS_CONV_INST/p10291A            -             AND2_X4    0.003   10.380   2.282  
      RESULTS_CONV_INST/p10291A            A2 ^ -> ZN ^  AND2_X4    1.119   11.499   3.401  
      RESULTS_CONV_INST/p10056A            -             NOR2_X1    0.000   11.499   3.401  
      RESULTS_CONV_INST/p10056A            A2 ^ -> ZN v  NOR2_X1    0.292   11.791   3.693  
      RESULTS_CONV_INST/FE_OFCC445_n_1571  -             BUF_X2     0.000   11.791   3.693  
      RESULTS_CONV_INST/FE_OFCC445_n_1571  A v -> Z v    BUF_X2     0.453   12.244   4.145  
      RESULTS_CONV_INST/p10038A            -             AND3_X2    0.000   12.244   4.145  
      RESULTS_CONV_INST/p10038A            A1 v -> ZN v  AND3_X2    0.328   12.572   4.473  
      RESULTS_CONV_INST/p10039A            -             INV_X4     0.000   12.572   4.473  
      RESULTS_CONV_INST/p10039A            A v -> ZN ^   INV_X4     1.845   14.417   6.319  
      RESULTS_CONV_INST/p10356A29086       -             OAI221_X1  0.005   14.422   6.324  
      RESULTS_CONV_INST/p10356A29086       C1 ^ -> ZN v  OAI221_X1  1.121   15.543   7.445  
      RESULTS_CONV_INST/high_mag_reg[8]    -             SDFFR_X2   0.000   15.543   7.445  
      ---------------------------------------------------------------------------------------
Path 352: VIOLATED Setup Check with Pin RESULTS_CONV_INST/high_mag_reg[7]/CK 
Endpoint:   RESULTS_CONV_INST/high_mag_reg[7]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[3]/Q    (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.245
- Setup                         1.399
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.445
- Arrival Time                 15.541
= Slack Time                   -8.095
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      ---------------------------------------------------------------------------------------
      Instance                             Arc           Cell       Retime  Arrival  Required  
                                                                    Delay   Time     Time  
      ---------------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[3]       CK ^          -          -       5.321    -2.774  
      RESULTS_CONV_INST/state_reg[3]       CK ^ -> Q v   SDFFR_X2   1.384   6.705    -1.390  
      RESULTS_CONV_INST/p9739A             -             INV_X4     0.000   6.705    -1.390  
      RESULTS_CONV_INST/p9739A             A v -> ZN ^   INV_X4     0.366   7.071    -1.024  
      RESULTS_CONV_INST/p9654A             -             NAND2_X1   0.000   7.071    -1.024  
      RESULTS_CONV_INST/p9654A             A2 ^ -> ZN v  NAND2_X1   0.316   7.387    -0.709  
      RESULTS_CONV_INST/p10289A            -             NOR2_X2    0.000   7.387    -0.708  
      RESULTS_CONV_INST/p10289A            A2 v -> ZN ^  NOR2_X2    0.565   7.952    -0.143  
      RESULTS_CONV_INST/FE_OFCC297_n_1793  -             BUF_X4     0.000   7.952    -0.143  
      RESULTS_CONV_INST/FE_OFCC297_n_1793  A ^ -> Z ^    BUF_X4     2.425   10.377   2.281  
      RESULTS_CONV_INST/p10291A            -             AND2_X4    0.003   10.380   2.285  
      RESULTS_CONV_INST/p10291A            A2 ^ -> ZN ^  AND2_X4    1.119   11.499   3.404  
      RESULTS_CONV_INST/p10056A            -             NOR2_X1    0.000   11.499   3.404  
      RESULTS_CONV_INST/p10056A            A2 ^ -> ZN v  NOR2_X1    0.292   11.791   3.696  
      RESULTS_CONV_INST/FE_OFCC445_n_1571  -             BUF_X2     0.000   11.791   3.696  
      RESULTS_CONV_INST/FE_OFCC445_n_1571  A v -> Z v    BUF_X2     0.453   12.244   4.148  
      RESULTS_CONV_INST/p10038A            -             AND3_X2    0.000   12.244   4.148  
      RESULTS_CONV_INST/p10038A            A1 v -> ZN v  AND3_X2    0.328   12.572   4.476  
      RESULTS_CONV_INST/p10039A            -             INV_X4     0.000   12.572   4.476  
      RESULTS_CONV_INST/p10039A            A v -> ZN ^   INV_X4     1.845   14.417   6.321  
      RESULTS_CONV_INST/p10356A29082       -             OAI221_X1  0.005   14.422   6.326  
      RESULTS_CONV_INST/p10356A29082       C1 ^ -> ZN v  OAI221_X1  1.119   15.541   7.445  
      RESULTS_CONV_INST/high_mag_reg[7]    -             SDFFR_X2   0.000   15.541   7.445  
      ---------------------------------------------------------------------------------------
Path 353: VIOLATED Setup Check with Pin RESULTS_CONV_INST/low_mag_reg[8]/CK 
Endpoint:   RESULTS_CONV_INST/low_mag_reg[8]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[3]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.249
- Setup                         1.377
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.472
- Arrival Time                 15.550
= Slack Time                   -8.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      ---------------------------------------------------------------------------------------
      Instance                             Arc           Cell       Retime  Arrival  Required  
                                                                    Delay   Time     Time  
      ---------------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[3]       CK ^          -          -       5.322    -2.756  
      RESULTS_CONV_INST/state_reg[3]       CK ^ -> Q ^   SDFFR_X2   1.526   6.848    -1.230  
      RESULTS_CONV_INST/p9739A             -             INV_X4     0.000   6.848    -1.230  
      RESULTS_CONV_INST/p9739A             A ^ -> ZN v   INV_X4     0.224   7.071    -1.006  
      RESULTS_CONV_INST/p9654A             -             NAND2_X1   0.000   7.071    -1.006  
      RESULTS_CONV_INST/p9654A             A2 v -> ZN ^  NAND2_X1   0.504   7.576    -0.502  
      RESULTS_CONV_INST/p9642A29304        -             OR2_X2     0.000   7.576    -0.502  
      RESULTS_CONV_INST/p9642A29304        A1 ^ -> ZN ^  OR2_X2     0.381   7.957    -0.121  
      RESULTS_CONV_INST/FE_OFCC443_n_1226  -             BUF_X16    0.000   7.957    -0.121  
      RESULTS_CONV_INST/FE_OFCC443_n_1226  A ^ -> Z ^    BUF_X16    0.604   8.561    0.483  
      RESULTS_CONV_INST/p9630A             -             NOR2_X2    0.000   8.561    0.483  
      RESULTS_CONV_INST/p9630A             A2 ^ -> ZN v  NOR2_X2    0.307   8.867    0.790  
      RESULTS_CONV_INST/FE_OFCC419_n_1678  -             BUF_X4     0.000   8.867    0.790  
      RESULTS_CONV_INST/FE_OFCC419_n_1678  A v -> Z v    BUF_X4     0.307   9.174    1.097  
      RESULTS_CONV_INST/FE_OFCC444_n_1678  -             BUF_X16    0.000   9.174    1.097  
      RESULTS_CONV_INST/FE_OFCC444_n_1678  A v -> Z v    BUF_X16    0.360   9.535    1.457  
      RESULTS_CONV_INST/p10293A29156       -             NOR2_X1    0.000   9.535    1.458  
      RESULTS_CONV_INST/p10293A29156       A2 v -> ZN ^  NOR2_X1    0.618   10.154   2.076  
      RESULTS_CONV_INST/p10275A            -             AND3_X2    0.000   10.154   2.076  
      RESULTS_CONV_INST/p10275A            A1 ^ -> ZN ^  AND3_X2    1.762   11.915   3.838  
      RESULTS_CONV_INST/p10278A            -             INV_X4     0.004   11.919   3.841  
      RESULTS_CONV_INST/p10278A            A ^ -> ZN v   INV_X4     1.283   13.202   5.124  
      RESULTS_CONV_INST/p10569A29071       -             OAI221_X1  0.002   13.204   5.126  
      RESULTS_CONV_INST/p10569A29071       C1 v -> ZN ^  OAI221_X1  2.346   15.550   7.472  
      RESULTS_CONV_INST/low_mag_reg[8]     -             SDFFR_X2   0.000   15.550   7.472  
      ---------------------------------------------------------------------------------------
Path 354: VIOLATED Setup Check with Pin RESULTS_CONV_INST/high_mag_reg[5]/CK 
Endpoint:   RESULTS_CONV_INST/high_mag_reg[5]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[3]/Q    (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.245
- Setup                         1.396
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.449
- Arrival Time                 15.524
= Slack Time                   -8.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      ---------------------------------------------------------------------------------------
      Instance                             Arc           Cell       Retime  Arrival  Required  
                                                                    Delay   Time     Time  
      ---------------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[3]       CK ^          -          -       5.321    -2.753  
      RESULTS_CONV_INST/state_reg[3]       CK ^ -> Q v   SDFFR_X2   1.384   6.705    -1.370  
      RESULTS_CONV_INST/p9739A             -             INV_X4     0.000   6.705    -1.370  
      RESULTS_CONV_INST/p9739A             A v -> ZN ^   INV_X4     0.366   7.071    -1.004  
      RESULTS_CONV_INST/p9654A             -             NAND2_X1   0.000   7.071    -1.004  
      RESULTS_CONV_INST/p9654A             A2 ^ -> ZN v  NAND2_X1   0.316   7.387    -0.688  
      RESULTS_CONV_INST/p10289A            -             NOR2_X2    0.000   7.387    -0.688  
      RESULTS_CONV_INST/p10289A            A2 v -> ZN ^  NOR2_X2    0.565   7.952    -0.123  
      RESULTS_CONV_INST/FE_OFCC297_n_1793  -             BUF_X4     0.000   7.952    -0.123  
      RESULTS_CONV_INST/FE_OFCC297_n_1793  A ^ -> Z ^    BUF_X4     2.425   10.377   2.302  
      RESULTS_CONV_INST/p10291A            -             AND2_X4    0.003   10.380   2.306  
      RESULTS_CONV_INST/p10291A            A2 ^ -> ZN ^  AND2_X4    1.119   11.499   3.424  
      RESULTS_CONV_INST/p10056A            -             NOR2_X1    0.000   11.499   3.424  
      RESULTS_CONV_INST/p10056A            A2 ^ -> ZN v  NOR2_X1    0.292   11.791   3.716  
      RESULTS_CONV_INST/FE_OFCC445_n_1571  -             BUF_X2     0.000   11.791   3.716  
      RESULTS_CONV_INST/FE_OFCC445_n_1571  A v -> Z v    BUF_X2     0.453   12.244   4.169  
      RESULTS_CONV_INST/p10038A            -             AND3_X2    0.000   12.244   4.169  
      RESULTS_CONV_INST/p10038A            A1 v -> ZN v  AND3_X2    0.328   12.572   4.497  
      RESULTS_CONV_INST/p10039A            -             INV_X4     0.000   12.572   4.497  
      RESULTS_CONV_INST/p10039A            A v -> ZN ^   INV_X4     1.845   14.417   6.342  
      RESULTS_CONV_INST/p10356A29079       -             OAI221_X1  0.004   14.421   6.347  
      RESULTS_CONV_INST/p10356A29079       C1 ^ -> ZN v  OAI221_X1  1.102   15.524   7.449  
      RESULTS_CONV_INST/high_mag_reg[5]    -             SDFFR_X2   0.000   15.524   7.449  
      ---------------------------------------------------------------------------------------
Path 355: VIOLATED Setup Check with Pin ROM_512x16_0_INST/CLK 
Endpoint:   ROM_512x16_0_INST/A[7]                   (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/pc_acc_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          1.313
- Setup                         0.062
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 4.851
- Arrival Time                 12.909
= Slack Time                   -8.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.297
     = Beginpoint Arrival Time       5.297
      ----------------------------------------------------------------------------------------------------------------------------------
      Instance                                                                       Arc          Cell         Retime  Arrival  Required  
                                                                                                               Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/pc_acc_reg                                         CK ^         -            -       5.297    -2.761  
      TDSP_CORE_INST/EXECUTE_INST/pc_acc_reg                                         CK ^ -> Q ^  SDFFR_X2     1.418   6.715    -1.343  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFC176_pc_acc                                   -            BUF_X4       0.000   6.715    -1.343  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFC176_pc_acc                                   A ^ -> Z ^   BUF_X4       1.935   8.650    0.592  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6472A6169                                  -            MUX2_X2      0.002   8.652    0.594  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6472A6169                                  S ^ -> Z ^   MUX2_X2      0.905   9.557    1.499  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC464_FE_OFN68_p_addrs_7_              -            BUF_X16      0.000   9.557    1.499  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC464_FE_OFN68_p_addrs_7_              A ^ -> Z ^   BUF_X16      0.271   9.828    1.770  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_SIG_C667_FE_OFCN464_FE_OFN68_p_addrs_7_  -            BUF_X32      0.000   9.829    1.770  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_SIG_C667_FE_OFCN464_FE_OFN68_p_addrs_7_  A ^ -> Z ^   BUF_X32      0.321   10.150   2.091  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC280_p_addrs_7_                        -            BUF_X4       0.003   10.153   2.095  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC280_p_addrs_7_                        A ^ -> Z ^   BUF_X4       0.220   10.373   2.315  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC410_p_addrs_7_                        -            BUF_X16      0.000   10.373   2.315  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC410_p_addrs_7_                        A ^ -> Z ^   BUF_X16      0.195   10.568   2.510  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_SIG_C635_FE_OFCN429_p_addrs_7_           -            BUF_X32      0.000   10.569   2.510  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_SIG_C635_FE_OFCN429_p_addrs_7_           A ^ -> Z ^   BUF_X32      0.445   11.013   2.955  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC429_p_addrs_7_                       -            BUF_X32      0.012   11.025   2.967  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC429_p_addrs_7_                       A ^ -> Z ^   BUF_X32      0.855   11.880   3.822  
      FE_OFCC526_p_addrs_7_                                                          -            BUF_X32      0.027   11.907   3.849  
      FE_OFCC526_p_addrs_7_                                                          A ^ -> Z ^   BUF_X32      0.790   12.697   4.639  
      ROM_512x16_0_INST                                                              -            rom_512x16A  0.212   12.909   4.851  
      ----------------------------------------------------------------------------------------------------------------------------------
Path 356: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/pc_acc_reg/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/pc_acc_reg/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q  (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.257
- Setup                         1.294
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.563
- Arrival Time                 15.527
= Slack Time                   -7.964
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      ----------------------------------------------------------------------------------------------
      Instance                                     Arc           Cell      Retime  Arrival  Required  
                                                                           Delay   Time     Time  
      ----------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]        CK ^          -         -       5.281    -2.682  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]        CK ^ -> Q ^   SDFFS_X2  0.639   5.921    -2.043  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_  -             BUF_X16   0.000   5.921    -2.043  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_  A ^ -> Z ^    BUF_X16   1.122   7.043    -0.921  
      TDSP_CORE_INST/EXECUTE_INST/p6753A25904      -             INV_X2    0.011   7.054    -0.909  
      TDSP_CORE_INST/EXECUTE_INST/p6753A25904      A ^ -> ZN v   INV_X2    0.865   7.919    -0.044  
      TDSP_CORE_INST/EXECUTE_INST/p6753A           -             NAND2_X2  0.000   7.919    -0.044  
      TDSP_CORE_INST/EXECUTE_INST/p6753A           A1 v -> ZN ^  NAND2_X2  1.601   9.521    1.557  
      TDSP_CORE_INST/EXECUTE_INST/p8383A           -             NOR4_X1   0.000   9.521    1.557  
      TDSP_CORE_INST/EXECUTE_INST/p8383A           A3 ^ -> ZN v  NOR4_X1   0.623   10.144   2.180  
      TDSP_CORE_INST/EXECUTE_INST/p8392A           -             NOR2_X2   0.000   10.144   2.180  
      TDSP_CORE_INST/EXECUTE_INST/p8392A           A2 v -> ZN ^  NOR2_X2   2.209   12.353   4.389  
      TDSP_CORE_INST/EXECUTE_INST/p9052A           -             INV_X2    0.000   12.353   4.389  
      TDSP_CORE_INST/EXECUTE_INST/p9052A           A ^ -> ZN v   INV_X2    0.569   12.922   4.958  
      TDSP_CORE_INST/EXECUTE_INST/p8975A           -             NAND2_X1  0.000   12.922   4.958  
      TDSP_CORE_INST/EXECUTE_INST/p8975A           A2 v -> ZN ^  NAND2_X1  0.882   13.804   5.840  
      TDSP_CORE_INST/EXECUTE_INST/p8964A           -             NAND2_X1  0.000   13.804   5.840  
      TDSP_CORE_INST/EXECUTE_INST/p8964A           A2 ^ -> ZN v  NAND2_X1  0.297   14.100   6.137  
      TDSP_CORE_INST/EXECUTE_INST/p8905A25870      -             OAI21_X1  0.000   14.100   6.137  
      TDSP_CORE_INST/EXECUTE_INST/p8905A25870      A v -> ZN ^   OAI21_X1  1.426   15.527   7.563  
      TDSP_CORE_INST/EXECUTE_INST/pc_acc_reg       -             SDFFR_X2  0.000   15.527   7.563  
      ----------------------------------------------------------------------------------------------
Path 357: VIOLATED Setup Check with Pin RAM_256x16_TEST_INST/RAM_256x16_INST/CLK 
Endpoint:   RAM_256x16_TEST_INST/RAM_256x16_INST/A[2] (^) checked with  leading edge of 'm_dsram_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[0]/Q    (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_dsram_clk}
Retime Analysis { GBA }
Other End Arrival Time          2.792
- Setup                        -0.354
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 6.745
- Arrival Time                 14.587
= Slack Time                   -7.842
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.313
     = Beginpoint Arrival Time       5.313
      --------------------------------------------------------------------------------------------------------------
      Instance                                                  Arc           Cell         Retime  Arrival  Required  
                                                                                           Delay   Time     Time  
      --------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[0]                      CK ^          -            -       5.313    -2.529  
      TDSP_CORE_INST/DECODE_INST/ir_reg[0]                      CK ^ -> Q ^   SDFFR_X1     1.449   6.762    -1.080  
      TDSP_CORE_INST/DECODE_INST/FE_RC_1303_0                   -             BUF_X8       0.000   6.762    -1.080  
      TDSP_CORE_INST/DECODE_INST/FE_RC_1303_0                   A ^ -> Z ^    BUF_X8       1.527   8.289    0.447  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp0393A                -             INV_X4       0.006   8.295    0.453  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp0393A                A ^ -> ZN v   INV_X4       0.256   8.550    0.708  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A                 -             OAI22_X1     0.000   8.550    0.708  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A                 B2 v -> ZN ^  OAI22_X1     1.158   9.709    1.867  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A                 -             NAND2_X1     0.000   9.709    1.867  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A                 A2 ^ -> ZN v  NAND2_X1     0.562   10.271   2.429  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                 -             NOR2_X4      0.000   10.271   2.429  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                 A2 v -> ZN ^  NOR2_X4      0.705   10.976   3.134  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6324                  -             XOR2_X2      0.000   10.976   3.134  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6324                  A ^ -> Z ^    XOR2_X2      0.695   11.671   3.829  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC424_t_addrs_2_  -             BUF_X4       0.000   11.671   3.829  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC424_t_addrs_2_  A ^ -> Z ^    BUF_X4       0.306   11.977   4.135  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC451_t_addrs_2_  -             BUF_X16      0.000   11.977   4.135  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC451_t_addrs_2_  A ^ -> Z ^    BUF_X16      1.295   13.272   5.430  
      DATA_SAMPLE_MUX_INST/p8892A                               -             MUX2_X2      0.008   13.280   5.438  
      DATA_SAMPLE_MUX_INST/p8892A                               B ^ -> Z ^    MUX2_X2      0.619   13.899   6.057  
      FE_OFC109_n_74                                            -             BUF_X16      0.000   13.899   6.057  
      FE_OFC109_n_74                                            A ^ -> Z ^    BUF_X16      0.487   14.386   6.544  
      RAM_256x16_TEST_INST/RAM_256x16_INST                      -             ram_256x16A  0.201   14.587   6.745  
      --------------------------------------------------------------------------------------------------------------
Path 358: VIOLATED Setup Check with Pin RESULTS_CONV_INST/low_mag_reg[3]/CK 
Endpoint:   RESULTS_CONV_INST/low_mag_reg[3]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[2]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.262
- Setup                         1.344
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.518
- Arrival Time                 15.342
= Slack Time                   -7.824
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      ---------------------------------------------------------------------------------------
      Instance                             Arc           Cell       Retime  Arrival  Required  
                                                                    Delay   Time     Time  
      ---------------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[2]       CK ^          -          -       5.321    -2.503  
      RESULTS_CONV_INST/state_reg[2]       CK ^ -> Q ^   SDFFR_X2   1.580   6.902    -0.923  
      RESULTS_CONV_INST/p9705A29610        -             INV_X1     0.000   6.902    -0.922  
      RESULTS_CONV_INST/p9705A29610        A ^ -> ZN v   INV_X1     0.228   7.130    -0.695  
      RESULTS_CONV_INST/p9641A29418        -             NAND2_X1   0.000   7.130    -0.695  
      RESULTS_CONV_INST/p9641A29418        A2 v -> ZN ^  NAND2_X1   0.634   7.764    -0.061  
      RESULTS_CONV_INST/p9642A29304        -             OR2_X2     0.000   7.764    -0.061  
      RESULTS_CONV_INST/p9642A29304        A2 ^ -> ZN ^  OR2_X2     0.443   8.207    0.382  
      RESULTS_CONV_INST/FE_OFCC443_n_1226  -             BUF_X16    0.000   8.207    0.382  
      RESULTS_CONV_INST/FE_OFCC443_n_1226  A ^ -> Z ^    BUF_X16    0.604   8.810    0.986  
      RESULTS_CONV_INST/p9630A             -             NOR2_X2    0.000   8.811    0.986  
      RESULTS_CONV_INST/p9630A             A2 ^ -> ZN v  NOR2_X2    0.307   9.117    1.293  
      RESULTS_CONV_INST/FE_OFCC419_n_1678  -             BUF_X4     0.000   9.117    1.293  
      RESULTS_CONV_INST/FE_OFCC419_n_1678  A v -> Z v    BUF_X4     0.307   9.424    1.600  
      RESULTS_CONV_INST/FE_OFCC444_n_1678  -             BUF_X16    0.000   9.424    1.600  
      RESULTS_CONV_INST/FE_OFCC444_n_1678  A v -> Z v    BUF_X16    0.360   9.785    1.960  
      RESULTS_CONV_INST/p10293A29156       -             NOR2_X1    0.000   9.785    1.961  
      RESULTS_CONV_INST/p10293A29156       A2 v -> ZN ^  NOR2_X1    0.618   10.404   2.579  
      RESULTS_CONV_INST/p10275A            -             AND3_X2    0.000   10.404   2.579  
      RESULTS_CONV_INST/p10275A            A1 ^ -> ZN ^  AND3_X2    1.762   12.165   4.341  
      RESULTS_CONV_INST/p10278A            -             INV_X4     0.004   12.169   4.344  
      RESULTS_CONV_INST/p10278A            A ^ -> ZN v   INV_X4     1.283   13.452   5.627  
      RESULTS_CONV_INST/p10569A29064       -             OAI221_X1  0.000   13.452   5.628  
      RESULTS_CONV_INST/p10569A29064       C1 v -> ZN ^  OAI221_X1  1.890   15.342   7.518  
      RESULTS_CONV_INST/low_mag_reg[3]     -             SDFFR_X2   0.000   15.342   7.518  
      ---------------------------------------------------------------------------------------
Path 359: VIOLATED Setup Check with Pin ROM_512x16_0_INST/CLK 
Endpoint:   ROM_512x16_0_INST/A[2]                   (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/acc_reg[2]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          1.313
- Setup                         0.366
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 4.547
- Arrival Time                 12.248
= Slack Time                   -7.701
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.341
     = Beginpoint Arrival Time       5.341
      ------------------------------------------------------------------------------------------------------------------------
      Instance                                                             Arc          Cell         Retime  Arrival  Required  
                                                                                                     Delay   Time     Time  
      ------------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[2]                               CK ^         -            -       5.341    -2.360  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[2]                               CK ^ -> Q ^  SDFF_X2      2.246   7.587    -0.114  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6472A                            -            MUX2_X2      0.001   7.588    -0.113  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6472A                            B ^ -> Z ^   MUX2_X2      2.564   10.152   2.451  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC71_p_addrs_2_               -            BUF_X4       0.001   10.153   2.452  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC71_p_addrs_2_               A ^ -> Z ^   BUF_X4       0.364   10.518   2.817  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_SIG_C631_FE_OFN399_p_addrs_2_  -            BUF_X32      0.000   10.518   2.817  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_SIG_C631_FE_OFN399_p_addrs_2_  A ^ -> Z ^   BUF_X32      0.435   10.952   3.251  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC399_p_addrs_2_              -            BUF_X32      0.006   10.959   3.258  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC399_p_addrs_2_              A ^ -> Z ^   BUF_X32      0.956   11.915   4.214  
      ROM_512x16_0_INST                                                    -            rom_512x16A  0.333   12.248   4.547  
      ------------------------------------------------------------------------------------------------------------------------
Path 360: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/ovm_reg/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/ovm_reg/D  (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[8]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.269
- Setup                         1.154
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.714
- Arrival Time                 15.402
= Slack Time                   -7.688
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      -------------------------------------------------------------------------------------------
      Instance                                  Arc           Cell      Retime  Arrival  Required  
                                                                        Delay   Time     Time  
      -------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[8]      CK ^          -         -       5.281    -2.407  
      TDSP_CORE_INST/DECODE_INST/ir_reg[8]      CK ^ -> Q ^   SDFFS_X2  0.900   6.181    -1.507  
      TDSP_CORE_INST/FE_OFC253_port_address_0_  -             BUF_X32   0.000   6.181    -1.507  
      TDSP_CORE_INST/FE_OFC253_port_address_0_  A ^ -> Z ^    BUF_X32   1.217   7.399    -0.289  
      TDSP_CORE_INST/EXECUTE_INST/p7711A25899   -             NAND2_X1  0.022   7.421    -0.267  
      TDSP_CORE_INST/EXECUTE_INST/p7711A25899   A2 ^ -> ZN v  NAND2_X1  0.703   8.124    0.436  
      TDSP_CORE_INST/EXECUTE_INST/p7691A25892   -             NOR2_X2   0.000   8.124    0.436  
      TDSP_CORE_INST/EXECUTE_INST/p7691A25892   A1 v -> ZN ^  NOR2_X2   1.106   9.230    1.543  
      TDSP_CORE_INST/EXECUTE_INST/p7691A        -             NAND2_X1  0.000   9.230    1.543  
      TDSP_CORE_INST/EXECUTE_INST/p7691A        A1 ^ -> ZN v  NAND2_X1  0.695   9.926    2.238  
      TDSP_CORE_INST/EXECUTE_INST/p5896A        -             NOR2_X2   0.000   9.926    2.238  
      TDSP_CORE_INST/EXECUTE_INST/p5896A        A2 v -> ZN ^  NOR2_X2   2.366   12.292   4.604  
      TDSP_CORE_INST/EXECUTE_INST/p8984A        -             NAND2_X1  0.001   12.292   4.605  
      TDSP_CORE_INST/EXECUTE_INST/p8984A        A2 ^ -> ZN v  NAND2_X1  0.649   12.942   5.254  
      TDSP_CORE_INST/EXECUTE_INST/p8972A        -             NOR3_X1   0.000   12.942   5.254  
      TDSP_CORE_INST/EXECUTE_INST/p8972A        A1 v -> ZN ^  NOR3_X1   0.888   13.830   6.142  
      TDSP_CORE_INST/EXECUTE_INST/p8871A        -             NOR2_X1   0.000   13.830   6.142  
      TDSP_CORE_INST/EXECUTE_INST/p8871A        A2 ^ -> ZN v  NOR2_X1   0.382   14.212   6.524  
      TDSP_CORE_INST/EXECUTE_INST/p8834A        -             OAI21_X2  0.000   14.212   6.524  
      TDSP_CORE_INST/EXECUTE_INST/p8834A        B1 v -> ZN ^  OAI21_X2  1.190   15.402   7.714  
      TDSP_CORE_INST/EXECUTE_INST/ovm_reg       -             SDFFR_X2  0.000   15.402   7.714  
      -------------------------------------------------------------------------------------------
Path 361: VIOLATED Setup Check with Pin RESULTS_CONV_INST/low_mag_reg[11]/CK 
Endpoint:   RESULTS_CONV_INST/low_mag_reg[11]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[2]/Q    (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.251
- Setup                         1.322
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.529
- Arrival Time                 15.216
= Slack Time                   -7.687
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      ---------------------------------------------------------------------------------------
      Instance                             Arc           Cell       Retime  Arrival  Required  
                                                                    Delay   Time     Time  
      ---------------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[2]       CK ^          -          -       5.321    -2.366  
      RESULTS_CONV_INST/state_reg[2]       CK ^ -> Q ^   SDFFR_X2   1.580   6.902    -0.786  
      RESULTS_CONV_INST/p9705A29610        -             INV_X1     0.000   6.902    -0.786  
      RESULTS_CONV_INST/p9705A29610        A ^ -> ZN v   INV_X1     0.228   7.130    -0.558  
      RESULTS_CONV_INST/p9641A29418        -             NAND2_X1   0.000   7.130    -0.558  
      RESULTS_CONV_INST/p9641A29418        A2 v -> ZN ^  NAND2_X1   0.634   7.764    0.076  
      RESULTS_CONV_INST/p9642A29304        -             OR2_X2     0.000   7.764    0.076  
      RESULTS_CONV_INST/p9642A29304        A2 ^ -> ZN ^  OR2_X2     0.443   8.207    0.519  
      RESULTS_CONV_INST/FE_OFCC443_n_1226  -             BUF_X16    0.000   8.207    0.519  
      RESULTS_CONV_INST/FE_OFCC443_n_1226  A ^ -> Z ^    BUF_X16    0.604   8.810    1.123  
      RESULTS_CONV_INST/p9630A             -             NOR2_X2    0.000   8.811    1.123  
      RESULTS_CONV_INST/p9630A             A2 ^ -> ZN v  NOR2_X2    0.307   9.117    1.430  
      RESULTS_CONV_INST/FE_OFCC419_n_1678  -             BUF_X4     0.000   9.117    1.430  
      RESULTS_CONV_INST/FE_OFCC419_n_1678  A v -> Z v    BUF_X4     0.307   9.424    1.737  
      RESULTS_CONV_INST/FE_OFCC444_n_1678  -             BUF_X16    0.000   9.424    1.737  
      RESULTS_CONV_INST/FE_OFCC444_n_1678  A v -> Z v    BUF_X16    0.360   9.785    2.097  
      RESULTS_CONV_INST/p10293A29156       -             NOR2_X1    0.000   9.785    2.098  
      RESULTS_CONV_INST/p10293A29156       A2 v -> ZN ^  NOR2_X1    0.618   10.404   2.716  
      RESULTS_CONV_INST/p10275A            -             AND3_X2    0.000   10.404   2.716  
      RESULTS_CONV_INST/p10275A            A1 ^ -> ZN ^  AND3_X2    1.762   12.165   4.478  
      RESULTS_CONV_INST/p10278A            -             INV_X4     0.004   12.169   4.481  
      RESULTS_CONV_INST/p10278A            A ^ -> ZN v   INV_X4     1.283   13.452   5.764  
      RESULTS_CONV_INST/p10569A29066       -             OAI221_X1  0.002   13.454   5.766  
      RESULTS_CONV_INST/p10569A29066       C1 v -> ZN ^  OAI221_X1  1.763   15.216   7.529  
      RESULTS_CONV_INST/low_mag_reg[11]    -             SDFFR_X2   0.000   15.216   7.529  
      ---------------------------------------------------------------------------------------
Path 362: VIOLATED Setup Check with Pin DMA_INST/a_reg[7]/CK 
Endpoint:   DMA_INST/a_reg[7]/D             (^) checked with  leading edge of 'm_clk'
Beginpoint: DMA_INST/present_state_reg[2]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.286
- Setup                         1.129
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.757
- Arrival Time                 15.381
= Slack Time                   -7.624
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.408
     = Beginpoint Arrival Time       5.408
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell      Retime  Arrival  Required  
                                                             Delay   Time     Time  
      --------------------------------------------------------------------------------
      DMA_INST/present_state_reg[2]  CK ^          -         -       5.408    -2.216  
      DMA_INST/present_state_reg[2]  CK ^ -> Q ^   SDFFR_X2  1.891   7.299    -0.325  
      DMA_INST/Fp5464A               -             INV_X2    0.000   7.299    -0.325  
      DMA_INST/Fp5464A               A ^ -> ZN v   INV_X2    0.621   7.921    0.297  
      DMA_INST/p5496A                -             OR2_X1    0.000   7.921    0.297  
      DMA_INST/p5496A                A1 v -> ZN v  OR2_X1    0.742   8.662    1.039  
      DMA_INST/p8929D                -             NOR3_X1   0.000   8.662    1.039  
      DMA_INST/p8929D                A1 v -> ZN ^  NOR3_X1   0.538   9.201    1.577  
      DMA_INST/FE_OFCC296_n_41       -             BUF_X4    0.000   9.201    1.577  
      DMA_INST/FE_OFCC296_n_41       A ^ -> Z ^    BUF_X4    0.770   9.971    2.347  
      DMA_INST/p8929A                -             NAND2_X1  0.000   9.971    2.347  
      DMA_INST/p8929A                A1 ^ -> ZN v  NAND2_X1  0.512   10.483   2.859  
      DMA_INST/p8931A                -             NOR2_X1   0.000   10.483   2.859  
      DMA_INST/p8931A                A2 v -> ZN ^  NOR2_X1   0.820   11.303   3.679  
      DMA_INST/p8913A                -             NAND2_X1  0.000   11.303   3.679  
      DMA_INST/p8913A                A1 ^ -> ZN v  NAND2_X1  0.618   11.921   4.297  
      DMA_INST/p8912A                -             NOR2_X1   0.000   11.921   4.297  
      DMA_INST/p8912A                A2 v -> ZN ^  NOR2_X1   0.869   12.790   5.166  
      DMA_INST/p8895A                -             NAND2_X1  0.000   12.790   5.166  
      DMA_INST/p8895A                A1 ^ -> ZN v  NAND2_X1  0.486   13.276   5.652  
      DMA_INST/p8894A                -             NOR2_X1   0.000   13.276   5.652  
      DMA_INST/p8894A                A2 v -> ZN ^  NOR2_X1   0.747   14.023   6.399  
      DMA_INST/p8877A                -             NAND2_X1  0.000   14.023   6.399  
      DMA_INST/p8877A                A1 ^ -> ZN v  NAND2_X1  0.438   14.461   6.837  
      DMA_INST/p8865A                -             OAI21_X1  0.000   14.461   6.837  
      DMA_INST/p8865A                B1 v -> ZN ^  OAI21_X1  0.920   15.381   7.757  
      DMA_INST/a_reg[7]              -             SDFFR_X2  0.000   15.381   7.757  
      --------------------------------------------------------------------------------
Path 363: VIOLATED Setup Check with Pin ROM_512x16_0_INST/CLK 
Endpoint:   ROM_512x16_0_INST/A[3]                   (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/pc_acc_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          1.313
- Setup                         0.008
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 4.905
- Arrival Time                 12.527
= Slack Time                   -7.622
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.297
     = Beginpoint Arrival Time       5.297
      -------------------------------------------------------------------------------------------------------------
      Instance                                                  Arc          Cell         Retime  Arrival  Required  
                                                                                          Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/pc_acc_reg                    CK ^         -            -       5.297    -2.325  
      TDSP_CORE_INST/EXECUTE_INST/pc_acc_reg                    CK ^ -> Q ^  SDFFR_X2     1.418   6.715    -0.907  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFC176_pc_acc              -            BUF_X4       0.000   6.715    -0.907  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFC176_pc_acc              A ^ -> Z ^   BUF_X4       1.935   8.650    1.028  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6472A6168             -            MUX2_X2      0.002   8.653    1.031  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6472A6168             S ^ -> Z ^   MUX2_X2      2.026   10.678   3.056  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC398_p_addrs_3_   -            BUF_X32      0.008   10.686   3.064  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC398_p_addrs_3_   A ^ -> Z ^   BUF_X32      0.998   11.684   4.062  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC463_p_addrs_3_  -            BUF_X32      0.015   11.699   4.077  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC463_p_addrs_3_  A ^ -> Z ^   BUF_X32      0.650   12.350   4.728  
      ROM_512x16_0_INST                                         -            rom_512x16A  0.177   12.527   4.905  
      -------------------------------------------------------------------------------------------------------------
Path 364: VIOLATED Setup Check with Pin ROM_512x16_0_INST/CLK 
Endpoint:   ROM_512x16_0_INST/A[6]                   (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/pc_acc_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          1.313
- Setup                         0.108
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 4.805
- Arrival Time                 12.367
= Slack Time                   -7.562
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.297
     = Beginpoint Arrival Time       5.297
      ----------------------------------------------------------------------------------------------------------------------------------
      Instance                                                                       Arc          Cell         Retime  Arrival  Required  
                                                                                                               Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/pc_acc_reg                                         CK ^         -            -       5.297    -2.265  
      TDSP_CORE_INST/EXECUTE_INST/pc_acc_reg                                         CK ^ -> Q ^  SDFFR_X2     1.418   6.715    -0.847  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFC176_pc_acc                                   -            BUF_X4       0.000   6.715    -0.847  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFC176_pc_acc                                   A ^ -> Z ^   BUF_X4       1.935   8.650    1.088  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6472A6170                                  -            MUX2_X2      0.002   8.652    1.090  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6472A6170                                  S ^ -> Z ^   MUX2_X2      0.926   9.578    2.016  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC527_FE_OFN66_p_addrs_6_              -            BUF_X16      0.000   9.578    2.016  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC527_FE_OFN66_p_addrs_6_              A ^ -> Z ^   BUF_X16      0.252   9.830    2.267  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_SIG_C666_FE_OFCN527_FE_OFN66_p_addrs_6_  -            BUF_X32      0.000   9.830    2.267  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_SIG_C666_FE_OFCN527_FE_OFN66_p_addrs_6_  A ^ -> Z ^   BUF_X32      0.318   10.148   2.586  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC311_p_addrs_6_                       -            BUF_X4       0.004   10.152   2.590  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC311_p_addrs_6_                       A ^ -> Z ^   BUF_X4       0.214   10.366   2.804  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_SIG_C632_FE_OFN396_p_addrs_6_            -            BUF_X32      0.000   10.366   2.804  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_SIG_C632_FE_OFN396_p_addrs_6_            A ^ -> Z ^   BUF_X32      0.367   10.733   3.171  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC396_p_addrs_6_                        -            BUF_X4       0.007   10.740   3.178  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC396_p_addrs_6_                        A ^ -> Z ^   BUF_X4       0.238   10.978   3.416  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC409_p_addrs_6_                        -            BUF_X32      0.000   10.978   3.416  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC409_p_addrs_6_                        A ^ -> Z ^   BUF_X32      0.430   11.408   3.846  
      FE_OFCC528_p_addrs_6_                                                          -            BUF_X32      0.007   11.415   3.853  
      FE_OFCC528_p_addrs_6_                                                          A ^ -> Z ^   BUF_X32      0.717   12.133   4.570  
      ROM_512x16_0_INST                                                              -            rom_512x16A  0.234   12.367   4.805  
      ----------------------------------------------------------------------------------------------------------------------------------
Path 365: VIOLATED Setup Check with Pin RESULTS_CONV_INST/low_mag_reg[9]/CK 
Endpoint:   RESULTS_CONV_INST/low_mag_reg[9]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[2]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.251
- Setup                         1.028
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.823
- Arrival Time                 15.367
= Slack Time                   -7.545
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      ---------------------------------------------------------------------------------------
      Instance                             Arc           Cell       Retime  Arrival  Required  
                                                                    Delay   Time     Time  
      ---------------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[2]       CK ^          -          -       5.321    -2.223  
      RESULTS_CONV_INST/state_reg[2]       CK ^ -> Q ^   SDFFR_X2   1.580   6.902    -0.643  
      RESULTS_CONV_INST/p9705A29610        -             INV_X1     0.000   6.902    -0.643  
      RESULTS_CONV_INST/p9705A29610        A ^ -> ZN v   INV_X1     0.228   7.130    -0.415  
      RESULTS_CONV_INST/p9641A29418        -             NAND2_X1   0.000   7.130    -0.415  
      RESULTS_CONV_INST/p9641A29418        A2 v -> ZN ^  NAND2_X1   0.634   7.764    0.219  
      RESULTS_CONV_INST/p9642A29304        -             OR2_X2     0.000   7.764    0.219  
      RESULTS_CONV_INST/p9642A29304        A2 ^ -> ZN ^  OR2_X2     0.443   8.207    0.662  
      RESULTS_CONV_INST/FE_OFCC443_n_1226  -             BUF_X16    0.000   8.207    0.662  
      RESULTS_CONV_INST/FE_OFCC443_n_1226  A ^ -> Z ^    BUF_X16    0.604   8.810    1.266  
      RESULTS_CONV_INST/p9630A             -             NOR2_X2    0.000   8.811    1.266  
      RESULTS_CONV_INST/p9630A             A2 ^ -> ZN v  NOR2_X2    0.307   9.117    1.572  
      RESULTS_CONV_INST/FE_OFCC419_n_1678  -             BUF_X4     0.000   9.117    1.572  
      RESULTS_CONV_INST/FE_OFCC419_n_1678  A v -> Z v    BUF_X4     0.307   9.424    1.879  
      RESULTS_CONV_INST/FE_OFCC444_n_1678  -             BUF_X16    0.000   9.424    1.879  
      RESULTS_CONV_INST/FE_OFCC444_n_1678  A v -> Z v    BUF_X16    0.360   9.785    2.240  
      RESULTS_CONV_INST/p10293A29156       -             NOR2_X1    0.000   9.785    2.240  
      RESULTS_CONV_INST/p10293A29156       A2 v -> ZN ^  NOR2_X1    0.618   10.404   2.859  
      RESULTS_CONV_INST/p10275A            -             AND3_X2    0.000   10.404   2.859  
      RESULTS_CONV_INST/p10275A            A1 ^ -> ZN ^  AND3_X2    1.762   12.165   4.620  
      RESULTS_CONV_INST/p10278A            -             INV_X4     0.004   12.169   4.624  
      RESULTS_CONV_INST/p10278A            A ^ -> ZN v   INV_X4     1.283   13.452   5.907  
      RESULTS_CONV_INST/p10569A29072       -             OAI221_X1  0.002   13.454   5.909  
      RESULTS_CONV_INST/p10569A29072       C1 v -> ZN ^  OAI221_X1  1.112   14.565   7.021  
      RESULTS_CONV_INST/FE_OFCC515_n_1842  -             BUF_X4     0.000   14.565   7.021  
      RESULTS_CONV_INST/FE_OFCC515_n_1842  A ^ -> Z ^    BUF_X4     0.802   15.367   7.823  
      RESULTS_CONV_INST/low_mag_reg[9]     -             SDFFR_X2   0.000   15.367   7.823  
      ---------------------------------------------------------------------------------------
Path 366: VIOLATED Setup Check with Pin RAM_128x16_TEST_INST/RAM_128x16_INST/CLK 
Endpoint:   RAM_128x16_TEST_INST/RAM_128x16_INST/A[4] (^) checked with  leading edge of 'm_ram_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[0]/Q    (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_ram_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.414
- Setup                        -0.355
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.369
- Arrival Time                 14.892
= Slack Time                   -7.524
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.313
     = Beginpoint Arrival Time       5.313
      -------------------------------------------------------------------------------------------------------------
      Instance                                                 Arc           Cell         Retime  Arrival  Required  
                                                                                          Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[0]                     CK ^          -            -       5.313    -2.211  
      TDSP_CORE_INST/DECODE_INST/ir_reg[0]                     CK ^ -> Q ^   SDFFR_X1     1.449   6.762    -0.762  
      TDSP_CORE_INST/DECODE_INST/FE_RC_1303_0                  -             BUF_X8       0.000   6.762    -0.762  
      TDSP_CORE_INST/DECODE_INST/FE_RC_1303_0                  A ^ -> Z ^    BUF_X8       1.527   8.289    0.765  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp0393A               -             INV_X4       0.006   8.295    0.771  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp0393A               A ^ -> ZN v   INV_X4       0.256   8.550    1.027  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A                -             OAI22_X1     0.000   8.550    1.027  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A                B2 v -> ZN ^  OAI22_X1     1.158   9.709    2.185  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A                -             NAND2_X1     0.000   9.709    2.185  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A                A2 ^ -> ZN v  NAND2_X1     0.562   10.271   2.747  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                -             NOR2_X4      0.000   10.271   2.747  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                A2 v -> ZN ^  NOR2_X4      0.705   10.976   3.453  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                -             NAND2_X4     0.000   10.976   3.453  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                A1 ^ -> ZN v  NAND2_X4     0.364   11.340   3.816  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A                -             NOR2_X1      0.000   11.340   3.816  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A                A2 v -> ZN ^  NOR2_X1      0.769   12.109   4.585  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6253                 -             XOR2_X2      0.000   12.109   4.585  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6253                 A ^ -> Z ^    XOR2_X2      0.823   12.932   5.408  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC106_t_addrs_4_  -             BUF_X8       0.000   12.932   5.408  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC106_t_addrs_4_  A ^ -> Z ^    BUF_X8       0.467   13.399   5.875  
      FE_SIG_C674_t_addrs_4_                                   -             BUF_X32      0.000   13.399   5.875  
      FE_SIG_C674_t_addrs_4_                                   A ^ -> Z ^    BUF_X32      0.635   14.034   6.510  
      RAM_128x16_TEST_INST/FE_OFC402_t_addrs_4_                -             BUF_X16      0.009   14.043   6.519  
      RAM_128x16_TEST_INST/FE_OFC402_t_addrs_4_                A ^ -> Z ^    BUF_X16      0.647   14.690   7.166  
      RAM_128x16_TEST_INST/RAM_128x16_INST                     -             ram_256x16A  0.202   14.892   7.369  
      -------------------------------------------------------------------------------------------------------------
Path 367: VIOLATED Setup Check with Pin DMA_INST/a_reg[6]/CK 
Endpoint:   DMA_INST/a_reg[6]/D             (^) checked with  leading edge of 'm_clk'
Beginpoint: DMA_INST/present_state_reg[2]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.286
- Setup                         1.181
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.705
- Arrival Time                 15.205
= Slack Time                   -7.501
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.408
     = Beginpoint Arrival Time       5.408
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell      Retime  Arrival  Required  
                                                             Delay   Time     Time  
      --------------------------------------------------------------------------------
      DMA_INST/present_state_reg[2]  CK ^          -         -       5.408    -2.093  
      DMA_INST/present_state_reg[2]  CK ^ -> Q ^   SDFFR_X2  1.891   7.299    -0.202  
      DMA_INST/Fp5464A               -             INV_X2    0.000   7.299    -0.202  
      DMA_INST/Fp5464A               A ^ -> ZN v   INV_X2    0.621   7.921    0.420  
      DMA_INST/p5496A                -             OR2_X1    0.000   7.921    0.420  
      DMA_INST/p5496A                A1 v -> ZN v  OR2_X1    0.742   8.662    1.161  
      DMA_INST/p8929D                -             NOR3_X1   0.000   8.662    1.162  
      DMA_INST/p8929D                A1 v -> ZN ^  NOR3_X1   0.538   9.201    1.700  
      DMA_INST/FE_OFCC296_n_41       -             BUF_X4    0.000   9.201    1.700  
      DMA_INST/FE_OFCC296_n_41       A ^ -> Z ^    BUF_X4    0.770   9.971    2.470  
      DMA_INST/p8929A                -             NAND2_X1  0.000   9.971    2.470  
      DMA_INST/p8929A                A1 ^ -> ZN v  NAND2_X1  0.512   10.483   2.982  
      DMA_INST/p8931A                -             NOR2_X1   0.000   10.483   2.982  
      DMA_INST/p8931A                A2 v -> ZN ^  NOR2_X1   0.820   11.303   3.802  
      DMA_INST/p8913A                -             NAND2_X1  0.000   11.303   3.802  
      DMA_INST/p8913A                A1 ^ -> ZN v  NAND2_X1  0.618   11.921   4.420  
      DMA_INST/p8912A                -             NOR2_X1   0.000   11.921   4.420  
      DMA_INST/p8912A                A2 v -> ZN ^  NOR2_X1   0.869   12.790   5.289  
      DMA_INST/p8895A                -             NAND2_X1  0.000   12.790   5.289  
      DMA_INST/p8895A                A1 ^ -> ZN v  NAND2_X1  0.486   13.276   5.775  
      DMA_INST/p8894A                -             NOR2_X1   0.000   13.276   5.775  
      DMA_INST/p8894A                A2 v -> ZN ^  NOR2_X1   0.747   14.023   6.522  
      DMA_INST/g2                    -             XOR2_X2   0.000   14.023   6.522  
      DMA_INST/g2                    A ^ -> Z ^    XOR2_X2   1.183   15.205   7.705  
      DMA_INST/a_reg[6]              -             SDFFR_X2  0.000   15.205   7.705  
      --------------------------------------------------------------------------------
Path 368: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/branch_stall_reg/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/branch_stall_reg/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q        (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.184
- Setup                         1.115
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.669
- Arrival Time                 15.063
= Slack Time                   -7.394
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      -------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell      Retime  Arrival  Required  
                                                                                    Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^          -         -       5.334    -2.060  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^ -> Q ^   SDFFS_X2  0.639   5.973    -1.421  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  -             BUF_X16   0.000   5.973    -1.421  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  A ^ -> Z ^    BUF_X16   1.475   7.448    0.054  
      TDSP_CORE_INST/EXECUTE_INST/p7242A                    -             INV_X4    0.029   7.477    0.083  
      TDSP_CORE_INST/EXECUTE_INST/p7242A                    A ^ -> ZN v   INV_X4    1.338   8.815    1.421  
      TDSP_CORE_INST/EXECUTE_INST/p7568A                    -             NOR2_X1   0.001   8.815    1.421  
      TDSP_CORE_INST/EXECUTE_INST/p7568A                    A2 v -> ZN ^  NOR2_X1   2.165   10.980   3.586  
      TDSP_CORE_INST/EXECUTE_INST/p5698A                    -             NAND2_X1  0.000   10.980   3.586  
      TDSP_CORE_INST/EXECUTE_INST/p5698A                    A2 ^ -> ZN v  NAND2_X1  0.659   11.639   4.245  
      TDSP_CORE_INST/EXECUTE_INST/p5697A                    -             NOR2_X1   0.000   11.639   4.245  
      TDSP_CORE_INST/EXECUTE_INST/p5697A                    A2 v -> ZN ^  NOR2_X1   0.832   12.471   5.077  
      TDSP_CORE_INST/EXECUTE_INST/p5679A                    -             NAND2_X1  0.000   12.471   5.077  
      TDSP_CORE_INST/EXECUTE_INST/p5679A                    A1 ^ -> ZN v  NAND2_X1  0.359   12.830   5.436  
      TDSP_CORE_INST/EXECUTE_INST/p5665A                    -             NOR3_X1   0.000   12.830   5.436  
      TDSP_CORE_INST/EXECUTE_INST/p5665A                    A1 v -> ZN ^  NOR3_X1   1.038   13.868   6.474  
      TDSP_CORE_INST/EXECUTE_INST/p9570A                    -             INV_X4    0.000   13.868   6.474  
      TDSP_CORE_INST/EXECUTE_INST/p9570A                    A ^ -> ZN v   INV_X4    0.330   14.199   6.805  
      TDSP_CORE_INST/EXECUTE_INST/p9031A                    -             NAND4_X1  0.000   14.199   6.805  
      TDSP_CORE_INST/EXECUTE_INST/p9031A                    A1 v -> ZN ^  NAND4_X1  0.865   15.063   7.669  
      TDSP_CORE_INST/EXECUTE_INST/branch_stall_reg          -             SDFFR_X2  0.000   15.063   7.669  
      -------------------------------------------------------------------------------------------------------
Path 369: VIOLATED Setup Check with Pin RESULTS_CONV_INST/low_mag_reg[5]/CK 
Endpoint:   RESULTS_CONV_INST/low_mag_reg[5]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[2]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.156
- Setup                         1.250
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.506
- Arrival Time                 14.873
= Slack Time                   -7.366
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      ---------------------------------------------------------------------------------------
      Instance                             Arc           Cell       Retime  Arrival  Required  
                                                                    Delay   Time     Time  
      ---------------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[2]       CK ^          -          -       5.321    -2.045  
      RESULTS_CONV_INST/state_reg[2]       CK ^ -> Q ^   SDFFR_X2   1.580   6.902    -0.465  
      RESULTS_CONV_INST/p9705A29610        -             INV_X1     0.000   6.902    -0.465  
      RESULTS_CONV_INST/p9705A29610        A ^ -> ZN v   INV_X1     0.228   7.130    -0.237  
      RESULTS_CONV_INST/p9641A29418        -             NAND2_X1   0.000   7.130    -0.237  
      RESULTS_CONV_INST/p9641A29418        A2 v -> ZN ^  NAND2_X1   0.634   7.764    0.397  
      RESULTS_CONV_INST/p9642A29304        -             OR2_X2     0.000   7.764    0.397  
      RESULTS_CONV_INST/p9642A29304        A2 ^ -> ZN ^  OR2_X2     0.443   8.207    0.840  
      RESULTS_CONV_INST/FE_OFCC443_n_1226  -             BUF_X16    0.000   8.207    0.840  
      RESULTS_CONV_INST/FE_OFCC443_n_1226  A ^ -> Z ^    BUF_X16    0.604   8.810    1.444  
      RESULTS_CONV_INST/p9630A             -             NOR2_X2    0.000   8.811    1.444  
      RESULTS_CONV_INST/p9630A             A2 ^ -> ZN v  NOR2_X2    0.307   9.117    1.751  
      RESULTS_CONV_INST/FE_OFCC419_n_1678  -             BUF_X4     0.000   9.117    1.751  
      RESULTS_CONV_INST/FE_OFCC419_n_1678  A v -> Z v    BUF_X4     0.307   9.424    2.058  
      RESULTS_CONV_INST/FE_OFCC444_n_1678  -             BUF_X16    0.000   9.424    2.058  
      RESULTS_CONV_INST/FE_OFCC444_n_1678  A v -> Z v    BUF_X16    0.360   9.785    2.418  
      RESULTS_CONV_INST/p10293A29156       -             NOR2_X1    0.000   9.785    2.419  
      RESULTS_CONV_INST/p10293A29156       A2 v -> ZN ^  NOR2_X1    0.618   10.404   3.037  
      RESULTS_CONV_INST/p10275A            -             AND3_X2    0.000   10.404   3.037  
      RESULTS_CONV_INST/p10275A            A1 ^ -> ZN ^  AND3_X2    1.762   12.165   4.799  
      RESULTS_CONV_INST/p10278A            -             INV_X4     0.004   12.169   4.802  
      RESULTS_CONV_INST/p10278A            A ^ -> ZN v   INV_X4     1.283   13.452   6.085  
      RESULTS_CONV_INST/p10569A29068       -             OAI221_X1  0.000   13.452   6.086  
      RESULTS_CONV_INST/p10569A29068       C1 v -> ZN ^  OAI221_X1  1.420   14.873   7.506  
      RESULTS_CONV_INST/low_mag_reg[5]     -             SDFFR_X2   0.000   14.873   7.506  
      ---------------------------------------------------------------------------------------
Path 370: VIOLATED Setup Check with Pin RESULTS_CONV_INST/low_mag_reg[6]/CK 
Endpoint:   RESULTS_CONV_INST/low_mag_reg[6]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[2]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.156
- Setup                         1.242
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.514
- Arrival Time                 14.850
= Slack Time                   -7.336
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      ---------------------------------------------------------------------------------------
      Instance                             Arc           Cell       Retime  Arrival  Required  
                                                                    Delay   Time     Time  
      ---------------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[2]       CK ^          -          -       5.321    -2.014  
      RESULTS_CONV_INST/state_reg[2]       CK ^ -> Q ^   SDFFR_X2   1.580   6.902    -0.434  
      RESULTS_CONV_INST/p9705A29610        -             INV_X1     0.000   6.902    -0.434  
      RESULTS_CONV_INST/p9705A29610        A ^ -> ZN v   INV_X1     0.228   7.130    -0.206  
      RESULTS_CONV_INST/p9641A29418        -             NAND2_X1   0.000   7.130    -0.206  
      RESULTS_CONV_INST/p9641A29418        A2 v -> ZN ^  NAND2_X1   0.634   7.764    0.428  
      RESULTS_CONV_INST/p9642A29304        -             OR2_X2     0.000   7.764    0.428  
      RESULTS_CONV_INST/p9642A29304        A2 ^ -> ZN ^  OR2_X2     0.443   8.207    0.871  
      RESULTS_CONV_INST/FE_OFCC443_n_1226  -             BUF_X16    0.000   8.207    0.871  
      RESULTS_CONV_INST/FE_OFCC443_n_1226  A ^ -> Z ^    BUF_X16    0.604   8.810    1.474  
      RESULTS_CONV_INST/p9630A             -             NOR2_X2    0.000   8.811    1.475  
      RESULTS_CONV_INST/p9630A             A2 ^ -> ZN v  NOR2_X2    0.307   9.117    1.781  
      RESULTS_CONV_INST/FE_OFCC419_n_1678  -             BUF_X4     0.000   9.117    1.781  
      RESULTS_CONV_INST/FE_OFCC419_n_1678  A v -> Z v    BUF_X4     0.307   9.424    2.088  
      RESULTS_CONV_INST/FE_OFCC444_n_1678  -             BUF_X16    0.000   9.424    2.088  
      RESULTS_CONV_INST/FE_OFCC444_n_1678  A v -> Z v    BUF_X16    0.360   9.785    2.449  
      RESULTS_CONV_INST/p10293A29156       -             NOR2_X1    0.000   9.785    2.449  
      RESULTS_CONV_INST/p10293A29156       A2 v -> ZN ^  NOR2_X1    0.618   10.404   3.068  
      RESULTS_CONV_INST/p10275A            -             AND3_X2    0.000   10.404   3.068  
      RESULTS_CONV_INST/p10275A            A1 ^ -> ZN ^  AND3_X2    1.762   12.165   4.829  
      RESULTS_CONV_INST/p10278A            -             INV_X4     0.004   12.169   4.833  
      RESULTS_CONV_INST/p10278A            A ^ -> ZN v   INV_X4     1.283   13.452   6.116  
      RESULTS_CONV_INST/p10569A29069       -             OAI221_X1  0.001   13.452   6.116  
      RESULTS_CONV_INST/p10569A29069       C1 v -> ZN ^  OAI221_X1  1.398   14.850   7.514  
      RESULTS_CONV_INST/low_mag_reg[6]     -             SDFFR_X2   0.000   14.850   7.514  
      ---------------------------------------------------------------------------------------
Path 371: VIOLATED Setup Check with Pin RESULTS_CONV_INST/low_mag_reg[4]/CK 
Endpoint:   RESULTS_CONV_INST/low_mag_reg[4]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[2]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.262
- Setup                         1.262
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.600
- Arrival Time                 14.929
= Slack Time                   -7.329
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      ---------------------------------------------------------------------------------------
      Instance                             Arc           Cell       Retime  Arrival  Required  
                                                                    Delay   Time     Time  
      ---------------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[2]       CK ^          -          -       5.321    -2.007  
      RESULTS_CONV_INST/state_reg[2]       CK ^ -> Q ^   SDFFR_X2   1.580   6.902    -0.427  
      RESULTS_CONV_INST/p9705A29610        -             INV_X1     0.000   6.902    -0.427  
      RESULTS_CONV_INST/p9705A29610        A ^ -> ZN v   INV_X1     0.228   7.130    -0.199  
      RESULTS_CONV_INST/p9641A29418        -             NAND2_X1   0.000   7.130    -0.199  
      RESULTS_CONV_INST/p9641A29418        A2 v -> ZN ^  NAND2_X1   0.634   7.764    0.435  
      RESULTS_CONV_INST/p9642A29304        -             OR2_X2     0.000   7.764    0.435  
      RESULTS_CONV_INST/p9642A29304        A2 ^ -> ZN ^  OR2_X2     0.443   8.207    0.878  
      RESULTS_CONV_INST/FE_OFCC443_n_1226  -             BUF_X16    0.000   8.207    0.878  
      RESULTS_CONV_INST/FE_OFCC443_n_1226  A ^ -> Z ^    BUF_X16    0.604   8.810    1.482  
      RESULTS_CONV_INST/p9630A             -             NOR2_X2    0.000   8.811    1.482  
      RESULTS_CONV_INST/p9630A             A2 ^ -> ZN v  NOR2_X2    0.307   9.117    1.788  
      RESULTS_CONV_INST/FE_OFCC419_n_1678  -             BUF_X4     0.000   9.117    1.788  
      RESULTS_CONV_INST/FE_OFCC419_n_1678  A v -> Z v    BUF_X4     0.307   9.424    2.096  
      RESULTS_CONV_INST/FE_OFCC444_n_1678  -             BUF_X16    0.000   9.424    2.096  
      RESULTS_CONV_INST/FE_OFCC444_n_1678  A v -> Z v    BUF_X16    0.360   9.785    2.456  
      RESULTS_CONV_INST/p10293A29156       -             NOR2_X1    0.000   9.785    2.456  
      RESULTS_CONV_INST/p10293A29156       A2 v -> ZN ^  NOR2_X1    0.618   10.404   3.075  
      RESULTS_CONV_INST/p10275A            -             AND3_X2    0.000   10.404   3.075  
      RESULTS_CONV_INST/p10275A            A1 ^ -> ZN ^  AND3_X2    1.762   12.165   4.837  
      RESULTS_CONV_INST/p10278A            -             INV_X4     0.004   12.169   4.840  
      RESULTS_CONV_INST/p10278A            A ^ -> ZN v   INV_X4     1.283   13.452   6.123  
      RESULTS_CONV_INST/p10569A29065       -             OAI221_X1  0.000   13.452   6.123  
      RESULTS_CONV_INST/p10569A29065       C1 v -> ZN ^  OAI221_X1  1.477   14.929   7.600  
      RESULTS_CONV_INST/low_mag_reg[4]     -             SDFFR_X2   0.000   14.929   7.600  
      ---------------------------------------------------------------------------------------
Path 372: VIOLATED Setup Check with Pin RESULTS_CONV_INST/low_mag_reg[7]/CK 
Endpoint:   RESULTS_CONV_INST/low_mag_reg[7]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[2]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.262
- Setup                         1.258
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.604
- Arrival Time                 14.919
= Slack Time                   -7.315
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      ---------------------------------------------------------------------------------------
      Instance                             Arc           Cell       Retime  Arrival  Required  
                                                                    Delay   Time     Time  
      ---------------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[2]       CK ^          -          -       5.321    -1.994  
      RESULTS_CONV_INST/state_reg[2]       CK ^ -> Q ^   SDFFR_X2   1.580   6.902    -0.414  
      RESULTS_CONV_INST/p9705A29610        -             INV_X1     0.000   6.902    -0.414  
      RESULTS_CONV_INST/p9705A29610        A ^ -> ZN v   INV_X1     0.228   7.130    -0.186  
      RESULTS_CONV_INST/p9641A29418        -             NAND2_X1   0.000   7.130    -0.186  
      RESULTS_CONV_INST/p9641A29418        A2 v -> ZN ^  NAND2_X1   0.634   7.764    0.448  
      RESULTS_CONV_INST/p9642A29304        -             OR2_X2     0.000   7.764    0.448  
      RESULTS_CONV_INST/p9642A29304        A2 ^ -> ZN ^  OR2_X2     0.443   8.207    0.891  
      RESULTS_CONV_INST/FE_OFCC443_n_1226  -             BUF_X16    0.000   8.207    0.891  
      RESULTS_CONV_INST/FE_OFCC443_n_1226  A ^ -> Z ^    BUF_X16    0.604   8.810    1.495  
      RESULTS_CONV_INST/p9630A             -             NOR2_X2    0.000   8.811    1.495  
      RESULTS_CONV_INST/p9630A             A2 ^ -> ZN v  NOR2_X2    0.307   9.117    1.802  
      RESULTS_CONV_INST/FE_OFCC419_n_1678  -             BUF_X4     0.000   9.117    1.802  
      RESULTS_CONV_INST/FE_OFCC419_n_1678  A v -> Z v    BUF_X4     0.307   9.424    2.109  
      RESULTS_CONV_INST/FE_OFCC444_n_1678  -             BUF_X16    0.000   9.424    2.109  
      RESULTS_CONV_INST/FE_OFCC444_n_1678  A v -> Z v    BUF_X16    0.360   9.785    2.469  
      RESULTS_CONV_INST/p10293A29156       -             NOR2_X1    0.000   9.785    2.470  
      RESULTS_CONV_INST/p10293A29156       A2 v -> ZN ^  NOR2_X1    0.618   10.404   3.088  
      RESULTS_CONV_INST/p10275A            -             AND3_X2    0.000   10.404   3.088  
      RESULTS_CONV_INST/p10275A            A1 ^ -> ZN ^  AND3_X2    1.762   12.165   4.850  
      RESULTS_CONV_INST/p10278A            -             INV_X4     0.004   12.169   4.853  
      RESULTS_CONV_INST/p10278A            A ^ -> ZN v   INV_X4     1.283   13.452   6.136  
      RESULTS_CONV_INST/p10569A29070       -             OAI221_X1  0.001   13.453   6.137  
      RESULTS_CONV_INST/p10569A29070       C1 v -> ZN ^  OAI221_X1  1.467   14.919   7.604  
      RESULTS_CONV_INST/low_mag_reg[7]     -             SDFFR_X2   0.000   14.919   7.604  
      ---------------------------------------------------------------------------------------
Path 373: VIOLATED Setup Check with Pin RAM_256x16_TEST_INST/RAM_256x16_INST/CLK 
Endpoint:   RAM_256x16_TEST_INST/RAM_256x16_INST/A[1] (^) checked with  leading edge of 'm_dsram_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q     (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_dsram_clk}
Retime Analysis { GBA }
Other End Arrival Time          2.792
- Setup                        -0.353
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 6.745
- Arrival Time                 14.059
= Slack Time                   -7.314
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      --------------------------------------------------------------------------------------------------------------
      Instance                                                  Arc           Cell         Retime  Arrival  Required  
                                                                                           Delay   Time     Time  
      --------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                       CK ^          -            -       5.218    -2.097  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                       CK ^ -> Q ^   SDFFR_X2     1.914   7.132    -0.183  
      TDSP_CORE_INST/FE_OFC180_arp                              -             BUF_X32      0.000   7.132    -0.183  
      TDSP_CORE_INST/FE_OFC180_arp                              A ^ -> Z ^    BUF_X32      0.915   8.046    0.732  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp3747A                -             INV_X32      0.006   8.052    0.738  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp3747A                A ^ -> ZN v   INV_X32      0.339   8.391    1.077  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A                 -             AOI22_X4     0.002   8.394    1.079  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A                 A2 v -> ZN ^  AOI22_X4     1.276   9.670    2.356  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A                 -             OAI22_X1     0.000   9.670    2.356  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A                 A1 ^ -> ZN v  OAI22_X1     0.466   10.136   2.822  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A                 -             NAND2_X1     0.000   10.137   2.822  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A                 A2 v -> ZN ^  NAND2_X1     0.607   10.743   3.429  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6327                  -             XOR2_X2      0.000   10.743   3.429  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6327                  A ^ -> Z ^    XOR2_X2      0.679   11.422   4.108  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC423_t_addrs_1_  -             BUF_X4       0.000   11.422   4.108  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC423_t_addrs_1_  A ^ -> Z ^    BUF_X4       0.317   11.739   4.425  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC450_t_addrs_1_  -             BUF_X32      0.000   11.739   4.425  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC450_t_addrs_1_  A ^ -> Z ^    BUF_X32      0.444   12.184   4.869  
      FE_SIG_C584_t_addrs_1_                                    -             BUF_X16      0.000   12.184   4.870  
      FE_SIG_C584_t_addrs_1_                                    A ^ -> Z ^    BUF_X16      0.736   12.920   5.605  
      DATA_SAMPLE_MUX_INST/p8985A                               -             MUX2_X2      0.012   12.932   5.618  
      DATA_SAMPLE_MUX_INST/p8985A                               B ^ -> Z ^    MUX2_X2      0.413   13.345   6.031  
      FE_OFC112_n_70                                            -             BUF_X16      0.000   13.345   6.031  
      FE_OFC112_n_70                                            A ^ -> Z ^    BUF_X16      0.511   13.856   6.542  
      RAM_256x16_TEST_INST/RAM_256x16_INST                      -             ram_256x16A  0.203   14.059   6.745  
      --------------------------------------------------------------------------------------------------------------
Path 374: VIOLATED Setup Check with Pin RESULTS_CONV_INST/low_mag_reg[13]/CK 
Endpoint:   RESULTS_CONV_INST/low_mag_reg[13]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[2]/Q    (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.249
- Setup                         1.251
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.599
- Arrival Time                 14.882
= Slack Time                   -7.283
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      ---------------------------------------------------------------------------------------
      Instance                             Arc           Cell       Retime  Arrival  Required  
                                                                    Delay   Time     Time  
      ---------------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[2]       CK ^          -          -       5.321    -1.961  
      RESULTS_CONV_INST/state_reg[2]       CK ^ -> Q ^   SDFFR_X2   1.580   6.902    -0.381  
      RESULTS_CONV_INST/p9705A29610        -             INV_X1     0.000   6.902    -0.381  
      RESULTS_CONV_INST/p9705A29610        A ^ -> ZN v   INV_X1     0.228   7.130    -0.153  
      RESULTS_CONV_INST/p9641A29418        -             NAND2_X1   0.000   7.130    -0.153  
      RESULTS_CONV_INST/p9641A29418        A2 v -> ZN ^  NAND2_X1   0.634   7.764    0.481  
      RESULTS_CONV_INST/p9642A29304        -             OR2_X2     0.000   7.764    0.481  
      RESULTS_CONV_INST/p9642A29304        A2 ^ -> ZN ^  OR2_X2     0.443   8.207    0.924  
      RESULTS_CONV_INST/FE_OFCC443_n_1226  -             BUF_X16    0.000   8.207    0.924  
      RESULTS_CONV_INST/FE_OFCC443_n_1226  A ^ -> Z ^    BUF_X16    0.604   8.810    1.527  
      RESULTS_CONV_INST/p9630A             -             NOR2_X2    0.000   8.811    1.528  
      RESULTS_CONV_INST/p9630A             A2 ^ -> ZN v  NOR2_X2    0.307   9.117    1.834  
      RESULTS_CONV_INST/FE_OFCC419_n_1678  -             BUF_X4     0.000   9.117    1.834  
      RESULTS_CONV_INST/FE_OFCC419_n_1678  A v -> Z v    BUF_X4     0.307   9.424    2.141  
      RESULTS_CONV_INST/FE_OFCC444_n_1678  -             BUF_X16    0.000   9.424    2.141  
      RESULTS_CONV_INST/FE_OFCC444_n_1678  A v -> Z v    BUF_X16    0.360   9.785    2.502  
      RESULTS_CONV_INST/p10293A29156       -             NOR2_X1    0.000   9.785    2.502  
      RESULTS_CONV_INST/p10293A29156       A2 v -> ZN ^  NOR2_X1    0.618   10.404   3.121  
      RESULTS_CONV_INST/p10275A            -             AND3_X2    0.000   10.404   3.121  
      RESULTS_CONV_INST/p10275A            A1 ^ -> ZN ^  AND3_X2    1.762   12.165   4.882  
      RESULTS_CONV_INST/p10278A            -             INV_X4     0.004   12.169   4.886  
      RESULTS_CONV_INST/p10278A            A ^ -> ZN v   INV_X4     1.283   13.452   6.169  
      RESULTS_CONV_INST/p10569A29067       -             OAI221_X1  0.002   13.454   6.171  
      RESULTS_CONV_INST/p10569A29067       C1 v -> ZN ^  OAI221_X1  1.428   14.881   7.599  
      RESULTS_CONV_INST/low_mag_reg[13]    -             SDFFR_X2   0.000   14.882   7.599  
      ---------------------------------------------------------------------------------------
Path 375: VIOLATED Setup Check with Pin RESULTS_CONV_INST/low_mag_reg[12]/CK 
Endpoint:   RESULTS_CONV_INST/low_mag_reg[12]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[2]/Q    (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.251
- Setup                         1.238
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.613
- Arrival Time                 14.846
= Slack Time                   -7.233
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      ---------------------------------------------------------------------------------------
      Instance                             Arc           Cell       Retime  Arrival  Required  
                                                                    Delay   Time     Time  
      ---------------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[2]       CK ^          -          -       5.321    -1.912  
      RESULTS_CONV_INST/state_reg[2]       CK ^ -> Q ^   SDFFR_X2   1.580   6.902    -0.331  
      RESULTS_CONV_INST/p9705A29610        -             INV_X1     0.000   6.902    -0.331  
      RESULTS_CONV_INST/p9705A29610        A ^ -> ZN v   INV_X1     0.228   7.130    -0.103  
      RESULTS_CONV_INST/p9641A29418        -             NAND2_X1   0.000   7.130    -0.103  
      RESULTS_CONV_INST/p9641A29418        A2 v -> ZN ^  NAND2_X1   0.634   7.764    0.531  
      RESULTS_CONV_INST/p9642A29304        -             OR2_X2     0.000   7.764    0.531  
      RESULTS_CONV_INST/p9642A29304        A2 ^ -> ZN ^  OR2_X2     0.443   8.207    0.974  
      RESULTS_CONV_INST/FE_OFCC443_n_1226  -             BUF_X16    0.000   8.207    0.974  
      RESULTS_CONV_INST/FE_OFCC443_n_1226  A ^ -> Z ^    BUF_X16    0.604   8.810    1.577  
      RESULTS_CONV_INST/p9630A             -             NOR2_X2    0.000   8.811    1.577  
      RESULTS_CONV_INST/p9630A             A2 ^ -> ZN v  NOR2_X2    0.307   9.117    1.884  
      RESULTS_CONV_INST/FE_OFCC419_n_1678  -             BUF_X4     0.000   9.117    1.884  
      RESULTS_CONV_INST/FE_OFCC419_n_1678  A v -> Z v    BUF_X4     0.307   9.424    2.191  
      RESULTS_CONV_INST/FE_OFCC444_n_1678  -             BUF_X16    0.000   9.424    2.191  
      RESULTS_CONV_INST/FE_OFCC444_n_1678  A v -> Z v    BUF_X16    0.360   9.785    2.551  
      RESULTS_CONV_INST/p10293A29156       -             NOR2_X1    0.000   9.785    2.552  
      RESULTS_CONV_INST/p10293A29156       A2 v -> ZN ^  NOR2_X1    0.618   10.404   3.170  
      RESULTS_CONV_INST/p10275A            -             AND3_X2    0.000   10.404   3.171  
      RESULTS_CONV_INST/p10275A            A1 ^ -> ZN ^  AND3_X2    1.762   12.165   4.932  
      RESULTS_CONV_INST/p10278A            -             INV_X4     0.004   12.169   4.936  
      RESULTS_CONV_INST/p10278A            A ^ -> ZN v   INV_X4     1.283   13.452   6.219  
      RESULTS_CONV_INST/p10569A            -             OAI221_X1  0.002   13.454   6.221  
      RESULTS_CONV_INST/p10569A            C1 v -> ZN ^  OAI221_X1  1.392   14.846   7.613  
      RESULTS_CONV_INST/low_mag_reg[12]    -             SDFFR_X2   0.000   14.846   7.613  
      ---------------------------------------------------------------------------------------
Path 376: VIOLATED Setup Check with Pin RESULTS_CONV_INST/low_mag_reg[2]/CK 
Endpoint:   RESULTS_CONV_INST/low_mag_reg[2]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[2]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.262
- Setup                         1.234
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.628
- Arrival Time                 14.848
= Slack Time                   -7.220
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      ---------------------------------------------------------------------------------------
      Instance                             Arc           Cell       Retime  Arrival  Required  
                                                                    Delay   Time     Time  
      ---------------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[2]       CK ^          -          -       5.321    -1.899  
      RESULTS_CONV_INST/state_reg[2]       CK ^ -> Q ^   SDFFR_X2   1.580   6.902    -0.319  
      RESULTS_CONV_INST/p9705A29610        -             INV_X1     0.000   6.902    -0.318  
      RESULTS_CONV_INST/p9705A29610        A ^ -> ZN v   INV_X1     0.228   7.130    -0.091  
      RESULTS_CONV_INST/p9641A29418        -             NAND2_X1   0.000   7.130    -0.091  
      RESULTS_CONV_INST/p9641A29418        A2 v -> ZN ^  NAND2_X1   0.634   7.764    0.543  
      RESULTS_CONV_INST/p9642A29304        -             OR2_X2     0.000   7.764    0.543  
      RESULTS_CONV_INST/p9642A29304        A2 ^ -> ZN ^  OR2_X2     0.443   8.207    0.986  
      RESULTS_CONV_INST/FE_OFCC443_n_1226  -             BUF_X16    0.000   8.207    0.986  
      RESULTS_CONV_INST/FE_OFCC443_n_1226  A ^ -> Z ^    BUF_X16    0.604   8.810    1.590  
      RESULTS_CONV_INST/p9630A             -             NOR2_X2    0.000   8.811    1.590  
      RESULTS_CONV_INST/p9630A             A2 ^ -> ZN v  NOR2_X2    0.307   9.117    1.897  
      RESULTS_CONV_INST/FE_OFCC419_n_1678  -             BUF_X4     0.000   9.117    1.897  
      RESULTS_CONV_INST/FE_OFCC419_n_1678  A v -> Z v    BUF_X4     0.307   9.424    2.204  
      RESULTS_CONV_INST/FE_OFCC444_n_1678  -             BUF_X16    0.000   9.424    2.204  
      RESULTS_CONV_INST/FE_OFCC444_n_1678  A v -> Z v    BUF_X16    0.360   9.785    2.564  
      RESULTS_CONV_INST/p10293A29156       -             NOR2_X1    0.000   9.785    2.565  
      RESULTS_CONV_INST/p10293A29156       A2 v -> ZN ^  NOR2_X1    0.618   10.404   3.183  
      RESULTS_CONV_INST/p10275A            -             AND3_X2    0.000   10.404   3.183  
      RESULTS_CONV_INST/p10275A            A1 ^ -> ZN ^  AND3_X2    1.762   12.165   4.945  
      RESULTS_CONV_INST/p10278A            -             INV_X4     0.004   12.169   4.948  
      RESULTS_CONV_INST/p10278A            A ^ -> ZN v   INV_X4     1.283   13.452   6.231  
      RESULTS_CONV_INST/p10569A29063       -             OAI221_X1  0.000   13.452   6.232  
      RESULTS_CONV_INST/p10569A29063       C1 v -> ZN ^  OAI221_X1  1.396   14.848   7.628  
      RESULTS_CONV_INST/low_mag_reg[2]     -             SDFFR_X2   0.000   14.848   7.628  
      ---------------------------------------------------------------------------------------
Path 377: VIOLATED Setup Check with Pin RESULTS_CONV_INST/low_mag_reg[15]/CK 
Endpoint:   RESULTS_CONV_INST/low_mag_reg[15]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[2]/Q    (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.249
- Setup                         1.232
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.618
- Arrival Time                 14.827
= Slack Time                   -7.210
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      ---------------------------------------------------------------------------------------
      Instance                             Arc           Cell       Retime  Arrival  Required  
                                                                    Delay   Time     Time  
      ---------------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[2]       CK ^          -          -       5.321    -1.888  
      RESULTS_CONV_INST/state_reg[2]       CK ^ -> Q ^   SDFFR_X2   1.580   6.902    -0.308  
      RESULTS_CONV_INST/p9705A29610        -             INV_X1     0.000   6.902    -0.308  
      RESULTS_CONV_INST/p9705A29610        A ^ -> ZN v   INV_X1     0.228   7.130    -0.080  
      RESULTS_CONV_INST/p9641A29418        -             NAND2_X1   0.000   7.130    -0.080  
      RESULTS_CONV_INST/p9641A29418        A2 v -> ZN ^  NAND2_X1   0.634   7.764    0.554  
      RESULTS_CONV_INST/p9642A29304        -             OR2_X2     0.000   7.764    0.554  
      RESULTS_CONV_INST/p9642A29304        A2 ^ -> ZN ^  OR2_X2     0.443   8.207    0.997  
      RESULTS_CONV_INST/FE_OFCC443_n_1226  -             BUF_X16    0.000   8.207    0.997  
      RESULTS_CONV_INST/FE_OFCC443_n_1226  A ^ -> Z ^    BUF_X16    0.604   8.810    1.600  
      RESULTS_CONV_INST/p9630A             -             NOR2_X2    0.000   8.811    1.601  
      RESULTS_CONV_INST/p9630A             A2 ^ -> ZN v  NOR2_X2    0.307   9.117    1.907  
      RESULTS_CONV_INST/FE_OFCC419_n_1678  -             BUF_X4     0.000   9.117    1.907  
      RESULTS_CONV_INST/FE_OFCC419_n_1678  A v -> Z v    BUF_X4     0.307   9.424    2.214  
      RESULTS_CONV_INST/FE_OFCC444_n_1678  -             BUF_X16    0.000   9.424    2.214  
      RESULTS_CONV_INST/FE_OFCC444_n_1678  A v -> Z v    BUF_X16    0.360   9.785    2.575  
      RESULTS_CONV_INST/p10293A29156       -             NOR2_X1    0.000   9.785    2.575  
      RESULTS_CONV_INST/p10293A29156       A2 v -> ZN ^  NOR2_X1    0.618   10.404   3.194  
      RESULTS_CONV_INST/p10275A            -             AND3_X2    0.000   10.404   3.194  
      RESULTS_CONV_INST/p10275A            A1 ^ -> ZN ^  AND3_X2    1.762   12.165   4.955  
      RESULTS_CONV_INST/p10278A            -             INV_X4     0.004   12.169   4.959  
      RESULTS_CONV_INST/p10278A            A ^ -> ZN v   INV_X4     1.283   13.452   6.242  
      RESULTS_CONV_INST/p10569A29062       -             OAI221_X1  0.002   13.454   6.244  
      RESULTS_CONV_INST/p10569A29062       C1 v -> ZN ^  OAI221_X1  1.374   14.827   7.618  
      RESULTS_CONV_INST/low_mag_reg[15]    -             SDFFR_X2   0.000   14.827   7.618  
      ---------------------------------------------------------------------------------------
Path 378: VIOLATED Setup Check with Pin RAM_256x16_TEST_INST/RAM_256x16_INST/CLK 
Endpoint:   RAM_256x16_TEST_INST/RAM_256x16_INST/A[3] (^) checked with  leading edge of 'm_dsram_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[0]/Q    (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_dsram_clk}
Retime Analysis { GBA }
Other End Arrival Time          2.792
- Setup                        -0.354
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 6.745
- Arrival Time                 13.908
= Slack Time                   -7.162
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.313
     = Beginpoint Arrival Time       5.313
      -------------------------------------------------------------------------------------------------------------
      Instance                                                 Arc           Cell         Retime  Arrival  Required  
                                                                                          Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[0]                     CK ^          -            -       5.313    -1.849  
      TDSP_CORE_INST/DECODE_INST/ir_reg[0]                     CK ^ -> Q ^   SDFFR_X1     1.449   6.762    -0.400  
      TDSP_CORE_INST/DECODE_INST/FE_RC_1303_0                  -             BUF_X8       0.000   6.762    -0.400  
      TDSP_CORE_INST/DECODE_INST/FE_RC_1303_0                  A ^ -> Z ^    BUF_X8       1.527   8.289    1.126  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp0393A               -             INV_X4       0.006   8.295    1.132  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp0393A               A ^ -> ZN v   INV_X4       0.256   8.550    1.388  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A                -             OAI22_X1     0.000   8.550    1.388  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A                B2 v -> ZN ^  OAI22_X1     1.158   9.709    2.546  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A                -             NAND2_X1     0.000   9.709    2.547  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A                A2 ^ -> ZN v  NAND2_X1     0.562   10.271   3.109  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                -             NOR2_X4      0.000   10.271   3.109  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                A2 v -> ZN ^  NOR2_X4      0.705   10.976   3.814  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                -             NAND2_X4     0.000   10.976   3.814  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                A1 ^ -> ZN v  NAND2_X4     0.364   11.340   4.178  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 -             XNOR2_X1     0.000   11.340   4.178  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 A v -> ZN ^   XNOR2_X1     0.851   12.191   5.028  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  -             BUF_X32      0.000   12.191   5.028  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  A ^ -> Z ^    BUF_X32      0.629   12.819   5.657  
      DATA_SAMPLE_MUX_INST/p8708A                              -             MUX2_X2      0.012   12.832   5.670  
      DATA_SAMPLE_MUX_INST/p8708A                              B ^ -> Z ^    MUX2_X2      0.390   13.222   6.059  
      FE_OFC107_n_78                                           -             BUF_X16      0.000   13.222   6.059  
      FE_OFC107_n_78                                           A ^ -> Z ^    BUF_X16      0.485   13.707   6.545  
      RAM_256x16_TEST_INST/RAM_256x16_INST                     -             ram_256x16A  0.201   13.908   6.745  
      -------------------------------------------------------------------------------------------------------------
Path 379: VIOLATED Setup Check with Pin RAM_128x16_TEST_INST/RAM_128x16_INST/CLK 
Endpoint:   RAM_128x16_TEST_INST/RAM_128x16_INST/A[2] (^) checked with  leading edge of 'm_ram_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[0]/Q    (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_ram_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.414
- Setup                        -0.355
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.369
- Arrival Time                 14.357
= Slack Time                   -6.989
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.313
     = Beginpoint Arrival Time       5.313
      --------------------------------------------------------------------------------------------------------------
      Instance                                                  Arc           Cell         Retime  Arrival  Required  
                                                                                           Delay   Time     Time  
      --------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[0]                      CK ^          -            -       5.313    -1.676  
      TDSP_CORE_INST/DECODE_INST/ir_reg[0]                      CK ^ -> Q ^   SDFFR_X1     1.449   6.762    -0.226  
      TDSP_CORE_INST/DECODE_INST/FE_RC_1303_0                   -             BUF_X8       0.000   6.762    -0.226  
      TDSP_CORE_INST/DECODE_INST/FE_RC_1303_0                   A ^ -> Z ^    BUF_X8       1.527   8.289    1.300  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp0393A                -             INV_X4       0.006   8.295    1.306  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp0393A                A ^ -> ZN v   INV_X4       0.256   8.550    1.562  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A                 -             OAI22_X1     0.000   8.550    1.562  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A                 B2 v -> ZN ^  OAI22_X1     1.158   9.709    2.720  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A                 -             NAND2_X1     0.000   9.709    2.720  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A                 A2 ^ -> ZN v  NAND2_X1     0.562   10.271   3.282  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                 -             NOR2_X4      0.000   10.271   3.282  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                 A2 v -> ZN ^  NOR2_X4      0.705   10.976   3.988  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6324                  -             XOR2_X2      0.000   10.976   3.988  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6324                  A ^ -> Z ^    XOR2_X2      0.695   11.671   4.682  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC424_t_addrs_2_  -             BUF_X4       0.000   11.671   4.682  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC424_t_addrs_2_  A ^ -> Z ^    BUF_X4       0.306   11.977   4.988  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC451_t_addrs_2_  -             BUF_X16      0.000   11.977   4.988  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC451_t_addrs_2_  A ^ -> Z ^    BUF_X16      1.295   13.272   6.283  
      RAM_128x16_TEST_INST/FE_OFC111_t_addrs_2_                 -             BUF_X16      0.010   13.282   6.294  
      RAM_128x16_TEST_INST/FE_OFC111_t_addrs_2_                 A ^ -> Z ^    BUF_X16      0.858   14.141   7.152  
      RAM_128x16_TEST_INST/RAM_128x16_INST                      -             ram_256x16A  0.217   14.357   7.369  
      --------------------------------------------------------------------------------------------------------------
Path 380: VIOLATED Setup Check with Pin TDSP_CORE_INST/DECODE_INST/go_data_reg/CK 
Endpoint:   TDSP_CORE_INST/DECODE_INST/go_data_reg/D   (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/decode_reg[8]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.254
- Setup                         1.159
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.695
- Arrival Time                 14.638
= Slack Time                   -6.943
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      --------------------------------------------------------------------------------------------------
      Instance                                        Arc           Cell       Retime  Arrival  Required  
                                                                               Delay   Time     Time  
      --------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/decode_reg[8]        CK ^          -          -       5.281    -1.662  
      TDSP_CORE_INST/DECODE_INST/decode_reg[8]        CK ^ -> Q ^   SDFFS_X2   0.662   5.943    -1.000  
      TDSP_CORE_INST/DECODE_INST/FE_OFC194_decode_8_  -             BUF_X4     0.000   5.943    -1.000  
      TDSP_CORE_INST/DECODE_INST/FE_OFC194_decode_8_  A ^ -> Z ^    BUF_X4     2.693   8.636    1.693  
      TDSP_CORE_INST/DECODE_INST/p8076A               -             NOR2_X1    0.000   8.636    1.693  
      TDSP_CORE_INST/DECODE_INST/p8076A               A1 ^ -> ZN v  NOR2_X1    1.036   9.672    2.729  
      TDSP_CORE_INST/DECODE_INST/p7831A               -             NOR2_X2    0.000   9.672    2.729  
      TDSP_CORE_INST/DECODE_INST/p7831A               A1 v -> ZN ^  NOR2_X2    1.279   10.951   4.008  
      TDSP_CORE_INST/DECODE_INST/p7864A               -             AOI21_X1   0.000   10.951   4.008  
      TDSP_CORE_INST/DECODE_INST/p7864A               B1 ^ -> ZN v  AOI21_X1   0.600   11.551   4.608  
      TDSP_CORE_INST/DECODE_INST/p7917A               -             OAI211_X1  0.000   11.551   4.608  
      TDSP_CORE_INST/DECODE_INST/p7917A               C1 v -> ZN ^  OAI211_X1  0.721   12.273   5.330  
      TDSP_CORE_INST/DECODE_INST/p7873A               -             OAI211_X1  0.000   12.273   5.330  
      TDSP_CORE_INST/DECODE_INST/p7873A               B ^ -> ZN v   OAI211_X1  0.504   12.776   5.833  
      TDSP_CORE_INST/DECODE_INST/p7843A               -             NOR2_X1    0.000   12.776   5.833  
      TDSP_CORE_INST/DECODE_INST/p7843A               A1 v -> ZN ^  NOR2_X1    0.833   13.610   6.667  
      TDSP_CORE_INST/DECODE_INST/p7803A               -             AOI21_X1   0.000   13.610   6.667  
      TDSP_CORE_INST/DECODE_INST/p7803A               A ^ -> ZN v   AOI21_X1   0.343   13.953   7.010  
      TDSP_CORE_INST/DECODE_INST/p7603A               -             OAI211_X1  0.000   13.953   7.010  
      TDSP_CORE_INST/DECODE_INST/p7603A               A v -> ZN ^   OAI211_X1  0.685   14.638   7.695  
      TDSP_CORE_INST/DECODE_INST/go_data_reg          -             SDFFR_X2   0.000   14.638   7.695  
      --------------------------------------------------------------------------------------------------
Path 381: VIOLATED Setup Check with Pin RAM_128x16_TEST_INST/RAM_128x16_INST/CLK 
Endpoint:   RAM_128x16_TEST_INST/RAM_128x16_INST/A[5] (^) checked with  leading edge of 'm_ram_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[0]/Q    (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_ram_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.414
- Setup                        -0.357
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.371
- Arrival Time                 14.281
= Slack Time                   -6.911
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.313
     = Beginpoint Arrival Time       5.313
      -------------------------------------------------------------------------------------------------------------
      Instance                                                 Arc           Cell         Retime  Arrival  Required  
                                                                                          Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[0]                     CK ^          -            -       5.313    -1.598  
      TDSP_CORE_INST/DECODE_INST/ir_reg[0]                     CK ^ -> Q ^   SDFFR_X1     1.449   6.762    -0.149  
      TDSP_CORE_INST/DECODE_INST/FE_RC_1303_0                  -             BUF_X8       0.000   6.762    -0.149  
      TDSP_CORE_INST/DECODE_INST/FE_RC_1303_0                  A ^ -> Z ^    BUF_X8       1.527   8.289    1.378  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp0393A               -             INV_X4       0.006   8.295    1.384  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp0393A               A ^ -> ZN v   INV_X4       0.256   8.550    1.640  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A                -             OAI22_X1     0.000   8.550    1.640  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A                B2 v -> ZN ^  OAI22_X1     1.158   9.709    2.798  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A                -             NAND2_X1     0.000   9.709    2.798  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A                A2 ^ -> ZN v  NAND2_X1     0.562   10.271   3.360  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                -             NOR2_X4      0.000   10.271   3.360  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                A2 v -> ZN ^  NOR2_X4      0.705   10.976   4.066  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                -             NAND2_X4     0.000   10.976   4.066  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                A1 ^ -> ZN v  NAND2_X4     0.364   11.340   4.429  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A                -             NOR2_X1      0.000   11.340   4.429  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5950A                A2 v -> ZN ^  NOR2_X1      0.769   12.109   5.198  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A                -             NAND2_X1     0.000   12.109   5.198  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6353A                A1 ^ -> ZN v  NAND2_X1     0.467   12.575   5.665  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6321                 -             XOR2_X2      0.000   12.575   5.665  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6321                 A v -> Z ^    XOR2_X2      0.612   13.188   6.277  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC104_t_addrs_5_  -             BUF_X32      0.000   13.188   6.277  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC104_t_addrs_5_  A ^ -> Z ^    BUF_X32      0.865   14.052   7.142  
      RAM_128x16_TEST_INST/RAM_128x16_INST                     -             ram_256x16A  0.229   14.281   7.371  
      -------------------------------------------------------------------------------------------------------------
Path 382: VIOLATED Setup Check with Pin TDSP_CORE_INST/DECODE_INST/read_data_reg/CK 
Endpoint:   TDSP_CORE_INST/DECODE_INST/read_data_reg/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/decode_reg[8]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.254
- Setup                         0.943
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.911
- Arrival Time                 14.811
= Slack Time                   -6.901
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      --------------------------------------------------------------------------------------------------
      Instance                                        Arc           Cell       Retime  Arrival  Required  
                                                                               Delay   Time     Time  
      --------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/decode_reg[8]        CK ^          -          -       5.281    -1.620  
      TDSP_CORE_INST/DECODE_INST/decode_reg[8]        CK ^ -> Q ^   SDFFS_X2   0.662   5.943    -0.957  
      TDSP_CORE_INST/DECODE_INST/FE_OFC194_decode_8_  -             BUF_X4     0.000   5.943    -0.957  
      TDSP_CORE_INST/DECODE_INST/FE_OFC194_decode_8_  A ^ -> Z ^    BUF_X4     2.693   8.636    1.735  
      TDSP_CORE_INST/DECODE_INST/p8076A               -             NOR2_X1    0.000   8.636    1.735  
      TDSP_CORE_INST/DECODE_INST/p8076A               A1 ^ -> ZN v  NOR2_X1    1.036   9.672    2.771  
      TDSP_CORE_INST/DECODE_INST/p7831A               -             NOR2_X2    0.000   9.672    2.771  
      TDSP_CORE_INST/DECODE_INST/p7831A               A1 v -> ZN ^  NOR2_X2    1.279   10.951   4.050  
      TDSP_CORE_INST/DECODE_INST/p7864A               -             AOI21_X1   0.000   10.951   4.050  
      TDSP_CORE_INST/DECODE_INST/p7864A               B1 ^ -> ZN v  AOI21_X1   0.600   11.551   4.651  
      TDSP_CORE_INST/DECODE_INST/p7947A               -             AND2_X2    0.000   11.551   4.651  
      TDSP_CORE_INST/DECODE_INST/p7947A               A1 v -> ZN v  AND2_X2    0.580   12.131   5.230  
      TDSP_CORE_INST/DECODE_INST/p7565A               -             AOI22_X1   0.000   12.131   5.230  
      TDSP_CORE_INST/DECODE_INST/p7565A               A2 v -> ZN ^  AOI22_X1   0.503   12.633   5.733  
      TDSP_CORE_INST/DECODE_INST/p7524A               -             OAI221_X2  0.000   12.633   5.733  
      TDSP_CORE_INST/DECODE_INST/p7524A               A ^ -> ZN v   OAI221_X2  0.564   13.198   6.297  
      TDSP_CORE_INST/DECODE_INST/p7500A               -             OAI221_X2  0.000   13.198   6.297  
      TDSP_CORE_INST/DECODE_INST/p7500A               B2 v -> ZN ^  OAI221_X2  0.949   14.147   7.246  
      TDSP_CORE_INST/DECODE_INST/p7368A               -             OR2_X2     0.000   14.147   7.246  
      TDSP_CORE_INST/DECODE_INST/p7368A               A2 ^ -> ZN ^  OR2_X2     0.665   14.811   7.911  
      TDSP_CORE_INST/DECODE_INST/read_data_reg        -             SDFFR_X2   0.000   14.811   7.911  
      --------------------------------------------------------------------------------------------------
Path 383: VIOLATED Setup Check with Pin RAM_256x16_TEST_INST/RAM_256x16_INST/CLK 
Endpoint:   RAM_256x16_TEST_INST/RAM_256x16_INST/A[0] (^) checked with  leading edge of 'm_dsram_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q     (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_dsram_clk}
Retime Analysis { GBA }
Other End Arrival Time          2.792
- Setup                        -0.354
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 6.745
- Arrival Time                 13.327
= Slack Time                   -6.582
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      --------------------------------------------------------------------------------------------------------------
      Instance                                                  Arc           Cell         Retime  Arrival  Required  
                                                                                           Delay   Time     Time  
      --------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                       CK ^          -            -       5.218    -1.364  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                       CK ^ -> Q ^   SDFFR_X2     1.914   7.132    0.550  
      TDSP_CORE_INST/FE_OFC180_arp                              -             BUF_X32      0.000   7.132    0.550  
      TDSP_CORE_INST/FE_OFC180_arp                              A ^ -> Z ^    BUF_X32      0.915   8.046    1.464  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp3747A                -             INV_X32      0.006   8.052    1.470  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp3747A                A ^ -> ZN v   INV_X32      0.339   8.391    1.809  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A                 -             AOI22_X4     0.002   8.394    1.812  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A                 A2 v -> ZN ^  AOI22_X4     1.276   9.670    3.088  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A                 -             OAI22_X1     0.000   9.670    3.088  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A                 A1 ^ -> ZN v  OAI22_X1     0.466   10.136   3.555  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5164D                 -             MUX2_X1      0.000   10.137   3.555  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5164D                 S v -> Z ^    MUX2_X1      0.622   10.759   4.177  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC99_t_addrs_0_    -             BUF_X4       0.000   10.759   4.177  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC99_t_addrs_0_    A ^ -> Z ^    BUF_X4       0.199   10.958   4.376  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC453_t_addrs_0_  -             BUF_X16      0.000   10.958   4.376  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC453_t_addrs_0_  A ^ -> Z ^    BUF_X16      1.074   12.031   5.450  
      DATA_SAMPLE_MUX_INST/p8985A483                            -             MUX2_X2      0.015   12.046   5.464  
      DATA_SAMPLE_MUX_INST/p8985A483                            B ^ -> Z ^    MUX2_X2      0.576   12.622   6.040  
      FE_OFC97_n_98                                             -             BUF_X16      0.000   12.622   6.040  
      FE_OFC97_n_98                                             A ^ -> Z ^    BUF_X16      0.503   13.125   6.543  
      RAM_256x16_TEST_INST/RAM_256x16_INST                      -             ram_256x16A  0.202   13.327   6.745  
      --------------------------------------------------------------------------------------------------------------
Path 384: VIOLATED Setup Check with Pin ROM_512x16_0_INST/CLK 
Endpoint:   ROM_512x16_0_INST/A[1]                   (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/pc_acc_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          1.313
- Setup                         0.338
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 4.575
- Arrival Time                 11.141
= Slack Time                   -6.566
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.297
     = Beginpoint Arrival Time       5.297
      -----------------------------------------------------------------------------------------------------------------------
      Instance                                                            Arc          Cell         Retime  Arrival  Required  
                                                                                                    Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/pc_acc_reg                              CK ^         -            -       5.297    -1.268  
      TDSP_CORE_INST/EXECUTE_INST/pc_acc_reg                              CK ^ -> Q ^  SDFFR_X2     1.418   6.715    0.150  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFC176_pc_acc                        -            BUF_X4       0.000   6.715    0.150  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFC176_pc_acc                        A ^ -> Z ^   BUF_X4       1.935   8.650    2.084  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6472A6173                       -            MUX2_X1      0.003   8.653    2.087  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6472A6173                       S ^ -> Z ^   MUX2_X1      0.957   9.610    3.044  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_SIG_C675_FE_OFN65_p_addrs_1_  -            BUF_X16      0.000   9.610    3.044  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_SIG_C675_FE_OFN65_p_addrs_1_  A ^ -> Z ^   BUF_X16      0.403   10.014   3.448  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC395_p_addrs_1_             -            BUF_X32      0.002   10.015   3.449  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC395_p_addrs_1_             A ^ -> Z ^   BUF_X32      0.837   10.852   4.286  
      ROM_512x16_0_INST                                                   -            rom_512x16A  0.289   11.141   4.575  
      -----------------------------------------------------------------------------------------------------------------------
Path 385: VIOLATED Setup Check with Pin TDSP_CORE_INST/DECODE_INST/read_prog_reg/CK 
Endpoint:   TDSP_CORE_INST/DECODE_INST/read_prog_reg/D     (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.254
- Setup                         1.303
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.551
- Arrival Time                 14.116
= Slack Time                   -6.565
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      ------------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell       Retime  Arrival  Required  
                                                                                   Delay   Time     Time  
      ------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -          -       5.286    -1.279  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1   1.427   6.713    0.148  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4     0.000   6.713    0.148  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4     1.542   8.255    1.690  
      TDSP_CORE_INST/DECODE_INST/p10910A                  -             NAND2_X2   0.002   8.257    1.691  
      TDSP_CORE_INST/DECODE_INST/p10910A                  A2 ^ -> ZN v  NAND2_X2   1.495   9.752    3.187  
      TDSP_CORE_INST/DECODE_INST/p11675A                  -             INV_X16    0.000   9.752    3.187  
      TDSP_CORE_INST/DECODE_INST/p11675A                  A v -> ZN ^   INV_X16    2.002   11.754   5.188  
      TDSP_CORE_INST/DECODE_INST/p12046A                  -             NAND2_X1   0.005   11.758   5.193  
      TDSP_CORE_INST/DECODE_INST/p12046A                  A2 ^ -> ZN v  NAND2_X1   0.777   12.535   5.970  
      TDSP_CORE_INST/DECODE_INST/p12044A                  -             OAI211_X1  0.000   12.535   5.970  
      TDSP_CORE_INST/DECODE_INST/p12044A                  A v -> ZN ^   OAI211_X1  1.580   14.115   7.550  
      TDSP_CORE_INST/DECODE_INST/read_prog_reg            -             SDFFR_X2   0.001   14.116   7.551  
      ------------------------------------------------------------------------------------------------------
Path 386: VIOLATED Setup Check with Pin DMA_INST/a_reg[5]/CK 
Endpoint:   DMA_INST/a_reg[5]/D             (^) checked with  leading edge of 'm_clk'
Beginpoint: DMA_INST/present_state_reg[2]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.286
- Setup                         1.139
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.747
- Arrival Time                 14.283
= Slack Time                   -6.537
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.408
     = Beginpoint Arrival Time       5.408
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell      Retime  Arrival  Required  
                                                             Delay   Time     Time  
      --------------------------------------------------------------------------------
      DMA_INST/present_state_reg[2]  CK ^          -         -       5.408    -1.129  
      DMA_INST/present_state_reg[2]  CK ^ -> Q ^   SDFFR_X2  1.891   7.299    0.762  
      DMA_INST/Fp5464A               -             INV_X2    0.000   7.299    0.762  
      DMA_INST/Fp5464A               A ^ -> ZN v   INV_X2    0.621   7.921    1.384  
      DMA_INST/p5496A                -             OR2_X1    0.000   7.921    1.384  
      DMA_INST/p5496A                A1 v -> ZN v  OR2_X1    0.742   8.662    2.125  
      DMA_INST/p8929D                -             NOR3_X1   0.000   8.662    2.126  
      DMA_INST/p8929D                A1 v -> ZN ^  NOR3_X1   0.538   9.201    2.664  
      DMA_INST/FE_OFCC296_n_41       -             BUF_X4    0.000   9.201    2.664  
      DMA_INST/FE_OFCC296_n_41       A ^ -> Z ^    BUF_X4    0.770   9.971    3.434  
      DMA_INST/p8929A                -             NAND2_X1  0.000   9.971    3.434  
      DMA_INST/p8929A                A1 ^ -> ZN v  NAND2_X1  0.512   10.483   3.946  
      DMA_INST/p8931A                -             NOR2_X1   0.000   10.483   3.946  
      DMA_INST/p8931A                A2 v -> ZN ^  NOR2_X1   0.820   11.303   4.766  
      DMA_INST/p8913A                -             NAND2_X1  0.000   11.303   4.766  
      DMA_INST/p8913A                A1 ^ -> ZN v  NAND2_X1  0.618   11.921   5.384  
      DMA_INST/p8912A                -             NOR2_X1   0.000   11.921   5.384  
      DMA_INST/p8912A                A2 v -> ZN ^  NOR2_X1   0.869   12.790   6.253  
      DMA_INST/p8895A                -             NAND2_X1  0.000   12.790   6.253  
      DMA_INST/p8895A                A1 ^ -> ZN v  NAND2_X1  0.486   13.276   6.739  
      DMA_INST/p9394A                -             OAI21_X1  0.000   13.276   6.739  
      DMA_INST/p9394A                B1 v -> ZN ^  OAI21_X1  1.007   14.283   7.747  
      DMA_INST/a_reg[5]              -             SDFFR_X2  0.000   14.283   7.747  
      --------------------------------------------------------------------------------
Path 387: VIOLATED Setup Check with Pin RESULTS_CONV_INST/low_reg[1]/CK 
Endpoint:   RESULTS_CONV_INST/low_reg[1]/D   (^) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[2]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.114
- Setup                         1.211
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.503
- Arrival Time                 13.965
= Slack Time                   -6.462
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      --------------------------------------------------------------------------------------
      Instance                             Arc           Cell      Retime  Arrival  Required  
                                                                   Delay   Time     Time  
      --------------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[2]       CK ^          -         -       5.321    -1.140  
      RESULTS_CONV_INST/state_reg[2]       CK ^ -> Q ^   SDFFR_X2  1.580   6.902    0.440  
      RESULTS_CONV_INST/p9705A29610        -             INV_X1    0.000   6.902    0.440  
      RESULTS_CONV_INST/p9705A29610        A ^ -> ZN v   INV_X1    0.228   7.130    0.668  
      RESULTS_CONV_INST/p9641A29418        -             NAND2_X1  0.000   7.130    0.668  
      RESULTS_CONV_INST/p9641A29418        A2 v -> ZN ^  NAND2_X1  0.634   7.764    1.302  
      RESULTS_CONV_INST/p9642A29304        -             OR2_X2    0.000   7.764    1.302  
      RESULTS_CONV_INST/p9642A29304        A2 ^ -> ZN ^  OR2_X2    0.443   8.207    1.745  
      RESULTS_CONV_INST/FE_OFCC443_n_1226  -             BUF_X16   0.000   8.207    1.745  
      RESULTS_CONV_INST/FE_OFCC443_n_1226  A ^ -> Z ^    BUF_X16   0.604   8.810    2.348  
      RESULTS_CONV_INST/p9630A             -             NOR2_X2   0.000   8.811    2.349  
      RESULTS_CONV_INST/p9630A             A2 ^ -> ZN v  NOR2_X2   0.307   9.117    2.655  
      RESULTS_CONV_INST/FE_OFCC419_n_1678  -             BUF_X4    0.000   9.117    2.655  
      RESULTS_CONV_INST/FE_OFCC419_n_1678  A v -> Z v    BUF_X4    0.307   9.424    2.962  
      RESULTS_CONV_INST/FE_OFCC444_n_1678  -             BUF_X16   0.000   9.424    2.962  
      RESULTS_CONV_INST/FE_OFCC444_n_1678  A v -> Z v    BUF_X16   0.360   9.785    3.323  
      RESULTS_CONV_INST/p10293A29156       -             NOR2_X1   0.000   9.785    3.323  
      RESULTS_CONV_INST/p10293A29156       A2 v -> ZN ^  NOR2_X1   0.618   10.404   3.942  
      RESULTS_CONV_INST/p10275A            -             AND3_X2   0.000   10.404   3.942  
      RESULTS_CONV_INST/p10275A            A1 ^ -> ZN ^  AND3_X2   1.762   12.165   5.703  
      RESULTS_CONV_INST/p10661A29093       -             NAND2_X1  0.000   12.165   5.703  
      RESULTS_CONV_INST/p10661A29093       A1 ^ -> ZN v  NAND2_X1  0.587   12.753   6.291  
      RESULTS_CONV_INST/p10744A            -             OAI21_X1  0.000   12.753   6.291  
      RESULTS_CONV_INST/p10744A            B1 v -> ZN ^  OAI21_X1  1.212   13.965   7.503  
      RESULTS_CONV_INST/low_reg[1]         -             SDFFR_X1  0.000   13.965   7.503  
      --------------------------------------------------------------------------------------
Path 388: VIOLATED Setup Check with Pin RESULTS_CONV_INST/low_reg[2]/CK 
Endpoint:   RESULTS_CONV_INST/low_reg[2]/D   (^) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[2]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.114
- Setup                         1.187
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.527
- Arrival Time                 13.976
= Slack Time                   -6.449
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      --------------------------------------------------------------------------------------
      Instance                             Arc           Cell      Retime  Arrival  Required  
                                                                   Delay   Time     Time  
      --------------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[2]       CK ^          -         -       5.321    -1.127  
      RESULTS_CONV_INST/state_reg[2]       CK ^ -> Q ^   SDFFR_X2  1.580   6.902    0.453  
      RESULTS_CONV_INST/p9705A29610        -             INV_X1    0.000   6.902    0.453  
      RESULTS_CONV_INST/p9705A29610        A ^ -> ZN v   INV_X1    0.228   7.130    0.681  
      RESULTS_CONV_INST/p9641A29418        -             NAND2_X1  0.000   7.130    0.681  
      RESULTS_CONV_INST/p9641A29418        A2 v -> ZN ^  NAND2_X1  0.634   7.764    1.315  
      RESULTS_CONV_INST/p9642A29304        -             OR2_X2    0.000   7.764    1.315  
      RESULTS_CONV_INST/p9642A29304        A2 ^ -> ZN ^  OR2_X2    0.443   8.207    1.758  
      RESULTS_CONV_INST/FE_OFCC443_n_1226  -             BUF_X16   0.000   8.207    1.758  
      RESULTS_CONV_INST/FE_OFCC443_n_1226  A ^ -> Z ^    BUF_X16   0.604   8.810    2.362  
      RESULTS_CONV_INST/p9630A             -             NOR2_X2   0.000   8.811    2.362  
      RESULTS_CONV_INST/p9630A             A2 ^ -> ZN v  NOR2_X2   0.307   9.117    2.668  
      RESULTS_CONV_INST/FE_OFCC419_n_1678  -             BUF_X4    0.000   9.117    2.668  
      RESULTS_CONV_INST/FE_OFCC419_n_1678  A v -> Z v    BUF_X4    0.307   9.424    2.975  
      RESULTS_CONV_INST/FE_OFCC444_n_1678  -             BUF_X16   0.000   9.424    2.975  
      RESULTS_CONV_INST/FE_OFCC444_n_1678  A v -> Z v    BUF_X16   0.360   9.785    3.336  
      RESULTS_CONV_INST/p10293A29156       -             NOR2_X1   0.000   9.785    3.336  
      RESULTS_CONV_INST/p10293A29156       A2 v -> ZN ^  NOR2_X1   0.618   10.404   3.955  
      RESULTS_CONV_INST/p10275A            -             AND3_X2   0.000   10.404   3.955  
      RESULTS_CONV_INST/p10275A            A1 ^ -> ZN ^  AND3_X2   1.762   12.165   5.716  
      RESULTS_CONV_INST/p10661A29093       -             NAND2_X1  0.000   12.165   5.716  
      RESULTS_CONV_INST/p10661A29093       A1 ^ -> ZN v  NAND2_X1  0.587   12.753   6.304  
      RESULTS_CONV_INST/p10780A            -             OAI21_X1  0.000   12.753   6.304  
      RESULTS_CONV_INST/p10780A            B1 v -> ZN ^  OAI21_X1  1.223   13.976   7.527  
      RESULTS_CONV_INST/low_reg[2]         -             SDFFR_X2  0.000   13.976   7.527  
      --------------------------------------------------------------------------------------
Path 389: VIOLATED Setup Check with Pin TDSP_CORE_INST/DECODE_INST/two_cycle_reg/CK 
Endpoint:   TDSP_CORE_INST/DECODE_INST/two_cycle_reg/D     (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.254
- Setup                         1.165
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.688
- Arrival Time                 14.135
= Slack Time                   -6.446
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      ------------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell       Retime  Arrival  Required  
                                                                                   Delay   Time     Time  
      ------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -          -       5.286    -1.160  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1   1.427   6.713    0.267  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4     0.000   6.713    0.267  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4     1.542   8.255    1.809  
      TDSP_CORE_INST/DECODE_INST/p10910A                  -             NAND2_X2   0.002   8.257    1.810  
      TDSP_CORE_INST/DECODE_INST/p10910A                  A2 ^ -> ZN v  NAND2_X2   1.495   9.752    3.305  
      TDSP_CORE_INST/DECODE_INST/p10897A                  -             OR2_X1     0.001   9.753    3.307  
      TDSP_CORE_INST/DECODE_INST/p10897A                  A2 v -> ZN v  OR2_X1     1.104   10.857   4.411  
      TDSP_CORE_INST/DECODE_INST/p10902A                  -             NOR2_X1    0.000   10.857   4.411  
      TDSP_CORE_INST/DECODE_INST/p10902A                  A1 v -> ZN ^  NOR2_X1    0.845   11.703   5.256  
      TDSP_CORE_INST/DECODE_INST/p8752A                   -             AND2_X1    0.000   11.703   5.256  
      TDSP_CORE_INST/DECODE_INST/p8752A                   A1 ^ -> ZN ^  AND2_X1    0.707   12.410   5.964  
      TDSP_CORE_INST/DECODE_INST/p8117A                   -             OAI21_X2   0.000   12.410   5.964  
      TDSP_CORE_INST/DECODE_INST/p8117A                   A ^ -> ZN v   OAI21_X2   0.375   12.785   6.338  
      TDSP_CORE_INST/DECODE_INST/p8101A                   -             INV_X1     0.000   12.785   6.338  
      TDSP_CORE_INST/DECODE_INST/p8101A                   A v -> ZN ^   INV_X1     0.295   13.080   6.634  
      TDSP_CORE_INST/DECODE_INST/p8081A                   -             AOI221_X2  0.000   13.080   6.634  
      TDSP_CORE_INST/DECODE_INST/p8081A                   A ^ -> ZN v   AOI221_X2  0.220   13.300   6.853  
      TDSP_CORE_INST/DECODE_INST/p7945A                   -             OAI21_X1   0.000   13.300   6.853  
      TDSP_CORE_INST/DECODE_INST/p7945A                   A v -> ZN ^   OAI21_X1   0.835   14.135   7.688  
      TDSP_CORE_INST/DECODE_INST/two_cycle_reg            -             SDFFR_X2   0.000   14.135   7.688  
      ------------------------------------------------------------------------------------------------------
Path 390: VIOLATED Setup Check with Pin RESULTS_CONV_INST/low_reg[0]/CK 
Endpoint:   RESULTS_CONV_INST/low_reg[0]/D   (^) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[2]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.114
- Setup                         1.197
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.517
- Arrival Time                 13.922
= Slack Time                   -6.405
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      ---------------------------------------------------------------------------------------
      Instance                             Arc           Cell       Retime  Arrival  Required  
                                                                    Delay   Time     Time  
      ---------------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[2]       CK ^          -          -       5.321    -1.083  
      RESULTS_CONV_INST/state_reg[2]       CK ^ -> Q ^   SDFFR_X2   1.580   6.902    0.497  
      RESULTS_CONV_INST/p9705A29610        -             INV_X1     0.000   6.902    0.497  
      RESULTS_CONV_INST/p9705A29610        A ^ -> ZN v   INV_X1     0.228   7.130    0.725  
      RESULTS_CONV_INST/p9641A29418        -             NAND2_X1   0.000   7.130    0.725  
      RESULTS_CONV_INST/p9641A29418        A2 v -> ZN ^  NAND2_X1   0.634   7.764    1.359  
      RESULTS_CONV_INST/p9642A29304        -             OR2_X2     0.000   7.764    1.359  
      RESULTS_CONV_INST/p9642A29304        A2 ^ -> ZN ^  OR2_X2     0.443   8.207    1.802  
      RESULTS_CONV_INST/FE_OFCC443_n_1226  -             BUF_X16    0.000   8.207    1.802  
      RESULTS_CONV_INST/FE_OFCC443_n_1226  A ^ -> Z ^    BUF_X16    0.604   8.810    2.405  
      RESULTS_CONV_INST/p9630A             -             NOR2_X2    0.000   8.811    2.406  
      RESULTS_CONV_INST/p9630A             A2 ^ -> ZN v  NOR2_X2    0.307   9.117    2.712  
      RESULTS_CONV_INST/FE_OFCC419_n_1678  -             BUF_X4     0.000   9.117    2.712  
      RESULTS_CONV_INST/FE_OFCC419_n_1678  A v -> Z v    BUF_X4     0.307   9.424    3.019  
      RESULTS_CONV_INST/FE_OFCC444_n_1678  -             BUF_X16    0.000   9.424    3.019  
      RESULTS_CONV_INST/FE_OFCC444_n_1678  A v -> Z v    BUF_X16    0.360   9.785    3.380  
      RESULTS_CONV_INST/p10293A29156       -             NOR2_X1    0.000   9.785    3.380  
      RESULTS_CONV_INST/p10293A29156       A2 v -> ZN ^  NOR2_X1    0.618   10.404   3.999  
      RESULTS_CONV_INST/p10275A            -             AND3_X2    0.000   10.404   3.999  
      RESULTS_CONV_INST/p10275A            A1 ^ -> ZN ^  AND3_X2    1.762   12.165   5.760  
      RESULTS_CONV_INST/p10661A29093       -             NAND2_X1   0.000   12.165   5.760  
      RESULTS_CONV_INST/p10661A29093       A1 ^ -> ZN v  NAND2_X1   0.587   12.753   6.348  
      RESULTS_CONV_INST/p10661A            -             OAI211_X1  0.000   12.753   6.348  
      RESULTS_CONV_INST/p10661A            C1 v -> ZN ^  OAI211_X1  1.170   13.922   7.517  
      RESULTS_CONV_INST/low_reg[0]         -             SDFFR_X1   0.000   13.922   7.517  
      ---------------------------------------------------------------------------------------
Path 391: VIOLATED Setup Check with Pin RAM_128x16_TEST_INST/RAM_128x16_INST/CLK 
Endpoint:   RAM_128x16_TEST_INST/RAM_128x16_INST/A[3] (^) checked with  leading edge of 'm_ram_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[0]/Q    (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_ram_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.414
- Setup                        -0.353
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.367
- Arrival Time                 13.737
= Slack Time                   -6.371
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.313
     = Beginpoint Arrival Time       5.313
      -------------------------------------------------------------------------------------------------------------
      Instance                                                 Arc           Cell         Retime  Arrival  Required  
                                                                                          Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[0]                     CK ^          -            -       5.313    -1.058  
      TDSP_CORE_INST/DECODE_INST/ir_reg[0]                     CK ^ -> Q ^   SDFFR_X1     1.449   6.762    0.392  
      TDSP_CORE_INST/DECODE_INST/FE_RC_1303_0                  -             BUF_X8       0.000   6.762    0.392  
      TDSP_CORE_INST/DECODE_INST/FE_RC_1303_0                  A ^ -> Z ^    BUF_X8       1.527   8.289    1.918  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp0393A               -             INV_X4       0.006   8.295    1.924  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp0393A               A ^ -> ZN v   INV_X4       0.256   8.550    2.180  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A                -             OAI22_X1     0.000   8.550    2.180  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A                B2 v -> ZN ^  OAI22_X1     1.158   9.709    3.338  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A                -             NAND2_X1     0.000   9.709    3.338  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A                A2 ^ -> ZN v  NAND2_X1     0.562   10.271   3.900  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                -             NOR2_X4      0.000   10.271   3.900  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5484A                A2 v -> ZN ^  NOR2_X4      0.705   10.976   4.606  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                -             NAND2_X4     0.000   10.976   4.606  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5610A                A1 ^ -> ZN v  NAND2_X4     0.364   11.340   4.969  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 -             XNOR2_X1     0.000   11.340   4.969  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6257                 A v -> ZN ^   XNOR2_X1     0.851   12.191   5.820  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  -             BUF_X32      0.000   12.191   5.820  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC403_t_addrs_3_  A ^ -> Z ^    BUF_X32      0.629   12.819   6.449  
      FE_OFC108_t_addrs_3_                                     -             BUF_X32      0.003   12.823   6.452  
      FE_OFC108_t_addrs_3_                                     A ^ -> Z ^    BUF_X32      0.713   13.536   7.165  
      RAM_128x16_TEST_INST/RAM_128x16_INST                     -             ram_256x16A  0.201   13.737   7.367  
      -------------------------------------------------------------------------------------------------------------
Path 392: VIOLATED Setup Check with Pin DMA_INST/a_reg[4]/CK 
Endpoint:   DMA_INST/a_reg[4]/D             (^) checked with  leading edge of 'm_clk'
Beginpoint: DMA_INST/present_state_reg[2]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.286
- Setup                         1.192
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.694
- Arrival Time                 14.028
= Slack Time                   -6.333
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.408
     = Beginpoint Arrival Time       5.408
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell      Retime  Arrival  Required  
                                                             Delay   Time     Time  
      --------------------------------------------------------------------------------
      DMA_INST/present_state_reg[2]  CK ^          -         -       5.408    -0.925  
      DMA_INST/present_state_reg[2]  CK ^ -> Q ^   SDFFR_X2  1.891   7.299    0.966  
      DMA_INST/Fp5464A               -             INV_X2    0.000   7.299    0.966  
      DMA_INST/Fp5464A               A ^ -> ZN v   INV_X2    0.621   7.921    1.587  
      DMA_INST/p5496A                -             OR2_X1    0.000   7.921    1.587  
      DMA_INST/p5496A                A1 v -> ZN v  OR2_X1    0.742   8.662    2.329  
      DMA_INST/p8929D                -             NOR3_X1   0.000   8.662    2.329  
      DMA_INST/p8929D                A1 v -> ZN ^  NOR3_X1   0.538   9.201    2.868  
      DMA_INST/FE_OFCC296_n_41       -             BUF_X4    0.000   9.201    2.868  
      DMA_INST/FE_OFCC296_n_41       A ^ -> Z ^    BUF_X4    0.770   9.971    3.637  
      DMA_INST/p8929A                -             NAND2_X1  0.000   9.971    3.637  
      DMA_INST/p8929A                A1 ^ -> ZN v  NAND2_X1  0.512   10.483   4.150  
      DMA_INST/p8931A                -             NOR2_X1   0.000   10.483   4.150  
      DMA_INST/p8931A                A2 v -> ZN ^  NOR2_X1   0.820   11.303   4.969  
      DMA_INST/p8913A                -             NAND2_X1  0.000   11.303   4.969  
      DMA_INST/p8913A                A1 ^ -> ZN v  NAND2_X1  0.618   11.921   5.587  
      DMA_INST/p8912A                -             NOR2_X1   0.000   11.921   5.588  
      DMA_INST/p8912A                A2 v -> ZN ^  NOR2_X1   0.869   12.790   6.456  
      DMA_INST/g1185                 -             XOR2_X2   0.000   12.790   6.456  
      DMA_INST/g1185                 A ^ -> Z ^    XOR2_X2   1.238   14.028   7.694  
      DMA_INST/a_reg[4]              -             SDFFR_X2  0.000   14.028   7.694  
      --------------------------------------------------------------------------------
Path 393: VIOLATED Setup Check with Pin ROM_512x16_0_INST/CLK 
Endpoint:   ROM_512x16_0_INST/A[0]                   (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/pc_acc_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          1.313
- Setup                         0.000
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 4.912
- Arrival Time                 11.146
= Slack Time                   -6.234
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.297
     = Beginpoint Arrival Time       5.297
      -----------------------------------------------------------------------------------------------------------------------
      Instance                                                            Arc          Cell         Retime  Arrival  Required  
                                                                                                    Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/pc_acc_reg                              CK ^         -            -       5.297    -0.936  
      TDSP_CORE_INST/EXECUTE_INST/pc_acc_reg                              CK ^ -> Q ^  SDFFR_X2     1.418   6.715    0.481  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFC176_pc_acc                        -            BUF_X4       0.000   6.715    0.481  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFC176_pc_acc                        A ^ -> Z ^   BUF_X4       1.935   8.650    2.416  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6472A6174                       -            MUX2_X2      0.003   8.653    2.419  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6472A6174                       S ^ -> Z ^   MUX2_X2      0.957   9.610    3.376  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_SIG_C670_FE_OFN64_p_addrs_0_  -            BUF_X32      0.000   9.611    3.377  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_SIG_C670_FE_OFN64_p_addrs_0_  A ^ -> Z ^   BUF_X32      0.381   9.992    3.758  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC394_p_addrs_0_             -            BUF_X32      0.000   9.992    3.758  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC394_p_addrs_0_             A ^ -> Z ^   BUF_X32      0.380   10.372   4.138  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC465_p_addrs_0_            -            BUF_X32      0.006   10.378   4.144  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC465_p_addrs_0_            A ^ -> Z ^   BUF_X32      0.597   10.975   4.741  
      ROM_512x16_0_INST                                                   -            rom_512x16A  0.172   11.146   4.912  
      -----------------------------------------------------------------------------------------------------------------------
Path 394: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/dp_reg/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/dp_reg/D    (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[15]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.184
- Setup                         1.319
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.465
- Arrival Time                 13.634
= Slack Time                   -6.169
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      ----------------------------------------------------------------------------------------------
      Instance                                     Arc           Cell      Retime  Arrival  Required  
                                                                           Delay   Time     Time  
      ----------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[15]        CK ^          -         -       5.361    -0.808  
      TDSP_CORE_INST/DECODE_INST/ir_reg[15]        CK ^ -> Q v   SDFFR_X1  1.259   6.620    0.451  
      TDSP_CORE_INST/DECODE_INST/FE_OFC205_ir_15_  -             BUF_X16   0.000   6.620    0.451  
      TDSP_CORE_INST/DECODE_INST/FE_OFC205_ir_15_  A v -> Z v    BUF_X16   0.461   7.081    0.911  
      TDSP_CORE_INST/EXECUTE_INST/p6691A           -             INV_X2    0.002   7.083    0.914  
      TDSP_CORE_INST/EXECUTE_INST/p6691A           A v -> ZN ^   INV_X2    0.262   7.346    1.176  
      TDSP_CORE_INST/EXECUTE_INST/p5228A           -             NAND2_X1  0.000   7.346    1.176  
      TDSP_CORE_INST/EXECUTE_INST/p5228A           A1 ^ -> ZN v  NAND2_X1  0.329   7.675    1.505  
      TDSP_CORE_INST/EXECUTE_INST/p5226A           -             OR2_X2    0.000   7.675    1.505  
      TDSP_CORE_INST/EXECUTE_INST/p5226A           A1 v -> ZN v  OR2_X2    0.653   8.327    2.158  
      TDSP_CORE_INST/EXECUTE_INST/p5425A           -             NOR2_X2   0.000   8.328    2.158  
      TDSP_CORE_INST/EXECUTE_INST/p5425A           A1 v -> ZN ^  NOR2_X2   2.357   10.684   4.515  
      TDSP_CORE_INST/EXECUTE_INST/p9370A           -             NAND3_X1  0.000   10.685   4.515  
      TDSP_CORE_INST/EXECUTE_INST/p9370A           A2 ^ -> ZN v  NAND3_X1  1.081   11.765   5.596  
      TDSP_CORE_INST/EXECUTE_INST/p9286A           -             OAI22_X2  0.000   11.765   5.596  
      TDSP_CORE_INST/EXECUTE_INST/p9286A           A1 v -> ZN ^  OAI22_X2  1.868   13.634   7.464  
      TDSP_CORE_INST/EXECUTE_INST/dp_reg           -             SDFFR_X2  0.000   13.634   7.465  
      ----------------------------------------------------------------------------------------------
Path 395: VIOLATED Setup Check with Pin TDSP_CORE_INST/DECODE_INST/read_port_reg/CK 
Endpoint:   TDSP_CORE_INST/DECODE_INST/read_port_reg/D     (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.242
- Setup                         1.173
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.670
- Arrival Time                 13.813
= Slack Time                   -6.143
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      -----------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell      Retime  Arrival  Required  
                                                                                  Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -         -       5.286    -0.857  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1  1.427   6.713    0.571  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4    0.000   6.713    0.571  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4    1.542   8.255    2.112  
      TDSP_CORE_INST/DECODE_INST/p10910A                  -             NAND2_X2  0.002   8.257    2.114  
      TDSP_CORE_INST/DECODE_INST/p10910A                  A2 ^ -> ZN v  NAND2_X2  1.495   9.752    3.609  
      TDSP_CORE_INST/DECODE_INST/p10897A                  -             OR2_X1    0.001   9.753    3.610  
      TDSP_CORE_INST/DECODE_INST/p10897A                  A2 v -> ZN v  OR2_X1    1.104   10.857   4.714  
      TDSP_CORE_INST/DECODE_INST/p10902A                  -             NOR2_X1   0.000   10.857   4.715  
      TDSP_CORE_INST/DECODE_INST/p10902A                  A1 v -> ZN ^  NOR2_X1   0.845   11.703   5.560  
      TDSP_CORE_INST/DECODE_INST/p8752A                   -             AND2_X1   0.000   11.703   5.560  
      TDSP_CORE_INST/DECODE_INST/p8752A                   A1 ^ -> ZN ^  AND2_X1   0.707   12.410   6.267  
      TDSP_CORE_INST/DECODE_INST/p9415A6300               -             NAND2_X1  0.000   12.410   6.267  
      TDSP_CORE_INST/DECODE_INST/p9415A6300               A1 ^ -> ZN v  NAND2_X1  0.288   12.698   6.555  
      TDSP_CORE_INST/DECODE_INST/p9415A                   -             OR2_X1    0.000   12.698   6.555  
      TDSP_CORE_INST/DECODE_INST/p9415A                   A1 v -> ZN v  OR2_X1    0.603   13.301   7.158  
      TDSP_CORE_INST/DECODE_INST/p9406A                   -             OAI21_X1  0.000   13.301   7.159  
      TDSP_CORE_INST/DECODE_INST/p9406A                   A v -> ZN ^   OAI21_X1  0.511   13.813   7.670  
      TDSP_CORE_INST/DECODE_INST/read_port_reg            -             SDFFR_X2  0.000   13.813   7.670  
      -----------------------------------------------------------------------------------------------------
Path 396: VIOLATED Setup Check with Pin RESULTS_CONV_INST/low_mag_reg[1]/CK 
Endpoint:   RESULTS_CONV_INST/low_mag_reg[1]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[2]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.119
- Setup                         1.199
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.520
- Arrival Time                 13.622
= Slack Time                   -6.102
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      ---------------------------------------------------------------------------------------
      Instance                             Arc           Cell       Retime  Arrival  Required  
                                                                    Delay   Time     Time  
      ---------------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[2]       CK ^          -          -       5.321    -0.781  
      RESULTS_CONV_INST/state_reg[2]       CK ^ -> Q ^   SDFFR_X2   1.580   6.902    0.800  
      RESULTS_CONV_INST/p9705A29610        -             INV_X1     0.000   6.902    0.800  
      RESULTS_CONV_INST/p9705A29610        A ^ -> ZN v   INV_X1     0.228   7.130    1.027  
      RESULTS_CONV_INST/p9641A29418        -             NAND2_X1   0.000   7.130    1.027  
      RESULTS_CONV_INST/p9641A29418        A2 v -> ZN ^  NAND2_X1   0.634   7.764    1.662  
      RESULTS_CONV_INST/p9642A29304        -             OR2_X2     0.000   7.764    1.662  
      RESULTS_CONV_INST/p9642A29304        A2 ^ -> ZN ^  OR2_X2     0.443   8.207    2.105  
      RESULTS_CONV_INST/FE_OFCC443_n_1226  -             BUF_X16    0.000   8.207    2.105  
      RESULTS_CONV_INST/FE_OFCC443_n_1226  A ^ -> Z ^    BUF_X16    0.604   8.810    2.708  
      RESULTS_CONV_INST/p9630A             -             NOR2_X2    0.000   8.811    2.708  
      RESULTS_CONV_INST/p9630A             A2 ^ -> ZN v  NOR2_X2    0.307   9.117    3.015  
      RESULTS_CONV_INST/FE_OFCC419_n_1678  -             BUF_X4     0.000   9.117    3.015  
      RESULTS_CONV_INST/FE_OFCC419_n_1678  A v -> Z v    BUF_X4     0.307   9.424    3.322  
      RESULTS_CONV_INST/FE_OFCC444_n_1678  -             BUF_X16    0.000   9.424    3.322  
      RESULTS_CONV_INST/FE_OFCC444_n_1678  A v -> Z v    BUF_X16    0.360   9.785    3.682  
      RESULTS_CONV_INST/p10293A29156       -             NOR2_X1    0.000   9.785    3.683  
      RESULTS_CONV_INST/p10293A29156       A2 v -> ZN ^  NOR2_X1    0.618   10.404   4.301  
      RESULTS_CONV_INST/p10275A            -             AND3_X2    0.000   10.404   4.301  
      RESULTS_CONV_INST/p10275A            A1 ^ -> ZN ^  AND3_X2    1.762   12.165   6.063  
      RESULTS_CONV_INST/p10662A29092       -             NAND2_X1   0.001   12.166   6.064  
      RESULTS_CONV_INST/p10662A29092       A1 ^ -> ZN v  NAND2_X1   0.507   12.673   6.571  
      RESULTS_CONV_INST/p10603A29073       -             OAI211_X1  0.000   12.673   6.571  
      RESULTS_CONV_INST/p10603A29073       A v -> ZN ^   OAI211_X1  0.949   13.622   7.520  
      RESULTS_CONV_INST/low_mag_reg[1]     -             SDFFR_X2   0.000   13.622   7.520  
      ---------------------------------------------------------------------------------------
Path 397: VIOLATED Setup Check with Pin TDSP_CORE_INST/DECODE_INST/go_port_reg/CK 
Endpoint:   TDSP_CORE_INST/DECODE_INST/go_port_reg/D       (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.254
- Setup                         1.131
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.723
- Arrival Time                 13.764
= Slack Time                   -6.041
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      -----------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell      Retime  Arrival  Required  
                                                                                  Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -         -       5.286    -0.755  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1  1.427   6.713    0.672  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4    0.000   6.713    0.672  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4    1.542   8.255    2.214  
      TDSP_CORE_INST/DECODE_INST/p10910A                  -             NAND2_X2  0.002   8.257    2.216  
      TDSP_CORE_INST/DECODE_INST/p10910A                  A2 ^ -> ZN v  NAND2_X2  1.495   9.752    3.711  
      TDSP_CORE_INST/DECODE_INST/p10897A                  -             OR2_X1    0.001   9.753    3.712  
      TDSP_CORE_INST/DECODE_INST/p10897A                  A2 v -> ZN v  OR2_X1    1.104   10.857   4.816  
      TDSP_CORE_INST/DECODE_INST/p10902A                  -             NOR2_X1   0.000   10.857   4.816  
      TDSP_CORE_INST/DECODE_INST/p10902A                  A1 v -> ZN ^  NOR2_X1   0.845   11.703   5.662  
      TDSP_CORE_INST/DECODE_INST/p8752A                   -             AND2_X1   0.000   11.703   5.662  
      TDSP_CORE_INST/DECODE_INST/p8752A                   A1 ^ -> ZN ^  AND2_X1   0.707   12.410   6.369  
      TDSP_CORE_INST/DECODE_INST/p9415A6300               -             NAND2_X1  0.000   12.410   6.369  
      TDSP_CORE_INST/DECODE_INST/p9415A6300               A1 ^ -> ZN v  NAND2_X1  0.288   12.698   6.657  
      TDSP_CORE_INST/DECODE_INST/p9415A                   -             OR2_X1    0.000   12.698   6.657  
      TDSP_CORE_INST/DECODE_INST/p9415A                   A1 v -> ZN v  OR2_X1    0.603   13.301   7.260  
      TDSP_CORE_INST/DECODE_INST/p9406A6283               -             OAI21_X1  0.000   13.301   7.260  
      TDSP_CORE_INST/DECODE_INST/p9406A6283               A v -> ZN ^   OAI21_X1  0.462   13.764   7.723  
      TDSP_CORE_INST/DECODE_INST/go_port_reg              -             SDFFR_X2  0.000   13.764   7.723  
      -----------------------------------------------------------------------------------------------------
Path 398: VIOLATED Setup Check with Pin RESULTS_CONV_INST/low_mag_reg[0]/CK 
Endpoint:   RESULTS_CONV_INST/low_mag_reg[0]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[2]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.119
- Setup                         1.210
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.509
- Arrival Time                 13.453
= Slack Time                   -5.944
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      ---------------------------------------------------------------------------------------
      Instance                             Arc           Cell       Retime  Arrival  Required  
                                                                    Delay   Time     Time  
      ---------------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[2]       CK ^          -          -       5.321    -0.622  
      RESULTS_CONV_INST/state_reg[2]       CK ^ -> Q ^   SDFFR_X2   1.580   6.902    0.958  
      RESULTS_CONV_INST/p9705A29610        -             INV_X1     0.000   6.902    0.958  
      RESULTS_CONV_INST/p9705A29610        A ^ -> ZN v   INV_X1     0.228   7.130    1.186  
      RESULTS_CONV_INST/p9641A29418        -             NAND2_X1   0.000   7.130    1.186  
      RESULTS_CONV_INST/p9641A29418        A2 v -> ZN ^  NAND2_X1   0.634   7.764    1.820  
      RESULTS_CONV_INST/p9642A29304        -             OR2_X2     0.000   7.764    1.820  
      RESULTS_CONV_INST/p9642A29304        A2 ^ -> ZN ^  OR2_X2     0.443   8.207    2.263  
      RESULTS_CONV_INST/FE_OFCC443_n_1226  -             BUF_X16    0.000   8.207    2.263  
      RESULTS_CONV_INST/FE_OFCC443_n_1226  A ^ -> Z ^    BUF_X16    0.604   8.810    2.867  
      RESULTS_CONV_INST/p9630A             -             NOR2_X2    0.000   8.811    2.867  
      RESULTS_CONV_INST/p9630A             A2 ^ -> ZN v  NOR2_X2    0.307   9.117    3.173  
      RESULTS_CONV_INST/FE_OFCC419_n_1678  -             BUF_X4     0.000   9.117    3.173  
      RESULTS_CONV_INST/FE_OFCC419_n_1678  A v -> Z v    BUF_X4     0.307   9.424    3.480  
      RESULTS_CONV_INST/FE_OFCC444_n_1678  -             BUF_X16    0.000   9.424    3.480  
      RESULTS_CONV_INST/FE_OFCC444_n_1678  A v -> Z v    BUF_X16    0.360   9.785    3.841  
      RESULTS_CONV_INST/p10293A29156       -             NOR2_X1    0.000   9.785    3.841  
      RESULTS_CONV_INST/p10293A29156       A2 v -> ZN ^  NOR2_X1    0.618   10.404   4.460  
      RESULTS_CONV_INST/p10275A            -             AND3_X2    0.000   10.404   4.460  
      RESULTS_CONV_INST/p10275A            A1 ^ -> ZN ^  AND3_X2    1.762   12.165   6.221  
      RESULTS_CONV_INST/p10662A            -             NAND2_X1   0.002   12.167   6.223  
      RESULTS_CONV_INST/p10662A            A1 ^ -> ZN v  NAND2_X1   0.377   12.544   6.600  
      RESULTS_CONV_INST/p10603A            -             OAI211_X1  0.000   12.544   6.600  
      RESULTS_CONV_INST/p10603A            A v -> ZN ^   OAI211_X1  0.909   13.453   7.509  
      RESULTS_CONV_INST/low_mag_reg[0]     -             SDFFR_X2   0.000   13.453   7.509  
      ---------------------------------------------------------------------------------------
Path 399: VIOLATED Setup Check with Pin RESULTS_CONV_INST/low_mag_reg[14]/CK 
Endpoint:   RESULTS_CONV_INST/low_mag_reg[14]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[2]/Q    (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.249
- Setup                         1.225
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.624
- Arrival Time                 13.564
= Slack Time                   -5.940
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      ---------------------------------------------------------------------------------------
      Instance                             Arc           Cell       Retime  Arrival  Required  
                                                                    Delay   Time     Time  
      ---------------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[2]       CK ^          -          -       5.321    -0.618  
      RESULTS_CONV_INST/state_reg[2]       CK ^ -> Q ^   SDFFR_X2   1.580   6.902    0.962  
      RESULTS_CONV_INST/p9705A29610        -             INV_X1     0.000   6.902    0.962  
      RESULTS_CONV_INST/p9705A29610        A ^ -> ZN v   INV_X1     0.228   7.130    1.190  
      RESULTS_CONV_INST/p9641A29418        -             NAND2_X1   0.000   7.130    1.190  
      RESULTS_CONV_INST/p9641A29418        A2 v -> ZN ^  NAND2_X1   0.634   7.764    1.824  
      RESULTS_CONV_INST/p9642A29304        -             OR2_X2     0.000   7.764    1.824  
      RESULTS_CONV_INST/p9642A29304        A2 ^ -> ZN ^  OR2_X2     0.443   8.207    2.267  
      RESULTS_CONV_INST/FE_OFCC443_n_1226  -             BUF_X16    0.000   8.207    2.267  
      RESULTS_CONV_INST/FE_OFCC443_n_1226  A ^ -> Z ^    BUF_X16    0.604   8.810    2.871  
      RESULTS_CONV_INST/p9630A             -             NOR2_X2    0.000   8.811    2.871  
      RESULTS_CONV_INST/p9630A             A2 ^ -> ZN v  NOR2_X2    0.307   9.117    3.177  
      RESULTS_CONV_INST/FE_OFCC419_n_1678  -             BUF_X4     0.000   9.117    3.177  
      RESULTS_CONV_INST/FE_OFCC419_n_1678  A v -> Z v    BUF_X4     0.307   9.424    3.484  
      RESULTS_CONV_INST/FE_OFCC444_n_1678  -             BUF_X16    0.000   9.424    3.484  
      RESULTS_CONV_INST/FE_OFCC444_n_1678  A v -> Z v    BUF_X16    0.360   9.785    3.845  
      RESULTS_CONV_INST/p10293A29156       -             NOR2_X1    0.000   9.785    3.845  
      RESULTS_CONV_INST/p10293A29156       A2 v -> ZN ^  NOR2_X1    0.618   10.404   4.464  
      RESULTS_CONV_INST/p10275A            -             AND3_X2    0.000   10.404   4.464  
      RESULTS_CONV_INST/p10275A            A1 ^ -> ZN ^  AND3_X2    1.762   12.165   6.225  
      RESULTS_CONV_INST/p10661A29091       -             NAND2_X1   0.004   12.169   6.230  
      RESULTS_CONV_INST/p10661A29091       A1 ^ -> ZN v  NAND2_X1   0.443   12.613   6.673  
      RESULTS_CONV_INST/p10602A            -             OAI211_X1  0.000   12.613   6.673  
      RESULTS_CONV_INST/p10602A            A v -> ZN ^   OAI211_X1  0.951   13.564   7.624  
      RESULTS_CONV_INST/low_mag_reg[14]    -             SDFFR_X2   0.000   13.564   7.624  
      ---------------------------------------------------------------------------------------
Path 400: VIOLATED Late External Delay Assertion 
Endpoint:   port_pad_data_out[0]                                (^) checked with  leading edge of 'm_dsram_clk'
Beginpoint: TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[0]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_dsram_clk}
Retime Analysis { GBA }
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 2.600
- Arrival Time                  8.531
= Slack Time                   -5.931
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.176
     = Beginpoint Arrival Time       5.176
      --------------------------------------------------------------------------------------------------------------------
      Instance                                                     Arc          Cell             Retime  Arrival  Required  
                                                                                                 Delay   Time     Time  
      --------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[0]            CK ^         -                -       5.176    -0.755  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[0]            CK ^ -> Q ^  SDFFR_X1         1.400   6.576    0.645  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC210_port_data_in_0_  -            BUF_X32          0.000   6.576    0.645  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC210_port_data_in_0_  A ^ -> Z ^   BUF_X32          0.861   7.437    1.507  
      TDSP_CORE_INST/p11947A                                       -            BUF_X32          0.013   7.451    1.520  
      TDSP_CORE_INST/p11947A                                       A ^ -> Z ^   BUF_X32          1.046   8.497    2.566  
      -                                                            -            dtmf_recvr_core  0.034   8.531    2.600  
      --------------------------------------------------------------------------------------------------------------------
Path 401: VIOLATED Setup Check with Pin TDSP_CORE_INST/DECODE_INST/decode_skip_one_reg/CK 
Endpoint:   TDSP_CORE_INST/DECODE_INST/decode_skip_one_reg/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.328
- Setup                         1.217
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.711
- Arrival Time                 13.641
= Slack Time                   -5.930
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      -----------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell      Retime  Arrival  Required  
                                                                                  Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -         -       5.286    -0.644  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1  1.427   6.713    0.784  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4    0.000   6.713    0.784  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4    1.542   8.255    2.325  
      TDSP_CORE_INST/DECODE_INST/p10910A                  -             NAND2_X2  0.002   8.257    2.327  
      TDSP_CORE_INST/DECODE_INST/p10910A                  A2 ^ -> ZN v  NAND2_X2  1.495   9.752    3.822  
      TDSP_CORE_INST/DECODE_INST/p10897A                  -             OR2_X1    0.001   9.753    3.823  
      TDSP_CORE_INST/DECODE_INST/p10897A                  A2 v -> ZN v  OR2_X1    1.104   10.857   4.927  
      TDSP_CORE_INST/DECODE_INST/p10902A                  -             NOR2_X1   0.000   10.857   4.928  
      TDSP_CORE_INST/DECODE_INST/p10902A                  A1 v -> ZN ^  NOR2_X1   0.845   11.703   5.773  
      TDSP_CORE_INST/DECODE_INST/p9211A                   -             NAND2_X1  0.000   11.703   5.773  
      TDSP_CORE_INST/DECODE_INST/p9211A                   A1 ^ -> ZN v  NAND2_X1  0.777   12.480   6.550  
      TDSP_CORE_INST/DECODE_INST/p8140A                   -             OAI22_X1  0.000   12.480   6.550  
      TDSP_CORE_INST/DECODE_INST/p8140A                   A1 v -> ZN ^  OAI22_X1  1.161   13.641   7.711  
      TDSP_CORE_INST/DECODE_INST/decode_skip_one_reg      -             SDFFR_X2  0.000   13.641   7.711  
      -----------------------------------------------------------------------------------------------------
Path 402: VIOLATED Setup Check with Pin RESULTS_CONV_INST/high_reg[0]/CK 
Endpoint:   RESULTS_CONV_INST/high_reg[0]/D  (v) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[3]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.114
- Setup                         1.180
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.534
- Arrival Time                 13.408
= Slack Time                   -5.874
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      ---------------------------------------------------------------------------------------
      Instance                             Arc           Cell       Retime  Arrival  Required  
                                                                    Delay   Time     Time  
      ---------------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[3]       CK ^          -          -       5.321    -0.552  
      RESULTS_CONV_INST/state_reg[3]       CK ^ -> Q v   SDFFR_X2   1.384   6.705    0.831  
      RESULTS_CONV_INST/p9739A             -             INV_X4     0.000   6.705    0.831  
      RESULTS_CONV_INST/p9739A             A v -> ZN ^   INV_X4     0.366   7.071    1.198  
      RESULTS_CONV_INST/p9654A             -             NAND2_X1   0.000   7.071    1.198  
      RESULTS_CONV_INST/p9654A             A2 ^ -> ZN v  NAND2_X1   0.316   7.387    1.513  
      RESULTS_CONV_INST/p10289A            -             NOR2_X2    0.000   7.387    1.513  
      RESULTS_CONV_INST/p10289A            A2 v -> ZN ^  NOR2_X2    0.565   7.952    2.078  
      RESULTS_CONV_INST/FE_OFCC297_n_1793  -             BUF_X4     0.000   7.952    2.078  
      RESULTS_CONV_INST/FE_OFCC297_n_1793  A ^ -> Z ^    BUF_X4     2.425   10.377   4.503  
      RESULTS_CONV_INST/p10291A            -             AND2_X4    0.003   10.380   4.507  
      RESULTS_CONV_INST/p10291A            A2 ^ -> ZN ^  AND2_X4    1.119   11.499   5.625  
      RESULTS_CONV_INST/p10056A            -             NOR2_X1    0.000   11.499   5.625  
      RESULTS_CONV_INST/p10056A            A2 ^ -> ZN v  NOR2_X1    0.292   11.791   5.917  
      RESULTS_CONV_INST/FE_OFCC445_n_1571  -             BUF_X2     0.000   11.791   5.918  
      RESULTS_CONV_INST/FE_OFCC445_n_1571  A v -> Z v    BUF_X2     0.453   12.244   6.370  
      RESULTS_CONV_INST/p10038A            -             AND3_X2    0.000   12.244   6.370  
      RESULTS_CONV_INST/p10038A            A1 v -> ZN v  AND3_X2    0.328   12.572   6.698  
      RESULTS_CONV_INST/p10539A29101       -             NAND2_X1   0.000   12.572   6.698  
      RESULTS_CONV_INST/p10539A29101       A1 v -> ZN ^  NAND2_X1   0.315   12.887   7.013  
      RESULTS_CONV_INST/p10539A            -             OAI211_X1  0.000   12.887   7.013  
      RESULTS_CONV_INST/p10539A            C1 ^ -> ZN v  OAI211_X1  0.521   13.408   7.534  
      RESULTS_CONV_INST/high_reg[0]        -             SDFFR_X2   0.000   13.408   7.534  
      ---------------------------------------------------------------------------------------
Path 403: VIOLATED Setup Check with Pin RESULTS_CONV_INST/high_reg[2]/CK 
Endpoint:   RESULTS_CONV_INST/high_reg[2]/D  (v) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[3]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.114
- Setup                         1.213
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.501
- Arrival Time                 13.352
= Slack Time                   -5.851
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      --------------------------------------------------------------------------------------
      Instance                             Arc           Cell      Retime  Arrival  Required  
                                                                   Delay   Time     Time  
      --------------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[3]       CK ^          -         -       5.321    -0.530  
      RESULTS_CONV_INST/state_reg[3]       CK ^ -> Q v   SDFFR_X2  1.384   6.705    0.854  
      RESULTS_CONV_INST/p9739A             -             INV_X4    0.000   6.705    0.854  
      RESULTS_CONV_INST/p9739A             A v -> ZN ^   INV_X4    0.366   7.071    1.220  
      RESULTS_CONV_INST/p9654A             -             NAND2_X1  0.000   7.071    1.220  
      RESULTS_CONV_INST/p9654A             A2 ^ -> ZN v  NAND2_X1  0.316   7.387    1.535  
      RESULTS_CONV_INST/p10289A            -             NOR2_X2   0.000   7.387    1.536  
      RESULTS_CONV_INST/p10289A            A2 v -> ZN ^  NOR2_X2   0.565   7.952    2.101  
      RESULTS_CONV_INST/FE_OFCC297_n_1793  -             BUF_X4    0.000   7.952    2.101  
      RESULTS_CONV_INST/FE_OFCC297_n_1793  A ^ -> Z ^    BUF_X4    2.425   10.377   4.525  
      RESULTS_CONV_INST/p10291A            -             AND2_X4   0.003   10.380   4.529  
      RESULTS_CONV_INST/p10291A            A2 ^ -> ZN ^  AND2_X4   1.119   11.499   5.648  
      RESULTS_CONV_INST/p10056A            -             NOR2_X1   0.000   11.499   5.648  
      RESULTS_CONV_INST/p10056A            A2 ^ -> ZN v  NOR2_X1   0.292   11.791   5.940  
      RESULTS_CONV_INST/FE_OFCC445_n_1571  -             BUF_X2    0.000   11.791   5.940  
      RESULTS_CONV_INST/FE_OFCC445_n_1571  A v -> Z v    BUF_X2    0.453   12.244   6.392  
      RESULTS_CONV_INST/p10038A            -             AND3_X2   0.000   12.244   6.392  
      RESULTS_CONV_INST/p10038A            A1 v -> ZN v  AND3_X2   0.328   12.572   6.720  
      RESULTS_CONV_INST/p10539A29101       -             NAND2_X1  0.000   12.572   6.720  
      RESULTS_CONV_INST/p10539A29101       A1 v -> ZN ^  NAND2_X1  0.315   12.887   7.036  
      RESULTS_CONV_INST/p10628A            -             OAI21_X1  0.000   12.887   7.036  
      RESULTS_CONV_INST/p10628A            B1 ^ -> ZN v  OAI21_X1  0.465   13.352   7.501  
      RESULTS_CONV_INST/high_reg[2]        -             SDFFR_X2  0.000   13.352   7.501  
      --------------------------------------------------------------------------------------
Path 404: VIOLATED Setup Check with Pin RESULTS_CONV_INST/high_reg[1]/CK 
Endpoint:   RESULTS_CONV_INST/high_reg[1]/D  (v) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[3]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.114
- Setup                         1.239
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.475
- Arrival Time                 13.315
= Slack Time                   -5.840
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      --------------------------------------------------------------------------------------
      Instance                             Arc           Cell      Retime  Arrival  Required  
                                                                   Delay   Time     Time  
      --------------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[3]       CK ^          -         -       5.321    -0.519  
      RESULTS_CONV_INST/state_reg[3]       CK ^ -> Q v   SDFFR_X2  1.384   6.705    0.865  
      RESULTS_CONV_INST/p9739A             -             INV_X4    0.000   6.705    0.865  
      RESULTS_CONV_INST/p9739A             A v -> ZN ^   INV_X4    0.366   7.071    1.231  
      RESULTS_CONV_INST/p9654A             -             NAND2_X1  0.000   7.071    1.231  
      RESULTS_CONV_INST/p9654A             A2 ^ -> ZN v  NAND2_X1  0.316   7.387    1.547  
      RESULTS_CONV_INST/p10289A            -             NOR2_X2   0.000   7.387    1.547  
      RESULTS_CONV_INST/p10289A            A2 v -> ZN ^  NOR2_X2   0.565   7.952    2.112  
      RESULTS_CONV_INST/FE_OFCC297_n_1793  -             BUF_X4    0.000   7.952    2.112  
      RESULTS_CONV_INST/FE_OFCC297_n_1793  A ^ -> Z ^    BUF_X4    2.425   10.377   4.537  
      RESULTS_CONV_INST/p10291A            -             AND2_X4   0.003   10.380   4.540  
      RESULTS_CONV_INST/p10291A            A2 ^ -> ZN ^  AND2_X4   1.119   11.499   5.659  
      RESULTS_CONV_INST/p10056A            -             NOR2_X1   0.000   11.499   5.659  
      RESULTS_CONV_INST/p10056A            A2 ^ -> ZN v  NOR2_X1   0.292   11.791   5.951  
      RESULTS_CONV_INST/FE_OFCC445_n_1571  -             BUF_X2    0.000   11.791   5.951  
      RESULTS_CONV_INST/FE_OFCC445_n_1571  A v -> Z v    BUF_X2    0.453   12.244   6.403  
      RESULTS_CONV_INST/p10038A            -             AND3_X2   0.000   12.244   6.403  
      RESULTS_CONV_INST/p10038A            A1 v -> ZN v  AND3_X2   0.328   12.572   6.731  
      RESULTS_CONV_INST/p10539A29101       -             NAND2_X1  0.000   12.572   6.731  
      RESULTS_CONV_INST/p10539A29101       A1 v -> ZN ^  NAND2_X1  0.315   12.887   7.047  
      RESULTS_CONV_INST/p10592A            -             OAI21_X1  0.000   12.887   7.047  
      RESULTS_CONV_INST/p10592A            B1 ^ -> ZN v  OAI21_X1  0.428   13.315   7.475  
      RESULTS_CONV_INST/high_reg[1]        -             SDFFR_X1  0.000   13.315   7.475  
      --------------------------------------------------------------------------------------
Path 405: VIOLATED Setup Check with Pin TDSP_CORE_INST/DECODE_INST/go_prog_reg/CK 
Endpoint:   TDSP_CORE_INST/DECODE_INST/go_prog_reg/D       (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.328
- Setup                         1.218
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.711
- Arrival Time                 13.532
= Slack Time                   -5.821
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      ------------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell       Retime  Arrival  Required  
                                                                                   Delay   Time     Time  
      ------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -          -       5.286    -0.535  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1   1.427   6.713    0.892  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4     0.000   6.713    0.892  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4     1.542   8.255    2.434  
      TDSP_CORE_INST/DECODE_INST/p10910A                  -             NAND2_X2   0.002   8.257    2.435  
      TDSP_CORE_INST/DECODE_INST/p10910A                  A2 ^ -> ZN v  NAND2_X2   1.495   9.752    3.931  
      TDSP_CORE_INST/DECODE_INST/p11675A                  -             INV_X16    0.000   9.752    3.931  
      TDSP_CORE_INST/DECODE_INST/p11675A                  A v -> ZN ^   INV_X16    2.002   11.754   5.932  
      TDSP_CORE_INST/DECODE_INST/p12046A                  -             NAND2_X1   0.005   11.758   5.937  
      TDSP_CORE_INST/DECODE_INST/p12046A                  A2 ^ -> ZN v  NAND2_X1   0.777   12.535   6.714  
      TDSP_CORE_INST/DECODE_INST/p8129A                   -             OAI221_X2  0.000   12.535   6.714  
      TDSP_CORE_INST/DECODE_INST/p8129A                   A v -> ZN ^   OAI221_X2  0.997   13.532   7.711  
      TDSP_CORE_INST/DECODE_INST/go_prog_reg              -             SDFFR_X2   0.000   13.532   7.711  
      ------------------------------------------------------------------------------------------------------
Path 406: VIOLATED Late External Delay Assertion 
Endpoint:   port_pad_data_out[4]                                (^) checked with  leading edge of 'refclk'
Beginpoint: TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[4]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {refclk}
Retime Analysis { GBA }
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 2.600
- Arrival Time                  8.407
= Slack Time                   -5.807
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.329
     = Beginpoint Arrival Time       5.329
      -------------------------------------------------------------------------------------------------------------------------
      Instance                                                          Arc          Cell             Retime  Arrival  Required  
                                                                                                      Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[4]                 CK ^         -                -       5.329    -0.478  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[4]                 CK ^ -> Q ^  SDFFR_X1         1.389   6.717    0.911  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC217_port_pad_data_out_4_  -            BUF_X32          0.000   6.717    0.911  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC217_port_pad_data_out_4_  A ^ -> Z ^   BUF_X32          0.763   7.480    1.674  
      TDSP_CORE_INST/FE_PSC531_port_pad_data_out_4_                     -            BUF_X16          0.001   7.481    1.675  
      TDSP_CORE_INST/FE_PSC531_port_pad_data_out_4_                     A ^ -> Z ^   BUF_X16          0.914   8.396    2.589  
      -                                                                 -            dtmf_recvr_core  0.011   8.407    2.600  
      -------------------------------------------------------------------------------------------------------------------------
Path 407: VIOLATED Setup Check with Pin RAM_128x16_TEST_INST/RAM_128x16_INST/CLK 
Endpoint:   RAM_128x16_TEST_INST/RAM_128x16_INST/A[0] (^) checked with  leading edge of 'm_ram_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q     (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_ram_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.414
- Setup                        -0.358
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.372
- Arrival Time                 13.167
= Slack Time                   -5.795
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      --------------------------------------------------------------------------------------------------------------
      Instance                                                  Arc           Cell         Retime  Arrival  Required  
                                                                                           Delay   Time     Time  
      --------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                       CK ^          -            -       5.218    -0.577  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                       CK ^ -> Q ^   SDFFR_X2     1.914   7.132    1.337  
      TDSP_CORE_INST/FE_OFC180_arp                              -             BUF_X32      0.000   7.132    1.337  
      TDSP_CORE_INST/FE_OFC180_arp                              A ^ -> Z ^    BUF_X32      0.915   8.046    2.251  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp3747A                -             INV_X32      0.006   8.052    2.257  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp3747A                A ^ -> ZN v   INV_X32      0.339   8.391    2.596  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A                 -             AOI22_X4     0.002   8.394    2.599  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A                 A2 v -> ZN ^  AOI22_X4     1.276   9.670    3.875  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A                 -             OAI22_X1     0.000   9.670    3.875  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A                 A1 ^ -> ZN v  OAI22_X1     0.466   10.136   4.342  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5164D                 -             MUX2_X1      0.000   10.137   4.342  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5164D                 S v -> Z ^    MUX2_X1      0.622   10.759   4.964  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC99_t_addrs_0_    -             BUF_X4       0.000   10.759   4.964  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC99_t_addrs_0_    A ^ -> Z ^    BUF_X4       0.199   10.958   5.163  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC453_t_addrs_0_  -             BUF_X16      0.000   10.958   5.163  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC453_t_addrs_0_  A ^ -> Z ^    BUF_X16      1.074   12.031   6.237  
      RAM_128x16_TEST_INST/FE_OFC100_t_addrs_0_                 -             BUF_X16      0.007   12.039   6.244  
      RAM_128x16_TEST_INST/FE_OFC100_t_addrs_0_                 A ^ -> Z ^    BUF_X16      0.882   12.921   7.126  
      RAM_128x16_TEST_INST/RAM_128x16_INST                      -             ram_256x16A  0.246   13.167   7.372  
      --------------------------------------------------------------------------------------------------------------
Path 408: VIOLATED Setup Check with Pin RAM_128x16_TEST_INST/RAM_128x16_INST/CLK 
Endpoint:   RAM_128x16_TEST_INST/RAM_128x16_INST/A[1] (^) checked with  leading edge of 'm_ram_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/arp_reg/Q     (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_ram_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.414
- Setup                        -0.353
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.367
- Arrival Time                 12.992
= Slack Time                   -5.625
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.218
     = Beginpoint Arrival Time       5.218
      --------------------------------------------------------------------------------------------------------------
      Instance                                                  Arc           Cell         Retime  Arrival  Required  
                                                                                           Delay   Time     Time  
      --------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                       CK ^          -            -       5.218    -0.407  
      TDSP_CORE_INST/EXECUTE_INST/arp_reg                       CK ^ -> Q ^   SDFFR_X2     1.914   7.132    1.507  
      TDSP_CORE_INST/FE_OFC180_arp                              -             BUF_X32      0.000   7.132    1.507  
      TDSP_CORE_INST/FE_OFC180_arp                              A ^ -> Z ^    BUF_X32      0.915   8.046    2.422  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp3747A                -             INV_X32      0.006   8.052    2.427  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/Fp3747A                A ^ -> ZN v   INV_X32      0.339   8.391    2.767  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A                 -             AOI22_X4     0.002   8.394    2.769  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4299A                 A2 v -> ZN ^  AOI22_X4     1.276   9.670    4.045  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A                 -             OAI22_X1     0.000   9.670    4.045  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p4900A                 A1 ^ -> ZN v  OAI22_X1     0.466   10.136   4.512  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A                 -             NAND2_X1     0.000   10.137   4.512  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p5476A                 A2 v -> ZN ^  NAND2_X1     0.607   10.743   5.119  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6327                  -             XOR2_X2      0.000   10.743   5.119  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/g6327                  A ^ -> Z ^    XOR2_X2      0.679   11.422   5.798  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC423_t_addrs_1_  -             BUF_X4       0.000   11.422   5.798  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC423_t_addrs_1_  A ^ -> Z ^    BUF_X4       0.317   11.739   6.115  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC450_t_addrs_1_  -             BUF_X32      0.000   11.739   6.115  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFCC450_t_addrs_1_  A ^ -> Z ^    BUF_X32      0.444   12.184   6.559  
      RAM_128x16_TEST_INST/FE_OFC114_t_addrs_1_                 -             BUF_X16      0.006   12.190   6.565  
      RAM_128x16_TEST_INST/FE_OFC114_t_addrs_1_                 A ^ -> Z ^    BUF_X16      0.589   12.779   7.154  
      RAM_128x16_TEST_INST/RAM_128x16_INST                      -             ram_256x16A  0.213   12.992   7.367  
      --------------------------------------------------------------------------------------------------------------
Path 409: VIOLATED Late External Delay Assertion 
Endpoint:   port_pad_data_out[1]                                (^) checked with  leading edge of 'm_spi_clk'
Beginpoint: TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[1]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_spi_clk}
Retime Analysis { GBA }
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 2.600
- Arrival Time                  8.179
= Slack Time                   -5.579
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.176
     = Beginpoint Arrival Time       5.176
      -------------------------------------------------------------------------------------------------------------------------
      Instance                                                          Arc          Cell             Retime  Arrival  Required  
                                                                                                      Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[1]                 CK ^         -                -       5.176    -0.403  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[1]                 CK ^ -> Q ^  SDFFR_X1         1.382   6.558    0.979  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC221_port_pad_data_out_1_  -            BUF_X32          0.000   6.558    0.979  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC221_port_pad_data_out_1_  A ^ -> Z ^   BUF_X32          0.811   7.369    1.790  
      TDSP_CORE_INST/FE_PSC515_port_pad_data_out_1_                     -            BUF_X32          0.000   7.369    1.790  
      TDSP_CORE_INST/FE_PSC515_port_pad_data_out_1_                     A ^ -> Z ^   BUF_X32          0.804   8.172    2.593  
      -                                                                 -            dtmf_recvr_core  0.007   8.179    2.600  
      -------------------------------------------------------------------------------------------------------------------------
Path 410: VIOLATED Late External Delay Assertion 
Endpoint:   port_pad_data_out[3]                                (^) checked with  leading edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[3]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 2.600
- Arrival Time                  8.179
= Slack Time                   -5.579
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.176
     = Beginpoint Arrival Time       5.176
      -------------------------------------------------------------------------------------------------------------------------
      Instance                                                          Arc          Cell             Retime  Arrival  Required  
                                                                                                      Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[3]                 CK ^         -                -       5.176    -0.403  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[3]                 CK ^ -> Q ^  SDFFR_X1         1.385   6.561    0.982  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC218_port_pad_data_out_3_  -            BUF_X32          0.000   6.561    0.982  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC218_port_pad_data_out_3_  A ^ -> Z ^   BUF_X32          0.957   7.518    1.939  
      TDSP_CORE_INST/FE_PSC526_port_pad_data_out_3_                     -            BUF_X16          0.004   7.523    1.944  
      TDSP_CORE_INST/FE_PSC526_port_pad_data_out_3_                     A ^ -> Z ^   BUF_X16          0.654   8.177    2.598  
      -                                                                 -            dtmf_recvr_core  0.002   8.179    2.600  
      -------------------------------------------------------------------------------------------------------------------------
Path 411: VIOLATED Late External Delay Assertion 
Endpoint:   port_pad_data_out[9]                                (^) checked with  leading edge of 'm_digit_clk'
Beginpoint: TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[9]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_digit_clk}
Retime Analysis { GBA }
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 2.600
- Arrival Time                  8.081
= Slack Time                   -5.481
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.326
     = Beginpoint Arrival Time       5.326
      -------------------------------------------------------------------------------------------------------------------------
      Instance                                                          Arc          Cell             Retime  Arrival  Required  
                                                                                                      Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[9]                 CK ^         -                -       5.326    -0.154  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[9]                 CK ^ -> Q ^  SDFFR_X1         1.384   6.710    1.230  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC211_port_pad_data_out_9_  -            BUF_X32          0.000   6.710    1.230  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC211_port_pad_data_out_9_  A ^ -> Z ^   BUF_X32          0.653   7.363    1.882  
      FE_SIG_C654_port_pad_data_out_9_                                  -            BUF_X32          0.002   7.364    1.884  
      FE_SIG_C654_port_pad_data_out_9_                                  A ^ -> Z ^   BUF_X32          0.709   8.074    2.593  
      -                                                                 -            dtmf_recvr_core  0.007   8.081    2.600  
      -------------------------------------------------------------------------------------------------------------------------
Path 412: VIOLATED Late External Delay Assertion 
Endpoint:   port_pad_data_out[6]                                (^) checked with  leading edge of 'm_digit_clk'
Beginpoint: TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[6]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_digit_clk}
Retime Analysis { GBA }
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 2.600
- Arrival Time                  8.073
= Slack Time                   -5.473
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.329
     = Beginpoint Arrival Time       5.329
      -------------------------------------------------------------------------------------------------------------------------
      Instance                                                          Arc          Cell             Retime  Arrival  Required  
                                                                                                      Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[6]                 CK ^         -                -       5.329    -0.144  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[6]                 CK ^ -> Q ^  SDFFR_X1         1.402   6.731    1.258  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC215_port_pad_data_out_6_  -            BUF_X32          0.000   6.731    1.258  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC215_port_pad_data_out_6_  A ^ -> Z ^   BUF_X32          1.311   8.042    2.569  
      -                                                                 -            dtmf_recvr_core  0.031   8.073    2.600  
      -------------------------------------------------------------------------------------------------------------------------
Path 413: VIOLATED Setup Check with Pin RESULTS_CONV_INST/out_p1_reg[3]/CK 
Endpoint:   RESULTS_CONV_INST/out_p1_reg[3]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[1]/Q  (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.246
- Setup                         1.192
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.654
- Arrival Time                 13.126
= Slack Time                   -5.471
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.159
     = Beginpoint Arrival Time       5.159
      -----------------------------------------------------------------------------------
      Instance                         Arc           Cell       Retime  Arrival  Required  
                                                                Delay   Time     Time  
      -----------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[1]   CK ^          -          -       5.159    -0.312  
      RESULTS_CONV_INST/state_reg[1]   CK ^ -> Q ^   SDFFR_X2   1.787   6.947    1.475  
      RESULTS_CONV_INST/p9641A29418    -             NAND2_X1   0.000   6.947    1.475  
      RESULTS_CONV_INST/p9641A29418    A1 ^ -> ZN v  NAND2_X1   0.621   7.568    2.096  
      RESULTS_CONV_INST/p10649A        -             NOR2_X1    0.000   7.568    2.096  
      RESULTS_CONV_INST/p10649A        A1 v -> ZN ^  NOR2_X1    1.026   8.594    3.122  
      RESULTS_CONV_INST/p10653A        -             NAND2_X2   0.000   8.594    3.122  
      RESULTS_CONV_INST/p10653A        A1 ^ -> ZN v  NAND2_X2   0.975   9.569    4.097  
      RESULTS_CONV_INST/p10793A        -             NOR2_X2    0.000   9.569    4.097  
      RESULTS_CONV_INST/p10793A        A2 v -> ZN ^  NOR2_X2    1.992   11.561   6.090  
      RESULTS_CONV_INST/p10724A        -             OAI21_X1   0.000   11.561   6.090  
      RESULTS_CONV_INST/p10724A        A ^ -> ZN v   OAI21_X1   0.706   12.267   6.796  
      RESULTS_CONV_INST/p10690A        -             OAI221_X2  0.000   12.267   6.796  
      RESULTS_CONV_INST/p10690A        A v -> ZN ^   OAI221_X2  0.859   13.126   7.654  
      RESULTS_CONV_INST/out_p1_reg[3]  -             SDFFR_X2   0.000   13.126   7.654  
      -----------------------------------------------------------------------------------
Path 414: VIOLATED Setup Check with Pin RESULTS_CONV_INST/out_p1_reg[2]/CK 
Endpoint:   RESULTS_CONV_INST/out_p1_reg[2]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[1]/Q  (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.252
- Setup                         1.190
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.662
- Arrival Time                 13.123
= Slack Time                   -5.461
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.159
     = Beginpoint Arrival Time       5.159
      -----------------------------------------------------------------------------------
      Instance                         Arc           Cell       Retime  Arrival  Required  
                                                                Delay   Time     Time  
      -----------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[1]   CK ^          -          -       5.159    -0.302  
      RESULTS_CONV_INST/state_reg[1]   CK ^ -> Q ^   SDFFR_X2   1.787   6.947    1.486  
      RESULTS_CONV_INST/p9641A29418    -             NAND2_X1   0.000   6.947    1.486  
      RESULTS_CONV_INST/p9641A29418    A1 ^ -> ZN v  NAND2_X1   0.621   7.568    2.107  
      RESULTS_CONV_INST/p10649A        -             NOR2_X1    0.000   7.568    2.107  
      RESULTS_CONV_INST/p10649A        A1 v -> ZN ^  NOR2_X1    1.026   8.594    3.133  
      RESULTS_CONV_INST/p10653A        -             NAND2_X2   0.000   8.594    3.133  
      RESULTS_CONV_INST/p10653A        A1 ^ -> ZN v  NAND2_X2   0.975   9.569    4.108  
      RESULTS_CONV_INST/p10793A        -             NOR2_X2    0.000   9.569    4.108  
      RESULTS_CONV_INST/p10793A        A2 v -> ZN ^  NOR2_X2    1.992   11.561   6.100  
      RESULTS_CONV_INST/p10779A        -             NAND2_X1   0.000   11.561   6.101  
      RESULTS_CONV_INST/p10779A        A2 ^ -> ZN v  NAND2_X1   0.573   12.134   6.674  
      RESULTS_CONV_INST/p10672A        -             OAI211_X1  0.000   12.134   6.674  
      RESULTS_CONV_INST/p10672A        B v -> ZN ^   OAI211_X1  0.988   13.122   7.662  
      RESULTS_CONV_INST/out_p1_reg[2]  -             SDFFR_X2   0.000   13.123   7.662  
      -----------------------------------------------------------------------------------
Path 415: VIOLATED Setup Check with Pin RESULTS_CONV_INST/out_p1_reg[0]/CK 
Endpoint:   RESULTS_CONV_INST/out_p1_reg[0]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[1]/Q  (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.288
- Setup                         1.182
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.706
- Arrival Time                 13.112
= Slack Time                   -5.405
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.159
     = Beginpoint Arrival Time       5.159
      -----------------------------------------------------------------------------------
      Instance                         Arc           Cell       Retime  Arrival  Required  
                                                                Delay   Time     Time  
      -----------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[1]   CK ^          -          -       5.159    -0.246  
      RESULTS_CONV_INST/state_reg[1]   CK ^ -> Q ^   SDFFR_X2   1.787   6.947    1.541  
      RESULTS_CONV_INST/p9641A29418    -             NAND2_X1   0.000   6.947    1.541  
      RESULTS_CONV_INST/p9641A29418    A1 ^ -> ZN v  NAND2_X1   0.621   7.568    2.162  
      RESULTS_CONV_INST/p10649A        -             NOR2_X1    0.000   7.568    2.162  
      RESULTS_CONV_INST/p10649A        A1 v -> ZN ^  NOR2_X1    1.026   8.594    3.188  
      RESULTS_CONV_INST/p10653A        -             NAND2_X2   0.000   8.594    3.188  
      RESULTS_CONV_INST/p10653A        A1 ^ -> ZN v  NAND2_X2   0.975   9.569    4.163  
      RESULTS_CONV_INST/p10793A        -             NOR2_X2    0.000   9.569    4.163  
      RESULTS_CONV_INST/p10793A        A2 v -> ZN ^  NOR2_X2    1.992   11.561   6.156  
      RESULTS_CONV_INST/p10753A        -             AOI221_X2  0.000   11.561   6.156  
      RESULTS_CONV_INST/p10753A        C1 ^ -> ZN v  AOI221_X2  0.546   12.107   6.702  
      RESULTS_CONV_INST/p10715A        -             OAI21_X1   0.000   12.107   6.702  
      RESULTS_CONV_INST/p10715A        A v -> ZN ^   OAI21_X1   1.004   13.111   7.706  
      RESULTS_CONV_INST/out_p1_reg[0]  -             SDFFR_X2   0.000   13.112   7.706  
      -----------------------------------------------------------------------------------
Path 416: VIOLATED Setup Check with Pin DMA_INST/a_reg[3]/CK 
Endpoint:   DMA_INST/a_reg[3]/D             (^) checked with  leading edge of 'm_clk'
Beginpoint: DMA_INST/present_state_reg[2]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.352
- Setup                         1.187
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.765
- Arrival Time                 13.119
= Slack Time                   -5.354
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.408
     = Beginpoint Arrival Time       5.408
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell      Retime  Arrival  Required  
                                                             Delay   Time     Time  
      --------------------------------------------------------------------------------
      DMA_INST/present_state_reg[2]  CK ^          -         -       5.408    0.054  
      DMA_INST/present_state_reg[2]  CK ^ -> Q ^   SDFFR_X2  1.891   7.299    1.946  
      DMA_INST/Fp5464A               -             INV_X2    0.000   7.299    1.946  
      DMA_INST/Fp5464A               A ^ -> ZN v   INV_X2    0.621   7.921    2.567  
      DMA_INST/p5496A                -             OR2_X1    0.000   7.921    2.567  
      DMA_INST/p5496A                A1 v -> ZN v  OR2_X1    0.742   8.662    3.309  
      DMA_INST/p8929D                -             NOR3_X1   0.000   8.662    3.309  
      DMA_INST/p8929D                A1 v -> ZN ^  NOR3_X1   0.538   9.201    3.847  
      DMA_INST/FE_OFCC296_n_41       -             BUF_X4    0.000   9.201    3.847  
      DMA_INST/FE_OFCC296_n_41       A ^ -> Z ^    BUF_X4    0.770   9.971    4.617  
      DMA_INST/p8929A                -             NAND2_X1  0.000   9.971    4.617  
      DMA_INST/p8929A                A1 ^ -> ZN v  NAND2_X1  0.512   10.483   5.129  
      DMA_INST/p8931A                -             NOR2_X1   0.000   10.483   5.129  
      DMA_INST/p8931A                A2 v -> ZN ^  NOR2_X1   0.820   11.303   5.949  
      DMA_INST/p8913A                -             NAND2_X1  0.000   11.303   5.949  
      DMA_INST/p8913A                A1 ^ -> ZN v  NAND2_X1  0.618   11.921   6.567  
      DMA_INST/p9941A                -             OAI21_X1  0.000   11.921   6.567  
      DMA_INST/p9941A                B1 v -> ZN ^  OAI21_X1  1.197   13.118   7.765  
      DMA_INST/a_reg[3]              -             SDFFR_X2  0.000   13.119   7.765  
      --------------------------------------------------------------------------------
Path 417: VIOLATED Setup Check with Pin RESULTS_CONV_INST/out_p1_reg[1]/CK 
Endpoint:   RESULTS_CONV_INST/out_p1_reg[1]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[1]/Q  (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.252
- Setup                         1.161
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.691
- Arrival Time                 12.997
= Slack Time                   -5.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.159
     = Beginpoint Arrival Time       5.159
      -----------------------------------------------------------------------------------
      Instance                         Arc           Cell       Retime  Arrival  Required  
                                                                Delay   Time     Time  
      -----------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[1]   CK ^          -          -       5.159    -0.147  
      RESULTS_CONV_INST/state_reg[1]   CK ^ -> Q ^   SDFFR_X2   1.787   6.947    1.640  
      RESULTS_CONV_INST/p9641A29418    -             NAND2_X1   0.000   6.947    1.640  
      RESULTS_CONV_INST/p9641A29418    A1 ^ -> ZN v  NAND2_X1   0.621   7.568    2.261  
      RESULTS_CONV_INST/p10649A        -             NOR2_X1    0.000   7.568    2.261  
      RESULTS_CONV_INST/p10649A        A1 v -> ZN ^  NOR2_X1    1.026   8.594    3.287  
      RESULTS_CONV_INST/p10653A        -             NAND2_X2   0.000   8.594    3.287  
      RESULTS_CONV_INST/p10653A        A1 ^ -> ZN v  NAND2_X2   0.975   9.569    4.262  
      RESULTS_CONV_INST/p10793A        -             NOR2_X2    0.000   9.569    4.262  
      RESULTS_CONV_INST/p10793A        A2 v -> ZN ^  NOR2_X2    1.992   11.561   6.255  
      RESULTS_CONV_INST/p10743A        -             AOI22_X1   0.000   11.561   6.255  
      RESULTS_CONV_INST/p10743A        A2 ^ -> ZN v  AOI22_X1   0.503   12.065   6.758  
      RESULTS_CONV_INST/p10660A        -             OAI211_X1  0.000   12.065   6.758  
      RESULTS_CONV_INST/p10660A        A v -> ZN ^   OAI211_X1  0.933   12.997   7.691  
      RESULTS_CONV_INST/out_p1_reg[1]  -             SDFFR_X2   0.000   12.997   7.691  
      -----------------------------------------------------------------------------------
Path 418: VIOLATED Setup Check with Pin RESULTS_CONV_INST/out_p1_reg[4]/CK 
Endpoint:   RESULTS_CONV_INST/out_p1_reg[4]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[1]/Q  (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.252
- Setup                         1.172
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.680
- Arrival Time                 12.963
= Slack Time                   -5.284
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.159
     = Beginpoint Arrival Time       5.159
      -----------------------------------------------------------------------------------
      Instance                         Arc           Cell       Retime  Arrival  Required  
                                                                Delay   Time     Time  
      -----------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[1]   CK ^          -          -       5.159    -0.125  
      RESULTS_CONV_INST/state_reg[1]   CK ^ -> Q ^   SDFFR_X2   1.787   6.947    1.663  
      RESULTS_CONV_INST/p9641A29418    -             NAND2_X1   0.000   6.947    1.663  
      RESULTS_CONV_INST/p9641A29418    A1 ^ -> ZN v  NAND2_X1   0.621   7.568    2.284  
      RESULTS_CONV_INST/p10649A        -             NOR2_X1    0.000   7.568    2.284  
      RESULTS_CONV_INST/p10649A        A1 v -> ZN ^  NOR2_X1    1.026   8.594    3.310  
      RESULTS_CONV_INST/p10653A        -             NAND2_X2   0.000   8.594    3.310  
      RESULTS_CONV_INST/p10653A        A1 ^ -> ZN v  NAND2_X2   0.975   9.569    4.285  
      RESULTS_CONV_INST/p10793A        -             NOR2_X2    0.000   9.569    4.285  
      RESULTS_CONV_INST/p10793A        A2 v -> ZN ^  NOR2_X2    1.992   11.561   6.277  
      RESULTS_CONV_INST/p10770A        -             NAND2_X1   0.000   11.561   6.278  
      RESULTS_CONV_INST/p10770A        A1 ^ -> ZN v  NAND2_X1   0.413   11.974   6.691  
      RESULTS_CONV_INST/p10716A        -             OAI211_X1  0.000   11.974   6.691  
      RESULTS_CONV_INST/p10716A        B v -> ZN ^   OAI211_X1  0.989   12.963   7.679  
      RESULTS_CONV_INST/out_p1_reg[4]  -             SDFFR_X2   0.000   12.963   7.680  
      -----------------------------------------------------------------------------------
Path 419: VIOLATED Setup Check with Pin TDSP_CORE_INST/DECODE_INST/decode_reg[15]/CK 
Endpoint:   TDSP_CORE_INST/DECODE_INST/decode_reg[15]/D    (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.325
- Setup                         1.171
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.754
- Arrival Time                 12.982
= Slack Time                   -5.228
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      -----------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell      Retime  Arrival  Required  
                                                                                  Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -         -       5.286    0.058  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1  1.427   6.713    1.485  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4    0.000   6.713    1.485  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4    1.542   8.255    3.027  
      TDSP_CORE_INST/DECODE_INST/p10910A                  -             NAND2_X2  0.002   8.257    3.029  
      TDSP_CORE_INST/DECODE_INST/p10910A                  A2 ^ -> ZN v  NAND2_X2  1.495   9.752    4.524  
      TDSP_CORE_INST/DECODE_INST/p11675A                  -             INV_X16   0.000   9.752    4.524  
      TDSP_CORE_INST/DECODE_INST/p11675A                  A v -> ZN ^   INV_X16   2.002   11.754   6.526  
      TDSP_CORE_INST/DECODE_INST/p12182A                  -             NAND2_X1  0.005   11.758   6.530  
      TDSP_CORE_INST/DECODE_INST/p12182A                  A1 ^ -> ZN v  NAND2_X1  0.367   12.125   6.897  
      TDSP_CORE_INST/DECODE_INST/p12017A                  -             OAI21_X1  0.000   12.125   6.897  
      TDSP_CORE_INST/DECODE_INST/p12017A                  A v -> ZN ^   OAI21_X1  0.857   12.982   7.754  
      TDSP_CORE_INST/DECODE_INST/decode_reg[15]           -             SDFFR_X2  0.000   12.982   7.754  
      -----------------------------------------------------------------------------------------------------
Path 420: VIOLATED Late External Delay Assertion 
Endpoint:   port_pad_data_out[8]                                (^) checked with  leading edge of 'refclk'
Beginpoint: TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[8]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {refclk}
Retime Analysis { GBA }
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 2.600
- Arrival Time                  7.823
= Slack Time                   -5.223
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.329
     = Beginpoint Arrival Time       5.329
      -------------------------------------------------------------------------------------------------------------------------
      Instance                                                          Arc          Cell             Retime  Arrival  Required  
                                                                                                      Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[8]                 CK ^         -                -       5.329    0.106  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[8]                 CK ^ -> Q ^  SDFFR_X2         1.406   6.735    1.512  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC213_port_pad_data_out_8_  -            BUF_X32          0.000   6.735    1.512  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC213_port_pad_data_out_8_  A ^ -> Z ^   BUF_X32          1.072   7.807    2.585  
      -                                                                 -            dtmf_recvr_core  0.015   7.823    2.600  
      -------------------------------------------------------------------------------------------------------------------------
Path 421: VIOLATED Setup Check with Pin TDSP_CORE_INST/DECODE_INST/decode_reg[4]/CK 
Endpoint:   TDSP_CORE_INST/DECODE_INST/decode_reg[4]/D     (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.278
- Setup                         1.040
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.838
- Arrival Time                 13.048
= Slack Time                   -5.210
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      -----------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell      Retime  Arrival  Required  
                                                                                  Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -         -       5.286    0.076  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1  1.427   6.713    1.503  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4    0.000   6.713    1.503  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4    1.542   8.255    3.045  
      TDSP_CORE_INST/DECODE_INST/p10910A                  -             NAND2_X2  0.002   8.257    3.046  
      TDSP_CORE_INST/DECODE_INST/p10910A                  A2 ^ -> ZN v  NAND2_X2  1.495   9.752    4.542  
      TDSP_CORE_INST/DECODE_INST/p11675A                  -             INV_X16   0.000   9.752    4.542  
      TDSP_CORE_INST/DECODE_INST/p11675A                  A v -> ZN ^   INV_X16   2.002   11.754   6.543  
      TDSP_CORE_INST/DECODE_INST/p11917A6303              -             MUX2_X1   0.006   11.760   6.550  
      TDSP_CORE_INST/DECODE_INST/p11917A6303              S ^ -> Z ^    MUX2_X1   1.288   13.048   7.838  
      TDSP_CORE_INST/DECODE_INST/decode_reg[4]            -             SDFFR_X2  0.000   13.048   7.838  
      -----------------------------------------------------------------------------------------------------
Path 422: VIOLATED Late External Delay Assertion 
Endpoint:   port_pad_data_out[7]                                (^) checked with  leading edge of 'refclk'
Beginpoint: TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[7]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {refclk}
Retime Analysis { GBA }
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 2.600
- Arrival Time                  7.809
= Slack Time                   -5.209
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.326
     = Beginpoint Arrival Time       5.326
      -------------------------------------------------------------------------------------------------------------------------
      Instance                                                          Arc          Cell             Retime  Arrival  Required  
                                                                                                      Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[7]                 CK ^         -                -       5.326    0.117  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[7]                 CK ^ -> Q ^  SDFFR_X1         1.412   6.738    1.529  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC214_port_pad_data_out_7_  -            BUF_X32          0.000   6.738    1.529  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC214_port_pad_data_out_7_  A ^ -> Z ^   BUF_X32          1.066   7.804    2.595  
      -                                                                 -            dtmf_recvr_core  0.005   7.809    2.600  
      -------------------------------------------------------------------------------------------------------------------------
Path 423: VIOLATED Setup Check with Pin TDSP_CORE_INST/DECODE_INST/decode_reg[5]/CK 
Endpoint:   TDSP_CORE_INST/DECODE_INST/decode_reg[5]/D     (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.278
- Setup                         1.024
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.854
- Arrival Time                 13.020
= Slack Time                   -5.166
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      -----------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell      Retime  Arrival  Required  
                                                                                  Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -         -       5.286    0.121  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1  1.427   6.713    1.548  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4    0.000   6.713    1.548  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4    1.542   8.255    3.089  
      TDSP_CORE_INST/DECODE_INST/p10910A                  -             NAND2_X2  0.002   8.257    3.091  
      TDSP_CORE_INST/DECODE_INST/p10910A                  A2 ^ -> ZN v  NAND2_X2  1.495   9.752    4.586  
      TDSP_CORE_INST/DECODE_INST/p11675A                  -             INV_X16   0.000   9.752    4.586  
      TDSP_CORE_INST/DECODE_INST/p11675A                  A v -> ZN ^   INV_X16   2.002   11.754   6.588  
      TDSP_CORE_INST/DECODE_INST/p11917A6304              -             MUX2_X1   0.006   11.760   6.594  
      TDSP_CORE_INST/DECODE_INST/p11917A6304              S ^ -> Z ^    MUX2_X1   1.260   13.020   7.854  
      TDSP_CORE_INST/DECODE_INST/decode_reg[5]            -             SDFFR_X2  0.000   13.020   7.854  
      -----------------------------------------------------------------------------------------------------
Path 424: VIOLATED Setup Check with Pin TDSP_CORE_INST/DECODE_INST/ir_reg[5]/CK 
Endpoint:   TDSP_CORE_INST/DECODE_INST/ir_reg[5]/D         (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.257
- Setup                         1.110
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.747
- Arrival Time                 12.802
= Slack Time                   -5.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      -----------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell      Retime  Arrival  Required  
                                                                                  Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -         -       5.286    0.232  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1  1.427   6.713    1.659  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4    0.000   6.713    1.659  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4    1.542   8.255    3.200  
      TDSP_CORE_INST/DECODE_INST/p10910A                  -             NAND2_X2  0.002   8.257    3.202  
      TDSP_CORE_INST/DECODE_INST/p10910A                  A2 ^ -> ZN v  NAND2_X2  1.495   9.752    4.697  
      TDSP_CORE_INST/DECODE_INST/p11675A                  -             INV_X16   0.000   9.752    4.697  
      TDSP_CORE_INST/DECODE_INST/p11675A                  A v -> ZN ^   INV_X16   2.002   11.754   6.699  
      TDSP_CORE_INST/DECODE_INST/p11889A                  -             MUX2_X1   0.007   11.761   6.706  
      TDSP_CORE_INST/DECODE_INST/p11889A                  S ^ -> Z v    MUX2_X1   1.041   12.802   7.747  
      TDSP_CORE_INST/DECODE_INST/ir_reg[5]                -             SDFFR_X1  0.000   12.802   7.747  
      -----------------------------------------------------------------------------------------------------
Path 425: VIOLATED Late External Delay Assertion 
Endpoint:   port_pad_data_out[10]                                (v) checked with  leading edge of 'm_digit_clk'
Beginpoint: TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[10]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_digit_clk}
Retime Analysis { GBA }
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 2.600
- Arrival Time                  7.642
= Slack Time                   -5.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.326
     = Beginpoint Arrival Time       5.326
      -----------------------------------------------------------------------------------------------------------
      Instance                                            Arc          Cell             Retime  Arrival  Required  
                                                                                        Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[10]  CK ^         -                -       5.326    0.285  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[10]  CK ^ -> Q v  SDFFR_X1         1.466   6.792    1.750  
      TDSP_CORE_INST/FE_OFC255_port_pad_data_out_10_      -            BUF_X16          0.000   6.792    1.750  
      TDSP_CORE_INST/FE_OFC255_port_pad_data_out_10_      A v -> Z v   BUF_X16          0.438   7.230    2.188  
      FE_SIG_C611_port_pad_data_out_10_                   -            BUF_X32          0.000   7.230    2.188  
      FE_SIG_C611_port_pad_data_out_10_                   A v -> Z v   BUF_X32          0.408   7.638    2.596  
      -                                                   -            dtmf_recvr_core  0.004   7.642    2.600  
      -----------------------------------------------------------------------------------------------------------
Path 426: VIOLATED Setup Check with Pin TDSP_CORE_INST/DECODE_INST/ir_reg[6]/CK 
Endpoint:   TDSP_CORE_INST/DECODE_INST/ir_reg[6]/D         (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.257
- Setup                         1.107
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.751
- Arrival Time                 12.789
= Slack Time                   -5.038
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      -----------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell      Retime  Arrival  Required  
                                                                                  Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -         -       5.286    0.248  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1  1.427   6.713    1.675  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4    0.000   6.713    1.675  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4    1.542   8.255    3.217  
      TDSP_CORE_INST/DECODE_INST/p10910A                  -             NAND2_X2  0.002   8.257    3.218  
      TDSP_CORE_INST/DECODE_INST/p10910A                  A2 ^ -> ZN v  NAND2_X2  1.495   9.752    4.713  
      TDSP_CORE_INST/DECODE_INST/p11675A                  -             INV_X16   0.000   9.752    4.714  
      TDSP_CORE_INST/DECODE_INST/p11675A                  A v -> ZN ^   INV_X16   2.002   11.754   6.715  
      TDSP_CORE_INST/DECODE_INST/p11930A6301              -             MUX2_X1   0.007   11.761   6.723  
      TDSP_CORE_INST/DECODE_INST/p11930A6301              S ^ -> Z v    MUX2_X1   1.028   12.789   7.751  
      TDSP_CORE_INST/DECODE_INST/ir_reg[6]                -             SDFFR_X1  0.000   12.789   7.751  
      -----------------------------------------------------------------------------------------------------
Path 427: VIOLATED Late External Delay Assertion 
Endpoint:   port_pad_data_out[2]                                (^) checked with  leading edge of 'm_digit_clk'
Beginpoint: TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[2]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_digit_clk}
Retime Analysis { GBA }
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 2.600
- Arrival Time                  7.628
= Slack Time                   -5.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.176
     = Beginpoint Arrival Time       5.176
      -------------------------------------------------------------------------------------------------------------------------
      Instance                                                          Arc          Cell             Retime  Arrival  Required  
                                                                                                      Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[2]                 CK ^         -                -       5.176    0.148  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[2]                 CK ^ -> Q ^  SDFFR_X1         1.431   6.608    1.580  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC220_port_pad_data_out_2_  -            BUF_X32          0.000   6.608    1.580  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC220_port_pad_data_out_2_  A ^ -> Z ^   BUF_X32          1.007   7.614    2.586  
      -                                                                 -            dtmf_recvr_core  0.014   7.628    2.600  
      -------------------------------------------------------------------------------------------------------------------------
Path 428: VIOLATED Setup Check with Pin RESULTS_CONV_INST/out_p2_reg[6]/CK 
Endpoint:   RESULTS_CONV_INST/out_p2_reg[6]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[0]/Q  (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.246
- Setup                         1.761
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.085
- Arrival Time                 12.105
= Slack Time                   -5.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      ---------------------------------------------------------------------------------------
      Instance                             Arc           Cell       Retime  Arrival  Required  
                                                                    Delay   Time     Time  
      ---------------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[0]       CK ^          -          -       5.321    0.302  
      RESULTS_CONV_INST/state_reg[0]       CK ^ -> Q ^   SDFFR_X2   1.593   6.914    1.895  
      RESULTS_CONV_INST/p10292A29447       -             OR2_X2     0.000   6.914    1.895  
      RESULTS_CONV_INST/p10292A29447       A1 ^ -> ZN ^  OR2_X2     0.609   7.523    2.503  
      RESULTS_CONV_INST/p10755A            -             INV_X4     0.000   7.523    2.504  
      RESULTS_CONV_INST/p10755A            A ^ -> ZN v   INV_X4     0.233   7.756    2.737  
      RESULTS_CONV_INST/p10730A            -             NAND2_X2   0.000   7.756    2.737  
      RESULTS_CONV_INST/p10730A            A1 v -> ZN ^  NAND2_X2   1.185   8.942    3.922  
      RESULTS_CONV_INST/p10769A29208       -             INV_X2     0.002   8.944    3.924  
      RESULTS_CONV_INST/p10769A29208       A ^ -> ZN v   INV_X2     0.338   9.282    4.262  
      RESULTS_CONV_INST/FE_OFCC446_n_1638  -             BUF_X16    0.000   9.282    4.262  
      RESULTS_CONV_INST/FE_OFCC446_n_1638  A v -> Z v    BUF_X16    0.636   9.918    4.898  
      RESULTS_CONV_INST/p10798A            -             AND2_X1    0.000   9.918    4.898  
      RESULTS_CONV_INST/p10798A            A2 v -> ZN v  AND2_X1    0.412   10.329   5.309  
      RESULTS_CONV_INST/p11241A            -             INV_X4     0.000   10.329   5.309  
      RESULTS_CONV_INST/p11241A            A v -> ZN ^   INV_X4     0.962   11.291   6.272  
      RESULTS_CONV_INST/p9808A             -             OAI221_X1  0.000   11.292   6.272  
      RESULTS_CONV_INST/p9808A             B1 ^ -> ZN v  OAI221_X1  0.813   12.105   7.085  
      RESULTS_CONV_INST/out_p2_reg[6]      -             DFFS_X1    0.000   12.105   7.085  
      ---------------------------------------------------------------------------------------
Path 429: VIOLATED Setup Check with Pin TDSP_CORE_INST/DECODE_INST/ir_reg[1]/CK 
Endpoint:   TDSP_CORE_INST/DECODE_INST/ir_reg[1]/D         (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.278
- Setup                         1.107
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.772
- Arrival Time                 12.786
= Slack Time                   -5.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      -----------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell      Retime  Arrival  Required  
                                                                                  Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -         -       5.286    0.272  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1  1.427   6.713    1.700  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4    0.000   6.713    1.700  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4    1.542   8.255    3.241  
      TDSP_CORE_INST/DECODE_INST/p10910A                  -             NAND2_X2  0.002   8.257    3.243  
      TDSP_CORE_INST/DECODE_INST/p10910A                  A2 ^ -> ZN v  NAND2_X2  1.495   9.752    4.738  
      TDSP_CORE_INST/DECODE_INST/p11675A                  -             INV_X16   0.000   9.752    4.738  
      TDSP_CORE_INST/DECODE_INST/p11675A                  A v -> ZN ^   INV_X16   2.002   11.754   6.740  
      TDSP_CORE_INST/DECODE_INST/p11889A6307              -             MUX2_X1   0.007   11.761   6.747  
      TDSP_CORE_INST/DECODE_INST/p11889A6307              S ^ -> Z v    MUX2_X1   1.025   12.785   7.772  
      TDSP_CORE_INST/DECODE_INST/ir_reg[1]                -             SDFFR_X1  0.000   12.786   7.772  
      -----------------------------------------------------------------------------------------------------
Path 430: VIOLATED Setup Check with Pin TDSP_CORE_INST/DECODE_INST/ir_reg[4]/CK 
Endpoint:   TDSP_CORE_INST/DECODE_INST/ir_reg[4]/D         (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.278
- Setup                         1.106
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.772
- Arrival Time                 12.784
= Slack Time                   -5.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      -----------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell      Retime  Arrival  Required  
                                                                                  Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -         -       5.286    0.274  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1  1.427   6.713    1.701  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4    0.000   6.713    1.701  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4    1.542   8.255    3.243  
      TDSP_CORE_INST/DECODE_INST/p10910A                  -             NAND2_X2  0.002   8.257    3.244  
      TDSP_CORE_INST/DECODE_INST/p10910A                  A2 ^ -> ZN v  NAND2_X2  1.495   9.752    4.740  
      TDSP_CORE_INST/DECODE_INST/p11675A                  -             INV_X16   0.000   9.752    4.740  
      TDSP_CORE_INST/DECODE_INST/p11675A                  A v -> ZN ^   INV_X16   2.002   11.754   6.741  
      TDSP_CORE_INST/DECODE_INST/p11930A                  -             MUX2_X1   0.007   11.760   6.748  
      TDSP_CORE_INST/DECODE_INST/p11930A                  S ^ -> Z v    MUX2_X1   1.024   12.784   7.772  
      TDSP_CORE_INST/DECODE_INST/ir_reg[4]                -             SDFFR_X1  0.000   12.784   7.772  
      -----------------------------------------------------------------------------------------------------
Path 431: VIOLATED Setup Check with Pin TDSP_CORE_INST/DECODE_INST/decode_reg[6]/CK 
Endpoint:   TDSP_CORE_INST/DECODE_INST/decode_reg[6]/D     (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.257
- Setup                         1.081
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.776
- Arrival Time                 12.787
= Slack Time                   -5.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      -----------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell      Retime  Arrival  Required  
                                                                                  Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -         -       5.286    0.275  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1  1.427   6.713    1.702  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4    0.000   6.713    1.702  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4    1.542   8.255    3.244  
      TDSP_CORE_INST/DECODE_INST/p10910A                  -             NAND2_X2  0.002   8.257    3.246  
      TDSP_CORE_INST/DECODE_INST/p10910A                  A2 ^ -> ZN v  NAND2_X2  1.495   9.752    4.741  
      TDSP_CORE_INST/DECODE_INST/p11675A                  -             INV_X16   0.000   9.752    4.741  
      TDSP_CORE_INST/DECODE_INST/p11675A                  A v -> ZN ^   INV_X16   2.002   11.754   6.743  
      TDSP_CORE_INST/DECODE_INST/p11987A                  -             MUX2_X1   0.006   11.760   6.749  
      TDSP_CORE_INST/DECODE_INST/p11987A                  S ^ -> Z v    MUX2_X1   1.027   12.787   7.776  
      TDSP_CORE_INST/DECODE_INST/decode_reg[6]            -             SDFFR_X2  0.000   12.787   7.776  
      -----------------------------------------------------------------------------------------------------
Path 432: VIOLATED Setup Check with Pin TDSP_CORE_INST/DECODE_INST/ir_reg[3]/CK 
Endpoint:   TDSP_CORE_INST/DECODE_INST/ir_reg[3]/D         (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.298
- Setup                         1.106
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.792
- Arrival Time                 12.796
= Slack Time                   -5.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      -----------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell      Retime  Arrival  Required  
                                                                                  Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -         -       5.286    0.283  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1  1.427   6.713    1.710  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4    0.000   6.713    1.710  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4    1.542   8.255    3.252  
      TDSP_CORE_INST/DECODE_INST/p10910A                  -             NAND2_X2  0.002   8.257    3.253  
      TDSP_CORE_INST/DECODE_INST/p10910A                  A2 ^ -> ZN v  NAND2_X2  1.495   9.752    4.748  
      TDSP_CORE_INST/DECODE_INST/p11675A                  -             INV_X16   0.000   9.752    4.749  
      TDSP_CORE_INST/DECODE_INST/p11675A                  A v -> ZN ^   INV_X16   2.002   11.754   6.750  
      TDSP_CORE_INST/DECODE_INST/p11930A6309              -             MUX2_X1   0.007   11.761   6.757  
      TDSP_CORE_INST/DECODE_INST/p11930A6309              S ^ -> Z v    MUX2_X1   1.035   12.796   7.792  
      TDSP_CORE_INST/DECODE_INST/ir_reg[3]                -             SDFFR_X1  0.000   12.796   7.792  
      -----------------------------------------------------------------------------------------------------
Path 433: VIOLATED Setup Check with Pin TDSP_CORE_INST/DECODE_INST/ir_reg[2]/CK 
Endpoint:   TDSP_CORE_INST/DECODE_INST/ir_reg[2]/D         (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.278
- Setup                         1.104
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.774
- Arrival Time                 12.777
= Slack Time                   -5.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      -----------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell      Retime  Arrival  Required  
                                                                                  Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -         -       5.286    0.284  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1  1.427   6.713    1.711  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4    0.000   6.713    1.711  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4    1.542   8.255    3.252  
      TDSP_CORE_INST/DECODE_INST/p10910A                  -             NAND2_X2  0.002   8.257    3.254  
      TDSP_CORE_INST/DECODE_INST/p10910A                  A2 ^ -> ZN v  NAND2_X2  1.495   9.752    4.749  
      TDSP_CORE_INST/DECODE_INST/p11675A                  -             INV_X16   0.000   9.752    4.749  
      TDSP_CORE_INST/DECODE_INST/p11675A                  A v -> ZN ^   INV_X16   2.002   11.754   6.751  
      TDSP_CORE_INST/DECODE_INST/p11889A6308              -             MUX2_X1   0.007   11.761   6.758  
      TDSP_CORE_INST/DECODE_INST/p11889A6308              S ^ -> Z v    MUX2_X1   1.016   12.776   7.774  
      TDSP_CORE_INST/DECODE_INST/ir_reg[2]                -             SDFFR_X1  0.000   12.777   7.774  
      -----------------------------------------------------------------------------------------------------
Path 434: VIOLATED Setup Check with Pin TDSP_CORE_INST/DECODE_INST/ir_reg[0]/CK 
Endpoint:   TDSP_CORE_INST/DECODE_INST/ir_reg[0]/D         (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.278
- Setup                         1.103
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.775
- Arrival Time                 12.772
= Slack Time                   -4.997
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      -----------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell      Retime  Arrival  Required  
                                                                                  Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -         -       5.286    0.290  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1  1.427   6.713    1.717  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4    0.000   6.713    1.717  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4    1.542   8.255    3.258  
      TDSP_CORE_INST/DECODE_INST/p10910A                  -             NAND2_X2  0.002   8.257    3.260  
      TDSP_CORE_INST/DECODE_INST/p10910A                  A2 ^ -> ZN v  NAND2_X2  1.495   9.752    4.755  
      TDSP_CORE_INST/DECODE_INST/p11675A                  -             INV_X16   0.000   9.752    4.755  
      TDSP_CORE_INST/DECODE_INST/p11675A                  A v -> ZN ^   INV_X16   2.002   11.754   6.757  
      TDSP_CORE_INST/DECODE_INST/p11889A6305              -             MUX2_X1   0.007   11.760   6.764  
      TDSP_CORE_INST/DECODE_INST/p11889A6305              S ^ -> Z v    MUX2_X1   1.012   12.772   7.775  
      TDSP_CORE_INST/DECODE_INST/ir_reg[0]                -             SDFFR_X1  0.000   12.772   7.775  
      -----------------------------------------------------------------------------------------------------
Path 435: VIOLATED Setup Check with Pin TDSP_CORE_INST/DECODE_INST/decode_reg[0]/CK 
Endpoint:   TDSP_CORE_INST/DECODE_INST/decode_reg[0]/D     (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.295
- Setup                         1.080
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.814
- Arrival Time                 12.786
= Slack Time                   -4.972
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      -----------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell      Retime  Arrival  Required  
                                                                                  Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -         -       5.286    0.315  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1  1.427   6.713    1.742  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4    0.000   6.713    1.742  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4    1.542   8.255    3.284  
      TDSP_CORE_INST/DECODE_INST/p10910A                  -             NAND2_X2  0.002   8.257    3.285  
      TDSP_CORE_INST/DECODE_INST/p10910A                  A2 ^ -> ZN v  NAND2_X2  1.495   9.752    4.780  
      TDSP_CORE_INST/DECODE_INST/p11675A                  -             INV_X16   0.000   9.752    4.780  
      TDSP_CORE_INST/DECODE_INST/p11675A                  A v -> ZN ^   INV_X16   2.002   11.754   6.782  
      TDSP_CORE_INST/DECODE_INST/p12001A6306              -             MUX2_X1   0.007   11.760   6.789  
      TDSP_CORE_INST/DECODE_INST/p12001A6306              S ^ -> Z v    MUX2_X1   1.026   12.786   7.814  
      TDSP_CORE_INST/DECODE_INST/decode_reg[0]            -             SDFFR_X2  0.000   12.786   7.814  
      -----------------------------------------------------------------------------------------------------
Path 436: VIOLATED Setup Check with Pin TDSP_CORE_INST/DECODE_INST/decode_reg[3]/CK 
Endpoint:   TDSP_CORE_INST/DECODE_INST/decode_reg[3]/D     (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.300
- Setup                         1.077
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.823
- Arrival Time                 12.789
= Slack Time                   -4.966
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      -----------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell      Retime  Arrival  Required  
                                                                                  Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -         -       5.286    0.320  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1  1.427   6.713    1.747  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4    0.000   6.713    1.747  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4    1.542   8.255    3.289  
      TDSP_CORE_INST/DECODE_INST/p10910A                  -             NAND2_X2  0.002   8.257    3.290  
      TDSP_CORE_INST/DECODE_INST/p10910A                  A2 ^ -> ZN v  NAND2_X2  1.495   9.752    4.786  
      TDSP_CORE_INST/DECODE_INST/p11675A                  -             INV_X16   0.000   9.752    4.786  
      TDSP_CORE_INST/DECODE_INST/p11675A                  A v -> ZN ^   INV_X16   2.002   11.754   6.787  
      TDSP_CORE_INST/DECODE_INST/p12001A                  -             MUX2_X1   0.007   11.761   6.795  
      TDSP_CORE_INST/DECODE_INST/p12001A                  S ^ -> Z v    MUX2_X1   1.028   12.789   7.823  
      TDSP_CORE_INST/DECODE_INST/decode_reg[3]            -             SDFFR_X2  0.000   12.789   7.823  
      -----------------------------------------------------------------------------------------------------
Path 437: VIOLATED Setup Check with Pin RESULTS_CONV_INST/out_p2_reg[5]/CK 
Endpoint:   RESULTS_CONV_INST/out_p2_reg[5]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[0]/Q  (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.255
- Setup                         1.747
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.108
- Arrival Time                 12.070
= Slack Time                   -4.963
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      ---------------------------------------------------------------------------------------
      Instance                             Arc           Cell       Retime  Arrival  Required  
                                                                    Delay   Time     Time  
      ---------------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[0]       CK ^          -          -       5.321    0.359  
      RESULTS_CONV_INST/state_reg[0]       CK ^ -> Q ^   SDFFR_X2   1.593   6.914    1.952  
      RESULTS_CONV_INST/p10292A29447       -             OR2_X2     0.000   6.914    1.952  
      RESULTS_CONV_INST/p10292A29447       A1 ^ -> ZN ^  OR2_X2     0.609   7.523    2.561  
      RESULTS_CONV_INST/p10755A            -             INV_X4     0.000   7.523    2.561  
      RESULTS_CONV_INST/p10755A            A ^ -> ZN v   INV_X4     0.233   7.756    2.794  
      RESULTS_CONV_INST/p10730A            -             NAND2_X2   0.000   7.756    2.794  
      RESULTS_CONV_INST/p10730A            A1 v -> ZN ^  NAND2_X2   1.185   8.942    3.979  
      RESULTS_CONV_INST/p10769A29208       -             INV_X2     0.002   8.944    3.981  
      RESULTS_CONV_INST/p10769A29208       A ^ -> ZN v   INV_X2     0.338   9.282    4.319  
      RESULTS_CONV_INST/FE_OFCC446_n_1638  -             BUF_X16    0.000   9.282    4.319  
      RESULTS_CONV_INST/FE_OFCC446_n_1638  A v -> Z v    BUF_X16    0.636   9.918    4.955  
      RESULTS_CONV_INST/p10798A            -             AND2_X1    0.000   9.918    4.955  
      RESULTS_CONV_INST/p10798A            A2 v -> ZN v  AND2_X1    0.412   10.329   5.367  
      RESULTS_CONV_INST/p11241A            -             INV_X4     0.000   10.329   5.367  
      RESULTS_CONV_INST/p11241A            A v -> ZN ^   INV_X4     0.962   11.291   6.329  
      RESULTS_CONV_INST/p9755A             -             OAI221_X1  0.000   11.292   6.329  
      RESULTS_CONV_INST/p9755A             B1 ^ -> ZN v  OAI221_X1  0.779   12.070   7.108  
      RESULTS_CONV_INST/out_p2_reg[5]      -             DFFS_X1    0.000   12.070   7.108  
      ---------------------------------------------------------------------------------------
Path 438: VIOLATED Setup Check with Pin TDSP_CORE_INST/DECODE_INST/decode_reg[2]/CK 
Endpoint:   TDSP_CORE_INST/DECODE_INST/decode_reg[2]/D     (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.295
- Setup                         1.078
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.816
- Arrival Time                 12.779
= Slack Time                   -4.962
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      -----------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell      Retime  Arrival  Required  
                                                                                  Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -         -       5.286    0.324  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1  1.427   6.713    1.751  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4    0.000   6.713    1.751  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4    1.542   8.255    3.293  
      TDSP_CORE_INST/DECODE_INST/p10910A                  -             NAND2_X2  0.002   8.257    3.294  
      TDSP_CORE_INST/DECODE_INST/p10910A                  A2 ^ -> ZN v  NAND2_X2  1.495   9.752    4.789  
      TDSP_CORE_INST/DECODE_INST/p11675A                  -             INV_X16   0.000   9.752    4.790  
      TDSP_CORE_INST/DECODE_INST/p11675A                  A v -> ZN ^   INV_X16   2.002   11.754   6.791  
      TDSP_CORE_INST/DECODE_INST/p11917A6302              -             MUX2_X1   0.007   11.761   6.798  
      TDSP_CORE_INST/DECODE_INST/p11917A6302              S ^ -> Z v    MUX2_X1   1.018   12.779   7.816  
      TDSP_CORE_INST/DECODE_INST/decode_reg[2]            -             SDFFR_X2  0.000   12.779   7.816  
      -----------------------------------------------------------------------------------------------------
Path 439: VIOLATED Late External Delay Assertion 
Endpoint:   port_pad_data_out[13]                                (^) checked with  leading edge of 'refclk'
Beginpoint: TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[13]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {refclk}
Retime Analysis { GBA }
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 2.600
- Arrival Time                  7.560
= Slack Time                   -4.960
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.212
     = Beginpoint Arrival Time       5.212
      -----------------------------------------------------------------------------------------------------------
      Instance                                            Arc          Cell             Retime  Arrival  Required  
                                                                                        Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[13]  CK ^         -                -       5.212    0.252  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[13]  CK ^ -> Q ^  SDFFR_X1         1.602   6.814    1.854  
      TDSP_CORE_INST/FE_OFC265_port_pad_data_out_13_      -            BUF_X16          0.000   6.814    1.854  
      TDSP_CORE_INST/FE_OFC265_port_pad_data_out_13_      A ^ -> Z ^   BUF_X16          0.346   7.160    2.200  
      FE_SIG_C663_port_pad_data_out_13_                   -            BUF_X32          0.000   7.160    2.200  
      FE_SIG_C663_port_pad_data_out_13_                   A ^ -> Z ^   BUF_X32          0.393   7.553    2.593  
      -                                                   -            dtmf_recvr_core  0.007   7.560    2.600  
      -----------------------------------------------------------------------------------------------------------
Path 440: VIOLATED Setup Check with Pin TDSP_CORE_INST/DECODE_INST/decode_reg[1]/CK 
Endpoint:   TDSP_CORE_INST/DECODE_INST/decode_reg[1]/D     (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.295
- Setup                         1.078
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.817
- Arrival Time                 12.776
= Slack Time                   -4.959
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      -----------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell      Retime  Arrival  Required  
                                                                                  Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -         -       5.286    0.327  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1  1.427   6.713    1.754  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4    0.000   6.713    1.754  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4    1.542   8.255    3.296  
      TDSP_CORE_INST/DECODE_INST/p10910A                  -             NAND2_X2  0.002   8.257    3.297  
      TDSP_CORE_INST/DECODE_INST/p10910A                  A2 ^ -> ZN v  NAND2_X2  1.495   9.752    4.793  
      TDSP_CORE_INST/DECODE_INST/p11675A                  -             INV_X16   0.000   9.752    4.793  
      TDSP_CORE_INST/DECODE_INST/p11675A                  A v -> ZN ^   INV_X16   2.002   11.754   6.794  
      TDSP_CORE_INST/DECODE_INST/p11917A                  -             MUX2_X1   0.007   11.761   6.801  
      TDSP_CORE_INST/DECODE_INST/p11917A                  S ^ -> Z v    MUX2_X1   1.016   12.776   7.817  
      TDSP_CORE_INST/DECODE_INST/decode_reg[1]            -             SDFFR_X2  0.000   12.776   7.817  
      -----------------------------------------------------------------------------------------------------
Path 441: VIOLATED Late External Delay Assertion 
Endpoint:   port_pad_data_out[11]                                (v) checked with  leading edge of 'm_spi_clk'
Beginpoint: TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[11]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_spi_clk}
Retime Analysis { GBA }
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 2.600
- Arrival Time                  7.551
= Slack Time                   -4.951
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.326
     = Beginpoint Arrival Time       5.326
      -----------------------------------------------------------------------------------------------------------
      Instance                                            Arc          Cell             Retime  Arrival  Required  
                                                                                        Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[11]  CK ^         -                -       5.326    0.376  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[11]  CK ^ -> Q v  SDFFR_X1         1.389   6.716    1.765  
      TDSP_CORE_INST/FE_OFC256_port_pad_data_out_11_      -            BUF_X16          0.000   6.716    1.765  
      TDSP_CORE_INST/FE_OFC256_port_pad_data_out_11_      A v -> Z v   BUF_X16          0.408   7.124    2.173  
      TDSP_CORE_INST/FE_SIG_C616_port_pad_data_out_11_    -            BUF_X32          0.000   7.124    2.173  
      TDSP_CORE_INST/FE_SIG_C616_port_pad_data_out_11_    A v -> Z v   BUF_X32          0.421   7.545    2.594  
      -                                                   -            dtmf_recvr_core  0.006   7.551    2.600  
      -----------------------------------------------------------------------------------------------------------
Path 442: VIOLATED Setup Check with Pin RESULTS_CONV_INST/out_p2_reg[4]/CK 
Endpoint:   RESULTS_CONV_INST/out_p2_reg[4]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[0]/Q  (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.255
- Setup                         1.733
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.122
- Arrival Time                 12.035
= Slack Time                   -4.914
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      ---------------------------------------------------------------------------------------
      Instance                             Arc           Cell       Retime  Arrival  Required  
                                                                    Delay   Time     Time  
      ---------------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[0]       CK ^          -          -       5.321    0.408  
      RESULTS_CONV_INST/state_reg[0]       CK ^ -> Q ^   SDFFR_X2   1.593   6.914    2.001  
      RESULTS_CONV_INST/p10292A29447       -             OR2_X2     0.000   6.914    2.001  
      RESULTS_CONV_INST/p10292A29447       A1 ^ -> ZN ^  OR2_X2     0.609   7.523    2.610  
      RESULTS_CONV_INST/p10755A            -             INV_X4     0.000   7.523    2.610  
      RESULTS_CONV_INST/p10755A            A ^ -> ZN v   INV_X4     0.233   7.756    2.843  
      RESULTS_CONV_INST/p10730A            -             NAND2_X2   0.000   7.756    2.843  
      RESULTS_CONV_INST/p10730A            A1 v -> ZN ^  NAND2_X2   1.185   8.942    4.028  
      RESULTS_CONV_INST/p10769A29208       -             INV_X2     0.002   8.944    4.030  
      RESULTS_CONV_INST/p10769A29208       A ^ -> ZN v   INV_X2     0.338   9.282    4.368  
      RESULTS_CONV_INST/FE_OFCC446_n_1638  -             BUF_X16    0.000   9.282    4.368  
      RESULTS_CONV_INST/FE_OFCC446_n_1638  A v -> Z v    BUF_X16    0.636   9.918    5.004  
      RESULTS_CONV_INST/p10798A            -             AND2_X1    0.000   9.918    5.004  
      RESULTS_CONV_INST/p10798A            A2 v -> ZN v  AND2_X1    0.412   10.329   5.416  
      RESULTS_CONV_INST/p11241A            -             INV_X4     0.000   10.329   5.416  
      RESULTS_CONV_INST/p11241A            A v -> ZN ^   INV_X4     0.962   11.291   6.378  
      RESULTS_CONV_INST/p9795A             -             OAI221_X1  0.000   11.292   6.378  
      RESULTS_CONV_INST/p9795A             B1 ^ -> ZN v  OAI221_X1  0.744   12.035   7.122  
      RESULTS_CONV_INST/out_p2_reg[4]      -             DFFS_X1    0.000   12.035   7.122  
      ---------------------------------------------------------------------------------------
Path 443: VIOLATED Setup Check with Pin RESULTS_CONV_INST/out_p2_reg[3]/CK 
Endpoint:   RESULTS_CONV_INST/out_p2_reg[3]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[0]/Q  (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.252
- Setup                         1.729
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.123
- Arrival Time                 12.028
= Slack Time                   -4.906
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      ---------------------------------------------------------------------------------------
      Instance                             Arc           Cell       Retime  Arrival  Required  
                                                                    Delay   Time     Time  
      ---------------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[0]       CK ^          -          -       5.321    0.416  
      RESULTS_CONV_INST/state_reg[0]       CK ^ -> Q ^   SDFFR_X2   1.593   6.914    2.009  
      RESULTS_CONV_INST/p10292A29447       -             OR2_X2     0.000   6.914    2.009  
      RESULTS_CONV_INST/p10292A29447       A1 ^ -> ZN ^  OR2_X2     0.609   7.523    2.618  
      RESULTS_CONV_INST/p10755A            -             INV_X4     0.000   7.523    2.618  
      RESULTS_CONV_INST/p10755A            A ^ -> ZN v   INV_X4     0.233   7.756    2.851  
      RESULTS_CONV_INST/p10730A            -             NAND2_X2   0.000   7.756    2.851  
      RESULTS_CONV_INST/p10730A            A1 v -> ZN ^  NAND2_X2   1.185   8.942    4.036  
      RESULTS_CONV_INST/p10769A29208       -             INV_X2     0.002   8.944    4.038  
      RESULTS_CONV_INST/p10769A29208       A ^ -> ZN v   INV_X2     0.338   9.282    4.376  
      RESULTS_CONV_INST/FE_OFCC446_n_1638  -             BUF_X16    0.000   9.282    4.376  
      RESULTS_CONV_INST/FE_OFCC446_n_1638  A v -> Z v    BUF_X16    0.636   9.918    5.012  
      RESULTS_CONV_INST/p10798A            -             AND2_X1    0.000   9.918    5.012  
      RESULTS_CONV_INST/p10798A            A2 v -> ZN v  AND2_X1    0.412   10.329   5.424  
      RESULTS_CONV_INST/p11241A            -             INV_X4     0.000   10.329   5.424  
      RESULTS_CONV_INST/p11241A            A v -> ZN ^   INV_X4     0.962   11.291   6.386  
      RESULTS_CONV_INST/p9862A             -             OAI221_X1  0.000   11.292   6.386  
      RESULTS_CONV_INST/p9862A             B1 ^ -> ZN v  OAI221_X1  0.736   12.028   7.123  
      RESULTS_CONV_INST/out_p2_reg[3]      -             DFFS_X1    0.000   12.028   7.123  
      ---------------------------------------------------------------------------------------
Path 444: VIOLATED Setup Check with Pin RESULTS_CONV_INST/out_p1_reg[6]/CK 
Endpoint:   RESULTS_CONV_INST/out_p1_reg[6]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[1]/Q  (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.246
- Setup                         1.160
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.686
- Arrival Time                 12.589
= Slack Time                   -4.903
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.159
     = Beginpoint Arrival Time       5.159
      ----------------------------------------------------------------------------------
      Instance                         Arc           Cell      Retime  Arrival  Required  
                                                               Delay   Time     Time  
      ----------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[1]   CK ^          -         -       5.159    0.256  
      RESULTS_CONV_INST/state_reg[1]   CK ^ -> Q ^   SDFFR_X2  1.787   6.947    2.044  
      RESULTS_CONV_INST/p9641A29418    -             NAND2_X1  0.000   6.947    2.044  
      RESULTS_CONV_INST/p9641A29418    A1 ^ -> ZN v  NAND2_X1  0.621   7.568    2.665  
      RESULTS_CONV_INST/p10649A        -             NOR2_X1   0.000   7.568    2.665  
      RESULTS_CONV_INST/p10649A        A1 v -> ZN ^  NOR2_X1   1.026   8.594    3.691  
      RESULTS_CONV_INST/p10653A        -             NAND2_X2  0.000   8.594    3.691  
      RESULTS_CONV_INST/p10653A        A1 ^ -> ZN v  NAND2_X2  0.975   9.569    4.666  
      RESULTS_CONV_INST/p10656A        -             NOR2_X1   0.000   9.569    4.666  
      RESULTS_CONV_INST/p10656A        A1 v -> ZN ^  NOR2_X1   1.351   10.919   6.016  
      RESULTS_CONV_INST/p10685A        -             NAND2_X1  0.000   10.919   6.016  
      RESULTS_CONV_INST/p10685A        A1 ^ -> ZN v  NAND2_X1  0.731   11.651   6.748  
      RESULTS_CONV_INST/p11002A        -             OAI21_X1  0.000   11.651   6.748  
      RESULTS_CONV_INST/p11002A        A v -> ZN ^   OAI21_X1  0.938   12.589   7.686  
      RESULTS_CONV_INST/out_p1_reg[6]  -             SDFFR_X2  0.000   12.589   7.686  
      ----------------------------------------------------------------------------------
Path 445: VIOLATED Late External Delay Assertion 
Endpoint:   port_pad_data_out[12]                                (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[12]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 2.600
- Arrival Time                  7.488
= Slack Time                   -4.888
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.212
     = Beginpoint Arrival Time       5.212
      -----------------------------------------------------------------------------------------------------------
      Instance                                            Arc          Cell             Retime  Arrival  Required  
                                                                                        Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[12]  CK ^         -                -       5.212    0.324  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[12]  CK ^ -> Q v  SDFFR_X1         1.434   6.646    1.757  
      TDSP_CORE_INST/FE_OFC267_port_pad_data_out_12_      -            BUF_X16          0.000   6.646    1.758  
      TDSP_CORE_INST/FE_OFC267_port_pad_data_out_12_      A v -> Z v   BUF_X16          0.430   7.076    2.188  
      FE_SIG_C614_port_pad_data_out_12_                   -            BUF_X32          0.000   7.076    2.188  
      FE_SIG_C614_port_pad_data_out_12_                   A v -> Z v   BUF_X32          0.409   7.485    2.597  
      -                                                   -            dtmf_recvr_core  0.003   7.488    2.600  
      -----------------------------------------------------------------------------------------------------------
Path 446: VIOLATED Late External Delay Assertion 
Endpoint:   scan_out1                                            (^) checked with  leading edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[2]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 2.600
- Arrival Time                  7.486
= Slack Time                   -4.886
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.176
     = Beginpoint Arrival Time       5.176
      ---------------------------------------------------------------------------------------------------------------
      Instance                                               Arc           Cell             Retime  Arrival  Required  
                                                                                            Delay   Time     Time  
      ---------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[2]      CK ^          -                -       5.176    0.291  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[2]      CK ^ -> QN ^  SDFFR_X1         1.658   6.834    1.948  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC219_scan_out1  -             BUF_X16          0.000   6.834    1.949  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC219_scan_out1  A ^ -> Z ^    BUF_X16          0.298   7.132    2.246  
      FE_SIG_C662_scan_out1                                  -             BUF_X32          0.000   7.132    2.246  
      FE_SIG_C662_scan_out1                                  A ^ -> Z ^    BUF_X32          0.348   7.480    2.595  
      -                                                      -             dtmf_recvr_core  0.005   7.486    2.600  
      ---------------------------------------------------------------------------------------------------------------
Path 447: VIOLATED Setup Check with Pin RESULTS_CONV_INST/state_reg[3]/CK 
Endpoint:   RESULTS_CONV_INST/state_reg[3]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[3]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.288
- Setup                         1.112
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.776
- Arrival Time                 12.640
= Slack Time                   -4.864
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      ---------------------------------------------------------------------------------
      Instance                        Arc           Cell      Retime  Arrival  Required  
                                                              Delay   Time     Time  
      ---------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[3]  CK ^          -         -       5.321    0.457  
      RESULTS_CONV_INST/state_reg[3]  CK ^ -> Q v   SDFFR_X2  1.384   6.705    1.841  
      RESULTS_CONV_INST/p9739A        -             INV_X4    0.000   6.705    1.841  
      RESULTS_CONV_INST/p9739A        A v -> ZN ^   INV_X4    0.366   7.071    2.207  
      RESULTS_CONV_INST/p10143A29435  -             OR2_X2    0.000   7.071    2.207  
      RESULTS_CONV_INST/p10143A29435  A2 ^ -> ZN ^  OR2_X2    0.553   7.624    2.760  
      RESULTS_CONV_INST/p10146A29306  -             OR2_X4    0.000   7.624    2.760  
      RESULTS_CONV_INST/p10146A29306  A2 ^ -> ZN ^  OR2_X4    1.717   9.341    4.477  
      RESULTS_CONV_INST/p10146A29197  -             NAND2_X1  0.000   9.342    4.477  
      RESULTS_CONV_INST/p10146A29197  A1 ^ -> ZN v  NAND2_X1  0.822   10.164   5.300  
      RESULTS_CONV_INST/p10113A       -             OR3_X4    0.000   10.164   5.300  
      RESULTS_CONV_INST/p10113A       A1 v -> ZN v  OR3_X4    1.368   11.532   6.668  
      RESULTS_CONV_INST/p7310A        -             OR4_X2    0.000   11.532   6.668  
      RESULTS_CONV_INST/p7310A        A2 v -> ZN v  OR4_X2    1.108   12.640   7.776  
      RESULTS_CONV_INST/state_reg[3]  -             SDFFR_X2  0.000   12.640   7.776  
      ---------------------------------------------------------------------------------
Path 448: VIOLATED Late External Delay Assertion 
Endpoint:   port_pad_data_out[14]                                (v) checked with  leading edge of 'refclk'
Beginpoint: TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[14]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {refclk}
Retime Analysis { GBA }
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 2.600
- Arrival Time                  7.460
= Slack Time                   -4.860
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.212
     = Beginpoint Arrival Time       5.212
      -----------------------------------------------------------------------------------------------------------
      Instance                                            Arc          Cell             Retime  Arrival  Required  
                                                                                        Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[14]  CK ^         -                -       5.212    0.352  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[14]  CK ^ -> Q v  SDFFR_X1         1.399   6.611    1.752  
      TDSP_CORE_INST/FE_OFC263_port_pad_data_out_14_      -            BUF_X16          0.000   6.611    1.752  
      TDSP_CORE_INST/FE_OFC263_port_pad_data_out_14_      A v -> Z v   BUF_X16          0.426   7.038    2.178  
      FE_SIG_C615_port_pad_data_out_14_                   -            BUF_X32          0.000   7.038    2.178  
      FE_SIG_C615_port_pad_data_out_14_                   A v -> Z v   BUF_X32          0.418   7.456    2.596  
      -                                                   -            dtmf_recvr_core  0.004   7.460    2.600  
      -----------------------------------------------------------------------------------------------------------
Path 449: VIOLATED Late External Delay Assertion 
Endpoint:   port_pad_data_out[15]                                (^) checked with  leading edge of 'm_spi_clk'
Beginpoint: TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[15]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_spi_clk}
Retime Analysis { GBA }
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 2.600
- Arrival Time                  7.438
= Slack Time                   -4.838
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.212
     = Beginpoint Arrival Time       5.212
      -----------------------------------------------------------------------------------------------------------
      Instance                                            Arc          Cell             Retime  Arrival  Required  
                                                                                        Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[15]  CK ^         -                -       5.212    0.374  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[15]  CK ^ -> Q ^  SDFFR_X1         1.471   6.683    1.845  
      TDSP_CORE_INST/FE_OFC261_port_pad_data_out_15_      -            BUF_X16          0.000   6.683    1.845  
      TDSP_CORE_INST/FE_OFC261_port_pad_data_out_15_      A ^ -> Z ^   BUF_X16          0.268   6.950    2.113  
      TDSP_CORE_INST/FE_SIG_C617_port_pad_data_out_15_    -            BUF_X32          0.000   6.950    2.113  
      TDSP_CORE_INST/FE_SIG_C617_port_pad_data_out_15_    A ^ -> Z ^   BUF_X32          0.474   7.425    2.587  
      -                                                   -            dtmf_recvr_core  0.013   7.438    2.600  
      -----------------------------------------------------------------------------------------------------------
Path 450: VIOLATED Late External Delay Assertion 
Endpoint:   port_pad_data_out[5]                                (^) checked with  leading edge of 'm_rcc_clk'
Beginpoint: TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[5]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 2.600
- Arrival Time                  7.381
= Slack Time                   -4.781
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.329
     = Beginpoint Arrival Time       5.329
      ----------------------------------------------------------------------------------------------------------
      Instance                                           Arc          Cell             Retime  Arrival  Required  
                                                                                       Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[5]  CK ^         -                -       5.329    0.548  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg[5]  CK ^ -> Q ^  SDFFR_X1         1.466   6.794    2.013  
      TDSP_CORE_INST/FE_OFC259_port_pad_data_out_5_      -            BUF_X16          0.000   6.794    2.013  
      TDSP_CORE_INST/FE_OFC259_port_pad_data_out_5_      A ^ -> Z ^   BUF_X16          0.582   7.377    2.596  
      -                                                  -            dtmf_recvr_core  0.004   7.381    2.600  
      ----------------------------------------------------------------------------------------------------------
Path 451: VIOLATED Setup Check with Pin DMA_INST/a_reg[2]/CK 
Endpoint:   DMA_INST/a_reg[2]/D             (^) checked with  leading edge of 'm_clk'
Beginpoint: DMA_INST/present_state_reg[2]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.341
- Setup                         1.189
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.752
- Arrival Time                 12.519
= Slack Time                   -4.767
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.408
     = Beginpoint Arrival Time       5.408
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell      Retime  Arrival  Required  
                                                             Delay   Time     Time  
      --------------------------------------------------------------------------------
      DMA_INST/present_state_reg[2]  CK ^          -         -       5.408    0.641  
      DMA_INST/present_state_reg[2]  CK ^ -> Q ^   SDFFR_X2  1.891   7.299    2.532  
      DMA_INST/Fp5464A               -             INV_X2    0.000   7.299    2.532  
      DMA_INST/Fp5464A               A ^ -> ZN v   INV_X2    0.621   7.921    3.154  
      DMA_INST/p5496A                -             OR2_X1    0.000   7.921    3.154  
      DMA_INST/p5496A                A1 v -> ZN v  OR2_X1    0.742   8.662    3.895  
      DMA_INST/p8929D                -             NOR3_X1   0.000   8.662    3.895  
      DMA_INST/p8929D                A1 v -> ZN ^  NOR3_X1   0.538   9.201    4.434  
      DMA_INST/FE_OFCC296_n_41       -             BUF_X4    0.000   9.201    4.434  
      DMA_INST/FE_OFCC296_n_41       A ^ -> Z ^    BUF_X4    0.770   9.971    5.204  
      DMA_INST/p8929A                -             NAND2_X1  0.000   9.971    5.204  
      DMA_INST/p8929A                A1 ^ -> ZN v  NAND2_X1  0.512   10.483   5.716  
      DMA_INST/p8931A                -             NOR2_X1   0.000   10.483   5.716  
      DMA_INST/p8931A                A2 v -> ZN ^  NOR2_X1   0.820   11.303   6.536  
      DMA_INST/g1189                 -             XOR2_X2   0.000   11.303   6.536  
      DMA_INST/g1189                 A ^ -> Z ^    XOR2_X2   1.216   12.519   7.752  
      DMA_INST/a_reg[2]              -             SDFFR_X2  0.000   12.519   7.752  
      --------------------------------------------------------------------------------
Path 452: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/go_port_reg/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/go_port_reg/D      (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.314
- Setup                         1.192
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.722
- Arrival Time                 12.452
= Slack Time                   -4.730
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      -----------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell      Retime  Arrival  Required  
                                                                                  Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -         -       5.286    0.556  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1  1.427   6.713    1.983  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4    0.000   6.713    1.983  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4    1.542   8.255    3.525  
      TDSP_CORE_INST/EXECUTE_INST/p10383A                 -             NAND2_X1  0.003   8.258    3.528  
      TDSP_CORE_INST/EXECUTE_INST/p10383A                 A2 ^ -> ZN v  NAND2_X1  1.236   9.494    4.763  
      TDSP_CORE_INST/EXECUTE_INST/p10666A                 -             INV_X2    0.000   9.494    4.763  
      TDSP_CORE_INST/EXECUTE_INST/p10666A                 A v -> ZN ^   INV_X2    1.469   10.962   6.232  
      TDSP_CORE_INST/EXECUTE_INST/p11663A                 -             NAND2_X1  0.000   10.962   6.232  
      TDSP_CORE_INST/EXECUTE_INST/p11663A                 A1 ^ -> ZN v  NAND2_X1  0.459   11.422   6.691  
      TDSP_CORE_INST/EXECUTE_INST/p9935A                  -             OAI22_X1  0.000   11.422   6.691  
      TDSP_CORE_INST/EXECUTE_INST/p9935A                  A1 v -> ZN ^  OAI22_X1  1.030   12.452   7.722  
      TDSP_CORE_INST/EXECUTE_INST/go_port_reg             -             SDFFR_X2  0.000   12.452   7.722  
      -----------------------------------------------------------------------------------------------------
Path 453: VIOLATED Setup Check with Pin RESULTS_CONV_INST/out_p2_reg[1]/CK 
Endpoint:   RESULTS_CONV_INST/out_p2_reg[1]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[0]/Q  (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.260
- Setup                         1.787
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.073
- Arrival Time                 11.788
= Slack Time                   -4.715
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      ---------------------------------------------------------------------------------------
      Instance                             Arc           Cell       Retime  Arrival  Required  
                                                                    Delay   Time     Time  
      ---------------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[0]       CK ^          -          -       5.321    0.607  
      RESULTS_CONV_INST/state_reg[0]       CK ^ -> Q ^   SDFFR_X2   1.593   6.914    2.200  
      RESULTS_CONV_INST/p10292A29447       -             OR2_X2     0.000   6.914    2.200  
      RESULTS_CONV_INST/p10292A29447       A1 ^ -> ZN ^  OR2_X2     0.609   7.523    2.809  
      RESULTS_CONV_INST/p10755A            -             INV_X4     0.000   7.523    2.809  
      RESULTS_CONV_INST/p10755A            A ^ -> ZN v   INV_X4     0.233   7.756    3.042  
      RESULTS_CONV_INST/p10730A            -             NAND2_X2   0.000   7.756    3.042  
      RESULTS_CONV_INST/p10730A            A1 v -> ZN ^  NAND2_X2   1.185   8.942    4.227  
      RESULTS_CONV_INST/p10769A29208       -             INV_X2     0.002   8.944    4.229  
      RESULTS_CONV_INST/p10769A29208       A ^ -> ZN v   INV_X2     0.338   9.282    4.567  
      RESULTS_CONV_INST/FE_OFCC446_n_1638  -             BUF_X16    0.000   9.282    4.567  
      RESULTS_CONV_INST/FE_OFCC446_n_1638  A v -> Z v    BUF_X16    0.636   9.918    5.203  
      RESULTS_CONV_INST/p10798A            -             AND2_X1    0.000   9.918    5.203  
      RESULTS_CONV_INST/p10798A            A2 v -> ZN v  AND2_X1    0.412   10.329   5.614  
      RESULTS_CONV_INST/p9470A             -             AOI221_X2  0.000   10.329   5.614  
      RESULTS_CONV_INST/p9470A             B2 v -> ZN ^  AOI221_X2  1.094   11.424   6.709  
      RESULTS_CONV_INST/p9370A             -             INV_X1     0.000   11.424   6.709  
      RESULTS_CONV_INST/p9370A             A ^ -> ZN v   INV_X1     0.364   11.788   7.073  
      RESULTS_CONV_INST/out_p2_reg[1]      -             DFFS_X1    0.000   11.788   7.073  
      ---------------------------------------------------------------------------------------
Path 454: VIOLATED Setup Check with Pin RESULTS_CONV_INST/state_reg[2]/CK 
Endpoint:   RESULTS_CONV_INST/state_reg[2]/D  (^) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/out_p2_reg[0]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.288
- Setup                         0.967
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.921
- Arrival Time                 12.522
= Slack Time                   -4.602
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.319
     = Beginpoint Arrival Time       5.319
      -------------------------------------------------------------------------------------
      Instance                           Arc           Cell       Retime  Arrival  Required  
                                                                  Delay   Time     Time  
      -------------------------------------------------------------------------------------
      RESULTS_CONV_INST/out_p2_reg[0]    CK ^          -          -       5.319    0.718  
      RESULTS_CONV_INST/out_p2_reg[0]    CK ^ -> Q ^   DFFS_X1    1.354   6.673    2.072  
      RESULTS_CONV_INST/FE_OFC237_n_199  -             BUF_X4     0.000   6.674    2.072  
      RESULTS_CONV_INST/FE_OFC237_n_199  A ^ -> Z ^    BUF_X4     0.647   7.321    2.719  
      RESULTS_CONV_INST/p7725A           -             XOR2_X2    0.000   7.321    2.719  
      RESULTS_CONV_INST/p7725A           A ^ -> Z v    XOR2_X2    0.430   7.751    3.149  
      RESULTS_CONV_INST/p7598A           -             NOR4_X2    0.000   7.751    3.149  
      RESULTS_CONV_INST/p7598A           A1 v -> ZN ^  NOR4_X2    1.194   8.945    4.343  
      RESULTS_CONV_INST/p7348A29133      -             OAI211_X1  0.000   8.945    4.343  
      RESULTS_CONV_INST/p7348A29133      A ^ -> ZN v   OAI211_X1  0.925   9.870    5.268  
      RESULTS_CONV_INST/p7355A           -             AOI221_X2  0.000   9.870    5.268  
      RESULTS_CONV_INST/p7355A           A v -> ZN ^   AOI221_X2  1.541   11.411   6.809  
      RESULTS_CONV_INST/p7348A           -             OR3_X2     0.000   11.411   6.810  
      RESULTS_CONV_INST/p7348A           A1 ^ -> ZN ^  OR3_X2     1.111   12.522   7.921  
      RESULTS_CONV_INST/state_reg[2]     -             SDFFR_X2   0.000   12.522   7.921  
      -------------------------------------------------------------------------------------
Path 455: VIOLATED Setup Check with Pin RESULTS_CONV_INST/out_p2_reg[7]/CK 
Endpoint:   RESULTS_CONV_INST/out_p2_reg[7]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[0]/Q  (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.255
- Setup                         1.737
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.118
- Arrival Time                 11.649
= Slack Time                   -4.531
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      ----------------------------------------------------------------------------------
      Instance                         Arc           Cell      Retime  Arrival  Required  
                                                               Delay   Time     Time  
      ----------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[0]   CK ^          -         -       5.321    0.790  
      RESULTS_CONV_INST/state_reg[0]   CK ^ -> Q ^   SDFFR_X2  1.593   6.914    2.383  
      RESULTS_CONV_INST/p10292A29447   -             OR2_X2    0.000   6.914    2.383  
      RESULTS_CONV_INST/p10292A29447   A1 ^ -> ZN ^  OR2_X2    0.609   7.523    2.992  
      RESULTS_CONV_INST/p10755A        -             INV_X4    0.000   7.523    2.992  
      RESULTS_CONV_INST/p10755A        A ^ -> ZN v   INV_X4    0.233   7.756    3.225  
      RESULTS_CONV_INST/p10730A        -             NAND2_X2  0.000   7.756    3.225  
      RESULTS_CONV_INST/p10730A        A1 v -> ZN ^  NAND2_X2  1.185   8.942    4.411  
      RESULTS_CONV_INST/p10987A        -             NOR2_X2   0.002   8.944    4.412  
      RESULTS_CONV_INST/p10987A        A2 ^ -> ZN v  NOR2_X2   0.994   9.937    5.406  
      RESULTS_CONV_INST/p11498A        -             INV_X2    0.000   9.937    5.406  
      RESULTS_CONV_INST/p11498A        A v -> ZN ^   INV_X2    1.175   11.113   6.581  
      RESULTS_CONV_INST/p9656A29150    -             OAI21_X1  0.000   11.113   6.581  
      RESULTS_CONV_INST/p9656A29150    A ^ -> ZN v   OAI21_X1  0.537   11.649   7.118  
      RESULTS_CONV_INST/out_p2_reg[7]  -             DFFS_X1   0.000   11.649   7.118  
      ----------------------------------------------------------------------------------
Path 456: VIOLATED Setup Check with Pin RESULTS_CONV_INST/out_p2_reg[2]/CK 
Endpoint:   RESULTS_CONV_INST/out_p2_reg[2]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[0]/Q  (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.288
- Setup                         1.761
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.127
- Arrival Time                 11.658
= Slack Time                   -4.531
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      ---------------------------------------------------------------------------------------
      Instance                             Arc           Cell       Retime  Arrival  Required  
                                                                    Delay   Time     Time  
      ---------------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[0]       CK ^          -          -       5.321    0.791  
      RESULTS_CONV_INST/state_reg[0]       CK ^ -> Q ^   SDFFR_X2   1.593   6.914    2.384  
      RESULTS_CONV_INST/p10292A29447       -             OR2_X2     0.000   6.914    2.384  
      RESULTS_CONV_INST/p10292A29447       A1 ^ -> ZN ^  OR2_X2     0.609   7.523    2.992  
      RESULTS_CONV_INST/p10755A            -             INV_X4     0.000   7.523    2.993  
      RESULTS_CONV_INST/p10755A            A ^ -> ZN v   INV_X4     0.233   7.756    3.226  
      RESULTS_CONV_INST/p10730A            -             NAND2_X2   0.000   7.756    3.226  
      RESULTS_CONV_INST/p10730A            A1 v -> ZN ^  NAND2_X2   1.185   8.942    4.411  
      RESULTS_CONV_INST/p10769A29208       -             INV_X2     0.002   8.944    4.413  
      RESULTS_CONV_INST/p10769A29208       A ^ -> ZN v   INV_X2     0.338   9.282    4.751  
      RESULTS_CONV_INST/FE_OFCC446_n_1638  -             BUF_X16    0.000   9.282    4.751  
      RESULTS_CONV_INST/FE_OFCC446_n_1638  A v -> Z v    BUF_X16    0.636   9.918    5.387  
      RESULTS_CONV_INST/p10798A            -             AND2_X1    0.000   9.918    5.387  
      RESULTS_CONV_INST/p10798A            A2 v -> ZN v  AND2_X1    0.412   10.329   5.798  
      RESULTS_CONV_INST/p9201A             -             AOI221_X2  0.000   10.329   5.798  
      RESULTS_CONV_INST/p9201A             B2 v -> ZN ^  AOI221_X2  0.936   11.265   6.734  
      RESULTS_CONV_INST/p9101A             -             INV_X1     0.000   11.265   6.734  
      RESULTS_CONV_INST/p9101A             A ^ -> ZN v   INV_X1     0.393   11.658   7.127  
      RESULTS_CONV_INST/out_p2_reg[2]      -             DFFS_X1    0.000   11.658   7.127  
      ---------------------------------------------------------------------------------------
Path 457: VIOLATED Setup Check with Pin RESULTS_CONV_INST/out_p2_reg[0]/CK 
Endpoint:   RESULTS_CONV_INST/out_p2_reg[0]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[0]/Q  (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.286
- Setup                         1.760
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.125
- Arrival Time                 11.631
= Slack Time                   -4.505
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      ---------------------------------------------------------------------------------------
      Instance                             Arc           Cell       Retime  Arrival  Required  
                                                                    Delay   Time     Time  
      ---------------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[0]       CK ^          -          -       5.321    0.816  
      RESULTS_CONV_INST/state_reg[0]       CK ^ -> Q ^   SDFFR_X2   1.593   6.914    2.409  
      RESULTS_CONV_INST/p10292A29447       -             OR2_X2     0.000   6.914    2.409  
      RESULTS_CONV_INST/p10292A29447       A1 ^ -> ZN ^  OR2_X2     0.609   7.523    3.018  
      RESULTS_CONV_INST/p10755A            -             INV_X4     0.000   7.523    3.018  
      RESULTS_CONV_INST/p10755A            A ^ -> ZN v   INV_X4     0.233   7.756    3.251  
      RESULTS_CONV_INST/p10730A            -             NAND2_X2   0.000   7.756    3.251  
      RESULTS_CONV_INST/p10730A            A1 v -> ZN ^  NAND2_X2   1.185   8.942    4.437  
      RESULTS_CONV_INST/p10769A29208       -             INV_X2     0.002   8.944    4.438  
      RESULTS_CONV_INST/p10769A29208       A ^ -> ZN v   INV_X2     0.338   9.282    4.777  
      RESULTS_CONV_INST/FE_OFCC446_n_1638  -             BUF_X16    0.000   9.282    4.777  
      RESULTS_CONV_INST/FE_OFCC446_n_1638  A v -> Z v    BUF_X16    0.636   9.918    5.412  
      RESULTS_CONV_INST/p10798A            -             AND2_X1    0.000   9.918    5.412  
      RESULTS_CONV_INST/p10798A            A2 v -> ZN v  AND2_X1    0.412   10.329   5.824  
      RESULTS_CONV_INST/p9438A             -             AOI221_X2  0.000   10.329   5.824  
      RESULTS_CONV_INST/p9438A             B2 v -> ZN ^  AOI221_X2  0.911   11.240   6.735  
      RESULTS_CONV_INST/p9338A             -             INV_X1     0.000   11.240   6.735  
      RESULTS_CONV_INST/p9338A             A ^ -> ZN v   INV_X1     0.391   11.631   7.125  
      RESULTS_CONV_INST/out_p2_reg[0]      -             DFFS_X1    0.000   11.631   7.125  
      ---------------------------------------------------------------------------------------
Path 458: VIOLATED Setup Check with Pin DIGIT_REG_INST/flag_out_reg/CK 
Endpoint:   DIGIT_REG_INST/flag_out_reg/D     (v) checked with  leading edge of 'm_digit_clk'
Beginpoint: RESULTS_CONV_INST/dout_flag_reg/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_digit_clk}
Retime Analysis { GBA }
Other End Arrival Time          1.252
- Setup                         1.660
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 3.192
- Arrival Time                  7.617
= Slack Time                   -4.425
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.329
     = Beginpoint Arrival Time       5.329
      ---------------------------------------------------------------------------------
      Instance                         Arc          Cell      Retime  Arrival  Required  
                                                              Delay   Time     Time  
      ---------------------------------------------------------------------------------
      RESULTS_CONV_INST/dout_flag_reg  CK ^         -         -       5.329    0.904  
      RESULTS_CONV_INST/dout_flag_reg  CK ^ -> Q v  SDFFR_X1  1.379   6.708    2.283  
      FE_OFC240_flag_out               -            BUF_X16   0.000   6.708    2.283  
      FE_OFC240_flag_out               A v -> Z v   BUF_X16   0.426   7.133    2.709  
      FE_SIG_C618_FE_OFN240_flag_out   -            BUF_X32   0.000   7.134    2.709  
      FE_SIG_C618_FE_OFN240_flag_out   A v -> Z v   BUF_X32   0.462   7.596    3.171  
      DIGIT_REG_INST/flag_out_reg      -            DFFS_X1   0.021   7.617    3.192  
      ---------------------------------------------------------------------------------
Path 459: VIOLATED Setup Check with Pin RESULTS_CONV_INST/clear_flag_reg/CK 
Endpoint:   RESULTS_CONV_INST/clear_flag_reg/D (v) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[0]/Q   (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.286
- Setup                         1.207
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.678
- Arrival Time                 12.078
= Slack Time                   -4.400
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      --------------------------------------------------------------------------------------
      Instance                             Arc           Cell      Retime  Arrival  Required  
                                                                   Delay   Time     Time  
      --------------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[0]       CK ^          -         -       5.321    0.922  
      RESULTS_CONV_INST/state_reg[0]       CK ^ -> Q ^   SDFFR_X2  1.593   6.914    2.515  
      RESULTS_CONV_INST/p10292A29447       -             OR2_X2    0.000   6.914    2.515  
      RESULTS_CONV_INST/p10292A29447       A1 ^ -> ZN ^  OR2_X2    0.609   7.523    3.124  
      RESULTS_CONV_INST/p10755A            -             INV_X4    0.000   7.523    3.124  
      RESULTS_CONV_INST/p10755A            A ^ -> ZN v   INV_X4    0.233   7.756    3.357  
      RESULTS_CONV_INST/p10730A            -             NAND2_X2  0.000   7.756    3.357  
      RESULTS_CONV_INST/p10730A            A1 v -> ZN ^  NAND2_X2  1.185   8.942    4.542  
      RESULTS_CONV_INST/p10769A29208       -             INV_X2    0.002   8.944    4.544  
      RESULTS_CONV_INST/p10769A29208       A ^ -> ZN v   INV_X2    0.338   9.282    4.882  
      RESULTS_CONV_INST/FE_OFCC446_n_1638  -             BUF_X16   0.000   9.282    4.882  
      RESULTS_CONV_INST/FE_OFCC446_n_1638  A v -> Z v    BUF_X16   0.636   9.918    5.518  
      RESULTS_CONV_INST/p10798A            -             AND2_X1   0.000   9.918    5.518  
      RESULTS_CONV_INST/p10798A            A2 v -> ZN v  AND2_X1   0.412   10.329   5.930  
      RESULTS_CONV_INST/p11241A            -             INV_X4    0.000   10.329   5.930  
      RESULTS_CONV_INST/p11241A            A v -> ZN ^   INV_X4    0.962   11.291   6.892  
      RESULTS_CONV_INST/p11620A            -             OAI21_X1  0.000   11.292   6.892  
      RESULTS_CONV_INST/p11620A            A ^ -> ZN v   OAI21_X1  0.786   12.077   7.678  
      RESULTS_CONV_INST/clear_flag_reg     -             SDFFR_X2  0.000   12.078   7.678  
      --------------------------------------------------------------------------------------
Path 460: VIOLATED Setup Check with Pin RESULTS_CONV_INST/state_reg[0]/CK 
Endpoint:   RESULTS_CONV_INST/state_reg[0]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[0]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.288
- Setup                         1.235
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.653
- Arrival Time                 12.027
= Slack Time                   -4.374
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      --------------------------------------------------------------------------------------
      Instance                             Arc           Cell      Retime  Arrival  Required  
                                                                   Delay   Time     Time  
      --------------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[0]       CK ^          -         -       5.321    0.947  
      RESULTS_CONV_INST/state_reg[0]       CK ^ -> Q ^   SDFFR_X2  1.593   6.914    2.540  
      RESULTS_CONV_INST/p10292A29447       -             OR2_X2    0.000   6.914    2.540  
      RESULTS_CONV_INST/p10292A29447       A1 ^ -> ZN ^  OR2_X2    0.609   7.523    3.149  
      RESULTS_CONV_INST/p10755A            -             INV_X4    0.000   7.523    3.149  
      RESULTS_CONV_INST/p10755A            A ^ -> ZN v   INV_X4    0.233   7.756    3.382  
      RESULTS_CONV_INST/p10730A            -             NAND2_X2  0.000   7.756    3.382  
      RESULTS_CONV_INST/p10730A            A1 v -> ZN ^  NAND2_X2  1.185   8.942    4.568  
      RESULTS_CONV_INST/p10769A29208       -             INV_X2    0.002   8.944    4.569  
      RESULTS_CONV_INST/p10769A29208       A ^ -> ZN v   INV_X2    0.338   9.282    4.908  
      RESULTS_CONV_INST/FE_OFCC446_n_1638  -             BUF_X16   0.000   9.282    4.908  
      RESULTS_CONV_INST/FE_OFCC446_n_1638  A v -> Z v    BUF_X16   0.636   9.918    5.543  
      RESULTS_CONV_INST/p10798A            -             AND2_X1   0.000   9.918    5.543  
      RESULTS_CONV_INST/p10798A            A2 v -> ZN v  AND2_X1   0.412   10.329   5.955  
      RESULTS_CONV_INST/p11241A            -             INV_X4    0.000   10.329   5.955  
      RESULTS_CONV_INST/p11241A            A v -> ZN ^   INV_X4    0.962   11.291   6.917  
      RESULTS_CONV_INST/p11517A            -             NAND3_X1  0.000   11.292   6.917  
      RESULTS_CONV_INST/p11517A            A3 ^ -> ZN v  NAND3_X1  0.735   12.027   7.653  
      RESULTS_CONV_INST/state_reg[0]       -             SDFFR_X2  0.000   12.027   7.653  
      --------------------------------------------------------------------------------------
Path 461: VIOLATED Setup Check with Pin DIGIT_REG_INST/digit_out_reg[7]/CK 
Endpoint:   DIGIT_REG_INST/digit_out_reg[7]/D (v) checked with  leading edge of 'm_digit_clk'
Beginpoint: RESULTS_CONV_INST/dout_reg[7]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_digit_clk}
Retime Analysis { GBA }
Other End Arrival Time          1.252
- Setup                         1.654
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 3.198
- Arrival Time                  7.467
= Slack Time                   -4.269
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.296
     = Beginpoint Arrival Time       5.296
      --------------------------------------------------------------------------------------
      Instance                               Arc          Cell     Retime  Arrival  Required  
                                                                   Delay   Time     Time  
      --------------------------------------------------------------------------------------
      RESULTS_CONV_INST/dout_reg[7]          CK ^         -        -       5.296    1.027  
      RESULTS_CONV_INST/dout_reg[7]          CK ^ -> Q v  DFFS_X1  1.073   6.369    2.100  
      RESULTS_CONV_INST/FE_OFCC435_digit_7_  -            BUF_X4   0.000   6.369    2.100  
      RESULTS_CONV_INST/FE_OFCC435_digit_7_  A v -> Z v   BUF_X4   0.334   6.703    2.434  
      FE_OFC229_digit_7_                     -            BUF_X16  0.000   6.703    2.434  
      FE_OFC229_digit_7_                     A v -> Z v   BUF_X16  0.315   7.019    2.750  
      FE_SIG_C620_FE_OFN229_digit_7_         -            BUF_X32  0.000   7.019    2.750  
      FE_SIG_C620_FE_OFN229_digit_7_         A v -> Z v   BUF_X32  0.435   7.454    3.185  
      DIGIT_REG_INST/digit_out_reg[7]        -            DFFS_X1  0.014   7.467    3.198  
      --------------------------------------------------------------------------------------
Path 462: VIOLATED Setup Check with Pin TDSP_CORE_INST/DECODE_INST/ir_reg[15]/CK 
Endpoint:   TDSP_CORE_INST/DECODE_INST/ir_reg[15]/D        (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.314
- Setup                         1.287
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.627
- Arrival Time                 11.871
= Slack Time                   -4.244
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      -----------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell      Retime  Arrival  Required  
                                                                                  Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -         -       5.286    1.042  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1  1.427   6.713    2.469  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4    0.000   6.713    2.469  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4    1.542   8.255    4.011  
      TDSP_CORE_INST/DECODE_INST/p10910A                  -             NAND2_X2  0.002   8.257    4.013  
      TDSP_CORE_INST/DECODE_INST/p10910A                  A2 ^ -> ZN v  NAND2_X2  1.495   9.752    5.508  
      TDSP_CORE_INST/DECODE_INST/p11878A                  -             OAI21_X1  0.000   9.752    5.508  
      TDSP_CORE_INST/DECODE_INST/p11878A                  B1 v -> ZN ^  OAI21_X1  2.119   11.871   7.627  
      TDSP_CORE_INST/DECODE_INST/ir_reg[15]               -             SDFFR_X1  0.000   11.871   7.627  
      -----------------------------------------------------------------------------------------------------
Path 463: VIOLATED Setup Check with Pin TDSP_CORE_INST/DECODE_INST/ir_reg[8]/CK 
Endpoint:   TDSP_CORE_INST/DECODE_INST/ir_reg[8]/SE        (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.226
- Setup                         1.234
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.591
- Arrival Time                 11.758
= Slack Time                   -4.167
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      -----------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell      Retime  Arrival  Required  
                                                                                  Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -         -       5.286    1.120  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1  1.427   6.713    2.547  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4    0.000   6.713    2.547  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4    1.542   8.255    4.089  
      TDSP_CORE_INST/DECODE_INST/p10910A                  -             NAND2_X2  0.002   8.257    4.090  
      TDSP_CORE_INST/DECODE_INST/p10910A                  A2 ^ -> ZN v  NAND2_X2  1.495   9.752    5.585  
      TDSP_CORE_INST/DECODE_INST/p11675A                  -             INV_X16   0.000   9.752    5.585  
      TDSP_CORE_INST/DECODE_INST/p11675A                  A v -> ZN ^   INV_X16   2.002   11.754   7.587  
      TDSP_CORE_INST/DECODE_INST/ir_reg[8]                -             SDFFS_X2  0.004   11.758   7.591  
      -----------------------------------------------------------------------------------------------------
Path 464: VIOLATED Setup Check with Pin TDSP_CORE_INST/DECODE_INST/ir_reg[11]/CK 
Endpoint:   TDSP_CORE_INST/DECODE_INST/ir_reg[11]/SE       (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.226
- Setup                         1.234
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.591
- Arrival Time                 11.758
= Slack Time                   -4.167
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      -----------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell      Retime  Arrival  Required  
                                                                                  Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -         -       5.286    1.120  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1  1.427   6.713    2.547  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4    0.000   6.713    2.547  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4    1.542   8.255    4.089  
      TDSP_CORE_INST/DECODE_INST/p10910A                  -             NAND2_X2  0.002   8.257    4.090  
      TDSP_CORE_INST/DECODE_INST/p10910A                  A2 ^ -> ZN v  NAND2_X2  1.495   9.752    5.585  
      TDSP_CORE_INST/DECODE_INST/p11675A                  -             INV_X16   0.000   9.752    5.585  
      TDSP_CORE_INST/DECODE_INST/p11675A                  A v -> ZN ^   INV_X16   2.002   11.754   7.587  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]               -             SDFFS_X2  0.004   11.758   7.591  
      -----------------------------------------------------------------------------------------------------
Path 465: VIOLATED Recovery Check with Pin RESULTS_CONV_INST/go_reg/CK 
Endpoint:   RESULTS_CONV_INST/go_reg/RN        (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: RESULTS_CONV_INST/clear_flag_reg/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {async_default}
Retime Analysis { GBA }
Other End Arrival Time          3.517
- Recovery                     -0.696
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 3.813
- Arrival Time                  7.980
= Slack Time                   -4.166
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.319
     = Beginpoint Arrival Time       5.319
      -------------------------------------------------------------------------------------
      Instance                            Arc           Cell      Retime  Arrival  Required  
                                                                  Delay   Time     Time  
      -------------------------------------------------------------------------------------
      RESULTS_CONV_INST/clear_flag_reg    CK ^          -         -       5.319    1.153  
      RESULTS_CONV_INST/clear_flag_reg    CK ^ -> Q v   SDFFR_X2  1.383   6.702    2.536  
      RESULTS_CONV_INST/p214748365A29258  -             OAI21_X1  0.000   6.702    2.536  
      RESULTS_CONV_INST/p214748365A29258  B1 v -> ZN ^  OAI21_X1  1.277   7.980    3.813  
      RESULTS_CONV_INST/go_reg            -             SDFFR_X2  0.000   7.980    3.813  
      -------------------------------------------------------------------------------------
Path 466: VIOLATED Setup Check with Pin TDSP_CORE_INST/DECODE_INST/decode_reg[8]/CK 
Endpoint:   TDSP_CORE_INST/DECODE_INST/decode_reg[8]/SE    (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.226
- Setup                         1.234
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.591
- Arrival Time                 11.757
= Slack Time                   -4.166
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      -----------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell      Retime  Arrival  Required  
                                                                                  Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -         -       5.286    1.120  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1  1.427   6.713    2.548  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4    0.000   6.713    2.548  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4    1.542   8.255    4.089  
      TDSP_CORE_INST/DECODE_INST/p10910A                  -             NAND2_X2  0.002   8.257    4.091  
      TDSP_CORE_INST/DECODE_INST/p10910A                  A2 ^ -> ZN v  NAND2_X2  1.495   9.752    5.586  
      TDSP_CORE_INST/DECODE_INST/p11675A                  -             INV_X16   0.000   9.752    5.586  
      TDSP_CORE_INST/DECODE_INST/p11675A                  A v -> ZN ^   INV_X16   2.002   11.754   7.588  
      TDSP_CORE_INST/DECODE_INST/decode_reg[8]            -             SDFFS_X2  0.004   11.757   7.591  
      -----------------------------------------------------------------------------------------------------
Path 467: VIOLATED Setup Check with Pin TDSP_CORE_INST/DECODE_INST/ir_reg[14]/CK 
Endpoint:   TDSP_CORE_INST/DECODE_INST/ir_reg[14]/SE       (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.231
- Setup                         1.234
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.597
- Arrival Time                 11.755
= Slack Time                   -4.158
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      -----------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell      Retime  Arrival  Required  
                                                                                  Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -         -       5.286    1.128  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1  1.427   6.713    2.555  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4    0.000   6.713    2.555  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4    1.542   8.255    4.097  
      TDSP_CORE_INST/DECODE_INST/p10910A                  -             NAND2_X2  0.002   8.257    4.099  
      TDSP_CORE_INST/DECODE_INST/p10910A                  A2 ^ -> ZN v  NAND2_X2  1.495   9.752    5.594  
      TDSP_CORE_INST/DECODE_INST/p11675A                  -             INV_X16   0.000   9.752    5.594  
      TDSP_CORE_INST/DECODE_INST/p11675A                  A v -> ZN ^   INV_X16   2.002   11.754   7.595  
      TDSP_CORE_INST/DECODE_INST/ir_reg[14]               -             SDFFS_X2  0.002   11.755   7.597  
      -----------------------------------------------------------------------------------------------------
Path 468: VIOLATED Setup Check with Pin TDSP_CORE_INST/DECODE_INST/ir_reg[10]/CK 
Endpoint:   TDSP_CORE_INST/DECODE_INST/ir_reg[10]/SE       (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.286
- Setup                         1.232
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.654
- Arrival Time                 11.758
= Slack Time                   -4.104
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      -----------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell      Retime  Arrival  Required  
                                                                                  Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -         -       5.286    1.182  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1  1.427   6.713    2.609  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4    0.000   6.713    2.609  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4    1.542   8.255    4.151  
      TDSP_CORE_INST/DECODE_INST/p10910A                  -             NAND2_X2  0.002   8.257    4.152  
      TDSP_CORE_INST/DECODE_INST/p10910A                  A2 ^ -> ZN v  NAND2_X2  1.495   9.752    5.648  
      TDSP_CORE_INST/DECODE_INST/p11675A                  -             INV_X16   0.000   9.752    5.648  
      TDSP_CORE_INST/DECODE_INST/p11675A                  A v -> ZN ^   INV_X16   2.002   11.754   7.649  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]               -             SDFFS_X2  0.005   11.758   7.654  
      -----------------------------------------------------------------------------------------------------
Path 469: VIOLATED Setup Check with Pin TDSP_CORE_INST/DECODE_INST/ir_reg[9]/CK 
Endpoint:   TDSP_CORE_INST/DECODE_INST/ir_reg[9]/SE        (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.286
- Setup                         1.232
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.654
- Arrival Time                 11.758
= Slack Time                   -4.104
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      -----------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell      Retime  Arrival  Required  
                                                                                  Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -         -       5.286    1.182  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1  1.427   6.713    2.609  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4    0.000   6.713    2.609  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4    1.542   8.255    4.151  
      TDSP_CORE_INST/DECODE_INST/p10910A                  -             NAND2_X2  0.002   8.257    4.153  
      TDSP_CORE_INST/DECODE_INST/p10910A                  A2 ^ -> ZN v  NAND2_X2  1.495   9.752    5.648  
      TDSP_CORE_INST/DECODE_INST/p11675A                  -             INV_X16   0.000   9.752    5.648  
      TDSP_CORE_INST/DECODE_INST/p11675A                  A v -> ZN ^   INV_X16   2.002   11.754   7.649  
      TDSP_CORE_INST/DECODE_INST/ir_reg[9]                -             SDFFS_X2  0.004   11.758   7.654  
      -----------------------------------------------------------------------------------------------------
Path 470: VIOLATED Setup Check with Pin TDSP_CORE_INST/DECODE_INST/decode_reg[10]/CK 
Endpoint:   TDSP_CORE_INST/DECODE_INST/decode_reg[10]/SE   (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.286
- Setup                         1.232
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.654
- Arrival Time                 11.758
= Slack Time                   -4.104
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      -----------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell      Retime  Arrival  Required  
                                                                                  Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -         -       5.286    1.182  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1  1.427   6.713    2.609  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4    0.000   6.713    2.609  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4    1.542   8.255    4.151  
      TDSP_CORE_INST/DECODE_INST/p10910A                  -             NAND2_X2  0.002   8.257    4.153  
      TDSP_CORE_INST/DECODE_INST/p10910A                  A2 ^ -> ZN v  NAND2_X2  1.495   9.752    5.648  
      TDSP_CORE_INST/DECODE_INST/p11675A                  -             INV_X16   0.000   9.752    5.648  
      TDSP_CORE_INST/DECODE_INST/p11675A                  A v -> ZN ^   INV_X16   2.002   11.754   7.649  
      TDSP_CORE_INST/DECODE_INST/decode_reg[10]           -             SDFFS_X2  0.004   11.758   7.654  
      -----------------------------------------------------------------------------------------------------
Path 471: VIOLATED Setup Check with Pin TDSP_CORE_INST/DECODE_INST/decode_reg[13]/CK 
Endpoint:   TDSP_CORE_INST/DECODE_INST/decode_reg[13]/SE   (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.286
- Setup                         1.232
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.654
- Arrival Time                 11.757
= Slack Time                   -4.104
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      -----------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell      Retime  Arrival  Required  
                                                                                  Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -         -       5.286    1.183  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1  1.427   6.713    2.610  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4    0.000   6.713    2.610  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4    1.542   8.255    4.151  
      TDSP_CORE_INST/DECODE_INST/p10910A                  -             NAND2_X2  0.002   8.257    4.153  
      TDSP_CORE_INST/DECODE_INST/p10910A                  A2 ^ -> ZN v  NAND2_X2  1.495   9.752    5.648  
      TDSP_CORE_INST/DECODE_INST/p11675A                  -             INV_X16   0.000   9.752    5.648  
      TDSP_CORE_INST/DECODE_INST/p11675A                  A v -> ZN ^   INV_X16   2.002   11.754   7.650  
      TDSP_CORE_INST/DECODE_INST/decode_reg[13]           -             SDFFS_X2  0.004   11.757   7.654  
      -----------------------------------------------------------------------------------------------------
Path 472: VIOLATED Setup Check with Pin TDSP_CORE_INST/DECODE_INST/ir_reg[7]/CK 
Endpoint:   TDSP_CORE_INST/DECODE_INST/ir_reg[7]/SE        (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.295
- Setup                         1.228
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.667
- Arrival Time                 11.761
= Slack Time                   -4.094
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      -----------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell      Retime  Arrival  Required  
                                                                                  Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -         -       5.286    1.193  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1  1.427   6.713    2.620  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4    0.000   6.713    2.620  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4    1.542   8.255    4.161  
      TDSP_CORE_INST/DECODE_INST/p10910A                  -             NAND2_X2  0.002   8.257    4.163  
      TDSP_CORE_INST/DECODE_INST/p10910A                  A2 ^ -> ZN v  NAND2_X2  1.495   9.752    5.658  
      TDSP_CORE_INST/DECODE_INST/p11675A                  -             INV_X16   0.000   9.752    5.658  
      TDSP_CORE_INST/DECODE_INST/p11675A                  A v -> ZN ^   INV_X16   2.002   11.754   7.660  
      TDSP_CORE_INST/DECODE_INST/ir_reg[7]                -             SDFFS_X2  0.007   11.761   7.667  
      -----------------------------------------------------------------------------------------------------
Path 473: VIOLATED Setup Check with Pin TDSP_CORE_INST/DECODE_INST/decode_reg[7]/CK 
Endpoint:   TDSP_CORE_INST/DECODE_INST/decode_reg[7]/SE    (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.295
- Setup                         1.228
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.667
- Arrival Time                 11.761
= Slack Time                   -4.094
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      -----------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell      Retime  Arrival  Required  
                                                                                  Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -         -       5.286    1.193  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1  1.427   6.713    2.620  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4    0.000   6.713    2.620  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4    1.542   8.255    4.162  
      TDSP_CORE_INST/DECODE_INST/p10910A                  -             NAND2_X2  0.002   8.257    4.163  
      TDSP_CORE_INST/DECODE_INST/p10910A                  A2 ^ -> ZN v  NAND2_X2  1.495   9.752    5.658  
      TDSP_CORE_INST/DECODE_INST/p11675A                  -             INV_X16   0.000   9.752    5.658  
      TDSP_CORE_INST/DECODE_INST/p11675A                  A v -> ZN ^   INV_X16   2.002   11.754   7.660  
      TDSP_CORE_INST/DECODE_INST/decode_reg[7]            -             SDFFS_X2  0.007   11.761   7.667  
      -----------------------------------------------------------------------------------------------------
Path 474: VIOLATED Setup Check with Pin TDSP_CORE_INST/DECODE_INST/ir_reg[12]/CK 
Endpoint:   TDSP_CORE_INST/DECODE_INST/ir_reg[12]/SE       (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.314
- Setup                         1.236
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.677
- Arrival Time                 11.754
= Slack Time                   -4.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      -----------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell      Retime  Arrival  Required  
                                                                                  Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -         -       5.286    1.210  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1  1.427   6.713    2.637  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4    0.000   6.713    2.637  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4    1.542   8.255    4.178  
      TDSP_CORE_INST/DECODE_INST/p10910A                  -             NAND2_X2  0.002   8.257    4.180  
      TDSP_CORE_INST/DECODE_INST/p10910A                  A2 ^ -> ZN v  NAND2_X2  1.495   9.752    5.675  
      TDSP_CORE_INST/DECODE_INST/p11675A                  -             INV_X16   0.000   9.752    5.675  
      TDSP_CORE_INST/DECODE_INST/p11675A                  A v -> ZN ^   INV_X16   2.002   11.754   7.677  
      TDSP_CORE_INST/DECODE_INST/ir_reg[12]               -             SDFFS_X2  0.001   11.754   7.677  
      -----------------------------------------------------------------------------------------------------
Path 475: VIOLATED Setup Check with Pin TDSP_CORE_INST/DECODE_INST/decode_reg[11]/CK 
Endpoint:   TDSP_CORE_INST/DECODE_INST/decode_reg[11]/SE   (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.325
- Setup                         1.237
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.688
- Arrival Time                 11.758
= Slack Time                   -4.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      -----------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell      Retime  Arrival  Required  
                                                                                  Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -         -       5.286    1.216  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1  1.427   6.713    2.643  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4    0.000   6.713    2.643  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4    1.542   8.255    4.184  
      TDSP_CORE_INST/DECODE_INST/p10910A                  -             NAND2_X2  0.002   8.257    4.186  
      TDSP_CORE_INST/DECODE_INST/p10910A                  A2 ^ -> ZN v  NAND2_X2  1.495   9.752    5.681  
      TDSP_CORE_INST/DECODE_INST/p11675A                  -             INV_X16   0.000   9.752    5.681  
      TDSP_CORE_INST/DECODE_INST/p11675A                  A v -> ZN ^   INV_X16   2.002   11.754   7.683  
      TDSP_CORE_INST/DECODE_INST/decode_reg[11]           -             SDFFS_X2  0.005   11.758   7.688  
      -----------------------------------------------------------------------------------------------------
Path 476: VIOLATED Setup Check with Pin TDSP_CORE_INST/DECODE_INST/decode_reg[14]/CK 
Endpoint:   TDSP_CORE_INST/DECODE_INST/decode_reg[14]/SE   (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.325
- Setup                         1.237
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.688
- Arrival Time                 11.758
= Slack Time                   -4.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      -----------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell      Retime  Arrival  Required  
                                                                                  Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -         -       5.286    1.216  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1  1.427   6.713    2.643  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4    0.000   6.713    2.643  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4    1.542   8.255    4.184  
      TDSP_CORE_INST/DECODE_INST/p10910A                  -             NAND2_X2  0.002   8.257    4.186  
      TDSP_CORE_INST/DECODE_INST/p10910A                  A2 ^ -> ZN v  NAND2_X2  1.495   9.752    5.681  
      TDSP_CORE_INST/DECODE_INST/p11675A                  -             INV_X16   0.000   9.752    5.681  
      TDSP_CORE_INST/DECODE_INST/p11675A                  A v -> ZN ^   INV_X16   2.002   11.754   7.683  
      TDSP_CORE_INST/DECODE_INST/decode_reg[14]           -             SDFFS_X2  0.005   11.758   7.688  
      -----------------------------------------------------------------------------------------------------
Path 477: VIOLATED Setup Check with Pin TDSP_CORE_INST/DECODE_INST/ir_reg[13]/CK 
Endpoint:   TDSP_CORE_INST/DECODE_INST/ir_reg[13]/SE       (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.321
- Setup                         1.233
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.688
- Arrival Time                 11.755
= Slack Time                   -4.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      -----------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell      Retime  Arrival  Required  
                                                                                  Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -         -       5.286    1.219  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1  1.427   6.713    2.646  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4    0.000   6.713    2.646  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4    1.542   8.255    4.188  
      TDSP_CORE_INST/DECODE_INST/p10910A                  -             NAND2_X2  0.002   8.257    4.190  
      TDSP_CORE_INST/DECODE_INST/p10910A                  A2 ^ -> ZN v  NAND2_X2  1.495   9.752    5.685  
      TDSP_CORE_INST/DECODE_INST/p11675A                  -             INV_X16   0.000   9.752    5.685  
      TDSP_CORE_INST/DECODE_INST/p11675A                  A v -> ZN ^   INV_X16   2.002   11.754   7.687  
      TDSP_CORE_INST/DECODE_INST/ir_reg[13]               -             SDFFS_X2  0.001   11.755   7.688  
      -----------------------------------------------------------------------------------------------------
Path 478: VIOLATED Setup Check with Pin TDSP_CORE_INST/DECODE_INST/decode_reg[12]/CK 
Endpoint:   TDSP_CORE_INST/DECODE_INST/decode_reg[12]/SE   (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.328
- Setup                         1.235
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.693
- Arrival Time                 11.758
= Slack Time                   -4.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      -----------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell      Retime  Arrival  Required  
                                                                                  Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -         -       5.286    1.221  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1  1.427   6.713    2.648  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4    0.000   6.713    2.648  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4    1.542   8.255    4.190  
      TDSP_CORE_INST/DECODE_INST/p10910A                  -             NAND2_X2  0.002   8.257    4.191  
      TDSP_CORE_INST/DECODE_INST/p10910A                  A2 ^ -> ZN v  NAND2_X2  1.495   9.752    5.687  
      TDSP_CORE_INST/DECODE_INST/p11675A                  -             INV_X16   0.000   9.752    5.687  
      TDSP_CORE_INST/DECODE_INST/p11675A                  A v -> ZN ^   INV_X16   2.002   11.754   7.688  
      TDSP_CORE_INST/DECODE_INST/decode_reg[12]           -             SDFFS_X2  0.005   11.758   7.693  
      -----------------------------------------------------------------------------------------------------
Path 479: VIOLATED Setup Check with Pin TDSP_CORE_INST/DECODE_INST/decode_reg[9]/CK 
Endpoint:   TDSP_CORE_INST/DECODE_INST/decode_reg[9]/SE    (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.328
- Setup                         1.235
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.693
- Arrival Time                 11.758
= Slack Time                   -4.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      -----------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell      Retime  Arrival  Required  
                                                                                  Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -         -       5.286    1.222  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1  1.427   6.713    2.649  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4    0.000   6.713    2.649  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4    1.542   8.255    4.190  
      TDSP_CORE_INST/DECODE_INST/p10910A                  -             NAND2_X2  0.002   8.257    4.192  
      TDSP_CORE_INST/DECODE_INST/p10910A                  A2 ^ -> ZN v  NAND2_X2  1.495   9.752    5.687  
      TDSP_CORE_INST/DECODE_INST/p11675A                  -             INV_X16   0.000   9.752    5.687  
      TDSP_CORE_INST/DECODE_INST/p11675A                  A v -> ZN ^   INV_X16   2.002   11.754   7.689  
      TDSP_CORE_INST/DECODE_INST/decode_reg[9]            -             SDFFS_X2  0.004   11.758   7.693  
      -----------------------------------------------------------------------------------------------------
Path 480: VIOLATED Setup Check with Pin DIGIT_REG_INST/digit_out_reg[0]/CK 
Endpoint:   DIGIT_REG_INST/digit_out_reg[0]/D (v) checked with  leading edge of 'm_digit_clk'
Beginpoint: RESULTS_CONV_INST/dout_reg[0]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_digit_clk}
Retime Analysis { GBA }
Other End Arrival Time          1.233
- Setup                         1.601
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 3.233
- Arrival Time                  7.228
= Slack Time                   -3.996
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.294
     = Beginpoint Arrival Time       5.294
      ----------------------------------------------------------------------------------------------
      Instance                                      Arc          Cell      Retime  Arrival  Required  
                                                                           Delay   Time     Time  
      ----------------------------------------------------------------------------------------------
      RESULTS_CONV_INST/dout_reg[0]                 CK ^         -         -       5.294    1.299  
      RESULTS_CONV_INST/dout_reg[0]                 CK ^ -> Q v  SDFFS_X2  0.776   6.071    2.075  
      FE_OFC236_digit_0_                            -            BUF_X8    0.000   6.071    2.075  
      FE_OFC236_digit_0_                            A v -> Z v   BUF_X8    0.398   6.469    2.473  
      FE_SIG_C621_FE_OFN236_digit_0_                -            BUF_X32   0.000   6.469    2.474  
      FE_SIG_C621_FE_OFN236_digit_0_                A v -> Z v   BUF_X32   0.473   6.943    2.947  
      DIGIT_REG_INST/FE_OFCC298_FE_OFN236_digit_0_  -            BUF_X4    0.018   6.960    2.965  
      DIGIT_REG_INST/FE_OFCC298_FE_OFN236_digit_0_  A v -> Z v   BUF_X4    0.268   7.228    3.233  
      DIGIT_REG_INST/digit_out_reg[0]               -            DFFS_X1   0.000   7.228    3.233  
      ----------------------------------------------------------------------------------------------
Path 481: VIOLATED Setup Check with Pin DIGIT_REG_INST/digit_out_reg[2]/CK 
Endpoint:   DIGIT_REG_INST/digit_out_reg[2]/D (v) checked with  leading edge of 'm_digit_clk'
Beginpoint: RESULTS_CONV_INST/dout_reg[2]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_digit_clk}
Retime Analysis { GBA }
Other End Arrival Time          1.207
- Setup                         1.669
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 3.139
- Arrival Time                  7.130
= Slack Time                   -3.991
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.289
     = Beginpoint Arrival Time       5.289
      --------------------------------------------------------------------------------------
      Instance                              Arc          Cell      Retime  Arrival  Required  
                                                                   Delay   Time     Time  
      --------------------------------------------------------------------------------------
      RESULTS_CONV_INST/dout_reg[2]         CK ^         -         -       5.289    1.297  
      RESULTS_CONV_INST/dout_reg[2]         CK ^ -> Q v  SDFFS_X2  0.727   6.016    2.025  
      RESULTS_CONV_INST/FE_OFC234_digit_2_  -            BUF_X8    0.000   6.016    2.025  
      RESULTS_CONV_INST/FE_OFC234_digit_2_  A v -> Z v   BUF_X8    0.381   6.397    2.406  
      FE_OFCC517_digit_2_                   -            BUF_X16   0.000   6.397    2.406  
      FE_OFCC517_digit_2_                   A v -> Z v   BUF_X16   0.246   6.643    2.652  
      FE_SIG_C622_FE_OFCN517_digit_2_       -            BUF_X32   0.000   6.643    2.652  
      FE_SIG_C622_FE_OFCN517_digit_2_       A v -> Z v   BUF_X32   0.461   7.103    3.112  
      DIGIT_REG_INST/digit_out_reg[2]       -            DFFS_X1   0.027   7.130    3.139  
      --------------------------------------------------------------------------------------
Path 482: VIOLATED Setup Check with Pin DIGIT_REG_INST/digit_out_reg[5]/CK 
Endpoint:   DIGIT_REG_INST/digit_out_reg[5]/D (v) checked with  leading edge of 'm_digit_clk'
Beginpoint: RESULTS_CONV_INST/dout_reg[5]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_digit_clk}
Retime Analysis { GBA }
Other End Arrival Time          1.252
- Setup                         1.659
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 3.193
- Arrival Time                  7.015
= Slack Time                   -3.822
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.296
     = Beginpoint Arrival Time       5.296
      ---------------------------------------------------------------------------------
      Instance                         Arc          Cell      Retime  Arrival  Required  
                                                              Delay   Time     Time  
      ---------------------------------------------------------------------------------
      RESULTS_CONV_INST/dout_reg[5]    CK ^         -         -       5.296    1.474  
      RESULTS_CONV_INST/dout_reg[5]    CK ^ -> Q v  SDFFS_X2  0.837   6.132    2.310  
      FE_OFC231_digit_5_               -            BUF_X8    0.000   6.133    2.311  
      FE_OFC231_digit_5_               A v -> Z v   BUF_X8    0.412   6.544    2.723  
      FE_SIG_C607_FE_OFN231_digit_5_   -            BUF_X32   0.000   6.544    2.723  
      FE_SIG_C607_FE_OFN231_digit_5_   A v -> Z v   BUF_X32   0.452   6.997    3.175  
      DIGIT_REG_INST/digit_out_reg[5]  -            DFFS_X1   0.018   7.015    3.193  
      ---------------------------------------------------------------------------------
Path 483: VIOLATED Setup Check with Pin DIGIT_REG_INST/digit_out_reg[4]/CK 
Endpoint:   DIGIT_REG_INST/digit_out_reg[4]/D (v) checked with  leading edge of 'm_digit_clk'
Beginpoint: RESULTS_CONV_INST/dout_reg[4]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_digit_clk}
Retime Analysis { GBA }
Other End Arrival Time          1.202
- Setup                         1.661
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 3.141
- Arrival Time                  6.899
= Slack Time                   -3.759
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.294
     = Beginpoint Arrival Time       5.294
      ---------------------------------------------------------------------------------
      Instance                         Arc          Cell      Retime  Arrival  Required  
                                                              Delay   Time     Time  
      ---------------------------------------------------------------------------------
      RESULTS_CONV_INST/dout_reg[4]    CK ^         -         -       5.294    1.536  
      RESULTS_CONV_INST/dout_reg[4]    CK ^ -> Q v  SDFFS_X2  0.782   6.077    2.318  
      FE_OFC232_digit_4_               -            BUF_X16   0.000   6.077    2.318  
      FE_OFC232_digit_4_               A v -> Z v   BUF_X16   0.353   6.430    2.671  
      FE_SIG_C627_FE_OFN232_digit_4_   -            BUF_X32   0.000   6.430    2.671  
      FE_SIG_C627_FE_OFN232_digit_4_   A v -> Z v   BUF_X32   0.450   6.879    3.121  
      DIGIT_REG_INST/digit_out_reg[4]  -            DFFS_X1   0.020   6.899    3.141  
      ---------------------------------------------------------------------------------
Path 484: VIOLATED Setup Check with Pin RESULTS_CONV_INST/state_reg[1]/CK 
Endpoint:   RESULTS_CONV_INST/state_reg[1]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[0]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.119
- Setup                         1.113
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.606
- Arrival Time                 11.358
= Slack Time                   -3.752
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      --------------------------------------------------------------------------------------
      Instance                             Arc           Cell      Retime  Arrival  Required  
                                                                   Delay   Time     Time  
      --------------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[0]       CK ^          -         -       5.321    1.570  
      RESULTS_CONV_INST/state_reg[0]       CK ^ -> Q ^   SDFFR_X2  1.593   6.914    3.163  
      RESULTS_CONV_INST/p10292A29447       -             OR2_X2    0.000   6.914    3.163  
      RESULTS_CONV_INST/p10292A29447       A1 ^ -> ZN ^  OR2_X2    0.609   7.523    3.772  
      RESULTS_CONV_INST/p10434A            -             OR2_X2    0.000   7.523    3.772  
      RESULTS_CONV_INST/p10434A            A2 ^ -> ZN ^  OR2_X2    0.386   7.909    4.157  
      RESULTS_CONV_INST/FE_OFCC447_n_1227  -             BUF_X16   0.000   7.909    4.157  
      RESULTS_CONV_INST/FE_OFCC447_n_1227  A ^ -> Z ^    BUF_X16   0.867   8.776    5.024  
      RESULTS_CONV_INST/p10898A            -             INV_X4    0.003   8.779    5.028  
      RESULTS_CONV_INST/p10898A            A ^ -> ZN v   INV_X4    0.393   9.172    5.421  
      RESULTS_CONV_INST/p10930A            -             OR4_X2    0.000   9.173    5.421  
      RESULTS_CONV_INST/p10930A            A2 v -> ZN v  OR4_X2    1.122   10.294   6.543  
      RESULTS_CONV_INST/p10890A            -             OR4_X1    0.000   10.294   6.543  
      RESULTS_CONV_INST/p10890A            A1 v -> ZN v  OR4_X1    1.064   11.358   7.606  
      RESULTS_CONV_INST/state_reg[1]       -             SDFFR_X2  0.000   11.358   7.606  
      --------------------------------------------------------------------------------------
Path 485: VIOLATED Setup Check with Pin DIGIT_REG_INST/digit_out_reg[3]/CK 
Endpoint:   DIGIT_REG_INST/digit_out_reg[3]/D (v) checked with  leading edge of 'm_digit_clk'
Beginpoint: RESULTS_CONV_INST/dout_reg[3]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_digit_clk}
Retime Analysis { GBA }
Other End Arrival Time          1.202
- Setup                         1.651
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 3.151
- Arrival Time                  6.879
= Slack Time                   -3.728
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.244
     = Beginpoint Arrival Time       5.244
      --------------------------------------------------------------------------------------
      Instance                              Arc          Cell      Retime  Arrival  Required  
                                                                   Delay   Time     Time  
      --------------------------------------------------------------------------------------
      RESULTS_CONV_INST/dout_reg[3]         CK ^         -         -       5.244    1.516  
      RESULTS_CONV_INST/dout_reg[3]         CK ^ -> Q v  SDFFS_X2  0.723   5.967    2.238  
      RESULTS_CONV_INST/FE_OFC233_digit_3_  -            BUF_X8    0.000   5.967    2.239  
      RESULTS_CONV_INST/FE_OFC233_digit_3_  A v -> Z v   BUF_X8    0.403   6.370    2.642  
      FE_SIG_C605_digit_3_                  -            BUF_X32   0.000   6.370    2.642  
      FE_SIG_C605_digit_3_                  A v -> Z v   BUF_X32   0.495   6.865    3.137  
      DIGIT_REG_INST/digit_out_reg[3]       -            DFFS_X1   0.014   6.879    3.151  
      --------------------------------------------------------------------------------------
Path 486: VIOLATED Setup Check with Pin DIGIT_REG_INST/digit_out_reg[1]/CK 
Endpoint:   DIGIT_REG_INST/digit_out_reg[1]/D (v) checked with  leading edge of 'm_digit_clk'
Beginpoint: RESULTS_CONV_INST/dout_reg[1]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_digit_clk}
Retime Analysis { GBA }
Other End Arrival Time          1.233
- Setup                         1.655
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 3.178
- Arrival Time                  6.868
= Slack Time                   -3.690
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.319
     = Beginpoint Arrival Time       5.319
      --------------------------------------------------------------------------------------
      Instance                              Arc          Cell      Retime  Arrival  Required  
                                                                   Delay   Time     Time  
      --------------------------------------------------------------------------------------
      RESULTS_CONV_INST/dout_reg[1]         CK ^         -         -       5.319    1.629  
      RESULTS_CONV_INST/dout_reg[1]         CK ^ -> Q v  SDFFS_X2  0.684   6.003    2.313  
      RESULTS_CONV_INST/FE_OFC235_digit_1_  -            BUF_X8    0.000   6.003    2.313  
      RESULTS_CONV_INST/FE_OFC235_digit_1_  A v -> Z v   BUF_X8    0.365   6.369    2.679  
      FE_SIG_C609_digit_1_                  -            BUF_X32   0.000   6.369    2.679  
      FE_SIG_C609_digit_1_                  A v -> Z v   BUF_X32   0.482   6.851    3.161  
      DIGIT_REG_INST/digit_out_reg[1]       -            DFFS_X1   0.017   6.868    3.178  
      --------------------------------------------------------------------------------------
Path 487: VIOLATED Setup Check with Pin SPI_INST/bit_cnt_reg[0]/CK 
Endpoint:   SPI_INST/bit_cnt_reg[0]/SI        (^) checked with  leading edge of 'm_spi_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[3]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_spi_clk}
Retime Analysis { GBA }
Other End Arrival Time          0.767
- Setup                         0.997
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 3.370
- Arrival Time                  7.058
= Slack Time                   -3.688
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      ---------------------------------------------------------------------------------
      Instance                        Arc           Cell      Retime  Arrival  Required  
                                                              Delay   Time     Time  
      ---------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[3]  CK ^          -         -       5.321    1.634  
      RESULTS_CONV_INST/state_reg[3]  CK ^ -> QN ^  SDFFR_X2  1.736   7.058    3.370  
      SPI_INST/bit_cnt_reg[0]         -             SDFFR_X2  0.001   7.058    3.370  
      ---------------------------------------------------------------------------------
Path 488: VIOLATED Setup Check with Pin RESULTS_CONV_INST/out_p1_reg[5]/CK 
Endpoint:   RESULTS_CONV_INST/out_p1_reg[5]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[2]/Q  (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.246
- Setup                         1.133
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.713
- Arrival Time                 11.396
= Slack Time                   -3.683
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      --------------------------------------------------------------------------------------
      Instance                             Arc           Cell      Retime  Arrival  Required  
                                                                   Delay   Time     Time  
      --------------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[2]       CK ^          -         -       5.321    1.638  
      RESULTS_CONV_INST/state_reg[2]       CK ^ -> Q ^   SDFFR_X2  1.580   6.902    3.218  
      RESULTS_CONV_INST/p9705A29610        -             INV_X1    0.000   6.902    3.218  
      RESULTS_CONV_INST/p9705A29610        A ^ -> ZN v   INV_X1    0.228   7.130    3.446  
      RESULTS_CONV_INST/p9641A29418        -             NAND2_X1  0.000   7.130    3.446  
      RESULTS_CONV_INST/p9641A29418        A2 v -> ZN ^  NAND2_X1  0.634   7.764    4.080  
      RESULTS_CONV_INST/p10649A            -             NOR2_X1   0.000   7.764    4.080  
      RESULTS_CONV_INST/p10649A            A1 ^ -> ZN v  NOR2_X1   0.493   8.256    4.573  
      RESULTS_CONV_INST/p10962A            -             AOI21_X1  0.000   8.256    4.573  
      RESULTS_CONV_INST/p10962A            A v -> ZN ^   AOI21_X1  0.604   8.861    5.177  
      RESULTS_CONV_INST/FE_OFCC513_n_1692  -             BUF_X4    0.000   8.861    5.177  
      RESULTS_CONV_INST/FE_OFCC513_n_1692  A ^ -> Z ^    BUF_X4    0.940   9.801    6.117  
      RESULTS_CONV_INST/p11137A            -             INV_X2    0.000   9.801    6.117  
      RESULTS_CONV_INST/p11137A            A ^ -> ZN v   INV_X2    0.609   10.410   6.726  
      RESULTS_CONV_INST/p11510A            -             OAI21_X1  0.000   10.410   6.727  
      RESULTS_CONV_INST/p11510A            B1 v -> ZN ^  OAI21_X1  0.986   11.396   7.713  
      RESULTS_CONV_INST/out_p1_reg[5]      -             SDFFR_X2  0.000   11.396   7.713  
      --------------------------------------------------------------------------------------
Path 489: VIOLATED Setup Check with Pin SPI_INST/spi_sr_reg[0]/CK 
Endpoint:   SPI_INST/spi_sr_reg[0]/SI        (v) checked with  leading edge of 'm_spi_clk'
Beginpoint: SPI_INST/present_state_reg[2]/QN (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_spi_clk}
Retime Analysis { GBA }
Other End Arrival Time          0.781
- Setup                         1.208
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 3.173
- Arrival Time                  6.847
= Slack Time                   -3.675
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.261
     = Beginpoint Arrival Time       5.261
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell      Retime  Arrival  Required  
                                                             Delay   Time     Time  
      --------------------------------------------------------------------------------
      SPI_INST/present_state_reg[2]  CK ^          -         -       5.261    1.586  
      SPI_INST/present_state_reg[2]  CK ^ -> QN v  SDFFR_X2  1.586   6.847    3.173  
      SPI_INST/spi_sr_reg[0]         -             SDFF_X2   0.000   6.847    3.173  
      --------------------------------------------------------------------------------
Path 490: VIOLATED Setup Check with Pin TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[14]/CK 
Endpoint:   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[14]/D     (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.341
- Setup                         1.001
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.941
- Arrival Time                 11.607
= Slack Time                   -3.667
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.368
     = Beginpoint Arrival Time       5.368
      ------------------------------------------------------------------------------------------------------------
      Instance                                                   Arc           Cell      Retime  Arrival  Required  
                                                                                         Delay   Time     Time  
      ------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]     CK ^          -         -       5.368    1.701  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]     CK ^ -> Q v   SDFFR_X2  1.480   6.848    3.181  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A352               -             INV_X2    0.000   6.848    3.181  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A352               A v -> ZN ^   INV_X2    0.573   7.421    3.754  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11495A                  -             AND3_X2   0.000   7.421    3.754  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11495A                  A2 ^ -> ZN ^  AND3_X2   0.993   8.413    4.747  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/FE_OFC9_n_21             -             BUF_X4    0.000   8.413    4.747  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/FE_OFC9_n_21             A ^ -> Z ^    BUF_X4    0.363   8.776    5.110  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/FE_OFCC315_FE_OFN9_n_21  -             BUF_X4    0.000   8.776    5.110  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/FE_OFCC315_FE_OFN9_n_21  A ^ -> Z ^    BUF_X4    1.608   10.385   6.718  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A351               -             MUX2_X1   0.000   10.385   6.718  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A351               S ^ -> Z ^    MUX2_X1   1.222   11.607   7.941  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[14]         -             SDFFR_X2  0.000   11.607   7.941  
      ------------------------------------------------------------------------------------------------------------
Path 491: VIOLATED Setup Check with Pin TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[1]/CK 
Endpoint:   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[1]/D      (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.296
- Setup                         1.084
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.812
- Arrival Time                 11.478
= Slack Time                   -3.667
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.368
     = Beginpoint Arrival Time       5.368
      ------------------------------------------------------------------------------------------------------------
      Instance                                                   Arc           Cell      Retime  Arrival  Required  
                                                                                         Delay   Time     Time  
      ------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]     CK ^          -         -       5.368    1.701  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]     CK ^ -> Q v   SDFFR_X2  1.480   6.848    3.181  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A352               -             INV_X2    0.000   6.848    3.181  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A352               A v -> ZN ^   INV_X2    0.573   7.421    3.754  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11495A                  -             AND3_X2   0.000   7.421    3.754  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11495A                  A2 ^ -> ZN ^  AND3_X2   0.993   8.413    4.747  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/FE_OFC9_n_21             -             BUF_X4    0.000   8.413    4.747  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/FE_OFC9_n_21             A ^ -> Z ^    BUF_X4    0.363   8.776    5.110  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/FE_OFCC315_FE_OFN9_n_21  -             BUF_X4    0.000   8.776    5.110  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/FE_OFCC315_FE_OFN9_n_21  A ^ -> Z ^    BUF_X4    1.608   10.385   6.718  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A338               -             MUX2_X1   0.006   10.390   6.724  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A338               S ^ -> Z v    MUX2_X1   1.088   11.478   7.811  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[1]          -             SDFFR_X2  0.000   11.478   7.812  
      ------------------------------------------------------------------------------------------------------------
Path 492: VIOLATED Setup Check with Pin DMA_INST/a_reg[1]/CK 
Endpoint:   DMA_INST/a_reg[1]/D             (^) checked with  leading edge of 'm_clk'
Beginpoint: DMA_INST/present_state_reg[2]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.352
- Setup                         1.131
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.821
- Arrival Time                 11.488
= Slack Time                   -3.666
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.408
     = Beginpoint Arrival Time       5.408
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell      Retime  Arrival  Required  
                                                             Delay   Time     Time  
      --------------------------------------------------------------------------------
      DMA_INST/present_state_reg[2]  CK ^          -         -       5.408    1.742  
      DMA_INST/present_state_reg[2]  CK ^ -> Q ^   SDFFR_X2  1.891   7.299    3.633  
      DMA_INST/Fp5464A               -             INV_X2    0.000   7.299    3.633  
      DMA_INST/Fp5464A               A ^ -> ZN v   INV_X2    0.621   7.921    4.254  
      DMA_INST/p5496A                -             OR2_X1    0.000   7.921    4.254  
      DMA_INST/p5496A                A1 v -> ZN v  OR2_X1    0.742   8.662    4.996  
      DMA_INST/p8929D                -             NOR3_X1   0.000   8.662    4.996  
      DMA_INST/p8929D                A1 v -> ZN ^  NOR3_X1   0.538   9.201    5.535  
      DMA_INST/FE_OFCC296_n_41       -             BUF_X4    0.000   9.201    5.535  
      DMA_INST/FE_OFCC296_n_41       A ^ -> Z ^    BUF_X4    0.770   9.971    6.304  
      DMA_INST/p8929A                -             NAND2_X1  0.000   9.971    6.304  
      DMA_INST/p8929A                A1 ^ -> ZN v  NAND2_X1  0.512   10.483   6.817  
      DMA_INST/p10484A               -             OAI21_X1  0.000   10.483   6.817  
      DMA_INST/p10484A               B1 v -> ZN ^  OAI21_X1  1.005   11.488   7.821  
      DMA_INST/a_reg[1]              -             SDFFR_X2  0.000   11.488   7.821  
      --------------------------------------------------------------------------------
Path 493: VIOLATED Setup Check with Pin TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[8]/CK 
Endpoint:   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[8]/D      (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.296
- Setup                         1.083
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.813
- Arrival Time                 11.473
= Slack Time                   -3.659
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.368
     = Beginpoint Arrival Time       5.368
      ------------------------------------------------------------------------------------------------------------
      Instance                                                   Arc           Cell      Retime  Arrival  Required  
                                                                                         Delay   Time     Time  
      ------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]     CK ^          -         -       5.368    1.708  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]     CK ^ -> Q v   SDFFR_X2  1.480   6.848    3.188  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A352               -             INV_X2    0.000   6.848    3.188  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A352               A v -> ZN ^   INV_X2    0.573   7.421    3.761  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11495A                  -             AND3_X2   0.000   7.421    3.761  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11495A                  A2 ^ -> ZN ^  AND3_X2   0.993   8.413    4.754  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/FE_OFC9_n_21             -             BUF_X4    0.000   8.413    4.754  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/FE_OFC9_n_21             A ^ -> Z ^    BUF_X4    0.363   8.776    5.117  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/FE_OFCC315_FE_OFN9_n_21  -             BUF_X4    0.000   8.776    5.117  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/FE_OFCC315_FE_OFN9_n_21  A ^ -> Z ^    BUF_X4    1.608   10.385   6.725  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A346               -             MUX2_X1   0.005   10.390   6.731  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A346               S ^ -> Z v    MUX2_X1   1.082   11.473   7.813  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[8]          -             SDFFR_X2  0.000   11.473   7.813  
      ------------------------------------------------------------------------------------------------------------
Path 494: VIOLATED Setup Check with Pin TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[0]/CK 
Endpoint:   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[0]/D      (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.278
- Setup                         1.077
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.801
- Arrival Time                 11.459
= Slack Time                   -3.659
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.368
     = Beginpoint Arrival Time       5.368
      ------------------------------------------------------------------------------------------------------------
      Instance                                                   Arc           Cell      Retime  Arrival  Required  
                                                                                         Delay   Time     Time  
      ------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]     CK ^          -         -       5.368    1.709  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]     CK ^ -> Q v   SDFFR_X2  1.480   6.848    3.189  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A352               -             INV_X2    0.000   6.848    3.189  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A352               A v -> ZN ^   INV_X2    0.573   7.421    3.762  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11495A                  -             AND3_X2   0.000   7.421    3.762  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11495A                  A2 ^ -> ZN ^  AND3_X2   0.993   8.413    4.755  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/FE_OFC9_n_21             -             BUF_X4    0.000   8.413    4.755  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/FE_OFC9_n_21             A ^ -> Z ^    BUF_X4    0.363   8.776    5.118  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/FE_OFCC315_FE_OFN9_n_21  -             BUF_X4    0.000   8.776    5.118  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/FE_OFCC315_FE_OFN9_n_21  A ^ -> Z ^    BUF_X4    1.608   10.385   6.726  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A                  -             MUX2_X1   0.005   10.390   6.731  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A                  S ^ -> Z v    MUX2_X1   1.070   11.459   7.801  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[0]          -             SDFFR_X2  0.000   11.459   7.801  
      ------------------------------------------------------------------------------------------------------------
Path 495: VIOLATED Setup Check with Pin TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[3]/CK 
Endpoint:   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[3]/D      (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.304
- Setup                         1.075
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.829
- Arrival Time                 11.468
= Slack Time                   -3.639
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.368
     = Beginpoint Arrival Time       5.368
      ------------------------------------------------------------------------------------------------------------
      Instance                                                   Arc           Cell      Retime  Arrival  Required  
                                                                                         Delay   Time     Time  
      ------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]     CK ^          -         -       5.368    1.729  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]     CK ^ -> Q v   SDFFR_X2  1.480   6.848    3.209  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A352               -             INV_X2    0.000   6.848    3.209  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A352               A v -> ZN ^   INV_X2    0.573   7.421    3.782  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11495A                  -             AND3_X2   0.000   7.421    3.782  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11495A                  A2 ^ -> ZN ^  AND3_X2   0.993   8.413    4.774  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/FE_OFC9_n_21             -             BUF_X4    0.000   8.413    4.774  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/FE_OFC9_n_21             A ^ -> Z ^    BUF_X4    0.363   8.776    5.138  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/FE_OFCC315_FE_OFN9_n_21  -             BUF_X4    0.000   8.776    5.138  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/FE_OFCC315_FE_OFN9_n_21  A ^ -> Z ^    BUF_X4    1.608   10.385   6.746  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A340               -             MUX2_X1   0.006   10.391   6.752  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A340               S ^ -> Z v    MUX2_X1   1.077   11.467   7.828  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[3]          -             SDFFR_X2  0.000   11.468   7.829  
      ------------------------------------------------------------------------------------------------------------
Path 496: VIOLATED Setup Check with Pin TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[7]/CK 
Endpoint:   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[7]/D      (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.304
- Setup                         1.075
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.829
- Arrival Time                 11.467
= Slack Time                   -3.639
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.368
     = Beginpoint Arrival Time       5.368
      ------------------------------------------------------------------------------------------------------------
      Instance                                                   Arc           Cell      Retime  Arrival  Required  
                                                                                         Delay   Time     Time  
      ------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]     CK ^          -         -       5.368    1.729  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]     CK ^ -> Q v   SDFFR_X2  1.480   6.848    3.209  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A352               -             INV_X2    0.000   6.848    3.209  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A352               A v -> ZN ^   INV_X2    0.573   7.421    3.782  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11495A                  -             AND3_X2   0.000   7.421    3.782  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11495A                  A2 ^ -> ZN ^  AND3_X2   0.993   8.413    4.775  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/FE_OFC9_n_21             -             BUF_X4    0.000   8.413    4.775  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/FE_OFC9_n_21             A ^ -> Z ^    BUF_X4    0.363   8.776    5.138  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/FE_OFCC315_FE_OFN9_n_21  -             BUF_X4    0.000   8.776    5.138  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/FE_OFCC315_FE_OFN9_n_21  A ^ -> Z ^    BUF_X4    1.608   10.385   6.746  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A345               -             MUX2_X1   0.006   10.391   6.752  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A345               S ^ -> Z v    MUX2_X1   1.077   11.467   7.829  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[7]          -             SDFFR_X2  0.000   11.467   7.829  
      ------------------------------------------------------------------------------------------------------------
Path 497: VIOLATED Setup Check with Pin TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[5]/CK 
Endpoint:   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[5]/D      (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.304
- Setup                         1.074
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.830
- Arrival Time                 11.464
= Slack Time                   -3.634
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.368
     = Beginpoint Arrival Time       5.368
      ------------------------------------------------------------------------------------------------------------
      Instance                                                   Arc           Cell      Retime  Arrival  Required  
                                                                                         Delay   Time     Time  
      ------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]     CK ^          -         -       5.368    1.734  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]     CK ^ -> Q v   SDFFR_X2  1.480   6.848    3.214  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A352               -             INV_X2    0.000   6.848    3.214  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A352               A v -> ZN ^   INV_X2    0.573   7.421    3.787  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11495A                  -             AND3_X2   0.000   7.421    3.787  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11495A                  A2 ^ -> ZN ^  AND3_X2   0.993   8.413    4.780  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/FE_OFC9_n_21             -             BUF_X4    0.000   8.413    4.780  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/FE_OFC9_n_21             A ^ -> Z ^    BUF_X4    0.363   8.776    5.143  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/FE_OFCC315_FE_OFN9_n_21  -             BUF_X4    0.000   8.776    5.143  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/FE_OFCC315_FE_OFN9_n_21  A ^ -> Z ^    BUF_X4    1.608   10.385   6.751  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A343               -             MUX2_X1   0.006   10.391   6.757  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A343               S ^ -> Z v    MUX2_X1   1.073   11.463   7.830  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[5]          -             SDFFR_X2  0.000   11.464   7.830  
      ------------------------------------------------------------------------------------------------------------
Path 498: VIOLATED Setup Check with Pin TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[6]/CK 
Endpoint:   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[6]/D      (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.304
- Setup                         1.074
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.830
- Arrival Time                 11.463
= Slack Time                   -3.634
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.368
     = Beginpoint Arrival Time       5.368
      ------------------------------------------------------------------------------------------------------------
      Instance                                                   Arc           Cell      Retime  Arrival  Required  
                                                                                         Delay   Time     Time  
      ------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]     CK ^          -         -       5.368    1.734  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]     CK ^ -> Q v   SDFFR_X2  1.480   6.848    3.214  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A352               -             INV_X2    0.000   6.848    3.214  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A352               A v -> ZN ^   INV_X2    0.573   7.421    3.787  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11495A                  -             AND3_X2   0.000   7.421    3.787  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11495A                  A2 ^ -> ZN ^  AND3_X2   0.993   8.413    4.780  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/FE_OFC9_n_21             -             BUF_X4    0.000   8.413    4.780  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/FE_OFC9_n_21             A ^ -> Z ^    BUF_X4    0.363   8.776    5.143  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/FE_OFCC315_FE_OFN9_n_21  -             BUF_X4    0.000   8.776    5.143  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/FE_OFCC315_FE_OFN9_n_21  A ^ -> Z ^    BUF_X4    1.608   10.385   6.751  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A344               -             MUX2_X1   0.006   10.391   6.757  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A344               S ^ -> Z v    MUX2_X1   1.073   11.463   7.830  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[6]          -             SDFFR_X2  0.000   11.463   7.830  
      ------------------------------------------------------------------------------------------------------------
Path 499: VIOLATED Setup Check with Pin TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[15]/CK 
Endpoint:   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[15]/D     (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.321
- Setup                         1.082
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.838
- Arrival Time                 11.461
= Slack Time                   -3.623
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.368
     = Beginpoint Arrival Time       5.368
      ------------------------------------------------------------------------------------------------------------
      Instance                                                   Arc           Cell      Retime  Arrival  Required  
                                                                                         Delay   Time     Time  
      ------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]     CK ^          -         -       5.368    1.745  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]     CK ^ -> Q v   SDFFR_X2  1.480   6.848    3.225  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A352               -             INV_X2    0.000   6.848    3.225  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A352               A v -> ZN ^   INV_X2    0.573   7.421    3.798  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11495A                  -             AND3_X2   0.000   7.421    3.798  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11495A                  A2 ^ -> ZN ^  AND3_X2   0.993   8.413    4.791  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/FE_OFC9_n_21             -             BUF_X4    0.000   8.413    4.791  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/FE_OFC9_n_21             A ^ -> Z ^    BUF_X4    0.363   8.776    5.154  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/FE_OFCC315_FE_OFN9_n_21  -             BUF_X4    0.000   8.776    5.154  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/FE_OFCC315_FE_OFN9_n_21  A ^ -> Z ^    BUF_X4    1.608   10.385   6.762  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A337               -             MUX2_X1   0.001   10.386   6.763  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A337               S ^ -> Z v    MUX2_X1   1.075   11.461   7.838  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[15]         -             SDFFR_X2  0.000   11.461   7.838  
      ------------------------------------------------------------------------------------------------------------
Path 500: VIOLATED Setup Check with Pin TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[4]/CK 
Endpoint:   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[4]/D      (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.337
- Setup                         1.082
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.855
- Arrival Time                 11.477
= Slack Time                   -3.622
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.368
     = Beginpoint Arrival Time       5.368
      ------------------------------------------------------------------------------------------------------------
      Instance                                                   Arc           Cell      Retime  Arrival  Required  
                                                                                         Delay   Time     Time  
      ------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]     CK ^          -         -       5.368    1.746  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]     CK ^ -> Q v   SDFFR_X2  1.480   6.848    3.226  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A352               -             INV_X2    0.000   6.848    3.226  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A352               A v -> ZN ^   INV_X2    0.573   7.421    3.799  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11495A                  -             AND3_X2   0.000   7.421    3.799  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11495A                  A2 ^ -> ZN ^  AND3_X2   0.993   8.413    4.791  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/FE_OFC9_n_21             -             BUF_X4    0.000   8.413    4.791  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/FE_OFC9_n_21             A ^ -> Z ^    BUF_X4    0.363   8.776    5.154  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/FE_OFCC315_FE_OFN9_n_21  -             BUF_X4    0.000   8.776    5.154  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/FE_OFCC315_FE_OFN9_n_21  A ^ -> Z ^    BUF_X4    1.608   10.385   6.763  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A341               -             MUX2_X1   0.006   10.391   6.769  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A341               S ^ -> Z v    MUX2_X1   1.086   11.477   7.855  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[4]          -             SDFFR_X2  0.000   11.477   7.855  
      ------------------------------------------------------------------------------------------------------------
Path 501: VIOLATED Setup Check with Pin TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[2]/CK 
Endpoint:   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[2]/D      (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.304
- Setup                         1.071
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.833
- Arrival Time                 11.452
= Slack Time                   -3.618
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.368
     = Beginpoint Arrival Time       5.368
      ------------------------------------------------------------------------------------------------------------
      Instance                                                   Arc           Cell      Retime  Arrival  Required  
                                                                                         Delay   Time     Time  
      ------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]     CK ^          -         -       5.368    1.749  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]     CK ^ -> Q v   SDFFR_X2  1.480   6.848    3.229  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A352               -             INV_X2    0.000   6.848    3.229  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A352               A v -> ZN ^   INV_X2    0.573   7.421    3.802  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11495A                  -             AND3_X2   0.000   7.421    3.802  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11495A                  A2 ^ -> ZN ^  AND3_X2   0.993   8.413    4.795  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/FE_OFC9_n_21             -             BUF_X4    0.000   8.413    4.795  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/FE_OFC9_n_21             A ^ -> Z ^    BUF_X4    0.363   8.776    5.158  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/FE_OFCC315_FE_OFN9_n_21  -             BUF_X4    0.000   8.776    5.158  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/FE_OFCC315_FE_OFN9_n_21  A ^ -> Z ^    BUF_X4    1.608   10.385   6.766  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A339               -             MUX2_X1   0.006   10.390   6.772  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A339               S ^ -> Z v    MUX2_X1   1.061   11.452   7.833  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[2]          -             SDFFR_X2  0.000   11.452   7.833  
      ------------------------------------------------------------------------------------------------------------
Path 502: VIOLATED Setup Check with Pin TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[9]/CK 
Endpoint:   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[9]/D      (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.321
- Setup                         1.076
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.844
- Arrival Time                 11.441
= Slack Time                   -3.597
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.368
     = Beginpoint Arrival Time       5.368
      ------------------------------------------------------------------------------------------------------------
      Instance                                                   Arc           Cell      Retime  Arrival  Required  
                                                                                         Delay   Time     Time  
      ------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]     CK ^          -         -       5.368    1.771  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]     CK ^ -> Q v   SDFFR_X2  1.480   6.848    3.251  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A352               -             INV_X2    0.000   6.848    3.251  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A352               A v -> ZN ^   INV_X2    0.573   7.421    3.824  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11495A                  -             AND3_X2   0.000   7.421    3.824  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11495A                  A2 ^ -> ZN ^  AND3_X2   0.993   8.413    4.817  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/FE_OFC9_n_21             -             BUF_X4    0.000   8.413    4.817  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/FE_OFC9_n_21             A ^ -> Z ^    BUF_X4    0.363   8.776    5.180  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/FE_OFCC315_FE_OFN9_n_21  -             BUF_X4    0.000   8.776    5.180  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/FE_OFCC315_FE_OFN9_n_21  A ^ -> Z ^    BUF_X4    1.608   10.385   6.788  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A347               -             MUX2_X1   0.001   10.386   6.789  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A347               S ^ -> Z v    MUX2_X1   1.055   11.441   7.844  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[9]          -             SDFFR_X2  0.000   11.441   7.844  
      ------------------------------------------------------------------------------------------------------------
Path 503: VIOLATED Setup Check with Pin DIGIT_REG_INST/digit_out_reg[6]/CK 
Endpoint:   DIGIT_REG_INST/digit_out_reg[6]/D (v) checked with  leading edge of 'm_digit_clk'
Beginpoint: RESULTS_CONV_INST/dout_reg[6]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_digit_clk}
Retime Analysis { GBA }
Other End Arrival Time          1.207
- Setup                         1.661
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 3.147
- Arrival Time                  6.716
= Slack Time                   -3.570
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.294
     = Beginpoint Arrival Time       5.294
      --------------------------------------------------------------------------------------
      Instance                              Arc          Cell      Retime  Arrival  Required  
                                                                   Delay   Time     Time  
      --------------------------------------------------------------------------------------
      RESULTS_CONV_INST/dout_reg[6]         CK ^         -         -       5.294    1.725  
      RESULTS_CONV_INST/dout_reg[6]         CK ^ -> Q v  SDFFS_X2  0.646   5.940    2.371  
      RESULTS_CONV_INST/FE_OFC230_digit_6_  -            BUF_X16   0.000   5.940    2.371  
      RESULTS_CONV_INST/FE_OFC230_digit_6_  A v -> Z v   BUF_X16   0.292   6.232    2.662  
      FE_SIG_C625_digit_6_                  -            BUF_X32   0.000   6.232    2.662  
      FE_SIG_C625_digit_6_                  A v -> Z v   BUF_X32   0.463   6.695    3.125  
      DIGIT_REG_INST/digit_out_reg[6]       -            DFFS_X1   0.022   6.716    3.147  
      --------------------------------------------------------------------------------------
Path 504: VIOLATED Setup Check with Pin SPI_INST/bit_cnt_reg[0]/CK 
Endpoint:   SPI_INST/bit_cnt_reg[0]/D (^) checked with  leading edge of 'm_spi_clk'
Beginpoint: SPI_INST/bit_cnt_reg[0]/Q (^) triggered by  leading edge of 'm_spi_clk'
Path Groups: {m_spi_clk}
Retime Analysis { GBA }
Other End Arrival Time          0.767
- Setup                         1.248
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 3.120
- Arrival Time                  6.553
= Slack Time                   -3.433
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.768
     = Beginpoint Arrival Time       0.768
      --------------------------------------------------------------------------
      Instance                 Arc           Cell      Retime  Arrival  Required  
                                                       Delay   Time     Time  
      --------------------------------------------------------------------------
      SPI_INST/bit_cnt_reg[0]  CK ^          -         -       0.768    -2.665  
      SPI_INST/bit_cnt_reg[0]  CK ^ -> Q ^   SDFFR_X2  1.690   2.458    -0.975  
      SPI_INST/p11862A         -             INV_X2    0.000   2.458    -0.975  
      SPI_INST/p11862A         A ^ -> ZN v   INV_X2    0.299   2.757    -0.676  
      SPI_INST/p11846A         -             NAND4_X2  0.000   2.757    -0.676  
      SPI_INST/p11846A         A3 v -> ZN ^  NAND4_X2  1.241   3.998    0.565  
      SPI_INST/p12056A         -             INV_X4    0.000   3.998    0.565  
      SPI_INST/p12056A         A ^ -> ZN v   INV_X4    0.974   4.972    1.539  
      SPI_INST/g2              -             NOR2_X2   0.000   4.973    1.539  
      SPI_INST/g2              A1 v -> ZN ^  NOR2_X2   1.580   6.553    3.120  
      SPI_INST/bit_cnt_reg[0]  -             SDFFR_X2  0.000   6.553    3.120  
      --------------------------------------------------------------------------
Path 505: VIOLATED Setup Check with Pin DMA_INST/a_reg[0]/CK 
Endpoint:   DMA_INST/a_reg[0]/D             (^) checked with  leading edge of 'm_clk'
Beginpoint: DMA_INST/present_state_reg[2]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.352
- Setup                         1.166
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.786
- Arrival Time                 11.146
= Slack Time                   -3.359
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.408
     = Beginpoint Arrival Time       5.408
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell      Retime  Arrival  Required  
                                                             Delay   Time     Time  
      --------------------------------------------------------------------------------
      DMA_INST/present_state_reg[2]  CK ^          -         -       5.408    2.048  
      DMA_INST/present_state_reg[2]  CK ^ -> Q ^   SDFFR_X2  1.891   7.299    3.940  
      DMA_INST/Fp5464A               -             INV_X2    0.000   7.299    3.940  
      DMA_INST/Fp5464A               A ^ -> ZN v   INV_X2    0.621   7.921    4.561  
      DMA_INST/p5496A                -             OR2_X1    0.000   7.921    4.561  
      DMA_INST/p5496A                A1 v -> ZN v  OR2_X1    0.742   8.662    5.303  
      DMA_INST/p8929D                -             NOR3_X1   0.000   8.662    5.303  
      DMA_INST/p8929D                A1 v -> ZN ^  NOR3_X1   0.538   9.201    5.841  
      DMA_INST/FE_OFCC296_n_41       -             BUF_X4    0.000   9.201    5.841  
      DMA_INST/FE_OFCC296_n_41       A ^ -> Z ^    BUF_X4    0.770   9.971    6.611  
      DMA_INST/p10552A               -             XOR2_X2   0.000   9.971    6.611  
      DMA_INST/p10552A               B ^ -> Z ^    XOR2_X2   1.175   11.146   7.786  
      DMA_INST/a_reg[0]              -             SDFFR_X2  0.000   11.146   7.786  
      --------------------------------------------------------------------------------
Path 506: VIOLATED Setup Check with Pin SPI_INST/spi_sr_reg[4]/CK 
Endpoint:   SPI_INST/spi_sr_reg[4]/D  (v) checked with  leading edge of 'm_spi_clk'
Beginpoint: SPI_INST/bit_cnt_reg[0]/Q (^) triggered by  leading edge of 'm_spi_clk'
Path Groups: {m_spi_clk}
Retime Analysis { GBA }
Other End Arrival Time          0.781
- Setup                         1.307
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 3.073
- Arrival Time                  6.397
= Slack Time                   -3.323
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.768
     = Beginpoint Arrival Time       0.768
      --------------------------------------------------------------------------
      Instance                 Arc           Cell      Retime  Arrival  Required  
                                                       Delay   Time     Time  
      --------------------------------------------------------------------------
      SPI_INST/bit_cnt_reg[0]  CK ^          -         -       0.768    -2.556  
      SPI_INST/bit_cnt_reg[0]  CK ^ -> Q ^   SDFFR_X2  1.690   2.458    -0.865  
      SPI_INST/p11862A         -             INV_X2    0.000   2.458    -0.865  
      SPI_INST/p11862A         A ^ -> ZN v   INV_X2    0.299   2.757    -0.566  
      SPI_INST/p11846A         -             NAND4_X2  0.000   2.757    -0.566  
      SPI_INST/p11846A         A3 v -> ZN ^  NAND4_X2  1.241   3.998    0.675  
      SPI_INST/p12056A         -             INV_X4    0.000   3.998    0.675  
      SPI_INST/p12056A         A ^ -> ZN v   INV_X4    0.974   4.972    1.649  
      SPI_INST/p28212A566      -             AOI22_X1  0.000   4.973    1.649  
      SPI_INST/p28212A566      A2 v -> ZN ^  AOI22_X1  0.927   5.900    2.577  
      SPI_INST/p28135A560      -             INV_X1    0.000   5.900    2.577  
      SPI_INST/p28135A560      A ^ -> ZN v   INV_X1    0.497   6.396    3.073  
      SPI_INST/spi_sr_reg[4]   -             SDFF_X2   0.000   6.397    3.073  
      --------------------------------------------------------------------------
Path 507: VIOLATED Setup Check with Pin SPI_INST/spi_sr_reg[1]/CK 
Endpoint:   SPI_INST/spi_sr_reg[1]/D  (v) checked with  leading edge of 'm_spi_clk'
Beginpoint: SPI_INST/bit_cnt_reg[0]/Q (^) triggered by  leading edge of 'm_spi_clk'
Path Groups: {m_spi_clk}
Retime Analysis { GBA }
Other End Arrival Time          0.775
- Setup                         1.306
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 3.068
- Arrival Time                  6.366
= Slack Time                   -3.298
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.768
     = Beginpoint Arrival Time       0.768
      --------------------------------------------------------------------------
      Instance                 Arc           Cell      Retime  Arrival  Required  
                                                       Delay   Time     Time  
      --------------------------------------------------------------------------
      SPI_INST/bit_cnt_reg[0]  CK ^          -         -       0.768    -2.530  
      SPI_INST/bit_cnt_reg[0]  CK ^ -> Q ^   SDFFR_X2  1.690   2.458    -0.840  
      SPI_INST/p11862A         -             INV_X2    0.000   2.458    -0.839  
      SPI_INST/p11862A         A ^ -> ZN v   INV_X2    0.299   2.757    -0.540  
      SPI_INST/p11846A         -             NAND4_X2  0.000   2.757    -0.540  
      SPI_INST/p11846A         A3 v -> ZN ^  NAND4_X2  1.241   3.998    0.700  
      SPI_INST/p12056A         -             INV_X4    0.000   3.998    0.700  
      SPI_INST/p12056A         A ^ -> ZN v   INV_X4    0.974   4.972    1.675  
      SPI_INST/p28212A570      -             AOI22_X1  0.000   4.972    1.675  
      SPI_INST/p28212A570      A2 v -> ZN ^  AOI22_X1  0.928   5.900    2.602  
      SPI_INST/p28135A564      -             INV_X1    0.000   5.900    2.602  
      SPI_INST/p28135A564      A ^ -> ZN v   INV_X1    0.466   6.366    3.068  
      SPI_INST/spi_sr_reg[1]   -             SDFF_X2   0.000   6.366    3.068  
      --------------------------------------------------------------------------
Path 508: VIOLATED Setup Check with Pin SPI_INST/spi_sr_reg[7]/CK 
Endpoint:   SPI_INST/spi_sr_reg[7]/D  (v) checked with  leading edge of 'm_spi_clk'
Beginpoint: SPI_INST/bit_cnt_reg[0]/Q (^) triggered by  leading edge of 'm_spi_clk'
Path Groups: {m_spi_clk}
Retime Analysis { GBA }
Other End Arrival Time          0.753
- Setup                         1.315
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 3.038
- Arrival Time                  6.326
= Slack Time                   -3.288
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.768
     = Beginpoint Arrival Time       0.768
      --------------------------------------------------------------------------
      Instance                 Arc           Cell      Retime  Arrival  Required  
                                                       Delay   Time     Time  
      --------------------------------------------------------------------------
      SPI_INST/bit_cnt_reg[0]  CK ^          -         -       0.768    -2.521  
      SPI_INST/bit_cnt_reg[0]  CK ^ -> Q ^   SDFFR_X2  1.690   2.458    -0.830  
      SPI_INST/p11862A         -             INV_X2    0.000   2.458    -0.830  
      SPI_INST/p11862A         A ^ -> ZN v   INV_X2    0.299   2.757    -0.531  
      SPI_INST/p11846A         -             NAND4_X2  0.000   2.757    -0.531  
      SPI_INST/p11846A         A3 v -> ZN ^  NAND4_X2  1.241   3.998    0.710  
      SPI_INST/p12056A         -             INV_X4    0.000   3.998    0.710  
      SPI_INST/p12056A         A ^ -> ZN v   INV_X4    0.974   4.972    1.684  
      SPI_INST/p28212A569      -             AOI22_X1  0.000   4.972    1.684  
      SPI_INST/p28212A569      A1 v -> ZN ^  AOI22_X1  0.928   5.901    2.613  
      SPI_INST/p28135A563      -             INV_X1    0.000   5.901    2.613  
      SPI_INST/p28135A563      A ^ -> ZN v   INV_X1    0.425   6.326    3.038  
      SPI_INST/spi_sr_reg[7]   -             SDFF_X2   0.000   6.326    3.038  
      --------------------------------------------------------------------------
Path 509: VIOLATED Setup Check with Pin TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[4]/CK 
Endpoint:   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[4]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[4]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.347
- Setup                         0.992
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.956
- Arrival Time                 11.235
= Slack Time                   -3.280
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.394
     = Beginpoint Arrival Time       5.394
      --------------------------------------------------------------------------------------------------------------
      Instance                                                      Arc          Cell      Retime  Arrival  Required  
                                                                                           Delay   Time     Time  
      --------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[4]             CK ^         -         -       5.394    2.115  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[4]             CK ^ -> Q ^  SDFFR_X1  1.382   6.776    3.496  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/FE_OFC163_port_data_out_4_  -            BUF_X4    0.000   6.776    3.496  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/FE_OFC163_port_data_out_4_  A ^ -> Z ^   BUF_X4    3.139   9.915    6.636  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A356                  -            MUX2_X1   0.000   9.916    6.636  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A356                  A ^ -> Z ^   MUX2_X1   1.320   11.235   7.956  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[4]             -            SDFFR_X1  0.000   11.235   7.956  
      --------------------------------------------------------------------------------------------------------------
Path 510: VIOLATED Setup Check with Pin RAM_256x16_TEST_INST/RAM_256x16_INST/CLK 
Endpoint:   RAM_256x16_TEST_INST/RAM_256x16_INST/A[7] (^) checked with  leading edge of 'm_dsram_clk'
Beginpoint: ARB_INST/tdsp_grant_reg/Q                 (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_dsram_clk}
Retime Analysis { GBA }
Other End Arrival Time          2.792
- Setup                        -0.354
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 6.745
- Arrival Time                 10.008
= Slack Time                   -3.263
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.391
     = Beginpoint Arrival Time       5.391
      -----------------------------------------------------------------------------------------
      Instance                              Arc          Cell         Retime  Arrival  Required  
                                                                      Delay   Time     Time  
      -----------------------------------------------------------------------------------------
      ARB_INST/tdsp_grant_reg               CK ^         -            -       5.391    2.128  
      ARB_INST/tdsp_grant_reg               CK ^ -> Q ^  SDFFR_X1     1.555   6.946    3.683  
      ARB_INST/FE_OFC244_t_grant            -            BUF_X8       0.000   6.946    3.683  
      ARB_INST/FE_OFC244_t_grant            A ^ -> Z ^   BUF_X8       0.375   7.322    4.059  
      FE_OFCC509_t_grant                    -            BUF_X16      0.000   7.322    4.059  
      FE_OFCC509_t_grant                    A ^ -> Z ^   BUF_X16      1.250   8.572    5.308  
      DATA_SAMPLE_MUX_INST/p8853A           -            MUX2_X2      0.005   8.577    5.314  
      DATA_SAMPLE_MUX_INST/p8853A           S ^ -> Z ^   MUX2_X2      0.726   9.303    6.040  
      FE_OFC8_n_82                          -            BUF_X16      0.000   9.303    6.040  
      FE_OFC8_n_82                          A ^ -> Z ^   BUF_X16      0.503   9.806    6.543  
      RAM_256x16_TEST_INST/RAM_256x16_INST  -            ram_256x16A  0.202   10.008   6.745  
      -----------------------------------------------------------------------------------------
Path 511: VIOLATED Setup Check with Pin SPI_INST/spi_sr_reg[0]/CK 
Endpoint:   SPI_INST/spi_sr_reg[0]/D  (v) checked with  leading edge of 'm_spi_clk'
Beginpoint: SPI_INST/bit_cnt_reg[0]/Q (^) triggered by  leading edge of 'm_spi_clk'
Path Groups: {m_spi_clk}
Retime Analysis { GBA }
Other End Arrival Time          0.781
- Setup                         1.292
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 3.088
- Arrival Time                  6.288
= Slack Time                   -3.200
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.768
     = Beginpoint Arrival Time       0.768
      --------------------------------------------------------------------------
      Instance                 Arc           Cell      Retime  Arrival  Required  
                                                       Delay   Time     Time  
      --------------------------------------------------------------------------
      SPI_INST/bit_cnt_reg[0]  CK ^          -         -       0.768    -2.432  
      SPI_INST/bit_cnt_reg[0]  CK ^ -> Q ^   SDFFR_X2  1.690   2.458    -0.742  
      SPI_INST/p11862A         -             INV_X2    0.000   2.458    -0.742  
      SPI_INST/p11862A         A ^ -> ZN v   INV_X2    0.299   2.757    -0.443  
      SPI_INST/p11846A         -             NAND4_X2  0.000   2.757    -0.443  
      SPI_INST/p11846A         A3 v -> ZN ^  NAND4_X2  1.241   3.998    0.798  
      SPI_INST/p12056A         -             INV_X4    0.000   3.998    0.798  
      SPI_INST/p12056A         A ^ -> ZN v   INV_X4    0.974   4.972    1.772  
      SPI_INST/p13102A         -             AOI22_X1  0.000   4.972    1.772  
      SPI_INST/p13102A         A2 v -> ZN ^  AOI22_X1  0.891   5.864    2.664  
      SPI_INST/p13025A         -             INV_X1    0.000   5.864    2.664  
      SPI_INST/p13025A         A ^ -> ZN v   INV_X1    0.424   6.288    3.088  
      SPI_INST/spi_sr_reg[0]   -             SDFF_X2   0.000   6.288    3.088  
      --------------------------------------------------------------------------
Path 512: VIOLATED Setup Check with Pin SPI_INST/spi_sr_reg[2]/CK 
Endpoint:   SPI_INST/spi_sr_reg[2]/D  (v) checked with  leading edge of 'm_spi_clk'
Beginpoint: SPI_INST/bit_cnt_reg[0]/Q (^) triggered by  leading edge of 'm_spi_clk'
Path Groups: {m_spi_clk}
Retime Analysis { GBA }
Other End Arrival Time          0.775
- Setup                         1.296
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 3.079
- Arrival Time                  6.267
= Slack Time                   -3.189
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.768
     = Beginpoint Arrival Time       0.768
      --------------------------------------------------------------------------
      Instance                 Arc           Cell      Retime  Arrival  Required  
                                                       Delay   Time     Time  
      --------------------------------------------------------------------------
      SPI_INST/bit_cnt_reg[0]  CK ^          -         -       0.768    -2.421  
      SPI_INST/bit_cnt_reg[0]  CK ^ -> Q ^   SDFFR_X2  1.690   2.458    -0.731  
      SPI_INST/p11862A         -             INV_X2    0.000   2.458    -0.731  
      SPI_INST/p11862A         A ^ -> ZN v   INV_X2    0.299   2.757    -0.432  
      SPI_INST/p11846A         -             NAND4_X2  0.000   2.757    -0.432  
      SPI_INST/p11846A         A3 v -> ZN ^  NAND4_X2  1.241   3.998    0.809  
      SPI_INST/p12056A         -             INV_X4    0.000   3.998    0.809  
      SPI_INST/p12056A         A ^ -> ZN v   INV_X4    0.974   4.972    1.783  
      SPI_INST/p28212A571      -             AOI22_X1  0.000   4.972    1.783  
      SPI_INST/p28212A571      A2 v -> ZN ^  AOI22_X1  0.838   5.811    2.622  
      SPI_INST/p28135A565      -             INV_X1    0.000   5.811    2.622  
      SPI_INST/p28135A565      A ^ -> ZN v   INV_X1    0.457   6.267    3.078  
      SPI_INST/spi_sr_reg[2]   -             SDFF_X2   0.000   6.267    3.079  
      --------------------------------------------------------------------------
Path 513: VIOLATED Setup Check with Pin SPI_INST/spi_sr_reg[3]/CK 
Endpoint:   SPI_INST/spi_sr_reg[3]/D  (v) checked with  leading edge of 'm_spi_clk'
Beginpoint: SPI_INST/bit_cnt_reg[0]/Q (^) triggered by  leading edge of 'm_spi_clk'
Path Groups: {m_spi_clk}
Retime Analysis { GBA }
Other End Arrival Time          0.767
- Setup                         1.296
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 3.071
- Arrival Time                  6.242
= Slack Time                   -3.171
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.768
     = Beginpoint Arrival Time       0.768
      --------------------------------------------------------------------------
      Instance                 Arc           Cell      Retime  Arrival  Required  
                                                       Delay   Time     Time  
      --------------------------------------------------------------------------
      SPI_INST/bit_cnt_reg[0]  CK ^          -         -       0.768    -2.404  
      SPI_INST/bit_cnt_reg[0]  CK ^ -> Q ^   SDFFR_X2  1.690   2.458    -0.713  
      SPI_INST/p11862A         -             INV_X2    0.000   2.458    -0.713  
      SPI_INST/p11862A         A ^ -> ZN v   INV_X2    0.299   2.757    -0.414  
      SPI_INST/p11846A         -             NAND4_X2  0.000   2.757    -0.414  
      SPI_INST/p11846A         A3 v -> ZN ^  NAND4_X2  1.241   3.998    0.827  
      SPI_INST/p12056A         -             INV_X4    0.000   3.998    0.827  
      SPI_INST/p12056A         A ^ -> ZN v   INV_X4    0.974   4.972    1.801  
      SPI_INST/p28212A         -             AOI22_X1  0.000   4.972    1.801  
      SPI_INST/p28212A         A2 v -> ZN ^  AOI22_X1  0.837   5.809    2.638  
      SPI_INST/p28135A         -             INV_X1    0.000   5.809    2.638  
      SPI_INST/p28135A         A ^ -> ZN v   INV_X1    0.433   6.242    3.071  
      SPI_INST/spi_sr_reg[3]   -             SDFF_X2   0.000   6.242    3.071  
      --------------------------------------------------------------------------
Path 514: VIOLATED Setup Check with Pin RESULTS_CONV_INST/dout_flag_reg/CK 
Endpoint:   RESULTS_CONV_INST/dout_flag_reg/D (^) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[3]/Q  (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.295
- Setup                         1.211
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.684
- Arrival Time                 10.838
= Slack Time                   -3.154
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      ----------------------------------------------------------------------------------
      Instance                         Arc           Cell      Retime  Arrival  Required  
                                                               Delay   Time     Time  
      ----------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[3]   CK ^          -         -       5.321    2.168  
      RESULTS_CONV_INST/state_reg[3]   CK ^ -> Q v   SDFFR_X2  1.384   6.705    3.552  
      RESULTS_CONV_INST/p9739A         -             INV_X4    0.000   6.705    3.552  
      RESULTS_CONV_INST/p9739A         A v -> ZN ^   INV_X4    0.366   7.071    3.918  
      RESULTS_CONV_INST/p10143A29435   -             OR2_X2    0.000   7.071    3.918  
      RESULTS_CONV_INST/p10143A29435   A2 ^ -> ZN ^  OR2_X2    0.553   7.624    4.470  
      RESULTS_CONV_INST/p10146A29306   -             OR2_X4    0.000   7.624    4.470  
      RESULTS_CONV_INST/p10146A29306   A2 ^ -> ZN ^  OR2_X4    1.717   9.341    6.188  
      RESULTS_CONV_INST/p11687A        -             NAND2_X1  0.001   9.342    6.189  
      RESULTS_CONV_INST/p11687A        A1 ^ -> ZN v  NAND2_X1  0.480   9.822    6.668  
      RESULTS_CONV_INST/p11616A        -             OAI21_X1  0.000   9.822    6.668  
      RESULTS_CONV_INST/p11616A        A v -> ZN ^   OAI21_X1  1.016   10.838   7.684  
      RESULTS_CONV_INST/dout_flag_reg  -             SDFFR_X1  0.000   10.838   7.684  
      ----------------------------------------------------------------------------------
Path 515: VIOLATED Setup Check with Pin SPI_INST/spi_sr_reg[6]/CK 
Endpoint:   SPI_INST/spi_sr_reg[6]/D  (v) checked with  leading edge of 'm_spi_clk'
Beginpoint: SPI_INST/bit_cnt_reg[0]/Q (^) triggered by  leading edge of 'm_spi_clk'
Path Groups: {m_spi_clk}
Retime Analysis { GBA }
Other End Arrival Time          0.756
- Setup                         1.295
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 3.061
- Arrival Time                  6.187
= Slack Time                   -3.126
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.768
     = Beginpoint Arrival Time       0.768
      --------------------------------------------------------------------------
      Instance                 Arc           Cell      Retime  Arrival  Required  
                                                       Delay   Time     Time  
      --------------------------------------------------------------------------
      SPI_INST/bit_cnt_reg[0]  CK ^          -         -       0.768    -2.359  
      SPI_INST/bit_cnt_reg[0]  CK ^ -> Q ^   SDFFR_X2  1.690   2.458    -0.669  
      SPI_INST/p11862A         -             INV_X2    0.000   2.458    -0.668  
      SPI_INST/p11862A         A ^ -> ZN v   INV_X2    0.299   2.757    -0.369  
      SPI_INST/p11846A         -             NAND4_X2  0.000   2.757    -0.369  
      SPI_INST/p11846A         A3 v -> ZN ^  NAND4_X2  1.241   3.998    0.872  
      SPI_INST/p12056A         -             INV_X4    0.000   3.998    0.872  
      SPI_INST/p12056A         A ^ -> ZN v   INV_X4    0.974   4.972    1.846  
      SPI_INST/p28212A568      -             AOI22_X1  0.000   4.972    1.846  
      SPI_INST/p28212A568      A2 v -> ZN ^  AOI22_X1  0.832   5.805    2.678  
      SPI_INST/p28135A562      -             INV_X1    0.000   5.805    2.678  
      SPI_INST/p28135A562      A ^ -> ZN v   INV_X1    0.382   6.187    3.061  
      SPI_INST/spi_sr_reg[6]   -             SDFF_X2   0.000   6.187    3.061  
      --------------------------------------------------------------------------
Path 516: VIOLATED Setup Check with Pin SPI_INST/spi_sr_reg[5]/CK 
Endpoint:   SPI_INST/spi_sr_reg[5]/D  (v) checked with  leading edge of 'm_spi_clk'
Beginpoint: SPI_INST/bit_cnt_reg[0]/Q (^) triggered by  leading edge of 'm_spi_clk'
Path Groups: {m_spi_clk}
Retime Analysis { GBA }
Other End Arrival Time          0.756
- Setup                         1.294
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 3.062
- Arrival Time                  6.186
= Slack Time                   -3.124
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.768
     = Beginpoint Arrival Time       0.768
      --------------------------------------------------------------------------
      Instance                 Arc           Cell      Retime  Arrival  Required  
                                                       Delay   Time     Time  
      --------------------------------------------------------------------------
      SPI_INST/bit_cnt_reg[0]  CK ^          -         -       0.768    -2.356  
      SPI_INST/bit_cnt_reg[0]  CK ^ -> Q ^   SDFFR_X2  1.690   2.458    -0.666  
      SPI_INST/p11862A         -             INV_X2    0.000   2.458    -0.666  
      SPI_INST/p11862A         A ^ -> ZN v   INV_X2    0.299   2.757    -0.367  
      SPI_INST/p11846A         -             NAND4_X2  0.000   2.757    -0.367  
      SPI_INST/p11846A         A3 v -> ZN ^  NAND4_X2  1.241   3.998    0.874  
      SPI_INST/p12056A         -             INV_X4    0.000   3.998    0.874  
      SPI_INST/p12056A         A ^ -> ZN v   INV_X4    0.974   4.972    1.848  
      SPI_INST/p28212A567      -             AOI22_X1  0.000   4.973    1.849  
      SPI_INST/p28212A567      A2 v -> ZN ^  AOI22_X1  0.842   5.815    2.691  
      SPI_INST/p28135A561      -             INV_X1    0.000   5.815    2.691  
      SPI_INST/p28135A561      A ^ -> ZN v   INV_X1    0.371   6.186    3.062  
      SPI_INST/spi_sr_reg[5]   -             SDFF_X2   0.000   6.186    3.062  
      --------------------------------------------------------------------------
Path 517: VIOLATED Setup Check with Pin DMA_INST/breq_reg/CK 
Endpoint:   DMA_INST/breq_reg/D             (^) checked with  leading edge of 'm_clk'
Beginpoint: DMA_INST/present_state_reg[2]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.286
- Setup                         1.028
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.858
- Arrival Time                 10.935
= Slack Time                   -3.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.408
     = Beginpoint Arrival Time       5.408
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell      Retime  Arrival  Required  
                                                             Delay   Time     Time  
      --------------------------------------------------------------------------------
      DMA_INST/present_state_reg[2]  CK ^          -         -       5.408    2.331  
      DMA_INST/present_state_reg[2]  CK ^ -> Q ^   SDFFR_X2  1.891   7.299    4.222  
      DMA_INST/Fp5464A               -             INV_X2    0.000   7.299    4.222  
      DMA_INST/Fp5464A               A ^ -> ZN v   INV_X2    0.621   7.921    4.844  
      DMA_INST/p5496A                -             OR2_X1    0.000   7.921    4.844  
      DMA_INST/p5496A                A1 v -> ZN v  OR2_X1    0.742   8.662    5.585  
      DMA_INST/p11594A               -             OAI21_X2  0.000   8.662    5.585  
      DMA_INST/p11594A               B1 v -> ZN ^  OAI21_X2  1.223   9.886    6.809  
      DMA_INST/p11588A               -             OR2_X2    0.000   9.886    6.809  
      DMA_INST/p11588A               A1 ^ -> ZN ^  OR2_X2    1.049   10.935   7.858  
      DMA_INST/breq_reg              -             SDFFR_X2  0.000   10.935   7.858  
      --------------------------------------------------------------------------------
Path 518: VIOLATED Setup Check with Pin TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[15]/CK 
Endpoint:   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[15]/D     (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.336
- Setup                         1.115
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.821
- Arrival Time                 10.654
= Slack Time                   -2.833
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.383
     = Beginpoint Arrival Time       5.383
      ---------------------------------------------------------------------------------------------------------
      Instance                                                Arc           Cell      Retime  Arrival  Required  
                                                                                      Delay   Time     Time  
      ---------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]  CK ^          -         -       5.383    2.550  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]  CK ^ -> Q v   SDFFR_X2  1.442   6.825    3.992  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11359A               -             INV_X2    0.000   6.826    3.993  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11359A               A v -> ZN ^   INV_X2    0.595   7.421    4.588  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11361A               -             AND3_X4   0.000   7.421    4.588  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11361A               A2 ^ -> ZN ^  AND3_X4   2.130   9.550    6.717  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A352            -             MUX2_X1   0.002   9.552    6.719  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A352            S ^ -> Z v    MUX2_X1   1.101   10.654   7.821  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[15]      -             SDFFR_X1  0.000   10.654   7.821  
      ---------------------------------------------------------------------------------------------------------
Path 519: VIOLATED Setup Check with Pin TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[0]/CK 
Endpoint:   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[0]/D      (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.336
- Setup                         1.115
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.822
- Arrival Time                 10.650
= Slack Time                   -2.828
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.383
     = Beginpoint Arrival Time       5.383
      ---------------------------------------------------------------------------------------------------------
      Instance                                                Arc           Cell      Retime  Arrival  Required  
                                                                                      Delay   Time     Time  
      ---------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]  CK ^          -         -       5.383    2.555  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]  CK ^ -> Q v   SDFFR_X2  1.442   6.825    3.997  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11359A               -             INV_X2    0.000   6.826    3.997  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11359A               A v -> ZN ^   INV_X2    0.595   7.421    4.592  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11361A               -             AND3_X4   0.000   7.421    4.592  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11361A               A2 ^ -> ZN ^  AND3_X4   2.130   9.550    6.722  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A351            -             MUX2_X1   0.000   9.550    6.722  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A351            S ^ -> Z v    MUX2_X1   1.099   10.650   7.821  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[0]       -             SDFFR_X1  0.000   10.650   7.822  
      ---------------------------------------------------------------------------------------------------------
Path 520: VIOLATED Setup Check with Pin TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[9]/CK 
Endpoint:   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[9]/D      (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.328
- Setup                         1.110
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.818
- Arrival Time                 10.631
= Slack Time                   -2.814
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.383
     = Beginpoint Arrival Time       5.383
      ---------------------------------------------------------------------------------------------------------
      Instance                                                Arc           Cell      Retime  Arrival  Required  
                                                                                      Delay   Time     Time  
      ---------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]  CK ^          -         -       5.383    2.570  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]  CK ^ -> Q v   SDFFR_X2  1.442   6.825    4.012  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11359A               -             INV_X2    0.000   6.826    4.012  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11359A               A v -> ZN ^   INV_X2    0.595   7.421    4.607  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11361A               -             AND3_X4   0.000   7.421    4.607  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11361A               A2 ^ -> ZN ^  AND3_X4   2.130   9.550    6.737  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A               -             MUX2_X1   0.002   9.552    6.738  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A               S ^ -> Z v    MUX2_X1   1.079   10.631   7.818  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[9]       -             SDFFR_X1  0.000   10.631   7.818  
      ---------------------------------------------------------------------------------------------------------
Path 521: VIOLATED Setup Check with Pin TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[10]/CK 
Endpoint:   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[10]/D     (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.328
- Setup                         1.110
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.818
- Arrival Time                 10.630
= Slack Time                   -2.812
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.383
     = Beginpoint Arrival Time       5.383
      ---------------------------------------------------------------------------------------------------------
      Instance                                                Arc           Cell      Retime  Arrival  Required  
                                                                                      Delay   Time     Time  
      ---------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]  CK ^          -         -       5.383    2.572  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]  CK ^ -> Q v   SDFFR_X2  1.442   6.825    4.014  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11359A               -             INV_X2    0.000   6.826    4.014  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11359A               A v -> ZN ^   INV_X2    0.595   7.421    4.609  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11361A               -             AND3_X4   0.000   7.421    4.609  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11361A               A2 ^ -> ZN ^  AND3_X4   2.130   9.550    6.739  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A361            -             MUX2_X1   0.002   9.552    6.741  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A361            S ^ -> Z v    MUX2_X1   1.078   10.630   7.818  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[10]      -             SDFFR_X1  0.000   10.630   7.818  
      ---------------------------------------------------------------------------------------------------------
Path 522: VIOLATED Setup Check with Pin TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[3]/CK 
Endpoint:   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[3]/D      (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.347
- Setup                         1.108
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.839
- Arrival Time                 10.649
= Slack Time                   -2.810
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.383
     = Beginpoint Arrival Time       5.383
      ---------------------------------------------------------------------------------------------------------
      Instance                                                Arc           Cell      Retime  Arrival  Required  
                                                                                      Delay   Time     Time  
      ---------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]  CK ^          -         -       5.383    2.574  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]  CK ^ -> Q v   SDFFR_X2  1.442   6.825    4.016  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11359A               -             INV_X2    0.000   6.826    4.016  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11359A               A v -> ZN ^   INV_X2    0.595   7.421    4.611  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11361A               -             AND3_X4   0.000   7.421    4.611  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11361A               A2 ^ -> ZN ^  AND3_X4   2.130   9.550    6.741  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A355            -             MUX2_X1   0.001   9.551    6.741  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A355            S ^ -> Z v    MUX2_X1   1.097   10.648   7.839  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[3]       -             SDFFR_X1  0.000   10.649   7.839  
      ---------------------------------------------------------------------------------------------------------
Path 523: VIOLATED Setup Check with Pin TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[14]/CK 
Endpoint:   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[14]/D     (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.341
- Setup                         1.106
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.835
- Arrival Time                 10.638
= Slack Time                   -2.803
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.383
     = Beginpoint Arrival Time       5.383
      ---------------------------------------------------------------------------------------------------------
      Instance                                                Arc           Cell      Retime  Arrival  Required  
                                                                                      Delay   Time     Time  
      ---------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]  CK ^          -         -       5.383    2.581  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]  CK ^ -> Q v   SDFFR_X2  1.442   6.825    4.023  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11359A               -             INV_X2    0.000   6.826    4.023  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11359A               A v -> ZN ^   INV_X2    0.595   7.421    4.618  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11361A               -             AND3_X4   0.000   7.421    4.618  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11361A               A2 ^ -> ZN ^  AND3_X4   2.130   9.550    6.748  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A350            -             MUX2_X1   0.002   9.552    6.750  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A350            S ^ -> Z v    MUX2_X1   1.085   10.637   7.835  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[14]      -             SDFFR_X1  0.000   10.638   7.835  
      ---------------------------------------------------------------------------------------------------------
Path 524: VIOLATED Setup Check with Pin TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[12]/CK 
Endpoint:   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[12]/D     (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.338
- Setup                         1.106
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.832
- Arrival Time                 10.634
= Slack Time                   -2.802
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.383
     = Beginpoint Arrival Time       5.383
      ---------------------------------------------------------------------------------------------------------
      Instance                                                Arc           Cell      Retime  Arrival  Required  
                                                                                      Delay   Time     Time  
      ---------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]  CK ^          -         -       5.383    2.581  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]  CK ^ -> Q v   SDFFR_X2  1.442   6.825    4.024  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11359A               -             INV_X2    0.000   6.826    4.024  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11359A               A v -> ZN ^   INV_X2    0.595   7.421    4.619  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11361A               -             AND3_X4   0.000   7.421    4.619  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11361A               A2 ^ -> ZN ^  AND3_X4   2.130   9.550    6.748  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A363            -             MUX2_X1   0.002   9.552    6.750  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A363            S ^ -> Z v    MUX2_X1   1.081   10.634   7.832  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[12]      -             SDFFR_X1  0.000   10.634   7.832  
      ---------------------------------------------------------------------------------------------------------
Path 525: VIOLATED Setup Check with Pin TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[1]/CK 
Endpoint:   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[1]/D      (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.347
- Setup                         1.106
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.841
- Arrival Time                 10.640
= Slack Time                   -2.799
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.383
     = Beginpoint Arrival Time       5.383
      ---------------------------------------------------------------------------------------------------------
      Instance                                                Arc           Cell      Retime  Arrival  Required  
                                                                                      Delay   Time     Time  
      ---------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]  CK ^          -         -       5.383    2.585  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]  CK ^ -> Q v   SDFFR_X2  1.442   6.825    4.027  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11359A               -             INV_X2    0.000   6.826    4.027  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11359A               A v -> ZN ^   INV_X2    0.595   7.421    4.622  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11361A               -             AND3_X4   0.000   7.421    4.622  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11361A               A2 ^ -> ZN ^  AND3_X4   2.130   9.550    6.752  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A353            -             MUX2_X1   0.001   9.551    6.752  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A353            S ^ -> Z v    MUX2_X1   1.089   10.640   7.841  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[1]       -             SDFFR_X1  0.000   10.640   7.841  
      ---------------------------------------------------------------------------------------------------------
Path 526: VIOLATED Setup Check with Pin TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[13]/CK 
Endpoint:   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[13]/D     (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.338
- Setup                         1.104
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.833
- Arrival Time                 10.628
= Slack Time                   -2.795
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.383
     = Beginpoint Arrival Time       5.383
      ---------------------------------------------------------------------------------------------------------
      Instance                                                Arc           Cell      Retime  Arrival  Required  
                                                                                      Delay   Time     Time  
      ---------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]  CK ^          -         -       5.383    2.588  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]  CK ^ -> Q v   SDFFR_X2  1.442   6.825    4.030  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11359A               -             INV_X2    0.000   6.826    4.030  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11359A               A v -> ZN ^   INV_X2    0.595   7.421    4.625  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11361A               -             AND3_X4   0.000   7.421    4.626  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11361A               A2 ^ -> ZN ^  AND3_X4   2.130   9.550    6.755  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A364            -             MUX2_X1   0.002   9.552    6.757  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A364            S ^ -> Z v    MUX2_X1   1.076   10.628   7.833  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[13]      -             SDFFR_X1  0.000   10.628   7.833  
      ---------------------------------------------------------------------------------------------------------
Path 527: VIOLATED Setup Check with Pin TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[7]/CK 
Endpoint:   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[7]/D      (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.350
- Setup                         1.104
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.847
- Arrival Time                 10.639
= Slack Time                   -2.792
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.383
     = Beginpoint Arrival Time       5.383
      ---------------------------------------------------------------------------------------------------------
      Instance                                                Arc           Cell      Retime  Arrival  Required  
                                                                                      Delay   Time     Time  
      ---------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]  CK ^          -         -       5.383    2.591  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]  CK ^ -> Q v   SDFFR_X2  1.442   6.825    4.033  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11359A               -             INV_X2    0.000   6.826    4.033  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11359A               A v -> ZN ^   INV_X2    0.595   7.421    4.628  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11361A               -             AND3_X4   0.000   7.421    4.628  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11361A               A2 ^ -> ZN ^  AND3_X4   2.130   9.550    6.758  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A359            -             MUX2_X1   0.001   9.552    6.759  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A359            S ^ -> Z v    MUX2_X1   1.087   10.639   7.847  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[7]       -             SDFFR_X1  0.000   10.639   7.847  
      ---------------------------------------------------------------------------------------------------------
Path 528: VIOLATED Setup Check with Pin TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[5]/CK 
Endpoint:   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[5]/D      (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.350
- Setup                         1.103
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.847
- Arrival Time                 10.638
= Slack Time                   -2.790
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.383
     = Beginpoint Arrival Time       5.383
      ---------------------------------------------------------------------------------------------------------
      Instance                                                Arc           Cell      Retime  Arrival  Required  
                                                                                      Delay   Time     Time  
      ---------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]  CK ^          -         -       5.383    2.593  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]  CK ^ -> Q v   SDFFR_X2  1.442   6.825    4.035  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11359A               -             INV_X2    0.000   6.826    4.035  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11359A               A v -> ZN ^   INV_X2    0.595   7.421    4.630  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11361A               -             AND3_X4   0.000   7.421    4.630  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11361A               A2 ^ -> ZN ^  AND3_X4   2.130   9.550    6.760  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A357            -             MUX2_X1   0.001   9.552    6.761  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A357            S ^ -> Z v    MUX2_X1   1.086   10.637   7.847  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[5]       -             SDFFR_X1  0.000   10.638   7.847  
      ---------------------------------------------------------------------------------------------------------
Path 529: VIOLATED Setup Check with Pin TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[2]/CK 
Endpoint:   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[2]/D      (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.347
- Setup                         1.102
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.845
- Arrival Time                 10.628
= Slack Time                   -2.783
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.383
     = Beginpoint Arrival Time       5.383
      ---------------------------------------------------------------------------------------------------------
      Instance                                                Arc           Cell      Retime  Arrival  Required  
                                                                                      Delay   Time     Time  
      ---------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]  CK ^          -         -       5.383    2.600  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]  CK ^ -> Q v   SDFFR_X2  1.442   6.825    4.042  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11359A               -             INV_X2    0.000   6.826    4.042  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11359A               A v -> ZN ^   INV_X2    0.595   7.421    4.638  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11361A               -             AND3_X4   0.000   7.421    4.638  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11361A               A2 ^ -> ZN ^  AND3_X4   2.130   9.550    6.767  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A354            -             MUX2_X1   0.001   9.551    6.768  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A354            S ^ -> Z v    MUX2_X1   1.077   10.628   7.845  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[2]       -             SDFFR_X1  0.000   10.628   7.845  
      ---------------------------------------------------------------------------------------------------------
Path 530: VIOLATED Setup Check with Pin TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[6]/CK 
Endpoint:   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[6]/D      (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.350
- Setup                         1.101
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.849
- Arrival Time                 10.631
= Slack Time                   -2.782
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.383
     = Beginpoint Arrival Time       5.383
      ---------------------------------------------------------------------------------------------------------
      Instance                                                Arc           Cell      Retime  Arrival  Required  
                                                                                      Delay   Time     Time  
      ---------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]  CK ^          -         -       5.383    2.601  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]  CK ^ -> Q v   SDFFR_X2  1.442   6.825    4.044  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11359A               -             INV_X2    0.000   6.826    4.044  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11359A               A v -> ZN ^   INV_X2    0.595   7.421    4.639  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11361A               -             AND3_X4   0.000   7.421    4.639  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11361A               A2 ^ -> ZN ^  AND3_X4   2.130   9.550    6.768  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A358            -             MUX2_X1   0.002   9.552    6.770  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A358            S ^ -> Z v    MUX2_X1   1.079   10.631   7.849  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[6]       -             SDFFR_X1  0.000   10.631   7.849  
      ---------------------------------------------------------------------------------------------------------
Path 531: VIOLATED Setup Check with Pin TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[8]/CK 
Endpoint:   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[8]/D      (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.350
- Setup                         1.101
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.849
- Arrival Time                 10.631
= Slack Time                   -2.781
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.383
     = Beginpoint Arrival Time       5.383
      ---------------------------------------------------------------------------------------------------------
      Instance                                                Arc           Cell      Retime  Arrival  Required  
                                                                                      Delay   Time     Time  
      ---------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]  CK ^          -         -       5.383    2.602  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]  CK ^ -> Q v   SDFFR_X2  1.442   6.825    4.044  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11359A               -             INV_X2    0.000   6.826    4.044  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11359A               A v -> ZN ^   INV_X2    0.595   7.421    4.639  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11361A               -             AND3_X4   0.000   7.421    4.640  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11361A               A2 ^ -> ZN ^  AND3_X4   2.130   9.550    6.769  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A360            -             MUX2_X1   0.002   9.552    6.771  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A360            S ^ -> Z v    MUX2_X1   1.079   10.631   7.849  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[8]       -             SDFFR_X1  0.000   10.631   7.849  
      ---------------------------------------------------------------------------------------------------------
Path 532: VIOLATED Setup Check with Pin TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[11]/CK 
Endpoint:   TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[11]/D     (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.350
- Setup                         1.100
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.851
- Arrival Time                 10.626
= Slack Time                   -2.775
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.383
     = Beginpoint Arrival Time       5.383
      ---------------------------------------------------------------------------------------------------------
      Instance                                                Arc           Cell      Retime  Arrival  Required  
                                                                                      Delay   Time     Time  
      ---------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]  CK ^          -         -       5.383    2.608  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]  CK ^ -> Q v   SDFFR_X2  1.442   6.825    4.050  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11359A               -             INV_X2    0.000   6.826    4.050  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11359A               A v -> ZN ^   INV_X2    0.595   7.421    4.645  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11361A               -             AND3_X4   0.000   7.421    4.645  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11361A               A2 ^ -> ZN ^  AND3_X4   2.130   9.550    6.775  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A362            -             MUX2_X1   0.002   9.552    6.777  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11358A362            S ^ -> Z v    MUX2_X1   1.074   10.626   7.851  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg[11]      -             SDFFR_X1  0.000   10.626   7.851  
      ---------------------------------------------------------------------------------------------------------
Path 533: VIOLATED Setup Check with Pin TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_4_reg/CK 
Endpoint:   TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_4_reg/D         (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg[0]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.284
- Setup                         1.153
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.731
- Arrival Time                 10.353
= Slack Time                   -2.621
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.344
     = Beginpoint Arrival Time       5.344
      -------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell      Retime  Arrival  Required  
                                                                                    Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg[0]  CK ^          -         -       5.344    2.722  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg[0]  CK ^ -> Q ^   SDFFR_X1  1.870   7.213    4.592  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/p11830A            -             INV_X2    0.000   7.213    4.592  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/p11830A            A ^ -> ZN v   INV_X2    0.560   7.773    5.152  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/p11821A            -             NAND3_X2  0.000   7.773    5.152  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/p11821A            A3 v -> ZN ^  NAND3_X2  1.015   8.788    6.167  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/p12274A            -             INV_X4    0.000   8.788    6.167  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/p12274A            A ^ -> ZN v   INV_X4    0.365   9.153    6.531  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/p12237A            -             AOI22_X1  0.000   9.153    6.531  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/p12237A            A1 v -> ZN ^  AOI22_X1  0.726   9.878    7.257  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/p12157A            -             INV_X1    0.000   9.878    7.257  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/p12157A            A ^ -> ZN v   INV_X1    0.474   10.352   7.731  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_4_reg          -             SDFFR_X2  0.000   10.353   7.731  
      -------------------------------------------------------------------------------------------------------
Path 534: VIOLATED Setup Check with Pin SPI_INST/dout_reg[7]/CK 
Endpoint:   SPI_INST/dout_reg[7]/D          (v) checked with  leading edge of 'm_clk'
Beginpoint: SPI_INST/present_state_reg[1]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.209
- Setup                         1.285
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.523
- Arrival Time                 10.134
= Slack Time                   -2.611
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.261
     = Beginpoint Arrival Time       5.261
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell      Retime  Arrival  Required  
                                                             Delay   Time     Time  
      --------------------------------------------------------------------------------
      SPI_INST/present_state_reg[1]  CK ^          -         -       5.261    2.650  
      SPI_INST/present_state_reg[1]  CK ^ -> Q v   SDFFR_X2  1.412   6.673    4.062  
      SPI_INST/p11875A               -             INV_X2    0.000   6.673    4.063  
      SPI_INST/p11875A               A v -> ZN ^   INV_X2    0.379   7.053    4.442  
      SPI_INST/p8258A                -             NOR2_X1   0.000   7.053    4.442  
      SPI_INST/p8258A                A2 ^ -> ZN v  NOR2_X1   0.227   7.280    4.669  
      SPI_INST/p8459A                -             NAND2_X2  0.000   7.280    4.669  
      SPI_INST/p8459A                A2 v -> ZN ^  NAND2_X2  0.839   8.118    5.508  
      SPI_INST/p8613A                -             INV_X4    0.000   8.118    5.508  
      SPI_INST/p8613A                A ^ -> ZN v   INV_X4    0.813   8.931    6.321  
      SPI_INST/p8457A558             -             AOI22_X1  0.000   8.931    6.321  
      SPI_INST/p8457A558             A1 v -> ZN ^  AOI22_X1  0.806   9.737    7.127  
      SPI_INST/p8380A552             -             INV_X1    0.000   9.737    7.127  
      SPI_INST/p8380A552             A ^ -> ZN v   INV_X1    0.397   10.134   7.523  
      SPI_INST/dout_reg[7]           -             SDFF_X2   0.000   10.134   7.523  
      --------------------------------------------------------------------------------
Path 535: VIOLATED Setup Check with Pin SPI_INST/dout_reg[2]/CK 
Endpoint:   SPI_INST/dout_reg[2]/D          (v) checked with  leading edge of 'm_clk'
Beginpoint: SPI_INST/present_state_reg[1]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.210
- Setup                         1.287
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.522
- Arrival Time                 10.128
= Slack Time                   -2.605
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.261
     = Beginpoint Arrival Time       5.261
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell      Retime  Arrival  Required  
                                                             Delay   Time     Time  
      --------------------------------------------------------------------------------
      SPI_INST/present_state_reg[1]  CK ^          -         -       5.261    2.656  
      SPI_INST/present_state_reg[1]  CK ^ -> Q v   SDFFR_X2  1.412   6.673    4.068  
      SPI_INST/p11875A               -             INV_X2    0.000   6.673    4.068  
      SPI_INST/p11875A               A v -> ZN ^   INV_X2    0.379   7.053    4.447  
      SPI_INST/p8258A                -             NOR2_X1   0.000   7.053    4.447  
      SPI_INST/p8258A                A2 ^ -> ZN v  NOR2_X1   0.227   7.280    4.675  
      SPI_INST/p8459A                -             NAND2_X2  0.000   7.280    4.675  
      SPI_INST/p8459A                A2 v -> ZN ^  NAND2_X2  0.839   8.118    5.513  
      SPI_INST/p8613A                -             INV_X4    0.000   8.118    5.513  
      SPI_INST/p8613A                A ^ -> ZN v   INV_X4    0.813   8.931    6.326  
      SPI_INST/p8457A554             -             AOI22_X1  0.000   8.931    6.326  
      SPI_INST/p8457A554             A1 v -> ZN ^  AOI22_X1  0.764   9.696    7.091  
      SPI_INST/p8380A548             -             INV_X1    0.000   9.696    7.091  
      SPI_INST/p8380A548             A ^ -> ZN v   INV_X1    0.431   10.127   7.522  
      SPI_INST/dout_reg[2]           -             SDFF_X2   0.000   10.128   7.522  
      --------------------------------------------------------------------------------
Path 536: VIOLATED Setup Check with Pin SPI_INST/dout_reg[0]/CK 
Endpoint:   SPI_INST/dout_reg[0]/D          (v) checked with  leading edge of 'm_clk'
Beginpoint: SPI_INST/present_state_reg[1]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.218
- Setup                         1.279
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.539
- Arrival Time                 10.097
= Slack Time                   -2.558
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.261
     = Beginpoint Arrival Time       5.261
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell      Retime  Arrival  Required  
                                                             Delay   Time     Time  
      --------------------------------------------------------------------------------
      SPI_INST/present_state_reg[1]  CK ^          -         -       5.261    2.703  
      SPI_INST/present_state_reg[1]  CK ^ -> Q v   SDFFR_X2  1.412   6.673    4.115  
      SPI_INST/p11875A               -             INV_X2    0.000   6.673    4.115  
      SPI_INST/p11875A               A v -> ZN ^   INV_X2    0.379   7.053    4.494  
      SPI_INST/p8258A                -             NOR2_X1   0.000   7.053    4.494  
      SPI_INST/p8258A                A2 ^ -> ZN v  NOR2_X1   0.227   7.280    4.722  
      SPI_INST/p8459A                -             NAND2_X2  0.000   7.280    4.722  
      SPI_INST/p8459A                A2 v -> ZN ^  NAND2_X2  0.839   8.118    5.560  
      SPI_INST/p8613A                -             INV_X4    0.000   8.118    5.560  
      SPI_INST/p8613A                A ^ -> ZN v   INV_X4    0.813   8.931    6.373  
      SPI_INST/p8458A559             -             AOI22_X1  0.000   8.931    6.373  
      SPI_INST/p8458A559             A1 v -> ZN ^  AOI22_X1  0.755   9.686    7.128  
      SPI_INST/p8381A553             -             INV_X1    0.000   9.686    7.128  
      SPI_INST/p8381A553             A ^ -> ZN v   INV_X1    0.411   10.097   7.539  
      SPI_INST/dout_reg[0]           -             SDFF_X2   0.000   10.097   7.539  
      --------------------------------------------------------------------------------
Path 537: VIOLATED Setup Check with Pin SPI_INST/dout_reg[6]/CK 
Endpoint:   SPI_INST/dout_reg[6]/D          (v) checked with  leading edge of 'm_clk'
Beginpoint: SPI_INST/present_state_reg[1]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.213
- Setup                         1.277
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.536
- Arrival Time                 10.080
= Slack Time                   -2.544
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.261
     = Beginpoint Arrival Time       5.261
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell      Retime  Arrival  Required  
                                                             Delay   Time     Time  
      --------------------------------------------------------------------------------
      SPI_INST/present_state_reg[1]  CK ^          -         -       5.261    2.717  
      SPI_INST/present_state_reg[1]  CK ^ -> Q v   SDFFR_X2  1.412   6.673    4.129  
      SPI_INST/p11875A               -             INV_X2    0.000   6.673    4.130  
      SPI_INST/p11875A               A v -> ZN ^   INV_X2    0.379   7.053    4.509  
      SPI_INST/p8258A                -             NOR2_X1   0.000   7.053    4.509  
      SPI_INST/p8258A                A2 ^ -> ZN v  NOR2_X1   0.227   7.280    4.736  
      SPI_INST/p8459A                -             NAND2_X2  0.000   7.280    4.736  
      SPI_INST/p8459A                A2 v -> ZN ^  NAND2_X2  0.839   8.118    5.575  
      SPI_INST/p8613A                -             INV_X4    0.000   8.118    5.575  
      SPI_INST/p8613A                A ^ -> ZN v   INV_X4    0.813   8.931    6.388  
      SPI_INST/p8457A557             -             AOI22_X1  0.000   8.931    6.388  
      SPI_INST/p8457A557             A1 v -> ZN ^  AOI22_X1  0.781   9.713    7.169  
      SPI_INST/p8380A551             -             INV_X1    0.000   9.713    7.169  
      SPI_INST/p8380A551             A ^ -> ZN v   INV_X1    0.367   10.080   7.536  
      SPI_INST/dout_reg[6]           -             SDFF_X2   0.000   10.080   7.536  
      --------------------------------------------------------------------------------
Path 538: VIOLATED Setup Check with Pin SPI_INST/dout_reg[1]/CK 
Endpoint:   SPI_INST/dout_reg[1]/D          (v) checked with  leading edge of 'm_clk'
Beginpoint: SPI_INST/present_state_reg[1]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.262
- Setup                         1.281
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.581
- Arrival Time                 10.107
= Slack Time                   -2.526
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.261
     = Beginpoint Arrival Time       5.261
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell      Retime  Arrival  Required  
                                                             Delay   Time     Time  
      --------------------------------------------------------------------------------
      SPI_INST/present_state_reg[1]  CK ^          -         -       5.261    2.736  
      SPI_INST/present_state_reg[1]  CK ^ -> Q v   SDFFR_X2  1.412   6.673    4.148  
      SPI_INST/p11875A               -             INV_X2    0.000   6.673    4.148  
      SPI_INST/p11875A               A v -> ZN ^   INV_X2    0.379   7.053    4.527  
      SPI_INST/p8258A                -             NOR2_X1   0.000   7.053    4.527  
      SPI_INST/p8258A                A2 ^ -> ZN v  NOR2_X1   0.227   7.280    4.754  
      SPI_INST/p8459A                -             NAND2_X2  0.000   7.280    4.754  
      SPI_INST/p8459A                A2 v -> ZN ^  NAND2_X2  0.839   8.118    5.593  
      SPI_INST/p8613A                -             INV_X4    0.000   8.118    5.593  
      SPI_INST/p8613A                A ^ -> ZN v   INV_X4    0.813   8.931    6.406  
      SPI_INST/p8457A                -             AOI22_X1  0.000   8.931    6.406  
      SPI_INST/p8457A                A1 v -> ZN ^  AOI22_X1  0.801   9.732    7.207  
      SPI_INST/p8380A                -             INV_X1    0.000   9.732    7.207  
      SPI_INST/p8380A                A ^ -> ZN v   INV_X1    0.375   10.107   7.581  
      SPI_INST/dout_reg[1]           -             SDFF_X2   0.000   10.107   7.581  
      --------------------------------------------------------------------------------
Path 539: VIOLATED Setup Check with Pin TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/CK 
Endpoint:   TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/D         (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg[0]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.231
- Setup                         1.191
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.640
- Arrival Time                 10.142
= Slack Time                   -2.501
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.344
     = Beginpoint Arrival Time       5.344
      -------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell      Retime  Arrival  Required  
                                                                                    Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg[0]  CK ^          -         -       5.344    2.842  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg[0]  CK ^ -> Q ^   SDFFR_X1  1.870   7.213    4.712  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/p11830A            -             INV_X2    0.000   7.213    4.712  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/p11830A            A ^ -> ZN v   INV_X2    0.560   7.773    5.272  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/p11821A            -             NAND3_X2  0.000   7.773    5.272  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/p11821A            A3 v -> ZN ^  NAND3_X2  1.015   8.788    6.287  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/p12171A            -             NAND3_X1  0.000   8.788    6.287  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/p12171A            A1 ^ -> ZN v  NAND3_X1  0.543   9.331    6.830  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/p12127A            -             OAI21_X1  0.000   9.331    6.830  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/p12127A            A v -> ZN ^   OAI21_X1  0.810   10.142   7.640  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg          -             SDFFR_X1  0.000   10.142   7.640  
      -------------------------------------------------------------------------------------------------------
Path 540: VIOLATED Setup Check with Pin SPI_INST/dout_reg[4]/CK 
Endpoint:   SPI_INST/dout_reg[4]/D          (v) checked with  leading edge of 'm_clk'
Beginpoint: SPI_INST/present_state_reg[1]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.218
- Setup                         1.271
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.547
- Arrival Time                 10.040
= Slack Time                   -2.493
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.261
     = Beginpoint Arrival Time       5.261
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell      Retime  Arrival  Required  
                                                             Delay   Time     Time  
      --------------------------------------------------------------------------------
      SPI_INST/present_state_reg[1]  CK ^          -         -       5.261    2.768  
      SPI_INST/present_state_reg[1]  CK ^ -> Q v   SDFFR_X2  1.412   6.673    4.180  
      SPI_INST/p11875A               -             INV_X2    0.000   6.673    4.180  
      SPI_INST/p11875A               A v -> ZN ^   INV_X2    0.379   7.053    4.559  
      SPI_INST/p8258A                -             NOR2_X1   0.000   7.053    4.559  
      SPI_INST/p8258A                A2 ^ -> ZN v  NOR2_X1   0.227   7.280    4.787  
      SPI_INST/p8459A                -             NAND2_X2  0.000   7.280    4.787  
      SPI_INST/p8459A                A2 v -> ZN ^  NAND2_X2  0.839   8.118    5.625  
      SPI_INST/p8613A                -             INV_X4    0.000   8.118    5.625  
      SPI_INST/p8613A                A ^ -> ZN v   INV_X4    0.813   8.931    6.438  
      SPI_INST/p8457A555             -             AOI22_X1  0.000   8.931    6.438  
      SPI_INST/p8457A555             A1 v -> ZN ^  AOI22_X1  0.729   9.660    7.167  
      SPI_INST/p8380A549             -             INV_X1    0.000   9.660    7.167  
      SPI_INST/p8380A549             A ^ -> ZN v   INV_X1    0.380   10.040   7.547  
      SPI_INST/dout_reg[4]           -             SDFF_X2   0.000   10.040   7.547  
      --------------------------------------------------------------------------------
Path 541: VIOLATED Setup Check with Pin SPI_INST/dout_reg[3]/CK 
Endpoint:   SPI_INST/dout_reg[3]/D          (v) checked with  leading edge of 'm_clk'
Beginpoint: SPI_INST/present_state_reg[1]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.210
- Setup                         1.273
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.536
- Arrival Time                 10.023
= Slack Time                   -2.487
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.261
     = Beginpoint Arrival Time       5.261
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell      Retime  Arrival  Required  
                                                             Delay   Time     Time  
      --------------------------------------------------------------------------------
      SPI_INST/present_state_reg[1]  CK ^          -         -       5.261    2.774  
      SPI_INST/present_state_reg[1]  CK ^ -> Q v   SDFFR_X2  1.412   6.673    4.186  
      SPI_INST/p11875A               -             INV_X2    0.000   6.673    4.187  
      SPI_INST/p11875A               A v -> ZN ^   INV_X2    0.379   7.053    4.566  
      SPI_INST/p8258A                -             NOR2_X1   0.000   7.053    4.566  
      SPI_INST/p8258A                A2 ^ -> ZN v  NOR2_X1   0.227   7.280    4.793  
      SPI_INST/p8459A                -             NAND2_X2  0.000   7.280    4.793  
      SPI_INST/p8459A                A2 v -> ZN ^  NAND2_X2  0.839   8.118    5.632  
      SPI_INST/p8613A                -             INV_X4    0.000   8.118    5.632  
      SPI_INST/p8613A                A ^ -> ZN v   INV_X4    0.813   8.931    6.445  
      SPI_INST/p8458A                -             AOI22_X1  0.000   8.931    6.445  
      SPI_INST/p8458A                A1 v -> ZN ^  AOI22_X1  0.728   9.660    7.173  
      SPI_INST/p8381A                -             INV_X1    0.000   9.660    7.173  
      SPI_INST/p8381A                A ^ -> ZN v   INV_X1    0.363   10.023   7.536  
      SPI_INST/dout_reg[3]           -             SDFF_X2   0.000   10.023   7.536  
      --------------------------------------------------------------------------------
Path 542: VIOLATED Setup Check with Pin SPI_INST/dout_reg[5]/CK 
Endpoint:   SPI_INST/dout_reg[5]/D          (v) checked with  leading edge of 'm_clk'
Beginpoint: SPI_INST/present_state_reg[1]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.218
- Setup                         1.267
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.550
- Arrival Time                 10.016
= Slack Time                   -2.466
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.261
     = Beginpoint Arrival Time       5.261
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell      Retime  Arrival  Required  
                                                             Delay   Time     Time  
      --------------------------------------------------------------------------------
      SPI_INST/present_state_reg[1]  CK ^          -         -       5.261    2.795  
      SPI_INST/present_state_reg[1]  CK ^ -> Q v   SDFFR_X2  1.412   6.673    4.207  
      SPI_INST/p11875A               -             INV_X2    0.000   6.673    4.207  
      SPI_INST/p11875A               A v -> ZN ^   INV_X2    0.379   7.053    4.586  
      SPI_INST/p8258A                -             NOR2_X1   0.000   7.053    4.586  
      SPI_INST/p8258A                A2 ^ -> ZN v  NOR2_X1   0.227   7.280    4.814  
      SPI_INST/p8459A                -             NAND2_X2  0.000   7.280    4.814  
      SPI_INST/p8459A                A2 v -> ZN ^  NAND2_X2  0.839   8.118    5.652  
      SPI_INST/p8613A                -             INV_X4    0.000   8.118    5.652  
      SPI_INST/p8613A                A ^ -> ZN v   INV_X4    0.813   8.931    6.465  
      SPI_INST/p8457A556             -             AOI22_X1  0.000   8.931    6.465  
      SPI_INST/p8457A556             A1 v -> ZN ^  AOI22_X1  0.728   9.659    7.193  
      SPI_INST/p8380A550             -             INV_X1    0.000   9.659    7.193  
      SPI_INST/p8380A550             A ^ -> ZN v   INV_X1    0.357   10.016   7.550  
      SPI_INST/dout_reg[5]           -             SDFF_X2   0.000   10.016   7.550  
      --------------------------------------------------------------------------------
Path 543: VIOLATED Setup Check with Pin TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_1_reg/CK 
Endpoint:   TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_1_reg/D         (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg[0]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.284
- Setup                         1.195
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.689
- Arrival Time                 10.018
= Slack Time                   -2.330
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.344
     = Beginpoint Arrival Time       5.344
      -------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell      Retime  Arrival  Required  
                                                                                    Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg[0]  CK ^          -         -       5.344    3.014  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg[0]  CK ^ -> Q ^   SDFFR_X1  1.870   7.213    4.883  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/p11830A            -             INV_X2    0.000   7.213    4.883  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/p11830A            A ^ -> ZN v   INV_X2    0.560   7.773    5.443  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/p11821A            -             NAND3_X2  0.000   7.773    5.443  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/p11821A            A3 v -> ZN ^  NAND3_X2  1.015   8.788    6.458  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/p12254A            -             NAND3_X1  0.000   8.788    6.458  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/p12254A            A2 ^ -> ZN v  NAND3_X1  0.496   9.284    6.954  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/p12184A            -             OAI21_X1  0.000   9.284    6.954  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/p12184A            A v -> ZN ^   OAI21_X1  0.734   10.018   7.688  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_1_reg          -             SDFFR_X1  0.000   10.018   7.689  
      -------------------------------------------------------------------------------------------------------
Path 544: VIOLATED Setup Check with Pin DMA_INST/present_state_reg[1]/CK 
Endpoint:   DMA_INST/present_state_reg[1]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: DMA_INST/present_state_reg[0]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.341
- Setup                         1.127
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.814
- Arrival Time                 10.121
= Slack Time                   -2.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.397
     = Beginpoint Arrival Time       5.397
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell      Retime  Arrival  Required  
                                                             Delay   Time     Time  
      --------------------------------------------------------------------------------
      DMA_INST/present_state_reg[0]  CK ^          -         -       5.397    3.090  
      DMA_INST/present_state_reg[0]  CK ^ -> Q v   SDFFR_X2  1.518   6.915    4.609  
      DMA_INST/Fp5756A               -             INV_X2    0.000   6.915    4.609  
      DMA_INST/Fp5756A               A v -> ZN ^   INV_X2    0.866   7.782    5.475  
      DMA_INST/p11837A               -             AOI22_X1  0.000   7.782    5.475  
      DMA_INST/p11837A               A2 ^ -> ZN v  AOI22_X1  0.451   8.232    5.925  
      DMA_INST/p11835A               -             NOR3_X1   0.000   8.232    5.925  
      DMA_INST/p11835A               A3 v -> ZN ^  NOR3_X1   0.678   8.910    6.604  
      DMA_INST/p11675A               -             AOI21_X1  0.000   8.910    6.604  
      DMA_INST/p11675A               A ^ -> ZN v   AOI21_X1  0.353   9.263    6.957  
      DMA_INST/p11654A               -             NOR2_X1   0.000   9.263    6.957  
      DMA_INST/p11654A               A2 v -> ZN ^  NOR2_X1   0.857   10.121   7.814  
      DMA_INST/present_state_reg[1]  -             SDFFR_X2  0.000   10.121   7.814  
      --------------------------------------------------------------------------------
Path 545: VIOLATED Setup Check with Pin DMA_INST/present_state_reg[0]/CK 
Endpoint:   DMA_INST/present_state_reg[0]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: DMA_INST/present_state_reg[0]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.341
- Setup                         1.209
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.732
- Arrival Time                 10.013
= Slack Time                   -2.281
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.397
     = Beginpoint Arrival Time       5.397
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell      Retime  Arrival  Required  
                                                             Delay   Time     Time  
      --------------------------------------------------------------------------------
      DMA_INST/present_state_reg[0]  CK ^          -         -       5.397    3.116  
      DMA_INST/present_state_reg[0]  CK ^ -> Q ^   SDFFR_X2  1.811   7.208    4.927  
      DMA_INST/Fp5756A               -             INV_X2    0.000   7.208    4.927  
      DMA_INST/Fp5756A               A ^ -> ZN v   INV_X2    0.643   7.851    5.570  
      DMA_INST/p11837A               -             AOI22_X1  0.000   7.851    5.570  
      DMA_INST/p11837A               A2 v -> ZN ^  AOI22_X1  0.735   8.586    6.305  
      DMA_INST/p11963A               -             INV_X4    0.000   8.586    6.305  
      DMA_INST/p11963A               A ^ -> ZN v   INV_X4    0.264   8.850    6.569  
      DMA_INST/p11927A               -             OAI22_X1  0.000   8.850    6.569  
      DMA_INST/p11927A               A1 v -> ZN ^  OAI22_X1  0.519   9.369    7.088  
      DMA_INST/p11811A               -             AOI22_X1  0.000   9.369    7.088  
      DMA_INST/p11811A               A1 ^ -> ZN v  AOI22_X1  0.644   10.013   7.732  
      DMA_INST/present_state_reg[0]  -             SDFFR_X2  0.000   10.013   7.732  
      --------------------------------------------------------------------------------
Path 546: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/branch_stall_delay_reg/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/branch_stall_delay_reg/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg/Q       (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.173
- Setup                         1.144
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.628
- Arrival Time                  9.886
= Slack Time                   -2.258
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.286
     = Beginpoint Arrival Time       5.286
      -----------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell      Retime  Arrival  Required  
                                                                                  Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^          -         -       5.286    3.028  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg        CK ^ -> Q ^   SDFFR_X1  1.427   6.713    4.455  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  -             BUF_X4    0.000   6.713    4.455  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC148_phi_6  A ^ -> Z ^    BUF_X4    1.542   8.255    5.997  
      TDSP_CORE_INST/EXECUTE_INST/p9807A                  -             INV_X4    0.003   8.258    6.000  
      TDSP_CORE_INST/EXECUTE_INST/p9807A                  A ^ -> ZN v   INV_X4    0.510   8.768    6.510  
      TDSP_CORE_INST/EXECUTE_INST/p12201A                 -             NAND2_X1  0.000   8.768    6.510  
      TDSP_CORE_INST/EXECUTE_INST/p12201A                 A1 v -> ZN ^  NAND2_X1  0.680   9.448    7.190  
      TDSP_CORE_INST/EXECUTE_INST/g2                      -             NAND2_X2  0.000   9.448    7.190  
      TDSP_CORE_INST/EXECUTE_INST/g2                      A1 ^ -> ZN v  NAND2_X2  0.438   9.886    7.628  
      TDSP_CORE_INST/EXECUTE_INST/branch_stall_delay_reg  -             SDFFR_X2  0.000   9.886    7.628  
      -----------------------------------------------------------------------------------------------------
Path 547: VIOLATED Setup Check with Pin DMA_INST/read_spi_reg/CK 
Endpoint:   DMA_INST/read_spi_reg/D         (^) checked with  leading edge of 'm_clk'
Beginpoint: DMA_INST/present_state_reg[2]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.357
- Setup                         1.279
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.678
- Arrival Time                  9.886
= Slack Time                   -2.208
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.408
     = Beginpoint Arrival Time       5.408
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell      Retime  Arrival  Required  
                                                             Delay   Time     Time  
      --------------------------------------------------------------------------------
      DMA_INST/present_state_reg[2]  CK ^          -         -       5.408    3.200  
      DMA_INST/present_state_reg[2]  CK ^ -> Q ^   SDFFR_X2  1.891   7.299    5.091  
      DMA_INST/Fp5464A               -             INV_X2    0.000   7.299    5.091  
      DMA_INST/Fp5464A               A ^ -> ZN v   INV_X2    0.621   7.921    5.713  
      DMA_INST/p5496A                -             OR2_X1    0.000   7.921    5.713  
      DMA_INST/p5496A                A1 v -> ZN v  OR2_X1    0.742   8.662    6.455  
      DMA_INST/p11594A               -             OAI21_X2  0.000   8.662    6.455  
      DMA_INST/p11594A               B1 v -> ZN ^  OAI21_X2  1.223   9.886    7.678  
      DMA_INST/read_spi_reg          -             SDFFR_X2  0.000   9.886    7.678  
      --------------------------------------------------------------------------------
Path 548: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/update_stall_reg/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/update_stall_reg/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_1_reg/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.216
- Setup                         1.156
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.661
- Arrival Time                  9.800
= Slack Time                   -2.139
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.340
     = Beginpoint Arrival Time       5.340
      -----------------------------------------------------------------------------------------------------
      Instance                                            Arc           Cell      Retime  Arrival  Required  
                                                                                  Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_1_reg        CK ^          -         -       5.340    3.200  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_1_reg        CK ^ -> Q ^   SDFFR_X1  1.391   6.731    4.591  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC150_phi_1  -             BUF_X4    0.000   6.731    4.591  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC150_phi_1  A ^ -> Z ^    BUF_X4    1.419   8.149    6.010  
      TDSP_CORE_INST/EXECUTE_INST/g25933                  -             NAND2_X1  0.002   8.152    6.012  
      TDSP_CORE_INST/EXECUTE_INST/g25933                  A1 ^ -> ZN v  NAND2_X1  0.659   8.811    6.671  
      TDSP_CORE_INST/EXECUTE_INST/p12695A                 -             OAI21_X1  0.000   8.811    6.671  
      TDSP_CORE_INST/EXECUTE_INST/p12695A                 A v -> ZN ^   OAI21_X1  0.989   9.800    7.660  
      TDSP_CORE_INST/EXECUTE_INST/update_stall_reg        -             SDFFR_X2  0.000   9.800    7.661  
      -----------------------------------------------------------------------------------------------------
Path 549: VIOLATED Setup Check with Pin DMA_INST/present_state_reg[3]/CK 
Endpoint:   DMA_INST/present_state_reg[3]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: DMA_INST/present_state_reg[2]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.357
- Setup                         1.107
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.849
- Arrival Time                  9.971
= Slack Time                   -2.121
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.408
     = Beginpoint Arrival Time       5.408
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell      Retime  Arrival  Required  
                                                             Delay   Time     Time  
      --------------------------------------------------------------------------------
      DMA_INST/present_state_reg[2]  CK ^          -         -       5.408    3.287  
      DMA_INST/present_state_reg[2]  CK ^ -> Q ^   SDFFR_X2  1.891   7.299    5.178  
      DMA_INST/Fp5464A               -             INV_X2    0.000   7.299    5.178  
      DMA_INST/Fp5464A               A ^ -> ZN v   INV_X2    0.621   7.921    5.799  
      DMA_INST/p5496A                -             OR2_X1    0.000   7.921    5.799  
      DMA_INST/p5496A                A1 v -> ZN v  OR2_X1    0.742   8.662    6.541  
      DMA_INST/p8929D                -             NOR3_X1   0.000   8.662    6.541  
      DMA_INST/p8929D                A1 v -> ZN ^  NOR3_X1   0.538   9.201    7.080  
      DMA_INST/FE_OFCC296_n_41       -             BUF_X4    0.000   9.201    7.080  
      DMA_INST/FE_OFCC296_n_41       A ^ -> Z ^    BUF_X4    0.770   9.971    7.849  
      DMA_INST/present_state_reg[3]  -             SDFFR_X1  0.000   9.971    7.849  
      --------------------------------------------------------------------------------
Path 550: VIOLATED Setup Check with Pin SPI_INST/dflag_reg/CK 
Endpoint:   SPI_INST/dflag_reg/D            (^) checked with  leading edge of 'm_clk'
Beginpoint: SPI_INST/present_state_reg[1]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.218
- Setup                         0.968
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.850
- Arrival Time                  9.945
= Slack Time                   -2.095
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.261
     = Beginpoint Arrival Time       5.261
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell      Retime  Arrival  Required  
                                                             Delay   Time     Time  
      --------------------------------------------------------------------------------
      SPI_INST/present_state_reg[1]  CK ^          -         -       5.261    3.166  
      SPI_INST/present_state_reg[1]  CK ^ -> Q ^   SDFFR_X2  1.568   6.829    4.734  
      SPI_INST/p11875A               -             INV_X2    0.000   6.829    4.734  
      SPI_INST/p11875A               A ^ -> ZN v   INV_X2    0.245   7.074    4.979  
      SPI_INST/p8258A                -             NOR2_X1   0.000   7.074    4.979  
      SPI_INST/p8258A                A2 v -> ZN ^  NOR2_X1   0.550   7.624    5.529  
      SPI_INST/p8459A                -             NAND2_X2  0.000   7.624    5.529  
      SPI_INST/p8459A                A2 ^ -> ZN v  NAND2_X2  0.663   8.287    6.192  
      SPI_INST/p8613A                -             INV_X4    0.000   8.287    6.192  
      SPI_INST/p8613A                A v -> ZN ^   INV_X4    0.981   9.268    7.173  
      SPI_INST/p8772A                -             OR2_X2    0.000   9.268    7.173  
      SPI_INST/p8772A                A1 ^ -> ZN ^  OR2_X2    0.677   9.945    7.850  
      SPI_INST/dflag_reg             -             SDFFR_X1  0.000   9.945    7.850  
      --------------------------------------------------------------------------------
Path 551: VIOLATED Setup Check with Pin RESULTS_CONV_INST/lower770/dout_reg[0]/CK 
Endpoint:   RESULTS_CONV_INST/lower770/dout_reg[0]/SI (v) checked with trailing edge of 'm_rcc_clk'
Beginpoint: scan_in1                                  (v) triggered by  leading edge of 'refclk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.572
- Setup                         1.196
+ Phase Shift                   0.000
- Uncertainty                   0.400
= Required Time                 1.976
- Arrival Time                  4.049
= Slack Time                   -2.074
     Clock Rise Edge                      0.000
     + Input Delay                        4.000
     = Beginpoint Arrival Time            4.000
      --------------------------------------------------------------------------------------
      Instance                                Arc         Cell     Retime  Arrival  Required  
                                                                   Delay   Time     Time  
      --------------------------------------------------------------------------------------
      -                                       scan_in1 v  -        -       4.000    1.926  
      RESULTS_CONV_INST/lower770/dout_reg[0]  -           SDFF_X2  0.049   4.049    1.976  
      --------------------------------------------------------------------------------------
Path 552: VIOLATED Setup Check with Pin TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_5_reg/CK 
Endpoint:   TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_5_reg/D         (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg[2]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.231
- Setup                         1.196
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.636
- Arrival Time                  9.680
= Slack Time                   -2.044
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      -------------------------------------------------------------------------------------------------------------
      Instance                                                    Arc           Cell      Retime  Arrival  Required  
                                                                                          Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg[2]        CK ^          -         -       5.281    3.237  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg[2]        CK ^ -> Q ^   SDFFR_X1  1.407   6.688    4.644  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC149_tdsp_state_2_  -             BUF_X4    0.000   6.688    4.644  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/FE_OFC149_tdsp_state_2_  A ^ -> Z ^    BUF_X4    0.790   7.478    5.433  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/p11821A                  -             NAND3_X2  0.000   7.478    5.433  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/p11821A                  A2 ^ -> ZN v  NAND3_X2  0.979   8.457    6.413  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/p12055A                  -             OAI22_X1  0.000   8.457    6.413  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/p12055A                  A1 v -> ZN ^  OAI22_X1  1.223   9.680    7.636  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_5_reg                -             SDFFR_X2  0.000   9.680    7.636  
      -------------------------------------------------------------------------------------------------------------
Path 553: VIOLATED Setup Check with Pin TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[2]/CK 
Endpoint:   TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[2]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[1]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.242
- Setup                         1.165
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.678
- Arrival Time                  9.702
= Slack Time                   -2.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.383
     = Beginpoint Arrival Time       5.383
      ---------------------------------------------------------------------------------------------------------
      Instance                                                Arc           Cell      Retime  Arrival  Required  
                                                                                      Delay   Time     Time  
      ---------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[1]  CK ^          -         -       5.383    3.359  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[1]  CK ^ -> Q v   SDFFR_X2  1.470   6.853    4.829  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p8455A                -             NOR3_X1   0.000   6.853    4.829  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p8455A                A1 v -> ZN ^  NOR3_X1   1.101   7.954    5.930  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p8620A                -             AND2_X2   0.000   7.954    5.930  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p8620A                A1 ^ -> ZN ^  AND2_X2   0.747   8.701    6.677  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11868A               -             INV_X4    0.000   8.701    6.677  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11868A               A ^ -> ZN v   INV_X4    0.161   8.863    6.838  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11845A               -             OAI21_X1  0.000   8.863    6.838  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11845A               B1 v -> ZN ^  OAI21_X1  0.839   9.702    7.678  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[2]  -             SDFFR_X2  0.000   9.702    7.678  
      ---------------------------------------------------------------------------------------------------------
Path 554: VIOLATED Setup Check with Pin DMA_INST/write_reg/CK 
Endpoint:   DMA_INST/write_reg/D            (^) checked with  leading edge of 'm_clk'
Beginpoint: DMA_INST/present_state_reg[1]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.357
- Setup                         1.148
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.809
- Arrival Time                  9.765
= Slack Time                   -1.956
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.397
     = Beginpoint Arrival Time       5.397
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell      Retime  Arrival  Required  
                                                             Delay   Time     Time  
      --------------------------------------------------------------------------------
      DMA_INST/present_state_reg[1]  CK ^          -         -       5.397    3.441  
      DMA_INST/present_state_reg[1]  CK ^ -> Q ^   SDFFR_X2  1.734   7.130    5.175  
      DMA_INST/Fp5698A               -             INV_X2    0.000   7.130    5.175  
      DMA_INST/Fp5698A               A ^ -> ZN v   INV_X2    0.578   7.708    5.753  
      DMA_INST/p11588A363            -             OR3_X1    0.000   7.708    5.753  
      DMA_INST/p11588A363            A1 v -> ZN v  OR3_X1    1.184   8.893    6.937  
      DMA_INST/p11771A               -             NOR2_X1   0.000   8.893    6.937  
      DMA_INST/p11771A               A2 v -> ZN ^  NOR2_X1   0.872   9.765    7.809  
      DMA_INST/write_reg             -             SDFFR_X2  0.000   9.765    7.809  
      --------------------------------------------------------------------------------
Path 555: VIOLATED Setup Check with Pin RESULTS_CONV_INST/dout_reg[7]/CK 
Endpoint:   RESULTS_CONV_INST/dout_reg[7]/D  (v) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[2]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.262
- Setup                         1.610
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.252
- Arrival Time                  9.161
= Slack Time                   -1.910
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      ---------------------------------------------------------------------------------
      Instance                        Arc           Cell      Retime  Arrival  Required  
                                                              Delay   Time     Time  
      ---------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[2]  CK ^          -         -       5.321    3.412  
      RESULTS_CONV_INST/state_reg[2]  CK ^ -> Q ^   SDFFR_X2  1.580   6.902    4.992  
      RESULTS_CONV_INST/p9705A29610   -             INV_X1    0.000   6.902    4.992  
      RESULTS_CONV_INST/p9705A29610   A ^ -> ZN v   INV_X1    0.228   7.130    5.220  
      RESULTS_CONV_INST/p10148A29393  -             OR2_X2    0.000   7.130    5.220  
      RESULTS_CONV_INST/p10148A29393  A2 v -> ZN v  OR2_X2    0.586   7.716    5.806  
      RESULTS_CONV_INST/p10146A29306  -             OR2_X4    0.000   7.716    5.806  
      RESULTS_CONV_INST/p10146A29306  A1 v -> ZN v  OR2_X4    0.906   8.622    6.712  
      RESULTS_CONV_INST/p9210A29196   -             AND2_X2   0.002   8.623    6.714  
      RESULTS_CONV_INST/p9210A29196   A1 v -> ZN v  AND2_X2   0.538   9.161    7.252  
      RESULTS_CONV_INST/dout_reg[7]   -             DFFS_X1   0.000   9.161    7.252  
      ---------------------------------------------------------------------------------
Path 556: VIOLATED Setup Check with Pin RESULTS_CONV_INST/dout_reg[3]/CK 
Endpoint:   RESULTS_CONV_INST/dout_reg[3]/SE (^) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[3]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.210
- Setup                         1.287
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.522
- Arrival Time                  9.343
= Slack Time                   -1.821
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      ---------------------------------------------------------------------------------
      Instance                        Arc           Cell      Retime  Arrival  Required  
                                                              Delay   Time     Time  
      ---------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[3]  CK ^          -         -       5.321    3.500  
      RESULTS_CONV_INST/state_reg[3]  CK ^ -> Q v   SDFFR_X2  1.384   6.705    4.884  
      RESULTS_CONV_INST/p9739A        -             INV_X4    0.000   6.705    4.884  
      RESULTS_CONV_INST/p9739A        A v -> ZN ^   INV_X4    0.366   7.071    5.250  
      RESULTS_CONV_INST/p10143A29435  -             OR2_X2    0.000   7.071    5.250  
      RESULTS_CONV_INST/p10143A29435  A2 ^ -> ZN ^  OR2_X2    0.553   7.624    5.803  
      RESULTS_CONV_INST/p10146A29306  -             OR2_X4    0.000   7.624    5.803  
      RESULTS_CONV_INST/p10146A29306  A2 ^ -> ZN ^  OR2_X4    1.717   9.341    7.520  
      RESULTS_CONV_INST/dout_reg[3]   -             SDFFS_X2  0.002   9.343    7.522  
      ---------------------------------------------------------------------------------
Path 557: VIOLATED Setup Check with Pin RESULTS_CONV_INST/dout_reg[2]/CK 
Endpoint:   RESULTS_CONV_INST/dout_reg[2]/SE (^) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[3]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.255
- Setup                         1.290
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.565
- Arrival Time                  9.343
= Slack Time                   -1.778
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      ---------------------------------------------------------------------------------
      Instance                        Arc           Cell      Retime  Arrival  Required  
                                                              Delay   Time     Time  
      ---------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[3]  CK ^          -         -       5.321    3.543  
      RESULTS_CONV_INST/state_reg[3]  CK ^ -> Q v   SDFFR_X2  1.384   6.705    4.927  
      RESULTS_CONV_INST/p9739A        -             INV_X4    0.000   6.705    4.927  
      RESULTS_CONV_INST/p9739A        A v -> ZN ^   INV_X4    0.366   7.071    5.293  
      RESULTS_CONV_INST/p10143A29435  -             OR2_X2    0.000   7.071    5.293  
      RESULTS_CONV_INST/p10143A29435  A2 ^ -> ZN ^  OR2_X2    0.553   7.624    5.846  
      RESULTS_CONV_INST/p10146A29306  -             OR2_X4    0.000   7.624    5.846  
      RESULTS_CONV_INST/p10146A29306  A2 ^ -> ZN ^  OR2_X4    1.717   9.341    7.563  
      RESULTS_CONV_INST/dout_reg[2]   -             SDFFS_X2  0.002   9.343    7.565  
      ---------------------------------------------------------------------------------
Path 558: VIOLATED Setup Check with Pin RESULTS_CONV_INST/dout_reg[4]/CK 
Endpoint:   RESULTS_CONV_INST/dout_reg[4]/SE (^) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[3]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.260
- Setup                         1.287
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.574
- Arrival Time                  9.343
= Slack Time                   -1.770
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      ---------------------------------------------------------------------------------
      Instance                        Arc           Cell      Retime  Arrival  Required  
                                                              Delay   Time     Time  
      ---------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[3]  CK ^          -         -       5.321    3.552  
      RESULTS_CONV_INST/state_reg[3]  CK ^ -> Q v   SDFFR_X2  1.384   6.705    4.936  
      RESULTS_CONV_INST/p9739A        -             INV_X4    0.000   6.705    4.936  
      RESULTS_CONV_INST/p9739A        A v -> ZN ^   INV_X4    0.366   7.071    5.302  
      RESULTS_CONV_INST/p10143A29435  -             OR2_X2    0.000   7.071    5.302  
      RESULTS_CONV_INST/p10143A29435  A2 ^ -> ZN ^  OR2_X2    0.553   7.624    5.854  
      RESULTS_CONV_INST/p10146A29306  -             OR2_X4    0.000   7.624    5.855  
      RESULTS_CONV_INST/p10146A29306  A2 ^ -> ZN ^  OR2_X4    1.717   9.341    7.572  
      RESULTS_CONV_INST/dout_reg[4]   -             SDFFS_X2  0.002   9.343    7.574  
      ---------------------------------------------------------------------------------
Path 559: VIOLATED Setup Check with Pin RESULTS_CONV_INST/dout_reg[6]/CK 
Endpoint:   RESULTS_CONV_INST/dout_reg[6]/SE (^) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[3]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.260
- Setup                         1.287
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.574
- Arrival Time                  9.343
= Slack Time                   -1.770
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      ---------------------------------------------------------------------------------
      Instance                        Arc           Cell      Retime  Arrival  Required  
                                                              Delay   Time     Time  
      ---------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[3]  CK ^          -         -       5.321    3.552  
      RESULTS_CONV_INST/state_reg[3]  CK ^ -> Q v   SDFFR_X2  1.384   6.705    4.936  
      RESULTS_CONV_INST/p9739A        -             INV_X4    0.000   6.705    4.936  
      RESULTS_CONV_INST/p9739A        A v -> ZN ^   INV_X4    0.366   7.071    5.302  
      RESULTS_CONV_INST/p10143A29435  -             OR2_X2    0.000   7.071    5.302  
      RESULTS_CONV_INST/p10143A29435  A2 ^ -> ZN ^  OR2_X2    0.553   7.624    5.854  
      RESULTS_CONV_INST/p10146A29306  -             OR2_X4    0.000   7.624    5.855  
      RESULTS_CONV_INST/p10146A29306  A2 ^ -> ZN ^  OR2_X4    1.717   9.341    7.572  
      RESULTS_CONV_INST/dout_reg[6]   -             SDFFS_X2  0.002   9.343    7.574  
      ---------------------------------------------------------------------------------
Path 560: VIOLATED Setup Check with Pin RESULTS_CONV_INST/dout_reg[0]/CK 
Endpoint:   RESULTS_CONV_INST/dout_reg[0]/SE (^) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[3]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.260
- Setup                         1.287
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.574
- Arrival Time                  9.343
= Slack Time                   -1.769
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      ---------------------------------------------------------------------------------
      Instance                        Arc           Cell      Retime  Arrival  Required  
                                                              Delay   Time     Time  
      ---------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[3]  CK ^          -         -       5.321    3.552  
      RESULTS_CONV_INST/state_reg[3]  CK ^ -> Q v   SDFFR_X2  1.384   6.705    4.936  
      RESULTS_CONV_INST/p9739A        -             INV_X4    0.000   6.705    4.936  
      RESULTS_CONV_INST/p9739A        A v -> ZN ^   INV_X4    0.366   7.071    5.302  
      RESULTS_CONV_INST/p10143A29435  -             OR2_X2    0.000   7.071    5.302  
      RESULTS_CONV_INST/p10143A29435  A2 ^ -> ZN ^  OR2_X2    0.553   7.624    5.855  
      RESULTS_CONV_INST/p10146A29306  -             OR2_X4    0.000   7.624    5.855  
      RESULTS_CONV_INST/p10146A29306  A2 ^ -> ZN ^  OR2_X4    1.717   9.341    7.572  
      RESULTS_CONV_INST/dout_reg[0]   -             SDFFS_X2  0.002   9.343    7.574  
      ---------------------------------------------------------------------------------
Path 561: VIOLATED Setup Check with Pin RESULTS_CONV_INST/dout_reg[5]/CK 
Endpoint:   RESULTS_CONV_INST/dout_reg[5]/SE (^) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[3]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.262
- Setup                         1.286
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.576
- Arrival Time                  9.343
= Slack Time                   -1.767
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      ---------------------------------------------------------------------------------
      Instance                        Arc           Cell      Retime  Arrival  Required  
                                                              Delay   Time     Time  
      ---------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[3]  CK ^          -         -       5.321    3.554  
      RESULTS_CONV_INST/state_reg[3]  CK ^ -> Q v   SDFFR_X2  1.384   6.705    4.938  
      RESULTS_CONV_INST/p9739A        -             INV_X4    0.000   6.705    4.938  
      RESULTS_CONV_INST/p9739A        A v -> ZN ^   INV_X4    0.366   7.071    5.304  
      RESULTS_CONV_INST/p10143A29435  -             OR2_X2    0.000   7.071    5.304  
      RESULTS_CONV_INST/p10143A29435  A2 ^ -> ZN ^  OR2_X2    0.553   7.624    5.857  
      RESULTS_CONV_INST/p10146A29306  -             OR2_X4    0.000   7.624    5.857  
      RESULTS_CONV_INST/p10146A29306  A2 ^ -> ZN ^  OR2_X4    1.717   9.341    7.574  
      RESULTS_CONV_INST/dout_reg[5]   -             SDFFS_X2  0.002   9.343    7.576  
      ---------------------------------------------------------------------------------
Path 562: VIOLATED Setup Check with Pin TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg[1]/CK 
Endpoint:   TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg[1]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg[1]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.284
- Setup                         1.211
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.673
- Arrival Time                  9.430
= Slack Time                   -1.756
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.340
     = Beginpoint Arrival Time       5.340
      -------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell      Retime  Arrival  Required  
                                                                                    Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg[1]  CK ^          -         -       5.340    3.583  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg[1]  CK ^ -> Q ^   SDFFR_X1  1.773   7.112    5.356  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/p12116A            -             INV_X2    0.000   7.112    5.356  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/p12116A            A ^ -> ZN v   INV_X2    0.489   7.602    5.846  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/p12067A            -             NAND2_X1  0.000   7.602    5.846  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/p12067A            A2 v -> ZN ^  NAND2_X1  0.544   8.146    6.390  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/p12275A            -             OAI21_X1  0.000   8.146    6.390  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/p12275A            A ^ -> ZN v   OAI21_X1  0.336   8.482    6.726  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/p12276A            -             OAI22_X1  0.000   8.482    6.726  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/p12276A            A1 v -> ZN ^  OAI22_X1  0.948   9.430    7.673  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg[1]  -             SDFFR_X1  0.000   9.430    7.673  
      -------------------------------------------------------------------------------------------------------
Path 563: VIOLATED Setup Check with Pin RESULTS_CONV_INST/dout_reg[1]/CK 
Endpoint:   RESULTS_CONV_INST/dout_reg[1]/SE (^) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[3]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.286
- Setup                         1.286
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.599
- Arrival Time                  9.343
= Slack Time                   -1.744
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      ---------------------------------------------------------------------------------
      Instance                        Arc           Cell      Retime  Arrival  Required  
                                                              Delay   Time     Time  
      ---------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[3]  CK ^          -         -       5.321    3.578  
      RESULTS_CONV_INST/state_reg[3]  CK ^ -> Q v   SDFFR_X2  1.384   6.705    4.961  
      RESULTS_CONV_INST/p9739A        -             INV_X4    0.000   6.705    4.961  
      RESULTS_CONV_INST/p9739A        A v -> ZN ^   INV_X4    0.366   7.071    5.328  
      RESULTS_CONV_INST/p10143A29435  -             OR2_X2    0.000   7.071    5.328  
      RESULTS_CONV_INST/p10143A29435  A2 ^ -> ZN ^  OR2_X2    0.553   7.624    5.880  
      RESULTS_CONV_INST/p10146A29306  -             OR2_X4    0.000   7.624    5.880  
      RESULTS_CONV_INST/p10146A29306  A2 ^ -> ZN ^  OR2_X4    1.717   9.341    7.598  
      RESULTS_CONV_INST/dout_reg[1]   -             SDFFS_X2  0.002   9.343    7.599  
      ---------------------------------------------------------------------------------
Path 564: VIOLATED Setup Check with Pin SPI_INST/present_state_reg[0]/CK 
Endpoint:   SPI_INST/present_state_reg[0]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: SPI_INST/present_state_reg[1]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.209
- Setup                         1.709
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.100
- Arrival Time                  8.739
= Slack Time                   -1.639
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.261
     = Beginpoint Arrival Time       5.261
      ---------------------------------------------------------------------------------
      Instance                       Arc           Cell       Retime  Arrival  Required  
                                                              Delay   Time     Time  
      ---------------------------------------------------------------------------------
      SPI_INST/present_state_reg[1]  CK ^          -          -       5.261    3.623  
      SPI_INST/present_state_reg[1]  CK ^ -> Q v   SDFFR_X2   1.412   6.673    5.035  
      SPI_INST/p11875A               -             INV_X2     0.000   6.673    5.035  
      SPI_INST/p11875A               A v -> ZN ^   INV_X2     0.379   7.053    5.414  
      SPI_INST/p8258A                -             NOR2_X1    0.000   7.053    5.414  
      SPI_INST/p8258A                A2 ^ -> ZN v  NOR2_X1    0.227   7.280    5.641  
      SPI_INST/p8205A                -             INV_X4     0.000   7.280    5.641  
      SPI_INST/p8205A                A v -> ZN ^   INV_X4     0.258   7.538    5.900  
      SPI_INST/p8525A                -             OAI211_X1  0.000   7.538    5.900  
      SPI_INST/p8525A                A ^ -> ZN v   OAI211_X1  0.298   7.836    6.198  
      SPI_INST/p8488A                -             AOI21_X1   0.000   7.836    6.198  
      SPI_INST/p8488A                A v -> ZN ^   AOI21_X1   0.587   8.423    6.785  
      SPI_INST/p8418A                -             INV_X1     0.000   8.423    6.785  
      SPI_INST/p8418A                A ^ -> ZN v   INV_X1     0.316   8.739    7.100  
      SPI_INST/present_state_reg[0]  -             DFFS_X1    0.000   8.739    7.100  
      ---------------------------------------------------------------------------------
Path 565: VIOLATED Setup Check with Pin SPI_INST/present_state_reg[2]/CK 
Endpoint:   SPI_INST/present_state_reg[2]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: SPI_INST/present_state_reg[1]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.209
- Setup                         1.268
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.541
- Arrival Time                  9.120
= Slack Time                   -1.579
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.261
     = Beginpoint Arrival Time       5.261
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell      Retime  Arrival  Required  
                                                             Delay   Time     Time  
      --------------------------------------------------------------------------------
      SPI_INST/present_state_reg[1]  CK ^          -         -       5.261    3.682  
      SPI_INST/present_state_reg[1]  CK ^ -> Q ^   SDFFR_X2  1.568   6.829    5.250  
      SPI_INST/p11875A               -             INV_X2    0.000   6.829    5.250  
      SPI_INST/p11875A               A ^ -> ZN v   INV_X2    0.245   7.074    5.495  
      SPI_INST/p8258A                -             NOR2_X1   0.000   7.074    5.495  
      SPI_INST/p8258A                A2 v -> ZN ^  NOR2_X1   0.550   7.624    6.045  
      SPI_INST/p8205A                -             INV_X4    0.000   7.624    6.045  
      SPI_INST/p8205A                A ^ -> ZN v   INV_X4    0.281   7.905    6.326  
      SPI_INST/p8185A                -             NOR3_X1   0.000   7.905    6.326  
      SPI_INST/p8185A                A3 v -> ZN ^  NOR3_X1   1.215   9.120    7.541  
      SPI_INST/present_state_reg[2]  -             SDFFR_X2  0.000   9.120    7.541  
      --------------------------------------------------------------------------------
Path 566: VIOLATED Setup Check with Pin TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]/CK 
Endpoint:   TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[1]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.336
- Setup                         1.137
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.799
- Arrival Time                  9.342
= Slack Time                   -1.543
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.383
     = Beginpoint Arrival Time       5.383
      ---------------------------------------------------------------------------------------------------------
      Instance                                                Arc           Cell      Retime  Arrival  Required  
                                                                                      Delay   Time     Time  
      ---------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[1]  CK ^          -         -       5.383    3.840  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[1]  CK ^ -> Q v   SDFFR_X2  1.470   6.853    5.310  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p8455A                -             NOR3_X1   0.000   6.853    5.310  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p8455A                A1 v -> ZN ^  NOR3_X1   1.101   7.954    6.411  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/Fp8558A               -             INV_X2    0.000   7.954    6.411  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/Fp8558A               A ^ -> ZN v   INV_X2    0.282   8.236    6.693  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p12292A               -             AOI22_X1  0.000   8.236    6.693  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p12292A               A1 v -> ZN ^  AOI22_X1  0.692   8.928    7.385  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p12212A               -             INV_X1    0.000   8.928    7.385  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p12212A               A ^ -> ZN v   INV_X1    0.414   9.342    7.799  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]  -             SDFFR_X2  0.000   9.342    7.799  
      ---------------------------------------------------------------------------------------------------------
Path 567: VIOLATED Setup Check with Pin TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[2]/CK 
Endpoint:   TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[2]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.231
- Setup                         1.002
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.830
- Arrival Time                  9.344
= Slack Time                   -1.515
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.368
     = Beginpoint Arrival Time       5.368
      ---------------------------------------------------------------------------------------------------------
      Instance                                                Arc           Cell      Retime  Arrival  Required  
                                                                                      Delay   Time     Time  
      ---------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]  CK ^          -         -       5.368    3.853  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]  CK ^ -> Q v   SDFFR_X2  1.480   6.848    5.333  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p12194A               -             NOR3_X1   0.000   6.848    5.333  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p12194A               A2 v -> ZN ^  NOR3_X1   1.184   8.031    6.517  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p12416A               -             NAND3_X1  0.000   8.031    6.517  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p12416A               A1 ^ -> ZN v  NAND3_X1  0.526   8.557    7.043  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p12351A               -             NAND2_X1  0.000   8.557    7.043  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p12351A               A1 v -> ZN ^  NAND2_X1  0.787   9.344    7.830  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[2]  -             SDFFR_X2  0.000   9.344    7.830  
      ---------------------------------------------------------------------------------------------------------
Path 568: VIOLATED Setup Check with Pin TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[12]/CK 
Endpoint:   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[12]/D     (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.341
- Setup                         1.082
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.859
- Arrival Time                  9.338
= Slack Time                   -1.479
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.368
     = Beginpoint Arrival Time       5.368
      ---------------------------------------------------------------------------------------------------------
      Instance                                                Arc           Cell      Retime  Arrival  Required  
                                                                                      Delay   Time     Time  
      ---------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]  CK ^          -         -       5.368    3.889  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]  CK ^ -> Q v   SDFFR_X2  1.480   6.848    5.369  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A352            -             INV_X2    0.000   6.848    5.369  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A352            A v -> ZN ^   INV_X2    0.573   7.421    5.942  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11495A               -             AND3_X2   0.000   7.421    5.942  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11495A               A2 ^ -> ZN ^  AND3_X2   0.993   8.413    6.934  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A349            -             MUX2_X1   0.000   8.413    6.934  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A349            S ^ -> Z v    MUX2_X1   0.924   9.338    7.859  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[12]      -             SDFFR_X2  0.000   9.338    7.859  
      ---------------------------------------------------------------------------------------------------------
Path 569: VIOLATED Setup Check with Pin TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[13]/CK 
Endpoint:   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[13]/D     (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.341
- Setup                         1.082
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.859
- Arrival Time                  9.336
= Slack Time                   -1.476
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.368
     = Beginpoint Arrival Time       5.368
      ---------------------------------------------------------------------------------------------------------
      Instance                                                Arc           Cell      Retime  Arrival  Required  
                                                                                      Delay   Time     Time  
      ---------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]  CK ^          -         -       5.368    3.892  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]  CK ^ -> Q v   SDFFR_X2  1.480   6.848    5.372  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A352            -             INV_X2    0.000   6.848    5.372  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A352            A v -> ZN ^   INV_X2    0.573   7.421    5.945  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11495A               -             AND3_X2   0.000   7.421    5.945  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11495A               A2 ^ -> ZN ^  AND3_X2   0.993   8.413    6.937  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A350            -             MUX2_X1   0.000   8.413    6.937  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A350            S ^ -> Z v    MUX2_X1   0.922   9.335    7.859  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[13]      -             SDFFR_X2  0.000   9.336    7.859  
      ---------------------------------------------------------------------------------------------------------
Path 570: VIOLATED Setup Check with Pin TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[11]/CK 
Endpoint:   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[11]/D     (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.341
- Setup                         1.081
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.860
- Arrival Time                  9.333
= Slack Time                   -1.473
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.368
     = Beginpoint Arrival Time       5.368
      ---------------------------------------------------------------------------------------------------------
      Instance                                                Arc           Cell      Retime  Arrival  Required  
                                                                                      Delay   Time     Time  
      ---------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]  CK ^          -         -       5.368    3.895  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]  CK ^ -> Q v   SDFFR_X2  1.480   6.848    5.375  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A352            -             INV_X2    0.000   6.848    5.375  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A352            A v -> ZN ^   INV_X2    0.573   7.421    5.948  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11495A               -             AND3_X2   0.000   7.421    5.948  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11495A               A2 ^ -> ZN ^  AND3_X2   0.993   8.413    6.940  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A348            -             MUX2_X1   0.000   8.413    6.940  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A348            S ^ -> Z v    MUX2_X1   0.920   9.333    7.860  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[11]      -             SDFFR_X2  0.000   9.333    7.860  
      ---------------------------------------------------------------------------------------------------------
Path 571: VIOLATED Setup Check with Pin TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[10]/CK 
Endpoint:   TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[10]/D     (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.341
- Setup                         1.077
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.864
- Arrival Time                  9.320
= Slack Time                   -1.456
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.368
     = Beginpoint Arrival Time       5.368
      ---------------------------------------------------------------------------------------------------------
      Instance                                                Arc           Cell      Retime  Arrival  Required  
                                                                                      Delay   Time     Time  
      ---------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]  CK ^          -         -       5.368    3.912  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]  CK ^ -> Q v   SDFFR_X2  1.480   6.848    5.392  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A352            -             INV_X2    0.000   6.848    5.392  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A352            A v -> ZN ^   INV_X2    0.573   7.421    5.965  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11495A               -             AND3_X2   0.000   7.421    5.965  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11495A               A2 ^ -> ZN ^  AND3_X2   0.993   8.413    6.958  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A342            -             MUX2_X1   0.000   8.413    6.958  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A342            S ^ -> Z v    MUX2_X1   0.906   9.320    7.864  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[10]      -             SDFFR_X2  0.000   9.320    7.864  
      ---------------------------------------------------------------------------------------------------------
Path 572: VIOLATED Setup Check with Pin TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]/CK 
Endpoint:   TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.321
- Setup                         1.123
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.798
- Arrival Time                  9.244
= Slack Time                   -1.446
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.368
     = Beginpoint Arrival Time       5.368
      ---------------------------------------------------------------------------------------------------------
      Instance                                                Arc           Cell      Retime  Arrival  Required  
                                                                                      Delay   Time     Time  
      ---------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]  CK ^          -         -       5.368    3.922  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]  CK ^ -> Q v   SDFFR_X2  1.480   6.848    5.402  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p12194A               -             NOR3_X1   0.000   6.848    5.402  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p12194A               A2 v -> ZN ^  NOR3_X1   1.184   8.031    6.585  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p12198A               -             NAND3_X1  0.000   8.031    6.585  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p12198A               A1 ^ -> ZN v  NAND3_X1  0.406   8.438    6.991  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p12134A               -             OAI21_X1  0.000   8.438    6.991  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p12134A               A v -> ZN ^   OAI21_X1  0.807   9.244    7.798  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]  -             SDFFR_X2  0.000   9.244    7.798  
      ---------------------------------------------------------------------------------------------------------
Path 573: VIOLATED Setup Check with Pin TDSP_CORE_INST/PORT_BUS_MACH_INST/as_reg/CK 
Endpoint:   TDSP_CORE_INST/PORT_BUS_MACH_INST/as_reg/D               (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[1]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.242
- Setup                         1.083
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.759
- Arrival Time                  9.204
= Slack Time                   -1.445
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.383
     = Beginpoint Arrival Time       5.383
      ---------------------------------------------------------------------------------------------------------
      Instance                                                Arc           Cell      Retime  Arrival  Required  
                                                                                      Delay   Time     Time  
      ---------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[1]  CK ^          -         -       5.383    3.938  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[1]  CK ^ -> Q v   SDFFR_X2  1.470   6.853    5.408  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p8455A                -             NOR3_X1   0.000   6.853    5.408  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p8455A                A1 v -> ZN ^  NOR3_X1   1.101   7.954    6.509  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p12131A               -             AOI21_X1  0.000   7.954    6.509  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p12131A               A ^ -> ZN v   AOI21_X1  0.483   8.437    6.992  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p12115A               -             OR2_X1    0.000   8.437    6.992  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p12115A               A2 v -> ZN v  OR2_X1    0.767   9.204    7.759  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/as_reg                -             SDFFR_X2  0.000   9.204    7.759  
      ---------------------------------------------------------------------------------------------------------
Path 574: VIOLATED Setup Check with Pin TDSP_CORE_INST/DECODE_INST/decode_reg[8]/CK 
Endpoint:   TDSP_CORE_INST/DECODE_INST/decode_reg[8]/SI         (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[8]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.226
- Setup                         1.265
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.560
- Arrival Time                  9.002
= Slack Time                   -1.442
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.331
     = Beginpoint Arrival Time       5.331
      -----------------------------------------------------------------------------------------------------------
      Instance                                                   Arc          Cell      Retime  Arrival  Required  
                                                                                        Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[8]          CK ^         -         -       5.331    3.889  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[8]          CK ^ -> Q ^  SDFFR_X2  1.437   6.768    5.326  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/FE_OFC152_p_data_out_8_  -            BUF_X4    0.000   6.768    5.326  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/FE_OFC152_p_data_out_8_  A ^ -> Z ^   BUF_X4    2.227   8.995    7.553  
      TDSP_CORE_INST/DECODE_INST/decode_reg[8]                   -            SDFFS_X2  0.007   9.002    7.560  
      -----------------------------------------------------------------------------------------------------------
Path 575: VIOLATED Setup Check with Pin SPI_INST/bit_cnt_reg[3]/CK 
Endpoint:   SPI_INST/bit_cnt_reg[3]/D (v) checked with  leading edge of 'm_spi_clk'
Beginpoint: SPI_INST/bit_cnt_reg[0]/Q (^) triggered by  leading edge of 'm_spi_clk'
Path Groups: {m_spi_clk}
Retime Analysis { GBA }
Other End Arrival Time          0.767
- Setup                         1.163
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 3.204
- Arrival Time                  4.555
= Slack Time                   -1.351
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.768
     = Beginpoint Arrival Time       0.768
      --------------------------------------------------------------------------
      Instance                 Arc           Cell      Retime  Arrival  Required  
                                                       Delay   Time     Time  
      --------------------------------------------------------------------------
      SPI_INST/bit_cnt_reg[0]  CK ^          -         -       0.768    -0.584  
      SPI_INST/bit_cnt_reg[0]  CK ^ -> Q ^   SDFFR_X2  1.690   2.458    1.107  
      SPI_INST/p27831A         -             NAND2_X1  0.000   2.458    1.107  
      SPI_INST/p27831A         A1 ^ -> ZN v  NAND2_X1  0.489   2.947    1.596  
      SPI_INST/p27824A         -             OR2_X1    0.000   2.947    1.596  
      SPI_INST/p27824A         A1 v -> ZN v  OR2_X1    0.624   3.571    2.220  
      SPI_INST/p27815A         -             XOR2_X2   0.000   3.571    2.220  
      SPI_INST/p27815A         B v -> Z ^    XOR2_X2   0.485   4.056    2.705  
      SPI_INST/g578            -             INV_X2    0.000   4.056    2.705  
      SPI_INST/g578            A ^ -> ZN v   INV_X2    0.499   4.555    3.204  
      SPI_INST/bit_cnt_reg[3]  -             SDFFR_X2  0.000   4.555    3.204  
      --------------------------------------------------------------------------
Path 576: VIOLATED Setup Check with Pin DMA_INST/present_state_reg[2]/CK 
Endpoint:   DMA_INST/present_state_reg[2]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: DMA_INST/present_state_reg[1]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.352
- Setup                         1.165
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.787
- Arrival Time                  9.078
= Slack Time                   -1.291
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.397
     = Beginpoint Arrival Time       5.397
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell      Retime  Arrival  Required  
                                                             Delay   Time     Time  
      --------------------------------------------------------------------------------
      DMA_INST/present_state_reg[1]  CK ^          -         -       5.397    4.106  
      DMA_INST/present_state_reg[1]  CK ^ -> Q v   SDFFR_X2  1.501   6.897    5.606  
      DMA_INST/Fp5698A               -             INV_X2    0.000   6.897    5.606  
      DMA_INST/Fp5698A               A v -> ZN ^   INV_X2    0.794   7.692    6.401  
      DMA_INST/p12214A               -             NAND2_X1  0.000   7.692    6.401  
      DMA_INST/p12214A               A2 ^ -> ZN v  NAND2_X1  0.350   8.042    6.751  
      DMA_INST/p12128A               -             AOI21_X1  0.000   8.042    6.751  
      DMA_INST/p12128A               B2 v -> ZN ^  AOI21_X1  1.036   9.078    7.787  
      DMA_INST/present_state_reg[2]  -             SDFFR_X2  0.000   9.078    7.787  
      --------------------------------------------------------------------------------
Path 577: VIOLATED Setup Check with Pin TDSP_CORE_INST/DATA_BUS_MACH_INST/bus_request_reg/CK 
Endpoint:   TDSP_CORE_INST/DATA_BUS_MACH_INST/bus_request_reg/D      (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg[1]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.173
- Setup                         1.133
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.640
- Arrival Time                  8.930
= Slack Time                   -1.290
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.344
     = Beginpoint Arrival Time       5.344
      ---------------------------------------------------------------------------------------------------------
      Instance                                                Arc           Cell      Retime  Arrival  Required  
                                                                                      Delay   Time     Time  
      ---------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg[1]  CK ^          -         -       5.344    4.053  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg[1]  CK ^ -> Q v   SDFFR_X2  1.496   6.839    5.549  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p8634A                -             OR2_X2    0.000   6.840    5.549  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p8634A                A2 v -> ZN v  OR2_X2    0.620   7.459    6.169  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p8671A                -             OR2_X2    0.000   7.459    6.169  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p8671A                A1 v -> ZN v  OR2_X2    0.455   7.914    6.624  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p8847A                -             MUX2_X2   0.000   7.914    6.624  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p8847A                S v -> Z ^    MUX2_X2   1.016   8.930    7.640  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/bus_request_reg       -             SDFFR_X2  0.000   8.930    7.640  
      ---------------------------------------------------------------------------------------------------------
Path 578: VIOLATED Setup Check with Pin TDSP_CORE_INST/DATA_BUS_MACH_INST/as_reg/CK 
Endpoint:   TDSP_CORE_INST/DATA_BUS_MACH_INST/as_reg/D               (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg[1]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.173
- Setup                         1.133
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.640
- Arrival Time                  8.930
= Slack Time                   -1.290
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.344
     = Beginpoint Arrival Time       5.344
      ---------------------------------------------------------------------------------------------------------
      Instance                                                Arc           Cell      Retime  Arrival  Required  
                                                                                      Delay   Time     Time  
      ---------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg[1]  CK ^          -         -       5.344    4.053  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg[1]  CK ^ -> Q v   SDFFR_X2  1.496   6.839    5.549  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p8634A                -             OR2_X2    0.000   6.840    5.549  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p8634A                A2 v -> ZN v  OR2_X2    0.620   7.459    6.169  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p8671A                -             OR2_X2    0.000   7.459    6.169  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p8671A                A1 v -> ZN v  OR2_X2    0.455   7.914    6.624  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p8847A                -             MUX2_X2   0.000   7.914    6.624  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p8847A                S v -> Z ^    MUX2_X2   1.016   8.930    7.640  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/as_reg                -             SDFFR_X2  0.000   8.930    7.640  
      ---------------------------------------------------------------------------------------------------------
Path 579: VIOLATED Setup Check with Pin TDSP_CORE_INST/DECODE_INST/decode_reg[8]/CK 
Endpoint:   TDSP_CORE_INST/DECODE_INST/decode_reg[8]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/decode_reg[8]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.226
- Setup                         1.389
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.436
- Arrival Time                  8.639
= Slack Time                   -1.202
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      ------------------------------------------------------------------------------------------------
      Instance                                        Arc          Cell      Retime  Arrival  Required  
                                                                             Delay   Time     Time  
      ------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/decode_reg[8]        CK ^         -         -       5.281    4.079  
      TDSP_CORE_INST/DECODE_INST/decode_reg[8]        CK ^ -> Q ^  SDFFS_X2  0.662   5.943    4.741  
      TDSP_CORE_INST/DECODE_INST/FE_OFC194_decode_8_  -            BUF_X4    0.000   5.943    4.741  
      TDSP_CORE_INST/DECODE_INST/FE_OFC194_decode_8_  A ^ -> Z ^   BUF_X4    2.693   8.636    7.433  
      TDSP_CORE_INST/DECODE_INST/decode_reg[8]        -            SDFFS_X2  0.003   8.639    7.436  
      ------------------------------------------------------------------------------------------------
Path 580: VIOLATED Setup Check with Pin TDSP_CORE_INST/DECODE_INST/ir_reg[8]/CK 
Endpoint:   TDSP_CORE_INST/DECODE_INST/ir_reg[8]/SI    (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/decode_reg[8]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.226
- Setup                         1.389
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.436
- Arrival Time                  8.636
= Slack Time                   -1.200
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.281
     = Beginpoint Arrival Time       5.281
      ------------------------------------------------------------------------------------------------
      Instance                                        Arc          Cell      Retime  Arrival  Required  
                                                                             Delay   Time     Time  
      ------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/decode_reg[8]        CK ^         -         -       5.281    4.082  
      TDSP_CORE_INST/DECODE_INST/decode_reg[8]        CK ^ -> Q ^  SDFFS_X2  0.662   5.943    4.744  
      TDSP_CORE_INST/DECODE_INST/FE_OFC194_decode_8_  -            BUF_X4    0.000   5.943    4.744  
      TDSP_CORE_INST/DECODE_INST/FE_OFC194_decode_8_  A ^ -> Z ^   BUF_X4    2.693   8.636    7.436  
      TDSP_CORE_INST/DECODE_INST/ir_reg[8]            -            SDFFS_X2  0.000   8.636    7.436  
      ------------------------------------------------------------------------------------------------
Path 581: VIOLATED Setup Check with Pin TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[1]/CK 
Endpoint:   TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[1]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.321
- Setup                         1.222
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.699
- Arrival Time                  8.754
= Slack Time                   -1.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.368
     = Beginpoint Arrival Time       5.368
      ---------------------------------------------------------------------------------------------------------
      Instance                                                Arc           Cell      Retime  Arrival  Required  
                                                                                      Delay   Time     Time  
      ---------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]  CK ^          -         -       5.368    4.313  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[0]  CK ^ -> Q ^   SDFFR_X2  1.689   7.056    6.001  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A352            -             INV_X2    0.000   7.056    6.001  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p11493A352            A ^ -> ZN v   INV_X2    0.421   7.477    6.422  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p12401A               -             OAI22_X1  0.000   7.478    6.423  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/p12401A               B2 v -> ZN ^  OAI22_X1  1.276   8.754    7.699  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg[1]  -             SDFFR_X2  0.000   8.754    7.699  
      ---------------------------------------------------------------------------------------------------------
Path 582: VIOLATED Setup Check with Pin TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[1]/CK 
Endpoint:   TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[1]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.336
- Setup                         1.230
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.706
- Arrival Time                  8.691
= Slack Time                   -0.985
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.383
     = Beginpoint Arrival Time       5.383
      ---------------------------------------------------------------------------------------------------------
      Instance                                                Arc           Cell      Retime  Arrival  Required  
                                                                                      Delay   Time     Time  
      ---------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]  CK ^          -         -       5.383    4.398  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[0]  CK ^ -> Q ^   SDFFR_X2  1.623   7.006    6.021  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11359A               -             INV_X2    0.000   7.006    6.021  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p11359A               A ^ -> ZN v   INV_X2    0.412   7.418    6.433  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p12300A               -             OAI22_X1  0.000   7.418    6.433  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/p12300A               B2 v -> ZN ^  OAI22_X1  1.273   8.691    7.706  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg[1]  -             SDFFR_X2  0.000   8.691    7.706  
      ---------------------------------------------------------------------------------------------------------
Path 583: VIOLATED Setup Check with Pin RESULTS_CONV_INST/digit_clk_reg/CK 
Endpoint:   RESULTS_CONV_INST/digit_clk_reg/D (v) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/state_reg[3]/Q  (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.286
- Setup                         1.153
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.732
- Arrival Time                  8.626
= Slack Time                   -0.894
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.321
     = Beginpoint Arrival Time       5.321
      ----------------------------------------------------------------------------------
      Instance                         Arc           Cell      Retime  Arrival  Required  
                                                               Delay   Time     Time  
      ----------------------------------------------------------------------------------
      RESULTS_CONV_INST/state_reg[3]   CK ^          -         -       5.321    4.428  
      RESULTS_CONV_INST/state_reg[3]   CK ^ -> Q ^   SDFFR_X2  1.526   6.848    5.954  
      RESULTS_CONV_INST/p9739A         -             INV_X4    0.000   6.848    5.954  
      RESULTS_CONV_INST/p9739A         A ^ -> ZN v   INV_X4    0.224   7.071    6.178  
      RESULTS_CONV_INST/p10143A29435   -             OR2_X2    0.000   7.071    6.178  
      RESULTS_CONV_INST/p10143A29435   A2 v -> ZN v  OR2_X2    0.579   7.650    6.757  
      RESULTS_CONV_INST/p12472A        -             OAI21_X1  0.000   7.650    6.757  
      RESULTS_CONV_INST/p12472A        B2 v -> ZN ^  OAI21_X1  0.502   8.152    7.258  
      RESULTS_CONV_INST/p12367A        -             NAND2_X1  0.000   8.152    7.258  
      RESULTS_CONV_INST/p12367A        A1 ^ -> ZN v  NAND2_X1  0.474   8.626    7.732  
      RESULTS_CONV_INST/digit_clk_reg  -             SDFFR_X2  0.000   8.626    7.732  
      ----------------------------------------------------------------------------------
Path 584: VIOLATED Setup Check with Pin TDSP_CORE_INST/DATA_BUS_MACH_INST/write_reg/CK 
Endpoint:   TDSP_CORE_INST/DATA_BUS_MACH_INST/write_reg/D            (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg[2]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.216
- Setup                         1.150
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.666
- Arrival Time                  8.518
= Slack Time                   -0.852
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.344
     = Beginpoint Arrival Time       5.344
      ---------------------------------------------------------------------------------------------------------
      Instance                                                Arc           Cell      Retime  Arrival  Required  
                                                                                      Delay   Time     Time  
      ---------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg[2]  CK ^          -         -       5.344    4.491  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg[2]  CK ^ -> Q ^   SDFFR_X2  1.572   6.915    6.063  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/Fp8656A               -             INV_X2    0.000   6.915    6.063  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/Fp8656A               A ^ -> ZN v   INV_X2    0.299   7.214    6.362  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p8737A                -             OR2_X1    0.000   7.214    6.362  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p8737A                A1 v -> ZN v  OR2_X1    0.521   7.735    6.883  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p12397A               -             NOR2_X1   0.000   7.735    6.883  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p12397A               A2 v -> ZN ^  NOR2_X1   0.783   8.518    7.666  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/write_reg             -             SDFFR_X2  0.000   8.518    7.666  
      ---------------------------------------------------------------------------------------------------------
Path 585: VIOLATED Setup Check with Pin SPI_INST/present_state_reg[1]/CK 
Endpoint:   SPI_INST/present_state_reg[1]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: SPI_INST/present_state_reg[2]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.209
- Setup                         1.210
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.599
- Arrival Time                  8.415
= Slack Time                   -0.816
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.261
     = Beginpoint Arrival Time       5.261
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell      Retime  Arrival  Required  
                                                             Delay   Time     Time  
      --------------------------------------------------------------------------------
      SPI_INST/present_state_reg[2]  CK ^          -         -       5.261    4.445  
      SPI_INST/present_state_reg[2]  CK ^ -> Q v   SDFFR_X2  1.438   6.700    5.883  
      SPI_INST/p12029A               -             NOR2_X1   0.000   6.700    5.883  
      SPI_INST/p12029A               A2 v -> ZN ^  NOR2_X1   0.551   7.251    6.435  
      SPI_INST/p12013A               -             INV_X4    0.000   7.251    6.435  
      SPI_INST/p12013A               A ^ -> ZN v   INV_X4    0.305   7.556    6.740  
      SPI_INST/p9088A                -             OAI22_X1  0.000   7.556    6.740  
      SPI_INST/p9088A                A1 v -> ZN ^  OAI22_X1  0.859   8.415    7.599  
      SPI_INST/present_state_reg[1]  -             SDFFR_X2  0.000   8.415    7.599  
      --------------------------------------------------------------------------------
Path 586: VIOLATED Setup Check with Pin SPI_INST/bit_cnt_reg[1]/CK 
Endpoint:   SPI_INST/bit_cnt_reg[1]/D (v) checked with  leading edge of 'm_spi_clk'
Beginpoint: SPI_INST/bit_cnt_reg[0]/Q (^) triggered by  leading edge of 'm_spi_clk'
Path Groups: {m_spi_clk}
Retime Analysis { GBA }
Other End Arrival Time          0.773
- Setup                         1.169
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 3.204
- Arrival Time                  3.989
= Slack Time                   -0.785
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.768
     = Beginpoint Arrival Time       0.768
      --------------------------------------------------------------------------
      Instance                 Arc           Cell      Retime  Arrival  Required  
                                                       Delay   Time     Time  
      --------------------------------------------------------------------------
      SPI_INST/bit_cnt_reg[0]  CK ^          -         -       0.768    -0.017  
      SPI_INST/bit_cnt_reg[0]  CK ^ -> Q ^   SDFFR_X2  1.690   2.458    1.673  
      SPI_INST/p11862A         -             INV_X2    0.000   2.458    1.673  
      SPI_INST/p11862A         A ^ -> ZN v   INV_X2    0.299   2.757    1.972  
      SPI_INST/p28497A         -             AOI22_X1  0.000   2.757    1.972  
      SPI_INST/p28497A         A2 v -> ZN ^  AOI22_X1  0.725   3.482    2.697  
      SPI_INST/g576            -             INV_X2    0.000   3.482    2.697  
      SPI_INST/g576            A ^ -> ZN v   INV_X2    0.507   3.989    3.204  
      SPI_INST/bit_cnt_reg[1]  -             SDFFR_X2  0.000   3.989    3.204  
      --------------------------------------------------------------------------
Path 587: VIOLATED Setup Check with Pin SPI_INST/bit_cnt_reg[2]/CK 
Endpoint:   SPI_INST/bit_cnt_reg[2]/D (v) checked with  leading edge of 'm_spi_clk'
Beginpoint: SPI_INST/bit_cnt_reg[0]/Q (^) triggered by  leading edge of 'm_spi_clk'
Path Groups: {m_spi_clk}
Retime Analysis { GBA }
Other End Arrival Time          0.773
- Setup                         1.135
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 3.238
- Arrival Time                  3.993
= Slack Time                   -0.755
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.768
     = Beginpoint Arrival Time       0.768
      --------------------------------------------------------------------------
      Instance                 Arc           Cell      Retime  Arrival  Required  
                                                       Delay   Time     Time  
      --------------------------------------------------------------------------
      SPI_INST/bit_cnt_reg[0]  CK ^          -         -       0.768    0.012  
      SPI_INST/bit_cnt_reg[0]  CK ^ -> Q ^   SDFFR_X2  1.690   2.458    1.702  
      SPI_INST/p27831A         -             NAND2_X1  0.000   2.458    1.703  
      SPI_INST/p27831A         A1 ^ -> ZN v  NAND2_X1  0.489   2.947    2.192  
      SPI_INST/p28125A         -             XOR2_X2   0.000   2.947    2.192  
      SPI_INST/p28125A         B v -> Z ^    XOR2_X2   0.645   3.593    2.837  
      SPI_INST/g577            -             INV_X2    0.000   3.593    2.837  
      SPI_INST/g577            A ^ -> ZN v   INV_X2    0.401   3.993    3.238  
      SPI_INST/bit_cnt_reg[2]  -             SDFFR_X2  0.000   3.993    3.238  
      --------------------------------------------------------------------------
Path 588: VIOLATED Setup Check with Pin TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg[1]/CK 
Endpoint:   TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg[1]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg[0]/Q (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.288
- Setup                         1.146
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.742
- Arrival Time                  8.443
= Slack Time                   -0.701
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.344
     = Beginpoint Arrival Time       5.344
      ---------------------------------------------------------------------------------------------------------
      Instance                                                Arc           Cell      Retime  Arrival  Required  
                                                                                      Delay   Time     Time  
      ---------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg[0]  CK ^          -         -       5.344    4.642  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg[0]  CK ^ -> Q v   SDFFR_X1  1.490   6.834    6.132  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/Fp8738A               -             INV_X2    0.000   6.834    6.132  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/Fp8738A               A v -> ZN ^   INV_X2    0.563   7.397    6.695  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p11694A               -             NAND2_X1  0.000   7.397    6.695  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p11694A               A2 ^ -> ZN v  NAND2_X1  0.356   7.753    7.052  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p12549A               -             OAI21_X1  0.000   7.753    7.052  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p12549A               A v -> ZN ^   OAI21_X1  0.690   8.443    7.741  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg[1]  -             SDFFR_X2  0.000   8.443    7.742  
      ---------------------------------------------------------------------------------------------------------
Path 589: VIOLATED Late External Delay Assertion 
Endpoint:   tdigit[1]                         (^) checked with  leading edge of 'm_clk'
Beginpoint: DIGIT_REG_INST/digit_out_reg[1]/Q (^) triggered by  leading edge of 'm_digit_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 2.600
- Arrival Time                  3.262
= Slack Time                   -0.662
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.259
     = Beginpoint Arrival Time       1.259
      ----------------------------------------------------------------------------------------
      Instance                         Arc          Cell             Retime  Arrival  Required  
                                                                     Delay   Time     Time  
      ----------------------------------------------------------------------------------------
      DIGIT_REG_INST/digit_out_reg[1]  CK ^         -                -       1.259    0.597  
      DIGIT_REG_INST/digit_out_reg[1]  CK ^ -> Q ^  DFFS_X1          1.342   2.601    1.940  
      FE_OFCC491_tdigit_1_             -            BUF_X4           0.000   2.601    1.940  
      FE_OFCC491_tdigit_1_             A ^ -> Z ^   BUF_X4           0.660   3.262    2.600  
      -                                -            dtmf_recvr_core  0.000   3.262    2.600  
      ----------------------------------------------------------------------------------------
Path 590: VIOLATED Setup Check with Pin TDSP_CORE_INST/DATA_BUS_MACH_INST/read_reg/CK 
Endpoint:   TDSP_CORE_INST/DATA_BUS_MACH_INST/read_reg/D             (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg[0]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.216
- Setup                         1.139
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.677
- Arrival Time                  8.236
= Slack Time                   -0.558
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.344
     = Beginpoint Arrival Time       5.344
      ---------------------------------------------------------------------------------------------------------
      Instance                                                Arc           Cell      Retime  Arrival  Required  
                                                                                      Delay   Time     Time  
      ---------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg[0]  CK ^          -         -       5.344    4.785  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg[0]  CK ^ -> Q ^   SDFFR_X1  1.674   7.018    6.459  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/Fp8738A               -             INV_X2    0.000   7.018    6.459  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/Fp8738A               A ^ -> ZN v   INV_X2    0.403   7.421    6.862  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p12526A               -             NOR2_X1   0.000   7.421    6.862  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/p12526A               A1 v -> ZN ^  NOR2_X1   0.815   8.236    7.677  
      TDSP_CORE_INST/DATA_BUS_MACH_INST/read_reg              -             SDFFR_X1  0.000   8.236    7.677  
      ---------------------------------------------------------------------------------------------------------
Path 591: VIOLATED Recovery Check with Pin SPI_INST/bit_cnt_reg[0]/CK 
Endpoint:   SPI_INST/bit_cnt_reg[0]/RN (^) checked with  leading edge of 'm_spi_clk'
Beginpoint: spi_fs                     (v) triggered by  leading edge of 'm_rcc_clk'
Path Groups: {async_default}
Retime Analysis { GBA }
Other End Arrival Time          0.767
- Recovery                     -0.623
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 4.991
- Arrival Time                  5.541
= Slack Time                   -0.550
     Clock Rise Edge                      0.000
     + Input Delay                        4.000
     = Beginpoint Arrival Time            4.000
      --------------------------------------------------------------------------
      Instance                 Arc           Cell      Retime  Arrival  Required  
                                                       Delay   Time     Time  
      --------------------------------------------------------------------------
      -                        spi_fs v      -         -       4.000    3.450  
      SPI_INST/p214748365A573  -             NOR2_X4   0.030   4.030    3.480  
      SPI_INST/p214748365A573  A1 v -> ZN ^  NOR2_X4   1.509   5.539    4.989  
      SPI_INST/bit_cnt_reg[0]  -             SDFFR_X2  0.002   5.541    4.991  
      --------------------------------------------------------------------------
Path 592: VIOLATED Recovery Check with Pin SPI_INST/bit_cnt_reg[2]/CK 
Endpoint:   SPI_INST/bit_cnt_reg[2]/RN (^) checked with  leading edge of 'm_spi_clk'
Beginpoint: spi_fs                     (v) triggered by  leading edge of 'm_rcc_clk'
Path Groups: {async_default}
Retime Analysis { GBA }
Other End Arrival Time          0.773
- Recovery                     -0.627
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 5.000
- Arrival Time                  5.541
= Slack Time                   -0.541
     Clock Rise Edge                      0.000
     + Input Delay                        4.000
     = Beginpoint Arrival Time            4.000
      --------------------------------------------------------------------------
      Instance                 Arc           Cell      Retime  Arrival  Required  
                                                       Delay   Time     Time  
      --------------------------------------------------------------------------
      -                        spi_fs v      -         -       4.000    3.459  
      SPI_INST/p214748365A573  -             NOR2_X4   0.030   4.030    3.488  
      SPI_INST/p214748365A573  A1 v -> ZN ^  NOR2_X4   1.509   5.539    4.998  
      SPI_INST/bit_cnt_reg[2]  -             SDFFR_X2  0.002   5.541    5.000  
      --------------------------------------------------------------------------
Path 593: VIOLATED Late External Delay Assertion 
Endpoint:   tdigit[7]                         (^) checked with  leading edge of 'refclk'
Beginpoint: DIGIT_REG_INST/digit_out_reg[7]/Q (^) triggered by  leading edge of 'm_digit_clk'
Path Groups: {refclk}
Retime Analysis { GBA }
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 2.600
- Arrival Time                  3.125
= Slack Time                   -0.525
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.278
     = Beginpoint Arrival Time       1.278
      ----------------------------------------------------------------------------------------
      Instance                         Arc          Cell             Retime  Arrival  Required  
                                                                     Delay   Time     Time  
      ----------------------------------------------------------------------------------------
      DIGIT_REG_INST/digit_out_reg[7]  CK ^         -                -       1.278    0.753  
      DIGIT_REG_INST/digit_out_reg[7]  CK ^ -> Q ^  DFFS_X1          1.846   3.124    2.599  
      -                                -            dtmf_recvr_core  0.001   3.125    2.600  
      ----------------------------------------------------------------------------------------
Path 594: VIOLATED Setup Check with Pin DMA_INST/top_buf_flag_reg/CK 
Endpoint:   DMA_INST/top_buf_flag_reg/D     (v) checked with  leading edge of 'm_clk'
Beginpoint: DMA_INST/present_state_reg[2]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.357
- Setup                         1.062
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.895
- Arrival Time                  8.404
= Slack Time                   -0.509
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.408
     = Beginpoint Arrival Time       5.408
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell      Retime  Arrival  Required  
                                                             Delay   Time     Time  
      --------------------------------------------------------------------------------
      DMA_INST/present_state_reg[2]  CK ^          -         -       5.408    4.899  
      DMA_INST/present_state_reg[2]  CK ^ -> Q ^   SDFFR_X2  1.891   7.299    6.790  
      DMA_INST/p12570A               -             NOR2_X1   0.000   7.299    6.790  
      DMA_INST/p12570A               A2 ^ -> ZN v  NOR2_X1   0.465   7.765    7.256  
      DMA_INST/p12404A               -             AND4_X2   0.000   7.765    7.256  
      DMA_INST/p12404A               A2 v -> ZN v  AND4_X2   0.639   8.404    7.895  
      DMA_INST/top_buf_flag_reg      -             SDFFR_X2  0.000   8.404    7.895  
      --------------------------------------------------------------------------------
Path 595: VIOLATED Setup Check with Pin TDSP_CORE_INST/PORT_BUS_MACH_INST/as_reg/CK 
Endpoint:   TDSP_CORE_INST/PORT_BUS_MACH_INST/as_reg/SI     (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/update_stall_reg/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.242
- Setup                         1.191
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.651
- Arrival Time                  8.159
= Slack Time                   -0.508
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.272
     = Beginpoint Arrival Time       5.272
      -----------------------------------------------------------------------------------------------
      Instance                                      Arc           Cell      Retime  Arrival  Required  
                                                                            Delay   Time     Time  
      -----------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/update_stall_reg  CK ^          -         -       5.272    4.764  
      TDSP_CORE_INST/EXECUTE_INST/update_stall_reg  CK ^ -> QN ^  SDFFR_X2  1.569   6.841    6.334  
      TDSP_CORE_INST/FE_OFC170_n_124                -             BUF_X4    0.000   6.842    6.334  
      TDSP_CORE_INST/FE_OFC170_n_124                A ^ -> Z ^    BUF_X4    1.315   8.157    7.649  
      TDSP_CORE_INST/PORT_BUS_MACH_INST/as_reg      -             SDFFR_X2  0.002   8.159    7.651  
      -----------------------------------------------------------------------------------------------
Path 596: VIOLATED Late External Delay Assertion 
Endpoint:   tdigit[5]                         (^) checked with  leading edge of 'm_clk'
Beginpoint: DIGIT_REG_INST/digit_out_reg[5]/Q (^) triggered by  leading edge of 'm_digit_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 2.600
- Arrival Time                  3.081
= Slack Time                   -0.481
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.278
     = Beginpoint Arrival Time       1.278
      ----------------------------------------------------------------------------------------
      Instance                         Arc          Cell             Retime  Arrival  Required  
                                                                     Delay   Time     Time  
      ----------------------------------------------------------------------------------------
      DIGIT_REG_INST/digit_out_reg[5]  CK ^         -                -       1.278    0.796  
      DIGIT_REG_INST/digit_out_reg[5]  CK ^ -> Q ^  DFFS_X1          1.803   3.081    2.599  
      -                                -            dtmf_recvr_core  0.001   3.081    2.600  
      ----------------------------------------------------------------------------------------
Path 597: VIOLATED Late External Delay Assertion 
Endpoint:   tdigit_flag                   (^) checked with  leading edge of 'm_spi_clk'
Beginpoint: DIGIT_REG_INST/flag_out_reg/Q (^) triggered by  leading edge of 'm_digit_clk'
Path Groups: {m_spi_clk}
Retime Analysis { GBA }
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 2.600
- Arrival Time                  3.078
= Slack Time                   -0.478
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.278
     = Beginpoint Arrival Time       1.278
      ------------------------------------------------------------------------------------
      Instance                     Arc          Cell             Retime  Arrival  Required  
                                                                 Delay   Time     Time  
      ------------------------------------------------------------------------------------
      DIGIT_REG_INST/flag_out_reg  CK ^         -                -       1.278    0.800  
      DIGIT_REG_INST/flag_out_reg  CK ^ -> Q ^  DFFS_X1          1.799   3.077    2.599  
      -                            -            dtmf_recvr_core  0.001   3.078    2.600  
      ------------------------------------------------------------------------------------
Path 598: VIOLATED Late External Delay Assertion 
Endpoint:   tdigit[3]                         (^) checked with  leading edge of 'm_dsram_clk'
Beginpoint: DIGIT_REG_INST/digit_out_reg[3]/Q (^) triggered by  leading edge of 'm_digit_clk'
Path Groups: {m_dsram_clk}
Retime Analysis { GBA }
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 2.600
- Arrival Time                  3.027
= Slack Time                   -0.427
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.227
     = Beginpoint Arrival Time       1.227
      ----------------------------------------------------------------------------------------
      Instance                         Arc          Cell             Retime  Arrival  Required  
                                                                     Delay   Time     Time  
      ----------------------------------------------------------------------------------------
      DIGIT_REG_INST/digit_out_reg[3]  CK ^         -                -       1.227    0.800  
      DIGIT_REG_INST/digit_out_reg[3]  CK ^ -> Q ^  DFFS_X1          1.799   3.026    2.599  
      -                                -            dtmf_recvr_core  0.001   3.027    2.600  
      ----------------------------------------------------------------------------------------
Path 599: VIOLATED Late External Delay Assertion 
Endpoint:   tdigit[4]                         (^) checked with  leading edge of 'm_clk'
Beginpoint: DIGIT_REG_INST/digit_out_reg[4]/Q (^) triggered by  leading edge of 'm_digit_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 2.600
- Arrival Time                  3.013
= Slack Time                   -0.413
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.227
     = Beginpoint Arrival Time       1.227
      ----------------------------------------------------------------------------------------
      Instance                         Arc          Cell             Retime  Arrival  Required  
                                                                     Delay   Time     Time  
      ----------------------------------------------------------------------------------------
      DIGIT_REG_INST/digit_out_reg[4]  CK ^         -                -       1.227    0.814  
      DIGIT_REG_INST/digit_out_reg[4]  CK ^ -> Q ^  DFFS_X1          1.786   3.013    2.600  
      -                                -            dtmf_recvr_core  0.000   3.013    2.600  
      ----------------------------------------------------------------------------------------
Path 600: VIOLATED Late External Delay Assertion 
Endpoint:   tdigit[2]                         (^) checked with  leading edge of 'm_clk'
Beginpoint: DIGIT_REG_INST/digit_out_reg[2]/Q (^) triggered by  leading edge of 'm_digit_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 2.600
- Arrival Time                  3.000
= Slack Time                   -0.400
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.233
     = Beginpoint Arrival Time       1.233
      ----------------------------------------------------------------------------------------
      Instance                         Arc          Cell             Retime  Arrival  Required  
                                                                     Delay   Time     Time  
      ----------------------------------------------------------------------------------------
      DIGIT_REG_INST/digit_out_reg[2]  CK ^         -                -       1.233    0.833  
      DIGIT_REG_INST/digit_out_reg[2]  CK ^ -> Q ^  DFFS_X1          1.767   3.000    2.600  
      -                                -            dtmf_recvr_core  0.000   3.000    2.600  
      ----------------------------------------------------------------------------------------
Path 601: VIOLATED Late External Delay Assertion 
Endpoint:   tdigit[6]                         (^) checked with  leading edge of 'm_dsram_clk'
Beginpoint: DIGIT_REG_INST/digit_out_reg[6]/Q (^) triggered by  leading edge of 'm_digit_clk'
Path Groups: {m_dsram_clk}
Retime Analysis { GBA }
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 2.600
- Arrival Time                  2.999
= Slack Time                   -0.399
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.233
     = Beginpoint Arrival Time       1.233
      ----------------------------------------------------------------------------------------
      Instance                         Arc          Cell             Retime  Arrival  Required  
                                                                     Delay   Time     Time  
      ----------------------------------------------------------------------------------------
      DIGIT_REG_INST/digit_out_reg[6]  CK ^         -                -       1.233    0.834  
      DIGIT_REG_INST/digit_out_reg[6]  CK ^ -> Q ^  DFFS_X1          1.766   2.999    2.600  
      -                                -            dtmf_recvr_core  0.000   2.999    2.600  
      ----------------------------------------------------------------------------------------
Path 602: VIOLATED Late External Delay Assertion 
Endpoint:   tdigit[0]                         (^) checked with  leading edge of 'm_clk'
Beginpoint: DIGIT_REG_INST/digit_out_reg[0]/Q (^) triggered by  leading edge of 'm_digit_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 2.600
- Arrival Time                  2.921
= Slack Time                   -0.322
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.259
     = Beginpoint Arrival Time       1.259
      ----------------------------------------------------------------------------------------
      Instance                         Arc          Cell             Retime  Arrival  Required  
                                                                     Delay   Time     Time  
      ----------------------------------------------------------------------------------------
      DIGIT_REG_INST/digit_out_reg[0]  CK ^         -                -       1.259    0.937  
      DIGIT_REG_INST/digit_out_reg[0]  CK ^ -> Q ^  DFFS_X1          1.303   2.562    2.240  
      FE_OFCC490_tdigit_0_             -            BUF_X16          0.000   2.562    2.240  
      FE_OFCC490_tdigit_0_             A ^ -> Z ^   BUF_X16          0.359   2.921    2.599  
      -                                -            dtmf_recvr_core  0.001   2.921    2.600  
      ----------------------------------------------------------------------------------------
Path 603: VIOLATED Setup Check with Pin TDSP_CORE_INST/DECODE_INST/read_data_reg/CK 
Endpoint:   TDSP_CORE_INST/DECODE_INST/read_data_reg/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[15]/QN    (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.254
- Setup                         0.992
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.861
- Arrival Time                  8.123
= Slack Time                   -0.261
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.361
     = Beginpoint Arrival Time       5.361
      ----------------------------------------------------------------------------------------------
      Instance                                     Arc           Cell      Retime  Arrival  Required  
                                                                           Delay   Time     Time  
      ----------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[15]        CK ^          -         -       5.361    5.100  
      TDSP_CORE_INST/DECODE_INST/ir_reg[15]        CK ^ -> QN ^  SDFFR_X1  1.546   6.907    6.646  
      TDSP_CORE_INST/DECODE_INST/FE_OFCC499_n_267  -             BUF_X4    0.000   6.907    6.646  
      TDSP_CORE_INST/DECODE_INST/FE_OFCC499_n_267  A ^ -> Z ^    BUF_X4    0.595   7.502    7.241  
      TDSP_CORE_INST/DECODE_INST/FE_OFCC292_n_267  -             BUF_X4    0.000   7.502    7.241  
      TDSP_CORE_INST/DECODE_INST/FE_OFCC292_n_267  A ^ -> Z ^    BUF_X4    0.620   8.122    7.861  
      TDSP_CORE_INST/DECODE_INST/read_data_reg     -             SDFFR_X2  0.000   8.123    7.861  
      ----------------------------------------------------------------------------------------------
Path 604: VIOLATED Setup Check with Pin RESULTS_CONV_INST/clear_flag_reg/CK 
Endpoint:   RESULTS_CONV_INST/clear_flag_reg/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: DMA_INST/write_reg/QN               (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.286
- Setup                         1.087
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.798
- Arrival Time                  7.991
= Slack Time                   -0.193
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.413
     = Beginpoint Arrival Time       5.413
      -----------------------------------------------------------------------------------------------
      Instance                                      Arc           Cell      Retime  Arrival  Required  
                                                                            Delay   Time     Time  
      -----------------------------------------------------------------------------------------------
      DMA_INST/write_reg                            CK ^          -         -       5.413    5.220  
      DMA_INST/write_reg                            CK ^ -> QN ^  SDFFR_X2  1.590   7.003    6.810  
      RESULTS_CONV_INST/FE_OFCC418_FE_OFN241_n_165  -             BUF_X16   0.000   7.003    6.810  
      RESULTS_CONV_INST/FE_OFCC418_FE_OFN241_n_165  A ^ -> Z ^    BUF_X16   0.966   7.969    7.776  
      RESULTS_CONV_INST/clear_flag_reg              -             SDFFR_X2  0.022   7.991    7.798  
      -----------------------------------------------------------------------------------------------
Path 605: VIOLATED Setup Check with Pin TDSP_CORE_INST/DECODE_INST/decode_reg[15]/CK 
Endpoint:   TDSP_CORE_INST/DECODE_INST/decode_reg[15]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/decode_reg[6]/QN  (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.325
- Setup                         0.894
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.030
- Arrival Time                  8.209
= Slack Time                   -0.178
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.297
     = Beginpoint Arrival Time       5.297
      ---------------------------------------------------------------------------------------------
      Instance                                    Arc           Cell      Retime  Arrival  Required  
                                                                          Delay   Time     Time  
      ---------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/decode_reg[6]    CK ^          -         -       5.297    5.119  
      TDSP_CORE_INST/DECODE_INST/decode_reg[6]    CK ^ -> QN ^  SDFFR_X2  2.457   7.755    7.577  
      TDSP_CORE_INST/DECODE_INST/FE_OFC287_n_254  -             BUF_X4    0.002   7.757    7.579  
      TDSP_CORE_INST/DECODE_INST/FE_OFC287_n_254  A ^ -> Z ^    BUF_X4    0.452   8.209    8.030  
      TDSP_CORE_INST/DECODE_INST/decode_reg[15]   -             SDFFR_X2  0.000   8.209    8.030  
      ---------------------------------------------------------------------------------------------
Path 606: VIOLATED Setup Check with Pin TDSP_CORE_INST/DECODE_INST/decode_reg[7]/CK 
Endpoint:   TDSP_CORE_INST/DECODE_INST/decode_reg[7]/SI         (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[7]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.295
- Setup                         1.038
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.857
- Arrival Time                  7.922
= Slack Time                   -0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.342
     = Beginpoint Arrival Time       5.342
      ------------------------------------------------------------------------------------------------------------
      Instance                                                    Arc          Cell      Retime  Arrival  Required  
                                                                                         Delay   Time     Time  
      ------------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[7]           CK ^         -         -       5.342    5.276  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg[7]           CK ^ -> Q ^  SDFFR_X2  1.507   6.849    6.784  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/FE_OFCC294_p_data_out_7_  -            BUF_X4    0.000   6.849    6.784  
      TDSP_CORE_INST/PROG_BUS_MACH_INST/FE_OFCC294_p_data_out_7_  A ^ -> Z ^   BUF_X4    1.071   7.921    7.855  
      TDSP_CORE_INST/DECODE_INST/decode_reg[7]                    -            SDFFS_X2  0.001   7.922    7.857  
      ------------------------------------------------------------------------------------------------------------
Path 607: VIOLATED Setup Check with Pin RESULTS_CONV_INST/low_reg[0]/CK 
Endpoint:   RESULTS_CONV_INST/low_reg[0]/SI      (^) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/low_mag_reg[15]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.114
- Setup                         1.213
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.501
- Arrival Time                  7.553
= Slack Time                   -0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.298
     = Beginpoint Arrival Time       5.298
      ------------------------------------------------------------------------------------
      Instance                           Arc           Cell      Retime  Arrival  Required  
                                                                 Delay   Time     Time  
      ------------------------------------------------------------------------------------
      RESULTS_CONV_INST/low_mag_reg[15]  CK ^          -         -       5.298    5.246  
      RESULTS_CONV_INST/low_mag_reg[15]  CK ^ -> QN ^  SDFFR_X2  2.253   7.551    7.499  
      RESULTS_CONV_INST/low_reg[0]       -             SDFFR_X1  0.002   7.553    7.501  
      ------------------------------------------------------------------------------------
Path 608: MET Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/skip_one_reg/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/skip_one_reg/SI    (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/sel_op_b_reg[2]/QN (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.346
- Setup                         1.129
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.818
- Arrival Time                  7.737
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.289
     = Beginpoint Arrival Time       5.289
      -----------------------------------------------------------------------------------------------
      Instance                                      Arc           Cell      Retime  Arrival  Required  
                                                                            Delay   Time     Time  
      -----------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/sel_op_b_reg[2]   CK ^          -         -       5.289    5.370  
      TDSP_CORE_INST/EXECUTE_INST/sel_op_b_reg[2]   CK ^ -> QN ^  SDFF_X1   0.967   6.256    6.337  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFC173_n_1326  -             BUF_X4    0.000   6.256    6.337  
      TDSP_CORE_INST/EXECUTE_INST/FE_OFC173_n_1326  A ^ -> Z ^    BUF_X4    1.481   7.737    7.818  
      TDSP_CORE_INST/EXECUTE_INST/skip_one_reg      -             SDFFR_X2  0.000   7.737    7.818  
      -----------------------------------------------------------------------------------------------
Path 609: MET Setup Check with Pin RESULTS_CONV_INST/r1477_reg[0]/CK 
Endpoint:   RESULTS_CONV_INST/r1477_reg[0]/SI (^) checked with trailing edge of 'm_rcc_clk'
Beginpoint: RESULTS_CONV_INST/r1200_reg[15]/Q (^) triggered by trailing edge of 'm_rcc_clk'
Path Groups: {m_rcc_clk}
Retime Analysis { GBA }
Other End Arrival Time          3.462
- Setup                         0.699
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 6.363
- Arrival Time                  6.267
= Slack Time                    0.096
     Clock Fall Edge                 2.000
     + Clock Network Latency (Prop)  1.569
     = Beginpoint Arrival Time       3.569
      --------------------------------------------------------------------------------
      Instance                         Arc          Cell     Retime  Arrival  Required  
                                                             Delay   Time     Time  
      --------------------------------------------------------------------------------
      RESULTS_CONV_INST/r1200_reg[15]  CK ^         -        -       3.569    3.664  
      RESULTS_CONV_INST/r1200_reg[15]  CK ^ -> Q ^  SDFF_X2  2.664   6.233    6.329  
      RESULTS_CONV_INST/r1477_reg[0]   -            SDFF_X2  0.035   6.267    6.363  
      --------------------------------------------------------------------------------
Path 610: MET Setup Check with Pin RESULTS_CONV_INST/high_mag_reg[0]/CK 
Endpoint:   RESULTS_CONV_INST/high_mag_reg[0]/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/gt_reg/QN          (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.180
- Setup                         1.146
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.634
- Arrival Time                  7.535
= Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.199
     = Beginpoint Arrival Time       5.199
      ------------------------------------------------------------------------------------
      Instance                           Arc           Cell      Retime  Arrival  Required  
                                                                 Delay   Time     Time  
      ------------------------------------------------------------------------------------
      RESULTS_CONV_INST/gt_reg           CK ^          -         -       5.199    5.298  
      RESULTS_CONV_INST/gt_reg           CK ^ -> QN ^  SDFF_X2   2.336   7.535    7.634  
      RESULTS_CONV_INST/high_mag_reg[0]  -             SDFFR_X2  0.000   7.535    7.634  
      ------------------------------------------------------------------------------------
Path 611: MET Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/read_prog_reg/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/read_prog_reg/SI (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/EXECUTE_INST/pc_acc_reg/QN    (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.346
- Setup                         1.082
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.864
- Arrival Time                  7.755
= Slack Time                    0.109
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.297
     = Beginpoint Arrival Time       5.297
      --------------------------------------------------------------------------------------------
      Instance                                   Arc           Cell      Retime  Arrival  Required  
                                                                         Delay   Time     Time  
      --------------------------------------------------------------------------------------------
      TDSP_CORE_INST/EXECUTE_INST/pc_acc_reg     CK ^          -         -       5.297    5.406  
      TDSP_CORE_INST/EXECUTE_INST/pc_acc_reg     CK ^ -> QN ^  SDFFR_X2  2.458   7.755    7.864  
      TDSP_CORE_INST/EXECUTE_INST/read_prog_reg  -             SDFFR_X2  0.000   7.755    7.864  
      --------------------------------------------------------------------------------------------
Path 612: MET Setup Check with Pin TDSP_CORE_INST/DECODE_INST/decode_reg[13]/CK 
Endpoint:   TDSP_CORE_INST/DECODE_INST/decode_reg[13]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/decode_reg[13]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.286
- Setup                         1.263
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.623
- Arrival Time                  7.496
= Slack Time                    0.127
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      --------------------------------------------------------------------------------------------
      Instance                                    Arc          Cell      Retime  Arrival  Required  
                                                                         Delay   Time     Time  
      --------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/decode_reg[13]   CK ^         -         -       5.334    5.461  
      TDSP_CORE_INST/DECODE_INST/decode_reg[13]   CK ^ -> Q ^  SDFFS_X2  0.655   5.988    6.115  
      TDSP_CORE_INST/DECODE_INST/FE_OFC196_n_191  -            BUF_X4    0.000   5.988    6.115  
      TDSP_CORE_INST/DECODE_INST/FE_OFC196_n_191  A ^ -> Z ^   BUF_X4    1.508   7.496    7.623  
      TDSP_CORE_INST/DECODE_INST/decode_reg[13]   -            SDFFS_X2  0.000   7.496    7.623  
      --------------------------------------------------------------------------------------------
Path 613: MET Setup Check with Pin TDSP_CORE_INST/DECODE_INST/ir_reg[10]/CK 
Endpoint:   TDSP_CORE_INST/DECODE_INST/ir_reg[10]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.286
- Setup                         1.299
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.587
- Arrival Time                  7.449
= Slack Time                    0.138
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      ------------------------------------------------------------------------------------------------------
      Instance                                              Arc          Cell      Retime  Arrival  Required  
                                                                                   Delay   Time     Time  
      ------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^         -         -       5.334    5.472  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 CK ^ -> Q ^  SDFFS_X2  0.639   5.973    6.111  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  -            BUF_X16   0.000   5.973    6.111  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_  A ^ -> Z ^   BUF_X16   1.475   7.448    7.586  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                 -            SDFFS_X2  0.001   7.449    7.587  
      ------------------------------------------------------------------------------------------------------
Path 614: MET Setup Check with Pin TDSP_CORE_INST/DECODE_INST/ir_reg[13]/CK 
Endpoint:   TDSP_CORE_INST/DECODE_INST/ir_reg[13]/SI    (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/decode_reg[13]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.321
- Setup                         1.262
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.658
- Arrival Time                  7.496
= Slack Time                    0.162
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.334
     = Beginpoint Arrival Time       5.334
      --------------------------------------------------------------------------------------------
      Instance                                    Arc          Cell      Retime  Arrival  Required  
                                                                         Delay   Time     Time  
      --------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/decode_reg[13]   CK ^         -         -       5.334    5.496  
      TDSP_CORE_INST/DECODE_INST/decode_reg[13]   CK ^ -> Q ^  SDFFS_X2  0.655   5.988    6.150  
      TDSP_CORE_INST/DECODE_INST/FE_OFC196_n_191  -            BUF_X4    0.000   5.988    6.150  
      TDSP_CORE_INST/DECODE_INST/FE_OFC196_n_191  A ^ -> Z ^   BUF_X4    1.508   7.496    7.658  
      TDSP_CORE_INST/DECODE_INST/ir_reg[13]       -            SDFFS_X2  0.000   7.496    7.658  
      --------------------------------------------------------------------------------------------
Path 615: MET Setup Check with Pin TDSP_CORE_INST/TDSP_CORE_MACH_INST/samp_bio_reg/CK 
Endpoint:   TDSP_CORE_INST/TDSP_CORE_MACH_INST/samp_bio_reg/D (^) checked with  leading edge of 'm_clk'
Beginpoint: DMA_INST/top_buf_flag_reg/Q                       (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.231
- Setup                         0.745
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.086
- Arrival Time                  7.923
= Slack Time                    0.163
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.413
     = Beginpoint Arrival Time       5.413
      -------------------------------------------------------------------------------------------------
      Instance                                         Arc          Cell      Retime  Arrival  Required  
                                                                              Delay   Time     Time  
      -------------------------------------------------------------------------------------------------
      DMA_INST/top_buf_flag_reg                        CK ^         -         -       5.413    5.576  
      DMA_INST/top_buf_flag_reg                        CK ^ -> Q ^  SDFFR_X2  2.509   7.922    8.085  
      TDSP_CORE_INST/TDSP_CORE_MACH_INST/samp_bio_reg  -            SDFF_X2   0.001   7.923    8.086  
      -------------------------------------------------------------------------------------------------
Path 616: MET Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[0]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[0]/SI   (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/two_cycle_reg/QN (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.300
- Setup                         1.205
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.695
- Arrival Time                  7.510
= Slack Time                    0.184
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.308
     = Beginpoint Arrival Time       5.308
      ---------------------------------------------------------------------------------------------
      Instance                                    Arc           Cell      Retime  Arrival  Required  
                                                                          Delay   Time     Time  
      ---------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/two_cycle_reg    CK ^          -         -       5.308    5.493  
      TDSP_CORE_INST/DECODE_INST/two_cycle_reg    CK ^ -> QN v  SDFFR_X2  1.596   6.904    7.089  
      TDSP_CORE_INST/FE_OFC197_n_123              -             BUF_X4    0.000   6.904    7.089  
      TDSP_CORE_INST/FE_OFC197_n_123              A v -> Z v    BUF_X4    0.205   7.109    7.294  
      TDSP_CORE_INST/FE_SIG_C634_FE_OFN197_n_123  -             BUF_X32   0.000   7.109    7.294  
      TDSP_CORE_INST/FE_SIG_C634_FE_OFN197_n_123  A v -> Z v    BUF_X32   0.398   7.507    7.691  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[0]      -             SDFF_X2   0.004   7.510    7.695  
      ---------------------------------------------------------------------------------------------
Path 617: MET Setup Check with Pin RESULTS_CONV_INST/high_reg[0]/CK 
Endpoint:   RESULTS_CONV_INST/high_reg[0]/SI      (v) checked with  leading edge of 'm_clk'
Beginpoint: RESULTS_CONV_INST/high_mag_reg[15]/QN (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.114
- Setup                         1.064
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.650
- Arrival Time                  7.460
= Slack Time                    0.190
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.280
     = Beginpoint Arrival Time       5.280
      --------------------------------------------------------------------------------------------------
      Instance                                         Arc           Cell      Retime  Arrival  Required  
                                                                               Delay   Time     Time  
      --------------------------------------------------------------------------------------------------
      RESULTS_CONV_INST/high_mag_reg[15]               CK ^          -         -       5.280    5.470  
      RESULTS_CONV_INST/high_mag_reg[15]               CK ^ -> QN v  SDFFR_X2  1.553   6.834    7.023  
      RESULTS_CONV_INST/FE_OFCC495_n_2367              -             BUF_X16   0.000   6.834    7.023  
      RESULTS_CONV_INST/FE_OFCC495_n_2367              A v -> Z v    BUF_X16   0.230   7.064    7.254  
      RESULTS_CONV_INST/FE_SIG_C669_FE_OFCN495_n_2367  -             BUF_X32   0.000   7.064    7.254  
      RESULTS_CONV_INST/FE_SIG_C669_FE_OFCN495_n_2367  A v -> Z v    BUF_X32   0.394   7.458    7.648  
      RESULTS_CONV_INST/high_reg[0]                    -             SDFFR_X2  0.002   7.460    7.650  
      --------------------------------------------------------------------------------------------------
Path 618: MET Setup Check with Pin TDSP_CORE_INST/DECODE_INST/ir_reg[0]/CK 
Endpoint:   TDSP_CORE_INST/DECODE_INST/ir_reg[0]/SI   (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/go_prog_reg/QN (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { GBA }
Other End Arrival Time          5.278
- Setup                         1.080
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.798
- Arrival Time                  7.602
= Slack Time                    0.196
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  5.376
     = Beginpoint Arrival Time       5.376
      ---------------------------------------------------------------------------------------------------------
      Instance                                                Arc           Cell      Retime  Arrival  Required  
                                                                                      Delay   Time     Time  
      ---------------------------------------------------------------------------------------------------------
      TDSP_CORE_INST/DECODE_INST/go_prog_reg                  CK ^          -         -       5.376    5.572  
      TDSP_CORE_INST/DECODE_INST/go_prog_reg                  CK ^ -> QN v  SDFFR_X2  1.603   6.979    7.174  
      TDSP_CORE_INST/DECODE_INST/FE_OFC207_n_259              -             BUF_X4    0.000   6.979    7.175  
      TDSP_CORE_INST/DECODE_INST/FE_OFC207_n_259              A v -> Z v    BUF_X4    0.221   7.200    7.395  
      TDSP_CORE_INST/DECODE_INST/FE_SIG_C629_FE_OFN207_n_259  -             BUF_X32   0.000   7.200    7.396  
      TDSP_CORE_INST/DECODE_INST/FE_SIG_C629_FE_OFN207_n_259  A v -> Z v    BUF_X32   0.400   7.600    7.796  
      TDSP_CORE_INST/DECODE_INST/ir_reg[0]                    -             SDFFR_X1  0.002   7.602    7.798  
      ---------------------------------------------------------------------------------------------------------

