Analysis & Synthesis report for topModuleDevice
Sun Oct 23 23:10:55 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |topModuleDevice|data_memory:mem|state2
 12. State Machine - |topModuleDevice|data_memory:mem|state1
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for data_memory:mem|memory_ram:Memory|altsyncram:altsyncram_component|altsyncram_hem2:auto_generated
 19. Parameter Settings for User Entity Instance: PLL:pll|altpll:altpll_component
 20. Parameter Settings for User Entity Instance: cpu:cpu|behavioral_adder:BranchPlusPC
 21. Parameter Settings for User Entity Instance: data_memory:mem|PLL4:pll|altpll:altpll_component
 22. Parameter Settings for User Entity Instance: data_memory:mem|memory_ram:Memory|altsyncram:altsyncram_component
 23. Parameter Settings for Inferred Entity Instance: cpu:cpu|alu:ALU|lpm_mult:Mult0
 24. Parameter Settings for Inferred Entity Instance: cpu:cpu|alu:ALU|lpm_divide:Mod0
 25. Parameter Settings for Inferred Entity Instance: cpu:cpu|alu:ALU|lpm_divide:Div0
 26. altpll Parameter Settings by Entity Instance
 27. altsyncram Parameter Settings by Entity Instance
 28. lpm_mult Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "data_memory:mem|memory_ram:Memory"
 30. Port Connectivity Checks: "cpu:cpu|alu:ALU"
 31. Port Connectivity Checks: "cpu:cpu|mux_4_32:MultiplexReadDataOutRT"
 32. Port Connectivity Checks: "cpu:cpu|mux_4_32:MultiplexReadDataOutRS"
 33. Port Connectivity Checks: "cpu:cpu|id_ex:IDEX"
 34. Port Connectivity Checks: "cpu:cpu|behavioral_adder:BranchPlusPC"
 35. Port Connectivity Checks: "cpu:cpu|pc_control:pcControl"
 36. Post-Synthesis Netlist Statistics for Top Partition
 37. Elapsed Time Per Partition
 38. Analysis & Synthesis Messages
 39. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Oct 23 23:10:55 2016       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; topModuleDevice                             ;
; Top-level Entity Name              ; topModuleDevice                             ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 6,951                                       ;
;     Total combinational functions  ; 5,982                                       ;
;     Dedicated logic registers      ; 1,353                                       ;
; Total registers                    ; 1353                                        ;
; Total pins                         ; 14                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 524,288                                     ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE30F29C7       ;                    ;
; Top-level entity name                                                      ; topModuleDevice    ; topModuleDevice    ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                           ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                    ; Library ;
+----------------------------------------------------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------------------------------+---------+
; ../ProcessorAntares/src/device/PLL.v                                       ; yes             ; User Wizard-Generated File       ; D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/PLL.v                     ;         ;
; ../ProcessorAntares/src/device/full_transmitter.v                          ; yes             ; User Verilog HDL File            ; D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/full_transmitter.v        ;         ;
; ../ProcessorAntares/src/device/device_manager.v                            ; yes             ; User Verilog HDL File            ; D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v          ;         ;
; ../ProcessorAntares/src/cpu/sign_extend.v                                  ; yes             ; User Verilog HDL File            ; D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/sign_extend.v                ;         ;
; ../ProcessorAntares/src/cpu/shift_2.v                                      ; yes             ; User Verilog HDL File            ; D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/shift_2.v                    ;         ;
; ../ProcessorAntares/src/cpu/register_memory.v                              ; yes             ; User Verilog HDL File            ; D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/register_memory.v            ;         ;
; ../ProcessorAntares/src/cpu/pc_control.v                                   ; yes             ; User Verilog HDL File            ; D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/pc_control.v                 ;         ;
; ../ProcessorAntares/src/cpu/mux_4_32.v                                     ; yes             ; User Verilog HDL File            ; D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/mux_4_32.v                   ;         ;
; ../ProcessorAntares/src/cpu/mux_2_32.v                                     ; yes             ; User Verilog HDL File            ; D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/mux_2_32.v                   ;         ;
; ../ProcessorAntares/src/cpu/mux_2_5.v                                      ; yes             ; User Verilog HDL File            ; D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/mux_2_5.v                    ;         ;
; ../ProcessorAntares/src/cpu/hazard.v                                       ; yes             ; User Verilog HDL File            ; D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/hazard.v                     ;         ;
; ../ProcessorAntares/src/cpu/forwarding_unit.v                              ; yes             ; User Verilog HDL File            ; D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/forwarding_unit.v            ;         ;
; ../ProcessorAntares/src/cpu/cpu.v                                          ; yes             ; User Verilog HDL File            ; D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v                        ;         ;
; ../ProcessorAntares/src/cpu/control_unit.v                                 ; yes             ; User Verilog HDL File            ; D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v               ;         ;
; ../ProcessorAntares/src/cpu/branch_compare.v                               ; yes             ; User Verilog HDL File            ; D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/branch_compare.v             ;         ;
; ../ProcessorAntares/src/cpu/behavioral_adder.v                             ; yes             ; User Verilog HDL File            ; D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/behavioral_adder.v           ;         ;
; ../ProcessorAntares/src/cpu/alu_dec.v                                      ; yes             ; User Verilog HDL File            ; D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu_dec.v                    ;         ;
; ../ProcessorAntares/src/cpu/alu.v                                          ; yes             ; User Verilog HDL File            ; D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v                        ;         ;
; ../ProcessorAntares/src/cpu/interstageRegisters/mem_wb.v                   ; yes             ; User Verilog HDL File            ; D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/mem_wb.v ;         ;
; ../ProcessorAntares/src/cpu/interstageRegisters/if_id.v                    ; yes             ; User Verilog HDL File            ; D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/if_id.v  ;         ;
; ../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v                    ; yes             ; User Verilog HDL File            ; D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v  ;         ;
; ../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v                   ; yes             ; User Verilog HDL File            ; D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v ;         ;
; ../ProcessorAntares/src/memory/PLL4.v                                      ; yes             ; User Wizard-Generated File       ; D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/PLL4.v                    ;         ;
; ../ProcessorAntares/src/memory/data_memory.v                               ; yes             ; User Verilog HDL File            ; D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v             ;         ;
; ../ProcessorAntares/src/topModuleDevice.v                                  ; yes             ; User Verilog HDL File            ; D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v                ;         ;
; ../ProcessorAntares/src/memory/teste1mif8bits.mif                          ; yes             ; User Memory Initialization File  ; D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/teste1mif8bits.mif        ;         ;
; ../ProcessorAntares/src/memory/memory_ram.v                                ; yes             ; User Wizard-Generated File       ; D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/memory_ram.v              ;         ;
; /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/opcode.vh ; yes             ; Auto-Found Unspecified File      ; /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/opcode.vh                      ;         ;
; /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/aluop.vh  ; yes             ; Auto-Found Unspecified File      ; /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/aluop.vh                       ;         ;
; altpll.tdf                                                                 ; yes             ; Megafunction                     ; d:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf                                  ;         ;
; aglobal160.inc                                                             ; yes             ; Megafunction                     ; d:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc                              ;         ;
; stratix_pll.inc                                                            ; yes             ; Megafunction                     ; d:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_pll.inc                             ;         ;
; stratixii_pll.inc                                                          ; yes             ; Megafunction                     ; d:/altera_lite/16.0/quartus/libraries/megafunctions/stratixii_pll.inc                           ;         ;
; cycloneii_pll.inc                                                          ; yes             ; Megafunction                     ; d:/altera_lite/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc                           ;         ;
; db/pll_altpll.v                                                            ; yes             ; Auto-Generated Megafunction      ; D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/pll_altpll.v                 ;         ;
; db/pll_altpll1.v                                                           ; yes             ; Auto-Generated Megafunction      ; D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/pll_altpll1.v                ;         ;
; altsyncram.tdf                                                             ; yes             ; Megafunction                     ; d:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf                              ;         ;
; stratix_ram_block.inc                                                      ; yes             ; Megafunction                     ; d:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                       ;         ;
; lpm_mux.inc                                                                ; yes             ; Megafunction                     ; d:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc                                 ;         ;
; lpm_decode.inc                                                             ; yes             ; Megafunction                     ; d:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc                              ;         ;
; a_rdenreg.inc                                                              ; yes             ; Megafunction                     ; d:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                               ;         ;
; altrom.inc                                                                 ; yes             ; Megafunction                     ; d:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc                                  ;         ;
; altram.inc                                                                 ; yes             ; Megafunction                     ; d:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc                                  ;         ;
; altdpram.inc                                                               ; yes             ; Megafunction                     ; d:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc                                ;         ;
; db/altsyncram_hem2.tdf                                                     ; yes             ; Auto-Generated Megafunction      ; D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/altsyncram_hem2.tdf          ;         ;
; db/decode_rsa.tdf                                                          ; yes             ; Auto-Generated Megafunction      ; D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/decode_rsa.tdf               ;         ;
; db/decode_k8a.tdf                                                          ; yes             ; Auto-Generated Megafunction      ; D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/decode_k8a.tdf               ;         ;
; db/mux_bnb.tdf                                                             ; yes             ; Auto-Generated Megafunction      ; D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/mux_bnb.tdf                  ;         ;
; lpm_mult.tdf                                                               ; yes             ; Megafunction                     ; d:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf                                ;         ;
; lpm_add_sub.inc                                                            ; yes             ; Megafunction                     ; d:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_add_sub.inc                             ;         ;
; multcore.inc                                                               ; yes             ; Megafunction                     ; d:/altera_lite/16.0/quartus/libraries/megafunctions/multcore.inc                                ;         ;
; bypassff.inc                                                               ; yes             ; Megafunction                     ; d:/altera_lite/16.0/quartus/libraries/megafunctions/bypassff.inc                                ;         ;
; altshift.inc                                                               ; yes             ; Megafunction                     ; d:/altera_lite/16.0/quartus/libraries/megafunctions/altshift.inc                                ;         ;
; db/mult_46t.tdf                                                            ; yes             ; Auto-Generated Megafunction      ; D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/mult_46t.tdf                 ;         ;
; lpm_divide.tdf                                                             ; yes             ; Megafunction                     ; d:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_divide.tdf                              ;         ;
; abs_divider.inc                                                            ; yes             ; Megafunction                     ; d:/altera_lite/16.0/quartus/libraries/megafunctions/abs_divider.inc                             ;         ;
; sign_div_unsign.inc                                                        ; yes             ; Megafunction                     ; d:/altera_lite/16.0/quartus/libraries/megafunctions/sign_div_unsign.inc                         ;         ;
; db/lpm_divide_cqo.tdf                                                      ; yes             ; Auto-Generated Megafunction      ; D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/lpm_divide_cqo.tdf           ;         ;
; db/abs_divider_4dg.tdf                                                     ; yes             ; Auto-Generated Megafunction      ; D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/abs_divider_4dg.tdf          ;         ;
; db/alt_u_div_6af.tdf                                                       ; yes             ; Auto-Generated Megafunction      ; D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/alt_u_div_6af.tdf            ;         ;
; db/add_sub_7pc.tdf                                                         ; yes             ; Auto-Generated Megafunction      ; D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/add_sub_7pc.tdf              ;         ;
; db/add_sub_8pc.tdf                                                         ; yes             ; Auto-Generated Megafunction      ; D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/add_sub_8pc.tdf              ;         ;
; db/lpm_abs_i0a.tdf                                                         ; yes             ; Auto-Generated Megafunction      ; D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/lpm_abs_i0a.tdf              ;         ;
; db/lpm_divide_92p.tdf                                                      ; yes             ; Auto-Generated Megafunction      ; D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/lpm_divide_92p.tdf           ;         ;
+----------------------------------------------------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                     ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimated Total logic elements              ; 6,951             ;
;                                             ;                   ;
; Total combinational functions               ; 5982              ;
; Logic element usage by number of LUT inputs ;                   ;
;     -- 4 input functions                    ; 3501              ;
;     -- 3 input functions                    ; 2095              ;
;     -- <=2 input functions                  ; 386               ;
;                                             ;                   ;
; Logic elements by mode                      ;                   ;
;     -- normal mode                          ; 4635              ;
;     -- arithmetic mode                      ; 1347              ;
;                                             ;                   ;
; Total registers                             ; 1353              ;
;     -- Dedicated logic registers            ; 1353              ;
;     -- I/O registers                        ; 0                 ;
;                                             ;                   ;
; I/O pins                                    ; 14                ;
; Total memory bits                           ; 524288            ;
;                                             ;                   ;
; Embedded Multiplier 9-bit elements          ; 6                 ;
;                                             ;                   ;
; Total PLLs                                  ; 2                 ;
;     -- PLLs                                 ; 2                 ;
;                                             ;                   ;
; Maximum fan-out node                        ; clock_50MHz~input ;
; Maximum fan-out                             ; 1299              ;
; Total fan-out                               ; 26817             ;
; Average fan-out                             ; 3.61              ;
+---------------------------------------------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                ; Entity Name      ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; |topModuleDevice                             ; 5982 (1)          ; 1353 (0)     ; 524288      ; 6            ; 0       ; 3         ; 14   ; 0            ; |topModuleDevice                                                                                                                                   ; topModuleDevice  ; work         ;
;    |PLL:pll|                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModuleDevice|PLL:pll                                                                                                                           ; PLL              ; work         ;
;       |altpll:altpll_component|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModuleDevice|PLL:pll|altpll:altpll_component                                                                                                   ; altpll           ; work         ;
;          |PLL_altpll:auto_generated|         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModuleDevice|PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated                                                                         ; PLL_altpll       ; work         ;
;    |cpu:cpu|                                 ; 5495 (0)          ; 1297 (0)     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |topModuleDevice|cpu:cpu                                                                                                                           ; cpu              ; work         ;
;       |alu:ALU|                              ; 3392 (928)        ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |topModuleDevice|cpu:cpu|alu:ALU                                                                                                                   ; alu              ; work         ;
;          |lpm_divide:Div0|                   ; 1112 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModuleDevice|cpu:cpu|alu:ALU|lpm_divide:Div0                                                                                                   ; lpm_divide       ; work         ;
;             |lpm_divide_92p:auto_generated|  ; 1112 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModuleDevice|cpu:cpu|alu:ALU|lpm_divide:Div0|lpm_divide_92p:auto_generated                                                                     ; lpm_divide_92p   ; work         ;
;                |abs_divider_4dg:divider|     ; 1112 (64)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModuleDevice|cpu:cpu|alu:ALU|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider                                             ; abs_divider_4dg  ; work         ;
;                   |alt_u_div_6af:divider|    ; 1048 (1048)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModuleDevice|cpu:cpu|alu:ALU|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider                       ; alt_u_div_6af    ; work         ;
;          |lpm_divide:Mod0|                   ; 1324 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModuleDevice|cpu:cpu|alu:ALU|lpm_divide:Mod0                                                                                                   ; lpm_divide       ; work         ;
;             |lpm_divide_cqo:auto_generated|  ; 1324 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModuleDevice|cpu:cpu|alu:ALU|lpm_divide:Mod0|lpm_divide_cqo:auto_generated                                                                     ; lpm_divide_cqo   ; work         ;
;                |abs_divider_4dg:divider|     ; 1324 (64)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModuleDevice|cpu:cpu|alu:ALU|lpm_divide:Mod0|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider                                             ; abs_divider_4dg  ; work         ;
;                   |alt_u_div_6af:divider|    ; 1151 (1148)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModuleDevice|cpu:cpu|alu:ALU|lpm_divide:Mod0|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider                       ; alt_u_div_6af    ; work         ;
;                      |add_sub_7pc:add_sub_0| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModuleDevice|cpu:cpu|alu:ALU|lpm_divide:Mod0|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_7pc:add_sub_0 ; add_sub_7pc      ; work         ;
;                      |add_sub_8pc:add_sub_1| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModuleDevice|cpu:cpu|alu:ALU|lpm_divide:Mod0|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_8pc:add_sub_1 ; add_sub_8pc      ; work         ;
;                   |lpm_abs_i0a:my_abs_den|   ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModuleDevice|cpu:cpu|alu:ALU|lpm_divide:Mod0|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den                      ; lpm_abs_i0a      ; work         ;
;                   |lpm_abs_i0a:my_abs_num|   ; 45 (45)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModuleDevice|cpu:cpu|alu:ALU|lpm_divide:Mod0|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num                      ; lpm_abs_i0a      ; work         ;
;          |lpm_mult:Mult0|                    ; 28 (0)            ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |topModuleDevice|cpu:cpu|alu:ALU|lpm_mult:Mult0                                                                                                    ; lpm_mult         ; work         ;
;             |mult_46t:auto_generated|        ; 28 (28)           ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |topModuleDevice|cpu:cpu|alu:ALU|lpm_mult:Mult0|mult_46t:auto_generated                                                                            ; mult_46t         ; work         ;
;       |alu_dec:DecodeALU|                    ; 41 (41)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModuleDevice|cpu:cpu|alu_dec:DecodeALU                                                                                                         ; alu_dec          ; work         ;
;       |branch_compare:BranchCompare|         ; 43 (43)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModuleDevice|cpu:cpu|branch_compare:BranchCompare                                                                                              ; branch_compare   ; work         ;
;       |control_unit:ControlUnit|             ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModuleDevice|cpu:cpu|control_unit:ControlUnit                                                                                                  ; control_unit     ; work         ;
;       |ex_mem:EXMEN|                         ; 72 (72)           ; 72 (72)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModuleDevice|cpu:cpu|ex_mem:EXMEN                                                                                                              ; ex_mem           ; work         ;
;       |forwarding_unit:FowardingUnit|        ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModuleDevice|cpu:cpu|forwarding_unit:FowardingUnit                                                                                             ; forwarding_unit  ; work         ;
;       |hazard:HazardUnit|                    ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModuleDevice|cpu:cpu|hazard:HazardUnit                                                                                                         ; hazard           ; work         ;
;       |id_ex:IDEX|                           ; 101 (101)         ; 100 (100)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModuleDevice|cpu:cpu|id_ex:IDEX                                                                                                                ; id_ex            ; work         ;
;       |if_id:IFID|                           ; 48 (48)           ; 47 (47)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModuleDevice|cpu:cpu|if_id:IFID                                                                                                                ; if_id            ; work         ;
;       |mem_wb:MEMWB|                         ; 71 (71)           ; 71 (71)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModuleDevice|cpu:cpu|mem_wb:MEMWB                                                                                                              ; mem_wb           ; work         ;
;       |mux_2_32:MultiplexImmediateRS|        ; 34 (34)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModuleDevice|cpu:cpu|mux_2_32:MultiplexImmediateRS                                                                                             ; mux_2_32         ; work         ;
;       |mux_2_32:RegisterMemoryDataInMux|     ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModuleDevice|cpu:cpu|mux_2_32:RegisterMemoryDataInMux                                                                                          ; mux_2_32         ; work         ;
;       |mux_4_32:MultiplexReadDataOutRS|      ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModuleDevice|cpu:cpu|mux_4_32:MultiplexReadDataOutRS                                                                                           ; mux_4_32         ; work         ;
;       |mux_4_32:MultiplexReadDataOutRT|      ; 66 (66)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModuleDevice|cpu:cpu|mux_4_32:MultiplexReadDataOutRT                                                                                           ; mux_4_32         ; work         ;
;       |pc_control:pcControl|                 ; 45 (45)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModuleDevice|cpu:cpu|pc_control:pcControl                                                                                                      ; pc_control       ; work         ;
;       |register_memory:Registers|            ; 1440 (1440)       ; 992 (992)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModuleDevice|cpu:cpu|register_memory:Registers                                                                                                 ; register_memory  ; work         ;
;    |data_memory:mem|                         ; 323 (227)         ; 16 (4)       ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModuleDevice|data_memory:mem                                                                                                                   ; data_memory      ; work         ;
;       |PLL4:pll|                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModuleDevice|data_memory:mem|PLL4:pll                                                                                                          ; PLL4             ; work         ;
;          |altpll:altpll_component|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModuleDevice|data_memory:mem|PLL4:pll|altpll:altpll_component                                                                                  ; altpll           ; work         ;
;             |PLL_altpll1:auto_generated|     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModuleDevice|data_memory:mem|PLL4:pll|altpll:altpll_component|PLL_altpll1:auto_generated                                                       ; PLL_altpll1      ; work         ;
;       |memory_ram:Memory|                    ; 96 (0)            ; 12 (0)       ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModuleDevice|data_memory:mem|memory_ram:Memory                                                                                                 ; memory_ram       ; work         ;
;          |altsyncram:altsyncram_component|   ; 96 (0)            ; 12 (0)       ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModuleDevice|data_memory:mem|memory_ram:Memory|altsyncram:altsyncram_component                                                                 ; altsyncram       ; work         ;
;             |altsyncram_hem2:auto_generated| ; 96 (0)            ; 12 (12)      ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModuleDevice|data_memory:mem|memory_ram:Memory|altsyncram:altsyncram_component|altsyncram_hem2:auto_generated                                  ; altsyncram_hem2  ; work         ;
;                |decode_k8a:rden_decode_a|    ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModuleDevice|data_memory:mem|memory_ram:Memory|altsyncram:altsyncram_component|altsyncram_hem2:auto_generated|decode_k8a:rden_decode_a         ; decode_k8a       ; work         ;
;                |decode_k8a:rden_decode_b|    ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModuleDevice|data_memory:mem|memory_ram:Memory|altsyncram:altsyncram_component|altsyncram_hem2:auto_generated|decode_k8a:rden_decode_b         ; decode_k8a       ; work         ;
;                |mux_bnb:mux4|                ; 40 (40)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModuleDevice|data_memory:mem|memory_ram:Memory|altsyncram:altsyncram_component|altsyncram_hem2:auto_generated|mux_bnb:mux4                     ; mux_bnb          ; work         ;
;                |mux_bnb:mux5|                ; 40 (40)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModuleDevice|data_memory:mem|memory_ram:Memory|altsyncram:altsyncram_component|altsyncram_hem2:auto_generated|mux_bnb:mux5                     ; mux_bnb          ; work         ;
;    |device_manager:monitor|                  ; 110 (110)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModuleDevice|device_manager:monitor                                                                                                            ; device_manager   ; work         ;
;    |full_transmitter:Transmitter|            ; 53 (53)           ; 40 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModuleDevice|full_transmitter:Transmitter                                                                                                      ; full_transmitter ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------------+
; Name                                                                                                        ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                               ;
+-------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------------+
; data_memory:mem|memory_ram:Memory|altsyncram:altsyncram_component|altsyncram_hem2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 65536        ; 8            ; 65536        ; 8            ; 524288 ; ../ProcessorAntares/src/memory/teste1mif8bits.mif ;
+-------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+---------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                    ; IP Include File                             ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+---------------------------------------------+
; Altera ; RAM: 2-PORT  ; 16.0    ; N/A          ; N/A          ; |topModuleDevice|data_memory:mem|memory_ram:Memory ; ../ProcessorAntares/src/memory/memory_ram.v ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+---------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------+
; State Machine - |topModuleDevice|data_memory:mem|state2   ;
+-----------+-----------+-----------+-----------+-----------+
; Name      ; state2.11 ; state2.10 ; state2.01 ; state2.00 ;
+-----------+-----------+-----------+-----------+-----------+
; state2.00 ; 0         ; 0         ; 0         ; 0         ;
; state2.01 ; 0         ; 0         ; 1         ; 1         ;
; state2.10 ; 0         ; 1         ; 0         ; 1         ;
; state2.11 ; 1         ; 0         ; 0         ; 1         ;
+-----------+-----------+-----------+-----------+-----------+


Encoding Type:  One-Hot
+-----------------------------------------------------------+
; State Machine - |topModuleDevice|data_memory:mem|state1   ;
+-----------+-----------+-----------+-----------+-----------+
; Name      ; state1.11 ; state1.10 ; state1.01 ; state1.00 ;
+-----------+-----------+-----------+-----------+-----------+
; state1.00 ; 0         ; 0         ; 0         ; 0         ;
; state1.01 ; 0         ; 0         ; 1         ; 1         ;
; state1.10 ; 0         ; 1         ; 0         ; 1         ;
; state1.11 ; 1         ; 0         ; 0         ; 1         ;
+-----------+-----------+-----------+-----------+-----------+


+---------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                 ;
+------------------------------------------------------+-------------------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal                 ; Free of Timing Hazards ;
+------------------------------------------------------+-------------------------------------+------------------------+
; device_manager:monitor|statusReg                     ; full_transmitter:Transmitter|Equal0 ; yes                    ;
; device_manager:monitor|data[0]                       ; device_manager:monitor|start        ; yes                    ;
; device_manager:monitor|data[1]                       ; device_manager:monitor|start        ; yes                    ;
; device_manager:monitor|data[2]                       ; device_manager:monitor|start        ; yes                    ;
; device_manager:monitor|data[3]                       ; device_manager:monitor|start        ; yes                    ;
; device_manager:monitor|data[4]                       ; device_manager:monitor|start        ; yes                    ;
; device_manager:monitor|data[5]                       ; device_manager:monitor|start        ; yes                    ;
; device_manager:monitor|data[6]                       ; device_manager:monitor|start        ; yes                    ;
; device_manager:monitor|data[7]                       ; device_manager:monitor|start        ; yes                    ;
; device_manager:monitor|data[8]                       ; device_manager:monitor|start        ; yes                    ;
; device_manager:monitor|data[9]                       ; device_manager:monitor|start        ; yes                    ;
; device_manager:monitor|data[10]                      ; device_manager:monitor|start        ; yes                    ;
; device_manager:monitor|data[11]                      ; device_manager:monitor|start        ; yes                    ;
; device_manager:monitor|data[12]                      ; device_manager:monitor|start        ; yes                    ;
; device_manager:monitor|data[13]                      ; device_manager:monitor|start        ; yes                    ;
; device_manager:monitor|data[14]                      ; device_manager:monitor|start        ; yes                    ;
; device_manager:monitor|data[15]                      ; device_manager:monitor|start        ; yes                    ;
; device_manager:monitor|data[16]                      ; device_manager:monitor|start        ; yes                    ;
; device_manager:monitor|data[17]                      ; device_manager:monitor|start        ; yes                    ;
; device_manager:monitor|data[18]                      ; device_manager:monitor|start        ; yes                    ;
; device_manager:monitor|data[19]                      ; device_manager:monitor|start        ; yes                    ;
; device_manager:monitor|data[20]                      ; device_manager:monitor|start        ; yes                    ;
; device_manager:monitor|data[21]                      ; device_manager:monitor|start        ; yes                    ;
; device_manager:monitor|data[22]                      ; device_manager:monitor|start        ; yes                    ;
; device_manager:monitor|data[23]                      ; device_manager:monitor|start        ; yes                    ;
; device_manager:monitor|data[24]                      ; device_manager:monitor|start        ; yes                    ;
; device_manager:monitor|data[25]                      ; device_manager:monitor|start        ; yes                    ;
; device_manager:monitor|data[26]                      ; device_manager:monitor|start        ; yes                    ;
; device_manager:monitor|data[27]                      ; device_manager:monitor|start        ; yes                    ;
; device_manager:monitor|data[28]                      ; device_manager:monitor|start        ; yes                    ;
; device_manager:monitor|data[29]                      ; device_manager:monitor|start        ; yes                    ;
; device_manager:monitor|data[30]                      ; device_manager:monitor|start        ; yes                    ;
; device_manager:monitor|data[31]                      ; device_manager:monitor|start        ; yes                    ;
; cpu:cpu|alu:ALU|Out[0]                               ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|Out[1]                               ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|Out[2]                               ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|Out[3]                               ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|Out[4]                               ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|Out[5]                               ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|Out[6]                               ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|Out[7]                               ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|Out[8]                               ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|Out[9]                               ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|Out[10]                              ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|Out[11]                              ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|Out[12]                              ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|Out[13]                              ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|Out[14]                              ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|Out[15]                              ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|Out[16]                              ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|Out[17]                              ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|Out[18]                              ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|Out[19]                              ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|Out[20]                              ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|Out[21]                              ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|Out[22]                              ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|Out[23]                              ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|Out[24]                              ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|Out[25]                              ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|Out[26]                              ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|Out[27]                              ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|Out[28]                              ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|Out[29]                              ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|Out[30]                              ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|Out[31]                              ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|HI[0]                                ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|LO[0]                                ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|HI[1]                                ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|LO[1]                                ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|HI[2]                                ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|LO[2]                                ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|HI[3]                                ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|LO[3]                                ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|HI[4]                                ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|LO[4]                                ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|HI[5]                                ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|LO[5]                                ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|HI[6]                                ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|LO[6]                                ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|HI[7]                                ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|LO[7]                                ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|HI[8]                                ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|LO[8]                                ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|HI[9]                                ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|LO[9]                                ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|HI[10]                               ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|LO[10]                               ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|HI[11]                               ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|LO[11]                               ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|HI[12]                               ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|LO[12]                               ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|HI[13]                               ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|LO[13]                               ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|HI[14]                               ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|LO[14]                               ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|HI[15]                               ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|LO[15]                               ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|HI[16]                               ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|LO[16]                               ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; cpu:cpu|alu:ALU|HI[17]                               ; cpu:cpu|alu:ALU|Mux64               ; yes                    ;
; Number of user-specified and inferred latches = 238  ;                                     ;                        ;
+------------------------------------------------------+-------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                     ;
+-------------------------------------------------+------------------------------------------------------+
; Register name                                   ; Reason for Removal                                   ;
+-------------------------------------------------+------------------------------------------------------+
; cpu:cpu|pc_control:pcControl|nextPC[1]          ; Merged with cpu:cpu|pc_control:pcControl|nextPC[0]   ;
; cpu:cpu|if_id:IFID|pcPlus4Register[1]           ; Merged with cpu:cpu|if_id:IFID|pcPlus4Register[0]    ;
; cpu:cpu|id_ex:IDEX|immediateRegister[16..31]    ; Merged with cpu:cpu|id_ex:IDEX|immediateRegister[15] ;
; cpu:cpu|id_ex:IDEX|rdRegister[4]                ; Merged with cpu:cpu|id_ex:IDEX|immediateRegister[15] ;
; cpu:cpu|id_ex:IDEX|rdRegister[3]                ; Merged with cpu:cpu|id_ex:IDEX|immediateRegister[14] ;
; cpu:cpu|id_ex:IDEX|rdRegister[2]                ; Merged with cpu:cpu|id_ex:IDEX|immediateRegister[13] ;
; cpu:cpu|id_ex:IDEX|rdRegister[1]                ; Merged with cpu:cpu|id_ex:IDEX|immediateRegister[12] ;
; cpu:cpu|id_ex:IDEX|rdRegister[0]                ; Merged with cpu:cpu|id_ex:IDEX|immediateRegister[11] ;
; cpu:cpu|register_memory:Registers|memory[0][0]  ; Stuck at GND due to stuck port data_in               ;
; cpu:cpu|register_memory:Registers|memory[0][1]  ; Stuck at GND due to stuck port data_in               ;
; cpu:cpu|register_memory:Registers|memory[0][2]  ; Stuck at GND due to stuck port data_in               ;
; cpu:cpu|register_memory:Registers|memory[0][3]  ; Stuck at GND due to stuck port data_in               ;
; cpu:cpu|register_memory:Registers|memory[0][4]  ; Stuck at GND due to stuck port data_in               ;
; cpu:cpu|register_memory:Registers|memory[0][5]  ; Stuck at GND due to stuck port data_in               ;
; cpu:cpu|register_memory:Registers|memory[0][6]  ; Stuck at GND due to stuck port data_in               ;
; cpu:cpu|register_memory:Registers|memory[0][7]  ; Stuck at GND due to stuck port data_in               ;
; cpu:cpu|register_memory:Registers|memory[0][8]  ; Stuck at GND due to stuck port data_in               ;
; cpu:cpu|register_memory:Registers|memory[0][9]  ; Stuck at GND due to stuck port data_in               ;
; cpu:cpu|register_memory:Registers|memory[0][10] ; Stuck at GND due to stuck port data_in               ;
; cpu:cpu|register_memory:Registers|memory[0][11] ; Stuck at GND due to stuck port data_in               ;
; cpu:cpu|register_memory:Registers|memory[0][12] ; Stuck at GND due to stuck port data_in               ;
; cpu:cpu|register_memory:Registers|memory[0][13] ; Stuck at GND due to stuck port data_in               ;
; cpu:cpu|register_memory:Registers|memory[0][14] ; Stuck at GND due to stuck port data_in               ;
; cpu:cpu|register_memory:Registers|memory[0][15] ; Stuck at GND due to stuck port data_in               ;
; cpu:cpu|register_memory:Registers|memory[0][16] ; Stuck at GND due to stuck port data_in               ;
; cpu:cpu|register_memory:Registers|memory[0][17] ; Stuck at GND due to stuck port data_in               ;
; cpu:cpu|register_memory:Registers|memory[0][18] ; Stuck at GND due to stuck port data_in               ;
; cpu:cpu|register_memory:Registers|memory[0][19] ; Stuck at GND due to stuck port data_in               ;
; cpu:cpu|register_memory:Registers|memory[0][20] ; Stuck at GND due to stuck port data_in               ;
; cpu:cpu|register_memory:Registers|memory[0][21] ; Stuck at GND due to stuck port data_in               ;
; cpu:cpu|register_memory:Registers|memory[0][22] ; Stuck at GND due to stuck port data_in               ;
; cpu:cpu|register_memory:Registers|memory[0][23] ; Stuck at GND due to stuck port data_in               ;
; cpu:cpu|register_memory:Registers|memory[0][24] ; Stuck at GND due to stuck port data_in               ;
; cpu:cpu|register_memory:Registers|memory[0][25] ; Stuck at GND due to stuck port data_in               ;
; cpu:cpu|register_memory:Registers|memory[0][26] ; Stuck at GND due to stuck port data_in               ;
; cpu:cpu|register_memory:Registers|memory[0][27] ; Stuck at GND due to stuck port data_in               ;
; cpu:cpu|register_memory:Registers|memory[0][28] ; Stuck at GND due to stuck port data_in               ;
; cpu:cpu|register_memory:Registers|memory[0][29] ; Stuck at GND due to stuck port data_in               ;
; cpu:cpu|register_memory:Registers|memory[0][30] ; Stuck at GND due to stuck port data_in               ;
; cpu:cpu|register_memory:Registers|memory[0][31] ; Stuck at GND due to stuck port data_in               ;
; data_memory:mem|state2~2                        ; Lost fanout                                          ;
; data_memory:mem|state2~3                        ; Lost fanout                                          ;
; data_memory:mem|state1~2                        ; Lost fanout                                          ;
; data_memory:mem|state1~3                        ; Lost fanout                                          ;
; data_memory:mem|state2.01                       ; Merged with data_memory:mem|state1.01                ;
; data_memory:mem|state2.10                       ; Merged with data_memory:mem|state1.10                ;
; data_memory:mem|state2.00                       ; Merged with data_memory:mem|state1.00                ;
; data_memory:mem|state2.11                       ; Merged with data_memory:mem|state1.11                ;
; cpu:cpu|if_id:IFID|pcPlus4Register[16..31]      ; Lost fanout                                          ;
; Total Number of Removed Registers = 79          ;                                                      ;
+-------------------------------------------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                  ;
+------------------------------------------------+---------------------------+---------------------------------------------------------------------------------+
; Register name                                  ; Reason for Removal        ; Registers Removed due to This Register                                          ;
+------------------------------------------------+---------------------------+---------------------------------------------------------------------------------+
; cpu:cpu|register_memory:Registers|memory[0][0] ; Stuck at GND              ; cpu:cpu|if_id:IFID|pcPlus4Register[16], cpu:cpu|if_id:IFID|pcPlus4Register[17], ;
;                                                ; due to stuck port data_in ; cpu:cpu|if_id:IFID|pcPlus4Register[18], cpu:cpu|if_id:IFID|pcPlus4Register[19], ;
;                                                ;                           ; cpu:cpu|if_id:IFID|pcPlus4Register[20], cpu:cpu|if_id:IFID|pcPlus4Register[21], ;
;                                                ;                           ; cpu:cpu|if_id:IFID|pcPlus4Register[22], cpu:cpu|if_id:IFID|pcPlus4Register[23], ;
;                                                ;                           ; cpu:cpu|if_id:IFID|pcPlus4Register[24], cpu:cpu|if_id:IFID|pcPlus4Register[25], ;
;                                                ;                           ; cpu:cpu|if_id:IFID|pcPlus4Register[26], cpu:cpu|if_id:IFID|pcPlus4Register[27], ;
;                                                ;                           ; cpu:cpu|if_id:IFID|pcPlus4Register[28], cpu:cpu|if_id:IFID|pcPlus4Register[29], ;
;                                                ;                           ; cpu:cpu|if_id:IFID|pcPlus4Register[30], cpu:cpu|if_id:IFID|pcPlus4Register[31]  ;
+------------------------------------------------+---------------------------+---------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1353  ;
; Number of registers using Synchronous Clear  ; 20    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1053  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |topModuleDevice|cpu:cpu|pc_control:pcControl|nextPC[8]           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |topModuleDevice|cpu:cpu|ex_mem:EXMEN|rdRegister[1]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |topModuleDevice|cpu:cpu|register_memory:Registers|memory[16][22] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |topModuleDevice|cpu:cpu|register_memory:Registers|memory[8][19]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |topModuleDevice|cpu:cpu|register_memory:Registers|memory[24][18] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |topModuleDevice|cpu:cpu|register_memory:Registers|memory[4][16]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |topModuleDevice|cpu:cpu|register_memory:Registers|memory[20][21] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |topModuleDevice|cpu:cpu|register_memory:Registers|memory[12][2]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |topModuleDevice|cpu:cpu|register_memory:Registers|memory[28][7]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |topModuleDevice|cpu:cpu|register_memory:Registers|memory[2][10]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |topModuleDevice|cpu:cpu|register_memory:Registers|memory[18][6]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |topModuleDevice|cpu:cpu|register_memory:Registers|memory[10][3]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |topModuleDevice|cpu:cpu|register_memory:Registers|memory[26][27] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |topModuleDevice|cpu:cpu|register_memory:Registers|memory[6][11]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |topModuleDevice|cpu:cpu|register_memory:Registers|memory[22][5]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |topModuleDevice|cpu:cpu|register_memory:Registers|memory[14][29] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |topModuleDevice|cpu:cpu|register_memory:Registers|memory[30][28] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |topModuleDevice|cpu:cpu|register_memory:Registers|memory[1][23]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |topModuleDevice|cpu:cpu|register_memory:Registers|memory[17][26] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |topModuleDevice|cpu:cpu|register_memory:Registers|memory[9][10]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |topModuleDevice|cpu:cpu|register_memory:Registers|memory[25][11] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |topModuleDevice|cpu:cpu|register_memory:Registers|memory[5][20]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |topModuleDevice|cpu:cpu|register_memory:Registers|memory[21][19] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |topModuleDevice|cpu:cpu|register_memory:Registers|memory[13][14] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |topModuleDevice|cpu:cpu|register_memory:Registers|memory[29][28] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |topModuleDevice|cpu:cpu|register_memory:Registers|memory[3][15]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |topModuleDevice|cpu:cpu|register_memory:Registers|memory[19][23] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |topModuleDevice|cpu:cpu|register_memory:Registers|memory[11][26] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |topModuleDevice|cpu:cpu|register_memory:Registers|memory[27][11] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |topModuleDevice|cpu:cpu|register_memory:Registers|memory[7][16]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |topModuleDevice|cpu:cpu|register_memory:Registers|memory[23][10] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |topModuleDevice|cpu:cpu|register_memory:Registers|memory[15][5]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |topModuleDevice|cpu:cpu|register_memory:Registers|memory[31][9]  ;
; 3:1                ; 63 bits   ; 126 LEs       ; 63 LEs               ; 63 LEs                 ; Yes        ; |topModuleDevice|cpu:cpu|if_id:IFID|pcPlus4Register[27]           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |topModuleDevice|cpu:cpu|mux_4_32:MultiplexReadDataOutRS|Mux19    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |topModuleDevice|cpu:cpu|mux_4_32:MultiplexReadDataOutRT|Mux17    ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; No         ; |topModuleDevice|data_memory:mem|Selector32                       ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |topModuleDevice|data_memory:mem|Selector8                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; No         ; |topModuleDevice|cpu:cpu|alu:ALU|Add0                             ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |topModuleDevice|cpu:cpu|alu:ALU|Add0                             ;
; 64:1               ; 5 bits    ; 210 LEs       ; 90 LEs               ; 120 LEs                ; No         ; |topModuleDevice|cpu:cpu|alu_dec:DecodeALU|Selector2              ;
; 34:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |topModuleDevice|cpu:cpu|register_memory:Registers|readData1[25]  ;
; 34:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |topModuleDevice|cpu:cpu|register_memory:Registers|readData2[17]  ;
; 34:1               ; 8 bits    ; 176 LEs       ; 72 LEs               ; 104 LEs                ; No         ; |topModuleDevice|cpu:cpu|alu:ALU|Mux42                            ;
; 35:1               ; 4 bits    ; 92 LEs        ; 40 LEs               ; 52 LEs                 ; No         ; |topModuleDevice|cpu:cpu|alu:ALU|Mux39                            ;
; 36:1               ; 2 bits    ; 48 LEs        ; 20 LEs               ; 28 LEs                 ; No         ; |topModuleDevice|cpu:cpu|alu:ALU|Mux35                            ;
; 26:1               ; 7 bits    ; 119 LEs       ; 77 LEs               ; 42 LEs                 ; No         ; |topModuleDevice|cpu:cpu|alu:ALU|Mux53                            ;
; 27:1               ; 4 bits    ; 72 LEs        ; 44 LEs               ; 28 LEs                 ; No         ; |topModuleDevice|cpu:cpu|alu:ALU|Mux56                            ;
; 28:1               ; 2 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; No         ; |topModuleDevice|cpu:cpu|alu:ALU|Mux61                            ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; No         ; |topModuleDevice|cpu:cpu|alu:ALU|Add0                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_memory:mem|memory_ram:Memory|altsyncram:altsyncram_component|altsyncram_hem2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:pll|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------+
; Parameter Name                ; Value                 ; Type                 ;
+-------------------------------+-----------------------+----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped              ;
; PLL_TYPE                      ; AUTO                  ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped              ;
; LOCK_HIGH                     ; 1                     ; Untyped              ;
; LOCK_LOW                      ; 1                     ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped              ;
; SKIP_VCO                      ; OFF                   ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped              ;
; BANDWIDTH                     ; 0                     ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped              ;
; DOWN_SPREAD                   ; 0                     ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK0_MULTIPLY_BY              ; 3                     ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK0_DIVIDE_BY                ; 15625                 ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped              ;
; DPA_DIVIDER                   ; 0                     ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped              ;
; VCO_MIN                       ; 0                     ; Untyped              ;
; VCO_MAX                       ; 0                     ; Untyped              ;
; VCO_CENTER                    ; 0                     ; Untyped              ;
; PFD_MIN                       ; 0                     ; Untyped              ;
; PFD_MAX                       ; 0                     ; Untyped              ;
; M_INITIAL                     ; 0                     ; Untyped              ;
; M                             ; 0                     ; Untyped              ;
; N                             ; 1                     ; Untyped              ;
; M2                            ; 1                     ; Untyped              ;
; N2                            ; 1                     ; Untyped              ;
; SS                            ; 1                     ; Untyped              ;
; C0_HIGH                       ; 0                     ; Untyped              ;
; C1_HIGH                       ; 0                     ; Untyped              ;
; C2_HIGH                       ; 0                     ; Untyped              ;
; C3_HIGH                       ; 0                     ; Untyped              ;
; C4_HIGH                       ; 0                     ; Untyped              ;
; C5_HIGH                       ; 0                     ; Untyped              ;
; C6_HIGH                       ; 0                     ; Untyped              ;
; C7_HIGH                       ; 0                     ; Untyped              ;
; C8_HIGH                       ; 0                     ; Untyped              ;
; C9_HIGH                       ; 0                     ; Untyped              ;
; C0_LOW                        ; 0                     ; Untyped              ;
; C1_LOW                        ; 0                     ; Untyped              ;
; C2_LOW                        ; 0                     ; Untyped              ;
; C3_LOW                        ; 0                     ; Untyped              ;
; C4_LOW                        ; 0                     ; Untyped              ;
; C5_LOW                        ; 0                     ; Untyped              ;
; C6_LOW                        ; 0                     ; Untyped              ;
; C7_LOW                        ; 0                     ; Untyped              ;
; C8_LOW                        ; 0                     ; Untyped              ;
; C9_LOW                        ; 0                     ; Untyped              ;
; C0_INITIAL                    ; 0                     ; Untyped              ;
; C1_INITIAL                    ; 0                     ; Untyped              ;
; C2_INITIAL                    ; 0                     ; Untyped              ;
; C3_INITIAL                    ; 0                     ; Untyped              ;
; C4_INITIAL                    ; 0                     ; Untyped              ;
; C5_INITIAL                    ; 0                     ; Untyped              ;
; C6_INITIAL                    ; 0                     ; Untyped              ;
; C7_INITIAL                    ; 0                     ; Untyped              ;
; C8_INITIAL                    ; 0                     ; Untyped              ;
; C9_INITIAL                    ; 0                     ; Untyped              ;
; C0_MODE                       ; BYPASS                ; Untyped              ;
; C1_MODE                       ; BYPASS                ; Untyped              ;
; C2_MODE                       ; BYPASS                ; Untyped              ;
; C3_MODE                       ; BYPASS                ; Untyped              ;
; C4_MODE                       ; BYPASS                ; Untyped              ;
; C5_MODE                       ; BYPASS                ; Untyped              ;
; C6_MODE                       ; BYPASS                ; Untyped              ;
; C7_MODE                       ; BYPASS                ; Untyped              ;
; C8_MODE                       ; BYPASS                ; Untyped              ;
; C9_MODE                       ; BYPASS                ; Untyped              ;
; C0_PH                         ; 0                     ; Untyped              ;
; C1_PH                         ; 0                     ; Untyped              ;
; C2_PH                         ; 0                     ; Untyped              ;
; C3_PH                         ; 0                     ; Untyped              ;
; C4_PH                         ; 0                     ; Untyped              ;
; C5_PH                         ; 0                     ; Untyped              ;
; C6_PH                         ; 0                     ; Untyped              ;
; C7_PH                         ; 0                     ; Untyped              ;
; C8_PH                         ; 0                     ; Untyped              ;
; C9_PH                         ; 0                     ; Untyped              ;
; L0_HIGH                       ; 1                     ; Untyped              ;
; L1_HIGH                       ; 1                     ; Untyped              ;
; G0_HIGH                       ; 1                     ; Untyped              ;
; G1_HIGH                       ; 1                     ; Untyped              ;
; G2_HIGH                       ; 1                     ; Untyped              ;
; G3_HIGH                       ; 1                     ; Untyped              ;
; E0_HIGH                       ; 1                     ; Untyped              ;
; E1_HIGH                       ; 1                     ; Untyped              ;
; E2_HIGH                       ; 1                     ; Untyped              ;
; E3_HIGH                       ; 1                     ; Untyped              ;
; L0_LOW                        ; 1                     ; Untyped              ;
; L1_LOW                        ; 1                     ; Untyped              ;
; G0_LOW                        ; 1                     ; Untyped              ;
; G1_LOW                        ; 1                     ; Untyped              ;
; G2_LOW                        ; 1                     ; Untyped              ;
; G3_LOW                        ; 1                     ; Untyped              ;
; E0_LOW                        ; 1                     ; Untyped              ;
; E1_LOW                        ; 1                     ; Untyped              ;
; E2_LOW                        ; 1                     ; Untyped              ;
; E3_LOW                        ; 1                     ; Untyped              ;
; L0_INITIAL                    ; 1                     ; Untyped              ;
; L1_INITIAL                    ; 1                     ; Untyped              ;
; G0_INITIAL                    ; 1                     ; Untyped              ;
; G1_INITIAL                    ; 1                     ; Untyped              ;
; G2_INITIAL                    ; 1                     ; Untyped              ;
; G3_INITIAL                    ; 1                     ; Untyped              ;
; E0_INITIAL                    ; 1                     ; Untyped              ;
; E1_INITIAL                    ; 1                     ; Untyped              ;
; E2_INITIAL                    ; 1                     ; Untyped              ;
; E3_INITIAL                    ; 1                     ; Untyped              ;
; L0_MODE                       ; BYPASS                ; Untyped              ;
; L1_MODE                       ; BYPASS                ; Untyped              ;
; G0_MODE                       ; BYPASS                ; Untyped              ;
; G1_MODE                       ; BYPASS                ; Untyped              ;
; G2_MODE                       ; BYPASS                ; Untyped              ;
; G3_MODE                       ; BYPASS                ; Untyped              ;
; E0_MODE                       ; BYPASS                ; Untyped              ;
; E1_MODE                       ; BYPASS                ; Untyped              ;
; E2_MODE                       ; BYPASS                ; Untyped              ;
; E3_MODE                       ; BYPASS                ; Untyped              ;
; L0_PH                         ; 0                     ; Untyped              ;
; L1_PH                         ; 0                     ; Untyped              ;
; G0_PH                         ; 0                     ; Untyped              ;
; G1_PH                         ; 0                     ; Untyped              ;
; G2_PH                         ; 0                     ; Untyped              ;
; G3_PH                         ; 0                     ; Untyped              ;
; E0_PH                         ; 0                     ; Untyped              ;
; E1_PH                         ; 0                     ; Untyped              ;
; E2_PH                         ; 0                     ; Untyped              ;
; E3_PH                         ; 0                     ; Untyped              ;
; M_PH                          ; 0                     ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped              ;
; CLK0_COUNTER                  ; G0                    ; Untyped              ;
; CLK1_COUNTER                  ; G0                    ; Untyped              ;
; CLK2_COUNTER                  ; G0                    ; Untyped              ;
; CLK3_COUNTER                  ; G0                    ; Untyped              ;
; CLK4_COUNTER                  ; G0                    ; Untyped              ;
; CLK5_COUNTER                  ; G0                    ; Untyped              ;
; CLK6_COUNTER                  ; E0                    ; Untyped              ;
; CLK7_COUNTER                  ; E1                    ; Untyped              ;
; CLK8_COUNTER                  ; E2                    ; Untyped              ;
; CLK9_COUNTER                  ; E3                    ; Untyped              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped              ;
; M_TIME_DELAY                  ; 0                     ; Untyped              ;
; N_TIME_DELAY                  ; 0                     ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped              ;
; VCO_POST_SCALE                ; 0                     ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped              ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped              ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped              ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|behavioral_adder:BranchPlusPC ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; Width          ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_memory:mem|PLL4:pll|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------------------+
; Parameter Name                ; Value                 ; Type                                  ;
+-------------------------------+-----------------------+---------------------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                               ;
; PLL_TYPE                      ; AUTO                  ; Untyped                               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                               ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                               ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                               ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                               ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer                        ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                               ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                               ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                               ;
; LOCK_HIGH                     ; 1                     ; Untyped                               ;
; LOCK_LOW                      ; 1                     ; Untyped                               ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                               ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                               ;
; SKIP_VCO                      ; OFF                   ; Untyped                               ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                               ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                               ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                               ;
; BANDWIDTH                     ; 0                     ; Untyped                               ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                               ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                               ;
; DOWN_SPREAD                   ; 0                     ; Untyped                               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                               ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                               ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                               ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                               ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                               ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                               ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                               ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                               ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                               ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                               ;
; CLK0_MULTIPLY_BY              ; 8                     ; Signed Integer                        ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                               ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                               ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                               ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                               ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                               ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                               ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                               ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                               ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                               ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer                        ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                               ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                               ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                               ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                               ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                               ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                               ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                               ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                               ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                               ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                               ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                               ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                               ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                               ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                               ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                               ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                               ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                               ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                               ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                               ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                               ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                               ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                               ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                               ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                               ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                               ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer                        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                               ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                               ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                               ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                               ;
; DPA_DIVIDER                   ; 0                     ; Untyped                               ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                               ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                               ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                               ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                               ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                               ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                               ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                               ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                               ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                               ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                               ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                               ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                               ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                               ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                               ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                               ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                               ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                               ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                               ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                               ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                               ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                               ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                               ;
; VCO_MIN                       ; 0                     ; Untyped                               ;
; VCO_MAX                       ; 0                     ; Untyped                               ;
; VCO_CENTER                    ; 0                     ; Untyped                               ;
; PFD_MIN                       ; 0                     ; Untyped                               ;
; PFD_MAX                       ; 0                     ; Untyped                               ;
; M_INITIAL                     ; 0                     ; Untyped                               ;
; M                             ; 0                     ; Untyped                               ;
; N                             ; 1                     ; Untyped                               ;
; M2                            ; 1                     ; Untyped                               ;
; N2                            ; 1                     ; Untyped                               ;
; SS                            ; 1                     ; Untyped                               ;
; C0_HIGH                       ; 0                     ; Untyped                               ;
; C1_HIGH                       ; 0                     ; Untyped                               ;
; C2_HIGH                       ; 0                     ; Untyped                               ;
; C3_HIGH                       ; 0                     ; Untyped                               ;
; C4_HIGH                       ; 0                     ; Untyped                               ;
; C5_HIGH                       ; 0                     ; Untyped                               ;
; C6_HIGH                       ; 0                     ; Untyped                               ;
; C7_HIGH                       ; 0                     ; Untyped                               ;
; C8_HIGH                       ; 0                     ; Untyped                               ;
; C9_HIGH                       ; 0                     ; Untyped                               ;
; C0_LOW                        ; 0                     ; Untyped                               ;
; C1_LOW                        ; 0                     ; Untyped                               ;
; C2_LOW                        ; 0                     ; Untyped                               ;
; C3_LOW                        ; 0                     ; Untyped                               ;
; C4_LOW                        ; 0                     ; Untyped                               ;
; C5_LOW                        ; 0                     ; Untyped                               ;
; C6_LOW                        ; 0                     ; Untyped                               ;
; C7_LOW                        ; 0                     ; Untyped                               ;
; C8_LOW                        ; 0                     ; Untyped                               ;
; C9_LOW                        ; 0                     ; Untyped                               ;
; C0_INITIAL                    ; 0                     ; Untyped                               ;
; C1_INITIAL                    ; 0                     ; Untyped                               ;
; C2_INITIAL                    ; 0                     ; Untyped                               ;
; C3_INITIAL                    ; 0                     ; Untyped                               ;
; C4_INITIAL                    ; 0                     ; Untyped                               ;
; C5_INITIAL                    ; 0                     ; Untyped                               ;
; C6_INITIAL                    ; 0                     ; Untyped                               ;
; C7_INITIAL                    ; 0                     ; Untyped                               ;
; C8_INITIAL                    ; 0                     ; Untyped                               ;
; C9_INITIAL                    ; 0                     ; Untyped                               ;
; C0_MODE                       ; BYPASS                ; Untyped                               ;
; C1_MODE                       ; BYPASS                ; Untyped                               ;
; C2_MODE                       ; BYPASS                ; Untyped                               ;
; C3_MODE                       ; BYPASS                ; Untyped                               ;
; C4_MODE                       ; BYPASS                ; Untyped                               ;
; C5_MODE                       ; BYPASS                ; Untyped                               ;
; C6_MODE                       ; BYPASS                ; Untyped                               ;
; C7_MODE                       ; BYPASS                ; Untyped                               ;
; C8_MODE                       ; BYPASS                ; Untyped                               ;
; C9_MODE                       ; BYPASS                ; Untyped                               ;
; C0_PH                         ; 0                     ; Untyped                               ;
; C1_PH                         ; 0                     ; Untyped                               ;
; C2_PH                         ; 0                     ; Untyped                               ;
; C3_PH                         ; 0                     ; Untyped                               ;
; C4_PH                         ; 0                     ; Untyped                               ;
; C5_PH                         ; 0                     ; Untyped                               ;
; C6_PH                         ; 0                     ; Untyped                               ;
; C7_PH                         ; 0                     ; Untyped                               ;
; C8_PH                         ; 0                     ; Untyped                               ;
; C9_PH                         ; 0                     ; Untyped                               ;
; L0_HIGH                       ; 1                     ; Untyped                               ;
; L1_HIGH                       ; 1                     ; Untyped                               ;
; G0_HIGH                       ; 1                     ; Untyped                               ;
; G1_HIGH                       ; 1                     ; Untyped                               ;
; G2_HIGH                       ; 1                     ; Untyped                               ;
; G3_HIGH                       ; 1                     ; Untyped                               ;
; E0_HIGH                       ; 1                     ; Untyped                               ;
; E1_HIGH                       ; 1                     ; Untyped                               ;
; E2_HIGH                       ; 1                     ; Untyped                               ;
; E3_HIGH                       ; 1                     ; Untyped                               ;
; L0_LOW                        ; 1                     ; Untyped                               ;
; L1_LOW                        ; 1                     ; Untyped                               ;
; G0_LOW                        ; 1                     ; Untyped                               ;
; G1_LOW                        ; 1                     ; Untyped                               ;
; G2_LOW                        ; 1                     ; Untyped                               ;
; G3_LOW                        ; 1                     ; Untyped                               ;
; E0_LOW                        ; 1                     ; Untyped                               ;
; E1_LOW                        ; 1                     ; Untyped                               ;
; E2_LOW                        ; 1                     ; Untyped                               ;
; E3_LOW                        ; 1                     ; Untyped                               ;
; L0_INITIAL                    ; 1                     ; Untyped                               ;
; L1_INITIAL                    ; 1                     ; Untyped                               ;
; G0_INITIAL                    ; 1                     ; Untyped                               ;
; G1_INITIAL                    ; 1                     ; Untyped                               ;
; G2_INITIAL                    ; 1                     ; Untyped                               ;
; G3_INITIAL                    ; 1                     ; Untyped                               ;
; E0_INITIAL                    ; 1                     ; Untyped                               ;
; E1_INITIAL                    ; 1                     ; Untyped                               ;
; E2_INITIAL                    ; 1                     ; Untyped                               ;
; E3_INITIAL                    ; 1                     ; Untyped                               ;
; L0_MODE                       ; BYPASS                ; Untyped                               ;
; L1_MODE                       ; BYPASS                ; Untyped                               ;
; G0_MODE                       ; BYPASS                ; Untyped                               ;
; G1_MODE                       ; BYPASS                ; Untyped                               ;
; G2_MODE                       ; BYPASS                ; Untyped                               ;
; G3_MODE                       ; BYPASS                ; Untyped                               ;
; E0_MODE                       ; BYPASS                ; Untyped                               ;
; E1_MODE                       ; BYPASS                ; Untyped                               ;
; E2_MODE                       ; BYPASS                ; Untyped                               ;
; E3_MODE                       ; BYPASS                ; Untyped                               ;
; L0_PH                         ; 0                     ; Untyped                               ;
; L1_PH                         ; 0                     ; Untyped                               ;
; G0_PH                         ; 0                     ; Untyped                               ;
; G1_PH                         ; 0                     ; Untyped                               ;
; G2_PH                         ; 0                     ; Untyped                               ;
; G3_PH                         ; 0                     ; Untyped                               ;
; E0_PH                         ; 0                     ; Untyped                               ;
; E1_PH                         ; 0                     ; Untyped                               ;
; E2_PH                         ; 0                     ; Untyped                               ;
; E3_PH                         ; 0                     ; Untyped                               ;
; M_PH                          ; 0                     ; Untyped                               ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                               ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                               ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                               ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                               ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                               ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                               ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                               ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                               ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                               ;
; CLK0_COUNTER                  ; G0                    ; Untyped                               ;
; CLK1_COUNTER                  ; G0                    ; Untyped                               ;
; CLK2_COUNTER                  ; G0                    ; Untyped                               ;
; CLK3_COUNTER                  ; G0                    ; Untyped                               ;
; CLK4_COUNTER                  ; G0                    ; Untyped                               ;
; CLK5_COUNTER                  ; G0                    ; Untyped                               ;
; CLK6_COUNTER                  ; E0                    ; Untyped                               ;
; CLK7_COUNTER                  ; E1                    ; Untyped                               ;
; CLK8_COUNTER                  ; E2                    ; Untyped                               ;
; CLK9_COUNTER                  ; E3                    ; Untyped                               ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                               ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                               ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                               ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                               ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                               ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                               ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                               ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                               ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                               ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                               ;
; M_TIME_DELAY                  ; 0                     ; Untyped                               ;
; N_TIME_DELAY                  ; 0                     ; Untyped                               ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                               ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                               ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                               ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                               ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                               ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                               ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                               ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                               ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                               ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                               ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                               ;
; VCO_POST_SCALE                ; 0                     ; Untyped                               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                               ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                               ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                               ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                               ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                               ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                               ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                               ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                               ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                               ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                               ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                               ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                               ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                               ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                               ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                               ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                               ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                               ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                               ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                               ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                               ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                               ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                               ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                               ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                               ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                               ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                               ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                               ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                               ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                               ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                               ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                               ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                               ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                               ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                               ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                               ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                               ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                               ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                               ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                               ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                               ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                               ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                               ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                               ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                               ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                               ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                               ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                               ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                               ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                               ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                               ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                               ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                               ;
; CBXI_PARAMETER                ; PLL_altpll1           ; Untyped                               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                               ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                               ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                               ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                               ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE                        ;
+-------------------------------+-----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_memory:mem|memory_ram:Memory|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------------------------+-----------------------+
; Parameter Name                     ; Value                                             ; Type                  ;
+------------------------------------+---------------------------------------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                 ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                                                ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                               ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                                                ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                               ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                                                 ; Untyped               ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                                   ; Untyped               ;
; WIDTH_A                            ; 8                                                 ; Signed Integer        ;
; WIDTHAD_A                          ; 16                                                ; Signed Integer        ;
; NUMWORDS_A                         ; 65536                                             ; Signed Integer        ;
; OUTDATA_REG_A                      ; CLOCK0                                            ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                                              ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                                              ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                                              ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                                              ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                                              ; Untyped               ;
; WIDTH_B                            ; 8                                                 ; Signed Integer        ;
; WIDTHAD_B                          ; 16                                                ; Signed Integer        ;
; NUMWORDS_B                         ; 65536                                             ; Signed Integer        ;
; INDATA_REG_B                       ; CLOCK0                                            ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                            ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1                                            ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK0                                            ; Untyped               ;
; OUTDATA_REG_B                      ; CLOCK0                                            ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1                                            ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                                              ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                                              ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                                              ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                                              ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                                              ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                                              ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                                                 ; Signed Integer        ;
; WIDTH_BYTEENA_B                    ; 1                                                 ; Signed Integer        ;
; RAM_BLOCK_TYPE                     ; AUTO                                              ; Untyped               ;
; BYTE_SIZE                          ; 8                                                 ; Untyped               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ                            ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ                            ; Untyped               ;
; INIT_FILE                          ; ../ProcessorAntares/src/memory/teste1mif8bits.mif ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                            ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                                                 ; Untyped               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                            ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                                            ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                            ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                                            ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                   ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                   ; Untyped               ;
; ENABLE_ECC                         ; FALSE                                             ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                             ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                                                 ; Untyped               ;
; DEVICE_FAMILY                      ; Cyclone IV E                                      ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_hem2                                   ; Untyped               ;
+------------------------------------+---------------------------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:cpu|alu:ALU|lpm_mult:Mult0     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32           ; Untyped             ;
; LPM_WIDTHB                                     ; 32           ; Untyped             ;
; LPM_WIDTHP                                     ; 64           ; Untyped             ;
; LPM_WIDTHR                                     ; 64           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:cpu|alu:ALU|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                ;
; LPM_WIDTHD             ; 32             ; Untyped                                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_cqo ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:cpu|alu:ALU|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                ;
; LPM_WIDTHD             ; 32             ; Untyped                                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_92p ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                     ;
+-------------------------------+--------------------------------------------------+
; Name                          ; Value                                            ;
+-------------------------------+--------------------------------------------------+
; Number of entity instances    ; 2                                                ;
; Entity Instance               ; PLL:pll|altpll:altpll_component                  ;
;     -- OPERATION_MODE         ; NORMAL                                           ;
;     -- PLL_TYPE               ; AUTO                                             ;
;     -- PRIMARY_CLOCK          ; INCLK0                                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                ;
;     -- VCO_MULTIPLY_BY        ; 0                                                ;
;     -- VCO_DIVIDE_BY          ; 0                                                ;
; Entity Instance               ; data_memory:mem|PLL4:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                           ;
;     -- PLL_TYPE               ; AUTO                                             ;
;     -- PRIMARY_CLOCK          ; INCLK0                                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                ;
;     -- VCO_MULTIPLY_BY        ; 0                                                ;
;     -- VCO_DIVIDE_BY          ; 0                                                ;
+-------------------------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                              ;
+-------------------------------------------+-------------------------------------------------------------------+
; Name                                      ; Value                                                             ;
+-------------------------------------------+-------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                 ;
; Entity Instance                           ; data_memory:mem|memory_ram:Memory|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                   ;
;     -- WIDTH_A                            ; 8                                                                 ;
;     -- NUMWORDS_A                         ; 65536                                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                            ;
;     -- WIDTH_B                            ; 8                                                                 ;
;     -- NUMWORDS_B                         ; 65536                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                            ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                         ;
+-------------------------------------------+-------------------------------------------------------------------+


+------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                         ;
+---------------------------------------+--------------------------------+
; Name                                  ; Value                          ;
+---------------------------------------+--------------------------------+
; Number of entity instances            ; 1                              ;
; Entity Instance                       ; cpu:cpu|alu:ALU|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                             ;
;     -- LPM_WIDTHB                     ; 32                             ;
;     -- LPM_WIDTHP                     ; 64                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
+---------------------------------------+--------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "data_memory:mem|memory_ram:Memory" ;
+--------+-------+----------+-----------------------------------+
; Port   ; Type  ; Severity ; Details                           ;
+--------+-------+----------+-----------------------------------+
; wren_a ; Input ; Info     ; Stuck at GND                      ;
; data_a ; Input ; Info     ; Stuck at GND                      ;
+--------+-------+----------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu|alu:ALU"                                                                                         ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; HI   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; LO   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; Zero ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu|mux_4_32:MultiplexReadDataOutRT"                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; D    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu|mux_4_32:MultiplexReadDataOutRS"                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; D    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu|id_ex:IDEX"                                                                            ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; pcPlus4Register ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu|behavioral_adder:BranchPlusPC" ;
+------+--------+----------+----------------------------------------+
; Port ; Type   ; Severity ; Details                                ;
+------+--------+----------+----------------------------------------+
; Cout ; Output ; Info     ; Explicitly unconnected                 ;
+------+--------+----------+----------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu|pc_control:pcControl" ;
+-------------------+-------+----------+-------------------+
; Port              ; Type  ; Severity ; Details           ;
+-------------------+-------+----------+-------------------+
; jumpAddress[1..0] ; Input ; Info     ; Stuck at GND      ;
+-------------------+-------+----------+-------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 14                          ;
; cycloneiii_ff         ; 1353                        ;
;     ENA               ; 1039                        ;
;     ENA SCLR          ; 14                          ;
;     SCLR              ; 6                           ;
;     plain             ; 294                         ;
; cycloneiii_lcell_comb ; 5982                        ;
;     arith             ; 1347                        ;
;         2 data inputs ; 71                          ;
;         3 data inputs ; 1276                        ;
;     normal            ; 4635                        ;
;         0 data inputs ; 61                          ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 247                         ;
;         3 data inputs ; 819                         ;
;         4 data inputs ; 3501                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 142.60                      ;
; Average LUT depth     ; 66.50                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:34     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Sun Oct 23 23:09:40 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off QuartusProject -c topModuleDevice
Warning (125092): Tcl Script File ../ProcessorAntares/src/memory/memory.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ../ProcessorAntares/src/memory/memory.qip
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/device/pll.v
    Info (12023): Found entity 1: PLL File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/PLL.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/device/monitor.v
    Info (12023): Found entity 1: monitor File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/monitor.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/device/memory_monitor.v
    Info (12023): Found entity 1: memory_monitor File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/memory_monitor.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/device/full_transmitter.v
    Info (12023): Found entity 1: full_transmitter File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/full_transmitter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/device/device_manager.v
    Info (12023): Found entity 1: device_manager File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/sign_extend.v
    Info (12023): Found entity 1: sign_extend File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/sign_extend.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/shift_2.v
    Info (12023): Found entity 1: shift_2 File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/shift_2.v Line: 17
Info (12021): Found 2 design units, including 2 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/ripple_adder.v
    Info (12023): Found entity 1: full_adder File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/full_adder.v Line: 18
    Info (12023): Found entity 2: ripple_adder File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/ripple_adder.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/register_memory.v
    Info (12023): Found entity 1: register_memory File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/register_memory.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/pc_control.v
    Info (12023): Found entity 1: pc_control File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/pc_control.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/mux_4_32.v
    Info (12023): Found entity 1: mux_4_32 File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/mux_4_32.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/mux_2_32.v
    Info (12023): Found entity 1: mux_2_32 File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/mux_2_32.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/mux_2_5.v
    Info (12023): Found entity 1: mux_2_5 File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/mux_2_5.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/hazard.v
    Info (12023): Found entity 1: hazard File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/hazard.v Line: 24
Info (12021): Found 0 design units, including 0 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/full_adder.v
Info (12021): Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/forwarding_unit.v
    Info (12023): Found entity 1: forwarding_unit File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/forwarding_unit.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/cpu.v
    Info (12023): Found entity 1: cpu File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/control_unit.v
    Info (12023): Found entity 1: control_unit File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/branch_compare.v
    Info (12023): Found entity 1: branch_compare File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/branch_compare.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/behavioral_adder.v
    Info (12023): Found entity 1: behavioral_adder File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/behavioral_adder.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/alu_dec.v
    Info (12023): Found entity 1: alu_dec File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu_dec.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/alu.v
    Info (12023): Found entity 1: alu File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/interstageregisters/mem_wb.v
    Info (12023): Found entity 1: mem_wb File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/mem_wb.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/interstageregisters/if_id.v
    Info (12023): Found entity 1: if_id File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/if_id.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/interstageregisters/id_ex.v
    Info (12023): Found entity 1: id_ex File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/interstageregisters/ex_mem.v
    Info (12023): Found entity 1: ex_mem File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/memory/true_dual_port_ram_single_clock.v
    Info (12023): Found entity 1: true_dual_port_ram_single_clock File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/true_dual_port_ram_single_clock.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/memory/pll4.v
    Info (12023): Found entity 1: PLL4 File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/PLL4.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/memory/data_memory.v
    Info (12023): Found entity 1: data_memory File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/topmoduledevice.v
    Info (12023): Found entity 1: topModuleDevice File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/topmodule.v
    Info (12023): Found entity 1: topModule File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModule.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/memory/memory_ram.v
    Info (12023): Found entity 1: memory_ram File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/memory_ram.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at topModule.v(16): created implicit net for "Reset" File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModule.v Line: 16
Info (12127): Elaborating entity "topModuleDevice" for the top level hierarchy
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:pll" File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v Line: 15
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:pll|altpll:altpll_component" File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/PLL.v Line: 91
Info (12130): Elaborated megafunction instantiation "PLL:pll|altpll:altpll_component" File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/PLL.v Line: 91
Info (12133): Instantiated megafunction "PLL:pll|altpll:altpll_component" with the following parameter: File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/PLL.v Line: 91
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "15625"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "3"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: PLL_altpll File: D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated" File: d:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:cpu" File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v Line: 22
Info (12128): Elaborating entity "pc_control" for hierarchy "cpu:cpu|pc_control:pcControl" File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v Line: 14
Info (12128): Elaborating entity "if_id" for hierarchy "cpu:cpu|if_id:IFID" File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v Line: 38
Info (12128): Elaborating entity "control_unit" for hierarchy "cpu:cpu|control_unit:ControlUnit" File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v Line: 53
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(28): inferring latch(es) for variable "branch", which holds its previous value in one or more paths through the always construct File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v Line: 28
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(28): inferring latch(es) for variable "jump", which holds its previous value in one or more paths through the always construct File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v Line: 28
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(28): inferring latch(es) for variable "regDst", which holds its previous value in one or more paths through the always construct File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v Line: 28
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(28): inferring latch(es) for variable "aluSrc", which holds its previous value in one or more paths through the always construct File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v Line: 28
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(28): inferring latch(es) for variable "memRead", which holds its previous value in one or more paths through the always construct File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v Line: 28
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(28): inferring latch(es) for variable "memWrite", which holds its previous value in one or more paths through the always construct File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v Line: 28
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(28): inferring latch(es) for variable "memToReg", which holds its previous value in one or more paths through the always construct File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v Line: 28
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(28): inferring latch(es) for variable "regWrite", which holds its previous value in one or more paths through the always construct File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v Line: 28
Info (10041): Inferred latch for "regWrite" at control_unit.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v Line: 28
Info (10041): Inferred latch for "memToReg" at control_unit.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v Line: 28
Info (10041): Inferred latch for "memWrite" at control_unit.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v Line: 28
Info (10041): Inferred latch for "memRead" at control_unit.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v Line: 28
Info (10041): Inferred latch for "aluSrc" at control_unit.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v Line: 28
Info (10041): Inferred latch for "regDst" at control_unit.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v Line: 28
Info (10041): Inferred latch for "jump" at control_unit.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v Line: 28
Info (10041): Inferred latch for "branch[0]" at control_unit.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v Line: 28
Info (10041): Inferred latch for "branch[1]" at control_unit.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v Line: 28
Info (12128): Elaborating entity "alu_dec" for hierarchy "cpu:cpu|alu_dec:DecodeALU" File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v Line: 56
Warning (10270): Verilog HDL Case Statement warning at alu_dec.v(29): incomplete case statement has no default case item File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu_dec.v Line: 29
Warning (10240): Verilog HDL Always Construct warning at alu_dec.v(27): inferring latch(es) for variable "ALUop", which holds its previous value in one or more paths through the always construct File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu_dec.v Line: 27
Info (10041): Inferred latch for "ALUop[0]" at alu_dec.v(27) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu_dec.v Line: 27
Info (10041): Inferred latch for "ALUop[1]" at alu_dec.v(27) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu_dec.v Line: 27
Info (10041): Inferred latch for "ALUop[2]" at alu_dec.v(27) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu_dec.v Line: 27
Info (10041): Inferred latch for "ALUop[3]" at alu_dec.v(27) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu_dec.v Line: 27
Info (10041): Inferred latch for "ALUop[4]" at alu_dec.v(27) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu_dec.v Line: 27
Info (12128): Elaborating entity "register_memory" for hierarchy "cpu:cpu|register_memory:Registers" File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v Line: 68
Info (12128): Elaborating entity "branch_compare" for hierarchy "cpu:cpu|branch_compare:BranchCompare" File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v Line: 75
Info (10264): Verilog HDL Case Statement information at branch_compare.v(32): all case item expressions in this case statement are onehot File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/branch_compare.v Line: 32
Info (12128): Elaborating entity "sign_extend" for hierarchy "cpu:cpu|sign_extend:ImmediateExtend" File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v Line: 79
Info (12128): Elaborating entity "shift_2" for hierarchy "cpu:cpu|shift_2:BranchShift2" File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v Line: 82
Info (12128): Elaborating entity "behavioral_adder" for hierarchy "cpu:cpu|behavioral_adder:BranchPlusPC" File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v Line: 85
Info (12128): Elaborating entity "id_ex" for hierarchy "cpu:cpu|id_ex:IDEX" File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v Line: 111
Info (12128): Elaborating entity "hazard" for hierarchy "cpu:cpu|hazard:HazardUnit" File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v Line: 124
Warning (10240): Verilog HDL Always Construct warning at hazard.v(31): inferring latch(es) for variable "ifIdFlush", which holds its previous value in one or more paths through the always construct File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/hazard.v Line: 31
Info (10041): Inferred latch for "ifIdFlush" at hazard.v(31) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/hazard.v Line: 31
Info (12128): Elaborating entity "mux_2_5" for hierarchy "cpu:cpu|mux_2_5:MuxDestineRegister" File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v Line: 130
Info (12128): Elaborating entity "forwarding_unit" for hierarchy "cpu:cpu|forwarding_unit:FowardingUnit" File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v Line: 139
Info (12128): Elaborating entity "mux_4_32" for hierarchy "cpu:cpu|mux_4_32:MultiplexReadDataOutRS" File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v Line: 144
Info (12128): Elaborating entity "mux_2_32" for hierarchy "cpu:cpu|mux_2_32:MultiplexImmediateRS" File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v Line: 153
Info (12128): Elaborating entity "alu" for hierarchy "cpu:cpu|alu:ALU" File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v Line: 157
Warning (10240): Verilog HDL Always Construct warning at alu.v(34): inferring latch(es) for variable "Out", which holds its previous value in one or more paths through the always construct File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Warning (10240): Verilog HDL Always Construct warning at alu.v(34): inferring latch(es) for variable "HI", which holds its previous value in one or more paths through the always construct File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Warning (10240): Verilog HDL Always Construct warning at alu.v(34): inferring latch(es) for variable "LO", which holds its previous value in one or more paths through the always construct File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "LO[0]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "LO[1]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "LO[2]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "LO[3]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "LO[4]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "LO[5]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "LO[6]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "LO[7]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "LO[8]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "LO[9]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "LO[10]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "LO[11]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "LO[12]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "LO[13]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "LO[14]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "LO[15]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "LO[16]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "LO[17]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "LO[18]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "LO[19]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "LO[20]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "LO[21]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "LO[22]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "LO[23]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "LO[24]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "LO[25]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "LO[26]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "LO[27]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "LO[28]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "LO[29]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "LO[30]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "LO[31]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "HI[0]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "HI[1]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "HI[2]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "HI[3]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "HI[4]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "HI[5]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "HI[6]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "HI[7]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "HI[8]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "HI[9]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "HI[10]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "HI[11]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "HI[12]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "HI[13]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "HI[14]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "HI[15]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "HI[16]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "HI[17]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "HI[18]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "HI[19]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "HI[20]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "HI[21]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "HI[22]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "HI[23]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "HI[24]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "HI[25]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "HI[26]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "HI[27]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "HI[28]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "HI[29]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "HI[30]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "HI[31]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "Out[0]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "Out[1]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "Out[2]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "Out[3]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "Out[4]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "Out[5]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "Out[6]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "Out[7]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "Out[8]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "Out[9]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "Out[10]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "Out[11]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "Out[12]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "Out[13]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "Out[14]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "Out[15]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "Out[16]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "Out[17]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "Out[18]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "Out[19]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "Out[20]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "Out[21]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "Out[22]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "Out[23]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "Out[24]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "Out[25]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "Out[26]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "Out[27]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "Out[28]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "Out[29]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "Out[30]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (10041): Inferred latch for "Out[31]" at alu.v(34) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
Info (12128): Elaborating entity "ex_mem" for hierarchy "cpu:cpu|ex_mem:EXMEN" File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v Line: 168
Info (12128): Elaborating entity "mem_wb" for hierarchy "cpu:cpu|mem_wb:MEMWB" File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v Line: 197
Info (12128): Elaborating entity "device_manager" for hierarchy "device_manager:monitor" File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v Line: 30
Warning (10240): Verilog HDL Always Construct warning at device_manager.v(18): inferring latch(es) for variable "statusReg", which holds its previous value in one or more paths through the always construct File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 18
Warning (10240): Verilog HDL Always Construct warning at device_manager.v(18): inferring latch(es) for variable "data", which holds its previous value in one or more paths through the always construct File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 18
Warning (10240): Verilog HDL Always Construct warning at device_manager.v(18): inferring latch(es) for variable "memOutOut", which holds its previous value in one or more paths through the always construct File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 18
Info (10041): Inferred latch for "memOutOut[0]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "memOutOut[1]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "memOutOut[2]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "memOutOut[3]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "memOutOut[4]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "memOutOut[5]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "memOutOut[6]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "memOutOut[7]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "memOutOut[8]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "memOutOut[9]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "memOutOut[10]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "memOutOut[11]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "memOutOut[12]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "memOutOut[13]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "memOutOut[14]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "memOutOut[15]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "memOutOut[16]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "memOutOut[17]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "memOutOut[18]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "memOutOut[19]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "memOutOut[20]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "memOutOut[21]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "memOutOut[22]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "memOutOut[23]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "memOutOut[24]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "memOutOut[25]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "memOutOut[26]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "memOutOut[27]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "memOutOut[28]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "memOutOut[29]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "memOutOut[30]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "memOutOut[31]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "statusReg" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "data[0]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "data[1]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "data[2]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "data[3]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "data[4]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "data[5]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "data[6]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "data[7]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "data[8]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "data[9]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "data[10]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "data[11]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "data[12]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "data[13]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "data[14]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "data[15]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "data[16]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "data[17]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "data[18]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "data[19]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "data[20]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "data[21]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "data[22]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "data[23]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "data[24]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "data[25]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "data[26]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "data[27]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "data[28]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "data[29]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "data[30]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (10041): Inferred latch for "data[31]" at device_manager.v(28) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
Info (12128): Elaborating entity "full_transmitter" for hierarchy "full_transmitter:Transmitter" File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v Line: 35
Info (12128): Elaborating entity "data_memory" for hierarchy "data_memory:mem" File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v Line: 41
Warning (10240): Verilog HDL Always Construct warning at data_memory.v(63): inferring latch(es) for variable "readData", which holds its previous value in one or more paths through the always construct File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 63
Warning (10240): Verilog HDL Always Construct warning at data_memory.v(88): inferring latch(es) for variable "readData2", which holds its previous value in one or more paths through the always construct File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 88
Info (10041): Inferred latch for "readData2[0]" at data_memory.v(88) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 88
Info (10041): Inferred latch for "readData2[1]" at data_memory.v(88) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 88
Info (10041): Inferred latch for "readData2[2]" at data_memory.v(88) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 88
Info (10041): Inferred latch for "readData2[3]" at data_memory.v(88) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 88
Info (10041): Inferred latch for "readData2[4]" at data_memory.v(88) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 88
Info (10041): Inferred latch for "readData2[5]" at data_memory.v(88) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 88
Info (10041): Inferred latch for "readData2[6]" at data_memory.v(88) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 88
Info (10041): Inferred latch for "readData2[7]" at data_memory.v(88) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 88
Info (10041): Inferred latch for "readData2[8]" at data_memory.v(88) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 88
Info (10041): Inferred latch for "readData2[9]" at data_memory.v(88) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 88
Info (10041): Inferred latch for "readData2[10]" at data_memory.v(88) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 88
Info (10041): Inferred latch for "readData2[11]" at data_memory.v(88) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 88
Info (10041): Inferred latch for "readData2[12]" at data_memory.v(88) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 88
Info (10041): Inferred latch for "readData2[13]" at data_memory.v(88) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 88
Info (10041): Inferred latch for "readData2[14]" at data_memory.v(88) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 88
Info (10041): Inferred latch for "readData2[15]" at data_memory.v(88) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 88
Info (10041): Inferred latch for "readData2[16]" at data_memory.v(88) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 88
Info (10041): Inferred latch for "readData2[17]" at data_memory.v(88) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 88
Info (10041): Inferred latch for "readData2[18]" at data_memory.v(88) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 88
Info (10041): Inferred latch for "readData2[19]" at data_memory.v(88) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 88
Info (10041): Inferred latch for "readData2[20]" at data_memory.v(88) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 88
Info (10041): Inferred latch for "readData2[21]" at data_memory.v(88) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 88
Info (10041): Inferred latch for "readData2[22]" at data_memory.v(88) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 88
Info (10041): Inferred latch for "readData2[23]" at data_memory.v(88) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 88
Info (10041): Inferred latch for "readData2[24]" at data_memory.v(88) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 88
Info (10041): Inferred latch for "readData2[25]" at data_memory.v(88) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 88
Info (10041): Inferred latch for "readData2[26]" at data_memory.v(88) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 88
Info (10041): Inferred latch for "readData2[27]" at data_memory.v(88) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 88
Info (10041): Inferred latch for "readData2[28]" at data_memory.v(88) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 88
Info (10041): Inferred latch for "readData2[29]" at data_memory.v(88) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 88
Info (10041): Inferred latch for "readData2[30]" at data_memory.v(88) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 88
Info (10041): Inferred latch for "readData2[31]" at data_memory.v(88) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 88
Info (10041): Inferred latch for "readData[0]" at data_memory.v(63) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 63
Info (10041): Inferred latch for "readData[1]" at data_memory.v(63) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 63
Info (10041): Inferred latch for "readData[2]" at data_memory.v(63) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 63
Info (10041): Inferred latch for "readData[3]" at data_memory.v(63) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 63
Info (10041): Inferred latch for "readData[4]" at data_memory.v(63) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 63
Info (10041): Inferred latch for "readData[5]" at data_memory.v(63) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 63
Info (10041): Inferred latch for "readData[6]" at data_memory.v(63) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 63
Info (10041): Inferred latch for "readData[7]" at data_memory.v(63) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 63
Info (10041): Inferred latch for "readData[8]" at data_memory.v(63) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 63
Info (10041): Inferred latch for "readData[9]" at data_memory.v(63) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 63
Info (10041): Inferred latch for "readData[10]" at data_memory.v(63) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 63
Info (10041): Inferred latch for "readData[11]" at data_memory.v(63) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 63
Info (10041): Inferred latch for "readData[12]" at data_memory.v(63) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 63
Info (10041): Inferred latch for "readData[13]" at data_memory.v(63) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 63
Info (10041): Inferred latch for "readData[14]" at data_memory.v(63) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 63
Info (10041): Inferred latch for "readData[15]" at data_memory.v(63) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 63
Info (10041): Inferred latch for "readData[16]" at data_memory.v(63) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 63
Info (10041): Inferred latch for "readData[17]" at data_memory.v(63) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 63
Info (10041): Inferred latch for "readData[18]" at data_memory.v(63) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 63
Info (10041): Inferred latch for "readData[19]" at data_memory.v(63) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 63
Info (10041): Inferred latch for "readData[20]" at data_memory.v(63) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 63
Info (10041): Inferred latch for "readData[21]" at data_memory.v(63) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 63
Info (10041): Inferred latch for "readData[22]" at data_memory.v(63) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 63
Info (10041): Inferred latch for "readData[23]" at data_memory.v(63) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 63
Info (10041): Inferred latch for "readData[24]" at data_memory.v(63) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 63
Info (10041): Inferred latch for "readData[25]" at data_memory.v(63) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 63
Info (10041): Inferred latch for "readData[26]" at data_memory.v(63) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 63
Info (10041): Inferred latch for "readData[27]" at data_memory.v(63) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 63
Info (10041): Inferred latch for "readData[28]" at data_memory.v(63) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 63
Info (10041): Inferred latch for "readData[29]" at data_memory.v(63) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 63
Info (10041): Inferred latch for "readData[30]" at data_memory.v(63) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 63
Info (10041): Inferred latch for "readData[31]" at data_memory.v(63) File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 63
Info (12128): Elaborating entity "PLL4" for hierarchy "data_memory:mem|PLL4:pll" File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 31
Info (12128): Elaborating entity "altpll" for hierarchy "data_memory:mem|PLL4:pll|altpll:altpll_component" File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/PLL4.v Line: 91
Info (12130): Elaborated megafunction instantiation "data_memory:mem|PLL4:pll|altpll:altpll_component" File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/PLL4.v Line: 91
Info (12133): Instantiated megafunction "data_memory:mem|PLL4:pll|altpll:altpll_component" with the following parameter: File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/PLL4.v Line: 91
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "8"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll1.v
    Info (12023): Found entity 1: PLL_altpll1 File: D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/pll_altpll1.v Line: 30
Info (12128): Elaborating entity "PLL_altpll1" for hierarchy "data_memory:mem|PLL4:pll|altpll:altpll_component|PLL_altpll1:auto_generated" File: d:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "memory_ram" for hierarchy "data_memory:mem|memory_ram:Memory" File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v Line: 50
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_memory:mem|memory_ram:Memory|altsyncram:altsyncram_component" File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/memory_ram.v Line: 98
Info (12130): Elaborated megafunction instantiation "data_memory:mem|memory_ram:Memory|altsyncram:altsyncram_component" File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/memory_ram.v Line: 98
Info (12133): Instantiated megafunction "data_memory:mem|memory_ram:Memory|altsyncram:altsyncram_component" with the following parameter: File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/memory_ram.v Line: 98
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "../ProcessorAntares/src/memory/teste1mif8bits.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hem2.tdf
    Info (12023): Found entity 1: altsyncram_hem2 File: D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/altsyncram_hem2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_hem2" for hierarchy "data_memory:mem|memory_ram:Memory|altsyncram:altsyncram_component|altsyncram_hem2:auto_generated" File: d:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf
    Info (12023): Found entity 1: decode_rsa File: D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/decode_rsa.tdf Line: 23
Info (12128): Elaborating entity "decode_rsa" for hierarchy "data_memory:mem|memory_ram:Memory|altsyncram:altsyncram_component|altsyncram_hem2:auto_generated|decode_rsa:decode2" File: D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/altsyncram_hem2.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf
    Info (12023): Found entity 1: decode_k8a File: D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/decode_k8a.tdf Line: 23
Info (12128): Elaborating entity "decode_k8a" for hierarchy "data_memory:mem|memory_ram:Memory|altsyncram:altsyncram_component|altsyncram_hem2:auto_generated|decode_k8a:rden_decode_a" File: D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/altsyncram_hem2.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_bnb.tdf
    Info (12023): Found entity 1: mux_bnb File: D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/mux_bnb.tdf Line: 23
Info (12128): Elaborating entity "mux_bnb" for hierarchy "data_memory:mem|memory_ram:Memory|altsyncram:altsyncram_component|altsyncram_hem2:auto_generated|mux_bnb:mux4" File: D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/altsyncram_hem2.tdf Line: 55
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cpu:cpu|alu:ALU|Mult0" File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 47
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "cpu:cpu|alu:ALU|Mod0" File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 50
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "cpu:cpu|alu:ALU|Div0" File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 51
Info (12130): Elaborated megafunction instantiation "cpu:cpu|alu:ALU|lpm_mult:Mult0" File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 47
Info (12133): Instantiated megafunction "cpu:cpu|alu:ALU|lpm_mult:Mult0" with the following parameter: File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 47
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_46t.tdf
    Info (12023): Found entity 1: mult_46t File: D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/mult_46t.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "cpu:cpu|alu:ALU|lpm_divide:Mod0" File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 50
Info (12133): Instantiated megafunction "cpu:cpu|alu:ALU|lpm_divide:Mod0" with the following parameter: File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 50
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_cqo.tdf
    Info (12023): Found entity 1: lpm_divide_cqo File: D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/lpm_divide_cqo.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info (12023): Found entity 1: abs_divider_4dg File: D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/abs_divider_4dg.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info (12023): Found entity 1: alt_u_div_6af File: D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/alt_u_div_6af.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/add_sub_8pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf
    Info (12023): Found entity 1: lpm_abs_i0a File: D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/lpm_abs_i0a.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "cpu:cpu|alu:ALU|lpm_divide:Div0" File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 51
Info (12133): Instantiated megafunction "cpu:cpu|alu:ALU|lpm_divide:Div0" with the following parameter: File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 51
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_92p.tdf
    Info (12023): Found entity 1: lpm_divide_92p File: D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/lpm_divide_92p.tdf Line: 25
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "cpu:cpu|alu:ALU|lpm_mult:Mult0|mult_46t:auto_generated|mac_mult7" File: D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/mult_46t.tdf Line: 67
        Warning (14320): Synthesized away node "cpu:cpu|alu:ALU|lpm_mult:Mult0|mult_46t:auto_generated|mac_out8" File: D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/mult_46t.tdf Line: 91
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 208 buffer(s)
    Info (13016): Ignored 124 CARRY_SUM buffer(s)
    Info (13019): Ignored 84 SOFT buffer(s)
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "cpu:cpu|control_unit:ControlUnit|memToReg" merged with LATCH primitive "cpu:cpu|control_unit:ControlUnit|memRead" File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v Line: 24
Warning (13012): Latch device_manager:monitor|statusReg has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 11
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal full_transmitter:Transmitter|buffer[0] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/full_transmitter.v Line: 21
Warning (13012): Latch cpu:cpu|alu:ALU|Out[0] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|id_ex:IDEX|aluOpRegister[4] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v Line: 21
Warning (13012): Latch cpu:cpu|alu:ALU|Out[1] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|id_ex:IDEX|aluOpRegister[4] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v Line: 21
Warning (13012): Latch cpu:cpu|alu:ALU|Out[2] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|id_ex:IDEX|aluOpRegister[4] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v Line: 21
Warning (13012): Latch cpu:cpu|alu:ALU|Out[3] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|id_ex:IDEX|aluOpRegister[4] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v Line: 21
Warning (13012): Latch cpu:cpu|alu:ALU|Out[4] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|id_ex:IDEX|aluOpRegister[4] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v Line: 21
Warning (13012): Latch cpu:cpu|alu:ALU|Out[5] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|id_ex:IDEX|aluOpRegister[4] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v Line: 21
Warning (13012): Latch cpu:cpu|alu:ALU|Out[6] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|id_ex:IDEX|aluOpRegister[4] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v Line: 21
Warning (13012): Latch cpu:cpu|alu:ALU|Out[7] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|id_ex:IDEX|aluOpRegister[4] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v Line: 21
Warning (13012): Latch cpu:cpu|alu:ALU|Out[8] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|id_ex:IDEX|aluOpRegister[4] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v Line: 21
Warning (13012): Latch cpu:cpu|alu:ALU|Out[9] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|id_ex:IDEX|aluOpRegister[4] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v Line: 21
Warning (13012): Latch cpu:cpu|alu:ALU|Out[10] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|id_ex:IDEX|aluOpRegister[4] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v Line: 21
Warning (13012): Latch cpu:cpu|alu:ALU|Out[11] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|id_ex:IDEX|aluOpRegister[4] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v Line: 21
Warning (13012): Latch cpu:cpu|alu:ALU|Out[12] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|id_ex:IDEX|aluOpRegister[4] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v Line: 21
Warning (13012): Latch cpu:cpu|alu:ALU|Out[13] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|id_ex:IDEX|aluOpRegister[4] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v Line: 21
Warning (13012): Latch cpu:cpu|alu:ALU|Out[14] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|id_ex:IDEX|aluOpRegister[4] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v Line: 21
Warning (13012): Latch cpu:cpu|alu:ALU|Out[15] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|id_ex:IDEX|aluOpRegister[4] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v Line: 21
Warning (13012): Latch cpu:cpu|alu:ALU|Out[16] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|id_ex:IDEX|aluOpRegister[4] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v Line: 21
Warning (13012): Latch cpu:cpu|alu:ALU|Out[17] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|id_ex:IDEX|aluOpRegister[4] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v Line: 21
Warning (13012): Latch cpu:cpu|alu:ALU|Out[18] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|id_ex:IDEX|aluOpRegister[4] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v Line: 21
Warning (13012): Latch cpu:cpu|alu:ALU|Out[19] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|id_ex:IDEX|aluOpRegister[4] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v Line: 21
Warning (13012): Latch cpu:cpu|alu:ALU|Out[20] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|id_ex:IDEX|aluOpRegister[4] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v Line: 21
Warning (13012): Latch cpu:cpu|alu:ALU|Out[21] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|id_ex:IDEX|aluOpRegister[4] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v Line: 21
Warning (13012): Latch cpu:cpu|alu:ALU|Out[22] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|id_ex:IDEX|aluOpRegister[4] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v Line: 21
Warning (13012): Latch cpu:cpu|alu:ALU|Out[23] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|id_ex:IDEX|aluOpRegister[4] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v Line: 21
Warning (13012): Latch cpu:cpu|alu:ALU|Out[24] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|id_ex:IDEX|aluOpRegister[4] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v Line: 21
Warning (13012): Latch cpu:cpu|alu:ALU|Out[25] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|id_ex:IDEX|aluOpRegister[4] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v Line: 21
Warning (13012): Latch cpu:cpu|alu:ALU|Out[26] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|id_ex:IDEX|aluOpRegister[4] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v Line: 21
Warning (13012): Latch cpu:cpu|alu:ALU|Out[27] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|id_ex:IDEX|aluOpRegister[4] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v Line: 21
Warning (13012): Latch cpu:cpu|alu:ALU|Out[28] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|id_ex:IDEX|aluOpRegister[4] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v Line: 21
Warning (13012): Latch cpu:cpu|alu:ALU|Out[29] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|id_ex:IDEX|aluOpRegister[4] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v Line: 21
Warning (13012): Latch cpu:cpu|alu:ALU|Out[30] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|id_ex:IDEX|aluOpRegister[4] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v Line: 21
Warning (13012): Latch cpu:cpu|alu:ALU|Out[31] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v Line: 34
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|id_ex:IDEX|aluOpRegister[4] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v Line: 21
Warning (13012): Latch cpu:cpu|alu_dec:DecodeALU|ALUop[4] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu_dec.v Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|if_id:IFID|instructionRegister[0] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/if_id.v Line: 30
Warning (13012): Latch cpu:cpu|control_unit:ControlUnit|memRead has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v Line: 24
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|if_id:IFID|instructionRegister[29] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/if_id.v Line: 30
Warning (13012): Latch device_manager:monitor|memOutOut[0] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal device_manager:monitor|statusReg File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 11
Warning (13012): Latch cpu:cpu|control_unit:ControlUnit|aluSrc has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v Line: 24
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|if_id:IFID|instructionRegister[26] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/if_id.v Line: 30
Warning (13012): Latch device_manager:monitor|memOutOut[1] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|ex_mem:EXMEN|ALURegister[0] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v Line: 16
Warning (13012): Latch device_manager:monitor|memOutOut[2] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|ex_mem:EXMEN|ALURegister[0] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v Line: 16
Warning (13012): Latch device_manager:monitor|memOutOut[3] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|ex_mem:EXMEN|ALURegister[0] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v Line: 16
Warning (13012): Latch device_manager:monitor|memOutOut[4] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|ex_mem:EXMEN|ALURegister[0] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v Line: 16
Warning (13012): Latch cpu:cpu|alu_dec:DecodeALU|ALUop[1] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu_dec.v Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|if_id:IFID|instructionRegister[27] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/if_id.v Line: 30
Warning (13012): Latch device_manager:monitor|memOutOut[5] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|ex_mem:EXMEN|ALURegister[0] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v Line: 16
Warning (13012): Latch device_manager:monitor|memOutOut[6] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|ex_mem:EXMEN|ALURegister[0] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v Line: 16
Warning (13012): Latch device_manager:monitor|memOutOut[7] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|ex_mem:EXMEN|ALURegister[0] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v Line: 16
Warning (13012): Latch device_manager:monitor|memOutOut[8] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|ex_mem:EXMEN|ALURegister[0] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v Line: 16
Warning (13012): Latch device_manager:monitor|memOutOut[9] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|ex_mem:EXMEN|ALURegister[0] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v Line: 16
Warning (13012): Latch device_manager:monitor|memOutOut[10] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|ex_mem:EXMEN|ALURegister[0] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v Line: 16
Warning (13012): Latch device_manager:monitor|memOutOut[11] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|ex_mem:EXMEN|ALURegister[0] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v Line: 16
Warning (13012): Latch device_manager:monitor|memOutOut[12] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|ex_mem:EXMEN|ALURegister[0] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v Line: 16
Warning (13012): Latch device_manager:monitor|memOutOut[13] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|ex_mem:EXMEN|ALURegister[0] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v Line: 16
Warning (13012): Latch device_manager:monitor|memOutOut[14] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|ex_mem:EXMEN|ALURegister[0] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v Line: 16
Warning (13012): Latch device_manager:monitor|memOutOut[15] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|ex_mem:EXMEN|ALURegister[0] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v Line: 16
Warning (13012): Latch device_manager:monitor|memOutOut[16] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|ex_mem:EXMEN|ALURegister[0] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v Line: 16
Warning (13012): Latch device_manager:monitor|memOutOut[17] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|ex_mem:EXMEN|ALURegister[0] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v Line: 16
Warning (13012): Latch device_manager:monitor|memOutOut[18] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|ex_mem:EXMEN|ALURegister[0] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v Line: 16
Warning (13012): Latch device_manager:monitor|memOutOut[19] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|ex_mem:EXMEN|ALURegister[0] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v Line: 16
Warning (13012): Latch device_manager:monitor|memOutOut[20] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|ex_mem:EXMEN|ALURegister[0] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v Line: 16
Warning (13012): Latch device_manager:monitor|memOutOut[21] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|ex_mem:EXMEN|ALURegister[0] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v Line: 16
Warning (13012): Latch device_manager:monitor|memOutOut[22] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|ex_mem:EXMEN|ALURegister[0] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v Line: 16
Warning (13012): Latch device_manager:monitor|memOutOut[23] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|ex_mem:EXMEN|ALURegister[0] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v Line: 16
Warning (13012): Latch device_manager:monitor|memOutOut[24] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|ex_mem:EXMEN|ALURegister[0] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v Line: 16
Warning (13012): Latch device_manager:monitor|memOutOut[25] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|ex_mem:EXMEN|ALURegister[0] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v Line: 16
Warning (13012): Latch device_manager:monitor|memOutOut[26] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|ex_mem:EXMEN|ALURegister[0] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v Line: 16
Warning (13012): Latch device_manager:monitor|memOutOut[27] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|ex_mem:EXMEN|ALURegister[0] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v Line: 16
Warning (13012): Latch device_manager:monitor|memOutOut[28] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|ex_mem:EXMEN|ALURegister[0] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v Line: 16
Warning (13012): Latch device_manager:monitor|memOutOut[29] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|ex_mem:EXMEN|ALURegister[0] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v Line: 16
Warning (13012): Latch device_manager:monitor|memOutOut[30] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|ex_mem:EXMEN|ALURegister[0] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v Line: 16
Warning (13012): Latch device_manager:monitor|memOutOut[31] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|ex_mem:EXMEN|ALURegister[0] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v Line: 16
Warning (13012): Latch cpu:cpu|alu_dec:DecodeALU|ALUop[0] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu_dec.v Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|if_id:IFID|instructionRegister[3] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/if_id.v Line: 30
Warning (13012): Latch cpu:cpu|alu_dec:DecodeALU|ALUop[3] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu_dec.v Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|if_id:IFID|instructionRegister[31] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/if_id.v Line: 30
Warning (13012): Latch cpu:cpu|alu_dec:DecodeALU|ALUop[2] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu_dec.v Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|if_id:IFID|instructionRegister[3] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/if_id.v Line: 30
Warning (13012): Latch cpu:cpu|hazard:HazardUnit|ifIdFlush has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/hazard.v Line: 29
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|if_id:IFID|instructionRegister[27] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/if_id.v Line: 30
Warning (13012): Latch cpu:cpu|control_unit:ControlUnit|regWrite has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|if_id:IFID|instructionRegister[29] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/if_id.v Line: 30
Warning (13012): Latch cpu:cpu|control_unit:ControlUnit|regDst has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v Line: 24
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|if_id:IFID|instructionRegister[27] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/if_id.v Line: 30
Warning (13012): Latch cpu:cpu|control_unit:ControlUnit|branch[0] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|if_id:IFID|instructionRegister[26] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/if_id.v Line: 30
Warning (13012): Latch cpu:cpu|control_unit:ControlUnit|branch[1] has unsafe behavior File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|if_id:IFID|instructionRegister[26] File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/if_id.v Line: 30
Info (286030): Timing-Driven Synthesis is running
Info (17049): 20 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/output_files/topModuleDevice.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v Line: 5
    Warning (15610): No output dependent on input pin "KEY[1]" File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v Line: 5
    Warning (15610): No output dependent on input pin "KEY[2]" File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v Line: 5
    Warning (15610): No output dependent on input pin "KEY[3]" File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v Line: 5
    Warning (15610): No output dependent on input pin "KEY[4]" File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v Line: 5
    Warning (15610): No output dependent on input pin "KEY[5]" File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v Line: 5
    Warning (15610): No output dependent on input pin "KEY[6]" File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v Line: 5
    Warning (15610): No output dependent on input pin "KEY[7]" File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v Line: 5
    Warning (15610): No output dependent on input pin "KEY[8]" File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v Line: 5
    Warning (15610): No output dependent on input pin "KEY[9]" File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v Line: 5
    Warning (15610): No output dependent on input pin "KEY[10]" File: D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v Line: 5
Info (21057): Implemented 7077 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 6991 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 193 warnings
    Info: Peak virtual memory: 884 megabytes
    Info: Processing ended: Sun Oct 23 23:10:56 2016
    Info: Elapsed time: 00:01:16
    Info: Total CPU time (on all processors): 00:01:13


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/output_files/topModuleDevice.map.smsg.


