{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 05 17:12:28 2020 " "Info: Processing started: Wed Aug 05 17:12:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "CO_ID_EX.bdf" "" { Schematic "F:/dev/CR_CPU/CO_ID_EX.bdf" { { 560 40 208 576 "clock" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clock " "Info: No valid register-to-register data paths exist for clock \"clock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "D_FF_128:inst2\|lpm_ff:lpm_ff_component\|dffs\[37\] in_a\[37\] clock 4.925 ns register " "Info: tsu for register \"D_FF_128:inst2\|lpm_ff:lpm_ff_component\|dffs\[37\]\" (data pin = \"in_a\[37\]\", clock pin = \"clock\") is 4.925 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.778 ns + Longest pin register " "Info: + Longest pin to register delay is 7.778 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns in_a\[37\] 1 PIN PIN_M22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_M22; Fanout = 1; PIN Node = 'in_a\[37\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_a[37] } "NODE_NAME" } } { "CO_ID_EX.bdf" "" { Schematic "F:/dev/CR_CPU/CO_ID_EX.bdf" { { 216 88 256 232 "in_a\[127..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.723 ns) + CELL(0.149 ns) 7.694 ns D_FF_128:inst2\|lpm_ff:lpm_ff_component\|dffs\[37\]~feeder 2 COMB LCCOMB_X8_Y37_N16 1 " "Info: 2: + IC(6.723 ns) + CELL(0.149 ns) = 7.694 ns; Loc. = LCCOMB_X8_Y37_N16; Fanout = 1; COMB Node = 'D_FF_128:inst2\|lpm_ff:lpm_ff_component\|dffs\[37\]~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.872 ns" { in_a[37] D_FF_128:inst2|lpm_ff:lpm_ff_component|dffs[37]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.778 ns D_FF_128:inst2\|lpm_ff:lpm_ff_component\|dffs\[37\] 3 REG LCFF_X8_Y37_N17 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.778 ns; Loc. = LCFF_X8_Y37_N17; Fanout = 1; REG Node = 'D_FF_128:inst2\|lpm_ff:lpm_ff_component\|dffs\[37\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { D_FF_128:inst2|lpm_ff:lpm_ff_component|dffs[37]~feeder D_FF_128:inst2|lpm_ff:lpm_ff_component|dffs[37] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.055 ns ( 13.56 % ) " "Info: Total cell delay = 1.055 ns ( 13.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.723 ns ( 86.44 % ) " "Info: Total interconnect delay = 6.723 ns ( 86.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.778 ns" { in_a[37] D_FF_128:inst2|lpm_ff:lpm_ff_component|dffs[37]~feeder D_FF_128:inst2|lpm_ff:lpm_ff_component|dffs[37] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.778 ns" { in_a[37] {} in_a[37]~combout {} D_FF_128:inst2|lpm_ff:lpm_ff_component|dffs[37]~feeder {} D_FF_128:inst2|lpm_ff:lpm_ff_component|dffs[37] {} } { 0.000ns 0.000ns 6.723ns 0.000ns } { 0.000ns 0.822ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.817 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.817 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CO_ID_EX.bdf" "" { Schematic "F:/dev/CR_CPU/CO_ID_EX.bdf" { { 560 40 208 576 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 288 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 288; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CO_ID_EX.bdf" "" { Schematic "F:/dev/CR_CPU/CO_ID_EX.bdf" { { 560 40 208 576 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.177 ns) + CELL(0.537 ns) 2.817 ns D_FF_128:inst2\|lpm_ff:lpm_ff_component\|dffs\[37\] 3 REG LCFF_X8_Y37_N17 1 " "Info: 3: + IC(1.177 ns) + CELL(0.537 ns) = 2.817 ns; Loc. = LCFF_X8_Y37_N17; Fanout = 1; REG Node = 'D_FF_128:inst2\|lpm_ff:lpm_ff_component\|dffs\[37\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.714 ns" { clock~clkctrl D_FF_128:inst2|lpm_ff:lpm_ff_component|dffs[37] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 54.17 % ) " "Info: Total cell delay = 1.526 ns ( 54.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.291 ns ( 45.83 % ) " "Info: Total interconnect delay = 1.291 ns ( 45.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.817 ns" { clock clock~clkctrl D_FF_128:inst2|lpm_ff:lpm_ff_component|dffs[37] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.817 ns" { clock {} clock~combout {} clock~clkctrl {} D_FF_128:inst2|lpm_ff:lpm_ff_component|dffs[37] {} } { 0.000ns 0.000ns 0.114ns 1.177ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.778 ns" { in_a[37] D_FF_128:inst2|lpm_ff:lpm_ff_component|dffs[37]~feeder D_FF_128:inst2|lpm_ff:lpm_ff_component|dffs[37] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.778 ns" { in_a[37] {} in_a[37]~combout {} D_FF_128:inst2|lpm_ff:lpm_ff_component|dffs[37]~feeder {} D_FF_128:inst2|lpm_ff:lpm_ff_component|dffs[37] {} } { 0.000ns 0.000ns 6.723ns 0.000ns } { 0.000ns 0.822ns 0.149ns 0.084ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.817 ns" { clock clock~clkctrl D_FF_128:inst2|lpm_ff:lpm_ff_component|dffs[37] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.817 ns" { clock {} clock~combout {} clock~clkctrl {} D_FF_128:inst2|lpm_ff:lpm_ff_component|dffs[37] {} } { 0.000ns 0.000ns 0.114ns 1.177ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock ins_out\[10\] D_FF_32:inst\|lpm_ff:lpm_ff_component\|dffs\[10\] 11.651 ns register " "Info: tco from clock \"clock\" to destination pin \"ins_out\[10\]\" through register \"D_FF_32:inst\|lpm_ff:lpm_ff_component\|dffs\[10\]\" is 11.651 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.865 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CO_ID_EX.bdf" "" { Schematic "F:/dev/CR_CPU/CO_ID_EX.bdf" { { 560 40 208 576 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 288 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 288; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CO_ID_EX.bdf" "" { Schematic "F:/dev/CR_CPU/CO_ID_EX.bdf" { { 560 40 208 576 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.225 ns) + CELL(0.537 ns) 2.865 ns D_FF_32:inst\|lpm_ff:lpm_ff_component\|dffs\[10\] 3 REG LCFF_X87_Y35_N9 1 " "Info: 3: + IC(1.225 ns) + CELL(0.537 ns) = 2.865 ns; Loc. = LCFF_X87_Y35_N9; Fanout = 1; REG Node = 'D_FF_32:inst\|lpm_ff:lpm_ff_component\|dffs\[10\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.762 ns" { clock~clkctrl D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.26 % ) " "Info: Total cell delay = 1.526 ns ( 53.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.339 ns ( 46.74 % ) " "Info: Total interconnect delay = 1.339 ns ( 46.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { clock clock~clkctrl D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { clock {} clock~combout {} clock~clkctrl {} D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[10] {} } { 0.000ns 0.000ns 0.114ns 1.225ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.536 ns + Longest register pin " "Info: + Longest register to pin delay is 8.536 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns D_FF_32:inst\|lpm_ff:lpm_ff_component\|dffs\[10\] 1 REG LCFF_X87_Y35_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X87_Y35_N9; Fanout = 1; REG Node = 'D_FF_32:inst\|lpm_ff:lpm_ff_component\|dffs\[10\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.934 ns) + CELL(2.602 ns) 8.536 ns ins_out\[10\] 2 PIN PIN_N8 0 " "Info: 2: + IC(5.934 ns) + CELL(2.602 ns) = 8.536 ns; Loc. = PIN_N8; Fanout = 0; PIN Node = 'ins_out\[10\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.536 ns" { D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[10] ins_out[10] } "NODE_NAME" } } { "CO_ID_EX.bdf" "" { Schematic "F:/dev/CR_CPU/CO_ID_EX.bdf" { { 88 824 1000 104 "ins_out\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.602 ns ( 30.48 % ) " "Info: Total cell delay = 2.602 ns ( 30.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.934 ns ( 69.52 % ) " "Info: Total interconnect delay = 5.934 ns ( 69.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.536 ns" { D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[10] ins_out[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.536 ns" { D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[10] {} ins_out[10] {} } { 0.000ns 5.934ns } { 0.000ns 2.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { clock clock~clkctrl D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { clock {} clock~combout {} clock~clkctrl {} D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[10] {} } { 0.000ns 0.000ns 0.114ns 1.225ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.536 ns" { D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[10] ins_out[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.536 ns" { D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[10] {} ins_out[10] {} } { 0.000ns 5.934ns } { 0.000ns 2.602ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "D_FF_128:inst3\|lpm_ff:lpm_ff_component\|dffs\[121\] in_b\[121\] clock 1.322 ns register " "Info: th for register \"D_FF_128:inst3\|lpm_ff:lpm_ff_component\|dffs\[121\]\" (data pin = \"in_b\[121\]\", clock pin = \"clock\") is 1.322 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.877 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.877 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CO_ID_EX.bdf" "" { Schematic "F:/dev/CR_CPU/CO_ID_EX.bdf" { { 560 40 208 576 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 288 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 288; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CO_ID_EX.bdf" "" { Schematic "F:/dev/CR_CPU/CO_ID_EX.bdf" { { 560 40 208 576 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.237 ns) + CELL(0.537 ns) 2.877 ns D_FF_128:inst3\|lpm_ff:lpm_ff_component\|dffs\[121\] 3 REG LCFF_X49_Y1_N9 1 " "Info: 3: + IC(1.237 ns) + CELL(0.537 ns) = 2.877 ns; Loc. = LCFF_X49_Y1_N9; Fanout = 1; REG Node = 'D_FF_128:inst3\|lpm_ff:lpm_ff_component\|dffs\[121\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.774 ns" { clock~clkctrl D_FF_128:inst3|lpm_ff:lpm_ff_component|dffs[121] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.04 % ) " "Info: Total cell delay = 1.526 ns ( 53.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.351 ns ( 46.96 % ) " "Info: Total interconnect delay = 1.351 ns ( 46.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.877 ns" { clock clock~clkctrl D_FF_128:inst3|lpm_ff:lpm_ff_component|dffs[121] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.877 ns" { clock {} clock~combout {} clock~clkctrl {} D_FF_128:inst3|lpm_ff:lpm_ff_component|dffs[121] {} } { 0.000ns 0.000ns 0.114ns 1.237ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.821 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.821 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns in_b\[121\] 1 PIN PIN_AC15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AC15; Fanout = 1; PIN Node = 'in_b\[121\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_b[121] } "NODE_NAME" } } { "CO_ID_EX.bdf" "" { Schematic "F:/dev/CR_CPU/CO_ID_EX.bdf" { { 336 88 256 352 "in_b\[127..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.629 ns) + CELL(0.149 ns) 1.737 ns D_FF_128:inst3\|lpm_ff:lpm_ff_component\|dffs\[121\]~feeder 2 COMB LCCOMB_X49_Y1_N8 1 " "Info: 2: + IC(0.629 ns) + CELL(0.149 ns) = 1.737 ns; Loc. = LCCOMB_X49_Y1_N8; Fanout = 1; COMB Node = 'D_FF_128:inst3\|lpm_ff:lpm_ff_component\|dffs\[121\]~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.778 ns" { in_b[121] D_FF_128:inst3|lpm_ff:lpm_ff_component|dffs[121]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.821 ns D_FF_128:inst3\|lpm_ff:lpm_ff_component\|dffs\[121\] 3 REG LCFF_X49_Y1_N9 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.821 ns; Loc. = LCFF_X49_Y1_N9; Fanout = 1; REG Node = 'D_FF_128:inst3\|lpm_ff:lpm_ff_component\|dffs\[121\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { D_FF_128:inst3|lpm_ff:lpm_ff_component|dffs[121]~feeder D_FF_128:inst3|lpm_ff:lpm_ff_component|dffs[121] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.192 ns ( 65.46 % ) " "Info: Total cell delay = 1.192 ns ( 65.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.629 ns ( 34.54 % ) " "Info: Total interconnect delay = 0.629 ns ( 34.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.821 ns" { in_b[121] D_FF_128:inst3|lpm_ff:lpm_ff_component|dffs[121]~feeder D_FF_128:inst3|lpm_ff:lpm_ff_component|dffs[121] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.821 ns" { in_b[121] {} in_b[121]~combout {} D_FF_128:inst3|lpm_ff:lpm_ff_component|dffs[121]~feeder {} D_FF_128:inst3|lpm_ff:lpm_ff_component|dffs[121] {} } { 0.000ns 0.000ns 0.629ns 0.000ns } { 0.000ns 0.959ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.877 ns" { clock clock~clkctrl D_FF_128:inst3|lpm_ff:lpm_ff_component|dffs[121] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.877 ns" { clock {} clock~combout {} clock~clkctrl {} D_FF_128:inst3|lpm_ff:lpm_ff_component|dffs[121] {} } { 0.000ns 0.000ns 0.114ns 1.237ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.821 ns" { in_b[121] D_FF_128:inst3|lpm_ff:lpm_ff_component|dffs[121]~feeder D_FF_128:inst3|lpm_ff:lpm_ff_component|dffs[121] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.821 ns" { in_b[121] {} in_b[121]~combout {} D_FF_128:inst3|lpm_ff:lpm_ff_component|dffs[121]~feeder {} D_FF_128:inst3|lpm_ff:lpm_ff_component|dffs[121] {} } { 0.000ns 0.000ns 0.629ns 0.000ns } { 0.000ns 0.959ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Info: Peak virtual memory: 207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 05 17:12:29 2020 " "Info: Processing ended: Wed Aug 05 17:12:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
