entity date is
   port (
      clk     : in      bit;
      reset   : in      bit;
      a       : in      bit_vector(3 downto 0);
      b       : in      bit_vector(3 downto 0);
      ld_a    : in      bit;
      ld_b    : in      bit;
      clr_p   : in      bit;
      ld_p    : in      bit;
      op      : in      bit;
      shift_p : in      bit;
      shift_a : in      bit;
      final_a : in      bit;
      ld_r    : in      bit;
      ld_cat  : in      bit;
      count   : out     bit;
      p       : out     bit_vector(4 downto 0);
      cat     : out     bit_vector(3 downto 0);
      vdd     : in      bit;
      vss     : in      bit
 );
end date;

architecture structural of date is
Component an12_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component mx3_x2
   port (
      cmd0 : in      bit;
      cmd1 : in      bit;
      i0   : in      bit;
      i1   : in      bit;
      i2   : in      bit;
      q    : out     bit;
      vdd  : in      bit;
      vss  : in      bit
 );
end component;

Component nmx3_x1
   port (
      cmd0 : in      bit;
      cmd1 : in      bit;
      i0   : in      bit;
      i1   : in      bit;
      i2   : in      bit;
      nq   : out     bit;
      vdd  : in      bit;
      vss  : in      bit
 );
end component;

Component a3_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component noa2ao222_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      i4  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component o4_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component noa2a2a2a24_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      i4  : in      bit;
      i5  : in      bit;
      i6  : in      bit;
      i7  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component na3_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component noa2a2a23_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      i4  : in      bit;
      i5  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component o2_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component na2_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component nxr2_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component nao2o22_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component xr2_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component oa2a2a23_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      i4  : in      bit;
      i5  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component oa2ao222_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      i4  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component oa22_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component oa2a22_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component no3_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component o3_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component on12_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component no2_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component inv_x2
   port (
      i   : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component a2_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component nao22_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component noa22_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component ao22_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component sff1_x4
   port (
      ck  : in      bit;
      i   : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component buf_x2
   port (
      i   : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component na4_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component one_x0
   port (
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component zero_x0
   port (
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

signal count_in            : bit_vector( 3 downto 0);
signal not_count_in        : bit_vector( 3 downto 0);
signal not_reg_a           : bit_vector( 3 downto 0);
signal not_reg_b           : bit_vector( 3 downto 0);
signal not_reg_p           : bit_vector( 4 downto 0);
signal not_rtlcarry_1      : bit_vector( 3 downto 3);
signal not_rtlcarry_11     : bit_vector( 3 downto 3);
signal not_rtlcarry_3      : bit_vector( 3 downto 3);
signal not_rtlcarry_5      : bit_vector( 3 downto 3);
signal not_rtlcarry_7      : bit_vector( 3 downto 3);
signal not_rtlcarry_9      : bit_vector( 3 downto 3);
signal reg_a               : bit_vector( 3 downto 0);
signal reg_b               : bit_vector( 3 downto 0);
signal reg_cat             : bit_vector( 3 downto 0);
signal reg_p               : bit_vector( 4 downto 0);
signal reg_r               : bit_vector( 4 downto 0);
signal rtlcarry_0          : bit_vector( 2 downto 1);
signal rtlcarry_1          : bit_vector( 3 downto 1);
signal rtlcarry_11         : bit_vector( 3 downto 1);
signal rtlcarry_13         : bit_vector( 2 downto 1);
signal rtlcarry_3          : bit_vector( 3 downto 1);
signal rtlcarry_5          : bit_vector( 3 downto 1);
signal rtlcarry_7          : bit_vector( 3 downto 1);
signal rtlcarry_9          : bit_vector( 3 downto 1);
signal zero_sig            : bit;
signal xr2_x1_sig          : bit;
signal xr2_x1_9_sig        : bit;
signal xr2_x1_99_sig       : bit;
signal xr2_x1_98_sig       : bit;
signal xr2_x1_97_sig       : bit;
signal xr2_x1_96_sig       : bit;
signal xr2_x1_95_sig       : bit;
signal xr2_x1_94_sig       : bit;
signal xr2_x1_93_sig       : bit;
signal xr2_x1_92_sig       : bit;
signal xr2_x1_91_sig       : bit;
signal xr2_x1_90_sig       : bit;
signal xr2_x1_8_sig        : bit;
signal xr2_x1_89_sig       : bit;
signal xr2_x1_88_sig       : bit;
signal xr2_x1_87_sig       : bit;
signal xr2_x1_86_sig       : bit;
signal xr2_x1_85_sig       : bit;
signal xr2_x1_84_sig       : bit;
signal xr2_x1_83_sig       : bit;
signal xr2_x1_82_sig       : bit;
signal xr2_x1_81_sig       : bit;
signal xr2_x1_80_sig       : bit;
signal xr2_x1_7_sig        : bit;
signal xr2_x1_79_sig       : bit;
signal xr2_x1_78_sig       : bit;
signal xr2_x1_77_sig       : bit;
signal xr2_x1_76_sig       : bit;
signal xr2_x1_75_sig       : bit;
signal xr2_x1_74_sig       : bit;
signal xr2_x1_73_sig       : bit;
signal xr2_x1_72_sig       : bit;
signal xr2_x1_71_sig       : bit;
signal xr2_x1_70_sig       : bit;
signal xr2_x1_6_sig        : bit;
signal xr2_x1_69_sig       : bit;
signal xr2_x1_68_sig       : bit;
signal xr2_x1_67_sig       : bit;
signal xr2_x1_66_sig       : bit;
signal xr2_x1_65_sig       : bit;
signal xr2_x1_64_sig       : bit;
signal xr2_x1_63_sig       : bit;
signal xr2_x1_62_sig       : bit;
signal xr2_x1_61_sig       : bit;
signal xr2_x1_60_sig       : bit;
signal xr2_x1_5_sig        : bit;
signal xr2_x1_59_sig       : bit;
signal xr2_x1_58_sig       : bit;
signal xr2_x1_57_sig       : bit;
signal xr2_x1_56_sig       : bit;
signal xr2_x1_55_sig       : bit;
signal xr2_x1_54_sig       : bit;
signal xr2_x1_53_sig       : bit;
signal xr2_x1_52_sig       : bit;
signal xr2_x1_51_sig       : bit;
signal xr2_x1_50_sig       : bit;
signal xr2_x1_4_sig        : bit;
signal xr2_x1_49_sig       : bit;
signal xr2_x1_48_sig       : bit;
signal xr2_x1_47_sig       : bit;
signal xr2_x1_46_sig       : bit;
signal xr2_x1_45_sig       : bit;
signal xr2_x1_44_sig       : bit;
signal xr2_x1_43_sig       : bit;
signal xr2_x1_42_sig       : bit;
signal xr2_x1_420_sig      : bit;
signal xr2_x1_41_sig       : bit;
signal xr2_x1_419_sig      : bit;
signal xr2_x1_418_sig      : bit;
signal xr2_x1_417_sig      : bit;
signal xr2_x1_416_sig      : bit;
signal xr2_x1_415_sig      : bit;
signal xr2_x1_414_sig      : bit;
signal xr2_x1_413_sig      : bit;
signal xr2_x1_412_sig      : bit;
signal xr2_x1_411_sig      : bit;
signal xr2_x1_410_sig      : bit;
signal xr2_x1_40_sig       : bit;
signal xr2_x1_409_sig      : bit;
signal xr2_x1_408_sig      : bit;
signal xr2_x1_407_sig      : bit;
signal xr2_x1_406_sig      : bit;
signal xr2_x1_405_sig      : bit;
signal xr2_x1_404_sig      : bit;
signal xr2_x1_403_sig      : bit;
signal xr2_x1_402_sig      : bit;
signal xr2_x1_401_sig      : bit;
signal xr2_x1_400_sig      : bit;
signal xr2_x1_3_sig        : bit;
signal xr2_x1_39_sig       : bit;
signal xr2_x1_399_sig      : bit;
signal xr2_x1_398_sig      : bit;
signal xr2_x1_397_sig      : bit;
signal xr2_x1_396_sig      : bit;
signal xr2_x1_395_sig      : bit;
signal xr2_x1_394_sig      : bit;
signal xr2_x1_393_sig      : bit;
signal xr2_x1_392_sig      : bit;
signal xr2_x1_391_sig      : bit;
signal xr2_x1_390_sig      : bit;
signal xr2_x1_38_sig       : bit;
signal xr2_x1_389_sig      : bit;
signal xr2_x1_388_sig      : bit;
signal xr2_x1_387_sig      : bit;
signal xr2_x1_386_sig      : bit;
signal xr2_x1_385_sig      : bit;
signal xr2_x1_384_sig      : bit;
signal xr2_x1_383_sig      : bit;
signal xr2_x1_382_sig      : bit;
signal xr2_x1_381_sig      : bit;
signal xr2_x1_380_sig      : bit;
signal xr2_x1_37_sig       : bit;
signal xr2_x1_379_sig      : bit;
signal xr2_x1_378_sig      : bit;
signal xr2_x1_377_sig      : bit;
signal xr2_x1_376_sig      : bit;
signal xr2_x1_375_sig      : bit;
signal xr2_x1_374_sig      : bit;
signal xr2_x1_373_sig      : bit;
signal xr2_x1_372_sig      : bit;
signal xr2_x1_371_sig      : bit;
signal xr2_x1_370_sig      : bit;
signal xr2_x1_36_sig       : bit;
signal xr2_x1_369_sig      : bit;
signal xr2_x1_368_sig      : bit;
signal xr2_x1_367_sig      : bit;
signal xr2_x1_366_sig      : bit;
signal xr2_x1_365_sig      : bit;
signal xr2_x1_364_sig      : bit;
signal xr2_x1_363_sig      : bit;
signal xr2_x1_362_sig      : bit;
signal xr2_x1_361_sig      : bit;
signal xr2_x1_360_sig      : bit;
signal xr2_x1_35_sig       : bit;
signal xr2_x1_359_sig      : bit;
signal xr2_x1_358_sig      : bit;
signal xr2_x1_357_sig      : bit;
signal xr2_x1_356_sig      : bit;
signal xr2_x1_355_sig      : bit;
signal xr2_x1_354_sig      : bit;
signal xr2_x1_353_sig      : bit;
signal xr2_x1_352_sig      : bit;
signal xr2_x1_351_sig      : bit;
signal xr2_x1_350_sig      : bit;
signal xr2_x1_34_sig       : bit;
signal xr2_x1_349_sig      : bit;
signal xr2_x1_348_sig      : bit;
signal xr2_x1_347_sig      : bit;
signal xr2_x1_346_sig      : bit;
signal xr2_x1_345_sig      : bit;
signal xr2_x1_344_sig      : bit;
signal xr2_x1_343_sig      : bit;
signal xr2_x1_342_sig      : bit;
signal xr2_x1_341_sig      : bit;
signal xr2_x1_340_sig      : bit;
signal xr2_x1_33_sig       : bit;
signal xr2_x1_339_sig      : bit;
signal xr2_x1_338_sig      : bit;
signal xr2_x1_337_sig      : bit;
signal xr2_x1_336_sig      : bit;
signal xr2_x1_335_sig      : bit;
signal xr2_x1_334_sig      : bit;
signal xr2_x1_333_sig      : bit;
signal xr2_x1_332_sig      : bit;
signal xr2_x1_331_sig      : bit;
signal xr2_x1_330_sig      : bit;
signal xr2_x1_32_sig       : bit;
signal xr2_x1_329_sig      : bit;
signal xr2_x1_328_sig      : bit;
signal xr2_x1_327_sig      : bit;
signal xr2_x1_326_sig      : bit;
signal xr2_x1_325_sig      : bit;
signal xr2_x1_324_sig      : bit;
signal xr2_x1_323_sig      : bit;
signal xr2_x1_322_sig      : bit;
signal xr2_x1_321_sig      : bit;
signal xr2_x1_320_sig      : bit;
signal xr2_x1_31_sig       : bit;
signal xr2_x1_319_sig      : bit;
signal xr2_x1_318_sig      : bit;
signal xr2_x1_317_sig      : bit;
signal xr2_x1_316_sig      : bit;
signal xr2_x1_315_sig      : bit;
signal xr2_x1_314_sig      : bit;
signal xr2_x1_313_sig      : bit;
signal xr2_x1_312_sig      : bit;
signal xr2_x1_311_sig      : bit;
signal xr2_x1_310_sig      : bit;
signal xr2_x1_30_sig       : bit;
signal xr2_x1_309_sig      : bit;
signal xr2_x1_308_sig      : bit;
signal xr2_x1_307_sig      : bit;
signal xr2_x1_306_sig      : bit;
signal xr2_x1_305_sig      : bit;
signal xr2_x1_304_sig      : bit;
signal xr2_x1_303_sig      : bit;
signal xr2_x1_302_sig      : bit;
signal xr2_x1_301_sig      : bit;
signal xr2_x1_300_sig      : bit;
signal xr2_x1_2_sig        : bit;
signal xr2_x1_29_sig       : bit;
signal xr2_x1_299_sig      : bit;
signal xr2_x1_298_sig      : bit;
signal xr2_x1_297_sig      : bit;
signal xr2_x1_296_sig      : bit;
signal xr2_x1_295_sig      : bit;
signal xr2_x1_294_sig      : bit;
signal xr2_x1_293_sig      : bit;
signal xr2_x1_292_sig      : bit;
signal xr2_x1_291_sig      : bit;
signal xr2_x1_290_sig      : bit;
signal xr2_x1_28_sig       : bit;
signal xr2_x1_289_sig      : bit;
signal xr2_x1_288_sig      : bit;
signal xr2_x1_287_sig      : bit;
signal xr2_x1_286_sig      : bit;
signal xr2_x1_285_sig      : bit;
signal xr2_x1_284_sig      : bit;
signal xr2_x1_283_sig      : bit;
signal xr2_x1_282_sig      : bit;
signal xr2_x1_281_sig      : bit;
signal xr2_x1_280_sig      : bit;
signal xr2_x1_27_sig       : bit;
signal xr2_x1_279_sig      : bit;
signal xr2_x1_278_sig      : bit;
signal xr2_x1_277_sig      : bit;
signal xr2_x1_276_sig      : bit;
signal xr2_x1_275_sig      : bit;
signal xr2_x1_274_sig      : bit;
signal xr2_x1_273_sig      : bit;
signal xr2_x1_272_sig      : bit;
signal xr2_x1_271_sig      : bit;
signal xr2_x1_270_sig      : bit;
signal xr2_x1_26_sig       : bit;
signal xr2_x1_269_sig      : bit;
signal xr2_x1_268_sig      : bit;
signal xr2_x1_267_sig      : bit;
signal xr2_x1_266_sig      : bit;
signal xr2_x1_265_sig      : bit;
signal xr2_x1_264_sig      : bit;
signal xr2_x1_263_sig      : bit;
signal xr2_x1_262_sig      : bit;
signal xr2_x1_261_sig      : bit;
signal xr2_x1_260_sig      : bit;
signal xr2_x1_25_sig       : bit;
signal xr2_x1_259_sig      : bit;
signal xr2_x1_258_sig      : bit;
signal xr2_x1_257_sig      : bit;
signal xr2_x1_256_sig      : bit;
signal xr2_x1_255_sig      : bit;
signal xr2_x1_254_sig      : bit;
signal xr2_x1_253_sig      : bit;
signal xr2_x1_252_sig      : bit;
signal xr2_x1_251_sig      : bit;
signal xr2_x1_250_sig      : bit;
signal xr2_x1_24_sig       : bit;
signal xr2_x1_249_sig      : bit;
signal xr2_x1_248_sig      : bit;
signal xr2_x1_247_sig      : bit;
signal xr2_x1_246_sig      : bit;
signal xr2_x1_245_sig      : bit;
signal xr2_x1_244_sig      : bit;
signal xr2_x1_243_sig      : bit;
signal xr2_x1_242_sig      : bit;
signal xr2_x1_241_sig      : bit;
signal xr2_x1_240_sig      : bit;
signal xr2_x1_23_sig       : bit;
signal xr2_x1_239_sig      : bit;
signal xr2_x1_238_sig      : bit;
signal xr2_x1_237_sig      : bit;
signal xr2_x1_236_sig      : bit;
signal xr2_x1_235_sig      : bit;
signal xr2_x1_234_sig      : bit;
signal xr2_x1_233_sig      : bit;
signal xr2_x1_232_sig      : bit;
signal xr2_x1_231_sig      : bit;
signal xr2_x1_230_sig      : bit;
signal xr2_x1_22_sig       : bit;
signal xr2_x1_229_sig      : bit;
signal xr2_x1_228_sig      : bit;
signal xr2_x1_227_sig      : bit;
signal xr2_x1_226_sig      : bit;
signal xr2_x1_225_sig      : bit;
signal xr2_x1_224_sig      : bit;
signal xr2_x1_223_sig      : bit;
signal xr2_x1_222_sig      : bit;
signal xr2_x1_221_sig      : bit;
signal xr2_x1_220_sig      : bit;
signal xr2_x1_21_sig       : bit;
signal xr2_x1_219_sig      : bit;
signal xr2_x1_218_sig      : bit;
signal xr2_x1_217_sig      : bit;
signal xr2_x1_216_sig      : bit;
signal xr2_x1_215_sig      : bit;
signal xr2_x1_214_sig      : bit;
signal xr2_x1_213_sig      : bit;
signal xr2_x1_212_sig      : bit;
signal xr2_x1_211_sig      : bit;
signal xr2_x1_210_sig      : bit;
signal xr2_x1_20_sig       : bit;
signal xr2_x1_209_sig      : bit;
signal xr2_x1_208_sig      : bit;
signal xr2_x1_207_sig      : bit;
signal xr2_x1_206_sig      : bit;
signal xr2_x1_205_sig      : bit;
signal xr2_x1_204_sig      : bit;
signal xr2_x1_203_sig      : bit;
signal xr2_x1_202_sig      : bit;
signal xr2_x1_201_sig      : bit;
signal xr2_x1_200_sig      : bit;
signal xr2_x1_19_sig       : bit;
signal xr2_x1_199_sig      : bit;
signal xr2_x1_198_sig      : bit;
signal xr2_x1_197_sig      : bit;
signal xr2_x1_196_sig      : bit;
signal xr2_x1_195_sig      : bit;
signal xr2_x1_194_sig      : bit;
signal xr2_x1_193_sig      : bit;
signal xr2_x1_192_sig      : bit;
signal xr2_x1_191_sig      : bit;
signal xr2_x1_190_sig      : bit;
signal xr2_x1_18_sig       : bit;
signal xr2_x1_189_sig      : bit;
signal xr2_x1_188_sig      : bit;
signal xr2_x1_187_sig      : bit;
signal xr2_x1_186_sig      : bit;
signal xr2_x1_185_sig      : bit;
signal xr2_x1_184_sig      : bit;
signal xr2_x1_183_sig      : bit;
signal xr2_x1_182_sig      : bit;
signal xr2_x1_181_sig      : bit;
signal xr2_x1_180_sig      : bit;
signal xr2_x1_17_sig       : bit;
signal xr2_x1_179_sig      : bit;
signal xr2_x1_178_sig      : bit;
signal xr2_x1_177_sig      : bit;
signal xr2_x1_176_sig      : bit;
signal xr2_x1_175_sig      : bit;
signal xr2_x1_174_sig      : bit;
signal xr2_x1_173_sig      : bit;
signal xr2_x1_172_sig      : bit;
signal xr2_x1_171_sig      : bit;
signal xr2_x1_170_sig      : bit;
signal xr2_x1_16_sig       : bit;
signal xr2_x1_169_sig      : bit;
signal xr2_x1_168_sig      : bit;
signal xr2_x1_167_sig      : bit;
signal xr2_x1_166_sig      : bit;
signal xr2_x1_165_sig      : bit;
signal xr2_x1_164_sig      : bit;
signal xr2_x1_163_sig      : bit;
signal xr2_x1_162_sig      : bit;
signal xr2_x1_161_sig      : bit;
signal xr2_x1_160_sig      : bit;
signal xr2_x1_15_sig       : bit;
signal xr2_x1_159_sig      : bit;
signal xr2_x1_158_sig      : bit;
signal xr2_x1_157_sig      : bit;
signal xr2_x1_156_sig      : bit;
signal xr2_x1_155_sig      : bit;
signal xr2_x1_154_sig      : bit;
signal xr2_x1_153_sig      : bit;
signal xr2_x1_152_sig      : bit;
signal xr2_x1_151_sig      : bit;
signal xr2_x1_150_sig      : bit;
signal xr2_x1_14_sig       : bit;
signal xr2_x1_149_sig      : bit;
signal xr2_x1_148_sig      : bit;
signal xr2_x1_147_sig      : bit;
signal xr2_x1_146_sig      : bit;
signal xr2_x1_145_sig      : bit;
signal xr2_x1_144_sig      : bit;
signal xr2_x1_143_sig      : bit;
signal xr2_x1_142_sig      : bit;
signal xr2_x1_141_sig      : bit;
signal xr2_x1_140_sig      : bit;
signal xr2_x1_13_sig       : bit;
signal xr2_x1_139_sig      : bit;
signal xr2_x1_138_sig      : bit;
signal xr2_x1_137_sig      : bit;
signal xr2_x1_136_sig      : bit;
signal xr2_x1_135_sig      : bit;
signal xr2_x1_134_sig      : bit;
signal xr2_x1_133_sig      : bit;
signal xr2_x1_132_sig      : bit;
signal xr2_x1_131_sig      : bit;
signal xr2_x1_130_sig      : bit;
signal xr2_x1_12_sig       : bit;
signal xr2_x1_129_sig      : bit;
signal xr2_x1_128_sig      : bit;
signal xr2_x1_127_sig      : bit;
signal xr2_x1_126_sig      : bit;
signal xr2_x1_125_sig      : bit;
signal xr2_x1_124_sig      : bit;
signal xr2_x1_123_sig      : bit;
signal xr2_x1_122_sig      : bit;
signal xr2_x1_121_sig      : bit;
signal xr2_x1_120_sig      : bit;
signal xr2_x1_11_sig       : bit;
signal xr2_x1_119_sig      : bit;
signal xr2_x1_118_sig      : bit;
signal xr2_x1_117_sig      : bit;
signal xr2_x1_116_sig      : bit;
signal xr2_x1_115_sig      : bit;
signal xr2_x1_114_sig      : bit;
signal xr2_x1_113_sig      : bit;
signal xr2_x1_112_sig      : bit;
signal xr2_x1_111_sig      : bit;
signal xr2_x1_110_sig      : bit;
signal xr2_x1_10_sig       : bit;
signal xr2_x1_109_sig      : bit;
signal xr2_x1_108_sig      : bit;
signal xr2_x1_107_sig      : bit;
signal xr2_x1_106_sig      : bit;
signal xr2_x1_105_sig      : bit;
signal xr2_x1_104_sig      : bit;
signal xr2_x1_103_sig      : bit;
signal xr2_x1_102_sig      : bit;
signal xr2_x1_101_sig      : bit;
signal xr2_x1_100_sig      : bit;
signal one_sig             : bit;
signal on12_x1_sig         : bit;
signal on12_x1_9_sig       : bit;
signal on12_x1_8_sig       : bit;
signal on12_x1_7_sig       : bit;
signal on12_x1_6_sig       : bit;
signal on12_x1_5_sig       : bit;
signal on12_x1_4_sig       : bit;
signal on12_x1_3_sig       : bit;
signal on12_x1_2_sig       : bit;
signal on12_x1_15_sig      : bit;
signal on12_x1_14_sig      : bit;
signal on12_x1_13_sig      : bit;
signal on12_x1_12_sig      : bit;
signal on12_x1_11_sig      : bit;
signal on12_x1_10_sig      : bit;
signal oa2ao222_x2_sig     : bit;
signal oa2ao222_x2_9_sig   : bit;
signal oa2ao222_x2_8_sig   : bit;
signal oa2ao222_x2_7_sig   : bit;
signal oa2ao222_x2_6_sig   : bit;
signal oa2ao222_x2_5_sig   : bit;
signal oa2ao222_x2_4_sig   : bit;
signal oa2ao222_x2_3_sig   : bit;
signal oa2ao222_x2_2_sig   : bit;
signal oa2ao222_x2_12_sig  : bit;
signal oa2ao222_x2_11_sig  : bit;
signal oa2ao222_x2_10_sig  : bit;
signal oa2a2a23_x2_sig     : bit;
signal oa2a2a23_x2_9_sig   : bit;
signal oa2a2a23_x2_99_sig  : bit;
signal oa2a2a23_x2_98_sig  : bit;
signal oa2a2a23_x2_97_sig  : bit;
signal oa2a2a23_x2_96_sig  : bit;
signal oa2a2a23_x2_95_sig  : bit;
signal oa2a2a23_x2_94_sig  : bit;
signal oa2a2a23_x2_93_sig  : bit;
signal oa2a2a23_x2_92_sig  : bit;
signal oa2a2a23_x2_91_sig  : bit;
signal oa2a2a23_x2_90_sig  : bit;
signal oa2a2a23_x2_8_sig   : bit;
signal oa2a2a23_x2_89_sig  : bit;
signal oa2a2a23_x2_88_sig  : bit;
signal oa2a2a23_x2_87_sig  : bit;
signal oa2a2a23_x2_86_sig  : bit;
signal oa2a2a23_x2_85_sig  : bit;
signal oa2a2a23_x2_84_sig  : bit;
signal oa2a2a23_x2_83_sig  : bit;
signal oa2a2a23_x2_82_sig  : bit;
signal oa2a2a23_x2_81_sig  : bit;
signal oa2a2a23_x2_80_sig  : bit;
signal oa2a2a23_x2_7_sig   : bit;
signal oa2a2a23_x2_79_sig  : bit;
signal oa2a2a23_x2_78_sig  : bit;
signal oa2a2a23_x2_77_sig  : bit;
signal oa2a2a23_x2_76_sig  : bit;
signal oa2a2a23_x2_75_sig  : bit;
signal oa2a2a23_x2_74_sig  : bit;
signal oa2a2a23_x2_73_sig  : bit;
signal oa2a2a23_x2_72_sig  : bit;
signal oa2a2a23_x2_71_sig  : bit;
signal oa2a2a23_x2_70_sig  : bit;
signal oa2a2a23_x2_6_sig   : bit;
signal oa2a2a23_x2_69_sig  : bit;
signal oa2a2a23_x2_68_sig  : bit;
signal oa2a2a23_x2_67_sig  : bit;
signal oa2a2a23_x2_66_sig  : bit;
signal oa2a2a23_x2_65_sig  : bit;
signal oa2a2a23_x2_64_sig  : bit;
signal oa2a2a23_x2_63_sig  : bit;
signal oa2a2a23_x2_62_sig  : bit;
signal oa2a2a23_x2_61_sig  : bit;
signal oa2a2a23_x2_60_sig  : bit;
signal oa2a2a23_x2_5_sig   : bit;
signal oa2a2a23_x2_59_sig  : bit;
signal oa2a2a23_x2_58_sig  : bit;
signal oa2a2a23_x2_57_sig  : bit;
signal oa2a2a23_x2_56_sig  : bit;
signal oa2a2a23_x2_55_sig  : bit;
signal oa2a2a23_x2_54_sig  : bit;
signal oa2a2a23_x2_53_sig  : bit;
signal oa2a2a23_x2_52_sig  : bit;
signal oa2a2a23_x2_51_sig  : bit;
signal oa2a2a23_x2_50_sig  : bit;
signal oa2a2a23_x2_4_sig   : bit;
signal oa2a2a23_x2_49_sig  : bit;
signal oa2a2a23_x2_48_sig  : bit;
signal oa2a2a23_x2_47_sig  : bit;
signal oa2a2a23_x2_46_sig  : bit;
signal oa2a2a23_x2_45_sig  : bit;
signal oa2a2a23_x2_44_sig  : bit;
signal oa2a2a23_x2_43_sig  : bit;
signal oa2a2a23_x2_42_sig  : bit;
signal oa2a2a23_x2_41_sig  : bit;
signal oa2a2a23_x2_40_sig  : bit;
signal oa2a2a23_x2_3_sig   : bit;
signal oa2a2a23_x2_39_sig  : bit;
signal oa2a2a23_x2_38_sig  : bit;
signal oa2a2a23_x2_37_sig  : bit;
signal oa2a2a23_x2_36_sig  : bit;
signal oa2a2a23_x2_35_sig  : bit;
signal oa2a2a23_x2_34_sig  : bit;
signal oa2a2a23_x2_33_sig  : bit;
signal oa2a2a23_x2_32_sig  : bit;
signal oa2a2a23_x2_31_sig  : bit;
signal oa2a2a23_x2_30_sig  : bit;
signal oa2a2a23_x2_2_sig   : bit;
signal oa2a2a23_x2_29_sig  : bit;
signal oa2a2a23_x2_28_sig  : bit;
signal oa2a2a23_x2_27_sig  : bit;
signal oa2a2a23_x2_26_sig  : bit;
signal oa2a2a23_x2_25_sig  : bit;
signal oa2a2a23_x2_24_sig  : bit;
signal oa2a2a23_x2_23_sig  : bit;
signal oa2a2a23_x2_22_sig  : bit;
signal oa2a2a23_x2_21_sig  : bit;
signal oa2a2a23_x2_20_sig  : bit;
signal oa2a2a23_x2_19_sig  : bit;
signal oa2a2a23_x2_18_sig  : bit;
signal oa2a2a23_x2_17_sig  : bit;
signal oa2a2a23_x2_16_sig  : bit;
signal oa2a2a23_x2_15_sig  : bit;
signal oa2a2a23_x2_14_sig  : bit;
signal oa2a2a23_x2_13_sig  : bit;
signal oa2a2a23_x2_12_sig  : bit;
signal oa2a2a23_x2_11_sig  : bit;
signal oa2a2a23_x2_118_sig : bit;
signal oa2a2a23_x2_117_sig : bit;
signal oa2a2a23_x2_116_sig : bit;
signal oa2a2a23_x2_115_sig : bit;
signal oa2a2a23_x2_114_sig : bit;
signal oa2a2a23_x2_113_sig : bit;
signal oa2a2a23_x2_112_sig : bit;
signal oa2a2a23_x2_111_sig : bit;
signal oa2a2a23_x2_110_sig : bit;
signal oa2a2a23_x2_10_sig  : bit;
signal oa2a2a23_x2_109_sig : bit;
signal oa2a2a23_x2_108_sig : bit;
signal oa2a2a23_x2_107_sig : bit;
signal oa2a2a23_x2_106_sig : bit;
signal oa2a2a23_x2_105_sig : bit;
signal oa2a2a23_x2_104_sig : bit;
signal oa2a2a23_x2_103_sig : bit;
signal oa2a2a23_x2_102_sig : bit;
signal oa2a2a23_x2_101_sig : bit;
signal oa2a2a23_x2_100_sig : bit;
signal oa2a22_x2_sig       : bit;
signal oa2a22_x2_5_sig     : bit;
signal oa2a22_x2_4_sig     : bit;
signal oa2a22_x2_3_sig     : bit;
signal oa2a22_x2_2_sig     : bit;
signal oa22_x2_sig         : bit;
signal oa22_x2_9_sig       : bit;
signal oa22_x2_8_sig       : bit;
signal oa22_x2_7_sig       : bit;
signal oa22_x2_6_sig       : bit;
signal oa22_x2_5_sig       : bit;
signal oa22_x2_4_sig       : bit;
signal oa22_x2_3_sig       : bit;
signal oa22_x2_2_sig       : bit;
signal o4_x2_sig           : bit;
signal o4_x2_2_sig         : bit;
signal o3_x2_sig           : bit;
signal o3_x2_9_sig         : bit;
signal o3_x2_8_sig         : bit;
signal o3_x2_7_sig         : bit;
signal o3_x2_6_sig         : bit;
signal o3_x2_5_sig         : bit;
signal o3_x2_4_sig         : bit;
signal o3_x2_3_sig         : bit;
signal o3_x2_2_sig         : bit;
signal o3_x2_18_sig        : bit;
signal o3_x2_17_sig        : bit;
signal o3_x2_16_sig        : bit;
signal o3_x2_15_sig        : bit;
signal o3_x2_14_sig        : bit;
signal o3_x2_13_sig        : bit;
signal o3_x2_12_sig        : bit;
signal o3_x2_11_sig        : bit;
signal o3_x2_10_sig        : bit;
signal o2_x2_sig           : bit;
signal o2_x2_9_sig         : bit;
signal o2_x2_8_sig         : bit;
signal o2_x2_7_sig         : bit;
signal o2_x2_6_sig         : bit;
signal o2_x2_5_sig         : bit;
signal o2_x2_4_sig         : bit;
signal o2_x2_45_sig        : bit;
signal o2_x2_44_sig        : bit;
signal o2_x2_43_sig        : bit;
signal o2_x2_42_sig        : bit;
signal o2_x2_41_sig        : bit;
signal o2_x2_40_sig        : bit;
signal o2_x2_3_sig         : bit;
signal o2_x2_39_sig        : bit;
signal o2_x2_38_sig        : bit;
signal o2_x2_37_sig        : bit;
signal o2_x2_36_sig        : bit;
signal o2_x2_35_sig        : bit;
signal o2_x2_34_sig        : bit;
signal o2_x2_33_sig        : bit;
signal o2_x2_32_sig        : bit;
signal o2_x2_31_sig        : bit;
signal o2_x2_30_sig        : bit;
signal o2_x2_2_sig         : bit;
signal o2_x2_29_sig        : bit;
signal o2_x2_28_sig        : bit;
signal o2_x2_27_sig        : bit;
signal o2_x2_26_sig        : bit;
signal o2_x2_25_sig        : bit;
signal o2_x2_24_sig        : bit;
signal o2_x2_23_sig        : bit;
signal o2_x2_22_sig        : bit;
signal o2_x2_21_sig        : bit;
signal o2_x2_20_sig        : bit;
signal o2_x2_19_sig        : bit;
signal o2_x2_18_sig        : bit;
signal o2_x2_17_sig        : bit;
signal o2_x2_16_sig        : bit;
signal o2_x2_15_sig        : bit;
signal o2_x2_14_sig        : bit;
signal o2_x2_13_sig        : bit;
signal o2_x2_12_sig        : bit;
signal o2_x2_11_sig        : bit;
signal o2_x2_10_sig        : bit;
signal nxr2_x1_sig         : bit;
signal nxr2_x1_9_sig       : bit;
signal nxr2_x1_8_sig       : bit;
signal nxr2_x1_7_sig       : bit;
signal nxr2_x1_70_sig      : bit;
signal nxr2_x1_6_sig       : bit;
signal nxr2_x1_69_sig      : bit;
signal nxr2_x1_68_sig      : bit;
signal nxr2_x1_67_sig      : bit;
signal nxr2_x1_66_sig      : bit;
signal nxr2_x1_65_sig      : bit;
signal nxr2_x1_64_sig      : bit;
signal nxr2_x1_63_sig      : bit;
signal nxr2_x1_62_sig      : bit;
signal nxr2_x1_61_sig      : bit;
signal nxr2_x1_60_sig      : bit;
signal nxr2_x1_5_sig       : bit;
signal nxr2_x1_59_sig      : bit;
signal nxr2_x1_58_sig      : bit;
signal nxr2_x1_57_sig      : bit;
signal nxr2_x1_56_sig      : bit;
signal nxr2_x1_55_sig      : bit;
signal nxr2_x1_54_sig      : bit;
signal nxr2_x1_53_sig      : bit;
signal nxr2_x1_52_sig      : bit;
signal nxr2_x1_51_sig      : bit;
signal nxr2_x1_50_sig      : bit;
signal nxr2_x1_4_sig       : bit;
signal nxr2_x1_49_sig      : bit;
signal nxr2_x1_48_sig      : bit;
signal nxr2_x1_47_sig      : bit;
signal nxr2_x1_46_sig      : bit;
signal nxr2_x1_45_sig      : bit;
signal nxr2_x1_44_sig      : bit;
signal nxr2_x1_43_sig      : bit;
signal nxr2_x1_42_sig      : bit;
signal nxr2_x1_41_sig      : bit;
signal nxr2_x1_40_sig      : bit;
signal nxr2_x1_3_sig       : bit;
signal nxr2_x1_39_sig      : bit;
signal nxr2_x1_38_sig      : bit;
signal nxr2_x1_37_sig      : bit;
signal nxr2_x1_36_sig      : bit;
signal nxr2_x1_35_sig      : bit;
signal nxr2_x1_34_sig      : bit;
signal nxr2_x1_33_sig      : bit;
signal nxr2_x1_32_sig      : bit;
signal nxr2_x1_31_sig      : bit;
signal nxr2_x1_30_sig      : bit;
signal nxr2_x1_2_sig       : bit;
signal nxr2_x1_29_sig      : bit;
signal nxr2_x1_28_sig      : bit;
signal nxr2_x1_27_sig      : bit;
signal nxr2_x1_26_sig      : bit;
signal nxr2_x1_25_sig      : bit;
signal nxr2_x1_24_sig      : bit;
signal nxr2_x1_23_sig      : bit;
signal nxr2_x1_22_sig      : bit;
signal nxr2_x1_21_sig      : bit;
signal nxr2_x1_20_sig      : bit;
signal nxr2_x1_19_sig      : bit;
signal nxr2_x1_18_sig      : bit;
signal nxr2_x1_17_sig      : bit;
signal nxr2_x1_16_sig      : bit;
signal nxr2_x1_15_sig      : bit;
signal nxr2_x1_14_sig      : bit;
signal nxr2_x1_13_sig      : bit;
signal nxr2_x1_12_sig      : bit;
signal nxr2_x1_11_sig      : bit;
signal nxr2_x1_10_sig      : bit;
signal not_shift_p         : bit;
signal not_shift_a         : bit;
signal not_reset           : bit;
signal not_op              : bit;
signal not_ld_r            : bit;
signal not_ld_p            : bit;
signal not_ld_cat          : bit;
signal not_ld_b            : bit;
signal not_ld_a            : bit;
signal not_final_a         : bit;
signal not_clr_p           : bit;
signal noa2ao222_x1_sig    : bit;
signal noa2ao222_x1_7_sig  : bit;
signal noa2ao222_x1_6_sig  : bit;
signal noa2ao222_x1_5_sig  : bit;
signal noa2ao222_x1_4_sig  : bit;
signal noa2ao222_x1_3_sig  : bit;
signal noa2ao222_x1_2_sig  : bit;
signal noa2a2a2a24_x1_sig  : bit;
signal noa2a2a23_x1_sig    : bit;
signal noa2a2a23_x1_5_sig  : bit;
signal noa2a2a23_x1_4_sig  : bit;
signal noa2a2a23_x1_3_sig  : bit;
signal noa2a2a23_x1_2_sig  : bit;
signal noa22_x1_sig        : bit;
signal noa22_x1_9_sig      : bit;
signal noa22_x1_8_sig      : bit;
signal noa22_x1_7_sig      : bit;
signal noa22_x1_6_sig      : bit;
signal noa22_x1_5_sig      : bit;
signal noa22_x1_4_sig      : bit;
signal noa22_x1_41_sig     : bit;
signal noa22_x1_40_sig     : bit;
signal noa22_x1_3_sig      : bit;
signal noa22_x1_39_sig     : bit;
signal noa22_x1_38_sig     : bit;
signal noa22_x1_37_sig     : bit;
signal noa22_x1_36_sig     : bit;
signal noa22_x1_35_sig     : bit;
signal noa22_x1_34_sig     : bit;
signal noa22_x1_33_sig     : bit;
signal noa22_x1_32_sig     : bit;
signal noa22_x1_31_sig     : bit;
signal noa22_x1_30_sig     : bit;
signal noa22_x1_2_sig      : bit;
signal noa22_x1_29_sig     : bit;
signal noa22_x1_28_sig     : bit;
signal noa22_x1_27_sig     : bit;
signal noa22_x1_26_sig     : bit;
signal noa22_x1_25_sig     : bit;
signal noa22_x1_24_sig     : bit;
signal noa22_x1_23_sig     : bit;
signal noa22_x1_22_sig     : bit;
signal noa22_x1_21_sig     : bit;
signal noa22_x1_20_sig     : bit;
signal noa22_x1_19_sig     : bit;
signal noa22_x1_18_sig     : bit;
signal noa22_x1_17_sig     : bit;
signal noa22_x1_16_sig     : bit;
signal noa22_x1_15_sig     : bit;
signal noa22_x1_14_sig     : bit;
signal noa22_x1_13_sig     : bit;
signal noa22_x1_12_sig     : bit;
signal noa22_x1_11_sig     : bit;
signal noa22_x1_10_sig     : bit;
signal no3_x1_sig          : bit;
signal no3_x1_9_sig        : bit;
signal no3_x1_8_sig        : bit;
signal no3_x1_7_sig        : bit;
signal no3_x1_6_sig        : bit;
signal no3_x1_5_sig        : bit;
signal no3_x1_4_sig        : bit;
signal no3_x1_3_sig        : bit;
signal no3_x1_33_sig       : bit;
signal no3_x1_32_sig       : bit;
signal no3_x1_31_sig       : bit;
signal no3_x1_30_sig       : bit;
signal no3_x1_2_sig        : bit;
signal no3_x1_29_sig       : bit;
signal no3_x1_28_sig       : bit;
signal no3_x1_27_sig       : bit;
signal no3_x1_26_sig       : bit;
signal no3_x1_25_sig       : bit;
signal no3_x1_24_sig       : bit;
signal no3_x1_23_sig       : bit;
signal no3_x1_22_sig       : bit;
signal no3_x1_21_sig       : bit;
signal no3_x1_20_sig       : bit;
signal no3_x1_19_sig       : bit;
signal no3_x1_18_sig       : bit;
signal no3_x1_17_sig       : bit;
signal no3_x1_16_sig       : bit;
signal no3_x1_15_sig       : bit;
signal no3_x1_14_sig       : bit;
signal no3_x1_13_sig       : bit;
signal no3_x1_12_sig       : bit;
signal no3_x1_11_sig       : bit;
signal no3_x1_10_sig       : bit;
signal no2_x1_sig          : bit;
signal no2_x1_9_sig        : bit;
signal no2_x1_90_sig       : bit;
signal no2_x1_8_sig        : bit;
signal no2_x1_89_sig       : bit;
signal no2_x1_88_sig       : bit;
signal no2_x1_87_sig       : bit;
signal no2_x1_86_sig       : bit;
signal no2_x1_85_sig       : bit;
signal no2_x1_84_sig       : bit;
signal no2_x1_83_sig       : bit;
signal no2_x1_82_sig       : bit;
signal no2_x1_81_sig       : bit;
signal no2_x1_80_sig       : bit;
signal no2_x1_7_sig        : bit;
signal no2_x1_79_sig       : bit;
signal no2_x1_78_sig       : bit;
signal no2_x1_77_sig       : bit;
signal no2_x1_76_sig       : bit;
signal no2_x1_75_sig       : bit;
signal no2_x1_74_sig       : bit;
signal no2_x1_73_sig       : bit;
signal no2_x1_72_sig       : bit;
signal no2_x1_71_sig       : bit;
signal no2_x1_70_sig       : bit;
signal no2_x1_6_sig        : bit;
signal no2_x1_69_sig       : bit;
signal no2_x1_68_sig       : bit;
signal no2_x1_67_sig       : bit;
signal no2_x1_66_sig       : bit;
signal no2_x1_65_sig       : bit;
signal no2_x1_64_sig       : bit;
signal no2_x1_63_sig       : bit;
signal no2_x1_62_sig       : bit;
signal no2_x1_61_sig       : bit;
signal no2_x1_60_sig       : bit;
signal no2_x1_5_sig        : bit;
signal no2_x1_59_sig       : bit;
signal no2_x1_58_sig       : bit;
signal no2_x1_57_sig       : bit;
signal no2_x1_56_sig       : bit;
signal no2_x1_55_sig       : bit;
signal no2_x1_54_sig       : bit;
signal no2_x1_53_sig       : bit;
signal no2_x1_52_sig       : bit;
signal no2_x1_51_sig       : bit;
signal no2_x1_50_sig       : bit;
signal no2_x1_4_sig        : bit;
signal no2_x1_49_sig       : bit;
signal no2_x1_48_sig       : bit;
signal no2_x1_47_sig       : bit;
signal no2_x1_46_sig       : bit;
signal no2_x1_45_sig       : bit;
signal no2_x1_44_sig       : bit;
signal no2_x1_43_sig       : bit;
signal no2_x1_42_sig       : bit;
signal no2_x1_41_sig       : bit;
signal no2_x1_40_sig       : bit;
signal no2_x1_3_sig        : bit;
signal no2_x1_39_sig       : bit;
signal no2_x1_38_sig       : bit;
signal no2_x1_37_sig       : bit;
signal no2_x1_36_sig       : bit;
signal no2_x1_35_sig       : bit;
signal no2_x1_34_sig       : bit;
signal no2_x1_33_sig       : bit;
signal no2_x1_32_sig       : bit;
signal no2_x1_31_sig       : bit;
signal no2_x1_30_sig       : bit;
signal no2_x1_2_sig        : bit;
signal no2_x1_29_sig       : bit;
signal no2_x1_28_sig       : bit;
signal no2_x1_27_sig       : bit;
signal no2_x1_26_sig       : bit;
signal no2_x1_25_sig       : bit;
signal no2_x1_24_sig       : bit;
signal no2_x1_23_sig       : bit;
signal no2_x1_22_sig       : bit;
signal no2_x1_21_sig       : bit;
signal no2_x1_20_sig       : bit;
signal no2_x1_19_sig       : bit;
signal no2_x1_18_sig       : bit;
signal no2_x1_17_sig       : bit;
signal no2_x1_16_sig       : bit;
signal no2_x1_15_sig       : bit;
signal no2_x1_14_sig       : bit;
signal no2_x1_13_sig       : bit;
signal no2_x1_12_sig       : bit;
signal no2_x1_11_sig       : bit;
signal no2_x1_10_sig       : bit;
signal nmx3_x1_sig         : bit;
signal nmx3_x1_4_sig       : bit;
signal nmx3_x1_3_sig       : bit;
signal nmx3_x1_2_sig       : bit;
signal nao2o22_x1_sig      : bit;
signal nao2o22_x1_9_sig    : bit;
signal nao2o22_x1_8_sig    : bit;
signal nao2o22_x1_7_sig    : bit;
signal nao2o22_x1_6_sig    : bit;
signal nao2o22_x1_5_sig    : bit;
signal nao2o22_x1_4_sig    : bit;
signal nao2o22_x1_3_sig    : bit;
signal nao2o22_x1_2_sig    : bit;
signal nao2o22_x1_22_sig   : bit;
signal nao2o22_x1_21_sig   : bit;
signal nao2o22_x1_20_sig   : bit;
signal nao2o22_x1_19_sig   : bit;
signal nao2o22_x1_18_sig   : bit;
signal nao2o22_x1_17_sig   : bit;
signal nao2o22_x1_16_sig   : bit;
signal nao2o22_x1_15_sig   : bit;
signal nao2o22_x1_14_sig   : bit;
signal nao2o22_x1_13_sig   : bit;
signal nao2o22_x1_12_sig   : bit;
signal nao2o22_x1_11_sig   : bit;
signal nao2o22_x1_10_sig   : bit;
signal nao22_x1_sig        : bit;
signal nao22_x1_9_sig      : bit;
signal nao22_x1_8_sig      : bit;
signal nao22_x1_7_sig      : bit;
signal nao22_x1_6_sig      : bit;
signal nao22_x1_5_sig      : bit;
signal nao22_x1_4_sig      : bit;
signal nao22_x1_3_sig      : bit;
signal nao22_x1_2_sig      : bit;
signal nao22_x1_26_sig     : bit;
signal nao22_x1_25_sig     : bit;
signal nao22_x1_24_sig     : bit;
signal nao22_x1_23_sig     : bit;
signal nao22_x1_22_sig     : bit;
signal nao22_x1_21_sig     : bit;
signal nao22_x1_20_sig     : bit;
signal nao22_x1_19_sig     : bit;
signal nao22_x1_18_sig     : bit;
signal nao22_x1_17_sig     : bit;
signal nao22_x1_16_sig     : bit;
signal nao22_x1_15_sig     : bit;
signal nao22_x1_14_sig     : bit;
signal nao22_x1_13_sig     : bit;
signal nao22_x1_12_sig     : bit;
signal nao22_x1_11_sig     : bit;
signal nao22_x1_10_sig     : bit;
signal na4_x1_sig          : bit;
signal na4_x1_2_sig        : bit;
signal na3_x1_sig          : bit;
signal na3_x1_9_sig        : bit;
signal na3_x1_8_sig        : bit;
signal na3_x1_7_sig        : bit;
signal na3_x1_6_sig        : bit;
signal na3_x1_5_sig        : bit;
signal na3_x1_4_sig        : bit;
signal na3_x1_3_sig        : bit;
signal na3_x1_2_sig        : bit;
signal na2_x1_sig          : bit;
signal na2_x1_9_sig        : bit;
signal na2_x1_8_sig        : bit;
signal na2_x1_7_sig        : bit;
signal na2_x1_6_sig        : bit;
signal na2_x1_5_sig        : bit;
signal na2_x1_4_sig        : bit;
signal na2_x1_3_sig        : bit;
signal na2_x1_39_sig       : bit;
signal na2_x1_38_sig       : bit;
signal na2_x1_37_sig       : bit;
signal na2_x1_36_sig       : bit;
signal na2_x1_35_sig       : bit;
signal na2_x1_34_sig       : bit;
signal na2_x1_33_sig       : bit;
signal na2_x1_32_sig       : bit;
signal na2_x1_31_sig       : bit;
signal na2_x1_30_sig       : bit;
signal na2_x1_2_sig        : bit;
signal na2_x1_29_sig       : bit;
signal na2_x1_28_sig       : bit;
signal na2_x1_27_sig       : bit;
signal na2_x1_26_sig       : bit;
signal na2_x1_25_sig       : bit;
signal na2_x1_24_sig       : bit;
signal na2_x1_23_sig       : bit;
signal na2_x1_22_sig       : bit;
signal na2_x1_21_sig       : bit;
signal na2_x1_20_sig       : bit;
signal na2_x1_19_sig       : bit;
signal na2_x1_18_sig       : bit;
signal na2_x1_17_sig       : bit;
signal na2_x1_16_sig       : bit;
signal na2_x1_15_sig       : bit;
signal na2_x1_14_sig       : bit;
signal na2_x1_13_sig       : bit;
signal na2_x1_12_sig       : bit;
signal na2_x1_11_sig       : bit;
signal na2_x1_10_sig       : bit;
signal mx3_x2_sig          : bit;
signal mx3_x2_2_sig        : bit;
signal inv_x2_sig          : bit;
signal inv_x2_7_sig        : bit;
signal inv_x2_6_sig        : bit;
signal inv_x2_5_sig        : bit;
signal inv_x2_4_sig        : bit;
signal inv_x2_3_sig        : bit;
signal inv_x2_2_sig        : bit;
signal ao22_x2_sig         : bit;
signal ao22_x2_9_sig       : bit;
signal ao22_x2_8_sig       : bit;
signal ao22_x2_7_sig       : bit;
signal ao22_x2_6_sig       : bit;
signal ao22_x2_5_sig       : bit;
signal ao22_x2_4_sig       : bit;
signal ao22_x2_3_sig       : bit;
signal ao22_x2_2_sig       : bit;
signal ao22_x2_13_sig      : bit;
signal ao22_x2_12_sig      : bit;
signal ao22_x2_11_sig      : bit;
signal ao22_x2_10_sig      : bit;
signal an12_x1_sig         : bit;
signal a3_x2_sig           : bit;
signal a3_x2_4_sig         : bit;
signal a3_x2_3_sig         : bit;
signal a3_x2_2_sig         : bit;
signal a2_x2_sig           : bit;
signal a2_x2_9_sig         : bit;
signal a2_x2_8_sig         : bit;
signal a2_x2_7_sig         : bit;
signal a2_x2_6_sig         : bit;
signal a2_x2_5_sig         : bit;
signal a2_x2_4_sig         : bit;
signal a2_x2_3_sig         : bit;
signal a2_x2_2_sig         : bit;
signal a2_x2_21_sig        : bit;
signal a2_x2_20_sig        : bit;
signal a2_x2_19_sig        : bit;
signal a2_x2_18_sig        : bit;
signal a2_x2_17_sig        : bit;
signal a2_x2_16_sig        : bit;
signal a2_x2_15_sig        : bit;
signal a2_x2_14_sig        : bit;
signal a2_x2_13_sig        : bit;
signal a2_x2_12_sig        : bit;
signal a2_x2_11_sig        : bit;
signal a2_x2_10_sig        : bit;

begin

not_rtlcarry_9_3_ins : inv_x2
   port map (
      i   => rtlcarry_9(3),
      nq  => not_rtlcarry_9(3),
      vdd => vdd,
      vss => vss
   );

not_rtlcarry_5_3_ins : inv_x2
   port map (
      i   => rtlcarry_5(3),
      nq  => not_rtlcarry_5(3),
      vdd => vdd,
      vss => vss
   );

not_rtlcarry_7_3_ins : inv_x2
   port map (
      i   => rtlcarry_7(3),
      nq  => not_rtlcarry_7(3),
      vdd => vdd,
      vss => vss
   );

not_rtlcarry_11_3_ins : inv_x2
   port map (
      i   => rtlcarry_11(3),
      nq  => not_rtlcarry_11(3),
      vdd => vdd,
      vss => vss
   );

not_rtlcarry_1_3_ins : inv_x2
   port map (
      i   => rtlcarry_1(3),
      nq  => not_rtlcarry_1(3),
      vdd => vdd,
      vss => vss
   );

not_rtlcarry_3_3_ins : inv_x2
   port map (
      i   => rtlcarry_3(3),
      nq  => not_rtlcarry_3(3),
      vdd => vdd,
      vss => vss
   );

not_reg_b_3_ins : inv_x2
   port map (
      i   => reg_b(3),
      nq  => not_reg_b(3),
      vdd => vdd,
      vss => vss
   );

not_reg_b_2_ins : inv_x2
   port map (
      i   => reg_b(2),
      nq  => not_reg_b(2),
      vdd => vdd,
      vss => vss
   );

not_reg_b_1_ins : inv_x2
   port map (
      i   => reg_b(1),
      nq  => not_reg_b(1),
      vdd => vdd,
      vss => vss
   );

not_reg_b_0_ins : inv_x2
   port map (
      i   => reg_b(0),
      nq  => not_reg_b(0),
      vdd => vdd,
      vss => vss
   );

not_reg_a_3_ins : inv_x2
   port map (
      i   => reg_a(3),
      nq  => not_reg_a(3),
      vdd => vdd,
      vss => vss
   );

not_reg_a_0_ins : inv_x2
   port map (
      i   => reg_a(0),
      nq  => not_reg_a(0),
      vdd => vdd,
      vss => vss
   );

not_reg_p_4_ins : inv_x2
   port map (
      i   => reg_p(4),
      nq  => not_reg_p(4),
      vdd => vdd,
      vss => vss
   );

not_reg_p_3_ins : inv_x2
   port map (
      i   => reg_p(3),
      nq  => not_reg_p(3),
      vdd => vdd,
      vss => vss
   );

not_reg_p_2_ins : inv_x2
   port map (
      i   => reg_p(2),
      nq  => not_reg_p(2),
      vdd => vdd,
      vss => vss
   );

not_reg_p_1_ins : inv_x2
   port map (
      i   => reg_p(1),
      nq  => not_reg_p(1),
      vdd => vdd,
      vss => vss
   );

not_reg_p_0_ins : inv_x2
   port map (
      i   => reg_p(0),
      nq  => not_reg_p(0),
      vdd => vdd,
      vss => vss
   );

not_count_in_3_ins : inv_x2
   port map (
      i   => count_in(3),
      nq  => not_count_in(3),
      vdd => vdd,
      vss => vss
   );

not_count_in_2_ins : inv_x2
   port map (
      i   => count_in(2),
      nq  => not_count_in(2),
      vdd => vdd,
      vss => vss
   );

not_count_in_1_ins : inv_x2
   port map (
      i   => count_in(1),
      nq  => not_count_in(1),
      vdd => vdd,
      vss => vss
   );

not_count_in_0_ins : inv_x2
   port map (
      i   => count_in(0),
      nq  => not_count_in(0),
      vdd => vdd,
      vss => vss
   );

not_reset_ins : inv_x2
   port map (
      i   => reset,
      nq  => not_reset,
      vdd => vdd,
      vss => vss
   );

not_ld_a_ins : inv_x2
   port map (
      i   => ld_a,
      nq  => not_ld_a,
      vdd => vdd,
      vss => vss
   );

not_ld_b_ins : inv_x2
   port map (
      i   => ld_b,
      nq  => not_ld_b,
      vdd => vdd,
      vss => vss
   );

not_clr_p_ins : inv_x2
   port map (
      i   => clr_p,
      nq  => not_clr_p,
      vdd => vdd,
      vss => vss
   );

not_ld_p_ins : inv_x2
   port map (
      i   => ld_p,
      nq  => not_ld_p,
      vdd => vdd,
      vss => vss
   );

not_op_ins : inv_x2
   port map (
      i   => op,
      nq  => not_op,
      vdd => vdd,
      vss => vss
   );

not_shift_p_ins : inv_x2
   port map (
      i   => shift_p,
      nq  => not_shift_p,
      vdd => vdd,
      vss => vss
   );

not_shift_a_ins : inv_x2
   port map (
      i   => shift_a,
      nq  => not_shift_a,
      vdd => vdd,
      vss => vss
   );

not_final_a_ins : inv_x2
   port map (
      i   => final_a,
      nq  => not_final_a,
      vdd => vdd,
      vss => vss
   );

not_ld_r_ins : inv_x2
   port map (
      i   => ld_r,
      nq  => not_ld_r,
      vdd => vdd,
      vss => vss
   );

not_ld_cat_ins : inv_x2
   port map (
      i   => ld_cat,
      nq  => not_ld_cat,
      vdd => vdd,
      vss => vss
   );

na2_x1_ins : na2_x1
   port map (
      i0  => zero_sig,
      i1  => reg_a(0),
      nq  => na2_x1_sig,
      vdd => vdd,
      vss => vss
   );

rtlcarry_0_1_ins : na3_x1
   port map (
      i0  => one_sig,
      i1  => not_reg_a(0),
      i2  => na2_x1_sig,
      nq  => rtlcarry_0(1),
      vdd => vdd,
      vss => vss
   );

rtlcarry_0_2_ins : a2_x2
   port map (
      i0  => reg_a(1),
      i1  => rtlcarry_0(1),
      q   => rtlcarry_0(2),
      vdd => vdd,
      vss => vss
   );

xr2_x1_ins : xr2_x1
   port map (
      i0  => reg_b(0),
      i1  => zero_sig,
      q   => xr2_x1_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_2_ins : xr2_x1
   port map (
      i0  => reg_b(0),
      i1  => zero_sig,
      q   => xr2_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

rtlcarry_1_1_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(0),
      i1  => zero_sig,
      i2  => zero_sig,
      i3  => xr2_x1_2_sig,
      i4  => xr2_x1_sig,
      i5  => reg_p(0),
      q   => rtlcarry_1(1),
      vdd => vdd,
      vss => vss
   );

xr2_x1_3_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(1),
      i1  => not_reg_b(1),
      q   => xr2_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_4_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(1),
      i1  => not_reg_b(1),
      q   => xr2_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

rtlcarry_1_2_ins : oa2a2a23_x2
   port map (
      i0  => rtlcarry_1(1),
      i1  => reg_p(1),
      i2  => rtlcarry_1(1),
      i3  => xr2_x1_4_sig,
      i4  => xr2_x1_3_sig,
      i5  => reg_p(1),
      q   => rtlcarry_1(2),
      vdd => vdd,
      vss => vss
   );

xr2_x1_5_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(2),
      i1  => not_reg_b(2),
      q   => xr2_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_6_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(2),
      i1  => not_reg_b(2),
      q   => xr2_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

rtlcarry_1_3_ins : oa2a2a23_x2
   port map (
      i0  => xr2_x1_6_sig,
      i1  => reg_p(2),
      i2  => rtlcarry_1(2),
      i3  => xr2_x1_5_sig,
      i4  => rtlcarry_1(2),
      i5  => reg_p(2),
      q   => rtlcarry_1(3),
      vdd => vdd,
      vss => vss
   );

na2_x1_2_ins : na2_x1
   port map (
      i0  => zero_sig,
      i1  => not_reg_b(0),
      nq  => na2_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

rtlcarry_3_1_ins : na3_x1
   port map (
      i0  => one_sig,
      i1  => reg_b(0),
      i2  => na2_x1_2_sig,
      nq  => rtlcarry_3(1),
      vdd => vdd,
      vss => vss
   );

rtlcarry_3_2_ins : an12_x1
   port map (
      i0  => reg_b(1),
      i1  => rtlcarry_3(1),
      q   => rtlcarry_3(2),
      vdd => vdd,
      vss => vss
   );

rtlcarry_3_3_ins : an12_x1
   port map (
      i0  => reg_b(2),
      i1  => rtlcarry_3(2),
      q   => rtlcarry_3(3),
      vdd => vdd,
      vss => vss
   );

xr2_x1_7_ins : xr2_x1
   port map (
      i0  => reg_b(0),
      i1  => zero_sig,
      q   => xr2_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_8_ins : xr2_x1
   port map (
      i0  => reg_b(0),
      i1  => zero_sig,
      q   => xr2_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

rtlcarry_5_1_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(0),
      i1  => zero_sig,
      i2  => zero_sig,
      i3  => xr2_x1_8_sig,
      i4  => xr2_x1_7_sig,
      i5  => reg_p(0),
      q   => rtlcarry_5(1),
      vdd => vdd,
      vss => vss
   );

xr2_x1_9_ins : xr2_x1
   port map (
      i0  => rtlcarry_7(1),
      i1  => not_reg_b(1),
      q   => xr2_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_10_ins : xr2_x1
   port map (
      i0  => rtlcarry_7(1),
      i1  => not_reg_b(1),
      q   => xr2_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

rtlcarry_5_2_ins : oa2a2a23_x2
   port map (
      i0  => rtlcarry_5(1),
      i1  => reg_p(1),
      i2  => rtlcarry_5(1),
      i3  => xr2_x1_10_sig,
      i4  => xr2_x1_9_sig,
      i5  => reg_p(1),
      q   => rtlcarry_5(2),
      vdd => vdd,
      vss => vss
   );

xr2_x1_11_ins : xr2_x1
   port map (
      i0  => rtlcarry_7(2),
      i1  => not_reg_b(2),
      q   => xr2_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_12_ins : xr2_x1
   port map (
      i0  => rtlcarry_7(2),
      i1  => not_reg_b(2),
      q   => xr2_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

rtlcarry_5_3_ins : oa2a2a23_x2
   port map (
      i0  => xr2_x1_12_sig,
      i1  => reg_p(2),
      i2  => rtlcarry_5(2),
      i3  => xr2_x1_11_sig,
      i4  => rtlcarry_5(2),
      i5  => reg_p(2),
      q   => rtlcarry_5(3),
      vdd => vdd,
      vss => vss
   );

na2_x1_3_ins : na2_x1
   port map (
      i0  => zero_sig,
      i1  => not_reg_b(0),
      nq  => na2_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

rtlcarry_7_1_ins : na3_x1
   port map (
      i0  => one_sig,
      i1  => reg_b(0),
      i2  => na2_x1_3_sig,
      nq  => rtlcarry_7(1),
      vdd => vdd,
      vss => vss
   );

rtlcarry_7_2_ins : an12_x1
   port map (
      i0  => reg_b(1),
      i1  => rtlcarry_7(1),
      q   => rtlcarry_7(2),
      vdd => vdd,
      vss => vss
   );

rtlcarry_7_3_ins : an12_x1
   port map (
      i0  => reg_b(2),
      i1  => rtlcarry_7(2),
      q   => rtlcarry_7(3),
      vdd => vdd,
      vss => vss
   );

rtlcarry_9_1_ins : oa2a2a23_x2
   port map (
      i0  => reg_b(0),
      i1  => zero_sig,
      i2  => zero_sig,
      i3  => reg_p(0),
      i4  => reg_p(0),
      i5  => reg_b(0),
      q   => rtlcarry_9(1),
      vdd => vdd,
      vss => vss
   );

rtlcarry_9_2_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(1),
      i1  => reg_b(1),
      i2  => rtlcarry_9(1),
      i3  => reg_p(1),
      i4  => rtlcarry_9(1),
      i5  => reg_b(1),
      q   => rtlcarry_9(2),
      vdd => vdd,
      vss => vss
   );

rtlcarry_9_3_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(2),
      i1  => reg_b(2),
      i2  => reg_b(2),
      i3  => rtlcarry_9(2),
      i4  => rtlcarry_9(2),
      i5  => reg_p(2),
      q   => rtlcarry_9(3),
      vdd => vdd,
      vss => vss
   );

rtlcarry_11_1_ins : oa2a2a23_x2
   port map (
      i0  => reg_b(0),
      i1  => zero_sig,
      i2  => zero_sig,
      i3  => reg_p(0),
      i4  => reg_p(0),
      i5  => reg_b(0),
      q   => rtlcarry_11(1),
      vdd => vdd,
      vss => vss
   );

rtlcarry_11_2_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(1),
      i1  => reg_b(1),
      i2  => reg_b(1),
      i3  => rtlcarry_11(1),
      i4  => rtlcarry_11(1),
      i5  => reg_p(1),
      q   => rtlcarry_11(2),
      vdd => vdd,
      vss => vss
   );

rtlcarry_11_3_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(2),
      i1  => reg_b(2),
      i2  => reg_b(2),
      i3  => rtlcarry_11(2),
      i4  => rtlcarry_11(2),
      i5  => reg_p(2),
      q   => rtlcarry_11(3),
      vdd => vdd,
      vss => vss
   );

na2_x1_4_ins : na2_x1
   port map (
      i0  => zero_sig,
      i1  => count_in(0),
      nq  => na2_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

rtlcarry_13_1_ins : na3_x1
   port map (
      i0  => one_sig,
      i1  => not_count_in(0),
      i2  => na2_x1_4_sig,
      nq  => rtlcarry_13(1),
      vdd => vdd,
      vss => vss
   );

rtlcarry_13_2_ins : an12_x1
   port map (
      i0  => not_count_in(1),
      i1  => rtlcarry_13(1),
      q   => rtlcarry_13(2),
      vdd => vdd,
      vss => vss
   );

o2_x2_ins : o2_x2
   port map (
      i0  => ld_a,
      i1  => reset,
      q   => o2_x2_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_ins : no3_x1
   port map (
      i0  => not_shift_a,
      i1  => reset,
      i2  => ld_a,
      nq  => no3_x1_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_2_ins : o2_x2
   port map (
      i0  => no3_x1_sig,
      i1  => not_count_in(0),
      q   => o2_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_13_ins : xr2_x1
   port map (
      i0  => not_count_in(0),
      i1  => zero_sig,
      q   => xr2_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_2_ins : no3_x1
   port map (
      i0  => not_shift_a,
      i1  => reset,
      i2  => ld_a,
      nq  => no3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_5_ins : na2_x1
   port map (
      i0  => no3_x1_2_sig,
      i1  => xr2_x1_13_sig,
      nq  => na2_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_ins : noa22_x1
   port map (
      i0  => na2_x1_5_sig,
      i1  => o2_x2_2_sig,
      i2  => o2_x2_sig,
      nq  => noa22_x1_sig,
      vdd => vdd,
      vss => vss
   );

count_in_0_ins : sff1_x4
   port map (
      ck  => clk,
      i   => noa22_x1_sig,
      q   => count_in(0),
      vdd => vdd,
      vss => vss
   );

o2_x2_3_ins : o2_x2
   port map (
      i0  => ld_a,
      i1  => reset,
      q   => o2_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_3_ins : no3_x1
   port map (
      i0  => not_shift_a,
      i1  => reset,
      i2  => ld_a,
      nq  => no3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_4_ins : o2_x2
   port map (
      i0  => no3_x1_3_sig,
      i1  => not_count_in(1),
      q   => o2_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_14_ins : xr2_x1
   port map (
      i0  => rtlcarry_13(1),
      i1  => count_in(1),
      q   => xr2_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_4_ins : no3_x1
   port map (
      i0  => not_shift_a,
      i1  => reset,
      i2  => ld_a,
      nq  => no3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_6_ins : na2_x1
   port map (
      i0  => no3_x1_4_sig,
      i1  => xr2_x1_14_sig,
      nq  => na2_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_2_ins : noa22_x1
   port map (
      i0  => na2_x1_6_sig,
      i1  => o2_x2_4_sig,
      i2  => o2_x2_3_sig,
      nq  => noa22_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

count_in_1_ins : sff1_x4
   port map (
      ck  => clk,
      i   => noa22_x1_2_sig,
      q   => count_in(1),
      vdd => vdd,
      vss => vss
   );

o2_x2_5_ins : o2_x2
   port map (
      i0  => ld_a,
      i1  => reset,
      q   => o2_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_5_ins : no3_x1
   port map (
      i0  => not_shift_a,
      i1  => reset,
      i2  => ld_a,
      nq  => no3_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_6_ins : o2_x2
   port map (
      i0  => no3_x1_5_sig,
      i1  => not_count_in(2),
      q   => o2_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_15_ins : xr2_x1
   port map (
      i0  => rtlcarry_13(2),
      i1  => count_in(2),
      q   => xr2_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_6_ins : no3_x1
   port map (
      i0  => not_shift_a,
      i1  => reset,
      i2  => ld_a,
      nq  => no3_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_7_ins : na2_x1
   port map (
      i0  => no3_x1_6_sig,
      i1  => xr2_x1_15_sig,
      nq  => na2_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_3_ins : noa22_x1
   port map (
      i0  => na2_x1_7_sig,
      i1  => o2_x2_6_sig,
      i2  => o2_x2_5_sig,
      nq  => noa22_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

count_in_2_ins : sff1_x4
   port map (
      ck  => clk,
      i   => noa22_x1_3_sig,
      q   => count_in(2),
      vdd => vdd,
      vss => vss
   );

o2_x2_7_ins : o2_x2
   port map (
      i0  => ld_a,
      i1  => reset,
      q   => o2_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_7_ins : no3_x1
   port map (
      i0  => not_shift_a,
      i1  => reset,
      i2  => ld_a,
      nq  => no3_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_8_ins : o2_x2
   port map (
      i0  => no3_x1_7_sig,
      i1  => not_count_in(3),
      q   => o2_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_ins : an12_x1
   port map (
      i0  => not_count_in(2),
      i1  => rtlcarry_13(2),
      q   => an12_x1_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_16_ins : xr2_x1
   port map (
      i0  => an12_x1_sig,
      i1  => count_in(3),
      q   => xr2_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_8_ins : no3_x1
   port map (
      i0  => not_shift_a,
      i1  => reset,
      i2  => ld_a,
      nq  => no3_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_8_ins : na2_x1
   port map (
      i0  => no3_x1_8_sig,
      i1  => xr2_x1_16_sig,
      nq  => na2_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_4_ins : noa22_x1
   port map (
      i0  => na2_x1_8_sig,
      i1  => o2_x2_8_sig,
      i2  => o2_x2_7_sig,
      nq  => noa22_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

count_in_3_ins : sff1_x4
   port map (
      ck  => clk,
      i   => noa22_x1_4_sig,
      q   => count_in(3),
      vdd => vdd,
      vss => vss
   );

nao22_x1_ins : nao22_x1
   port map (
      i0  => reset,
      i1  => not_ld_r,
      i2  => reg_r(0),
      nq  => nao22_x1_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_ins : no2_x1
   port map (
      i0  => reset,
      i1  => not_ld_r,
      nq  => no2_x1_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_ins : on12_x1
   port map (
      i0  => no2_x1_sig,
      i1  => not_reg_p(0),
      q   => on12_x1_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_5_ins : noa22_x1
   port map (
      i0  => on12_x1_sig,
      i1  => nao22_x1_sig,
      i2  => reset,
      nq  => noa22_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

reg_r_0_ins : sff1_x4
   port map (
      ck  => clk,
      i   => noa22_x1_5_sig,
      q   => reg_r(0),
      vdd => vdd,
      vss => vss
   );

nao22_x1_2_ins : nao22_x1
   port map (
      i0  => reset,
      i1  => not_ld_r,
      i2  => reg_r(1),
      nq  => nao22_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_2_ins : no2_x1
   port map (
      i0  => reset,
      i1  => not_ld_r,
      nq  => no2_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_2_ins : on12_x1
   port map (
      i0  => no2_x1_2_sig,
      i1  => not_reg_p(1),
      q   => on12_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_6_ins : noa22_x1
   port map (
      i0  => on12_x1_2_sig,
      i1  => nao22_x1_2_sig,
      i2  => reset,
      nq  => noa22_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

reg_r_1_ins : sff1_x4
   port map (
      ck  => clk,
      i   => noa22_x1_6_sig,
      q   => reg_r(1),
      vdd => vdd,
      vss => vss
   );

nao22_x1_3_ins : nao22_x1
   port map (
      i0  => reset,
      i1  => not_ld_r,
      i2  => reg_r(2),
      nq  => nao22_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_3_ins : no2_x1
   port map (
      i0  => reset,
      i1  => not_ld_r,
      nq  => no2_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_3_ins : on12_x1
   port map (
      i0  => no2_x1_3_sig,
      i1  => not_reg_p(2),
      q   => on12_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_7_ins : noa22_x1
   port map (
      i0  => on12_x1_3_sig,
      i1  => nao22_x1_3_sig,
      i2  => reset,
      nq  => noa22_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

reg_r_2_ins : sff1_x4
   port map (
      ck  => clk,
      i   => noa22_x1_7_sig,
      q   => reg_r(2),
      vdd => vdd,
      vss => vss
   );

nao22_x1_4_ins : nao22_x1
   port map (
      i0  => reset,
      i1  => not_ld_r,
      i2  => reg_r(3),
      nq  => nao22_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_9_ins : o2_x2
   port map (
      i0  => reset,
      i1  => not_ld_r,
      q   => o2_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_4_ins : on12_x1
   port map (
      i0  => reg_p(3),
      i1  => o2_x2_9_sig,
      q   => on12_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_8_ins : noa22_x1
   port map (
      i0  => on12_x1_4_sig,
      i1  => nao22_x1_4_sig,
      i2  => reset,
      nq  => noa22_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

reg_r_3_ins : sff1_x4
   port map (
      ck  => clk,
      i   => noa22_x1_8_sig,
      q   => reg_r(3),
      vdd => vdd,
      vss => vss
   );

nao22_x1_5_ins : nao22_x1
   port map (
      i0  => reset,
      i1  => not_ld_r,
      i2  => reg_r(4),
      nq  => nao22_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_10_ins : o2_x2
   port map (
      i0  => reset,
      i1  => not_ld_r,
      q   => o2_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_5_ins : on12_x1
   port map (
      i0  => reg_p(4),
      i1  => o2_x2_10_sig,
      q   => on12_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_9_ins : noa22_x1
   port map (
      i0  => on12_x1_5_sig,
      i1  => nao22_x1_5_sig,
      i2  => reset,
      nq  => noa22_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

reg_r_4_ins : sff1_x4
   port map (
      ck  => clk,
      i   => noa22_x1_9_sig,
      q   => reg_r(4),
      vdd => vdd,
      vss => vss
   );

nao22_x1_6_ins : nao22_x1
   port map (
      i0  => reset,
      i1  => not_ld_cat,
      i2  => reg_cat(0),
      nq  => nao22_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_ins : nxr2_x1
   port map (
      i0  => not_reg_a(0),
      i1  => zero_sig,
      nq  => nxr2_x1_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_12_ins : o2_x2
   port map (
      i0  => reset,
      i1  => not_ld_cat,
      q   => o2_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_11_ins : o2_x2
   port map (
      i0  => o2_x2_12_sig,
      i1  => nxr2_x1_sig,
      q   => o2_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_10_ins : noa22_x1
   port map (
      i0  => o2_x2_11_sig,
      i1  => nao22_x1_6_sig,
      i2  => reset,
      nq  => noa22_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

reg_cat_0_ins : sff1_x4
   port map (
      ck  => clk,
      i   => noa22_x1_10_sig,
      q   => reg_cat(0),
      vdd => vdd,
      vss => vss
   );

nao22_x1_7_ins : nao22_x1
   port map (
      i0  => reset,
      i1  => not_ld_cat,
      i2  => reg_cat(1),
      nq  => nao22_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_2_ins : nxr2_x1
   port map (
      i0  => rtlcarry_0(1),
      i1  => reg_a(1),
      nq  => nxr2_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_14_ins : o2_x2
   port map (
      i0  => reset,
      i1  => not_ld_cat,
      q   => o2_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_13_ins : o2_x2
   port map (
      i0  => o2_x2_14_sig,
      i1  => nxr2_x1_2_sig,
      q   => o2_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_11_ins : noa22_x1
   port map (
      i0  => o2_x2_13_sig,
      i1  => nao22_x1_7_sig,
      i2  => reset,
      nq  => noa22_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

reg_cat_1_ins : sff1_x4
   port map (
      ck  => clk,
      i   => noa22_x1_11_sig,
      q   => reg_cat(1),
      vdd => vdd,
      vss => vss
   );

nao22_x1_8_ins : nao22_x1
   port map (
      i0  => reset,
      i1  => not_ld_cat,
      i2  => reg_cat(2),
      nq  => nao22_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_3_ins : nxr2_x1
   port map (
      i0  => rtlcarry_0(2),
      i1  => reg_a(2),
      nq  => nxr2_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_16_ins : o2_x2
   port map (
      i0  => reset,
      i1  => not_ld_cat,
      q   => o2_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_15_ins : o2_x2
   port map (
      i0  => o2_x2_16_sig,
      i1  => nxr2_x1_3_sig,
      q   => o2_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_12_ins : noa22_x1
   port map (
      i0  => o2_x2_15_sig,
      i1  => nao22_x1_8_sig,
      i2  => reset,
      nq  => noa22_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

reg_cat_2_ins : sff1_x4
   port map (
      ck  => clk,
      i   => noa22_x1_12_sig,
      q   => reg_cat(2),
      vdd => vdd,
      vss => vss
   );

nao22_x1_9_ins : nao22_x1
   port map (
      i0  => reset,
      i1  => not_ld_cat,
      i2  => reg_cat(3),
      nq  => nao22_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_ins : a2_x2
   port map (
      i0  => reg_a(2),
      i1  => rtlcarry_0(2),
      q   => a2_x2_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_4_ins : nxr2_x1
   port map (
      i0  => a2_x2_sig,
      i1  => reg_a(3),
      nq  => nxr2_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_18_ins : o2_x2
   port map (
      i0  => reset,
      i1  => not_ld_cat,
      q   => o2_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_17_ins : o2_x2
   port map (
      i0  => o2_x2_18_sig,
      i1  => nxr2_x1_4_sig,
      q   => o2_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_13_ins : noa22_x1
   port map (
      i0  => o2_x2_17_sig,
      i1  => nao22_x1_9_sig,
      i2  => reset,
      nq  => noa22_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

reg_cat_3_ins : sff1_x4
   port map (
      ck  => clk,
      i   => noa22_x1_13_sig,
      q   => reg_cat(3),
      vdd => vdd,
      vss => vss
   );

no3_x1_10_ins : no3_x1
   port map (
      i0  => op,
      i1  => shift_p,
      i2  => ld_p,
      nq  => no3_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_9_ins : no3_x1
   port map (
      i0  => clr_p,
      i1  => no3_x1_10_sig,
      i2  => reset,
      nq  => no3_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_14_ins : noa22_x1
   port map (
      i0  => reg_p(4),
      i1  => final_a,
      i2  => no3_x1_9_sig,
      nq  => noa22_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_6_ins : on12_x1
   port map (
      i0  => noa22_x1_14_sig,
      i1  => not_reg_p(0),
      q   => on12_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_12_ins : no3_x1
   port map (
      i0  => op,
      i1  => shift_p,
      i2  => ld_p,
      nq  => no3_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_11_ins : no3_x1
   port map (
      i0  => clr_p,
      i1  => no3_x1_12_sig,
      i2  => reset,
      nq  => no3_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_15_ins : noa22_x1
   port map (
      i0  => reg_p(4),
      i1  => final_a,
      i2  => no3_x1_11_sig,
      nq  => noa22_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_17_ins : xr2_x1
   port map (
      i0  => reg_b(0),
      i1  => zero_sig,
      q   => xr2_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_5_ins : nxr2_x1
   port map (
      i0  => xr2_x1_17_sig,
      i1  => reg_p(0),
      nq  => nxr2_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_4_ins : no2_x1
   port map (
      i0  => ld_p,
      i1  => reg_a(3),
      nq  => no2_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_ins : nao2o22_x1
   port map (
      i0  => no2_x1_4_sig,
      i1  => nxr2_x1_5_sig,
      i2  => not_reg_a(3),
      i3  => ld_p,
      nq  => nao2o22_x1_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_19_ins : xr2_x1
   port map (
      i0  => reg_b(0),
      i1  => zero_sig,
      q   => xr2_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_18_ins : xr2_x1
   port map (
      i0  => xr2_x1_19_sig,
      i1  => reg_p(0),
      q   => xr2_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_21_ins : xr2_x1
   port map (
      i0  => reg_b(0),
      i1  => zero_sig,
      q   => xr2_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_20_ins : xr2_x1
   port map (
      i0  => xr2_x1_21_sig,
      i1  => reg_p(0),
      q   => xr2_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_19_ins : o2_x2
   port map (
      i0  => ld_p,
      i1  => not_op,
      q   => o2_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_5_ins : no2_x1
   port map (
      i0  => ld_p,
      i1  => not_op,
      nq  => no2_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_23_ins : xr2_x1
   port map (
      i0  => reg_b(0),
      i1  => zero_sig,
      q   => xr2_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_22_ins : xr2_x1
   port map (
      i0  => xr2_x1_23_sig,
      i1  => reg_p(0),
      q   => xr2_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_ins : oa2ao222_x2
   port map (
      i0  => xr2_x1_22_sig,
      i1  => no2_x1_5_sig,
      i2  => o2_x2_19_sig,
      i3  => xr2_x1_20_sig,
      i4  => xr2_x1_18_sig,
      q   => oa2ao222_x2_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_25_ins : xr2_x1
   port map (
      i0  => reg_b(0),
      i1  => zero_sig,
      q   => xr2_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_24_ins : xr2_x1
   port map (
      i0  => xr2_x1_25_sig,
      i1  => reg_p(0),
      q   => xr2_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_20_ins : o2_x2
   port map (
      i0  => ld_p,
      i1  => not_op,
      q   => o2_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_27_ins : xr2_x1
   port map (
      i0  => reg_b(0),
      i1  => zero_sig,
      q   => xr2_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_28_ins : xr2_x1
   port map (
      i0  => reg_p(0),
      i1  => zero_sig,
      q   => xr2_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_26_ins : xr2_x1
   port map (
      i0  => xr2_x1_28_sig,
      i1  => xr2_x1_27_sig,
      q   => xr2_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_6_ins : no2_x1
   port map (
      i0  => ld_p,
      i1  => not_op,
      nq  => no2_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_30_ins : xr2_x1
   port map (
      i0  => reg_b(0),
      i1  => zero_sig,
      q   => xr2_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_31_ins : xr2_x1
   port map (
      i0  => reg_p(0),
      i1  => zero_sig,
      q   => xr2_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_29_ins : xr2_x1
   port map (
      i0  => xr2_x1_31_sig,
      i1  => xr2_x1_30_sig,
      q   => xr2_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_2_ins : oa2ao222_x2
   port map (
      i0  => xr2_x1_29_sig,
      i1  => no2_x1_6_sig,
      i2  => xr2_x1_26_sig,
      i3  => o2_x2_20_sig,
      i4  => xr2_x1_24_sig,
      q   => oa2ao222_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_32_ins : xr2_x1
   port map (
      i0  => reg_b(0),
      i1  => zero_sig,
      q   => xr2_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_6_ins : nxr2_x1
   port map (
      i0  => xr2_x1_32_sig,
      i1  => reg_p(0),
      nq  => nxr2_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_7_ins : no2_x1
   port map (
      i0  => ld_p,
      i1  => reg_a(3),
      nq  => no2_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_2_ins : nao2o22_x1
   port map (
      i0  => no2_x1_7_sig,
      i1  => nxr2_x1_6_sig,
      i2  => not_reg_a(3),
      i3  => ld_p,
      nq  => nao2o22_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_34_ins : xr2_x1
   port map (
      i0  => reg_b(0),
      i1  => zero_sig,
      q   => xr2_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_35_ins : xr2_x1
   port map (
      i0  => reg_p(0),
      i1  => zero_sig,
      q   => xr2_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_33_ins : xr2_x1
   port map (
      i0  => xr2_x1_35_sig,
      i1  => xr2_x1_34_sig,
      q   => xr2_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_ins : mx3_x2
   port map (
      cmd0 => not_final_a,
      cmd1 => shift_p,
      i0   => xr2_x1_33_sig,
      i1   => nao2o22_x1_2_sig,
      i2   => oa2ao222_x2_2_sig,
      q    => mx3_x2_sig,
      vdd  => vdd,
      vss  => vss
   );

nmx3_x1_ins : nmx3_x1
   port map (
      cmd0 => not_reg_p(4),
      cmd1 => not_shift_p,
      i0   => mx3_x2_sig,
      i1   => oa2ao222_x2_sig,
      i2   => nao2o22_x1_sig,
      nq   => nmx3_x1_sig,
      vdd  => vdd,
      vss  => vss
   );

o2_x2_21_ins : o2_x2
   port map (
      i0  => clr_p,
      i1  => reset,
      q   => o2_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_9_ins : na2_x1
   port map (
      i0  => final_a,
      i1  => reg_p(4),
      nq  => na2_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_ins : noa2ao222_x1
   port map (
      i0  => na2_x1_9_sig,
      i1  => o2_x2_21_sig,
      i2  => nmx3_x1_sig,
      i3  => noa22_x1_15_sig,
      i4  => on12_x1_6_sig,
      nq  => noa2ao222_x1_sig,
      vdd => vdd,
      vss => vss
   );

reg_p_0_ins : sff1_x4
   port map (
      ck  => clk,
      i   => noa2ao222_x1_sig,
      q   => reg_p(0),
      vdd => vdd,
      vss => vss
   );

o2_x2_22_ins : o2_x2
   port map (
      i0  => ld_p,
      i1  => not_reg_p(0),
      q   => o2_x2_22_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_37_ins : xr2_x1
   port map (
      i0  => reg_p(1),
      i1  => reg_b(1),
      q   => xr2_x1_37_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_36_ins : xr2_x1
   port map (
      i0  => rtlcarry_11(1),
      i1  => xr2_x1_37_sig,
      q   => xr2_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_7_ins : on12_x1
   port map (
      i0  => xr2_x1_36_sig,
      i1  => not_ld_p,
      q   => on12_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_2_ins : oa22_x2
   port map (
      i0  => on12_x1_7_sig,
      i1  => o2_x2_22_sig,
      i2  => not_shift_p,
      q   => oa22_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_39_ins : xr2_x1
   port map (
      i0  => reg_p(1),
      i1  => reg_b(1),
      q   => xr2_x1_39_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_38_ins : xr2_x1
   port map (
      i0  => rtlcarry_11(1),
      i1  => xr2_x1_39_sig,
      q   => xr2_x1_38_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_10_ins : nao22_x1
   port map (
      i0  => ld_p,
      i1  => not_op,
      i2  => xr2_x1_38_sig,
      nq  => nao22_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_40_ins : xr2_x1
   port map (
      i0  => rtlcarry_9(1),
      i1  => reg_b(1),
      q   => xr2_x1_40_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_7_ins : nxr2_x1
   port map (
      i0  => xr2_x1_40_sig,
      i1  => reg_p(1),
      nq  => nxr2_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_24_ins : o2_x2
   port map (
      i0  => ld_p,
      i1  => not_op,
      q   => o2_x2_24_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_23_ins : o2_x2
   port map (
      i0  => o2_x2_24_sig,
      i1  => nxr2_x1_7_sig,
      q   => o2_x2_23_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_3_ins : oa22_x2
   port map (
      i0  => o2_x2_23_sig,
      i1  => nao22_x1_10_sig,
      i2  => shift_p,
      q   => oa22_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_ins : oa22_x2
   port map (
      i0  => oa22_x2_3_sig,
      i1  => oa22_x2_2_sig,
      i2  => reg_p(4),
      q   => oa22_x2_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_42_ins : xr2_x1
   port map (
      i0  => reg_p(1),
      i1  => reg_b(1),
      q   => xr2_x1_42_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_41_ins : xr2_x1
   port map (
      i0  => rtlcarry_11(1),
      i1  => xr2_x1_42_sig,
      q   => xr2_x1_41_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_8_ins : no2_x1
   port map (
      i0  => ld_p,
      i1  => not_op,
      nq  => no2_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_44_ins : xr2_x1
   port map (
      i0  => rtlcarry_7(1),
      i1  => not_reg_b(1),
      q   => xr2_x1_44_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_45_ins : xr2_x1
   port map (
      i0  => rtlcarry_5(1),
      i1  => reg_p(1),
      q   => xr2_x1_45_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_43_ins : xr2_x1
   port map (
      i0  => xr2_x1_45_sig,
      i1  => xr2_x1_44_sig,
      q   => xr2_x1_43_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_4_ins : oa2ao222_x2
   port map (
      i0  => xr2_x1_43_sig,
      i1  => no2_x1_8_sig,
      i2  => ld_p,
      i3  => not_op,
      i4  => xr2_x1_41_sig,
      q   => oa2ao222_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_46_ins : xr2_x1
   port map (
      i0  => reg_p(1),
      i1  => reg_b(1),
      q   => xr2_x1_46_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_8_ins : nxr2_x1
   port map (
      i0  => rtlcarry_11(1),
      i1  => xr2_x1_46_sig,
      nq  => nxr2_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_3_ins : nao2o22_x1
   port map (
      i0  => not_ld_p,
      i1  => nxr2_x1_8_sig,
      i2  => not_reg_p(0),
      i3  => ld_p,
      nq  => nao2o22_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_48_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(1),
      i1  => not_reg_b(1),
      q   => xr2_x1_48_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_49_ins : xr2_x1
   port map (
      i0  => rtlcarry_1(1),
      i1  => reg_p(1),
      q   => xr2_x1_49_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_47_ins : xr2_x1
   port map (
      i0  => xr2_x1_49_sig,
      i1  => xr2_x1_48_sig,
      q   => xr2_x1_47_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_2_ins : nmx3_x1
   port map (
      cmd0 => not_final_a,
      cmd1 => shift_p,
      i0   => xr2_x1_47_sig,
      i1   => nao2o22_x1_3_sig,
      i2   => oa2ao222_x2_4_sig,
      nq   => nmx3_x1_2_sig,
      vdd  => vdd,
      vss  => vss
   );

no3_x1_13_ins : no3_x1
   port map (
      i0  => op,
      i1  => shift_p,
      i2  => ld_p,
      nq  => no3_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_ins : o3_x2
   port map (
      i0  => clr_p,
      i1  => reset,
      i2  => no3_x1_13_sig,
      q   => o3_x2_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_10_ins : na2_x1
   port map (
      i0  => final_a,
      i1  => reg_p(4),
      nq  => na2_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_3_ins : oa2ao222_x2
   port map (
      i0  => na2_x1_10_sig,
      i1  => o3_x2_sig,
      i2  => nmx3_x1_2_sig,
      i3  => not_reg_p(4),
      i4  => oa22_x2_sig,
      q   => oa2ao222_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_15_ins : no3_x1
   port map (
      i0  => op,
      i1  => shift_p,
      i2  => ld_p,
      nq  => no3_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_14_ins : no3_x1
   port map (
      i0  => clr_p,
      i1  => no3_x1_15_sig,
      i2  => reset,
      nq  => no3_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_4_ins : oa22_x2
   port map (
      i0  => reg_p(4),
      i1  => final_a,
      i2  => no3_x1_14_sig,
      q   => oa22_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_25_ins : o2_x2
   port map (
      i0  => clr_p,
      i1  => reset,
      q   => o2_x2_25_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_11_ins : na2_x1
   port map (
      i0  => final_a,
      i1  => reg_p(4),
      nq  => na2_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_2_ins : noa2ao222_x1
   port map (
      i0  => na2_x1_11_sig,
      i1  => o2_x2_25_sig,
      i2  => oa22_x2_4_sig,
      i3  => not_reg_p(1),
      i4  => oa2ao222_x2_3_sig,
      nq  => noa2ao222_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

reg_p_1_ins : sff1_x4
   port map (
      ck  => clk,
      i   => noa2ao222_x1_2_sig,
      q   => reg_p(1),
      vdd => vdd,
      vss => vss
   );

o2_x2_26_ins : o2_x2
   port map (
      i0  => ld_p,
      i1  => not_reg_p(1),
      q   => o2_x2_26_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_51_ins : xr2_x1
   port map (
      i0  => reg_p(2),
      i1  => reg_b(2),
      q   => xr2_x1_51_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_50_ins : xr2_x1
   port map (
      i0  => rtlcarry_11(2),
      i1  => xr2_x1_51_sig,
      q   => xr2_x1_50_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_8_ins : on12_x1
   port map (
      i0  => xr2_x1_50_sig,
      i1  => not_ld_p,
      q   => on12_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_6_ins : oa22_x2
   port map (
      i0  => on12_x1_8_sig,
      i1  => o2_x2_26_sig,
      i2  => not_shift_p,
      q   => oa22_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_52_ins : xr2_x1
   port map (
      i0  => reg_p(2),
      i1  => reg_b(2),
      q   => xr2_x1_52_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_9_ins : nxr2_x1
   port map (
      i0  => rtlcarry_9(2),
      i1  => xr2_x1_52_sig,
      nq  => nxr2_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_28_ins : o2_x2
   port map (
      i0  => ld_p,
      i1  => not_op,
      q   => o2_x2_28_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_27_ins : o2_x2
   port map (
      i0  => o2_x2_28_sig,
      i1  => nxr2_x1_9_sig,
      q   => o2_x2_27_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_54_ins : xr2_x1
   port map (
      i0  => reg_p(2),
      i1  => reg_b(2),
      q   => xr2_x1_54_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_53_ins : xr2_x1
   port map (
      i0  => rtlcarry_11(2),
      i1  => xr2_x1_54_sig,
      q   => xr2_x1_53_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_11_ins : nao22_x1
   port map (
      i0  => ld_p,
      i1  => not_op,
      i2  => xr2_x1_53_sig,
      nq  => nao22_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_7_ins : oa22_x2
   port map (
      i0  => nao22_x1_11_sig,
      i1  => o2_x2_27_sig,
      i2  => shift_p,
      q   => oa22_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_5_ins : oa22_x2
   port map (
      i0  => oa22_x2_7_sig,
      i1  => oa22_x2_6_sig,
      i2  => reg_p(4),
      q   => oa22_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_56_ins : xr2_x1
   port map (
      i0  => reg_p(2),
      i1  => reg_b(2),
      q   => xr2_x1_56_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_55_ins : xr2_x1
   port map (
      i0  => rtlcarry_11(2),
      i1  => xr2_x1_56_sig,
      q   => xr2_x1_55_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_9_ins : no2_x1
   port map (
      i0  => ld_p,
      i1  => not_op,
      nq  => no2_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_58_ins : xr2_x1
   port map (
      i0  => rtlcarry_7(2),
      i1  => not_reg_b(2),
      q   => xr2_x1_58_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_59_ins : xr2_x1
   port map (
      i0  => rtlcarry_5(2),
      i1  => reg_p(2),
      q   => xr2_x1_59_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_57_ins : xr2_x1
   port map (
      i0  => xr2_x1_59_sig,
      i1  => xr2_x1_58_sig,
      q   => xr2_x1_57_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_6_ins : oa2ao222_x2
   port map (
      i0  => xr2_x1_57_sig,
      i1  => no2_x1_9_sig,
      i2  => ld_p,
      i3  => not_op,
      i4  => xr2_x1_55_sig,
      q   => oa2ao222_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_60_ins : xr2_x1
   port map (
      i0  => reg_p(2),
      i1  => reg_b(2),
      q   => xr2_x1_60_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_10_ins : nxr2_x1
   port map (
      i0  => rtlcarry_11(2),
      i1  => xr2_x1_60_sig,
      nq  => nxr2_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_4_ins : nao2o22_x1
   port map (
      i0  => not_ld_p,
      i1  => nxr2_x1_10_sig,
      i2  => not_reg_p(1),
      i3  => ld_p,
      nq  => nao2o22_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_62_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(2),
      i1  => not_reg_b(2),
      q   => xr2_x1_62_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_63_ins : xr2_x1
   port map (
      i0  => rtlcarry_1(2),
      i1  => reg_p(2),
      q   => xr2_x1_63_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_61_ins : xr2_x1
   port map (
      i0  => xr2_x1_63_sig,
      i1  => xr2_x1_62_sig,
      q   => xr2_x1_61_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_3_ins : nmx3_x1
   port map (
      cmd0 => not_final_a,
      cmd1 => shift_p,
      i0   => xr2_x1_61_sig,
      i1   => nao2o22_x1_4_sig,
      i2   => oa2ao222_x2_6_sig,
      nq   => nmx3_x1_3_sig,
      vdd  => vdd,
      vss  => vss
   );

no3_x1_16_ins : no3_x1
   port map (
      i0  => op,
      i1  => shift_p,
      i2  => ld_p,
      nq  => no3_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_2_ins : o3_x2
   port map (
      i0  => clr_p,
      i1  => reset,
      i2  => no3_x1_16_sig,
      q   => o3_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_12_ins : na2_x1
   port map (
      i0  => final_a,
      i1  => reg_p(4),
      nq  => na2_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_5_ins : oa2ao222_x2
   port map (
      i0  => na2_x1_12_sig,
      i1  => o3_x2_2_sig,
      i2  => nmx3_x1_3_sig,
      i3  => not_reg_p(4),
      i4  => oa22_x2_5_sig,
      q   => oa2ao222_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_18_ins : no3_x1
   port map (
      i0  => op,
      i1  => shift_p,
      i2  => ld_p,
      nq  => no3_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_17_ins : no3_x1
   port map (
      i0  => clr_p,
      i1  => no3_x1_18_sig,
      i2  => reset,
      nq  => no3_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_8_ins : oa22_x2
   port map (
      i0  => reg_p(4),
      i1  => final_a,
      i2  => no3_x1_17_sig,
      q   => oa22_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_29_ins : o2_x2
   port map (
      i0  => clr_p,
      i1  => reset,
      q   => o2_x2_29_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_13_ins : na2_x1
   port map (
      i0  => final_a,
      i1  => reg_p(4),
      nq  => na2_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_3_ins : noa2ao222_x1
   port map (
      i0  => na2_x1_13_sig,
      i1  => o2_x2_29_sig,
      i2  => oa22_x2_8_sig,
      i3  => not_reg_p(2),
      i4  => oa2ao222_x2_5_sig,
      nq  => noa2ao222_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

reg_p_2_ins : sff1_x4
   port map (
      ck  => clk,
      i   => noa2ao222_x1_3_sig,
      q   => reg_p(2),
      vdd => vdd,
      vss => vss
   );

no3_x1_20_ins : no3_x1
   port map (
      i0  => op,
      i1  => shift_p,
      i2  => ld_p,
      nq  => no3_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_19_ins : no3_x1
   port map (
      i0  => clr_p,
      i1  => no3_x1_20_sig,
      i2  => reset,
      nq  => no3_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_16_ins : noa22_x1
   port map (
      i0  => reg_p(4),
      i1  => final_a,
      i2  => no3_x1_19_sig,
      nq  => noa22_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_14_ins : na2_x1
   port map (
      i0  => noa22_x1_16_sig,
      i1  => reg_p(3),
      nq  => na2_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_22_ins : no3_x1
   port map (
      i0  => op,
      i1  => shift_p,
      i2  => ld_p,
      nq  => no3_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_21_ins : no3_x1
   port map (
      i0  => clr_p,
      i1  => no3_x1_22_sig,
      i2  => reset,
      nq  => no3_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_17_ins : noa22_x1
   port map (
      i0  => reg_p(4),
      i1  => final_a,
      i2  => no3_x1_21_sig,
      nq  => noa22_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_64_ins : xr2_x1
   port map (
      i0  => rtlcarry_11(3),
      i1  => reg_b(3),
      q   => xr2_x1_64_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_11_ins : nxr2_x1
   port map (
      i0  => xr2_x1_64_sig,
      i1  => reg_p(3),
      nq  => nxr2_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_5_ins : nao2o22_x1
   port map (
      i0  => not_ld_p,
      i1  => nxr2_x1_11_sig,
      i2  => not_reg_p(2),
      i3  => ld_p,
      nq  => nao2o22_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_66_ins : xr2_x1
   port map (
      i0  => rtlcarry_11(3),
      i1  => reg_b(3),
      q   => xr2_x1_66_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_65_ins : xr2_x1
   port map (
      i0  => xr2_x1_66_sig,
      i1  => reg_p(3),
      q   => xr2_x1_65_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_10_ins : no2_x1
   port map (
      i0  => ld_p,
      i1  => not_op,
      nq  => no2_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_68_ins : xr2_x1
   port map (
      i0  => rtlcarry_9(3),
      i1  => reg_b(3),
      q   => xr2_x1_68_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_67_ins : xr2_x1
   port map (
      i0  => xr2_x1_68_sig,
      i1  => reg_p(3),
      q   => xr2_x1_67_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_7_ins : oa2ao222_x2
   port map (
      i0  => xr2_x1_67_sig,
      i1  => no2_x1_10_sig,
      i2  => not_op,
      i3  => ld_p,
      i4  => xr2_x1_65_sig,
      q   => oa2ao222_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_69_ins : xr2_x1
   port map (
      i0  => rtlcarry_11(3),
      i1  => reg_b(3),
      q   => xr2_x1_69_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_12_ins : nxr2_x1
   port map (
      i0  => xr2_x1_69_sig,
      i1  => reg_p(3),
      nq  => nxr2_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_6_ins : nao2o22_x1
   port map (
      i0  => not_ld_p,
      i1  => nxr2_x1_12_sig,
      i2  => not_reg_p(2),
      i3  => ld_p,
      nq  => nao2o22_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_71_ins : xr2_x1
   port map (
      i0  => rtlcarry_11(3),
      i1  => reg_b(3),
      q   => xr2_x1_71_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_70_ins : xr2_x1
   port map (
      i0  => xr2_x1_71_sig,
      i1  => reg_p(3),
      q   => xr2_x1_70_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_11_ins : no2_x1
   port map (
      i0  => ld_p,
      i1  => not_op,
      nq  => no2_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_73_ins : xr2_x1
   port map (
      i0  => rtlcarry_7(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_73_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_74_ins : xr2_x1
   port map (
      i0  => rtlcarry_5(3),
      i1  => reg_p(3),
      q   => xr2_x1_74_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_72_ins : xr2_x1
   port map (
      i0  => xr2_x1_74_sig,
      i1  => xr2_x1_73_sig,
      q   => xr2_x1_72_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_8_ins : oa2ao222_x2
   port map (
      i0  => xr2_x1_72_sig,
      i1  => no2_x1_11_sig,
      i2  => not_op,
      i3  => ld_p,
      i4  => xr2_x1_70_sig,
      q   => oa2ao222_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_76_ins : xr2_x1
   port map (
      i0  => rtlcarry_1(3),
      i1  => reg_p(3),
      q   => xr2_x1_76_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_77_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_77_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_75_ins : xr2_x1
   port map (
      i0  => xr2_x1_77_sig,
      i1  => xr2_x1_76_sig,
      q   => xr2_x1_75_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_2_ins : mx3_x2
   port map (
      cmd0 => not_final_a,
      cmd1 => not_shift_p,
      i0   => xr2_x1_75_sig,
      i1   => oa2ao222_x2_8_sig,
      i2   => nao2o22_x1_6_sig,
      q    => mx3_x2_2_sig,
      vdd  => vdd,
      vss  => vss
   );

nmx3_x1_4_ins : nmx3_x1
   port map (
      cmd0 => not_reg_p(4),
      cmd1 => not_shift_p,
      i0   => mx3_x2_2_sig,
      i1   => oa2ao222_x2_7_sig,
      i2   => nao2o22_x1_5_sig,
      nq   => nmx3_x1_4_sig,
      vdd  => vdd,
      vss  => vss
   );

o2_x2_30_ins : o2_x2
   port map (
      i0  => clr_p,
      i1  => reset,
      q   => o2_x2_30_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_15_ins : na2_x1
   port map (
      i0  => final_a,
      i1  => reg_p(4),
      nq  => na2_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_4_ins : noa2ao222_x1
   port map (
      i0  => na2_x1_15_sig,
      i1  => o2_x2_30_sig,
      i2  => nmx3_x1_4_sig,
      i3  => noa22_x1_17_sig,
      i4  => na2_x1_14_sig,
      nq  => noa2ao222_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

reg_p_3_ins : sff1_x4
   port map (
      ck  => clk,
      i   => noa2ao222_x1_4_sig,
      q   => reg_p(3),
      vdd => vdd,
      vss => vss
   );

na2_x1_16_ins : na2_x1
   port map (
      i0  => op,
      i1  => not_shift_p,
      nq  => na2_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_12_ins : no2_x1
   port map (
      i0  => not_rtlcarry_7(3),
      i1  => reg_b(3),
      nq  => no2_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_80_ins : xr2_x1
   port map (
      i0  => no2_x1_12_sig,
      i1  => zero_sig,
      q   => xr2_x1_80_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_79_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_80_sig,
      q   => xr2_x1_79_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_81_ins : xr2_x1
   port map (
      i0  => rtlcarry_7(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_81_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_82_ins : xr2_x1
   port map (
      i0  => rtlcarry_7(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_82_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_ins : oa2a2a23_x2
   port map (
      i0  => xr2_x1_82_sig,
      i1  => reg_p(3),
      i2  => rtlcarry_5(3),
      i3  => reg_p(3),
      i4  => xr2_x1_81_sig,
      i5  => rtlcarry_5(3),
      q   => oa2a2a23_x2_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_78_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_sig,
      i1  => xr2_x1_79_sig,
      q   => xr2_x1_78_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_83_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_83_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_2_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_9(3),
      i3  => reg_p(3),
      i4  => reg_b(3),
      i5  => rtlcarry_9(3),
      q   => oa2a2a23_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_13_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_2_sig,
      i1  => xr2_x1_83_sig,
      nq  => nxr2_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_31_ins : o2_x2
   port map (
      i0  => reset,
      i1  => ld_p,
      q   => o2_x2_31_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_13_ins : no2_x1
   port map (
      i0  => o2_x2_31_sig,
      i1  => nxr2_x1_13_sig,
      nq  => no2_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_17_ins : na2_x1
   port map (
      i0  => no2_x1_13_sig,
      i1  => xr2_x1_78_sig,
      nq  => na2_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_85_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_85_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_3_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_11(3),
      i3  => reg_p(3),
      i4  => rtlcarry_11(3),
      i5  => reg_b(3),
      q   => oa2a2a23_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_84_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_3_sig,
      i1  => xr2_x1_85_sig,
      q   => xr2_x1_84_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_2_ins : a2_x2
   port map (
      i0  => ld_p,
      i1  => not_reset,
      q   => a2_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_18_ins : na2_x1
   port map (
      i0  => a2_x2_2_sig,
      i1  => xr2_x1_84_sig,
      nq  => na2_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_18_ins : noa22_x1
   port map (
      i0  => na2_x1_18_sig,
      i1  => na2_x1_17_sig,
      i2  => na2_x1_16_sig,
      nq  => noa22_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_86_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_86_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_4_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_11(3),
      i3  => reg_p(3),
      i4  => rtlcarry_11(3),
      i5  => reg_b(3),
      q   => oa2a2a23_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_14_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_4_sig,
      i1  => xr2_x1_86_sig,
      nq  => nxr2_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_19_ins : na2_x1
   port map (
      i0  => ld_p,
      i1  => not_reset,
      nq  => na2_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_14_ins : no2_x1
   port map (
      i0  => na2_x1_19_sig,
      i1  => nxr2_x1_14_sig,
      nq  => no2_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_3_ins : a2_x2
   port map (
      i0  => not_clr_p,
      i1  => reg_p(3),
      q   => a2_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_88_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_88_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_6_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_9(3),
      i3  => reg_p(3),
      i4  => reg_b(3),
      i5  => rtlcarry_9(3),
      q   => oa2a2a23_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_87_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_6_sig,
      i1  => xr2_x1_88_sig,
      q   => xr2_x1_87_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_15_ins : no2_x1
   port map (
      i0  => reset,
      i1  => ld_p,
      nq  => no2_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_20_ins : na2_x1
   port map (
      i0  => no2_x1_15_sig,
      i1  => xr2_x1_87_sig,
      nq  => na2_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_16_ins : no2_x1
   port map (
      i0  => not_rtlcarry_7(3),
      i1  => reg_b(3),
      nq  => no2_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_90_ins : xr2_x1
   port map (
      i0  => no2_x1_16_sig,
      i1  => zero_sig,
      q   => xr2_x1_90_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_89_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_90_sig,
      q   => xr2_x1_89_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_91_ins : xr2_x1
   port map (
      i0  => rtlcarry_7(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_91_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_92_ins : xr2_x1
   port map (
      i0  => rtlcarry_7(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_92_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_7_ins : oa2a2a23_x2
   port map (
      i0  => xr2_x1_92_sig,
      i1  => reg_p(3),
      i2  => rtlcarry_5(3),
      i3  => reg_p(3),
      i4  => xr2_x1_91_sig,
      i5  => rtlcarry_5(3),
      q   => oa2a2a23_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_15_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_7_sig,
      i1  => xr2_x1_89_sig,
      nq  => nxr2_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_93_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_93_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_8_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_11(3),
      i3  => reg_p(3),
      i4  => rtlcarry_11(3),
      i5  => reg_b(3),
      q   => oa2a2a23_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_16_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_8_sig,
      i1  => xr2_x1_93_sig,
      nq  => nxr2_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_21_ins : na2_x1
   port map (
      i0  => ld_p,
      i1  => not_reset,
      nq  => na2_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_8_ins : nao2o22_x1
   port map (
      i0  => na2_x1_21_sig,
      i1  => nxr2_x1_16_sig,
      i2  => nxr2_x1_15_sig,
      i3  => na2_x1_20_sig,
      nq  => nao2o22_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_94_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_94_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_9_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_11(3),
      i3  => reg_p(3),
      i4  => rtlcarry_11(3),
      i5  => reg_b(3),
      q   => oa2a2a23_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_17_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_9_sig,
      i1  => xr2_x1_94_sig,
      nq  => nxr2_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_9_ins : nao2o22_x1
   port map (
      i0  => reset,
      i1  => nxr2_x1_17_sig,
      i2  => ld_p,
      i3  => reset,
      nq  => nao2o22_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_4_ins : a2_x2
   port map (
      i0  => ld_p,
      i1  => not_reset,
      q   => a2_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_96_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_96_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_10_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_11(3),
      i3  => reg_p(3),
      i4  => rtlcarry_11(3),
      i5  => reg_b(3),
      q   => oa2a2a23_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_95_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_10_sig,
      i1  => xr2_x1_96_sig,
      q   => xr2_x1_95_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_5_ins : oa2a2a23_x2
   port map (
      i0  => xr2_x1_95_sig,
      i1  => a2_x2_4_sig,
      i2  => shift_p,
      i3  => nao2o22_x1_9_sig,
      i4  => nao2o22_x1_8_sig,
      i5  => op,
      q   => oa2a2a23_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_5_ins : noa2ao222_x1
   port map (
      i0  => oa2a2a23_x2_5_sig,
      i1  => a2_x2_3_sig,
      i2  => no2_x1_14_sig,
      i3  => noa22_x1_18_sig,
      i4  => not_clr_p,
      nq  => noa2ao222_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_22_ins : na2_x1
   port map (
      i0  => op,
      i1  => not_shift_p,
      nq  => na2_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_17_ins : no2_x1
   port map (
      i0  => not_rtlcarry_3(3),
      i1  => reg_b(3),
      nq  => no2_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_99_ins : xr2_x1
   port map (
      i0  => no2_x1_17_sig,
      i1  => zero_sig,
      q   => xr2_x1_99_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_98_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_99_sig,
      q   => xr2_x1_98_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_100_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_100_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_101_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_101_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_11_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => rtlcarry_1(3),
      i2  => rtlcarry_1(3),
      i3  => xr2_x1_101_sig,
      i4  => xr2_x1_100_sig,
      i5  => reg_p(3),
      q   => oa2a2a23_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_97_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_11_sig,
      i1  => xr2_x1_98_sig,
      q   => xr2_x1_97_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_103_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_103_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_12_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_9(3),
      i3  => reg_p(3),
      i4  => reg_b(3),
      i5  => rtlcarry_9(3),
      q   => oa2a2a23_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_102_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_12_sig,
      i1  => xr2_x1_103_sig,
      q   => xr2_x1_102_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_ins : a3_x2
   port map (
      i0  => not_reset,
      i1  => not_ld_p,
      i2  => xr2_x1_102_sig,
      q   => a3_x2_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_23_ins : na2_x1
   port map (
      i0  => a3_x2_sig,
      i1  => xr2_x1_97_sig,
      nq  => na2_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_18_ins : no2_x1
   port map (
      i0  => not_rtlcarry_3(3),
      i1  => reg_b(3),
      nq  => no2_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_106_ins : xr2_x1
   port map (
      i0  => no2_x1_18_sig,
      i1  => zero_sig,
      q   => xr2_x1_106_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_105_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_106_sig,
      q   => xr2_x1_105_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_107_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_107_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_108_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_108_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_13_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => rtlcarry_1(3),
      i2  => rtlcarry_1(3),
      i3  => xr2_x1_108_sig,
      i4  => xr2_x1_107_sig,
      i5  => reg_p(3),
      q   => oa2a2a23_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_104_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_13_sig,
      i1  => xr2_x1_105_sig,
      q   => xr2_x1_104_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_110_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_110_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_14_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_11(3),
      i3  => reg_p(3),
      i4  => rtlcarry_11(3),
      i5  => reg_b(3),
      q   => oa2a2a23_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_109_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_14_sig,
      i1  => xr2_x1_110_sig,
      q   => xr2_x1_109_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_2_ins : a3_x2
   port map (
      i0  => not_reset,
      i1  => ld_p,
      i2  => xr2_x1_109_sig,
      q   => a3_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_24_ins : na2_x1
   port map (
      i0  => a3_x2_2_sig,
      i1  => xr2_x1_104_sig,
      nq  => na2_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_19_ins : noa22_x1
   port map (
      i0  => na2_x1_24_sig,
      i1  => na2_x1_23_sig,
      i2  => na2_x1_22_sig,
      nq  => noa22_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_20_ins : no2_x1
   port map (
      i0  => not_rtlcarry_3(3),
      i1  => reg_b(3),
      nq  => no2_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_112_ins : xr2_x1
   port map (
      i0  => no2_x1_20_sig,
      i1  => zero_sig,
      q   => xr2_x1_112_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_111_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_112_sig,
      q   => xr2_x1_111_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_113_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_113_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_114_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_114_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_15_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => rtlcarry_1(3),
      i2  => rtlcarry_1(3),
      i3  => xr2_x1_114_sig,
      i4  => xr2_x1_113_sig,
      i5  => reg_p(3),
      q   => oa2a2a23_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_18_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_15_sig,
      i1  => xr2_x1_111_sig,
      nq  => nxr2_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_116_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_116_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_16_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_11(3),
      i3  => reg_p(3),
      i4  => rtlcarry_11(3),
      i5  => reg_b(3),
      q   => oa2a2a23_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_115_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_16_sig,
      i1  => xr2_x1_116_sig,
      q   => xr2_x1_115_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_ins : na3_x1
   port map (
      i0  => not_reset,
      i1  => ld_p,
      i2  => xr2_x1_115_sig,
      nq  => na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_19_ins : no2_x1
   port map (
      i0  => na3_x1_sig,
      i1  => nxr2_x1_18_sig,
      nq  => no2_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_5_ins : a2_x2
   port map (
      i0  => not_clr_p,
      i1  => reg_p(3),
      q   => a2_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_118_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_118_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_18_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_11(3),
      i3  => reg_p(3),
      i4  => rtlcarry_11(3),
      i5  => reg_b(3),
      q   => oa2a2a23_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_117_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_18_sig,
      i1  => xr2_x1_118_sig,
      q   => xr2_x1_117_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_2_ins : na3_x1
   port map (
      i0  => not_reset,
      i1  => ld_p,
      i2  => xr2_x1_117_sig,
      nq  => na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_21_ins : no2_x1
   port map (
      i0  => not_rtlcarry_3(3),
      i1  => reg_b(3),
      nq  => no2_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_120_ins : xr2_x1
   port map (
      i0  => no2_x1_21_sig,
      i1  => zero_sig,
      q   => xr2_x1_120_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_119_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_120_sig,
      q   => xr2_x1_119_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_121_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_121_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_122_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_122_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_19_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => rtlcarry_1(3),
      i2  => rtlcarry_1(3),
      i3  => xr2_x1_122_sig,
      i4  => xr2_x1_121_sig,
      i5  => reg_p(3),
      q   => oa2a2a23_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_19_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_19_sig,
      i1  => xr2_x1_119_sig,
      nq  => nxr2_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_124_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_124_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_20_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_9(3),
      i3  => reg_p(3),
      i4  => reg_b(3),
      i5  => rtlcarry_9(3),
      q   => oa2a2a23_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_123_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_20_sig,
      i1  => xr2_x1_124_sig,
      q   => xr2_x1_123_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_3_ins : na3_x1
   port map (
      i0  => not_reset,
      i1  => not_ld_p,
      i2  => xr2_x1_123_sig,
      nq  => na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_22_ins : no2_x1
   port map (
      i0  => not_rtlcarry_3(3),
      i1  => reg_b(3),
      nq  => no2_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_126_ins : xr2_x1
   port map (
      i0  => no2_x1_22_sig,
      i1  => zero_sig,
      q   => xr2_x1_126_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_125_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_126_sig,
      q   => xr2_x1_125_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_127_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_127_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_128_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_128_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_21_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => rtlcarry_1(3),
      i2  => rtlcarry_1(3),
      i3  => xr2_x1_128_sig,
      i4  => xr2_x1_127_sig,
      i5  => reg_p(3),
      q   => oa2a2a23_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_20_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_21_sig,
      i1  => xr2_x1_125_sig,
      nq  => nxr2_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_10_ins : nao2o22_x1
   port map (
      i0  => nxr2_x1_20_sig,
      i1  => na3_x1_3_sig,
      i2  => nxr2_x1_19_sig,
      i3  => na3_x1_2_sig,
      nq  => nao2o22_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_130_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_130_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_22_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_11(3),
      i3  => reg_p(3),
      i4  => rtlcarry_11(3),
      i5  => reg_b(3),
      q   => oa2a2a23_x2_22_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_129_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_22_sig,
      i1  => xr2_x1_130_sig,
      q   => xr2_x1_129_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_25_ins : na2_x1
   port map (
      i0  => not_reset,
      i1  => xr2_x1_129_sig,
      nq  => na2_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_23_ins : no2_x1
   port map (
      i0  => not_rtlcarry_3(3),
      i1  => reg_b(3),
      nq  => no2_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_132_ins : xr2_x1
   port map (
      i0  => no2_x1_23_sig,
      i1  => zero_sig,
      q   => xr2_x1_132_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_131_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_132_sig,
      q   => xr2_x1_131_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_133_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_133_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_134_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_134_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_23_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => rtlcarry_1(3),
      i2  => rtlcarry_1(3),
      i3  => xr2_x1_134_sig,
      i4  => xr2_x1_133_sig,
      i5  => reg_p(3),
      q   => oa2a2a23_x2_23_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_21_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_23_sig,
      i1  => xr2_x1_131_sig,
      nq  => nxr2_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_32_ins : o2_x2
   port map (
      i0  => reset,
      i1  => ld_p,
      q   => o2_x2_32_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_24_ins : no2_x1
   port map (
      i0  => not_rtlcarry_3(3),
      i1  => reg_b(3),
      nq  => no2_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_136_ins : xr2_x1
   port map (
      i0  => no2_x1_24_sig,
      i1  => zero_sig,
      q   => xr2_x1_136_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_135_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_136_sig,
      q   => xr2_x1_135_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_137_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_137_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_138_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_138_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_24_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => rtlcarry_1(3),
      i2  => rtlcarry_1(3),
      i3  => xr2_x1_138_sig,
      i4  => xr2_x1_137_sig,
      i5  => reg_p(3),
      q   => oa2a2a23_x2_24_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_22_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_24_sig,
      i1  => xr2_x1_135_sig,
      nq  => nxr2_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_11_ins : nao2o22_x1
   port map (
      i0  => nxr2_x1_22_sig,
      i1  => o2_x2_32_sig,
      i2  => nxr2_x1_21_sig,
      i3  => na2_x1_25_sig,
      nq  => nao2o22_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_140_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_140_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_25_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_11(3),
      i3  => reg_p(3),
      i4  => rtlcarry_11(3),
      i5  => reg_b(3),
      q   => oa2a2a23_x2_25_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_139_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_25_sig,
      i1  => xr2_x1_140_sig,
      q   => xr2_x1_139_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_3_ins : a3_x2
   port map (
      i0  => not_reset,
      i1  => ld_p,
      i2  => xr2_x1_139_sig,
      q   => a3_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_25_ins : no2_x1
   port map (
      i0  => not_rtlcarry_3(3),
      i1  => reg_b(3),
      nq  => no2_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_143_ins : xr2_x1
   port map (
      i0  => no2_x1_25_sig,
      i1  => zero_sig,
      q   => xr2_x1_143_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_142_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_143_sig,
      q   => xr2_x1_142_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_144_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_144_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_145_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_145_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_26_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => rtlcarry_1(3),
      i2  => rtlcarry_1(3),
      i3  => xr2_x1_145_sig,
      i4  => xr2_x1_144_sig,
      i5  => reg_p(3),
      q   => oa2a2a23_x2_26_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_141_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_26_sig,
      i1  => xr2_x1_142_sig,
      q   => xr2_x1_141_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_17_ins : oa2a2a23_x2
   port map (
      i0  => xr2_x1_141_sig,
      i1  => a3_x2_3_sig,
      i2  => shift_p,
      i3  => nao2o22_x1_11_sig,
      i4  => nao2o22_x1_10_sig,
      i5  => op,
      q   => oa2a2a23_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_6_ins : noa2ao222_x1
   port map (
      i0  => oa2a2a23_x2_17_sig,
      i1  => a2_x2_5_sig,
      i2  => no2_x1_19_sig,
      i3  => noa22_x1_19_sig,
      i4  => not_clr_p,
      nq  => noa2ao222_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_7_ins : nao2o22_x1
   port map (
      i0  => not_final_a,
      i1  => noa2ao222_x1_6_sig,
      i2  => noa2ao222_x1_5_sig,
      i3  => final_a,
      nq  => nao2o22_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_27_ins : no2_x1
   port map (
      i0  => not_rtlcarry_7(3),
      i1  => reg_b(3),
      nq  => no2_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_148_ins : xr2_x1
   port map (
      i0  => no2_x1_27_sig,
      i1  => zero_sig,
      q   => xr2_x1_148_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_147_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_148_sig,
      q   => xr2_x1_147_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_149_ins : xr2_x1
   port map (
      i0  => rtlcarry_7(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_149_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_150_ins : xr2_x1
   port map (
      i0  => rtlcarry_7(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_150_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_27_ins : oa2a2a23_x2
   port map (
      i0  => xr2_x1_150_sig,
      i1  => reg_p(3),
      i2  => rtlcarry_5(3),
      i3  => reg_p(3),
      i4  => xr2_x1_149_sig,
      i5  => rtlcarry_5(3),
      q   => oa2a2a23_x2_27_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_146_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_27_sig,
      i1  => xr2_x1_147_sig,
      q   => xr2_x1_146_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_151_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_151_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_28_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_9(3),
      i3  => reg_p(3),
      i4  => reg_b(3),
      i5  => rtlcarry_9(3),
      q   => oa2a2a23_x2_28_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_23_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_28_sig,
      i1  => xr2_x1_151_sig,
      nq  => nxr2_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_ins : na4_x1
   port map (
      i0  => not_clr_p,
      i1  => not_shift_p,
      i2  => op,
      i3  => not_final_a,
      nq  => na4_x1_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_3_ins : o3_x2
   port map (
      i0  => reset,
      i1  => ld_p,
      i2  => na4_x1_sig,
      q   => o3_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_33_ins : o2_x2
   port map (
      i0  => o3_x2_3_sig,
      i1  => nxr2_x1_23_sig,
      q   => o2_x2_33_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_26_ins : no2_x1
   port map (
      i0  => o2_x2_33_sig,
      i1  => xr2_x1_146_sig,
      nq  => no2_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_152_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_152_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_29_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_11(3),
      i3  => reg_p(3),
      i4  => rtlcarry_11(3),
      i5  => reg_b(3),
      q   => oa2a2a23_x2_29_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_24_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_29_sig,
      i1  => xr2_x1_152_sig,
      nq  => nxr2_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_4_ins : o3_x2
   port map (
      i0  => reset,
      i1  => not_ld_p,
      i2  => nxr2_x1_24_sig,
      q   => o3_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_29_ins : no2_x1
   port map (
      i0  => not_rtlcarry_3(3),
      i1  => reg_b(3),
      nq  => no2_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_155_ins : xr2_x1
   port map (
      i0  => no2_x1_29_sig,
      i1  => zero_sig,
      q   => xr2_x1_155_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_154_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_155_sig,
      q   => xr2_x1_154_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_156_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_156_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_157_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_157_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_30_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => rtlcarry_1(3),
      i2  => rtlcarry_1(3),
      i3  => xr2_x1_157_sig,
      i4  => xr2_x1_156_sig,
      i5  => reg_p(3),
      q   => oa2a2a23_x2_30_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_153_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_30_sig,
      i1  => xr2_x1_154_sig,
      q   => xr2_x1_153_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_158_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_158_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_31_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_9(3),
      i3  => reg_p(3),
      i4  => reg_b(3),
      i5  => rtlcarry_9(3),
      q   => oa2a2a23_x2_31_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_25_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_31_sig,
      i1  => xr2_x1_158_sig,
      nq  => nxr2_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_5_ins : o3_x2
   port map (
      i0  => reset,
      i1  => ld_p,
      i2  => nxr2_x1_25_sig,
      q   => o3_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_30_ins : no2_x1
   port map (
      i0  => not_rtlcarry_3(3),
      i1  => reg_b(3),
      nq  => no2_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_161_ins : xr2_x1
   port map (
      i0  => no2_x1_30_sig,
      i1  => zero_sig,
      q   => xr2_x1_161_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_160_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_161_sig,
      q   => xr2_x1_160_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_162_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_162_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_163_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_163_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_32_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => rtlcarry_1(3),
      i2  => rtlcarry_1(3),
      i3  => xr2_x1_163_sig,
      i4  => xr2_x1_162_sig,
      i5  => reg_p(3),
      q   => oa2a2a23_x2_32_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_159_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_32_sig,
      i1  => xr2_x1_160_sig,
      q   => xr2_x1_159_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_12_ins : nao2o22_x1
   port map (
      i0  => xr2_x1_159_sig,
      i1  => o3_x2_5_sig,
      i2  => xr2_x1_153_sig,
      i3  => o3_x2_4_sig,
      nq  => nao2o22_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_165_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_165_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_33_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_11(3),
      i3  => reg_p(3),
      i4  => rtlcarry_11(3),
      i5  => reg_b(3),
      q   => oa2a2a23_x2_33_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_164_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_33_sig,
      i1  => xr2_x1_165_sig,
      q   => xr2_x1_164_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_9_ins : on12_x1
   port map (
      i0  => xr2_x1_164_sig,
      i1  => reset,
      q   => on12_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_31_ins : no2_x1
   port map (
      i0  => not_rtlcarry_3(3),
      i1  => reg_b(3),
      nq  => no2_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_168_ins : xr2_x1
   port map (
      i0  => no2_x1_31_sig,
      i1  => zero_sig,
      q   => xr2_x1_168_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_167_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_168_sig,
      q   => xr2_x1_167_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_169_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_169_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_170_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_170_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_34_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => rtlcarry_1(3),
      i2  => rtlcarry_1(3),
      i3  => xr2_x1_170_sig,
      i4  => xr2_x1_169_sig,
      i5  => reg_p(3),
      q   => oa2a2a23_x2_34_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_166_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_34_sig,
      i1  => xr2_x1_167_sig,
      q   => xr2_x1_166_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_34_ins : o2_x2
   port map (
      i0  => reset,
      i1  => ld_p,
      q   => o2_x2_34_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_32_ins : no2_x1
   port map (
      i0  => not_rtlcarry_3(3),
      i1  => reg_b(3),
      nq  => no2_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_173_ins : xr2_x1
   port map (
      i0  => no2_x1_32_sig,
      i1  => zero_sig,
      q   => xr2_x1_173_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_172_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_173_sig,
      q   => xr2_x1_172_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_174_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_174_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_175_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_175_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_35_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => rtlcarry_1(3),
      i2  => rtlcarry_1(3),
      i3  => xr2_x1_175_sig,
      i4  => xr2_x1_174_sig,
      i5  => reg_p(3),
      q   => oa2a2a23_x2_35_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_171_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_35_sig,
      i1  => xr2_x1_172_sig,
      q   => xr2_x1_171_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_13_ins : nao2o22_x1
   port map (
      i0  => xr2_x1_171_sig,
      i1  => o2_x2_34_sig,
      i2  => xr2_x1_166_sig,
      i3  => on12_x1_9_sig,
      nq  => nao2o22_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_176_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_176_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_36_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_11(3),
      i3  => reg_p(3),
      i4  => rtlcarry_11(3),
      i5  => reg_b(3),
      q   => oa2a2a23_x2_36_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_26_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_36_sig,
      i1  => xr2_x1_176_sig,
      nq  => nxr2_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_23_ins : no3_x1
   port map (
      i0  => reset,
      i1  => nxr2_x1_26_sig,
      i2  => not_ld_p,
      nq  => no3_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_33_ins : no2_x1
   port map (
      i0  => not_rtlcarry_3(3),
      i1  => reg_b(3),
      nq  => no2_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_178_ins : xr2_x1
   port map (
      i0  => no2_x1_33_sig,
      i1  => zero_sig,
      q   => xr2_x1_178_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_177_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_178_sig,
      q   => xr2_x1_177_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_179_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_179_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_180_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_180_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_37_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => rtlcarry_1(3),
      i2  => rtlcarry_1(3),
      i3  => xr2_x1_180_sig,
      i4  => xr2_x1_179_sig,
      i5  => reg_p(3),
      q   => oa2a2a23_x2_37_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_27_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_37_sig,
      i1  => xr2_x1_177_sig,
      nq  => nxr2_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

noa2a2a23_x1_ins : noa2a2a23_x1
   port map (
      i0  => nxr2_x1_27_sig,
      i1  => no3_x1_23_sig,
      i2  => shift_p,
      i3  => nao2o22_x1_13_sig,
      i4  => nao2o22_x1_12_sig,
      i5  => op,
      nq  => noa2a2a23_x1_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_26_ins : na2_x1
   port map (
      i0  => not_clr_p,
      i1  => reg_p(3),
      nq  => na2_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_28_ins : no2_x1
   port map (
      i0  => na2_x1_26_sig,
      i1  => noa2a2a23_x1_sig,
      nq  => no2_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_35_ins : no2_x1
   port map (
      i0  => not_rtlcarry_3(3),
      i1  => reg_b(3),
      nq  => no2_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_183_ins : xr2_x1
   port map (
      i0  => no2_x1_35_sig,
      i1  => zero_sig,
      q   => xr2_x1_183_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_182_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_183_sig,
      q   => xr2_x1_182_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_184_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_184_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_185_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_185_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_38_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => rtlcarry_1(3),
      i2  => rtlcarry_1(3),
      i3  => xr2_x1_185_sig,
      i4  => xr2_x1_184_sig,
      i5  => reg_p(3),
      q   => oa2a2a23_x2_38_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_181_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_38_sig,
      i1  => xr2_x1_182_sig,
      q   => xr2_x1_181_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_186_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_186_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_39_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_11(3),
      i3  => reg_p(3),
      i4  => rtlcarry_11(3),
      i5  => reg_b(3),
      q   => oa2a2a23_x2_39_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_28_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_39_sig,
      i1  => xr2_x1_186_sig,
      nq  => nxr2_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_6_ins : o3_x2
   port map (
      i0  => reset,
      i1  => not_ld_p,
      i2  => nxr2_x1_28_sig,
      q   => o3_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_34_ins : no2_x1
   port map (
      i0  => o3_x2_6_sig,
      i1  => xr2_x1_181_sig,
      nq  => no2_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_35_ins : o2_x2
   port map (
      i0  => shift_p,
      i1  => not_op,
      q   => o2_x2_35_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_36_ins : no2_x1
   port map (
      i0  => not_rtlcarry_3(3),
      i1  => reg_b(3),
      nq  => no2_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_189_ins : xr2_x1
   port map (
      i0  => no2_x1_36_sig,
      i1  => zero_sig,
      q   => xr2_x1_189_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_188_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_189_sig,
      q   => xr2_x1_188_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_190_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_190_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_191_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_191_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_40_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => rtlcarry_1(3),
      i2  => rtlcarry_1(3),
      i3  => xr2_x1_191_sig,
      i4  => xr2_x1_190_sig,
      i5  => reg_p(3),
      q   => oa2a2a23_x2_40_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_187_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_40_sig,
      i1  => xr2_x1_188_sig,
      q   => xr2_x1_187_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_192_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_192_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_41_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_9(3),
      i3  => reg_p(3),
      i4  => reg_b(3),
      i5  => rtlcarry_9(3),
      q   => oa2a2a23_x2_41_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_29_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_41_sig,
      i1  => xr2_x1_192_sig,
      nq  => nxr2_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_7_ins : o3_x2
   port map (
      i0  => reset,
      i1  => ld_p,
      i2  => nxr2_x1_29_sig,
      q   => o3_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_36_ins : o2_x2
   port map (
      i0  => o3_x2_7_sig,
      i1  => xr2_x1_187_sig,
      q   => o2_x2_36_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_37_ins : no2_x1
   port map (
      i0  => not_rtlcarry_3(3),
      i1  => reg_b(3),
      nq  => no2_x1_37_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_194_ins : xr2_x1
   port map (
      i0  => no2_x1_37_sig,
      i1  => zero_sig,
      q   => xr2_x1_194_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_193_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_194_sig,
      q   => xr2_x1_193_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_195_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_195_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_196_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_196_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_42_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => rtlcarry_1(3),
      i2  => rtlcarry_1(3),
      i3  => xr2_x1_196_sig,
      i4  => xr2_x1_195_sig,
      i5  => reg_p(3),
      q   => oa2a2a23_x2_42_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_30_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_42_sig,
      i1  => xr2_x1_193_sig,
      nq  => nxr2_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_197_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_197_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_43_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_11(3),
      i3  => reg_p(3),
      i4  => rtlcarry_11(3),
      i5  => reg_b(3),
      q   => oa2a2a23_x2_43_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_31_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_43_sig,
      i1  => xr2_x1_197_sig,
      nq  => nxr2_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_24_ins : no3_x1
   port map (
      i0  => reset,
      i1  => nxr2_x1_31_sig,
      i2  => not_ld_p,
      nq  => no3_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_27_ins : na2_x1
   port map (
      i0  => no3_x1_24_sig,
      i1  => nxr2_x1_30_sig,
      nq  => na2_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_20_ins : noa22_x1
   port map (
      i0  => na2_x1_27_sig,
      i1  => o2_x2_36_sig,
      i2  => o2_x2_35_sig,
      nq  => noa22_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_2_ins : ao22_x2
   port map (
      i0  => noa22_x1_20_sig,
      i1  => no2_x1_34_sig,
      i2  => not_clr_p,
      q   => ao22_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_ins : ao22_x2
   port map (
      i0  => ao22_x2_2_sig,
      i1  => no2_x1_28_sig,
      i2  => final_a,
      q   => ao22_x2_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_38_ins : no2_x1
   port map (
      i0  => not_rtlcarry_3(3),
      i1  => reg_b(3),
      nq  => no2_x1_38_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_200_ins : xr2_x1
   port map (
      i0  => no2_x1_38_sig,
      i1  => zero_sig,
      q   => xr2_x1_200_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_199_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_200_sig,
      q   => xr2_x1_199_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_201_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_201_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_202_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_202_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_44_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => rtlcarry_1(3),
      i2  => rtlcarry_1(3),
      i3  => xr2_x1_202_sig,
      i4  => xr2_x1_201_sig,
      i5  => reg_p(3),
      q   => oa2a2a23_x2_44_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_198_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_44_sig,
      i1  => xr2_x1_199_sig,
      q   => xr2_x1_198_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_204_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_204_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_45_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_11(3),
      i3  => reg_p(3),
      i4  => rtlcarry_11(3),
      i5  => reg_b(3),
      q   => oa2a2a23_x2_45_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_203_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_45_sig,
      i1  => xr2_x1_204_sig,
      q   => xr2_x1_203_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_4_ins : na3_x1
   port map (
      i0  => not_reset,
      i1  => ld_p,
      i2  => xr2_x1_203_sig,
      nq  => na3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_37_ins : o2_x2
   port map (
      i0  => na3_x1_4_sig,
      i1  => xr2_x1_198_sig,
      q   => o2_x2_37_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_6_ins : a2_x2
   port map (
      i0  => op,
      i1  => not_shift_p,
      q   => a2_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_40_ins : no2_x1
   port map (
      i0  => not_rtlcarry_3(3),
      i1  => reg_b(3),
      nq  => no2_x1_40_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_207_ins : xr2_x1
   port map (
      i0  => no2_x1_40_sig,
      i1  => zero_sig,
      q   => xr2_x1_207_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_206_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_207_sig,
      q   => xr2_x1_206_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_208_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_208_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_209_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_209_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_46_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => rtlcarry_1(3),
      i2  => rtlcarry_1(3),
      i3  => xr2_x1_209_sig,
      i4  => xr2_x1_208_sig,
      i5  => reg_p(3),
      q   => oa2a2a23_x2_46_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_205_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_46_sig,
      i1  => xr2_x1_206_sig,
      q   => xr2_x1_205_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_211_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_211_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_47_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_9(3),
      i3  => reg_p(3),
      i4  => reg_b(3),
      i5  => rtlcarry_9(3),
      q   => oa2a2a23_x2_47_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_210_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_47_sig,
      i1  => xr2_x1_211_sig,
      q   => xr2_x1_210_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_5_ins : na3_x1
   port map (
      i0  => not_reset,
      i1  => not_ld_p,
      i2  => xr2_x1_210_sig,
      nq  => na3_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_39_ins : no2_x1
   port map (
      i0  => na3_x1_5_sig,
      i1  => xr2_x1_205_sig,
      nq  => no2_x1_39_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_42_ins : no2_x1
   port map (
      i0  => not_rtlcarry_3(3),
      i1  => reg_b(3),
      nq  => no2_x1_42_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_214_ins : xr2_x1
   port map (
      i0  => no2_x1_42_sig,
      i1  => zero_sig,
      q   => xr2_x1_214_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_213_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_214_sig,
      q   => xr2_x1_213_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_215_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_215_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_216_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_216_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_48_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => rtlcarry_1(3),
      i2  => rtlcarry_1(3),
      i3  => xr2_x1_216_sig,
      i4  => xr2_x1_215_sig,
      i5  => reg_p(3),
      q   => oa2a2a23_x2_48_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_212_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_48_sig,
      i1  => xr2_x1_213_sig,
      q   => xr2_x1_212_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_218_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_218_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_49_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_11(3),
      i3  => reg_p(3),
      i4  => rtlcarry_11(3),
      i5  => reg_b(3),
      q   => oa2a2a23_x2_49_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_217_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_49_sig,
      i1  => xr2_x1_218_sig,
      q   => xr2_x1_217_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_6_ins : na3_x1
   port map (
      i0  => not_reset,
      i1  => ld_p,
      i2  => xr2_x1_217_sig,
      nq  => na3_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_41_ins : no2_x1
   port map (
      i0  => na3_x1_6_sig,
      i1  => xr2_x1_212_sig,
      nq  => no2_x1_41_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_12_ins : nao22_x1
   port map (
      i0  => no2_x1_41_sig,
      i1  => no2_x1_39_sig,
      i2  => a2_x2_6_sig,
      nq  => nao22_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_21_ins : noa22_x1
   port map (
      i0  => nao22_x1_12_sig,
      i1  => o2_x2_37_sig,
      i2  => clr_p,
      nq  => noa22_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_220_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_220_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_50_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_11(3),
      i3  => reg_p(3),
      i4  => rtlcarry_11(3),
      i5  => reg_b(3),
      q   => oa2a2a23_x2_50_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_219_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_50_sig,
      i1  => xr2_x1_220_sig,
      q   => xr2_x1_219_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_7_ins : na3_x1
   port map (
      i0  => not_reset,
      i1  => ld_p,
      i2  => xr2_x1_219_sig,
      nq  => na3_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_44_ins : no2_x1
   port map (
      i0  => not_rtlcarry_3(3),
      i1  => reg_b(3),
      nq  => no2_x1_44_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_223_ins : xr2_x1
   port map (
      i0  => no2_x1_44_sig,
      i1  => zero_sig,
      q   => xr2_x1_223_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_222_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_223_sig,
      q   => xr2_x1_222_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_224_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_224_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_225_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_225_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_51_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => rtlcarry_1(3),
      i2  => rtlcarry_1(3),
      i3  => xr2_x1_225_sig,
      i4  => xr2_x1_224_sig,
      i5  => reg_p(3),
      q   => oa2a2a23_x2_51_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_221_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_51_sig,
      i1  => xr2_x1_222_sig,
      q   => xr2_x1_221_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_227_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_227_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_52_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_9(3),
      i3  => reg_p(3),
      i4  => reg_b(3),
      i5  => rtlcarry_9(3),
      q   => oa2a2a23_x2_52_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_226_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_52_sig,
      i1  => xr2_x1_227_sig,
      q   => xr2_x1_226_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_8_ins : na3_x1
   port map (
      i0  => not_reset,
      i1  => not_ld_p,
      i2  => xr2_x1_226_sig,
      nq  => na3_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_45_ins : no2_x1
   port map (
      i0  => not_rtlcarry_3(3),
      i1  => reg_b(3),
      nq  => no2_x1_45_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_230_ins : xr2_x1
   port map (
      i0  => no2_x1_45_sig,
      i1  => zero_sig,
      q   => xr2_x1_230_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_229_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_230_sig,
      q   => xr2_x1_229_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_231_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_231_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_232_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_232_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_53_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => rtlcarry_1(3),
      i2  => rtlcarry_1(3),
      i3  => xr2_x1_232_sig,
      i4  => xr2_x1_231_sig,
      i5  => reg_p(3),
      q   => oa2a2a23_x2_53_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_228_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_53_sig,
      i1  => xr2_x1_229_sig,
      q   => xr2_x1_228_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_14_ins : nao2o22_x1
   port map (
      i0  => xr2_x1_228_sig,
      i1  => na3_x1_8_sig,
      i2  => xr2_x1_221_sig,
      i3  => na3_x1_7_sig,
      nq  => nao2o22_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_234_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_234_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_54_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_11(3),
      i3  => reg_p(3),
      i4  => rtlcarry_11(3),
      i5  => reg_b(3),
      q   => oa2a2a23_x2_54_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_233_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_54_sig,
      i1  => xr2_x1_234_sig,
      q   => xr2_x1_233_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_28_ins : na2_x1
   port map (
      i0  => not_reset,
      i1  => xr2_x1_233_sig,
      nq  => na2_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_46_ins : no2_x1
   port map (
      i0  => not_rtlcarry_3(3),
      i1  => reg_b(3),
      nq  => no2_x1_46_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_237_ins : xr2_x1
   port map (
      i0  => no2_x1_46_sig,
      i1  => zero_sig,
      q   => xr2_x1_237_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_236_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_237_sig,
      q   => xr2_x1_236_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_238_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_238_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_239_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_239_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_55_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => rtlcarry_1(3),
      i2  => rtlcarry_1(3),
      i3  => xr2_x1_239_sig,
      i4  => xr2_x1_238_sig,
      i5  => reg_p(3),
      q   => oa2a2a23_x2_55_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_235_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_55_sig,
      i1  => xr2_x1_236_sig,
      q   => xr2_x1_235_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_38_ins : o2_x2
   port map (
      i0  => reset,
      i1  => ld_p,
      q   => o2_x2_38_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_47_ins : no2_x1
   port map (
      i0  => not_rtlcarry_3(3),
      i1  => reg_b(3),
      nq  => no2_x1_47_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_242_ins : xr2_x1
   port map (
      i0  => no2_x1_47_sig,
      i1  => zero_sig,
      q   => xr2_x1_242_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_241_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_242_sig,
      q   => xr2_x1_241_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_243_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_243_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_244_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_244_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_56_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => rtlcarry_1(3),
      i2  => rtlcarry_1(3),
      i3  => xr2_x1_244_sig,
      i4  => xr2_x1_243_sig,
      i5  => reg_p(3),
      q   => oa2a2a23_x2_56_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_240_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_56_sig,
      i1  => xr2_x1_241_sig,
      q   => xr2_x1_240_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_15_ins : nao2o22_x1
   port map (
      i0  => xr2_x1_240_sig,
      i1  => o2_x2_38_sig,
      i2  => xr2_x1_235_sig,
      i3  => na2_x1_28_sig,
      nq  => nao2o22_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_246_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_246_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_57_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_11(3),
      i3  => reg_p(3),
      i4  => rtlcarry_11(3),
      i5  => reg_b(3),
      q   => oa2a2a23_x2_57_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_245_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_57_sig,
      i1  => xr2_x1_246_sig,
      q   => xr2_x1_245_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_4_ins : a3_x2
   port map (
      i0  => not_reset,
      i1  => ld_p,
      i2  => xr2_x1_245_sig,
      q   => a3_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_48_ins : no2_x1
   port map (
      i0  => not_rtlcarry_3(3),
      i1  => reg_b(3),
      nq  => no2_x1_48_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_248_ins : xr2_x1
   port map (
      i0  => no2_x1_48_sig,
      i1  => zero_sig,
      q   => xr2_x1_248_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_247_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_248_sig,
      q   => xr2_x1_247_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_249_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_249_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_250_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_250_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_58_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => rtlcarry_1(3),
      i2  => rtlcarry_1(3),
      i3  => xr2_x1_250_sig,
      i4  => xr2_x1_249_sig,
      i5  => reg_p(3),
      q   => oa2a2a23_x2_58_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_32_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_58_sig,
      i1  => xr2_x1_247_sig,
      nq  => nxr2_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

noa2a2a23_x1_2_ins : noa2a2a23_x1
   port map (
      i0  => nxr2_x1_32_sig,
      i1  => a3_x2_4_sig,
      i2  => shift_p,
      i3  => nao2o22_x1_15_sig,
      i4  => nao2o22_x1_14_sig,
      i5  => op,
      nq  => noa2a2a23_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_29_ins : na2_x1
   port map (
      i0  => not_clr_p,
      i1  => reg_p(3),
      nq  => na2_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_43_ins : no2_x1
   port map (
      i0  => na2_x1_29_sig,
      i1  => noa2a2a23_x1_2_sig,
      nq  => no2_x1_43_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_251_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_251_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_59_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_9(3),
      i3  => reg_p(3),
      i4  => reg_b(3),
      i5  => rtlcarry_9(3),
      q   => oa2a2a23_x2_59_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_33_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_59_sig,
      i1  => xr2_x1_251_sig,
      nq  => nxr2_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_2_ins : na4_x1
   port map (
      i0  => not_clr_p,
      i1  => not_shift_p,
      i2  => op,
      i3  => not_final_a,
      nq  => na4_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_8_ins : o3_x2
   port map (
      i0  => reset,
      i1  => ld_p,
      i2  => na4_x1_2_sig,
      q   => o3_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_49_ins : no2_x1
   port map (
      i0  => o3_x2_8_sig,
      i1  => nxr2_x1_33_sig,
      nq  => no2_x1_49_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_50_ins : no2_x1
   port map (
      i0  => not_rtlcarry_7(3),
      i1  => reg_b(3),
      nq  => no2_x1_50_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_253_ins : xr2_x1
   port map (
      i0  => no2_x1_50_sig,
      i1  => zero_sig,
      q   => xr2_x1_253_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_252_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_253_sig,
      q   => xr2_x1_252_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_254_ins : xr2_x1
   port map (
      i0  => rtlcarry_7(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_254_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_255_ins : xr2_x1
   port map (
      i0  => rtlcarry_7(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_255_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_60_ins : oa2a2a23_x2
   port map (
      i0  => xr2_x1_255_sig,
      i1  => reg_p(3),
      i2  => rtlcarry_5(3),
      i3  => reg_p(3),
      i4  => xr2_x1_254_sig,
      i5  => rtlcarry_5(3),
      q   => oa2a2a23_x2_60_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_34_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_60_sig,
      i1  => xr2_x1_252_sig,
      nq  => nxr2_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_7_ins : noa2ao222_x1
   port map (
      i0  => nxr2_x1_34_sig,
      i1  => no2_x1_49_sig,
      i2  => no2_x1_43_sig,
      i3  => noa22_x1_21_sig,
      i4  => final_a,
      nq  => noa2ao222_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_9_ins : oa2ao222_x2
   port map (
      i0  => noa2ao222_x1_7_sig,
      i1  => reg_p(4),
      i2  => ao22_x2_sig,
      i3  => no2_x1_26_sig,
      i4  => not_reg_p(4),
      q   => oa2ao222_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_30_ins : na2_x1
   port map (
      i0  => op,
      i1  => not_shift_p,
      nq  => na2_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_53_ins : no2_x1
   port map (
      i0  => not_rtlcarry_7(3),
      i1  => reg_b(3),
      nq  => no2_x1_53_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_258_ins : xr2_x1
   port map (
      i0  => no2_x1_53_sig,
      i1  => zero_sig,
      q   => xr2_x1_258_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_257_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_258_sig,
      q   => xr2_x1_257_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_259_ins : xr2_x1
   port map (
      i0  => rtlcarry_7(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_259_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_260_ins : xr2_x1
   port map (
      i0  => rtlcarry_7(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_260_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_61_ins : oa2a2a23_x2
   port map (
      i0  => xr2_x1_260_sig,
      i1  => reg_p(3),
      i2  => rtlcarry_5(3),
      i3  => reg_p(3),
      i4  => xr2_x1_259_sig,
      i5  => rtlcarry_5(3),
      q   => oa2a2a23_x2_61_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_256_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_61_sig,
      i1  => xr2_x1_257_sig,
      q   => xr2_x1_256_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_262_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_262_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_62_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_9(3),
      i3  => reg_p(3),
      i4  => reg_b(3),
      i5  => rtlcarry_9(3),
      q   => oa2a2a23_x2_62_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_261_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_62_sig,
      i1  => xr2_x1_262_sig,
      q   => xr2_x1_261_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_52_ins : no2_x1
   port map (
      i0  => xr2_x1_261_sig,
      i1  => xr2_x1_256_sig,
      nq  => no2_x1_52_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_13_ins : nao22_x1
   port map (
      i0  => reset,
      i1  => no2_x1_52_sig,
      i2  => not_ld_p,
      nq  => nao22_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_263_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_263_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_63_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_11(3),
      i3  => reg_p(3),
      i4  => rtlcarry_11(3),
      i5  => reg_b(3),
      q   => oa2a2a23_x2_63_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_35_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_63_sig,
      i1  => xr2_x1_263_sig,
      nq  => nxr2_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_14_ins : nao22_x1
   port map (
      i0  => reset,
      i1  => nxr2_x1_35_sig,
      i2  => ld_p,
      nq  => nao22_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_22_ins : noa22_x1
   port map (
      i0  => nao22_x1_14_sig,
      i1  => nao22_x1_13_sig,
      i2  => na2_x1_30_sig,
      nq  => noa22_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_265_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_265_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_64_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_11(3),
      i3  => reg_p(3),
      i4  => rtlcarry_11(3),
      i5  => reg_b(3),
      q   => oa2a2a23_x2_64_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_264_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_64_sig,
      i1  => xr2_x1_265_sig,
      q   => xr2_x1_264_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_23_ins : noa22_x1
   port map (
      i0  => xr2_x1_264_sig,
      i1  => not_reset,
      i2  => not_ld_p,
      nq  => noa22_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_ins : o4_x2
   port map (
      i0  => reset,
      i1  => clr_p,
      i2  => noa22_x1_23_sig,
      i3  => noa22_x1_22_sig,
      q   => o4_x2_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_54_ins : no2_x1
   port map (
      i0  => not_rtlcarry_7(3),
      i1  => reg_b(3),
      nq  => no2_x1_54_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_267_ins : xr2_x1
   port map (
      i0  => no2_x1_54_sig,
      i1  => zero_sig,
      q   => xr2_x1_267_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_266_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_267_sig,
      q   => xr2_x1_266_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_268_ins : xr2_x1
   port map (
      i0  => rtlcarry_7(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_268_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_269_ins : xr2_x1
   port map (
      i0  => rtlcarry_7(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_269_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_65_ins : oa2a2a23_x2
   port map (
      i0  => xr2_x1_269_sig,
      i1  => reg_p(3),
      i2  => rtlcarry_5(3),
      i3  => reg_p(3),
      i4  => xr2_x1_268_sig,
      i5  => rtlcarry_5(3),
      q   => oa2a2a23_x2_65_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_36_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_65_sig,
      i1  => xr2_x1_266_sig,
      nq  => nxr2_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_270_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_270_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_66_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_9(3),
      i3  => reg_p(3),
      i4  => reg_b(3),
      i5  => rtlcarry_9(3),
      q   => oa2a2a23_x2_66_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_37_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_66_sig,
      i1  => xr2_x1_270_sig,
      nq  => nxr2_x1_37_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_31_ins : na2_x1
   port map (
      i0  => nxr2_x1_37_sig,
      i1  => nxr2_x1_36_sig,
      nq  => na2_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_24_ins : noa22_x1
   port map (
      i0  => na2_x1_31_sig,
      i1  => not_reset,
      i2  => ld_p,
      nq  => noa22_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_272_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_272_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_67_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_11(3),
      i3  => reg_p(3),
      i4  => rtlcarry_11(3),
      i5  => reg_b(3),
      q   => oa2a2a23_x2_67_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_271_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_67_sig,
      i1  => xr2_x1_272_sig,
      q   => xr2_x1_271_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_25_ins : noa22_x1
   port map (
      i0  => xr2_x1_271_sig,
      i1  => not_reset,
      i2  => not_ld_p,
      nq  => noa22_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_4_ins : ao22_x2
   port map (
      i0  => noa22_x1_25_sig,
      i1  => noa22_x1_24_sig,
      i2  => op,
      q   => ao22_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_274_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_274_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_68_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_11(3),
      i3  => reg_p(3),
      i4  => rtlcarry_11(3),
      i5  => reg_b(3),
      q   => oa2a2a23_x2_68_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_273_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_68_sig,
      i1  => xr2_x1_274_sig,
      q   => xr2_x1_273_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_26_ins : noa22_x1
   port map (
      i0  => xr2_x1_273_sig,
      i1  => not_reset,
      i2  => not_ld_p,
      nq  => noa22_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_7_ins : a2_x2
   port map (
      i0  => ld_p,
      i1  => not_reset,
      q   => a2_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_276_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_276_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_69_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_11(3),
      i3  => reg_p(3),
      i4  => rtlcarry_11(3),
      i5  => reg_b(3),
      q   => oa2a2a23_x2_69_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_275_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_69_sig,
      i1  => xr2_x1_276_sig,
      q   => xr2_x1_275_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_27_ins : noa22_x1
   port map (
      i0  => xr2_x1_275_sig,
      i1  => a2_x2_7_sig,
      i2  => not_shift_p,
      nq  => noa22_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_2_ins : o4_x2
   port map (
      i0  => reset,
      i1  => clr_p,
      i2  => noa22_x1_27_sig,
      i3  => noa22_x1_26_sig,
      q   => o4_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_3_ins : ao22_x2
   port map (
      i0  => o4_x2_2_sig,
      i1  => ao22_x2_4_sig,
      i2  => not_reg_p(3),
      q   => ao22_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_55_ins : no2_x1
   port map (
      i0  => not_rtlcarry_3(3),
      i1  => reg_b(3),
      nq  => no2_x1_55_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_278_ins : xr2_x1
   port map (
      i0  => no2_x1_55_sig,
      i1  => zero_sig,
      q   => xr2_x1_278_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_277_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_278_sig,
      q   => xr2_x1_277_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_279_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_279_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_280_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_280_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_70_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => rtlcarry_1(3),
      i2  => rtlcarry_1(3),
      i3  => xr2_x1_280_sig,
      i4  => xr2_x1_279_sig,
      i5  => reg_p(3),
      q   => oa2a2a23_x2_70_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_38_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_70_sig,
      i1  => xr2_x1_277_sig,
      nq  => nxr2_x1_38_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_281_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_281_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_71_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_11(3),
      i3  => reg_p(3),
      i4  => rtlcarry_11(3),
      i5  => reg_b(3),
      q   => oa2a2a23_x2_71_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_39_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_71_sig,
      i1  => xr2_x1_281_sig,
      nq  => nxr2_x1_39_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_56_ins : no2_x1
   port map (
      i0  => not_rtlcarry_3(3),
      i1  => reg_b(3),
      nq  => no2_x1_56_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_283_ins : xr2_x1
   port map (
      i0  => no2_x1_56_sig,
      i1  => zero_sig,
      q   => xr2_x1_283_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_282_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_283_sig,
      q   => xr2_x1_282_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_284_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_284_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_285_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_285_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_72_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => rtlcarry_1(3),
      i2  => rtlcarry_1(3),
      i3  => xr2_x1_285_sig,
      i4  => xr2_x1_284_sig,
      i5  => reg_p(3),
      q   => oa2a2a23_x2_72_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_40_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_72_sig,
      i1  => xr2_x1_282_sig,
      nq  => nxr2_x1_40_sig,
      vdd => vdd,
      vss => vss
   );

oa2a22_x2_ins : oa2a22_x2
   port map (
      i0  => nxr2_x1_40_sig,
      i1  => reset,
      i2  => nxr2_x1_39_sig,
      i3  => nxr2_x1_38_sig,
      q   => oa2a22_x2_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_57_ins : no2_x1
   port map (
      i0  => not_rtlcarry_3(3),
      i1  => reg_b(3),
      nq  => no2_x1_57_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_287_ins : xr2_x1
   port map (
      i0  => no2_x1_57_sig,
      i1  => zero_sig,
      q   => xr2_x1_287_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_286_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_287_sig,
      q   => xr2_x1_286_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_288_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_288_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_289_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_289_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_73_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => rtlcarry_1(3),
      i2  => rtlcarry_1(3),
      i3  => xr2_x1_289_sig,
      i4  => xr2_x1_288_sig,
      i5  => reg_p(3),
      q   => oa2a2a23_x2_73_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_41_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_73_sig,
      i1  => xr2_x1_286_sig,
      nq  => nxr2_x1_41_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_290_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_290_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_74_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_9(3),
      i3  => reg_p(3),
      i4  => reg_b(3),
      i5  => rtlcarry_9(3),
      q   => oa2a2a23_x2_74_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_42_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_74_sig,
      i1  => xr2_x1_290_sig,
      nq  => nxr2_x1_42_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_58_ins : no2_x1
   port map (
      i0  => not_rtlcarry_3(3),
      i1  => reg_b(3),
      nq  => no2_x1_58_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_292_ins : xr2_x1
   port map (
      i0  => no2_x1_58_sig,
      i1  => zero_sig,
      q   => xr2_x1_292_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_291_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_292_sig,
      q   => xr2_x1_291_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_293_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_293_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_294_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_294_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_75_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => rtlcarry_1(3),
      i2  => rtlcarry_1(3),
      i3  => xr2_x1_294_sig,
      i4  => xr2_x1_293_sig,
      i5  => reg_p(3),
      q   => oa2a2a23_x2_75_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_43_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_75_sig,
      i1  => xr2_x1_291_sig,
      nq  => nxr2_x1_43_sig,
      vdd => vdd,
      vss => vss
   );

oa2a22_x2_2_ins : oa2a22_x2
   port map (
      i0  => nxr2_x1_43_sig,
      i1  => reset,
      i2  => nxr2_x1_42_sig,
      i3  => nxr2_x1_41_sig,
      q   => oa2a22_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_59_ins : no2_x1
   port map (
      i0  => not_rtlcarry_3(3),
      i1  => reg_b(3),
      nq  => no2_x1_59_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_296_ins : xr2_x1
   port map (
      i0  => no2_x1_59_sig,
      i1  => zero_sig,
      q   => xr2_x1_296_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_295_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_296_sig,
      q   => xr2_x1_295_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_297_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_297_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_298_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_298_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_76_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => rtlcarry_1(3),
      i2  => rtlcarry_1(3),
      i3  => xr2_x1_298_sig,
      i4  => xr2_x1_297_sig,
      i5  => reg_p(3),
      q   => oa2a2a23_x2_76_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_44_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_76_sig,
      i1  => xr2_x1_295_sig,
      nq  => nxr2_x1_44_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_300_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_300_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_77_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_11(3),
      i3  => reg_p(3),
      i4  => rtlcarry_11(3),
      i5  => reg_b(3),
      q   => oa2a2a23_x2_77_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_299_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_77_sig,
      i1  => xr2_x1_300_sig,
      q   => xr2_x1_299_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_60_ins : no2_x1
   port map (
      i0  => not_rtlcarry_3(3),
      i1  => reg_b(3),
      nq  => no2_x1_60_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_303_ins : xr2_x1
   port map (
      i0  => no2_x1_60_sig,
      i1  => zero_sig,
      q   => xr2_x1_303_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_302_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_303_sig,
      q   => xr2_x1_302_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_304_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_304_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_305_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_305_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_78_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => rtlcarry_1(3),
      i2  => rtlcarry_1(3),
      i3  => xr2_x1_305_sig,
      i4  => xr2_x1_304_sig,
      i5  => reg_p(3),
      q   => oa2a2a23_x2_78_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_301_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_78_sig,
      i1  => xr2_x1_302_sig,
      q   => xr2_x1_301_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_8_ins : a2_x2
   port map (
      i0  => ld_p,
      i1  => not_reset,
      q   => a2_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_61_ins : no2_x1
   port map (
      i0  => not_rtlcarry_3(3),
      i1  => reg_b(3),
      nq  => no2_x1_61_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_308_ins : xr2_x1
   port map (
      i0  => no2_x1_61_sig,
      i1  => zero_sig,
      q   => xr2_x1_308_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_307_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_308_sig,
      q   => xr2_x1_307_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_309_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_309_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_310_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_310_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_79_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => rtlcarry_1(3),
      i2  => rtlcarry_1(3),
      i3  => xr2_x1_310_sig,
      i4  => xr2_x1_309_sig,
      i5  => reg_p(3),
      q   => oa2a2a23_x2_79_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_306_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_79_sig,
      i1  => xr2_x1_307_sig,
      q   => xr2_x1_306_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_16_ins : nao2o22_x1
   port map (
      i0  => xr2_x1_306_sig,
      i1  => a2_x2_8_sig,
      i2  => xr2_x1_301_sig,
      i3  => xr2_x1_299_sig,
      nq  => nao2o22_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_32_ins : na2_x1
   port map (
      i0  => op,
      i1  => not_shift_p,
      nq  => na2_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

noa2a2a2a24_x1_ins : noa2a2a2a24_x1
   port map (
      i0  => na2_x1_32_sig,
      i1  => nao2o22_x1_16_sig,
      i2  => nxr2_x1_44_sig,
      i3  => clr_p,
      i4  => not_ld_p,
      i5  => oa2a22_x2_2_sig,
      i6  => oa2a22_x2_sig,
      i7  => ld_p,
      nq  => noa2a2a2a24_x1_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_10_ins : on12_x1
   port map (
      i0  => not_reg_p(3),
      i1  => noa2a2a2a24_x1_sig,
      q   => on12_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_62_ins : no2_x1
   port map (
      i0  => not_rtlcarry_3(3),
      i1  => reg_b(3),
      nq  => no2_x1_62_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_312_ins : xr2_x1
   port map (
      i0  => no2_x1_62_sig,
      i1  => zero_sig,
      q   => xr2_x1_312_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_311_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_312_sig,
      q   => xr2_x1_311_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_313_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_313_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_314_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_314_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_80_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => rtlcarry_1(3),
      i2  => rtlcarry_1(3),
      i3  => xr2_x1_314_sig,
      i4  => xr2_x1_313_sig,
      i5  => reg_p(3),
      q   => oa2a2a23_x2_80_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_45_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_80_sig,
      i1  => xr2_x1_311_sig,
      nq  => nxr2_x1_45_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_315_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_315_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_81_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_11(3),
      i3  => reg_p(3),
      i4  => rtlcarry_11(3),
      i5  => reg_b(3),
      q   => oa2a2a23_x2_81_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_46_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_81_sig,
      i1  => xr2_x1_315_sig,
      nq  => nxr2_x1_46_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_63_ins : no2_x1
   port map (
      i0  => not_rtlcarry_3(3),
      i1  => reg_b(3),
      nq  => no2_x1_63_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_317_ins : xr2_x1
   port map (
      i0  => no2_x1_63_sig,
      i1  => zero_sig,
      q   => xr2_x1_317_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_316_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_317_sig,
      q   => xr2_x1_316_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_318_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_318_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_319_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_319_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_82_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => rtlcarry_1(3),
      i2  => rtlcarry_1(3),
      i3  => xr2_x1_319_sig,
      i4  => xr2_x1_318_sig,
      i5  => reg_p(3),
      q   => oa2a2a23_x2_82_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_47_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_82_sig,
      i1  => xr2_x1_316_sig,
      nq  => nxr2_x1_47_sig,
      vdd => vdd,
      vss => vss
   );

oa2a22_x2_3_ins : oa2a22_x2
   port map (
      i0  => nxr2_x1_47_sig,
      i1  => reset,
      i2  => nxr2_x1_46_sig,
      i3  => nxr2_x1_45_sig,
      q   => oa2a22_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_64_ins : no2_x1
   port map (
      i0  => not_rtlcarry_3(3),
      i1  => reg_b(3),
      nq  => no2_x1_64_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_321_ins : xr2_x1
   port map (
      i0  => no2_x1_64_sig,
      i1  => zero_sig,
      q   => xr2_x1_321_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_320_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_321_sig,
      q   => xr2_x1_320_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_322_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_322_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_323_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_323_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_83_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => rtlcarry_1(3),
      i2  => rtlcarry_1(3),
      i3  => xr2_x1_323_sig,
      i4  => xr2_x1_322_sig,
      i5  => reg_p(3),
      q   => oa2a2a23_x2_83_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_48_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_83_sig,
      i1  => xr2_x1_320_sig,
      nq  => nxr2_x1_48_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_324_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_324_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_84_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_9(3),
      i3  => reg_p(3),
      i4  => reg_b(3),
      i5  => rtlcarry_9(3),
      q   => oa2a2a23_x2_84_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_49_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_84_sig,
      i1  => xr2_x1_324_sig,
      nq  => nxr2_x1_49_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_65_ins : no2_x1
   port map (
      i0  => not_rtlcarry_3(3),
      i1  => reg_b(3),
      nq  => no2_x1_65_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_326_ins : xr2_x1
   port map (
      i0  => no2_x1_65_sig,
      i1  => zero_sig,
      q   => xr2_x1_326_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_325_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_326_sig,
      q   => xr2_x1_325_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_327_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_327_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_328_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_328_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_85_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => rtlcarry_1(3),
      i2  => rtlcarry_1(3),
      i3  => xr2_x1_328_sig,
      i4  => xr2_x1_327_sig,
      i5  => reg_p(3),
      q   => oa2a2a23_x2_85_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_50_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_85_sig,
      i1  => xr2_x1_325_sig,
      nq  => nxr2_x1_50_sig,
      vdd => vdd,
      vss => vss
   );

oa2a22_x2_4_ins : oa2a22_x2
   port map (
      i0  => nxr2_x1_50_sig,
      i1  => reset,
      i2  => nxr2_x1_49_sig,
      i3  => nxr2_x1_48_sig,
      q   => oa2a22_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_330_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_330_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_86_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_11(3),
      i3  => reg_p(3),
      i4  => rtlcarry_11(3),
      i5  => reg_b(3),
      q   => oa2a2a23_x2_86_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_329_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_86_sig,
      i1  => xr2_x1_330_sig,
      q   => xr2_x1_329_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_66_ins : no2_x1
   port map (
      i0  => not_rtlcarry_3(3),
      i1  => reg_b(3),
      nq  => no2_x1_66_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_333_ins : xr2_x1
   port map (
      i0  => no2_x1_66_sig,
      i1  => zero_sig,
      q   => xr2_x1_333_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_332_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_333_sig,
      q   => xr2_x1_332_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_334_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_334_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_335_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_335_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_87_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => rtlcarry_1(3),
      i2  => rtlcarry_1(3),
      i3  => xr2_x1_335_sig,
      i4  => xr2_x1_334_sig,
      i5  => reg_p(3),
      q   => oa2a2a23_x2_87_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_331_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_87_sig,
      i1  => xr2_x1_332_sig,
      q   => xr2_x1_331_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_9_ins : a2_x2
   port map (
      i0  => ld_p,
      i1  => not_reset,
      q   => a2_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_67_ins : no2_x1
   port map (
      i0  => not_rtlcarry_3(3),
      i1  => reg_b(3),
      nq  => no2_x1_67_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_338_ins : xr2_x1
   port map (
      i0  => no2_x1_67_sig,
      i1  => zero_sig,
      q   => xr2_x1_338_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_337_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_338_sig,
      q   => xr2_x1_337_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_339_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_339_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_340_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_340_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_88_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => rtlcarry_1(3),
      i2  => rtlcarry_1(3),
      i3  => xr2_x1_340_sig,
      i4  => xr2_x1_339_sig,
      i5  => reg_p(3),
      q   => oa2a2a23_x2_88_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_336_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_88_sig,
      i1  => xr2_x1_337_sig,
      q   => xr2_x1_336_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_17_ins : nao2o22_x1
   port map (
      i0  => xr2_x1_336_sig,
      i1  => a2_x2_9_sig,
      i2  => xr2_x1_331_sig,
      i3  => xr2_x1_329_sig,
      nq  => nao2o22_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

noa2a2a23_x1_3_ins : noa2a2a23_x1
   port map (
      i0  => nao2o22_x1_17_sig,
      i1  => not_op,
      i2  => not_ld_p,
      i3  => oa2a22_x2_4_sig,
      i4  => oa2a22_x2_3_sig,
      i5  => ld_p,
      nq  => noa2a2a23_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_11_ins : on12_x1
   port map (
      i0  => not_shift_p,
      i1  => noa2a2a23_x1_3_sig,
      q   => on12_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_342_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_342_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_89_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_11(3),
      i3  => reg_p(3),
      i4  => rtlcarry_11(3),
      i5  => reg_b(3),
      q   => oa2a2a23_x2_89_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_341_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_89_sig,
      i1  => xr2_x1_342_sig,
      q   => xr2_x1_341_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_68_ins : no2_x1
   port map (
      i0  => not_rtlcarry_3(3),
      i1  => reg_b(3),
      nq  => no2_x1_68_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_345_ins : xr2_x1
   port map (
      i0  => no2_x1_68_sig,
      i1  => zero_sig,
      q   => xr2_x1_345_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_344_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_345_sig,
      q   => xr2_x1_344_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_346_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_346_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_347_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_347_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_90_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => rtlcarry_1(3),
      i2  => rtlcarry_1(3),
      i3  => xr2_x1_347_sig,
      i4  => xr2_x1_346_sig,
      i5  => reg_p(3),
      q   => oa2a2a23_x2_90_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_343_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_90_sig,
      i1  => xr2_x1_344_sig,
      q   => xr2_x1_343_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_69_ins : no2_x1
   port map (
      i0  => not_rtlcarry_3(3),
      i1  => reg_b(3),
      nq  => no2_x1_69_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_350_ins : xr2_x1
   port map (
      i0  => no2_x1_69_sig,
      i1  => zero_sig,
      q   => xr2_x1_350_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_349_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_350_sig,
      q   => xr2_x1_349_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_351_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_351_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_352_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_352_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_91_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => rtlcarry_1(3),
      i2  => rtlcarry_1(3),
      i3  => xr2_x1_352_sig,
      i4  => xr2_x1_351_sig,
      i5  => reg_p(3),
      q   => oa2a2a23_x2_91_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_348_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_91_sig,
      i1  => xr2_x1_349_sig,
      q   => xr2_x1_348_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_18_ins : nao2o22_x1
   port map (
      i0  => xr2_x1_348_sig,
      i1  => not_reset,
      i2  => xr2_x1_343_sig,
      i3  => xr2_x1_341_sig,
      nq  => nao2o22_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_70_ins : no2_x1
   port map (
      i0  => not_rtlcarry_3(3),
      i1  => reg_b(3),
      nq  => no2_x1_70_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_354_ins : xr2_x1
   port map (
      i0  => no2_x1_70_sig,
      i1  => zero_sig,
      q   => xr2_x1_354_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_353_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_354_sig,
      q   => xr2_x1_353_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_355_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_355_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_356_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_356_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_92_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => rtlcarry_1(3),
      i2  => rtlcarry_1(3),
      i3  => xr2_x1_356_sig,
      i4  => xr2_x1_355_sig,
      i5  => reg_p(3),
      q   => oa2a2a23_x2_92_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_51_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_92_sig,
      i1  => xr2_x1_353_sig,
      nq  => nxr2_x1_51_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_71_ins : no2_x1
   port map (
      i0  => not_rtlcarry_3(3),
      i1  => reg_b(3),
      nq  => no2_x1_71_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_358_ins : xr2_x1
   port map (
      i0  => no2_x1_71_sig,
      i1  => zero_sig,
      q   => xr2_x1_358_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_357_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_358_sig,
      q   => xr2_x1_357_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_359_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_359_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_360_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_360_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_93_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => rtlcarry_1(3),
      i2  => rtlcarry_1(3),
      i3  => xr2_x1_360_sig,
      i4  => xr2_x1_359_sig,
      i5  => reg_p(3),
      q   => oa2a2a23_x2_93_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_52_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_93_sig,
      i1  => xr2_x1_357_sig,
      nq  => nxr2_x1_52_sig,
      vdd => vdd,
      vss => vss
   );

noa2a2a23_x1_4_ins : noa2a2a23_x1
   port map (
      i0  => nxr2_x1_52_sig,
      i1  => clr_p,
      i2  => reset,
      i3  => nxr2_x1_51_sig,
      i4  => nao2o22_x1_18_sig,
      i5  => ld_p,
      nq  => noa2a2a23_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_9_ins : na3_x1
   port map (
      i0  => noa2a2a23_x1_4_sig,
      i1  => on12_x1_11_sig,
      i2  => on12_x1_10_sig,
      nq  => na3_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_10_ins : oa2ao222_x2
   port map (
      i0  => na3_x1_9_sig,
      i1  => final_a,
      i2  => ao22_x2_3_sig,
      i3  => o4_x2_sig,
      i4  => not_final_a,
      q   => oa2ao222_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_361_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_361_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_94_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_11(3),
      i3  => reg_p(3),
      i4  => rtlcarry_11(3),
      i5  => reg_b(3),
      q   => oa2a2a23_x2_94_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_53_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_94_sig,
      i1  => xr2_x1_361_sig,
      nq  => nxr2_x1_53_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_9_ins : o3_x2
   port map (
      i0  => reset,
      i1  => not_ld_p,
      i2  => nxr2_x1_53_sig,
      q   => o3_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_73_ins : no2_x1
   port map (
      i0  => not_rtlcarry_3(3),
      i1  => reg_b(3),
      nq  => no2_x1_73_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_363_ins : xr2_x1
   port map (
      i0  => no2_x1_73_sig,
      i1  => zero_sig,
      q   => xr2_x1_363_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_362_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_363_sig,
      q   => xr2_x1_362_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_364_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_364_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_365_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_365_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_95_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => rtlcarry_1(3),
      i2  => rtlcarry_1(3),
      i3  => xr2_x1_365_sig,
      i4  => xr2_x1_364_sig,
      i5  => reg_p(3),
      q   => oa2a2a23_x2_95_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_54_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_95_sig,
      i1  => xr2_x1_362_sig,
      nq  => nxr2_x1_54_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_366_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_366_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_96_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_9(3),
      i3  => reg_p(3),
      i4  => reg_b(3),
      i5  => rtlcarry_9(3),
      q   => oa2a2a23_x2_96_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_55_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_96_sig,
      i1  => xr2_x1_366_sig,
      nq  => nxr2_x1_55_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_10_ins : o3_x2
   port map (
      i0  => reset,
      i1  => ld_p,
      i2  => nxr2_x1_55_sig,
      q   => o3_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_74_ins : no2_x1
   port map (
      i0  => not_rtlcarry_3(3),
      i1  => reg_b(3),
      nq  => no2_x1_74_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_368_ins : xr2_x1
   port map (
      i0  => no2_x1_74_sig,
      i1  => zero_sig,
      q   => xr2_x1_368_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_367_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_368_sig,
      q   => xr2_x1_367_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_369_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_369_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_370_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_370_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_97_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => rtlcarry_1(3),
      i2  => rtlcarry_1(3),
      i3  => xr2_x1_370_sig,
      i4  => xr2_x1_369_sig,
      i5  => reg_p(3),
      q   => oa2a2a23_x2_97_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_56_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_97_sig,
      i1  => xr2_x1_367_sig,
      nq  => nxr2_x1_56_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_19_ins : nao2o22_x1
   port map (
      i0  => nxr2_x1_56_sig,
      i1  => o3_x2_10_sig,
      i2  => nxr2_x1_54_sig,
      i3  => o3_x2_9_sig,
      nq  => nao2o22_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_372_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_372_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_98_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_11(3),
      i3  => reg_p(3),
      i4  => rtlcarry_11(3),
      i5  => reg_b(3),
      q   => oa2a2a23_x2_98_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_371_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_98_sig,
      i1  => xr2_x1_372_sig,
      q   => xr2_x1_371_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_12_ins : on12_x1
   port map (
      i0  => xr2_x1_371_sig,
      i1  => reset,
      q   => on12_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_75_ins : no2_x1
   port map (
      i0  => not_rtlcarry_3(3),
      i1  => reg_b(3),
      nq  => no2_x1_75_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_374_ins : xr2_x1
   port map (
      i0  => no2_x1_75_sig,
      i1  => zero_sig,
      q   => xr2_x1_374_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_373_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_374_sig,
      q   => xr2_x1_373_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_375_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_375_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_376_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_376_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_99_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => rtlcarry_1(3),
      i2  => rtlcarry_1(3),
      i3  => xr2_x1_376_sig,
      i4  => xr2_x1_375_sig,
      i5  => reg_p(3),
      q   => oa2a2a23_x2_99_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_57_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_99_sig,
      i1  => xr2_x1_373_sig,
      nq  => nxr2_x1_57_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_39_ins : o2_x2
   port map (
      i0  => reset,
      i1  => ld_p,
      q   => o2_x2_39_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_76_ins : no2_x1
   port map (
      i0  => not_rtlcarry_3(3),
      i1  => reg_b(3),
      nq  => no2_x1_76_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_378_ins : xr2_x1
   port map (
      i0  => no2_x1_76_sig,
      i1  => zero_sig,
      q   => xr2_x1_378_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_377_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_378_sig,
      q   => xr2_x1_377_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_379_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_379_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_380_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_380_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_100_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => rtlcarry_1(3),
      i2  => rtlcarry_1(3),
      i3  => xr2_x1_380_sig,
      i4  => xr2_x1_379_sig,
      i5  => reg_p(3),
      q   => oa2a2a23_x2_100_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_58_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_100_sig,
      i1  => xr2_x1_377_sig,
      nq  => nxr2_x1_58_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_20_ins : nao2o22_x1
   port map (
      i0  => nxr2_x1_58_sig,
      i1  => o2_x2_39_sig,
      i2  => nxr2_x1_57_sig,
      i3  => on12_x1_12_sig,
      nq  => nao2o22_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_381_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_381_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_101_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_11(3),
      i3  => reg_p(3),
      i4  => rtlcarry_11(3),
      i5  => reg_b(3),
      q   => oa2a2a23_x2_101_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_59_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_101_sig,
      i1  => xr2_x1_381_sig,
      nq  => nxr2_x1_59_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_25_ins : no3_x1
   port map (
      i0  => reset,
      i1  => nxr2_x1_59_sig,
      i2  => not_ld_p,
      nq  => no3_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_77_ins : no2_x1
   port map (
      i0  => not_rtlcarry_3(3),
      i1  => reg_b(3),
      nq  => no2_x1_77_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_384_ins : xr2_x1
   port map (
      i0  => no2_x1_77_sig,
      i1  => zero_sig,
      q   => xr2_x1_384_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_383_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_384_sig,
      q   => xr2_x1_383_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_385_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_385_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_386_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_386_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_102_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => rtlcarry_1(3),
      i2  => rtlcarry_1(3),
      i3  => xr2_x1_386_sig,
      i4  => xr2_x1_385_sig,
      i5  => reg_p(3),
      q   => oa2a2a23_x2_102_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_382_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_102_sig,
      i1  => xr2_x1_383_sig,
      q   => xr2_x1_382_sig,
      vdd => vdd,
      vss => vss
   );

noa2a2a23_x1_5_ins : noa2a2a23_x1
   port map (
      i0  => xr2_x1_382_sig,
      i1  => no3_x1_25_sig,
      i2  => shift_p,
      i3  => nao2o22_x1_20_sig,
      i4  => nao2o22_x1_19_sig,
      i5  => op,
      nq  => noa2a2a23_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_33_ins : na2_x1
   port map (
      i0  => not_clr_p,
      i1  => reg_p(3),
      nq  => na2_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_72_ins : no2_x1
   port map (
      i0  => na2_x1_33_sig,
      i1  => noa2a2a23_x1_5_sig,
      nq  => no2_x1_72_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_79_ins : no2_x1
   port map (
      i0  => not_rtlcarry_3(3),
      i1  => reg_b(3),
      nq  => no2_x1_79_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_388_ins : xr2_x1
   port map (
      i0  => no2_x1_79_sig,
      i1  => zero_sig,
      q   => xr2_x1_388_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_387_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_388_sig,
      q   => xr2_x1_387_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_389_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_389_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_390_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_390_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_103_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => rtlcarry_1(3),
      i2  => rtlcarry_1(3),
      i3  => xr2_x1_390_sig,
      i4  => xr2_x1_389_sig,
      i5  => reg_p(3),
      q   => oa2a2a23_x2_103_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_60_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_103_sig,
      i1  => xr2_x1_387_sig,
      nq  => nxr2_x1_60_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_391_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_391_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_104_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_11(3),
      i3  => reg_p(3),
      i4  => rtlcarry_11(3),
      i5  => reg_b(3),
      q   => oa2a2a23_x2_104_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_61_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_104_sig,
      i1  => xr2_x1_391_sig,
      nq  => nxr2_x1_61_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_11_ins : o3_x2
   port map (
      i0  => reset,
      i1  => not_ld_p,
      i2  => nxr2_x1_61_sig,
      q   => o3_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_78_ins : no2_x1
   port map (
      i0  => o3_x2_11_sig,
      i1  => nxr2_x1_60_sig,
      nq  => no2_x1_78_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_40_ins : o2_x2
   port map (
      i0  => shift_p,
      i1  => not_op,
      q   => o2_x2_40_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_80_ins : no2_x1
   port map (
      i0  => not_rtlcarry_3(3),
      i1  => reg_b(3),
      nq  => no2_x1_80_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_394_ins : xr2_x1
   port map (
      i0  => no2_x1_80_sig,
      i1  => zero_sig,
      q   => xr2_x1_394_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_393_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_394_sig,
      q   => xr2_x1_393_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_395_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_395_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_396_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_396_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_105_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => rtlcarry_1(3),
      i2  => rtlcarry_1(3),
      i3  => xr2_x1_396_sig,
      i4  => xr2_x1_395_sig,
      i5  => reg_p(3),
      q   => oa2a2a23_x2_105_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_392_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_105_sig,
      i1  => xr2_x1_393_sig,
      q   => xr2_x1_392_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_397_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_397_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_106_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_9(3),
      i3  => reg_p(3),
      i4  => reg_b(3),
      i5  => rtlcarry_9(3),
      q   => oa2a2a23_x2_106_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_62_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_106_sig,
      i1  => xr2_x1_397_sig,
      nq  => nxr2_x1_62_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_26_ins : no3_x1
   port map (
      i0  => reset,
      i1  => nxr2_x1_62_sig,
      i2  => ld_p,
      nq  => no3_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_34_ins : na2_x1
   port map (
      i0  => no3_x1_26_sig,
      i1  => xr2_x1_392_sig,
      nq  => na2_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_81_ins : no2_x1
   port map (
      i0  => not_rtlcarry_3(3),
      i1  => reg_b(3),
      nq  => no2_x1_81_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_400_ins : xr2_x1
   port map (
      i0  => no2_x1_81_sig,
      i1  => zero_sig,
      q   => xr2_x1_400_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_399_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_400_sig,
      q   => xr2_x1_399_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_401_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_401_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_402_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_402_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_107_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => rtlcarry_1(3),
      i2  => rtlcarry_1(3),
      i3  => xr2_x1_402_sig,
      i4  => xr2_x1_401_sig,
      i5  => reg_p(3),
      q   => oa2a2a23_x2_107_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_398_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_107_sig,
      i1  => xr2_x1_399_sig,
      q   => xr2_x1_398_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_403_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_403_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_108_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_11(3),
      i3  => reg_p(3),
      i4  => rtlcarry_11(3),
      i5  => reg_b(3),
      q   => oa2a2a23_x2_108_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_63_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_108_sig,
      i1  => xr2_x1_403_sig,
      nq  => nxr2_x1_63_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_27_ins : no3_x1
   port map (
      i0  => reset,
      i1  => nxr2_x1_63_sig,
      i2  => not_ld_p,
      nq  => no3_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_35_ins : na2_x1
   port map (
      i0  => no3_x1_27_sig,
      i1  => xr2_x1_398_sig,
      nq  => na2_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_28_ins : noa22_x1
   port map (
      i0  => na2_x1_35_sig,
      i1  => na2_x1_34_sig,
      i2  => o2_x2_40_sig,
      nq  => noa22_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_5_ins : ao22_x2
   port map (
      i0  => noa22_x1_28_sig,
      i1  => no2_x1_78_sig,
      i2  => not_clr_p,
      q   => ao22_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_404_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_404_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_109_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_11(3),
      i3  => reg_p(3),
      i4  => rtlcarry_11(3),
      i5  => reg_b(3),
      q   => oa2a2a23_x2_109_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_64_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_109_sig,
      i1  => xr2_x1_404_sig,
      nq  => nxr2_x1_64_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_36_ins : na2_x1
   port map (
      i0  => ld_p,
      i1  => not_reset,
      nq  => na2_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_82_ins : no2_x1
   port map (
      i0  => na2_x1_36_sig,
      i1  => nxr2_x1_64_sig,
      nq  => no2_x1_82_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_41_ins : o2_x2
   port map (
      i0  => shift_p,
      i1  => not_op,
      q   => o2_x2_41_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_83_ins : no2_x1
   port map (
      i0  => not_rtlcarry_7(3),
      i1  => reg_b(3),
      nq  => no2_x1_83_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_406_ins : xr2_x1
   port map (
      i0  => no2_x1_83_sig,
      i1  => zero_sig,
      q   => xr2_x1_406_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_405_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_406_sig,
      q   => xr2_x1_405_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_407_ins : xr2_x1
   port map (
      i0  => rtlcarry_7(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_407_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_408_ins : xr2_x1
   port map (
      i0  => rtlcarry_7(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_408_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_110_ins : oa2a2a23_x2
   port map (
      i0  => xr2_x1_408_sig,
      i1  => reg_p(3),
      i2  => rtlcarry_5(3),
      i3  => reg_p(3),
      i4  => xr2_x1_407_sig,
      i5  => rtlcarry_5(3),
      q   => oa2a2a23_x2_110_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_65_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_110_sig,
      i1  => xr2_x1_405_sig,
      nq  => nxr2_x1_65_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_410_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_410_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_111_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_9(3),
      i3  => reg_p(3),
      i4  => reg_b(3),
      i5  => rtlcarry_9(3),
      q   => oa2a2a23_x2_111_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_409_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_111_sig,
      i1  => xr2_x1_410_sig,
      q   => xr2_x1_409_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_84_ins : no2_x1
   port map (
      i0  => reset,
      i1  => ld_p,
      nq  => no2_x1_84_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_37_ins : na2_x1
   port map (
      i0  => no2_x1_84_sig,
      i1  => xr2_x1_409_sig,
      nq  => na2_x1_37_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_42_ins : o2_x2
   port map (
      i0  => na2_x1_37_sig,
      i1  => nxr2_x1_65_sig,
      q   => o2_x2_42_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_411_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_411_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_112_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_11(3),
      i3  => reg_p(3),
      i4  => rtlcarry_11(3),
      i5  => reg_b(3),
      q   => oa2a2a23_x2_112_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_66_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_112_sig,
      i1  => xr2_x1_411_sig,
      nq  => nxr2_x1_66_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_38_ins : na2_x1
   port map (
      i0  => ld_p,
      i1  => not_reset,
      nq  => na2_x1_38_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_43_ins : o2_x2
   port map (
      i0  => na2_x1_38_sig,
      i1  => nxr2_x1_66_sig,
      q   => o2_x2_43_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_29_ins : noa22_x1
   port map (
      i0  => o2_x2_43_sig,
      i1  => o2_x2_42_sig,
      i2  => o2_x2_41_sig,
      nq  => noa22_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_10_ins : a2_x2
   port map (
      i0  => not_clr_p,
      i1  => reg_p(3),
      q   => a2_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_412_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_412_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_114_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_9(3),
      i3  => reg_p(3),
      i4  => reg_b(3),
      i5  => rtlcarry_9(3),
      q   => oa2a2a23_x2_114_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_67_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_114_sig,
      i1  => xr2_x1_412_sig,
      nq  => nxr2_x1_67_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_45_ins : o2_x2
   port map (
      i0  => reset,
      i1  => ld_p,
      q   => o2_x2_45_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_44_ins : o2_x2
   port map (
      i0  => o2_x2_45_sig,
      i1  => nxr2_x1_67_sig,
      q   => o2_x2_44_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_85_ins : no2_x1
   port map (
      i0  => not_rtlcarry_7(3),
      i1  => reg_b(3),
      nq  => no2_x1_85_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_414_ins : xr2_x1
   port map (
      i0  => no2_x1_85_sig,
      i1  => zero_sig,
      q   => xr2_x1_414_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_413_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => xr2_x1_414_sig,
      q   => xr2_x1_413_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_415_ins : xr2_x1
   port map (
      i0  => rtlcarry_7(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_415_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_416_ins : xr2_x1
   port map (
      i0  => rtlcarry_7(3),
      i1  => not_reg_b(3),
      q   => xr2_x1_416_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_115_ins : oa2a2a23_x2
   port map (
      i0  => xr2_x1_416_sig,
      i1  => reg_p(3),
      i2  => rtlcarry_5(3),
      i3  => reg_p(3),
      i4  => xr2_x1_415_sig,
      i5  => rtlcarry_5(3),
      q   => oa2a2a23_x2_115_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_68_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_115_sig,
      i1  => xr2_x1_413_sig,
      nq  => nxr2_x1_68_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_417_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_417_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_116_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_11(3),
      i3  => reg_p(3),
      i4  => rtlcarry_11(3),
      i5  => reg_b(3),
      q   => oa2a2a23_x2_116_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_69_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_116_sig,
      i1  => xr2_x1_417_sig,
      nq  => nxr2_x1_69_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_39_ins : na2_x1
   port map (
      i0  => ld_p,
      i1  => not_reset,
      nq  => na2_x1_39_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_21_ins : nao2o22_x1
   port map (
      i0  => na2_x1_39_sig,
      i1  => nxr2_x1_69_sig,
      i2  => nxr2_x1_68_sig,
      i3  => o2_x2_44_sig,
      nq  => nao2o22_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_418_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_418_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_117_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_11(3),
      i3  => reg_p(3),
      i4  => rtlcarry_11(3),
      i5  => reg_b(3),
      q   => oa2a2a23_x2_117_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_70_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_117_sig,
      i1  => xr2_x1_418_sig,
      nq  => nxr2_x1_70_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_22_ins : nao2o22_x1
   port map (
      i0  => reset,
      i1  => nxr2_x1_70_sig,
      i2  => ld_p,
      i3  => reset,
      nq  => nao2o22_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_11_ins : a2_x2
   port map (
      i0  => ld_p,
      i1  => not_reset,
      q   => a2_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_420_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => one_sig,
      q   => xr2_x1_420_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_118_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => rtlcarry_11(3),
      i3  => reg_p(3),
      i4  => rtlcarry_11(3),
      i5  => reg_b(3),
      q   => oa2a2a23_x2_118_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_419_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_118_sig,
      i1  => xr2_x1_420_sig,
      q   => xr2_x1_419_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_113_ins : oa2a2a23_x2
   port map (
      i0  => xr2_x1_419_sig,
      i1  => a2_x2_11_sig,
      i2  => shift_p,
      i3  => nao2o22_x1_22_sig,
      i4  => nao2o22_x1_21_sig,
      i5  => op,
      q   => oa2a2a23_x2_113_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_12_ins : oa2ao222_x2
   port map (
      i0  => oa2a2a23_x2_113_sig,
      i1  => a2_x2_10_sig,
      i2  => noa22_x1_29_sig,
      i3  => no2_x1_82_sig,
      i4  => not_clr_p,
      q   => oa2ao222_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_11_ins : oa2ao222_x2
   port map (
      i0  => oa2ao222_x2_12_sig,
      i1  => not_final_a,
      i2  => ao22_x2_5_sig,
      i3  => no2_x1_72_sig,
      i4  => final_a,
      q   => oa2ao222_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_51_ins : no2_x1
   port map (
      i0  => oa2ao222_x2_11_sig,
      i1  => oa2ao222_x2_10_sig,
      nq  => no2_x1_51_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_9_ins : oa22_x2
   port map (
      i0  => no2_x1_51_sig,
      i1  => oa2ao222_x2_9_sig,
      i2  => nao2o22_x1_7_sig,
      q   => oa22_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

reg_p_4_ins : sff1_x4
   port map (
      ck  => clk,
      i   => oa22_x2_9_sig,
      q   => reg_p(4),
      vdd => vdd,
      vss => vss
   );

inv_x2_ins : inv_x2
   port map (
      i   => b(0),
      nq  => inv_x2_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_12_ins : o3_x2
   port map (
      i0  => inv_x2_sig,
      i1  => reset,
      i2  => not_ld_b,
      q   => o3_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_15_ins : nao22_x1
   port map (
      i0  => reset,
      i1  => not_ld_b,
      i2  => reg_b(0),
      nq  => nao22_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_30_ins : noa22_x1
   port map (
      i0  => nao22_x1_15_sig,
      i1  => o3_x2_12_sig,
      i2  => reset,
      nq  => noa22_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

reg_b_0_ins : sff1_x4
   port map (
      ck  => clk,
      i   => noa22_x1_30_sig,
      q   => reg_b(0),
      vdd => vdd,
      vss => vss
   );

inv_x2_2_ins : inv_x2
   port map (
      i   => b(1),
      nq  => inv_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_13_ins : o3_x2
   port map (
      i0  => inv_x2_2_sig,
      i1  => reset,
      i2  => not_ld_b,
      q   => o3_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_16_ins : nao22_x1
   port map (
      i0  => reset,
      i1  => not_ld_b,
      i2  => reg_b(1),
      nq  => nao22_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_31_ins : noa22_x1
   port map (
      i0  => nao22_x1_16_sig,
      i1  => o3_x2_13_sig,
      i2  => reset,
      nq  => noa22_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

reg_b_1_ins : sff1_x4
   port map (
      ck  => clk,
      i   => noa22_x1_31_sig,
      q   => reg_b(1),
      vdd => vdd,
      vss => vss
   );

inv_x2_3_ins : inv_x2
   port map (
      i   => b(2),
      nq  => inv_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_14_ins : o3_x2
   port map (
      i0  => inv_x2_3_sig,
      i1  => reset,
      i2  => not_ld_b,
      q   => o3_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_17_ins : nao22_x1
   port map (
      i0  => reset,
      i1  => not_ld_b,
      i2  => reg_b(2),
      nq  => nao22_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_32_ins : noa22_x1
   port map (
      i0  => nao22_x1_17_sig,
      i1  => o3_x2_14_sig,
      i2  => reset,
      nq  => noa22_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

reg_b_2_ins : sff1_x4
   port map (
      ck  => clk,
      i   => noa22_x1_32_sig,
      q   => reg_b(2),
      vdd => vdd,
      vss => vss
   );

inv_x2_4_ins : inv_x2
   port map (
      i   => b(3),
      nq  => inv_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_15_ins : o3_x2
   port map (
      i0  => inv_x2_4_sig,
      i1  => reset,
      i2  => not_ld_b,
      q   => o3_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_18_ins : nao22_x1
   port map (
      i0  => reset,
      i1  => not_ld_b,
      i2  => reg_b(3),
      nq  => nao22_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_33_ins : noa22_x1
   port map (
      i0  => nao22_x1_18_sig,
      i1  => o3_x2_15_sig,
      i2  => reset,
      nq  => noa22_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

reg_b_3_ins : sff1_x4
   port map (
      ck  => clk,
      i   => noa22_x1_33_sig,
      q   => reg_b(3),
      vdd => vdd,
      vss => vss
   );

no3_x1_28_ins : no3_x1
   port map (
      i0  => ld_a,
      i1  => final_a,
      i2  => shift_a,
      nq  => no3_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_19_ins : nao22_x1
   port map (
      i0  => no3_x1_28_sig,
      i1  => reset,
      i2  => reg_a(0),
      nq  => nao22_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_29_ins : no3_x1
   port map (
      i0  => ld_a,
      i1  => final_a,
      i2  => shift_a,
      nq  => no3_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_86_ins : no2_x1
   port map (
      i0  => reset,
      i1  => no3_x1_29_sig,
      nq  => no2_x1_86_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_12_ins : a2_x2
   port map (
      i0  => final_a,
      i1  => not_ld_a,
      q   => a2_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_35_ins : noa22_x1
   port map (
      i0  => not_reg_p(4),
      i1  => a2_x2_12_sig,
      i2  => shift_a,
      nq  => noa22_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_7_ins : ao22_x2
   port map (
      i0  => reg_p(4),
      i1  => ld_a,
      i2  => shift_a,
      q   => ao22_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_6_ins : ao22_x2
   port map (
      i0  => ao22_x2_7_sig,
      i1  => noa22_x1_35_sig,
      i2  => a(0),
      q   => ao22_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_87_ins : no2_x1
   port map (
      i0  => ld_a,
      i1  => not_shift_a,
      nq  => no2_x1_87_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_30_ins : no3_x1
   port map (
      i0  => not_final_a,
      i1  => ld_a,
      i2  => shift_a,
      nq  => no3_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

oa2a22_x2_5_ins : oa2a22_x2
   port map (
      i0  => reg_p(4),
      i1  => no3_x1_30_sig,
      i2  => no2_x1_87_sig,
      i3  => reg_p(4),
      q   => oa2a22_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_20_ins : nao22_x1
   port map (
      i0  => oa2a22_x2_5_sig,
      i1  => ao22_x2_6_sig,
      i2  => no2_x1_86_sig,
      nq  => nao22_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_34_ins : noa22_x1
   port map (
      i0  => nao22_x1_20_sig,
      i1  => nao22_x1_19_sig,
      i2  => reset,
      nq  => noa22_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

reg_a_0_ins : sff1_x4
   port map (
      ck  => clk,
      i   => noa22_x1_34_sig,
      q   => reg_a(0),
      vdd => vdd,
      vss => vss
   );

no3_x1_31_ins : no3_x1
   port map (
      i0  => ld_a,
      i1  => final_a,
      i2  => shift_a,
      nq  => no3_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_9_ins : ao22_x2
   port map (
      i0  => no3_x1_31_sig,
      i1  => reset,
      i2  => reg_a(1),
      q   => ao22_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_16_ins : o3_x2
   port map (
      i0  => ld_a,
      i1  => final_a,
      i2  => shift_a,
      q   => o3_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_13_ins : on12_x1
   port map (
      i0  => o3_x2_16_sig,
      i1  => reset,
      q   => on12_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_88_ins : no2_x1
   port map (
      i0  => ld_a,
      i1  => not_final_a,
      nq  => no2_x1_88_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_13_ins : a2_x2
   port map (
      i0  => no2_x1_88_sig,
      i1  => reg_a(0),
      q   => a2_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_5_ins : inv_x2
   port map (
      i   => a(1),
      nq  => inv_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_37_ins : noa22_x1
   port map (
      i0  => not_ld_a,
      i1  => final_a,
      i2  => inv_x2_5_sig,
      nq  => noa22_x1_37_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_21_ins : nao22_x1
   port map (
      i0  => noa22_x1_37_sig,
      i1  => a2_x2_13_sig,
      i2  => not_shift_a,
      nq  => nao22_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_14_ins : a2_x2
   port map (
      i0  => not_ld_a,
      i1  => reg_a(0),
      q   => a2_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_15_ins : a2_x2
   port map (
      i0  => a(1),
      i1  => ld_a,
      q   => a2_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_22_ins : nao22_x1
   port map (
      i0  => a2_x2_15_sig,
      i1  => a2_x2_14_sig,
      i2  => shift_a,
      nq  => nao22_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_36_ins : noa22_x1
   port map (
      i0  => nao22_x1_22_sig,
      i1  => nao22_x1_21_sig,
      i2  => on12_x1_13_sig,
      nq  => noa22_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_8_ins : ao22_x2
   port map (
      i0  => noa22_x1_36_sig,
      i1  => ao22_x2_9_sig,
      i2  => not_reset,
      q   => ao22_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

reg_a_1_ins : sff1_x4
   port map (
      ck  => clk,
      i   => ao22_x2_8_sig,
      q   => reg_a(1),
      vdd => vdd,
      vss => vss
   );

no3_x1_32_ins : no3_x1
   port map (
      i0  => ld_a,
      i1  => final_a,
      i2  => shift_a,
      nq  => no3_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_11_ins : ao22_x2
   port map (
      i0  => no3_x1_32_sig,
      i1  => reset,
      i2  => reg_a(2),
      q   => ao22_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_17_ins : o3_x2
   port map (
      i0  => ld_a,
      i1  => final_a,
      i2  => shift_a,
      q   => o3_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_14_ins : on12_x1
   port map (
      i0  => o3_x2_17_sig,
      i1  => reset,
      q   => on12_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_89_ins : no2_x1
   port map (
      i0  => ld_a,
      i1  => not_final_a,
      nq  => no2_x1_89_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_16_ins : a2_x2
   port map (
      i0  => no2_x1_89_sig,
      i1  => reg_a(1),
      q   => a2_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_6_ins : inv_x2
   port map (
      i   => a(2),
      nq  => inv_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_39_ins : noa22_x1
   port map (
      i0  => not_ld_a,
      i1  => final_a,
      i2  => inv_x2_6_sig,
      nq  => noa22_x1_39_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_23_ins : nao22_x1
   port map (
      i0  => noa22_x1_39_sig,
      i1  => a2_x2_16_sig,
      i2  => not_shift_a,
      nq  => nao22_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_17_ins : a2_x2
   port map (
      i0  => not_ld_a,
      i1  => reg_a(1),
      q   => a2_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_18_ins : a2_x2
   port map (
      i0  => a(2),
      i1  => ld_a,
      q   => a2_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_24_ins : nao22_x1
   port map (
      i0  => a2_x2_18_sig,
      i1  => a2_x2_17_sig,
      i2  => shift_a,
      nq  => nao22_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_38_ins : noa22_x1
   port map (
      i0  => nao22_x1_24_sig,
      i1  => nao22_x1_23_sig,
      i2  => on12_x1_14_sig,
      nq  => noa22_x1_38_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_10_ins : ao22_x2
   port map (
      i0  => noa22_x1_38_sig,
      i1  => ao22_x2_11_sig,
      i2  => not_reset,
      q   => ao22_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

reg_a_2_ins : sff1_x4
   port map (
      ck  => clk,
      i   => ao22_x2_10_sig,
      q   => reg_a(2),
      vdd => vdd,
      vss => vss
   );

no3_x1_33_ins : no3_x1
   port map (
      i0  => ld_a,
      i1  => final_a,
      i2  => shift_a,
      nq  => no3_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_13_ins : ao22_x2
   port map (
      i0  => no3_x1_33_sig,
      i1  => reset,
      i2  => reg_a(3),
      q   => ao22_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_18_ins : o3_x2
   port map (
      i0  => ld_a,
      i1  => final_a,
      i2  => shift_a,
      q   => o3_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_15_ins : on12_x1
   port map (
      i0  => o3_x2_18_sig,
      i1  => reset,
      q   => on12_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_90_ins : no2_x1
   port map (
      i0  => ld_a,
      i1  => not_final_a,
      nq  => no2_x1_90_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_19_ins : a2_x2
   port map (
      i0  => no2_x1_90_sig,
      i1  => reg_a(2),
      q   => a2_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_7_ins : inv_x2
   port map (
      i   => a(3),
      nq  => inv_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_41_ins : noa22_x1
   port map (
      i0  => not_ld_a,
      i1  => final_a,
      i2  => inv_x2_7_sig,
      nq  => noa22_x1_41_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_25_ins : nao22_x1
   port map (
      i0  => noa22_x1_41_sig,
      i1  => a2_x2_19_sig,
      i2  => not_shift_a,
      nq  => nao22_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_20_ins : a2_x2
   port map (
      i0  => not_ld_a,
      i1  => reg_a(2),
      q   => a2_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_21_ins : a2_x2
   port map (
      i0  => a(3),
      i1  => ld_a,
      q   => a2_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_26_ins : nao22_x1
   port map (
      i0  => a2_x2_21_sig,
      i1  => a2_x2_20_sig,
      i2  => shift_a,
      nq  => nao22_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_40_ins : noa22_x1
   port map (
      i0  => nao22_x1_26_sig,
      i1  => nao22_x1_25_sig,
      i2  => on12_x1_15_sig,
      nq  => noa22_x1_40_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_12_ins : ao22_x2
   port map (
      i0  => noa22_x1_40_sig,
      i1  => ao22_x2_13_sig,
      i2  => not_reset,
      q   => ao22_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

reg_a_3_ins : sff1_x4
   port map (
      ck  => clk,
      i   => ao22_x2_12_sig,
      q   => reg_a(3),
      vdd => vdd,
      vss => vss
   );

cat_0_ins : buf_x2
   port map (
      i   => reg_cat(0),
      q   => cat(0),
      vdd => vdd,
      vss => vss
   );

cat_1_ins : buf_x2
   port map (
      i   => reg_cat(1),
      q   => cat(1),
      vdd => vdd,
      vss => vss
   );

cat_2_ins : buf_x2
   port map (
      i   => reg_cat(2),
      q   => cat(2),
      vdd => vdd,
      vss => vss
   );

cat_3_ins : buf_x2
   port map (
      i   => reg_cat(3),
      q   => cat(3),
      vdd => vdd,
      vss => vss
   );

p_0_ins : buf_x2
   port map (
      i   => reg_r(0),
      q   => p(0),
      vdd => vdd,
      vss => vss
   );

p_1_ins : buf_x2
   port map (
      i   => reg_r(1),
      q   => p(1),
      vdd => vdd,
      vss => vss
   );

p_2_ins : buf_x2
   port map (
      i   => reg_r(2),
      q   => p(2),
      vdd => vdd,
      vss => vss
   );

p_3_ins : buf_x2
   port map (
      i   => reg_r(3),
      q   => p(3),
      vdd => vdd,
      vss => vss
   );

p_4_ins : buf_x2
   port map (
      i   => reg_r(4),
      q   => p(4),
      vdd => vdd,
      vss => vss
   );

count_ins : na4_x1
   port map (
      i0  => not_count_in(1),
      i1  => not_count_in(3),
      i2  => count_in(2),
      i3  => not_count_in(0),
      nq  => count,
      vdd => vdd,
      vss => vss
   );

one_sig_ins : one_x0
   port map (
      q   => one_sig,
      vdd => vdd,
      vss => vss
   );

zero_sig_ins : zero_x0
   port map (
      nq  => zero_sig,
      vdd => vdd,
      vss => vss
   );


end structural;
