--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml top05.twx top05.ncd -o top05.twr top05.pcf -ucf
portmap05.ucf

Design file:              top05.ncd
Physical constraint file: top05.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock mclk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
reset       |    0.821(R)|    0.846(R)|mclk_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock mclk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
anodos<0>   |    9.926(R)|mclk_BUFGP        |   0.000|
anodos<1>   |    9.525(R)|mclk_BUFGP        |   0.000|
anodos<2>   |   10.040(R)|mclk_BUFGP        |   0.000|
anodos<3>   |    9.763(R)|mclk_BUFGP        |   0.000|
aux4<0>     |   10.398(R)|mclk_BUFGP        |   0.000|
aux4<1>     |    9.596(R)|mclk_BUFGP        |   0.000|
aux4<2>     |   10.358(R)|mclk_BUFGP        |   0.000|
aux4<3>     |    9.676(R)|mclk_BUFGP        |   0.000|
catodos<0>  |   14.927(R)|mclk_BUFGP        |   0.000|
catodos<1>  |   15.353(R)|mclk_BUFGP        |   0.000|
catodos<2>  |   15.295(R)|mclk_BUFGP        |   0.000|
catodos<3>  |   14.766(R)|mclk_BUFGP        |   0.000|
catodos<4>  |   15.427(R)|mclk_BUFGP        |   0.000|
catodos<5>  |   14.940(R)|mclk_BUFGP        |   0.000|
catodos<6>  |   15.058(R)|mclk_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |    7.388|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
chaves<0>      |catodos<0>     |    8.798|
chaves<0>      |catodos<1>     |    9.224|
chaves<0>      |catodos<2>     |    9.129|
chaves<0>      |catodos<3>     |    8.637|
chaves<0>      |catodos<4>     |    9.298|
chaves<0>      |catodos<5>     |    8.811|
chaves<0>      |catodos<6>     |    8.929|
chaves<1>      |catodos<0>     |   10.993|
chaves<1>      |catodos<1>     |   12.598|
chaves<1>      |catodos<2>     |   12.196|
chaves<1>      |catodos<3>     |   11.989|
chaves<1>      |catodos<4>     |   11.493|
chaves<1>      |catodos<5>     |   12.322|
chaves<1>      |catodos<6>     |   12.446|
chaves<2>      |catodos<0>     |   11.684|
chaves<2>      |catodos<1>     |   12.245|
chaves<2>      |catodos<2>     |   12.901|
chaves<2>      |catodos<3>     |   11.687|
chaves<2>      |catodos<4>     |   12.184|
chaves<2>      |catodos<5>     |   11.821|
chaves<2>      |catodos<6>     |   11.912|
chaves<3>      |catodos<0>     |   14.295|
chaves<3>      |catodos<1>     |   15.296|
chaves<3>      |catodos<2>     |   15.364|
chaves<3>      |catodos<3>     |   14.687|
chaves<3>      |catodos<4>     |   14.795|
chaves<3>      |catodos<5>     |   15.020|
chaves<3>      |catodos<6>     |   15.144|
chaves<4>      |catodos<0>     |   13.440|
chaves<4>      |catodos<1>     |   14.318|
chaves<4>      |catodos<2>     |   14.360|
chaves<4>      |catodos<3>     |   13.709|
chaves<4>      |catodos<4>     |   13.940|
chaves<4>      |catodos<5>     |   14.042|
chaves<4>      |catodos<6>     |   14.166|
chaves<5>      |catodos<0>     |   14.069|
chaves<5>      |catodos<1>     |   15.289|
chaves<5>      |catodos<2>     |   15.237|
chaves<5>      |catodos<3>     |   14.680|
chaves<5>      |catodos<4>     |   14.569|
chaves<5>      |catodos<5>     |   15.013|
chaves<5>      |catodos<6>     |   15.137|
chaves<6>      |catodos<0>     |   13.851|
chaves<6>      |catodos<1>     |   15.000|
chaves<6>      |catodos<2>     |   15.068|
chaves<6>      |catodos<3>     |   14.391|
chaves<6>      |catodos<4>     |   14.351|
chaves<6>      |catodos<5>     |   14.724|
chaves<6>      |catodos<6>     |   14.848|
chaves<7>      |catodos<0>     |   13.812|
chaves<7>      |catodos<1>     |   14.748|
chaves<7>      |catodos<2>     |   14.732|
chaves<7>      |catodos<3>     |   14.139|
chaves<7>      |catodos<4>     |   14.312|
chaves<7>      |catodos<5>     |   14.472|
chaves<7>      |catodos<6>     |   14.596|
---------------+---------------+---------+


Analysis completed Fri Dec 13 16:04:49 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4504 MB



