
dynamixel_drive.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002a10  080000b8  080000b8  000100b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  08002ac8  08002ac8  00012ac8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002b50  08002b50  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002b50  08002b50  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002b50  08002b50  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002b50  08002b50  00012b50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002b54  08002b54  00012b54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002b58  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b4  2000000c  08002b64  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000c0  08002b64  000200c0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b4d0  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b2b  00000000  00000000  0002b504  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000810  00000000  00000000  0002d030  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000768  00000000  00000000  0002d840  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00013c4f  00000000  00000000  0002dfa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000aa13  00000000  00000000  00041bf7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007b9c4  00000000  00000000  0004c60a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000c7fce  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001b98  00000000  00000000  000c8020  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	; (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	; (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	; (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	2000000c 	.word	0x2000000c
 80000d8:	00000000 	.word	0x00000000
 80000dc:	08002ab0 	.word	0x08002ab0

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	; (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	; (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	; (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			; (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000010 	.word	0x20000010
 80000fc:	08002ab0 	.word	0x08002ab0

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	; 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f8f0 	bl	80003e8 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			; (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__divsi3>:
 8000214:	4603      	mov	r3, r0
 8000216:	430b      	orrs	r3, r1
 8000218:	d47f      	bmi.n	800031a <__divsi3+0x106>
 800021a:	2200      	movs	r2, #0
 800021c:	0843      	lsrs	r3, r0, #1
 800021e:	428b      	cmp	r3, r1
 8000220:	d374      	bcc.n	800030c <__divsi3+0xf8>
 8000222:	0903      	lsrs	r3, r0, #4
 8000224:	428b      	cmp	r3, r1
 8000226:	d35f      	bcc.n	80002e8 <__divsi3+0xd4>
 8000228:	0a03      	lsrs	r3, r0, #8
 800022a:	428b      	cmp	r3, r1
 800022c:	d344      	bcc.n	80002b8 <__divsi3+0xa4>
 800022e:	0b03      	lsrs	r3, r0, #12
 8000230:	428b      	cmp	r3, r1
 8000232:	d328      	bcc.n	8000286 <__divsi3+0x72>
 8000234:	0c03      	lsrs	r3, r0, #16
 8000236:	428b      	cmp	r3, r1
 8000238:	d30d      	bcc.n	8000256 <__divsi3+0x42>
 800023a:	22ff      	movs	r2, #255	; 0xff
 800023c:	0209      	lsls	r1, r1, #8
 800023e:	ba12      	rev	r2, r2
 8000240:	0c03      	lsrs	r3, r0, #16
 8000242:	428b      	cmp	r3, r1
 8000244:	d302      	bcc.n	800024c <__divsi3+0x38>
 8000246:	1212      	asrs	r2, r2, #8
 8000248:	0209      	lsls	r1, r1, #8
 800024a:	d065      	beq.n	8000318 <__divsi3+0x104>
 800024c:	0b03      	lsrs	r3, r0, #12
 800024e:	428b      	cmp	r3, r1
 8000250:	d319      	bcc.n	8000286 <__divsi3+0x72>
 8000252:	e000      	b.n	8000256 <__divsi3+0x42>
 8000254:	0a09      	lsrs	r1, r1, #8
 8000256:	0bc3      	lsrs	r3, r0, #15
 8000258:	428b      	cmp	r3, r1
 800025a:	d301      	bcc.n	8000260 <__divsi3+0x4c>
 800025c:	03cb      	lsls	r3, r1, #15
 800025e:	1ac0      	subs	r0, r0, r3
 8000260:	4152      	adcs	r2, r2
 8000262:	0b83      	lsrs	r3, r0, #14
 8000264:	428b      	cmp	r3, r1
 8000266:	d301      	bcc.n	800026c <__divsi3+0x58>
 8000268:	038b      	lsls	r3, r1, #14
 800026a:	1ac0      	subs	r0, r0, r3
 800026c:	4152      	adcs	r2, r2
 800026e:	0b43      	lsrs	r3, r0, #13
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x64>
 8000274:	034b      	lsls	r3, r1, #13
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b03      	lsrs	r3, r0, #12
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x70>
 8000280:	030b      	lsls	r3, r1, #12
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0ac3      	lsrs	r3, r0, #11
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x7c>
 800028c:	02cb      	lsls	r3, r1, #11
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0a83      	lsrs	r3, r0, #10
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x88>
 8000298:	028b      	lsls	r3, r1, #10
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0a43      	lsrs	r3, r0, #9
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x94>
 80002a4:	024b      	lsls	r3, r1, #9
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a03      	lsrs	r3, r0, #8
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0xa0>
 80002b0:	020b      	lsls	r3, r1, #8
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	d2cd      	bcs.n	8000254 <__divsi3+0x40>
 80002b8:	09c3      	lsrs	r3, r0, #7
 80002ba:	428b      	cmp	r3, r1
 80002bc:	d301      	bcc.n	80002c2 <__divsi3+0xae>
 80002be:	01cb      	lsls	r3, r1, #7
 80002c0:	1ac0      	subs	r0, r0, r3
 80002c2:	4152      	adcs	r2, r2
 80002c4:	0983      	lsrs	r3, r0, #6
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d301      	bcc.n	80002ce <__divsi3+0xba>
 80002ca:	018b      	lsls	r3, r1, #6
 80002cc:	1ac0      	subs	r0, r0, r3
 80002ce:	4152      	adcs	r2, r2
 80002d0:	0943      	lsrs	r3, r0, #5
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xc6>
 80002d6:	014b      	lsls	r3, r1, #5
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0903      	lsrs	r3, r0, #4
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xd2>
 80002e2:	010b      	lsls	r3, r1, #4
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	08c3      	lsrs	r3, r0, #3
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xde>
 80002ee:	00cb      	lsls	r3, r1, #3
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0883      	lsrs	r3, r0, #2
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xea>
 80002fa:	008b      	lsls	r3, r1, #2
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0843      	lsrs	r3, r0, #1
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xf6>
 8000306:	004b      	lsls	r3, r1, #1
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	1a41      	subs	r1, r0, r1
 800030e:	d200      	bcs.n	8000312 <__divsi3+0xfe>
 8000310:	4601      	mov	r1, r0
 8000312:	4152      	adcs	r2, r2
 8000314:	4610      	mov	r0, r2
 8000316:	4770      	bx	lr
 8000318:	e05d      	b.n	80003d6 <__divsi3+0x1c2>
 800031a:	0fca      	lsrs	r2, r1, #31
 800031c:	d000      	beq.n	8000320 <__divsi3+0x10c>
 800031e:	4249      	negs	r1, r1
 8000320:	1003      	asrs	r3, r0, #32
 8000322:	d300      	bcc.n	8000326 <__divsi3+0x112>
 8000324:	4240      	negs	r0, r0
 8000326:	4053      	eors	r3, r2
 8000328:	2200      	movs	r2, #0
 800032a:	469c      	mov	ip, r3
 800032c:	0903      	lsrs	r3, r0, #4
 800032e:	428b      	cmp	r3, r1
 8000330:	d32d      	bcc.n	800038e <__divsi3+0x17a>
 8000332:	0a03      	lsrs	r3, r0, #8
 8000334:	428b      	cmp	r3, r1
 8000336:	d312      	bcc.n	800035e <__divsi3+0x14a>
 8000338:	22fc      	movs	r2, #252	; 0xfc
 800033a:	0189      	lsls	r1, r1, #6
 800033c:	ba12      	rev	r2, r2
 800033e:	0a03      	lsrs	r3, r0, #8
 8000340:	428b      	cmp	r3, r1
 8000342:	d30c      	bcc.n	800035e <__divsi3+0x14a>
 8000344:	0189      	lsls	r1, r1, #6
 8000346:	1192      	asrs	r2, r2, #6
 8000348:	428b      	cmp	r3, r1
 800034a:	d308      	bcc.n	800035e <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d304      	bcc.n	800035e <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	d03a      	beq.n	80003ce <__divsi3+0x1ba>
 8000358:	1192      	asrs	r2, r2, #6
 800035a:	e000      	b.n	800035e <__divsi3+0x14a>
 800035c:	0989      	lsrs	r1, r1, #6
 800035e:	09c3      	lsrs	r3, r0, #7
 8000360:	428b      	cmp	r3, r1
 8000362:	d301      	bcc.n	8000368 <__divsi3+0x154>
 8000364:	01cb      	lsls	r3, r1, #7
 8000366:	1ac0      	subs	r0, r0, r3
 8000368:	4152      	adcs	r2, r2
 800036a:	0983      	lsrs	r3, r0, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d301      	bcc.n	8000374 <__divsi3+0x160>
 8000370:	018b      	lsls	r3, r1, #6
 8000372:	1ac0      	subs	r0, r0, r3
 8000374:	4152      	adcs	r2, r2
 8000376:	0943      	lsrs	r3, r0, #5
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x16c>
 800037c:	014b      	lsls	r3, r1, #5
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0903      	lsrs	r3, r0, #4
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x178>
 8000388:	010b      	lsls	r3, r1, #4
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	08c3      	lsrs	r3, r0, #3
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x184>
 8000394:	00cb      	lsls	r3, r1, #3
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0883      	lsrs	r3, r0, #2
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x190>
 80003a0:	008b      	lsls	r3, r1, #2
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	d2d9      	bcs.n	800035c <__divsi3+0x148>
 80003a8:	0843      	lsrs	r3, r0, #1
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d301      	bcc.n	80003b2 <__divsi3+0x19e>
 80003ae:	004b      	lsls	r3, r1, #1
 80003b0:	1ac0      	subs	r0, r0, r3
 80003b2:	4152      	adcs	r2, r2
 80003b4:	1a41      	subs	r1, r0, r1
 80003b6:	d200      	bcs.n	80003ba <__divsi3+0x1a6>
 80003b8:	4601      	mov	r1, r0
 80003ba:	4663      	mov	r3, ip
 80003bc:	4152      	adcs	r2, r2
 80003be:	105b      	asrs	r3, r3, #1
 80003c0:	4610      	mov	r0, r2
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x1b4>
 80003c4:	4240      	negs	r0, r0
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d500      	bpl.n	80003cc <__divsi3+0x1b8>
 80003ca:	4249      	negs	r1, r1
 80003cc:	4770      	bx	lr
 80003ce:	4663      	mov	r3, ip
 80003d0:	105b      	asrs	r3, r3, #1
 80003d2:	d300      	bcc.n	80003d6 <__divsi3+0x1c2>
 80003d4:	4240      	negs	r0, r0
 80003d6:	b501      	push	{r0, lr}
 80003d8:	2000      	movs	r0, #0
 80003da:	f000 f805 	bl	80003e8 <__aeabi_idiv0>
 80003de:	bd02      	pop	{r1, pc}

080003e0 <__aeabi_idivmod>:
 80003e0:	2900      	cmp	r1, #0
 80003e2:	d0f8      	beq.n	80003d6 <__divsi3+0x1c2>
 80003e4:	e716      	b.n	8000214 <__divsi3>
 80003e6:	4770      	bx	lr

080003e8 <__aeabi_idiv0>:
 80003e8:	4770      	bx	lr
 80003ea:	46c0      	nop			; (mov r8, r8)

080003ec <calc_checksum>:
 * Bit 1	Angle Limit Error	 When Goal Position is written out of the range from CW Angle Limit to CCW Angle Limit , it is set as 1
 * Bit 0	Input Voltage Error	 When the applied voltage is out of the range of operating voltage set in the Control table, it is as 1
 */


uint8_t calc_checksum(uint8_t *buff, uint8_t size) {
 80003ec:	b580      	push	{r7, lr}
 80003ee:	b084      	sub	sp, #16
 80003f0:	af00      	add	r7, sp, #0
 80003f2:	6078      	str	r0, [r7, #4]
 80003f4:	000a      	movs	r2, r1
 80003f6:	1cfb      	adds	r3, r7, #3
 80003f8:	701a      	strb	r2, [r3, #0]
	uint16_t checksum = 0;
 80003fa:	230e      	movs	r3, #14
 80003fc:	18fb      	adds	r3, r7, r3
 80003fe:	2200      	movs	r2, #0
 8000400:	801a      	strh	r2, [r3, #0]
	for (uint8_t ind = 2; ind < (size - 1); ind++) {
 8000402:	230d      	movs	r3, #13
 8000404:	18fb      	adds	r3, r7, r3
 8000406:	2202      	movs	r2, #2
 8000408:	701a      	strb	r2, [r3, #0]
 800040a:	e011      	b.n	8000430 <calc_checksum+0x44>
		checksum = checksum + buff[ind];
 800040c:	200d      	movs	r0, #13
 800040e:	183b      	adds	r3, r7, r0
 8000410:	781b      	ldrb	r3, [r3, #0]
 8000412:	687a      	ldr	r2, [r7, #4]
 8000414:	18d3      	adds	r3, r2, r3
 8000416:	781b      	ldrb	r3, [r3, #0]
 8000418:	b299      	uxth	r1, r3
 800041a:	220e      	movs	r2, #14
 800041c:	18bb      	adds	r3, r7, r2
 800041e:	18ba      	adds	r2, r7, r2
 8000420:	8812      	ldrh	r2, [r2, #0]
 8000422:	188a      	adds	r2, r1, r2
 8000424:	801a      	strh	r2, [r3, #0]
	for (uint8_t ind = 2; ind < (size - 1); ind++) {
 8000426:	183b      	adds	r3, r7, r0
 8000428:	781a      	ldrb	r2, [r3, #0]
 800042a:	183b      	adds	r3, r7, r0
 800042c:	3201      	adds	r2, #1
 800042e:	701a      	strb	r2, [r3, #0]
 8000430:	230d      	movs	r3, #13
 8000432:	18fb      	adds	r3, r7, r3
 8000434:	781a      	ldrb	r2, [r3, #0]
 8000436:	1cfb      	adds	r3, r7, #3
 8000438:	781b      	ldrb	r3, [r3, #0]
 800043a:	3b01      	subs	r3, #1
 800043c:	429a      	cmp	r2, r3
 800043e:	dbe5      	blt.n	800040c <calc_checksum+0x20>
	}
	return ~(checksum & 0xFF);
 8000440:	230e      	movs	r3, #14
 8000442:	18fb      	adds	r3, r7, r3
 8000444:	881b      	ldrh	r3, [r3, #0]
 8000446:	b2db      	uxtb	r3, r3
 8000448:	43db      	mvns	r3, r3
 800044a:	b2db      	uxtb	r3, r3
}
 800044c:	0018      	movs	r0, r3
 800044e:	46bd      	mov	sp, r7
 8000450:	b004      	add	sp, #16
 8000452:	bd80      	pop	{r7, pc}

08000454 <dynamixel_send>:

HAL_StatusTypeDef dynamixel_send(UART_HandleTypeDef *huart, const uint8_t *send,
		uint8_t size_send, uint8_t *recieve, uint8_t size_recieve) {
 8000454:	b5b0      	push	{r4, r5, r7, lr}
 8000456:	b086      	sub	sp, #24
 8000458:	af00      	add	r7, sp, #0
 800045a:	60f8      	str	r0, [r7, #12]
 800045c:	60b9      	str	r1, [r7, #8]
 800045e:	603b      	str	r3, [r7, #0]
 8000460:	1dfb      	adds	r3, r7, #7
 8000462:	701a      	strb	r2, [r3, #0]
	HAL_StatusTypeDef res;
	res = HAL_HalfDuplex_EnableTransmitter(huart);
 8000464:	2517      	movs	r5, #23
 8000466:	197c      	adds	r4, r7, r5
 8000468:	68fb      	ldr	r3, [r7, #12]
 800046a:	0018      	movs	r0, r3
 800046c:	f001 fe02 	bl	8002074 <HAL_HalfDuplex_EnableTransmitter>
 8000470:	0003      	movs	r3, r0
 8000472:	7023      	strb	r3, [r4, #0]
	if (res != HAL_OK) {
 8000474:	197b      	adds	r3, r7, r5
 8000476:	781b      	ldrb	r3, [r3, #0]
 8000478:	2b00      	cmp	r3, #0
 800047a:	d002      	beq.n	8000482 <dynamixel_send+0x2e>
		return res;
 800047c:	197b      	adds	r3, r7, r5
 800047e:	781b      	ldrb	r3, [r3, #0]
 8000480:	e047      	b.n	8000512 <dynamixel_send+0xbe>
	}
	res = HAL_UART_Transmit(huart, send, size_send, 100);
 8000482:	1dfb      	adds	r3, r7, #7
 8000484:	781b      	ldrb	r3, [r3, #0]
 8000486:	b29a      	uxth	r2, r3
 8000488:	2517      	movs	r5, #23
 800048a:	197c      	adds	r4, r7, r5
 800048c:	68b9      	ldr	r1, [r7, #8]
 800048e:	68f8      	ldr	r0, [r7, #12]
 8000490:	2364      	movs	r3, #100	; 0x64
 8000492:	f001 fc71 	bl	8001d78 <HAL_UART_Transmit>
 8000496:	0003      	movs	r3, r0
 8000498:	7023      	strb	r3, [r4, #0]
	if (res != HAL_OK) {
 800049a:	197b      	adds	r3, r7, r5
 800049c:	781b      	ldrb	r3, [r3, #0]
 800049e:	2b00      	cmp	r3, #0
 80004a0:	d002      	beq.n	80004a8 <dynamixel_send+0x54>
		return res;
 80004a2:	197b      	adds	r3, r7, r5
 80004a4:	781b      	ldrb	r3, [r3, #0]
 80004a6:	e034      	b.n	8000512 <dynamixel_send+0xbe>
	}
	//Status Packet will not be returned if Broadcast ID(0xFE) is used.
	if (send[2] != DYNAMIXEL_BROADCAST_ID) {
 80004a8:	68bb      	ldr	r3, [r7, #8]
 80004aa:	3302      	adds	r3, #2
 80004ac:	781b      	ldrb	r3, [r3, #0]
 80004ae:	2bfe      	cmp	r3, #254	; 0xfe
 80004b0:	d022      	beq.n	80004f8 <dynamixel_send+0xa4>
		res = HAL_HalfDuplex_EnableReceiver(huart);
 80004b2:	2517      	movs	r5, #23
 80004b4:	197c      	adds	r4, r7, r5
 80004b6:	68fb      	ldr	r3, [r7, #12]
 80004b8:	0018      	movs	r0, r3
 80004ba:	f001 fe2d 	bl	8002118 <HAL_HalfDuplex_EnableReceiver>
 80004be:	0003      	movs	r3, r0
 80004c0:	7023      	strb	r3, [r4, #0]
		if (res != HAL_OK) {
 80004c2:	197b      	adds	r3, r7, r5
 80004c4:	781b      	ldrb	r3, [r3, #0]
 80004c6:	2b00      	cmp	r3, #0
 80004c8:	d002      	beq.n	80004d0 <dynamixel_send+0x7c>
			return res;
 80004ca:	197b      	adds	r3, r7, r5
 80004cc:	781b      	ldrb	r3, [r3, #0]
 80004ce:	e020      	b.n	8000512 <dynamixel_send+0xbe>
		}
		res = HAL_UART_Receive(huart, recieve, size_recieve, 100);
 80004d0:	2328      	movs	r3, #40	; 0x28
 80004d2:	18fb      	adds	r3, r7, r3
 80004d4:	781b      	ldrb	r3, [r3, #0]
 80004d6:	b29a      	uxth	r2, r3
 80004d8:	2517      	movs	r5, #23
 80004da:	197c      	adds	r4, r7, r5
 80004dc:	6839      	ldr	r1, [r7, #0]
 80004de:	68f8      	ldr	r0, [r7, #12]
 80004e0:	2364      	movs	r3, #100	; 0x64
 80004e2:	f001 fce5 	bl	8001eb0 <HAL_UART_Receive>
 80004e6:	0003      	movs	r3, r0
 80004e8:	7023      	strb	r3, [r4, #0]
		if (res != HAL_OK) {
 80004ea:	197b      	adds	r3, r7, r5
 80004ec:	781b      	ldrb	r3, [r3, #0]
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	d00e      	beq.n	8000510 <dynamixel_send+0xbc>
			return res;
 80004f2:	197b      	adds	r3, r7, r5
 80004f4:	781b      	ldrb	r3, [r3, #0]
 80004f6:	e00c      	b.n	8000512 <dynamixel_send+0xbe>
		}
	} else {
		//Need set checksum and id in buff to pass checksum verification
		recieve[2] = DYNAMIXEL_BROADCAST_ID;
 80004f8:	683b      	ldr	r3, [r7, #0]
 80004fa:	3302      	adds	r3, #2
 80004fc:	22fe      	movs	r2, #254	; 0xfe
 80004fe:	701a      	strb	r2, [r3, #0]
		recieve[size_recieve - 1] = 0x01;
 8000500:	2328      	movs	r3, #40	; 0x28
 8000502:	18fb      	adds	r3, r7, r3
 8000504:	781b      	ldrb	r3, [r3, #0]
 8000506:	3b01      	subs	r3, #1
 8000508:	683a      	ldr	r2, [r7, #0]
 800050a:	18d3      	adds	r3, r2, r3
 800050c:	2201      	movs	r2, #1
 800050e:	701a      	strb	r2, [r3, #0]
	}
	return HAL_OK;
 8000510:	2300      	movs	r3, #0
}
 8000512:	0018      	movs	r0, r3
 8000514:	46bd      	mov	sp, r7
 8000516:	b006      	add	sp, #24
 8000518:	bdb0      	pop	{r4, r5, r7, pc}

0800051a <dynamixel_write_oneb>:
	*ret_dat = ((uint16_t) (buff_recieve[6]) << 8) | (uint16_t) buff_recieve[5];
	return HAL_OK;
}

HAL_StatusTypeDef dynamixel_write_oneb(UART_HandleTypeDef *huart, uint8_t id,
		uint8_t reg, uint8_t dat, uint8_t *err) {
 800051a:	b5b0      	push	{r4, r5, r7, lr}
 800051c:	b08a      	sub	sp, #40	; 0x28
 800051e:	af02      	add	r7, sp, #8
 8000520:	6078      	str	r0, [r7, #4]
 8000522:	000c      	movs	r4, r1
 8000524:	0010      	movs	r0, r2
 8000526:	0019      	movs	r1, r3
 8000528:	1cfb      	adds	r3, r7, #3
 800052a:	1c22      	adds	r2, r4, #0
 800052c:	701a      	strb	r2, [r3, #0]
 800052e:	1cbb      	adds	r3, r7, #2
 8000530:	1c02      	adds	r2, r0, #0
 8000532:	701a      	strb	r2, [r3, #0]
 8000534:	1c7b      	adds	r3, r7, #1
 8000536:	1c0a      	adds	r2, r1, #0
 8000538:	701a      	strb	r2, [r3, #0]
	HAL_StatusTypeDef ret;

	uint8_t buff_send[8] = { 0xFF, 0xFF, id, 0x04, DYNAMIXEL_WRITE_INST, reg,
 800053a:	2414      	movs	r4, #20
 800053c:	193b      	adds	r3, r7, r4
 800053e:	22ff      	movs	r2, #255	; 0xff
 8000540:	701a      	strb	r2, [r3, #0]
 8000542:	193b      	adds	r3, r7, r4
 8000544:	22ff      	movs	r2, #255	; 0xff
 8000546:	705a      	strb	r2, [r3, #1]
 8000548:	193b      	adds	r3, r7, r4
 800054a:	1cfa      	adds	r2, r7, #3
 800054c:	7812      	ldrb	r2, [r2, #0]
 800054e:	709a      	strb	r2, [r3, #2]
 8000550:	193b      	adds	r3, r7, r4
 8000552:	2204      	movs	r2, #4
 8000554:	70da      	strb	r2, [r3, #3]
 8000556:	193b      	adds	r3, r7, r4
 8000558:	2203      	movs	r2, #3
 800055a:	711a      	strb	r2, [r3, #4]
 800055c:	193b      	adds	r3, r7, r4
 800055e:	1cba      	adds	r2, r7, #2
 8000560:	7812      	ldrb	r2, [r2, #0]
 8000562:	715a      	strb	r2, [r3, #5]
 8000564:	193b      	adds	r3, r7, r4
 8000566:	1c7a      	adds	r2, r7, #1
 8000568:	7812      	ldrb	r2, [r2, #0]
 800056a:	719a      	strb	r2, [r3, #6]
 800056c:	193b      	adds	r3, r7, r4
 800056e:	22ff      	movs	r2, #255	; 0xff
 8000570:	71da      	strb	r2, [r3, #7]
			dat, 0xFF };
	uint8_t buff_recieve[6];
	buff_send[7] = calc_checksum(buff_send, 8);
 8000572:	193b      	adds	r3, r7, r4
 8000574:	2108      	movs	r1, #8
 8000576:	0018      	movs	r0, r3
 8000578:	f7ff ff38 	bl	80003ec <calc_checksum>
 800057c:	0003      	movs	r3, r0
 800057e:	001a      	movs	r2, r3
 8000580:	0021      	movs	r1, r4
 8000582:	187b      	adds	r3, r7, r1
 8000584:	71da      	strb	r2, [r3, #7]

	ret = dynamixel_send(huart, buff_send, 8, buff_recieve, 6);
 8000586:	251f      	movs	r5, #31
 8000588:	197c      	adds	r4, r7, r5
 800058a:	230c      	movs	r3, #12
 800058c:	18fb      	adds	r3, r7, r3
 800058e:	1879      	adds	r1, r7, r1
 8000590:	6878      	ldr	r0, [r7, #4]
 8000592:	2206      	movs	r2, #6
 8000594:	9200      	str	r2, [sp, #0]
 8000596:	2208      	movs	r2, #8
 8000598:	f7ff ff5c 	bl	8000454 <dynamixel_send>
 800059c:	0003      	movs	r3, r0
 800059e:	7023      	strb	r3, [r4, #0]
	if (ret != HAL_OK) {
 80005a0:	197b      	adds	r3, r7, r5
 80005a2:	781b      	ldrb	r3, [r3, #0]
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	d002      	beq.n	80005ae <dynamixel_write_oneb+0x94>
		return ret;
 80005a8:	197b      	adds	r3, r7, r5
 80005aa:	781b      	ldrb	r3, [r3, #0]
 80005ac:	e019      	b.n	80005e2 <dynamixel_write_oneb+0xc8>
	}

	if (calc_checksum(buff_recieve, 6) != buff_recieve[5]
 80005ae:	240c      	movs	r4, #12
 80005b0:	193b      	adds	r3, r7, r4
 80005b2:	2106      	movs	r1, #6
 80005b4:	0018      	movs	r0, r3
 80005b6:	f7ff ff19 	bl	80003ec <calc_checksum>
 80005ba:	0003      	movs	r3, r0
 80005bc:	001a      	movs	r2, r3
 80005be:	193b      	adds	r3, r7, r4
 80005c0:	795b      	ldrb	r3, [r3, #5]
 80005c2:	429a      	cmp	r2, r3
 80005c4:	d105      	bne.n	80005d2 <dynamixel_write_oneb+0xb8>
			|| buff_recieve[2] != id) {
 80005c6:	193b      	adds	r3, r7, r4
 80005c8:	789b      	ldrb	r3, [r3, #2]
 80005ca:	1cfa      	adds	r2, r7, #3
 80005cc:	7812      	ldrb	r2, [r2, #0]
 80005ce:	429a      	cmp	r2, r3
 80005d0:	d001      	beq.n	80005d6 <dynamixel_write_oneb+0xbc>
		return HAL_ERROR;
 80005d2:	2301      	movs	r3, #1
 80005d4:	e005      	b.n	80005e2 <dynamixel_write_oneb+0xc8>
	}
	*err = buff_recieve[4];
 80005d6:	230c      	movs	r3, #12
 80005d8:	18fb      	adds	r3, r7, r3
 80005da:	791a      	ldrb	r2, [r3, #4]
 80005dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80005de:	701a      	strb	r2, [r3, #0]
	return HAL_OK;
 80005e0:	2300      	movs	r3, #0
}
 80005e2:	0018      	movs	r0, r3
 80005e4:	46bd      	mov	sp, r7
 80005e6:	b008      	add	sp, #32
 80005e8:	bdb0      	pop	{r4, r5, r7, pc}

080005ea <dynamixel_write_twob>:

HAL_StatusTypeDef dynamixel_write_twob(UART_HandleTypeDef *huart, uint8_t id,
		uint8_t reg, uint16_t dat, uint8_t *err) {
 80005ea:	b5b0      	push	{r4, r5, r7, lr}
 80005ec:	b08a      	sub	sp, #40	; 0x28
 80005ee:	af02      	add	r7, sp, #8
 80005f0:	6078      	str	r0, [r7, #4]
 80005f2:	000c      	movs	r4, r1
 80005f4:	0010      	movs	r0, r2
 80005f6:	0019      	movs	r1, r3
 80005f8:	1cfb      	adds	r3, r7, #3
 80005fa:	1c22      	adds	r2, r4, #0
 80005fc:	701a      	strb	r2, [r3, #0]
 80005fe:	1cbb      	adds	r3, r7, #2
 8000600:	1c02      	adds	r2, r0, #0
 8000602:	701a      	strb	r2, [r3, #0]
 8000604:	003b      	movs	r3, r7
 8000606:	1c0a      	adds	r2, r1, #0
 8000608:	801a      	strh	r2, [r3, #0]
	HAL_StatusTypeDef ret;
	uint8_t buff_send[9] = { 0xFF, 0xFF, id, 0x05, DYNAMIXEL_WRITE_INST, reg,
 800060a:	2114      	movs	r1, #20
 800060c:	187b      	adds	r3, r7, r1
 800060e:	22ff      	movs	r2, #255	; 0xff
 8000610:	701a      	strb	r2, [r3, #0]
 8000612:	187b      	adds	r3, r7, r1
 8000614:	22ff      	movs	r2, #255	; 0xff
 8000616:	705a      	strb	r2, [r3, #1]
 8000618:	187b      	adds	r3, r7, r1
 800061a:	1cfa      	adds	r2, r7, #3
 800061c:	7812      	ldrb	r2, [r2, #0]
 800061e:	709a      	strb	r2, [r3, #2]
 8000620:	187b      	adds	r3, r7, r1
 8000622:	2205      	movs	r2, #5
 8000624:	70da      	strb	r2, [r3, #3]
 8000626:	187b      	adds	r3, r7, r1
 8000628:	2203      	movs	r2, #3
 800062a:	711a      	strb	r2, [r3, #4]
 800062c:	187b      	adds	r3, r7, r1
 800062e:	1cba      	adds	r2, r7, #2
 8000630:	7812      	ldrb	r2, [r2, #0]
 8000632:	715a      	strb	r2, [r3, #5]
			(uint8_t) (dat), (uint8_t) (dat >> 8), 0xFF };
 8000634:	003b      	movs	r3, r7
 8000636:	881b      	ldrh	r3, [r3, #0]
 8000638:	b2da      	uxtb	r2, r3
	uint8_t buff_send[9] = { 0xFF, 0xFF, id, 0x05, DYNAMIXEL_WRITE_INST, reg,
 800063a:	187b      	adds	r3, r7, r1
 800063c:	719a      	strb	r2, [r3, #6]
			(uint8_t) (dat), (uint8_t) (dat >> 8), 0xFF };
 800063e:	003b      	movs	r3, r7
 8000640:	881b      	ldrh	r3, [r3, #0]
 8000642:	0a1b      	lsrs	r3, r3, #8
 8000644:	b29b      	uxth	r3, r3
 8000646:	b2da      	uxtb	r2, r3
	uint8_t buff_send[9] = { 0xFF, 0xFF, id, 0x05, DYNAMIXEL_WRITE_INST, reg,
 8000648:	000c      	movs	r4, r1
 800064a:	193b      	adds	r3, r7, r4
 800064c:	71da      	strb	r2, [r3, #7]
 800064e:	193b      	adds	r3, r7, r4
 8000650:	22ff      	movs	r2, #255	; 0xff
 8000652:	721a      	strb	r2, [r3, #8]
	uint8_t buff_recieve[6];
	buff_send[8] = calc_checksum(buff_send, 9);
 8000654:	193b      	adds	r3, r7, r4
 8000656:	2109      	movs	r1, #9
 8000658:	0018      	movs	r0, r3
 800065a:	f7ff fec7 	bl	80003ec <calc_checksum>
 800065e:	0003      	movs	r3, r0
 8000660:	001a      	movs	r2, r3
 8000662:	0021      	movs	r1, r4
 8000664:	187b      	adds	r3, r7, r1
 8000666:	721a      	strb	r2, [r3, #8]

	ret = dynamixel_send(huart, buff_send, 9, buff_recieve, 6);
 8000668:	251f      	movs	r5, #31
 800066a:	197c      	adds	r4, r7, r5
 800066c:	230c      	movs	r3, #12
 800066e:	18fb      	adds	r3, r7, r3
 8000670:	1879      	adds	r1, r7, r1
 8000672:	6878      	ldr	r0, [r7, #4]
 8000674:	2206      	movs	r2, #6
 8000676:	9200      	str	r2, [sp, #0]
 8000678:	2209      	movs	r2, #9
 800067a:	f7ff feeb 	bl	8000454 <dynamixel_send>
 800067e:	0003      	movs	r3, r0
 8000680:	7023      	strb	r3, [r4, #0]
	if (ret != HAL_OK) {
 8000682:	197b      	adds	r3, r7, r5
 8000684:	781b      	ldrb	r3, [r3, #0]
 8000686:	2b00      	cmp	r3, #0
 8000688:	d002      	beq.n	8000690 <dynamixel_write_twob+0xa6>
		return ret;
 800068a:	197b      	adds	r3, r7, r5
 800068c:	781b      	ldrb	r3, [r3, #0]
 800068e:	e019      	b.n	80006c4 <dynamixel_write_twob+0xda>
	}

	if (calc_checksum(buff_recieve, 6) != buff_recieve[5]
 8000690:	240c      	movs	r4, #12
 8000692:	193b      	adds	r3, r7, r4
 8000694:	2106      	movs	r1, #6
 8000696:	0018      	movs	r0, r3
 8000698:	f7ff fea8 	bl	80003ec <calc_checksum>
 800069c:	0003      	movs	r3, r0
 800069e:	001a      	movs	r2, r3
 80006a0:	193b      	adds	r3, r7, r4
 80006a2:	795b      	ldrb	r3, [r3, #5]
 80006a4:	429a      	cmp	r2, r3
 80006a6:	d105      	bne.n	80006b4 <dynamixel_write_twob+0xca>
			|| buff_recieve[2] != id) {
 80006a8:	193b      	adds	r3, r7, r4
 80006aa:	789b      	ldrb	r3, [r3, #2]
 80006ac:	1cfa      	adds	r2, r7, #3
 80006ae:	7812      	ldrb	r2, [r2, #0]
 80006b0:	429a      	cmp	r2, r3
 80006b2:	d001      	beq.n	80006b8 <dynamixel_write_twob+0xce>
		return HAL_ERROR;
 80006b4:	2301      	movs	r3, #1
 80006b6:	e005      	b.n	80006c4 <dynamixel_write_twob+0xda>
	}
	*err = buff_recieve[4];
 80006b8:	230c      	movs	r3, #12
 80006ba:	18fb      	adds	r3, r7, r3
 80006bc:	791a      	ldrb	r2, [r3, #4]
 80006be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80006c0:	701a      	strb	r2, [r3, #0]
	return HAL_OK;
 80006c2:	2300      	movs	r3, #0
}
 80006c4:	0018      	movs	r0, r3
 80006c6:	46bd      	mov	sp, r7
 80006c8:	b008      	add	sp, #32
 80006ca:	bdb0      	pop	{r4, r5, r7, pc}

080006cc <dynamixel_en_torq>:
	*err = buff_recieve[4];
	return HAL_OK;
}

HAL_StatusTypeDef dynamixel_en_torq(UART_HandleTypeDef *huart, uint8_t id,
		uint8_t torq, uint8_t *err) {
 80006cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006ce:	b089      	sub	sp, #36	; 0x24
 80006d0:	af02      	add	r7, sp, #8
 80006d2:	60f8      	str	r0, [r7, #12]
 80006d4:	0008      	movs	r0, r1
 80006d6:	0011      	movs	r1, r2
 80006d8:	607b      	str	r3, [r7, #4]
 80006da:	250b      	movs	r5, #11
 80006dc:	197b      	adds	r3, r7, r5
 80006de:	1c02      	adds	r2, r0, #0
 80006e0:	701a      	strb	r2, [r3, #0]
 80006e2:	200a      	movs	r0, #10
 80006e4:	183b      	adds	r3, r7, r0
 80006e6:	1c0a      	adds	r2, r1, #0
 80006e8:	701a      	strb	r2, [r3, #0]
	//Torque Enable: 0 = Off, 1 = On
	HAL_StatusTypeDef ret;
	ret = dynamixel_write_oneb(huart, id, DYNAMIXEL_TORQ_EN_REG, torq, err);
 80006ea:	2617      	movs	r6, #23
 80006ec:	19bc      	adds	r4, r7, r6
 80006ee:	183b      	adds	r3, r7, r0
 80006f0:	781a      	ldrb	r2, [r3, #0]
 80006f2:	197b      	adds	r3, r7, r5
 80006f4:	7819      	ldrb	r1, [r3, #0]
 80006f6:	68f8      	ldr	r0, [r7, #12]
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	9300      	str	r3, [sp, #0]
 80006fc:	0013      	movs	r3, r2
 80006fe:	2218      	movs	r2, #24
 8000700:	f7ff ff0b 	bl	800051a <dynamixel_write_oneb>
 8000704:	0003      	movs	r3, r0
 8000706:	7023      	strb	r3, [r4, #0]
	return ret;
 8000708:	19bb      	adds	r3, r7, r6
 800070a:	781b      	ldrb	r3, [r3, #0]
}
 800070c:	0018      	movs	r0, r3
 800070e:	46bd      	mov	sp, r7
 8000710:	b007      	add	sp, #28
 8000712:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000714 <dynamixel_set_goal_pos>:

HAL_StatusTypeDef dynamixel_set_goal_pos(UART_HandleTypeDef *huart, uint8_t id,
		uint16_t angl, uint8_t *err) {
 8000714:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000716:	b089      	sub	sp, #36	; 0x24
 8000718:	af02      	add	r7, sp, #8
 800071a:	60f8      	str	r0, [r7, #12]
 800071c:	0008      	movs	r0, r1
 800071e:	0011      	movs	r1, r2
 8000720:	607b      	str	r3, [r7, #4]
 8000722:	250b      	movs	r5, #11
 8000724:	197b      	adds	r3, r7, r5
 8000726:	1c02      	adds	r2, r0, #0
 8000728:	701a      	strb	r2, [r3, #0]
 800072a:	2008      	movs	r0, #8
 800072c:	183b      	adds	r3, r7, r0
 800072e:	1c0a      	adds	r2, r1, #0
 8000730:	801a      	strh	r2, [r3, #0]
	//Angle: 0 deg = 0, 150 deg = 512, 300 deg = 1023
	//Read more in ax-12a specification
	HAL_StatusTypeDef ret;
	ret = dynamixel_write_twob(huart, id, DYNAMIXEL_GOAL_POS_REG, angl, err);
 8000732:	2617      	movs	r6, #23
 8000734:	19bc      	adds	r4, r7, r6
 8000736:	183b      	adds	r3, r7, r0
 8000738:	881a      	ldrh	r2, [r3, #0]
 800073a:	197b      	adds	r3, r7, r5
 800073c:	7819      	ldrb	r1, [r3, #0]
 800073e:	68f8      	ldr	r0, [r7, #12]
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	9300      	str	r3, [sp, #0]
 8000744:	0013      	movs	r3, r2
 8000746:	221e      	movs	r2, #30
 8000748:	f7ff ff4f 	bl	80005ea <dynamixel_write_twob>
 800074c:	0003      	movs	r3, r0
 800074e:	7023      	strb	r3, [r4, #0]
	return ret;
 8000750:	19bb      	adds	r3, r7, r6
 8000752:	781b      	ldrb	r3, [r3, #0]
}
 8000754:	0018      	movs	r0, r3
 8000756:	46bd      	mov	sp, r7
 8000758:	b007      	add	sp, #28
 800075a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800075c <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 800075c:	b590      	push	{r4, r7, lr}
 800075e:	b083      	sub	sp, #12
 8000760:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 1 */
	uint8_t err = 0x00;
 8000762:	1dbb      	adds	r3, r7, #6
 8000764:	2200      	movs	r2, #0
 8000766:	701a      	strb	r2, [r3, #0]
	const uint8_t id = 0x01;
 8000768:	1dfb      	adds	r3, r7, #7
 800076a:	2201      	movs	r2, #1
 800076c:	701a      	strb	r2, [r3, #0]
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800076e:	f000 f9b7 	bl	8000ae0 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000772:	f000 f82b 	bl	80007cc <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000776:	f000 f8bf 	bl	80008f8 <MX_GPIO_Init>
	MX_USART1_UART_Init();
 800077a:	f000 f86f 	bl	800085c <MX_USART1_UART_Init>
	/* USER CODE BEGIN 2 */
	dynamixel_en_torq(&huart1, id, 0x01, &err);
 800077e:	1dba      	adds	r2, r7, #6
 8000780:	1dfb      	adds	r3, r7, #7
 8000782:	7819      	ldrb	r1, [r3, #0]
 8000784:	4810      	ldr	r0, [pc, #64]	; (80007c8 <main+0x6c>)
 8000786:	0013      	movs	r3, r2
 8000788:	2201      	movs	r2, #1
 800078a:	f7ff ff9f 	bl	80006cc <dynamixel_en_torq>
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */

		dynamixel_set_goal_pos(&huart1, id, 512, &err);
 800078e:	1dbc      	adds	r4, r7, #6
 8000790:	2380      	movs	r3, #128	; 0x80
 8000792:	009a      	lsls	r2, r3, #2
 8000794:	1dfb      	adds	r3, r7, #7
 8000796:	7819      	ldrb	r1, [r3, #0]
 8000798:	480b      	ldr	r0, [pc, #44]	; (80007c8 <main+0x6c>)
 800079a:	0023      	movs	r3, r4
 800079c:	f7ff ffba 	bl	8000714 <dynamixel_set_goal_pos>
		HAL_Delay(1000);
 80007a0:	23fa      	movs	r3, #250	; 0xfa
 80007a2:	009b      	lsls	r3, r3, #2
 80007a4:	0018      	movs	r0, r3
 80007a6:	f000 fa21 	bl	8000bec <HAL_Delay>
		dynamixel_set_goal_pos(&huart1, id, 1, &err);
 80007aa:	1dba      	adds	r2, r7, #6
 80007ac:	1dfb      	adds	r3, r7, #7
 80007ae:	7819      	ldrb	r1, [r3, #0]
 80007b0:	4805      	ldr	r0, [pc, #20]	; (80007c8 <main+0x6c>)
 80007b2:	0013      	movs	r3, r2
 80007b4:	2201      	movs	r2, #1
 80007b6:	f7ff ffad 	bl	8000714 <dynamixel_set_goal_pos>
		HAL_Delay(1000);
 80007ba:	23fa      	movs	r3, #250	; 0xfa
 80007bc:	009b      	lsls	r3, r3, #2
 80007be:	0018      	movs	r0, r3
 80007c0:	f000 fa14 	bl	8000bec <HAL_Delay>
		dynamixel_set_goal_pos(&huart1, id, 512, &err);
 80007c4:	e7e3      	b.n	800078e <main+0x32>
 80007c6:	46c0      	nop			; (mov r8, r8)
 80007c8:	20000028 	.word	0x20000028

080007cc <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80007cc:	b590      	push	{r4, r7, lr}
 80007ce:	b093      	sub	sp, #76	; 0x4c
 80007d0:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80007d2:	2414      	movs	r4, #20
 80007d4:	193b      	adds	r3, r7, r4
 80007d6:	0018      	movs	r0, r3
 80007d8:	2334      	movs	r3, #52	; 0x34
 80007da:	001a      	movs	r2, r3
 80007dc:	2100      	movs	r1, #0
 80007de:	f002 f95f 	bl	8002aa0 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80007e2:	1d3b      	adds	r3, r7, #4
 80007e4:	0018      	movs	r0, r3
 80007e6:	2310      	movs	r3, #16
 80007e8:	001a      	movs	r2, r3
 80007ea:	2100      	movs	r1, #0
 80007ec:	f002 f958 	bl	8002aa0 <memset>

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007f0:	2380      	movs	r3, #128	; 0x80
 80007f2:	009b      	lsls	r3, r3, #2
 80007f4:	0018      	movs	r0, r3
 80007f6:	f000 fc35 	bl	8001064 <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007fa:	193b      	adds	r3, r7, r4
 80007fc:	2202      	movs	r2, #2
 80007fe:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000800:	193b      	adds	r3, r7, r4
 8000802:	2280      	movs	r2, #128	; 0x80
 8000804:	0052      	lsls	r2, r2, #1
 8000806:	60da      	str	r2, [r3, #12]
	RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000808:	193b      	adds	r3, r7, r4
 800080a:	2200      	movs	r2, #0
 800080c:	611a      	str	r2, [r3, #16]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800080e:	193b      	adds	r3, r7, r4
 8000810:	2240      	movs	r2, #64	; 0x40
 8000812:	615a      	str	r2, [r3, #20]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000814:	193b      	adds	r3, r7, r4
 8000816:	2200      	movs	r2, #0
 8000818:	61da      	str	r2, [r3, #28]
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800081a:	193b      	adds	r3, r7, r4
 800081c:	0018      	movs	r0, r3
 800081e:	f000 fc6d 	bl	80010fc <HAL_RCC_OscConfig>
 8000822:	1e03      	subs	r3, r0, #0
 8000824:	d001      	beq.n	800082a <SystemClock_Config+0x5e>
		Error_Handler();
 8000826:	f000 f889 	bl	800093c <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800082a:	1d3b      	adds	r3, r7, #4
 800082c:	2207      	movs	r2, #7
 800082e:	601a      	str	r2, [r3, #0]
			| RCC_CLOCKTYPE_PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000830:	1d3b      	adds	r3, r7, #4
 8000832:	2200      	movs	r2, #0
 8000834:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000836:	1d3b      	adds	r3, r7, #4
 8000838:	2200      	movs	r2, #0
 800083a:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800083c:	1d3b      	adds	r3, r7, #4
 800083e:	2200      	movs	r2, #0
 8000840:	60da      	str	r2, [r3, #12]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 8000842:	1d3b      	adds	r3, r7, #4
 8000844:	2100      	movs	r1, #0
 8000846:	0018      	movs	r0, r3
 8000848:	f000 ff68 	bl	800171c <HAL_RCC_ClockConfig>
 800084c:	1e03      	subs	r3, r0, #0
 800084e:	d001      	beq.n	8000854 <SystemClock_Config+0x88>
		Error_Handler();
 8000850:	f000 f874 	bl	800093c <Error_Handler>
	}
}
 8000854:	46c0      	nop			; (mov r8, r8)
 8000856:	46bd      	mov	sp, r7
 8000858:	b013      	add	sp, #76	; 0x4c
 800085a:	bd90      	pop	{r4, r7, pc}

0800085c <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 800085c:	b580      	push	{r7, lr}
 800085e:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8000860:	4b22      	ldr	r3, [pc, #136]	; (80008ec <MX_USART1_UART_Init+0x90>)
 8000862:	4a23      	ldr	r2, [pc, #140]	; (80008f0 <MX_USART1_UART_Init+0x94>)
 8000864:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 1000000;
 8000866:	4b21      	ldr	r3, [pc, #132]	; (80008ec <MX_USART1_UART_Init+0x90>)
 8000868:	4a22      	ldr	r2, [pc, #136]	; (80008f4 <MX_USART1_UART_Init+0x98>)
 800086a:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800086c:	4b1f      	ldr	r3, [pc, #124]	; (80008ec <MX_USART1_UART_Init+0x90>)
 800086e:	2200      	movs	r2, #0
 8000870:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8000872:	4b1e      	ldr	r3, [pc, #120]	; (80008ec <MX_USART1_UART_Init+0x90>)
 8000874:	2200      	movs	r2, #0
 8000876:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8000878:	4b1c      	ldr	r3, [pc, #112]	; (80008ec <MX_USART1_UART_Init+0x90>)
 800087a:	2200      	movs	r2, #0
 800087c:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 800087e:	4b1b      	ldr	r3, [pc, #108]	; (80008ec <MX_USART1_UART_Init+0x90>)
 8000880:	220c      	movs	r2, #12
 8000882:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000884:	4b19      	ldr	r3, [pc, #100]	; (80008ec <MX_USART1_UART_Init+0x90>)
 8000886:	2200      	movs	r2, #0
 8000888:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800088a:	4b18      	ldr	r3, [pc, #96]	; (80008ec <MX_USART1_UART_Init+0x90>)
 800088c:	2200      	movs	r2, #0
 800088e:	61da      	str	r2, [r3, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000890:	4b16      	ldr	r3, [pc, #88]	; (80008ec <MX_USART1_UART_Init+0x90>)
 8000892:	2200      	movs	r2, #0
 8000894:	621a      	str	r2, [r3, #32]
	huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000896:	4b15      	ldr	r3, [pc, #84]	; (80008ec <MX_USART1_UART_Init+0x90>)
 8000898:	2200      	movs	r2, #0
 800089a:	625a      	str	r2, [r3, #36]	; 0x24
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800089c:	4b13      	ldr	r3, [pc, #76]	; (80008ec <MX_USART1_UART_Init+0x90>)
 800089e:	2200      	movs	r2, #0
 80008a0:	629a      	str	r2, [r3, #40]	; 0x28
	if (HAL_HalfDuplex_Init(&huart1) != HAL_OK) {
 80008a2:	4b12      	ldr	r3, [pc, #72]	; (80008ec <MX_USART1_UART_Init+0x90>)
 80008a4:	0018      	movs	r0, r3
 80008a6:	f001 fa09 	bl	8001cbc <HAL_HalfDuplex_Init>
 80008aa:	1e03      	subs	r3, r0, #0
 80008ac:	d001      	beq.n	80008b2 <MX_USART1_UART_Init+0x56>
		Error_Handler();
 80008ae:	f000 f845 	bl	800093c <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8)
 80008b2:	4b0e      	ldr	r3, [pc, #56]	; (80008ec <MX_USART1_UART_Init+0x90>)
 80008b4:	2100      	movs	r1, #0
 80008b6:	0018      	movs	r0, r3
 80008b8:	f001 ffee 	bl	8002898 <HAL_UARTEx_SetTxFifoThreshold>
 80008bc:	1e03      	subs	r3, r0, #0
 80008be:	d001      	beq.n	80008c4 <MX_USART1_UART_Init+0x68>
			!= HAL_OK) {
		Error_Handler();
 80008c0:	f000 f83c 	bl	800093c <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8)
 80008c4:	4b09      	ldr	r3, [pc, #36]	; (80008ec <MX_USART1_UART_Init+0x90>)
 80008c6:	2100      	movs	r1, #0
 80008c8:	0018      	movs	r0, r3
 80008ca:	f002 f825 	bl	8002918 <HAL_UARTEx_SetRxFifoThreshold>
 80008ce:	1e03      	subs	r3, r0, #0
 80008d0:	d001      	beq.n	80008d6 <MX_USART1_UART_Init+0x7a>
			!= HAL_OK) {
		Error_Handler();
 80008d2:	f000 f833 	bl	800093c <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK) {
 80008d6:	4b05      	ldr	r3, [pc, #20]	; (80008ec <MX_USART1_UART_Init+0x90>)
 80008d8:	0018      	movs	r0, r3
 80008da:	f001 ffa3 	bl	8002824 <HAL_UARTEx_DisableFifoMode>
 80008de:	1e03      	subs	r3, r0, #0
 80008e0:	d001      	beq.n	80008e6 <MX_USART1_UART_Init+0x8a>
		Error_Handler();
 80008e2:	f000 f82b 	bl	800093c <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 80008e6:	46c0      	nop			; (mov r8, r8)
 80008e8:	46bd      	mov	sp, r7
 80008ea:	bd80      	pop	{r7, pc}
 80008ec:	20000028 	.word	0x20000028
 80008f0:	40013800 	.word	0x40013800
 80008f4:	000f4240 	.word	0x000f4240

080008f8 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b082      	sub	sp, #8
 80008fc:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80008fe:	4b0e      	ldr	r3, [pc, #56]	; (8000938 <MX_GPIO_Init+0x40>)
 8000900:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000902:	4b0d      	ldr	r3, [pc, #52]	; (8000938 <MX_GPIO_Init+0x40>)
 8000904:	2101      	movs	r1, #1
 8000906:	430a      	orrs	r2, r1
 8000908:	635a      	str	r2, [r3, #52]	; 0x34
 800090a:	4b0b      	ldr	r3, [pc, #44]	; (8000938 <MX_GPIO_Init+0x40>)
 800090c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800090e:	2201      	movs	r2, #1
 8000910:	4013      	ands	r3, r2
 8000912:	607b      	str	r3, [r7, #4]
 8000914:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000916:	4b08      	ldr	r3, [pc, #32]	; (8000938 <MX_GPIO_Init+0x40>)
 8000918:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800091a:	4b07      	ldr	r3, [pc, #28]	; (8000938 <MX_GPIO_Init+0x40>)
 800091c:	2102      	movs	r1, #2
 800091e:	430a      	orrs	r2, r1
 8000920:	635a      	str	r2, [r3, #52]	; 0x34
 8000922:	4b05      	ldr	r3, [pc, #20]	; (8000938 <MX_GPIO_Init+0x40>)
 8000924:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000926:	2202      	movs	r2, #2
 8000928:	4013      	ands	r3, r2
 800092a:	603b      	str	r3, [r7, #0]
 800092c:	683b      	ldr	r3, [r7, #0]

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 800092e:	46c0      	nop			; (mov r8, r8)
 8000930:	46bd      	mov	sp, r7
 8000932:	b002      	add	sp, #8
 8000934:	bd80      	pop	{r7, pc}
 8000936:	46c0      	nop			; (mov r8, r8)
 8000938:	40021000 	.word	0x40021000

0800093c <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 800093c:	b580      	push	{r7, lr}
 800093e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000940:	b672      	cpsid	i
}
 8000942:	46c0      	nop			; (mov r8, r8)
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000944:	e7fe      	b.n	8000944 <Error_Handler+0x8>
	...

08000948 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b082      	sub	sp, #8
 800094c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800094e:	4b0f      	ldr	r3, [pc, #60]	; (800098c <HAL_MspInit+0x44>)
 8000950:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000952:	4b0e      	ldr	r3, [pc, #56]	; (800098c <HAL_MspInit+0x44>)
 8000954:	2101      	movs	r1, #1
 8000956:	430a      	orrs	r2, r1
 8000958:	641a      	str	r2, [r3, #64]	; 0x40
 800095a:	4b0c      	ldr	r3, [pc, #48]	; (800098c <HAL_MspInit+0x44>)
 800095c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800095e:	2201      	movs	r2, #1
 8000960:	4013      	ands	r3, r2
 8000962:	607b      	str	r3, [r7, #4]
 8000964:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000966:	4b09      	ldr	r3, [pc, #36]	; (800098c <HAL_MspInit+0x44>)
 8000968:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800096a:	4b08      	ldr	r3, [pc, #32]	; (800098c <HAL_MspInit+0x44>)
 800096c:	2180      	movs	r1, #128	; 0x80
 800096e:	0549      	lsls	r1, r1, #21
 8000970:	430a      	orrs	r2, r1
 8000972:	63da      	str	r2, [r3, #60]	; 0x3c
 8000974:	4b05      	ldr	r3, [pc, #20]	; (800098c <HAL_MspInit+0x44>)
 8000976:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000978:	2380      	movs	r3, #128	; 0x80
 800097a:	055b      	lsls	r3, r3, #21
 800097c:	4013      	ands	r3, r2
 800097e:	603b      	str	r3, [r7, #0]
 8000980:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000982:	46c0      	nop			; (mov r8, r8)
 8000984:	46bd      	mov	sp, r7
 8000986:	b002      	add	sp, #8
 8000988:	bd80      	pop	{r7, pc}
 800098a:	46c0      	nop			; (mov r8, r8)
 800098c:	40021000 	.word	0x40021000

08000990 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000990:	b590      	push	{r4, r7, lr}
 8000992:	b091      	sub	sp, #68	; 0x44
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000998:	232c      	movs	r3, #44	; 0x2c
 800099a:	18fb      	adds	r3, r7, r3
 800099c:	0018      	movs	r0, r3
 800099e:	2314      	movs	r3, #20
 80009a0:	001a      	movs	r2, r3
 80009a2:	2100      	movs	r1, #0
 80009a4:	f002 f87c 	bl	8002aa0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80009a8:	2414      	movs	r4, #20
 80009aa:	193b      	adds	r3, r7, r4
 80009ac:	0018      	movs	r0, r3
 80009ae:	2318      	movs	r3, #24
 80009b0:	001a      	movs	r2, r3
 80009b2:	2100      	movs	r1, #0
 80009b4:	f002 f874 	bl	8002aa0 <memset>
  if(huart->Instance==USART1)
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	4a22      	ldr	r2, [pc, #136]	; (8000a48 <HAL_UART_MspInit+0xb8>)
 80009be:	4293      	cmp	r3, r2
 80009c0:	d13d      	bne.n	8000a3e <HAL_UART_MspInit+0xae>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80009c2:	193b      	adds	r3, r7, r4
 80009c4:	2201      	movs	r2, #1
 80009c6:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80009c8:	193b      	adds	r3, r7, r4
 80009ca:	2200      	movs	r2, #0
 80009cc:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80009ce:	193b      	adds	r3, r7, r4
 80009d0:	0018      	movs	r0, r3
 80009d2:	f001 f84d 	bl	8001a70 <HAL_RCCEx_PeriphCLKConfig>
 80009d6:	1e03      	subs	r3, r0, #0
 80009d8:	d001      	beq.n	80009de <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80009da:	f7ff ffaf 	bl	800093c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80009de:	4b1b      	ldr	r3, [pc, #108]	; (8000a4c <HAL_UART_MspInit+0xbc>)
 80009e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80009e2:	4b1a      	ldr	r3, [pc, #104]	; (8000a4c <HAL_UART_MspInit+0xbc>)
 80009e4:	2180      	movs	r1, #128	; 0x80
 80009e6:	01c9      	lsls	r1, r1, #7
 80009e8:	430a      	orrs	r2, r1
 80009ea:	641a      	str	r2, [r3, #64]	; 0x40
 80009ec:	4b17      	ldr	r3, [pc, #92]	; (8000a4c <HAL_UART_MspInit+0xbc>)
 80009ee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80009f0:	2380      	movs	r3, #128	; 0x80
 80009f2:	01db      	lsls	r3, r3, #7
 80009f4:	4013      	ands	r3, r2
 80009f6:	613b      	str	r3, [r7, #16]
 80009f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009fa:	4b14      	ldr	r3, [pc, #80]	; (8000a4c <HAL_UART_MspInit+0xbc>)
 80009fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80009fe:	4b13      	ldr	r3, [pc, #76]	; (8000a4c <HAL_UART_MspInit+0xbc>)
 8000a00:	2102      	movs	r1, #2
 8000a02:	430a      	orrs	r2, r1
 8000a04:	635a      	str	r2, [r3, #52]	; 0x34
 8000a06:	4b11      	ldr	r3, [pc, #68]	; (8000a4c <HAL_UART_MspInit+0xbc>)
 8000a08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a0a:	2202      	movs	r2, #2
 8000a0c:	4013      	ands	r3, r2
 8000a0e:	60fb      	str	r3, [r7, #12]
 8000a10:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000a12:	212c      	movs	r1, #44	; 0x2c
 8000a14:	187b      	adds	r3, r7, r1
 8000a16:	2240      	movs	r2, #64	; 0x40
 8000a18:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a1a:	187b      	adds	r3, r7, r1
 8000a1c:	2212      	movs	r2, #18
 8000a1e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a20:	187b      	adds	r3, r7, r1
 8000a22:	2200      	movs	r2, #0
 8000a24:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a26:	187b      	adds	r3, r7, r1
 8000a28:	2200      	movs	r2, #0
 8000a2a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8000a2c:	187b      	adds	r3, r7, r1
 8000a2e:	2200      	movs	r2, #0
 8000a30:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a32:	187b      	adds	r3, r7, r1
 8000a34:	4a06      	ldr	r2, [pc, #24]	; (8000a50 <HAL_UART_MspInit+0xc0>)
 8000a36:	0019      	movs	r1, r3
 8000a38:	0010      	movs	r0, r2
 8000a3a:	f000 f9af 	bl	8000d9c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000a3e:	46c0      	nop			; (mov r8, r8)
 8000a40:	46bd      	mov	sp, r7
 8000a42:	b011      	add	sp, #68	; 0x44
 8000a44:	bd90      	pop	{r4, r7, pc}
 8000a46:	46c0      	nop			; (mov r8, r8)
 8000a48:	40013800 	.word	0x40013800
 8000a4c:	40021000 	.word	0x40021000
 8000a50:	50000400 	.word	0x50000400

08000a54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a58:	e7fe      	b.n	8000a58 <NMI_Handler+0x4>

08000a5a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a5a:	b580      	push	{r7, lr}
 8000a5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a5e:	e7fe      	b.n	8000a5e <HardFault_Handler+0x4>

08000a60 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000a64:	46c0      	nop			; (mov r8, r8)
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}

08000a6a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a6a:	b580      	push	{r7, lr}
 8000a6c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a6e:	46c0      	nop			; (mov r8, r8)
 8000a70:	46bd      	mov	sp, r7
 8000a72:	bd80      	pop	{r7, pc}

08000a74 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a78:	f000 f89c 	bl	8000bb4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a7c:	46c0      	nop			; (mov r8, r8)
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	bd80      	pop	{r7, pc}

08000a82 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a82:	b580      	push	{r7, lr}
 8000a84:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a86:	46c0      	nop			; (mov r8, r8)
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	bd80      	pop	{r7, pc}

08000a8c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000a8c:	480d      	ldr	r0, [pc, #52]	; (8000ac4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000a8e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000a90:	f7ff fff7 	bl	8000a82 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a94:	480c      	ldr	r0, [pc, #48]	; (8000ac8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000a96:	490d      	ldr	r1, [pc, #52]	; (8000acc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a98:	4a0d      	ldr	r2, [pc, #52]	; (8000ad0 <LoopForever+0xe>)
  movs r3, #0
 8000a9a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a9c:	e002      	b.n	8000aa4 <LoopCopyDataInit>

08000a9e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a9e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000aa0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000aa2:	3304      	adds	r3, #4

08000aa4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000aa4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000aa6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000aa8:	d3f9      	bcc.n	8000a9e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000aaa:	4a0a      	ldr	r2, [pc, #40]	; (8000ad4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000aac:	4c0a      	ldr	r4, [pc, #40]	; (8000ad8 <LoopForever+0x16>)
  movs r3, #0
 8000aae:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ab0:	e001      	b.n	8000ab6 <LoopFillZerobss>

08000ab2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ab2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ab4:	3204      	adds	r2, #4

08000ab6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ab6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ab8:	d3fb      	bcc.n	8000ab2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000aba:	f001 ffcd 	bl	8002a58 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000abe:	f7ff fe4d 	bl	800075c <main>

08000ac2 <LoopForever>:

LoopForever:
  b LoopForever
 8000ac2:	e7fe      	b.n	8000ac2 <LoopForever>
  ldr   r0, =_estack
 8000ac4:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000ac8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000acc:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000ad0:	08002b58 	.word	0x08002b58
  ldr r2, =_sbss
 8000ad4:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000ad8:	200000c0 	.word	0x200000c0

08000adc <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000adc:	e7fe      	b.n	8000adc <ADC1_IRQHandler>
	...

08000ae0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b082      	sub	sp, #8
 8000ae4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000ae6:	1dfb      	adds	r3, r7, #7
 8000ae8:	2200      	movs	r2, #0
 8000aea:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000aec:	4b0b      	ldr	r3, [pc, #44]	; (8000b1c <HAL_Init+0x3c>)
 8000aee:	681a      	ldr	r2, [r3, #0]
 8000af0:	4b0a      	ldr	r3, [pc, #40]	; (8000b1c <HAL_Init+0x3c>)
 8000af2:	2180      	movs	r1, #128	; 0x80
 8000af4:	0049      	lsls	r1, r1, #1
 8000af6:	430a      	orrs	r2, r1
 8000af8:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000afa:	2003      	movs	r0, #3
 8000afc:	f000 f810 	bl	8000b20 <HAL_InitTick>
 8000b00:	1e03      	subs	r3, r0, #0
 8000b02:	d003      	beq.n	8000b0c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000b04:	1dfb      	adds	r3, r7, #7
 8000b06:	2201      	movs	r2, #1
 8000b08:	701a      	strb	r2, [r3, #0]
 8000b0a:	e001      	b.n	8000b10 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000b0c:	f7ff ff1c 	bl	8000948 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000b10:	1dfb      	adds	r3, r7, #7
 8000b12:	781b      	ldrb	r3, [r3, #0]
}
 8000b14:	0018      	movs	r0, r3
 8000b16:	46bd      	mov	sp, r7
 8000b18:	b002      	add	sp, #8
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	40022000 	.word	0x40022000

08000b20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b20:	b590      	push	{r4, r7, lr}
 8000b22:	b085      	sub	sp, #20
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000b28:	230f      	movs	r3, #15
 8000b2a:	18fb      	adds	r3, r7, r3
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000b30:	4b1d      	ldr	r3, [pc, #116]	; (8000ba8 <HAL_InitTick+0x88>)
 8000b32:	781b      	ldrb	r3, [r3, #0]
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d02b      	beq.n	8000b90 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000b38:	4b1c      	ldr	r3, [pc, #112]	; (8000bac <HAL_InitTick+0x8c>)
 8000b3a:	681c      	ldr	r4, [r3, #0]
 8000b3c:	4b1a      	ldr	r3, [pc, #104]	; (8000ba8 <HAL_InitTick+0x88>)
 8000b3e:	781b      	ldrb	r3, [r3, #0]
 8000b40:	0019      	movs	r1, r3
 8000b42:	23fa      	movs	r3, #250	; 0xfa
 8000b44:	0098      	lsls	r0, r3, #2
 8000b46:	f7ff fadb 	bl	8000100 <__udivsi3>
 8000b4a:	0003      	movs	r3, r0
 8000b4c:	0019      	movs	r1, r3
 8000b4e:	0020      	movs	r0, r4
 8000b50:	f7ff fad6 	bl	8000100 <__udivsi3>
 8000b54:	0003      	movs	r3, r0
 8000b56:	0018      	movs	r0, r3
 8000b58:	f000 f913 	bl	8000d82 <HAL_SYSTICK_Config>
 8000b5c:	1e03      	subs	r3, r0, #0
 8000b5e:	d112      	bne.n	8000b86 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	2b03      	cmp	r3, #3
 8000b64:	d80a      	bhi.n	8000b7c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b66:	6879      	ldr	r1, [r7, #4]
 8000b68:	2301      	movs	r3, #1
 8000b6a:	425b      	negs	r3, r3
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	0018      	movs	r0, r3
 8000b70:	f000 f8f2 	bl	8000d58 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b74:	4b0e      	ldr	r3, [pc, #56]	; (8000bb0 <HAL_InitTick+0x90>)
 8000b76:	687a      	ldr	r2, [r7, #4]
 8000b78:	601a      	str	r2, [r3, #0]
 8000b7a:	e00d      	b.n	8000b98 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000b7c:	230f      	movs	r3, #15
 8000b7e:	18fb      	adds	r3, r7, r3
 8000b80:	2201      	movs	r2, #1
 8000b82:	701a      	strb	r2, [r3, #0]
 8000b84:	e008      	b.n	8000b98 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000b86:	230f      	movs	r3, #15
 8000b88:	18fb      	adds	r3, r7, r3
 8000b8a:	2201      	movs	r2, #1
 8000b8c:	701a      	strb	r2, [r3, #0]
 8000b8e:	e003      	b.n	8000b98 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000b90:	230f      	movs	r3, #15
 8000b92:	18fb      	adds	r3, r7, r3
 8000b94:	2201      	movs	r2, #1
 8000b96:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000b98:	230f      	movs	r3, #15
 8000b9a:	18fb      	adds	r3, r7, r3
 8000b9c:	781b      	ldrb	r3, [r3, #0]
}
 8000b9e:	0018      	movs	r0, r3
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	b005      	add	sp, #20
 8000ba4:	bd90      	pop	{r4, r7, pc}
 8000ba6:	46c0      	nop			; (mov r8, r8)
 8000ba8:	20000008 	.word	0x20000008
 8000bac:	20000000 	.word	0x20000000
 8000bb0:	20000004 	.word	0x20000004

08000bb4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000bb8:	4b05      	ldr	r3, [pc, #20]	; (8000bd0 <HAL_IncTick+0x1c>)
 8000bba:	781b      	ldrb	r3, [r3, #0]
 8000bbc:	001a      	movs	r2, r3
 8000bbe:	4b05      	ldr	r3, [pc, #20]	; (8000bd4 <HAL_IncTick+0x20>)
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	18d2      	adds	r2, r2, r3
 8000bc4:	4b03      	ldr	r3, [pc, #12]	; (8000bd4 <HAL_IncTick+0x20>)
 8000bc6:	601a      	str	r2, [r3, #0]
}
 8000bc8:	46c0      	nop			; (mov r8, r8)
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	46c0      	nop			; (mov r8, r8)
 8000bd0:	20000008 	.word	0x20000008
 8000bd4:	200000bc 	.word	0x200000bc

08000bd8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	af00      	add	r7, sp, #0
  return uwTick;
 8000bdc:	4b02      	ldr	r3, [pc, #8]	; (8000be8 <HAL_GetTick+0x10>)
 8000bde:	681b      	ldr	r3, [r3, #0]
}
 8000be0:	0018      	movs	r0, r3
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	46c0      	nop			; (mov r8, r8)
 8000be8:	200000bc 	.word	0x200000bc

08000bec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b084      	sub	sp, #16
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000bf4:	f7ff fff0 	bl	8000bd8 <HAL_GetTick>
 8000bf8:	0003      	movs	r3, r0
 8000bfa:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c00:	68fb      	ldr	r3, [r7, #12]
 8000c02:	3301      	adds	r3, #1
 8000c04:	d005      	beq.n	8000c12 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c06:	4b0a      	ldr	r3, [pc, #40]	; (8000c30 <HAL_Delay+0x44>)
 8000c08:	781b      	ldrb	r3, [r3, #0]
 8000c0a:	001a      	movs	r2, r3
 8000c0c:	68fb      	ldr	r3, [r7, #12]
 8000c0e:	189b      	adds	r3, r3, r2
 8000c10:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000c12:	46c0      	nop			; (mov r8, r8)
 8000c14:	f7ff ffe0 	bl	8000bd8 <HAL_GetTick>
 8000c18:	0002      	movs	r2, r0
 8000c1a:	68bb      	ldr	r3, [r7, #8]
 8000c1c:	1ad3      	subs	r3, r2, r3
 8000c1e:	68fa      	ldr	r2, [r7, #12]
 8000c20:	429a      	cmp	r2, r3
 8000c22:	d8f7      	bhi.n	8000c14 <HAL_Delay+0x28>
  {
  }
}
 8000c24:	46c0      	nop			; (mov r8, r8)
 8000c26:	46c0      	nop			; (mov r8, r8)
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	b004      	add	sp, #16
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	46c0      	nop			; (mov r8, r8)
 8000c30:	20000008 	.word	0x20000008

08000c34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c34:	b590      	push	{r4, r7, lr}
 8000c36:	b083      	sub	sp, #12
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	0002      	movs	r2, r0
 8000c3c:	6039      	str	r1, [r7, #0]
 8000c3e:	1dfb      	adds	r3, r7, #7
 8000c40:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000c42:	1dfb      	adds	r3, r7, #7
 8000c44:	781b      	ldrb	r3, [r3, #0]
 8000c46:	2b7f      	cmp	r3, #127	; 0x7f
 8000c48:	d828      	bhi.n	8000c9c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c4a:	4a2f      	ldr	r2, [pc, #188]	; (8000d08 <__NVIC_SetPriority+0xd4>)
 8000c4c:	1dfb      	adds	r3, r7, #7
 8000c4e:	781b      	ldrb	r3, [r3, #0]
 8000c50:	b25b      	sxtb	r3, r3
 8000c52:	089b      	lsrs	r3, r3, #2
 8000c54:	33c0      	adds	r3, #192	; 0xc0
 8000c56:	009b      	lsls	r3, r3, #2
 8000c58:	589b      	ldr	r3, [r3, r2]
 8000c5a:	1dfa      	adds	r2, r7, #7
 8000c5c:	7812      	ldrb	r2, [r2, #0]
 8000c5e:	0011      	movs	r1, r2
 8000c60:	2203      	movs	r2, #3
 8000c62:	400a      	ands	r2, r1
 8000c64:	00d2      	lsls	r2, r2, #3
 8000c66:	21ff      	movs	r1, #255	; 0xff
 8000c68:	4091      	lsls	r1, r2
 8000c6a:	000a      	movs	r2, r1
 8000c6c:	43d2      	mvns	r2, r2
 8000c6e:	401a      	ands	r2, r3
 8000c70:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000c72:	683b      	ldr	r3, [r7, #0]
 8000c74:	019b      	lsls	r3, r3, #6
 8000c76:	22ff      	movs	r2, #255	; 0xff
 8000c78:	401a      	ands	r2, r3
 8000c7a:	1dfb      	adds	r3, r7, #7
 8000c7c:	781b      	ldrb	r3, [r3, #0]
 8000c7e:	0018      	movs	r0, r3
 8000c80:	2303      	movs	r3, #3
 8000c82:	4003      	ands	r3, r0
 8000c84:	00db      	lsls	r3, r3, #3
 8000c86:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c88:	481f      	ldr	r0, [pc, #124]	; (8000d08 <__NVIC_SetPriority+0xd4>)
 8000c8a:	1dfb      	adds	r3, r7, #7
 8000c8c:	781b      	ldrb	r3, [r3, #0]
 8000c8e:	b25b      	sxtb	r3, r3
 8000c90:	089b      	lsrs	r3, r3, #2
 8000c92:	430a      	orrs	r2, r1
 8000c94:	33c0      	adds	r3, #192	; 0xc0
 8000c96:	009b      	lsls	r3, r3, #2
 8000c98:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000c9a:	e031      	b.n	8000d00 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c9c:	4a1b      	ldr	r2, [pc, #108]	; (8000d0c <__NVIC_SetPriority+0xd8>)
 8000c9e:	1dfb      	adds	r3, r7, #7
 8000ca0:	781b      	ldrb	r3, [r3, #0]
 8000ca2:	0019      	movs	r1, r3
 8000ca4:	230f      	movs	r3, #15
 8000ca6:	400b      	ands	r3, r1
 8000ca8:	3b08      	subs	r3, #8
 8000caa:	089b      	lsrs	r3, r3, #2
 8000cac:	3306      	adds	r3, #6
 8000cae:	009b      	lsls	r3, r3, #2
 8000cb0:	18d3      	adds	r3, r2, r3
 8000cb2:	3304      	adds	r3, #4
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	1dfa      	adds	r2, r7, #7
 8000cb8:	7812      	ldrb	r2, [r2, #0]
 8000cba:	0011      	movs	r1, r2
 8000cbc:	2203      	movs	r2, #3
 8000cbe:	400a      	ands	r2, r1
 8000cc0:	00d2      	lsls	r2, r2, #3
 8000cc2:	21ff      	movs	r1, #255	; 0xff
 8000cc4:	4091      	lsls	r1, r2
 8000cc6:	000a      	movs	r2, r1
 8000cc8:	43d2      	mvns	r2, r2
 8000cca:	401a      	ands	r2, r3
 8000ccc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000cce:	683b      	ldr	r3, [r7, #0]
 8000cd0:	019b      	lsls	r3, r3, #6
 8000cd2:	22ff      	movs	r2, #255	; 0xff
 8000cd4:	401a      	ands	r2, r3
 8000cd6:	1dfb      	adds	r3, r7, #7
 8000cd8:	781b      	ldrb	r3, [r3, #0]
 8000cda:	0018      	movs	r0, r3
 8000cdc:	2303      	movs	r3, #3
 8000cde:	4003      	ands	r3, r0
 8000ce0:	00db      	lsls	r3, r3, #3
 8000ce2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ce4:	4809      	ldr	r0, [pc, #36]	; (8000d0c <__NVIC_SetPriority+0xd8>)
 8000ce6:	1dfb      	adds	r3, r7, #7
 8000ce8:	781b      	ldrb	r3, [r3, #0]
 8000cea:	001c      	movs	r4, r3
 8000cec:	230f      	movs	r3, #15
 8000cee:	4023      	ands	r3, r4
 8000cf0:	3b08      	subs	r3, #8
 8000cf2:	089b      	lsrs	r3, r3, #2
 8000cf4:	430a      	orrs	r2, r1
 8000cf6:	3306      	adds	r3, #6
 8000cf8:	009b      	lsls	r3, r3, #2
 8000cfa:	18c3      	adds	r3, r0, r3
 8000cfc:	3304      	adds	r3, #4
 8000cfe:	601a      	str	r2, [r3, #0]
}
 8000d00:	46c0      	nop			; (mov r8, r8)
 8000d02:	46bd      	mov	sp, r7
 8000d04:	b003      	add	sp, #12
 8000d06:	bd90      	pop	{r4, r7, pc}
 8000d08:	e000e100 	.word	0xe000e100
 8000d0c:	e000ed00 	.word	0xe000ed00

08000d10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b082      	sub	sp, #8
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	1e5a      	subs	r2, r3, #1
 8000d1c:	2380      	movs	r3, #128	; 0x80
 8000d1e:	045b      	lsls	r3, r3, #17
 8000d20:	429a      	cmp	r2, r3
 8000d22:	d301      	bcc.n	8000d28 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d24:	2301      	movs	r3, #1
 8000d26:	e010      	b.n	8000d4a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d28:	4b0a      	ldr	r3, [pc, #40]	; (8000d54 <SysTick_Config+0x44>)
 8000d2a:	687a      	ldr	r2, [r7, #4]
 8000d2c:	3a01      	subs	r2, #1
 8000d2e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d30:	2301      	movs	r3, #1
 8000d32:	425b      	negs	r3, r3
 8000d34:	2103      	movs	r1, #3
 8000d36:	0018      	movs	r0, r3
 8000d38:	f7ff ff7c 	bl	8000c34 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d3c:	4b05      	ldr	r3, [pc, #20]	; (8000d54 <SysTick_Config+0x44>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d42:	4b04      	ldr	r3, [pc, #16]	; (8000d54 <SysTick_Config+0x44>)
 8000d44:	2207      	movs	r2, #7
 8000d46:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d48:	2300      	movs	r3, #0
}
 8000d4a:	0018      	movs	r0, r3
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	b002      	add	sp, #8
 8000d50:	bd80      	pop	{r7, pc}
 8000d52:	46c0      	nop			; (mov r8, r8)
 8000d54:	e000e010 	.word	0xe000e010

08000d58 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b084      	sub	sp, #16
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	60b9      	str	r1, [r7, #8]
 8000d60:	607a      	str	r2, [r7, #4]
 8000d62:	210f      	movs	r1, #15
 8000d64:	187b      	adds	r3, r7, r1
 8000d66:	1c02      	adds	r2, r0, #0
 8000d68:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000d6a:	68ba      	ldr	r2, [r7, #8]
 8000d6c:	187b      	adds	r3, r7, r1
 8000d6e:	781b      	ldrb	r3, [r3, #0]
 8000d70:	b25b      	sxtb	r3, r3
 8000d72:	0011      	movs	r1, r2
 8000d74:	0018      	movs	r0, r3
 8000d76:	f7ff ff5d 	bl	8000c34 <__NVIC_SetPriority>
}
 8000d7a:	46c0      	nop			; (mov r8, r8)
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	b004      	add	sp, #16
 8000d80:	bd80      	pop	{r7, pc}

08000d82 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d82:	b580      	push	{r7, lr}
 8000d84:	b082      	sub	sp, #8
 8000d86:	af00      	add	r7, sp, #0
 8000d88:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	0018      	movs	r0, r3
 8000d8e:	f7ff ffbf 	bl	8000d10 <SysTick_Config>
 8000d92:	0003      	movs	r3, r0
}
 8000d94:	0018      	movs	r0, r3
 8000d96:	46bd      	mov	sp, r7
 8000d98:	b002      	add	sp, #8
 8000d9a:	bd80      	pop	{r7, pc}

08000d9c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b086      	sub	sp, #24
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
 8000da4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000da6:	2300      	movs	r3, #0
 8000da8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000daa:	e147      	b.n	800103c <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000dac:	683b      	ldr	r3, [r7, #0]
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	2101      	movs	r1, #1
 8000db2:	697a      	ldr	r2, [r7, #20]
 8000db4:	4091      	lsls	r1, r2
 8000db6:	000a      	movs	r2, r1
 8000db8:	4013      	ands	r3, r2
 8000dba:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d100      	bne.n	8000dc4 <HAL_GPIO_Init+0x28>
 8000dc2:	e138      	b.n	8001036 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000dc4:	683b      	ldr	r3, [r7, #0]
 8000dc6:	685b      	ldr	r3, [r3, #4]
 8000dc8:	2203      	movs	r2, #3
 8000dca:	4013      	ands	r3, r2
 8000dcc:	2b01      	cmp	r3, #1
 8000dce:	d005      	beq.n	8000ddc <HAL_GPIO_Init+0x40>
 8000dd0:	683b      	ldr	r3, [r7, #0]
 8000dd2:	685b      	ldr	r3, [r3, #4]
 8000dd4:	2203      	movs	r2, #3
 8000dd6:	4013      	ands	r3, r2
 8000dd8:	2b02      	cmp	r3, #2
 8000dda:	d130      	bne.n	8000e3e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	689b      	ldr	r3, [r3, #8]
 8000de0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000de2:	697b      	ldr	r3, [r7, #20]
 8000de4:	005b      	lsls	r3, r3, #1
 8000de6:	2203      	movs	r2, #3
 8000de8:	409a      	lsls	r2, r3
 8000dea:	0013      	movs	r3, r2
 8000dec:	43da      	mvns	r2, r3
 8000dee:	693b      	ldr	r3, [r7, #16]
 8000df0:	4013      	ands	r3, r2
 8000df2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	68da      	ldr	r2, [r3, #12]
 8000df8:	697b      	ldr	r3, [r7, #20]
 8000dfa:	005b      	lsls	r3, r3, #1
 8000dfc:	409a      	lsls	r2, r3
 8000dfe:	0013      	movs	r3, r2
 8000e00:	693a      	ldr	r2, [r7, #16]
 8000e02:	4313      	orrs	r3, r2
 8000e04:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	693a      	ldr	r2, [r7, #16]
 8000e0a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	685b      	ldr	r3, [r3, #4]
 8000e10:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000e12:	2201      	movs	r2, #1
 8000e14:	697b      	ldr	r3, [r7, #20]
 8000e16:	409a      	lsls	r2, r3
 8000e18:	0013      	movs	r3, r2
 8000e1a:	43da      	mvns	r2, r3
 8000e1c:	693b      	ldr	r3, [r7, #16]
 8000e1e:	4013      	ands	r3, r2
 8000e20:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e22:	683b      	ldr	r3, [r7, #0]
 8000e24:	685b      	ldr	r3, [r3, #4]
 8000e26:	091b      	lsrs	r3, r3, #4
 8000e28:	2201      	movs	r2, #1
 8000e2a:	401a      	ands	r2, r3
 8000e2c:	697b      	ldr	r3, [r7, #20]
 8000e2e:	409a      	lsls	r2, r3
 8000e30:	0013      	movs	r3, r2
 8000e32:	693a      	ldr	r2, [r7, #16]
 8000e34:	4313      	orrs	r3, r2
 8000e36:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	693a      	ldr	r2, [r7, #16]
 8000e3c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e3e:	683b      	ldr	r3, [r7, #0]
 8000e40:	685b      	ldr	r3, [r3, #4]
 8000e42:	2203      	movs	r2, #3
 8000e44:	4013      	ands	r3, r2
 8000e46:	2b03      	cmp	r3, #3
 8000e48:	d017      	beq.n	8000e7a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	68db      	ldr	r3, [r3, #12]
 8000e4e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000e50:	697b      	ldr	r3, [r7, #20]
 8000e52:	005b      	lsls	r3, r3, #1
 8000e54:	2203      	movs	r2, #3
 8000e56:	409a      	lsls	r2, r3
 8000e58:	0013      	movs	r3, r2
 8000e5a:	43da      	mvns	r2, r3
 8000e5c:	693b      	ldr	r3, [r7, #16]
 8000e5e:	4013      	ands	r3, r2
 8000e60:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000e62:	683b      	ldr	r3, [r7, #0]
 8000e64:	689a      	ldr	r2, [r3, #8]
 8000e66:	697b      	ldr	r3, [r7, #20]
 8000e68:	005b      	lsls	r3, r3, #1
 8000e6a:	409a      	lsls	r2, r3
 8000e6c:	0013      	movs	r3, r2
 8000e6e:	693a      	ldr	r2, [r7, #16]
 8000e70:	4313      	orrs	r3, r2
 8000e72:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	693a      	ldr	r2, [r7, #16]
 8000e78:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e7a:	683b      	ldr	r3, [r7, #0]
 8000e7c:	685b      	ldr	r3, [r3, #4]
 8000e7e:	2203      	movs	r2, #3
 8000e80:	4013      	ands	r3, r2
 8000e82:	2b02      	cmp	r3, #2
 8000e84:	d123      	bne.n	8000ece <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000e86:	697b      	ldr	r3, [r7, #20]
 8000e88:	08da      	lsrs	r2, r3, #3
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	3208      	adds	r2, #8
 8000e8e:	0092      	lsls	r2, r2, #2
 8000e90:	58d3      	ldr	r3, [r2, r3]
 8000e92:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000e94:	697b      	ldr	r3, [r7, #20]
 8000e96:	2207      	movs	r2, #7
 8000e98:	4013      	ands	r3, r2
 8000e9a:	009b      	lsls	r3, r3, #2
 8000e9c:	220f      	movs	r2, #15
 8000e9e:	409a      	lsls	r2, r3
 8000ea0:	0013      	movs	r3, r2
 8000ea2:	43da      	mvns	r2, r3
 8000ea4:	693b      	ldr	r3, [r7, #16]
 8000ea6:	4013      	ands	r3, r2
 8000ea8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000eaa:	683b      	ldr	r3, [r7, #0]
 8000eac:	691a      	ldr	r2, [r3, #16]
 8000eae:	697b      	ldr	r3, [r7, #20]
 8000eb0:	2107      	movs	r1, #7
 8000eb2:	400b      	ands	r3, r1
 8000eb4:	009b      	lsls	r3, r3, #2
 8000eb6:	409a      	lsls	r2, r3
 8000eb8:	0013      	movs	r3, r2
 8000eba:	693a      	ldr	r2, [r7, #16]
 8000ebc:	4313      	orrs	r3, r2
 8000ebe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000ec0:	697b      	ldr	r3, [r7, #20]
 8000ec2:	08da      	lsrs	r2, r3, #3
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	3208      	adds	r2, #8
 8000ec8:	0092      	lsls	r2, r2, #2
 8000eca:	6939      	ldr	r1, [r7, #16]
 8000ecc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000ed4:	697b      	ldr	r3, [r7, #20]
 8000ed6:	005b      	lsls	r3, r3, #1
 8000ed8:	2203      	movs	r2, #3
 8000eda:	409a      	lsls	r2, r3
 8000edc:	0013      	movs	r3, r2
 8000ede:	43da      	mvns	r2, r3
 8000ee0:	693b      	ldr	r3, [r7, #16]
 8000ee2:	4013      	ands	r3, r2
 8000ee4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000ee6:	683b      	ldr	r3, [r7, #0]
 8000ee8:	685b      	ldr	r3, [r3, #4]
 8000eea:	2203      	movs	r2, #3
 8000eec:	401a      	ands	r2, r3
 8000eee:	697b      	ldr	r3, [r7, #20]
 8000ef0:	005b      	lsls	r3, r3, #1
 8000ef2:	409a      	lsls	r2, r3
 8000ef4:	0013      	movs	r3, r2
 8000ef6:	693a      	ldr	r2, [r7, #16]
 8000ef8:	4313      	orrs	r3, r2
 8000efa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	693a      	ldr	r2, [r7, #16]
 8000f00:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000f02:	683b      	ldr	r3, [r7, #0]
 8000f04:	685a      	ldr	r2, [r3, #4]
 8000f06:	23c0      	movs	r3, #192	; 0xc0
 8000f08:	029b      	lsls	r3, r3, #10
 8000f0a:	4013      	ands	r3, r2
 8000f0c:	d100      	bne.n	8000f10 <HAL_GPIO_Init+0x174>
 8000f0e:	e092      	b.n	8001036 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8000f10:	4a50      	ldr	r2, [pc, #320]	; (8001054 <HAL_GPIO_Init+0x2b8>)
 8000f12:	697b      	ldr	r3, [r7, #20]
 8000f14:	089b      	lsrs	r3, r3, #2
 8000f16:	3318      	adds	r3, #24
 8000f18:	009b      	lsls	r3, r3, #2
 8000f1a:	589b      	ldr	r3, [r3, r2]
 8000f1c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8000f1e:	697b      	ldr	r3, [r7, #20]
 8000f20:	2203      	movs	r2, #3
 8000f22:	4013      	ands	r3, r2
 8000f24:	00db      	lsls	r3, r3, #3
 8000f26:	220f      	movs	r2, #15
 8000f28:	409a      	lsls	r2, r3
 8000f2a:	0013      	movs	r3, r2
 8000f2c:	43da      	mvns	r2, r3
 8000f2e:	693b      	ldr	r3, [r7, #16]
 8000f30:	4013      	ands	r3, r2
 8000f32:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8000f34:	687a      	ldr	r2, [r7, #4]
 8000f36:	23a0      	movs	r3, #160	; 0xa0
 8000f38:	05db      	lsls	r3, r3, #23
 8000f3a:	429a      	cmp	r2, r3
 8000f3c:	d013      	beq.n	8000f66 <HAL_GPIO_Init+0x1ca>
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	4a45      	ldr	r2, [pc, #276]	; (8001058 <HAL_GPIO_Init+0x2bc>)
 8000f42:	4293      	cmp	r3, r2
 8000f44:	d00d      	beq.n	8000f62 <HAL_GPIO_Init+0x1c6>
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	4a44      	ldr	r2, [pc, #272]	; (800105c <HAL_GPIO_Init+0x2c0>)
 8000f4a:	4293      	cmp	r3, r2
 8000f4c:	d007      	beq.n	8000f5e <HAL_GPIO_Init+0x1c2>
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	4a43      	ldr	r2, [pc, #268]	; (8001060 <HAL_GPIO_Init+0x2c4>)
 8000f52:	4293      	cmp	r3, r2
 8000f54:	d101      	bne.n	8000f5a <HAL_GPIO_Init+0x1be>
 8000f56:	2303      	movs	r3, #3
 8000f58:	e006      	b.n	8000f68 <HAL_GPIO_Init+0x1cc>
 8000f5a:	2305      	movs	r3, #5
 8000f5c:	e004      	b.n	8000f68 <HAL_GPIO_Init+0x1cc>
 8000f5e:	2302      	movs	r3, #2
 8000f60:	e002      	b.n	8000f68 <HAL_GPIO_Init+0x1cc>
 8000f62:	2301      	movs	r3, #1
 8000f64:	e000      	b.n	8000f68 <HAL_GPIO_Init+0x1cc>
 8000f66:	2300      	movs	r3, #0
 8000f68:	697a      	ldr	r2, [r7, #20]
 8000f6a:	2103      	movs	r1, #3
 8000f6c:	400a      	ands	r2, r1
 8000f6e:	00d2      	lsls	r2, r2, #3
 8000f70:	4093      	lsls	r3, r2
 8000f72:	693a      	ldr	r2, [r7, #16]
 8000f74:	4313      	orrs	r3, r2
 8000f76:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8000f78:	4936      	ldr	r1, [pc, #216]	; (8001054 <HAL_GPIO_Init+0x2b8>)
 8000f7a:	697b      	ldr	r3, [r7, #20]
 8000f7c:	089b      	lsrs	r3, r3, #2
 8000f7e:	3318      	adds	r3, #24
 8000f80:	009b      	lsls	r3, r3, #2
 8000f82:	693a      	ldr	r2, [r7, #16]
 8000f84:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000f86:	4b33      	ldr	r3, [pc, #204]	; (8001054 <HAL_GPIO_Init+0x2b8>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f8c:	68fb      	ldr	r3, [r7, #12]
 8000f8e:	43da      	mvns	r2, r3
 8000f90:	693b      	ldr	r3, [r7, #16]
 8000f92:	4013      	ands	r3, r2
 8000f94:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000f96:	683b      	ldr	r3, [r7, #0]
 8000f98:	685a      	ldr	r2, [r3, #4]
 8000f9a:	2380      	movs	r3, #128	; 0x80
 8000f9c:	035b      	lsls	r3, r3, #13
 8000f9e:	4013      	ands	r3, r2
 8000fa0:	d003      	beq.n	8000faa <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8000fa2:	693a      	ldr	r2, [r7, #16]
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	4313      	orrs	r3, r2
 8000fa8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000faa:	4b2a      	ldr	r3, [pc, #168]	; (8001054 <HAL_GPIO_Init+0x2b8>)
 8000fac:	693a      	ldr	r2, [r7, #16]
 8000fae:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8000fb0:	4b28      	ldr	r3, [pc, #160]	; (8001054 <HAL_GPIO_Init+0x2b8>)
 8000fb2:	685b      	ldr	r3, [r3, #4]
 8000fb4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	43da      	mvns	r2, r3
 8000fba:	693b      	ldr	r3, [r7, #16]
 8000fbc:	4013      	ands	r3, r2
 8000fbe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	685a      	ldr	r2, [r3, #4]
 8000fc4:	2380      	movs	r3, #128	; 0x80
 8000fc6:	039b      	lsls	r3, r3, #14
 8000fc8:	4013      	ands	r3, r2
 8000fca:	d003      	beq.n	8000fd4 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8000fcc:	693a      	ldr	r2, [r7, #16]
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	4313      	orrs	r3, r2
 8000fd2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000fd4:	4b1f      	ldr	r3, [pc, #124]	; (8001054 <HAL_GPIO_Init+0x2b8>)
 8000fd6:	693a      	ldr	r2, [r7, #16]
 8000fd8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000fda:	4a1e      	ldr	r2, [pc, #120]	; (8001054 <HAL_GPIO_Init+0x2b8>)
 8000fdc:	2384      	movs	r3, #132	; 0x84
 8000fde:	58d3      	ldr	r3, [r2, r3]
 8000fe0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fe2:	68fb      	ldr	r3, [r7, #12]
 8000fe4:	43da      	mvns	r2, r3
 8000fe6:	693b      	ldr	r3, [r7, #16]
 8000fe8:	4013      	ands	r3, r2
 8000fea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	685a      	ldr	r2, [r3, #4]
 8000ff0:	2380      	movs	r3, #128	; 0x80
 8000ff2:	029b      	lsls	r3, r3, #10
 8000ff4:	4013      	ands	r3, r2
 8000ff6:	d003      	beq.n	8001000 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8000ff8:	693a      	ldr	r2, [r7, #16]
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	4313      	orrs	r3, r2
 8000ffe:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001000:	4914      	ldr	r1, [pc, #80]	; (8001054 <HAL_GPIO_Init+0x2b8>)
 8001002:	2284      	movs	r2, #132	; 0x84
 8001004:	693b      	ldr	r3, [r7, #16]
 8001006:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001008:	4a12      	ldr	r2, [pc, #72]	; (8001054 <HAL_GPIO_Init+0x2b8>)
 800100a:	2380      	movs	r3, #128	; 0x80
 800100c:	58d3      	ldr	r3, [r2, r3]
 800100e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	43da      	mvns	r2, r3
 8001014:	693b      	ldr	r3, [r7, #16]
 8001016:	4013      	ands	r3, r2
 8001018:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800101a:	683b      	ldr	r3, [r7, #0]
 800101c:	685a      	ldr	r2, [r3, #4]
 800101e:	2380      	movs	r3, #128	; 0x80
 8001020:	025b      	lsls	r3, r3, #9
 8001022:	4013      	ands	r3, r2
 8001024:	d003      	beq.n	800102e <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8001026:	693a      	ldr	r2, [r7, #16]
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	4313      	orrs	r3, r2
 800102c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800102e:	4909      	ldr	r1, [pc, #36]	; (8001054 <HAL_GPIO_Init+0x2b8>)
 8001030:	2280      	movs	r2, #128	; 0x80
 8001032:	693b      	ldr	r3, [r7, #16]
 8001034:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8001036:	697b      	ldr	r3, [r7, #20]
 8001038:	3301      	adds	r3, #1
 800103a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	681a      	ldr	r2, [r3, #0]
 8001040:	697b      	ldr	r3, [r7, #20]
 8001042:	40da      	lsrs	r2, r3
 8001044:	1e13      	subs	r3, r2, #0
 8001046:	d000      	beq.n	800104a <HAL_GPIO_Init+0x2ae>
 8001048:	e6b0      	b.n	8000dac <HAL_GPIO_Init+0x10>
  }
}
 800104a:	46c0      	nop			; (mov r8, r8)
 800104c:	46c0      	nop			; (mov r8, r8)
 800104e:	46bd      	mov	sp, r7
 8001050:	b006      	add	sp, #24
 8001052:	bd80      	pop	{r7, pc}
 8001054:	40021800 	.word	0x40021800
 8001058:	50000400 	.word	0x50000400
 800105c:	50000800 	.word	0x50000800
 8001060:	50000c00 	.word	0x50000c00

08001064 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b084      	sub	sp, #16
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800106c:	4b19      	ldr	r3, [pc, #100]	; (80010d4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	4a19      	ldr	r2, [pc, #100]	; (80010d8 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8001072:	4013      	ands	r3, r2
 8001074:	0019      	movs	r1, r3
 8001076:	4b17      	ldr	r3, [pc, #92]	; (80010d4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001078:	687a      	ldr	r2, [r7, #4]
 800107a:	430a      	orrs	r2, r1
 800107c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800107e:	687a      	ldr	r2, [r7, #4]
 8001080:	2380      	movs	r3, #128	; 0x80
 8001082:	009b      	lsls	r3, r3, #2
 8001084:	429a      	cmp	r2, r3
 8001086:	d11f      	bne.n	80010c8 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001088:	4b14      	ldr	r3, [pc, #80]	; (80010dc <HAL_PWREx_ControlVoltageScaling+0x78>)
 800108a:	681a      	ldr	r2, [r3, #0]
 800108c:	0013      	movs	r3, r2
 800108e:	005b      	lsls	r3, r3, #1
 8001090:	189b      	adds	r3, r3, r2
 8001092:	005b      	lsls	r3, r3, #1
 8001094:	4912      	ldr	r1, [pc, #72]	; (80010e0 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8001096:	0018      	movs	r0, r3
 8001098:	f7ff f832 	bl	8000100 <__udivsi3>
 800109c:	0003      	movs	r3, r0
 800109e:	3301      	adds	r3, #1
 80010a0:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80010a2:	e008      	b.n	80010b6 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d003      	beq.n	80010b2 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	3b01      	subs	r3, #1
 80010ae:	60fb      	str	r3, [r7, #12]
 80010b0:	e001      	b.n	80010b6 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80010b2:	2303      	movs	r3, #3
 80010b4:	e009      	b.n	80010ca <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80010b6:	4b07      	ldr	r3, [pc, #28]	; (80010d4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80010b8:	695a      	ldr	r2, [r3, #20]
 80010ba:	2380      	movs	r3, #128	; 0x80
 80010bc:	00db      	lsls	r3, r3, #3
 80010be:	401a      	ands	r2, r3
 80010c0:	2380      	movs	r3, #128	; 0x80
 80010c2:	00db      	lsls	r3, r3, #3
 80010c4:	429a      	cmp	r2, r3
 80010c6:	d0ed      	beq.n	80010a4 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80010c8:	2300      	movs	r3, #0
}
 80010ca:	0018      	movs	r0, r3
 80010cc:	46bd      	mov	sp, r7
 80010ce:	b004      	add	sp, #16
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	46c0      	nop			; (mov r8, r8)
 80010d4:	40007000 	.word	0x40007000
 80010d8:	fffff9ff 	.word	0xfffff9ff
 80010dc:	20000000 	.word	0x20000000
 80010e0:	000f4240 	.word	0x000f4240

080010e4 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80010e8:	4b03      	ldr	r3, [pc, #12]	; (80010f8 <LL_RCC_GetAPB1Prescaler+0x14>)
 80010ea:	689a      	ldr	r2, [r3, #8]
 80010ec:	23e0      	movs	r3, #224	; 0xe0
 80010ee:	01db      	lsls	r3, r3, #7
 80010f0:	4013      	ands	r3, r2
}
 80010f2:	0018      	movs	r0, r3
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd80      	pop	{r7, pc}
 80010f8:	40021000 	.word	0x40021000

080010fc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b088      	sub	sp, #32
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	2b00      	cmp	r3, #0
 8001108:	d101      	bne.n	800110e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800110a:	2301      	movs	r3, #1
 800110c:	e2f3      	b.n	80016f6 <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	2201      	movs	r2, #1
 8001114:	4013      	ands	r3, r2
 8001116:	d100      	bne.n	800111a <HAL_RCC_OscConfig+0x1e>
 8001118:	e07c      	b.n	8001214 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800111a:	4bc3      	ldr	r3, [pc, #780]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 800111c:	689b      	ldr	r3, [r3, #8]
 800111e:	2238      	movs	r2, #56	; 0x38
 8001120:	4013      	ands	r3, r2
 8001122:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001124:	4bc0      	ldr	r3, [pc, #768]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 8001126:	68db      	ldr	r3, [r3, #12]
 8001128:	2203      	movs	r2, #3
 800112a:	4013      	ands	r3, r2
 800112c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800112e:	69bb      	ldr	r3, [r7, #24]
 8001130:	2b10      	cmp	r3, #16
 8001132:	d102      	bne.n	800113a <HAL_RCC_OscConfig+0x3e>
 8001134:	697b      	ldr	r3, [r7, #20]
 8001136:	2b03      	cmp	r3, #3
 8001138:	d002      	beq.n	8001140 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800113a:	69bb      	ldr	r3, [r7, #24]
 800113c:	2b08      	cmp	r3, #8
 800113e:	d10b      	bne.n	8001158 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001140:	4bb9      	ldr	r3, [pc, #740]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 8001142:	681a      	ldr	r2, [r3, #0]
 8001144:	2380      	movs	r3, #128	; 0x80
 8001146:	029b      	lsls	r3, r3, #10
 8001148:	4013      	ands	r3, r2
 800114a:	d062      	beq.n	8001212 <HAL_RCC_OscConfig+0x116>
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	685b      	ldr	r3, [r3, #4]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d15e      	bne.n	8001212 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8001154:	2301      	movs	r3, #1
 8001156:	e2ce      	b.n	80016f6 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	685a      	ldr	r2, [r3, #4]
 800115c:	2380      	movs	r3, #128	; 0x80
 800115e:	025b      	lsls	r3, r3, #9
 8001160:	429a      	cmp	r2, r3
 8001162:	d107      	bne.n	8001174 <HAL_RCC_OscConfig+0x78>
 8001164:	4bb0      	ldr	r3, [pc, #704]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 8001166:	681a      	ldr	r2, [r3, #0]
 8001168:	4baf      	ldr	r3, [pc, #700]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 800116a:	2180      	movs	r1, #128	; 0x80
 800116c:	0249      	lsls	r1, r1, #9
 800116e:	430a      	orrs	r2, r1
 8001170:	601a      	str	r2, [r3, #0]
 8001172:	e020      	b.n	80011b6 <HAL_RCC_OscConfig+0xba>
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	685a      	ldr	r2, [r3, #4]
 8001178:	23a0      	movs	r3, #160	; 0xa0
 800117a:	02db      	lsls	r3, r3, #11
 800117c:	429a      	cmp	r2, r3
 800117e:	d10e      	bne.n	800119e <HAL_RCC_OscConfig+0xa2>
 8001180:	4ba9      	ldr	r3, [pc, #676]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 8001182:	681a      	ldr	r2, [r3, #0]
 8001184:	4ba8      	ldr	r3, [pc, #672]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 8001186:	2180      	movs	r1, #128	; 0x80
 8001188:	02c9      	lsls	r1, r1, #11
 800118a:	430a      	orrs	r2, r1
 800118c:	601a      	str	r2, [r3, #0]
 800118e:	4ba6      	ldr	r3, [pc, #664]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 8001190:	681a      	ldr	r2, [r3, #0]
 8001192:	4ba5      	ldr	r3, [pc, #660]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 8001194:	2180      	movs	r1, #128	; 0x80
 8001196:	0249      	lsls	r1, r1, #9
 8001198:	430a      	orrs	r2, r1
 800119a:	601a      	str	r2, [r3, #0]
 800119c:	e00b      	b.n	80011b6 <HAL_RCC_OscConfig+0xba>
 800119e:	4ba2      	ldr	r3, [pc, #648]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 80011a0:	681a      	ldr	r2, [r3, #0]
 80011a2:	4ba1      	ldr	r3, [pc, #644]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 80011a4:	49a1      	ldr	r1, [pc, #644]	; (800142c <HAL_RCC_OscConfig+0x330>)
 80011a6:	400a      	ands	r2, r1
 80011a8:	601a      	str	r2, [r3, #0]
 80011aa:	4b9f      	ldr	r3, [pc, #636]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 80011ac:	681a      	ldr	r2, [r3, #0]
 80011ae:	4b9e      	ldr	r3, [pc, #632]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 80011b0:	499f      	ldr	r1, [pc, #636]	; (8001430 <HAL_RCC_OscConfig+0x334>)
 80011b2:	400a      	ands	r2, r1
 80011b4:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	685b      	ldr	r3, [r3, #4]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d014      	beq.n	80011e8 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011be:	f7ff fd0b 	bl	8000bd8 <HAL_GetTick>
 80011c2:	0003      	movs	r3, r0
 80011c4:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80011c6:	e008      	b.n	80011da <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011c8:	f7ff fd06 	bl	8000bd8 <HAL_GetTick>
 80011cc:	0002      	movs	r2, r0
 80011ce:	693b      	ldr	r3, [r7, #16]
 80011d0:	1ad3      	subs	r3, r2, r3
 80011d2:	2b64      	cmp	r3, #100	; 0x64
 80011d4:	d901      	bls.n	80011da <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80011d6:	2303      	movs	r3, #3
 80011d8:	e28d      	b.n	80016f6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80011da:	4b93      	ldr	r3, [pc, #588]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 80011dc:	681a      	ldr	r2, [r3, #0]
 80011de:	2380      	movs	r3, #128	; 0x80
 80011e0:	029b      	lsls	r3, r3, #10
 80011e2:	4013      	ands	r3, r2
 80011e4:	d0f0      	beq.n	80011c8 <HAL_RCC_OscConfig+0xcc>
 80011e6:	e015      	b.n	8001214 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011e8:	f7ff fcf6 	bl	8000bd8 <HAL_GetTick>
 80011ec:	0003      	movs	r3, r0
 80011ee:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80011f0:	e008      	b.n	8001204 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011f2:	f7ff fcf1 	bl	8000bd8 <HAL_GetTick>
 80011f6:	0002      	movs	r2, r0
 80011f8:	693b      	ldr	r3, [r7, #16]
 80011fa:	1ad3      	subs	r3, r2, r3
 80011fc:	2b64      	cmp	r3, #100	; 0x64
 80011fe:	d901      	bls.n	8001204 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001200:	2303      	movs	r3, #3
 8001202:	e278      	b.n	80016f6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001204:	4b88      	ldr	r3, [pc, #544]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 8001206:	681a      	ldr	r2, [r3, #0]
 8001208:	2380      	movs	r3, #128	; 0x80
 800120a:	029b      	lsls	r3, r3, #10
 800120c:	4013      	ands	r3, r2
 800120e:	d1f0      	bne.n	80011f2 <HAL_RCC_OscConfig+0xf6>
 8001210:	e000      	b.n	8001214 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001212:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	2202      	movs	r2, #2
 800121a:	4013      	ands	r3, r2
 800121c:	d100      	bne.n	8001220 <HAL_RCC_OscConfig+0x124>
 800121e:	e099      	b.n	8001354 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001220:	4b81      	ldr	r3, [pc, #516]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 8001222:	689b      	ldr	r3, [r3, #8]
 8001224:	2238      	movs	r2, #56	; 0x38
 8001226:	4013      	ands	r3, r2
 8001228:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800122a:	4b7f      	ldr	r3, [pc, #508]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 800122c:	68db      	ldr	r3, [r3, #12]
 800122e:	2203      	movs	r2, #3
 8001230:	4013      	ands	r3, r2
 8001232:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001234:	69bb      	ldr	r3, [r7, #24]
 8001236:	2b10      	cmp	r3, #16
 8001238:	d102      	bne.n	8001240 <HAL_RCC_OscConfig+0x144>
 800123a:	697b      	ldr	r3, [r7, #20]
 800123c:	2b02      	cmp	r3, #2
 800123e:	d002      	beq.n	8001246 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001240:	69bb      	ldr	r3, [r7, #24]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d135      	bne.n	80012b2 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001246:	4b78      	ldr	r3, [pc, #480]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 8001248:	681a      	ldr	r2, [r3, #0]
 800124a:	2380      	movs	r3, #128	; 0x80
 800124c:	00db      	lsls	r3, r3, #3
 800124e:	4013      	ands	r3, r2
 8001250:	d005      	beq.n	800125e <HAL_RCC_OscConfig+0x162>
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	68db      	ldr	r3, [r3, #12]
 8001256:	2b00      	cmp	r3, #0
 8001258:	d101      	bne.n	800125e <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800125a:	2301      	movs	r3, #1
 800125c:	e24b      	b.n	80016f6 <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800125e:	4b72      	ldr	r3, [pc, #456]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 8001260:	685b      	ldr	r3, [r3, #4]
 8001262:	4a74      	ldr	r2, [pc, #464]	; (8001434 <HAL_RCC_OscConfig+0x338>)
 8001264:	4013      	ands	r3, r2
 8001266:	0019      	movs	r1, r3
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	695b      	ldr	r3, [r3, #20]
 800126c:	021a      	lsls	r2, r3, #8
 800126e:	4b6e      	ldr	r3, [pc, #440]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 8001270:	430a      	orrs	r2, r1
 8001272:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001274:	69bb      	ldr	r3, [r7, #24]
 8001276:	2b00      	cmp	r3, #0
 8001278:	d112      	bne.n	80012a0 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800127a:	4b6b      	ldr	r3, [pc, #428]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	4a6e      	ldr	r2, [pc, #440]	; (8001438 <HAL_RCC_OscConfig+0x33c>)
 8001280:	4013      	ands	r3, r2
 8001282:	0019      	movs	r1, r3
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	691a      	ldr	r2, [r3, #16]
 8001288:	4b67      	ldr	r3, [pc, #412]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 800128a:	430a      	orrs	r2, r1
 800128c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800128e:	4b66      	ldr	r3, [pc, #408]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	0adb      	lsrs	r3, r3, #11
 8001294:	2207      	movs	r2, #7
 8001296:	4013      	ands	r3, r2
 8001298:	4a68      	ldr	r2, [pc, #416]	; (800143c <HAL_RCC_OscConfig+0x340>)
 800129a:	40da      	lsrs	r2, r3
 800129c:	4b68      	ldr	r3, [pc, #416]	; (8001440 <HAL_RCC_OscConfig+0x344>)
 800129e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80012a0:	4b68      	ldr	r3, [pc, #416]	; (8001444 <HAL_RCC_OscConfig+0x348>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	0018      	movs	r0, r3
 80012a6:	f7ff fc3b 	bl	8000b20 <HAL_InitTick>
 80012aa:	1e03      	subs	r3, r0, #0
 80012ac:	d051      	beq.n	8001352 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80012ae:	2301      	movs	r3, #1
 80012b0:	e221      	b.n	80016f6 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	68db      	ldr	r3, [r3, #12]
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d030      	beq.n	800131c <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80012ba:	4b5b      	ldr	r3, [pc, #364]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	4a5e      	ldr	r2, [pc, #376]	; (8001438 <HAL_RCC_OscConfig+0x33c>)
 80012c0:	4013      	ands	r3, r2
 80012c2:	0019      	movs	r1, r3
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	691a      	ldr	r2, [r3, #16]
 80012c8:	4b57      	ldr	r3, [pc, #348]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 80012ca:	430a      	orrs	r2, r1
 80012cc:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80012ce:	4b56      	ldr	r3, [pc, #344]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 80012d0:	681a      	ldr	r2, [r3, #0]
 80012d2:	4b55      	ldr	r3, [pc, #340]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 80012d4:	2180      	movs	r1, #128	; 0x80
 80012d6:	0049      	lsls	r1, r1, #1
 80012d8:	430a      	orrs	r2, r1
 80012da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012dc:	f7ff fc7c 	bl	8000bd8 <HAL_GetTick>
 80012e0:	0003      	movs	r3, r0
 80012e2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80012e4:	e008      	b.n	80012f8 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80012e6:	f7ff fc77 	bl	8000bd8 <HAL_GetTick>
 80012ea:	0002      	movs	r2, r0
 80012ec:	693b      	ldr	r3, [r7, #16]
 80012ee:	1ad3      	subs	r3, r2, r3
 80012f0:	2b02      	cmp	r3, #2
 80012f2:	d901      	bls.n	80012f8 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80012f4:	2303      	movs	r3, #3
 80012f6:	e1fe      	b.n	80016f6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80012f8:	4b4b      	ldr	r3, [pc, #300]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 80012fa:	681a      	ldr	r2, [r3, #0]
 80012fc:	2380      	movs	r3, #128	; 0x80
 80012fe:	00db      	lsls	r3, r3, #3
 8001300:	4013      	ands	r3, r2
 8001302:	d0f0      	beq.n	80012e6 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001304:	4b48      	ldr	r3, [pc, #288]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	4a4a      	ldr	r2, [pc, #296]	; (8001434 <HAL_RCC_OscConfig+0x338>)
 800130a:	4013      	ands	r3, r2
 800130c:	0019      	movs	r1, r3
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	695b      	ldr	r3, [r3, #20]
 8001312:	021a      	lsls	r2, r3, #8
 8001314:	4b44      	ldr	r3, [pc, #272]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 8001316:	430a      	orrs	r2, r1
 8001318:	605a      	str	r2, [r3, #4]
 800131a:	e01b      	b.n	8001354 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 800131c:	4b42      	ldr	r3, [pc, #264]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 800131e:	681a      	ldr	r2, [r3, #0]
 8001320:	4b41      	ldr	r3, [pc, #260]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 8001322:	4949      	ldr	r1, [pc, #292]	; (8001448 <HAL_RCC_OscConfig+0x34c>)
 8001324:	400a      	ands	r2, r1
 8001326:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001328:	f7ff fc56 	bl	8000bd8 <HAL_GetTick>
 800132c:	0003      	movs	r3, r0
 800132e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001330:	e008      	b.n	8001344 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001332:	f7ff fc51 	bl	8000bd8 <HAL_GetTick>
 8001336:	0002      	movs	r2, r0
 8001338:	693b      	ldr	r3, [r7, #16]
 800133a:	1ad3      	subs	r3, r2, r3
 800133c:	2b02      	cmp	r3, #2
 800133e:	d901      	bls.n	8001344 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001340:	2303      	movs	r3, #3
 8001342:	e1d8      	b.n	80016f6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001344:	4b38      	ldr	r3, [pc, #224]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 8001346:	681a      	ldr	r2, [r3, #0]
 8001348:	2380      	movs	r3, #128	; 0x80
 800134a:	00db      	lsls	r3, r3, #3
 800134c:	4013      	ands	r3, r2
 800134e:	d1f0      	bne.n	8001332 <HAL_RCC_OscConfig+0x236>
 8001350:	e000      	b.n	8001354 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001352:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	2208      	movs	r2, #8
 800135a:	4013      	ands	r3, r2
 800135c:	d047      	beq.n	80013ee <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800135e:	4b32      	ldr	r3, [pc, #200]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 8001360:	689b      	ldr	r3, [r3, #8]
 8001362:	2238      	movs	r2, #56	; 0x38
 8001364:	4013      	ands	r3, r2
 8001366:	2b18      	cmp	r3, #24
 8001368:	d10a      	bne.n	8001380 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800136a:	4b2f      	ldr	r3, [pc, #188]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 800136c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800136e:	2202      	movs	r2, #2
 8001370:	4013      	ands	r3, r2
 8001372:	d03c      	beq.n	80013ee <HAL_RCC_OscConfig+0x2f2>
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	699b      	ldr	r3, [r3, #24]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d138      	bne.n	80013ee <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 800137c:	2301      	movs	r3, #1
 800137e:	e1ba      	b.n	80016f6 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	699b      	ldr	r3, [r3, #24]
 8001384:	2b00      	cmp	r3, #0
 8001386:	d019      	beq.n	80013bc <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001388:	4b27      	ldr	r3, [pc, #156]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 800138a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800138c:	4b26      	ldr	r3, [pc, #152]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 800138e:	2101      	movs	r1, #1
 8001390:	430a      	orrs	r2, r1
 8001392:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001394:	f7ff fc20 	bl	8000bd8 <HAL_GetTick>
 8001398:	0003      	movs	r3, r0
 800139a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800139c:	e008      	b.n	80013b0 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800139e:	f7ff fc1b 	bl	8000bd8 <HAL_GetTick>
 80013a2:	0002      	movs	r2, r0
 80013a4:	693b      	ldr	r3, [r7, #16]
 80013a6:	1ad3      	subs	r3, r2, r3
 80013a8:	2b02      	cmp	r3, #2
 80013aa:	d901      	bls.n	80013b0 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80013ac:	2303      	movs	r3, #3
 80013ae:	e1a2      	b.n	80016f6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80013b0:	4b1d      	ldr	r3, [pc, #116]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 80013b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80013b4:	2202      	movs	r2, #2
 80013b6:	4013      	ands	r3, r2
 80013b8:	d0f1      	beq.n	800139e <HAL_RCC_OscConfig+0x2a2>
 80013ba:	e018      	b.n	80013ee <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80013bc:	4b1a      	ldr	r3, [pc, #104]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 80013be:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80013c0:	4b19      	ldr	r3, [pc, #100]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 80013c2:	2101      	movs	r1, #1
 80013c4:	438a      	bics	r2, r1
 80013c6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013c8:	f7ff fc06 	bl	8000bd8 <HAL_GetTick>
 80013cc:	0003      	movs	r3, r0
 80013ce:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80013d0:	e008      	b.n	80013e4 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80013d2:	f7ff fc01 	bl	8000bd8 <HAL_GetTick>
 80013d6:	0002      	movs	r2, r0
 80013d8:	693b      	ldr	r3, [r7, #16]
 80013da:	1ad3      	subs	r3, r2, r3
 80013dc:	2b02      	cmp	r3, #2
 80013de:	d901      	bls.n	80013e4 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80013e0:	2303      	movs	r3, #3
 80013e2:	e188      	b.n	80016f6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80013e4:	4b10      	ldr	r3, [pc, #64]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 80013e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80013e8:	2202      	movs	r2, #2
 80013ea:	4013      	ands	r3, r2
 80013ec:	d1f1      	bne.n	80013d2 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	2204      	movs	r2, #4
 80013f4:	4013      	ands	r3, r2
 80013f6:	d100      	bne.n	80013fa <HAL_RCC_OscConfig+0x2fe>
 80013f8:	e0c6      	b.n	8001588 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80013fa:	231f      	movs	r3, #31
 80013fc:	18fb      	adds	r3, r7, r3
 80013fe:	2200      	movs	r2, #0
 8001400:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001402:	4b09      	ldr	r3, [pc, #36]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 8001404:	689b      	ldr	r3, [r3, #8]
 8001406:	2238      	movs	r2, #56	; 0x38
 8001408:	4013      	ands	r3, r2
 800140a:	2b20      	cmp	r3, #32
 800140c:	d11e      	bne.n	800144c <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800140e:	4b06      	ldr	r3, [pc, #24]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 8001410:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001412:	2202      	movs	r2, #2
 8001414:	4013      	ands	r3, r2
 8001416:	d100      	bne.n	800141a <HAL_RCC_OscConfig+0x31e>
 8001418:	e0b6      	b.n	8001588 <HAL_RCC_OscConfig+0x48c>
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	689b      	ldr	r3, [r3, #8]
 800141e:	2b00      	cmp	r3, #0
 8001420:	d000      	beq.n	8001424 <HAL_RCC_OscConfig+0x328>
 8001422:	e0b1      	b.n	8001588 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8001424:	2301      	movs	r3, #1
 8001426:	e166      	b.n	80016f6 <HAL_RCC_OscConfig+0x5fa>
 8001428:	40021000 	.word	0x40021000
 800142c:	fffeffff 	.word	0xfffeffff
 8001430:	fffbffff 	.word	0xfffbffff
 8001434:	ffff80ff 	.word	0xffff80ff
 8001438:	ffffc7ff 	.word	0xffffc7ff
 800143c:	00f42400 	.word	0x00f42400
 8001440:	20000000 	.word	0x20000000
 8001444:	20000004 	.word	0x20000004
 8001448:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800144c:	4bac      	ldr	r3, [pc, #688]	; (8001700 <HAL_RCC_OscConfig+0x604>)
 800144e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001450:	2380      	movs	r3, #128	; 0x80
 8001452:	055b      	lsls	r3, r3, #21
 8001454:	4013      	ands	r3, r2
 8001456:	d101      	bne.n	800145c <HAL_RCC_OscConfig+0x360>
 8001458:	2301      	movs	r3, #1
 800145a:	e000      	b.n	800145e <HAL_RCC_OscConfig+0x362>
 800145c:	2300      	movs	r3, #0
 800145e:	2b00      	cmp	r3, #0
 8001460:	d011      	beq.n	8001486 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001462:	4ba7      	ldr	r3, [pc, #668]	; (8001700 <HAL_RCC_OscConfig+0x604>)
 8001464:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001466:	4ba6      	ldr	r3, [pc, #664]	; (8001700 <HAL_RCC_OscConfig+0x604>)
 8001468:	2180      	movs	r1, #128	; 0x80
 800146a:	0549      	lsls	r1, r1, #21
 800146c:	430a      	orrs	r2, r1
 800146e:	63da      	str	r2, [r3, #60]	; 0x3c
 8001470:	4ba3      	ldr	r3, [pc, #652]	; (8001700 <HAL_RCC_OscConfig+0x604>)
 8001472:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001474:	2380      	movs	r3, #128	; 0x80
 8001476:	055b      	lsls	r3, r3, #21
 8001478:	4013      	ands	r3, r2
 800147a:	60fb      	str	r3, [r7, #12]
 800147c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800147e:	231f      	movs	r3, #31
 8001480:	18fb      	adds	r3, r7, r3
 8001482:	2201      	movs	r2, #1
 8001484:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001486:	4b9f      	ldr	r3, [pc, #636]	; (8001704 <HAL_RCC_OscConfig+0x608>)
 8001488:	681a      	ldr	r2, [r3, #0]
 800148a:	2380      	movs	r3, #128	; 0x80
 800148c:	005b      	lsls	r3, r3, #1
 800148e:	4013      	ands	r3, r2
 8001490:	d11a      	bne.n	80014c8 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001492:	4b9c      	ldr	r3, [pc, #624]	; (8001704 <HAL_RCC_OscConfig+0x608>)
 8001494:	681a      	ldr	r2, [r3, #0]
 8001496:	4b9b      	ldr	r3, [pc, #620]	; (8001704 <HAL_RCC_OscConfig+0x608>)
 8001498:	2180      	movs	r1, #128	; 0x80
 800149a:	0049      	lsls	r1, r1, #1
 800149c:	430a      	orrs	r2, r1
 800149e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80014a0:	f7ff fb9a 	bl	8000bd8 <HAL_GetTick>
 80014a4:	0003      	movs	r3, r0
 80014a6:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80014a8:	e008      	b.n	80014bc <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014aa:	f7ff fb95 	bl	8000bd8 <HAL_GetTick>
 80014ae:	0002      	movs	r2, r0
 80014b0:	693b      	ldr	r3, [r7, #16]
 80014b2:	1ad3      	subs	r3, r2, r3
 80014b4:	2b02      	cmp	r3, #2
 80014b6:	d901      	bls.n	80014bc <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80014b8:	2303      	movs	r3, #3
 80014ba:	e11c      	b.n	80016f6 <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80014bc:	4b91      	ldr	r3, [pc, #580]	; (8001704 <HAL_RCC_OscConfig+0x608>)
 80014be:	681a      	ldr	r2, [r3, #0]
 80014c0:	2380      	movs	r3, #128	; 0x80
 80014c2:	005b      	lsls	r3, r3, #1
 80014c4:	4013      	ands	r3, r2
 80014c6:	d0f0      	beq.n	80014aa <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	689b      	ldr	r3, [r3, #8]
 80014cc:	2b01      	cmp	r3, #1
 80014ce:	d106      	bne.n	80014de <HAL_RCC_OscConfig+0x3e2>
 80014d0:	4b8b      	ldr	r3, [pc, #556]	; (8001700 <HAL_RCC_OscConfig+0x604>)
 80014d2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80014d4:	4b8a      	ldr	r3, [pc, #552]	; (8001700 <HAL_RCC_OscConfig+0x604>)
 80014d6:	2101      	movs	r1, #1
 80014d8:	430a      	orrs	r2, r1
 80014da:	65da      	str	r2, [r3, #92]	; 0x5c
 80014dc:	e01c      	b.n	8001518 <HAL_RCC_OscConfig+0x41c>
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	689b      	ldr	r3, [r3, #8]
 80014e2:	2b05      	cmp	r3, #5
 80014e4:	d10c      	bne.n	8001500 <HAL_RCC_OscConfig+0x404>
 80014e6:	4b86      	ldr	r3, [pc, #536]	; (8001700 <HAL_RCC_OscConfig+0x604>)
 80014e8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80014ea:	4b85      	ldr	r3, [pc, #532]	; (8001700 <HAL_RCC_OscConfig+0x604>)
 80014ec:	2104      	movs	r1, #4
 80014ee:	430a      	orrs	r2, r1
 80014f0:	65da      	str	r2, [r3, #92]	; 0x5c
 80014f2:	4b83      	ldr	r3, [pc, #524]	; (8001700 <HAL_RCC_OscConfig+0x604>)
 80014f4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80014f6:	4b82      	ldr	r3, [pc, #520]	; (8001700 <HAL_RCC_OscConfig+0x604>)
 80014f8:	2101      	movs	r1, #1
 80014fa:	430a      	orrs	r2, r1
 80014fc:	65da      	str	r2, [r3, #92]	; 0x5c
 80014fe:	e00b      	b.n	8001518 <HAL_RCC_OscConfig+0x41c>
 8001500:	4b7f      	ldr	r3, [pc, #508]	; (8001700 <HAL_RCC_OscConfig+0x604>)
 8001502:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001504:	4b7e      	ldr	r3, [pc, #504]	; (8001700 <HAL_RCC_OscConfig+0x604>)
 8001506:	2101      	movs	r1, #1
 8001508:	438a      	bics	r2, r1
 800150a:	65da      	str	r2, [r3, #92]	; 0x5c
 800150c:	4b7c      	ldr	r3, [pc, #496]	; (8001700 <HAL_RCC_OscConfig+0x604>)
 800150e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001510:	4b7b      	ldr	r3, [pc, #492]	; (8001700 <HAL_RCC_OscConfig+0x604>)
 8001512:	2104      	movs	r1, #4
 8001514:	438a      	bics	r2, r1
 8001516:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	689b      	ldr	r3, [r3, #8]
 800151c:	2b00      	cmp	r3, #0
 800151e:	d014      	beq.n	800154a <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001520:	f7ff fb5a 	bl	8000bd8 <HAL_GetTick>
 8001524:	0003      	movs	r3, r0
 8001526:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001528:	e009      	b.n	800153e <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800152a:	f7ff fb55 	bl	8000bd8 <HAL_GetTick>
 800152e:	0002      	movs	r2, r0
 8001530:	693b      	ldr	r3, [r7, #16]
 8001532:	1ad3      	subs	r3, r2, r3
 8001534:	4a74      	ldr	r2, [pc, #464]	; (8001708 <HAL_RCC_OscConfig+0x60c>)
 8001536:	4293      	cmp	r3, r2
 8001538:	d901      	bls.n	800153e <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800153a:	2303      	movs	r3, #3
 800153c:	e0db      	b.n	80016f6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800153e:	4b70      	ldr	r3, [pc, #448]	; (8001700 <HAL_RCC_OscConfig+0x604>)
 8001540:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001542:	2202      	movs	r2, #2
 8001544:	4013      	ands	r3, r2
 8001546:	d0f0      	beq.n	800152a <HAL_RCC_OscConfig+0x42e>
 8001548:	e013      	b.n	8001572 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800154a:	f7ff fb45 	bl	8000bd8 <HAL_GetTick>
 800154e:	0003      	movs	r3, r0
 8001550:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001552:	e009      	b.n	8001568 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001554:	f7ff fb40 	bl	8000bd8 <HAL_GetTick>
 8001558:	0002      	movs	r2, r0
 800155a:	693b      	ldr	r3, [r7, #16]
 800155c:	1ad3      	subs	r3, r2, r3
 800155e:	4a6a      	ldr	r2, [pc, #424]	; (8001708 <HAL_RCC_OscConfig+0x60c>)
 8001560:	4293      	cmp	r3, r2
 8001562:	d901      	bls.n	8001568 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8001564:	2303      	movs	r3, #3
 8001566:	e0c6      	b.n	80016f6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001568:	4b65      	ldr	r3, [pc, #404]	; (8001700 <HAL_RCC_OscConfig+0x604>)
 800156a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800156c:	2202      	movs	r2, #2
 800156e:	4013      	ands	r3, r2
 8001570:	d1f0      	bne.n	8001554 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001572:	231f      	movs	r3, #31
 8001574:	18fb      	adds	r3, r7, r3
 8001576:	781b      	ldrb	r3, [r3, #0]
 8001578:	2b01      	cmp	r3, #1
 800157a:	d105      	bne.n	8001588 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800157c:	4b60      	ldr	r3, [pc, #384]	; (8001700 <HAL_RCC_OscConfig+0x604>)
 800157e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001580:	4b5f      	ldr	r3, [pc, #380]	; (8001700 <HAL_RCC_OscConfig+0x604>)
 8001582:	4962      	ldr	r1, [pc, #392]	; (800170c <HAL_RCC_OscConfig+0x610>)
 8001584:	400a      	ands	r2, r1
 8001586:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	69db      	ldr	r3, [r3, #28]
 800158c:	2b00      	cmp	r3, #0
 800158e:	d100      	bne.n	8001592 <HAL_RCC_OscConfig+0x496>
 8001590:	e0b0      	b.n	80016f4 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001592:	4b5b      	ldr	r3, [pc, #364]	; (8001700 <HAL_RCC_OscConfig+0x604>)
 8001594:	689b      	ldr	r3, [r3, #8]
 8001596:	2238      	movs	r2, #56	; 0x38
 8001598:	4013      	ands	r3, r2
 800159a:	2b10      	cmp	r3, #16
 800159c:	d100      	bne.n	80015a0 <HAL_RCC_OscConfig+0x4a4>
 800159e:	e078      	b.n	8001692 <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	69db      	ldr	r3, [r3, #28]
 80015a4:	2b02      	cmp	r3, #2
 80015a6:	d153      	bne.n	8001650 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015a8:	4b55      	ldr	r3, [pc, #340]	; (8001700 <HAL_RCC_OscConfig+0x604>)
 80015aa:	681a      	ldr	r2, [r3, #0]
 80015ac:	4b54      	ldr	r3, [pc, #336]	; (8001700 <HAL_RCC_OscConfig+0x604>)
 80015ae:	4958      	ldr	r1, [pc, #352]	; (8001710 <HAL_RCC_OscConfig+0x614>)
 80015b0:	400a      	ands	r2, r1
 80015b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015b4:	f7ff fb10 	bl	8000bd8 <HAL_GetTick>
 80015b8:	0003      	movs	r3, r0
 80015ba:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80015bc:	e008      	b.n	80015d0 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015be:	f7ff fb0b 	bl	8000bd8 <HAL_GetTick>
 80015c2:	0002      	movs	r2, r0
 80015c4:	693b      	ldr	r3, [r7, #16]
 80015c6:	1ad3      	subs	r3, r2, r3
 80015c8:	2b02      	cmp	r3, #2
 80015ca:	d901      	bls.n	80015d0 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80015cc:	2303      	movs	r3, #3
 80015ce:	e092      	b.n	80016f6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80015d0:	4b4b      	ldr	r3, [pc, #300]	; (8001700 <HAL_RCC_OscConfig+0x604>)
 80015d2:	681a      	ldr	r2, [r3, #0]
 80015d4:	2380      	movs	r3, #128	; 0x80
 80015d6:	049b      	lsls	r3, r3, #18
 80015d8:	4013      	ands	r3, r2
 80015da:	d1f0      	bne.n	80015be <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80015dc:	4b48      	ldr	r3, [pc, #288]	; (8001700 <HAL_RCC_OscConfig+0x604>)
 80015de:	68db      	ldr	r3, [r3, #12]
 80015e0:	4a4c      	ldr	r2, [pc, #304]	; (8001714 <HAL_RCC_OscConfig+0x618>)
 80015e2:	4013      	ands	r3, r2
 80015e4:	0019      	movs	r1, r3
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	6a1a      	ldr	r2, [r3, #32]
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015ee:	431a      	orrs	r2, r3
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015f4:	021b      	lsls	r3, r3, #8
 80015f6:	431a      	orrs	r2, r3
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015fc:	431a      	orrs	r2, r3
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001602:	431a      	orrs	r2, r3
 8001604:	4b3e      	ldr	r3, [pc, #248]	; (8001700 <HAL_RCC_OscConfig+0x604>)
 8001606:	430a      	orrs	r2, r1
 8001608:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800160a:	4b3d      	ldr	r3, [pc, #244]	; (8001700 <HAL_RCC_OscConfig+0x604>)
 800160c:	681a      	ldr	r2, [r3, #0]
 800160e:	4b3c      	ldr	r3, [pc, #240]	; (8001700 <HAL_RCC_OscConfig+0x604>)
 8001610:	2180      	movs	r1, #128	; 0x80
 8001612:	0449      	lsls	r1, r1, #17
 8001614:	430a      	orrs	r2, r1
 8001616:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001618:	4b39      	ldr	r3, [pc, #228]	; (8001700 <HAL_RCC_OscConfig+0x604>)
 800161a:	68da      	ldr	r2, [r3, #12]
 800161c:	4b38      	ldr	r3, [pc, #224]	; (8001700 <HAL_RCC_OscConfig+0x604>)
 800161e:	2180      	movs	r1, #128	; 0x80
 8001620:	0549      	lsls	r1, r1, #21
 8001622:	430a      	orrs	r2, r1
 8001624:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001626:	f7ff fad7 	bl	8000bd8 <HAL_GetTick>
 800162a:	0003      	movs	r3, r0
 800162c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800162e:	e008      	b.n	8001642 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001630:	f7ff fad2 	bl	8000bd8 <HAL_GetTick>
 8001634:	0002      	movs	r2, r0
 8001636:	693b      	ldr	r3, [r7, #16]
 8001638:	1ad3      	subs	r3, r2, r3
 800163a:	2b02      	cmp	r3, #2
 800163c:	d901      	bls.n	8001642 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 800163e:	2303      	movs	r3, #3
 8001640:	e059      	b.n	80016f6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001642:	4b2f      	ldr	r3, [pc, #188]	; (8001700 <HAL_RCC_OscConfig+0x604>)
 8001644:	681a      	ldr	r2, [r3, #0]
 8001646:	2380      	movs	r3, #128	; 0x80
 8001648:	049b      	lsls	r3, r3, #18
 800164a:	4013      	ands	r3, r2
 800164c:	d0f0      	beq.n	8001630 <HAL_RCC_OscConfig+0x534>
 800164e:	e051      	b.n	80016f4 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001650:	4b2b      	ldr	r3, [pc, #172]	; (8001700 <HAL_RCC_OscConfig+0x604>)
 8001652:	681a      	ldr	r2, [r3, #0]
 8001654:	4b2a      	ldr	r3, [pc, #168]	; (8001700 <HAL_RCC_OscConfig+0x604>)
 8001656:	492e      	ldr	r1, [pc, #184]	; (8001710 <HAL_RCC_OscConfig+0x614>)
 8001658:	400a      	ands	r2, r1
 800165a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800165c:	f7ff fabc 	bl	8000bd8 <HAL_GetTick>
 8001660:	0003      	movs	r3, r0
 8001662:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001664:	e008      	b.n	8001678 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001666:	f7ff fab7 	bl	8000bd8 <HAL_GetTick>
 800166a:	0002      	movs	r2, r0
 800166c:	693b      	ldr	r3, [r7, #16]
 800166e:	1ad3      	subs	r3, r2, r3
 8001670:	2b02      	cmp	r3, #2
 8001672:	d901      	bls.n	8001678 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8001674:	2303      	movs	r3, #3
 8001676:	e03e      	b.n	80016f6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001678:	4b21      	ldr	r3, [pc, #132]	; (8001700 <HAL_RCC_OscConfig+0x604>)
 800167a:	681a      	ldr	r2, [r3, #0]
 800167c:	2380      	movs	r3, #128	; 0x80
 800167e:	049b      	lsls	r3, r3, #18
 8001680:	4013      	ands	r3, r2
 8001682:	d1f0      	bne.n	8001666 <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8001684:	4b1e      	ldr	r3, [pc, #120]	; (8001700 <HAL_RCC_OscConfig+0x604>)
 8001686:	68da      	ldr	r2, [r3, #12]
 8001688:	4b1d      	ldr	r3, [pc, #116]	; (8001700 <HAL_RCC_OscConfig+0x604>)
 800168a:	4923      	ldr	r1, [pc, #140]	; (8001718 <HAL_RCC_OscConfig+0x61c>)
 800168c:	400a      	ands	r2, r1
 800168e:	60da      	str	r2, [r3, #12]
 8001690:	e030      	b.n	80016f4 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	69db      	ldr	r3, [r3, #28]
 8001696:	2b01      	cmp	r3, #1
 8001698:	d101      	bne.n	800169e <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 800169a:	2301      	movs	r3, #1
 800169c:	e02b      	b.n	80016f6 <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 800169e:	4b18      	ldr	r3, [pc, #96]	; (8001700 <HAL_RCC_OscConfig+0x604>)
 80016a0:	68db      	ldr	r3, [r3, #12]
 80016a2:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016a4:	697b      	ldr	r3, [r7, #20]
 80016a6:	2203      	movs	r2, #3
 80016a8:	401a      	ands	r2, r3
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	6a1b      	ldr	r3, [r3, #32]
 80016ae:	429a      	cmp	r2, r3
 80016b0:	d11e      	bne.n	80016f0 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80016b2:	697b      	ldr	r3, [r7, #20]
 80016b4:	2270      	movs	r2, #112	; 0x70
 80016b6:	401a      	ands	r2, r3
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016bc:	429a      	cmp	r2, r3
 80016be:	d117      	bne.n	80016f0 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80016c0:	697a      	ldr	r2, [r7, #20]
 80016c2:	23fe      	movs	r3, #254	; 0xfe
 80016c4:	01db      	lsls	r3, r3, #7
 80016c6:	401a      	ands	r2, r3
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016cc:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80016ce:	429a      	cmp	r2, r3
 80016d0:	d10e      	bne.n	80016f0 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80016d2:	697a      	ldr	r2, [r7, #20]
 80016d4:	23f8      	movs	r3, #248	; 0xf8
 80016d6:	039b      	lsls	r3, r3, #14
 80016d8:	401a      	ands	r2, r3
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80016de:	429a      	cmp	r2, r3
 80016e0:	d106      	bne.n	80016f0 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80016e2:	697b      	ldr	r3, [r7, #20]
 80016e4:	0f5b      	lsrs	r3, r3, #29
 80016e6:	075a      	lsls	r2, r3, #29
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80016ec:	429a      	cmp	r2, r3
 80016ee:	d001      	beq.n	80016f4 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 80016f0:	2301      	movs	r3, #1
 80016f2:	e000      	b.n	80016f6 <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 80016f4:	2300      	movs	r3, #0
}
 80016f6:	0018      	movs	r0, r3
 80016f8:	46bd      	mov	sp, r7
 80016fa:	b008      	add	sp, #32
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	46c0      	nop			; (mov r8, r8)
 8001700:	40021000 	.word	0x40021000
 8001704:	40007000 	.word	0x40007000
 8001708:	00001388 	.word	0x00001388
 800170c:	efffffff 	.word	0xefffffff
 8001710:	feffffff 	.word	0xfeffffff
 8001714:	1fc1808c 	.word	0x1fc1808c
 8001718:	effefffc 	.word	0xeffefffc

0800171c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b084      	sub	sp, #16
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
 8001724:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	2b00      	cmp	r3, #0
 800172a:	d101      	bne.n	8001730 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800172c:	2301      	movs	r3, #1
 800172e:	e0e9      	b.n	8001904 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001730:	4b76      	ldr	r3, [pc, #472]	; (800190c <HAL_RCC_ClockConfig+0x1f0>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	2207      	movs	r2, #7
 8001736:	4013      	ands	r3, r2
 8001738:	683a      	ldr	r2, [r7, #0]
 800173a:	429a      	cmp	r2, r3
 800173c:	d91e      	bls.n	800177c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800173e:	4b73      	ldr	r3, [pc, #460]	; (800190c <HAL_RCC_ClockConfig+0x1f0>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	2207      	movs	r2, #7
 8001744:	4393      	bics	r3, r2
 8001746:	0019      	movs	r1, r3
 8001748:	4b70      	ldr	r3, [pc, #448]	; (800190c <HAL_RCC_ClockConfig+0x1f0>)
 800174a:	683a      	ldr	r2, [r7, #0]
 800174c:	430a      	orrs	r2, r1
 800174e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001750:	f7ff fa42 	bl	8000bd8 <HAL_GetTick>
 8001754:	0003      	movs	r3, r0
 8001756:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001758:	e009      	b.n	800176e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800175a:	f7ff fa3d 	bl	8000bd8 <HAL_GetTick>
 800175e:	0002      	movs	r2, r0
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	1ad3      	subs	r3, r2, r3
 8001764:	4a6a      	ldr	r2, [pc, #424]	; (8001910 <HAL_RCC_ClockConfig+0x1f4>)
 8001766:	4293      	cmp	r3, r2
 8001768:	d901      	bls.n	800176e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800176a:	2303      	movs	r3, #3
 800176c:	e0ca      	b.n	8001904 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800176e:	4b67      	ldr	r3, [pc, #412]	; (800190c <HAL_RCC_ClockConfig+0x1f0>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	2207      	movs	r2, #7
 8001774:	4013      	ands	r3, r2
 8001776:	683a      	ldr	r2, [r7, #0]
 8001778:	429a      	cmp	r2, r3
 800177a:	d1ee      	bne.n	800175a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	2202      	movs	r2, #2
 8001782:	4013      	ands	r3, r2
 8001784:	d015      	beq.n	80017b2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	2204      	movs	r2, #4
 800178c:	4013      	ands	r3, r2
 800178e:	d006      	beq.n	800179e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001790:	4b60      	ldr	r3, [pc, #384]	; (8001914 <HAL_RCC_ClockConfig+0x1f8>)
 8001792:	689a      	ldr	r2, [r3, #8]
 8001794:	4b5f      	ldr	r3, [pc, #380]	; (8001914 <HAL_RCC_ClockConfig+0x1f8>)
 8001796:	21e0      	movs	r1, #224	; 0xe0
 8001798:	01c9      	lsls	r1, r1, #7
 800179a:	430a      	orrs	r2, r1
 800179c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800179e:	4b5d      	ldr	r3, [pc, #372]	; (8001914 <HAL_RCC_ClockConfig+0x1f8>)
 80017a0:	689b      	ldr	r3, [r3, #8]
 80017a2:	4a5d      	ldr	r2, [pc, #372]	; (8001918 <HAL_RCC_ClockConfig+0x1fc>)
 80017a4:	4013      	ands	r3, r2
 80017a6:	0019      	movs	r1, r3
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	689a      	ldr	r2, [r3, #8]
 80017ac:	4b59      	ldr	r3, [pc, #356]	; (8001914 <HAL_RCC_ClockConfig+0x1f8>)
 80017ae:	430a      	orrs	r2, r1
 80017b0:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	2201      	movs	r2, #1
 80017b8:	4013      	ands	r3, r2
 80017ba:	d057      	beq.n	800186c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	685b      	ldr	r3, [r3, #4]
 80017c0:	2b01      	cmp	r3, #1
 80017c2:	d107      	bne.n	80017d4 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80017c4:	4b53      	ldr	r3, [pc, #332]	; (8001914 <HAL_RCC_ClockConfig+0x1f8>)
 80017c6:	681a      	ldr	r2, [r3, #0]
 80017c8:	2380      	movs	r3, #128	; 0x80
 80017ca:	029b      	lsls	r3, r3, #10
 80017cc:	4013      	ands	r3, r2
 80017ce:	d12b      	bne.n	8001828 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80017d0:	2301      	movs	r3, #1
 80017d2:	e097      	b.n	8001904 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	685b      	ldr	r3, [r3, #4]
 80017d8:	2b02      	cmp	r3, #2
 80017da:	d107      	bne.n	80017ec <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80017dc:	4b4d      	ldr	r3, [pc, #308]	; (8001914 <HAL_RCC_ClockConfig+0x1f8>)
 80017de:	681a      	ldr	r2, [r3, #0]
 80017e0:	2380      	movs	r3, #128	; 0x80
 80017e2:	049b      	lsls	r3, r3, #18
 80017e4:	4013      	ands	r3, r2
 80017e6:	d11f      	bne.n	8001828 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80017e8:	2301      	movs	r3, #1
 80017ea:	e08b      	b.n	8001904 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	685b      	ldr	r3, [r3, #4]
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d107      	bne.n	8001804 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80017f4:	4b47      	ldr	r3, [pc, #284]	; (8001914 <HAL_RCC_ClockConfig+0x1f8>)
 80017f6:	681a      	ldr	r2, [r3, #0]
 80017f8:	2380      	movs	r3, #128	; 0x80
 80017fa:	00db      	lsls	r3, r3, #3
 80017fc:	4013      	ands	r3, r2
 80017fe:	d113      	bne.n	8001828 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001800:	2301      	movs	r3, #1
 8001802:	e07f      	b.n	8001904 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	685b      	ldr	r3, [r3, #4]
 8001808:	2b03      	cmp	r3, #3
 800180a:	d106      	bne.n	800181a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800180c:	4b41      	ldr	r3, [pc, #260]	; (8001914 <HAL_RCC_ClockConfig+0x1f8>)
 800180e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001810:	2202      	movs	r2, #2
 8001812:	4013      	ands	r3, r2
 8001814:	d108      	bne.n	8001828 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001816:	2301      	movs	r3, #1
 8001818:	e074      	b.n	8001904 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800181a:	4b3e      	ldr	r3, [pc, #248]	; (8001914 <HAL_RCC_ClockConfig+0x1f8>)
 800181c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800181e:	2202      	movs	r2, #2
 8001820:	4013      	ands	r3, r2
 8001822:	d101      	bne.n	8001828 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001824:	2301      	movs	r3, #1
 8001826:	e06d      	b.n	8001904 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001828:	4b3a      	ldr	r3, [pc, #232]	; (8001914 <HAL_RCC_ClockConfig+0x1f8>)
 800182a:	689b      	ldr	r3, [r3, #8]
 800182c:	2207      	movs	r2, #7
 800182e:	4393      	bics	r3, r2
 8001830:	0019      	movs	r1, r3
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	685a      	ldr	r2, [r3, #4]
 8001836:	4b37      	ldr	r3, [pc, #220]	; (8001914 <HAL_RCC_ClockConfig+0x1f8>)
 8001838:	430a      	orrs	r2, r1
 800183a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800183c:	f7ff f9cc 	bl	8000bd8 <HAL_GetTick>
 8001840:	0003      	movs	r3, r0
 8001842:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001844:	e009      	b.n	800185a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001846:	f7ff f9c7 	bl	8000bd8 <HAL_GetTick>
 800184a:	0002      	movs	r2, r0
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	1ad3      	subs	r3, r2, r3
 8001850:	4a2f      	ldr	r2, [pc, #188]	; (8001910 <HAL_RCC_ClockConfig+0x1f4>)
 8001852:	4293      	cmp	r3, r2
 8001854:	d901      	bls.n	800185a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8001856:	2303      	movs	r3, #3
 8001858:	e054      	b.n	8001904 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800185a:	4b2e      	ldr	r3, [pc, #184]	; (8001914 <HAL_RCC_ClockConfig+0x1f8>)
 800185c:	689b      	ldr	r3, [r3, #8]
 800185e:	2238      	movs	r2, #56	; 0x38
 8001860:	401a      	ands	r2, r3
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	685b      	ldr	r3, [r3, #4]
 8001866:	00db      	lsls	r3, r3, #3
 8001868:	429a      	cmp	r2, r3
 800186a:	d1ec      	bne.n	8001846 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800186c:	4b27      	ldr	r3, [pc, #156]	; (800190c <HAL_RCC_ClockConfig+0x1f0>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	2207      	movs	r2, #7
 8001872:	4013      	ands	r3, r2
 8001874:	683a      	ldr	r2, [r7, #0]
 8001876:	429a      	cmp	r2, r3
 8001878:	d21e      	bcs.n	80018b8 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800187a:	4b24      	ldr	r3, [pc, #144]	; (800190c <HAL_RCC_ClockConfig+0x1f0>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	2207      	movs	r2, #7
 8001880:	4393      	bics	r3, r2
 8001882:	0019      	movs	r1, r3
 8001884:	4b21      	ldr	r3, [pc, #132]	; (800190c <HAL_RCC_ClockConfig+0x1f0>)
 8001886:	683a      	ldr	r2, [r7, #0]
 8001888:	430a      	orrs	r2, r1
 800188a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800188c:	f7ff f9a4 	bl	8000bd8 <HAL_GetTick>
 8001890:	0003      	movs	r3, r0
 8001892:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001894:	e009      	b.n	80018aa <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001896:	f7ff f99f 	bl	8000bd8 <HAL_GetTick>
 800189a:	0002      	movs	r2, r0
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	1ad3      	subs	r3, r2, r3
 80018a0:	4a1b      	ldr	r2, [pc, #108]	; (8001910 <HAL_RCC_ClockConfig+0x1f4>)
 80018a2:	4293      	cmp	r3, r2
 80018a4:	d901      	bls.n	80018aa <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80018a6:	2303      	movs	r3, #3
 80018a8:	e02c      	b.n	8001904 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80018aa:	4b18      	ldr	r3, [pc, #96]	; (800190c <HAL_RCC_ClockConfig+0x1f0>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	2207      	movs	r2, #7
 80018b0:	4013      	ands	r3, r2
 80018b2:	683a      	ldr	r2, [r7, #0]
 80018b4:	429a      	cmp	r2, r3
 80018b6:	d1ee      	bne.n	8001896 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	2204      	movs	r2, #4
 80018be:	4013      	ands	r3, r2
 80018c0:	d009      	beq.n	80018d6 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80018c2:	4b14      	ldr	r3, [pc, #80]	; (8001914 <HAL_RCC_ClockConfig+0x1f8>)
 80018c4:	689b      	ldr	r3, [r3, #8]
 80018c6:	4a15      	ldr	r2, [pc, #84]	; (800191c <HAL_RCC_ClockConfig+0x200>)
 80018c8:	4013      	ands	r3, r2
 80018ca:	0019      	movs	r1, r3
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	68da      	ldr	r2, [r3, #12]
 80018d0:	4b10      	ldr	r3, [pc, #64]	; (8001914 <HAL_RCC_ClockConfig+0x1f8>)
 80018d2:	430a      	orrs	r2, r1
 80018d4:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80018d6:	f000 f829 	bl	800192c <HAL_RCC_GetSysClockFreq>
 80018da:	0001      	movs	r1, r0
 80018dc:	4b0d      	ldr	r3, [pc, #52]	; (8001914 <HAL_RCC_ClockConfig+0x1f8>)
 80018de:	689b      	ldr	r3, [r3, #8]
 80018e0:	0a1b      	lsrs	r3, r3, #8
 80018e2:	220f      	movs	r2, #15
 80018e4:	401a      	ands	r2, r3
 80018e6:	4b0e      	ldr	r3, [pc, #56]	; (8001920 <HAL_RCC_ClockConfig+0x204>)
 80018e8:	0092      	lsls	r2, r2, #2
 80018ea:	58d3      	ldr	r3, [r2, r3]
 80018ec:	221f      	movs	r2, #31
 80018ee:	4013      	ands	r3, r2
 80018f0:	000a      	movs	r2, r1
 80018f2:	40da      	lsrs	r2, r3
 80018f4:	4b0b      	ldr	r3, [pc, #44]	; (8001924 <HAL_RCC_ClockConfig+0x208>)
 80018f6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80018f8:	4b0b      	ldr	r3, [pc, #44]	; (8001928 <HAL_RCC_ClockConfig+0x20c>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	0018      	movs	r0, r3
 80018fe:	f7ff f90f 	bl	8000b20 <HAL_InitTick>
 8001902:	0003      	movs	r3, r0
}
 8001904:	0018      	movs	r0, r3
 8001906:	46bd      	mov	sp, r7
 8001908:	b004      	add	sp, #16
 800190a:	bd80      	pop	{r7, pc}
 800190c:	40022000 	.word	0x40022000
 8001910:	00001388 	.word	0x00001388
 8001914:	40021000 	.word	0x40021000
 8001918:	fffff0ff 	.word	0xfffff0ff
 800191c:	ffff8fff 	.word	0xffff8fff
 8001920:	08002ac8 	.word	0x08002ac8
 8001924:	20000000 	.word	0x20000000
 8001928:	20000004 	.word	0x20000004

0800192c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b086      	sub	sp, #24
 8001930:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001932:	4b3c      	ldr	r3, [pc, #240]	; (8001a24 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001934:	689b      	ldr	r3, [r3, #8]
 8001936:	2238      	movs	r2, #56	; 0x38
 8001938:	4013      	ands	r3, r2
 800193a:	d10f      	bne.n	800195c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800193c:	4b39      	ldr	r3, [pc, #228]	; (8001a24 <HAL_RCC_GetSysClockFreq+0xf8>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	0adb      	lsrs	r3, r3, #11
 8001942:	2207      	movs	r2, #7
 8001944:	4013      	ands	r3, r2
 8001946:	2201      	movs	r2, #1
 8001948:	409a      	lsls	r2, r3
 800194a:	0013      	movs	r3, r2
 800194c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800194e:	6839      	ldr	r1, [r7, #0]
 8001950:	4835      	ldr	r0, [pc, #212]	; (8001a28 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001952:	f7fe fbd5 	bl	8000100 <__udivsi3>
 8001956:	0003      	movs	r3, r0
 8001958:	613b      	str	r3, [r7, #16]
 800195a:	e05d      	b.n	8001a18 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800195c:	4b31      	ldr	r3, [pc, #196]	; (8001a24 <HAL_RCC_GetSysClockFreq+0xf8>)
 800195e:	689b      	ldr	r3, [r3, #8]
 8001960:	2238      	movs	r2, #56	; 0x38
 8001962:	4013      	ands	r3, r2
 8001964:	2b08      	cmp	r3, #8
 8001966:	d102      	bne.n	800196e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001968:	4b30      	ldr	r3, [pc, #192]	; (8001a2c <HAL_RCC_GetSysClockFreq+0x100>)
 800196a:	613b      	str	r3, [r7, #16]
 800196c:	e054      	b.n	8001a18 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800196e:	4b2d      	ldr	r3, [pc, #180]	; (8001a24 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001970:	689b      	ldr	r3, [r3, #8]
 8001972:	2238      	movs	r2, #56	; 0x38
 8001974:	4013      	ands	r3, r2
 8001976:	2b10      	cmp	r3, #16
 8001978:	d138      	bne.n	80019ec <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800197a:	4b2a      	ldr	r3, [pc, #168]	; (8001a24 <HAL_RCC_GetSysClockFreq+0xf8>)
 800197c:	68db      	ldr	r3, [r3, #12]
 800197e:	2203      	movs	r2, #3
 8001980:	4013      	ands	r3, r2
 8001982:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001984:	4b27      	ldr	r3, [pc, #156]	; (8001a24 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001986:	68db      	ldr	r3, [r3, #12]
 8001988:	091b      	lsrs	r3, r3, #4
 800198a:	2207      	movs	r2, #7
 800198c:	4013      	ands	r3, r2
 800198e:	3301      	adds	r3, #1
 8001990:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	2b03      	cmp	r3, #3
 8001996:	d10d      	bne.n	80019b4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001998:	68b9      	ldr	r1, [r7, #8]
 800199a:	4824      	ldr	r0, [pc, #144]	; (8001a2c <HAL_RCC_GetSysClockFreq+0x100>)
 800199c:	f7fe fbb0 	bl	8000100 <__udivsi3>
 80019a0:	0003      	movs	r3, r0
 80019a2:	0019      	movs	r1, r3
 80019a4:	4b1f      	ldr	r3, [pc, #124]	; (8001a24 <HAL_RCC_GetSysClockFreq+0xf8>)
 80019a6:	68db      	ldr	r3, [r3, #12]
 80019a8:	0a1b      	lsrs	r3, r3, #8
 80019aa:	227f      	movs	r2, #127	; 0x7f
 80019ac:	4013      	ands	r3, r2
 80019ae:	434b      	muls	r3, r1
 80019b0:	617b      	str	r3, [r7, #20]
        break;
 80019b2:	e00d      	b.n	80019d0 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80019b4:	68b9      	ldr	r1, [r7, #8]
 80019b6:	481c      	ldr	r0, [pc, #112]	; (8001a28 <HAL_RCC_GetSysClockFreq+0xfc>)
 80019b8:	f7fe fba2 	bl	8000100 <__udivsi3>
 80019bc:	0003      	movs	r3, r0
 80019be:	0019      	movs	r1, r3
 80019c0:	4b18      	ldr	r3, [pc, #96]	; (8001a24 <HAL_RCC_GetSysClockFreq+0xf8>)
 80019c2:	68db      	ldr	r3, [r3, #12]
 80019c4:	0a1b      	lsrs	r3, r3, #8
 80019c6:	227f      	movs	r2, #127	; 0x7f
 80019c8:	4013      	ands	r3, r2
 80019ca:	434b      	muls	r3, r1
 80019cc:	617b      	str	r3, [r7, #20]
        break;
 80019ce:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80019d0:	4b14      	ldr	r3, [pc, #80]	; (8001a24 <HAL_RCC_GetSysClockFreq+0xf8>)
 80019d2:	68db      	ldr	r3, [r3, #12]
 80019d4:	0f5b      	lsrs	r3, r3, #29
 80019d6:	2207      	movs	r2, #7
 80019d8:	4013      	ands	r3, r2
 80019da:	3301      	adds	r3, #1
 80019dc:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80019de:	6879      	ldr	r1, [r7, #4]
 80019e0:	6978      	ldr	r0, [r7, #20]
 80019e2:	f7fe fb8d 	bl	8000100 <__udivsi3>
 80019e6:	0003      	movs	r3, r0
 80019e8:	613b      	str	r3, [r7, #16]
 80019ea:	e015      	b.n	8001a18 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80019ec:	4b0d      	ldr	r3, [pc, #52]	; (8001a24 <HAL_RCC_GetSysClockFreq+0xf8>)
 80019ee:	689b      	ldr	r3, [r3, #8]
 80019f0:	2238      	movs	r2, #56	; 0x38
 80019f2:	4013      	ands	r3, r2
 80019f4:	2b20      	cmp	r3, #32
 80019f6:	d103      	bne.n	8001a00 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80019f8:	2380      	movs	r3, #128	; 0x80
 80019fa:	021b      	lsls	r3, r3, #8
 80019fc:	613b      	str	r3, [r7, #16]
 80019fe:	e00b      	b.n	8001a18 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001a00:	4b08      	ldr	r3, [pc, #32]	; (8001a24 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a02:	689b      	ldr	r3, [r3, #8]
 8001a04:	2238      	movs	r2, #56	; 0x38
 8001a06:	4013      	ands	r3, r2
 8001a08:	2b18      	cmp	r3, #24
 8001a0a:	d103      	bne.n	8001a14 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001a0c:	23fa      	movs	r3, #250	; 0xfa
 8001a0e:	01db      	lsls	r3, r3, #7
 8001a10:	613b      	str	r3, [r7, #16]
 8001a12:	e001      	b.n	8001a18 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001a14:	2300      	movs	r3, #0
 8001a16:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001a18:	693b      	ldr	r3, [r7, #16]
}
 8001a1a:	0018      	movs	r0, r3
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	b006      	add	sp, #24
 8001a20:	bd80      	pop	{r7, pc}
 8001a22:	46c0      	nop			; (mov r8, r8)
 8001a24:	40021000 	.word	0x40021000
 8001a28:	00f42400 	.word	0x00f42400
 8001a2c:	007a1200 	.word	0x007a1200

08001a30 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001a34:	4b02      	ldr	r3, [pc, #8]	; (8001a40 <HAL_RCC_GetHCLKFreq+0x10>)
 8001a36:	681b      	ldr	r3, [r3, #0]
}
 8001a38:	0018      	movs	r0, r3
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}
 8001a3e:	46c0      	nop			; (mov r8, r8)
 8001a40:	20000000 	.word	0x20000000

08001a44 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001a44:	b5b0      	push	{r4, r5, r7, lr}
 8001a46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8001a48:	f7ff fff2 	bl	8001a30 <HAL_RCC_GetHCLKFreq>
 8001a4c:	0004      	movs	r4, r0
 8001a4e:	f7ff fb49 	bl	80010e4 <LL_RCC_GetAPB1Prescaler>
 8001a52:	0003      	movs	r3, r0
 8001a54:	0b1a      	lsrs	r2, r3, #12
 8001a56:	4b05      	ldr	r3, [pc, #20]	; (8001a6c <HAL_RCC_GetPCLK1Freq+0x28>)
 8001a58:	0092      	lsls	r2, r2, #2
 8001a5a:	58d3      	ldr	r3, [r2, r3]
 8001a5c:	221f      	movs	r2, #31
 8001a5e:	4013      	ands	r3, r2
 8001a60:	40dc      	lsrs	r4, r3
 8001a62:	0023      	movs	r3, r4
}
 8001a64:	0018      	movs	r0, r3
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bdb0      	pop	{r4, r5, r7, pc}
 8001a6a:	46c0      	nop			; (mov r8, r8)
 8001a6c:	08002b08 	.word	0x08002b08

08001a70 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b086      	sub	sp, #24
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8001a78:	2313      	movs	r3, #19
 8001a7a:	18fb      	adds	r3, r7, r3
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001a80:	2312      	movs	r3, #18
 8001a82:	18fb      	adds	r3, r7, r3
 8001a84:	2200      	movs	r2, #0
 8001a86:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681a      	ldr	r2, [r3, #0]
 8001a8c:	2380      	movs	r3, #128	; 0x80
 8001a8e:	029b      	lsls	r3, r3, #10
 8001a90:	4013      	ands	r3, r2
 8001a92:	d100      	bne.n	8001a96 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8001a94:	e0a3      	b.n	8001bde <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a96:	2011      	movs	r0, #17
 8001a98:	183b      	adds	r3, r7, r0
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a9e:	4b7f      	ldr	r3, [pc, #508]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001aa0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001aa2:	2380      	movs	r3, #128	; 0x80
 8001aa4:	055b      	lsls	r3, r3, #21
 8001aa6:	4013      	ands	r3, r2
 8001aa8:	d110      	bne.n	8001acc <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001aaa:	4b7c      	ldr	r3, [pc, #496]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001aac:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001aae:	4b7b      	ldr	r3, [pc, #492]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001ab0:	2180      	movs	r1, #128	; 0x80
 8001ab2:	0549      	lsls	r1, r1, #21
 8001ab4:	430a      	orrs	r2, r1
 8001ab6:	63da      	str	r2, [r3, #60]	; 0x3c
 8001ab8:	4b78      	ldr	r3, [pc, #480]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001aba:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001abc:	2380      	movs	r3, #128	; 0x80
 8001abe:	055b      	lsls	r3, r3, #21
 8001ac0:	4013      	ands	r3, r2
 8001ac2:	60bb      	str	r3, [r7, #8]
 8001ac4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ac6:	183b      	adds	r3, r7, r0
 8001ac8:	2201      	movs	r2, #1
 8001aca:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001acc:	4b74      	ldr	r3, [pc, #464]	; (8001ca0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001ace:	681a      	ldr	r2, [r3, #0]
 8001ad0:	4b73      	ldr	r3, [pc, #460]	; (8001ca0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001ad2:	2180      	movs	r1, #128	; 0x80
 8001ad4:	0049      	lsls	r1, r1, #1
 8001ad6:	430a      	orrs	r2, r1
 8001ad8:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001ada:	f7ff f87d 	bl	8000bd8 <HAL_GetTick>
 8001ade:	0003      	movs	r3, r0
 8001ae0:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001ae2:	e00b      	b.n	8001afc <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ae4:	f7ff f878 	bl	8000bd8 <HAL_GetTick>
 8001ae8:	0002      	movs	r2, r0
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	1ad3      	subs	r3, r2, r3
 8001aee:	2b02      	cmp	r3, #2
 8001af0:	d904      	bls.n	8001afc <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8001af2:	2313      	movs	r3, #19
 8001af4:	18fb      	adds	r3, r7, r3
 8001af6:	2203      	movs	r2, #3
 8001af8:	701a      	strb	r2, [r3, #0]
        break;
 8001afa:	e005      	b.n	8001b08 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001afc:	4b68      	ldr	r3, [pc, #416]	; (8001ca0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001afe:	681a      	ldr	r2, [r3, #0]
 8001b00:	2380      	movs	r3, #128	; 0x80
 8001b02:	005b      	lsls	r3, r3, #1
 8001b04:	4013      	ands	r3, r2
 8001b06:	d0ed      	beq.n	8001ae4 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8001b08:	2313      	movs	r3, #19
 8001b0a:	18fb      	adds	r3, r7, r3
 8001b0c:	781b      	ldrb	r3, [r3, #0]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d154      	bne.n	8001bbc <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001b12:	4b62      	ldr	r3, [pc, #392]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001b14:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001b16:	23c0      	movs	r3, #192	; 0xc0
 8001b18:	009b      	lsls	r3, r3, #2
 8001b1a:	4013      	ands	r3, r2
 8001b1c:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001b1e:	697b      	ldr	r3, [r7, #20]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d019      	beq.n	8001b58 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	695b      	ldr	r3, [r3, #20]
 8001b28:	697a      	ldr	r2, [r7, #20]
 8001b2a:	429a      	cmp	r2, r3
 8001b2c:	d014      	beq.n	8001b58 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001b2e:	4b5b      	ldr	r3, [pc, #364]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001b30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b32:	4a5c      	ldr	r2, [pc, #368]	; (8001ca4 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8001b34:	4013      	ands	r3, r2
 8001b36:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001b38:	4b58      	ldr	r3, [pc, #352]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001b3a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001b3c:	4b57      	ldr	r3, [pc, #348]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001b3e:	2180      	movs	r1, #128	; 0x80
 8001b40:	0249      	lsls	r1, r1, #9
 8001b42:	430a      	orrs	r2, r1
 8001b44:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001b46:	4b55      	ldr	r3, [pc, #340]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001b48:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001b4a:	4b54      	ldr	r3, [pc, #336]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001b4c:	4956      	ldr	r1, [pc, #344]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8001b4e:	400a      	ands	r2, r1
 8001b50:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001b52:	4b52      	ldr	r3, [pc, #328]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001b54:	697a      	ldr	r2, [r7, #20]
 8001b56:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001b58:	697b      	ldr	r3, [r7, #20]
 8001b5a:	2201      	movs	r2, #1
 8001b5c:	4013      	ands	r3, r2
 8001b5e:	d016      	beq.n	8001b8e <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b60:	f7ff f83a 	bl	8000bd8 <HAL_GetTick>
 8001b64:	0003      	movs	r3, r0
 8001b66:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001b68:	e00c      	b.n	8001b84 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b6a:	f7ff f835 	bl	8000bd8 <HAL_GetTick>
 8001b6e:	0002      	movs	r2, r0
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	1ad3      	subs	r3, r2, r3
 8001b74:	4a4d      	ldr	r2, [pc, #308]	; (8001cac <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8001b76:	4293      	cmp	r3, r2
 8001b78:	d904      	bls.n	8001b84 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8001b7a:	2313      	movs	r3, #19
 8001b7c:	18fb      	adds	r3, r7, r3
 8001b7e:	2203      	movs	r2, #3
 8001b80:	701a      	strb	r2, [r3, #0]
            break;
 8001b82:	e004      	b.n	8001b8e <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001b84:	4b45      	ldr	r3, [pc, #276]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001b86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b88:	2202      	movs	r2, #2
 8001b8a:	4013      	ands	r3, r2
 8001b8c:	d0ed      	beq.n	8001b6a <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8001b8e:	2313      	movs	r3, #19
 8001b90:	18fb      	adds	r3, r7, r3
 8001b92:	781b      	ldrb	r3, [r3, #0]
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d10a      	bne.n	8001bae <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001b98:	4b40      	ldr	r3, [pc, #256]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001b9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b9c:	4a41      	ldr	r2, [pc, #260]	; (8001ca4 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8001b9e:	4013      	ands	r3, r2
 8001ba0:	0019      	movs	r1, r3
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	695a      	ldr	r2, [r3, #20]
 8001ba6:	4b3d      	ldr	r3, [pc, #244]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001ba8:	430a      	orrs	r2, r1
 8001baa:	65da      	str	r2, [r3, #92]	; 0x5c
 8001bac:	e00c      	b.n	8001bc8 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001bae:	2312      	movs	r3, #18
 8001bb0:	18fb      	adds	r3, r7, r3
 8001bb2:	2213      	movs	r2, #19
 8001bb4:	18ba      	adds	r2, r7, r2
 8001bb6:	7812      	ldrb	r2, [r2, #0]
 8001bb8:	701a      	strb	r2, [r3, #0]
 8001bba:	e005      	b.n	8001bc8 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001bbc:	2312      	movs	r3, #18
 8001bbe:	18fb      	adds	r3, r7, r3
 8001bc0:	2213      	movs	r2, #19
 8001bc2:	18ba      	adds	r2, r7, r2
 8001bc4:	7812      	ldrb	r2, [r2, #0]
 8001bc6:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001bc8:	2311      	movs	r3, #17
 8001bca:	18fb      	adds	r3, r7, r3
 8001bcc:	781b      	ldrb	r3, [r3, #0]
 8001bce:	2b01      	cmp	r3, #1
 8001bd0:	d105      	bne.n	8001bde <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001bd2:	4b32      	ldr	r3, [pc, #200]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001bd4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001bd6:	4b31      	ldr	r3, [pc, #196]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001bd8:	4935      	ldr	r1, [pc, #212]	; (8001cb0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8001bda:	400a      	ands	r2, r1
 8001bdc:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	2201      	movs	r2, #1
 8001be4:	4013      	ands	r3, r2
 8001be6:	d009      	beq.n	8001bfc <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001be8:	4b2c      	ldr	r3, [pc, #176]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001bea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001bec:	2203      	movs	r2, #3
 8001bee:	4393      	bics	r3, r2
 8001bf0:	0019      	movs	r1, r3
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	685a      	ldr	r2, [r3, #4]
 8001bf6:	4b29      	ldr	r3, [pc, #164]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001bf8:	430a      	orrs	r2, r1
 8001bfa:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	2220      	movs	r2, #32
 8001c02:	4013      	ands	r3, r2
 8001c04:	d009      	beq.n	8001c1a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001c06:	4b25      	ldr	r3, [pc, #148]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001c08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c0a:	4a2a      	ldr	r2, [pc, #168]	; (8001cb4 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8001c0c:	4013      	ands	r3, r2
 8001c0e:	0019      	movs	r1, r3
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	689a      	ldr	r2, [r3, #8]
 8001c14:	4b21      	ldr	r3, [pc, #132]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001c16:	430a      	orrs	r2, r1
 8001c18:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681a      	ldr	r2, [r3, #0]
 8001c1e:	2380      	movs	r3, #128	; 0x80
 8001c20:	01db      	lsls	r3, r3, #7
 8001c22:	4013      	ands	r3, r2
 8001c24:	d015      	beq.n	8001c52 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001c26:	4b1d      	ldr	r3, [pc, #116]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001c28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c2a:	009b      	lsls	r3, r3, #2
 8001c2c:	0899      	lsrs	r1, r3, #2
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	691a      	ldr	r2, [r3, #16]
 8001c32:	4b1a      	ldr	r3, [pc, #104]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001c34:	430a      	orrs	r2, r1
 8001c36:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	691a      	ldr	r2, [r3, #16]
 8001c3c:	2380      	movs	r3, #128	; 0x80
 8001c3e:	05db      	lsls	r3, r3, #23
 8001c40:	429a      	cmp	r2, r3
 8001c42:	d106      	bne.n	8001c52 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001c44:	4b15      	ldr	r3, [pc, #84]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001c46:	68da      	ldr	r2, [r3, #12]
 8001c48:	4b14      	ldr	r3, [pc, #80]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001c4a:	2180      	movs	r1, #128	; 0x80
 8001c4c:	0249      	lsls	r1, r1, #9
 8001c4e:	430a      	orrs	r2, r1
 8001c50:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681a      	ldr	r2, [r3, #0]
 8001c56:	2380      	movs	r3, #128	; 0x80
 8001c58:	011b      	lsls	r3, r3, #4
 8001c5a:	4013      	ands	r3, r2
 8001c5c:	d016      	beq.n	8001c8c <HAL_RCCEx_PeriphCLKConfig+0x21c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8001c5e:	4b0f      	ldr	r3, [pc, #60]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001c60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c62:	4a15      	ldr	r2, [pc, #84]	; (8001cb8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001c64:	4013      	ands	r3, r2
 8001c66:	0019      	movs	r1, r3
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	68da      	ldr	r2, [r3, #12]
 8001c6c:	4b0b      	ldr	r3, [pc, #44]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001c6e:	430a      	orrs	r2, r1
 8001c70:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	68da      	ldr	r2, [r3, #12]
 8001c76:	2380      	movs	r3, #128	; 0x80
 8001c78:	01db      	lsls	r3, r3, #7
 8001c7a:	429a      	cmp	r2, r3
 8001c7c:	d106      	bne.n	8001c8c <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001c7e:	4b07      	ldr	r3, [pc, #28]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001c80:	68da      	ldr	r2, [r3, #12]
 8001c82:	4b06      	ldr	r3, [pc, #24]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001c84:	2180      	movs	r1, #128	; 0x80
 8001c86:	0249      	lsls	r1, r1, #9
 8001c88:	430a      	orrs	r2, r1
 8001c8a:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8001c8c:	2312      	movs	r3, #18
 8001c8e:	18fb      	adds	r3, r7, r3
 8001c90:	781b      	ldrb	r3, [r3, #0]
}
 8001c92:	0018      	movs	r0, r3
 8001c94:	46bd      	mov	sp, r7
 8001c96:	b006      	add	sp, #24
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	46c0      	nop			; (mov r8, r8)
 8001c9c:	40021000 	.word	0x40021000
 8001ca0:	40007000 	.word	0x40007000
 8001ca4:	fffffcff 	.word	0xfffffcff
 8001ca8:	fffeffff 	.word	0xfffeffff
 8001cac:	00001388 	.word	0x00001388
 8001cb0:	efffffff 	.word	0xefffffff
 8001cb4:	ffffcfff 	.word	0xffffcfff
 8001cb8:	ffff3fff 	.word	0xffff3fff

08001cbc <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b082      	sub	sp, #8
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d101      	bne.n	8001cce <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	e04e      	b.n	8001d6c <HAL_HalfDuplex_Init+0xb0>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	2288      	movs	r2, #136	; 0x88
 8001cd2:	589b      	ldr	r3, [r3, r2]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d107      	bne.n	8001ce8 <HAL_HalfDuplex_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	2284      	movs	r2, #132	; 0x84
 8001cdc:	2100      	movs	r1, #0
 8001cde:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	0018      	movs	r0, r3
 8001ce4:	f7fe fe54 	bl	8000990 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2288      	movs	r2, #136	; 0x88
 8001cec:	2124      	movs	r1, #36	; 0x24
 8001cee:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	681a      	ldr	r2, [r3, #0]
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	2101      	movs	r1, #1
 8001cfc:	438a      	bics	r2, r1
 8001cfe:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	0018      	movs	r0, r3
 8001d04:	f000 fa5a 	bl	80021bc <UART_SetConfig>
 8001d08:	0003      	movs	r3, r0
 8001d0a:	2b01      	cmp	r3, #1
 8001d0c:	d101      	bne.n	8001d12 <HAL_HalfDuplex_Init+0x56>
  {
    return HAL_ERROR;
 8001d0e:	2301      	movs	r3, #1
 8001d10:	e02c      	b.n	8001d6c <HAL_HalfDuplex_Init+0xb0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d003      	beq.n	8001d22 <HAL_HalfDuplex_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	0018      	movs	r0, r3
 8001d1e:	f000 fbb7 	bl	8002490 <UART_AdvFeatureConfig>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	685a      	ldr	r2, [r3, #4]
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	4911      	ldr	r1, [pc, #68]	; (8001d74 <HAL_HalfDuplex_Init+0xb8>)
 8001d2e:	400a      	ands	r2, r1
 8001d30:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	689a      	ldr	r2, [r3, #8]
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	2122      	movs	r1, #34	; 0x22
 8001d3e:	438a      	bics	r2, r1
 8001d40:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	689a      	ldr	r2, [r3, #8]
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	2108      	movs	r1, #8
 8001d4e:	430a      	orrs	r2, r1
 8001d50:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	681a      	ldr	r2, [r3, #0]
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	2101      	movs	r1, #1
 8001d5e:	430a      	orrs	r2, r1
 8001d60:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	0018      	movs	r0, r3
 8001d66:	f000 fc47 	bl	80025f8 <UART_CheckIdleState>
 8001d6a:	0003      	movs	r3, r0
}
 8001d6c:	0018      	movs	r0, r3
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	b002      	add	sp, #8
 8001d72:	bd80      	pop	{r7, pc}
 8001d74:	ffffb7ff 	.word	0xffffb7ff

08001d78 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b08a      	sub	sp, #40	; 0x28
 8001d7c:	af02      	add	r7, sp, #8
 8001d7e:	60f8      	str	r0, [r7, #12]
 8001d80:	60b9      	str	r1, [r7, #8]
 8001d82:	603b      	str	r3, [r7, #0]
 8001d84:	1dbb      	adds	r3, r7, #6
 8001d86:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	2288      	movs	r2, #136	; 0x88
 8001d8c:	589b      	ldr	r3, [r3, r2]
 8001d8e:	2b20      	cmp	r3, #32
 8001d90:	d000      	beq.n	8001d94 <HAL_UART_Transmit+0x1c>
 8001d92:	e088      	b.n	8001ea6 <HAL_UART_Transmit+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 8001d94:	68bb      	ldr	r3, [r7, #8]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d003      	beq.n	8001da2 <HAL_UART_Transmit+0x2a>
 8001d9a:	1dbb      	adds	r3, r7, #6
 8001d9c:	881b      	ldrh	r3, [r3, #0]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d101      	bne.n	8001da6 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8001da2:	2301      	movs	r3, #1
 8001da4:	e080      	b.n	8001ea8 <HAL_UART_Transmit+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	689a      	ldr	r2, [r3, #8]
 8001daa:	2380      	movs	r3, #128	; 0x80
 8001dac:	015b      	lsls	r3, r3, #5
 8001dae:	429a      	cmp	r2, r3
 8001db0:	d109      	bne.n	8001dc6 <HAL_UART_Transmit+0x4e>
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	691b      	ldr	r3, [r3, #16]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d105      	bne.n	8001dc6 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8001dba:	68bb      	ldr	r3, [r7, #8]
 8001dbc:	2201      	movs	r2, #1
 8001dbe:	4013      	ands	r3, r2
 8001dc0:	d001      	beq.n	8001dc6 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	e070      	b.n	8001ea8 <HAL_UART_Transmit+0x130>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	2290      	movs	r2, #144	; 0x90
 8001dca:	2100      	movs	r1, #0
 8001dcc:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	2288      	movs	r2, #136	; 0x88
 8001dd2:	2121      	movs	r1, #33	; 0x21
 8001dd4:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001dd6:	f7fe feff 	bl	8000bd8 <HAL_GetTick>
 8001dda:	0003      	movs	r3, r0
 8001ddc:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	1dba      	adds	r2, r7, #6
 8001de2:	2154      	movs	r1, #84	; 0x54
 8001de4:	8812      	ldrh	r2, [r2, #0]
 8001de6:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	1dba      	adds	r2, r7, #6
 8001dec:	2156      	movs	r1, #86	; 0x56
 8001dee:	8812      	ldrh	r2, [r2, #0]
 8001df0:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	689a      	ldr	r2, [r3, #8]
 8001df6:	2380      	movs	r3, #128	; 0x80
 8001df8:	015b      	lsls	r3, r3, #5
 8001dfa:	429a      	cmp	r2, r3
 8001dfc:	d108      	bne.n	8001e10 <HAL_UART_Transmit+0x98>
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	691b      	ldr	r3, [r3, #16]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d104      	bne.n	8001e10 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8001e06:	2300      	movs	r3, #0
 8001e08:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001e0a:	68bb      	ldr	r3, [r7, #8]
 8001e0c:	61bb      	str	r3, [r7, #24]
 8001e0e:	e003      	b.n	8001e18 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8001e10:	68bb      	ldr	r3, [r7, #8]
 8001e12:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001e14:	2300      	movs	r3, #0
 8001e16:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001e18:	e02c      	b.n	8001e74 <HAL_UART_Transmit+0xfc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001e1a:	697a      	ldr	r2, [r7, #20]
 8001e1c:	68f8      	ldr	r0, [r7, #12]
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	9300      	str	r3, [sp, #0]
 8001e22:	0013      	movs	r3, r2
 8001e24:	2200      	movs	r2, #0
 8001e26:	2180      	movs	r1, #128	; 0x80
 8001e28:	f000 fc34 	bl	8002694 <UART_WaitOnFlagUntilTimeout>
 8001e2c:	1e03      	subs	r3, r0, #0
 8001e2e:	d001      	beq.n	8001e34 <HAL_UART_Transmit+0xbc>
      {
        return HAL_TIMEOUT;
 8001e30:	2303      	movs	r3, #3
 8001e32:	e039      	b.n	8001ea8 <HAL_UART_Transmit+0x130>
      }
      if (pdata8bits == NULL)
 8001e34:	69fb      	ldr	r3, [r7, #28]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d10b      	bne.n	8001e52 <HAL_UART_Transmit+0xda>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001e3a:	69bb      	ldr	r3, [r7, #24]
 8001e3c:	881b      	ldrh	r3, [r3, #0]
 8001e3e:	001a      	movs	r2, r3
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	05d2      	lsls	r2, r2, #23
 8001e46:	0dd2      	lsrs	r2, r2, #23
 8001e48:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8001e4a:	69bb      	ldr	r3, [r7, #24]
 8001e4c:	3302      	adds	r3, #2
 8001e4e:	61bb      	str	r3, [r7, #24]
 8001e50:	e007      	b.n	8001e62 <HAL_UART_Transmit+0xea>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8001e52:	69fb      	ldr	r3, [r7, #28]
 8001e54:	781a      	ldrb	r2, [r3, #0]
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8001e5c:	69fb      	ldr	r3, [r7, #28]
 8001e5e:	3301      	adds	r3, #1
 8001e60:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	2256      	movs	r2, #86	; 0x56
 8001e66:	5a9b      	ldrh	r3, [r3, r2]
 8001e68:	b29b      	uxth	r3, r3
 8001e6a:	3b01      	subs	r3, #1
 8001e6c:	b299      	uxth	r1, r3
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	2256      	movs	r2, #86	; 0x56
 8001e72:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	2256      	movs	r2, #86	; 0x56
 8001e78:	5a9b      	ldrh	r3, [r3, r2]
 8001e7a:	b29b      	uxth	r3, r3
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d1cc      	bne.n	8001e1a <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001e80:	697a      	ldr	r2, [r7, #20]
 8001e82:	68f8      	ldr	r0, [r7, #12]
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	9300      	str	r3, [sp, #0]
 8001e88:	0013      	movs	r3, r2
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	2140      	movs	r1, #64	; 0x40
 8001e8e:	f000 fc01 	bl	8002694 <UART_WaitOnFlagUntilTimeout>
 8001e92:	1e03      	subs	r3, r0, #0
 8001e94:	d001      	beq.n	8001e9a <HAL_UART_Transmit+0x122>
    {
      return HAL_TIMEOUT;
 8001e96:	2303      	movs	r3, #3
 8001e98:	e006      	b.n	8001ea8 <HAL_UART_Transmit+0x130>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	2288      	movs	r2, #136	; 0x88
 8001e9e:	2120      	movs	r1, #32
 8001ea0:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	e000      	b.n	8001ea8 <HAL_UART_Transmit+0x130>
  }
  else
  {
    return HAL_BUSY;
 8001ea6:	2302      	movs	r3, #2
  }
}
 8001ea8:	0018      	movs	r0, r3
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	b008      	add	sp, #32
 8001eae:	bd80      	pop	{r7, pc}

08001eb0 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b08a      	sub	sp, #40	; 0x28
 8001eb4:	af02      	add	r7, sp, #8
 8001eb6:	60f8      	str	r0, [r7, #12]
 8001eb8:	60b9      	str	r1, [r7, #8]
 8001eba:	603b      	str	r3, [r7, #0]
 8001ebc:	1dbb      	adds	r3, r7, #6
 8001ebe:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	228c      	movs	r2, #140	; 0x8c
 8001ec4:	589b      	ldr	r3, [r3, r2]
 8001ec6:	2b20      	cmp	r3, #32
 8001ec8:	d000      	beq.n	8001ecc <HAL_UART_Receive+0x1c>
 8001eca:	e0cc      	b.n	8002066 <HAL_UART_Receive+0x1b6>
  {
    if ((pData == NULL) || (Size == 0U))
 8001ecc:	68bb      	ldr	r3, [r7, #8]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d003      	beq.n	8001eda <HAL_UART_Receive+0x2a>
 8001ed2:	1dbb      	adds	r3, r7, #6
 8001ed4:	881b      	ldrh	r3, [r3, #0]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d101      	bne.n	8001ede <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 8001eda:	2301      	movs	r3, #1
 8001edc:	e0c4      	b.n	8002068 <HAL_UART_Receive+0x1b8>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	689a      	ldr	r2, [r3, #8]
 8001ee2:	2380      	movs	r3, #128	; 0x80
 8001ee4:	015b      	lsls	r3, r3, #5
 8001ee6:	429a      	cmp	r2, r3
 8001ee8:	d109      	bne.n	8001efe <HAL_UART_Receive+0x4e>
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	691b      	ldr	r3, [r3, #16]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d105      	bne.n	8001efe <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8001ef2:	68bb      	ldr	r3, [r7, #8]
 8001ef4:	2201      	movs	r2, #1
 8001ef6:	4013      	ands	r3, r2
 8001ef8:	d001      	beq.n	8001efe <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 8001efa:	2301      	movs	r3, #1
 8001efc:	e0b4      	b.n	8002068 <HAL_UART_Receive+0x1b8>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	2290      	movs	r2, #144	; 0x90
 8001f02:	2100      	movs	r1, #0
 8001f04:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	228c      	movs	r2, #140	; 0x8c
 8001f0a:	2122      	movs	r1, #34	; 0x22
 8001f0c:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	2200      	movs	r2, #0
 8001f12:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001f14:	f7fe fe60 	bl	8000bd8 <HAL_GetTick>
 8001f18:	0003      	movs	r3, r0
 8001f1a:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	1dba      	adds	r2, r7, #6
 8001f20:	215c      	movs	r1, #92	; 0x5c
 8001f22:	8812      	ldrh	r2, [r2, #0]
 8001f24:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	1dba      	adds	r2, r7, #6
 8001f2a:	215e      	movs	r1, #94	; 0x5e
 8001f2c:	8812      	ldrh	r2, [r2, #0]
 8001f2e:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	689a      	ldr	r2, [r3, #8]
 8001f34:	2380      	movs	r3, #128	; 0x80
 8001f36:	015b      	lsls	r3, r3, #5
 8001f38:	429a      	cmp	r2, r3
 8001f3a:	d10d      	bne.n	8001f58 <HAL_UART_Receive+0xa8>
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	691b      	ldr	r3, [r3, #16]
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d104      	bne.n	8001f4e <HAL_UART_Receive+0x9e>
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	2260      	movs	r2, #96	; 0x60
 8001f48:	4949      	ldr	r1, [pc, #292]	; (8002070 <HAL_UART_Receive+0x1c0>)
 8001f4a:	5299      	strh	r1, [r3, r2]
 8001f4c:	e02e      	b.n	8001fac <HAL_UART_Receive+0xfc>
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	2260      	movs	r2, #96	; 0x60
 8001f52:	21ff      	movs	r1, #255	; 0xff
 8001f54:	5299      	strh	r1, [r3, r2]
 8001f56:	e029      	b.n	8001fac <HAL_UART_Receive+0xfc>
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	689b      	ldr	r3, [r3, #8]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d10d      	bne.n	8001f7c <HAL_UART_Receive+0xcc>
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	691b      	ldr	r3, [r3, #16]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d104      	bne.n	8001f72 <HAL_UART_Receive+0xc2>
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	2260      	movs	r2, #96	; 0x60
 8001f6c:	21ff      	movs	r1, #255	; 0xff
 8001f6e:	5299      	strh	r1, [r3, r2]
 8001f70:	e01c      	b.n	8001fac <HAL_UART_Receive+0xfc>
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	2260      	movs	r2, #96	; 0x60
 8001f76:	217f      	movs	r1, #127	; 0x7f
 8001f78:	5299      	strh	r1, [r3, r2]
 8001f7a:	e017      	b.n	8001fac <HAL_UART_Receive+0xfc>
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	689a      	ldr	r2, [r3, #8]
 8001f80:	2380      	movs	r3, #128	; 0x80
 8001f82:	055b      	lsls	r3, r3, #21
 8001f84:	429a      	cmp	r2, r3
 8001f86:	d10d      	bne.n	8001fa4 <HAL_UART_Receive+0xf4>
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	691b      	ldr	r3, [r3, #16]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d104      	bne.n	8001f9a <HAL_UART_Receive+0xea>
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	2260      	movs	r2, #96	; 0x60
 8001f94:	217f      	movs	r1, #127	; 0x7f
 8001f96:	5299      	strh	r1, [r3, r2]
 8001f98:	e008      	b.n	8001fac <HAL_UART_Receive+0xfc>
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	2260      	movs	r2, #96	; 0x60
 8001f9e:	213f      	movs	r1, #63	; 0x3f
 8001fa0:	5299      	strh	r1, [r3, r2]
 8001fa2:	e003      	b.n	8001fac <HAL_UART_Receive+0xfc>
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	2260      	movs	r2, #96	; 0x60
 8001fa8:	2100      	movs	r1, #0
 8001faa:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8001fac:	2312      	movs	r3, #18
 8001fae:	18fb      	adds	r3, r7, r3
 8001fb0:	68fa      	ldr	r2, [r7, #12]
 8001fb2:	2160      	movs	r1, #96	; 0x60
 8001fb4:	5a52      	ldrh	r2, [r2, r1]
 8001fb6:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	689a      	ldr	r2, [r3, #8]
 8001fbc:	2380      	movs	r3, #128	; 0x80
 8001fbe:	015b      	lsls	r3, r3, #5
 8001fc0:	429a      	cmp	r2, r3
 8001fc2:	d108      	bne.n	8001fd6 <HAL_UART_Receive+0x126>
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	691b      	ldr	r3, [r3, #16]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d104      	bne.n	8001fd6 <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001fd0:	68bb      	ldr	r3, [r7, #8]
 8001fd2:	61bb      	str	r3, [r7, #24]
 8001fd4:	e003      	b.n	8001fde <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 8001fd6:	68bb      	ldr	r3, [r7, #8]
 8001fd8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8001fde:	e036      	b.n	800204e <HAL_UART_Receive+0x19e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8001fe0:	697a      	ldr	r2, [r7, #20]
 8001fe2:	68f8      	ldr	r0, [r7, #12]
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	9300      	str	r3, [sp, #0]
 8001fe8:	0013      	movs	r3, r2
 8001fea:	2200      	movs	r2, #0
 8001fec:	2120      	movs	r1, #32
 8001fee:	f000 fb51 	bl	8002694 <UART_WaitOnFlagUntilTimeout>
 8001ff2:	1e03      	subs	r3, r0, #0
 8001ff4:	d001      	beq.n	8001ffa <HAL_UART_Receive+0x14a>
      {
        return HAL_TIMEOUT;
 8001ff6:	2303      	movs	r3, #3
 8001ff8:	e036      	b.n	8002068 <HAL_UART_Receive+0x1b8>
      }
      if (pdata8bits == NULL)
 8001ffa:	69fb      	ldr	r3, [r7, #28]
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d10e      	bne.n	800201e <HAL_UART_Receive+0x16e>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002006:	b29b      	uxth	r3, r3
 8002008:	2212      	movs	r2, #18
 800200a:	18ba      	adds	r2, r7, r2
 800200c:	8812      	ldrh	r2, [r2, #0]
 800200e:	4013      	ands	r3, r2
 8002010:	b29a      	uxth	r2, r3
 8002012:	69bb      	ldr	r3, [r7, #24]
 8002014:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002016:	69bb      	ldr	r3, [r7, #24]
 8002018:	3302      	adds	r3, #2
 800201a:	61bb      	str	r3, [r7, #24]
 800201c:	e00e      	b.n	800203c <HAL_UART_Receive+0x18c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002024:	b2db      	uxtb	r3, r3
 8002026:	2212      	movs	r2, #18
 8002028:	18ba      	adds	r2, r7, r2
 800202a:	8812      	ldrh	r2, [r2, #0]
 800202c:	b2d2      	uxtb	r2, r2
 800202e:	4013      	ands	r3, r2
 8002030:	b2da      	uxtb	r2, r3
 8002032:	69fb      	ldr	r3, [r7, #28]
 8002034:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8002036:	69fb      	ldr	r3, [r7, #28]
 8002038:	3301      	adds	r3, #1
 800203a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	225e      	movs	r2, #94	; 0x5e
 8002040:	5a9b      	ldrh	r3, [r3, r2]
 8002042:	b29b      	uxth	r3, r3
 8002044:	3b01      	subs	r3, #1
 8002046:	b299      	uxth	r1, r3
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	225e      	movs	r2, #94	; 0x5e
 800204c:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	225e      	movs	r2, #94	; 0x5e
 8002052:	5a9b      	ldrh	r3, [r3, r2]
 8002054:	b29b      	uxth	r3, r3
 8002056:	2b00      	cmp	r3, #0
 8002058:	d1c2      	bne.n	8001fe0 <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	228c      	movs	r2, #140	; 0x8c
 800205e:	2120      	movs	r1, #32
 8002060:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8002062:	2300      	movs	r3, #0
 8002064:	e000      	b.n	8002068 <HAL_UART_Receive+0x1b8>
  }
  else
  {
    return HAL_BUSY;
 8002066:	2302      	movs	r3, #2
  }
}
 8002068:	0018      	movs	r0, r3
 800206a:	46bd      	mov	sp, r7
 800206c:	b008      	add	sp, #32
 800206e:	bd80      	pop	{r7, pc}
 8002070:	000001ff 	.word	0x000001ff

08002074 <HAL_HalfDuplex_EnableTransmitter>:
  * @brief  Enable the UART transmitter and disable the UART receiver.
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b08a      	sub	sp, #40	; 0x28
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2284      	movs	r2, #132	; 0x84
 8002080:	5c9b      	ldrb	r3, [r3, r2]
 8002082:	2b01      	cmp	r3, #1
 8002084:	d101      	bne.n	800208a <HAL_HalfDuplex_EnableTransmitter+0x16>
 8002086:	2302      	movs	r3, #2
 8002088:	e042      	b.n	8002110 <HAL_HalfDuplex_EnableTransmitter+0x9c>
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	2284      	movs	r2, #132	; 0x84
 800208e:	2101      	movs	r1, #1
 8002090:	5499      	strb	r1, [r3, r2]
  huart->gState = HAL_UART_STATE_BUSY;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2288      	movs	r2, #136	; 0x88
 8002096:	2124      	movs	r1, #36	; 0x24
 8002098:	5099      	str	r1, [r3, r2]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800209a:	f3ef 8310 	mrs	r3, PRIMASK
 800209e:	60bb      	str	r3, [r7, #8]
  return(result);
 80020a0:	68bb      	ldr	r3, [r7, #8]

  /* Clear TE and RE bits */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 80020a2:	627b      	str	r3, [r7, #36]	; 0x24
 80020a4:	2301      	movs	r3, #1
 80020a6:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	f383 8810 	msr	PRIMASK, r3
}
 80020ae:	46c0      	nop			; (mov r8, r8)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	681a      	ldr	r2, [r3, #0]
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	210c      	movs	r1, #12
 80020bc:	438a      	bics	r2, r1
 80020be:	601a      	str	r2, [r3, #0]
 80020c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020c2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80020c4:	693b      	ldr	r3, [r7, #16]
 80020c6:	f383 8810 	msr	PRIMASK, r3
}
 80020ca:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80020cc:	f3ef 8310 	mrs	r3, PRIMASK
 80020d0:	617b      	str	r3, [r7, #20]
  return(result);
 80020d2:	697b      	ldr	r3, [r7, #20]

  /* Enable the USART's transmit interface by setting the TE bit in the USART CR1 register */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TE);
 80020d4:	623b      	str	r3, [r7, #32]
 80020d6:	2301      	movs	r3, #1
 80020d8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80020da:	69bb      	ldr	r3, [r7, #24]
 80020dc:	f383 8810 	msr	PRIMASK, r3
}
 80020e0:	46c0      	nop			; (mov r8, r8)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	681a      	ldr	r2, [r3, #0]
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	2108      	movs	r1, #8
 80020ee:	430a      	orrs	r2, r1
 80020f0:	601a      	str	r2, [r3, #0]
 80020f2:	6a3b      	ldr	r3, [r7, #32]
 80020f4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80020f6:	69fb      	ldr	r3, [r7, #28]
 80020f8:	f383 8810 	msr	PRIMASK, r3
}
 80020fc:	46c0      	nop			; (mov r8, r8)

  huart->gState = HAL_UART_STATE_READY;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2288      	movs	r2, #136	; 0x88
 8002102:	2120      	movs	r1, #32
 8002104:	5099      	str	r1, [r3, r2]

  __HAL_UNLOCK(huart);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	2284      	movs	r2, #132	; 0x84
 800210a:	2100      	movs	r1, #0
 800210c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800210e:	2300      	movs	r3, #0
}
 8002110:	0018      	movs	r0, r3
 8002112:	46bd      	mov	sp, r7
 8002114:	b00a      	add	sp, #40	; 0x28
 8002116:	bd80      	pop	{r7, pc}

08002118 <HAL_HalfDuplex_EnableReceiver>:
  * @brief  Enable the UART receiver and disable the UART transmitter.
  * @param  huart UART handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b08a      	sub	sp, #40	; 0x28
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2284      	movs	r2, #132	; 0x84
 8002124:	5c9b      	ldrb	r3, [r3, r2]
 8002126:	2b01      	cmp	r3, #1
 8002128:	d101      	bne.n	800212e <HAL_HalfDuplex_EnableReceiver+0x16>
 800212a:	2302      	movs	r3, #2
 800212c:	e042      	b.n	80021b4 <HAL_HalfDuplex_EnableReceiver+0x9c>
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	2284      	movs	r2, #132	; 0x84
 8002132:	2101      	movs	r1, #1
 8002134:	5499      	strb	r1, [r3, r2]
  huart->gState = HAL_UART_STATE_BUSY;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	2288      	movs	r2, #136	; 0x88
 800213a:	2124      	movs	r1, #36	; 0x24
 800213c:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800213e:	f3ef 8310 	mrs	r3, PRIMASK
 8002142:	60bb      	str	r3, [r7, #8]
  return(result);
 8002144:	68bb      	ldr	r3, [r7, #8]

  /* Clear TE and RE bits */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 8002146:	627b      	str	r3, [r7, #36]	; 0x24
 8002148:	2301      	movs	r3, #1
 800214a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	f383 8810 	msr	PRIMASK, r3
}
 8002152:	46c0      	nop			; (mov r8, r8)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	681a      	ldr	r2, [r3, #0]
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	210c      	movs	r1, #12
 8002160:	438a      	bics	r2, r1
 8002162:	601a      	str	r2, [r3, #0]
 8002164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002166:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002168:	693b      	ldr	r3, [r7, #16]
 800216a:	f383 8810 	msr	PRIMASK, r3
}
 800216e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002170:	f3ef 8310 	mrs	r3, PRIMASK
 8002174:	617b      	str	r3, [r7, #20]
  return(result);
 8002176:	697b      	ldr	r3, [r7, #20]

  /* Enable the USART's receive interface by setting the RE bit in the USART CR1 register */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RE);
 8002178:	623b      	str	r3, [r7, #32]
 800217a:	2301      	movs	r3, #1
 800217c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800217e:	69bb      	ldr	r3, [r7, #24]
 8002180:	f383 8810 	msr	PRIMASK, r3
}
 8002184:	46c0      	nop			; (mov r8, r8)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	681a      	ldr	r2, [r3, #0]
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	2104      	movs	r1, #4
 8002192:	430a      	orrs	r2, r1
 8002194:	601a      	str	r2, [r3, #0]
 8002196:	6a3b      	ldr	r3, [r7, #32]
 8002198:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800219a:	69fb      	ldr	r3, [r7, #28]
 800219c:	f383 8810 	msr	PRIMASK, r3
}
 80021a0:	46c0      	nop			; (mov r8, r8)

  huart->gState = HAL_UART_STATE_READY;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	2288      	movs	r2, #136	; 0x88
 80021a6:	2120      	movs	r1, #32
 80021a8:	5099      	str	r1, [r3, r2]

  __HAL_UNLOCK(huart);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	2284      	movs	r2, #132	; 0x84
 80021ae:	2100      	movs	r1, #0
 80021b0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80021b2:	2300      	movs	r3, #0
}
 80021b4:	0018      	movs	r0, r3
 80021b6:	46bd      	mov	sp, r7
 80021b8:	b00a      	add	sp, #40	; 0x28
 80021ba:	bd80      	pop	{r7, pc}

080021bc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b088      	sub	sp, #32
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80021c4:	231a      	movs	r3, #26
 80021c6:	18fb      	adds	r3, r7, r3
 80021c8:	2200      	movs	r2, #0
 80021ca:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	689a      	ldr	r2, [r3, #8]
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	691b      	ldr	r3, [r3, #16]
 80021d4:	431a      	orrs	r2, r3
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	695b      	ldr	r3, [r3, #20]
 80021da:	431a      	orrs	r2, r3
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	69db      	ldr	r3, [r3, #28]
 80021e0:	4313      	orrs	r3, r2
 80021e2:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4aa1      	ldr	r2, [pc, #644]	; (8002470 <UART_SetConfig+0x2b4>)
 80021ec:	4013      	ands	r3, r2
 80021ee:	0019      	movs	r1, r3
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	69fa      	ldr	r2, [r7, #28]
 80021f6:	430a      	orrs	r2, r1
 80021f8:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	685b      	ldr	r3, [r3, #4]
 8002200:	4a9c      	ldr	r2, [pc, #624]	; (8002474 <UART_SetConfig+0x2b8>)
 8002202:	4013      	ands	r3, r2
 8002204:	0019      	movs	r1, r3
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	68da      	ldr	r2, [r3, #12]
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	430a      	orrs	r2, r1
 8002210:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	699b      	ldr	r3, [r3, #24]
 8002216:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6a1b      	ldr	r3, [r3, #32]
 800221c:	69fa      	ldr	r2, [r7, #28]
 800221e:	4313      	orrs	r3, r2
 8002220:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	689b      	ldr	r3, [r3, #8]
 8002228:	4a93      	ldr	r2, [pc, #588]	; (8002478 <UART_SetConfig+0x2bc>)
 800222a:	4013      	ands	r3, r2
 800222c:	0019      	movs	r1, r3
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	69fa      	ldr	r2, [r7, #28]
 8002234:	430a      	orrs	r2, r1
 8002236:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800223e:	220f      	movs	r2, #15
 8002240:	4393      	bics	r3, r2
 8002242:	0019      	movs	r1, r3
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	430a      	orrs	r2, r1
 800224e:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4a89      	ldr	r2, [pc, #548]	; (800247c <UART_SetConfig+0x2c0>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d127      	bne.n	80022aa <UART_SetConfig+0xee>
 800225a:	4b89      	ldr	r3, [pc, #548]	; (8002480 <UART_SetConfig+0x2c4>)
 800225c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800225e:	2203      	movs	r2, #3
 8002260:	4013      	ands	r3, r2
 8002262:	2b03      	cmp	r3, #3
 8002264:	d017      	beq.n	8002296 <UART_SetConfig+0xda>
 8002266:	d81b      	bhi.n	80022a0 <UART_SetConfig+0xe4>
 8002268:	2b02      	cmp	r3, #2
 800226a:	d00a      	beq.n	8002282 <UART_SetConfig+0xc6>
 800226c:	d818      	bhi.n	80022a0 <UART_SetConfig+0xe4>
 800226e:	2b00      	cmp	r3, #0
 8002270:	d002      	beq.n	8002278 <UART_SetConfig+0xbc>
 8002272:	2b01      	cmp	r3, #1
 8002274:	d00a      	beq.n	800228c <UART_SetConfig+0xd0>
 8002276:	e013      	b.n	80022a0 <UART_SetConfig+0xe4>
 8002278:	231b      	movs	r3, #27
 800227a:	18fb      	adds	r3, r7, r3
 800227c:	2200      	movs	r2, #0
 800227e:	701a      	strb	r2, [r3, #0]
 8002280:	e021      	b.n	80022c6 <UART_SetConfig+0x10a>
 8002282:	231b      	movs	r3, #27
 8002284:	18fb      	adds	r3, r7, r3
 8002286:	2202      	movs	r2, #2
 8002288:	701a      	strb	r2, [r3, #0]
 800228a:	e01c      	b.n	80022c6 <UART_SetConfig+0x10a>
 800228c:	231b      	movs	r3, #27
 800228e:	18fb      	adds	r3, r7, r3
 8002290:	2204      	movs	r2, #4
 8002292:	701a      	strb	r2, [r3, #0]
 8002294:	e017      	b.n	80022c6 <UART_SetConfig+0x10a>
 8002296:	231b      	movs	r3, #27
 8002298:	18fb      	adds	r3, r7, r3
 800229a:	2208      	movs	r2, #8
 800229c:	701a      	strb	r2, [r3, #0]
 800229e:	e012      	b.n	80022c6 <UART_SetConfig+0x10a>
 80022a0:	231b      	movs	r3, #27
 80022a2:	18fb      	adds	r3, r7, r3
 80022a4:	2210      	movs	r2, #16
 80022a6:	701a      	strb	r2, [r3, #0]
 80022a8:	e00d      	b.n	80022c6 <UART_SetConfig+0x10a>
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	4a75      	ldr	r2, [pc, #468]	; (8002484 <UART_SetConfig+0x2c8>)
 80022b0:	4293      	cmp	r3, r2
 80022b2:	d104      	bne.n	80022be <UART_SetConfig+0x102>
 80022b4:	231b      	movs	r3, #27
 80022b6:	18fb      	adds	r3, r7, r3
 80022b8:	2200      	movs	r2, #0
 80022ba:	701a      	strb	r2, [r3, #0]
 80022bc:	e003      	b.n	80022c6 <UART_SetConfig+0x10a>
 80022be:	231b      	movs	r3, #27
 80022c0:	18fb      	adds	r3, r7, r3
 80022c2:	2210      	movs	r2, #16
 80022c4:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	69da      	ldr	r2, [r3, #28]
 80022ca:	2380      	movs	r3, #128	; 0x80
 80022cc:	021b      	lsls	r3, r3, #8
 80022ce:	429a      	cmp	r2, r3
 80022d0:	d000      	beq.n	80022d4 <UART_SetConfig+0x118>
 80022d2:	e065      	b.n	80023a0 <UART_SetConfig+0x1e4>
  {
    switch (clocksource)
 80022d4:	231b      	movs	r3, #27
 80022d6:	18fb      	adds	r3, r7, r3
 80022d8:	781b      	ldrb	r3, [r3, #0]
 80022da:	2b08      	cmp	r3, #8
 80022dc:	d015      	beq.n	800230a <UART_SetConfig+0x14e>
 80022de:	dc18      	bgt.n	8002312 <UART_SetConfig+0x156>
 80022e0:	2b04      	cmp	r3, #4
 80022e2:	d00d      	beq.n	8002300 <UART_SetConfig+0x144>
 80022e4:	dc15      	bgt.n	8002312 <UART_SetConfig+0x156>
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d002      	beq.n	80022f0 <UART_SetConfig+0x134>
 80022ea:	2b02      	cmp	r3, #2
 80022ec:	d005      	beq.n	80022fa <UART_SetConfig+0x13e>
 80022ee:	e010      	b.n	8002312 <UART_SetConfig+0x156>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80022f0:	f7ff fba8 	bl	8001a44 <HAL_RCC_GetPCLK1Freq>
 80022f4:	0003      	movs	r3, r0
 80022f6:	617b      	str	r3, [r7, #20]
        break;
 80022f8:	e012      	b.n	8002320 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80022fa:	4b63      	ldr	r3, [pc, #396]	; (8002488 <UART_SetConfig+0x2cc>)
 80022fc:	617b      	str	r3, [r7, #20]
        break;
 80022fe:	e00f      	b.n	8002320 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002300:	f7ff fb14 	bl	800192c <HAL_RCC_GetSysClockFreq>
 8002304:	0003      	movs	r3, r0
 8002306:	617b      	str	r3, [r7, #20]
        break;
 8002308:	e00a      	b.n	8002320 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800230a:	2380      	movs	r3, #128	; 0x80
 800230c:	021b      	lsls	r3, r3, #8
 800230e:	617b      	str	r3, [r7, #20]
        break;
 8002310:	e006      	b.n	8002320 <UART_SetConfig+0x164>
      default:
        pclk = 0U;
 8002312:	2300      	movs	r3, #0
 8002314:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8002316:	231a      	movs	r3, #26
 8002318:	18fb      	adds	r3, r7, r3
 800231a:	2201      	movs	r2, #1
 800231c:	701a      	strb	r2, [r3, #0]
        break;
 800231e:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002320:	697b      	ldr	r3, [r7, #20]
 8002322:	2b00      	cmp	r3, #0
 8002324:	d100      	bne.n	8002328 <UART_SetConfig+0x16c>
 8002326:	e08d      	b.n	8002444 <UART_SetConfig+0x288>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800232c:	4b57      	ldr	r3, [pc, #348]	; (800248c <UART_SetConfig+0x2d0>)
 800232e:	0052      	lsls	r2, r2, #1
 8002330:	5ad3      	ldrh	r3, [r2, r3]
 8002332:	0019      	movs	r1, r3
 8002334:	6978      	ldr	r0, [r7, #20]
 8002336:	f7fd fee3 	bl	8000100 <__udivsi3>
 800233a:	0003      	movs	r3, r0
 800233c:	005a      	lsls	r2, r3, #1
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	085b      	lsrs	r3, r3, #1
 8002344:	18d2      	adds	r2, r2, r3
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	685b      	ldr	r3, [r3, #4]
 800234a:	0019      	movs	r1, r3
 800234c:	0010      	movs	r0, r2
 800234e:	f7fd fed7 	bl	8000100 <__udivsi3>
 8002352:	0003      	movs	r3, r0
 8002354:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002356:	693b      	ldr	r3, [r7, #16]
 8002358:	2b0f      	cmp	r3, #15
 800235a:	d91c      	bls.n	8002396 <UART_SetConfig+0x1da>
 800235c:	693a      	ldr	r2, [r7, #16]
 800235e:	2380      	movs	r3, #128	; 0x80
 8002360:	025b      	lsls	r3, r3, #9
 8002362:	429a      	cmp	r2, r3
 8002364:	d217      	bcs.n	8002396 <UART_SetConfig+0x1da>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002366:	693b      	ldr	r3, [r7, #16]
 8002368:	b29a      	uxth	r2, r3
 800236a:	200e      	movs	r0, #14
 800236c:	183b      	adds	r3, r7, r0
 800236e:	210f      	movs	r1, #15
 8002370:	438a      	bics	r2, r1
 8002372:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002374:	693b      	ldr	r3, [r7, #16]
 8002376:	085b      	lsrs	r3, r3, #1
 8002378:	b29b      	uxth	r3, r3
 800237a:	2207      	movs	r2, #7
 800237c:	4013      	ands	r3, r2
 800237e:	b299      	uxth	r1, r3
 8002380:	183b      	adds	r3, r7, r0
 8002382:	183a      	adds	r2, r7, r0
 8002384:	8812      	ldrh	r2, [r2, #0]
 8002386:	430a      	orrs	r2, r1
 8002388:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	183a      	adds	r2, r7, r0
 8002390:	8812      	ldrh	r2, [r2, #0]
 8002392:	60da      	str	r2, [r3, #12]
 8002394:	e056      	b.n	8002444 <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 8002396:	231a      	movs	r3, #26
 8002398:	18fb      	adds	r3, r7, r3
 800239a:	2201      	movs	r2, #1
 800239c:	701a      	strb	r2, [r3, #0]
 800239e:	e051      	b.n	8002444 <UART_SetConfig+0x288>
      }
    }
  }
  else
  {
    switch (clocksource)
 80023a0:	231b      	movs	r3, #27
 80023a2:	18fb      	adds	r3, r7, r3
 80023a4:	781b      	ldrb	r3, [r3, #0]
 80023a6:	2b08      	cmp	r3, #8
 80023a8:	d015      	beq.n	80023d6 <UART_SetConfig+0x21a>
 80023aa:	dc18      	bgt.n	80023de <UART_SetConfig+0x222>
 80023ac:	2b04      	cmp	r3, #4
 80023ae:	d00d      	beq.n	80023cc <UART_SetConfig+0x210>
 80023b0:	dc15      	bgt.n	80023de <UART_SetConfig+0x222>
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d002      	beq.n	80023bc <UART_SetConfig+0x200>
 80023b6:	2b02      	cmp	r3, #2
 80023b8:	d005      	beq.n	80023c6 <UART_SetConfig+0x20a>
 80023ba:	e010      	b.n	80023de <UART_SetConfig+0x222>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80023bc:	f7ff fb42 	bl	8001a44 <HAL_RCC_GetPCLK1Freq>
 80023c0:	0003      	movs	r3, r0
 80023c2:	617b      	str	r3, [r7, #20]
        break;
 80023c4:	e012      	b.n	80023ec <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80023c6:	4b30      	ldr	r3, [pc, #192]	; (8002488 <UART_SetConfig+0x2cc>)
 80023c8:	617b      	str	r3, [r7, #20]
        break;
 80023ca:	e00f      	b.n	80023ec <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80023cc:	f7ff faae 	bl	800192c <HAL_RCC_GetSysClockFreq>
 80023d0:	0003      	movs	r3, r0
 80023d2:	617b      	str	r3, [r7, #20]
        break;
 80023d4:	e00a      	b.n	80023ec <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80023d6:	2380      	movs	r3, #128	; 0x80
 80023d8:	021b      	lsls	r3, r3, #8
 80023da:	617b      	str	r3, [r7, #20]
        break;
 80023dc:	e006      	b.n	80023ec <UART_SetConfig+0x230>
      default:
        pclk = 0U;
 80023de:	2300      	movs	r3, #0
 80023e0:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80023e2:	231a      	movs	r3, #26
 80023e4:	18fb      	adds	r3, r7, r3
 80023e6:	2201      	movs	r2, #1
 80023e8:	701a      	strb	r2, [r3, #0]
        break;
 80023ea:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80023ec:	697b      	ldr	r3, [r7, #20]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d028      	beq.n	8002444 <UART_SetConfig+0x288>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80023f6:	4b25      	ldr	r3, [pc, #148]	; (800248c <UART_SetConfig+0x2d0>)
 80023f8:	0052      	lsls	r2, r2, #1
 80023fa:	5ad3      	ldrh	r3, [r2, r3]
 80023fc:	0019      	movs	r1, r3
 80023fe:	6978      	ldr	r0, [r7, #20]
 8002400:	f7fd fe7e 	bl	8000100 <__udivsi3>
 8002404:	0003      	movs	r3, r0
 8002406:	001a      	movs	r2, r3
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	085b      	lsrs	r3, r3, #1
 800240e:	18d2      	adds	r2, r2, r3
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	0019      	movs	r1, r3
 8002416:	0010      	movs	r0, r2
 8002418:	f7fd fe72 	bl	8000100 <__udivsi3>
 800241c:	0003      	movs	r3, r0
 800241e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002420:	693b      	ldr	r3, [r7, #16]
 8002422:	2b0f      	cmp	r3, #15
 8002424:	d90a      	bls.n	800243c <UART_SetConfig+0x280>
 8002426:	693a      	ldr	r2, [r7, #16]
 8002428:	2380      	movs	r3, #128	; 0x80
 800242a:	025b      	lsls	r3, r3, #9
 800242c:	429a      	cmp	r2, r3
 800242e:	d205      	bcs.n	800243c <UART_SetConfig+0x280>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002430:	693b      	ldr	r3, [r7, #16]
 8002432:	b29a      	uxth	r2, r3
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	60da      	str	r2, [r3, #12]
 800243a:	e003      	b.n	8002444 <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 800243c:	231a      	movs	r3, #26
 800243e:	18fb      	adds	r3, r7, r3
 8002440:	2201      	movs	r2, #1
 8002442:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	226a      	movs	r2, #106	; 0x6a
 8002448:	2101      	movs	r1, #1
 800244a:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2268      	movs	r2, #104	; 0x68
 8002450:	2101      	movs	r1, #1
 8002452:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	2200      	movs	r2, #0
 8002458:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	2200      	movs	r2, #0
 800245e:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8002460:	231a      	movs	r3, #26
 8002462:	18fb      	adds	r3, r7, r3
 8002464:	781b      	ldrb	r3, [r3, #0]
}
 8002466:	0018      	movs	r0, r3
 8002468:	46bd      	mov	sp, r7
 800246a:	b008      	add	sp, #32
 800246c:	bd80      	pop	{r7, pc}
 800246e:	46c0      	nop			; (mov r8, r8)
 8002470:	cfff69f3 	.word	0xcfff69f3
 8002474:	ffffcfff 	.word	0xffffcfff
 8002478:	11fff4ff 	.word	0x11fff4ff
 800247c:	40013800 	.word	0x40013800
 8002480:	40021000 	.word	0x40021000
 8002484:	40004400 	.word	0x40004400
 8002488:	00f42400 	.word	0x00f42400
 800248c:	08002b28 	.word	0x08002b28

08002490 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b082      	sub	sp, #8
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800249c:	2201      	movs	r2, #1
 800249e:	4013      	ands	r3, r2
 80024a0:	d00b      	beq.n	80024ba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	4a4a      	ldr	r2, [pc, #296]	; (80025d4 <UART_AdvFeatureConfig+0x144>)
 80024aa:	4013      	ands	r3, r2
 80024ac:	0019      	movs	r1, r3
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	430a      	orrs	r2, r1
 80024b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024be:	2202      	movs	r2, #2
 80024c0:	4013      	ands	r3, r2
 80024c2:	d00b      	beq.n	80024dc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	685b      	ldr	r3, [r3, #4]
 80024ca:	4a43      	ldr	r2, [pc, #268]	; (80025d8 <UART_AdvFeatureConfig+0x148>)
 80024cc:	4013      	ands	r3, r2
 80024ce:	0019      	movs	r1, r3
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	430a      	orrs	r2, r1
 80024da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024e0:	2204      	movs	r2, #4
 80024e2:	4013      	ands	r3, r2
 80024e4:	d00b      	beq.n	80024fe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	685b      	ldr	r3, [r3, #4]
 80024ec:	4a3b      	ldr	r2, [pc, #236]	; (80025dc <UART_AdvFeatureConfig+0x14c>)
 80024ee:	4013      	ands	r3, r2
 80024f0:	0019      	movs	r1, r3
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	430a      	orrs	r2, r1
 80024fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002502:	2208      	movs	r2, #8
 8002504:	4013      	ands	r3, r2
 8002506:	d00b      	beq.n	8002520 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	685b      	ldr	r3, [r3, #4]
 800250e:	4a34      	ldr	r2, [pc, #208]	; (80025e0 <UART_AdvFeatureConfig+0x150>)
 8002510:	4013      	ands	r3, r2
 8002512:	0019      	movs	r1, r3
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	430a      	orrs	r2, r1
 800251e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002524:	2210      	movs	r2, #16
 8002526:	4013      	ands	r3, r2
 8002528:	d00b      	beq.n	8002542 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	689b      	ldr	r3, [r3, #8]
 8002530:	4a2c      	ldr	r2, [pc, #176]	; (80025e4 <UART_AdvFeatureConfig+0x154>)
 8002532:	4013      	ands	r3, r2
 8002534:	0019      	movs	r1, r3
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	430a      	orrs	r2, r1
 8002540:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002546:	2220      	movs	r2, #32
 8002548:	4013      	ands	r3, r2
 800254a:	d00b      	beq.n	8002564 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	689b      	ldr	r3, [r3, #8]
 8002552:	4a25      	ldr	r2, [pc, #148]	; (80025e8 <UART_AdvFeatureConfig+0x158>)
 8002554:	4013      	ands	r3, r2
 8002556:	0019      	movs	r1, r3
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	430a      	orrs	r2, r1
 8002562:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002568:	2240      	movs	r2, #64	; 0x40
 800256a:	4013      	ands	r3, r2
 800256c:	d01d      	beq.n	80025aa <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	4a1d      	ldr	r2, [pc, #116]	; (80025ec <UART_AdvFeatureConfig+0x15c>)
 8002576:	4013      	ands	r3, r2
 8002578:	0019      	movs	r1, r3
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	430a      	orrs	r2, r1
 8002584:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800258a:	2380      	movs	r3, #128	; 0x80
 800258c:	035b      	lsls	r3, r3, #13
 800258e:	429a      	cmp	r2, r3
 8002590:	d10b      	bne.n	80025aa <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	685b      	ldr	r3, [r3, #4]
 8002598:	4a15      	ldr	r2, [pc, #84]	; (80025f0 <UART_AdvFeatureConfig+0x160>)
 800259a:	4013      	ands	r3, r2
 800259c:	0019      	movs	r1, r3
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	430a      	orrs	r2, r1
 80025a8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025ae:	2280      	movs	r2, #128	; 0x80
 80025b0:	4013      	ands	r3, r2
 80025b2:	d00b      	beq.n	80025cc <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	4a0e      	ldr	r2, [pc, #56]	; (80025f4 <UART_AdvFeatureConfig+0x164>)
 80025bc:	4013      	ands	r3, r2
 80025be:	0019      	movs	r1, r3
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	430a      	orrs	r2, r1
 80025ca:	605a      	str	r2, [r3, #4]
  }
}
 80025cc:	46c0      	nop			; (mov r8, r8)
 80025ce:	46bd      	mov	sp, r7
 80025d0:	b002      	add	sp, #8
 80025d2:	bd80      	pop	{r7, pc}
 80025d4:	fffdffff 	.word	0xfffdffff
 80025d8:	fffeffff 	.word	0xfffeffff
 80025dc:	fffbffff 	.word	0xfffbffff
 80025e0:	ffff7fff 	.word	0xffff7fff
 80025e4:	ffffefff 	.word	0xffffefff
 80025e8:	ffffdfff 	.word	0xffffdfff
 80025ec:	ffefffff 	.word	0xffefffff
 80025f0:	ff9fffff 	.word	0xff9fffff
 80025f4:	fff7ffff 	.word	0xfff7ffff

080025f8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b086      	sub	sp, #24
 80025fc:	af02      	add	r7, sp, #8
 80025fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2290      	movs	r2, #144	; 0x90
 8002604:	2100      	movs	r1, #0
 8002606:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002608:	f7fe fae6 	bl	8000bd8 <HAL_GetTick>
 800260c:	0003      	movs	r3, r0
 800260e:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	2208      	movs	r2, #8
 8002618:	4013      	ands	r3, r2
 800261a:	2b08      	cmp	r3, #8
 800261c:	d10c      	bne.n	8002638 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	2280      	movs	r2, #128	; 0x80
 8002622:	0391      	lsls	r1, r2, #14
 8002624:	6878      	ldr	r0, [r7, #4]
 8002626:	4a1a      	ldr	r2, [pc, #104]	; (8002690 <UART_CheckIdleState+0x98>)
 8002628:	9200      	str	r2, [sp, #0]
 800262a:	2200      	movs	r2, #0
 800262c:	f000 f832 	bl	8002694 <UART_WaitOnFlagUntilTimeout>
 8002630:	1e03      	subs	r3, r0, #0
 8002632:	d001      	beq.n	8002638 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002634:	2303      	movs	r3, #3
 8002636:	e026      	b.n	8002686 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	2204      	movs	r2, #4
 8002640:	4013      	ands	r3, r2
 8002642:	2b04      	cmp	r3, #4
 8002644:	d10c      	bne.n	8002660 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	2280      	movs	r2, #128	; 0x80
 800264a:	03d1      	lsls	r1, r2, #15
 800264c:	6878      	ldr	r0, [r7, #4]
 800264e:	4a10      	ldr	r2, [pc, #64]	; (8002690 <UART_CheckIdleState+0x98>)
 8002650:	9200      	str	r2, [sp, #0]
 8002652:	2200      	movs	r2, #0
 8002654:	f000 f81e 	bl	8002694 <UART_WaitOnFlagUntilTimeout>
 8002658:	1e03      	subs	r3, r0, #0
 800265a:	d001      	beq.n	8002660 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800265c:	2303      	movs	r3, #3
 800265e:	e012      	b.n	8002686 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2288      	movs	r2, #136	; 0x88
 8002664:	2120      	movs	r1, #32
 8002666:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	228c      	movs	r2, #140	; 0x8c
 800266c:	2120      	movs	r1, #32
 800266e:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2200      	movs	r2, #0
 8002674:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	2200      	movs	r2, #0
 800267a:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2284      	movs	r2, #132	; 0x84
 8002680:	2100      	movs	r1, #0
 8002682:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002684:	2300      	movs	r3, #0
}
 8002686:	0018      	movs	r0, r3
 8002688:	46bd      	mov	sp, r7
 800268a:	b004      	add	sp, #16
 800268c:	bd80      	pop	{r7, pc}
 800268e:	46c0      	nop			; (mov r8, r8)
 8002690:	01ffffff 	.word	0x01ffffff

08002694 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b094      	sub	sp, #80	; 0x50
 8002698:	af00      	add	r7, sp, #0
 800269a:	60f8      	str	r0, [r7, #12]
 800269c:	60b9      	str	r1, [r7, #8]
 800269e:	603b      	str	r3, [r7, #0]
 80026a0:	1dfb      	adds	r3, r7, #7
 80026a2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80026a4:	e0a7      	b.n	80027f6 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80026a6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80026a8:	3301      	adds	r3, #1
 80026aa:	d100      	bne.n	80026ae <UART_WaitOnFlagUntilTimeout+0x1a>
 80026ac:	e0a3      	b.n	80027f6 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80026ae:	f7fe fa93 	bl	8000bd8 <HAL_GetTick>
 80026b2:	0002      	movs	r2, r0
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	1ad3      	subs	r3, r2, r3
 80026b8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80026ba:	429a      	cmp	r2, r3
 80026bc:	d302      	bcc.n	80026c4 <UART_WaitOnFlagUntilTimeout+0x30>
 80026be:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d13f      	bne.n	8002744 <UART_WaitOnFlagUntilTimeout+0xb0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80026c4:	f3ef 8310 	mrs	r3, PRIMASK
 80026c8:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80026ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80026cc:	647b      	str	r3, [r7, #68]	; 0x44
 80026ce:	2301      	movs	r3, #1
 80026d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80026d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026d4:	f383 8810 	msr	PRIMASK, r3
}
 80026d8:	46c0      	nop			; (mov r8, r8)
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	681a      	ldr	r2, [r3, #0]
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	494e      	ldr	r1, [pc, #312]	; (8002820 <UART_WaitOnFlagUntilTimeout+0x18c>)
 80026e6:	400a      	ands	r2, r1
 80026e8:	601a      	str	r2, [r3, #0]
 80026ea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80026ec:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80026ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026f0:	f383 8810 	msr	PRIMASK, r3
}
 80026f4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80026f6:	f3ef 8310 	mrs	r3, PRIMASK
 80026fa:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 80026fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80026fe:	643b      	str	r3, [r7, #64]	; 0x40
 8002700:	2301      	movs	r3, #1
 8002702:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002704:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002706:	f383 8810 	msr	PRIMASK, r3
}
 800270a:	46c0      	nop			; (mov r8, r8)
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	689a      	ldr	r2, [r3, #8]
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	2101      	movs	r1, #1
 8002718:	438a      	bics	r2, r1
 800271a:	609a      	str	r2, [r3, #8]
 800271c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800271e:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002720:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002722:	f383 8810 	msr	PRIMASK, r3
}
 8002726:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	2288      	movs	r2, #136	; 0x88
 800272c:	2120      	movs	r1, #32
 800272e:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	228c      	movs	r2, #140	; 0x8c
 8002734:	2120      	movs	r1, #32
 8002736:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	2284      	movs	r2, #132	; 0x84
 800273c:	2100      	movs	r1, #0
 800273e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002740:	2303      	movs	r3, #3
 8002742:	e069      	b.n	8002818 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	2204      	movs	r2, #4
 800274c:	4013      	ands	r3, r2
 800274e:	d052      	beq.n	80027f6 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	69da      	ldr	r2, [r3, #28]
 8002756:	2380      	movs	r3, #128	; 0x80
 8002758:	011b      	lsls	r3, r3, #4
 800275a:	401a      	ands	r2, r3
 800275c:	2380      	movs	r3, #128	; 0x80
 800275e:	011b      	lsls	r3, r3, #4
 8002760:	429a      	cmp	r2, r3
 8002762:	d148      	bne.n	80027f6 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	2280      	movs	r2, #128	; 0x80
 800276a:	0112      	lsls	r2, r2, #4
 800276c:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800276e:	f3ef 8310 	mrs	r3, PRIMASK
 8002772:	613b      	str	r3, [r7, #16]
  return(result);
 8002774:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8002776:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002778:	2301      	movs	r3, #1
 800277a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800277c:	697b      	ldr	r3, [r7, #20]
 800277e:	f383 8810 	msr	PRIMASK, r3
}
 8002782:	46c0      	nop			; (mov r8, r8)
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	681a      	ldr	r2, [r3, #0]
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	4924      	ldr	r1, [pc, #144]	; (8002820 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8002790:	400a      	ands	r2, r1
 8002792:	601a      	str	r2, [r3, #0]
 8002794:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002796:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002798:	69bb      	ldr	r3, [r7, #24]
 800279a:	f383 8810 	msr	PRIMASK, r3
}
 800279e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80027a0:	f3ef 8310 	mrs	r3, PRIMASK
 80027a4:	61fb      	str	r3, [r7, #28]
  return(result);
 80027a6:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80027a8:	64bb      	str	r3, [r7, #72]	; 0x48
 80027aa:	2301      	movs	r3, #1
 80027ac:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80027ae:	6a3b      	ldr	r3, [r7, #32]
 80027b0:	f383 8810 	msr	PRIMASK, r3
}
 80027b4:	46c0      	nop			; (mov r8, r8)
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	689a      	ldr	r2, [r3, #8]
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	2101      	movs	r1, #1
 80027c2:	438a      	bics	r2, r1
 80027c4:	609a      	str	r2, [r3, #8]
 80027c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80027c8:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80027ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027cc:	f383 8810 	msr	PRIMASK, r3
}
 80027d0:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	2288      	movs	r2, #136	; 0x88
 80027d6:	2120      	movs	r1, #32
 80027d8:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	228c      	movs	r2, #140	; 0x8c
 80027de:	2120      	movs	r1, #32
 80027e0:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	2290      	movs	r2, #144	; 0x90
 80027e6:	2120      	movs	r1, #32
 80027e8:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	2284      	movs	r2, #132	; 0x84
 80027ee:	2100      	movs	r1, #0
 80027f0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80027f2:	2303      	movs	r3, #3
 80027f4:	e010      	b.n	8002818 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	69db      	ldr	r3, [r3, #28]
 80027fc:	68ba      	ldr	r2, [r7, #8]
 80027fe:	4013      	ands	r3, r2
 8002800:	68ba      	ldr	r2, [r7, #8]
 8002802:	1ad3      	subs	r3, r2, r3
 8002804:	425a      	negs	r2, r3
 8002806:	4153      	adcs	r3, r2
 8002808:	b2db      	uxtb	r3, r3
 800280a:	001a      	movs	r2, r3
 800280c:	1dfb      	adds	r3, r7, #7
 800280e:	781b      	ldrb	r3, [r3, #0]
 8002810:	429a      	cmp	r2, r3
 8002812:	d100      	bne.n	8002816 <UART_WaitOnFlagUntilTimeout+0x182>
 8002814:	e747      	b.n	80026a6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002816:	2300      	movs	r3, #0
}
 8002818:	0018      	movs	r0, r3
 800281a:	46bd      	mov	sp, r7
 800281c:	b014      	add	sp, #80	; 0x50
 800281e:	bd80      	pop	{r7, pc}
 8002820:	fffffe5f 	.word	0xfffffe5f

08002824 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b084      	sub	sp, #16
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2284      	movs	r2, #132	; 0x84
 8002830:	5c9b      	ldrb	r3, [r3, r2]
 8002832:	2b01      	cmp	r3, #1
 8002834:	d101      	bne.n	800283a <HAL_UARTEx_DisableFifoMode+0x16>
 8002836:	2302      	movs	r3, #2
 8002838:	e027      	b.n	800288a <HAL_UARTEx_DisableFifoMode+0x66>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	2284      	movs	r2, #132	; 0x84
 800283e:	2101      	movs	r1, #1
 8002840:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2288      	movs	r2, #136	; 0x88
 8002846:	2124      	movs	r1, #36	; 0x24
 8002848:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	681a      	ldr	r2, [r3, #0]
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	2101      	movs	r1, #1
 800285e:	438a      	bics	r2, r1
 8002860:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	4a0b      	ldr	r2, [pc, #44]	; (8002894 <HAL_UARTEx_DisableFifoMode+0x70>)
 8002866:	4013      	ands	r3, r2
 8002868:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	2200      	movs	r2, #0
 800286e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	68fa      	ldr	r2, [r7, #12]
 8002876:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2288      	movs	r2, #136	; 0x88
 800287c:	2120      	movs	r1, #32
 800287e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	2284      	movs	r2, #132	; 0x84
 8002884:	2100      	movs	r1, #0
 8002886:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002888:	2300      	movs	r3, #0
}
 800288a:	0018      	movs	r0, r3
 800288c:	46bd      	mov	sp, r7
 800288e:	b004      	add	sp, #16
 8002890:	bd80      	pop	{r7, pc}
 8002892:	46c0      	nop			; (mov r8, r8)
 8002894:	dfffffff 	.word	0xdfffffff

08002898 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b084      	sub	sp, #16
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
 80028a0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2284      	movs	r2, #132	; 0x84
 80028a6:	5c9b      	ldrb	r3, [r3, r2]
 80028a8:	2b01      	cmp	r3, #1
 80028aa:	d101      	bne.n	80028b0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80028ac:	2302      	movs	r3, #2
 80028ae:	e02e      	b.n	800290e <HAL_UARTEx_SetTxFifoThreshold+0x76>
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2284      	movs	r2, #132	; 0x84
 80028b4:	2101      	movs	r1, #1
 80028b6:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	2288      	movs	r2, #136	; 0x88
 80028bc:	2124      	movs	r1, #36	; 0x24
 80028be:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	681a      	ldr	r2, [r3, #0]
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	2101      	movs	r1, #1
 80028d4:	438a      	bics	r2, r1
 80028d6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	689b      	ldr	r3, [r3, #8]
 80028de:	00db      	lsls	r3, r3, #3
 80028e0:	08d9      	lsrs	r1, r3, #3
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	683a      	ldr	r2, [r7, #0]
 80028e8:	430a      	orrs	r2, r1
 80028ea:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	0018      	movs	r0, r3
 80028f0:	f000 f854 	bl	800299c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	68fa      	ldr	r2, [r7, #12]
 80028fa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2288      	movs	r2, #136	; 0x88
 8002900:	2120      	movs	r1, #32
 8002902:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2284      	movs	r2, #132	; 0x84
 8002908:	2100      	movs	r1, #0
 800290a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800290c:	2300      	movs	r3, #0
}
 800290e:	0018      	movs	r0, r3
 8002910:	46bd      	mov	sp, r7
 8002912:	b004      	add	sp, #16
 8002914:	bd80      	pop	{r7, pc}
	...

08002918 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b084      	sub	sp, #16
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
 8002920:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2284      	movs	r2, #132	; 0x84
 8002926:	5c9b      	ldrb	r3, [r3, r2]
 8002928:	2b01      	cmp	r3, #1
 800292a:	d101      	bne.n	8002930 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800292c:	2302      	movs	r3, #2
 800292e:	e02f      	b.n	8002990 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2284      	movs	r2, #132	; 0x84
 8002934:	2101      	movs	r1, #1
 8002936:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2288      	movs	r2, #136	; 0x88
 800293c:	2124      	movs	r1, #36	; 0x24
 800293e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	681a      	ldr	r2, [r3, #0]
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	2101      	movs	r1, #1
 8002954:	438a      	bics	r2, r1
 8002956:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	689b      	ldr	r3, [r3, #8]
 800295e:	4a0e      	ldr	r2, [pc, #56]	; (8002998 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8002960:	4013      	ands	r3, r2
 8002962:	0019      	movs	r1, r3
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	683a      	ldr	r2, [r7, #0]
 800296a:	430a      	orrs	r2, r1
 800296c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	0018      	movs	r0, r3
 8002972:	f000 f813 	bl	800299c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	68fa      	ldr	r2, [r7, #12]
 800297c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2288      	movs	r2, #136	; 0x88
 8002982:	2120      	movs	r1, #32
 8002984:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	2284      	movs	r2, #132	; 0x84
 800298a:	2100      	movs	r1, #0
 800298c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800298e:	2300      	movs	r3, #0
}
 8002990:	0018      	movs	r0, r3
 8002992:	46bd      	mov	sp, r7
 8002994:	b004      	add	sp, #16
 8002996:	bd80      	pop	{r7, pc}
 8002998:	f1ffffff 	.word	0xf1ffffff

0800299c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800299c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800299e:	b085      	sub	sp, #20
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d108      	bne.n	80029be <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	226a      	movs	r2, #106	; 0x6a
 80029b0:	2101      	movs	r1, #1
 80029b2:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2268      	movs	r2, #104	; 0x68
 80029b8:	2101      	movs	r1, #1
 80029ba:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80029bc:	e043      	b.n	8002a46 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80029be:	260f      	movs	r6, #15
 80029c0:	19bb      	adds	r3, r7, r6
 80029c2:	2208      	movs	r2, #8
 80029c4:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80029c6:	200e      	movs	r0, #14
 80029c8:	183b      	adds	r3, r7, r0
 80029ca:	2208      	movs	r2, #8
 80029cc:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	689b      	ldr	r3, [r3, #8]
 80029d4:	0e5b      	lsrs	r3, r3, #25
 80029d6:	b2da      	uxtb	r2, r3
 80029d8:	240d      	movs	r4, #13
 80029da:	193b      	adds	r3, r7, r4
 80029dc:	2107      	movs	r1, #7
 80029de:	400a      	ands	r2, r1
 80029e0:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	689b      	ldr	r3, [r3, #8]
 80029e8:	0f5b      	lsrs	r3, r3, #29
 80029ea:	b2da      	uxtb	r2, r3
 80029ec:	250c      	movs	r5, #12
 80029ee:	197b      	adds	r3, r7, r5
 80029f0:	2107      	movs	r1, #7
 80029f2:	400a      	ands	r2, r1
 80029f4:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80029f6:	183b      	adds	r3, r7, r0
 80029f8:	781b      	ldrb	r3, [r3, #0]
 80029fa:	197a      	adds	r2, r7, r5
 80029fc:	7812      	ldrb	r2, [r2, #0]
 80029fe:	4914      	ldr	r1, [pc, #80]	; (8002a50 <UARTEx_SetNbDataToProcess+0xb4>)
 8002a00:	5c8a      	ldrb	r2, [r1, r2]
 8002a02:	435a      	muls	r2, r3
 8002a04:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8002a06:	197b      	adds	r3, r7, r5
 8002a08:	781b      	ldrb	r3, [r3, #0]
 8002a0a:	4a12      	ldr	r2, [pc, #72]	; (8002a54 <UARTEx_SetNbDataToProcess+0xb8>)
 8002a0c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8002a0e:	0019      	movs	r1, r3
 8002a10:	f7fd fc00 	bl	8000214 <__divsi3>
 8002a14:	0003      	movs	r3, r0
 8002a16:	b299      	uxth	r1, r3
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	226a      	movs	r2, #106	; 0x6a
 8002a1c:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8002a1e:	19bb      	adds	r3, r7, r6
 8002a20:	781b      	ldrb	r3, [r3, #0]
 8002a22:	193a      	adds	r2, r7, r4
 8002a24:	7812      	ldrb	r2, [r2, #0]
 8002a26:	490a      	ldr	r1, [pc, #40]	; (8002a50 <UARTEx_SetNbDataToProcess+0xb4>)
 8002a28:	5c8a      	ldrb	r2, [r1, r2]
 8002a2a:	435a      	muls	r2, r3
 8002a2c:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8002a2e:	193b      	adds	r3, r7, r4
 8002a30:	781b      	ldrb	r3, [r3, #0]
 8002a32:	4a08      	ldr	r2, [pc, #32]	; (8002a54 <UARTEx_SetNbDataToProcess+0xb8>)
 8002a34:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8002a36:	0019      	movs	r1, r3
 8002a38:	f7fd fbec 	bl	8000214 <__divsi3>
 8002a3c:	0003      	movs	r3, r0
 8002a3e:	b299      	uxth	r1, r3
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2268      	movs	r2, #104	; 0x68
 8002a44:	5299      	strh	r1, [r3, r2]
}
 8002a46:	46c0      	nop			; (mov r8, r8)
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	b005      	add	sp, #20
 8002a4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002a4e:	46c0      	nop			; (mov r8, r8)
 8002a50:	08002b40 	.word	0x08002b40
 8002a54:	08002b48 	.word	0x08002b48

08002a58 <__libc_init_array>:
 8002a58:	b570      	push	{r4, r5, r6, lr}
 8002a5a:	2600      	movs	r6, #0
 8002a5c:	4d0c      	ldr	r5, [pc, #48]	; (8002a90 <__libc_init_array+0x38>)
 8002a5e:	4c0d      	ldr	r4, [pc, #52]	; (8002a94 <__libc_init_array+0x3c>)
 8002a60:	1b64      	subs	r4, r4, r5
 8002a62:	10a4      	asrs	r4, r4, #2
 8002a64:	42a6      	cmp	r6, r4
 8002a66:	d109      	bne.n	8002a7c <__libc_init_array+0x24>
 8002a68:	2600      	movs	r6, #0
 8002a6a:	f000 f821 	bl	8002ab0 <_init>
 8002a6e:	4d0a      	ldr	r5, [pc, #40]	; (8002a98 <__libc_init_array+0x40>)
 8002a70:	4c0a      	ldr	r4, [pc, #40]	; (8002a9c <__libc_init_array+0x44>)
 8002a72:	1b64      	subs	r4, r4, r5
 8002a74:	10a4      	asrs	r4, r4, #2
 8002a76:	42a6      	cmp	r6, r4
 8002a78:	d105      	bne.n	8002a86 <__libc_init_array+0x2e>
 8002a7a:	bd70      	pop	{r4, r5, r6, pc}
 8002a7c:	00b3      	lsls	r3, r6, #2
 8002a7e:	58eb      	ldr	r3, [r5, r3]
 8002a80:	4798      	blx	r3
 8002a82:	3601      	adds	r6, #1
 8002a84:	e7ee      	b.n	8002a64 <__libc_init_array+0xc>
 8002a86:	00b3      	lsls	r3, r6, #2
 8002a88:	58eb      	ldr	r3, [r5, r3]
 8002a8a:	4798      	blx	r3
 8002a8c:	3601      	adds	r6, #1
 8002a8e:	e7f2      	b.n	8002a76 <__libc_init_array+0x1e>
 8002a90:	08002b50 	.word	0x08002b50
 8002a94:	08002b50 	.word	0x08002b50
 8002a98:	08002b50 	.word	0x08002b50
 8002a9c:	08002b54 	.word	0x08002b54

08002aa0 <memset>:
 8002aa0:	0003      	movs	r3, r0
 8002aa2:	1882      	adds	r2, r0, r2
 8002aa4:	4293      	cmp	r3, r2
 8002aa6:	d100      	bne.n	8002aaa <memset+0xa>
 8002aa8:	4770      	bx	lr
 8002aaa:	7019      	strb	r1, [r3, #0]
 8002aac:	3301      	adds	r3, #1
 8002aae:	e7f9      	b.n	8002aa4 <memset+0x4>

08002ab0 <_init>:
 8002ab0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ab2:	46c0      	nop			; (mov r8, r8)
 8002ab4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ab6:	bc08      	pop	{r3}
 8002ab8:	469e      	mov	lr, r3
 8002aba:	4770      	bx	lr

08002abc <_fini>:
 8002abc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002abe:	46c0      	nop			; (mov r8, r8)
 8002ac0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ac2:	bc08      	pop	{r3}
 8002ac4:	469e      	mov	lr, r3
 8002ac6:	4770      	bx	lr
