

================================================================
== Vivado HLS Report for 'bnn_xcel'
================================================================
* Date:           Sun Nov  3 11:23:03 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        bnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.854 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1379512|  1379512| 13.795 ms | 13.795 ms |  1379512|  1379512|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |      360|      360|        20|          -|          -|    18|    no    |
        | + Loop 1.1  |       18|       18|         1|          -|          -|    18|    no    |
        |- Loop 2     |      544|      544|        34|          -|          -|    16|    no    |
        | + Loop 2.1  |       32|       32|         2|          -|          -|    16|    no    |
        |- Loop 3     |   262656|   262656|      1026|          -|          -|   256|    no    |
        | + Loop 3.1  |     1024|     1024|         2|          -|          -|   512|    no    |
        |- Loop 4     |      512|      512|         2|          -|          -|   256|    no    |
        |- Loop 5     |     5140|     5140|       514|          -|          -|    10|    no    |
        | + Loop 5.1  |      512|      512|         2|          -|          -|   256|    no    |
        |- Loop 6     |       18|       18|         2|          -|          -|     9|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 3 2 
4 --> 5 
5 --> 8 6 
6 --> 7 5 
7 --> 6 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 22 
20 --> 21 19 
21 --> 20 
22 --> 23 24 
23 --> 22 
24 --> 27 25 
25 --> 26 24 
26 --> 25 
27 --> 28 
28 --> 29 
29 --> 28 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%input_padded_0 = alloca [324 x i1], align 1" [bnn.cpp:47]   --->   Operation 30 'alloca' 'input_padded_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%conv1 = alloca [4096 x i1], align 1" [bnn.cpp:49]   --->   Operation 31 'alloca' 'conv1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%conv1_pooled = alloca [1024 x i1], align 1" [bnn.cpp:50]   --->   Operation 32 'alloca' 'conv1_pooled' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%conv1_pooled_padded = alloca [1600 x i1], align 1" [bnn.cpp:51]   --->   Operation 33 'alloca' 'conv1_pooled_padded' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%conv2 = alloca [2048 x i1], align 1" [bnn.cpp:55]   --->   Operation 34 'alloca' 'conv2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%conv2_pooled = alloca [512 x i1], align 1" [bnn.cpp:56]   --->   Operation 35 'alloca' 'conv2_pooled' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%reshaped = alloca [512 x i1], align 16"   --->   Operation 36 'alloca' 'reshaped' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%dense1_V = alloca [256 x i11], align 2" [bnn.cpp:59]   --->   Operation 37 'alloca' 'dense1_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%signed1 = alloca [256 x i1], align 16" [bnn.cpp:60]   --->   Operation 38 'alloca' 'signed1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%dense2_V = alloca [10 x i10], align 2" [bnn.cpp:61]   --->   Operation 39 'alloca' 'dense2_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 40 [1/1] (1.76ns)   --->   "br label %.preheader1.0.i" [./layer.h:39->bnn.cpp:48]   --->   Operation 40 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%x_0_0_i = phi i5 [ 0, %arrayctor.loop1.preheader ], [ %add_ln39, %.preheader1.0.i.loopexit ]" [./layer.h:39->bnn.cpp:48]   --->   Operation 41 'phi' 'x_0_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.36ns)   --->   "%icmp_ln39 = icmp eq i5 %x_0_0_i, -14" [./layer.h:39->bnn.cpp:48]   --->   Operation 42 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18)"   --->   Operation 43 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.78ns)   --->   "%add_ln39 = add i5 %x_0_0_i, 1" [./layer.h:39->bnn.cpp:48]   --->   Operation 44 'add' 'add_ln39' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln39, label %"initialize_padded_memory<1, 18, 1>.exit", label %.preheader.preheader.0.i" [./layer.h:39->bnn.cpp:48]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %x_0_0_i, i4 0)" [./layer.h:41->bnn.cpp:48]   --->   Operation 46 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i9 %tmp to i10" [./layer.h:41->bnn.cpp:48]   --->   Operation 47 'zext' 'zext_ln41' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_s = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %x_0_0_i, i1 false)" [./layer.h:41->bnn.cpp:48]   --->   Operation 48 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln41_6 = zext i6 %tmp_s to i10" [./layer.h:41->bnn.cpp:48]   --->   Operation 49 'zext' 'zext_ln41_6' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.82ns)   --->   "%add_ln41 = add i10 %zext_ln41_6, %zext_ln41" [./layer.h:41->bnn.cpp:48]   --->   Operation 50 'add' 'add_ln41' <Predicate = (!icmp_ln39)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.76ns)   --->   "br label %.preheader.0.i" [./layer.h:40->bnn.cpp:48]   --->   Operation 51 'br' <Predicate = (!icmp_ln39)> <Delay = 1.76>
ST_2 : Operation 52 [2/2] (0.00ns)   --->   "call fastcc void @initialize_padded_me([1600 x i1]* %conv1_pooled_padded)" [bnn.cpp:53]   --->   Operation 52 'call' <Predicate = (icmp_ln39)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.07>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%y_0_0_i = phi i5 [ %add_ln40, %0 ], [ 0, %.preheader.preheader.0.i ]" [./layer.h:40->bnn.cpp:48]   --->   Operation 53 'phi' 'y_0_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.36ns)   --->   "%icmp_ln40 = icmp eq i5 %y_0_0_i, -14" [./layer.h:40->bnn.cpp:48]   --->   Operation 54 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18)"   --->   Operation 55 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.78ns)   --->   "%add_ln40 = add i5 %y_0_0_i, 1" [./layer.h:40->bnn.cpp:48]   --->   Operation 56 'add' 'add_ln40' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %icmp_ln40, label %.preheader1.0.i.loopexit, label %0" [./layer.h:40->bnn.cpp:48]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln41_7 = zext i5 %y_0_0_i to i10" [./layer.h:41->bnn.cpp:48]   --->   Operation 58 'zext' 'zext_ln41_7' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.73ns)   --->   "%add_ln41_4 = add i10 %add_ln41, %zext_ln41_7" [./layer.h:41->bnn.cpp:48]   --->   Operation 59 'add' 'add_ln41_4' <Predicate = (!icmp_ln40)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln41_8 = zext i10 %add_ln41_4 to i64" [./layer.h:41->bnn.cpp:48]   --->   Operation 60 'zext' 'zext_ln41_8' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%input_padded_0_addr = getelementptr [324 x i1]* %input_padded_0, i64 0, i64 %zext_ln41_8" [./layer.h:41->bnn.cpp:48]   --->   Operation 61 'getelementptr' 'input_padded_0_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (2.34ns)   --->   "store i1 true, i1* %input_padded_0_addr, align 1" [./layer.h:41->bnn.cpp:48]   --->   Operation 62 'store' <Predicate = (!icmp_ln40)> <Delay = 2.34> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "br label %.preheader.0.i" [./layer.h:40->bnn.cpp:48]   --->   Operation 63 'br' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "br label %.preheader1.0.i"   --->   Operation 64 'br' <Predicate = (icmp_ln40)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.76>
ST_4 : Operation 65 [1/2] (0.00ns)   --->   "call fastcc void @initialize_padded_me([1600 x i1]* %conv1_pooled_padded)" [bnn.cpp:53]   --->   Operation 65 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 66 [1/1] (1.76ns)   --->   "br label %.preheader1.0.i2" [./layer.h:23->bnn.cpp:65]   --->   Operation 66 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 3> <Delay = 1.78>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%x_0_0_i1 = phi i5 [ 0, %"initialize_padded_memory<1, 18, 1>.exit" ], [ %add_ln25, %.preheader1.0.i2.loopexit ]" [./layer.h:25->bnn.cpp:65]   --->   Operation 67 'phi' 'x_0_0_i1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.36ns)   --->   "%icmp_ln23 = icmp eq i5 %x_0_0_i1, -16" [./layer.h:23->bnn.cpp:65]   --->   Operation 68 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 69 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (1.78ns)   --->   "%add_ln25 = add i5 %x_0_0_i1, 1" [./layer.h:25->bnn.cpp:65]   --->   Operation 70 'add' 'add_ln25' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %"pad<1, 16>.exit", label %.preheader.preheader.0.i5" [./layer.h:23->bnn.cpp:65]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i5 %x_0_0_i1 to i10" [./layer.h:25->bnn.cpp:65]   --->   Operation 72 'zext' 'zext_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i5 %add_ln25 to i10" [./layer.h:24->bnn.cpp:65]   --->   Operation 73 'zext' 'zext_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (1.76ns)   --->   "br label %.preheader.0.i4" [./layer.h:24->bnn.cpp:65]   --->   Operation 74 'br' <Predicate = (!icmp_ln23)> <Delay = 1.76>
ST_5 : Operation 75 [2/2] (0.00ns)   --->   "call fastcc void @"conv<1, 16, 18>"([324 x i1]* %input_padded_0, [4096 x i1]* %conv1)" [bnn.cpp:66]   --->   Operation 75 'call' <Predicate = (icmp_ln23)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 4> <Delay = 5.50>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%y_0_0_i3 = phi i5 [ %add_ln25_1, %1 ], [ 0, %.preheader.preheader.0.i5 ]" [./layer.h:25->bnn.cpp:65]   --->   Operation 76 'phi' 'y_0_0_i3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (1.36ns)   --->   "%icmp_ln24 = icmp eq i5 %y_0_0_i3, -16" [./layer.h:24->bnn.cpp:65]   --->   Operation 77 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 78 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (1.78ns)   --->   "%add_ln25_1 = add i5 %y_0_0_i3, 1" [./layer.h:25->bnn.cpp:65]   --->   Operation 79 'add' 'add_ln25_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %.preheader1.0.i2.loopexit, label %1" [./layer.h:24->bnn.cpp:65]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_5 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %y_0_0_i3, i4 0)" [./layer.h:25->bnn.cpp:65]   --->   Operation 81 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln25_7 = zext i9 %tmp_5 to i10" [./layer.h:25->bnn.cpp:65]   --->   Operation 82 'zext' 'zext_ln25_7' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (1.82ns)   --->   "%add_ln25_8 = add i10 %zext_ln25_7, %zext_ln25" [./layer.h:25->bnn.cpp:65]   --->   Operation 83 'add' 'add_ln25_8' <Predicate = (!icmp_ln24)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln25_8 = zext i10 %add_ln25_8 to i64" [./layer.h:25->bnn.cpp:65]   --->   Operation 84 'zext' 'zext_ln25_8' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr [256 x i1]* %input_0, i64 0, i64 %zext_ln25_8" [./layer.h:25->bnn.cpp:65]   --->   Operation 85 'getelementptr' 'input_0_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 86 [2/2] (2.26ns)   --->   "%input_0_load = load i1* %input_0_addr, align 1" [./layer.h:25->bnn.cpp:65]   --->   Operation 86 'load' 'input_0_load' <Predicate = (!icmp_ln24)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_6 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %add_ln25_1, i4 0)" [./layer.h:25->bnn.cpp:65]   --->   Operation 87 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln25_9 = zext i9 %tmp_6 to i10" [./layer.h:25->bnn.cpp:65]   --->   Operation 88 'zext' 'zext_ln25_9' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_7 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %add_ln25_1, i1 false)" [./layer.h:25->bnn.cpp:65]   --->   Operation 89 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln25_10 = zext i6 %tmp_7 to i10" [./layer.h:25->bnn.cpp:65]   --->   Operation 90 'zext' 'zext_ln25_10' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25_9 = add i10 %zext_ln25_10, %zext_ln25_9" [./layer.h:25->bnn.cpp:65]   --->   Operation 91 'add' 'add_ln25_9' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 92 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln25_10 = add i10 %add_ln25_9, %zext_ln24" [./layer.h:25->bnn.cpp:65]   --->   Operation 92 'add' 'add_ln25_10' <Predicate = (!icmp_ln24)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "br label %.preheader1.0.i2"   --->   Operation 93 'br' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 4.61>
ST_7 : Operation 94 [1/2] (2.26ns)   --->   "%input_0_load = load i1* %input_0_addr, align 1" [./layer.h:25->bnn.cpp:65]   --->   Operation 94 'load' 'input_0_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln25_11 = zext i10 %add_ln25_10 to i64" [./layer.h:25->bnn.cpp:65]   --->   Operation 95 'zext' 'zext_ln25_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%input_padded_0_addr_1 = getelementptr [324 x i1]* %input_padded_0, i64 0, i64 %zext_ln25_11" [./layer.h:25->bnn.cpp:65]   --->   Operation 96 'getelementptr' 'input_padded_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (2.34ns)   --->   "store i1 %input_0_load, i1* %input_padded_0_addr_1, align 1" [./layer.h:25->bnn.cpp:65]   --->   Operation 97 'store' <Predicate = true> <Delay = 2.34> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "br label %.preheader.0.i4" [./layer.h:24->bnn.cpp:65]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 0.00>
ST_8 : Operation 99 [1/2] (0.00ns)   --->   "call fastcc void @"conv<1, 16, 18>"([324 x i1]* %input_padded_0, [4096 x i1]* %conv1)" [bnn.cpp:66]   --->   Operation 99 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 5> <Delay = 0.00>
ST_9 : Operation 100 [2/2] (0.00ns)   --->   "call fastcc void @"max_pool<16, 16>"([4096 x i1]* %conv1, [1024 x i1]* %conv1_pooled)" [bnn.cpp:68]   --->   Operation 100 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 6> <Delay = 0.00>
ST_10 : Operation 101 [1/2] (0.00ns)   --->   "call fastcc void @"max_pool<16, 16>"([4096 x i1]* %conv1, [1024 x i1]* %conv1_pooled)" [bnn.cpp:68]   --->   Operation 101 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 7> <Delay = 0.00>
ST_11 : Operation 102 [2/2] (0.00ns)   --->   "call fastcc void @"pad<16, 8>"([1024 x i1]* %conv1_pooled, [1600 x i1]* %conv1_pooled_padded)" [bnn.cpp:71]   --->   Operation 102 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 8> <Delay = 0.00>
ST_12 : Operation 103 [1/2] (0.00ns)   --->   "call fastcc void @"pad<16, 8>"([1024 x i1]* %conv1_pooled, [1600 x i1]* %conv1_pooled_padded)" [bnn.cpp:71]   --->   Operation 103 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 9> <Delay = 0.00>
ST_13 : Operation 104 [2/2] (0.00ns)   --->   "call fastcc void @"conv<16, 32, 10>"([1600 x i1]* %conv1_pooled_padded, [2048 x i1]* %conv2)" [bnn.cpp:72]   --->   Operation 104 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 10> <Delay = 0.00>
ST_14 : Operation 105 [1/2] (0.00ns)   --->   "call fastcc void @"conv<16, 32, 10>"([1600 x i1]* %conv1_pooled_padded, [2048 x i1]* %conv2)" [bnn.cpp:72]   --->   Operation 105 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 11> <Delay = 0.00>
ST_15 : Operation 106 [2/2] (0.00ns)   --->   "call fastcc void @"max_pool<32, 8>"([2048 x i1]* %conv2, [512 x i1]* %conv2_pooled)" [bnn.cpp:74]   --->   Operation 106 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 12> <Delay = 0.00>
ST_16 : Operation 107 [1/2] (0.00ns)   --->   "call fastcc void @"max_pool<32, 8>"([2048 x i1]* %conv2, [512 x i1]* %conv2_pooled)" [bnn.cpp:74]   --->   Operation 107 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 13> <Delay = 0.00>
ST_17 : Operation 108 [2/2] (0.00ns)   --->   "call fastcc void @flatten([512 x i1]* %conv2_pooled, [512 x i1]* %reshaped)" [bnn.cpp:76]   --->   Operation 108 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 14> <Delay = 1.76>
ST_18 : Operation 109 [1/2] (0.00ns)   --->   "call fastcc void @flatten([512 x i1]* %conv2_pooled, [512 x i1]* %reshaped)" [bnn.cpp:76]   --->   Operation 109 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 110 [1/1] (1.76ns)   --->   "br label %2" [./layer.h:164->bnn.cpp:79]   --->   Operation 110 'br' <Predicate = true> <Delay = 1.76>

State 19 <SV = 15> <Delay = 1.82>
ST_19 : Operation 111 [1/1] (0.00ns)   --->   "%n_0_i = phi i9 [ 0, %"pad<1, 16>.exit" ], [ %n, %_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i ]"   --->   Operation 111 'phi' 'n_0_i' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 112 [1/1] (1.66ns)   --->   "%icmp_ln164 = icmp eq i9 %n_0_i, -256" [./layer.h:164->bnn.cpp:79]   --->   Operation 112 'icmp' 'icmp_ln164' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 113 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 113 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 114 [1/1] (1.82ns)   --->   "%n = add i9 %n_0_i, 1" [./layer.h:164->bnn.cpp:79]   --->   Operation 114 'add' 'n' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 115 [1/1] (0.00ns)   --->   "br i1 %icmp_ln164, label %"dense<512, 256>.exit.preheader", label %.preheader.preheader.i" [./layer.h:164->bnn.cpp:79]   --->   Operation 115 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln168 = zext i9 %n_0_i to i64" [./layer.h:168->bnn.cpp:79]   --->   Operation 116 'zext' 'zext_ln168' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_19 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln166 = zext i9 %n_0_i to i19" [./layer.h:166->bnn.cpp:79]   --->   Operation 117 'zext' 'zext_ln166' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_19 : Operation 118 [1/1] (1.76ns)   --->   "br label %.preheader.i" [./layer.h:166->bnn.cpp:79]   --->   Operation 118 'br' <Predicate = (!icmp_ln164)> <Delay = 1.76>
ST_19 : Operation 119 [1/1] (1.76ns)   --->   "br label %"dense<512, 256>.exit"" [./layer.h:130->bnn.cpp:80]   --->   Operation 119 'br' <Predicate = (icmp_ln164)> <Delay = 1.76>

State 20 <SV = 16> <Delay = 5.39>
ST_20 : Operation 120 [1/1] (0.00ns)   --->   "%p_04_0_i = phi i10 [ %accum_V, %3 ], [ 0, %.preheader.preheader.i ]"   --->   Operation 120 'phi' 'p_04_0_i' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 121 [1/1] (0.00ns)   --->   "%m_0_i = phi i10 [ %m_1, %3 ], [ 0, %.preheader.preheader.i ]"   --->   Operation 121 'phi' 'm_0_i' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 122 [1/1] (1.77ns)   --->   "%icmp_ln166 = icmp eq i10 %m_0_i, -512" [./layer.h:166->bnn.cpp:79]   --->   Operation 122 'icmp' 'icmp_ln166' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 123 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 123 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 124 [1/1] (1.73ns)   --->   "%m_1 = add i10 %m_0_i, 1" [./layer.h:166->bnn.cpp:79]   --->   Operation 124 'add' 'm_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %icmp_ln166, label %_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i, label %3" [./layer.h:166->bnn.cpp:79]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln168_1 = zext i10 %m_0_i to i64" [./layer.h:168->bnn.cpp:79]   --->   Operation 126 'zext' 'zext_ln168_1' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_20 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_8 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %m_0_i, i8 0)" [./layer.h:168->bnn.cpp:79]   --->   Operation 127 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_20 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln168_4 = zext i18 %tmp_8 to i19" [./layer.h:168->bnn.cpp:79]   --->   Operation 128 'zext' 'zext_ln168_4' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_20 : Operation 129 [1/1] (2.13ns)   --->   "%add_ln168 = add i19 %zext_ln166, %zext_ln168_4" [./layer.h:168->bnn.cpp:79]   --->   Operation 129 'add' 'add_ln168' <Predicate = (!icmp_ln166)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln168_5 = zext i19 %add_ln168 to i64" [./layer.h:168->bnn.cpp:79]   --->   Operation 130 'zext' 'zext_ln168_5' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_20 : Operation 131 [1/1] (0.00ns)   --->   "%w_fc1_addr = getelementptr [131072 x i1]* @w_fc1, i64 0, i64 %zext_ln168_5" [./layer.h:168->bnn.cpp:79]   --->   Operation 131 'getelementptr' 'w_fc1_addr' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_20 : Operation 132 [1/1] (0.00ns)   --->   "%reshaped_addr = getelementptr [512 x i1]* %reshaped, i64 0, i64 %zext_ln168_1" [./layer.h:168->bnn.cpp:79]   --->   Operation 132 'getelementptr' 'reshaped_addr' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_20 : Operation 133 [2/2] (2.56ns)   --->   "%reshaped_load = load i1* %reshaped_addr, align 1" [./layer.h:168->bnn.cpp:79]   --->   Operation 133 'load' 'reshaped_load' <Predicate = (!icmp_ln166)> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_20 : Operation 134 [2/2] (3.25ns)   --->   "%w_fc1_load = load i1* %w_fc1_addr, align 1" [./layer.h:168->bnn.cpp:79]   --->   Operation 134 'load' 'w_fc1_load' <Predicate = (!icmp_ln166)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 2560> <ROM>
ST_20 : Operation 135 [1/1] (0.00ns)   --->   "%shl_ln = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %p_04_0_i, i1 false)" [./layer.h:170->bnn.cpp:79]   --->   Operation 135 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_20 : Operation 136 [1/1] (1.63ns)   --->   "%add_ln1503 = add i11 %shl_ln, -512" [./layer.h:170->bnn.cpp:79]   --->   Operation 136 'add' 'add_ln1503' <Predicate = (icmp_ln166)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 137 [1/1] (0.00ns)   --->   "%dense1_V_addr_1 = getelementptr [256 x i11]* %dense1_V, i64 0, i64 %zext_ln168" [./layer.h:170->bnn.cpp:79]   --->   Operation 137 'getelementptr' 'dense1_V_addr_1' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_20 : Operation 138 [1/1] (3.25ns)   --->   "store i11 %add_ln1503, i11* %dense1_V_addr_1, align 2" [./layer.h:170->bnn.cpp:79]   --->   Operation 138 'store' <Predicate = (icmp_ln166)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_20 : Operation 139 [1/1] (0.00ns)   --->   "br label %2" [./layer.h:164->bnn.cpp:79]   --->   Operation 139 'br' <Predicate = (icmp_ln166)> <Delay = 0.00>

State 21 <SV = 17> <Delay = 4.98>
ST_21 : Operation 140 [1/2] (2.56ns)   --->   "%reshaped_load = load i1* %reshaped_addr, align 1" [./layer.h:168->bnn.cpp:79]   --->   Operation 140 'load' 'reshaped_load' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_21 : Operation 141 [1/2] (3.25ns)   --->   "%w_fc1_load = load i1* %w_fc1_addr, align 1" [./layer.h:168->bnn.cpp:79]   --->   Operation 141 'load' 'w_fc1_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 2560> <ROM>
ST_21 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node accum_V)   --->   "%xor_ln168 = xor i1 %w_fc1_load, true" [./layer.h:168->bnn.cpp:79]   --->   Operation 142 'xor' 'xor_ln168' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node accum_V)   --->   "%xor_ln168_1 = xor i1 %reshaped_load, %xor_ln168" [./layer.h:168->bnn.cpp:79]   --->   Operation 143 'xor' 'xor_ln168_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node accum_V)   --->   "%zext_ln700 = zext i1 %xor_ln168_1 to i10" [./layer.h:168->bnn.cpp:79]   --->   Operation 144 'zext' 'zext_ln700' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 145 [1/1] (1.73ns) (out node of the LUT)   --->   "%accum_V = add i10 %zext_ln700, %p_04_0_i" [./layer.h:168->bnn.cpp:79]   --->   Operation 145 'add' 'accum_V' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 146 [1/1] (0.00ns)   --->   "br label %.preheader.i" [./layer.h:166->bnn.cpp:79]   --->   Operation 146 'br' <Predicate = true> <Delay = 0.00>

State 22 <SV = 16> <Delay = 3.25>
ST_22 : Operation 147 [1/1] (0.00ns)   --->   "%m_0_i7 = phi i9 [ %m, %4 ], [ 0, %"dense<512, 256>.exit.preheader" ]"   --->   Operation 147 'phi' 'm_0_i7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 148 [1/1] (1.66ns)   --->   "%icmp_ln130 = icmp eq i9 %m_0_i7, -256" [./layer.h:130->bnn.cpp:80]   --->   Operation 148 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 149 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 149 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 150 [1/1] (1.82ns)   --->   "%m = add i9 %m_0_i7, 1" [./layer.h:130->bnn.cpp:80]   --->   Operation 150 'add' 'm' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 151 [1/1] (0.00ns)   --->   "br i1 %icmp_ln130, label %"sign<256>.exit.preheader", label %4" [./layer.h:130->bnn.cpp:80]   --->   Operation 151 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i9 %m_0_i7 to i64" [./layer.h:131->bnn.cpp:80]   --->   Operation 152 'zext' 'zext_ln131' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_22 : Operation 153 [1/1] (0.00ns)   --->   "%dense1_V_addr = getelementptr [256 x i11]* %dense1_V, i64 0, i64 %zext_ln131" [./layer.h:131->bnn.cpp:80]   --->   Operation 153 'getelementptr' 'dense1_V_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_22 : Operation 154 [2/2] (3.25ns)   --->   "%dense1_V_load = load i11* %dense1_V_addr, align 2" [./layer.h:131->bnn.cpp:80]   --->   Operation 154 'load' 'dense1_V_load' <Predicate = (!icmp_ln130)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_22 : Operation 155 [1/1] (1.76ns)   --->   "br label %"sign<256>.exit"" [./layer.h:164->bnn.cpp:81]   --->   Operation 155 'br' <Predicate = (icmp_ln130)> <Delay = 1.76>

State 23 <SV = 17> <Delay = 7.40>
ST_23 : Operation 156 [1/2] (3.25ns)   --->   "%dense1_V_load = load i11* %dense1_V_addr, align 2" [./layer.h:131->bnn.cpp:80]   --->   Operation 156 'load' 'dense1_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_23 : Operation 157 [1/1] (1.88ns)   --->   "%icmp_ln895 = icmp sgt i11 %dense1_V_load, 0" [./layer.h:131->bnn.cpp:80]   --->   Operation 157 'icmp' 'icmp_ln895' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 158 [1/1] (0.00ns)   --->   "%signed1_addr = getelementptr [256 x i1]* %signed1, i64 0, i64 %zext_ln131" [./layer.h:131->bnn.cpp:80]   --->   Operation 158 'getelementptr' 'signed1_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 159 [1/1] (2.26ns)   --->   "store i1 %icmp_ln895, i1* %signed1_addr, align 1" [./layer.h:131->bnn.cpp:80]   --->   Operation 159 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_23 : Operation 160 [1/1] (0.00ns)   --->   "br label %"dense<512, 256>.exit"" [./layer.h:130->bnn.cpp:80]   --->   Operation 160 'br' <Predicate = true> <Delay = 0.00>

State 24 <SV = 17> <Delay = 2.32>
ST_24 : Operation 161 [1/1] (0.00ns)   --->   "%n_0_i9 = phi i4 [ %n_1, %_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i28 ], [ 0, %"sign<256>.exit.preheader" ]"   --->   Operation 161 'phi' 'n_0_i9' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 162 [1/1] (1.30ns)   --->   "%icmp_ln164_1 = icmp eq i4 %n_0_i9, -6" [./layer.h:164->bnn.cpp:81]   --->   Operation 162 'icmp' 'icmp_ln164_1' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 163 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 163 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 164 [1/1] (1.73ns)   --->   "%n_1 = add i4 %n_0_i9, 1" [./layer.h:164->bnn.cpp:81]   --->   Operation 164 'add' 'n_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 165 [1/1] (0.00ns)   --->   "br i1 %icmp_ln164_1, label %"dense<256, 10>.exit", label %.preheader.preheader.i12" [./layer.h:164->bnn.cpp:81]   --->   Operation 165 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln168_2 = zext i4 %n_0_i9 to i64" [./layer.h:168->bnn.cpp:81]   --->   Operation 166 'zext' 'zext_ln168_2' <Predicate = (!icmp_ln164_1)> <Delay = 0.00>
ST_24 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln166_1 = zext i4 %n_0_i9 to i13" [./layer.h:166->bnn.cpp:81]   --->   Operation 167 'zext' 'zext_ln166_1' <Predicate = (!icmp_ln164_1)> <Delay = 0.00>
ST_24 : Operation 168 [1/1] (1.76ns)   --->   "br label %.preheader.i16" [./layer.h:166->bnn.cpp:81]   --->   Operation 168 'br' <Predicate = (!icmp_ln164_1)> <Delay = 1.76>
ST_24 : Operation 169 [1/1] (0.00ns)   --->   "%dense2_V_addr = getelementptr [10 x i10]* %dense2_V, i64 0, i64 0" [./layer.h:141->bnn.cpp:82]   --->   Operation 169 'getelementptr' 'dense2_V_addr' <Predicate = (icmp_ln164_1)> <Delay = 0.00>
ST_24 : Operation 170 [2/2] (2.32ns)   --->   "%dense2_V_load = load i10* %dense2_V_addr, align 2" [./layer.h:142->bnn.cpp:82]   --->   Operation 170 'load' 'dense2_V_load' <Predicate = (icmp_ln164_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>

State 25 <SV = 18> <Delay = 7.06>
ST_25 : Operation 171 [1/1] (0.00ns)   --->   "%p_04_0_i13 = phi i9 [ %accum_V_2, %5 ], [ 0, %.preheader.preheader.i12 ]"   --->   Operation 171 'phi' 'p_04_0_i13' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 172 [1/1] (0.00ns)   --->   "%m_0_i14 = phi i9 [ %m_2, %5 ], [ 0, %.preheader.preheader.i12 ]"   --->   Operation 172 'phi' 'm_0_i14' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 173 [1/1] (1.66ns)   --->   "%icmp_ln166_1 = icmp eq i9 %m_0_i14, -256" [./layer.h:166->bnn.cpp:81]   --->   Operation 173 'icmp' 'icmp_ln166_1' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 174 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 174 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 175 [1/1] (1.82ns)   --->   "%m_2 = add i9 %m_0_i14, 1" [./layer.h:166->bnn.cpp:81]   --->   Operation 175 'add' 'm_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 176 [1/1] (0.00ns)   --->   "br i1 %icmp_ln166_1, label %_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i28, label %5" [./layer.h:166->bnn.cpp:81]   --->   Operation 176 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln168_3 = zext i9 %m_0_i14 to i64" [./layer.h:168->bnn.cpp:81]   --->   Operation 177 'zext' 'zext_ln168_3' <Predicate = (!icmp_ln166_1)> <Delay = 0.00>
ST_25 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_9 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %m_0_i14, i3 0)" [./layer.h:168->bnn.cpp:81]   --->   Operation 178 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln166_1)> <Delay = 0.00>
ST_25 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln168_6 = zext i12 %tmp_9 to i13" [./layer.h:168->bnn.cpp:81]   --->   Operation 179 'zext' 'zext_ln168_6' <Predicate = (!icmp_ln166_1)> <Delay = 0.00>
ST_25 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_10 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %m_0_i14, i1 false)" [./layer.h:168->bnn.cpp:81]   --->   Operation 180 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln166_1)> <Delay = 0.00>
ST_25 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln168_7 = zext i10 %tmp_10 to i13" [./layer.h:168->bnn.cpp:81]   --->   Operation 181 'zext' 'zext_ln168_7' <Predicate = (!icmp_ln166_1)> <Delay = 0.00>
ST_25 : Operation 182 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln168_1 = add i13 %zext_ln168_7, %zext_ln168_6" [./layer.h:168->bnn.cpp:81]   --->   Operation 182 'add' 'add_ln168_1' <Predicate = (!icmp_ln166_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 183 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln168_2 = add i13 %add_ln168_1, %zext_ln166_1" [./layer.h:168->bnn.cpp:81]   --->   Operation 183 'add' 'add_ln168_2' <Predicate = (!icmp_ln166_1)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln168_8 = zext i13 %add_ln168_2 to i64" [./layer.h:168->bnn.cpp:81]   --->   Operation 184 'zext' 'zext_ln168_8' <Predicate = (!icmp_ln166_1)> <Delay = 0.00>
ST_25 : Operation 185 [1/1] (0.00ns)   --->   "%w_fc2_addr = getelementptr [2560 x i1]* @w_fc2, i64 0, i64 %zext_ln168_8" [./layer.h:168->bnn.cpp:81]   --->   Operation 185 'getelementptr' 'w_fc2_addr' <Predicate = (!icmp_ln166_1)> <Delay = 0.00>
ST_25 : Operation 186 [1/1] (0.00ns)   --->   "%signed1_addr_1 = getelementptr [256 x i1]* %signed1, i64 0, i64 %zext_ln168_3" [./layer.h:168->bnn.cpp:81]   --->   Operation 186 'getelementptr' 'signed1_addr_1' <Predicate = (!icmp_ln166_1)> <Delay = 0.00>
ST_25 : Operation 187 [2/2] (2.26ns)   --->   "%signed1_load = load i1* %signed1_addr_1, align 1" [./layer.h:168->bnn.cpp:81]   --->   Operation 187 'load' 'signed1_load' <Predicate = (!icmp_ln166_1)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_25 : Operation 188 [2/2] (3.25ns)   --->   "%w_fc2_load = load i1* %w_fc2_addr, align 1" [./layer.h:168->bnn.cpp:81]   --->   Operation 188 'load' 'w_fc2_load' <Predicate = (!icmp_ln166_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 2560> <ROM>
ST_25 : Operation 189 [1/1] (0.00ns)   --->   "%shl_ln1503_1 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_04_0_i13, i1 false)" [./layer.h:170->bnn.cpp:81]   --->   Operation 189 'bitconcatenate' 'shl_ln1503_1' <Predicate = (icmp_ln166_1)> <Delay = 0.00>
ST_25 : Operation 190 [1/1] (1.73ns)   --->   "%add_ln1503_1 = add i10 %shl_ln1503_1, -256" [./layer.h:170->bnn.cpp:81]   --->   Operation 190 'add' 'add_ln1503_1' <Predicate = (icmp_ln166_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 191 [1/1] (0.00ns)   --->   "%dense2_V_addr_2 = getelementptr [10 x i10]* %dense2_V, i64 0, i64 %zext_ln168_2" [./layer.h:170->bnn.cpp:81]   --->   Operation 191 'getelementptr' 'dense2_V_addr_2' <Predicate = (icmp_ln166_1)> <Delay = 0.00>
ST_25 : Operation 192 [1/1] (2.32ns)   --->   "store i10 %add_ln1503_1, i10* %dense2_V_addr_2, align 2" [./layer.h:170->bnn.cpp:81]   --->   Operation 192 'store' <Predicate = (icmp_ln166_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_25 : Operation 193 [1/1] (0.00ns)   --->   "br label %"sign<256>.exit"" [./layer.h:164->bnn.cpp:81]   --->   Operation 193 'br' <Predicate = (icmp_ln166_1)> <Delay = 0.00>

State 26 <SV = 19> <Delay = 5.07>
ST_26 : Operation 194 [1/2] (2.26ns)   --->   "%signed1_load = load i1* %signed1_addr_1, align 1" [./layer.h:168->bnn.cpp:81]   --->   Operation 194 'load' 'signed1_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_26 : Operation 195 [1/2] (3.25ns)   --->   "%w_fc2_load = load i1* %w_fc2_addr, align 1" [./layer.h:168->bnn.cpp:81]   --->   Operation 195 'load' 'w_fc2_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 2560> <ROM>
ST_26 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node accum_V_2)   --->   "%xor_ln168_2 = xor i1 %w_fc2_load, true" [./layer.h:168->bnn.cpp:81]   --->   Operation 196 'xor' 'xor_ln168_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node accum_V_2)   --->   "%xor_ln168_3 = xor i1 %signed1_load, %xor_ln168_2" [./layer.h:168->bnn.cpp:81]   --->   Operation 197 'xor' 'xor_ln168_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node accum_V_2)   --->   "%zext_ln700_1 = zext i1 %xor_ln168_3 to i9" [./layer.h:168->bnn.cpp:81]   --->   Operation 198 'zext' 'zext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 199 [1/1] (1.82ns) (out node of the LUT)   --->   "%accum_V_2 = add i9 %p_04_0_i13, %zext_ln700_1" [./layer.h:168->bnn.cpp:81]   --->   Operation 199 'add' 'accum_V_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 200 [1/1] (0.00ns)   --->   "br label %.preheader.i16" [./layer.h:166->bnn.cpp:81]   --->   Operation 200 'br' <Predicate = true> <Delay = 0.00>

State 27 <SV = 18> <Delay = 2.32>
ST_27 : Operation 201 [1/2] (2.32ns)   --->   "%dense2_V_load = load i10* %dense2_V_addr, align 2" [./layer.h:142->bnn.cpp:82]   --->   Operation 201 'load' 'dense2_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_27 : Operation 202 [1/1] (0.00ns)   --->   "%max_V = sext i10 %dense2_V_load to i16" [./layer.h:142->bnn.cpp:82]   --->   Operation 202 'sext' 'max_V' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 203 [1/1] (1.76ns)   --->   "br label %6" [./layer.h:144->bnn.cpp:82]   --->   Operation 203 'br' <Predicate = true> <Delay = 1.76>

State 28 <SV = 19> <Delay = 2.32>
ST_28 : Operation 204 [1/1] (0.00ns)   --->   "%agg_result_V_0_i = phi i4 [ 0, %"dense<256, 10>.exit" ], [ %select_ln145, %._crit_edge.i ]" [./layer.h:145->bnn.cpp:82]   --->   Operation 204 'phi' 'agg_result_V_0_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 205 [1/1] (0.00ns)   --->   "%p_012_0_i = phi i16 [ %max_V, %"dense<256, 10>.exit" ], [ %select_ln145_1, %._crit_edge.i ]"   --->   Operation 205 'phi' 'p_012_0_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 206 [1/1] (0.00ns)   --->   "%max_id_V = phi i4 [ 1, %"dense<256, 10>.exit" ], [ %i, %._crit_edge.i ]"   --->   Operation 206 'phi' 'max_id_V' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 207 [1/1] (1.30ns)   --->   "%icmp_ln144 = icmp eq i4 %max_id_V, -6" [./layer.h:144->bnn.cpp:82]   --->   Operation 207 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 208 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"   --->   Operation 208 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 209 [1/1] (0.00ns)   --->   "br i1 %icmp_ln144, label %argmax.exit, label %._crit_edge.i" [./layer.h:144->bnn.cpp:82]   --->   Operation 209 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i4 %max_id_V to i64" [./layer.h:145->bnn.cpp:82]   --->   Operation 210 'zext' 'zext_ln145' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_28 : Operation 211 [1/1] (0.00ns)   --->   "%dense2_V_addr_1 = getelementptr [10 x i10]* %dense2_V, i64 0, i64 %zext_ln145" [./layer.h:145->bnn.cpp:82]   --->   Operation 211 'getelementptr' 'dense2_V_addr_1' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_28 : Operation 212 [2/2] (2.32ns)   --->   "%dense2_V_load_1 = load i10* %dense2_V_addr_1, align 2" [./layer.h:145->bnn.cpp:82]   --->   Operation 212 'load' 'dense2_V_load_1' <Predicate = (!icmp_ln144)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_28 : Operation 213 [1/1] (0.00ns)   --->   "ret i4 %agg_result_V_0_i" [bnn.cpp:84]   --->   Operation 213 'ret' <Predicate = (icmp_ln144)> <Delay = 0.00>

State 29 <SV = 20> <Delay = 5.77>
ST_29 : Operation 214 [1/2] (2.32ns)   --->   "%dense2_V_load_1 = load i10* %dense2_V_addr_1, align 2" [./layer.h:145->bnn.cpp:82]   --->   Operation 214 'load' 'dense2_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_29 : Operation 215 [1/1] (0.00ns)   --->   "%max_V_1 = sext i10 %dense2_V_load_1 to i16" [./layer.h:145->bnn.cpp:82]   --->   Operation 215 'sext' 'max_V_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 216 [1/1] (2.42ns)   --->   "%icmp_ln895_1 = icmp sgt i16 %max_V_1, %p_012_0_i" [./layer.h:145->bnn.cpp:82]   --->   Operation 216 'icmp' 'icmp_ln895_1' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 217 [1/1] (1.02ns)   --->   "%select_ln145 = select i1 %icmp_ln895_1, i4 %max_id_V, i4 %agg_result_V_0_i" [./layer.h:145->bnn.cpp:82]   --->   Operation 217 'select' 'select_ln145' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 218 [1/1] (0.80ns)   --->   "%select_ln145_1 = select i1 %icmp_ln895_1, i16 %max_V_1, i16 %p_012_0_i" [./layer.h:145->bnn.cpp:82]   --->   Operation 218 'select' 'select_ln145_1' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 219 [1/1] (1.73ns)   --->   "%i = add i4 %max_id_V, 1" [./layer.h:144->bnn.cpp:82]   --->   Operation 219 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 220 [1/1] (0.00ns)   --->   "br label %6" [./layer.h:144->bnn.cpp:82]   --->   Operation 220 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('x_0_0_i', ./layer.h:39->bnn.cpp:48) with incoming values : ('add_ln39', ./layer.h:39->bnn.cpp:48) [26]  (1.77 ns)

 <State 2>: 1.82ns
The critical path consists of the following:
	'phi' operation ('x_0_0_i', ./layer.h:39->bnn.cpp:48) with incoming values : ('add_ln39', ./layer.h:39->bnn.cpp:48) [26]  (0 ns)
	'add' operation ('add_ln41', ./layer.h:41->bnn.cpp:48) [36]  (1.82 ns)

 <State 3>: 4.08ns
The critical path consists of the following:
	'phi' operation ('y_0_0_i', ./layer.h:40->bnn.cpp:48) with incoming values : ('add_ln40', ./layer.h:40->bnn.cpp:48) [39]  (0 ns)
	'add' operation ('add_ln41_4', ./layer.h:41->bnn.cpp:48) [46]  (1.73 ns)
	'getelementptr' operation ('input_padded_0_addr', ./layer.h:41->bnn.cpp:48) [48]  (0 ns)
	'store' operation ('store_ln41', ./layer.h:41->bnn.cpp:48) of constant 1 on array 'input_padded[0]', bnn.cpp:47 [49]  (2.35 ns)

 <State 4>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('x_0_0_i1', ./layer.h:25->bnn.cpp:65) with incoming values : ('add_ln25', ./layer.h:25->bnn.cpp:65) [57]  (1.77 ns)

 <State 5>: 1.78ns
The critical path consists of the following:
	'phi' operation ('x_0_0_i1', ./layer.h:25->bnn.cpp:65) with incoming values : ('add_ln25', ./layer.h:25->bnn.cpp:65) [57]  (0 ns)
	'add' operation ('add_ln25', ./layer.h:25->bnn.cpp:65) [60]  (1.78 ns)

 <State 6>: 5.51ns
The critical path consists of the following:
	'phi' operation ('y_0_0_i3', ./layer.h:25->bnn.cpp:65) with incoming values : ('add_ln25_1', ./layer.h:25->bnn.cpp:65) [67]  (0 ns)
	'add' operation ('add_ln25_1', ./layer.h:25->bnn.cpp:65) [70]  (1.78 ns)
	'add' operation ('add_ln25_9', ./layer.h:25->bnn.cpp:65) [83]  (0 ns)
	'add' operation ('add_ln25_10', ./layer.h:25->bnn.cpp:65) [84]  (3.73 ns)

 <State 7>: 4.61ns
The critical path consists of the following:
	'load' operation ('input_0_load', ./layer.h:25->bnn.cpp:65) on array 'input_0' [78]  (2.27 ns)
	'store' operation ('store_ln25', ./layer.h:25->bnn.cpp:65) of variable 'input_0_load', ./layer.h:25->bnn.cpp:65 on array 'input_padded[0]', bnn.cpp:47 [87]  (2.35 ns)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('n') with incoming values : ('n', ./layer.h:164->bnn.cpp:79) [100]  (1.77 ns)

 <State 19>: 1.82ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n', ./layer.h:164->bnn.cpp:79) [100]  (0 ns)
	'add' operation ('n', ./layer.h:164->bnn.cpp:79) [103]  (1.82 ns)

 <State 20>: 5.39ns
The critical path consists of the following:
	'phi' operation ('m') with incoming values : ('m', ./layer.h:166->bnn.cpp:79) [111]  (0 ns)
	'add' operation ('add_ln168', ./layer.h:168->bnn.cpp:79) [120]  (2.14 ns)
	'getelementptr' operation ('w_fc1_addr', ./layer.h:168->bnn.cpp:79) [122]  (0 ns)
	'load' operation ('w_fc1_load', ./layer.h:168->bnn.cpp:79) on array 'w_fc1' [125]  (3.25 ns)

 <State 21>: 4.98ns
The critical path consists of the following:
	'load' operation ('w_fc1_load', ./layer.h:168->bnn.cpp:79) on array 'w_fc1' [125]  (3.25 ns)
	'xor' operation ('xor_ln168', ./layer.h:168->bnn.cpp:79) [126]  (0 ns)
	'xor' operation ('op2', ./layer.h:168->bnn.cpp:79) [127]  (0 ns)
	'add' operation ('accum.V', ./layer.h:168->bnn.cpp:79) [129]  (1.73 ns)

 <State 22>: 3.25ns
The critical path consists of the following:
	'phi' operation ('m') with incoming values : ('m', ./layer.h:130->bnn.cpp:80) [140]  (0 ns)
	'getelementptr' operation ('dense1_V_addr', ./layer.h:131->bnn.cpp:80) [147]  (0 ns)
	'load' operation ('dense1_V_load', ./layer.h:131->bnn.cpp:80) on array 'dense1.V', bnn.cpp:59 [148]  (3.25 ns)

 <State 23>: 7.4ns
The critical path consists of the following:
	'load' operation ('dense1_V_load', ./layer.h:131->bnn.cpp:80) on array 'dense1.V', bnn.cpp:59 [148]  (3.25 ns)
	'icmp' operation ('icmp_ln895', ./layer.h:131->bnn.cpp:80) [149]  (1.88 ns)
	'store' operation ('store_ln131', ./layer.h:131->bnn.cpp:80) of variable 'icmp_ln895', ./layer.h:131->bnn.cpp:80 on array 'input', bnn.cpp:60 [151]  (2.27 ns)

 <State 24>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('dense2_V_addr', ./layer.h:141->bnn.cpp:82) [197]  (0 ns)
	'load' operation ('dense2_V_load', ./layer.h:142->bnn.cpp:82) on array 'dense2.V', bnn.cpp:61 [198]  (2.32 ns)

 <State 25>: 7.07ns
The critical path consists of the following:
	'phi' operation ('m') with incoming values : ('m', ./layer.h:166->bnn.cpp:81) [167]  (0 ns)
	'add' operation ('add_ln168_1', ./layer.h:168->bnn.cpp:81) [178]  (0 ns)
	'add' operation ('add_ln168_2', ./layer.h:168->bnn.cpp:81) [179]  (3.82 ns)
	'getelementptr' operation ('w_fc2_addr', ./layer.h:168->bnn.cpp:81) [181]  (0 ns)
	'load' operation ('w_fc2_load', ./layer.h:168->bnn.cpp:81) on array 'w_fc2' [184]  (3.25 ns)

 <State 26>: 5.08ns
The critical path consists of the following:
	'load' operation ('w_fc2_load', ./layer.h:168->bnn.cpp:81) on array 'w_fc2' [184]  (3.25 ns)
	'xor' operation ('xor_ln168_2', ./layer.h:168->bnn.cpp:81) [185]  (0 ns)
	'xor' operation ('op2', ./layer.h:168->bnn.cpp:81) [186]  (0 ns)
	'add' operation ('accum.V', ./layer.h:168->bnn.cpp:81) [188]  (1.82 ns)

 <State 27>: 2.32ns
The critical path consists of the following:
	'load' operation ('dense2_V_load', ./layer.h:142->bnn.cpp:82) on array 'dense2.V', bnn.cpp:61 [198]  (2.32 ns)

 <State 28>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./layer.h:144->bnn.cpp:82) [204]  (0 ns)
	'getelementptr' operation ('dense2_V_addr_1', ./layer.h:145->bnn.cpp:82) [210]  (0 ns)
	'load' operation ('dense2_V_load_1', ./layer.h:145->bnn.cpp:82) on array 'dense2.V', bnn.cpp:61 [211]  (2.32 ns)

 <State 29>: 5.77ns
The critical path consists of the following:
	'load' operation ('dense2_V_load_1', ./layer.h:145->bnn.cpp:82) on array 'dense2.V', bnn.cpp:61 [211]  (2.32 ns)
	'icmp' operation ('icmp_ln895_1', ./layer.h:145->bnn.cpp:82) [213]  (2.43 ns)
	'select' operation ('select_ln145', ./layer.h:145->bnn.cpp:82) [214]  (1.02 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
