#ifndef __CUIF_LTE_RX_BRP_DL_CC_RPT_H__
#define __CUIF_LTE_RX_BRP_DL_CC_RPT_H__

// ----------------- CUIF_LTE_RX_BRP_DL_CC_RPT Register Definition -------------------
typedef volatile struct {
    kal_uint32 CUIF_DCI_RA;                                                               // 0x0000
    kal_uint32 CUIF_DCI_PI;                                                               // 0x0004
    kal_uint32 CUIF_DCI_SI;                                                               // 0x0008
    kal_uint32 CUIF_DCI_C_SPS_TC0;                                                        // 0x000C
    kal_uint32 CUIF_DCI_C_SPS_TC1;                                                        // 0x0010
    kal_uint32 CUIF_DCI_C_SPS_TC2;                                                        // 0x0014
    kal_uint32 CUIF_DCI_NOMA;                                                             // 0x0018
    kal_uint32 CUIF_DCI_ORDER;                                                            // 0x001C
    kal_uint32 CUIF_DCI_M;                                                                // 0x0020
    kal_uint32 CUIF_DCI_MISS_IND;                                                         // 0x0024
    kal_uint32 CUIF_PCFICH_RESULT;                                                        // 0x0028
    kal_uint32 CUIF_DCI_TPC_PUCCH;                                                        // 0x002C
    kal_uint32 CUIF_DCI_TPC_PUSCH;                                                        // 0x0030
    kal_uint32 CUIF_DCI_RESERVED;                                                         // 0x0034
    kal_uint32 CUIF_PDSCH_RESULT;                                                         // 0x0038
    kal_uint32 CUIF_PDSCH;                                                                // 0x003C
    kal_uint32 CUIF_PDSCH_CBINFO_TB1;                                                     // 0x0040
    kal_uint32 CUIF_PDSCH_CBINFO_TB2;                                                     // 0x0044
    kal_uint32 CUIF_PDSCH_CBCRC;                                                          // 0x0048
    kal_uint32 CUIF_PDSCH_PI;                                                             // 0x004C
    kal_uint32 CUIF_RA_SI_PI_RESULT;                                                      // 0x0050
    kal_uint32 CUIF_PDSCH_CODE_RATE;                                                      // 0x0054
    kal_uint32 CUIF_PDSCH_SI_RA;                                                          // 0x0058
    kal_uint32 CUIF_PDSCH_RESERVED;                                                       // 0x005C
} CUIF_LTE_RX_BRP_DL_CC_RPT_REGS, *PCUIF_LTE_RX_BRP_DL_CC_RPT_REGS;

// ---------- CUIF_LTE_RX_BRP_DL_CC_RPT word-offset  ----------
#define O_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_RA                                           (0)
#define O_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_PI                                           (1)
#define O_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_SI                                           (2)
#define O_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC0                                    (3)
#define O_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC1                                    (4)
#define O_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC2                                    (5)
#define O_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_NOMA                                         (6)
#define O_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_ORDER                                        (7)
#define O_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_M                                            (8)
#define O_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_MISS_IND                                     (9)
#define O_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PCFICH_RESULT                                    (10)
#define O_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_TPC_PUCCH                                    (11)
#define O_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_TPC_PUSCH                                    (12)
#define O_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_RESERVED                                     (13)
#define O_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_RESULT                                     (14)
#define O_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH                                            (15)
#define O_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_CBINFO_TB1                                 (16)
#define O_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_CBINFO_TB2                                 (17)
#define O_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_CBCRC                                      (18)
#define O_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_PI                                         (19)
#define O_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_RA_SI_PI_RESULT                                  (20)
#define O_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_CODE_RATE                                  (21)
#define O_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_SI_RA                                      (22)
#define O_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_RESERVED                                   (23)

// ---------- CUIF_DCI_RA bit-field ----------
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_RA_VALID                                     (31)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_RA_VALID                                     (1)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_RA_VALID                                     (0x80000000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_RA_PAYLOAD_LENGTH                            (24)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_RA_PAYLOAD_LENGTH                            (7)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_RA_PAYLOAD_LENGTH                            (0x7F000000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_RA_DCI_FMT                                   (19)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_RA_DCI_FMT                                   (5)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_RA_DCI_FMT                                   (0x00F80000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_RA_MCS                                       (14)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_RA_MCS                                       (5)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_RA_MCS                                       (0x0007C000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_RA_AGGRE_LV_CS                               (13)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_RA_AGGRE_LV_CS                               (1)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_RA_AGGRE_LV_CS                               (0x00002000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_RA_TPC_LSB                                   (11)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_RA_TPC_LSB                                   (2)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_RA_TPC_LSB                                   (0x00001800)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_RA_FIRST_CCE_IND                             (7)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_RA_FIRST_CCE_IND                             (4)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_RA_FIRST_CCE_IND                             (0x00000780)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_RA_NRB                                       (0)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_RA_NRB                                       (7)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_RA_NRB                                       (0x0000007F)

// ---------- CUIF_DCI_PI bit-field ----------
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_PI_VALID                                     (31)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_PI_VALID                                     (1)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_PI_VALID                                     (0x80000000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_PI_PAYLOAD_LENGTH                            (24)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_PI_PAYLOAD_LENGTH                            (7)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_PI_PAYLOAD_LENGTH                            (0x7F000000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_PI_DCI_FMT                                   (19)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_PI_DCI_FMT                                   (5)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_PI_DCI_FMT                                   (0x00F80000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_PI_MCS                                       (14)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_PI_MCS                                       (5)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_PI_MCS                                       (0x0007C000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_PI_AGGRE_LV_CS                               (13)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_PI_AGGRE_LV_CS                               (1)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_PI_AGGRE_LV_CS                               (0x00002000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_PI_TPC_LSB                                   (11)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_PI_TPC_LSB                                   (2)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_PI_TPC_LSB                                   (0x00001800)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_PI_FIRST_CCE_IND                             (7)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_PI_FIRST_CCE_IND                             (4)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_PI_FIRST_CCE_IND                             (0x00000780)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_PI_NRB                                       (0)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_PI_NRB                                       (7)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_PI_NRB                                       (0x0000007F)

// ---------- CUIF_DCI_SI bit-field ----------
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_SI_VALID                                     (31)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_SI_VALID                                     (1)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_SI_VALID                                     (0x80000000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_SI_PAYLOAD_LENGTH                            (24)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_SI_PAYLOAD_LENGTH                            (7)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_SI_PAYLOAD_LENGTH                            (0x7F000000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_SI_DCI_FMT                                   (19)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_SI_DCI_FMT                                   (5)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_SI_DCI_FMT                                   (0x00F80000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_SI_MCS                                       (14)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_SI_MCS                                       (5)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_SI_MCS                                       (0x0007C000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_SI_AGGRE_LV_CS                               (13)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_SI_AGGRE_LV_CS                               (1)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_SI_AGGRE_LV_CS                               (0x00002000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_SI_TPC_LSB                                   (11)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_SI_TPC_LSB                                   (2)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_SI_TPC_LSB                                   (0x00001800)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_SI_FIRST_CCE_IND                             (7)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_SI_FIRST_CCE_IND                             (4)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_SI_FIRST_CCE_IND                             (0x00000780)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_SI_NRB                                       (0)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_SI_NRB                                       (7)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_SI_NRB                                       (0x0000007F)

// ---------- CUIF_DCI_C_SPS_TC0 bit-field ----------
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC0_VALID                              (31)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC0_VALID                              (1)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC0_VALID                              (0x80000000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC0_RNTI_TYPE                          (27)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC0_RNTI_TYPE                          (4)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC0_RNTI_TYPE                          (0x78000000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC0_TPC_CMD                            (25)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC0_TPC_CMD                            (2)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC0_TPC_CMD                            (0x06000000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC0_NDI2                               (24)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC0_NDI2                               (1)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC0_NDI2                               (0x01000000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC0_NDI1                               (23)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC0_NDI1                               (1)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC0_NDI1                               (0x00800000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC0_RV2                                (21)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC0_RV2                                (2)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC0_RV2                                (0x00600000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC0_MCS2                               (16)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC0_MCS2                               (5)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC0_MCS2                               (0x001F0000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC0_HARQ_ID                            (12)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC0_HARQ_ID                            (4)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC0_HARQ_ID                            (0x0000F000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC0_DAI                                (9)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC0_DAI                                (3)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC0_DAI                                (0x00000E00)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC0_TB_EN                              (7)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC0_TB_EN                              (2)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC0_TB_EN                              (0x00000180)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC0_RV1                                (5)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC0_RV1                                (2)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC0_RV1                                (0x00000060)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC0_MCS1                               (0)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC0_MCS1                               (5)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC0_MCS1                               (0x0000001F)

// ---------- CUIF_DCI_C_SPS_TC1 bit-field ----------
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC1_RX1_RANK2                          (30)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC1_RX1_RANK2                          (1)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC1_RX1_RANK2                          (0x40000000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC1_AGGRE_LV                           (28)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC1_AGGRE_LV                           (2)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC1_AGGRE_LV                           (0x30000000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC1_SPS_SOR                            (26)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC1_SPS_SOR                            (2)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC1_SPS_SOR                            (0x0C000000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC1_SRS_REQ                            (25)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC1_SRS_REQ                            (1)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC1_SRS_REQ                            (0x02000000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC1_TWO_CW_IND                         (24)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC1_TWO_CW_IND                         (1)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC1_TWO_CW_IND                         (0x01000000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC1_DCI_FMT                            (16)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC1_DCI_FMT                            (6)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC1_DCI_FMT                            (0x003F0000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC1_FIRST_CCE_IND                      (8)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC1_FIRST_CCE_IND                      (7)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC1_FIRST_CCE_IND                      (0x00007F00)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC1_SEARCH_SPACE                       (6)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC1_SEARCH_SPACE                       (1)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC1_SEARCH_SPACE                       (0x00000040)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC1_PREC_INFO                          (0)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC1_PREC_INFO                          (6)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC1_PREC_INFO                          (0x0000003F)

// ---------- CUIF_DCI_C_SPS_TC2 bit-field ----------
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC2_PAYLOAD_LENGTH                     (16)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC2_PAYLOAD_LENGTH                     (7)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC2_PAYLOAD_LENGTH                     (0x007F0000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC2_TB2_STATE                          (9)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC2_TB2_STATE                          (1)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC2_TB2_STATE                          (0x00000200)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC2_TB1_STATE                          (8)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC2_TB1_STATE                          (1)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC2_TB1_STATE                          (0x00000100)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC2_NRB                                (0)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC2_NRB                                (7)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_C_SPS_TC2_NRB                                (0x0000007F)

// ---------- CUIF_DCI_NOMA bit-field ----------
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_NOMA_VALID                                   (31)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_NOMA_VALID                                   (1)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_NOMA_VALID                                   (0x80000000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_NOMA_RECEIVER_TYPE                           (28)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_NOMA_RECEIVER_TYPE                           (3)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_NOMA_RECEIVER_TYPE                           (0x70000000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_NOMA_POWER_SPLIT_FACTOR_1                    (26)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_NOMA_POWER_SPLIT_FACTOR_1                    (2)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_NOMA_POWER_SPLIT_FACTOR_1                    (0x0C000000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_NOMA_POWER_SPLIT_FACTOR_0                    (24)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_NOMA_POWER_SPLIT_FACTOR_0                    (2)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_NOMA_POWER_SPLIT_FACTOR_0                    (0x03000000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_NOMA_C_RNTI_INTERFERER_PORT8                 (22)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_NOMA_C_RNTI_INTERFERER_PORT8                 (2)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_NOMA_C_RNTI_INTERFERER_PORT8                 (0x00C00000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_NOMA_C_RNTI_INTERFERER_PORT7                 (20)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_NOMA_C_RNTI_INTERFERER_PORT7                 (2)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_NOMA_C_RNTI_INTERFERER_PORT7                 (0x00300000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_NOMA_MCS_INTERFERER_PORT8                    (15)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_NOMA_MCS_INTERFERER_PORT8                    (5)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_NOMA_MCS_INTERFERER_PORT8                    (0x000F8000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_NOMA_MCS_INTERFERER_PORT7                    (10)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_NOMA_MCS_INTERFERER_PORT7                    (5)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_NOMA_MCS_INTERFERER_PORT7                    (0x00007C00)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_NOMA_MCS_SELF_PORT8                          (5)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_NOMA_MCS_SELF_PORT8                          (5)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_NOMA_MCS_SELF_PORT8                          (0x000003E0)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_NOMA_MCS_SELF_PORT7                          (0)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_NOMA_MCS_SELF_PORT7                          (5)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_NOMA_MCS_SELF_PORT7                          (0x0000001F)

// ---------- CUIF_DCI_ORDER bit-field ----------
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_ORDER_VALID                                  (16)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_ORDER_VALID                                  (1)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_ORDER_VALID                                  (0x00010000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_ORDER_PREA_IND                               (4)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_ORDER_PREA_IND                               (6)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_ORDER_PREA_IND                               (0x000003F0)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_ORDER_PRACH_MASK_IND                         (0)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_ORDER_PRACH_MASK_IND                         (4)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_ORDER_PRACH_MASK_IND                         (0x0000000F)

// ---------- CUIF_DCI_M bit-field ----------
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_M_VALID                                      (31)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_M_VALID                                      (1)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_M_VALID                                      (0x80000000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_M_AGGRE_LV_CS                                (20)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_M_AGGRE_LV_CS                                (1)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_M_AGGRE_LV_CS                                (0x00100000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_M_FIRST_CCE_IND                              (15)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_M_FIRST_CCE_IND                              (5)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_M_FIRST_CCE_IND                              (0x000F8000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_M_PAYLOAD_LENGTH                             (8)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_M_PAYLOAD_LENGTH                             (7)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_M_PAYLOAD_LENGTH                             (0x00007F00)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_M_MCCH_CHG_NOTI                              (0)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_M_MCCH_CHG_NOTI                              (8)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_M_MCCH_CHG_NOTI                              (0x000000FF)

// ---------- CUIF_DCI_MISS_IND bit-field ----------
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_MISS_IND_CAT4                                (16)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_MISS_IND_CAT4                                (1)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_MISS_IND_CAT4                                (0x00010000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_MISS_IND_CAT3                                (12)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_MISS_IND_CAT3                                (1)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_MISS_IND_CAT3                                (0x00001000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_MISS_IND_CAT2                                (8)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_MISS_IND_CAT2                                (1)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_MISS_IND_CAT2                                (0x00000100)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_MISS_IND_CAT1                                (4)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_MISS_IND_CAT1                                (1)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_MISS_IND_CAT1                                (0x00000010)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_MISS_IND_CAT0                                (0)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_MISS_IND_CAT0                                (1)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_MISS_IND_CAT0                                (0x00000001)

// ---------- CUIF_PCFICH_RESULT bit-field ----------
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PCFICH_RESULT_PDCCH_SYM_NUM                      (0)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PCFICH_RESULT_PDCCH_SYM_NUM                      (3)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PCFICH_RESULT_PDCCH_SYM_NUM                      (0x00000007)

// ---------- CUIF_DCI_TPC_PUCCH bit-field ----------
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_TPC_PUCCH_PUCCH_VAL                          (31)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_TPC_PUCCH_PUCCH_VAL                          (1)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_TPC_PUCCH_PUCCH_VAL                          (0x80000000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_TPC_PUCCH_AGGRE_LV_CS                        (20)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_TPC_PUCCH_AGGRE_LV_CS                        (1)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_TPC_PUCCH_AGGRE_LV_CS                        (0x00100000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_TPC_PUCCH_FIRST_CCE_IND                      (15)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_TPC_PUCCH_FIRST_CCE_IND                      (5)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_TPC_PUCCH_FIRST_CCE_IND                      (0x000F8000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_TPC_PUCCH_PAYLOAD_LENGTH                     (8)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_TPC_PUCCH_PAYLOAD_LENGTH                     (7)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_TPC_PUCCH_PAYLOAD_LENGTH                     (0x00007F00)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_TPC_PUCCH_PUCCH_CMD                          (6)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_TPC_PUCCH_PUCCH_CMD                          (2)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_TPC_PUCCH_PUCCH_CMD                          (0x000000C0)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_TPC_PUCCH_PUCCH_DCI_FMT                      (0)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_TPC_PUCCH_PUCCH_DCI_FMT                      (6)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_TPC_PUCCH_PUCCH_DCI_FMT                      (0x0000003F)

// ---------- CUIF_DCI_TPC_PUSCH bit-field ----------
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_TPC_PUSCH_PUSCH_VAL                          (31)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_TPC_PUSCH_PUSCH_VAL                          (1)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_TPC_PUSCH_PUSCH_VAL                          (0x80000000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_TPC_PUSCH_AGGRE_LV_CS                        (20)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_TPC_PUSCH_AGGRE_LV_CS                        (1)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_TPC_PUSCH_AGGRE_LV_CS                        (0x00100000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_TPC_PUSCH_FIRST_CCE_IND                      (15)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_TPC_PUSCH_FIRST_CCE_IND                      (5)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_TPC_PUSCH_FIRST_CCE_IND                      (0x000F8000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_TPC_PUSCH_PAYLOAD_LENGTH                     (8)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_TPC_PUSCH_PAYLOAD_LENGTH                     (7)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_TPC_PUSCH_PAYLOAD_LENGTH                     (0x00007F00)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_TPC_PUSCH_PUSCH_CMD                          (6)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_TPC_PUSCH_PUSCH_CMD                          (2)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_TPC_PUSCH_PUSCH_CMD                          (0x000000C0)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_TPC_PUSCH_PUSCH_DCI_FMT                      (0)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_TPC_PUSCH_PUSCH_DCI_FMT                      (6)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_TPC_PUSCH_PUSCH_DCI_FMT                      (0x0000003F)

// ---------- CUIF_DCI_RESERVED bit-field ----------
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_RESERVED_RESERVED_BITS                       (0)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_RESERVED_RESERVED_BITS                       (32)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_DCI_RESERVED_RESERVED_BITS                       (0xFFFFFFFF)

// ---------- CUIF_PDSCH_RESULT bit-field ----------
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_RESULT_RESERVED_BITS                       (13)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_RESULT_RESERVED_BITS                       (19)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_RESULT_RESERVED_BITS                       (0xFFFFE000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_RESULT_LMAC_PARTIAL_CB                     (12)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_RESULT_LMAC_PARTIAL_CB                     (1)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_RESULT_LMAC_PARTIAL_CB                     (0x00001000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_RESULT_CW_SWAP_FLAF_CC                     (11)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_RESULT_CW_SWAP_FLAF_CC                     (1)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_RESULT_CW_SWAP_FLAF_CC                     (0x00000800)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_RESULT_PMCH_CC                             (10)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_RESULT_PMCH_CC                             (1)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_RESULT_PMCH_CC                             (0x00000400)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_RESULT_TB2_VLD_CC                          (9)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_RESULT_TB2_VLD_CC                          (1)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_RESULT_TB2_VLD_CC                          (0x00000200)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_RESULT_TB1_VLD_CC                          (8)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_RESULT_TB1_VLD_CC                          (1)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_RESULT_TB1_VLD_CC                          (0x00000100)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_RESULT_CW1_CRC_CC                          (7)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_RESULT_CW1_CRC_CC                          (1)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_RESULT_CW1_CRC_CC                          (0x00000080)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_RESULT_CW0_CRC_CC                          (6)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_RESULT_CW0_CRC_CC                          (1)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_RESULT_CW0_CRC_CC                          (0x00000040)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_RESULT_TB2_CRC_CC                          (5)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_RESULT_TB2_CRC_CC                          (1)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_RESULT_TB2_CRC_CC                          (0x00000020)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_RESULT_TB1_CRC_CC                          (4)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_RESULT_TB1_CRC_CC                          (1)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_RESULT_TB1_CRC_CC                          (0x00000010)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_RESULT_HARQ_ID_CC                          (0)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_RESULT_HARQ_ID_CC                          (4)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_RESULT_HARQ_ID_CC                          (0x0000000F)

// ---------- CUIF_PDSCH bit-field ----------
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_TB2_TBS                                    (16)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_TB2_TBS                                    (16)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_TB2_TBS                                    (0xFFFF0000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_TB1_TBS                                    (0)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_TB1_TBS                                    (16)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_TB1_TBS                                    (0x0000FFFF)

// ---------- CUIF_PDSCH_CBINFO_TB1 bit-field ----------
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_CBINFO_TB1_NUM_CB                          (16)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_CBINFO_TB1_NUM_CB                          (5)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_CBINFO_TB1_NUM_CB                          (0x001F0000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_CBINFO_TB1_CB_SIZE                         (0)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_CBINFO_TB1_CB_SIZE                         (13)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_CBINFO_TB1_CB_SIZE                         (0x00001FFF)

// ---------- CUIF_PDSCH_CBINFO_TB2 bit-field ----------
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_CBINFO_TB2_NUM_CB                          (16)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_CBINFO_TB2_NUM_CB                          (5)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_CBINFO_TB2_NUM_CB                          (0x001F0000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_CBINFO_TB2_CB_SIZE                         (0)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_CBINFO_TB2_CB_SIZE                         (13)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_CBINFO_TB2_CB_SIZE                         (0x00001FFF)

// ---------- CUIF_PDSCH_CBCRC bit-field ----------
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_CBCRC_TB2_CRC                              (16)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_CBCRC_TB2_CRC                              (16)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_CBCRC_TB2_CRC                              (0xFFFF0000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_CBCRC_TB1_CRC                              (0)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_CBCRC_TB1_CRC                              (16)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_CBCRC_TB1_CRC                              (0x0000FFFF)

// ---------- CUIF_PDSCH_PI bit-field ----------
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_PI_CC_TBS                                  (16)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_PI_CC_TBS                                  (16)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_PI_CC_TBS                                  (0xFFFF0000)

// ---------- CUIF_RA_SI_PI_RESULT bit-field ----------
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_RA_SI_PI_RESULT_RA_CRC_VLD                       (25)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_RA_SI_PI_RESULT_RA_CRC_VLD                       (1)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_RA_SI_PI_RESULT_RA_CRC_VLD                       (0x02000000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_RA_SI_PI_RESULT_PI_CRC_VLD                       (24)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_RA_SI_PI_RESULT_PI_CRC_VLD                       (1)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_RA_SI_PI_RESULT_PI_CRC_VLD                       (0x01000000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_RA_SI_PI_RESULT_RA_CRC                           (17)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_RA_SI_PI_RESULT_RA_CRC                           (1)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_RA_SI_PI_RESULT_RA_CRC                           (0x00020000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_RA_SI_PI_RESULT_PI_CRC_RES                       (16)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_RA_SI_PI_RESULT_PI_CRC_RES                       (1)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_RA_SI_PI_RESULT_PI_CRC_RES                       (0x00010000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_RA_SI_PI_RESULT_SI_CRC_VLD                       (9)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_RA_SI_PI_RESULT_SI_CRC_VLD                       (1)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_RA_SI_PI_RESULT_SI_CRC_VLD                       (0x00000200)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_RA_SI_PI_RESULT_SI_CRC_RES                       (8)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_RA_SI_PI_RESULT_SI_CRC_RES                       (1)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_RA_SI_PI_RESULT_SI_CRC_RES                       (0x00000100)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_RA_SI_PI_RESULT_SI_TYPE                          (0)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_RA_SI_PI_RESULT_SI_TYPE                          (6)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_RA_SI_PI_RESULT_SI_TYPE                          (0x0000003F)

// ---------- CUIF_PDSCH_CODE_RATE bit-field ----------
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_CODE_RATE_CC_TB2                           (8)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_CODE_RATE_CC_TB2                           (8)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_CODE_RATE_CC_TB2                           (0x0000FF00)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_CODE_RATE_CC_TB1                           (0)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_CODE_RATE_CC_TB1                           (8)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_CODE_RATE_CC_TB1                           (0x000000FF)

// ---------- CUIF_PDSCH_SI_RA bit-field ----------
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_SI_RA_CC_RA_TBS                            (16)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_SI_RA_CC_RA_TBS                            (16)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_SI_RA_CC_RA_TBS                            (0xFFFF0000)
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_SI_RA_CC_SI_TBS                            (0)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_SI_RA_CC_SI_TBS                            (16)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_SI_RA_CC_SI_TBS                            (0x0000FFFF)

// ---------- CUIF_PDSCH_RESERVED bit-field ----------
#define P_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_RESERVED_RESERVED_BITS                     (0)
#define L_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_RESERVED_RESERVED_BITS                     (32)
#define M_CUIF_LTE_RX_BRP_DL_CC_RPT_CUIF_PDSCH_RESERVED_RESERVED_BITS                     (0xFFFFFFFF)

#endif // __CUIF_LTE_RX_BRP_DL_CC_RPT_H__
