

================================================================
== Vitis HLS Report for 'Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc'
================================================================
* Date:           Wed Nov 12 23:19:54 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Multirate_v10
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.870 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|      147|  0.260 us|  1.470 us|   26|  147|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                                                       |                                                                            |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                                        Instance                                       |                                   Module                                   |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_DECIMATOR_fu_138                                                                   |DECIMATOR                                                                   |       10|       11|  0.100 us|  0.110 us|   10|   11|                                              no|
        |grp_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1_fu_170  |Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1  |      118|      118|  1.180 us|  1.180 us|  117|  117|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_INTERPOLATOR_fu_179                                                                |INTERPOLATOR                                                                |       11|       11|  0.110 us|  0.110 us|   11|   11|                                              no|
        +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 6 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.47>
ST_2 : Operation 9 [2/2] (3.47ns)   --->   "%call_ln18 = call void @DECIMATOR, i16 %input_r, i2 %mod_value_2, i14 %b_FIR_dec_int_40, i32 %H_accu_FIR_dec_40, i16 %y1_phase1, i16 %y1_phase2, i16 %y1_phase3, i16 %dec_out, i32 %H_accu_FIR_dec_43, i15 %b_FIR_dec_int_43, i32 %H_accu_FIR_dec_42, i15 %b_FIR_dec_int_42, i32 %H_accu_FIR_dec_41, i15 %b_FIR_dec_int_41" [FIR_HLS.cpp:18->FIR_HLS.cpp:18]   --->   Operation 9 'call' 'call_ln18' <Predicate = true> <Delay = 3.47> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 1.28>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %kernel_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dec_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/2] (0.00ns)   --->   "%call_ln18 = call void @DECIMATOR, i16 %input_r, i2 %mod_value_2, i14 %b_FIR_dec_int_40, i32 %H_accu_FIR_dec_40, i16 %y1_phase1, i16 %y1_phase2, i16 %y1_phase3, i16 %dec_out, i32 %H_accu_FIR_dec_43, i15 %b_FIR_dec_int_43, i32 %H_accu_FIR_dec_42, i15 %b_FIR_dec_int_42, i32 %H_accu_FIR_dec_41, i15 %b_FIR_dec_int_41" [FIR_HLS.cpp:18->FIR_HLS.cpp:18]   --->   Operation 14 'call' 'call_ln18' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%mod_value_1_load = load i16 %mod_value_1" [FIR_HLS.cpp:19->FIR_HLS.cpp:18]   --->   Operation 15 'load' 'mod_value_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.85ns)   --->   "%icmp_ln19 = icmp_eq  i16 %mod_value_1_load, i16 0" [FIR_HLS.cpp:19->FIR_HLS.cpp:18]   --->   Operation 16 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %if.else.i.i, void %if.then.i.i" [FIR_HLS.cpp:19->FIR_HLS.cpp:19->FIR_HLS.cpp:18]   --->   Operation 17 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.85ns)   --->   "%add_ln24 = add i16 %mod_value_1_load, i16 65535" [FIR_HLS.cpp:24->FIR_HLS.cpp:19->FIR_HLS.cpp:18]   --->   Operation 18 'add' 'add_ln24' <Predicate = (!icmp_ln19)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.42ns)   --->   "%br_ln0 = br void %Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc.1.exit"   --->   Operation 19 'br' 'br_ln0' <Predicate = (!icmp_ln19)> <Delay = 0.42>
ST_3 : Operation 20 [2/2] (1.23ns)   --->   "%H_accu_FIR_kernel_load = load i32 0" [FIR_HLS.cpp:39->FIR_HLS.cpp:20->FIR_HLS.cpp:19->FIR_HLS.cpp:18]   --->   Operation 20 'load' 'H_accu_FIR_kernel_load' <Predicate = (icmp_ln19)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 117> <RAM>

State 4 <SV = 3> <Delay = 3.77>
ST_4 : Operation 21 [1/1] ( I:1.83ns O:1.83ns )   --->   "%x_n = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %dec_out" [FIR_HLS.cpp:20->FIR_HLS.cpp:19->FIR_HLS.cpp:18]   --->   Operation 21 'read' 'x_n' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_4 : Operation 22 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_accu_FIR_kernel_load = load i32 0" [FIR_HLS.cpp:39->FIR_HLS.cpp:20->FIR_HLS.cpp:19->FIR_HLS.cpp:18]   --->   Operation 22 'load' 'H_accu_FIR_kernel_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 117> <RAM>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %x_n, i7 0" [FIR_HLS.cpp:39->FIR_HLS.cpp:20->FIR_HLS.cpp:19->FIR_HLS.cpp:18]   --->   Operation 23 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %x_n, i2 0" [FIR_HLS.cpp:39->FIR_HLS.cpp:20->FIR_HLS.cpp:19->FIR_HLS.cpp:18]   --->   Operation 24 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i18 %tmp" [FIR_HLS.cpp:39->FIR_HLS.cpp:20->FIR_HLS.cpp:19->FIR_HLS.cpp:18]   --->   Operation 25 'sext' 'sext_ln39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.92ns)   --->   "%sub_ln39 = sub i23 %p_shl, i23 %sext_ln39" [FIR_HLS.cpp:39->FIR_HLS.cpp:20->FIR_HLS.cpp:19->FIR_HLS.cpp:18]   --->   Operation 26 'sub' 'sub_ln39' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln39_4 = sext i23 %sub_ln39" [FIR_HLS.cpp:39->FIR_HLS.cpp:20->FIR_HLS.cpp:19->FIR_HLS.cpp:18]   --->   Operation 27 'sext' 'sext_ln39_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (1.01ns)   --->   "%add_ln39 = add i32 %H_accu_FIR_kernel_load, i32 %sext_ln39_4" [FIR_HLS.cpp:39->FIR_HLS.cpp:20->FIR_HLS.cpp:19->FIR_HLS.cpp:18]   --->   Operation 28 'add' 'add_ln39' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%y = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln39, i32 16, i32 31" [FIR_HLS.cpp:39->FIR_HLS.cpp:20->FIR_HLS.cpp:19->FIR_HLS.cpp:18]   --->   Operation 29 'partselect' 'y' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.83>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%fence_ln41 = fence void @_ssdm_op_Fence, i16 %dec_out, i16 %input_r, i32 4294967295, i16 %kernel_out" [FIR_HLS.cpp:41->FIR_HLS.cpp:20->FIR_HLS.cpp:19->FIR_HLS.cpp:18]   --->   Operation 30 'fence' 'fence_ln41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [2/2] (0.00ns)   --->   "%call_ln20 = call void @Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1, i16 %x_n, i16 %b_FIR_kernel, i32 %H_accu_FIR_kernel" [FIR_HLS.cpp:20->FIR_HLS.cpp:19->FIR_HLS.cpp:18]   --->   Operation 31 'call' 'call_ln20' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 32 [1/1] ( I:1.83ns O:1.83ns )   --->   "%write_ln20 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %kernel_out, i16 %y" [FIR_HLS.cpp:20->FIR_HLS.cpp:19->FIR_HLS.cpp:18]   --->   Operation 32 'write' 'write_ln20' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 6 <SV = 5> <Delay = 1.62>
ST_6 : Operation 33 [1/2] (1.62ns)   --->   "%call_ln20 = call void @Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1, i16 %x_n, i16 %b_FIR_kernel, i32 %H_accu_FIR_kernel" [FIR_HLS.cpp:20->FIR_HLS.cpp:19->FIR_HLS.cpp:18]   --->   Operation 33 'call' 'call_ln20' <Predicate = (icmp_ln19)> <Delay = 1.62> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 34 [1/1] (0.42ns)   --->   "%br_ln22 = br void %Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc.1.exit" [FIR_HLS.cpp:22->FIR_HLS.cpp:19->FIR_HLS.cpp:18]   --->   Operation 34 'br' 'br_ln22' <Predicate = (icmp_ln19)> <Delay = 0.42>
ST_6 : Operation 35 [2/2] (0.00ns)   --->   "%call_ln27 = call void @INTERPOLATOR, i16 %output_r, i2 %mod_value, i16 %y2, i16 %kernel_out, i14 %b_FIR_dec_int_407, i32 %H_accu_FIR_int_40, i32 %H_accu_FIR_int_41, i15 %b_FIR_dec_int_418, i32 %H_accu_FIR_int_42, i15 %b_FIR_dec_int_429, i32 %H_accu_FIR_int_43, i15 %b_FIR_dec_int_4310" [FIR_HLS.cpp:27->FIR_HLS.cpp:18]   --->   Operation 35 'call' 'call_ln27' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 1.09>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%storemerge_i_i = phi i16 %add_ln24, void %if.else.i.i, i16 3, void %if.then.i.i" [FIR_HLS.cpp:24->FIR_HLS.cpp:19->FIR_HLS.cpp:18]   --->   Operation 36 'phi' 'storemerge_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%store_ln24 = store i16 %storemerge_i_i, i16 %mod_value_1" [FIR_HLS.cpp:24->FIR_HLS.cpp:19->FIR_HLS.cpp:18]   --->   Operation 37 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/2] (1.09ns)   --->   "%call_ln27 = call void @INTERPOLATOR, i16 %output_r, i2 %mod_value, i16 %y2, i16 %kernel_out, i14 %b_FIR_dec_int_407, i32 %H_accu_FIR_int_40, i32 %H_accu_FIR_int_41, i15 %b_FIR_dec_int_418, i32 %H_accu_FIR_int_42, i15 %b_FIR_dec_int_429, i32 %H_accu_FIR_int_43, i15 %b_FIR_dec_int_4310" [FIR_HLS.cpp:27->FIR_HLS.cpp:18]   --->   Operation 38 'call' 'call_ln27' <Predicate = true> <Delay = 1.09> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mod_value_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ b_FIR_dec_int_40]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ H_accu_FIR_dec_40]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ y1_phase1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ y1_phase2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ y1_phase3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dec_out]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ H_accu_FIR_dec_43]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ b_FIR_dec_int_43]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ H_accu_FIR_dec_42]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ b_FIR_dec_int_42]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ H_accu_FIR_dec_41]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ b_FIR_dec_int_41]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ mod_value_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ b_FIR_kernel]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ H_accu_FIR_kernel]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ kernel_out]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mod_value]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ y2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ b_FIR_dec_int_407]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ H_accu_FIR_int_40]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ H_accu_FIR_int_41]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ b_FIR_dec_int_418]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ H_accu_FIR_int_42]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ b_FIR_dec_int_429]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ H_accu_FIR_int_43]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ b_FIR_dec_int_4310]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0      (specinterface ) [ 000000000]
specinterface_ln0      (specinterface ) [ 000000000]
specinterface_ln0      (specinterface ) [ 000000000]
specinterface_ln0      (specinterface ) [ 000000000]
call_ln18              (call          ) [ 000000000]
mod_value_1_load       (load          ) [ 000000000]
icmp_ln19              (icmp          ) [ 000111100]
br_ln19                (br            ) [ 000000000]
add_ln24               (add           ) [ 000111110]
br_ln0                 (br            ) [ 000111110]
x_n                    (read          ) [ 000001100]
H_accu_FIR_kernel_load (load          ) [ 000000000]
p_shl                  (bitconcatenate) [ 000000000]
tmp                    (bitconcatenate) [ 000000000]
sext_ln39              (sext          ) [ 000000000]
sub_ln39               (sub           ) [ 000000000]
sext_ln39_4            (sext          ) [ 000000000]
add_ln39               (add           ) [ 000000000]
y                      (partselect    ) [ 000001000]
fence_ln41             (fence         ) [ 000000000]
write_ln20             (write         ) [ 000000000]
call_ln20              (call          ) [ 000000000]
br_ln22                (br            ) [ 000100110]
storemerge_i_i         (phi           ) [ 000000010]
store_ln24             (store         ) [ 000000000]
call_ln27              (call          ) [ 000000000]
ret_ln0                (ret           ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mod_value_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mod_value_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b_FIR_dec_int_40">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_FIR_dec_int_40"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="H_accu_FIR_dec_40">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_accu_FIR_dec_40"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y1_phase1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y1_phase1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="y1_phase2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y1_phase2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="y1_phase3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y1_phase3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dec_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="H_accu_FIR_dec_43">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_accu_FIR_dec_43"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="b_FIR_dec_int_43">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_FIR_dec_int_43"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="H_accu_FIR_dec_42">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_accu_FIR_dec_42"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="b_FIR_dec_int_42">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_FIR_dec_int_42"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="H_accu_FIR_dec_41">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_accu_FIR_dec_41"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="b_FIR_dec_int_41">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_FIR_dec_int_41"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="mod_value_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mod_value_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="b_FIR_kernel">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_FIR_kernel"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="H_accu_FIR_kernel">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_accu_FIR_kernel"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="kernel_out">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_out"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="mod_value">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mod_value"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="y2">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="b_FIR_dec_int_407">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_FIR_dec_int_407"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="H_accu_FIR_int_40">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_accu_FIR_int_40"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="H_accu_FIR_int_41">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_accu_FIR_int_41"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="b_FIR_dec_int_418">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_FIR_dec_int_418"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="H_accu_FIR_int_42">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_accu_FIR_int_42"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="b_FIR_dec_int_429">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_FIR_dec_int_429"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="H_accu_FIR_int_43">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_accu_FIR_int_43"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="b_FIR_dec_int_4310">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_FIR_dec_int_4310"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DECIMATOR"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i16.i7"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i16.i2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Fence"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INTERPOLATOR"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="x_n_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_n/4 "/>
</bind>
</comp>

<comp id="114" class="1004" name="write_ln20_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="0" index="2" bw="16" slack="1"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln20/5 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="H_accu_FIR_kernel_load/3 "/>
</bind>
</comp>

<comp id="127" class="1005" name="storemerge_i_i_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="16" slack="1"/>
<pin id="129" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="storemerge_i_i (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="storemerge_i_i_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="16" slack="4"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="3" slack="1"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge_i_i/7 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_DECIMATOR_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="16" slack="0"/>
<pin id="141" dir="0" index="2" bw="2" slack="0"/>
<pin id="142" dir="0" index="3" bw="14" slack="0"/>
<pin id="143" dir="0" index="4" bw="32" slack="0"/>
<pin id="144" dir="0" index="5" bw="16" slack="0"/>
<pin id="145" dir="0" index="6" bw="16" slack="0"/>
<pin id="146" dir="0" index="7" bw="16" slack="0"/>
<pin id="147" dir="0" index="8" bw="16" slack="0"/>
<pin id="148" dir="0" index="9" bw="32" slack="0"/>
<pin id="149" dir="0" index="10" bw="15" slack="0"/>
<pin id="150" dir="0" index="11" bw="32" slack="0"/>
<pin id="151" dir="0" index="12" bw="15" slack="0"/>
<pin id="152" dir="0" index="13" bw="32" slack="0"/>
<pin id="153" dir="0" index="14" bw="15" slack="0"/>
<pin id="154" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln18/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="1"/>
<pin id="173" dir="0" index="2" bw="16" slack="0"/>
<pin id="174" dir="0" index="3" bw="32" slack="0"/>
<pin id="175" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln20/5 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_INTERPOLATOR_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="0" slack="0"/>
<pin id="181" dir="0" index="1" bw="16" slack="0"/>
<pin id="182" dir="0" index="2" bw="2" slack="0"/>
<pin id="183" dir="0" index="3" bw="16" slack="0"/>
<pin id="184" dir="0" index="4" bw="16" slack="0"/>
<pin id="185" dir="0" index="5" bw="14" slack="0"/>
<pin id="186" dir="0" index="6" bw="32" slack="0"/>
<pin id="187" dir="0" index="7" bw="32" slack="0"/>
<pin id="188" dir="0" index="8" bw="15" slack="0"/>
<pin id="189" dir="0" index="9" bw="32" slack="0"/>
<pin id="190" dir="0" index="10" bw="15" slack="0"/>
<pin id="191" dir="0" index="11" bw="32" slack="0"/>
<pin id="192" dir="0" index="12" bw="15" slack="0"/>
<pin id="193" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln27/6 "/>
</bind>
</comp>

<comp id="207" class="1004" name="mod_value_1_load_load_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="16" slack="0"/>
<pin id="209" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mod_value_1_load/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="icmp_ln19_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="16" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="add_ln24_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="16" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="p_shl_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="23" slack="0"/>
<pin id="225" dir="0" index="1" bw="16" slack="0"/>
<pin id="226" dir="0" index="2" bw="1" slack="0"/>
<pin id="227" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="18" slack="0"/>
<pin id="233" dir="0" index="1" bw="16" slack="0"/>
<pin id="234" dir="0" index="2" bw="1" slack="0"/>
<pin id="235" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="sext_ln39_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="18" slack="0"/>
<pin id="241" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="sub_ln39_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="23" slack="0"/>
<pin id="245" dir="0" index="1" bw="18" slack="0"/>
<pin id="246" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln39/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="sext_ln39_4_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="23" slack="0"/>
<pin id="251" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39_4/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="add_ln39_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="23" slack="0"/>
<pin id="256" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="y_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="16" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="0"/>
<pin id="262" dir="0" index="2" bw="6" slack="0"/>
<pin id="263" dir="0" index="3" bw="6" slack="0"/>
<pin id="264" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="fence_ln41_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="0" slack="0"/>
<pin id="271" dir="0" index="1" bw="16" slack="0"/>
<pin id="272" dir="0" index="2" bw="16" slack="0"/>
<pin id="273" dir="0" index="3" bw="1" slack="0"/>
<pin id="274" dir="0" index="4" bw="16" slack="0"/>
<pin id="275" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fence(30) " fcode="fence"/>
<opset="fence_ln41/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln24_store_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="16" slack="0"/>
<pin id="283" dir="0" index="1" bw="16" slack="0"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/7 "/>
</bind>
</comp>

<comp id="287" class="1005" name="icmp_ln19_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="3"/>
<pin id="289" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln19 "/>
</bind>
</comp>

<comp id="291" class="1005" name="add_ln24_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="16" slack="4"/>
<pin id="293" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="add_ln24 "/>
</bind>
</comp>

<comp id="296" class="1005" name="x_n_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="1"/>
<pin id="298" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x_n "/>
</bind>
</comp>

<comp id="301" class="1005" name="y_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="16" slack="1"/>
<pin id="303" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="112"><net_src comp="82" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="102" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="36" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="80" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="130"><net_src comp="106" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="127" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="155"><net_src comp="58" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="156"><net_src comp="0" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="157"><net_src comp="4" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="158"><net_src comp="6" pin="0"/><net_sink comp="138" pin=3"/></net>

<net id="159"><net_src comp="8" pin="0"/><net_sink comp="138" pin=4"/></net>

<net id="160"><net_src comp="10" pin="0"/><net_sink comp="138" pin=5"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="138" pin=6"/></net>

<net id="162"><net_src comp="14" pin="0"/><net_sink comp="138" pin=7"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="138" pin=8"/></net>

<net id="164"><net_src comp="18" pin="0"/><net_sink comp="138" pin=9"/></net>

<net id="165"><net_src comp="20" pin="0"/><net_sink comp="138" pin=10"/></net>

<net id="166"><net_src comp="22" pin="0"/><net_sink comp="138" pin=11"/></net>

<net id="167"><net_src comp="24" pin="0"/><net_sink comp="138" pin=12"/></net>

<net id="168"><net_src comp="26" pin="0"/><net_sink comp="138" pin=13"/></net>

<net id="169"><net_src comp="28" pin="0"/><net_sink comp="138" pin=14"/></net>

<net id="176"><net_src comp="100" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="32" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="178"><net_src comp="34" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="194"><net_src comp="104" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="195"><net_src comp="2" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="196"><net_src comp="38" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="197"><net_src comp="40" pin="0"/><net_sink comp="179" pin=3"/></net>

<net id="198"><net_src comp="36" pin="0"/><net_sink comp="179" pin=4"/></net>

<net id="199"><net_src comp="42" pin="0"/><net_sink comp="179" pin=5"/></net>

<net id="200"><net_src comp="44" pin="0"/><net_sink comp="179" pin=6"/></net>

<net id="201"><net_src comp="46" pin="0"/><net_sink comp="179" pin=7"/></net>

<net id="202"><net_src comp="48" pin="0"/><net_sink comp="179" pin=8"/></net>

<net id="203"><net_src comp="50" pin="0"/><net_sink comp="179" pin=9"/></net>

<net id="204"><net_src comp="52" pin="0"/><net_sink comp="179" pin=10"/></net>

<net id="205"><net_src comp="54" pin="0"/><net_sink comp="179" pin=11"/></net>

<net id="206"><net_src comp="56" pin="0"/><net_sink comp="179" pin=12"/></net>

<net id="210"><net_src comp="30" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="76" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="207" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="78" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="228"><net_src comp="84" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="108" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="86" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="236"><net_src comp="88" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="108" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="90" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="242"><net_src comp="231" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="223" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="239" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="252"><net_src comp="243" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="121" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="249" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="265"><net_src comp="92" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="253" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="267"><net_src comp="94" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="268"><net_src comp="96" pin="0"/><net_sink comp="259" pin=3"/></net>

<net id="276"><net_src comp="98" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="16" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="278"><net_src comp="0" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="279"><net_src comp="68" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="280"><net_src comp="36" pin="0"/><net_sink comp="269" pin=4"/></net>

<net id="285"><net_src comp="131" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="30" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="290"><net_src comp="211" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="217" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="299"><net_src comp="108" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="304"><net_src comp="259" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="114" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {6 7 }
	Port: mod_value_2 | {2 3 }
	Port: H_accu_FIR_dec_40 | {2 3 }
	Port: y1_phase1 | {2 3 }
	Port: y1_phase2 | {2 3 }
	Port: y1_phase3 | {2 3 }
	Port: dec_out | {2 3 }
	Port: H_accu_FIR_dec_43 | {2 3 }
	Port: H_accu_FIR_dec_42 | {2 3 }
	Port: H_accu_FIR_dec_41 | {2 3 }
	Port: mod_value_1 | {7 }
	Port: H_accu_FIR_kernel | {5 6 }
	Port: kernel_out | {5 }
	Port: mod_value | {6 7 }
	Port: y2 | {6 7 }
	Port: H_accu_FIR_int_40 | {6 7 }
	Port: H_accu_FIR_int_41 | {6 7 }
	Port: H_accu_FIR_int_42 | {6 7 }
	Port: H_accu_FIR_int_43 | {6 7 }
 - Input state : 
	Port: Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc : input_r | {2 3 }
	Port: Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc : mod_value_2 | {2 3 }
	Port: Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc : b_FIR_dec_int_40 | {2 3 }
	Port: Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc : H_accu_FIR_dec_40 | {2 3 }
	Port: Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc : y1_phase1 | {2 3 }
	Port: Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc : y1_phase2 | {2 3 }
	Port: Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc : y1_phase3 | {2 3 }
	Port: Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc : dec_out | {4 }
	Port: Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc : H_accu_FIR_dec_43 | {2 3 }
	Port: Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc : b_FIR_dec_int_43 | {2 3 }
	Port: Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc : H_accu_FIR_dec_42 | {2 3 }
	Port: Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc : b_FIR_dec_int_42 | {2 3 }
	Port: Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc : H_accu_FIR_dec_41 | {2 3 }
	Port: Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc : b_FIR_dec_int_41 | {2 3 }
	Port: Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc : mod_value_1 | {3 }
	Port: Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc : b_FIR_kernel | {5 6 }
	Port: Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc : H_accu_FIR_kernel | {3 4 5 6 }
	Port: Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc : kernel_out | {6 7 }
	Port: Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc : mod_value | {6 7 }
	Port: Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc : y2 | {6 7 }
	Port: Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc : b_FIR_dec_int_407 | {6 7 }
	Port: Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc : H_accu_FIR_int_40 | {6 7 }
	Port: Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc : H_accu_FIR_int_41 | {6 7 }
	Port: Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc : b_FIR_dec_int_418 | {6 7 }
	Port: Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc : H_accu_FIR_int_42 | {6 7 }
	Port: Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc : b_FIR_dec_int_429 | {6 7 }
	Port: Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc : H_accu_FIR_int_43 | {6 7 }
	Port: Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc : b_FIR_dec_int_4310 | {6 7 }
  - Chain level:
	State 1
	State 2
	State 3
		icmp_ln19 : 1
		br_ln19 : 2
		add_ln24 : 1
	State 4
		sext_ln39 : 1
		sub_ln39 : 2
		sext_ln39_4 : 3
		add_ln39 : 4
		y : 5
	State 5
	State 6
	State 7
		store_ln24 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                    Functional Unit                                    |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                  grp_DECIMATOR_fu_138                                 |    4    |  4.893  |   199   |   351   |
|   call   | grp_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1_fu_170 |    1    |  0.854  |    59   |   104   |
|          |                                grp_INTERPOLATOR_fu_179                                |    4    |  5.467  |   213   |   325   |
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                                    add_ln24_fu_217                                    |    0    |    0    |    0    |    23   |
|          |                                    add_ln39_fu_253                                    |    0    |    0    |    0    |    39   |
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|---------|
|    sub   |                                    sub_ln39_fu_243                                    |    0    |    0    |    0    |    30   |
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                                    icmp_ln19_fu_211                                   |    0    |    0    |    0    |    23   |
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                                    x_n_read_fu_108                                    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                                write_ln20_write_fu_114                                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                                      p_shl_fu_223                                     |    0    |    0    |    0    |    0    |
|          |                                       tmp_fu_231                                      |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   sext   |                                    sext_ln39_fu_239                                   |    0    |    0    |    0    |    0    |
|          |                                   sext_ln39_4_fu_249                                  |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                                        y_fu_259                                       |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   fence  |                                   fence_ln41_fu_269                                   |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                       |    9    |  11.214 |   471   |   895   |
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln24_reg_291   |   16   |
|   icmp_ln19_reg_287  |    1   |
|storemerge_i_i_reg_127|   16   |
|      x_n_reg_296     |   16   |
|       y_reg_301      |   16   |
+----------------------+--------+
|         Total        |   65   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |   11   |   471  |   895  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   65   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |   11   |   536  |   895  |
+-----------+--------+--------+--------+--------+
