__pycache__/
.cached_ipdb.json
*.bak
*~
*.swp
*.log
*.jou
*.so
*.bit
*.csv#
install/
build/
./ips
gmon.out
modelsim.ini
lint.log
sw/inc/
sw/csv-mirror/
emulation/core-v-mcu-nexys/constraints/core-v-mcu-pin-assignment.xdc
emulation/core-v-mcu-nexys/rtl/*.v
vivado*
xmverilog.*
rtl/core-v-mcu/custom_efpga/SRC/diffeq_paj_convert_autocheck_top_tb.v
rtl/core-v-mcu/efpga_fabric/SRC/diffeq_paj_convert_autocheck_top_tb.v
