(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire4, wire3, wire2, wire1, wire0);
  output wire [(32'h94):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'hf):(1'h0)] wire4;
  input wire [(5'h12):(1'h0)] wire3;
  input wire signed [(2'h3):(1'h0)] wire2;
  input wire [(2'h2):(1'h0)] wire1;
  input wire [(4'he):(1'h0)] wire0;
  wire signed [(5'h12):(1'h0)] wire14;
  wire [(4'h8):(1'h0)] wire13;
  wire signed [(4'hd):(1'h0)] wire12;
  reg [(3'h5):(1'h0)] reg11 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg10 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg9 = (1'h0);
  reg [(5'h15):(1'h0)] reg8 = (1'h0);
  reg [(4'hc):(1'h0)] reg7 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg5 = (1'h0);
  reg signed [(4'hc):(1'h0)] forvar6 = (1'h0);
  reg [(5'h13):(1'h0)] reg6 = (1'h0);
  assign y = {wire14,
                 wire13,
                 wire12,
                 reg11,
                 reg10,
                 reg9,
                 reg8,
                 reg7,
                 reg5,
                 forvar6,
                 reg6,
                 (1'h0)};
  always
    @(posedge clk) begin
      if (wire3[(3'h7):(3'h6)])
        begin
          if ($unsigned(wire1))
            begin
              reg5 <= ({((!wire3[(1'h1):(1'h1)]) ?
                      (wire0[(4'h9):(4'h9)] ?
                          (wire0 ?
                              (8'ha1) : wire4) : wire0[(4'he):(3'h4)]) : wire3[(4'he):(2'h3)]),
                  wire1} << (~|$signed(wire1)));
              reg6 = ($unsigned((~("UihsXSUnGCzPEympZ" > $signed(reg5)))) == ((reg5[(2'h2):(2'h2)] ?
                  "tTQ0hRahRbUS" : (|$signed((8'hae)))) * wire4[(4'hb):(3'h7)]));
              reg7 <= reg6[(4'hf):(3'h4)];
            end
          else
            begin
              reg5 <= ("zR0hanfQeR" == $unsigned(reg7));
              reg7 <= (($unsigned($unsigned("IkikfAi5YKXgtefdKvau")) ?
                  "TNvYC2cT0" : {$signed({wire1})}) && wire4);
              reg8 <= wire2;
              reg9 <= $signed($unsigned((reg6 ?
                  $signed((wire0 ?
                      (8'hb4) : wire1)) : $signed(wire3[(4'he):(3'h4)]))));
              reg10 <= reg9;
            end
          reg11 <= $unsigned(("V6nhVRKesFK" ?
              $unsigned(wire2) : $signed(wire0[(4'he):(4'hc)])));
        end
      else
        begin
          reg5 <= reg5;
          for (forvar6 = (1'h0); (forvar6 < (2'h3)); forvar6 = (forvar6 + (1'h1)))
            begin
              reg7 <= $unsigned($signed($unsigned($unsigned($unsigned(wire3)))));
              reg8 <= $unsigned((wire4 != ($unsigned("W0AnfkmKtEOE7H7J8yL") || wire0)));
              reg9 <= "NyxxwHMhPmBVK7e";
              reg10 <= reg9[(4'hf):(4'h8)];
            end
        end
    end
  assign wire12 = $unsigned("b01JloM3cY2ZxUmZRpf");
  assign wire13 = wire1;
  assign wire14 = "3JEMgoFhDtNgby9";
endmodule