###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       118382   # Number of WRITE/WRITEP commands
num_reads_done                 =       873455   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       679130   # Number of read row buffer hits
num_read_cmds                  =       873452   # Number of READ/READP commands
num_writes_done                =       118385   # Number of read requests issued
num_write_row_hits             =        71940   # Number of write row buffer hits
num_act_cmds                   =       241793   # Number of ACT commands
num_pre_cmds                   =       241762   # Number of PRE commands
num_ondemand_pres              =       217657   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9414339   # Cyles of rank active rank.0
rank_active_cycles.1           =      9164806   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       585661   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       835194   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       937406   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        11737   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4988   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2656   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2343   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3419   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3195   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1484   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1835   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         3166   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19611   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            9   # Write cmd latency (cycles)
write_latency[20-39]           =           58   # Write cmd latency (cycles)
write_latency[40-59]           =           56   # Write cmd latency (cycles)
write_latency[60-79]           =          196   # Write cmd latency (cycles)
write_latency[80-99]           =          364   # Write cmd latency (cycles)
write_latency[100-119]         =          595   # Write cmd latency (cycles)
write_latency[120-139]         =         1069   # Write cmd latency (cycles)
write_latency[140-159]         =         1583   # Write cmd latency (cycles)
write_latency[160-179]         =         2449   # Write cmd latency (cycles)
write_latency[180-199]         =         3390   # Write cmd latency (cycles)
write_latency[200-]            =       108613   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       303311   # Read request latency (cycles)
read_latency[40-59]            =       102827   # Read request latency (cycles)
read_latency[60-79]            =       121086   # Read request latency (cycles)
read_latency[80-99]            =        58311   # Read request latency (cycles)
read_latency[100-119]          =        44190   # Read request latency (cycles)
read_latency[120-139]          =        36187   # Read request latency (cycles)
read_latency[140-159]          =        25925   # Read request latency (cycles)
read_latency[160-179]          =        20524   # Read request latency (cycles)
read_latency[180-199]          =        16775   # Read request latency (cycles)
read_latency[200-]             =       144317   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.90963e+08   # Write energy
read_energy                    =  3.52176e+09   # Read energy
act_energy                     =  6.61546e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.81117e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.00893e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.87455e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.71884e+09   # Active standby energy rank.1
average_read_latency           =      131.958   # Average read request latency (cycles)
average_interarrival           =       10.082   # Average request interarrival latency (cycles)
total_energy                   =  1.77543e+10   # Total energy (pJ)
average_power                  =      1775.43   # Average power (mW)
average_bandwidth              =       8.4637   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       115121   # Number of WRITE/WRITEP commands
num_reads_done                 =       893192   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       684007   # Number of read row buffer hits
num_read_cmds                  =       893188   # Number of READ/READP commands
num_writes_done                =       115125   # Number of read requests issued
num_write_row_hits             =        72052   # Number of write row buffer hits
num_act_cmds                   =       253444   # Number of ACT commands
num_pre_cmds                   =       253415   # Number of PRE commands
num_ondemand_pres              =       229908   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9299176   # Cyles of rank active rank.0
rank_active_cycles.1           =      9231172   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       700824   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       768828   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       954399   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        11497   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5024   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2594   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2254   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3508   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3102   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1446   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1822   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         3218   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19453   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            6   # Write cmd latency (cycles)
write_latency[20-39]           =           47   # Write cmd latency (cycles)
write_latency[40-59]           =           57   # Write cmd latency (cycles)
write_latency[60-79]           =          155   # Write cmd latency (cycles)
write_latency[80-99]           =          321   # Write cmd latency (cycles)
write_latency[100-119]         =          466   # Write cmd latency (cycles)
write_latency[120-139]         =          797   # Write cmd latency (cycles)
write_latency[140-159]         =         1393   # Write cmd latency (cycles)
write_latency[160-179]         =         2024   # Write cmd latency (cycles)
write_latency[180-199]         =         2730   # Write cmd latency (cycles)
write_latency[200-]            =       107125   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       301733   # Read request latency (cycles)
read_latency[40-59]            =       103204   # Read request latency (cycles)
read_latency[60-79]            =       122275   # Read request latency (cycles)
read_latency[80-99]            =        59893   # Read request latency (cycles)
read_latency[100-119]          =        45545   # Read request latency (cycles)
read_latency[120-139]          =        37848   # Read request latency (cycles)
read_latency[140-159]          =        27585   # Read request latency (cycles)
read_latency[160-179]          =        22182   # Read request latency (cycles)
read_latency[180-199]          =        17986   # Read request latency (cycles)
read_latency[200-]             =       154938   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.74684e+08   # Write energy
read_energy                    =  3.60133e+09   # Read energy
act_energy                     =  6.93423e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.36396e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.69037e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.80269e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.76025e+09   # Active standby energy rank.1
average_read_latency           =      139.202   # Average read request latency (cycles)
average_interarrival           =      9.91724   # Average request interarrival latency (cycles)
total_energy                   =  1.78425e+10   # Total energy (pJ)
average_power                  =      1784.25   # Average power (mW)
average_bandwidth              =      8.60431   # Average bandwidth
