<?xml version="1.0" encoding="ISO-8859-1"?>
<?xml-stylesheet type="text/xsl" href="HwSwIf_Common/HwSwIfPhys.xsl"?>
<HardwareSoftwareInterfacePhys>



<Language>English</Language>
<Version>4</Version>
6
<UseVhdlRecords/>
<UseVhdlAcceleratedRdWrDiff/>
<KeysDescription>
Keys: $$$$CR
$$$$CR
Access types: $$$$CR
R = Read $$$$CR
W = Write $$$$CR
RW = Write and Read back exactly what was written last time$$$$CR
RorW = Write one value, eg. transmit data or read other value, eg. receive data$$$$CR
$$$$CR
Default: $$$$CR
Binary(0b) or hex(0x) value the respective bits are set to, when one of the reset conditions in the following colums occurs or$$$$CR
- = if nothing is stored, thus nothing can be reset$$$$CR
undef = undefined or$$$$CR
const = containing a constant value not affected by any reset$$$$CR
$$$$CR
Columns right of the default column contain a reset cause in the header row of the table and in the table itself:$$$$CR
- = bits are not affected by this reset$$$$CR
X = bits are set immediately to default value by this reset$$$$CR
F = bits are set to default value by connected function when this reset occurs$$$$CR
$$$$CR
Reserved Bits within registers have an undefined value when read and should be written as read before when written$$$$CR
$$$$CR
Reserved values: $$$$CR
* = all values of this bit/nibble position are reserved combinations$$$$CR
r = remaining not previously noted combinations of this bit/nibble positions are reserved values$$$$CR
$$$$CR
It is forbidden to write reserved combinations to registers$$$$CR
$$$$CR
[Hw: ...........] = = Supplementary information about HW implementation, for HW review purposes only$$$$CR
$$$$CR
</KeysDescription>
<UnitAcronym>WasmFpgaStore</UnitAcronym>
<AdressBusBitWidth>24</AdressBusBitWidth>
<SimAbsoluteStartAddress>000000</SimAbsoluteStartAddress>
<HeaderValueBeginColumn>100</HeaderValueBeginColumn>
<FileBeginCHeader>
<CodeLine/>
</FileBeginCHeader>
<FileEndCHeader>
<CodeLine/>
</FileEndCHeader>
<FileBeginCStruct>
<CodeLine/>
</FileBeginCStruct>
<FileEndCStruct>
<CodeLine/>
</FileEndCStruct>
<FileVhdlPackageVersion>
<CodeLine/>
</FileVhdlPackageVersion>
<FileBeginVhdlHeader>
<CodeLine/>
</FileBeginVhdlHeader>
<FileEndVhdlHeader>
<CodeLine/>
</FileEndVhdlHeader>
<FileBeginVhdlRegister>
<CodeLine/>
</FileBeginVhdlRegister>
<FileEndVhdlRegister>
<CodeLine/>
</FileEndVhdlRegister>
<FileBeginVhdlTestBench>
<CodeLine/>
</FileBeginVhdlTestBench>
<FileEndVhdlTestBench>
<CodeLine/>
</FileEndVhdlTestBench>
<BlockAddressSegments>1</BlockAddressSegments>

<Block>
<BlockName>WebAssembly Store Block</BlockName>
<BlockAcronym>StoreBlk</BlockAcronym>
<BlockDescription>
This block describes the WebAssembly store block.
</BlockDescription>
<BlockBusDescription>
</BlockBusDescription>
<BlockAddressSegment>0</BlockAddressSegment>
<BlockAddressBase>000000</BlockAddressBase>
<BlockAddressSize>000020</BlockAddressSize>
<BlockResets>
<BlockReset>
<BlockResetAcronym>Pwr</BlockResetAcronym>
<BlockResetDescription>
Power On Reset
</BlockResetDescription>
</BlockReset>
</BlockResets>

<FieldDiscretePositions>
<FieldName>Control Register</FieldName>
<FieldAcronym>ControlReg</FieldAcronym>
<FieldDescription>
</FieldDescription>
<TransferPointOfTime>-</TransferPointOfTime>
<FieldIndizeAddressPairs>
<FieldIndizeAddressPair>
<FieldIndize>0</FieldIndize>
<FieldAddressOffset>000000</FieldAddressOffset>
</FieldIndizeAddressPair>
</FieldIndizeAddressPairs>
<FieldWidth>32</FieldWidth>
<HwConfiguration>
<HwTypeSync/>
<HwAckImmediate/>
</HwConfiguration>
<Bits>
<BitFieldReserved>
<BitFieldUtmost>31</BitFieldUtmost>
<BitFieldLowest>2</BitFieldLowest>
</BitFieldReserved>
<BitFieldEnum>
<BitFieldAcronym>Operation</BitFieldAcronym>
<BitFieldDescription>
</BitFieldDescription>
<BitFieldUtmost>1</BitFieldUtmost>
<BitFieldLowest>1</BitFieldLowest>
<BitFieldAccessType>RW_WReg_RLoopBack</BitFieldAccessType>
<ValueEntries>
<ValueEntry>
<ValueAcronym>Read</ValueAcronym>
<ValueDescription>
Use ModuleInstanceUID, SectionUID and Idx to read address from store
</ValueDescription>
<ValueBin>0</ValueBin>
</ValueEntry>
<ValueEntry>
<ValueAcronym>Write</ValueAcronym>
<ValueDescription>
Write ModuleInstanceUID, SectionUID and Idx to store
</ValueDescription>
<ValueBin>1</ValueBin>
</ValueEntry>
</ValueEntries>
<ResetValueEntry>
<ResetValueBin>0</ResetValueBin>
</ResetValueEntry>
<ResetsAffecting>
<AffectingReset>
<BlockResetAcronym>Pwr</BlockResetAcronym>
<AffectingType>X</AffectingType>
</AffectingReset>
</ResetsAffecting>
</BitFieldEnum>
<BitFieldEnum>
<BitFieldAcronym>Run</BitFieldAcronym>
<BitFieldDescription>
</BitFieldDescription>
<BitFieldUtmost>0</BitFieldUtmost>
<BitFieldLowest>0</BitFieldLowest>
<BitFieldAccessType>RW_WReg_RLoopBack</BitFieldAccessType>
<ValueEntries>
<ValueEntry>
<ValueAcronym>DoNotRun</ValueAcronym>
<ValueDescription>
Do not load modules
</ValueDescription>
<ValueBin>0</ValueBin>
</ValueEntry>
<ValueEntry>
<ValueAcronym>DoRun</ValueAcronym>
<ValueDescription>
Load modules
</ValueDescription>
<ValueBin>1</ValueBin>
</ValueEntry>
</ValueEntries>
<ResetValueEntry>
<ResetValueBin>0</ResetValueBin>
</ResetValueEntry>
<ResetsAffecting>
<AffectingReset>
<BlockResetAcronym>Pwr</BlockResetAcronym>
<AffectingType>X</AffectingType>
</AffectingReset>
</ResetsAffecting>
</BitFieldEnum>
</Bits>
</FieldDiscretePositions>

<FieldDiscretePositions>
<FieldName>Status Register</FieldName>
<FieldAcronym>StatusReg</FieldAcronym>
<FieldDescription>
</FieldDescription>
<TransferPointOfTime>-</TransferPointOfTime>
<FieldIndizeAddressPairs>
<FieldIndizeAddressPair>
<FieldIndize>0</FieldIndize>
<FieldAddressOffset>000004</FieldAddressOffset>
</FieldIndizeAddressPair>
</FieldIndizeAddressPairs>
<FieldWidth>32</FieldWidth>
<HwConfiguration>
<HwTypeSync/>
<HwAckImmediate/>
</HwConfiguration>
<Bits>
<BitFieldReserved>
<BitFieldUtmost>31</BitFieldUtmost>
<BitFieldLowest>1</BitFieldLowest>
</BitFieldReserved>
<BitFieldEnum>
<BitFieldAcronym>Busy</BitFieldAcronym>
<BitFieldDescription>
</BitFieldDescription>
<BitFieldUtmost>0</BitFieldUtmost>
<BitFieldLowest>0</BitFieldLowest>
<BitFieldAccessType>R_RTrans</BitFieldAccessType>
<ValueEntries>
<ValueEntry>
<ValueAcronym>IsNotBusy</ValueAcronym>
<ValueDescription>
Module loader is idle.
</ValueDescription>
<ValueBin>0</ValueBin>
</ValueEntry>
<ValueEntry>
<ValueAcronym>IsBusy</ValueAcronym>
<ValueDescription>
Module loader is busy.
</ValueDescription>
<ValueBin>1</ValueBin>
</ValueEntry>
</ValueEntries>
<ResetValueEntry>
<ResetValueBin>0</ResetValueBin>
</ResetValueEntry>
<ResetsAffecting>
<AffectingReset>
<BlockResetAcronym>Pwr</BlockResetAcronym>
<AffectingType>X</AffectingType>
</AffectingReset>
</ResetsAffecting>
</BitFieldEnum>
</Bits>
</FieldDiscretePositions>

<FieldDiscretePositions>
<FieldName>Module Instance UID Register</FieldName>
<FieldAcronym>ModuleInstanceUidReg</FieldAcronym>
<FieldDescription>
</FieldDescription>
<TransferPointOfTime>-</TransferPointOfTime>
<FieldIndizeAddressPairs>
<FieldIndizeAddressPair>
<FieldIndize>0</FieldIndize>
<FieldAddressOffset>000008</FieldAddressOffset>
</FieldIndizeAddressPair>
</FieldIndizeAddressPairs>
<FieldWidth>32</FieldWidth>
<HwConfiguration>
<HwTypeSync/>
<HwAckImmediate/>
</HwConfiguration>
<Bits>
<BitFieldData>
<BitFieldAcronym>ModuleInstanceUID</BitFieldAcronym>
<BitFieldDescription>
</BitFieldDescription>
<BitFieldUtmost>31</BitFieldUtmost>
<BitFieldLowest>0</BitFieldLowest>
<BitFieldAccessType>RW_WReg_RLoopBack</BitFieldAccessType>
<ResetValueEntry>
<ResetValueBin>0</ResetValueBin>
</ResetValueEntry>
<ResetsAffecting>
<AffectingReset>
<BlockResetAcronym>Pwr</BlockResetAcronym>
<AffectingType>X</AffectingType>
</AffectingReset>
</ResetsAffecting>
</BitFieldData>
</Bits>
</FieldDiscretePositions>

<FieldDiscretePositions>
<FieldName>Section Instance UID Register</FieldName>
<FieldAcronym>SectionUidReg</FieldAcronym>
<FieldDescription>
</FieldDescription>
<TransferPointOfTime>-</TransferPointOfTime>
<FieldIndizeAddressPairs>
<FieldIndizeAddressPair>
<FieldIndize>0</FieldIndize>
<FieldAddressOffset>00000C</FieldAddressOffset>
</FieldIndizeAddressPair>
</FieldIndizeAddressPairs>
<FieldWidth>32</FieldWidth>
<HwConfiguration>
<HwTypeSync/>
<HwAckImmediate/>
</HwConfiguration>
<Bits>
<BitFieldData>
<BitFieldAcronym>SectionUID</BitFieldAcronym>
<BitFieldDescription>
</BitFieldDescription>
<BitFieldUtmost>31</BitFieldUtmost>
<BitFieldLowest>0</BitFieldLowest>
<BitFieldAccessType>RW_WReg_RLoopBack</BitFieldAccessType>
<ResetValueEntry>
<ResetValueBin>0</ResetValueBin>
</ResetValueEntry>
<ResetsAffecting>
<AffectingReset>
<BlockResetAcronym>Pwr</BlockResetAcronym>
<AffectingType>X</AffectingType>
</AffectingReset>
</ResetsAffecting>
</BitFieldData>
</Bits>
</FieldDiscretePositions>

<FieldDiscretePositions>
<FieldName>Module Section Idx Register</FieldName>
<FieldAcronym>IdxReg</FieldAcronym>
<FieldDescription>
</FieldDescription>
<TransferPointOfTime>-</TransferPointOfTime>
<FieldIndizeAddressPairs>
<FieldIndizeAddressPair>
<FieldIndize>0</FieldIndize>
<FieldAddressOffset>000010</FieldAddressOffset>
</FieldIndizeAddressPair>
</FieldIndizeAddressPairs>
<FieldWidth>32</FieldWidth>
<HwConfiguration>
<HwTypeSync/>
<HwAckImmediate/>
</HwConfiguration>
<Bits>
<BitFieldData>
<BitFieldAcronym>Idx</BitFieldAcronym>
<BitFieldDescription>
</BitFieldDescription>
<BitFieldUtmost>31</BitFieldUtmost>
<BitFieldLowest>0</BitFieldLowest>
<BitFieldAccessType>RW_WReg_RLoopBack</BitFieldAccessType>
<ResetValueEntry>
<ResetValueBin>0</ResetValueBin>
</ResetValueEntry>
<ResetsAffecting>
<AffectingReset>
<BlockResetAcronym>Pwr</BlockResetAcronym>
<AffectingType>X</AffectingType>
</AffectingReset>
</ResetsAffecting>
</BitFieldData>
</Bits>
</FieldDiscretePositions>

<FieldDiscretePositions>
<FieldName>Module Address Register</FieldName>
<FieldAcronym>AddressReg</FieldAcronym>
<FieldDescription>
</FieldDescription>
<TransferPointOfTime>-</TransferPointOfTime>
<FieldIndizeAddressPairs>
<FieldIndizeAddressPair>
<FieldIndize>0</FieldIndize>
<FieldAddressOffset>000014</FieldAddressOffset>
</FieldIndizeAddressPair>
</FieldIndizeAddressPairs>
<FieldWidth>32</FieldWidth>
<HwConfiguration>
<HwTypeSync/>
<HwAckImmediate/>
</HwConfiguration>
<Bits>
<BitFieldData>
<BitFieldAcronym>Address</BitFieldAcronym>
<BitFieldDescription>
</BitFieldDescription>
<BitFieldUtmost>31</BitFieldUtmost>
<BitFieldLowest>0</BitFieldLowest>
<BitFieldAccessType>R_RTrans</BitFieldAccessType>
<ResetValueEntry>
<ResetValueBin>0</ResetValueBin>
</ResetValueEntry>
<ResetsAffecting>
<AffectingReset>
<BlockResetAcronym>Pwr</BlockResetAcronym>
<AffectingType>X</AffectingType>
</AffectingReset>
</ResetsAffecting>
</BitFieldData>
</Bits>
</FieldDiscretePositions>
</Block>



</HardwareSoftwareInterfacePhys>
