
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//less_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004017e0 <.init>:
  4017e0:	stp	x29, x30, [sp, #-16]!
  4017e4:	mov	x29, sp
  4017e8:	bl	401d20 <setlocale@plt+0x60>
  4017ec:	ldp	x29, x30, [sp], #16
  4017f0:	ret

Disassembly of section .plt:

0000000000401800 <memcpy@plt-0x20>:
  401800:	stp	x16, x30, [sp, #-16]!
  401804:	adrp	x16, 42b000 <winch@@Base+0x163dc>
  401808:	ldr	x17, [x16, #4088]
  40180c:	add	x16, x16, #0xff8
  401810:	br	x17
  401814:	nop
  401818:	nop
  40181c:	nop

0000000000401820 <memcpy@plt>:
  401820:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401824:	ldr	x17, [x16]
  401828:	add	x16, x16, #0x0
  40182c:	br	x17

0000000000401830 <strlen@plt>:
  401830:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401834:	ldr	x17, [x16, #8]
  401838:	add	x16, x16, #0x8
  40183c:	br	x17

0000000000401840 <exit@plt>:
  401840:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401844:	ldr	x17, [x16, #16]
  401848:	add	x16, x16, #0x10
  40184c:	br	x17

0000000000401850 <_setjmp@plt>:
  401850:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401854:	ldr	x17, [x16, #24]
  401858:	add	x16, x16, #0x18
  40185c:	br	x17

0000000000401860 <dup@plt>:
  401860:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401864:	ldr	x17, [x16, #32]
  401868:	add	x16, x16, #0x20
  40186c:	br	x17

0000000000401870 <sigprocmask@plt>:
  401870:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401874:	ldr	x17, [x16, #40]
  401878:	add	x16, x16, #0x28
  40187c:	br	x17

0000000000401880 <cfgetospeed@plt>:
  401880:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401884:	ldr	x17, [x16, #48]
  401888:	add	x16, x16, #0x30
  40188c:	br	x17

0000000000401890 <tputs@plt>:
  401890:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401894:	ldr	x17, [x16, #56]
  401898:	add	x16, x16, #0x38
  40189c:	br	x17

00000000004018a0 <fgets_unlocked@plt>:
  4018a0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4018a4:	ldr	x17, [x16, #64]
  4018a8:	add	x16, x16, #0x40
  4018ac:	br	x17

00000000004018b0 <sprintf@plt>:
  4018b0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4018b4:	ldr	x17, [x16, #72]
  4018b8:	add	x16, x16, #0x48
  4018bc:	br	x17

00000000004018c0 <putc@plt>:
  4018c0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4018c4:	ldr	x17, [x16, #80]
  4018c8:	add	x16, x16, #0x50
  4018cc:	br	x17

00000000004018d0 <kill@plt>:
  4018d0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4018d4:	ldr	x17, [x16, #88]
  4018d8:	add	x16, x16, #0x58
  4018dc:	br	x17

00000000004018e0 <lseek@plt>:
  4018e0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4018e4:	ldr	x17, [x16, #96]
  4018e8:	add	x16, x16, #0x60
  4018ec:	br	x17

00000000004018f0 <tgoto@plt>:
  4018f0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4018f4:	ldr	x17, [x16, #104]
  4018f8:	add	x16, x16, #0x68
  4018fc:	br	x17

0000000000401900 <snprintf@plt>:
  401900:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401904:	ldr	x17, [x16, #112]
  401908:	add	x16, x16, #0x70
  40190c:	br	x17

0000000000401910 <tcgetattr@plt>:
  401910:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401914:	ldr	x17, [x16, #120]
  401918:	add	x16, x16, #0x78
  40191c:	br	x17

0000000000401920 <fileno@plt>:
  401920:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401924:	ldr	x17, [x16, #128]
  401928:	add	x16, x16, #0x80
  40192c:	br	x17

0000000000401930 <signal@plt>:
  401930:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401934:	ldr	x17, [x16, #136]
  401938:	add	x16, x16, #0x88
  40193c:	br	x17

0000000000401940 <fclose@plt>:
  401940:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401944:	ldr	x17, [x16, #144]
  401948:	add	x16, x16, #0x90
  40194c:	br	x17

0000000000401950 <fsync@plt>:
  401950:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401954:	ldr	x17, [x16, #152]
  401958:	add	x16, x16, #0x98
  40195c:	br	x17

0000000000401960 <atoi@plt>:
  401960:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401964:	ldr	x17, [x16, #160]
  401968:	add	x16, x16, #0xa0
  40196c:	br	x17

0000000000401970 <getpid@plt>:
  401970:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401974:	ldr	x17, [x16, #168]
  401978:	add	x16, x16, #0xa8
  40197c:	br	x17

0000000000401980 <nl_langinfo@plt>:
  401980:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401984:	ldr	x17, [x16, #176]
  401988:	add	x16, x16, #0xb0
  40198c:	br	x17

0000000000401990 <fopen@plt>:
  401990:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401994:	ldr	x17, [x16, #184]
  401998:	add	x16, x16, #0xb8
  40199c:	br	x17

00000000004019a0 <time@plt>:
  4019a0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4019a4:	ldr	x17, [x16, #192]
  4019a8:	add	x16, x16, #0xc0
  4019ac:	br	x17

00000000004019b0 <open@plt>:
  4019b0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4019b4:	ldr	x17, [x16, #200]
  4019b8:	add	x16, x16, #0xc8
  4019bc:	br	x17

00000000004019c0 <popen@plt>:
  4019c0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4019c4:	ldr	x17, [x16, #208]
  4019c8:	add	x16, x16, #0xd0
  4019cc:	br	x17

00000000004019d0 <sigemptyset@plt>:
  4019d0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4019d4:	ldr	x17, [x16, #216]
  4019d8:	add	x16, x16, #0xd8
  4019dc:	br	x17

00000000004019e0 <strncmp@plt>:
  4019e0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4019e4:	ldr	x17, [x16, #224]
  4019e8:	add	x16, x16, #0xe0
  4019ec:	br	x17

00000000004019f0 <__libc_start_main@plt>:
  4019f0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4019f4:	ldr	x17, [x16, #232]
  4019f8:	add	x16, x16, #0xe8
  4019fc:	br	x17

0000000000401a00 <strcat@plt>:
  401a00:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401a04:	ldr	x17, [x16, #240]
  401a08:	add	x16, x16, #0xf0
  401a0c:	br	x17

0000000000401a10 <fgetc@plt>:
  401a10:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401a14:	ldr	x17, [x16, #248]
  401a18:	add	x16, x16, #0xf8
  401a1c:	br	x17

0000000000401a20 <tgetflag@plt>:
  401a20:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401a24:	ldr	x17, [x16, #256]
  401a28:	add	x16, x16, #0x100
  401a2c:	br	x17

0000000000401a30 <memset@plt>:
  401a30:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401a34:	ldr	x17, [x16, #264]
  401a38:	add	x16, x16, #0x108
  401a3c:	br	x17

0000000000401a40 <sleep@plt>:
  401a40:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401a44:	ldr	x17, [x16, #272]
  401a48:	add	x16, x16, #0x110
  401a4c:	br	x17

0000000000401a50 <fchmod@plt>:
  401a50:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401a54:	ldr	x17, [x16, #280]
  401a58:	add	x16, x16, #0x118
  401a5c:	br	x17

0000000000401a60 <tgetent@plt>:
  401a60:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401a64:	ldr	x17, [x16, #288]
  401a68:	add	x16, x16, #0x120
  401a6c:	br	x17

0000000000401a70 <calloc@plt>:
  401a70:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401a74:	ldr	x17, [x16, #296]
  401a78:	add	x16, x16, #0x128
  401a7c:	br	x17

0000000000401a80 <tgetnum@plt>:
  401a80:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401a84:	ldr	x17, [x16, #304]
  401a88:	add	x16, x16, #0x130
  401a8c:	br	x17

0000000000401a90 <getc@plt>:
  401a90:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401a94:	ldr	x17, [x16, #312]
  401a98:	add	x16, x16, #0x138
  401a9c:	br	x17

0000000000401aa0 <system@plt>:
  401aa0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401aa4:	ldr	x17, [x16, #320]
  401aa8:	add	x16, x16, #0x140
  401aac:	br	x17

0000000000401ab0 <strerror@plt>:
  401ab0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401ab4:	ldr	x17, [x16, #328]
  401ab8:	add	x16, x16, #0x148
  401abc:	br	x17

0000000000401ac0 <close@plt>:
  401ac0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401ac4:	ldr	x17, [x16, #336]
  401ac8:	add	x16, x16, #0x150
  401acc:	br	x17

0000000000401ad0 <__gmon_start__@plt>:
  401ad0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401ad4:	ldr	x17, [x16, #344]
  401ad8:	add	x16, x16, #0x158
  401adc:	br	x17

0000000000401ae0 <write@plt>:
  401ae0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401ae4:	ldr	x17, [x16, #352]
  401ae8:	add	x16, x16, #0x160
  401aec:	br	x17

0000000000401af0 <abort@plt>:
  401af0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401af4:	ldr	x17, [x16, #360]
  401af8:	add	x16, x16, #0x168
  401afc:	br	x17

0000000000401b00 <strcmp@plt>:
  401b00:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401b04:	ldr	x17, [x16, #368]
  401b08:	add	x16, x16, #0x170
  401b0c:	br	x17

0000000000401b10 <__ctype_b_loc@plt>:
  401b10:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401b14:	ldr	x17, [x16, #376]
  401b18:	add	x16, x16, #0x178
  401b1c:	br	x17

0000000000401b20 <free@plt>:
  401b20:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401b24:	ldr	x17, [x16, #384]
  401b28:	add	x16, x16, #0x180
  401b2c:	br	x17

0000000000401b30 <strchr@plt>:
  401b30:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401b34:	ldr	x17, [x16, #392]
  401b38:	add	x16, x16, #0x188
  401b3c:	br	x17

0000000000401b40 <rename@plt>:
  401b40:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401b44:	ldr	x17, [x16, #400]
  401b48:	add	x16, x16, #0x190
  401b4c:	br	x17

0000000000401b50 <strcpy@plt>:
  401b50:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401b54:	ldr	x17, [x16, #408]
  401b58:	add	x16, x16, #0x198
  401b5c:	br	x17

0000000000401b60 <read@plt>:
  401b60:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401b64:	ldr	x17, [x16, #416]
  401b68:	add	x16, x16, #0x1a0
  401b6c:	br	x17

0000000000401b70 <tcsetattr@plt>:
  401b70:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401b74:	ldr	x17, [x16, #424]
  401b78:	add	x16, x16, #0x1a8
  401b7c:	br	x17

0000000000401b80 <isatty@plt>:
  401b80:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401b84:	ldr	x17, [x16, #432]
  401b88:	add	x16, x16, #0x1b0
  401b8c:	br	x17

0000000000401b90 <iswupper@plt>:
  401b90:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401b94:	ldr	x17, [x16, #440]
  401b98:	add	x16, x16, #0x1b8
  401b9c:	br	x17

0000000000401ba0 <tgetstr@plt>:
  401ba0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401ba4:	ldr	x17, [x16, #448]
  401ba8:	add	x16, x16, #0x1c0
  401bac:	br	x17

0000000000401bb0 <__fxstat@plt>:
  401bb0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401bb4:	ldr	x17, [x16, #456]
  401bb8:	add	x16, x16, #0x1c8
  401bbc:	br	x17

0000000000401bc0 <strstr@plt>:
  401bc0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401bc4:	ldr	x17, [x16, #464]
  401bc8:	add	x16, x16, #0x1d0
  401bcc:	br	x17

0000000000401bd0 <realpath@plt>:
  401bd0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401bd4:	ldr	x17, [x16, #472]
  401bd8:	add	x16, x16, #0x1d8
  401bdc:	br	x17

0000000000401be0 <regexec@plt>:
  401be0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401be4:	ldr	x17, [x16, #480]
  401be8:	add	x16, x16, #0x1e0
  401bec:	br	x17

0000000000401bf0 <longjmp@plt>:
  401bf0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401bf4:	ldr	x17, [x16, #488]
  401bf8:	add	x16, x16, #0x1e8
  401bfc:	br	x17

0000000000401c00 <regfree@plt>:
  401c00:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401c04:	ldr	x17, [x16, #496]
  401c08:	add	x16, x16, #0x1f0
  401c0c:	br	x17

0000000000401c10 <regcomp@plt>:
  401c10:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401c14:	ldr	x17, [x16, #504]
  401c18:	add	x16, x16, #0x1f8
  401c1c:	br	x17

0000000000401c20 <strncpy@plt>:
  401c20:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401c24:	ldr	x17, [x16, #512]
  401c28:	add	x16, x16, #0x200
  401c2c:	br	x17

0000000000401c30 <pclose@plt>:
  401c30:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401c34:	ldr	x17, [x16, #520]
  401c38:	add	x16, x16, #0x208
  401c3c:	br	x17

0000000000401c40 <__errno_location@plt>:
  401c40:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401c44:	ldr	x17, [x16, #528]
  401c48:	add	x16, x16, #0x210
  401c4c:	br	x17

0000000000401c50 <getenv@plt>:
  401c50:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401c54:	ldr	x17, [x16, #536]
  401c58:	add	x16, x16, #0x218
  401c5c:	br	x17

0000000000401c60 <__xstat@plt>:
  401c60:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401c64:	ldr	x17, [x16, #544]
  401c68:	add	x16, x16, #0x220
  401c6c:	br	x17

0000000000401c70 <towlower@plt>:
  401c70:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401c74:	ldr	x17, [x16, #552]
  401c78:	add	x16, x16, #0x228
  401c7c:	br	x17

0000000000401c80 <fprintf@plt>:
  401c80:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401c84:	ldr	x17, [x16, #560]
  401c88:	add	x16, x16, #0x230
  401c8c:	br	x17

0000000000401c90 <fgets@plt>:
  401c90:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401c94:	ldr	x17, [x16, #568]
  401c98:	add	x16, x16, #0x238
  401c9c:	br	x17

0000000000401ca0 <creat@plt>:
  401ca0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401ca4:	ldr	x17, [x16, #576]
  401ca8:	add	x16, x16, #0x240
  401cac:	br	x17

0000000000401cb0 <ioctl@plt>:
  401cb0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401cb4:	ldr	x17, [x16, #584]
  401cb8:	add	x16, x16, #0x248
  401cbc:	br	x17

0000000000401cc0 <setlocale@plt>:
  401cc0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  401cc4:	ldr	x17, [x16, #592]
  401cc8:	add	x16, x16, #0x250
  401ccc:	br	x17

Disassembly of section .text:

0000000000401cd0 <clear@@Base-0x1450>:
  401cd0:	mov	x29, #0x0                   	// #0
  401cd4:	mov	x30, #0x0                   	// #0
  401cd8:	mov	x5, x0
  401cdc:	ldr	x1, [sp]
  401ce0:	add	x2, sp, #0x8
  401ce4:	mov	x6, sp
  401ce8:	movz	x0, #0x0, lsl #48
  401cec:	movk	x0, #0x0, lsl #32
  401cf0:	movk	x0, #0x40, lsl #16
  401cf4:	movk	x0, #0x1ddc
  401cf8:	movz	x3, #0x0, lsl #48
  401cfc:	movk	x3, #0x0, lsl #32
  401d00:	movk	x3, #0x41, lsl #16
  401d04:	movk	x3, #0x5c78
  401d08:	movz	x4, #0x0, lsl #48
  401d0c:	movk	x4, #0x0, lsl #32
  401d10:	movk	x4, #0x41, lsl #16
  401d14:	movk	x4, #0x5cf8
  401d18:	bl	4019f0 <__libc_start_main@plt>
  401d1c:	bl	401af0 <abort@plt>
  401d20:	adrp	x0, 42b000 <winch@@Base+0x163dc>
  401d24:	ldr	x0, [x0, #4064]
  401d28:	cbz	x0, 401d30 <setlocale@plt+0x70>
  401d2c:	b	401ad0 <__gmon_start__@plt>
  401d30:	ret
  401d34:	nop
  401d38:	adrp	x0, 42f000 <winch@@Base+0x1a3dc>
  401d3c:	add	x0, x0, #0x820
  401d40:	adrp	x1, 42f000 <winch@@Base+0x1a3dc>
  401d44:	add	x1, x1, #0x820
  401d48:	cmp	x1, x0
  401d4c:	b.eq	401d64 <setlocale@plt+0xa4>  // b.none
  401d50:	adrp	x1, 415000 <winch@@Base+0x3dc>
  401d54:	ldr	x1, [x1, #3384]
  401d58:	cbz	x1, 401d64 <setlocale@plt+0xa4>
  401d5c:	mov	x16, x1
  401d60:	br	x16
  401d64:	ret
  401d68:	adrp	x0, 42f000 <winch@@Base+0x1a3dc>
  401d6c:	add	x0, x0, #0x820
  401d70:	adrp	x1, 42f000 <winch@@Base+0x1a3dc>
  401d74:	add	x1, x1, #0x820
  401d78:	sub	x1, x1, x0
  401d7c:	lsr	x2, x1, #63
  401d80:	add	x1, x2, x1, asr #3
  401d84:	cmp	xzr, x1, asr #1
  401d88:	asr	x1, x1, #1
  401d8c:	b.eq	401da4 <setlocale@plt+0xe4>  // b.none
  401d90:	adrp	x2, 415000 <winch@@Base+0x3dc>
  401d94:	ldr	x2, [x2, #3392]
  401d98:	cbz	x2, 401da4 <setlocale@plt+0xe4>
  401d9c:	mov	x16, x2
  401da0:	br	x16
  401da4:	ret
  401da8:	stp	x29, x30, [sp, #-32]!
  401dac:	mov	x29, sp
  401db0:	str	x19, [sp, #16]
  401db4:	adrp	x19, 42f000 <winch@@Base+0x1a3dc>
  401db8:	ldrb	w0, [x19, #2097]
  401dbc:	cbnz	w0, 401dcc <setlocale@plt+0x10c>
  401dc0:	bl	401d38 <setlocale@plt+0x78>
  401dc4:	mov	w0, #0x1                   	// #1
  401dc8:	strb	w0, [x19, #2097]
  401dcc:	ldr	x19, [sp, #16]
  401dd0:	ldp	x29, x30, [sp], #32
  401dd4:	ret
  401dd8:	b	401d68 <setlocale@plt+0xa8>
  401ddc:	stp	x29, x30, [sp, #-80]!
  401de0:	str	x25, [sp, #16]
  401de4:	stp	x24, x23, [sp, #32]
  401de8:	stp	x22, x21, [sp, #48]
  401dec:	stp	x20, x19, [sp, #64]
  401df0:	mov	x20, x1
  401df4:	ldr	x8, [x20], #8
  401df8:	mov	w19, w0
  401dfc:	adrp	x0, 415000 <winch@@Base+0x3dc>
  401e00:	adrp	x21, 434000 <PC+0x47d0>
  401e04:	adrp	x22, 434000 <PC+0x47d0>
  401e08:	add	x0, x0, #0xd48
  401e0c:	mov	x29, sp
  401e10:	str	x8, [x21, #296]
  401e14:	str	wzr, [x22, #340]
  401e18:	bl	40944c <clear@@Base+0x632c>
  401e1c:	bl	4094c8 <clear@@Base+0x63a8>
  401e20:	cbnz	w0, 401e2c <setlocale@plt+0x16c>
  401e24:	mov	w8, #0x1                   	// #1
  401e28:	str	w8, [x22, #340]
  401e2c:	mov	w0, #0x1                   	// #1
  401e30:	mov	w22, #0x1                   	// #1
  401e34:	bl	401b80 <isatty@plt>
  401e38:	adrp	x23, 434000 <PC+0x47d0>
  401e3c:	str	w0, [x23, #324]
  401e40:	bl	40f6dc <clear@@Base+0xc5bc>
  401e44:	bl	4091b8 <clear@@Base+0x6098>
  401e48:	bl	402740 <setlocale@plt+0xa80>
  401e4c:	bl	409140 <clear@@Base+0x6020>
  401e50:	bl	404780 <clear@@Base+0x1660>
  401e54:	bl	40cf5c <clear@@Base+0x9e3c>
  401e58:	bl	405c5c <clear@@Base+0x2b3c>
  401e5c:	bl	4116a4 <clear@@Base+0xe584>
  401e60:	bl	4133cc <error@@Base+0x144c>
  401e64:	ldr	x0, [x21, #296]
  401e68:	bl	40b8cc <clear@@Base+0x87ac>
  401e6c:	adrp	x1, 415000 <winch@@Base+0x3dc>
  401e70:	add	x1, x1, #0xd53
  401e74:	bl	401b00 <strcmp@plt>
  401e78:	adrp	x21, 433000 <PC+0x37d0>
  401e7c:	cbnz	w0, 401e84 <setlocale@plt+0x1c4>
  401e80:	str	w22, [x21, #812]
  401e84:	sub	w24, w19, #0x1
  401e88:	bl	4129cc <error@@Base+0xa4c>
  401e8c:	ldr	w8, [x21, #812]
  401e90:	adrp	x9, 41a000 <winch@@Base+0x53dc>
  401e94:	adrp	x10, 415000 <winch@@Base+0x3dc>
  401e98:	add	x9, x9, #0x4c4
  401e9c:	add	x10, x10, #0xd58
  401ea0:	cmp	w8, #0x0
  401ea4:	csel	x0, x10, x9, eq  // eq = none
  401ea8:	bl	40944c <clear@@Base+0x632c>
  401eac:	cbz	x0, 401eb8 <setlocale@plt+0x1f8>
  401eb0:	bl	40215c <setlocale@plt+0x49c>
  401eb4:	bl	410be0 <clear@@Base+0xdac0>
  401eb8:	cmp	w19, #0x2
  401ebc:	b.lt	401f38 <setlocale@plt+0x278>  // b.tstop
  401ec0:	adrp	x21, 415000 <winch@@Base+0x3dc>
  401ec4:	add	x21, x21, #0xd5d
  401ec8:	ldr	x8, [x20]
  401ecc:	mov	x25, x20
  401ed0:	ldrb	w9, [x8]
  401ed4:	cmp	w9, #0x2d
  401ed8:	b.eq	401ee4 <setlocale@plt+0x224>  // b.none
  401edc:	cmp	w9, #0x2b
  401ee0:	b.ne	401eec <setlocale@plt+0x22c>  // b.any
  401ee4:	ldrb	w8, [x8, #1]
  401ee8:	cbnz	w8, 401ef4 <setlocale@plt+0x234>
  401eec:	bl	4113e4 <clear@@Base+0xe2c4>
  401ef0:	cbz	w0, 4020b4 <setlocale@plt+0x3f4>
  401ef4:	mov	x20, x25
  401ef8:	ldr	x22, [x20], #8
  401efc:	mov	x1, x21
  401f00:	sub	w24, w24, #0x1
  401f04:	mov	x0, x22
  401f08:	bl	401b00 <strcmp@plt>
  401f0c:	cbz	w0, 401f28 <setlocale@plt+0x268>
  401f10:	mov	x0, x22
  401f14:	bl	410be0 <clear@@Base+0xdac0>
  401f18:	sub	w19, w19, #0x1
  401f1c:	cmp	w19, #0x1
  401f20:	b.gt	401ec8 <setlocale@plt+0x208>
  401f24:	mov	w24, wzr
  401f28:	add	x25, x25, #0x8
  401f2c:	bl	4113e4 <clear@@Base+0xe2c4>
  401f30:	cbz	w0, 401f44 <setlocale@plt+0x284>
  401f34:	b	4020c0 <setlocale@plt+0x400>
  401f38:	mov	x25, x20
  401f3c:	bl	4113e4 <clear@@Base+0xe2c4>
  401f40:	cbnz	w0, 4020c0 <setlocale@plt+0x400>
  401f44:	adrp	x0, 415000 <winch@@Base+0x3dc>
  401f48:	add	x0, x0, #0xd60
  401f4c:	bl	40944c <clear@@Base+0x632c>
  401f50:	adrp	x19, 434000 <PC+0x47d0>
  401f54:	str	x0, [x19, #352]
  401f58:	cbz	x0, 401f64 <setlocale@plt+0x2a4>
  401f5c:	ldrb	w8, [x0]
  401f60:	cbnz	w8, 401f88 <setlocale@plt+0x2c8>
  401f64:	adrp	x0, 415000 <winch@@Base+0x3dc>
  401f68:	add	x0, x0, #0xd67
  401f6c:	bl	40944c <clear@@Base+0x632c>
  401f70:	str	x0, [x19, #352]
  401f74:	bl	4094c8 <clear@@Base+0x63a8>
  401f78:	cbz	w0, 401f88 <setlocale@plt+0x2c8>
  401f7c:	adrp	x8, 415000 <winch@@Base+0x3dc>
  401f80:	add	x8, x8, #0xd6e
  401f84:	str	x8, [x19, #352]
  401f88:	adrp	x0, 415000 <winch@@Base+0x3dc>
  401f8c:	add	x0, x0, #0xd71
  401f90:	bl	40944c <clear@@Base+0x632c>
  401f94:	adrp	x19, 434000 <PC+0x47d0>
  401f98:	str	x0, [x19, #328]
  401f9c:	bl	4094c8 <clear@@Base+0x63a8>
  401fa0:	cbz	w0, 401fb0 <setlocale@plt+0x2f0>
  401fa4:	adrp	x8, 415000 <winch@@Base+0x3dc>
  401fa8:	add	x8, x8, #0xd7a
  401fac:	str	x8, [x19, #328]
  401fb0:	adrp	x8, 434000 <PC+0x47d0>
  401fb4:	ldr	w8, [x8, #320]
  401fb8:	cbnz	w8, 401fcc <setlocale@plt+0x30c>
  401fbc:	mov	x1, xzr
  401fc0:	cmp	w24, #0x1
  401fc4:	b.ge	401fe8 <setlocale@plt+0x328>  // b.tcont
  401fc8:	b	40200c <setlocale@plt+0x34c>
  401fcc:	adrp	x0, 415000 <winch@@Base+0x3dc>
  401fd0:	add	x0, x0, #0xd89
  401fd4:	mov	x1, xzr
  401fd8:	bl	40c144 <clear@@Base+0x9024>
  401fdc:	mov	x1, x0
  401fe0:	cmp	w24, #0x1
  401fe4:	b.lt	40200c <setlocale@plt+0x34c>  // b.tstop
  401fe8:	add	w19, w24, #0x1
  401fec:	ldr	x0, [x25], #8
  401ff0:	bl	40c144 <clear@@Base+0x9024>
  401ff4:	mov	x0, xzr
  401ff8:	bl	40c118 <clear@@Base+0x8ff8>
  401ffc:	sub	w19, w19, #0x1
  402000:	cmp	w19, #0x1
  402004:	mov	x1, x0
  402008:	b.gt	401fec <setlocale@plt+0x32c>
  40200c:	ldr	w8, [x23, #324]
  402010:	cbnz	w8, 402034 <setlocale@plt+0x374>
  402014:	bl	40a750 <clear@@Base+0x7630>
  402018:	cbnz	w0, 40202c <setlocale@plt+0x36c>
  40201c:	bl	40a964 <clear@@Base+0x7844>
  402020:	mov	w0, #0x1                   	// #1
  402024:	bl	40a7c8 <clear@@Base+0x76a8>
  402028:	cbz	w0, 40201c <setlocale@plt+0x35c>
  40202c:	mov	w0, wzr
  402030:	bl	402190 <setlocale@plt+0x4d0>
  402034:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  402038:	ldr	w8, [x8, #2152]
  40203c:	cbz	w8, 40205c <setlocale@plt+0x39c>
  402040:	adrp	x8, 434000 <PC+0x47d0>
  402044:	ldr	w8, [x8, #520]
  402048:	cbnz	w8, 40205c <setlocale@plt+0x39c>
  40204c:	adrp	x0, 415000 <winch@@Base+0x3dc>
  402050:	add	x0, x0, #0xda0
  402054:	mov	x1, xzr
  402058:	bl	411f80 <error@@Base>
  40205c:	bl	415bc8 <winch@@Base+0xfa4>
  402060:	mov	w0, #0x1                   	// #1
  402064:	bl	4022e4 <setlocale@plt+0x624>
  402068:	mov	w0, #0x1                   	// #1
  40206c:	bl	414c64 <winch@@Base+0x40>
  402070:	adrp	x19, 433000 <PC+0x37d0>
  402074:	ldr	x8, [x19, #736]
  402078:	cbnz	x8, 402094 <setlocale@plt+0x3d4>
  40207c:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  402080:	ldr	x0, [x8, #2048]
  402084:	adrp	x1, 415000 <winch@@Base+0x3dc>
  402088:	add	x1, x1, #0xd5e
  40208c:	bl	401b00 <strcmp@plt>
  402090:	cbnz	w0, 402104 <setlocale@plt+0x444>
  402094:	bl	40c138 <clear@@Base+0x9018>
  402098:	cmp	w0, #0x1
  40209c:	b.lt	4020cc <setlocale@plt+0x40c>  // b.tstop
  4020a0:	adrp	x0, 415000 <winch@@Base+0x3dc>
  4020a4:	add	x0, x0, #0xdca
  4020a8:	mov	x1, xzr
  4020ac:	bl	411f80 <error@@Base>
  4020b0:	b	40212c <setlocale@plt+0x46c>
  4020b4:	sub	w24, w19, #0x1
  4020b8:	bl	4113e4 <clear@@Base+0xe2c4>
  4020bc:	cbz	w0, 401f44 <setlocale@plt+0x284>
  4020c0:	bl	4113f8 <clear@@Base+0xe2d8>
  4020c4:	mov	w0, wzr
  4020c8:	bl	402190 <setlocale@plt+0x4d0>
  4020cc:	ldr	x0, [x19, #736]
  4020d0:	bl	415000 <winch@@Base+0x3dc>
  4020d4:	bl	41512c <winch@@Base+0x508>
  4020d8:	cbnz	w0, 40212c <setlocale@plt+0x46c>
  4020dc:	bl	41505c <winch@@Base+0x438>
  4020e0:	adrp	x8, 434000 <PC+0x47d0>
  4020e4:	cmn	x0, #0x1
  4020e8:	str	x0, [x8, #304]
  4020ec:	b.eq	40212c <setlocale@plt+0x46c>  // b.none
  4020f0:	adrp	x8, 434000 <PC+0x47d0>
  4020f4:	ldr	w8, [x8, #564]
  4020f8:	adrp	x9, 434000 <PC+0x47d0>
  4020fc:	str	w8, [x9, #312]
  402100:	b	40214c <setlocale@plt+0x48c>
  402104:	bl	40a750 <clear@@Base+0x7630>
  402108:	cbnz	w0, 40212c <setlocale@plt+0x46c>
  40210c:	adrp	x19, 434000 <PC+0x47d0>
  402110:	ldr	w8, [x19, #532]
  402114:	cbz	w8, 40214c <setlocale@plt+0x48c>
  402118:	bl	40c138 <clear@@Base+0x9018>
  40211c:	cmp	w0, #0x2
  402120:	b.lt	402134 <setlocale@plt+0x474>  // b.tstop
  402124:	str	wzr, [x19, #532]
  402128:	b	40214c <setlocale@plt+0x48c>
  40212c:	mov	w0, #0x1                   	// #1
  402130:	bl	402190 <setlocale@plt+0x4d0>
  402134:	adrp	x8, 434000 <PC+0x47d0>
  402138:	ldr	w8, [x8, #588]
  40213c:	cbnz	w8, 40214c <setlocale@plt+0x48c>
  402140:	bl	40bfdc <clear@@Base+0x8ebc>
  402144:	adrp	x8, 434000 <PC+0x47d0>
  402148:	str	w0, [x8, #348]
  40214c:	bl	402e4c <setlocale@plt+0x118c>
  402150:	bl	407498 <clear@@Base+0x4378>
  402154:	mov	w0, wzr
  402158:	bl	402190 <setlocale@plt+0x4d0>
  40215c:	stp	x29, x30, [sp, #-32]!
  402160:	str	x19, [sp, #16]
  402164:	mov	x29, sp
  402168:	mov	x19, x0
  40216c:	bl	401830 <strlen@plt>
  402170:	add	w0, w0, #0x1
  402174:	mov	w1, #0x1                   	// #1
  402178:	bl	402208 <setlocale@plt+0x548>
  40217c:	mov	x1, x19
  402180:	bl	401b50 <strcpy@plt>
  402184:	ldr	x19, [sp, #16]
  402188:	ldp	x29, x30, [sp], #32
  40218c:	ret
  402190:	stp	x29, x30, [sp, #-32]!
  402194:	str	x19, [sp, #16]
  402198:	mov	x29, sp
  40219c:	tbz	w0, #31, 4021ac <setlocale@plt+0x4ec>
  4021a0:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  4021a4:	ldr	w19, [x8, #2144]
  4021a8:	b	4021b8 <setlocale@plt+0x4f8>
  4021ac:	mov	w19, w0
  4021b0:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  4021b4:	str	w0, [x8, #2144]
  4021b8:	adrp	x8, 434000 <PC+0x47d0>
  4021bc:	mov	w9, #0x1                   	// #1
  4021c0:	mov	x0, xzr
  4021c4:	str	w9, [x8, #336]
  4021c8:	bl	409ed0 <clear@@Base+0x6db0>
  4021cc:	bl	405cf0 <clear@@Base+0x2bd0>
  4021d0:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  4021d4:	ldr	w8, [x8, #2128]
  4021d8:	cbz	w8, 4021ec <setlocale@plt+0x52c>
  4021dc:	adrp	x8, 434000 <PC+0x47d0>
  4021e0:	ldr	w8, [x8, #324]
  4021e4:	cbz	w8, 4021ec <setlocale@plt+0x52c>
  4021e8:	bl	403174 <clear@@Base+0x54>
  4021ec:	bl	402f44 <setlocale@plt+0x1284>
  4021f0:	bl	411c94 <clear@@Base+0xeb74>
  4021f4:	mov	w0, wzr
  4021f8:	bl	4022e4 <setlocale@plt+0x624>
  4021fc:	bl	415bfc <winch@@Base+0xfd8>
  402200:	mov	w0, w19
  402204:	bl	401840 <exit@plt>
  402208:	stp	x29, x30, [sp, #-16]!
  40220c:	mov	w1, w1
  402210:	sxtw	x0, w0
  402214:	mov	x29, sp
  402218:	bl	401a70 <calloc@plt>
  40221c:	cbz	x0, 402228 <setlocale@plt+0x568>
  402220:	ldp	x29, x30, [sp], #16
  402224:	ret
  402228:	adrp	x0, 415000 <winch@@Base+0x3dc>
  40222c:	add	x0, x0, #0xdee
  402230:	mov	x1, xzr
  402234:	bl	411f80 <error@@Base>
  402238:	mov	w0, #0x1                   	// #1
  40223c:	bl	402190 <setlocale@plt+0x4d0>
  402240:	b	402248 <setlocale@plt+0x588>
  402244:	add	x0, x0, #0x1
  402248:	ldrb	w8, [x0]
  40224c:	cmp	w8, #0x20
  402250:	b.eq	402244 <setlocale@plt+0x584>  // b.none
  402254:	cmp	w8, #0x9
  402258:	b.eq	402244 <setlocale@plt+0x584>  // b.none
  40225c:	ret
  402260:	ldrb	w10, [x1]
  402264:	cbz	w10, 4022d4 <setlocale@plt+0x614>
  402268:	mov	x8, x0
  40226c:	mov	x0, xzr
  402270:	add	x9, x1, #0x1
  402274:	ldrb	w11, [x8, x0]
  402278:	cbz	w2, 4022a0 <setlocale@plt+0x5e0>
  40227c:	cbnz	w0, 402290 <setlocale@plt+0x5d0>
  402280:	sub	w12, w11, #0x61
  402284:	and	w12, w12, #0xff
  402288:	cmp	w12, #0x1a
  40228c:	b.cc	4022dc <setlocale@plt+0x61c>  // b.lo, b.ul, b.last
  402290:	sub	w12, w11, #0x41
  402294:	add	w13, w11, #0x20
  402298:	cmp	w12, #0x1a
  40229c:	csel	w11, w13, w11, cc  // cc = lo, ul, last
  4022a0:	and	w12, w10, #0xff
  4022a4:	sub	w10, w10, #0x41
  4022a8:	and	w10, w10, #0xff
  4022ac:	cmp	w10, #0x1a
  4022b0:	ccmp	w0, #0x0, #0x4, cc  // cc = lo, ul, last
  4022b4:	add	w10, w12, #0x20
  4022b8:	csel	w10, w10, w12, ne  // ne = any
  4022bc:	cmp	w11, w10
  4022c0:	b.ne	4022d0 <setlocale@plt+0x610>  // b.any
  4022c4:	ldrb	w10, [x9, x0]
  4022c8:	add	x0, x0, #0x1
  4022cc:	cbnz	w10, 402274 <setlocale@plt+0x5b4>
  4022d0:	ret
  4022d4:	mov	w0, wzr
  4022d8:	ret
  4022dc:	mov	w0, #0xffffffff            	// #-1
  4022e0:	ret
  4022e4:	sub	sp, sp, #0x70
  4022e8:	stp	x20, x19, [sp, #96]
  4022ec:	adrp	x20, 42f000 <winch@@Base+0x1a3dc>
  4022f0:	ldr	w8, [x20, #2168]
  4022f4:	stp	x29, x30, [sp, #64]
  4022f8:	str	x21, [sp, #80]
  4022fc:	add	x29, sp, #0x40
  402300:	cmp	w8, w0
  402304:	b.eq	4024c8 <setlocale@plt+0x808>  // b.none
  402308:	mov	w19, w0
  40230c:	adrp	x8, 434000 <PC+0x47d0>
  402310:	mov	w9, #0x8                   	// #8
  402314:	adrp	x21, 434000 <PC+0x47d0>
  402318:	str	w9, [x8, #404]
  40231c:	cbz	w0, 402398 <setlocale@plt+0x6d8>
  402320:	ldr	w0, [x21, #700]
  402324:	mov	x1, sp
  402328:	bl	401910 <tcgetattr@plt>
  40232c:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  402330:	ldrb	w9, [x8, #2232]
  402334:	tbnz	w9, #0, 402360 <setlocale@plt+0x6a0>
  402338:	ldp	q0, q1, [sp]
  40233c:	ldr	q2, [sp, #32]
  402340:	ldur	q3, [sp, #44]
  402344:	adrp	x9, 42f000 <winch@@Base+0x1a3dc>
  402348:	add	x9, x9, #0x87c
  40234c:	mov	w10, #0x1                   	// #1
  402350:	stp	q0, q1, [x9]
  402354:	str	q2, [x9, #32]
  402358:	stur	q3, [x9, #44]
  40235c:	strb	w10, [x8, #2232]
  402360:	mov	x0, sp
  402364:	bl	401880 <cfgetospeed@plt>
  402368:	cmp	w0, #0xf
  40236c:	b.hi	4023bc <setlocale@plt+0x6fc>  // b.pmore
  402370:	adrp	x9, 415000 <winch@@Base+0x3dc>
  402374:	mov	w8, w0
  402378:	add	x9, x9, #0xe05
  40237c:	adr	x10, 402390 <setlocale@plt+0x6d0>
  402380:	ldrb	w11, [x9, x8]
  402384:	add	x10, x10, x11, lsl #2
  402388:	mov	w8, wzr
  40238c:	br	x10
  402390:	mov	w8, #0x1                   	// #1
  402394:	b	402450 <setlocale@plt+0x790>
  402398:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  40239c:	add	x8, x8, #0x87c
  4023a0:	ldp	q0, q1, [x8]
  4023a4:	ldr	q2, [x8, #32]
  4023a8:	ldur	q3, [x8, #44]
  4023ac:	stp	q0, q1, [sp]
  4023b0:	str	q2, [sp, #32]
  4023b4:	stur	q3, [sp, #44]
  4023b8:	b	4024ac <setlocale@plt+0x7ec>
  4023bc:	mov	w8, #0x1001                	// #4097
  4023c0:	cmp	w0, w8
  4023c4:	b.eq	40244c <setlocale@plt+0x78c>  // b.none
  4023c8:	mov	w8, #0x1002                	// #4098
  4023cc:	cmp	w0, w8
  4023d0:	b.ne	402458 <setlocale@plt+0x798>  // b.any
  4023d4:	mov	w8, #0x11                  	// #17
  4023d8:	b	402450 <setlocale@plt+0x790>
  4023dc:	mov	w8, #0x2                   	// #2
  4023e0:	b	402450 <setlocale@plt+0x790>
  4023e4:	mov	w8, #0x3                   	// #3
  4023e8:	b	402450 <setlocale@plt+0x790>
  4023ec:	mov	w8, #0x4                   	// #4
  4023f0:	b	402450 <setlocale@plt+0x790>
  4023f4:	mov	w8, #0x5                   	// #5
  4023f8:	b	402450 <setlocale@plt+0x790>
  4023fc:	mov	w8, #0x6                   	// #6
  402400:	b	402450 <setlocale@plt+0x790>
  402404:	mov	w8, #0x7                   	// #7
  402408:	b	402450 <setlocale@plt+0x790>
  40240c:	mov	w8, #0x8                   	// #8
  402410:	b	402450 <setlocale@plt+0x790>
  402414:	mov	w8, #0x9                   	// #9
  402418:	b	402450 <setlocale@plt+0x790>
  40241c:	mov	w8, #0xa                   	// #10
  402420:	b	402450 <setlocale@plt+0x790>
  402424:	mov	w8, #0xb                   	// #11
  402428:	b	402450 <setlocale@plt+0x790>
  40242c:	mov	w8, #0xc                   	// #12
  402430:	b	402450 <setlocale@plt+0x790>
  402434:	mov	w8, #0xd                   	// #13
  402438:	b	402450 <setlocale@plt+0x790>
  40243c:	mov	w8, #0xe                   	// #14
  402440:	b	402450 <setlocale@plt+0x790>
  402444:	mov	w8, #0xf                   	// #15
  402448:	b	402450 <setlocale@plt+0x790>
  40244c:	mov	w8, #0x10                  	// #16
  402450:	adrp	x9, 42f000 <winch@@Base+0x1a3dc>
  402454:	strh	w8, [x9, #2080]
  402458:	ldrb	w8, [sp, #19]
  40245c:	adrp	x9, 434000 <PC+0x47d0>
  402460:	ldrb	w10, [sp, #20]
  402464:	strb	wzr, [sp, #32]
  402468:	str	w8, [x9, #380]
  40246c:	ldrb	w9, [sp, #31]
  402470:	adrp	x8, 434000 <PC+0x47d0>
  402474:	str	w10, [x8, #376]
  402478:	adrp	x8, 434000 <PC+0x47d0>
  40247c:	str	w9, [x8, #440]
  402480:	ldr	w8, [sp, #12]
  402484:	mov	w9, #0x100                 	// #256
  402488:	strh	w9, [sp, #22]
  40248c:	ldr	w9, [sp, #4]
  402490:	mov	w10, #0xffffff85            	// #-123
  402494:	and	w8, w8, w10
  402498:	str	w8, [sp, #12]
  40249c:	mov	w8, #0x1805                	// #6149
  4024a0:	and	w9, w9, #0xffffffc7
  4024a4:	orr	w8, w9, w8
  4024a8:	str	w8, [sp, #4]
  4024ac:	ldr	w0, [x21, #700]
  4024b0:	bl	401950 <fsync@plt>
  4024b4:	ldr	w0, [x21, #700]
  4024b8:	mov	x2, sp
  4024bc:	mov	w1, #0x1                   	// #1
  4024c0:	bl	401b70 <tcsetattr@plt>
  4024c4:	str	w19, [x20, #2168]
  4024c8:	ldp	x20, x19, [sp, #96]
  4024cc:	ldr	x21, [sp, #80]
  4024d0:	ldp	x29, x30, [sp, #64]
  4024d4:	add	sp, sp, #0x70
  4024d8:	ret
  4024dc:	sub	sp, sp, #0x30
  4024e0:	add	x2, sp, #0x8
  4024e4:	mov	w0, #0x2                   	// #2
  4024e8:	mov	w1, #0x5413                	// #21523
  4024ec:	stp	x29, x30, [sp, #16]
  4024f0:	stp	x20, x19, [sp, #32]
  4024f4:	add	x29, sp, #0x10
  4024f8:	bl	401cb0 <ioctl@plt>
  4024fc:	ldrh	w9, [sp, #10]
  402500:	mov	w8, w0
  402504:	ldrh	w0, [sp, #8]
  402508:	cmp	w8, #0x0
  40250c:	csel	w19, w9, wzr, eq  // eq = none
  402510:	adrp	x20, 434000 <PC+0x47d0>
  402514:	cbz	w0, 40251c <setlocale@plt+0x85c>
  402518:	cbz	w8, 402548 <setlocale@plt+0x888>
  40251c:	adrp	x0, 415000 <winch@@Base+0x3dc>
  402520:	add	x0, x0, #0xe3d
  402524:	bl	40944c <clear@@Base+0x632c>
  402528:	cbz	x0, 402534 <setlocale@plt+0x874>
  40252c:	bl	401960 <atoi@plt>
  402530:	b	402548 <setlocale@plt+0x888>
  402534:	adrp	x0, 415000 <winch@@Base+0x3dc>
  402538:	add	x0, x0, #0xe43
  40253c:	bl	4025d0 <setlocale@plt+0x910>
  402540:	cmp	w0, #0x1
  402544:	b.lt	40254c <setlocale@plt+0x88c>  // b.tstop
  402548:	str	w0, [x20, #384]
  40254c:	ldr	w8, [x20, #384]
  402550:	cmp	w8, #0x0
  402554:	b.le	402564 <setlocale@plt+0x8a4>
  402558:	adrp	x20, 434000 <PC+0x47d0>
  40255c:	cbnz	w19, 4025a8 <setlocale@plt+0x8e8>
  402560:	b	402574 <setlocale@plt+0x8b4>
  402564:	mov	w8, #0x18                  	// #24
  402568:	str	w8, [x20, #384]
  40256c:	adrp	x20, 434000 <PC+0x47d0>
  402570:	cbnz	w19, 4025a8 <setlocale@plt+0x8e8>
  402574:	adrp	x0, 415000 <winch@@Base+0x3dc>
  402578:	add	x0, x0, #0xe46
  40257c:	bl	40944c <clear@@Base+0x632c>
  402580:	cbz	x0, 402590 <setlocale@plt+0x8d0>
  402584:	bl	401960 <atoi@plt>
  402588:	mov	w19, w0
  40258c:	b	4025a8 <setlocale@plt+0x8e8>
  402590:	adrp	x0, 415000 <winch@@Base+0x3dc>
  402594:	add	x0, x0, #0xe4e
  402598:	bl	4025d0 <setlocale@plt+0x910>
  40259c:	mov	w19, w0
  4025a0:	cmp	w0, #0x1
  4025a4:	b.lt	4025ac <setlocale@plt+0x8ec>  // b.tstop
  4025a8:	str	w19, [x20, #396]
  4025ac:	ldr	w8, [x20, #396]
  4025b0:	cmp	w8, #0x0
  4025b4:	b.gt	4025c0 <setlocale@plt+0x900>
  4025b8:	mov	w8, #0x50                  	// #80
  4025bc:	str	w8, [x20, #396]
  4025c0:	ldp	x20, x19, [sp, #32]
  4025c4:	ldp	x29, x30, [sp, #16]
  4025c8:	add	sp, sp, #0x30
  4025cc:	ret
  4025d0:	stp	x29, x30, [sp, #-32]!
  4025d4:	str	x19, [sp, #16]
  4025d8:	mov	x29, sp
  4025dc:	mov	x19, x0
  4025e0:	bl	403454 <clear@@Base+0x334>
  4025e4:	cbz	x0, 4025f0 <setlocale@plt+0x930>
  4025e8:	bl	401960 <atoi@plt>
  4025ec:	b	40260c <setlocale@plt+0x94c>
  4025f0:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  4025f4:	ldrb	w8, [x8, #3300]
  4025f8:	tbz	w8, #0, 402604 <setlocale@plt+0x944>
  4025fc:	mov	w0, #0xffffffff            	// #-1
  402600:	b	40260c <setlocale@plt+0x94c>
  402604:	mov	x0, x19
  402608:	bl	401a80 <tgetnum@plt>
  40260c:	ldr	x19, [sp, #16]
  402610:	ldp	x29, x30, [sp], #32
  402614:	ret
  402618:	stp	x29, x30, [sp, #-32]!
  40261c:	mov	w8, w0
  402620:	str	x19, [sp, #16]
  402624:	adrp	x19, 42f000 <winch@@Base+0x1a3dc>
  402628:	sub	w8, w8, #0x1
  40262c:	mov	x29, sp
  402630:	mov	x0, xzr
  402634:	add	x19, x19, #0x8bc
  402638:	cmp	w8, #0x27
  40263c:	str	x19, [x29, #24]
  402640:	b.hi	4026c0 <setlocale@plt+0xa00>  // b.pmore
  402644:	adrp	x9, 415000 <winch@@Base+0x3dc>
  402648:	add	x9, x9, #0xe15
  40264c:	adr	x10, 40265c <setlocale@plt+0x99c>
  402650:	ldrb	w11, [x9, x8]
  402654:	add	x10, x10, x11, lsl #2
  402658:	br	x10
  40265c:	adrp	x0, 415000 <winch@@Base+0x3dc>
  402660:	add	x0, x0, #0xe51
  402664:	b	4026b8 <setlocale@plt+0x9f8>
  402668:	adrp	x0, 415000 <winch@@Base+0x3dc>
  40266c:	add	x0, x0, #0xe54
  402670:	b	4026b8 <setlocale@plt+0x9f8>
  402674:	adrp	x0, 415000 <winch@@Base+0x3dc>
  402678:	add	x0, x0, #0xe57
  40267c:	b	4026b8 <setlocale@plt+0x9f8>
  402680:	adrp	x0, 415000 <winch@@Base+0x3dc>
  402684:	add	x0, x0, #0xe5a
  402688:	b	4026b8 <setlocale@plt+0x9f8>
  40268c:	adrp	x0, 415000 <winch@@Base+0x3dc>
  402690:	add	x0, x0, #0xe5d
  402694:	b	4026b8 <setlocale@plt+0x9f8>
  402698:	adrp	x0, 415000 <winch@@Base+0x3dc>
  40269c:	add	x0, x0, #0xe60
  4026a0:	b	4026b8 <setlocale@plt+0x9f8>
  4026a4:	adrp	x0, 415000 <winch@@Base+0x3dc>
  4026a8:	add	x0, x0, #0xe63
  4026ac:	b	4026b8 <setlocale@plt+0x9f8>
  4026b0:	adrp	x0, 415000 <winch@@Base+0x3dc>
  4026b4:	add	x0, x0, #0xe66
  4026b8:	add	x1, x29, #0x18
  4026bc:	bl	4026f8 <setlocale@plt+0xa38>
  4026c0:	ldr	x19, [sp, #16]
  4026c4:	ldp	x29, x30, [sp], #32
  4026c8:	ret
  4026cc:	adrp	x0, 415000 <winch@@Base+0x3dc>
  4026d0:	add	x0, x0, #0xe69
  4026d4:	add	x1, x29, #0x18
  4026d8:	bl	4026f8 <setlocale@plt+0xa38>
  4026dc:	cbnz	x0, 4026c0 <setlocale@plt+0xa00>
  4026e0:	mov	w8, #0x7f                  	// #127
  4026e4:	b	4026ec <setlocale@plt+0xa2c>
  4026e8:	mov	w8, #0xb                   	// #11
  4026ec:	mov	x0, x19
  4026f0:	strh	w8, [x19]
  4026f4:	b	4026c0 <setlocale@plt+0xa00>
  4026f8:	stp	x29, x30, [sp, #-32]!
  4026fc:	stp	x20, x19, [sp, #16]
  402700:	mov	x29, sp
  402704:	mov	x19, x1
  402708:	mov	x20, x0
  40270c:	bl	403454 <clear@@Base+0x334>
  402710:	cbnz	x0, 402734 <setlocale@plt+0xa74>
  402714:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  402718:	ldrb	w8, [x8, #3300]
  40271c:	tbz	w8, #0, 402728 <setlocale@plt+0xa68>
  402720:	mov	x0, xzr
  402724:	b	402734 <setlocale@plt+0xa74>
  402728:	mov	x0, x20
  40272c:	mov	x1, x19
  402730:	bl	401ba0 <tgetstr@plt>
  402734:	ldp	x20, x19, [sp, #16]
  402738:	ldp	x29, x30, [sp], #32
  40273c:	ret
  402740:	stp	x29, x30, [sp, #-80]!
  402744:	str	x28, [sp, #16]
  402748:	stp	x24, x23, [sp, #32]
  40274c:	stp	x22, x21, [sp, #48]
  402750:	stp	x20, x19, [sp, #64]
  402754:	mov	x29, sp
  402758:	sub	sp, sp, #0x800
  40275c:	adrp	x0, 415000 <winch@@Base+0x3dc>
  402760:	add	x0, x0, #0xe6c
  402764:	bl	40944c <clear@@Base+0x632c>
  402768:	bl	4094c8 <clear@@Base+0x63a8>
  40276c:	cmp	w0, #0x0
  402770:	adrp	x0, 415000 <winch@@Base+0x3dc>
  402774:	cset	w8, eq  // eq = none
  402778:	adrp	x9, 42c000 <winch@@Base+0x173dc>
  40277c:	add	x0, x0, #0xe7f
  402780:	str	w8, [x9, #636]
  402784:	bl	40944c <clear@@Base+0x632c>
  402788:	adrp	x8, 415000 <winch@@Base+0x3dc>
  40278c:	add	x8, x8, #0xe84
  402790:	cmp	x0, #0x0
  402794:	adrp	x19, 42f000 <winch@@Base+0x1a3dc>
  402798:	csel	x1, x8, x0, eq  // eq = none
  40279c:	mov	x0, sp
  4027a0:	strb	wzr, [x19, #3300]
  4027a4:	bl	401a60 <tgetent@plt>
  4027a8:	cmp	w0, #0x1
  4027ac:	b.eq	4027b8 <setlocale@plt+0xaf8>  // b.none
  4027b0:	mov	w8, #0x1                   	// #1
  4027b4:	strb	w8, [x19, #3300]
  4027b8:	adrp	x0, 415000 <winch@@Base+0x3dc>
  4027bc:	add	x0, x0, #0xe8c
  4027c0:	bl	402d80 <setlocale@plt+0x10c0>
  4027c4:	cbz	w0, 4027d0 <setlocale@plt+0xb10>
  4027c8:	mov	w8, #0x1                   	// #1
  4027cc:	strb	w8, [x19, #3300]
  4027d0:	bl	4024dc <setlocale@plt+0x81c>
  4027d4:	bl	412780 <error@@Base+0x800>
  4027d8:	adrp	x0, 415000 <winch@@Base+0x3dc>
  4027dc:	add	x0, x0, #0xe8f
  4027e0:	bl	402d80 <setlocale@plt+0x10c0>
  4027e4:	adrp	x8, 434000 <PC+0x47d0>
  4027e8:	str	w0, [x8, #412]
  4027ec:	adrp	x0, 415000 <winch@@Base+0x3dc>
  4027f0:	add	x0, x0, #0xe92
  4027f4:	bl	402d80 <setlocale@plt+0x10c0>
  4027f8:	adrp	x8, 434000 <PC+0x47d0>
  4027fc:	str	w0, [x8, #364]
  402800:	adrp	x0, 415000 <winch@@Base+0x3dc>
  402804:	add	x0, x0, #0xe95
  402808:	bl	402d80 <setlocale@plt+0x10c0>
  40280c:	adrp	x23, 434000 <PC+0x47d0>
  402810:	str	w0, [x23, #368]
  402814:	adrp	x0, 415000 <winch@@Base+0x3dc>
  402818:	add	x0, x0, #0xe98
  40281c:	bl	402d80 <setlocale@plt+0x10c0>
  402820:	adrp	x20, 434000 <PC+0x47d0>
  402824:	str	w0, [x20, #408]
  402828:	adrp	x0, 416000 <winch@@Base+0x13dc>
  40282c:	add	x0, x0, #0x843
  402830:	bl	402d80 <setlocale@plt+0x10c0>
  402834:	adrp	x8, 434000 <PC+0x47d0>
  402838:	str	w0, [x8, #428]
  40283c:	adrp	x0, 415000 <winch@@Base+0x3dc>
  402840:	add	x0, x0, #0xe9b
  402844:	bl	4025d0 <setlocale@plt+0x910>
  402848:	bic	w8, w0, w0, asr #31
  40284c:	adrp	x9, 434000 <PC+0x47d0>
  402850:	adrp	x10, 434000 <PC+0x47d0>
  402854:	str	w8, [x9, #372]
  402858:	adrp	x9, 434000 <PC+0x47d0>
  40285c:	str	w8, [x10, #400]
  402860:	adrp	x10, 434000 <PC+0x47d0>
  402864:	str	w8, [x9, #388]
  402868:	adrp	x9, 434000 <PC+0x47d0>
  40286c:	str	w8, [x10, #432]
  402870:	adrp	x10, 434000 <PC+0x47d0>
  402874:	cmp	w0, #0x1
  402878:	str	w8, [x9, #424]
  40287c:	adrp	x9, 434000 <PC+0x47d0>
  402880:	str	w8, [x10, #436]
  402884:	adrp	x10, 434000 <PC+0x47d0>
  402888:	str	w8, [x9, #392]
  40288c:	str	w8, [x10, #420]
  402890:	b.lt	40289c <setlocale@plt+0xbdc>  // b.tstop
  402894:	adrp	x8, 434000 <PC+0x47d0>
  402898:	str	wzr, [x8, #636]
  40289c:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  4028a0:	adrp	x0, 415000 <winch@@Base+0x3dc>
  4028a4:	add	x8, x8, #0x8e4
  4028a8:	add	x0, x0, #0xe9e
  4028ac:	add	x1, x29, #0x18
  4028b0:	str	x8, [x29, #24]
  4028b4:	bl	4026f8 <setlocale@plt+0xa38>
  4028b8:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  4028bc:	str	x0, [x8, #3304]
  4028c0:	cbz	x0, 4028d0 <setlocale@plt+0xc10>
  4028c4:	ldrb	w8, [x0]
  4028c8:	adrp	x9, 42f000 <winch@@Base+0x1a3dc>
  4028cc:	strb	w8, [x9, #2096]
  4028d0:	adrp	x0, 41b000 <winch@@Base+0x63dc>
  4028d4:	add	x0, x0, #0x120
  4028d8:	add	x1, x29, #0x18
  4028dc:	bl	4026f8 <setlocale@plt+0xa38>
  4028e0:	adrp	x19, 415000 <winch@@Base+0x3dc>
  4028e4:	add	x19, x19, #0xef8
  4028e8:	cmp	x0, #0x0
  4028ec:	csel	x8, x19, x0, eq  // eq = none
  4028f0:	adrp	x0, 41a000 <winch@@Base+0x53dc>
  4028f4:	adrp	x9, 42f000 <winch@@Base+0x1a3dc>
  4028f8:	add	x0, x0, #0xb18
  4028fc:	add	x1, x29, #0x18
  402900:	str	x8, [x9, #3312]
  402904:	bl	4026f8 <setlocale@plt+0xa38>
  402908:	cmp	x0, #0x0
  40290c:	csel	x8, x19, x0, eq  // eq = none
  402910:	adrp	x0, 415000 <winch@@Base+0x3dc>
  402914:	adrp	x9, 42f000 <winch@@Base+0x1a3dc>
  402918:	add	x0, x0, #0xea1
  40291c:	add	x1, x29, #0x18
  402920:	str	x8, [x9, #3320]
  402924:	bl	4026f8 <setlocale@plt+0xa38>
  402928:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  40292c:	str	x0, [x8, #2160]
  402930:	adrp	x0, 415000 <winch@@Base+0x3dc>
  402934:	add	x0, x0, #0xea4
  402938:	add	x1, x29, #0x18
  40293c:	bl	4026f8 <setlocale@plt+0xa38>
  402940:	adrp	x8, 415000 <winch@@Base+0x3dc>
  402944:	add	x8, x8, #0xeb0
  402948:	cmp	x0, #0x0
  40294c:	csel	x8, x8, x0, eq  // eq = none
  402950:	adrp	x0, 415000 <winch@@Base+0x3dc>
  402954:	adrp	x9, 42f000 <winch@@Base+0x1a3dc>
  402958:	add	x0, x0, #0xec1
  40295c:	add	x1, x29, #0x18
  402960:	str	x8, [x9, #3328]
  402964:	bl	4026f8 <setlocale@plt+0xa38>
  402968:	adrp	x8, 415000 <winch@@Base+0x3dc>
  40296c:	add	x8, x8, #0xecb
  402970:	cmp	x0, #0x0
  402974:	csel	x8, x8, x0, eq  // eq = none
  402978:	adrp	x0, 415000 <winch@@Base+0x3dc>
  40297c:	adrp	x9, 42f000 <winch@@Base+0x1a3dc>
  402980:	add	x0, x0, #0xedc
  402984:	add	x1, x29, #0x18
  402988:	str	x8, [x9, #3336]
  40298c:	bl	4026f8 <setlocale@plt+0xa38>
  402990:	cmp	x0, #0x0
  402994:	csel	x8, x19, x0, eq  // eq = none
  402998:	adrp	x0, 415000 <winch@@Base+0x3dc>
  40299c:	adrp	x9, 42f000 <winch@@Base+0x1a3dc>
  4029a0:	add	x0, x0, #0xfec
  4029a4:	add	x1, x29, #0x18
  4029a8:	str	x8, [x9, #3344]
  4029ac:	bl	4026f8 <setlocale@plt+0xa38>
  4029b0:	cmp	x0, #0x0
  4029b4:	csel	x8, x19, x0, eq  // eq = none
  4029b8:	adrp	x0, 41a000 <winch@@Base+0x53dc>
  4029bc:	adrp	x9, 42f000 <winch@@Base+0x1a3dc>
  4029c0:	add	x0, x0, #0xf70
  4029c4:	add	x1, x29, #0x18
  4029c8:	str	x8, [x9, #3352]
  4029cc:	bl	4026f8 <setlocale@plt+0xa38>
  4029d0:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  4029d4:	str	x0, [x8, #3360]
  4029d8:	cbz	x0, 4029e4 <setlocale@plt+0xd24>
  4029dc:	ldrb	w9, [x0]
  4029e0:	cbnz	w9, 4029f4 <setlocale@plt+0xd34>
  4029e4:	adrp	x9, 42f000 <winch@@Base+0x1a3dc>
  4029e8:	mov	w10, #0x1                   	// #1
  4029ec:	str	w10, [x9, #2152]
  4029f0:	str	x19, [x8, #3360]
  4029f4:	adrp	x0, 415000 <winch@@Base+0x3dc>
  4029f8:	add	x0, x0, #0xedf
  4029fc:	add	x1, x29, #0x18
  402a00:	bl	4026f8 <setlocale@plt+0xa38>
  402a04:	ldr	w9, [x20, #408]
  402a08:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  402a0c:	str	x0, [x8, #3368]
  402a10:	cbz	w9, 402a30 <setlocale@plt+0xd70>
  402a14:	cbz	x0, 402a20 <setlocale@plt+0xd60>
  402a18:	ldrb	w9, [x0]
  402a1c:	cbnz	w9, 402a30 <setlocale@plt+0xd70>
  402a20:	adrp	x9, 42f000 <winch@@Base+0x1a3dc>
  402a24:	mov	w10, #0x1                   	// #1
  402a28:	str	w10, [x9, #2152]
  402a2c:	str	x19, [x8, #3368]
  402a30:	adrp	x0, 415000 <winch@@Base+0x3dc>
  402a34:	add	x0, x0, #0xee2
  402a38:	add	x1, x29, #0x18
  402a3c:	bl	4026f8 <setlocale@plt+0xa38>
  402a40:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  402a44:	str	x0, [x8, #3376]
  402a48:	cbz	x0, 402a54 <setlocale@plt+0xd94>
  402a4c:	ldrb	w9, [x0]
  402a50:	cbnz	w9, 402a6c <setlocale@plt+0xdac>
  402a54:	adrp	x11, 41a000 <winch@@Base+0x53dc>
  402a58:	adrp	x9, 42f000 <winch@@Base+0x1a3dc>
  402a5c:	mov	w10, #0x1                   	// #1
  402a60:	add	x11, x11, #0x17f
  402a64:	str	w10, [x9, #2152]
  402a68:	str	x11, [x8, #3376]
  402a6c:	adrp	x0, 415000 <winch@@Base+0x3dc>
  402a70:	add	x0, x0, #0xee5
  402a74:	add	x1, x29, #0x18
  402a78:	bl	4026f8 <setlocale@plt+0xa38>
  402a7c:	adrp	x24, 42f000 <winch@@Base+0x1a3dc>
  402a80:	str	x0, [x24, #3384]
  402a84:	cbz	x0, 402a98 <setlocale@plt+0xdd8>
  402a88:	ldrb	w8, [x0]
  402a8c:	cbz	w8, 402a98 <setlocale@plt+0xdd8>
  402a90:	mov	w8, #0x1                   	// #1
  402a94:	b	402aa0 <setlocale@plt+0xde0>
  402a98:	mov	w8, wzr
  402a9c:	str	x19, [x24, #3384]
  402aa0:	adrp	x20, 42f000 <winch@@Base+0x1a3dc>
  402aa4:	adrp	x21, 42f000 <winch@@Base+0x1a3dc>
  402aa8:	adrp	x0, 415000 <winch@@Base+0x3dc>
  402aac:	adrp	x1, 41a000 <winch@@Base+0x53dc>
  402ab0:	add	x20, x20, #0xd40
  402ab4:	add	x21, x21, #0xd48
  402ab8:	adrp	x9, 434000 <PC+0x47d0>
  402abc:	add	x0, x0, #0xee8
  402ac0:	add	x1, x1, #0xfad
  402ac4:	add	x6, x29, #0x18
  402ac8:	mov	x2, x20
  402acc:	mov	x3, x21
  402ad0:	mov	x4, x19
  402ad4:	mov	x5, x19
  402ad8:	str	w8, [x9, #416]
  402adc:	bl	403604 <clear@@Base+0x4e4>
  402ae0:	ldr	x4, [x20]
  402ae4:	ldr	x5, [x21]
  402ae8:	adrp	x0, 415000 <winch@@Base+0x3dc>
  402aec:	adrp	x1, 415000 <winch@@Base+0x3dc>
  402af0:	adrp	x2, 42f000 <winch@@Base+0x1a3dc>
  402af4:	adrp	x3, 42f000 <winch@@Base+0x1a3dc>
  402af8:	add	x0, x0, #0xeeb
  402afc:	add	x1, x1, #0xeee
  402b00:	add	x2, x2, #0xd50
  402b04:	add	x3, x3, #0xd58
  402b08:	add	x6, x29, #0x18
  402b0c:	bl	403604 <clear@@Base+0x4e4>
  402b10:	ldr	x4, [x20]
  402b14:	ldr	x5, [x21]
  402b18:	adrp	x22, 41a000 <winch@@Base+0x53dc>
  402b1c:	adrp	x0, 415000 <winch@@Base+0x3dc>
  402b20:	add	x22, x22, #0xd91
  402b24:	adrp	x2, 42f000 <winch@@Base+0x1a3dc>
  402b28:	adrp	x3, 42f000 <winch@@Base+0x1a3dc>
  402b2c:	add	x0, x0, #0xef1
  402b30:	add	x2, x2, #0xd60
  402b34:	add	x3, x3, #0xd68
  402b38:	add	x6, x29, #0x18
  402b3c:	mov	x1, x22
  402b40:	bl	403604 <clear@@Base+0x4e4>
  402b44:	ldr	x4, [x20]
  402b48:	ldr	x5, [x21]
  402b4c:	adrp	x0, 41a000 <winch@@Base+0x53dc>
  402b50:	adrp	x2, 42f000 <winch@@Base+0x1a3dc>
  402b54:	adrp	x3, 42f000 <winch@@Base+0x1a3dc>
  402b58:	add	x0, x0, #0xf5e
  402b5c:	add	x2, x2, #0xd70
  402b60:	add	x3, x3, #0xd78
  402b64:	add	x6, x29, #0x18
  402b68:	mov	x1, x22
  402b6c:	bl	403604 <clear@@Base+0x4e4>
  402b70:	adrp	x0, 415000 <winch@@Base+0x3dc>
  402b74:	add	x0, x0, #0xef4
  402b78:	add	x1, x29, #0x18
  402b7c:	bl	4026f8 <setlocale@plt+0xa38>
  402b80:	cmp	x0, #0x0
  402b84:	csel	x8, x19, x0, eq  // eq = none
  402b88:	adrp	x0, 41b000 <winch@@Base+0x63dc>
  402b8c:	adrp	x9, 42f000 <winch@@Base+0x1a3dc>
  402b90:	add	x0, x0, #0x91
  402b94:	str	x8, [x9, #3456]
  402b98:	bl	402d80 <setlocale@plt+0x10c0>
  402b9c:	adrp	x20, 42f000 <winch@@Base+0x1a3dc>
  402ba0:	cbz	w0, 402c10 <setlocale@plt+0xf50>
  402ba4:	adrp	x8, 415000 <winch@@Base+0x3dc>
  402ba8:	add	x8, x8, #0xef7
  402bac:	str	x8, [x20, #3464]
  402bb0:	adrp	x0, 416000 <winch@@Base+0x13dc>
  402bb4:	add	x0, x0, #0xbf4
  402bb8:	add	x1, x29, #0x18
  402bbc:	bl	4026f8 <setlocale@plt+0xa38>
  402bc0:	ldr	x8, [x24, #3384]
  402bc4:	cmp	x0, #0x0
  402bc8:	csel	x20, x19, x0, eq  // eq = none
  402bcc:	ldrb	w9, [x8]
  402bd0:	cbz	w9, 402c34 <setlocale@plt+0xf74>
  402bd4:	ldr	x21, [x29, #24]
  402bd8:	mov	x0, x8
  402bdc:	mov	w1, wzr
  402be0:	mov	w2, wzr
  402be4:	bl	4018f0 <tgoto@plt>
  402be8:	mov	x1, x0
  402bec:	mov	x0, x21
  402bf0:	bl	401b50 <strcpy@plt>
  402bf4:	ldr	x21, [x29, #24]
  402bf8:	mov	x0, x21
  402bfc:	bl	401830 <strlen@plt>
  402c00:	add	x8, x0, x21
  402c04:	add	x8, x8, #0x1
  402c08:	str	x8, [x29, #24]
  402c0c:	b	402c38 <setlocale@plt+0xf78>
  402c10:	adrp	x0, 415000 <winch@@Base+0x3dc>
  402c14:	add	x0, x0, #0xef9
  402c18:	add	x1, x29, #0x18
  402c1c:	bl	4026f8 <setlocale@plt+0xa38>
  402c20:	str	x0, [x20, #3464]
  402c24:	cbz	x0, 402ba4 <setlocale@plt+0xee4>
  402c28:	ldrb	w8, [x0]
  402c2c:	cbnz	w8, 402bb0 <setlocale@plt+0xef0>
  402c30:	b	402ba4 <setlocale@plt+0xee4>
  402c34:	mov	x21, x19
  402c38:	adrp	x2, 415000 <winch@@Base+0x3dc>
  402c3c:	add	x2, x2, #0xefc
  402c40:	mov	x0, x20
  402c44:	mov	x1, x21
  402c48:	bl	403534 <clear@@Base+0x414>
  402c4c:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  402c50:	str	x0, [x8, #3472]
  402c54:	adrp	x0, 41a000 <winch@@Base+0x53dc>
  402c58:	add	x0, x0, #0x9e7
  402c5c:	add	x1, x29, #0x18
  402c60:	bl	4026f8 <setlocale@plt+0xa38>
  402c64:	ldr	x8, [x24, #3384]
  402c68:	cmp	x0, #0x0
  402c6c:	csel	x20, x19, x0, eq  // eq = none
  402c70:	ldrb	w9, [x8]
  402c74:	cbz	w9, 402cbc <setlocale@plt+0xffc>
  402c78:	adrp	x9, 434000 <PC+0x47d0>
  402c7c:	ldr	w9, [x9, #384]
  402c80:	ldr	x21, [x29, #24]
  402c84:	mov	x0, x8
  402c88:	mov	w1, wzr
  402c8c:	sub	w2, w9, #0x1
  402c90:	bl	4018f0 <tgoto@plt>
  402c94:	mov	x1, x0
  402c98:	mov	x0, x21
  402c9c:	bl	401b50 <strcpy@plt>
  402ca0:	ldr	x21, [x29, #24]
  402ca4:	mov	x0, x21
  402ca8:	bl	401830 <strlen@plt>
  402cac:	add	x8, x0, x21
  402cb0:	add	x8, x8, #0x1
  402cb4:	str	x8, [x29, #24]
  402cb8:	b	402cc0 <setlocale@plt+0x1000>
  402cbc:	mov	x21, x19
  402cc0:	adrp	x22, 415000 <winch@@Base+0x3dc>
  402cc4:	add	x22, x22, #0xf00
  402cc8:	mov	x0, x20
  402ccc:	mov	x1, x21
  402cd0:	mov	x2, x22
  402cd4:	bl	403534 <clear@@Base+0x414>
  402cd8:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  402cdc:	str	x0, [x8, #3480]
  402ce0:	adrp	x0, 415000 <winch@@Base+0x3dc>
  402ce4:	add	x0, x0, #0xf02
  402ce8:	add	x1, x29, #0x18
  402cec:	bl	4026f8 <setlocale@plt+0xa38>
  402cf0:	cmp	x0, #0x0
  402cf4:	csel	x8, x22, x0, eq  // eq = none
  402cf8:	adrp	x0, 41b000 <winch@@Base+0x63dc>
  402cfc:	adrp	x9, 42f000 <winch@@Base+0x1a3dc>
  402d00:	add	x0, x0, #0x76
  402d04:	add	x1, x29, #0x18
  402d08:	str	x8, [x9, #3488]
  402d0c:	bl	4026f8 <setlocale@plt+0xa38>
  402d10:	cmp	x0, #0x0
  402d14:	csel	x20, x19, x0, eq  // eq = none
  402d18:	adrp	x0, 415000 <winch@@Base+0x3dc>
  402d1c:	add	x0, x0, #0xf05
  402d20:	add	x1, x29, #0x18
  402d24:	bl	4026f8 <setlocale@plt+0xa38>
  402d28:	ldr	w8, [x23, #368]
  402d2c:	cbnz	w8, 402d48 <setlocale@plt+0x1088>
  402d30:	cmp	x0, #0x0
  402d34:	csel	x1, x19, x0, eq  // eq = none
  402d38:	mov	x0, x20
  402d3c:	mov	x2, x19
  402d40:	bl	403534 <clear@@Base+0x414>
  402d44:	mov	x20, x0
  402d48:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  402d4c:	str	x20, [x8, #3496]
  402d50:	ldrb	w8, [x20]
  402d54:	cbnz	w8, 402d64 <setlocale@plt+0x10a4>
  402d58:	adrp	x8, 430000 <PC+0x7d0>
  402d5c:	mov	w9, #0x1                   	// #1
  402d60:	str	w9, [x8, #2088]
  402d64:	add	sp, sp, #0x800
  402d68:	ldp	x20, x19, [sp, #64]
  402d6c:	ldp	x22, x21, [sp, #48]
  402d70:	ldp	x24, x23, [sp, #32]
  402d74:	ldr	x28, [sp, #16]
  402d78:	ldp	x29, x30, [sp], #80
  402d7c:	ret
  402d80:	stp	x29, x30, [sp, #-32]!
  402d84:	str	x19, [sp, #16]
  402d88:	mov	x29, sp
  402d8c:	mov	x19, x0
  402d90:	bl	403454 <clear@@Base+0x334>
  402d94:	cbz	x0, 402db4 <setlocale@plt+0x10f4>
  402d98:	ldrb	w8, [x0]
  402d9c:	cmp	w8, #0x0
  402da0:	cset	w9, ne  // ne = any
  402da4:	cmp	w8, #0x30
  402da8:	cset	w8, ne  // ne = any
  402dac:	and	w0, w9, w8
  402db0:	b	402dd0 <setlocale@plt+0x1110>
  402db4:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  402db8:	ldrb	w8, [x8, #3300]
  402dbc:	tbz	w8, #0, 402dc8 <setlocale@plt+0x1108>
  402dc0:	mov	w0, wzr
  402dc4:	b	402dd0 <setlocale@plt+0x1110>
  402dc8:	mov	x0, x19
  402dcc:	bl	401a20 <tgetflag@plt>
  402dd0:	ldr	x19, [sp, #16]
  402dd4:	ldp	x29, x30, [sp], #32
  402dd8:	ret
  402ddc:	stp	x29, x30, [sp, #-16]!
  402de0:	adrp	x8, 434000 <PC+0x47d0>
  402de4:	ldr	w8, [x8, #512]
  402de8:	mov	x29, sp
  402dec:	cbz	w8, 402e0c <setlocale@plt+0x114c>
  402df0:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  402df4:	adrp	x9, 434000 <PC+0x47d0>
  402df8:	ldr	x0, [x8, #3328]
  402dfc:	ldr	w1, [x9, #384]
  402e00:	adrp	x2, 411000 <clear@@Base+0xdee0>
  402e04:	add	x2, x2, #0xc2c
  402e08:	bl	401890 <tputs@plt>
  402e0c:	ldp	x29, x30, [sp], #16
  402e10:	ret
  402e14:	stp	x29, x30, [sp, #-16]!
  402e18:	adrp	x8, 434000 <PC+0x47d0>
  402e1c:	ldr	w8, [x8, #512]
  402e20:	mov	x29, sp
  402e24:	cbz	w8, 402e44 <setlocale@plt+0x1184>
  402e28:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  402e2c:	adrp	x9, 434000 <PC+0x47d0>
  402e30:	ldr	x0, [x8, #3336]
  402e34:	ldr	w1, [x9, #384]
  402e38:	adrp	x2, 411000 <clear@@Base+0xdee0>
  402e3c:	add	x2, x2, #0xc2c
  402e40:	bl	401890 <tputs@plt>
  402e44:	ldp	x29, x30, [sp], #16
  402e48:	ret
  402e4c:	stp	x29, x30, [sp, #-32]!
  402e50:	adrp	x8, 434000 <PC+0x47d0>
  402e54:	ldr	w8, [x8, #532]
  402e58:	stp	x20, x19, [sp, #16]
  402e5c:	mov	x29, sp
  402e60:	cbz	w8, 402e70 <setlocale@plt+0x11b0>
  402e64:	adrp	x8, 434000 <PC+0x47d0>
  402e68:	ldr	w8, [x8, #348]
  402e6c:	cbnz	w8, 402ec4 <setlocale@plt+0x1204>
  402e70:	adrp	x8, 434000 <PC+0x47d0>
  402e74:	ldr	w8, [x8, #588]
  402e78:	cbnz	w8, 402e98 <setlocale@plt+0x11d8>
  402e7c:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  402e80:	adrp	x9, 434000 <PC+0x47d0>
  402e84:	ldr	x0, [x8, #3344]
  402e88:	ldr	w1, [x9, #384]
  402e8c:	adrp	x2, 411000 <clear@@Base+0xdee0>
  402e90:	add	x2, x2, #0xc2c
  402e94:	bl	401890 <tputs@plt>
  402e98:	adrp	x8, 434000 <PC+0x47d0>
  402e9c:	ldr	w8, [x8, #536]
  402ea0:	cbnz	w8, 402ec0 <setlocale@plt+0x1200>
  402ea4:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  402ea8:	adrp	x9, 434000 <PC+0x47d0>
  402eac:	ldr	x0, [x8, #3312]
  402eb0:	ldr	w1, [x9, #384]
  402eb4:	adrp	x2, 411000 <clear@@Base+0xdee0>
  402eb8:	add	x2, x2, #0xc2c
  402ebc:	bl	401890 <tputs@plt>
  402ec0:	bl	402ddc <setlocale@plt+0x111c>
  402ec4:	adrp	x8, 434000 <PC+0x47d0>
  402ec8:	ldr	w8, [x8, #524]
  402ecc:	cbz	w8, 402f00 <setlocale@plt+0x1240>
  402ed0:	adrp	x19, 434000 <PC+0x47d0>
  402ed4:	ldr	w8, [x19, #384]
  402ed8:	cmp	w8, #0x2
  402edc:	b.lt	402f04 <setlocale@plt+0x1244>  // b.tstop
  402ee0:	mov	w20, #0x1                   	// #1
  402ee4:	mov	w0, #0xa                   	// #10
  402ee8:	bl	411c2c <clear@@Base+0xeb0c>
  402eec:	ldr	w8, [x19, #384]
  402ef0:	add	w20, w20, #0x1
  402ef4:	cmp	w20, w8
  402ef8:	b.lt	402ee4 <setlocale@plt+0x1224>  // b.tstop
  402efc:	b	402f04 <setlocale@plt+0x1244>
  402f00:	bl	402f1c <setlocale@plt+0x125c>
  402f04:	ldp	x20, x19, [sp, #16]
  402f08:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  402f0c:	mov	w9, #0x1                   	// #1
  402f10:	strb	w9, [x8, #3504]
  402f14:	ldp	x29, x30, [sp], #32
  402f18:	ret
  402f1c:	stp	x29, x30, [sp, #-16]!
  402f20:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  402f24:	ldr	x0, [x8, #3488]
  402f28:	adrp	x2, 411000 <clear@@Base+0xdee0>
  402f2c:	add	x2, x2, #0xc2c
  402f30:	mov	w1, #0x1                   	// #1
  402f34:	mov	x29, sp
  402f38:	bl	401890 <tputs@plt>
  402f3c:	ldp	x29, x30, [sp], #16
  402f40:	ret
  402f44:	stp	x29, x30, [sp, #-32]!
  402f48:	str	x19, [sp, #16]
  402f4c:	adrp	x19, 42f000 <winch@@Base+0x1a3dc>
  402f50:	ldrb	w8, [x19, #3504]
  402f54:	mov	x29, sp
  402f58:	cmp	w8, #0x1
  402f5c:	b.ne	402fd0 <setlocale@plt+0x1310>  // b.any
  402f60:	adrp	x8, 434000 <PC+0x47d0>
  402f64:	ldr	w8, [x8, #532]
  402f68:	cbz	w8, 402f78 <setlocale@plt+0x12b8>
  402f6c:	adrp	x8, 434000 <PC+0x47d0>
  402f70:	ldr	w8, [x8, #348]
  402f74:	cbnz	w8, 402fcc <setlocale@plt+0x130c>
  402f78:	bl	402e14 <setlocale@plt+0x1154>
  402f7c:	adrp	x8, 434000 <PC+0x47d0>
  402f80:	ldr	w8, [x8, #536]
  402f84:	cbnz	w8, 402fa4 <setlocale@plt+0x12e4>
  402f88:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  402f8c:	adrp	x9, 434000 <PC+0x47d0>
  402f90:	ldr	x0, [x8, #3320]
  402f94:	ldr	w1, [x9, #384]
  402f98:	adrp	x2, 411000 <clear@@Base+0xdee0>
  402f9c:	add	x2, x2, #0xc2c
  402fa0:	bl	401890 <tputs@plt>
  402fa4:	adrp	x8, 434000 <PC+0x47d0>
  402fa8:	ldr	w8, [x8, #588]
  402fac:	cbnz	w8, 402fcc <setlocale@plt+0x130c>
  402fb0:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  402fb4:	adrp	x9, 434000 <PC+0x47d0>
  402fb8:	ldr	x0, [x8, #3352]
  402fbc:	ldr	w1, [x9, #384]
  402fc0:	adrp	x2, 411000 <clear@@Base+0xdee0>
  402fc4:	add	x2, x2, #0xc2c
  402fc8:	bl	401890 <tputs@plt>
  402fcc:	strb	wzr, [x19, #3504]
  402fd0:	ldr	x19, [sp, #16]
  402fd4:	ldp	x29, x30, [sp], #32
  402fd8:	ret
  402fdc:	stp	x29, x30, [sp, #-16]!
  402fe0:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  402fe4:	ldr	x0, [x8, #3472]
  402fe8:	adrp	x2, 411000 <clear@@Base+0xdee0>
  402fec:	add	x2, x2, #0xc2c
  402ff0:	mov	w1, #0x1                   	// #1
  402ff4:	mov	x29, sp
  402ff8:	bl	401890 <tputs@plt>
  402ffc:	ldp	x29, x30, [sp], #16
  403000:	ret
  403004:	stp	x29, x30, [sp, #-16]!
  403008:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  40300c:	adrp	x9, 434000 <PC+0x47d0>
  403010:	ldr	x0, [x8, #3496]
  403014:	ldr	w1, [x9, #384]
  403018:	adrp	x2, 411000 <clear@@Base+0xdee0>
  40301c:	add	x2, x2, #0xc2c
  403020:	mov	x29, sp
  403024:	bl	401890 <tputs@plt>
  403028:	ldp	x29, x30, [sp], #16
  40302c:	ret
  403030:	stp	x29, x30, [sp, #-16]!
  403034:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  403038:	ldrb	w8, [x8, #3504]
  40303c:	mov	x29, sp
  403040:	cmp	w8, #0x1
  403044:	b.ne	403060 <setlocale@plt+0x13a0>  // b.any
  403048:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  40304c:	ldr	x0, [x8, #3480]
  403050:	adrp	x2, 411000 <clear@@Base+0xdee0>
  403054:	add	x2, x2, #0xc2c
  403058:	mov	w1, #0x1                   	// #1
  40305c:	bl	401890 <tputs@plt>
  403060:	ldp	x29, x30, [sp], #16
  403064:	ret
  403068:	ret
  40306c:	stp	x29, x30, [sp, #-16]!
  403070:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  403074:	ldr	x8, [x8, #3384]
  403078:	mov	w2, w0
  40307c:	mov	w1, wzr
  403080:	mov	x29, sp
  403084:	mov	x0, x8
  403088:	bl	4018f0 <tgoto@plt>
  40308c:	adrp	x2, 411000 <clear@@Base+0xdee0>
  403090:	add	x2, x2, #0xc2c
  403094:	mov	w1, #0x1                   	// #1
  403098:	bl	401890 <tputs@plt>
  40309c:	ldp	x29, x30, [sp], #16
  4030a0:	ret
  4030a4:	stp	x29, x30, [sp, #-16]!
  4030a8:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  4030ac:	ldr	x0, [x8, #3456]
  4030b0:	mov	x29, sp
  4030b4:	ldrb	w8, [x0]
  4030b8:	cbz	w8, 4030d0 <setlocale@plt+0x1410>
  4030bc:	adrp	x8, 434000 <PC+0x47d0>
  4030c0:	ldr	w1, [x8, #384]
  4030c4:	adrp	x2, 411000 <clear@@Base+0xdee0>
  4030c8:	add	x2, x2, #0xc2c
  4030cc:	bl	401890 <tputs@plt>
  4030d0:	ldp	x29, x30, [sp], #16
  4030d4:	ret
  4030d8:	stp	x29, x30, [sp, #-16]!
  4030dc:	adrp	x8, 434000 <PC+0x47d0>
  4030e0:	ldr	w8, [x8, #556]
  4030e4:	mov	x29, sp
  4030e8:	cmp	w8, #0x2
  4030ec:	b.ne	4030fc <setlocale@plt+0x143c>  // b.any
  4030f0:	bl	4030a4 <setlocale@plt+0x13e4>
  4030f4:	ldp	x29, x30, [sp], #16
  4030f8:	ret
  4030fc:	bl	403108 <setlocale@plt+0x1448>
  403100:	ldp	x29, x30, [sp], #16
  403104:	ret
  403108:	stp	x29, x30, [sp, #-16]!
  40310c:	mov	w0, #0x7                   	// #7
  403110:	mov	x29, sp
  403114:	bl	411c2c <clear@@Base+0xeb0c>
  403118:	ldp	x29, x30, [sp], #16
  40311c:	ret

0000000000403120 <clear@@Base>:
  403120:	stp	x29, x30, [sp, #-16]!
  403124:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  403128:	adrp	x9, 434000 <PC+0x47d0>
  40312c:	ldr	x0, [x8, #3376]
  403130:	ldr	w1, [x9, #384]
  403134:	adrp	x2, 411000 <clear@@Base+0xdee0>
  403138:	add	x2, x2, #0xc2c
  40313c:	mov	x29, sp
  403140:	bl	401890 <tputs@plt>
  403144:	ldp	x29, x30, [sp], #16
  403148:	ret
  40314c:	stp	x29, x30, [sp, #-16]!
  403150:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  403154:	ldr	x0, [x8, #3360]
  403158:	adrp	x2, 411000 <clear@@Base+0xdee0>
  40315c:	add	x2, x2, #0xc2c
  403160:	mov	w1, #0x1                   	// #1
  403164:	mov	x29, sp
  403168:	bl	401890 <tputs@plt>
  40316c:	ldp	x29, x30, [sp], #16
  403170:	ret
  403174:	stp	x29, x30, [sp, #-32]!
  403178:	adrp	x8, 434000 <PC+0x47d0>
  40317c:	ldr	w8, [x8, #624]
  403180:	str	x19, [sp, #16]
  403184:	mov	x29, sp
  403188:	cbz	w8, 403194 <clear@@Base+0x74>
  40318c:	bl	403030 <setlocale@plt+0x1370>
  403190:	b	403198 <clear@@Base+0x78>
  403194:	bl	402f1c <setlocale@plt+0x125c>
  403198:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  40319c:	ldr	w19, [x8, #3508]
  4031a0:	cbz	w19, 4031b8 <clear@@Base+0x98>
  4031a4:	bl	40320c <clear@@Base+0xec>
  4031a8:	bl	4031c8 <clear@@Base+0xa8>
  4031ac:	mov	w0, w19
  4031b0:	bl	4032c8 <clear@@Base+0x1a8>
  4031b4:	b	4031bc <clear@@Base+0x9c>
  4031b8:	bl	4031c8 <clear@@Base+0xa8>
  4031bc:	ldr	x19, [sp, #16]
  4031c0:	ldp	x29, x30, [sp], #32
  4031c4:	ret
  4031c8:	stp	x29, x30, [sp, #-16]!
  4031cc:	adrp	x8, 434000 <PC+0x47d0>
  4031d0:	ldr	w8, [x8, #408]
  4031d4:	adrp	x9, 42f000 <winch@@Base+0x1a3dc>
  4031d8:	adrp	x10, 42f000 <winch@@Base+0x1a3dc>
  4031dc:	add	x9, x9, #0xd20
  4031e0:	add	x10, x10, #0xd28
  4031e4:	cmp	w8, #0x0
  4031e8:	csel	x8, x9, x10, eq  // eq = none
  4031ec:	ldr	x0, [x8]
  4031f0:	adrp	x2, 411000 <clear@@Base+0xdee0>
  4031f4:	add	x2, x2, #0xc2c
  4031f8:	mov	w1, #0x1                   	// #1
  4031fc:	mov	x29, sp
  403200:	bl	401890 <tputs@plt>
  403204:	ldp	x29, x30, [sp], #16
  403208:	ret
  40320c:	stp	x29, x30, [sp, #-32]!
  403210:	str	x19, [sp, #16]
  403214:	adrp	x19, 42f000 <winch@@Base+0x1a3dc>
  403218:	ldrb	w8, [x19, #3508]
  40321c:	mov	x29, sp
  403220:	tbnz	w8, #3, 403264 <clear@@Base+0x144>
  403224:	ldrb	w8, [x19, #3508]
  403228:	tbnz	w8, #2, 403284 <clear@@Base+0x164>
  40322c:	ldrb	w8, [x19, #3508]
  403230:	tbnz	w8, #1, 4032a4 <clear@@Base+0x184>
  403234:	ldrb	w8, [x19, #3508]
  403238:	tbz	w8, #0, 403254 <clear@@Base+0x134>
  40323c:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  403240:	ldr	x0, [x8, #3416]
  403244:	adrp	x2, 411000 <clear@@Base+0xdee0>
  403248:	add	x2, x2, #0xc2c
  40324c:	mov	w1, #0x1                   	// #1
  403250:	bl	401890 <tputs@plt>
  403254:	str	wzr, [x19, #3508]
  403258:	ldr	x19, [sp, #16]
  40325c:	ldp	x29, x30, [sp], #32
  403260:	ret
  403264:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  403268:	ldr	x0, [x8, #3400]
  40326c:	adrp	x2, 411000 <clear@@Base+0xdee0>
  403270:	add	x2, x2, #0xc2c
  403274:	mov	w1, #0x1                   	// #1
  403278:	bl	401890 <tputs@plt>
  40327c:	ldrb	w8, [x19, #3508]
  403280:	tbz	w8, #2, 40322c <clear@@Base+0x10c>
  403284:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  403288:	ldr	x0, [x8, #3448]
  40328c:	adrp	x2, 411000 <clear@@Base+0xdee0>
  403290:	add	x2, x2, #0xc2c
  403294:	mov	w1, #0x1                   	// #1
  403298:	bl	401890 <tputs@plt>
  40329c:	ldrb	w8, [x19, #3508]
  4032a0:	tbz	w8, #1, 403234 <clear@@Base+0x114>
  4032a4:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  4032a8:	ldr	x0, [x8, #3432]
  4032ac:	adrp	x2, 411000 <clear@@Base+0xdee0>
  4032b0:	add	x2, x2, #0xc2c
  4032b4:	mov	w1, #0x1                   	// #1
  4032b8:	bl	401890 <tputs@plt>
  4032bc:	ldrb	w8, [x19, #3508]
  4032c0:	tbnz	w8, #0, 40323c <clear@@Base+0x11c>
  4032c4:	b	403254 <clear@@Base+0x134>
  4032c8:	stp	x29, x30, [sp, #-32]!
  4032cc:	str	x19, [sp, #16]
  4032d0:	mov	x29, sp
  4032d4:	bl	403370 <clear@@Base+0x250>
  4032d8:	mov	w19, w0
  4032dc:	tbnz	w0, #0, 403318 <clear@@Base+0x1f8>
  4032e0:	tbnz	w19, #1, 403334 <clear@@Base+0x214>
  4032e4:	tbnz	w19, #2, 403350 <clear@@Base+0x230>
  4032e8:	tbz	w19, #3, 403304 <clear@@Base+0x1e4>
  4032ec:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  4032f0:	ldr	x0, [x8, #3392]
  4032f4:	adrp	x2, 411000 <clear@@Base+0xdee0>
  4032f8:	add	x2, x2, #0xc2c
  4032fc:	mov	w1, #0x1                   	// #1
  403300:	bl	401890 <tputs@plt>
  403304:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  403308:	str	w19, [x8, #3508]
  40330c:	ldr	x19, [sp, #16]
  403310:	ldp	x29, x30, [sp], #32
  403314:	ret
  403318:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  40331c:	ldr	x0, [x8, #3408]
  403320:	adrp	x2, 411000 <clear@@Base+0xdee0>
  403324:	add	x2, x2, #0xc2c
  403328:	mov	w1, #0x1                   	// #1
  40332c:	bl	401890 <tputs@plt>
  403330:	tbz	w19, #1, 4032e4 <clear@@Base+0x1c4>
  403334:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  403338:	ldr	x0, [x8, #3424]
  40333c:	adrp	x2, 411000 <clear@@Base+0xdee0>
  403340:	add	x2, x2, #0xc2c
  403344:	mov	w1, #0x1                   	// #1
  403348:	bl	401890 <tputs@plt>
  40334c:	tbz	w19, #2, 4032e8 <clear@@Base+0x1c8>
  403350:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  403354:	ldr	x0, [x8, #3440]
  403358:	adrp	x2, 411000 <clear@@Base+0xdee0>
  40335c:	add	x2, x2, #0xc2c
  403360:	mov	w1, #0x1                   	// #1
  403364:	bl	401890 <tputs@plt>
  403368:	tbnz	w19, #3, 4032ec <clear@@Base+0x1cc>
  40336c:	b	403304 <clear@@Base+0x1e4>
  403370:	adrp	x8, 42c000 <winch@@Base+0x173dc>
  403374:	ldr	w8, [x8, #1840]
  403378:	lsl	w9, w0, #26
  40337c:	and	w8, w8, w9, asr #31
  403380:	orr	w8, w8, w0
  403384:	lsr	w9, w8, #3
  403388:	and	w9, w9, #0x8
  40338c:	and	w8, w8, #0xffffff9f
  403390:	orr	w0, w9, w8
  403394:	ret
  403398:	stp	x29, x30, [sp, #-32]!
  40339c:	str	x19, [sp, #16]
  4033a0:	mov	x29, sp
  4033a4:	mov	w19, w0
  4033a8:	bl	403370 <clear@@Base+0x250>
  4033ac:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  4033b0:	ldr	w8, [x8, #3508]
  4033b4:	eor	w8, w8, w0
  4033b8:	tst	w8, #0xffffffef
  4033bc:	b.eq	4033cc <clear@@Base+0x2ac>  // b.none
  4033c0:	bl	40320c <clear@@Base+0xec>
  4033c4:	mov	w0, w19
  4033c8:	bl	4032c8 <clear@@Base+0x1a8>
  4033cc:	ldr	x19, [sp, #16]
  4033d0:	ldp	x29, x30, [sp], #32
  4033d4:	ret
  4033d8:	stp	x29, x30, [sp, #-32]!
  4033dc:	stp	x20, x19, [sp, #16]
  4033e0:	mov	x29, sp
  4033e4:	mov	w19, w1
  4033e8:	bl	403370 <clear@@Base+0x250>
  4033ec:	mov	w20, w0
  4033f0:	mov	w0, w19
  4033f4:	bl	403370 <clear@@Base+0x250>
  4033f8:	cmp	w20, w0
  4033fc:	ldp	x20, x19, [sp, #16]
  403400:	cset	w0, eq  // eq = none
  403404:	ldp	x29, x30, [sp], #32
  403408:	ret
  40340c:	stp	x29, x30, [sp, #-16]!
  403410:	adrp	x8, 42c000 <winch@@Base+0x173dc>
  403414:	ldr	w8, [x8, #636]
  403418:	mov	x29, sp
  40341c:	cbz	w8, 403434 <clear@@Base+0x314>
  403420:	adrp	x0, 415000 <winch@@Base+0x3dc>
  403424:	add	x0, x0, #0xf08
  403428:	bl	411d0c <clear@@Base+0xebec>
  40342c:	ldp	x29, x30, [sp], #16
  403430:	ret
  403434:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  403438:	ldr	x0, [x8, #3464]
  40343c:	adrp	x2, 411000 <clear@@Base+0xdee0>
  403440:	add	x2, x2, #0xc2c
  403444:	mov	w1, #0x1                   	// #1
  403448:	bl	401890 <tputs@plt>
  40344c:	ldp	x29, x30, [sp], #16
  403450:	ret
  403454:	sub	sp, sp, #0x70
  403458:	adrp	x8, 42c000 <winch@@Base+0x173dc>
  40345c:	ldr	w8, [x8, #636]
  403460:	stp	x20, x19, [sp, #96]
  403464:	mov	x19, x0
  403468:	stp	x29, x30, [sp, #64]
  40346c:	stp	x22, x21, [sp, #80]
  403470:	add	x29, sp, #0x40
  403474:	cbz	w8, 4034f4 <clear@@Base+0x3d4>
  403478:	adrp	x21, 42f000 <winch@@Base+0x1a3dc>
  40347c:	ldr	x20, [x21, #3512]
  403480:	cbz	x20, 40349c <clear@@Base+0x37c>
  403484:	ldr	x0, [x20, #8]
  403488:	mov	x1, x19
  40348c:	bl	401b00 <strcmp@plt>
  403490:	cbz	w0, 403518 <clear@@Base+0x3f8>
  403494:	ldr	x20, [x20]
  403498:	cbnz	x20, 403484 <clear@@Base+0x364>
  40349c:	mov	w0, #0x1                   	// #1
  4034a0:	mov	w1, #0x18                  	// #24
  4034a4:	bl	402208 <setlocale@plt+0x548>
  4034a8:	mov	x20, x0
  4034ac:	mov	x0, x19
  4034b0:	bl	40215c <setlocale@plt+0x49c>
  4034b4:	str	x0, [x20, #8]
  4034b8:	mov	x0, x19
  4034bc:	bl	401830 <strlen@plt>
  4034c0:	add	w0, w0, #0x3
  4034c4:	mov	w1, #0x1                   	// #1
  4034c8:	bl	402208 <setlocale@plt+0x548>
  4034cc:	adrp	x1, 415000 <winch@@Base+0x3dc>
  4034d0:	mov	x22, x20
  4034d4:	add	x1, x1, #0xf0d
  4034d8:	mov	x2, x19
  4034dc:	str	x0, [x22, #16]!
  4034e0:	bl	4018b0 <sprintf@plt>
  4034e4:	ldr	x8, [x21, #3512]
  4034e8:	str	x8, [x20]
  4034ec:	str	x20, [x21, #3512]
  4034f0:	b	40351c <clear@@Base+0x3fc>
  4034f4:	adrp	x2, 415000 <winch@@Base+0x3dc>
  4034f8:	add	x2, x2, #0xf12
  4034fc:	mov	x0, sp
  403500:	mov	w1, #0x40                  	// #64
  403504:	mov	x3, x19
  403508:	bl	401900 <snprintf@plt>
  40350c:	mov	x0, sp
  403510:	bl	40944c <clear@@Base+0x632c>
  403514:	b	403520 <clear@@Base+0x400>
  403518:	add	x22, x20, #0x10
  40351c:	ldr	x0, [x22]
  403520:	ldp	x20, x19, [sp, #96]
  403524:	ldp	x22, x21, [sp, #80]
  403528:	ldp	x29, x30, [sp, #64]
  40352c:	add	sp, sp, #0x70
  403530:	ret
  403534:	stp	x29, x30, [sp, #-48]!
  403538:	stp	x20, x19, [sp, #32]
  40353c:	ldrb	w8, [x0]
  403540:	mov	x19, x0
  403544:	mov	x20, x1
  403548:	str	x21, [sp, #16]
  40354c:	mov	x29, sp
  403550:	cbz	w8, 40357c <clear@@Base+0x45c>
  403554:	ldrb	w8, [x20]
  403558:	cbz	w8, 403590 <clear@@Base+0x470>
  40355c:	mov	x0, x19
  403560:	bl	4035b8 <clear@@Base+0x498>
  403564:	mov	w21, w0
  403568:	mov	x0, x20
  40356c:	bl	4035b8 <clear@@Base+0x498>
  403570:	cmp	w21, w0
  403574:	csel	x2, x19, x20, lt  // lt = tstop
  403578:	b	4035a4 <clear@@Base+0x484>
  40357c:	ldrb	w9, [x20]
  403580:	cbz	w9, 403598 <clear@@Base+0x478>
  403584:	cbnz	w8, 403554 <clear@@Base+0x434>
  403588:	mov	x2, x20
  40358c:	b	4035a4 <clear@@Base+0x484>
  403590:	mov	x2, x19
  403594:	b	4035a4 <clear@@Base+0x484>
  403598:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  40359c:	mov	w9, #0x1                   	// #1
  4035a0:	str	w9, [x8, #2152]
  4035a4:	ldp	x20, x19, [sp, #32]
  4035a8:	ldr	x21, [sp, #16]
  4035ac:	mov	x0, x2
  4035b0:	ldp	x29, x30, [sp], #48
  4035b4:	ret
  4035b8:	stp	x29, x30, [sp, #-32]!
  4035bc:	adrp	x8, 434000 <PC+0x47d0>
  4035c0:	ldr	w1, [x8, #384]
  4035c4:	adrp	x2, 403000 <setlocale@plt+0x1340>
  4035c8:	str	x19, [sp, #16]
  4035cc:	adrp	x19, 42f000 <winch@@Base+0x1a3dc>
  4035d0:	add	x2, x2, #0x5f0
  4035d4:	mov	x29, sp
  4035d8:	str	wzr, [x19, #3520]
  4035dc:	bl	401890 <tputs@plt>
  4035e0:	ldr	w0, [x19, #3520]
  4035e4:	ldr	x19, [sp, #16]
  4035e8:	ldp	x29, x30, [sp], #32
  4035ec:	ret
  4035f0:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  4035f4:	ldr	w9, [x8, #3520]
  4035f8:	add	w9, w9, #0x1
  4035fc:	str	w9, [x8, #3520]
  403600:	ret
  403604:	stp	x29, x30, [sp, #-64]!
  403608:	stp	x24, x23, [sp, #16]
  40360c:	mov	x23, x1
  403610:	mov	x1, x6
  403614:	stp	x22, x21, [sp, #32]
  403618:	stp	x20, x19, [sp, #48]
  40361c:	mov	x29, sp
  403620:	mov	x20, x6
  403624:	mov	x21, x5
  403628:	mov	x22, x4
  40362c:	mov	x19, x3
  403630:	mov	x24, x2
  403634:	bl	4026f8 <setlocale@plt+0xa38>
  403638:	str	x0, [x24]
  40363c:	cbz	x0, 403660 <clear@@Base+0x540>
  403640:	mov	x0, x23
  403644:	mov	x1, x20
  403648:	bl	4026f8 <setlocale@plt+0xa38>
  40364c:	str	x0, [x19]
  403650:	cbz	x0, 403668 <clear@@Base+0x548>
  403654:	ldr	x8, [x19]
  403658:	cbnz	x8, 403690 <clear@@Base+0x570>
  40365c:	b	403684 <clear@@Base+0x564>
  403660:	str	x22, [x24]
  403664:	b	40368c <clear@@Base+0x56c>
  403668:	adrp	x0, 41a000 <winch@@Base+0x53dc>
  40366c:	add	x0, x0, #0xd91
  403670:	mov	x1, x20
  403674:	bl	4026f8 <setlocale@plt+0xa38>
  403678:	str	x0, [x19]
  40367c:	ldr	x8, [x19]
  403680:	cbnz	x8, 403690 <clear@@Base+0x570>
  403684:	adrp	x21, 415000 <winch@@Base+0x3dc>
  403688:	add	x21, x21, #0xef8
  40368c:	str	x21, [x19]
  403690:	ldp	x20, x19, [sp, #48]
  403694:	ldp	x22, x21, [sp, #32]
  403698:	ldp	x24, x23, [sp, #16]
  40369c:	ldp	x29, x30, [sp], #64
  4036a0:	ret
  4036a4:	stp	x29, x30, [sp, #-64]!
  4036a8:	cmp	w2, #0x0
  4036ac:	stp	x22, x21, [sp, #32]
  4036b0:	mov	w21, w0
  4036b4:	csetm	w0, eq  // eq = none
  4036b8:	str	x23, [sp, #16]
  4036bc:	stp	x20, x19, [sp, #48]
  4036c0:	mov	x29, sp
  4036c4:	mov	w22, w3
  4036c8:	mov	w19, w2
  4036cc:	mov	w20, w1
  4036d0:	bl	412640 <error@@Base+0x6c0>
  4036d4:	cmn	x0, #0x1
  4036d8:	b.eq	4036e4 <clear@@Base+0x5c4>  // b.none
  4036dc:	bl	403f3c <clear@@Base+0xe1c>
  4036e0:	cbz	w0, 403708 <clear@@Base+0x5e8>
  4036e4:	cbz	w19, 40372c <clear@@Base+0x60c>
  4036e8:	adrp	x0, 415000 <winch@@Base+0x3dc>
  4036ec:	add	x0, x0, #0xf22
  4036f0:	b	403740 <clear@@Base+0x620>
  4036f4:	cmp	w0, w21
  4036f8:	b.ne	403708 <clear@@Base+0x5e8>  // b.any
  4036fc:	cmp	w22, #0x2
  403700:	sub	w22, w22, #0x1
  403704:	b.lt	40375c <clear@@Base+0x63c>  // b.tstop
  403708:	bl	403de4 <clear@@Base+0xcc4>
  40370c:	cmp	w0, #0xa
  403710:	b.eq	40371c <clear@@Base+0x5fc>  // b.none
  403714:	cmn	w0, #0x1
  403718:	b.ne	4036f4 <clear@@Base+0x5d4>  // b.any
  40371c:	cbz	w19, 403738 <clear@@Base+0x618>
  403720:	adrp	x0, 415000 <winch@@Base+0x3dc>
  403724:	add	x0, x0, #0xf4d
  403728:	b	403740 <clear@@Base+0x620>
  40372c:	adrp	x0, 415000 <winch@@Base+0x3dc>
  403730:	add	x0, x0, #0xf36
  403734:	b	403740 <clear@@Base+0x620>
  403738:	adrp	x0, 415000 <winch@@Base+0x3dc>
  40373c:	add	x0, x0, #0xf64
  403740:	mov	x1, xzr
  403744:	bl	411f80 <error@@Base>
  403748:	ldp	x20, x19, [sp, #48]
  40374c:	ldp	x22, x21, [sp, #32]
  403750:	ldr	x23, [sp, #16]
  403754:	ldp	x29, x30, [sp], #64
  403758:	ret
  40375c:	cbnz	w19, 403764 <clear@@Base+0x644>
  403760:	bl	4041d8 <clear@@Base+0x10b8>
  403764:	adrp	x8, 404000 <clear@@Base+0xee0>
  403768:	adrp	x9, 403000 <setlocale@plt+0x1340>
  40376c:	add	x8, x8, #0x1d8
  403770:	add	x9, x9, #0xde4
  403774:	cmp	w19, #0x0
  403778:	csel	x22, x9, x8, ne  // ne = any
  40377c:	blr	x22
  403780:	cmn	w0, #0x1
  403784:	b.eq	4037c0 <clear@@Base+0x6a0>  // b.none
  403788:	mov	w23, wzr
  40378c:	b	4037a0 <clear@@Base+0x680>
  403790:	add	w23, w23, #0x1
  403794:	blr	x22
  403798:	cmn	w0, #0x1
  40379c:	b.eq	4037c0 <clear@@Base+0x6a0>  // b.none
  4037a0:	cmp	w0, w21
  4037a4:	b.eq	403790 <clear@@Base+0x670>  // b.none
  4037a8:	cmp	w0, w20
  4037ac:	b.ne	403794 <clear@@Base+0x674>  // b.any
  4037b0:	cmp	w23, #0x0
  4037b4:	b.le	4037cc <clear@@Base+0x6ac>
  4037b8:	sub	w23, w23, #0x1
  4037bc:	b	403794 <clear@@Base+0x674>
  4037c0:	adrp	x0, 415000 <winch@@Base+0x3dc>
  4037c4:	add	x0, x0, #0xf7e
  4037c8:	b	403740 <clear@@Base+0x620>
  4037cc:	bl	403cdc <clear@@Base+0xbbc>
  4037d0:	cmp	w19, #0x0
  4037d4:	mov	w8, #0xffffffff            	// #-1
  4037d8:	cneg	w1, w8, eq  // eq = none
  4037dc:	bl	40cdb4 <clear@@Base+0x9c94>
  4037e0:	b	403748 <clear@@Base+0x628>
  4037e4:	sub	sp, sp, #0xd0
  4037e8:	stp	x22, x21, [sp, #176]
  4037ec:	adrp	x21, 42f000 <winch@@Base+0x1a3dc>
  4037f0:	ldr	x9, [x21, #3528]
  4037f4:	stp	x29, x30, [sp, #128]
  4037f8:	str	x25, [sp, #144]
  4037fc:	stp	x24, x23, [sp, #160]
  403800:	stp	x20, x19, [sp, #192]
  403804:	add	x29, sp, #0x80
  403808:	cbz	x9, 403c70 <clear@@Base+0xb50>
  40380c:	ldr	x24, [x9]
  403810:	mov	w8, #0x8024                	// #32804
  403814:	add	x8, x9, x8
  403818:	cmp	x24, x9
  40381c:	b.eq	403848 <clear@@Base+0x728>  // b.none
  403820:	ldur	x10, [x8, #20]
  403824:	ldr	x11, [x24, #32]
  403828:	cmp	x10, x11
  40382c:	b.ne	403848 <clear@@Base+0x728>  // b.any
  403830:	ldr	w10, [x8, #28]
  403834:	ldr	w11, [x24, #40]
  403838:	cmp	w10, w11
  40383c:	b.cs	403848 <clear@@Base+0x728>  // b.hs, b.nlast
  403840:	add	x8, x24, x10
  403844:	b	403c3c <clear@@Base+0xb1c>
  403848:	ldur	x11, [x8, #20]
  40384c:	and	x22, x11, #0x3ff
  403850:	add	x10, x9, x22, lsl #5
  403854:	ldr	x12, [x10, #48]
  403858:	add	x13, x10, #0x20
  40385c:	cmp	x12, x13
  403860:	cset	w10, eq  // eq = none
  403864:	b.eq	4038b8 <clear@@Base+0x798>  // b.none
  403868:	ldr	x14, [x12, #32]
  40386c:	cmp	x14, x11
  403870:	b.ne	40387c <clear@@Base+0x75c>  // b.any
  403874:	mov	x23, x12
  403878:	b	40389c <clear@@Base+0x77c>
  40387c:	ldr	x23, [x12, #16]
  403880:	cmp	x23, x13
  403884:	cset	w10, eq  // eq = none
  403888:	b.eq	403970 <clear@@Base+0x850>  // b.none
  40388c:	ldr	x12, [x23, #32]
  403890:	cmp	x12, x11
  403894:	mov	x12, x23
  403898:	b.ne	40387c <clear@@Base+0x75c>  // b.any
  40389c:	ldr	w11, [x8, #28]
  4038a0:	ldr	w12, [x23, #40]
  4038a4:	cmp	w11, w12
  4038a8:	b.cs	403960 <clear@@Base+0x840>  // b.hs, b.nlast
  4038ac:	mov	w25, wzr
  4038b0:	mov	x24, x23
  4038b4:	b	403bb4 <clear@@Base+0xa94>
  4038b8:	mov	x23, x12
  4038bc:	cbz	w10, 403968 <clear@@Base+0x848>
  4038c0:	ldr	x10, [x9, #8]
  4038c4:	cmp	x10, x9
  4038c8:	b.eq	4038d8 <clear@@Base+0x7b8>  // b.none
  4038cc:	ldr	x9, [x10, #32]
  4038d0:	cmn	x9, #0x1
  4038d4:	b.eq	403910 <clear@@Base+0x7f0>  // b.none
  4038d8:	adrp	x19, 434000 <PC+0x47d0>
  4038dc:	ldr	w9, [x19, #592]
  4038e0:	cbz	w9, 4038ec <clear@@Base+0x7cc>
  4038e4:	ldrb	w9, [x8]
  4038e8:	tbz	w9, #0, 403904 <clear@@Base+0x7e4>
  4038ec:	adrp	x9, 42c000 <winch@@Base+0x173dc>
  4038f0:	ldr	w9, [x9, #640]
  4038f4:	tbnz	w9, #31, 403904 <clear@@Base+0x7e4>
  4038f8:	ldr	w8, [x8, #12]
  4038fc:	cmp	w8, w9
  403900:	b.ge	403910 <clear@@Base+0x7f0>  // b.tcont
  403904:	bl	4045c0 <clear@@Base+0x14a0>
  403908:	cbz	w0, 403910 <clear@@Base+0x7f0>
  40390c:	str	wzr, [x19, #592]
  403910:	ldr	x8, [x21, #3528]
  403914:	mov	w25, wzr
  403918:	ldr	x23, [x8, #8]
  40391c:	ldp	x10, x9, [x23, #16]
  403920:	mov	x24, x23
  403924:	str	x9, [x10, #24]
  403928:	ldp	x9, x10, [x23, #16]
  40392c:	str	x9, [x10, #16]
  403930:	mov	w9, #0x8038                	// #32824
  403934:	ldr	x9, [x8, x9]
  403938:	add	x8, x8, x22, lsl #5
  40393c:	str	wzr, [x23, #40]
  403940:	add	x10, x8, #0x20
  403944:	str	x9, [x23, #32]
  403948:	ldr	x9, [x8, #48]
  40394c:	stp	x9, x10, [x23, #16]
  403950:	ldr	x9, [x8, #48]
  403954:	str	x23, [x9, #24]
  403958:	str	x23, [x8, #48]
  40395c:	b	40397c <clear@@Base+0x85c>
  403960:	mov	x24, x23
  403964:	cbnz	w10, 4038c0 <clear@@Base+0x7a0>
  403968:	mov	w25, wzr
  40396c:	b	40397c <clear@@Base+0x85c>
  403970:	mov	x24, x12
  403974:	cbnz	w10, 4038c0 <clear@@Base+0x7a0>
  403978:	b	403968 <clear@@Base+0x848>
  40397c:	ldr	x20, [x21, #3528]
  403980:	mov	w8, #0x8038                	// #32824
  403984:	ldr	w9, [x24, #40]
  403988:	ldr	x8, [x20, x8]
  40398c:	add	x19, x9, x8, lsl #13
  403990:	bl	403c90 <clear@@Base+0xb70>
  403994:	cmn	x0, #0x1
  403998:	b.eq	4039a4 <clear@@Base+0x884>  // b.none
  40399c:	cmp	x19, x0
  4039a0:	b.ge	403c70 <clear@@Base+0xb50>  // b.tcont
  4039a4:	mov	w8, #0x8020                	// #32800
  4039a8:	add	x8, x20, x8
  4039ac:	ldr	x9, [x8, #8]
  4039b0:	cmp	x19, x9
  4039b4:	b.eq	4039e4 <clear@@Base+0x8c4>  // b.none
  4039b8:	ldrb	w9, [x8, #4]
  4039bc:	tbz	w9, #0, 403c44 <clear@@Base+0xb24>
  4039c0:	ldr	w0, [x8]
  4039c4:	mov	x1, x19
  4039c8:	mov	w2, wzr
  4039cc:	bl	4018e0 <lseek@plt>
  4039d0:	cmn	x0, #0x1
  4039d4:	b.eq	403c4c <clear@@Base+0xb2c>  // b.none
  4039d8:	ldr	x8, [x21, #3528]
  4039dc:	mov	w9, #0x8028                	// #32808
  4039e0:	str	x19, [x8, x9]
  4039e4:	adrp	x8, 42c000 <winch@@Base+0x173dc>
  4039e8:	ldr	w9, [x8, #644]
  4039ec:	cmn	w9, #0x1
  4039f0:	b.eq	403a18 <clear@@Base+0x8f8>  // b.none
  4039f4:	ldr	w10, [x24, #40]
  4039f8:	mov	w11, #0xffffffff            	// #-1
  4039fc:	mov	w20, #0x1                   	// #1
  403a00:	add	x10, x24, x10
  403a04:	strb	w9, [x10, #44]
  403a08:	str	w11, [x8, #644]
  403a0c:	cmn	w20, #0x2
  403a10:	b.ne	403a84 <clear@@Base+0x964>  // b.any
  403a14:	b	403c70 <clear@@Base+0xb50>
  403a18:	ldr	x8, [x21, #3528]
  403a1c:	mov	w9, #0x8024                	// #32804
  403a20:	mov	w10, #0x8020                	// #32800
  403a24:	ldrb	w9, [x8, x9]
  403a28:	add	x8, x8, x10
  403a2c:	tbnz	w9, #3, 403a5c <clear@@Base+0x93c>
  403a30:	ldr	w9, [x24, #40]
  403a34:	ldr	w0, [x8]
  403a38:	mov	w8, #0x2000                	// #8192
  403a3c:	add	x10, x24, x9
  403a40:	add	x1, x10, #0x2c
  403a44:	sub	w2, w8, w9
  403a48:	bl	411920 <clear@@Base+0xe800>
  403a4c:	mov	w20, w0
  403a50:	cmn	w20, #0x2
  403a54:	b.ne	403a84 <clear@@Base+0x964>  // b.any
  403a58:	b	403c70 <clear@@Base+0xb50>
  403a5c:	ldr	x8, [x8, #8]
  403a60:	adrp	x9, 416000 <winch@@Base+0x13dc>
  403a64:	add	x9, x9, #0xcdc
  403a68:	ldr	w10, [x24, #40]
  403a6c:	ldrb	w8, [x9, x8]
  403a70:	mov	w20, #0x1                   	// #1
  403a74:	add	x9, x24, x10
  403a78:	strb	w8, [x9, #44]
  403a7c:	cmn	w20, #0x2
  403a80:	b.eq	403c70 <clear@@Base+0xb50>  // b.none
  403a84:	tbz	w20, #31, 403aa0 <clear@@Base+0x980>
  403a88:	adrp	x0, 415000 <winch@@Base+0x3dc>
  403a8c:	add	x0, x0, #0xf9d
  403a90:	mov	x1, xzr
  403a94:	bl	411f80 <error@@Base>
  403a98:	bl	40314c <clear@@Base+0x2c>
  403a9c:	mov	w20, wzr
  403aa0:	cmp	w20, #0x1
  403aa4:	b.lt	403ad4 <clear@@Base+0x9b4>  // b.tstop
  403aa8:	adrp	x8, 434000 <PC+0x47d0>
  403aac:	ldr	w8, [x8, #340]
  403ab0:	cbnz	w8, 403ad4 <clear@@Base+0x9b4>
  403ab4:	adrp	x8, 42c000 <winch@@Base+0x173dc>
  403ab8:	ldr	w0, [x8, #632]
  403abc:	tbnz	w0, #31, 403ad4 <clear@@Base+0x9b4>
  403ac0:	ldr	w8, [x24, #40]
  403ac4:	sxtw	x2, w20
  403ac8:	add	x8, x24, x8
  403acc:	add	x1, x8, #0x2c
  403ad0:	bl	401ae0 <write@plt>
  403ad4:	ldr	x8, [x21, #3528]
  403ad8:	mov	w9, #0x8028                	// #32808
  403adc:	add	x8, x8, x9
  403ae0:	ldr	x9, [x8]
  403ae4:	add	x9, x9, w20, sxtw
  403ae8:	str	x9, [x8]
  403aec:	ldr	w9, [x24, #40]
  403af0:	add	w9, w9, w20
  403af4:	str	w9, [x24, #40]
  403af8:	cbnz	w20, 403bb4 <clear@@Base+0xa94>
  403afc:	str	x19, [x8, #32]
  403b00:	adrp	x8, 434000 <PC+0x47d0>
  403b04:	ldr	w8, [x8, #444]
  403b08:	cbz	w8, 403ba8 <clear@@Base+0xa88>
  403b0c:	cbnz	w25, 403b28 <clear@@Base+0xa08>
  403b10:	bl	4131fc <error@@Base+0x127c>
  403b14:	str	x0, [sp]
  403b18:	adrp	x0, 416000 <winch@@Base+0x13dc>
  403b1c:	add	x0, x0, #0xc19
  403b20:	mov	x1, sp
  403b24:	bl	412168 <error@@Base+0x1e8>
  403b28:	mov	w0, #0x1                   	// #1
  403b2c:	mov	w25, #0x1                   	// #1
  403b30:	bl	401a40 <sleep@plt>
  403b34:	adrp	x8, 434000 <PC+0x47d0>
  403b38:	ldr	w8, [x8, #644]
  403b3c:	cmp	w8, #0x1
  403b40:	b.ne	403ba8 <clear@@Base+0xa88>  // b.any
  403b44:	bl	403cdc <clear@@Base+0xbbc>
  403b48:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  403b4c:	ldr	x8, [x8, #2112]
  403b50:	mov	x19, x0
  403b54:	mov	x0, x8
  403b58:	bl	40c294 <clear@@Base+0x9174>
  403b5c:	mov	x1, sp
  403b60:	bl	415d00 <winch@@Base+0x10dc>
  403b64:	cbnz	w0, 403ba4 <clear@@Base+0xa84>
  403b68:	adrp	x9, 434000 <PC+0x47d0>
  403b6c:	ldr	x8, [sp, #8]
  403b70:	ldr	x9, [x9, #448]
  403b74:	cmp	x8, x9
  403b78:	b.ne	403c64 <clear@@Base+0xb44>  // b.any
  403b7c:	adrp	x9, 434000 <PC+0x47d0>
  403b80:	ldr	x8, [sp]
  403b84:	ldr	x9, [x9, #456]
  403b88:	cmp	x8, x9
  403b8c:	b.ne	403c64 <clear@@Base+0xb44>  // b.any
  403b90:	cmn	x19, #0x1
  403b94:	b.eq	403ba4 <clear@@Base+0xa84>  // b.none
  403b98:	ldr	x8, [sp, #48]
  403b9c:	cmp	x8, x19
  403ba0:	b.lt	403c64 <clear@@Base+0xb44>  // b.tstop
  403ba4:	mov	w25, #0x1                   	// #1
  403ba8:	adrp	x8, 434000 <PC+0x47d0>
  403bac:	ldr	w8, [x8, #696]
  403bb0:	cbnz	w8, 403c70 <clear@@Base+0xb50>
  403bb4:	ldr	x8, [x21, #3528]
  403bb8:	ldr	x8, [x8]
  403bbc:	cmp	x8, x23
  403bc0:	b.eq	403c20 <clear@@Base+0xb00>  // b.none
  403bc4:	ldp	x9, x8, [x23]
  403bc8:	str	x8, [x9, #8]
  403bcc:	ldp	x8, x9, [x23]
  403bd0:	str	x8, [x9]
  403bd4:	ldr	x8, [x21, #3528]
  403bd8:	ldr	x8, [x8]
  403bdc:	str	x8, [x23]
  403be0:	ldr	x8, [x21, #3528]
  403be4:	str	x8, [x23, #8]
  403be8:	ldr	x9, [x8]
  403bec:	str	x23, [x9, #8]
  403bf0:	str	x23, [x8]
  403bf4:	ldp	x10, x9, [x23, #16]
  403bf8:	add	x8, x8, x22, lsl #5
  403bfc:	str	x9, [x10, #24]
  403c00:	ldp	x9, x10, [x23, #16]
  403c04:	str	x9, [x10, #16]
  403c08:	ldr	x9, [x8, #48]
  403c0c:	add	x10, x8, #0x20
  403c10:	stp	x9, x10, [x23, #16]
  403c14:	ldr	x9, [x8, #48]
  403c18:	str	x23, [x9, #24]
  403c1c:	str	x23, [x8, #48]
  403c20:	ldr	x8, [x21, #3528]
  403c24:	mov	w9, #0x8040                	// #32832
  403c28:	ldr	w8, [x8, x9]
  403c2c:	ldr	w9, [x24, #40]
  403c30:	cmp	w8, w9
  403c34:	b.cs	40397c <clear@@Base+0x85c>  // b.hs, b.nlast
  403c38:	add	x8, x24, x8
  403c3c:	ldrb	w0, [x8, #44]
  403c40:	b	403c74 <clear@@Base+0xb54>
  403c44:	mov	w0, #0x3f                  	// #63
  403c48:	b	403c74 <clear@@Base+0xb54>
  403c4c:	adrp	x0, 415000 <winch@@Base+0x3dc>
  403c50:	add	x0, x0, #0xf92
  403c54:	mov	x1, xzr
  403c58:	bl	411f80 <error@@Base>
  403c5c:	bl	40314c <clear@@Base+0x2c>
  403c60:	b	403c70 <clear@@Base+0xb50>
  403c64:	adrp	x8, 434000 <PC+0x47d0>
  403c68:	mov	w9, #0x2                   	// #2
  403c6c:	str	w9, [x8, #468]
  403c70:	mov	w0, #0xffffffff            	// #-1
  403c74:	ldp	x20, x19, [sp, #192]
  403c78:	ldp	x22, x21, [sp, #176]
  403c7c:	ldp	x24, x23, [sp, #160]
  403c80:	ldr	x25, [sp, #144]
  403c84:	ldp	x29, x30, [sp, #128]
  403c88:	add	sp, sp, #0xd0
  403c8c:	ret
  403c90:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  403c94:	ldr	x8, [x8, #3528]
  403c98:	mov	x0, #0xffffffffffffffff    	// #-1
  403c9c:	cbz	x8, 403cc4 <clear@@Base+0xba4>
  403ca0:	adrp	x9, 434000 <PC+0x47d0>
  403ca4:	ldr	w9, [x9, #444]
  403ca8:	cbnz	w9, 403cc4 <clear@@Base+0xba4>
  403cac:	mov	w9, #0x8024                	// #32804
  403cb0:	add	x8, x8, x9
  403cb4:	ldr	w9, [x8]
  403cb8:	tbnz	w9, #3, 403cc8 <clear@@Base+0xba8>
  403cbc:	tbnz	w9, #4, 403cd4 <clear@@Base+0xbb4>
  403cc0:	ldur	x0, [x8, #36]
  403cc4:	ret
  403cc8:	adrp	x8, 419000 <winch@@Base+0x43dc>
  403ccc:	ldrsw	x0, [x8, #3492]
  403cd0:	ret
  403cd4:	mov	x0, xzr
  403cd8:	ret
  403cdc:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  403ce0:	ldr	x8, [x8, #3528]
  403ce4:	cbz	x8, 403d00 <clear@@Base+0xbe0>
  403ce8:	mov	w9, #0x8038                	// #32824
  403cec:	add	x8, x8, x9
  403cf0:	ldr	x9, [x8]
  403cf4:	ldr	w8, [x8, #8]
  403cf8:	add	x0, x8, x9, lsl #13
  403cfc:	ret
  403d00:	mov	x0, #0xffffffffffffffff    	// #-1
  403d04:	ret
  403d08:	stp	x29, x30, [sp, #-32]!
  403d0c:	stp	x20, x19, [sp, #16]
  403d10:	mov	w19, w0
  403d14:	cmn	w0, #0x1
  403d18:	adrp	x20, 42c000 <winch@@Base+0x173dc>
  403d1c:	mov	x29, sp
  403d20:	b.eq	403d40 <clear@@Base+0xc20>  // b.none
  403d24:	ldr	w8, [x20, #644]
  403d28:	cmn	w8, #0x1
  403d2c:	b.eq	403d40 <clear@@Base+0xc20>  // b.none
  403d30:	adrp	x0, 415000 <winch@@Base+0x3dc>
  403d34:	add	x0, x0, #0xfa8
  403d38:	mov	x1, xzr
  403d3c:	bl	411f80 <error@@Base>
  403d40:	str	w19, [x20, #644]
  403d44:	ldp	x20, x19, [sp, #16]
  403d48:	ldp	x29, x30, [sp], #32
  403d4c:	ret
  403d50:	stp	x29, x30, [sp, #-32]!
  403d54:	stp	x20, x19, [sp, #16]
  403d58:	adrp	x19, 42c000 <winch@@Base+0x173dc>
  403d5c:	ldr	w8, [x19, #632]
  403d60:	mov	x29, sp
  403d64:	tbnz	w8, #31, 403dd8 <clear@@Base+0xcb8>
  403d68:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  403d6c:	ldrb	w9, [x8, #3536]
  403d70:	tbnz	w9, #0, 403dc0 <clear@@Base+0xca0>
  403d74:	adrp	x9, 42f000 <winch@@Base+0x1a3dc>
  403d78:	ldr	x9, [x9, #3528]
  403d7c:	mov	w10, #0x8048                	// #32840
  403d80:	ldr	x9, [x9, x10]
  403d84:	cmn	x9, #0x1
  403d88:	b.ne	403dc0 <clear@@Base+0xca0>  // b.any
  403d8c:	adrp	x0, 415000 <winch@@Base+0x3dc>
  403d90:	mov	w9, #0x1                   	// #1
  403d94:	add	x0, x0, #0xfbd
  403d98:	mov	x1, xzr
  403d9c:	strb	w9, [x8, #3536]
  403da0:	bl	412168 <error@@Base+0x1e8>
  403da4:	adrp	x20, 434000 <PC+0x47d0>
  403da8:	bl	403de4 <clear@@Base+0xcc4>
  403dac:	cmn	w0, #0x1
  403db0:	b.eq	403dc0 <clear@@Base+0xca0>  // b.none
  403db4:	ldrb	w8, [x20, #696]
  403db8:	tst	w8, #0x3
  403dbc:	b.eq	403da8 <clear@@Base+0xc88>  // b.none
  403dc0:	ldr	w0, [x19, #632]
  403dc4:	bl	401ac0 <close@plt>
  403dc8:	mov	w8, #0xffffffff            	// #-1
  403dcc:	adrp	x9, 42f000 <winch@@Base+0x1a3dc>
  403dd0:	str	w8, [x19, #632]
  403dd4:	str	xzr, [x9, #2136]
  403dd8:	ldp	x20, x19, [sp, #16]
  403ddc:	ldp	x29, x30, [sp], #32
  403de0:	ret
  403de4:	stp	x29, x30, [sp, #-32]!
  403de8:	str	x19, [sp, #16]
  403dec:	adrp	x19, 42f000 <winch@@Base+0x1a3dc>
  403df0:	ldr	x8, [x19, #3528]
  403df4:	mov	x29, sp
  403df8:	cbz	x8, 403e34 <clear@@Base+0xd14>
  403dfc:	bl	4037e4 <clear@@Base+0x6c4>
  403e00:	cmn	w0, #0x1
  403e04:	b.eq	403e4c <clear@@Base+0xd2c>  // b.none
  403e08:	ldr	x8, [x19, #3528]
  403e0c:	mov	w9, #0x8040                	// #32832
  403e10:	mov	w10, #0x8038                	// #32824
  403e14:	mov	w11, #0x1ffe                	// #8190
  403e18:	ldr	w9, [x8, x9]
  403e1c:	add	x8, x8, x10
  403e20:	cmp	w9, w11
  403e24:	b.hi	403e3c <clear@@Base+0xd1c>  // b.pmore
  403e28:	add	w9, w9, #0x1
  403e2c:	str	w9, [x8, #8]
  403e30:	b	403e4c <clear@@Base+0xd2c>
  403e34:	mov	w0, #0xffffffff            	// #-1
  403e38:	b	403e4c <clear@@Base+0xd2c>
  403e3c:	ldr	x9, [x8]
  403e40:	str	wzr, [x8, #8]
  403e44:	add	x9, x9, #0x1
  403e48:	str	x9, [x8]
  403e4c:	ldr	x19, [sp, #16]
  403e50:	ldp	x29, x30, [sp], #32
  403e54:	ret
  403e58:	stp	x29, x30, [sp, #-64]!
  403e5c:	stp	x20, x19, [sp, #48]
  403e60:	adrp	x20, 42f000 <winch@@Base+0x1a3dc>
  403e64:	ldr	x8, [x20, #3528]
  403e68:	stp	x24, x23, [sp, #16]
  403e6c:	stp	x22, x21, [sp, #32]
  403e70:	mov	w9, #0x8028                	// #32808
  403e74:	ldr	x9, [x8, x9]
  403e78:	mov	w8, #0x1fff                	// #8191
  403e7c:	mov	w10, #0x3ffe                	// #16382
  403e80:	mov	x29, sp
  403e84:	add	x8, x9, x8
  403e88:	add	x10, x9, x10
  403e8c:	cmp	x8, #0x0
  403e90:	csel	x8, x10, x8, lt  // lt = tstop
  403e94:	cmp	x9, #0x1
  403e98:	b.lt	403f28 <clear@@Base+0xe08>  // b.tstop
  403e9c:	adrp	x19, 415000 <winch@@Base+0x3dc>
  403ea0:	mov	x21, xzr
  403ea4:	mov	w24, wzr
  403ea8:	asr	x22, x8, #13
  403eac:	add	x19, x19, #0xfcf
  403eb0:	adrp	x23, 42c000 <winch@@Base+0x173dc>
  403eb4:	b	403ec4 <clear@@Base+0xda4>
  403eb8:	add	x21, x21, #0x1
  403ebc:	cmp	x21, x22
  403ec0:	b.ge	403f28 <clear@@Base+0xe08>  // b.tcont
  403ec4:	ldr	x9, [x20, #3528]
  403ec8:	ldr	x8, [x9]
  403ecc:	cmp	x8, x9
  403ed0:	b.eq	403eec <clear@@Base+0xdcc>  // b.none
  403ed4:	ldr	x10, [x8, #32]
  403ed8:	cmp	x10, x21
  403edc:	b.eq	403ef8 <clear@@Base+0xdd8>  // b.none
  403ee0:	ldr	x8, [x8]
  403ee4:	cmp	x8, x9
  403ee8:	b.ne	403ed4 <clear@@Base+0xdb4>  // b.any
  403eec:	mov	w8, wzr
  403ef0:	cbz	w24, 403f10 <clear@@Base+0xdf0>
  403ef4:	b	403eb8 <clear@@Base+0xd98>
  403ef8:	ldr	w0, [x23, #632]
  403efc:	ldr	w2, [x8, #40]
  403f00:	add	x1, x8, #0x2c
  403f04:	bl	401ae0 <write@plt>
  403f08:	mov	w8, #0x1                   	// #1
  403f0c:	cbnz	w24, 403eb8 <clear@@Base+0xd98>
  403f10:	tbnz	w8, #0, 403eb8 <clear@@Base+0xd98>
  403f14:	mov	x0, x19
  403f18:	mov	x1, xzr
  403f1c:	bl	411f80 <error@@Base>
  403f20:	mov	w24, #0x1                   	// #1
  403f24:	b	403eb8 <clear@@Base+0xd98>
  403f28:	ldp	x20, x19, [sp, #48]
  403f2c:	ldp	x22, x21, [sp, #32]
  403f30:	ldp	x24, x23, [sp, #16]
  403f34:	ldp	x29, x30, [sp], #64
  403f38:	ret
  403f3c:	stp	x29, x30, [sp, #-64]!
  403f40:	stp	x22, x21, [sp, #32]
  403f44:	adrp	x21, 42f000 <winch@@Base+0x1a3dc>
  403f48:	stp	x20, x19, [sp, #48]
  403f4c:	ldr	x20, [x21, #3528]
  403f50:	str	x23, [sp, #16]
  403f54:	mov	x29, sp
  403f58:	cbz	x20, 404010 <clear@@Base+0xef0>
  403f5c:	mov	x19, x0
  403f60:	bl	403c90 <clear@@Base+0xb70>
  403f64:	tbnz	x19, #63, 403f78 <clear@@Base+0xe58>
  403f68:	cmn	x0, #0x1
  403f6c:	b.eq	403f80 <clear@@Base+0xe60>  // b.none
  403f70:	cmp	x0, x19
  403f74:	b.ge	403f80 <clear@@Base+0xe60>  // b.tcont
  403f78:	mov	w0, #0x1                   	// #1
  403f7c:	b	404014 <clear@@Base+0xef4>
  403f80:	mov	w8, #0x8024                	// #32804
  403f84:	add	x22, x20, x8
  403f88:	mov	w8, #0x1fff                	// #8191
  403f8c:	ldrb	w9, [x22]
  403f90:	add	x8, x19, x8
  403f94:	cmp	x19, #0x0
  403f98:	csel	x8, x8, x19, lt  // lt = tstop
  403f9c:	asr	x20, x8, #13
  403fa0:	tbnz	w9, #0, 403fbc <clear@@Base+0xe9c>
  403fa4:	ldur	x23, [x22, #4]
  403fa8:	cmp	x23, x19
  403fac:	b.eq	403fbc <clear@@Base+0xe9c>  // b.none
  403fb0:	mov	x0, x20
  403fb4:	bl	404028 <clear@@Base+0xf08>
  403fb8:	cbz	w0, 403fd0 <clear@@Base+0xeb0>
  403fbc:	mov	w0, wzr
  403fc0:	sub	w8, w19, w20, lsl #13
  403fc4:	stur	x20, [x22, #20]
  403fc8:	str	w8, [x22, #28]
  403fcc:	b	404014 <clear@@Base+0xef4>
  403fd0:	cmp	x23, x19
  403fd4:	b.gt	403f78 <clear@@Base+0xe58>
  403fd8:	mov	w20, #0x8028                	// #32808
  403fdc:	adrp	x22, 434000 <PC+0x47d0>
  403fe0:	ldr	x8, [x21, #3528]
  403fe4:	ldr	x8, [x8, x20]
  403fe8:	cmp	x8, x19
  403fec:	b.ge	404010 <clear@@Base+0xef0>  // b.tcont
  403ff0:	bl	403de4 <clear@@Base+0xcc4>
  403ff4:	cmn	w0, #0x1
  403ff8:	b.eq	403f78 <clear@@Base+0xe58>  // b.none
  403ffc:	ldrb	w8, [x22, #696]
  404000:	mov	w0, #0x1                   	// #1
  404004:	tst	w8, #0x3
  404008:	b.eq	403fe0 <clear@@Base+0xec0>  // b.none
  40400c:	b	404014 <clear@@Base+0xef4>
  404010:	mov	w0, wzr
  404014:	ldp	x20, x19, [sp, #48]
  404018:	ldp	x22, x21, [sp, #32]
  40401c:	ldr	x23, [sp, #16]
  404020:	ldp	x29, x30, [sp], #64
  404024:	ret
  404028:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  40402c:	ldr	x8, [x8, #3528]
  404030:	and	x9, x0, #0x3ff
  404034:	add	x9, x8, x9, lsl #5
  404038:	ldr	x8, [x9, #48]
  40403c:	add	x9, x9, #0x20
  404040:	cmp	x8, x9
  404044:	b.eq	404060 <clear@@Base+0xf40>  // b.none
  404048:	ldr	x10, [x8, #32]
  40404c:	cmp	x10, x0
  404050:	b.eq	404068 <clear@@Base+0xf48>  // b.none
  404054:	ldr	x8, [x8, #16]
  404058:	cmp	x8, x9
  40405c:	b.ne	404048 <clear@@Base+0xf28>  // b.any
  404060:	mov	w0, wzr
  404064:	ret
  404068:	mov	w0, #0x1                   	// #1
  40406c:	ret
  404070:	stp	x29, x30, [sp, #-32]!
  404074:	str	x19, [sp, #16]
  404078:	adrp	x19, 42f000 <winch@@Base+0x1a3dc>
  40407c:	ldr	x8, [x19, #3528]
  404080:	mov	x29, sp
  404084:	cbz	x8, 4040e4 <clear@@Base+0xfc4>
  404088:	mov	w9, #0x8020                	// #32800
  40408c:	add	x8, x8, x9
  404090:	ldrb	w9, [x8, #4]
  404094:	tbz	w9, #0, 4040ac <clear@@Base+0xf8c>
  404098:	ldr	w0, [x8]
  40409c:	bl	40b864 <clear@@Base+0x8744>
  4040a0:	ldr	x8, [x19, #3528]
  4040a4:	mov	w9, #0x8048                	// #32840
  4040a8:	str	x0, [x8, x9]
  4040ac:	bl	403c90 <clear@@Base+0xb70>
  4040b0:	cmn	x0, #0x1
  4040b4:	b.eq	4040c0 <clear@@Base+0xfa0>  // b.none
  4040b8:	bl	403f3c <clear@@Base+0xe1c>
  4040bc:	b	4040e8 <clear@@Base+0xfc8>
  4040c0:	adrp	x19, 434000 <PC+0x47d0>
  4040c4:	bl	403de4 <clear@@Base+0xcc4>
  4040c8:	cmn	w0, #0x1
  4040cc:	b.eq	4040e4 <clear@@Base+0xfc4>  // b.none
  4040d0:	ldrb	w8, [x19, #696]
  4040d4:	tst	w8, #0x3
  4040d8:	b.eq	4040c4 <clear@@Base+0xfa4>  // b.none
  4040dc:	mov	w0, #0x1                   	// #1
  4040e0:	b	4040e8 <clear@@Base+0xfc8>
  4040e4:	mov	w0, wzr
  4040e8:	ldr	x19, [sp, #16]
  4040ec:	ldp	x29, x30, [sp], #32
  4040f0:	ret
  4040f4:	stp	x29, x30, [sp, #-16]!
  4040f8:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  4040fc:	ldr	x8, [x8, #3528]
  404100:	mov	x29, sp
  404104:	cbz	x8, 404148 <clear@@Base+0x1028>
  404108:	mov	w9, #0x8024                	// #32804
  40410c:	ldrb	w9, [x8, x9]
  404110:	tbnz	w9, #0, 404148 <clear@@Base+0x1028>
  404114:	ldr	x9, [x8]
  404118:	cmp	x9, x8
  40411c:	b.eq	404154 <clear@@Base+0x1034>  // b.none
  404120:	mov	x0, xzr
  404124:	ldr	x10, [x9, #32]
  404128:	ldr	w11, [x9, #40]
  40412c:	ldr	x9, [x9]
  404130:	add	x10, x11, x10, lsl #13
  404134:	cmp	x10, x0
  404138:	csel	x0, x10, x0, gt
  40413c:	cmp	x9, x8
  404140:	b.ne	404124 <clear@@Base+0x1004>  // b.any
  404144:	b	404158 <clear@@Base+0x1038>
  404148:	bl	404070 <clear@@Base+0xf50>
  40414c:	ldp	x29, x30, [sp], #16
  404150:	ret
  404154:	mov	x0, xzr
  404158:	bl	403f3c <clear@@Base+0xe1c>
  40415c:	ldp	x29, x30, [sp], #16
  404160:	ret
  404164:	stp	x29, x30, [sp, #-16]!
  404168:	mov	x0, xzr
  40416c:	mov	x29, sp
  404170:	bl	403f3c <clear@@Base+0xe1c>
  404174:	cbz	w0, 4041c4 <clear@@Base+0x10a4>
  404178:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  40417c:	ldr	x9, [x8, #3528]
  404180:	ldr	x8, [x9]
  404184:	cmp	x8, x9
  404188:	b.eq	4041cc <clear@@Base+0x10ac>  // b.none
  40418c:	mov	w10, #0x8038                	// #32824
  404190:	add	x10, x9, x10
  404194:	mov	x11, x8
  404198:	ldr	x12, [x11, #32]
  40419c:	ldr	x13, [x8, #32]
  4041a0:	cmp	x12, x13
  4041a4:	csel	x8, x11, x8, lt  // lt = tstop
  4041a8:	ldr	x11, [x11]
  4041ac:	cmp	x11, x9
  4041b0:	b.ne	404198 <clear@@Base+0x1078>  // b.any
  4041b4:	ldr	x8, [x8, #32]
  4041b8:	mov	w0, wzr
  4041bc:	str	wzr, [x10, #8]
  4041c0:	str	x8, [x10]
  4041c4:	ldp	x29, x30, [sp], #16
  4041c8:	ret
  4041cc:	mov	w0, #0x1                   	// #1
  4041d0:	ldp	x29, x30, [sp], #16
  4041d4:	ret
  4041d8:	stp	x29, x30, [sp, #-32]!
  4041dc:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  4041e0:	ldr	x8, [x8, #3528]
  4041e4:	stp	x20, x19, [sp, #16]
  4041e8:	mov	x29, sp
  4041ec:	cbz	x8, 40423c <clear@@Base+0x111c>
  4041f0:	mov	w9, #0x8024                	// #32804
  4041f4:	add	x20, x8, x9
  4041f8:	ldr	w8, [x20, #28]
  4041fc:	cbz	w8, 404208 <clear@@Base+0x10e8>
  404200:	sub	w8, w8, #0x1
  404204:	b	404230 <clear@@Base+0x1110>
  404208:	ldur	x8, [x20, #20]
  40420c:	subs	x19, x8, #0x1
  404210:	b.lt	40423c <clear@@Base+0x111c>  // b.tstop
  404214:	ldrb	w8, [x20]
  404218:	tbnz	w8, #0, 404228 <clear@@Base+0x1108>
  40421c:	mov	x0, x19
  404220:	bl	404028 <clear@@Base+0xf08>
  404224:	cbz	w0, 40423c <clear@@Base+0x111c>
  404228:	mov	w8, #0x1fff                	// #8191
  40422c:	stur	x19, [x20, #20]
  404230:	str	w8, [x20, #28]
  404234:	bl	4037e4 <clear@@Base+0x6c4>
  404238:	b	404240 <clear@@Base+0x1120>
  40423c:	mov	w0, #0xffffffff            	// #-1
  404240:	ldp	x20, x19, [sp, #16]
  404244:	ldp	x29, x30, [sp], #32
  404248:	ret
  40424c:	tbnz	w0, #31, 40427c <clear@@Base+0x115c>
  404250:	lsl	w8, w0, #10
  404254:	mov	w9, #0x1fff                	// #8191
  404258:	mov	w10, #0x3ffe                	// #16382
  40425c:	add	w9, w8, w9
  404260:	add	w8, w8, w10
  404264:	cmp	w9, #0x0
  404268:	csel	w8, w8, w9, lt  // lt = tstop
  40426c:	asr	w8, w8, #13
  404270:	cmp	w8, #0x1
  404274:	csinc	w8, w8, wzr, gt
  404278:	b	404280 <clear@@Base+0x1160>
  40427c:	mov	w8, #0xffffffff            	// #-1
  404280:	adrp	x9, 42c000 <winch@@Base+0x173dc>
  404284:	str	w8, [x9, #640]
  404288:	ret
  40428c:	stp	x29, x30, [sp, #-32]!
  404290:	str	x19, [sp, #16]
  404294:	adrp	x19, 42f000 <winch@@Base+0x1a3dc>
  404298:	ldr	x8, [x19, #3528]
  40429c:	mov	x29, sp
  4042a0:	cbz	x8, 404354 <clear@@Base+0x1234>
  4042a4:	mov	w9, #0x8020                	// #32800
  4042a8:	add	x9, x8, x9
  4042ac:	ldrb	w10, [x9, #4]
  4042b0:	tbnz	w10, #0, 4042c0 <clear@@Base+0x11a0>
  4042b4:	mov	x8, #0xffffffffffffffff    	// #-1
  4042b8:	str	x8, [x9, #40]
  4042bc:	b	404354 <clear@@Base+0x1234>
  4042c0:	ldr	x10, [x8]
  4042c4:	cmp	x10, x8
  4042c8:	b.eq	4042e0 <clear@@Base+0x11c0>  // b.none
  4042cc:	mov	x11, #0xffffffffffffffff    	// #-1
  4042d0:	str	x11, [x10, #32]
  4042d4:	ldr	x10, [x10]
  4042d8:	cmp	x10, x8
  4042dc:	b.ne	4042d0 <clear@@Base+0x11b0>  // b.any
  4042e0:	ldr	w0, [x9]
  4042e4:	bl	40b864 <clear@@Base+0x8744>
  4042e8:	ldr	x9, [x19, #3528]
  4042ec:	mov	w8, #0x8020                	// #32800
  4042f0:	mov	w10, #0x8048                	// #32840
  4042f4:	mov	w11, #0x8028                	// #32808
  4042f8:	mov	w12, #0x8038                	// #32824
  4042fc:	mov	w13, #0x8040                	// #32832
  404300:	add	x8, x9, x8
  404304:	str	x0, [x9, x10]
  404308:	str	xzr, [x9, x11]
  40430c:	str	xzr, [x9, x12]
  404310:	str	wzr, [x9, x13]
  404314:	cbnz	x0, 40432c <clear@@Base+0x120c>
  404318:	ldr	w9, [x8, #4]
  40431c:	mov	x10, #0xffffffffffffffff    	// #-1
  404320:	str	x10, [x8, #40]
  404324:	and	w9, w9, #0xfffffffe
  404328:	str	w9, [x8, #4]
  40432c:	ldr	w0, [x8]
  404330:	mov	x1, xzr
  404334:	mov	w2, wzr
  404338:	bl	4018e0 <lseek@plt>
  40433c:	cmn	x0, #0x1
  404340:	b.ne	404354 <clear@@Base+0x1234>  // b.any
  404344:	adrp	x0, 415000 <winch@@Base+0x3dc>
  404348:	add	x0, x0, #0xfef
  40434c:	mov	x1, xzr
  404350:	bl	411f80 <error@@Base>
  404354:	ldr	x19, [sp, #16]
  404358:	ldp	x29, x30, [sp], #32
  40435c:	ret
  404360:	stp	x29, x30, [sp, #-16]!
  404364:	mov	w1, #0x1                   	// #1
  404368:	mov	w2, wzr
  40436c:	mov	x29, sp
  404370:	bl	4018e0 <lseek@plt>
  404374:	cmn	x0, #0x1
  404378:	cset	w0, ne  // ne = any
  40437c:	ldp	x29, x30, [sp], #16
  404380:	ret
  404384:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  404388:	ldr	x8, [x8, #3528]
  40438c:	mov	w9, #0x8028                	// #32808
  404390:	add	x8, x8, x9
  404394:	ldr	x9, [x8]
  404398:	str	x9, [x8, #32]
  40439c:	ret
  4043a0:	stp	x29, x30, [sp, #-48]!
  4043a4:	stp	x22, x21, [sp, #16]
  4043a8:	adrp	x22, 42f000 <winch@@Base+0x1a3dc>
  4043ac:	ldr	x8, [x22, #2112]
  4043b0:	stp	x20, x19, [sp, #32]
  4043b4:	mov	w19, w0
  4043b8:	mov	x29, sp
  4043bc:	mov	x0, x8
  4043c0:	mov	w20, w1
  4043c4:	bl	40c2ec <clear@@Base+0x91cc>
  4043c8:	adrp	x21, 42f000 <winch@@Base+0x1a3dc>
  4043cc:	str	x0, [x21, #3528]
  4043d0:	cbnz	x0, 40444c <clear@@Base+0x132c>
  4043d4:	mov	w0, #0x1                   	// #1
  4043d8:	mov	w1, #0x8050                	// #32848
  4043dc:	bl	401a70 <calloc@plt>
  4043e0:	str	x0, [x21, #3528]
  4043e4:	ldr	x8, [x21, #3528]
  4043e8:	mov	w9, #0x8030                	// #32816
  4043ec:	stp	x0, x0, [x0]
  4043f0:	str	wzr, [x0, x9]
  4043f4:	mov	w9, #0x8020                	// #32800
  4043f8:	add	x8, x8, x9
  4043fc:	mov	w9, #0xffffffff            	// #-1
  404400:	stp	w9, w20, [x8]
  404404:	mov	x9, #0xffffffffffffffff    	// #-1
  404408:	str	xzr, [x8, #8]
  40440c:	str	xzr, [x8, #24]
  404410:	str	wzr, [x8, #32]
  404414:	str	x9, [x8, #40]
  404418:	bl	40447c <clear@@Base+0x135c>
  40441c:	tbz	w20, #0, 404440 <clear@@Base+0x1320>
  404420:	mov	w0, w19
  404424:	bl	404360 <clear@@Base+0x1240>
  404428:	cbnz	w0, 404440 <clear@@Base+0x1320>
  40442c:	ldr	x8, [x21, #3528]
  404430:	mov	w9, #0x8024                	// #32804
  404434:	ldr	w10, [x8, x9]
  404438:	and	w10, w10, #0xfffffffe
  40443c:	str	w10, [x8, x9]
  404440:	ldr	x0, [x22, #2112]
  404444:	ldr	x1, [x21, #3528]
  404448:	bl	40c2f4 <clear@@Base+0x91d4>
  40444c:	ldr	x8, [x21, #3528]
  404450:	mov	w9, #0x8020                	// #32800
  404454:	add	x8, x8, x9
  404458:	ldr	w9, [x8]
  40445c:	cmn	w9, #0x1
  404460:	b.ne	404468 <clear@@Base+0x1348>  // b.any
  404464:	str	w19, [x8]
  404468:	bl	40428c <clear@@Base+0x116c>
  40446c:	ldp	x20, x19, [sp, #32]
  404470:	ldp	x22, x21, [sp, #16]
  404474:	ldp	x29, x30, [sp], #48
  404478:	ret
  40447c:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  404480:	ldr	x8, [x8, #3528]
  404484:	mov	x9, xzr
  404488:	add	x10, x8, x9
  40448c:	add	x9, x9, #0x20
  404490:	add	x11, x10, #0x20
  404494:	cmp	x9, #0x8, lsl #12
  404498:	stp	x11, x11, [x10, #48]
  40449c:	b.ne	404488 <clear@@Base+0x1368>  // b.any
  4044a0:	ret
  4044a4:	stp	x29, x30, [sp, #-32]!
  4044a8:	stp	x20, x19, [sp, #16]
  4044ac:	adrp	x19, 42f000 <winch@@Base+0x1a3dc>
  4044b0:	ldr	x8, [x19, #3528]
  4044b4:	mov	x29, sp
  4044b8:	cbz	x8, 404544 <clear@@Base+0x1424>
  4044bc:	mov	w9, #0x8024                	// #32804
  4044c0:	ldr	w8, [x8, x9]
  4044c4:	mov	w9, #0xd                   	// #13
  4044c8:	mov	w20, #0x1                   	// #1
  4044cc:	tst	w8, w9
  4044d0:	b.eq	4044e0 <clear@@Base+0x13c0>  // b.none
  4044d4:	tbnz	w8, #1, 4044e0 <clear@@Base+0x13c0>
  4044d8:	bl	404550 <clear@@Base+0x1430>
  4044dc:	mov	w20, wzr
  4044e0:	ldr	x8, [x19, #3528]
  4044e4:	mov	w9, #0x8024                	// #32804
  4044e8:	ldr	w9, [x8, x9]
  4044ec:	tbnz	w9, #1, 404520 <clear@@Base+0x1400>
  4044f0:	tst	w9, #0xc
  4044f4:	b.ne	404508 <clear@@Base+0x13e8>  // b.any
  4044f8:	mov	w9, #0x8020                	// #32800
  4044fc:	add	x8, x8, x9
  404500:	ldr	w0, [x8]
  404504:	bl	401ac0 <close@plt>
  404508:	ldr	x8, [x19, #3528]
  40450c:	mov	w9, #0x8020                	// #32800
  404510:	mov	w10, #0xffffffff            	// #-1
  404514:	str	w10, [x8, x9]
  404518:	cbnz	w20, 404544 <clear@@Base+0x1424>
  40451c:	b	404528 <clear@@Base+0x1408>
  404520:	mov	w20, #0x1                   	// #1
  404524:	cbnz	w20, 404544 <clear@@Base+0x1424>
  404528:	ldr	x0, [x19, #3528]
  40452c:	bl	401b20 <free@plt>
  404530:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  404534:	ldr	x0, [x8, #2112]
  404538:	mov	x1, xzr
  40453c:	str	xzr, [x19, #3528]
  404540:	bl	40c2f4 <clear@@Base+0x91d4>
  404544:	ldp	x20, x19, [sp, #16]
  404548:	ldp	x29, x30, [sp], #32
  40454c:	ret
  404550:	stp	x29, x30, [sp, #-32]!
  404554:	str	x19, [sp, #16]
  404558:	mov	x29, sp
  40455c:	adrp	x19, 42f000 <winch@@Base+0x1a3dc>
  404560:	ldr	x8, [x19, #3528]
  404564:	ldr	x0, [x8]
  404568:	cmp	x0, x8
  40456c:	b.eq	404588 <clear@@Base+0x1468>  // b.none
  404570:	ldp	x9, x8, [x0]
  404574:	str	x8, [x9, #8]
  404578:	ldp	x8, x9, [x0]
  40457c:	str	x8, [x9]
  404580:	bl	401b20 <free@plt>
  404584:	b	404560 <clear@@Base+0x1440>
  404588:	mov	w9, #0x8030                	// #32816
  40458c:	str	wzr, [x8, x9]
  404590:	bl	40447c <clear@@Base+0x135c>
  404594:	ldr	x19, [sp, #16]
  404598:	ldp	x29, x30, [sp], #32
  40459c:	ret
  4045a0:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  4045a4:	ldr	x8, [x8, #3528]
  4045a8:	cbz	x8, 4045b8 <clear@@Base+0x1498>
  4045ac:	mov	w9, #0x8024                	// #32804
  4045b0:	ldr	w0, [x8, x9]
  4045b4:	ret
  4045b8:	mov	w0, wzr
  4045bc:	ret
  4045c0:	stp	x29, x30, [sp, #-32]!
  4045c4:	mov	w0, #0x1                   	// #1
  4045c8:	mov	w1, #0x2030                	// #8240
  4045cc:	str	x19, [sp, #16]
  4045d0:	mov	x29, sp
  4045d4:	mov	w19, #0x1                   	// #1
  4045d8:	bl	401a70 <calloc@plt>
  4045dc:	cbz	x0, 404634 <clear@@Base+0x1514>
  4045e0:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  4045e4:	ldr	x8, [x8, #3528]
  4045e8:	mov	w9, #0x8030                	// #32816
  4045ec:	mov	w19, wzr
  4045f0:	ldr	w10, [x8, x9]
  4045f4:	add	w10, w10, #0x1
  4045f8:	str	w10, [x8, x9]
  4045fc:	mov	x9, #0xffffffffffffffff    	// #-1
  404600:	str	x9, [x0, #32]
  404604:	str	x8, [x0]
  404608:	ldr	x9, [x8, #8]
  40460c:	add	x10, x8, #0x20
  404610:	str	x9, [x0, #8]
  404614:	ldr	x9, [x8, #8]
  404618:	str	x0, [x9]
  40461c:	ldr	x9, [x8, #48]
  404620:	str	x0, [x8, #8]
  404624:	stp	x9, x10, [x0, #16]
  404628:	ldr	x9, [x8, #48]
  40462c:	str	x0, [x9, #24]
  404630:	str	x0, [x8, #48]
  404634:	mov	w0, w19
  404638:	ldr	x19, [sp, #16]
  40463c:	ldp	x29, x30, [sp], #32
  404640:	ret
  404644:	stp	x29, x30, [sp, #-64]!
  404648:	stp	x22, x21, [sp, #32]
  40464c:	stp	x20, x19, [sp, #48]
  404650:	mov	x22, x3
  404654:	mov	x21, x2
  404658:	mov	x19, x1
  40465c:	mov	x20, x0
  404660:	str	x23, [sp, #16]
  404664:	mov	x29, sp
  404668:	cbz	x0, 4046b8 <clear@@Base+0x1598>
  40466c:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  404670:	ldr	w8, [x8, #3544]
  404674:	cbz	w8, 4046b8 <clear@@Base+0x1598>
  404678:	ldrb	w9, [x20]
  40467c:	cbz	w9, 4046a0 <clear@@Base+0x1580>
  404680:	mov	w8, #0x1                   	// #1
  404684:	sub	w9, w9, #0x20
  404688:	and	w9, w9, #0xff
  40468c:	cmp	w9, #0x5f
  404690:	b.cs	4046ac <clear@@Base+0x158c>  // b.hs, b.nlast
  404694:	ldrb	w9, [x20, x8]
  404698:	add	x8, x8, #0x1
  40469c:	cbnz	w9, 404684 <clear@@Base+0x1564>
  4046a0:	mov	w8, #0x1                   	// #1
  4046a4:	cbnz	w8, 4046b8 <clear@@Base+0x1598>
  4046a8:	b	404708 <clear@@Base+0x15e8>
  4046ac:	mov	w8, wzr
  4046b0:	mov	x20, x22
  4046b4:	cbz	w8, 404708 <clear@@Base+0x15e8>
  4046b8:	cbz	x20, 404704 <clear@@Base+0x15e4>
  4046bc:	ldrb	w23, [x20]
  4046c0:	cbz	w23, 404704 <clear@@Base+0x15e4>
  4046c4:	cmp	w23, #0x2a
  4046c8:	b.ne	4046f4 <clear@@Base+0x15d4>  // b.any
  4046cc:	ldrb	w8, [x20, #1]
  4046d0:	cbz	w8, 404704 <clear@@Base+0x15e4>
  4046d4:	mov	x0, x20
  4046d8:	ldrb	w8, [x0, #2]!
  4046dc:	cbz	w8, 404704 <clear@@Base+0x15e4>
  4046e0:	mov	w1, #0x6e                  	// #110
  4046e4:	bl	401b30 <strchr@plt>
  4046e8:	cbnz	x0, 404704 <clear@@Base+0x15e4>
  4046ec:	cmp	w23, #0x2a
  4046f0:	b.eq	404708 <clear@@Base+0x15e8>  // b.none
  4046f4:	mov	w1, #0x6e                  	// #110
  4046f8:	mov	x0, x20
  4046fc:	bl	401b30 <strchr@plt>
  404700:	cbz	x0, 404708 <clear@@Base+0x15e8>
  404704:	mov	x20, x22
  404708:	ldrb	w8, [x20]
  40470c:	cmp	w8, #0x2a
  404710:	b.ne	404768 <clear@@Base+0x1648>  // b.any
  404714:	ldrb	w9, [x20, #1]
  404718:	sub	w8, w9, #0x64
  40471c:	cmp	w8, #0x11
  404720:	b.hi	404748 <clear@@Base+0x1628>  // b.pmore
  404724:	adrp	x9, 416000 <winch@@Base+0x13dc>
  404728:	add	x9, x9, #0x0
  40472c:	adr	x10, 404740 <clear@@Base+0x1620>
  404730:	ldrb	w11, [x9, x8]
  404734:	add	x10, x10, x11, lsl #2
  404738:	mov	w8, #0x2                   	// #2
  40473c:	br	x10
  404740:	mov	w8, #0x4                   	// #4
  404744:	b	404760 <clear@@Base+0x1640>
  404748:	cbz	w9, 404768 <clear@@Base+0x1648>
  40474c:	mov	w8, wzr
  404750:	b	404760 <clear@@Base+0x1640>
  404754:	mov	w8, #0x8                   	// #8
  404758:	b	404760 <clear@@Base+0x1640>
  40475c:	mov	w8, #0x1                   	// #1
  404760:	add	x20, x20, #0x2
  404764:	str	w8, [x21]
  404768:	str	x20, [x19]
  40476c:	ldp	x20, x19, [sp, #48]
  404770:	ldp	x22, x21, [sp, #32]
  404774:	ldr	x23, [sp, #16]
  404778:	ldp	x29, x30, [sp], #64
  40477c:	ret
  404780:	stp	x29, x30, [sp, #-32]!
  404784:	adrp	x1, 415000 <winch@@Base+0x3dc>
  404788:	add	x1, x1, #0xef8
  40478c:	mov	w0, #0x6                   	// #6
  404790:	str	x19, [sp, #16]
  404794:	mov	x29, sp
  404798:	bl	401cc0 <setlocale@plt>
  40479c:	bl	4047fc <clear@@Base+0x16dc>
  4047a0:	adrp	x0, 416000 <winch@@Base+0x13dc>
  4047a4:	add	x0, x0, #0x500
  4047a8:	bl	40944c <clear@@Base+0x632c>
  4047ac:	adrp	x19, 42c000 <winch@@Base+0x173dc>
  4047b0:	adrp	x1, 42f000 <winch@@Base+0x1a3dc>
  4047b4:	add	x19, x19, #0x730
  4047b8:	adrp	x3, 416000 <winch@@Base+0x13dc>
  4047bc:	add	x1, x1, #0xde0
  4047c0:	add	x3, x3, #0x50b
  4047c4:	mov	x2, x19
  4047c8:	bl	404644 <clear@@Base+0x1524>
  4047cc:	adrp	x0, 416000 <winch@@Base+0x13dc>
  4047d0:	add	x0, x0, #0x514
  4047d4:	bl	40944c <clear@@Base+0x632c>
  4047d8:	adrp	x1, 42f000 <winch@@Base+0x1a3dc>
  4047dc:	adrp	x3, 416000 <winch@@Base+0x13dc>
  4047e0:	add	x1, x1, #0xde8
  4047e4:	add	x3, x3, #0x522
  4047e8:	mov	x2, x19
  4047ec:	bl	404644 <clear@@Base+0x1524>
  4047f0:	ldr	x19, [sp, #16]
  4047f4:	ldp	x29, x30, [sp], #32
  4047f8:	ret
  4047fc:	stp	x29, x30, [sp, #-32]!
  404800:	adrp	x0, 416000 <winch@@Base+0x13dc>
  404804:	add	x0, x0, #0x530
  404808:	str	x19, [sp, #16]
  40480c:	mov	x29, sp
  404810:	bl	40944c <clear@@Base+0x632c>
  404814:	mov	w1, wzr
  404818:	bl	405150 <clear@@Base+0x2030>
  40481c:	cbz	w0, 40482c <clear@@Base+0x170c>
  404820:	ldr	x19, [sp, #16]
  404824:	ldp	x29, x30, [sp], #32
  404828:	ret
  40482c:	adrp	x0, 416000 <winch@@Base+0x13dc>
  404830:	add	x0, x0, #0x53c
  404834:	bl	40944c <clear@@Base+0x632c>
  404838:	mov	x19, x0
  40483c:	bl	4094c8 <clear@@Base+0x63a8>
  404840:	cbz	w0, 404900 <clear@@Base+0x17e0>
  404844:	mov	w0, #0xe                   	// #14
  404848:	bl	401980 <nl_langinfo@plt>
  40484c:	mov	w1, #0x1                   	// #1
  404850:	bl	405150 <clear@@Base+0x2030>
  404854:	cbnz	w0, 404820 <clear@@Base+0x1700>
  404858:	adrp	x0, 416000 <winch@@Base+0x13dc>
  40485c:	add	x0, x0, #0x548
  404860:	bl	40944c <clear@@Base+0x632c>
  404864:	mov	x19, x0
  404868:	cbnz	x0, 404894 <clear@@Base+0x1774>
  40486c:	adrp	x0, 416000 <winch@@Base+0x13dc>
  404870:	add	x0, x0, #0x54f
  404874:	bl	40944c <clear@@Base+0x632c>
  404878:	mov	x19, x0
  40487c:	cbnz	x0, 404894 <clear@@Base+0x1774>
  404880:	adrp	x0, 416000 <winch@@Base+0x13dc>
  404884:	add	x0, x0, #0x558
  404888:	bl	40944c <clear@@Base+0x632c>
  40488c:	mov	x19, x0
  404890:	cbz	x0, 4048f8 <clear@@Base+0x17d8>
  404894:	adrp	x1, 416000 <winch@@Base+0x13dc>
  404898:	add	x1, x1, #0x384
  40489c:	mov	x0, x19
  4048a0:	bl	401bc0 <strstr@plt>
  4048a4:	cbnz	x0, 4048e4 <clear@@Base+0x17c4>
  4048a8:	adrp	x1, 416000 <winch@@Base+0x13dc>
  4048ac:	add	x1, x1, #0x6e
  4048b0:	mov	x0, x19
  4048b4:	bl	401bc0 <strstr@plt>
  4048b8:	cbnz	x0, 4048e4 <clear@@Base+0x17c4>
  4048bc:	adrp	x1, 416000 <winch@@Base+0x13dc>
  4048c0:	add	x1, x1, #0x38f
  4048c4:	mov	x0, x19
  4048c8:	bl	401bc0 <strstr@plt>
  4048cc:	cbnz	x0, 4048e4 <clear@@Base+0x17c4>
  4048d0:	adrp	x1, 416000 <winch@@Base+0x13dc>
  4048d4:	add	x1, x1, #0x38a
  4048d8:	mov	x0, x19
  4048dc:	bl	401bc0 <strstr@plt>
  4048e0:	cbz	x0, 4048f8 <clear@@Base+0x17d8>
  4048e4:	adrp	x0, 416000 <winch@@Base+0x13dc>
  4048e8:	add	x0, x0, #0x6e
  4048ec:	mov	w1, #0x1                   	// #1
  4048f0:	bl	405150 <clear@@Base+0x2030>
  4048f4:	cbnz	w0, 404820 <clear@@Base+0x1700>
  4048f8:	bl	405368 <clear@@Base+0x2248>
  4048fc:	b	404820 <clear@@Base+0x1700>
  404900:	mov	x0, x19
  404904:	bl	405218 <clear@@Base+0x20f8>
  404908:	b	404820 <clear@@Base+0x1700>
  40490c:	stp	x29, x30, [sp, #-16]!
  404910:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  404914:	ldr	w8, [x8, #3544]
  404918:	mov	x29, sp
  40491c:	cbz	w8, 40492c <clear@@Base+0x180c>
  404920:	bl	404948 <clear@@Base+0x1828>
  404924:	ldp	x29, x30, [sp], #16
  404928:	ret
  40492c:	adrp	x9, 42f000 <winch@@Base+0x1a3dc>
  404930:	and	x8, x0, #0xff
  404934:	add	x9, x9, #0xdf0
  404938:	ldrb	w8, [x9, x8]
  40493c:	and	w0, w8, #0x1
  404940:	ldp	x29, x30, [sp], #16
  404944:	ret
  404948:	stp	x29, x30, [sp, #-32]!
  40494c:	adrp	x1, 42d000 <winch@@Base+0x183dc>
  404950:	add	x1, x1, #0xc28
  404954:	str	x19, [sp, #16]
  404958:	mov	x29, sp
  40495c:	mov	x19, x0
  404960:	bl	405068 <clear@@Base+0x1f48>
  404964:	cbz	w0, 404970 <clear@@Base+0x1850>
  404968:	mov	w0, #0x1                   	// #1
  40496c:	b	4049a0 <clear@@Base+0x1880>
  404970:	adrp	x8, 434000 <PC+0x47d0>
  404974:	ldr	w8, [x8, #596]
  404978:	cmp	w8, #0x2
  40497c:	b.ne	40499c <clear@@Base+0x187c>  // b.any
  404980:	adrp	x1, 42e000 <winch@@Base+0x193dc>
  404984:	add	x1, x1, #0x448
  404988:	mov	x0, x19
  40498c:	bl	405068 <clear@@Base+0x1f48>
  404990:	cmp	w0, #0x0
  404994:	cset	w0, ne  // ne = any
  404998:	b	4049a0 <clear@@Base+0x1880>
  40499c:	mov	w0, wzr
  4049a0:	ldr	x19, [sp, #16]
  4049a4:	ldp	x29, x30, [sp], #32
  4049a8:	ret
  4049ac:	adrp	x9, 42f000 <winch@@Base+0x1a3dc>
  4049b0:	and	x8, x0, #0xff
  4049b4:	add	x9, x9, #0xdf0
  4049b8:	ldrb	w8, [x9, x8]
  4049bc:	and	w0, w8, #0x2
  4049c0:	ret
  4049c4:	stp	x29, x30, [sp, #-32]!
  4049c8:	stp	x20, x19, [sp, #16]
  4049cc:	and	x19, x0, #0xff
  4049d0:	mov	x20, x0
  4049d4:	cmp	x19, #0x80
  4049d8:	mov	x29, sp
  4049dc:	b.cc	4049ec <clear@@Base+0x18cc>  // b.lo, b.ul, b.last
  4049e0:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  4049e4:	ldr	w8, [x8, #3544]
  4049e8:	cbnz	w8, 4049f8 <clear@@Base+0x18d8>
  4049ec:	mov	x0, x19
  4049f0:	bl	4049ac <clear@@Base+0x188c>
  4049f4:	cbz	w0, 404a4c <clear@@Base+0x192c>
  4049f8:	cmp	x19, #0x1b
  4049fc:	b.ne	404a14 <clear@@Base+0x18f4>  // b.any
  404a00:	mov	w9, #0x5345                	// #21317
  404a04:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  404a08:	movk	w9, #0x43, lsl #16
  404a0c:	str	w9, [x8, #3824]
  404a10:	b	404a7c <clear@@Base+0x195c>
  404a14:	cmp	x19, #0x7f
  404a18:	b.hi	404a2c <clear@@Base+0x190c>  // b.pmore
  404a1c:	eor	x20, x19, #0x40
  404a20:	mov	x0, x20
  404a24:	bl	4049ac <clear@@Base+0x188c>
  404a28:	cbz	w0, 404a60 <clear@@Base+0x1940>
  404a2c:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  404a30:	ldr	x2, [x8, #3552]
  404a34:	adrp	x0, 42f000 <winch@@Base+0x1a3dc>
  404a38:	add	x0, x0, #0xef0
  404a3c:	mov	w1, #0x20                  	// #32
  404a40:	mov	x3, x19
  404a44:	bl	401900 <snprintf@plt>
  404a48:	b	404a7c <clear@@Base+0x195c>
  404a4c:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  404a50:	add	x8, x8, #0xef0
  404a54:	strb	w20, [x8]
  404a58:	strb	wzr, [x8, #1]
  404a5c:	b	404a7c <clear@@Base+0x195c>
  404a60:	adrp	x0, 42f000 <winch@@Base+0x1a3dc>
  404a64:	adrp	x2, 416000 <winch@@Base+0x13dc>
  404a68:	add	x0, x0, #0xef0
  404a6c:	add	x2, x2, #0x52c
  404a70:	mov	w1, #0x20                  	// #32
  404a74:	mov	w3, w20
  404a78:	bl	401900 <snprintf@plt>
  404a7c:	ldp	x20, x19, [sp, #16]
  404a80:	adrp	x0, 42f000 <winch@@Base+0x1a3dc>
  404a84:	add	x0, x0, #0xef0
  404a88:	ldp	x29, x30, [sp], #32
  404a8c:	ret
  404a90:	stp	x29, x30, [sp, #-32]!
  404a94:	cmp	x0, #0x1b
  404a98:	str	x19, [sp, #16]
  404a9c:	mov	x29, sp
  404aa0:	b.ne	404ab8 <clear@@Base+0x1998>  // b.any
  404aa4:	mov	w9, #0x5345                	// #21317
  404aa8:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  404aac:	movk	w9, #0x43, lsl #16
  404ab0:	str	w9, [x8, #3856]
  404ab4:	b	404b70 <clear@@Base+0x1a50>
  404ab8:	mov	x19, x0
  404abc:	cmp	x0, #0x7f
  404ac0:	b.hi	404af4 <clear@@Base+0x19d4>  // b.pmore
  404ac4:	mov	x0, x19
  404ac8:	bl	4049ac <clear@@Base+0x188c>
  404acc:	cbz	w0, 404af4 <clear@@Base+0x19d4>
  404ad0:	eor	x0, x19, #0x40
  404ad4:	bl	4049ac <clear@@Base+0x188c>
  404ad8:	cbz	w0, 404b50 <clear@@Base+0x1a30>
  404adc:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  404ae0:	ldr	x2, [x8, #3552]
  404ae4:	adrp	x0, 42f000 <winch@@Base+0x1a3dc>
  404ae8:	and	w3, w19, #0xff
  404aec:	add	x0, x0, #0xf10
  404af0:	b	404b68 <clear@@Base+0x1a48>
  404af4:	mov	x0, x19
  404af8:	bl	404948 <clear@@Base+0x1828>
  404afc:	cbz	w0, 404b20 <clear@@Base+0x1a00>
  404b00:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  404b04:	ldr	x2, [x8, #3560]
  404b08:	adrp	x0, 42f000 <winch@@Base+0x1a3dc>
  404b0c:	add	x0, x0, #0xf10
  404b10:	mov	w1, #0x20                  	// #32
  404b14:	mov	x3, x19
  404b18:	bl	401900 <snprintf@plt>
  404b1c:	b	404b70 <clear@@Base+0x1a50>
  404b20:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  404b24:	add	x8, x8, #0xf10
  404b28:	lsr	x9, x19, #31
  404b2c:	str	x8, [x29, #24]
  404b30:	cmp	x9, #0x0
  404b34:	mov	w8, #0xfffd                	// #65533
  404b38:	csel	x1, x8, x19, ne  // ne = any
  404b3c:	add	x0, x29, #0x18
  404b40:	bl	404b84 <clear@@Base+0x1a64>
  404b44:	ldr	x8, [x29, #24]
  404b48:	strb	wzr, [x8]
  404b4c:	b	404b70 <clear@@Base+0x1a50>
  404b50:	and	w8, w19, #0xff
  404b54:	adrp	x0, 42f000 <winch@@Base+0x1a3dc>
  404b58:	adrp	x2, 416000 <winch@@Base+0x13dc>
  404b5c:	eor	w3, w8, #0x40
  404b60:	add	x0, x0, #0xf10
  404b64:	add	x2, x2, #0x52c
  404b68:	mov	w1, #0x20                  	// #32
  404b6c:	bl	401900 <snprintf@plt>
  404b70:	ldr	x19, [sp, #16]
  404b74:	adrp	x0, 42f000 <winch@@Base+0x1a3dc>
  404b78:	add	x0, x0, #0xf10
  404b7c:	ldp	x29, x30, [sp], #32
  404b80:	ret
  404b84:	cmp	x1, #0x80
  404b88:	b.cc	404bb0 <clear@@Base+0x1a90>  // b.lo, b.ul, b.last
  404b8c:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  404b90:	ldr	w8, [x8, #3544]
  404b94:	cbz	w8, 404bb0 <clear@@Base+0x1a90>
  404b98:	cmp	x1, #0x7ff
  404b9c:	b.hi	404bc4 <clear@@Base+0x1aa4>  // b.pmore
  404ba0:	ldr	x8, [x0]
  404ba4:	mov	w9, #0xc0                  	// #192
  404ba8:	bfxil	w9, w1, #6, #5
  404bac:	b	404c78 <clear@@Base+0x1b58>
  404bb0:	ldr	x8, [x0]
  404bb4:	add	x9, x8, #0x1
  404bb8:	str	x9, [x0]
  404bbc:	strb	w1, [x8]
  404bc0:	ret
  404bc4:	lsr	x8, x1, #16
  404bc8:	cbnz	x8, 404bdc <clear@@Base+0x1abc>
  404bcc:	ldr	x8, [x0]
  404bd0:	mov	w9, #0xe0                  	// #224
  404bd4:	bfxil	w9, w1, #12, #4
  404bd8:	b	404c60 <clear@@Base+0x1b40>
  404bdc:	lsr	x8, x1, #21
  404be0:	cbnz	x8, 404bf4 <clear@@Base+0x1ad4>
  404be4:	ldr	x8, [x0]
  404be8:	mov	w9, #0xf0                  	// #240
  404bec:	bfxil	w9, w1, #18, #3
  404bf0:	b	404c48 <clear@@Base+0x1b28>
  404bf4:	lsr	x8, x1, #26
  404bf8:	cbnz	x8, 404c0c <clear@@Base+0x1aec>
  404bfc:	ldr	x8, [x0]
  404c00:	mov	w9, #0xf0                  	// #240
  404c04:	bfxil	w9, w1, #24, #2
  404c08:	b	404c30 <clear@@Base+0x1b10>
  404c0c:	ldr	x8, [x0]
  404c10:	mov	w9, #0xf0                  	// #240
  404c14:	bfxil	w9, w1, #30, #1
  404c18:	add	x10, x8, #0x1
  404c1c:	str	x10, [x0]
  404c20:	strb	w9, [x8]
  404c24:	ldr	x8, [x0]
  404c28:	mov	w9, #0x80                  	// #128
  404c2c:	bfxil	w9, w1, #24, #6
  404c30:	add	x10, x8, #0x1
  404c34:	str	x10, [x0]
  404c38:	strb	w9, [x8]
  404c3c:	ldr	x8, [x0]
  404c40:	mov	w9, #0x80                  	// #128
  404c44:	bfxil	w9, w1, #18, #6
  404c48:	add	x10, x8, #0x1
  404c4c:	str	x10, [x0]
  404c50:	strb	w9, [x8]
  404c54:	ldr	x8, [x0]
  404c58:	mov	w9, #0x80                  	// #128
  404c5c:	bfxil	w9, w1, #12, #6
  404c60:	add	x10, x8, #0x1
  404c64:	str	x10, [x0]
  404c68:	strb	w9, [x8]
  404c6c:	ldr	x8, [x0]
  404c70:	mov	w9, #0x80                  	// #128
  404c74:	bfxil	w9, w1, #6, #6
  404c78:	add	x10, x8, #0x1
  404c7c:	str	x10, [x0]
  404c80:	strb	w9, [x8]
  404c84:	ldr	x8, [x0]
  404c88:	mov	w9, #0x80                  	// #128
  404c8c:	bfxil	w9, w1, #0, #6
  404c90:	add	x10, x8, #0x1
  404c94:	str	x10, [x0]
  404c98:	strb	w9, [x8]
  404c9c:	ret
  404ca0:	tbnz	w0, #7, 404cac <clear@@Base+0x1b8c>
  404ca4:	mov	w0, #0x1                   	// #1
  404ca8:	ret
  404cac:	and	w8, w0, #0xff
  404cb0:	and	w9, w8, #0xe0
  404cb4:	cmp	w9, #0xc0
  404cb8:	b.ne	404cc4 <clear@@Base+0x1ba4>  // b.any
  404cbc:	mov	w0, #0x2                   	// #2
  404cc0:	ret
  404cc4:	and	w9, w8, #0xf0
  404cc8:	cmp	w9, #0xe0
  404ccc:	b.ne	404cd8 <clear@@Base+0x1bb8>  // b.any
  404cd0:	mov	w0, #0x3                   	// #3
  404cd4:	ret
  404cd8:	and	w9, w8, #0xf8
  404cdc:	cmp	w9, #0xf0
  404ce0:	b.ne	404cec <clear@@Base+0x1bcc>  // b.any
  404ce4:	mov	w0, #0x4                   	// #4
  404ce8:	ret
  404cec:	and	w9, w8, #0xfc
  404cf0:	cmp	w9, #0xf8
  404cf4:	b.ne	404d00 <clear@@Base+0x1be0>  // b.any
  404cf8:	mov	w0, #0x5                   	// #5
  404cfc:	ret
  404d00:	and	w8, w8, #0xfe
  404d04:	cmp	w8, #0xfc
  404d08:	mov	w8, #0x6                   	// #6
  404d0c:	csinc	w0, w8, wzr, eq  // eq = none
  404d10:	ret
  404d14:	stp	x29, x30, [sp, #-48]!
  404d18:	stp	x20, x19, [sp, #32]
  404d1c:	ldrb	w20, [x0]
  404d20:	str	x21, [sp, #16]
  404d24:	mov	x29, sp
  404d28:	cmp	w20, #0xfd
  404d2c:	b.hi	404d48 <clear@@Base+0x1c28>  // b.pmore
  404d30:	mov	x19, x0
  404d34:	mov	w0, w20
  404d38:	mov	w21, w1
  404d3c:	bl	404ca0 <clear@@Base+0x1b80>
  404d40:	cmp	w0, w21
  404d44:	b.le	404d5c <clear@@Base+0x1c3c>
  404d48:	mov	w0, wzr
  404d4c:	ldp	x20, x19, [sp, #32]
  404d50:	ldr	x21, [sp, #16]
  404d54:	ldp	x29, x30, [sp], #48
  404d58:	ret
  404d5c:	cmp	w0, #0x1
  404d60:	b.eq	404d4c <clear@@Base+0x1c2c>  // b.none
  404d64:	cmp	w0, #0x2
  404d68:	b.ne	404d78 <clear@@Base+0x1c58>  // b.any
  404d6c:	cmp	w20, #0xc2
  404d70:	b.cc	404d48 <clear@@Base+0x1c28>  // b.lo, b.ul, b.last
  404d74:	b	404da0 <clear@@Base+0x1c80>
  404d78:	mov	w8, #0x8                   	// #8
  404d7c:	sub	w8, w8, w0
  404d80:	mov	w9, #0xffffffff            	// #-1
  404d84:	lsl	w8, w9, w8
  404d88:	cmp	w20, w8, uxtb
  404d8c:	b.ne	404da0 <clear@@Base+0x1c80>  // b.any
  404d90:	ldrb	w9, [x19, #1]
  404d94:	and	w8, w8, w9
  404d98:	cmp	w8, #0x80
  404d9c:	b.eq	404d48 <clear@@Base+0x1c28>  // b.none
  404da0:	cmp	w0, #0x2
  404da4:	b.lt	404dd8 <clear@@Base+0x1cb8>  // b.tstop
  404da8:	mov	w9, w0
  404dac:	add	x8, x19, #0x1
  404db0:	sub	x9, x9, #0x1
  404db4:	mov	w0, #0x1                   	// #1
  404db8:	ldrb	w10, [x8]
  404dbc:	and	w10, w10, #0xc0
  404dc0:	cmp	w10, #0x80
  404dc4:	b.ne	404d48 <clear@@Base+0x1c28>  // b.any
  404dc8:	add	x8, x8, #0x1
  404dcc:	subs	x9, x9, #0x1
  404dd0:	b.ne	404db8 <clear@@Base+0x1c98>  // b.any
  404dd4:	b	404d4c <clear@@Base+0x1c2c>
  404dd8:	mov	w0, #0x1                   	// #1
  404ddc:	b	404d4c <clear@@Base+0x1c2c>
  404de0:	ldr	x8, [x0]
  404de4:	add	x8, x8, #0x1
  404de8:	cmp	x8, x1
  404dec:	str	x8, [x0]
  404df0:	b.cs	404e1c <clear@@Base+0x1cfc>  // b.hs, b.nlast
  404df4:	ldrsb	w10, [x8]
  404df8:	mvn	w8, w10
  404dfc:	orr	w9, w8, #0xffffff00
  404e00:	tst	w9, #0xc0
  404e04:	cset	w8, ne  // ne = any
  404e08:	tst	w9, #0xfe
  404e0c:	cset	w9, eq  // eq = none
  404e10:	tbz	w10, #31, 404e1c <clear@@Base+0x1cfc>
  404e14:	orr	w8, w8, w9
  404e18:	tbnz	w8, #0, 404de0 <clear@@Base+0x1cc0>
  404e1c:	ret
  404e20:	stp	x29, x30, [sp, #-32]!
  404e24:	stp	x20, x19, [sp, #16]
  404e28:	mov	x19, x0
  404e2c:	ldrb	w0, [x0]
  404e30:	mov	x29, sp
  404e34:	and	x20, x0, #0xff
  404e38:	bl	404ca0 <clear@@Base+0x1b80>
  404e3c:	sub	w8, w0, #0x2
  404e40:	cmp	w8, #0x4
  404e44:	b.hi	404f30 <clear@@Base+0x1e10>  // b.pmore
  404e48:	adrp	x9, 416000 <winch@@Base+0x13dc>
  404e4c:	add	x9, x9, #0x12
  404e50:	adr	x10, 404e60 <clear@@Base+0x1d40>
  404e54:	ldrb	w11, [x9, x8]
  404e58:	add	x10, x10, x11, lsl #2
  404e5c:	br	x10
  404e60:	ldrb	w8, [x19, #1]
  404e64:	and	x9, x20, #0x1f
  404e68:	and	x20, x8, #0x3f
  404e6c:	bfi	x20, x9, #6, #5
  404e70:	b	404f30 <clear@@Base+0x1e10>
  404e74:	ldrb	w8, [x19, #1]
  404e78:	ldrb	w10, [x19, #2]
  404e7c:	and	x9, x20, #0xf
  404e80:	lsl	x20, x9, #12
  404e84:	and	x8, x8, #0x3f
  404e88:	b	404f28 <clear@@Base+0x1e08>
  404e8c:	ldrb	w9, [x19, #1]
  404e90:	ldrb	w10, [x19, #2]
  404e94:	and	x8, x20, #0x7
  404e98:	ldrb	w11, [x19, #3]
  404e9c:	lsl	x20, x8, #18
  404ea0:	and	x8, x9, #0x3f
  404ea4:	bfi	x20, x8, #12, #6
  404ea8:	and	x8, x10, #0x3f
  404eac:	bfi	x20, x8, #6, #6
  404eb0:	bfxil	x20, x11, #0, #6
  404eb4:	b	404f30 <clear@@Base+0x1e10>
  404eb8:	ldrb	w9, [x19, #1]
  404ebc:	ldrb	w10, [x19, #2]
  404ec0:	ldrb	w11, [x19, #3]
  404ec4:	and	x8, x20, #0x3
  404ec8:	ldrb	w12, [x19, #4]
  404ecc:	lsl	x20, x8, #24
  404ed0:	and	x8, x9, #0x3f
  404ed4:	and	x9, x10, #0x3f
  404ed8:	bfi	x20, x8, #18, #6
  404edc:	bfi	x20, x9, #12, #6
  404ee0:	and	x8, x11, #0x3f
  404ee4:	bfi	x20, x8, #6, #6
  404ee8:	bfxil	x20, x12, #0, #6
  404eec:	b	404f30 <clear@@Base+0x1e10>
  404ef0:	ldrb	w8, [x19, #1]
  404ef4:	ldrb	w10, [x19, #2]
  404ef8:	and	x9, x20, #0x1
  404efc:	lsl	x20, x9, #30
  404f00:	and	x8, x8, #0x3f
  404f04:	bfi	x20, x8, #24, #6
  404f08:	ldrb	w8, [x19, #3]
  404f0c:	and	x9, x10, #0x3f
  404f10:	bfi	x20, x9, #18, #6
  404f14:	ldrb	w9, [x19, #4]
  404f18:	ldrb	w10, [x19, #5]
  404f1c:	and	x8, x8, #0x3f
  404f20:	bfi	x20, x8, #12, #6
  404f24:	and	x8, x9, #0x3f
  404f28:	bfi	x20, x8, #6, #6
  404f2c:	bfxil	x20, x10, #0, #6
  404f30:	mov	x0, x20
  404f34:	ldp	x20, x19, [sp, #16]
  404f38:	ldp	x29, x30, [sp], #32
  404f3c:	ret
  404f40:	stp	x29, x30, [sp, #-48]!
  404f44:	stp	x22, x21, [sp, #16]
  404f48:	stp	x20, x19, [sp, #32]
  404f4c:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  404f50:	ldr	w8, [x8, #3544]
  404f54:	ldr	x20, [x0]
  404f58:	mov	x21, x2
  404f5c:	mov	x19, x0
  404f60:	mov	x29, sp
  404f64:	cbz	w8, 404fb4 <clear@@Base+0x1e94>
  404f68:	cmp	w1, #0x0
  404f6c:	b.le	404f90 <clear@@Base+0x1e70>
  404f70:	ldrb	w0, [x20]
  404f74:	bl	404ca0 <clear@@Base+0x1b80>
  404f78:	add	x22, x20, w0, sxtw
  404f7c:	cmp	x22, x21
  404f80:	b.ls	404fcc <clear@@Base+0x1eac>  // b.plast
  404f84:	mov	x0, xzr
  404f88:	mov	x20, x21
  404f8c:	b	404ff0 <clear@@Base+0x1ed0>
  404f90:	cmp	x20, x21
  404f94:	b.ls	404fec <clear@@Base+0x1ecc>  // b.plast
  404f98:	ldrb	w8, [x20, #-1]!
  404f9c:	and	w8, w8, #0xc0
  404fa0:	cmp	w8, #0x80
  404fa4:	b.eq	404f90 <clear@@Base+0x1e70>  // b.none
  404fa8:	mov	x0, x20
  404fac:	bl	404e20 <clear@@Base+0x1d00>
  404fb0:	b	404ff0 <clear@@Base+0x1ed0>
  404fb4:	cmp	w1, #0x1
  404fb8:	b.lt	404fdc <clear@@Base+0x1ebc>  // b.tstop
  404fbc:	cmp	x20, x21
  404fc0:	b.cs	404fec <clear@@Base+0x1ecc>  // b.hs, b.nlast
  404fc4:	ldrb	w0, [x20], #1
  404fc8:	b	404ff0 <clear@@Base+0x1ed0>
  404fcc:	mov	x0, x20
  404fd0:	bl	404e20 <clear@@Base+0x1d00>
  404fd4:	mov	x20, x22
  404fd8:	b	404ff0 <clear@@Base+0x1ed0>
  404fdc:	cmp	x20, x21
  404fe0:	b.ls	404fec <clear@@Base+0x1ecc>  // b.plast
  404fe4:	ldrb	w0, [x20, #-1]!
  404fe8:	b	404ff0 <clear@@Base+0x1ed0>
  404fec:	mov	x0, xzr
  404ff0:	str	x20, [x19]
  404ff4:	ldp	x20, x19, [sp, #32]
  404ff8:	ldp	x22, x21, [sp, #16]
  404ffc:	ldp	x29, x30, [sp], #48
  405000:	ret
  405004:	stp	x29, x30, [sp, #-32]!
  405008:	adrp	x1, 42d000 <winch@@Base+0x183dc>
  40500c:	add	x1, x1, #0xb18
  405010:	str	x19, [sp, #16]
  405014:	mov	x29, sp
  405018:	mov	x19, x0
  40501c:	bl	405068 <clear@@Base+0x1f48>
  405020:	cbz	w0, 40502c <clear@@Base+0x1f0c>
  405024:	mov	w0, #0x1                   	// #1
  405028:	b	40505c <clear@@Base+0x1f3c>
  40502c:	adrp	x8, 434000 <PC+0x47d0>
  405030:	ldr	w8, [x8, #596]
  405034:	cmp	w8, #0x2
  405038:	b.ne	405044 <clear@@Base+0x1f24>  // b.any
  40503c:	mov	w0, wzr
  405040:	b	40505c <clear@@Base+0x1f3c>
  405044:	adrp	x1, 42e000 <winch@@Base+0x193dc>
  405048:	add	x1, x1, #0x448
  40504c:	mov	x0, x19
  405050:	bl	405068 <clear@@Base+0x1f48>
  405054:	cmp	w0, #0x0
  405058:	cset	w0, ne  // ne = any
  40505c:	ldr	x19, [sp, #16]
  405060:	ldp	x29, x30, [sp], #32
  405064:	ret
  405068:	ldr	x8, [x1]
  40506c:	ldr	x9, [x8]
  405070:	cmp	x9, x0
  405074:	b.ls	405080 <clear@@Base+0x1f60>  // b.plast
  405078:	mov	w0, wzr
  40507c:	ret
  405080:	ldr	w10, [x1, #8]
  405084:	mov	w9, wzr
  405088:	sub	w10, w10, #0x1
  40508c:	b	4050ac <clear@@Base+0x1f8c>
  405090:	lsl	x12, x11, #4
  405094:	ldr	x12, [x8, x12]
  405098:	sub	w13, w11, #0x1
  40509c:	cmp	x12, x0
  4050a0:	cset	w11, hi  // hi = pmore
  4050a4:	csel	w10, w13, w10, hi  // hi = pmore
  4050a8:	tbz	w11, #0, 4050e4 <clear@@Base+0x1fc4>
  4050ac:	cmp	w9, w10
  4050b0:	b.gt	405078 <clear@@Base+0x1f58>
  4050b4:	add	w11, w9, w10
  4050b8:	cmp	w11, #0x0
  4050bc:	cinc	w11, w11, lt  // lt = tstop
  4050c0:	asr	w12, w11, #1
  4050c4:	add	x12, x8, w12, sxtw #4
  4050c8:	ldr	x12, [x12, #8]
  4050cc:	sbfx	x11, x11, #1, #31
  4050d0:	cmp	x12, x0
  4050d4:	b.cs	405090 <clear@@Base+0x1f70>  // b.hs, b.nlast
  4050d8:	add	w9, w11, #0x1
  4050dc:	mov	w11, #0x1                   	// #1
  4050e0:	tbnz	w11, #0, 4050ac <clear@@Base+0x1f8c>
  4050e4:	mov	w0, #0x1                   	// #1
  4050e8:	ret
  4050ec:	stp	x29, x30, [sp, #-16]!
  4050f0:	adrp	x1, 42e000 <winch@@Base+0x193dc>
  4050f4:	add	x1, x1, #0x308
  4050f8:	mov	x29, sp
  4050fc:	bl	405068 <clear@@Base+0x1f48>
  405100:	ldp	x29, x30, [sp], #16
  405104:	ret
  405108:	adrp	x9, 416000 <winch@@Base+0x13dc>
  40510c:	mov	x8, xzr
  405110:	add	x9, x9, #0x18
  405114:	b	405124 <clear@@Base+0x2004>
  405118:	add	x8, x8, #0x10
  40511c:	cmp	x8, #0x40
  405120:	b.eq	405148 <clear@@Base+0x2028>  // b.none
  405124:	ldr	x10, [x9, x8]
  405128:	cmp	x10, x0
  40512c:	b.ne	405118 <clear@@Base+0x1ff8>  // b.any
  405130:	add	x10, x9, x8
  405134:	ldr	x10, [x10, #8]
  405138:	cmp	x10, x1
  40513c:	b.ne	405118 <clear@@Base+0x1ff8>  // b.any
  405140:	mov	w0, #0x1                   	// #1
  405144:	ret
  405148:	mov	w0, wzr
  40514c:	ret
  405150:	stp	x29, x30, [sp, #-48]!
  405154:	str	x21, [sp, #16]
  405158:	stp	x20, x19, [sp, #32]
  40515c:	mov	x29, sp
  405160:	cbz	x0, 4051ec <clear@@Base+0x20cc>
  405164:	ldrb	w8, [x0]
  405168:	mov	x20, x0
  40516c:	cbz	w8, 4051e8 <clear@@Base+0x20c8>
  405170:	adrp	x8, 42c000 <winch@@Base+0x173dc>
  405174:	mov	w19, w1
  405178:	ldr	x1, [x8, #1152]
  40517c:	cbz	x1, 4051a4 <clear@@Base+0x2084>
  405180:	adrp	x21, 42c000 <winch@@Base+0x173dc>
  405184:	add	x21, x21, #0x490
  405188:	mov	x0, x20
  40518c:	bl	401b00 <strcmp@plt>
  405190:	cbz	w0, 4051a0 <clear@@Base+0x2080>
  405194:	ldr	x1, [x21], #16
  405198:	cbnz	x1, 405188 <clear@@Base+0x2068>
  40519c:	b	4051a4 <clear@@Base+0x2084>
  4051a0:	ldur	x20, [x21, #-8]
  4051a4:	adrp	x8, 42c000 <winch@@Base+0x173dc>
  4051a8:	ldr	x1, [x8, #648]
  4051ac:	cbz	x1, 4051cc <clear@@Base+0x20ac>
  4051b0:	adrp	x21, 42c000 <winch@@Base+0x173dc>
  4051b4:	add	x21, x21, #0x2a0
  4051b8:	mov	x0, x20
  4051bc:	bl	401b00 <strcmp@plt>
  4051c0:	cbz	w0, 4051fc <clear@@Base+0x20dc>
  4051c4:	ldr	x1, [x21], #24
  4051c8:	cbnz	x1, 4051b8 <clear@@Base+0x2098>
  4051cc:	cbnz	w19, 4051e8 <clear@@Base+0x20c8>
  4051d0:	adrp	x0, 416000 <winch@@Base+0x13dc>
  4051d4:	add	x0, x0, #0x55d
  4051d8:	mov	x1, xzr
  4051dc:	bl	411f80 <error@@Base>
  4051e0:	mov	w0, #0x1                   	// #1
  4051e4:	bl	402190 <setlocale@plt+0x4d0>
  4051e8:	mov	w0, wzr
  4051ec:	ldp	x20, x19, [sp, #32]
  4051f0:	ldr	x21, [sp, #16]
  4051f4:	ldp	x29, x30, [sp], #48
  4051f8:	ret
  4051fc:	ldur	x0, [x21, #-8]
  405200:	bl	405218 <clear@@Base+0x20f8>
  405204:	ldur	x8, [x21, #-16]
  405208:	mov	w0, #0x1                   	// #1
  40520c:	cbz	x8, 4051ec <clear@@Base+0x20cc>
  405210:	str	w0, [x8]
  405214:	b	4051ec <clear@@Base+0x20cc>
  405218:	stp	x29, x30, [sp, #-96]!
  40521c:	stp	x26, x25, [sp, #32]
  405220:	stp	x24, x23, [sp, #48]
  405224:	stp	x22, x21, [sp, #64]
  405228:	stp	x20, x19, [sp, #80]
  40522c:	ldrb	w8, [x0]
  405230:	adrp	x24, 42f000 <winch@@Base+0x1a3dc>
  405234:	adrp	x25, 42f000 <winch@@Base+0x1a3dc>
  405238:	add	x24, x24, #0xdf0
  40523c:	add	x25, x25, #0xef0
  405240:	str	x27, [sp, #16]
  405244:	mov	x29, sp
  405248:	cbz	w8, 405328 <clear@@Base+0x2208>
  40524c:	adrp	x20, 42f000 <winch@@Base+0x1a3dc>
  405250:	adrp	x22, 416000 <winch@@Base+0x13dc>
  405254:	adrp	x23, 416000 <winch@@Base+0x13dc>
  405258:	mov	x21, x0
  40525c:	mov	w19, wzr
  405260:	add	x20, x20, #0xdf0
  405264:	mov	w26, #0xa                   	// #10
  405268:	add	x22, x22, #0x582
  40526c:	add	x23, x23, #0x572
  405270:	mov	w27, wzr
  405274:	add	x21, x21, #0x1
  405278:	and	w9, w8, #0xff
  40527c:	sub	w10, w9, #0x30
  405280:	cmp	w10, #0xa
  405284:	b.cs	4052a0 <clear@@Base+0x2180>  // b.hs, b.nlast
  405288:	mul	w9, w27, w26
  40528c:	add	w9, w9, w8, uxtb
  405290:	ldrb	w8, [x21], #1
  405294:	sub	w27, w9, #0x30
  405298:	cbnz	w8, 405278 <clear@@Base+0x2158>
  40529c:	b	405330 <clear@@Base+0x2210>
  4052a0:	cmp	w9, #0x2e
  4052a4:	b.eq	4052c0 <clear@@Base+0x21a0>  // b.none
  4052a8:	cmp	w9, #0x62
  4052ac:	b.eq	4052c8 <clear@@Base+0x21a8>  // b.none
  4052b0:	cmp	w9, #0x63
  4052b4:	b.ne	4052d0 <clear@@Base+0x21b0>  // b.any
  4052b8:	mov	w19, #0x2                   	// #2
  4052bc:	b	4052e4 <clear@@Base+0x21c4>
  4052c0:	mov	w19, wzr
  4052c4:	b	4052e4 <clear@@Base+0x21c4>
  4052c8:	mov	w19, #0x3                   	// #3
  4052cc:	b	4052e4 <clear@@Base+0x21c4>
  4052d0:	mov	x0, x23
  4052d4:	mov	x1, xzr
  4052d8:	bl	411f80 <error@@Base>
  4052dc:	mov	w0, #0x1                   	// #1
  4052e0:	bl	402190 <setlocale@plt+0x4d0>
  4052e4:	add	w27, w27, #0x1
  4052e8:	b	4052fc <clear@@Base+0x21dc>
  4052ec:	sub	w27, w27, #0x1
  4052f0:	cmp	w27, #0x1
  4052f4:	strb	w19, [x20], #1
  4052f8:	b.le	40531c <clear@@Base+0x21fc>
  4052fc:	cmp	x20, x25
  405300:	b.cc	4052ec <clear@@Base+0x21cc>  // b.lo, b.ul, b.last
  405304:	mov	x0, x22
  405308:	mov	x1, xzr
  40530c:	bl	411f80 <error@@Base>
  405310:	mov	w0, #0x1                   	// #1
  405314:	bl	402190 <setlocale@plt+0x4d0>
  405318:	b	4052ec <clear@@Base+0x21cc>
  40531c:	ldrb	w8, [x21]
  405320:	cbnz	w8, 405270 <clear@@Base+0x2150>
  405324:	b	405330 <clear@@Base+0x2210>
  405328:	mov	w19, wzr
  40532c:	mov	x20, x24
  405330:	cmp	x20, x25
  405334:	b.cs	40534c <clear@@Base+0x222c>  // b.hs, b.nlast
  405338:	sub	x8, x24, x20
  40533c:	add	x2, x8, #0x100
  405340:	mov	x0, x20
  405344:	mov	w1, w19
  405348:	bl	401a30 <memset@plt>
  40534c:	ldp	x20, x19, [sp, #80]
  405350:	ldp	x22, x21, [sp, #64]
  405354:	ldp	x24, x23, [sp, #48]
  405358:	ldp	x26, x25, [sp, #32]
  40535c:	ldr	x27, [sp, #16]
  405360:	ldp	x29, x30, [sp], #96
  405364:	ret
  405368:	stp	x29, x30, [sp, #-16]!
  40536c:	mov	x29, sp
  405370:	bl	401b10 <__ctype_b_loc@plt>
  405374:	adrp	x9, 42f000 <winch@@Base+0x1a3dc>
  405378:	mov	x8, xzr
  40537c:	add	x9, x9, #0xdf0
  405380:	mov	w10, #0x3                   	// #3
  405384:	mov	w11, #0x2                   	// #2
  405388:	b	40539c <clear@@Base+0x227c>
  40538c:	strb	wzr, [x9, x8]
  405390:	add	x8, x8, #0x1
  405394:	cmp	x8, #0x100
  405398:	b.eq	4053bc <clear@@Base+0x229c>  // b.none
  40539c:	ldr	x12, [x0]
  4053a0:	ldrh	w12, [x12, x8, lsl #1]
  4053a4:	tbnz	w12, #14, 40538c <clear@@Base+0x226c>
  4053a8:	tbnz	w12, #1, 4053b4 <clear@@Base+0x2294>
  4053ac:	strb	w10, [x9, x8]
  4053b0:	b	405390 <clear@@Base+0x2270>
  4053b4:	strb	w11, [x9, x8]
  4053b8:	b	405390 <clear@@Base+0x2270>
  4053bc:	ldp	x29, x30, [sp], #16
  4053c0:	ret
  4053c4:	adrp	x9, 42f000 <winch@@Base+0x1a3dc>
  4053c8:	adrp	x8, 430000 <PC+0x7d0>
  4053cc:	add	x9, x9, #0xf30
  4053d0:	str	x9, [x8, #1840]
  4053d4:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  4053d8:	adrp	x9, 430000 <PC+0x7d0>
  4053dc:	strb	wzr, [x8, #3888]
  4053e0:	adrp	x8, 430000 <PC+0x7d0>
  4053e4:	str	wzr, [x9, #1848]
  4053e8:	adrp	x9, 430000 <PC+0x7d0>
  4053ec:	str	wzr, [x8, #1852]
  4053f0:	adrp	x8, 430000 <PC+0x7d0>
  4053f4:	strb	wzr, [x9, #1856]
  4053f8:	adrp	x9, 42e000 <winch@@Base+0x193dc>
  4053fc:	str	wzr, [x8, #1860]
  405400:	mov	w8, #0xffffffff            	// #-1
  405404:	str	w8, [x9, #1264]
  405408:	ret
  40540c:	adrp	x8, 430000 <PC+0x7d0>
  405410:	adrp	x9, 430000 <PC+0x7d0>
  405414:	adrp	x10, 430000 <PC+0x7d0>
  405418:	adrp	x11, 42e000 <winch@@Base+0x193dc>
  40541c:	mov	w12, #0xffffffff            	// #-1
  405420:	str	wzr, [x8, #1864]
  405424:	str	wzr, [x9, #1848]
  405428:	str	wzr, [x10, #1860]
  40542c:	str	w12, [x11, #1264]
  405430:	ret
  405434:	sub	sp, sp, #0x60
  405438:	stp	x29, x30, [sp, #16]
  40543c:	stp	x26, x25, [sp, #32]
  405440:	stp	x24, x23, [sp, #48]
  405444:	stp	x22, x21, [sp, #64]
  405448:	stp	x20, x19, [sp, #80]
  40544c:	add	x29, sp, #0x10
  405450:	mov	x19, x0
  405454:	bl	401830 <strlen@plt>
  405458:	ldrb	w8, [x19]
  40545c:	cbz	w8, 40551c <clear@@Base+0x23fc>
  405460:	mov	x21, xzr
  405464:	add	x20, x19, x0
  405468:	mov	w23, #0x1                   	// #1
  40546c:	adrp	x24, 42f000 <winch@@Base+0x1a3dc>
  405470:	adrp	x25, 430000 <PC+0x7d0>
  405474:	adrp	x26, 430000 <PC+0x7d0>
  405478:	b	4054a0 <clear@@Base+0x2380>
  40547c:	mov	w8, wzr
  405480:	ldr	w9, [x25, #1848]
  405484:	ldr	w10, [x26, #1864]
  405488:	add	w9, w9, w8
  40548c:	add	w8, w10, w8
  405490:	str	w9, [x25, #1848]
  405494:	str	w8, [x26, #1864]
  405498:	ldrb	w8, [x19]
  40549c:	cbz	w8, 40551c <clear@@Base+0x23fc>
  4054a0:	add	x0, sp, #0x8
  4054a4:	mov	w1, #0x1                   	// #1
  4054a8:	mov	x2, x20
  4054ac:	mov	x22, x21
  4054b0:	str	x19, [sp, #8]
  4054b4:	bl	404f40 <clear@@Base+0x1e20>
  4054b8:	ldr	x8, [sp, #8]
  4054bc:	mov	x21, x0
  4054c0:	cmp	x19, x8
  4054c4:	b.cs	4054dc <clear@@Base+0x23bc>  // b.hs, b.nlast
  4054c8:	ldrb	w0, [x19], #1
  4054cc:	bl	411c2c <clear@@Base+0xeb0c>
  4054d0:	ldr	x8, [sp, #8]
  4054d4:	cmp	x19, x8
  4054d8:	b.cc	4054c8 <clear@@Base+0x23a8>  // b.lo, b.ul, b.last
  4054dc:	ldr	w8, [x24, #3544]
  4054e0:	cbz	w8, 405514 <clear@@Base+0x23f4>
  4054e4:	mov	x0, x21
  4054e8:	bl	405004 <clear@@Base+0x1ee4>
  4054ec:	cbnz	w0, 40547c <clear@@Base+0x235c>
  4054f0:	mov	x0, x22
  4054f4:	mov	x1, x21
  4054f8:	bl	405108 <clear@@Base+0x1fe8>
  4054fc:	cbnz	w0, 40547c <clear@@Base+0x235c>
  405500:	mov	x0, x21
  405504:	bl	4050ec <clear@@Base+0x1fcc>
  405508:	cmp	w0, #0x0
  40550c:	cinc	w8, w23, ne  // ne = any
  405510:	b	405480 <clear@@Base+0x2360>
  405514:	mov	w8, #0x1                   	// #1
  405518:	b	405480 <clear@@Base+0x2360>
  40551c:	ldp	x20, x19, [sp, #80]
  405520:	ldp	x22, x21, [sp, #64]
  405524:	ldp	x24, x23, [sp, #48]
  405528:	ldp	x26, x25, [sp, #32]
  40552c:	ldp	x29, x30, [sp, #16]
  405530:	add	sp, sp, #0x60
  405534:	ret
  405538:	sub	sp, sp, #0x30
  40553c:	stp	x20, x19, [sp, #32]
  405540:	adrp	x20, 42f000 <winch@@Base+0x1a3dc>
  405544:	add	x20, x20, #0xf30
  405548:	mov	x0, x20
  40554c:	stp	x29, x30, [sp, #16]
  405550:	add	x29, sp, #0x10
  405554:	str	x20, [sp, #8]
  405558:	bl	401830 <strlen@plt>
  40555c:	ldrb	w8, [x20]
  405560:	cbz	w8, 405590 <clear@@Base+0x2470>
  405564:	mov	w19, wzr
  405568:	add	x20, x20, x0
  40556c:	add	x0, sp, #0x8
  405570:	mov	w1, #0x1                   	// #1
  405574:	mov	x2, x20
  405578:	bl	404f40 <clear@@Base+0x1e20>
  40557c:	ldr	x8, [sp, #8]
  405580:	add	w19, w19, #0x1
  405584:	ldrb	w8, [x8]
  405588:	cbnz	w8, 40556c <clear@@Base+0x244c>
  40558c:	b	405594 <clear@@Base+0x2474>
  405590:	mov	w19, wzr
  405594:	mov	w0, w19
  405598:	ldp	x20, x19, [sp, #32]
  40559c:	ldp	x29, x30, [sp, #16]
  4055a0:	add	sp, sp, #0x30
  4055a4:	ret
  4055a8:	adrp	x8, 430000 <PC+0x7d0>
  4055ac:	adrp	x9, 430000 <PC+0x7d0>
  4055b0:	str	x0, [x8, #1872]
  4055b4:	str	w1, [x9, #1880]
  4055b8:	cbz	x0, 4055c0 <clear@@Base+0x24a0>
  4055bc:	str	x0, [x0, #16]
  4055c0:	ret
  4055c4:	stp	x29, x30, [sp, #-64]!
  4055c8:	stp	x24, x23, [sp, #16]
  4055cc:	stp	x22, x21, [sp, #32]
  4055d0:	stp	x20, x19, [sp, #48]
  4055d4:	ldrb	w8, [x1]
  4055d8:	mov	x29, sp
  4055dc:	cbz	w8, 405658 <clear@@Base+0x2538>
  4055e0:	adrp	x8, 434000 <PC+0x47d0>
  4055e4:	ldr	w8, [x8, #584]
  4055e8:	mov	w20, w2
  4055ec:	mov	x21, x1
  4055f0:	mov	x19, x0
  4055f4:	cbz	w8, 405608 <clear@@Base+0x24e8>
  4055f8:	ldr	x22, [x19]
  4055fc:	mov	x23, x22
  405600:	ldr	x0, [x23, #24]!
  405604:	cbnz	x0, 40567c <clear@@Base+0x255c>
  405608:	ldr	x22, [x19, #8]
  40560c:	cmp	x22, x19
  405610:	b.eq	405624 <clear@@Base+0x2504>  // b.none
  405614:	ldr	x0, [x22, #24]
  405618:	mov	x1, x21
  40561c:	bl	401b00 <strcmp@plt>
  405620:	cbz	w0, 405650 <clear@@Base+0x2530>
  405624:	mov	w0, #0x1                   	// #1
  405628:	mov	w1, #0x28                  	// #40
  40562c:	bl	402208 <setlocale@plt+0x548>
  405630:	mov	x22, x0
  405634:	mov	x0, x21
  405638:	bl	40215c <setlocale@plt+0x49c>
  40563c:	str	x0, [x22, #24]
  405640:	mov	x0, x19
  405644:	mov	x1, x22
  405648:	str	w20, [x22, #32]
  40564c:	bl	4056bc <clear@@Base+0x259c>
  405650:	ldr	x8, [x22]
  405654:	str	x8, [x19, #16]
  405658:	ldp	x20, x19, [sp, #48]
  40565c:	ldp	x22, x21, [sp, #32]
  405660:	ldp	x24, x23, [sp, #16]
  405664:	ldp	x29, x30, [sp], #64
  405668:	ret
  40566c:	mov	x23, x24
  405670:	ldr	x0, [x23, #24]!
  405674:	mov	x22, x24
  405678:	cbz	x0, 405608 <clear@@Base+0x24e8>
  40567c:	ldr	x24, [x22]
  405680:	mov	x1, x21
  405684:	bl	401b00 <strcmp@plt>
  405688:	cbnz	w0, 40566c <clear@@Base+0x254c>
  40568c:	mov	x0, x22
  405690:	bl	4056a8 <clear@@Base+0x2588>
  405694:	ldr	x0, [x23]
  405698:	bl	401b20 <free@plt>
  40569c:	mov	x0, x22
  4056a0:	bl	401b20 <free@plt>
  4056a4:	b	40566c <clear@@Base+0x254c>
  4056a8:	ldp	x8, x9, [x0]
  4056ac:	str	x8, [x9]
  4056b0:	ldp	x9, x8, [x0]
  4056b4:	str	x8, [x9, #8]
  4056b8:	ret
  4056bc:	str	x0, [x1]
  4056c0:	ldr	x8, [x0, #8]
  4056c4:	str	x8, [x1, #8]
  4056c8:	ldr	x8, [x0, #8]
  4056cc:	str	x1, [x8]
  4056d0:	str	x1, [x0, #8]
  4056d4:	ret
  4056d8:	stp	x29, x30, [sp, #-32]!
  4056dc:	stp	x20, x19, [sp, #16]
  4056e0:	adrp	x19, 430000 <PC+0x7d0>
  4056e4:	ldr	x0, [x19, #1872]
  4056e8:	mov	x29, sp
  4056ec:	cbz	x0, 40571c <clear@@Base+0x25fc>
  4056f0:	adrp	x8, 42e000 <winch@@Base+0x193dc>
  4056f4:	ldr	x8, [x8, #1208]
  4056f8:	cmp	x0, x8
  4056fc:	b.eq	40571c <clear@@Base+0x25fc>  // b.none
  405700:	adrp	x1, 42f000 <winch@@Base+0x1a3dc>
  405704:	add	x1, x1, #0xf30
  405708:	mov	w2, #0x1                   	// #1
  40570c:	mov	w20, #0x1                   	// #1
  405710:	bl	4055c4 <clear@@Base+0x24a4>
  405714:	ldr	x8, [x19, #1872]
  405718:	str	w20, [x8, #32]
  40571c:	ldp	x20, x19, [sp, #16]
  405720:	ldp	x29, x30, [sp], #32
  405724:	ret
  405728:	stp	x29, x30, [sp, #-48]!
  40572c:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  405730:	ldr	w8, [x8, #3544]
  405734:	stp	x20, x19, [sp, #32]
  405738:	mov	w19, w0
  40573c:	str	x21, [sp, #16]
  405740:	mov	x29, sp
  405744:	cbz	w8, 40578c <clear@@Base+0x266c>
  405748:	adrp	x21, 430000 <PC+0x7d0>
  40574c:	ldr	w8, [x21, #1860]
  405750:	cbz	w8, 4057a4 <clear@@Base+0x2684>
  405754:	and	w9, w19, #0xc0
  405758:	cmp	w9, #0x80
  40575c:	b.ne	40579c <clear@@Base+0x267c>  // b.any
  405760:	adrp	x9, 430000 <PC+0x7d0>
  405764:	ldrsw	x10, [x9, #1892]
  405768:	adrp	x11, 430000 <PC+0x7d0>
  40576c:	add	x11, x11, #0x75c
  405770:	add	w1, w10, #0x1
  405774:	cmp	w1, w8
  405778:	str	w1, [x9, #1892]
  40577c:	strb	w19, [x11, x10]
  405780:	b.ge	4057f4 <clear@@Base+0x26d4>  // b.tcont
  405784:	mov	w0, wzr
  405788:	b	405864 <clear@@Base+0x2744>
  40578c:	adrp	x8, 430000 <PC+0x7d0>
  405790:	strb	w19, [x8, #1884]
  405794:	mov	w20, #0x1                   	// #1
  405798:	b	40580c <clear@@Base+0x26ec>
  40579c:	str	wzr, [x21, #1860]
  4057a0:	bl	4030d8 <setlocale@plt+0x1418>
  4057a4:	adrp	x9, 430000 <PC+0x7d0>
  4057a8:	mov	w8, #0x1                   	// #1
  4057ac:	adrp	x10, 430000 <PC+0x7d0>
  4057b0:	str	w8, [x9, #1892]
  4057b4:	strb	w19, [x10, #1884]
  4057b8:	tbnz	w19, #7, 4057c4 <clear@@Base+0x26a4>
  4057bc:	str	w8, [x21, #1860]
  4057c0:	b	405804 <clear@@Base+0x26e4>
  4057c4:	mvn	w8, w19
  4057c8:	tst	w8, #0xc0
  4057cc:	b.ne	40585c <clear@@Base+0x273c>  // b.any
  4057d0:	and	w8, w19, #0xfe
  4057d4:	cmp	w8, #0xfe
  4057d8:	b.eq	40585c <clear@@Base+0x273c>  // b.none
  4057dc:	mov	w0, w19
  4057e0:	bl	404ca0 <clear@@Base+0x1b80>
  4057e4:	mov	w8, w0
  4057e8:	mov	w0, wzr
  4057ec:	str	w8, [x21, #1860]
  4057f0:	b	405864 <clear@@Base+0x2744>
  4057f4:	adrp	x0, 430000 <PC+0x7d0>
  4057f8:	add	x0, x0, #0x75c
  4057fc:	bl	404d14 <clear@@Base+0x1bf4>
  405800:	cbz	w0, 405858 <clear@@Base+0x2738>
  405804:	ldr	w20, [x21, #1860]
  405808:	str	wzr, [x21, #1860]
  40580c:	adrp	x8, 430000 <PC+0x7d0>
  405810:	ldrb	w9, [x8, #1856]
  405814:	cmp	w9, #0x1
  405818:	b.ne	405834 <clear@@Base+0x2714>  // b.any
  40581c:	strb	wzr, [x8, #1856]
  405820:	adrp	x0, 430000 <PC+0x7d0>
  405824:	add	x0, x0, #0x75c
  405828:	mov	w1, w20
  40582c:	bl	405874 <clear@@Base+0x2754>
  405830:	b	405864 <clear@@Base+0x2744>
  405834:	bl	407214 <clear@@Base+0x40f4>
  405838:	cmp	w20, #0x1
  40583c:	b.ne	405820 <clear@@Base+0x2700>  // b.any
  405840:	cbz	w0, 405820 <clear@@Base+0x2700>
  405844:	mov	w0, w19
  405848:	bl	405928 <clear@@Base+0x2808>
  40584c:	cmp	w0, #0x2
  405850:	b.cs	405820 <clear@@Base+0x2700>  // b.hs, b.nlast
  405854:	b	405864 <clear@@Base+0x2744>
  405858:	str	wzr, [x21, #1860]
  40585c:	bl	4030d8 <setlocale@plt+0x1418>
  405860:	mov	w0, #0x2                   	// #2
  405864:	ldp	x20, x19, [sp, #32]
  405868:	ldr	x21, [sp, #16]
  40586c:	ldp	x29, x30, [sp], #48
  405870:	ret
  405874:	stp	x29, x30, [sp, #-48]!
  405878:	stp	x20, x19, [sp, #32]
  40587c:	adrp	x20, 42f000 <winch@@Base+0x1a3dc>
  405880:	add	x20, x20, #0xf30
  405884:	mov	x19, x0
  405888:	mov	x0, x20
  40588c:	str	x21, [sp, #16]
  405890:	mov	x29, sp
  405894:	mov	w21, w1
  405898:	bl	401830 <strlen@plt>
  40589c:	sxtw	x8, w21
  4058a0:	add	x9, x0, x8
  4058a4:	cmp	x9, #0x7ff
  4058a8:	b.cc	4058b8 <clear@@Base+0x2798>  // b.lo, b.ul, b.last
  4058ac:	bl	4030d8 <setlocale@plt+0x1418>
  4058b0:	mov	w0, #0x2                   	// #2
  4058b4:	b	405918 <clear@@Base+0x27f8>
  4058b8:	adrp	x9, 430000 <PC+0x7d0>
  4058bc:	ldr	x10, [x9, #1840]
  4058c0:	add	x11, x20, x0
  4058c4:	cmp	x11, x10
  4058c8:	b.cc	4058f0 <clear@@Base+0x27d0>  // b.lo, b.ul, b.last
  4058cc:	ldrb	w12, [x11]
  4058d0:	ldr	x10, [x9, #1840]
  4058d4:	strb	w12, [x11, x8]
  4058d8:	sub	x11, x11, #0x1
  4058dc:	cmp	x11, x10
  4058e0:	b.cs	4058cc <clear@@Base+0x27ac>  // b.hs, b.nlast
  4058e4:	b	4058f0 <clear@@Base+0x27d0>
  4058e8:	ldrb	w11, [x19], #1
  4058ec:	strb	w11, [x10], #1
  4058f0:	ldr	x0, [x9, #1840]
  4058f4:	add	x11, x0, x8
  4058f8:	cmp	x10, x11
  4058fc:	b.cc	4058e8 <clear@@Base+0x27c8>  // b.lo, b.ul, b.last
  405900:	adrp	x8, 42e000 <winch@@Base+0x193dc>
  405904:	mov	w9, #0xffffffff            	// #-1
  405908:	str	w9, [x8, #1264]
  40590c:	bl	406090 <clear@@Base+0x2f70>
  405910:	bl	406184 <clear@@Base+0x3064>
  405914:	mov	w0, wzr
  405918:	ldp	x20, x19, [sp, #32]
  40591c:	ldr	x21, [sp, #16]
  405920:	ldp	x29, x30, [sp], #48
  405924:	ret
  405928:	stp	x29, x30, [sp, #-32]!
  40592c:	adrp	x8, 430000 <PC+0x7d0>
  405930:	ldr	x8, [x8, #1872]
  405934:	adrp	x9, 42e000 <winch@@Base+0x193dc>
  405938:	ldr	x9, [x9, #1160]
  40593c:	mov	w10, #0x4                   	// #4
  405940:	cmp	x8, #0x0
  405944:	cset	w11, eq  // eq = none
  405948:	lsl	w12, w11, #1
  40594c:	bfi	w10, w11, #1, #1
  405950:	cmp	x8, x9
  405954:	csel	w1, w10, w12, eq  // eq = none
  405958:	stp	x20, x19, [sp, #16]
  40595c:	mov	x29, sp
  405960:	bl	409764 <clear@@Base+0x6644>
  405964:	sub	w9, w0, #0x1
  405968:	cmp	w9, #0x64
  40596c:	b.hi	405b18 <clear@@Base+0x29f8>  // b.pmore
  405970:	adrp	x10, 416000 <winch@@Base+0x13dc>
  405974:	add	x10, x10, #0x59a
  405978:	adr	x11, 405990 <clear@@Base+0x2870>
  40597c:	ldrb	w12, [x10, x9]
  405980:	add	x11, x11, x12, lsl #2
  405984:	mov	w8, w0
  405988:	mov	w0, wzr
  40598c:	br	x11
  405990:	mov	w0, w8
  405994:	bl	406a54 <clear@@Base+0x3934>
  405998:	b	405b7c <clear@@Base+0x2a5c>
  40599c:	adrp	x9, 430000 <PC+0x7d0>
  4059a0:	mov	w0, w8
  4059a4:	strb	wzr, [x9, #1896]
  4059a8:	bl	406964 <clear@@Base+0x3844>
  4059ac:	b	405b7c <clear@@Base+0x2a5c>
  4059b0:	adrp	x8, 430000 <PC+0x7d0>
  4059b4:	strb	wzr, [x8, #1896]
  4059b8:	bl	406768 <clear@@Base+0x3648>
  4059bc:	b	405b80 <clear@@Base+0x2a60>
  4059c0:	adrp	x8, 430000 <PC+0x7d0>
  4059c4:	strb	wzr, [x8, #1896]
  4059c8:	bl	406800 <clear@@Base+0x36e0>
  4059cc:	b	405b80 <clear@@Base+0x2a60>
  4059d0:	adrp	x8, 430000 <PC+0x7d0>
  4059d4:	strb	wzr, [x8, #1896]
  4059d8:	bl	406184 <clear@@Base+0x3064>
  4059dc:	b	405b7c <clear@@Base+0x2a5c>
  4059e0:	adrp	x8, 430000 <PC+0x7d0>
  4059e4:	strb	wzr, [x8, #1896]
  4059e8:	bl	4063b0 <clear@@Base+0x3290>
  4059ec:	b	405b7c <clear@@Base+0x2a5c>
  4059f0:	adrp	x19, 430000 <PC+0x7d0>
  4059f4:	ldr	x8, [x19, #1840]
  4059f8:	adrp	x20, 42f000 <winch@@Base+0x1a3dc>
  4059fc:	add	x20, x20, #0xf30
  405a00:	adrp	x9, 430000 <PC+0x7d0>
  405a04:	cmp	x8, x20
  405a08:	strb	wzr, [x9, #1896]
  405a0c:	b.ls	405a2c <clear@@Base+0x290c>  // b.plast
  405a10:	ldurb	w8, [x8, #-1]
  405a14:	cmp	w8, #0x20
  405a18:	b.ne	405a2c <clear@@Base+0x290c>  // b.any
  405a1c:	bl	4063b0 <clear@@Base+0x3290>
  405a20:	ldr	x8, [x19, #1840]
  405a24:	cmp	x8, x20
  405a28:	b.hi	405a10 <clear@@Base+0x28f0>  // b.pmore
  405a2c:	ldr	x8, [x19, #1840]
  405a30:	cmp	x8, x20
  405a34:	b.ls	405b7c <clear@@Base+0x2a5c>  // b.plast
  405a38:	ldurb	w8, [x8, #-1]
  405a3c:	cmp	w8, #0x20
  405a40:	b.eq	405b7c <clear@@Base+0x2a5c>  // b.none
  405a44:	bl	4063b0 <clear@@Base+0x3290>
  405a48:	ldr	x8, [x19, #1840]
  405a4c:	mov	w0, wzr
  405a50:	cmp	x8, x20
  405a54:	b.hi	405a38 <clear@@Base+0x2918>  // b.pmore
  405a58:	b	405b80 <clear@@Base+0x2a60>
  405a5c:	adrp	x8, 430000 <PC+0x7d0>
  405a60:	adrp	x19, 430000 <PC+0x7d0>
  405a64:	strb	wzr, [x8, #1896]
  405a68:	ldr	x8, [x19, #1840]
  405a6c:	ldrb	w8, [x8]
  405a70:	orr	w8, w8, #0x20
  405a74:	cmp	w8, #0x20
  405a78:	b.eq	405b50 <clear@@Base+0x2a30>  // b.none
  405a7c:	bl	406184 <clear@@Base+0x3064>
  405a80:	b	405a68 <clear@@Base+0x2948>
  405a84:	adrp	x8, 430000 <PC+0x7d0>
  405a88:	mov	w0, wzr
  405a8c:	strb	wzr, [x8, #1896]
  405a90:	b	405b80 <clear@@Base+0x2a60>
  405a94:	adrp	x8, 430000 <PC+0x7d0>
  405a98:	strb	wzr, [x8, #1896]
  405a9c:	bl	4068dc <clear@@Base+0x37bc>
  405aa0:	b	405b7c <clear@@Base+0x2a5c>
  405aa4:	adrp	x8, 430000 <PC+0x7d0>
  405aa8:	adrp	x9, 430000 <PC+0x7d0>
  405aac:	strb	wzr, [x8, #1896]
  405ab0:	str	wzr, [x9, #1852]
  405ab4:	bl	4065a8 <clear@@Base+0x3488>
  405ab8:	adrp	x8, 430000 <PC+0x7d0>
  405abc:	ldr	x0, [x8, #1840]
  405ac0:	bl	406090 <clear@@Base+0x2f70>
  405ac4:	b	405b7c <clear@@Base+0x2a5c>
  405ac8:	adrp	x19, 430000 <PC+0x7d0>
  405acc:	ldr	x8, [x19, #1840]
  405ad0:	adrp	x9, 430000 <PC+0x7d0>
  405ad4:	strb	wzr, [x9, #1896]
  405ad8:	ldrb	w8, [x8]
  405adc:	cbz	w8, 405b7c <clear@@Base+0x2a5c>
  405ae0:	bl	406184 <clear@@Base+0x3064>
  405ae4:	ldr	x8, [x19, #1840]
  405ae8:	mov	w0, wzr
  405aec:	ldrb	w8, [x8]
  405af0:	cbnz	w8, 405ae0 <clear@@Base+0x29c0>
  405af4:	b	405b80 <clear@@Base+0x2a60>
  405af8:	adrp	x8, 430000 <PC+0x7d0>
  405afc:	strb	wzr, [x8, #1896]
  405b00:	bl	406860 <clear@@Base+0x3740>
  405b04:	b	405b7c <clear@@Base+0x2a5c>
  405b08:	adrp	x8, 430000 <PC+0x7d0>
  405b0c:	strb	wzr, [x8, #1896]
  405b10:	bl	406904 <clear@@Base+0x37e4>
  405b14:	b	405b7c <clear@@Base+0x2a5c>
  405b18:	adrp	x8, 430000 <PC+0x7d0>
  405b1c:	mov	w0, #0x3                   	// #3
  405b20:	strb	wzr, [x8, #1896]
  405b24:	b	405b80 <clear@@Base+0x2a60>
  405b28:	adrp	x8, 430000 <PC+0x7d0>
  405b2c:	mov	w9, #0x1                   	// #1
  405b30:	mov	w0, wzr
  405b34:	strb	w9, [x8, #1856]
  405b38:	b	405b80 <clear@@Base+0x2a60>
  405b3c:	adrp	x8, 430000 <PC+0x7d0>
  405b40:	strb	wzr, [x8, #1896]
  405b44:	bl	406800 <clear@@Base+0x36e0>
  405b48:	mov	w0, #0x1                   	// #1
  405b4c:	b	405b80 <clear@@Base+0x2a60>
  405b50:	ldr	x8, [x19, #1840]
  405b54:	ldrb	w8, [x8]
  405b58:	cmp	w8, #0x20
  405b5c:	b.ne	405b7c <clear@@Base+0x2a5c>  // b.any
  405b60:	bl	406184 <clear@@Base+0x3064>
  405b64:	ldr	x8, [x19, #1840]
  405b68:	mov	w0, wzr
  405b6c:	ldrb	w8, [x8]
  405b70:	cmp	w8, #0x20
  405b74:	b.eq	405b60 <clear@@Base+0x2a40>  // b.none
  405b78:	b	405b80 <clear@@Base+0x2a60>
  405b7c:	mov	w0, wzr
  405b80:	ldp	x20, x19, [sp, #16]
  405b84:	ldp	x29, x30, [sp], #32
  405b88:	ret
  405b8c:	sub	sp, sp, #0x30
  405b90:	adrp	x9, 42f000 <winch@@Base+0x1a3dc>
  405b94:	add	x9, x9, #0xf30
  405b98:	ldrb	w8, [x9]
  405b9c:	stp	x20, x19, [sp, #32]
  405ba0:	mov	x19, x0
  405ba4:	mov	x20, xzr
  405ba8:	sub	w10, w8, #0x30
  405bac:	cmp	w10, #0x9
  405bb0:	stp	x29, x30, [sp, #16]
  405bb4:	add	x29, sp, #0x10
  405bb8:	str	x9, [sp, #8]
  405bbc:	b.hi	405bf0 <clear@@Base+0x2ad0>  // b.pmore
  405bc0:	adrp	x9, 42f000 <winch@@Base+0x1a3dc>
  405bc4:	add	x9, x9, #0xf31
  405bc8:	mov	w10, #0xa                   	// #10
  405bcc:	mul	x11, x20, x10
  405bd0:	str	x9, [sp, #8]
  405bd4:	add	x11, x11, w8, uxtb
  405bd8:	ldrb	w8, [x9], #1
  405bdc:	sub	x20, x11, #0x30
  405be0:	sub	w12, w8, #0x30
  405be4:	cmp	w12, #0xa
  405be8:	b.cc	405bcc <clear@@Base+0x2aac>  // b.lo, b.ul, b.last
  405bec:	sub	x9, x9, #0x1
  405bf0:	str	xzr, [x19]
  405bf4:	ldrb	w8, [x9], #1
  405bf8:	cmp	w8, #0x2e
  405bfc:	str	x9, [sp, #8]
  405c00:	b.ne	405c18 <clear@@Base+0x2af8>  // b.any
  405c04:	add	x0, sp, #0x8
  405c08:	add	x2, sp, #0x4
  405c0c:	mov	x1, xzr
  405c10:	bl	41148c <clear@@Base+0xe36c>
  405c14:	str	x0, [x19]
  405c18:	mov	x0, x20
  405c1c:	ldp	x20, x19, [sp, #32]
  405c20:	ldp	x29, x30, [sp, #16]
  405c24:	add	sp, sp, #0x30
  405c28:	ret
  405c2c:	adrp	x0, 42f000 <winch@@Base+0x1a3dc>
  405c30:	add	x0, x0, #0xf30
  405c34:	ret
  405c38:	adrp	x8, 430000 <PC+0x7d0>
  405c3c:	ldr	x8, [x8, #1872]
  405c40:	cbz	x8, 405c54 <clear@@Base+0x2b34>
  405c44:	ldr	x8, [x8, #16]
  405c48:	ldr	x8, [x8, #8]
  405c4c:	ldr	x0, [x8, #24]
  405c50:	ret
  405c54:	mov	x0, xzr
  405c58:	ret
  405c5c:	stp	x29, x30, [sp, #-16]!
  405c60:	adrp	x0, 405000 <clear@@Base+0x1ee0>
  405c64:	add	x0, x0, #0xcb8
  405c68:	mov	x1, xzr
  405c6c:	mov	w2, wzr
  405c70:	mov	w3, wzr
  405c74:	mov	x29, sp
  405c78:	bl	405c84 <clear@@Base+0x2b64>
  405c7c:	ldp	x29, x30, [sp], #16
  405c80:	ret
  405c84:	stp	x29, x30, [sp, #-32]!
  405c88:	stp	x20, x19, [sp, #16]
  405c8c:	mov	x29, sp
  405c90:	mov	x19, x1
  405c94:	mov	x20, x0
  405c98:	bl	406f18 <clear@@Base+0x3df8>
  405c9c:	mov	x0, x19
  405ca0:	mov	x1, xzr
  405ca4:	mov	x2, xzr
  405ca8:	blr	x20
  405cac:	ldp	x20, x19, [sp, #16]
  405cb0:	ldp	x29, x30, [sp], #32
  405cb4:	ret
  405cb8:	stp	x29, x30, [sp, #-16]!
  405cbc:	mov	x29, sp
  405cc0:	cbz	x1, 405cdc <clear@@Base+0x2bbc>
  405cc4:	mov	x0, x1
  405cc8:	mov	x1, x2
  405ccc:	mov	w2, wzr
  405cd0:	bl	4055c4 <clear@@Base+0x24a4>
  405cd4:	ldp	x29, x30, [sp], #16
  405cd8:	ret
  405cdc:	cbz	x2, 405ce8 <clear@@Base+0x2bc8>
  405ce0:	mov	x0, x2
  405ce4:	bl	40fda0 <clear@@Base+0xcc80>
  405ce8:	ldp	x29, x30, [sp], #16
  405cec:	ret
  405cf0:	sub	sp, sp, #0x50
  405cf4:	stp	x29, x30, [sp, #16]
  405cf8:	str	x23, [sp, #32]
  405cfc:	stp	x22, x21, [sp, #48]
  405d00:	stp	x20, x19, [sp, #64]
  405d04:	add	x29, sp, #0x10
  405d08:	bl	405dfc <clear@@Base+0x2cdc>
  405d0c:	cbz	w0, 405de4 <clear@@Base+0x2cc4>
  405d10:	bl	405e28 <clear@@Base+0x2d08>
  405d14:	cbz	x0, 405de4 <clear@@Base+0x2cc4>
  405d18:	mov	x19, x0
  405d1c:	bl	405ef4 <clear@@Base+0x2dd4>
  405d20:	adrp	x1, 416000 <winch@@Base+0x13dc>
  405d24:	add	x1, x1, #0x161
  405d28:	mov	x20, x0
  405d2c:	bl	401990 <fopen@plt>
  405d30:	cbz	x0, 405dd4 <clear@@Base+0x2cb4>
  405d34:	mov	x21, x0
  405d38:	bl	405f50 <clear@@Base+0x2e30>
  405d3c:	adrp	x0, 416000 <winch@@Base+0x13dc>
  405d40:	add	x0, x0, #0x5ff
  405d44:	bl	40944c <clear@@Base+0x632c>
  405d48:	cbz	x0, 405d50 <clear@@Base+0x2c30>
  405d4c:	bl	401960 <atoi@plt>
  405d50:	cmp	w0, #0x1
  405d54:	mov	w8, #0x64                  	// #100
  405d58:	csel	w23, w8, w0, lt  // lt = tstop
  405d5c:	adrp	x0, 42e000 <winch@@Base+0x193dc>
  405d60:	add	x0, x0, #0x460
  405d64:	bl	405fa4 <clear@@Base+0x2e84>
  405d68:	sub	w22, w0, w23
  405d6c:	adrp	x0, 42e000 <winch@@Base+0x193dc>
  405d70:	add	x0, x0, #0x4c0
  405d74:	bl	405fa4 <clear@@Base+0x2e84>
  405d78:	adrp	x1, 419000 <winch@@Base+0x43dc>
  405d7c:	adrp	x2, 416000 <winch@@Base+0x13dc>
  405d80:	sub	w23, w0, w23
  405d84:	add	x1, x1, #0xf56
  405d88:	add	x2, x2, #0x60c
  405d8c:	mov	x0, x21
  405d90:	bl	401c80 <fprintf@plt>
  405d94:	adrp	x0, 405000 <clear@@Base+0x1ee0>
  405d98:	add	x0, x0, #0xfc0
  405d9c:	mov	x1, sp
  405da0:	mov	w2, w22
  405da4:	mov	w3, w23
  405da8:	stp	xzr, x21, [sp]
  405dac:	bl	405c84 <clear@@Base+0x2b64>
  405db0:	adrp	x1, 416000 <winch@@Base+0x13dc>
  405db4:	add	x1, x1, #0x620
  405db8:	mov	x0, x21
  405dbc:	bl	40fcb8 <clear@@Base+0xcb98>
  405dc0:	mov	x0, x21
  405dc4:	bl	401940 <fclose@plt>
  405dc8:	mov	x0, x20
  405dcc:	mov	x1, x19
  405dd0:	bl	401b40 <rename@plt>
  405dd4:	mov	x0, x20
  405dd8:	bl	401b20 <free@plt>
  405ddc:	mov	x0, x19
  405de0:	bl	401b20 <free@plt>
  405de4:	ldp	x20, x19, [sp, #64]
  405de8:	ldp	x22, x21, [sp, #48]
  405dec:	ldr	x23, [sp, #32]
  405df0:	ldp	x29, x30, [sp, #16]
  405df4:	add	sp, sp, #0x50
  405df8:	ret
  405dfc:	adrp	x8, 42e000 <winch@@Base+0x193dc>
  405e00:	adrp	x9, 42e000 <winch@@Base+0x193dc>
  405e04:	ldr	w8, [x8, #1152]
  405e08:	ldr	w9, [x9, #1248]
  405e0c:	adrp	x10, 432000 <PC+0x27d0>
  405e10:	ldr	w10, [x10, #2624]
  405e14:	orr	w8, w9, w8
  405e18:	orr	w8, w8, w10
  405e1c:	cmp	w8, #0x0
  405e20:	cset	w0, ne  // ne = any
  405e24:	ret
  405e28:	stp	x29, x30, [sp, #-48]!
  405e2c:	adrp	x0, 416000 <winch@@Base+0x13dc>
  405e30:	add	x0, x0, #0x645
  405e34:	str	x21, [sp, #16]
  405e38:	stp	x20, x19, [sp, #32]
  405e3c:	mov	x29, sp
  405e40:	bl	40944c <clear@@Base+0x632c>
  405e44:	mov	x19, x0
  405e48:	bl	4094c8 <clear@@Base+0x63a8>
  405e4c:	cbz	w0, 405ea4 <clear@@Base+0x2d84>
  405e50:	adrp	x0, 416000 <winch@@Base+0x13dc>
  405e54:	add	x0, x0, #0x65c
  405e58:	bl	40944c <clear@@Base+0x632c>
  405e5c:	mov	x19, x0
  405e60:	bl	4094c8 <clear@@Base+0x63a8>
  405e64:	cbnz	w0, 405edc <clear@@Base+0x2dbc>
  405e68:	mov	x0, x19
  405e6c:	bl	401830 <strlen@plt>
  405e70:	add	w21, w0, #0xa
  405e74:	mov	w1, #0x1                   	// #1
  405e78:	mov	w0, w21
  405e7c:	bl	402208 <setlocale@plt+0x548>
  405e80:	adrp	x2, 416000 <winch@@Base+0x13dc>
  405e84:	adrp	x4, 416000 <winch@@Base+0x13dc>
  405e88:	sxtw	x1, w21
  405e8c:	add	x2, x2, #0x661
  405e90:	add	x4, x4, #0x667
  405e94:	mov	x3, x19
  405e98:	mov	x20, x0
  405e9c:	bl	401900 <snprintf@plt>
  405ea0:	b	405ee0 <clear@@Base+0x2dc0>
  405ea4:	adrp	x1, 415000 <winch@@Base+0x3dc>
  405ea8:	add	x1, x1, #0xd5e
  405eac:	mov	x0, x19
  405eb0:	bl	401b00 <strcmp@plt>
  405eb4:	cbz	w0, 405edc <clear@@Base+0x2dbc>
  405eb8:	adrp	x1, 416000 <winch@@Base+0x13dc>
  405ebc:	add	x1, x1, #0x652
  405ec0:	mov	x0, x19
  405ec4:	bl	401b00 <strcmp@plt>
  405ec8:	cbz	w0, 405edc <clear@@Base+0x2dbc>
  405ecc:	mov	x0, x19
  405ed0:	bl	40215c <setlocale@plt+0x49c>
  405ed4:	mov	x20, x0
  405ed8:	b	405ee0 <clear@@Base+0x2dc0>
  405edc:	mov	x20, xzr
  405ee0:	mov	x0, x20
  405ee4:	ldp	x20, x19, [sp, #32]
  405ee8:	ldr	x21, [sp, #16]
  405eec:	ldp	x29, x30, [sp], #48
  405ef0:	ret
  405ef4:	stp	x29, x30, [sp, #-32]!
  405ef8:	stp	x20, x19, [sp, #16]
  405efc:	mov	x29, sp
  405f00:	mov	x19, x0
  405f04:	bl	401830 <strlen@plt>
  405f08:	add	w1, w0, #0x1
  405f0c:	mov	w0, #0x1                   	// #1
  405f10:	bl	402208 <setlocale@plt+0x548>
  405f14:	mov	x1, x19
  405f18:	mov	x20, x0
  405f1c:	bl	401b50 <strcpy@plt>
  405f20:	bl	401830 <strlen@plt>
  405f24:	add	x8, x0, x20
  405f28:	ldurb	w9, [x8, #-1]
  405f2c:	mov	w10, #0x51                  	// #81
  405f30:	mov	x0, x20
  405f34:	cmp	w9, #0x51
  405f38:	mov	w9, #0x5a                  	// #90
  405f3c:	csel	w9, w9, w10, eq  // eq = none
  405f40:	sturb	w9, [x8, #-1]
  405f44:	ldp	x20, x19, [sp, #16]
  405f48:	ldp	x29, x30, [sp], #32
  405f4c:	ret
  405f50:	sub	sp, sp, #0xa0
  405f54:	stp	x29, x30, [sp, #128]
  405f58:	str	x19, [sp, #144]
  405f5c:	add	x29, sp, #0x80
  405f60:	mov	x19, x0
  405f64:	bl	401920 <fileno@plt>
  405f68:	mov	x1, sp
  405f6c:	bl	415d10 <winch@@Base+0x10ec>
  405f70:	tbnz	w0, #31, 405f94 <clear@@Base+0x2e74>
  405f74:	ldr	w8, [sp, #16]
  405f78:	and	w8, w8, #0xf000
  405f7c:	cmp	w8, #0x8, lsl #12
  405f80:	b.ne	405f94 <clear@@Base+0x2e74>  // b.any
  405f84:	mov	x0, x19
  405f88:	bl	401920 <fileno@plt>
  405f8c:	mov	w1, #0x180                 	// #384
  405f90:	bl	401a50 <fchmod@plt>
  405f94:	ldr	x19, [sp, #144]
  405f98:	ldp	x29, x30, [sp, #128]
  405f9c:	add	sp, sp, #0xa0
  405fa0:	ret
  405fa4:	mov	x8, x0
  405fa8:	mov	w0, #0xffffffff            	// #-1
  405fac:	ldr	x8, [x8]
  405fb0:	add	w0, w0, #0x1
  405fb4:	ldr	x9, [x8, #24]
  405fb8:	cbnz	x9, 405fac <clear@@Base+0x2e8c>
  405fbc:	ret
  405fc0:	stp	x29, x30, [sp, #-48]!
  405fc4:	str	x21, [sp, #16]
  405fc8:	stp	x20, x19, [sp, #32]
  405fcc:	mov	x20, x2
  405fd0:	mov	x21, x1
  405fd4:	mov	x19, x0
  405fd8:	mov	x29, sp
  405fdc:	cbz	x1, 406008 <clear@@Base+0x2ee8>
  405fe0:	ldr	x0, [x19]
  405fe4:	cmp	x0, x21
  405fe8:	b.eq	406008 <clear@@Base+0x2ee8>  // b.none
  405fec:	cbz	x0, 405ff8 <clear@@Base+0x2ed8>
  405ff0:	ldr	x1, [x19, #8]
  405ff4:	bl	407148 <clear@@Base+0x4028>
  405ff8:	ldr	x1, [x19, #8]
  405ffc:	mov	x0, x21
  406000:	str	x21, [x19]
  406004:	bl	4071b8 <clear@@Base+0x4098>
  406008:	cbz	x20, 406028 <clear@@Base+0x2f08>
  40600c:	cbz	x21, 406080 <clear@@Base+0x2f60>
  406010:	ldr	x0, [x19, #8]
  406014:	adrp	x1, 416000 <winch@@Base+0x13dc>
  406018:	add	x1, x1, #0x670
  40601c:	mov	x2, x20
  406020:	bl	401c80 <fprintf@plt>
  406024:	b	406080 <clear@@Base+0x2f60>
  406028:	adrp	x8, 42e000 <winch@@Base+0x193dc>
  40602c:	ldr	w8, [x8, #1152]
  406030:	cbz	w8, 406054 <clear@@Base+0x2f34>
  406034:	ldr	x1, [x19, #8]
  406038:	adrp	x20, 42e000 <winch@@Base+0x193dc>
  40603c:	add	x20, x20, #0x460
  406040:	mov	x0, x20
  406044:	bl	4071b8 <clear@@Base+0x4098>
  406048:	ldr	x1, [x19, #8]
  40604c:	mov	x0, x20
  406050:	bl	407148 <clear@@Base+0x4028>
  406054:	adrp	x8, 42e000 <winch@@Base+0x193dc>
  406058:	ldr	w8, [x8, #1248]
  40605c:	cbz	w8, 406080 <clear@@Base+0x2f60>
  406060:	ldr	x1, [x19, #8]
  406064:	adrp	x20, 42e000 <winch@@Base+0x193dc>
  406068:	add	x20, x20, #0x4c0
  40606c:	mov	x0, x20
  406070:	bl	4071b8 <clear@@Base+0x4098>
  406074:	ldr	x1, [x19, #8]
  406078:	mov	x0, x20
  40607c:	bl	407148 <clear@@Base+0x4028>
  406080:	ldp	x20, x19, [sp, #32]
  406084:	ldr	x21, [sp, #16]
  406088:	ldp	x29, x30, [sp], #48
  40608c:	ret
  406090:	sub	sp, sp, #0x40
  406094:	stp	x29, x30, [sp, #16]
  406098:	stp	x22, x21, [sp, #32]
  40609c:	stp	x20, x19, [sp, #48]
  4060a0:	add	x29, sp, #0x10
  4060a4:	mov	x19, x0
  4060a8:	bl	40314c <clear@@Base+0x2c>
  4060ac:	adrp	x20, 430000 <PC+0x7d0>
  4060b0:	ldr	x8, [x20, #1840]
  4060b4:	ldrb	w8, [x8]
  4060b8:	cbz	w8, 40612c <clear@@Base+0x300c>
  4060bc:	adrp	x21, 430000 <PC+0x7d0>
  4060c0:	adrp	x22, 434000 <PC+0x47d0>
  4060c4:	ldr	x8, [x20, #1840]
  4060c8:	add	x0, sp, #0x8
  4060cc:	add	x1, sp, #0x4
  4060d0:	mov	x2, xzr
  4060d4:	str	x8, [sp, #8]
  4060d8:	bl	40626c <clear@@Base+0x314c>
  4060dc:	ldr	w8, [x21, #1848]
  4060e0:	ldr	w9, [sp, #4]
  4060e4:	ldr	w10, [x22, #396]
  4060e8:	add	w8, w9, w8
  4060ec:	cmp	w8, w10
  4060f0:	b.ge	40612c <clear@@Base+0x300c>  // b.tcont
  4060f4:	ldr	x8, [sp, #8]
  4060f8:	str	x8, [x20, #1840]
  4060fc:	bl	411d0c <clear@@Base+0xebec>
  406100:	ldr	w8, [sp, #4]
  406104:	ldr	w9, [x21, #1848]
  406108:	ldr	x10, [x20, #1840]
  40610c:	add	w8, w9, w8
  406110:	str	w8, [x21, #1848]
  406114:	ldrb	w8, [x10]
  406118:	cbnz	w8, 4060c4 <clear@@Base+0x2fa4>
  40611c:	b	40612c <clear@@Base+0x300c>
  406120:	ldr	x8, [sp, #8]
  406124:	str	x8, [x20, #1840]
  406128:	bl	411d0c <clear@@Base+0xebec>
  40612c:	ldr	x8, [x20, #1840]
  406130:	ldrb	w8, [x8]
  406134:	cbz	w8, 406164 <clear@@Base+0x3044>
  406138:	ldr	x8, [x20, #1840]
  40613c:	add	x0, sp, #0x8
  406140:	add	x1, sp, #0x4
  406144:	mov	x2, xzr
  406148:	str	x8, [sp, #8]
  40614c:	bl	40626c <clear@@Base+0x314c>
  406150:	ldr	w8, [sp, #4]
  406154:	cmp	w8, #0x0
  406158:	b.le	406120 <clear@@Base+0x3000>
  40615c:	b	406164 <clear@@Base+0x3044>
  406160:	bl	4063b0 <clear@@Base+0x3290>
  406164:	ldr	x8, [x20, #1840]
  406168:	cmp	x8, x19
  40616c:	b.hi	406160 <clear@@Base+0x3040>  // b.pmore
  406170:	ldp	x20, x19, [sp, #48]
  406174:	ldp	x22, x21, [sp, #32]
  406178:	ldp	x29, x30, [sp, #16]
  40617c:	add	sp, sp, #0x40
  406180:	ret
  406184:	sub	sp, sp, #0x40
  406188:	stp	x20, x19, [sp, #48]
  40618c:	adrp	x20, 430000 <PC+0x7d0>
  406190:	ldr	x8, [x20, #1840]
  406194:	stp	x29, x30, [sp, #16]
  406198:	str	x21, [sp, #32]
  40619c:	add	x29, sp, #0x10
  4061a0:	ldrb	w9, [x8]
  4061a4:	cbz	w9, 406258 <clear@@Base+0x3138>
  4061a8:	add	x0, x29, #0x18
  4061ac:	sub	x1, x29, #0x4
  4061b0:	mov	x2, xzr
  4061b4:	str	x8, [x29, #24]
  4061b8:	bl	40626c <clear@@Base+0x314c>
  4061bc:	adrp	x21, 430000 <PC+0x7d0>
  4061c0:	ldur	w8, [x29, #-4]
  4061c4:	ldr	w10, [x21, #1848]
  4061c8:	adrp	x9, 434000 <PC+0x47d0>
  4061cc:	ldr	w9, [x9, #396]
  4061d0:	mov	x19, x0
  4061d4:	add	w8, w8, w10
  4061d8:	cmp	w8, w9
  4061dc:	b.ge	4061f8 <clear@@Base+0x30d8>  // b.tcont
  4061e0:	sub	w9, w9, #0x1
  4061e4:	cmp	w8, w9
  4061e8:	b.ne	4061fc <clear@@Base+0x30dc>  // b.any
  4061ec:	ldr	x8, [x20, #1840]
  4061f0:	ldrb	w8, [x8, #1]
  4061f4:	cbz	w8, 4061fc <clear@@Base+0x30dc>
  4061f8:	bl	406660 <clear@@Base+0x3540>
  4061fc:	ldr	x8, [x29, #24]
  406200:	ldur	w9, [x29, #-4]
  406204:	ldr	w10, [x21, #1848]
  406208:	mov	x0, x19
  40620c:	str	x8, [x20, #1840]
  406210:	add	w8, w10, w9
  406214:	str	w8, [x21, #1848]
  406218:	bl	411d0c <clear@@Base+0xebec>
  40621c:	ldr	x8, [x20, #1840]
  406220:	ldrb	w8, [x8]
  406224:	cbz	w8, 406258 <clear@@Base+0x3138>
  406228:	add	x0, x29, #0x18
  40622c:	sub	x1, x29, #0x4
  406230:	mov	x2, xzr
  406234:	bl	40626c <clear@@Base+0x314c>
  406238:	ldur	w8, [x29, #-4]
  40623c:	cmp	w8, #0x0
  406240:	b.gt	406258 <clear@@Base+0x3138>
  406244:	bl	411d0c <clear@@Base+0xebec>
  406248:	ldr	x8, [x29, #24]
  40624c:	str	x8, [x20, #1840]
  406250:	ldrb	w8, [x8]
  406254:	cbnz	w8, 406228 <clear@@Base+0x3108>
  406258:	ldp	x20, x19, [sp, #48]
  40625c:	ldr	x21, [sp, #32]
  406260:	ldp	x29, x30, [sp, #16]
  406264:	add	sp, sp, #0x40
  406268:	ret
  40626c:	stp	x29, x30, [sp, #-48]!
  406270:	stp	x22, x21, [sp, #16]
  406274:	stp	x20, x19, [sp, #32]
  406278:	ldr	x21, [x0]
  40627c:	mov	x20, x0
  406280:	mov	x29, sp
  406284:	mov	x19, x2
  406288:	mov	x0, x21
  40628c:	mov	x22, x1
  406290:	bl	401830 <strlen@plt>
  406294:	add	x2, x21, x0
  406298:	mov	w1, #0x1                   	// #1
  40629c:	mov	x0, x20
  4062a0:	bl	404f40 <clear@@Base+0x1e20>
  4062a4:	ldr	w8, [x20]
  4062a8:	mov	x1, x0
  4062ac:	mov	x0, x21
  4062b0:	mov	x3, x22
  4062b4:	sub	w2, w8, w21
  4062b8:	mov	x4, x19
  4062bc:	bl	4062d0 <clear@@Base+0x31b0>
  4062c0:	ldp	x20, x19, [sp, #32]
  4062c4:	ldp	x22, x21, [sp, #16]
  4062c8:	ldp	x29, x30, [sp], #48
  4062cc:	ret
  4062d0:	sub	sp, sp, #0x40
  4062d4:	stp	x22, x21, [sp, #32]
  4062d8:	stp	x20, x19, [sp, #48]
  4062dc:	mov	x19, x4
  4062e0:	mov	x20, x3
  4062e4:	mov	x22, x1
  4062e8:	cmp	w2, #0x1
  4062ec:	stp	x29, x30, [sp, #16]
  4062f0:	add	x29, sp, #0x10
  4062f4:	str	x0, [sp, #8]
  4062f8:	b.ne	406334 <clear@@Base+0x3214>  // b.any
  4062fc:	sxtw	x0, w22
  406300:	bl	4049c4 <clear@@Base+0x18a4>
  406304:	mov	x21, x0
  406308:	bl	401830 <strlen@plt>
  40630c:	cbz	x20, 406314 <clear@@Base+0x31f4>
  406310:	str	w0, [x20]
  406314:	cbz	x19, 40631c <clear@@Base+0x31fc>
  406318:	str	w0, [x19]
  40631c:	mov	x0, x21
  406320:	ldp	x20, x19, [sp, #48]
  406324:	ldp	x22, x21, [sp, #32]
  406328:	ldp	x29, x30, [sp, #16]
  40632c:	add	sp, sp, #0x40
  406330:	ret
  406334:	mov	x0, x22
  406338:	bl	404a90 <clear@@Base+0x1970>
  40633c:	mov	x21, x0
  406340:	mov	x0, x22
  406344:	bl	405004 <clear@@Base+0x1ee4>
  406348:	cbz	w0, 406358 <clear@@Base+0x3238>
  40634c:	mov	w0, wzr
  406350:	cbnz	x20, 406310 <clear@@Base+0x31f0>
  406354:	b	406314 <clear@@Base+0x31f4>
  406358:	mov	x0, x22
  40635c:	bl	404948 <clear@@Base+0x1828>
  406360:	cbz	w0, 406374 <clear@@Base+0x3254>
  406364:	mov	x0, x21
  406368:	bl	401830 <strlen@plt>
  40636c:	cbnz	x20, 406310 <clear@@Base+0x31f0>
  406370:	b	406314 <clear@@Base+0x31f4>
  406374:	adrp	x2, 42f000 <winch@@Base+0x1a3dc>
  406378:	add	x2, x2, #0xf30
  40637c:	add	x0, sp, #0x8
  406380:	mov	w1, #0xffffffff            	// #-1
  406384:	bl	404f40 <clear@@Base+0x1e20>
  406388:	mov	x1, x22
  40638c:	bl	405108 <clear@@Base+0x1fe8>
  406390:	cbnz	w0, 40634c <clear@@Base+0x322c>
  406394:	mov	x0, x22
  406398:	bl	4050ec <clear@@Base+0x1fcc>
  40639c:	cmp	w0, #0x0
  4063a0:	mov	w8, #0x1                   	// #1
  4063a4:	cinc	w0, w8, ne  // ne = any
  4063a8:	cbnz	x20, 406310 <clear@@Base+0x31f0>
  4063ac:	b	406314 <clear@@Base+0x31f4>
  4063b0:	sub	sp, sp, #0x30
  4063b4:	stp	x20, x19, [sp, #32]
  4063b8:	adrp	x19, 430000 <PC+0x7d0>
  4063bc:	ldr	x8, [x19, #1840]
  4063c0:	adrp	x20, 42f000 <winch@@Base+0x1a3dc>
  4063c4:	add	x20, x20, #0xf30
  4063c8:	stp	x29, x30, [sp, #16]
  4063cc:	cmp	x8, x20
  4063d0:	add	x29, sp, #0x10
  4063d4:	str	xzr, [sp]
  4063d8:	b.ls	406468 <clear@@Base+0x3348>  // b.plast
  4063dc:	str	x8, [sp, #8]
  4063e0:	ldr	x8, [sp, #8]
  4063e4:	cmp	x8, x20
  4063e8:	b.ls	406408 <clear@@Base+0x32e8>  // b.plast
  4063ec:	add	x0, sp, #0x8
  4063f0:	add	x1, sp, #0x4
  4063f4:	mov	x2, sp
  4063f8:	bl	406478 <clear@@Base+0x3358>
  4063fc:	ldr	w8, [sp, #4]
  406400:	cmp	w8, #0x1
  406404:	b.lt	4063e0 <clear@@Base+0x32c0>  // b.tstop
  406408:	adrp	x8, 430000 <PC+0x7d0>
  40640c:	adrp	x20, 430000 <PC+0x7d0>
  406410:	ldr	w8, [x8, #1864]
  406414:	ldr	w9, [sp, #4]
  406418:	ldr	w10, [x20, #1848]
  40641c:	add	w8, w9, w8
  406420:	cmp	w10, w8
  406424:	b.ge	40642c <clear@@Base+0x330c>  // b.tcont
  406428:	bl	4064d0 <clear@@Base+0x33b0>
  40642c:	ldr	x8, [sp, #8]
  406430:	ldp	w11, w9, [sp]
  406434:	ldr	w10, [x20, #1848]
  406438:	str	x8, [x19, #1840]
  40643c:	sub	w8, w10, w9
  406440:	subs	w9, w11, #0x1
  406444:	str	w8, [x20, #1848]
  406448:	str	w9, [sp]
  40644c:	b.lt	406468 <clear@@Base+0x3348>  // b.tstop
  406450:	bl	40340c <clear@@Base+0x2ec>
  406454:	ldr	w8, [sp]
  406458:	sub	w9, w8, #0x1
  40645c:	cmp	w8, #0x0
  406460:	str	w9, [sp]
  406464:	b.gt	406450 <clear@@Base+0x3330>
  406468:	ldp	x20, x19, [sp, #32]
  40646c:	ldp	x29, x30, [sp, #16]
  406470:	add	sp, sp, #0x30
  406474:	ret
  406478:	stp	x29, x30, [sp, #-48]!
  40647c:	stp	x22, x21, [sp, #16]
  406480:	stp	x20, x19, [sp, #32]
  406484:	ldr	w22, [x0]
  406488:	mov	x19, x2
  40648c:	adrp	x2, 42f000 <winch@@Base+0x1a3dc>
  406490:	mov	x21, x1
  406494:	add	x2, x2, #0xf30
  406498:	mov	w1, #0xffffffff            	// #-1
  40649c:	mov	x29, sp
  4064a0:	mov	x20, x0
  4064a4:	bl	404f40 <clear@@Base+0x1e20>
  4064a8:	mov	x1, x0
  4064ac:	ldr	x0, [x20]
  4064b0:	mov	x3, x21
  4064b4:	mov	x4, x19
  4064b8:	sub	w2, w22, w0
  4064bc:	bl	4062d0 <clear@@Base+0x31b0>
  4064c0:	ldp	x20, x19, [sp, #32]
  4064c4:	ldp	x22, x21, [sp, #16]
  4064c8:	ldp	x29, x30, [sp], #48
  4064cc:	ret
  4064d0:	sub	sp, sp, #0x50
  4064d4:	stp	x20, x19, [sp, #64]
  4064d8:	adrp	x20, 430000 <PC+0x7d0>
  4064dc:	ldrsw	x9, [x20, #1852]
  4064e0:	adrp	x19, 42f000 <winch@@Base+0x1a3dc>
  4064e4:	add	x19, x19, #0xf30
  4064e8:	stp	x29, x30, [sp, #16]
  4064ec:	add	x29, sp, #0x10
  4064f0:	add	x8, x19, x9
  4064f4:	cmp	w9, #0x1
  4064f8:	str	x23, [sp, #32]
  4064fc:	stp	x22, x21, [sp, #48]
  406500:	str	x8, [x29, #24]
  406504:	b.lt	40656c <clear@@Base+0x344c>  // b.tstop
  406508:	adrp	x21, 434000 <PC+0x47d0>
  40650c:	adrp	x22, 430000 <PC+0x7d0>
  406510:	ldr	w9, [x21, #396]
  406514:	ldr	w10, [x22, #1864]
  406518:	sub	w9, w9, w10
  40651c:	cmp	w9, #0x2
  406520:	b.lt	40656c <clear@@Base+0x344c>  // b.tstop
  406524:	mov	w23, wzr
  406528:	add	x0, x29, #0x18
  40652c:	sub	x1, x29, #0x4
  406530:	mov	x2, xzr
  406534:	bl	406478 <clear@@Base+0x3358>
  406538:	ldr	w9, [x21, #396]
  40653c:	ldr	w10, [x22, #1864]
  406540:	ldr	x8, [x29, #24]
  406544:	sub	w9, w9, w10
  406548:	cmp	w9, #0x0
  40654c:	cinc	w9, w9, lt  // lt = tstop
  406550:	cmp	x8, x19
  406554:	b.ls	40656c <clear@@Base+0x344c>  // b.plast
  406558:	ldur	w10, [x29, #-4]
  40655c:	asr	w9, w9, #1
  406560:	add	w23, w10, w23
  406564:	cmp	w23, w9
  406568:	b.lt	406528 <clear@@Base+0x3408>  // b.tstop
  40656c:	adrp	x9, 430000 <PC+0x7d0>
  406570:	ldr	x19, [x9, #1840]
  406574:	adrp	x9, 42f000 <winch@@Base+0x1a3dc>
  406578:	add	x9, x9, #0xf30
  40657c:	sub	w8, w8, w9
  406580:	str	w8, [x20, #1852]
  406584:	bl	4065a8 <clear@@Base+0x3488>
  406588:	mov	x0, x19
  40658c:	bl	406090 <clear@@Base+0x2f70>
  406590:	ldp	x20, x19, [sp, #64]
  406594:	ldp	x22, x21, [sp, #48]
  406598:	ldr	x23, [sp, #32]
  40659c:	ldp	x29, x30, [sp, #16]
  4065a0:	add	sp, sp, #0x50
  4065a4:	ret
  4065a8:	stp	x29, x30, [sp, #-48]!
  4065ac:	str	x21, [sp, #16]
  4065b0:	stp	x20, x19, [sp, #32]
  4065b4:	adrp	x20, 430000 <PC+0x7d0>
  4065b8:	adrp	x21, 430000 <PC+0x7d0>
  4065bc:	ldr	w8, [x20, #1848]
  4065c0:	ldr	w9, [x21, #1864]
  4065c4:	mov	x29, sp
  4065c8:	cmp	w8, w9
  4065cc:	b.le	406634 <clear@@Base+0x3514>
  4065d0:	adrp	x19, 430000 <PC+0x7d0>
  4065d4:	add	x19, x19, #0x730
  4065d8:	b	4065f8 <clear@@Base+0x34d8>
  4065dc:	ldr	w8, [x29, #28]
  4065e0:	ldr	w9, [x20, #1848]
  4065e4:	ldr	w10, [x21, #1864]
  4065e8:	sub	w8, w9, w8
  4065ec:	cmp	w8, w10
  4065f0:	str	w8, [x20, #1848]
  4065f4:	b.le	406634 <clear@@Base+0x3514>
  4065f8:	add	x1, x29, #0x1c
  4065fc:	add	x2, x29, #0x18
  406600:	mov	x0, x19
  406604:	bl	406478 <clear@@Base+0x3358>
  406608:	ldr	w8, [x29, #24]
  40660c:	subs	w8, w8, #0x1
  406610:	str	w8, [x29, #24]
  406614:	b.lt	4065dc <clear@@Base+0x34bc>  // b.tstop
  406618:	bl	40340c <clear@@Base+0x2ec>
  40661c:	ldr	w8, [x29, #24]
  406620:	sub	w9, w8, #0x1
  406624:	cmp	w8, #0x0
  406628:	str	w9, [x29, #24]
  40662c:	b.gt	406618 <clear@@Base+0x34f8>
  406630:	b	4065dc <clear@@Base+0x34bc>
  406634:	adrp	x8, 430000 <PC+0x7d0>
  406638:	ldrsw	x8, [x8, #1852]
  40663c:	adrp	x9, 42f000 <winch@@Base+0x1a3dc>
  406640:	ldp	x20, x19, [sp, #32]
  406644:	ldr	x21, [sp, #16]
  406648:	add	x9, x9, #0xf30
  40664c:	add	x8, x9, x8
  406650:	adrp	x9, 430000 <PC+0x7d0>
  406654:	str	x8, [x9, #1840]
  406658:	ldp	x29, x30, [sp], #48
  40665c:	ret
  406660:	sub	sp, sp, #0x50
  406664:	stp	x22, x21, [sp, #48]
  406668:	stp	x20, x19, [sp, #64]
  40666c:	adrp	x19, 434000 <PC+0x47d0>
  406670:	adrp	x21, 430000 <PC+0x7d0>
  406674:	adrp	x20, 430000 <PC+0x7d0>
  406678:	ldr	w9, [x19, #396]
  40667c:	ldr	w10, [x21, #1864]
  406680:	ldrsw	x8, [x20, #1852]
  406684:	adrp	x11, 42f000 <winch@@Base+0x1a3dc>
  406688:	add	x11, x11, #0xf30
  40668c:	sub	w9, w9, w10
  406690:	stp	x29, x30, [sp, #32]
  406694:	add	x29, sp, #0x20
  406698:	add	x8, x11, x8
  40669c:	cmp	w9, #0x2
  4066a0:	stur	x8, [x29, #-8]
  4066a4:	b.lt	4066ec <clear@@Base+0x35cc>  // b.tstop
  4066a8:	mov	w22, wzr
  4066ac:	ldur	x8, [x29, #-8]
  4066b0:	ldrb	w8, [x8]
  4066b4:	cbz	w8, 4066ec <clear@@Base+0x35cc>
  4066b8:	sub	x0, x29, #0x8
  4066bc:	add	x1, sp, #0x8
  4066c0:	mov	x2, xzr
  4066c4:	bl	40626c <clear@@Base+0x314c>
  4066c8:	ldr	w8, [sp, #8]
  4066cc:	ldr	w9, [x19, #396]
  4066d0:	ldr	w10, [x21, #1864]
  4066d4:	add	w22, w8, w22
  4066d8:	sub	w8, w9, w10
  4066dc:	cmp	w8, #0x0
  4066e0:	cinc	w8, w8, lt  // lt = tstop
  4066e4:	cmp	w22, w8, asr #1
  4066e8:	b.lt	4066ac <clear@@Base+0x358c>  // b.tstop
  4066ec:	ldur	x8, [x29, #-8]
  4066f0:	ldrb	w8, [x8]
  4066f4:	cbz	w8, 40672c <clear@@Base+0x360c>
  4066f8:	ldur	x8, [x29, #-8]
  4066fc:	add	x0, sp, #0x8
  406700:	sub	x1, x29, #0xc
  406704:	mov	x2, xzr
  406708:	str	x8, [sp, #8]
  40670c:	bl	40626c <clear@@Base+0x314c>
  406710:	ldur	w8, [x29, #-12]
  406714:	cmp	w8, #0x0
  406718:	b.gt	40672c <clear@@Base+0x360c>
  40671c:	ldr	x8, [sp, #8]
  406720:	stur	x8, [x29, #-8]
  406724:	ldrb	w8, [x8]
  406728:	cbnz	w8, 4066f8 <clear@@Base+0x35d8>
  40672c:	ldur	w8, [x29, #-8]
  406730:	adrp	x9, 430000 <PC+0x7d0>
  406734:	ldr	x19, [x9, #1840]
  406738:	adrp	x9, 42f000 <winch@@Base+0x1a3dc>
  40673c:	add	x9, x9, #0xf30
  406740:	sub	w8, w8, w9
  406744:	str	w8, [x20, #1852]
  406748:	bl	4065a8 <clear@@Base+0x3488>
  40674c:	mov	x0, x19
  406750:	bl	406090 <clear@@Base+0x2f70>
  406754:	ldp	x20, x19, [sp, #64]
  406758:	ldp	x22, x21, [sp, #48]
  40675c:	ldp	x29, x30, [sp, #32]
  406760:	add	sp, sp, #0x50
  406764:	ret
  406768:	stp	x29, x30, [sp, #-48]!
  40676c:	stp	x20, x19, [sp, #32]
  406770:	adrp	x20, 430000 <PC+0x7d0>
  406774:	str	x21, [sp, #16]
  406778:	ldr	x21, [x20, #1840]
  40677c:	adrp	x19, 42f000 <winch@@Base+0x1a3dc>
  406780:	add	x19, x19, #0xf30
  406784:	mov	x29, sp
  406788:	cmp	x21, x19
  40678c:	b.eq	4067ec <clear@@Base+0x36cc>  // b.none
  406790:	bl	4063b0 <clear@@Base+0x3290>
  406794:	ldr	x8, [x20, #1840]
  406798:	sub	w9, w21, w8
  40679c:	sxtw	x9, w9
  4067a0:	ldrb	w10, [x8, x9]
  4067a4:	strb	w10, [x8], #1
  4067a8:	cbnz	w10, 4067a0 <clear@@Base+0x3680>
  4067ac:	ldr	x0, [x20, #1840]
  4067b0:	adrp	x8, 42e000 <winch@@Base+0x193dc>
  4067b4:	mov	w9, #0xffffffff            	// #-1
  4067b8:	str	w9, [x8, #1264]
  4067bc:	bl	406090 <clear@@Base+0x2f70>
  4067c0:	ldr	x8, [x20, #1840]
  4067c4:	adrp	x9, 430000 <PC+0x7d0>
  4067c8:	ldrb	w10, [x19]
  4067cc:	ldrb	w9, [x9, #1880]
  4067d0:	cmp	x8, x19
  4067d4:	cset	w8, eq  // eq = none
  4067d8:	cmp	w10, #0x0
  4067dc:	and	w8, w9, w8
  4067e0:	cset	w9, eq  // eq = none
  4067e4:	and	w0, w8, w9
  4067e8:	b	4067f0 <clear@@Base+0x36d0>
  4067ec:	mov	w0, #0x1                   	// #1
  4067f0:	ldp	x20, x19, [sp, #32]
  4067f4:	ldr	x21, [sp, #16]
  4067f8:	ldp	x29, x30, [sp], #48
  4067fc:	ret
  406800:	stp	x29, x30, [sp, #-16]!
  406804:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  406808:	ldrb	w8, [x8, #3888]
  40680c:	mov	x29, sp
  406810:	cbz	w8, 406854 <clear@@Base+0x3734>
  406814:	adrp	x8, 430000 <PC+0x7d0>
  406818:	str	wzr, [x8, #1852]
  40681c:	bl	4065a8 <clear@@Base+0x3488>
  406820:	adrp	x8, 430000 <PC+0x7d0>
  406824:	ldr	x9, [x8, #1840]
  406828:	strb	wzr, [x9]
  40682c:	ldr	x0, [x8, #1840]
  406830:	adrp	x8, 42e000 <winch@@Base+0x193dc>
  406834:	mov	w9, #0xffffffff            	// #-1
  406838:	str	w9, [x8, #1264]
  40683c:	bl	406090 <clear@@Base+0x2f70>
  406840:	adrp	x8, 430000 <PC+0x7d0>
  406844:	ldr	w8, [x8, #1880]
  406848:	and	w0, w8, #0x1
  40684c:	ldp	x29, x30, [sp], #16
  406850:	ret
  406854:	mov	w0, #0x1                   	// #1
  406858:	ldp	x29, x30, [sp], #16
  40685c:	ret
  406860:	stp	x29, x30, [sp, #-32]!
  406864:	stp	x20, x19, [sp, #16]
  406868:	adrp	x19, 430000 <PC+0x7d0>
  40686c:	ldr	x8, [x19, #1840]
  406870:	adrp	x20, 42f000 <winch@@Base+0x1a3dc>
  406874:	add	x20, x20, #0xf30
  406878:	mov	x29, sp
  40687c:	cmp	x8, x20
  406880:	b.ls	4068b0 <clear@@Base+0x3790>  // b.plast
  406884:	ldurb	w8, [x8, #-1]
  406888:	cmp	w8, #0x20
  40688c:	b.ne	4068b0 <clear@@Base+0x3790>  // b.any
  406890:	ldr	x8, [x19, #1840]
  406894:	cmp	x8, x20
  406898:	b.ls	4068d0 <clear@@Base+0x37b0>  // b.plast
  40689c:	ldurb	w8, [x8, #-1]
  4068a0:	cmp	w8, #0x20
  4068a4:	b.ne	4068d0 <clear@@Base+0x37b0>  // b.any
  4068a8:	bl	406768 <clear@@Base+0x3648>
  4068ac:	b	406890 <clear@@Base+0x3770>
  4068b0:	ldr	x8, [x19, #1840]
  4068b4:	cmp	x8, x20
  4068b8:	b.ls	4068d0 <clear@@Base+0x37b0>  // b.plast
  4068bc:	ldurb	w8, [x8, #-1]
  4068c0:	cmp	w8, #0x20
  4068c4:	b.eq	4068d0 <clear@@Base+0x37b0>  // b.none
  4068c8:	bl	406768 <clear@@Base+0x3648>
  4068cc:	b	4068b0 <clear@@Base+0x3790>
  4068d0:	ldp	x20, x19, [sp, #16]
  4068d4:	ldp	x29, x30, [sp], #32
  4068d8:	ret
  4068dc:	stp	x29, x30, [sp, #-16]!
  4068e0:	adrp	x8, 430000 <PC+0x7d0>
  4068e4:	ldr	x8, [x8, #1840]
  4068e8:	mov	x29, sp
  4068ec:	ldrb	w8, [x8]
  4068f0:	cbz	w8, 4068fc <clear@@Base+0x37dc>
  4068f4:	bl	406184 <clear@@Base+0x3064>
  4068f8:	bl	406768 <clear@@Base+0x3648>
  4068fc:	ldp	x29, x30, [sp], #16
  406900:	ret
  406904:	stp	x29, x30, [sp, #-32]!
  406908:	str	x19, [sp, #16]
  40690c:	adrp	x19, 430000 <PC+0x7d0>
  406910:	ldr	x8, [x19, #1840]
  406914:	mov	x29, sp
  406918:	ldrb	w8, [x8]
  40691c:	cmp	w8, #0x20
  406920:	b.ne	40693c <clear@@Base+0x381c>  // b.any
  406924:	ldr	x8, [x19, #1840]
  406928:	ldrb	w8, [x8]
  40692c:	cmp	w8, #0x20
  406930:	b.ne	406958 <clear@@Base+0x3838>  // b.any
  406934:	bl	4068dc <clear@@Base+0x37bc>
  406938:	b	406924 <clear@@Base+0x3804>
  40693c:	ldr	x8, [x19, #1840]
  406940:	ldrb	w8, [x8]
  406944:	orr	w8, w8, #0x20
  406948:	cmp	w8, #0x20
  40694c:	b.eq	406958 <clear@@Base+0x3838>  // b.none
  406950:	bl	4068dc <clear@@Base+0x37bc>
  406954:	b	40693c <clear@@Base+0x381c>
  406958:	ldr	x19, [sp, #16]
  40695c:	ldp	x29, x30, [sp], #32
  406960:	ret
  406964:	stp	x29, x30, [sp, #-64]!
  406968:	adrp	x8, 430000 <PC+0x7d0>
  40696c:	stp	x24, x23, [sp, #16]
  406970:	ldr	x23, [x8, #1872]
  406974:	stp	x22, x21, [sp, #32]
  406978:	stp	x20, x19, [sp, #48]
  40697c:	mov	x29, sp
  406980:	cbz	x23, 406a3c <clear@@Base+0x391c>
  406984:	adrp	x8, 42e000 <winch@@Base+0x193dc>
  406988:	ldr	w9, [x8, #1264]
  40698c:	mov	w20, w0
  406990:	tbz	w9, #31, 4069ac <clear@@Base+0x388c>
  406994:	adrp	x9, 430000 <PC+0x7d0>
  406998:	ldr	w9, [x9, #1840]
  40699c:	adrp	x10, 42f000 <winch@@Base+0x1a3dc>
  4069a0:	add	x10, x10, #0xf30
  4069a4:	sub	w9, w9, w10
  4069a8:	str	w9, [x8, #1264]
  4069ac:	ldr	x24, [x23, #16]
  4069b0:	ldrsw	x21, [x8, #1264]
  4069b4:	adrp	x19, 42f000 <winch@@Base+0x1a3dc>
  4069b8:	add	x19, x19, #0xf30
  4069bc:	cmp	w20, #0xd
  4069c0:	cset	w8, eq  // eq = none
  4069c4:	ldr	x24, [x24, w8, uxtw #3]
  4069c8:	cmp	x24, x23
  4069cc:	b.eq	406a3c <clear@@Base+0x391c>  // b.none
  4069d0:	ldr	x22, [x24, #24]
  4069d4:	mov	x0, x19
  4069d8:	mov	x2, x21
  4069dc:	mov	x1, x22
  4069e0:	bl	4019e0 <strncmp@plt>
  4069e4:	cbnz	w0, 4069bc <clear@@Base+0x389c>
  4069e8:	adrp	x8, 415000 <winch@@Base+0x3dc>
  4069ec:	add	x8, x8, #0xef8
  4069f0:	cmp	x22, #0x0
  4069f4:	adrp	x9, 430000 <PC+0x7d0>
  4069f8:	str	x24, [x23, #16]
  4069fc:	csel	x20, x8, x22, eq  // eq = none
  406a00:	str	wzr, [x9, #1852]
  406a04:	bl	4065a8 <clear@@Base+0x3488>
  406a08:	bl	40314c <clear@@Base+0x2c>
  406a0c:	mov	x0, x19
  406a10:	mov	x1, x20
  406a14:	bl	401b50 <strcpy@plt>
  406a18:	ldrb	w8, [x19]
  406a1c:	adrp	x20, 430000 <PC+0x7d0>
  406a20:	str	x19, [x20, #1840]
  406a24:	cbz	w8, 406a40 <clear@@Base+0x3920>
  406a28:	bl	406184 <clear@@Base+0x3064>
  406a2c:	ldr	x8, [x20, #1840]
  406a30:	ldrb	w8, [x8]
  406a34:	cbnz	w8, 406a28 <clear@@Base+0x3908>
  406a38:	b	406a40 <clear@@Base+0x3920>
  406a3c:	bl	4030d8 <setlocale@plt+0x1418>
  406a40:	ldp	x20, x19, [sp, #48]
  406a44:	ldp	x22, x21, [sp, #32]
  406a48:	ldp	x24, x23, [sp, #16]
  406a4c:	ldp	x29, x30, [sp], #64
  406a50:	ret
  406a54:	stp	x29, x30, [sp, #-48]!
  406a58:	stp	x22, x21, [sp, #16]
  406a5c:	stp	x20, x19, [sp, #32]
  406a60:	mov	w19, w0
  406a64:	adrp	x20, 430000 <PC+0x7d0>
  406a68:	cmp	w0, #0xf
  406a6c:	adrp	x21, 430000 <PC+0x7d0>
  406a70:	mov	x29, sp
  406a74:	b.eq	406a88 <clear@@Base+0x3968>  // b.none
  406a78:	ldrb	w8, [x20, #1896]
  406a7c:	cbz	w8, 406a88 <clear@@Base+0x3968>
  406a80:	ldr	x1, [x21, #1912]
  406a84:	b	406ab8 <clear@@Base+0x3998>
  406a88:	bl	406b90 <clear@@Base+0x3a70>
  406a8c:	adrp	x8, 430000 <PC+0x7d0>
  406a90:	ldr	x1, [x8, #1904]
  406a94:	cbz	x1, 406b7c <clear@@Base+0x3a5c>
  406a98:	cmp	w19, #0xf
  406a9c:	b.eq	406ac4 <clear@@Base+0x39a4>  // b.none
  406aa0:	adrp	x0, 430000 <PC+0x7d0>
  406aa4:	mov	w8, #0x1                   	// #1
  406aa8:	add	x0, x0, #0x780
  406aac:	strb	w8, [x20, #1896]
  406ab0:	bl	409ce8 <clear@@Base+0x6bc8>
  406ab4:	mov	x1, xzr
  406ab8:	mov	w0, w19
  406abc:	bl	406c80 <clear@@Base+0x3b60>
  406ac0:	mov	x1, x0
  406ac4:	adrp	x19, 430000 <PC+0x7d0>
  406ac8:	adrp	x22, 430000 <PC+0x7d0>
  406acc:	ldr	x8, [x19, #1840]
  406ad0:	ldr	x9, [x22, #1936]
  406ad4:	str	x1, [x21, #1912]
  406ad8:	cmp	x8, x9
  406adc:	b.ls	406af4 <clear@@Base+0x39d4>  // b.plast
  406ae0:	bl	406768 <clear@@Base+0x3648>
  406ae4:	ldr	x8, [x19, #1840]
  406ae8:	ldr	x9, [x22, #1936]
  406aec:	cmp	x8, x9
  406af0:	b.hi	406ae0 <clear@@Base+0x39c0>  // b.pmore
  406af4:	ldr	x0, [x21, #1912]
  406af8:	cbz	x0, 406b64 <clear@@Base+0x3a44>
  406afc:	bl	406cd0 <clear@@Base+0x3bb0>
  406b00:	cbnz	w0, 406b78 <clear@@Base+0x3a58>
  406b04:	ldr	x0, [x21, #1912]
  406b08:	bl	40b760 <clear@@Base+0x8640>
  406b0c:	cbz	w0, 406b80 <clear@@Base+0x3a60>
  406b10:	ldr	x8, [x19, #1840]
  406b14:	adrp	x9, 42f000 <winch@@Base+0x1a3dc>
  406b18:	add	x9, x9, #0xf30
  406b1c:	cmp	x8, x9
  406b20:	b.ls	406b3c <clear@@Base+0x3a1c>  // b.plast
  406b24:	adrp	x9, 42e000 <winch@@Base+0x193dc>
  406b28:	ldurb	w8, [x8, #-1]
  406b2c:	ldrb	w9, [x9, #1116]
  406b30:	cmp	w8, w9
  406b34:	b.ne	406b3c <clear@@Base+0x3a1c>  // b.any
  406b38:	bl	406768 <clear@@Base+0x3648>
  406b3c:	adrp	x0, 416000 <winch@@Base+0x13dc>
  406b40:	add	x0, x0, #0x626
  406b44:	bl	40944c <clear@@Base+0x632c>
  406b48:	adrp	x8, 416000 <winch@@Base+0x13dc>
  406b4c:	add	x8, x8, #0x993
  406b50:	cmp	x0, #0x0
  406b54:	csel	x0, x8, x0, eq  // eq = none
  406b58:	bl	406cd0 <clear@@Base+0x3bb0>
  406b5c:	cbnz	w0, 406b78 <clear@@Base+0x3a58>
  406b60:	b	406b80 <clear@@Base+0x3a60>
  406b64:	adrp	x8, 430000 <PC+0x7d0>
  406b68:	ldr	x0, [x8, #1944]
  406b6c:	strb	wzr, [x20, #1896]
  406b70:	bl	406cd0 <clear@@Base+0x3bb0>
  406b74:	cbz	w0, 406b80 <clear@@Base+0x3a60>
  406b78:	strb	wzr, [x20, #1896]
  406b7c:	bl	4030d8 <setlocale@plt+0x1418>
  406b80:	ldp	x20, x19, [sp, #32]
  406b84:	ldp	x22, x21, [sp, #16]
  406b88:	ldp	x29, x30, [sp], #48
  406b8c:	ret
  406b90:	stp	x29, x30, [sp, #-64]!
  406b94:	stp	x22, x21, [sp, #32]
  406b98:	adrp	x21, 430000 <PC+0x7d0>
  406b9c:	ldr	x0, [x21, #1904]
  406ba0:	str	x23, [sp, #16]
  406ba4:	stp	x20, x19, [sp, #48]
  406ba8:	mov	x29, sp
  406bac:	cbz	x0, 406bb8 <clear@@Base+0x3a98>
  406bb0:	bl	401b20 <free@plt>
  406bb4:	str	xzr, [x21, #1904]
  406bb8:	bl	406d60 <clear@@Base+0x3c40>
  406bbc:	cbz	x0, 406c6c <clear@@Base+0x3b4c>
  406bc0:	adrp	x20, 430000 <PC+0x7d0>
  406bc4:	mov	x19, x0
  406bc8:	ldr	x0, [x20, #1944]
  406bcc:	adrp	x8, 430000 <PC+0x7d0>
  406bd0:	str	x19, [x8, #1936]
  406bd4:	cbz	x0, 406bdc <clear@@Base+0x3abc>
  406bd8:	bl	401b20 <free@plt>
  406bdc:	adrp	x22, 430000 <PC+0x7d0>
  406be0:	ldr	w8, [x22, #1840]
  406be4:	mov	w1, #0x1                   	// #1
  406be8:	sub	w8, w8, w19
  406bec:	add	w0, w8, #0x1
  406bf0:	bl	402208 <setlocale@plt+0x548>
  406bf4:	ldr	x8, [x22, #1840]
  406bf8:	mov	x1, x19
  406bfc:	str	x0, [x20, #1944]
  406c00:	sub	x2, x8, x19
  406c04:	bl	401c20 <strncpy@plt>
  406c08:	ldr	x8, [x22, #1840]
  406c0c:	adrp	x9, 42e000 <winch@@Base+0x193dc>
  406c10:	ldrb	w23, [x8]
  406c14:	strb	wzr, [x8]
  406c18:	ldrb	w8, [x19]
  406c1c:	ldrb	w9, [x9, #1112]
  406c20:	cmp	w8, w9
  406c24:	b.ne	406c50 <clear@@Base+0x3b30>  // b.any
  406c28:	add	x20, x19, #0x1
  406c2c:	mov	x0, x20
  406c30:	bl	40aac4 <clear@@Base+0x79a4>
  406c34:	cbz	x0, 406c58 <clear@@Base+0x3b38>
  406c38:	mov	x19, x0
  406c3c:	bl	40aea8 <clear@@Base+0x7d88>
  406c40:	str	x0, [x21, #1904]
  406c44:	mov	x0, x19
  406c48:	bl	401b20 <free@plt>
  406c4c:	b	406c64 <clear@@Base+0x3b44>
  406c50:	mov	x0, x19
  406c54:	b	406c5c <clear@@Base+0x3b3c>
  406c58:	mov	x0, x20
  406c5c:	bl	40aea8 <clear@@Base+0x7d88>
  406c60:	str	x0, [x21, #1904]
  406c64:	ldr	x8, [x22, #1840]
  406c68:	strb	w23, [x8]
  406c6c:	ldp	x20, x19, [sp, #48]
  406c70:	ldp	x22, x21, [sp, #32]
  406c74:	ldr	x23, [sp, #16]
  406c78:	ldp	x29, x30, [sp], #64
  406c7c:	ret
  406c80:	stp	x29, x30, [sp, #-16]!
  406c84:	cmp	w0, #0x12
  406c88:	mov	x29, sp
  406c8c:	b.eq	406cac <clear@@Base+0x3b8c>  // b.none
  406c90:	cmp	w0, #0x11
  406c94:	b.ne	406cc0 <clear@@Base+0x3ba0>  // b.any
  406c98:	adrp	x0, 430000 <PC+0x7d0>
  406c9c:	add	x0, x0, #0x780
  406ca0:	bl	409e1c <clear@@Base+0x6cfc>
  406ca4:	ldp	x29, x30, [sp], #16
  406ca8:	ret
  406cac:	adrp	x0, 430000 <PC+0x7d0>
  406cb0:	add	x0, x0, #0x780
  406cb4:	bl	409e7c <clear@@Base+0x6d5c>
  406cb8:	ldp	x29, x30, [sp], #16
  406cbc:	ret
  406cc0:	adrp	x0, 416000 <winch@@Base+0x13dc>
  406cc4:	add	x0, x0, #0x634
  406cc8:	ldp	x29, x30, [sp], #16
  406ccc:	ret
  406cd0:	sub	sp, sp, #0x40
  406cd4:	stp	x29, x30, [sp, #16]
  406cd8:	stp	x22, x21, [sp, #32]
  406cdc:	stp	x20, x19, [sp, #48]
  406ce0:	add	x29, sp, #0x10
  406ce4:	mov	x20, x0
  406ce8:	bl	401830 <strlen@plt>
  406cec:	add	x19, x20, x0
  406cf0:	str	x20, [sp, #8]
  406cf4:	b	406cfc <clear@@Base+0x3bdc>
  406cf8:	tbz	w22, #0, 406d48 <clear@@Base+0x3c28>
  406cfc:	ldr	x21, [sp, #8]
  406d00:	ldrb	w8, [x21]
  406d04:	cbz	w8, 406d44 <clear@@Base+0x3c24>
  406d08:	add	x0, sp, #0x8
  406d0c:	mov	w1, #0x1                   	// #1
  406d10:	mov	x2, x19
  406d14:	mov	w22, #0x1                   	// #1
  406d18:	bl	404f40 <clear@@Base+0x1e20>
  406d1c:	ldr	w8, [sp, #8]
  406d20:	mov	x0, x21
  406d24:	sub	w1, w8, w21
  406d28:	bl	405874 <clear@@Base+0x2754>
  406d2c:	cbz	w0, 406cf8 <clear@@Base+0x3bd8>
  406d30:	mov	w21, w0
  406d34:	bl	4030d8 <setlocale@plt+0x1418>
  406d38:	mov	w22, wzr
  406d3c:	mov	w20, w21
  406d40:	b	406cf8 <clear@@Base+0x3bd8>
  406d44:	mov	w20, wzr
  406d48:	mov	w0, w20
  406d4c:	ldp	x20, x19, [sp, #48]
  406d50:	ldp	x22, x21, [sp, #32]
  406d54:	ldp	x29, x30, [sp, #16]
  406d58:	add	sp, sp, #0x40
  406d5c:	ret
  406d60:	stp	x29, x30, [sp, #-96]!
  406d64:	stp	x28, x27, [sp, #16]
  406d68:	stp	x26, x25, [sp, #32]
  406d6c:	stp	x24, x23, [sp, #48]
  406d70:	stp	x22, x21, [sp, #64]
  406d74:	stp	x20, x19, [sp, #80]
  406d78:	mov	x29, sp
  406d7c:	bl	40aa98 <clear@@Base+0x7978>
  406d80:	mov	x19, x0
  406d84:	bl	401830 <strlen@plt>
  406d88:	adrp	x21, 430000 <PC+0x7d0>
  406d8c:	ldr	x8, [x21, #1840]
  406d90:	mov	x20, x0
  406d94:	ldrb	w8, [x8]
  406d98:	orr	w8, w8, #0x20
  406d9c:	cmp	w8, #0x20
  406da0:	b.eq	406dc0 <clear@@Base+0x3ca0>  // b.none
  406da4:	b	406dac <clear@@Base+0x3c8c>
  406da8:	bl	406184 <clear@@Base+0x3064>
  406dac:	ldr	x8, [x21, #1840]
  406db0:	ldrb	w8, [x8]
  406db4:	orr	w8, w8, #0x20
  406db8:	cmp	w8, #0x20
  406dbc:	b.ne	406da8 <clear@@Base+0x3c88>  // b.any
  406dc0:	ldr	x24, [x21, #1840]
  406dc4:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  406dc8:	add	x8, x8, #0xf30
  406dcc:	cmp	x24, x8
  406dd0:	b.eq	406e1c <clear@@Base+0x3cfc>  // b.none
  406dd4:	mov	x21, x24
  406dd8:	cset	w10, hi  // hi = pmore
  406ddc:	b.ls	406e20 <clear@@Base+0x3d00>  // b.plast
  406de0:	ldrb	w9, [x8]
  406de4:	cmp	w9, #0x20
  406de8:	b.ne	406e40 <clear@@Base+0x3d20>  // b.any
  406dec:	adrp	x9, 42f000 <winch@@Base+0x1a3dc>
  406df0:	add	x9, x9, #0xf31
  406df4:	cmp	x24, x9
  406df8:	b.eq	406e20 <clear@@Base+0x3d00>  // b.none
  406dfc:	ldrb	w10, [x9], #1
  406e00:	cmp	w10, #0x20
  406e04:	b.eq	406df4 <clear@@Base+0x3cd4>  // b.none
  406e08:	sub	x9, x9, #0x1
  406e0c:	cmp	x9, x24
  406e10:	cset	w10, cc  // cc = lo, ul, last
  406e14:	cbz	w10, 406e20 <clear@@Base+0x3d00>
  406e18:	b	406e48 <clear@@Base+0x3d28>
  406e1c:	mov	x21, xzr
  406e20:	mov	x0, x21
  406e24:	ldp	x20, x19, [sp, #80]
  406e28:	ldp	x22, x21, [sp, #64]
  406e2c:	ldp	x24, x23, [sp, #48]
  406e30:	ldp	x26, x25, [sp, #32]
  406e34:	ldp	x28, x27, [sp, #16]
  406e38:	ldp	x29, x30, [sp], #96
  406e3c:	ret
  406e40:	mov	x9, x8
  406e44:	cbz	w10, 406e20 <clear@@Base+0x3d00>
  406e48:	cmp	x24, x8
  406e4c:	b.ls	406f10 <clear@@Base+0x3df0>  // b.plast
  406e50:	adrp	x10, 42e000 <winch@@Base+0x193dc>
  406e54:	adrp	x11, 42e000 <winch@@Base+0x193dc>
  406e58:	ldrb	w25, [x10, #1116]
  406e5c:	ldrb	w27, [x11, #1112]
  406e60:	mov	x10, #0xffffffff00000000    	// #-4294967296
  406e64:	add	x10, x10, x20, lsl #32
  406e68:	adrp	x23, 42f000 <winch@@Base+0x1a3dc>
  406e6c:	mov	w8, wzr
  406e70:	mov	w26, wzr
  406e74:	sxtw	x22, w20
  406e78:	asr	x28, x10, #32
  406e7c:	add	x23, x23, #0xf30
  406e80:	mov	x21, x9
  406e84:	b	406e98 <clear@@Base+0x3d78>
  406e88:	mov	w8, wzr
  406e8c:	add	x23, x23, #0x1
  406e90:	cmp	x23, x24
  406e94:	b.cs	406e20 <clear@@Base+0x3d00>  // b.hs, b.nlast
  406e98:	cbnz	w8, 406e88 <clear@@Base+0x3d68>
  406e9c:	cmp	w20, #0x1
  406ea0:	b.lt	406ec4 <clear@@Base+0x3da4>  // b.tstop
  406ea4:	add	x8, x23, x22
  406ea8:	cmp	x8, x24
  406eac:	b.cs	406ec4 <clear@@Base+0x3da4>  // b.hs, b.nlast
  406eb0:	mov	x0, x23
  406eb4:	mov	x1, x19
  406eb8:	mov	x2, x22
  406ebc:	bl	4019e0 <strncmp@plt>
  406ec0:	cbz	w0, 406ef0 <clear@@Base+0x3dd0>
  406ec4:	ldrb	w9, [x23]
  406ec8:	cbz	w26, 406edc <clear@@Base+0x3dbc>
  406ecc:	cmp	w9, w25
  406ed0:	mov	w8, wzr
  406ed4:	csel	w26, wzr, w26, eq  // eq = none
  406ed8:	b	406e8c <clear@@Base+0x3d6c>
  406edc:	cmp	w9, w27
  406ee0:	b.ne	406efc <clear@@Base+0x3ddc>  // b.any
  406ee4:	mov	w8, wzr
  406ee8:	mov	w26, #0x1                   	// #1
  406eec:	b	406e8c <clear@@Base+0x3d6c>
  406ef0:	add	x23, x23, x28
  406ef4:	mov	w8, #0x1                   	// #1
  406ef8:	b	406e8c <clear@@Base+0x3d6c>
  406efc:	cmp	w9, #0x20
  406f00:	mov	w26, wzr
  406f04:	mov	w8, wzr
  406f08:	csinc	x21, x21, x23, ne  // ne = any
  406f0c:	b	406e8c <clear@@Base+0x3d6c>
  406f10:	mov	x21, x9
  406f14:	b	406e20 <clear@@Base+0x3d00>
  406f18:	stp	x29, x30, [sp, #-96]!
  406f1c:	stp	x28, x27, [sp, #16]
  406f20:	stp	x26, x25, [sp, #32]
  406f24:	stp	x24, x23, [sp, #48]
  406f28:	stp	x22, x21, [sp, #64]
  406f2c:	stp	x20, x19, [sp, #80]
  406f30:	mov	x29, sp
  406f34:	sub	sp, sp, #0x820
  406f38:	mov	x19, x1
  406f3c:	mov	x20, x0
  406f40:	stp	w3, w2, [x29, #-16]
  406f44:	bl	405e28 <clear@@Base+0x2d08>
  406f48:	cbz	x0, 406fd8 <clear@@Base+0x3eb8>
  406f4c:	adrp	x1, 416000 <winch@@Base+0x13dc>
  406f50:	add	x1, x1, #0x18a
  406f54:	mov	x22, x0
  406f58:	bl	401990 <fopen@plt>
  406f5c:	mov	x21, x0
  406f60:	mov	x0, x22
  406f64:	bl	401b20 <free@plt>
  406f68:	cbz	x21, 406fd8 <clear@@Base+0x3eb8>
  406f6c:	add	x0, sp, #0x10
  406f70:	mov	w1, #0x800                 	// #2048
  406f74:	mov	x2, x21
  406f78:	bl	4018a0 <fgets_unlocked@plt>
  406f7c:	cbz	x0, 406fd0 <clear@@Base+0x3eb0>
  406f80:	mov	x8, #0x6c2e                	// #27694
  406f84:	ldp	x9, x10, [sp, #16]
  406f88:	mov	x11, #0x7473                	// #29811
  406f8c:	movk	x8, #0x7365, lsl #16
  406f90:	movk	x11, #0x726f, lsl #16
  406f94:	ldur	x12, [sp, #27]
  406f98:	mov	x13, #0x7972                	// #31090
  406f9c:	movk	x8, #0x2d73, lsl #32
  406fa0:	movk	x11, #0x2d79, lsl #32
  406fa4:	movk	x13, #0x662d, lsl #16
  406fa8:	movk	x8, #0x6968, lsl #48
  406fac:	movk	x11, #0x6966, lsl #48
  406fb0:	movk	x13, #0x6c69, lsl #32
  406fb4:	movk	x13, #0x3a65, lsl #48
  406fb8:	eor	x8, x9, x8
  406fbc:	eor	x9, x10, x11
  406fc0:	eor	x10, x12, x13
  406fc4:	orr	x8, x8, x9
  406fc8:	orr	x8, x8, x10
  406fcc:	cbz	x8, 406ff8 <clear@@Base+0x3ed8>
  406fd0:	mov	x0, x21
  406fd4:	bl	401940 <fclose@plt>
  406fd8:	add	sp, sp, #0x820
  406fdc:	ldp	x20, x19, [sp, #80]
  406fe0:	ldp	x22, x21, [sp, #64]
  406fe4:	ldp	x24, x23, [sp, #48]
  406fe8:	ldp	x26, x25, [sp, #32]
  406fec:	ldp	x28, x27, [sp, #16]
  406ff0:	ldp	x29, x30, [sp], #96
  406ff4:	ret
  406ff8:	add	x0, sp, #0x10
  406ffc:	mov	w1, #0x800                 	// #2048
  407000:	mov	x2, x21
  407004:	add	x22, sp, #0x10
  407008:	bl	4018a0 <fgets_unlocked@plt>
  40700c:	cbz	x0, 406fd0 <clear@@Base+0x3eb0>
  407010:	mov	x26, #0x732e                	// #29486
  407014:	movk	x26, #0x6165, lsl #16
  407018:	orr	x8, x22, #0x1
  40701c:	movk	x26, #0x6372, lsl #32
  407020:	mov	w27, #0x732e                	// #29486
  407024:	mov	w28, #0x6c65                	// #27749
  407028:	mov	w22, #0x6d2e                	// #27950
  40702c:	mov	x24, xzr
  407030:	mov	x23, xzr
  407034:	movk	x26, #0x68, lsl #48
  407038:	movk	w27, #0x6568, lsl #16
  40703c:	movk	w28, #0x6c, lsl #16
  407040:	movk	w22, #0x7261, lsl #16
  407044:	mov	w25, #0x6b                  	// #107
  407048:	str	x8, [sp, #8]
  40704c:	b	407070 <clear@@Base+0x3f50>
  407050:	adrp	x23, 42e000 <winch@@Base+0x193dc>
  407054:	sub	x24, x29, #0xc
  407058:	add	x23, x23, #0x460
  40705c:	add	x0, sp, #0x10
  407060:	mov	w1, #0x800                 	// #2048
  407064:	mov	x2, x21
  407068:	bl	4018a0 <fgets_unlocked@plt>
  40706c:	cbz	x0, 406fd0 <clear@@Base+0x3eb0>
  407070:	add	x8, sp, #0x10
  407074:	ldrb	w9, [x8]
  407078:	cbz	w9, 4070a0 <clear@@Base+0x3f80>
  40707c:	cmp	w9, #0xd
  407080:	b.eq	40709c <clear@@Base+0x3f7c>  // b.none
  407084:	cmp	w9, #0xa
  407088:	b.eq	40709c <clear@@Base+0x3f7c>  // b.none
  40708c:	add	x8, x8, #0x1
  407090:	ldrb	w9, [x8]
  407094:	cbnz	w9, 40707c <clear@@Base+0x3f5c>
  407098:	b	4070a0 <clear@@Base+0x3f80>
  40709c:	strb	wzr, [x8]
  4070a0:	ldr	x8, [sp, #16]
  4070a4:	cmp	x8, x26
  4070a8:	b.eq	407050 <clear@@Base+0x3f30>  // b.none
  4070ac:	ldr	w8, [sp, #16]
  4070b0:	ldur	w9, [sp, #19]
  4070b4:	eor	w8, w8, w27
  4070b8:	eor	w9, w9, w28
  4070bc:	orr	w8, w8, w9
  4070c0:	cbz	w8, 40710c <clear@@Base+0x3fec>
  4070c4:	ldr	w8, [sp, #16]
  4070c8:	ldrh	w9, [sp, #20]
  4070cc:	eor	w8, w8, w22
  4070d0:	eor	w9, w9, w25
  4070d4:	orr	w8, w8, w9
  4070d8:	cbz	w8, 40711c <clear@@Base+0x3ffc>
  4070dc:	ldrb	w8, [sp, #16]
  4070e0:	cmp	w8, #0x6d
  4070e4:	b.eq	407124 <clear@@Base+0x4004>  // b.none
  4070e8:	cmp	w8, #0x22
  4070ec:	b.ne	40705c <clear@@Base+0x3f3c>  // b.any
  4070f0:	cbz	x23, 40705c <clear@@Base+0x3f3c>
  4070f4:	cbz	x24, 407134 <clear@@Base+0x4014>
  4070f8:	ldr	w8, [x24]
  4070fc:	subs	w8, w8, #0x1
  407100:	b.lt	407134 <clear@@Base+0x4014>  // b.tstop
  407104:	str	w8, [x24]
  407108:	b	40705c <clear@@Base+0x3f3c>
  40710c:	adrp	x23, 42e000 <winch@@Base+0x193dc>
  407110:	sub	x24, x29, #0x10
  407114:	add	x23, x23, #0x4c0
  407118:	b	40705c <clear@@Base+0x3f3c>
  40711c:	mov	x23, xzr
  407120:	b	40705c <clear@@Base+0x3f3c>
  407124:	add	x2, sp, #0x10
  407128:	mov	x0, x19
  40712c:	mov	x1, xzr
  407130:	b	407140 <clear@@Base+0x4020>
  407134:	ldr	x2, [sp, #8]
  407138:	mov	x0, x19
  40713c:	mov	x1, x23
  407140:	blr	x20
  407144:	b	40705c <clear@@Base+0x3f3c>
  407148:	stp	x29, x30, [sp, #-48]!
  40714c:	stp	x22, x21, [sp, #16]
  407150:	stp	x20, x19, [sp, #32]
  407154:	ldr	x21, [x0]
  407158:	mov	x29, sp
  40715c:	ldr	x2, [x21, #24]
  407160:	add	x22, x21, #0x20
  407164:	cbz	x2, 4071a4 <clear@@Base+0x4084>
  407168:	adrp	x20, 416000 <winch@@Base+0x13dc>
  40716c:	mov	x19, x1
  407170:	add	x20, x20, #0x670
  407174:	b	407188 <clear@@Base+0x4068>
  407178:	ldr	x21, [x21]
  40717c:	ldr	x2, [x21, #24]
  407180:	add	x22, x21, #0x20
  407184:	cbz	x2, 4071a4 <clear@@Base+0x4084>
  407188:	ldr	w8, [x21, #32]
  40718c:	cbz	w8, 407178 <clear@@Base+0x4058>
  407190:	mov	x0, x19
  407194:	mov	x1, x20
  407198:	bl	401c80 <fprintf@plt>
  40719c:	str	wzr, [x22]
  4071a0:	b	407178 <clear@@Base+0x4058>
  4071a4:	str	wzr, [x22]
  4071a8:	ldp	x20, x19, [sp, #32]
  4071ac:	ldp	x22, x21, [sp, #16]
  4071b0:	ldp	x29, x30, [sp], #48
  4071b4:	ret
  4071b8:	adrp	x8, 42e000 <winch@@Base+0x193dc>
  4071bc:	add	x8, x8, #0x460
  4071c0:	cmp	x0, x8
  4071c4:	b.eq	4071dc <clear@@Base+0x40bc>  // b.none
  4071c8:	adrp	x8, 42e000 <winch@@Base+0x193dc>
  4071cc:	add	x8, x8, #0x4c0
  4071d0:	cmp	x0, x8
  4071d4:	b.eq	4071e8 <clear@@Base+0x40c8>  // b.none
  4071d8:	ret
  4071dc:	adrp	x2, 416000 <winch@@Base+0x13dc>
  4071e0:	add	x2, x2, #0x636
  4071e4:	b	4071f0 <clear@@Base+0x40d0>
  4071e8:	adrp	x2, 416000 <winch@@Base+0x13dc>
  4071ec:	add	x2, x2, #0x63e
  4071f0:	stp	x29, x30, [sp, #-16]!
  4071f4:	adrp	x8, 419000 <winch@@Base+0x43dc>
  4071f8:	add	x8, x8, #0xf56
  4071fc:	mov	x0, x1
  407200:	mov	x1, x8
  407204:	mov	x29, sp
  407208:	bl	401c80 <fprintf@plt>
  40720c:	ldp	x29, x30, [sp], #16
  407210:	ret
  407214:	adrp	x8, 430000 <PC+0x7d0>
  407218:	ldr	w8, [x8, #1952]
  40721c:	cmp	w8, #0x0
  407220:	cset	w9, ne  // ne = any
  407224:	cmp	w8, #0x16
  407228:	cset	w8, ne  // ne = any
  40722c:	and	w0, w9, w8
  407230:	ret
  407234:	sub	sp, sp, #0x20
  407238:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  40723c:	adrp	x0, 416000 <winch@@Base+0x13dc>
  407240:	add	x8, x8, #0x818
  407244:	add	x0, x0, #0x803
  407248:	add	x1, sp, #0x8
  40724c:	stp	x29, x30, [sp, #16]
  407250:	add	x29, sp, #0x10
  407254:	str	x8, [sp, #8]
  407258:	bl	411f80 <error@@Base>
  40725c:	ldp	x29, x30, [sp, #16]
  407260:	add	sp, sp, #0x20
  407264:	ret
  407268:	stp	x29, x30, [sp, #-16]!
  40726c:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  407270:	ldr	x0, [x8, #2160]
  407274:	adrp	x1, 41a000 <winch@@Base+0x53dc>
  407278:	adrp	x2, 407000 <clear@@Base+0x3ee0>
  40727c:	adrp	x3, 407000 <clear@@Base+0x3ee0>
  407280:	add	x1, x1, #0x180
  407284:	add	x2, x2, #0x3a0
  407288:	add	x3, x3, #0x3f4
  40728c:	mov	x29, sp
  407290:	bl	40729c <clear@@Base+0x417c>
  407294:	ldp	x29, x30, [sp], #16
  407298:	ret
  40729c:	sub	sp, sp, #0xd0
  4072a0:	stp	x29, x30, [sp, #128]
  4072a4:	str	x25, [sp, #144]
  4072a8:	stp	x24, x23, [sp, #160]
  4072ac:	stp	x22, x21, [sp, #176]
  4072b0:	stp	x20, x19, [sp, #192]
  4072b4:	add	x29, sp, #0x80
  4072b8:	mov	x19, x3
  4072bc:	mov	x21, x2
  4072c0:	mov	x20, x1
  4072c4:	mov	x22, x0
  4072c8:	blr	x2
  4072cc:	cbz	x22, 407384 <clear@@Base+0x4264>
  4072d0:	ldrb	w8, [x22]
  4072d4:	cbz	w8, 407384 <clear@@Base+0x4264>
  4072d8:	str	x0, [sp]
  4072dc:	ldrb	w8, [x22]
  4072e0:	cmp	x0, x8
  4072e4:	b.ne	407328 <clear@@Base+0x4208>  // b.any
  4072e8:	mov	x8, sp
  4072ec:	mov	x23, xzr
  4072f0:	add	x22, x22, #0x1
  4072f4:	add	x24, x8, #0x8
  4072f8:	ldrb	w8, [x22, x23]
  4072fc:	cbz	w8, 407354 <clear@@Base+0x4234>
  407300:	add	x25, x23, #0x1
  407304:	blr	x21
  407308:	cmp	x23, #0x7d
  40730c:	str	x0, [x24, x23, lsl #3]
  407310:	b.hi	40732c <clear@@Base+0x420c>  // b.pmore
  407314:	ldrb	w8, [x22, x23]
  407318:	mov	x23, x25
  40731c:	cmp	x0, x8
  407320:	b.eq	4072f8 <clear@@Base+0x41d8>  // b.none
  407324:	b	40732c <clear@@Base+0x420c>
  407328:	mov	w25, wzr
  40732c:	cmp	w25, #0x1
  407330:	b.lt	40734c <clear@@Base+0x422c>  // b.tstop
  407334:	mov	w20, w25
  407338:	mov	x21, sp
  40733c:	ldr	x0, [x21, x20, lsl #3]
  407340:	blr	x19
  407344:	subs	x20, x20, #0x1
  407348:	b.gt	40733c <clear@@Base+0x421c>
  40734c:	ldr	x0, [sp]
  407350:	b	407384 <clear@@Base+0x4264>
  407354:	mov	x0, x20
  407358:	bl	401830 <strlen@plt>
  40735c:	sub	w21, w0, #0x1
  407360:	cmp	w21, #0x1
  407364:	b.lt	407380 <clear@@Base+0x4260>  // b.tstop
  407368:	add	x22, x20, w21, sxtw
  40736c:	ldrb	w0, [x22], #-1
  407370:	blr	x19
  407374:	sub	w21, w21, #0x1
  407378:	cmp	w21, #0x0
  40737c:	b.gt	40736c <clear@@Base+0x424c>
  407380:	ldrb	w0, [x20]
  407384:	ldp	x20, x19, [sp, #192]
  407388:	ldp	x22, x21, [sp, #176]
  40738c:	ldp	x24, x23, [sp, #160]
  407390:	ldr	x25, [sp, #144]
  407394:	ldp	x29, x30, [sp, #128]
  407398:	add	sp, sp, #0xd0
  40739c:	ret
  4073a0:	stp	x29, x30, [sp, #-32]!
  4073a4:	adrp	x8, 430000 <PC+0x7d0>
  4073a8:	ldr	x0, [x8, #1960]
  4073ac:	str	x19, [sp, #16]
  4073b0:	mov	x29, sp
  4073b4:	cbz	x0, 4073dc <clear@@Base+0x42bc>
  4073b8:	ldp	x9, x19, [x0]
  4073bc:	str	x9, [x8, #1960]
  4073c0:	bl	401b20 <free@plt>
  4073c4:	mov	w8, #0x40000000            	// #1073741824
  4073c8:	cmp	x19, x8
  4073cc:	b.ne	4073e4 <clear@@Base+0x42c4>  // b.any
  4073d0:	bl	408908 <clear@@Base+0x57e8>
  4073d4:	mov	x19, x0
  4073d8:	b	4073e4 <clear@@Base+0x42c4>
  4073dc:	bl	415c08 <winch@@Base+0xfe4>
  4073e0:	sxtw	x19, w0
  4073e4:	mov	x0, x19
  4073e8:	ldr	x19, [sp, #16]
  4073ec:	ldp	x29, x30, [sp], #32
  4073f0:	ret
  4073f4:	stp	x29, x30, [sp, #-32]!
  4073f8:	str	x19, [sp, #16]
  4073fc:	mov	x19, x0
  407400:	mov	w0, #0x1                   	// #1
  407404:	mov	w1, #0x10                  	// #16
  407408:	mov	x29, sp
  40740c:	bl	402208 <setlocale@plt+0x548>
  407410:	adrp	x8, 430000 <PC+0x7d0>
  407414:	ldr	x9, [x8, #1960]
  407418:	stp	x9, x19, [x0]
  40741c:	ldr	x19, [sp, #16]
  407420:	str	x0, [x8, #1960]
  407424:	ldp	x29, x30, [sp], #32
  407428:	ret
  40742c:	stp	x29, x30, [sp, #-32]!
  407430:	stp	x20, x19, [sp, #16]
  407434:	mov	x29, sp
  407438:	mov	x19, x0
  40743c:	bl	401830 <strlen@plt>
  407440:	add	x8, x19, x0
  407444:	sub	x20, x8, #0x1
  407448:	cmp	x20, x19
  40744c:	b.cc	407460 <clear@@Base+0x4340>  // b.lo, b.ul, b.last
  407450:	ldrb	w0, [x20], #-1
  407454:	bl	4073f4 <clear@@Base+0x42d4>
  407458:	cmp	x20, x19
  40745c:	b.cs	407450 <clear@@Base+0x4330>  // b.hs, b.nlast
  407460:	ldp	x20, x19, [sp, #16]
  407464:	ldp	x29, x30, [sp], #32
  407468:	ret
  40746c:	stp	x29, x30, [sp, #-32]!
  407470:	str	x19, [sp, #16]
  407474:	mov	x29, sp
  407478:	bl	407268 <clear@@Base+0x4148>
  40747c:	sxtw	x19, w0
  407480:	mov	x0, x19
  407484:	bl	4073f4 <clear@@Base+0x42d4>
  407488:	mov	x0, x19
  40748c:	ldr	x19, [sp, #16]
  407490:	ldp	x29, x30, [sp], #32
  407494:	ret
  407498:	sub	sp, sp, #0x80
  40749c:	adrp	x9, 434000 <PC+0x47d0>
  4074a0:	ldr	w9, [x9, #384]
  4074a4:	stp	x22, x21, [sp, #96]
  4074a8:	adrp	x22, 430000 <PC+0x7d0>
  4074ac:	mov	w8, #0x1                   	// #1
  4074b0:	str	w8, [x22, #1968]
  4074b4:	add	w8, w9, #0x1
  4074b8:	cmp	w8, #0x0
  4074bc:	add	w8, w9, #0x2
  4074c0:	stp	x28, x27, [sp, #48]
  4074c4:	adrp	x28, 416000 <winch@@Base+0x13dc>
  4074c8:	csinc	w8, w8, w9, lt  // lt = tstop
  4074cc:	stp	x26, x25, [sp, #64]
  4074d0:	stp	x24, x23, [sp, #80]
  4074d4:	stp	x20, x19, [sp, #112]
  4074d8:	adrp	x10, 434000 <PC+0x47d0>
  4074dc:	mov	w20, #0x65                  	// #101
  4074e0:	adrp	x24, 430000 <PC+0x7d0>
  4074e4:	adrp	x25, 430000 <PC+0x7d0>
  4074e8:	adrp	x26, 434000 <PC+0x47d0>
  4074ec:	adrp	x27, 430000 <PC+0x7d0>
  4074f0:	add	x28, x28, #0x676
  4074f4:	asr	w8, w8, #1
  4074f8:	adrp	x23, 434000 <PC+0x47d0>
  4074fc:	stp	x29, x30, [sp, #32]
  407500:	add	x29, sp, #0x20
  407504:	str	w8, [x10, #360]
  407508:	b	407520 <clear@@Base+0x4400>
  40750c:	bl	403068 <setlocale@plt+0x13a8>
  407510:	bl	4053c4 <clear@@Base+0x22a4>
  407514:	bl	408208 <clear@@Base+0x50e8>
  407518:	ldr	w8, [x26, #696]
  40751c:	cbz	w8, 407550 <clear@@Base+0x4430>
  407520:	bl	4081e4 <clear@@Base+0x50c4>
  407524:	bl	4056d8 <clear@@Base+0x25b8>
  407528:	ldr	w8, [x26, #696]
  40752c:	str	xzr, [x24, #1976]
  407530:	str	xzr, [x25, #1984]
  407534:	cbz	w8, 40750c <clear@@Base+0x43ec>
  407538:	bl	414d9c <winch@@Base+0x178>
  40753c:	ldr	w8, [x23, #336]
  407540:	cbz	w8, 40750c <clear@@Base+0x43ec>
  407544:	mov	w0, #0xffffffff            	// #-1
  407548:	bl	402190 <setlocale@plt+0x4d0>
  40754c:	b	40750c <clear@@Base+0x43ec>
  407550:	cmp	w20, #0x65
  407554:	b.ne	407560 <clear@@Base+0x4440>  // b.any
  407558:	bl	407268 <clear@@Base+0x4148>
  40755c:	mov	w19, w0
  407560:	ldr	w8, [x26, #696]
  407564:	cbnz	w8, 407520 <clear@@Base+0x4400>
  407568:	cmp	w20, #0x65
  40756c:	mov	w21, w20
  407570:	b.ne	4075e8 <clear@@Base+0x44c8>  // b.any
  407574:	ldr	w8, [x27, #1952]
  407578:	cbz	w8, 407594 <clear@@Base+0x4474>
  40757c:	mov	w0, w19
  407580:	bl	408314 <clear@@Base+0x51f4>
  407584:	cmp	w0, #0x2
  407588:	b.eq	407790 <clear@@Base+0x4670>  // b.none
  40758c:	cmp	w0, #0x1
  407590:	b.eq	4077d4 <clear@@Base+0x46b4>  // b.none
  407594:	ldr	w8, [x27, #1952]
  407598:	cbz	w8, 4075bc <clear@@Base+0x449c>
  40759c:	mov	w0, w19
  4075a0:	bl	405728 <clear@@Base+0x2608>
  4075a4:	cmp	w0, #0x1
  4075a8:	b.eq	4077dc <clear@@Base+0x46bc>  // b.none
  4075ac:	bl	405538 <clear@@Base+0x2418>
  4075b0:	cbz	w0, 4077e4 <clear@@Base+0x46c4>
  4075b4:	bl	405c2c <clear@@Base+0x2b0c>
  4075b8:	b	4075c8 <clear@@Base+0x44a8>
  4075bc:	sub	x0, x29, #0xc
  4075c0:	sturb	w19, [x29, #-12]
  4075c4:	sturb	wzr, [x29, #-11]
  4075c8:	sub	x1, x29, #0x8
  4075cc:	stur	xzr, [x29, #-8]
  4075d0:	bl	40939c <clear@@Base+0x627c>
  4075d4:	ldur	x8, [x29, #-8]
  4075d8:	mov	w21, w0
  4075dc:	cbz	x8, 4075e8 <clear@@Base+0x44c8>
  4075e0:	mov	x0, x8
  4075e4:	bl	40742c <clear@@Base+0x430c>
  4075e8:	cmp	w21, #0x16
  4075ec:	b.eq	4075f4 <clear@@Base+0x44d4>  // b.none
  4075f0:	bl	4053c4 <clear@@Base+0x22a4>
  4075f4:	sub	w8, w21, #0x2
  4075f8:	cmp	w8, #0x63
  4075fc:	b.hi	407e2c <clear@@Base+0x4d0c>  // b.pmore
  407600:	adr	x9, 407520 <clear@@Base+0x4400>
  407604:	ldrh	w10, [x28, x8, lsl #1]
  407608:	add	x9, x9, x10, lsl #2
  40760c:	mov	w20, w21
  407610:	br	x9
  407614:	adrp	x1, 416000 <winch@@Base+0x13dc>
  407618:	add	x1, x1, #0x912
  40761c:	mov	w0, w21
  407620:	b	407694 <clear@@Base+0x4574>
  407624:	ldr	x8, [x24, #1976]
  407628:	mov	w9, #0x2                   	// #2
  40762c:	b	4076a4 <clear@@Base+0x4584>
  407630:	adrp	x1, 416000 <winch@@Base+0x13dc>
  407634:	add	x1, x1, #0x61e
  407638:	mov	w0, #0x6                   	// #6
  40763c:	mov	w3, #0x1                   	// #1
  407640:	mov	x2, xzr
  407644:	bl	40840c <clear@@Base+0x52ec>
  407648:	b	407798 <clear@@Base+0x4678>
  40764c:	adrp	x8, 430000 <PC+0x7d0>
  407650:	adrp	x9, 430000 <PC+0x7d0>
  407654:	str	wzr, [x8, #2016]
  407658:	strb	wzr, [x9, #2020]
  40765c:	bl	4087f4 <clear@@Base+0x56d4>
  407660:	b	407790 <clear@@Base+0x4670>
  407664:	adrp	x8, 434000 <PC+0x47d0>
  407668:	ldr	w8, [x8, #340]
  40766c:	cbnz	w8, 407b84 <clear@@Base+0x4a64>
  407670:	adrp	x8, 42e000 <winch@@Base+0x193dc>
  407674:	ldr	x2, [x8, #1208]
  407678:	adrp	x1, 416000 <winch@@Base+0x13dc>
  40767c:	add	x1, x1, #0x80b
  407680:	mov	w0, #0x9                   	// #9
  407684:	b	407788 <clear@@Base+0x4668>
  407688:	adrp	x1, 416000 <winch@@Base+0x13dc>
  40768c:	add	x1, x1, #0x8e4
  407690:	mov	w0, #0xa                   	// #10
  407694:	mov	x2, xzr
  407698:	b	407788 <clear@@Base+0x4668>
  40769c:	ldr	x8, [x24, #1976]
  4076a0:	mov	w9, #0x1                   	// #1
  4076a4:	cmp	x8, #0x0
  4076a8:	str	w9, [x22, #1968]
  4076ac:	b.gt	4076b8 <clear@@Base+0x4598>
  4076b0:	mov	w8, #0x1                   	// #1
  4076b4:	str	x8, [x24, #1976]
  4076b8:	bl	408564 <clear@@Base+0x5444>
  4076bc:	b	407790 <clear@@Base+0x4670>
  4076c0:	ldr	w8, [x27, #1952]
  4076c4:	cmp	w8, #0x16
  4076c8:	b.eq	407790 <clear@@Base+0x4670>  // b.none
  4076cc:	bl	4053c4 <clear@@Base+0x22a4>
  4076d0:	adrp	x1, 416000 <winch@@Base+0x13dc>
  4076d4:	add	x1, x1, #0x91e
  4076d8:	mov	w0, #0x16                  	// #22
  4076dc:	mov	w3, #0x1                   	// #1
  4076e0:	mov	x2, xzr
  4076e4:	bl	40840c <clear@@Base+0x52ec>
  4076e8:	mov	w0, w19
  4076ec:	bl	405728 <clear@@Base+0x2608>
  4076f0:	b	407790 <clear@@Base+0x4670>
  4076f4:	adrp	x8, 434000 <PC+0x47d0>
  4076f8:	ldr	w8, [x8, #340]
  4076fc:	cbnz	w8, 407b84 <clear@@Base+0x4a64>
  407700:	adrp	x8, 42e000 <winch@@Base+0x193dc>
  407704:	ldr	x2, [x8, #1256]
  407708:	adrp	x1, 416000 <winch@@Base+0x13dc>
  40770c:	add	x1, x1, #0x871
  407710:	mov	w0, #0x1b                  	// #27
  407714:	b	407788 <clear@@Base+0x4668>
  407718:	adrp	x8, 434000 <PC+0x47d0>
  40771c:	ldr	w8, [x8, #340]
  407720:	cbnz	w8, 407b84 <clear@@Base+0x4a64>
  407724:	adrp	x1, 416000 <winch@@Base+0x13dc>
  407728:	add	x1, x1, #0x90a
  40772c:	mov	w0, #0x25                  	// #37
  407730:	mov	x2, xzr
  407734:	mov	w3, wzr
  407738:	bl	40840c <clear@@Base+0x52ec>
  40773c:	bl	407268 <clear@@Base+0x4148>
  407740:	mov	w19, w0
  407744:	bl	4088b4 <clear@@Base+0x5794>
  407748:	cbnz	w0, 4077ec <clear@@Base+0x46cc>
  40774c:	mov	w0, w19
  407750:	bl	4088f0 <clear@@Base+0x57d0>
  407754:	cmp	w0, #0x0
  407758:	mov	w8, #0x2e                  	// #46
  40775c:	csel	w19, w19, w8, eq  // eq = none
  407760:	mov	w0, w19
  407764:	bl	40f778 <clear@@Base+0xc658>
  407768:	cbnz	w0, 4077f4 <clear@@Base+0x46d4>
  40776c:	adrp	x8, 42e000 <winch@@Base+0x193dc>
  407770:	ldr	x2, [x8, #1256]
  407774:	adrp	x8, 430000 <PC+0x7d0>
  407778:	adrp	x1, 416000 <winch@@Base+0x13dc>
  40777c:	strb	w19, [x8, #2024]
  407780:	add	x1, x1, #0x871
  407784:	mov	w0, #0x25                  	// #37
  407788:	mov	w3, wzr
  40778c:	bl	40840c <clear@@Base+0x52ec>
  407790:	bl	407268 <clear@@Base+0x4148>
  407794:	mov	w19, w0
  407798:	ldr	w8, [x26, #696]
  40779c:	mov	w20, #0x65                  	// #101
  4077a0:	cbz	w8, 407568 <clear@@Base+0x4448>
  4077a4:	b	407520 <clear@@Base+0x4400>
  4077a8:	adrp	x8, 430000 <PC+0x7d0>
  4077ac:	mov	w9, #0x1                   	// #1
  4077b0:	adrp	x10, 430000 <PC+0x7d0>
  4077b4:	str	w9, [x8, #2016]
  4077b8:	strb	wzr, [x10, #2020]
  4077bc:	bl	4087f4 <clear@@Base+0x56d4>
  4077c0:	b	407790 <clear@@Base+0x4670>
  4077c4:	mov	w8, #0x2001                	// #8193
  4077c8:	str	w8, [x22, #1968]
  4077cc:	bl	408564 <clear@@Base+0x5444>
  4077d0:	b	407790 <clear@@Base+0x4670>
  4077d4:	mov	w20, #0x65                  	// #101
  4077d8:	b	407520 <clear@@Base+0x4400>
  4077dc:	mov	w20, #0x65                  	// #101
  4077e0:	b	407520 <clear@@Base+0x4400>
  4077e4:	mov	w20, #0x65                  	// #101
  4077e8:	b	407520 <clear@@Base+0x4400>
  4077ec:	mov	w20, #0x65                  	// #101
  4077f0:	b	407520 <clear@@Base+0x4400>
  4077f4:	mov	w20, #0x65                  	// #101
  4077f8:	b	407520 <clear@@Base+0x4400>
  4077fc:	bl	4045a0 <clear@@Base+0x1480>
  407800:	mov	w20, #0x65                  	// #101
  407804:	tbnz	w0, #3, 407520 <clear@@Base+0x4400>
  407808:	adrp	x1, 416000 <winch@@Base+0x13dc>
  40780c:	add	x1, x1, #0x8e6
  407810:	mov	w0, #0x1a                  	// #26
  407814:	mov	x2, xzr
  407818:	mov	w3, wzr
  40781c:	bl	40840c <clear@@Base+0x52ec>
  407820:	bl	407268 <clear@@Base+0x4148>
  407824:	mov	w19, w0
  407828:	bl	4088b4 <clear@@Base+0x5794>
  40782c:	mov	w20, #0x65                  	// #101
  407830:	cbnz	w0, 407520 <clear@@Base+0x4400>
  407834:	mov	w0, w19
  407838:	bl	4088f0 <clear@@Base+0x57d0>
  40783c:	mov	w20, #0x65                  	// #101
  407840:	cbnz	w0, 407520 <clear@@Base+0x4400>
  407844:	cmp	w21, #0x3f
  407848:	csetm	w1, eq  // eq = none
  40784c:	mov	w0, w19
  407850:	bl	40f8a0 <clear@@Base+0xc780>
  407854:	b	4078a0 <clear@@Base+0x4780>
  407858:	ldr	x8, [x24, #1976]
  40785c:	cmp	x8, #0x0
  407860:	b.gt	40786c <clear@@Base+0x474c>
  407864:	mov	w8, #0x1                   	// #1
  407868:	str	x8, [x24, #1976]
  40786c:	bl	408450 <clear@@Base+0x5330>
  407870:	ldr	w0, [x24, #1976]
  407874:	b	407f94 <clear@@Base+0x4e74>
  407878:	ldr	x8, [x24, #1976]
  40787c:	adrp	x20, 434000 <PC+0x47d0>
  407880:	cmp	x8, #0x1
  407884:	b.lt	40788c <clear@@Base+0x476c>  // b.tstop
  407888:	str	w8, [x20, #360]
  40788c:	bl	408450 <clear@@Base+0x5330>
  407890:	ldr	w0, [x20, #360]
  407894:	b	407f94 <clear@@Base+0x4e74>
  407898:	bl	408540 <clear@@Base+0x5420>
  40789c:	bl	408450 <clear@@Base+0x5330>
  4078a0:	bl	40cd20 <clear@@Base+0x9c00>
  4078a4:	mov	w20, #0x65                  	// #101
  4078a8:	b	407520 <clear@@Base+0x4400>
  4078ac:	ldr	x8, [x24, #1976]
  4078b0:	cmp	x8, #0x0
  4078b4:	b.gt	4078c0 <clear@@Base+0x47a0>
  4078b8:	mov	w8, #0x1                   	// #1
  4078bc:	str	x8, [x24, #1976]
  4078c0:	bl	408450 <clear@@Base+0x5330>
  4078c4:	adrp	x8, 434000 <PC+0x47d0>
  4078c8:	ldr	w8, [x8, #580]
  4078cc:	cmp	w8, #0x2
  4078d0:	b.ne	4078ec <clear@@Base+0x47cc>  // b.any
  4078d4:	ldr	x8, [x24, #1976]
  4078d8:	cmp	x8, #0x2
  4078dc:	b.lt	4078ec <clear@@Base+0x47cc>  // b.tstop
  4078e0:	adrp	x8, 430000 <PC+0x7d0>
  4078e4:	ldr	x0, [x8, #1992]
  4078e8:	bl	40c9e4 <clear@@Base+0x98c4>
  4078ec:	ldr	w0, [x24, #1976]
  4078f0:	b	407f74 <clear@@Base+0x4e54>
  4078f4:	ldr	x8, [x24, #1976]
  4078f8:	adrp	x20, 434000 <PC+0x47d0>
  4078fc:	cmp	x8, #0x1
  407900:	b.lt	407908 <clear@@Base+0x47e8>  // b.tstop
  407904:	str	w8, [x20, #360]
  407908:	bl	408450 <clear@@Base+0x5330>
  40790c:	adrp	x8, 434000 <PC+0x47d0>
  407910:	ldr	w8, [x8, #580]
  407914:	cmp	w8, #0x2
  407918:	b.ne	407928 <clear@@Base+0x4808>  // b.any
  40791c:	adrp	x8, 430000 <PC+0x7d0>
  407920:	ldr	x0, [x8, #1992]
  407924:	bl	40c9e4 <clear@@Base+0x98c4>
  407928:	ldr	w0, [x20, #360]
  40792c:	b	407f74 <clear@@Base+0x4e54>
  407930:	bl	408450 <clear@@Base+0x5330>
  407934:	ldr	x0, [x24, #1976]
  407938:	cmp	x0, #0x0
  40793c:	b.gt	407ee0 <clear@@Base+0x4dc0>
  407940:	bl	40ca80 <clear@@Base+0x9960>
  407944:	mov	w20, #0x65                  	// #101
  407948:	b	407520 <clear@@Base+0x4400>
  40794c:	ldr	x8, [x24, #1976]
  407950:	cmp	x8, #0x0
  407954:	b.gt	407960 <clear@@Base+0x4840>
  407958:	mov	w8, #0x1                   	// #1
  40795c:	str	x8, [x24, #1976]
  407960:	bl	408450 <clear@@Base+0x5330>
  407964:	ldr	x0, [x24, #1976]
  407968:	b	407ee0 <clear@@Base+0x4dc0>
  40796c:	adrp	x1, 416000 <winch@@Base+0x13dc>
  407970:	add	x1, x1, #0x8fe
  407974:	mov	w0, #0x12                  	// #18
  407978:	mov	x2, xzr
  40797c:	mov	w3, wzr
  407980:	bl	40840c <clear@@Base+0x52ec>
  407984:	bl	407268 <clear@@Base+0x4148>
  407988:	mov	w19, w0
  40798c:	bl	4088b4 <clear@@Base+0x5794>
  407990:	mov	w20, #0x65                  	// #101
  407994:	cbnz	w0, 407520 <clear@@Base+0x4400>
  407998:	mov	w0, w19
  40799c:	bl	4088f0 <clear@@Base+0x57d0>
  4079a0:	mov	w20, #0x65                  	// #101
  4079a4:	cbnz	w0, 407520 <clear@@Base+0x4400>
  4079a8:	bl	408450 <clear@@Base+0x5330>
  4079ac:	mov	w0, w19
  4079b0:	bl	40fa20 <clear@@Base+0xc900>
  4079b4:	mov	w20, #0x65                  	// #101
  4079b8:	b	407520 <clear@@Base+0x4400>
  4079bc:	bl	4045a0 <clear@@Base+0x1480>
  4079c0:	mov	w20, #0x65                  	// #101
  4079c4:	tbnz	w0, #3, 407520 <clear@@Base+0x4400>
  4079c8:	bl	408450 <clear@@Base+0x5330>
  4079cc:	adrp	x8, 434000 <PC+0x47d0>
  4079d0:	adrp	x10, 434000 <PC+0x47d0>
  4079d4:	ldr	w11, [x8, #488]
  4079d8:	ldr	w12, [x10, #596]
  4079dc:	adrp	x0, 415000 <winch@@Base+0x3dc>
  4079e0:	adrp	x9, 430000 <PC+0x7d0>
  4079e4:	adrp	x13, 430000 <PC+0x7d0>
  4079e8:	add	x0, x0, #0xd89
  4079ec:	str	wzr, [x8, #488]
  4079f0:	str	w11, [x9, #2008]
  4079f4:	str	w12, [x13, #2012]
  4079f8:	str	wzr, [x10, #596]
  4079fc:	bl	409ed0 <clear@@Base+0x6db0>
  407a00:	mov	w20, #0x65                  	// #101
  407a04:	b	407520 <clear@@Base+0x4400>
  407a08:	bl	415114 <winch@@Base+0x4f0>
  407a0c:	cbz	w0, 407fa8 <clear@@Base+0x4e88>
  407a10:	adrp	x0, 416000 <winch@@Base+0x13dc>
  407a14:	add	x0, x0, #0x873
  407a18:	b	407b8c <clear@@Base+0x4a6c>
  407a1c:	ldr	x8, [x24, #1976]
  407a20:	adrp	x20, 430000 <PC+0x7d0>
  407a24:	tbz	x8, #63, 407a30 <clear@@Base+0x4910>
  407a28:	str	xzr, [x24, #1976]
  407a2c:	str	xzr, [x20, #2000]
  407a30:	ldr	x8, [x24, #1976]
  407a34:	cmp	x8, #0x64
  407a38:	b.gt	407a48 <clear@@Base+0x4928>
  407a3c:	b.ne	407a54 <clear@@Base+0x4934>  // b.any
  407a40:	ldr	x8, [x20, #2000]
  407a44:	cbz	x8, 407a54 <clear@@Base+0x4934>
  407a48:	mov	w8, #0x64                  	// #100
  407a4c:	str	x8, [x24, #1976]
  407a50:	str	xzr, [x20, #2000]
  407a54:	bl	408450 <clear@@Base+0x5330>
  407a58:	ldr	w0, [x24, #1976]
  407a5c:	ldr	x1, [x20, #2000]
  407a60:	bl	40cecc <clear@@Base+0x9dac>
  407a64:	mov	w20, #0x65                  	// #101
  407a68:	b	407520 <clear@@Base+0x4400>
  407a6c:	bl	415114 <winch@@Base+0x4f0>
  407a70:	cbz	w0, 40801c <clear@@Base+0x4efc>
  407a74:	adrp	x0, 416000 <winch@@Base+0x13dc>
  407a78:	add	x0, x0, #0x897
  407a7c:	b	407b8c <clear@@Base+0x4a6c>
  407a80:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  407a84:	ldr	x8, [x8, #2112]
  407a88:	cbz	x8, 407ac4 <clear@@Base+0x49a4>
  407a8c:	bl	4045a0 <clear@@Base+0x1480>
  407a90:	tbz	w0, #3, 407ac4 <clear@@Base+0x49a4>
  407a94:	adrp	x8, 430000 <PC+0x7d0>
  407a98:	adrp	x9, 430000 <PC+0x7d0>
  407a9c:	ldr	w8, [x8, #2008]
  407aa0:	ldr	w9, [x9, #2012]
  407aa4:	adrp	x10, 434000 <PC+0x47d0>
  407aa8:	adrp	x11, 434000 <PC+0x47d0>
  407aac:	mov	w0, #0x1                   	// #1
  407ab0:	str	w8, [x10, #488]
  407ab4:	str	w9, [x11, #596]
  407ab8:	bl	40a810 <clear@@Base+0x76f0>
  407abc:	mov	w20, #0x65                  	// #101
  407ac0:	cbz	w0, 407520 <clear@@Base+0x4400>
  407ac4:	ldur	x8, [x29, #-8]
  407ac8:	cbz	x8, 407ad4 <clear@@Base+0x49b4>
  407acc:	ldrb	w0, [x8]
  407ad0:	bl	402190 <setlocale@plt+0x4d0>
  407ad4:	mov	w0, wzr
  407ad8:	bl	402190 <setlocale@plt+0x4d0>
  407adc:	mov	w20, #0x65                  	// #101
  407ae0:	b	407520 <clear@@Base+0x4400>
  407ae4:	bl	4045a0 <clear@@Base+0x1480>
  407ae8:	mov	w20, #0x65                  	// #101
  407aec:	tbnz	w0, #3, 407520 <clear@@Base+0x4400>
  407af0:	bl	408450 <clear@@Base+0x5330>
  407af4:	bl	413150 <error@@Base+0x11d0>
  407af8:	str	x0, [sp, #8]
  407afc:	adrp	x0, 416000 <winch@@Base+0x13dc>
  407b00:	add	x0, x0, #0xc19
  407b04:	add	x1, sp, #0x8
  407b08:	b	407b90 <clear@@Base+0x4a70>
  407b0c:	ldr	x8, [x24, #1976]
  407b10:	cmp	x8, #0x0
  407b14:	b.gt	407b20 <clear@@Base+0x4a00>
  407b18:	mov	w8, #0x1                   	// #1
  407b1c:	str	x8, [x24, #1976]
  407b20:	bl	408450 <clear@@Base+0x5330>
  407b24:	adrp	x8, 434000 <PC+0x47d0>
  407b28:	ldr	w8, [x8, #580]
  407b2c:	cmp	w8, #0x2
  407b30:	b.ne	407ca8 <clear@@Base+0x4b88>  // b.any
  407b34:	ldr	x8, [x24, #1976]
  407b38:	cmp	x8, #0x2
  407b3c:	b.ge	407c9c <clear@@Base+0x4b7c>  // b.tcont
  407b40:	b	407ca8 <clear@@Base+0x4b88>
  407b44:	ldr	x8, [x24, #1976]
  407b48:	cmp	x8, #0x0
  407b4c:	b.gt	407b58 <clear@@Base+0x4a38>
  407b50:	mov	w8, #0x1                   	// #1
  407b54:	str	x8, [x24, #1976]
  407b58:	bl	408450 <clear@@Base+0x5330>
  407b5c:	ldr	w0, [x24, #1976]
  407b60:	mov	w1, #0x1                   	// #1
  407b64:	b	407f98 <clear@@Base+0x4e78>
  407b68:	bl	408450 <clear@@Base+0x5330>
  407b6c:	bl	407234 <clear@@Base+0x4114>
  407b70:	mov	w20, #0x65                  	// #101
  407b74:	b	407520 <clear@@Base+0x4400>
  407b78:	adrp	x8, 434000 <PC+0x47d0>
  407b7c:	ldr	w8, [x8, #340]
  407b80:	cbz	w8, 408070 <clear@@Base+0x4f50>
  407b84:	adrp	x0, 416000 <winch@@Base+0x13dc>
  407b88:	add	x0, x0, #0x815
  407b8c:	mov	x1, xzr
  407b90:	bl	411f80 <error@@Base>
  407b94:	mov	w20, #0x65                  	// #101
  407b98:	b	407520 <clear@@Base+0x4400>
  407b9c:	ldr	x8, [x24, #1976]
  407ba0:	cmp	x8, #0x1
  407ba4:	b.lt	407bb0 <clear@@Base+0x4a90>  // b.tstop
  407ba8:	adrp	x9, 434000 <PC+0x47d0>
  407bac:	str	w8, [x9, #500]
  407bb0:	ldr	x8, [x24, #1976]
  407bb4:	cmp	x8, #0x0
  407bb8:	b.gt	407bc8 <clear@@Base+0x4aa8>
  407bbc:	bl	410b80 <clear@@Base+0xda60>
  407bc0:	sxtw	x8, w0
  407bc4:	str	x8, [x24, #1976]
  407bc8:	bl	408450 <clear@@Base+0x5330>
  407bcc:	adrp	x8, 434000 <PC+0x47d0>
  407bd0:	ldr	w8, [x8, #580]
  407bd4:	cbz	w8, 407be4 <clear@@Base+0x4ac4>
  407bd8:	adrp	x8, 430000 <PC+0x7d0>
  407bdc:	ldr	x0, [x8, #1992]
  407be0:	bl	40c9e4 <clear@@Base+0x98c4>
  407be4:	ldr	w0, [x24, #1976]
  407be8:	mov	w2, #0x1                   	// #1
  407bec:	mov	w1, wzr
  407bf0:	b	407f7c <clear@@Base+0x4e5c>
  407bf4:	ldr	x8, [x24, #1976]
  407bf8:	cmp	x8, #0x1
  407bfc:	b.lt	407c08 <clear@@Base+0x4ae8>  // b.tstop
  407c00:	adrp	x9, 434000 <PC+0x47d0>
  407c04:	str	w8, [x9, #500]
  407c08:	ldr	x8, [x24, #1976]
  407c0c:	cmp	x8, #0x0
  407c10:	b.gt	407c20 <clear@@Base+0x4b00>
  407c14:	bl	410b80 <clear@@Base+0xda60>
  407c18:	sxtw	x8, w0
  407c1c:	str	x8, [x24, #1976]
  407c20:	bl	408450 <clear@@Base+0x5330>
  407c24:	ldr	w0, [x24, #1976]
  407c28:	mov	w2, #0x1                   	// #1
  407c2c:	mov	w1, wzr
  407c30:	b	407f9c <clear@@Base+0x4e7c>
  407c34:	ldr	x8, [x24, #1976]
  407c38:	cmp	x8, #0x0
  407c3c:	b.gt	407c48 <clear@@Base+0x4b28>
  407c40:	mov	w8, #0x1                   	// #1
  407c44:	str	x8, [x24, #1976]
  407c48:	ldr	w0, [x24, #1976]
  407c4c:	bl	40a8bc <clear@@Base+0x779c>
  407c50:	mov	w20, #0x65                  	// #101
  407c54:	cbz	w0, 407520 <clear@@Base+0x4400>
  407c58:	adrp	x0, 416000 <winch@@Base+0x13dc>
  407c5c:	add	x0, x0, #0x8d7
  407c60:	b	407b8c <clear@@Base+0x4a6c>
  407c64:	bl	4135b8 <error@@Base+0x1638>
  407c68:	mov	w20, #0x65                  	// #101
  407c6c:	b	407520 <clear@@Base+0x4400>
  407c70:	ldr	x8, [x24, #1976]
  407c74:	cmp	x8, #0x0
  407c78:	b.gt	407c88 <clear@@Base+0x4b68>
  407c7c:	bl	410b80 <clear@@Base+0xda60>
  407c80:	sxtw	x8, w0
  407c84:	str	x8, [x24, #1976]
  407c88:	bl	408450 <clear@@Base+0x5330>
  407c8c:	adrp	x8, 434000 <PC+0x47d0>
  407c90:	ldr	w8, [x8, #580]
  407c94:	cmp	w8, #0x2
  407c98:	b.ne	407ca8 <clear@@Base+0x4b88>  // b.any
  407c9c:	adrp	x8, 430000 <PC+0x7d0>
  407ca0:	ldr	x0, [x8, #1992]
  407ca4:	bl	40c9e4 <clear@@Base+0x98c4>
  407ca8:	ldr	w0, [x24, #1976]
  407cac:	mov	w1, #0x1                   	// #1
  407cb0:	b	407f78 <clear@@Base+0x4e58>
  407cb4:	ldr	x8, [x24, #1976]
  407cb8:	cmp	x8, #0x1
  407cbc:	b.lt	4080f8 <clear@@Base+0x4fd8>  // b.tstop
  407cc0:	adrp	x9, 434000 <PC+0x47d0>
  407cc4:	str	w8, [x9, #540]
  407cc8:	b	408124 <clear@@Base+0x5004>
  407ccc:	ldr	x8, [x24, #1976]
  407cd0:	cmp	x8, #0x1
  407cd4:	b.lt	40815c <clear@@Base+0x503c>  // b.tstop
  407cd8:	adrp	x9, 434000 <PC+0x47d0>
  407cdc:	str	w8, [x9, #540]
  407ce0:	b	408188 <clear@@Base+0x5068>
  407ce4:	ldr	x8, [x24, #1976]
  407ce8:	cmp	x8, #0x0
  407cec:	b.gt	407cf8 <clear@@Base+0x4bd8>
  407cf0:	mov	w8, #0x1                   	// #1
  407cf4:	str	x8, [x24, #1976]
  407cf8:	bl	408564 <clear@@Base+0x5444>
  407cfc:	bl	408450 <clear@@Base+0x5330>
  407d00:	ldr	w1, [x24, #1976]
  407d04:	mov	x0, xzr
  407d08:	mov	w2, wzr
  407d0c:	bl	40865c <clear@@Base+0x553c>
  407d10:	mov	w20, #0x65                  	// #101
  407d14:	b	407520 <clear@@Base+0x4400>
  407d18:	ldr	w8, [x22, #1968]
  407d1c:	ldr	x9, [x24, #1976]
  407d20:	orr	w8, w8, #0x200
  407d24:	cmp	x9, #0x0
  407d28:	str	w8, [x22, #1968]
  407d2c:	b.gt	407cf8 <clear@@Base+0x4bd8>
  407d30:	b	407cf0 <clear@@Base+0x4bd0>
  407d34:	ldr	w20, [x22, #1968]
  407d38:	ldr	x9, [x24, #1976]
  407d3c:	mov	w8, #0x1                   	// #1
  407d40:	tst	w20, #0x1
  407d44:	and	w10, w20, #0xfffffffc
  407d48:	cinc	w8, w8, ne  // ne = any
  407d4c:	orr	w8, w8, w10
  407d50:	b	407d74 <clear@@Base+0x4c54>
  407d54:	ldr	w20, [x22, #1968]
  407d58:	mov	w8, #0x1                   	// #1
  407d5c:	ldr	x9, [x24, #1976]
  407d60:	tst	w20, #0x1
  407d64:	and	w10, w20, #0xfffffffc
  407d68:	cinc	w8, w8, ne  // ne = any
  407d6c:	orr	w8, w10, w8
  407d70:	orr	w8, w8, #0x200
  407d74:	cmp	x9, #0x0
  407d78:	str	w8, [x22, #1968]
  407d7c:	b.gt	407d88 <clear@@Base+0x4c68>
  407d80:	mov	w8, #0x1                   	// #1
  407d84:	str	x8, [x24, #1976]
  407d88:	bl	408564 <clear@@Base+0x5444>
  407d8c:	bl	408450 <clear@@Base+0x5330>
  407d90:	ldr	w1, [x24, #1976]
  407d94:	mov	x0, xzr
  407d98:	mov	w2, wzr
  407d9c:	bl	40865c <clear@@Base+0x553c>
  407da0:	str	w20, [x22, #1968]
  407da4:	mov	w20, #0x65                  	// #101
  407da8:	b	407520 <clear@@Base+0x4400>
  407dac:	adrp	x8, 434000 <PC+0x47d0>
  407db0:	ldr	w8, [x8, #580]
  407db4:	cbz	w8, 407dc4 <clear@@Base+0x4ca4>
  407db8:	adrp	x8, 430000 <PC+0x7d0>
  407dbc:	ldr	x0, [x8, #1992]
  407dc0:	bl	40c9e4 <clear@@Base+0x98c4>
  407dc4:	mov	w0, wzr
  407dc8:	b	407ec4 <clear@@Base+0x4da4>
  407dcc:	bl	408450 <clear@@Base+0x5330>
  407dd0:	ldr	x8, [x24, #1976]
  407dd4:	tbz	x8, #63, 407ddc <clear@@Base+0x4cbc>
  407dd8:	str	xzr, [x24, #1976]
  407ddc:	adrp	x8, 434000 <PC+0x47d0>
  407de0:	ldr	x0, [x24, #1976]
  407de4:	ldr	w1, [x8, #564]
  407de8:	bl	40cdb4 <clear@@Base+0x9c94>
  407dec:	mov	w20, #0x65                  	// #101
  407df0:	b	407520 <clear@@Base+0x4400>
  407df4:	bl	4045a0 <clear@@Base+0x1480>
  407df8:	mov	w20, #0x65                  	// #101
  407dfc:	tbnz	w0, #3, 407520 <clear@@Base+0x4400>
  407e00:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  407e04:	ldr	x20, [x8, #2112]
  407e08:	mov	x0, x20
  407e0c:	bl	40c090 <clear@@Base+0x8f70>
  407e10:	cbz	x0, 407e2c <clear@@Base+0x4d0c>
  407e14:	bl	409ef4 <clear@@Base+0x6dd4>
  407e18:	cbz	w0, 4081c8 <clear@@Base+0x50a8>
  407e1c:	mov	x0, x20
  407e20:	bl	40a454 <clear@@Base+0x7334>
  407e24:	mov	w20, #0x65                  	// #101
  407e28:	b	407520 <clear@@Base+0x4400>
  407e2c:	bl	4030d8 <setlocale@plt+0x1418>
  407e30:	mov	w20, #0x65                  	// #101
  407e34:	b	407520 <clear@@Base+0x4400>
  407e38:	ldr	x8, [x24, #1976]
  407e3c:	cmp	x8, #0x0
  407e40:	b.gt	407e4c <clear@@Base+0x4d2c>
  407e44:	mov	w8, #0x1                   	// #1
  407e48:	str	x8, [x24, #1976]
  407e4c:	ldr	w0, [x24, #1976]
  407e50:	bl	41509c <winch@@Base+0x478>
  407e54:	cbnz	x0, 407e84 <clear@@Base+0x4d64>
  407e58:	adrp	x0, 416000 <winch@@Base+0x13dc>
  407e5c:	add	x0, x0, #0x8bb
  407e60:	b	407b8c <clear@@Base+0x4a6c>
  407e64:	ldr	x8, [x24, #1976]
  407e68:	cmp	x8, #0x0
  407e6c:	b.gt	407e78 <clear@@Base+0x4d58>
  407e70:	mov	w8, #0x1                   	// #1
  407e74:	str	x8, [x24, #1976]
  407e78:	ldr	w0, [x24, #1976]
  407e7c:	bl	4150d8 <winch@@Base+0x4b4>
  407e80:	cbz	x0, 4081b0 <clear@@Base+0x5090>
  407e84:	mov	x20, x0
  407e88:	bl	408450 <clear@@Base+0x5330>
  407e8c:	mov	x0, x20
  407e90:	bl	409ed0 <clear@@Base+0x6db0>
  407e94:	mov	w20, #0x65                  	// #101
  407e98:	cbnz	w0, 407520 <clear@@Base+0x4400>
  407e9c:	bl	41505c <winch@@Base+0x438>
  407ea0:	cmn	x0, #0x1
  407ea4:	mov	w20, #0x65                  	// #101
  407ea8:	b.eq	407520 <clear@@Base+0x4400>  // b.none
  407eac:	adrp	x8, 434000 <PC+0x47d0>
  407eb0:	ldr	w1, [x8, #564]
  407eb4:	bl	40cb04 <clear@@Base+0x99e4>
  407eb8:	mov	w20, #0x65                  	// #101
  407ebc:	b	407520 <clear@@Base+0x4400>
  407ec0:	mov	w0, #0x1                   	// #1
  407ec4:	bl	40846c <clear@@Base+0x534c>
  407ec8:	mov	w20, w0
  407ecc:	b	407520 <clear@@Base+0x4400>
  407ed0:	bl	408450 <clear@@Base+0x5330>
  407ed4:	ldr	x0, [x24, #1976]
  407ed8:	cmp	x0, #0x0
  407edc:	b.le	4081bc <clear@@Base+0x509c>
  407ee0:	bl	40ce24 <clear@@Base+0x9d04>
  407ee4:	mov	w20, #0x65                  	// #101
  407ee8:	b	407520 <clear@@Base+0x4400>
  407eec:	adrp	x8, 434000 <PC+0x47d0>
  407ef0:	adrp	x9, 434000 <PC+0x47d0>
  407ef4:	mov	w10, #0x1                   	// #1
  407ef8:	str	wzr, [x8, #488]
  407efc:	b	407f14 <clear@@Base+0x4df4>
  407f00:	bl	40e424 <clear@@Base+0xb304>
  407f04:	adrp	x8, 434000 <PC+0x47d0>
  407f08:	adrp	x9, 434000 <PC+0x47d0>
  407f0c:	mov	w10, #0x1                   	// #1
  407f10:	str	w0, [x8, #488]
  407f14:	str	w10, [x9, #468]
  407f18:	mov	w20, #0x65                  	// #101
  407f1c:	b	407520 <clear@@Base+0x4400>
  407f20:	adrp	x1, 416000 <winch@@Base+0x13dc>
  407f24:	add	x1, x1, #0x8f1
  407f28:	mov	w0, #0x3e                  	// #62
  407f2c:	mov	x2, xzr
  407f30:	mov	w3, wzr
  407f34:	bl	40840c <clear@@Base+0x52ec>
  407f38:	bl	407268 <clear@@Base+0x4148>
  407f3c:	mov	w19, w0
  407f40:	bl	4088b4 <clear@@Base+0x5794>
  407f44:	mov	w20, #0x65                  	// #101
  407f48:	cbnz	w0, 407520 <clear@@Base+0x4400>
  407f4c:	mov	w0, w19
  407f50:	bl	4088f0 <clear@@Base+0x57d0>
  407f54:	mov	w20, #0x65                  	// #101
  407f58:	cbnz	w0, 407520 <clear@@Base+0x4400>
  407f5c:	mov	w0, w19
  407f60:	bl	40f98c <clear@@Base+0xc86c>
  407f64:	b	4078a0 <clear@@Base+0x4780>
  407f68:	bl	408450 <clear@@Base+0x5330>
  407f6c:	adrp	x8, 434000 <PC+0x47d0>
  407f70:	ldr	w0, [x8, #552]
  407f74:	mov	w1, wzr
  407f78:	mov	w2, wzr
  407f7c:	bl	40be70 <clear@@Base+0x8d50>
  407f80:	mov	w20, #0x65                  	// #101
  407f84:	b	407520 <clear@@Base+0x4400>
  407f88:	bl	408450 <clear@@Base+0x5330>
  407f8c:	adrp	x8, 434000 <PC+0x47d0>
  407f90:	ldr	w0, [x8, #552]
  407f94:	mov	w1, wzr
  407f98:	mov	w2, wzr
  407f9c:	bl	40bf70 <clear@@Base+0x8e50>
  407fa0:	mov	w20, #0x65                  	// #101
  407fa4:	b	407520 <clear@@Base+0x4400>
  407fa8:	ldr	x8, [x24, #1976]
  407fac:	cmp	x8, #0x0
  407fb0:	b.gt	407fbc <clear@@Base+0x4e9c>
  407fb4:	mov	w8, #0x1                   	// #1
  407fb8:	str	x8, [x24, #1976]
  407fbc:	ldr	w0, [x24, #1976]
  407fc0:	bl	40a7c8 <clear@@Base+0x76a8>
  407fc4:	mov	w20, #0x65                  	// #101
  407fc8:	cbz	w0, 407520 <clear@@Base+0x4400>
  407fcc:	bl	41159c <clear@@Base+0xe47c>
  407fd0:	cbz	w0, 407fec <clear@@Base+0x4ecc>
  407fd4:	bl	40b90c <clear@@Base+0x87ec>
  407fd8:	cbz	w0, 407fec <clear@@Base+0x4ecc>
  407fdc:	bl	4045a0 <clear@@Base+0x1480>
  407fe0:	tbnz	w0, #3, 407fec <clear@@Base+0x4ecc>
  407fe4:	mov	w0, wzr
  407fe8:	bl	402190 <setlocale@plt+0x4d0>
  407fec:	ldr	x8, [x24, #1976]
  407ff0:	adrp	x9, 415000 <winch@@Base+0x3dc>
  407ff4:	adrp	x10, 416000 <winch@@Base+0x13dc>
  407ff8:	add	x9, x9, #0xef8
  407ffc:	add	x10, x10, #0x880
  408000:	cmp	x8, #0x1
  408004:	csel	x8, x10, x9, gt
  408008:	adrp	x0, 416000 <winch@@Base+0x13dc>
  40800c:	str	x8, [sp, #8]
  408010:	add	x0, x0, #0x888
  408014:	add	x1, sp, #0x8
  408018:	b	407b90 <clear@@Base+0x4a70>
  40801c:	ldr	x8, [x24, #1976]
  408020:	cmp	x8, #0x0
  408024:	b.gt	408030 <clear@@Base+0x4f10>
  408028:	mov	w8, #0x1                   	// #1
  40802c:	str	x8, [x24, #1976]
  408030:	ldr	w0, [x24, #1976]
  408034:	bl	40a810 <clear@@Base+0x76f0>
  408038:	mov	w20, #0x65                  	// #101
  40803c:	cbz	w0, 407520 <clear@@Base+0x4400>
  408040:	ldr	x8, [x24, #1976]
  408044:	adrp	x9, 415000 <winch@@Base+0x3dc>
  408048:	adrp	x10, 416000 <winch@@Base+0x13dc>
  40804c:	add	x9, x9, #0xef8
  408050:	add	x10, x10, #0x880
  408054:	cmp	x8, #0x1
  408058:	csel	x8, x10, x9, gt
  40805c:	adrp	x0, 416000 <winch@@Base+0x13dc>
  408060:	str	x8, [sp, #8]
  408064:	add	x0, x0, #0x8a8
  408068:	add	x1, sp, #0x8
  40806c:	b	407b90 <clear@@Base+0x4a70>
  408070:	bl	4045a0 <clear@@Base+0x1480>
  408074:	mov	w20, #0x65                  	// #101
  408078:	tbnz	w0, #3, 407520 <clear@@Base+0x4400>
  40807c:	adrp	x20, 42f000 <winch@@Base+0x1a3dc>
  408080:	ldr	x0, [x20, #2112]
  408084:	bl	40c294 <clear@@Base+0x9174>
  408088:	adrp	x1, 415000 <winch@@Base+0x3dc>
  40808c:	add	x1, x1, #0xd5e
  408090:	bl	401b00 <strcmp@plt>
  408094:	cbz	w0, 4081d8 <clear@@Base+0x50b8>
  408098:	ldr	x0, [x20, #2112]
  40809c:	bl	40c33c <clear@@Base+0x921c>
  4080a0:	cbz	x0, 4080b4 <clear@@Base+0x4f94>
  4080a4:	adrp	x0, 416000 <winch@@Base+0x13dc>
  4080a8:	add	x0, x0, #0x846
  4080ac:	mov	x1, xzr
  4080b0:	bl	411f80 <error@@Base>
  4080b4:	adrp	x8, 42e000 <winch@@Base+0x193dc>
  4080b8:	ldr	x2, [x8, #1256]
  4080bc:	adrp	x1, 416000 <winch@@Base+0x13dc>
  4080c0:	add	x1, x1, #0x871
  4080c4:	mov	w0, #0x1b                  	// #27
  4080c8:	mov	w3, wzr
  4080cc:	bl	40840c <clear@@Base+0x52ec>
  4080d0:	bl	40875c <clear@@Base+0x563c>
  4080d4:	bl	408450 <clear@@Base+0x5330>
  4080d8:	adrp	x8, 434000 <PC+0x47d0>
  4080dc:	ldr	x0, [x8, #328]
  4080e0:	mov	w1, wzr
  4080e4:	bl	412a70 <error@@Base+0xaf0>
  4080e8:	mov	x1, xzr
  4080ec:	bl	40f2c4 <clear@@Base+0xc1a4>
  4080f0:	mov	w20, #0x65                  	// #101
  4080f4:	b	407520 <clear@@Base+0x4400>
  4080f8:	adrp	x8, 434000 <PC+0x47d0>
  4080fc:	ldr	w8, [x8, #540]
  408100:	cmp	w8, #0x0
  408104:	b.gt	40811c <clear@@Base+0x4ffc>
  408108:	adrp	x8, 434000 <PC+0x47d0>
  40810c:	ldr	w8, [x8, #396]
  408110:	cmp	w8, #0x0
  408114:	cinc	w8, w8, lt  // lt = tstop
  408118:	asr	w8, w8, #1
  40811c:	sxtw	x8, w8
  408120:	str	x8, [x24, #1976]
  408124:	adrp	x8, 434000 <PC+0x47d0>
  408128:	ldr	x10, [x24, #1976]
  40812c:	ldrsw	x9, [x8, #488]
  408130:	cmp	x10, x9
  408134:	b.le	40813c <clear@@Base+0x501c>
  408138:	str	x9, [x24, #1976]
  40813c:	ldr	w10, [x24, #1976]
  408140:	adrp	x11, 434000 <PC+0x47d0>
  408144:	mov	w12, #0x1                   	// #1
  408148:	str	w12, [x11, #468]
  40814c:	sub	w9, w9, w10
  408150:	str	w9, [x8, #488]
  408154:	mov	w20, #0x65                  	// #101
  408158:	b	407520 <clear@@Base+0x4400>
  40815c:	adrp	x8, 434000 <PC+0x47d0>
  408160:	ldr	w8, [x8, #540]
  408164:	cmp	w8, #0x0
  408168:	b.gt	408180 <clear@@Base+0x5060>
  40816c:	adrp	x8, 434000 <PC+0x47d0>
  408170:	ldr	w8, [x8, #396]
  408174:	cmp	w8, #0x0
  408178:	cinc	w8, w8, lt  // lt = tstop
  40817c:	asr	w8, w8, #1
  408180:	sxtw	x8, w8
  408184:	str	x8, [x24, #1976]
  408188:	adrp	x9, 434000 <PC+0x47d0>
  40818c:	ldr	w8, [x24, #1976]
  408190:	ldr	w10, [x9, #488]
  408194:	adrp	x11, 434000 <PC+0x47d0>
  408198:	mov	w12, #0x1                   	// #1
  40819c:	str	w12, [x11, #468]
  4081a0:	add	w8, w10, w8
  4081a4:	str	w8, [x9, #488]
  4081a8:	mov	w20, #0x65                  	// #101
  4081ac:	b	407520 <clear@@Base+0x4400>
  4081b0:	adrp	x0, 416000 <winch@@Base+0x13dc>
  4081b4:	add	x0, x0, #0x8c7
  4081b8:	b	407b8c <clear@@Base+0x4a6c>
  4081bc:	bl	40cd68 <clear@@Base+0x9c48>
  4081c0:	mov	w20, #0x65                  	// #101
  4081c4:	b	407520 <clear@@Base+0x4400>
  4081c8:	mov	x0, x20
  4081cc:	bl	40c03c <clear@@Base+0x8f1c>
  4081d0:	mov	w20, #0x65                  	// #101
  4081d4:	b	407520 <clear@@Base+0x4400>
  4081d8:	adrp	x0, 416000 <winch@@Base+0x13dc>
  4081dc:	add	x0, x0, #0x82b
  4081e0:	b	407b8c <clear@@Base+0x4a6c>
  4081e4:	stp	x29, x30, [sp, #-16]!
  4081e8:	adrp	x8, 430000 <PC+0x7d0>
  4081ec:	ldr	w9, [x8, #1952]
  4081f0:	mov	x29, sp
  4081f4:	cbz	w9, 408200 <clear@@Base+0x50e0>
  4081f8:	str	wzr, [x8, #1952]
  4081fc:	bl	402ddc <setlocale@plt+0x111c>
  408200:	ldp	x29, x30, [sp], #16
  408204:	ret
  408208:	stp	x29, x30, [sp, #-32]!
  40820c:	adrp	x8, 430000 <PC+0x7d0>
  408210:	ldr	x8, [x8, #1960]
  408214:	str	x19, [sp, #16]
  408218:	mov	x29, sp
  40821c:	cbz	x8, 408230 <clear@@Base+0x5110>
  408220:	ldr	x8, [x8, #8]
  408224:	mov	w9, #0x40000000            	// #1073741824
  408228:	cmp	x8, x9
  40822c:	b.ne	408308 <clear@@Base+0x51e8>  // b.any
  408230:	bl	40875c <clear@@Base+0x563c>
  408234:	mov	w0, #0xfffffffe            	// #-2
  408238:	bl	412640 <error@@Base+0x6c0>
  40823c:	adrp	x8, 430000 <PC+0x7d0>
  408240:	str	x0, [x8, #1992]
  408244:	bl	41159c <clear@@Base+0xe47c>
  408248:	cmp	w0, #0x2
  40824c:	b.ne	408274 <clear@@Base+0x5154>  // b.any
  408250:	bl	40b90c <clear@@Base+0x87ec>
  408254:	cbz	w0, 408274 <clear@@Base+0x5154>
  408258:	bl	4045a0 <clear@@Base+0x1480>
  40825c:	tbnz	w0, #3, 408274 <clear@@Base+0x5154>
  408260:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  408264:	ldr	x0, [x8, #2112]
  408268:	bl	40c0f8 <clear@@Base+0x8fd8>
  40826c:	cbnz	x0, 408274 <clear@@Base+0x5154>
  408270:	bl	402190 <setlocale@plt+0x4d0>
  408274:	adrp	x8, 434000 <PC+0x47d0>
  408278:	ldr	w8, [x8, #532]
  40827c:	cbz	w8, 4082a4 <clear@@Base+0x5184>
  408280:	bl	40b96c <clear@@Base+0x884c>
  408284:	cbz	w0, 4082a4 <clear@@Base+0x5184>
  408288:	bl	4045a0 <clear@@Base+0x1480>
  40828c:	tbnz	w0, #3, 4082a4 <clear@@Base+0x5184>
  408290:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  408294:	ldr	x0, [x8, #2112]
  408298:	bl	40c0f8 <clear@@Base+0x8fd8>
  40829c:	cbnz	x0, 4082a4 <clear@@Base+0x5184>
  4082a0:	bl	402190 <setlocale@plt+0x4d0>
  4082a4:	adrp	x19, 434000 <PC+0x47d0>
  4082a8:	ldr	w8, [x19, #472]
  4082ac:	cbnz	w8, 4082b4 <clear@@Base+0x5194>
  4082b0:	bl	403174 <clear@@Base+0x54>
  4082b4:	bl	40540c <clear@@Base+0x22ec>
  4082b8:	str	wzr, [x19, #472]
  4082bc:	bl	413170 <error@@Base+0x11f0>
  4082c0:	mov	x19, x0
  4082c4:	bl	414594 <error@@Base+0x2614>
  4082c8:	cbz	w0, 4082d8 <clear@@Base+0x51b8>
  4082cc:	adrp	x0, 416000 <winch@@Base+0x13dc>
  4082d0:	add	x0, x0, #0x91d
  4082d4:	bl	411d0c <clear@@Base+0xebec>
  4082d8:	cbz	x19, 4082fc <clear@@Base+0x51dc>
  4082dc:	ldrb	w8, [x19]
  4082e0:	cbz	w8, 4082fc <clear@@Base+0x51dc>
  4082e4:	mov	w0, #0x8                   	// #8
  4082e8:	bl	4032c8 <clear@@Base+0x1a8>
  4082ec:	mov	x0, x19
  4082f0:	bl	411d0c <clear@@Base+0xebec>
  4082f4:	bl	40320c <clear@@Base+0xec>
  4082f8:	b	408304 <clear@@Base+0x51e4>
  4082fc:	mov	w0, #0x3a                  	// #58
  408300:	bl	411c2c <clear@@Base+0xeb0c>
  408304:	bl	40314c <clear@@Base+0x2c>
  408308:	ldr	x19, [sp, #16]
  40830c:	ldp	x29, x30, [sp], #32
  408310:	ret
  408314:	stp	x29, x30, [sp, #-32]!
  408318:	stp	x20, x19, [sp, #16]
  40831c:	adrp	x20, 430000 <PC+0x7d0>
  408320:	ldr	w8, [x20, #1952]
  408324:	mov	w19, w0
  408328:	mov	x29, sp
  40832c:	cmp	w8, #0x37
  408330:	b.hi	4083b8 <clear@@Base+0x5298>  // b.pmore
  408334:	adrp	x9, 416000 <winch@@Base+0x13dc>
  408338:	add	x9, x9, #0x73e
  40833c:	adr	x10, 408350 <clear@@Base+0x5230>
  408340:	ldrb	w11, [x9, x8]
  408344:	add	x10, x10, x11, lsl #2
  408348:	mov	w0, wzr
  40834c:	br	x10
  408350:	mov	w0, w19
  408354:	bl	408ab0 <clear@@Base+0x5990>
  408358:	cbnz	w0, 408400 <clear@@Base+0x52e0>
  40835c:	b	4083b8 <clear@@Base+0x5298>
  408360:	cmp	w19, #0x2e
  408364:	b.eq	4083b8 <clear@@Base+0x5298>  // b.none
  408368:	sub	w8, w19, #0x30
  40836c:	cmp	w8, #0xa
  408370:	b.cc	4083b8 <clear@@Base+0x5298>  // b.lo, b.ul, b.last
  408374:	mov	w1, #0xf                   	// #15
  408378:	mov	w0, w19
  40837c:	bl	409764 <clear@@Base+0x6644>
  408380:	cmp	w0, #0x64
  408384:	b.ne	4083b8 <clear@@Base+0x5298>  // b.any
  408388:	adrp	x0, 430000 <PC+0x7d0>
  40838c:	add	x0, x0, #0x7d0
  408390:	bl	405b8c <clear@@Base+0x2a6c>
  408394:	adrp	x8, 430000 <PC+0x7d0>
  408398:	str	x0, [x8, #1976]
  40839c:	bl	4081e4 <clear@@Base+0x50c4>
  4083a0:	bl	4056d8 <clear@@Base+0x25b8>
  4083a4:	mov	w0, wzr
  4083a8:	b	408400 <clear@@Base+0x52e0>
  4083ac:	mov	w0, w19
  4083b0:	bl	408958 <clear@@Base+0x5838>
  4083b4:	cbnz	w0, 408400 <clear@@Base+0x52e0>
  4083b8:	mov	w0, w19
  4083bc:	bl	4088f0 <clear@@Base+0x57d0>
  4083c0:	cbz	w0, 4083d0 <clear@@Base+0x52b0>
  4083c4:	bl	408b88 <clear@@Base+0x5a68>
  4083c8:	mov	w0, #0x1                   	// #1
  4083cc:	b	408400 <clear@@Base+0x52e0>
  4083d0:	mov	w0, w19
  4083d4:	bl	405728 <clear@@Base+0x2608>
  4083d8:	cmp	w0, #0x1
  4083dc:	b.eq	408400 <clear@@Base+0x52e0>  // b.none
  4083e0:	ldr	w8, [x20, #1952]
  4083e4:	sub	w8, w8, #0x23
  4083e8:	cmp	w8, #0x1
  4083ec:	b.hi	4083fc <clear@@Base+0x52dc>  // b.pmore
  4083f0:	bl	405538 <clear@@Base+0x2418>
  4083f4:	cmp	w0, #0x2
  4083f8:	b.ge	4083c4 <clear@@Base+0x52a4>  // b.tcont
  4083fc:	mov	w0, #0x2                   	// #2
  408400:	ldp	x20, x19, [sp, #16]
  408404:	ldp	x29, x30, [sp], #32
  408408:	ret
  40840c:	stp	x29, x30, [sp, #-48]!
  408410:	str	x21, [sp, #16]
  408414:	stp	x20, x19, [sp, #32]
  408418:	mov	x29, sp
  40841c:	mov	w19, w3
  408420:	mov	x20, x2
  408424:	mov	x21, x1
  408428:	bl	408eec <clear@@Base+0x5dcc>
  40842c:	mov	x0, x21
  408430:	bl	405434 <clear@@Base+0x2314>
  408434:	mov	x0, x20
  408438:	mov	w1, w19
  40843c:	bl	4055a8 <clear@@Base+0x2488>
  408440:	ldp	x20, x19, [sp, #32]
  408444:	ldr	x21, [sp, #16]
  408448:	ldp	x29, x30, [sp], #48
  40844c:	ret
  408450:	stp	x29, x30, [sp, #-16]!
  408454:	mov	x29, sp
  408458:	bl	4134bc <error@@Base+0x153c>
  40845c:	bl	403174 <clear@@Base+0x54>
  408460:	bl	411c94 <clear@@Base+0xeb74>
  408464:	ldp	x29, x30, [sp], #16
  408468:	ret
  40846c:	stp	x29, x30, [sp, #-64]!
  408470:	str	x23, [sp, #16]
  408474:	stp	x22, x21, [sp, #32]
  408478:	stp	x20, x19, [sp, #48]
  40847c:	mov	x29, sp
  408480:	mov	w19, w0
  408484:	bl	4045a0 <clear@@Base+0x1480>
  408488:	tbnz	w0, #3, 408528 <clear@@Base+0x5408>
  40848c:	bl	408450 <clear@@Base+0x5330>
  408490:	bl	40cd68 <clear@@Base+0x9c48>
  408494:	bl	403c90 <clear@@Base+0xb70>
  408498:	adrp	x21, 434000 <PC+0x47d0>
  40849c:	ldr	w9, [x21, #696]
  4084a0:	cmp	w19, #0x0
  4084a4:	adrp	x23, 434000 <PC+0x47d0>
  4084a8:	csinv	x8, x0, xzr, ne  // ne = any
  4084ac:	str	x8, [x23, #480]
  4084b0:	adrp	x22, 434000 <PC+0x47d0>
  4084b4:	mov	w8, #0x1                   	// #1
  4084b8:	str	w8, [x22, #444]
  4084bc:	cbnz	w9, 4084f8 <clear@@Base+0x53d8>
  4084c0:	mov	x20, x0
  4084c4:	b	4084e4 <clear@@Base+0x53c4>
  4084c8:	bl	40875c <clear@@Base+0x563c>
  4084cc:	mov	w0, #0x1                   	// #1
  4084d0:	mov	w1, wzr
  4084d4:	mov	w2, wzr
  4084d8:	bl	40be70 <clear@@Base+0x8d50>
  4084dc:	ldr	w8, [x21, #696]
  4084e0:	cbnz	w8, 4084f8 <clear@@Base+0x53d8>
  4084e4:	cbz	w19, 4084c8 <clear@@Base+0x53a8>
  4084e8:	ldr	x8, [x23, #480]
  4084ec:	cmp	x8, x20
  4084f0:	b.le	4084c8 <clear@@Base+0x53a8>
  4084f4:	bl	4030d8 <setlocale@plt+0x1418>
  4084f8:	str	wzr, [x22, #444]
  4084fc:	bl	404384 <clear@@Base+0x1264>
  408500:	ldr	w8, [x21, #696]
  408504:	cmp	w19, #0x0
  408508:	mov	w9, #0x32                  	// #50
  40850c:	mov	w10, #0x38                  	// #56
  408510:	csel	w9, w10, w9, ne  // ne = any
  408514:	tst	w8, #0x3
  408518:	ccmp	w8, #0x0, #0x4, eq  // eq = none
  40851c:	mov	w8, #0x65                  	// #101
  408520:	csel	w0, w9, w8, ne  // ne = any
  408524:	b	40852c <clear@@Base+0x540c>
  408528:	mov	w0, #0x65                  	// #101
  40852c:	ldp	x20, x19, [sp, #48]
  408530:	ldp	x22, x21, [sp, #32]
  408534:	ldr	x23, [sp, #16]
  408538:	ldp	x29, x30, [sp], #64
  40853c:	ret
  408540:	stp	x29, x30, [sp, #-16]!
  408544:	mov	x29, sp
  408548:	bl	4045a0 <clear@@Base+0x1480>
  40854c:	tbz	w0, #0, 40855c <clear@@Base+0x543c>
  408550:	bl	40428c <clear@@Base+0x116c>
  408554:	bl	40ecb4 <clear@@Base+0xbb94>
  408558:	bl	413664 <error@@Base+0x16e4>
  40855c:	ldp	x29, x30, [sp], #16
  408560:	ret
  408564:	stp	x29, x30, [sp, #-32]!
  408568:	stp	x20, x19, [sp, #16]
  40856c:	adrp	x19, 430000 <PC+0x7d0>
  408570:	add	x19, x19, #0x7b0
  408574:	ldr	w8, [x19]
  408578:	mov	w9, #0xf                   	// #15
  40857c:	mov	w10, #0x5                   	// #5
  408580:	mov	x29, sp
  408584:	tst	w8, #0x1
  408588:	csel	w9, w10, w9, eq  // eq = none
  40858c:	tst	w8, #0x2000
  408590:	mov	w8, #0x37                  	// #55
  408594:	csel	w0, w9, w8, eq  // eq = none
  408598:	bl	408eec <clear@@Base+0x5dcc>
  40859c:	ldrb	w8, [x19, #1]
  4085a0:	tbz	w8, #0, 4085b0 <clear@@Base+0x5490>
  4085a4:	adrp	x0, 416000 <winch@@Base+0x13dc>
  4085a8:	add	x0, x0, #0x95a
  4085ac:	bl	405434 <clear@@Base+0x2314>
  4085b0:	adrp	x19, 430000 <PC+0x7d0>
  4085b4:	ldrb	w8, [x19, #1969]
  4085b8:	tbz	w8, #2, 4085c8 <clear@@Base+0x54a8>
  4085bc:	adrp	x0, 416000 <winch@@Base+0x13dc>
  4085c0:	add	x0, x0, #0x965
  4085c4:	bl	405434 <clear@@Base+0x2314>
  4085c8:	ldrb	w8, [x19, #1969]
  4085cc:	tbz	w8, #1, 4085dc <clear@@Base+0x54bc>
  4085d0:	adrp	x0, 416000 <winch@@Base+0x13dc>
  4085d4:	add	x0, x0, #0x971
  4085d8:	bl	405434 <clear@@Base+0x2314>
  4085dc:	adrp	x20, 430000 <PC+0x7d0>
  4085e0:	ldrb	w8, [x20, #1968]
  4085e4:	tbz	w8, #2, 4085f4 <clear@@Base+0x54d4>
  4085e8:	adrp	x0, 416000 <winch@@Base+0x13dc>
  4085ec:	add	x0, x0, #0x97d
  4085f0:	bl	405434 <clear@@Base+0x2314>
  4085f4:	ldrb	w8, [x19, #1969]
  4085f8:	tbz	w8, #4, 408608 <clear@@Base+0x54e8>
  4085fc:	adrp	x0, 416000 <winch@@Base+0x13dc>
  408600:	add	x0, x0, #0x987
  408604:	bl	405434 <clear@@Base+0x2314>
  408608:	ldr	w8, [x20, #1968]
  40860c:	adrp	x9, 416000 <winch@@Base+0x13dc>
  408610:	adrp	x10, 416000 <winch@@Base+0x13dc>
  408614:	add	x9, x9, #0x993
  408618:	add	x10, x10, #0x634
  40861c:	adrp	x11, 416000 <winch@@Base+0x13dc>
  408620:	tst	w8, #0x1
  408624:	add	x11, x11, #0x992
  408628:	csel	x9, x10, x9, eq  // eq = none
  40862c:	tst	w8, #0x2000
  408630:	csel	x0, x9, x11, eq  // eq = none
  408634:	bl	405434 <clear@@Base+0x2314>
  408638:	adrp	x8, 42e000 <winch@@Base+0x193dc>
  40863c:	ldr	x0, [x8, #1160]
  408640:	adrp	x8, 434000 <PC+0x47d0>
  408644:	mov	w1, wzr
  408648:	str	wzr, [x8, #472]
  40864c:	bl	4055a8 <clear@@Base+0x2488>
  408650:	ldp	x20, x19, [sp, #16]
  408654:	ldp	x29, x30, [sp], #32
  408658:	ret
  40865c:	stp	x29, x30, [sp, #-64]!
  408660:	stp	x24, x23, [sp, #16]
  408664:	stp	x22, x21, [sp, #32]
  408668:	stp	x20, x19, [sp, #48]
  40866c:	mov	x29, sp
  408670:	mov	w20, w2
  408674:	mov	w21, w1
  408678:	mov	x22, x0
  40867c:	bl	40a324 <clear@@Base+0x7204>
  408680:	adrp	x23, 430000 <PC+0x7d0>
  408684:	ldr	w8, [x23, #1968]
  408688:	mov	x19, x0
  40868c:	tbnz	w8, #10, 408698 <clear@@Base+0x5578>
  408690:	mov	w8, wzr
  408694:	b	4086d0 <clear@@Base+0x55b0>
  408698:	tbnz	w8, #0, 4086a8 <clear@@Base+0x5588>
  40869c:	bl	40a7f0 <clear@@Base+0x76d0>
  4086a0:	cbnz	w0, 408740 <clear@@Base+0x5620>
  4086a4:	b	4086b0 <clear@@Base+0x5590>
  4086a8:	bl	40a750 <clear@@Base+0x7630>
  4086ac:	cbnz	w0, 408740 <clear@@Base+0x5620>
  4086b0:	ldr	w8, [x23, #1968]
  4086b4:	and	w8, w8, #0xfffffbff
  4086b8:	str	w8, [x23, #1968]
  4086bc:	mov	w8, #0x1                   	// #1
  4086c0:	b	4086d0 <clear@@Base+0x55b0>
  4086c4:	bl	40a810 <clear@@Base+0x76f0>
  4086c8:	mov	w8, #0x1                   	// #1
  4086cc:	cbnz	w0, 408714 <clear@@Base+0x55f4>
  4086d0:	ldr	w0, [x23, #1968]
  4086d4:	mov	x1, x22
  4086d8:	mov	w2, w21
  4086dc:	mov	w24, w8
  4086e0:	bl	413bac <error@@Base+0x1c2c>
  4086e4:	ldr	w8, [x23, #1968]
  4086e8:	and	w9, w8, #0xfffffffb
  4086ec:	str	w9, [x23, #1968]
  4086f0:	cbz	w0, 408740 <clear@@Base+0x5620>
  4086f4:	mov	w21, w0
  4086f8:	tbnz	w0, #31, 408714 <clear@@Base+0x55f4>
  4086fc:	tbz	w8, #9, 408714 <clear@@Base+0x55f4>
  408700:	mov	w0, #0x1                   	// #1
  408704:	tbz	w8, #0, 4086c4 <clear@@Base+0x55a4>
  408708:	bl	40a7c8 <clear@@Base+0x76a8>
  40870c:	mov	w8, #0x1                   	// #1
  408710:	cbz	w0, 4086d0 <clear@@Base+0x55b0>
  408714:	cbnz	w20, 408730 <clear@@Base+0x5610>
  408718:	cmp	w21, #0x1
  40871c:	b.lt	408730 <clear@@Base+0x5610>  // b.tstop
  408720:	adrp	x0, 416000 <winch@@Base+0x13dc>
  408724:	add	x0, x0, #0x995
  408728:	mov	x1, xzr
  40872c:	bl	411f80 <error@@Base>
  408730:	cbz	w24, 408740 <clear@@Base+0x5620>
  408734:	mov	x0, x19
  408738:	bl	40a454 <clear@@Base+0x7334>
  40873c:	b	408748 <clear@@Base+0x5628>
  408740:	mov	x0, x19
  408744:	bl	40a420 <clear@@Base+0x7300>
  408748:	ldp	x20, x19, [sp, #48]
  40874c:	ldp	x22, x21, [sp, #32]
  408750:	ldp	x24, x23, [sp, #16]
  408754:	ldp	x29, x30, [sp], #64
  408758:	ret
  40875c:	stp	x29, x30, [sp, #-48]!
  408760:	stp	x22, x21, [sp, #16]
  408764:	stp	x20, x19, [sp, #32]
  408768:	mov	x29, sp
  40876c:	bl	41293c <error@@Base+0x9bc>
  408770:	cbz	w0, 408790 <clear@@Base+0x5670>
  408774:	adrp	x8, 434000 <PC+0x47d0>
  408778:	ldr	x0, [x8, #304]
  40877c:	cmn	x0, #0x1
  408780:	b.eq	4087d8 <clear@@Base+0x56b8>  // b.none
  408784:	adrp	x8, 434000 <PC+0x47d0>
  408788:	ldr	w1, [x8, #312]
  40878c:	b	4087e0 <clear@@Base+0x56c0>
  408790:	adrp	x8, 434000 <PC+0x47d0>
  408794:	ldr	w8, [x8, #468]
  408798:	cbz	w8, 4087e4 <clear@@Base+0x56c4>
  40879c:	adrp	x19, 434000 <PC+0x47d0>
  4087a0:	adrp	x20, 434000 <PC+0x47d0>
  4087a4:	ldr	w22, [x19, #524]
  4087a8:	ldr	w21, [x20, #444]
  4087ac:	mov	w9, #0x1                   	// #1
  4087b0:	cmp	w8, #0x2
  4087b4:	str	w9, [x19, #524]
  4087b8:	str	wzr, [x20, #444]
  4087bc:	b.ne	4087c8 <clear@@Base+0x56a8>  // b.any
  4087c0:	bl	40a938 <clear@@Base+0x7818>
  4087c4:	bl	40ca80 <clear@@Base+0x9960>
  4087c8:	bl	40cd20 <clear@@Base+0x9c00>
  4087cc:	str	w22, [x19, #524]
  4087d0:	str	w21, [x20, #444]
  4087d4:	b	4087e4 <clear@@Base+0x56c4>
  4087d8:	mov	w1, #0x1                   	// #1
  4087dc:	mov	x0, xzr
  4087e0:	bl	40cb04 <clear@@Base+0x99e4>
  4087e4:	ldp	x20, x19, [sp, #32]
  4087e8:	ldp	x22, x21, [sp, #16]
  4087ec:	ldp	x29, x30, [sp], #48
  4087f0:	ret
  4087f4:	stp	x29, x30, [sp, #-32]!
  4087f8:	adrp	x8, 430000 <PC+0x7d0>
  4087fc:	stp	x20, x19, [sp, #16]
  408800:	ldr	w20, [x8, #2016]
  408804:	adrp	x8, 415000 <winch@@Base+0x3dc>
  408808:	adrp	x9, 416000 <winch@@Base+0x13dc>
  40880c:	add	x8, x8, #0xd5e
  408810:	add	x9, x9, #0x9a7
  408814:	tst	w20, #0xffffffbf
  408818:	mov	w0, #0x2f                  	// #47
  40881c:	mov	x29, sp
  408820:	csel	x19, x9, x8, eq  // eq = none
  408824:	bl	408eec <clear@@Base+0x5dcc>
  408828:	mov	x0, x19
  40882c:	bl	405434 <clear@@Base+0x2314>
  408830:	adrp	x8, 430000 <PC+0x7d0>
  408834:	ldrb	w8, [x8, #2020]
  408838:	cmp	w8, #0x1
  40883c:	b.eq	408864 <clear@@Base+0x5744>  // b.none
  408840:	and	w19, w20, #0xffffffbf
  408844:	tbnz	w20, #6, 408874 <clear@@Base+0x5754>
  408848:	cmp	w19, #0x2
  40884c:	b.eq	408888 <clear@@Base+0x5768>  // b.none
  408850:	cmp	w19, #0x3
  408854:	b.ne	408894 <clear@@Base+0x5774>  // b.any
  408858:	adrp	x0, 416000 <winch@@Base+0x13dc>
  40885c:	add	x0, x0, #0x871
  408860:	b	408890 <clear@@Base+0x5770>
  408864:	mov	x0, x19
  408868:	bl	405434 <clear@@Base+0x2314>
  40886c:	and	w19, w20, #0xffffffbf
  408870:	tbz	w20, #6, 408848 <clear@@Base+0x5728>
  408874:	adrp	x0, 416000 <winch@@Base+0x13dc>
  408878:	add	x0, x0, #0x9a9
  40887c:	bl	405434 <clear@@Base+0x2314>
  408880:	cmp	w19, #0x2
  408884:	b.ne	408850 <clear@@Base+0x5730>  // b.any
  408888:	adrp	x0, 416000 <winch@@Base+0x13dc>
  40888c:	add	x0, x0, #0x8e4
  408890:	bl	405434 <clear@@Base+0x2314>
  408894:	adrp	x8, 434000 <PC+0x47d0>
  408898:	mov	x0, xzr
  40889c:	mov	w1, wzr
  4088a0:	str	wzr, [x8, #472]
  4088a4:	bl	4055a8 <clear@@Base+0x2488>
  4088a8:	ldp	x20, x19, [sp, #16]
  4088ac:	ldp	x29, x30, [sp], #32
  4088b0:	ret
  4088b4:	adrp	x8, 434000 <PC+0x47d0>
  4088b8:	adrp	x9, 434000 <PC+0x47d0>
  4088bc:	ldr	w8, [x8, #380]
  4088c0:	adrp	x10, 434000 <PC+0x47d0>
  4088c4:	ldr	w9, [x9, #404]
  4088c8:	ldr	w10, [x10, #376]
  4088cc:	cmp	w8, w0
  4088d0:	cset	w8, eq  // eq = none
  4088d4:	cmp	w9, w0
  4088d8:	cset	w9, eq  // eq = none
  4088dc:	cmp	w10, w0
  4088e0:	orr	w8, w8, w9
  4088e4:	cset	w9, eq  // eq = none
  4088e8:	orr	w0, w8, w9
  4088ec:	ret
  4088f0:	cmp	w0, #0xa
  4088f4:	cset	w8, eq  // eq = none
  4088f8:	cmp	w0, #0xd
  4088fc:	cset	w9, eq  // eq = none
  408900:	orr	w0, w8, w9
  408904:	ret
  408908:	stp	x29, x30, [sp, #-16]!
  40890c:	adrp	x8, 430000 <PC+0x7d0>
  408910:	ldr	w8, [x8, #1952]
  408914:	mov	x29, sp
  408918:	cmp	w8, #0xf
  40891c:	b.eq	408930 <clear@@Base+0x5810>  // b.none
  408920:	cmp	w8, #0x6
  408924:	b.eq	40893c <clear@@Base+0x581c>  // b.none
  408928:	cmp	w8, #0x5
  40892c:	b.ne	408948 <clear@@Base+0x5828>  // b.any
  408930:	mov	w0, #0xa                   	// #10
  408934:	ldp	x29, x30, [sp], #16
  408938:	ret
  40893c:	mov	w0, #0x67                  	// #103
  408940:	ldp	x29, x30, [sp], #16
  408944:	ret
  408948:	bl	415c08 <winch@@Base+0xfe4>
  40894c:	sxtw	x0, w0
  408950:	ldp	x29, x30, [sp], #16
  408954:	ret
  408958:	stp	x29, x30, [sp, #-48]!
  40895c:	stp	x20, x19, [sp, #32]
  408960:	adrp	x20, 430000 <PC+0x7d0>
  408964:	ldr	x8, [x20, #1984]
  408968:	mov	w19, w0
  40896c:	str	x21, [sp, #16]
  408970:	mov	x29, sp
  408974:	cbnz	x8, 408980 <clear@@Base+0x5860>
  408978:	bl	405538 <clear@@Base+0x2418>
  40897c:	cbz	w0, 408a5c <clear@@Base+0x593c>
  408980:	adrp	x21, 430000 <PC+0x7d0>
  408984:	ldrb	w8, [x21, #2020]
  408988:	mov	w0, w19
  40898c:	cmp	w8, #0x1
  408990:	b.ne	4089b0 <clear@@Base+0x5890>  // b.any
  408994:	bl	4088f0 <clear@@Base+0x57d0>
  408998:	cbz	w0, 408a50 <clear@@Base+0x5930>
  40899c:	ldr	x8, [x20, #1984]
  4089a0:	cbz	x8, 408a6c <clear@@Base+0x594c>
  4089a4:	strb	wzr, [x21, #2020]
  4089a8:	bl	4053c4 <clear@@Base+0x22a4>
  4089ac:	b	4089ec <clear@@Base+0x58cc>
  4089b0:	bl	4088b4 <clear@@Base+0x5794>
  4089b4:	mov	w8, w0
  4089b8:	mov	w0, wzr
  4089bc:	cbnz	w8, 408aa0 <clear@@Base+0x5980>
  4089c0:	ldr	x8, [x20, #1984]
  4089c4:	cbnz	x8, 408aa0 <clear@@Base+0x5980>
  4089c8:	mov	w0, w19
  4089cc:	bl	41172c <clear@@Base+0xe60c>
  4089d0:	str	x0, [x20, #1984]
  4089d4:	cbz	x0, 408a80 <clear@@Base+0x5960>
  4089d8:	sub	w8, w19, #0x61
  4089dc:	cmp	w8, #0x1a
  4089e0:	cset	w8, cc  // cc = lo, ul, last
  4089e4:	adrp	x9, 430000 <PC+0x7d0>
  4089e8:	str	w8, [x9, #2028]
  4089ec:	adrp	x19, 430000 <PC+0x7d0>
  4089f0:	ldr	w8, [x19, #2016]
  4089f4:	and	w8, w8, #0xffffffbf
  4089f8:	cmp	w8, #0x1
  4089fc:	b.ne	408a30 <clear@@Base+0x5910>  // b.any
  408a00:	ldr	x0, [x20, #1984]
  408a04:	bl	4113a8 <clear@@Base+0xe288>
  408a08:	cbz	w0, 408a30 <clear@@Base+0x5910>
  408a0c:	ldr	x0, [x20, #1984]
  408a10:	bl	4113c0 <clear@@Base+0xe2a0>
  408a14:	mov	x1, x0
  408a18:	mov	w0, #0x2f                  	// #47
  408a1c:	mov	x2, xzr
  408a20:	mov	w3, wzr
  408a24:	bl	40840c <clear@@Base+0x52ec>
  408a28:	mov	w0, #0x2                   	// #2
  408a2c:	b	408aa0 <clear@@Base+0x5980>
  408a30:	adrp	x8, 430000 <PC+0x7d0>
  408a34:	ldr	x0, [x20, #1984]
  408a38:	ldr	w1, [x8, #2028]
  408a3c:	ldr	w3, [x19, #2016]
  408a40:	adrp	x2, 415000 <winch@@Base+0x3dc>
  408a44:	add	x2, x2, #0xef8
  408a48:	bl	4110e0 <clear@@Base+0xdfc0>
  408a4c:	b	408a9c <clear@@Base+0x597c>
  408a50:	mov	w0, w19
  408a54:	bl	408df0 <clear@@Base+0x5cd0>
  408a58:	b	408aa0 <clear@@Base+0x5980>
  408a5c:	mov	w0, w19
  408a60:	bl	408d54 <clear@@Base+0x5c34>
  408a64:	cbnz	w0, 408aa0 <clear@@Base+0x5980>
  408a68:	b	408980 <clear@@Base+0x5860>
  408a6c:	bl	405c2c <clear@@Base+0x2b0c>
  408a70:	str	x0, [x29, #24]
  408a74:	adrp	x0, 416000 <winch@@Base+0x13dc>
  408a78:	add	x0, x0, #0x920
  408a7c:	b	408a94 <clear@@Base+0x5974>
  408a80:	mov	w0, w19
  408a84:	bl	410ba0 <clear@@Base+0xda80>
  408a88:	str	x0, [x29, #24]
  408a8c:	adrp	x0, 416000 <winch@@Base+0x13dc>
  408a90:	add	x0, x0, #0x938
  408a94:	add	x1, x29, #0x18
  408a98:	bl	411f80 <error@@Base>
  408a9c:	mov	w0, #0x1                   	// #1
  408aa0:	ldp	x20, x19, [sp, #32]
  408aa4:	ldr	x21, [sp, #16]
  408aa8:	ldp	x29, x30, [sp], #48
  408aac:	ret
  408ab0:	stp	x29, x30, [sp, #-32]!
  408ab4:	str	x19, [sp, #16]
  408ab8:	mov	x29, sp
  408abc:	mov	w19, w0
  408ac0:	bl	405538 <clear@@Base+0x2418>
  408ac4:	cmp	w0, #0x0
  408ac8:	b.le	408ad4 <clear@@Base+0x59b4>
  408acc:	mov	w0, wzr
  408ad0:	b	408b70 <clear@@Base+0x5a50>
  408ad4:	sub	w9, w19, #0x5
  408ad8:	cmp	w9, #0x3b
  408adc:	mov	w8, wzr
  408ae0:	b.hi	408b54 <clear@@Base+0x5a34>  // b.pmore
  408ae4:	adrp	x10, 416000 <winch@@Base+0x13dc>
  408ae8:	add	x10, x10, #0x776
  408aec:	adr	x11, 408afc <clear@@Base+0x59dc>
  408af0:	ldrb	w12, [x10, x9]
  408af4:	add	x11, x11, x12, lsl #2
  408af8:	br	x11
  408afc:	adrp	x8, 430000 <PC+0x7d0>
  408b00:	ldr	w8, [x8, #1952]
  408b04:	cmp	w8, #0x37
  408b08:	cset	w8, ne  // ne = any
  408b0c:	lsl	w8, w8, #9
  408b10:	cbnz	w8, 408b58 <clear@@Base+0x5a38>
  408b14:	b	408acc <clear@@Base+0x59ac>
  408b18:	adrp	x8, 430000 <PC+0x7d0>
  408b1c:	ldr	w8, [x8, #1952]
  408b20:	cmp	w8, #0x37
  408b24:	cset	w8, ne  // ne = any
  408b28:	lsl	w8, w8, #10
  408b2c:	cbnz	w8, 408b58 <clear@@Base+0x5a38>
  408b30:	b	408acc <clear@@Base+0x59ac>
  408b34:	mov	w8, #0x100                 	// #256
  408b38:	cbnz	w8, 408b58 <clear@@Base+0x5a38>
  408b3c:	b	408acc <clear@@Base+0x59ac>
  408b40:	adrp	x8, 430000 <PC+0x7d0>
  408b44:	ldr	w8, [x8, #1952]
  408b48:	cmp	w8, #0x37
  408b4c:	cset	w8, ne  // ne = any
  408b50:	lsl	w8, w8, #2
  408b54:	cbz	w8, 408acc <clear@@Base+0x59ac>
  408b58:	adrp	x9, 430000 <PC+0x7d0>
  408b5c:	ldr	w10, [x9, #1968]
  408b60:	eor	w8, w10, w8
  408b64:	str	w8, [x9, #1968]
  408b68:	bl	408564 <clear@@Base+0x5444>
  408b6c:	mov	w0, #0x2                   	// #2
  408b70:	ldr	x19, [sp, #16]
  408b74:	ldp	x29, x30, [sp], #32
  408b78:	ret
  408b7c:	mov	w8, #0x1000                	// #4096
  408b80:	cbnz	w8, 408b58 <clear@@Base+0x5a38>
  408b84:	b	408acc <clear@@Base+0x59ac>
  408b88:	stp	x29, x30, [sp, #-32]!
  408b8c:	stp	x20, x19, [sp, #16]
  408b90:	mov	x29, sp
  408b94:	bl	408450 <clear@@Base+0x5330>
  408b98:	bl	405c2c <clear@@Base+0x2b0c>
  408b9c:	adrp	x8, 430000 <PC+0x7d0>
  408ba0:	ldr	w8, [x8, #1952]
  408ba4:	sub	w8, w8, #0x5
  408ba8:	cmp	w8, #0x32
  408bac:	b.hi	408d48 <clear@@Base+0x5c28>  // b.pmore
  408bb0:	adrp	x9, 416000 <winch@@Base+0x13dc>
  408bb4:	add	x9, x9, #0x7b2
  408bb8:	adr	x10, 408bcc <clear@@Base+0x5aac>
  408bbc:	ldrb	w11, [x9, x8]
  408bc0:	add	x10, x10, x11, lsl #2
  408bc4:	mov	x19, x0
  408bc8:	br	x10
  408bcc:	adrp	x8, 430000 <PC+0x7d0>
  408bd0:	ldr	w1, [x8, #1976]
  408bd4:	mov	x0, x19
  408bd8:	mov	w2, wzr
  408bdc:	bl	40865c <clear@@Base+0x553c>
  408be0:	b	408d48 <clear@@Base+0x5c28>
  408be4:	add	x19, x19, #0x1
  408be8:	ldrb	w8, [x19]
  408bec:	cmp	w8, #0x2b
  408bf0:	b.eq	408be4 <clear@@Base+0x5ac4>  // b.none
  408bf4:	cmp	w8, #0x20
  408bf8:	b.eq	408be4 <clear@@Base+0x5ac4>  // b.none
  408bfc:	adrp	x20, 42f000 <winch@@Base+0x1a3dc>
  408c00:	ldr	x0, [x20, #2104]
  408c04:	cbz	x0, 408c0c <clear@@Base+0x5aec>
  408c08:	bl	401b20 <free@plt>
  408c0c:	ldrb	w8, [x19]
  408c10:	cbz	w8, 408d44 <clear@@Base+0x5c24>
  408c14:	mov	x0, x19
  408c18:	bl	40215c <setlocale@plt+0x49c>
  408c1c:	str	x0, [x20, #2104]
  408c20:	b	408d48 <clear@@Base+0x5c28>
  408c24:	adrp	x8, 434000 <PC+0x47d0>
  408c28:	ldr	w8, [x8, #340]
  408c2c:	cbnz	w8, 408d48 <clear@@Base+0x5c28>
  408c30:	mov	x0, x19
  408c34:	bl	40a600 <clear@@Base+0x74e0>
  408c38:	bl	414ecc <winch@@Base+0x2a8>
  408c3c:	b	408d48 <clear@@Base+0x5c28>
  408c40:	ldrb	w8, [x19]
  408c44:	cmp	w8, #0x21
  408c48:	b.eq	408c68 <clear@@Base+0x5b48>  // b.none
  408c4c:	adrp	x20, 430000 <PC+0x7d0>
  408c50:	ldr	x0, [x20, #2032]
  408c54:	cbz	x0, 408c5c <clear@@Base+0x5b3c>
  408c58:	bl	401b20 <free@plt>
  408c5c:	mov	x0, x19
  408c60:	bl	40ad50 <clear@@Base+0x7c30>
  408c64:	str	x0, [x20, #2032]
  408c68:	adrp	x8, 434000 <PC+0x47d0>
  408c6c:	ldr	w8, [x8, #340]
  408c70:	cbnz	w8, 408d48 <clear@@Base+0x5c28>
  408c74:	adrp	x8, 430000 <PC+0x7d0>
  408c78:	ldr	x0, [x8, #2032]
  408c7c:	cbnz	x0, 408c88 <clear@@Base+0x5b68>
  408c80:	adrp	x0, 415000 <winch@@Base+0x3dc>
  408c84:	add	x0, x0, #0xef8
  408c88:	adrp	x1, 416000 <winch@@Base+0x13dc>
  408c8c:	add	x1, x1, #0x94e
  408c90:	bl	40f2c4 <clear@@Base+0xc1a4>
  408c94:	b	408d48 <clear@@Base+0x5c28>
  408c98:	adrp	x8, 430000 <PC+0x7d0>
  408c9c:	ldrb	w0, [x19]
  408ca0:	ldrb	w1, [x19, #1]
  408ca4:	ldr	w3, [x8, #1976]
  408ca8:	mov	w2, #0x1                   	// #1
  408cac:	bl	4036a4 <clear@@Base+0x584>
  408cb0:	b	408d48 <clear@@Base+0x5c28>
  408cb4:	adrp	x8, 430000 <PC+0x7d0>
  408cb8:	ldrb	w0, [x19, #1]
  408cbc:	ldrb	w1, [x19]
  408cc0:	ldr	w3, [x8, #1976]
  408cc4:	mov	w2, wzr
  408cc8:	bl	4036a4 <clear@@Base+0x584>
  408ccc:	b	408d48 <clear@@Base+0x5c28>
  408cd0:	adrp	x8, 434000 <PC+0x47d0>
  408cd4:	ldr	w8, [x8, #340]
  408cd8:	cbnz	w8, 408d48 <clear@@Base+0x5c28>
  408cdc:	adrp	x8, 430000 <PC+0x7d0>
  408ce0:	ldrb	w0, [x8, #2024]
  408ce4:	mov	x1, x19
  408ce8:	bl	40f4e0 <clear@@Base+0xc3c0>
  408cec:	adrp	x0, 416000 <winch@@Base+0x13dc>
  408cf0:	add	x0, x0, #0x954
  408cf4:	mov	x1, xzr
  408cf8:	bl	411f80 <error@@Base>
  408cfc:	b	408d48 <clear@@Base+0x5c28>
  408d00:	adrp	x20, 430000 <PC+0x7d0>
  408d04:	adrp	x8, 430000 <PC+0x7d0>
  408d08:	adrp	x9, 430000 <PC+0x7d0>
  408d0c:	ldr	x0, [x20, #1984]
  408d10:	ldr	w1, [x8, #2028]
  408d14:	ldr	w3, [x9, #2016]
  408d18:	mov	x2, x19
  408d1c:	bl	4110e0 <clear@@Base+0xdfc0>
  408d20:	str	xzr, [x20, #1984]
  408d24:	b	408d48 <clear@@Base+0x5c28>
  408d28:	adrp	x8, 430000 <PC+0x7d0>
  408d2c:	ldr	w9, [x8, #1968]
  408d30:	mov	x0, x19
  408d34:	eor	w1, w9, #0x100
  408d38:	str	w1, [x8, #1968]
  408d3c:	bl	4145c4 <error@@Base+0x2644>
  408d40:	b	408d48 <clear@@Base+0x5c28>
  408d44:	str	xzr, [x20, #2104]
  408d48:	ldp	x20, x19, [sp, #16]
  408d4c:	ldp	x29, x30, [sp], #32
  408d50:	ret
  408d54:	stp	x29, x30, [sp, #-16]!
  408d58:	adrp	x8, 430000 <PC+0x7d0>
  408d5c:	ldr	w10, [x8, #2016]
  408d60:	mov	x29, sp
  408d64:	ands	w9, w10, #0xffffffbf
  408d68:	b.eq	408d9c <clear@@Base+0x5c7c>  // b.none
  408d6c:	sub	w11, w0, #0x10
  408d70:	cmp	w11, #0x1d
  408d74:	mov	w0, wzr
  408d78:	b.hi	408de8 <clear@@Base+0x5cc8>  // b.pmore
  408d7c:	adrp	x12, 416000 <winch@@Base+0x13dc>
  408d80:	add	x12, x12, #0x7e5
  408d84:	adr	x13, 408d94 <clear@@Base+0x5c74>
  408d88:	ldrb	w14, [x12, x11]
  408d8c:	add	x13, x13, x14, lsl #2
  408d90:	br	x13
  408d94:	eor	w9, w10, #0x40
  408d98:	b	408ddc <clear@@Base+0x5cbc>
  408d9c:	cmp	w0, #0x5f
  408da0:	b.ne	408db4 <clear@@Base+0x5c94>  // b.any
  408da4:	adrp	x8, 430000 <PC+0x7d0>
  408da8:	mov	w9, #0x1                   	// #1
  408dac:	strb	w9, [x8, #2020]
  408db0:	b	408de0 <clear@@Base+0x5cc0>
  408db4:	mov	w0, wzr
  408db8:	ldp	x29, x30, [sp], #16
  408dbc:	ret
  408dc0:	cmp	w9, #0x3
  408dc4:	mov	w9, #0x3                   	// #3
  408dc8:	csinc	w9, w9, wzr, ne  // ne = any
  408dcc:	b	408ddc <clear@@Base+0x5cbc>
  408dd0:	cmp	w9, #0x2
  408dd4:	mov	w9, #0x1                   	// #1
  408dd8:	cinc	w9, w9, ne  // ne = any
  408ddc:	str	w9, [x8, #2016]
  408de0:	bl	4087f4 <clear@@Base+0x56d4>
  408de4:	mov	w0, #0x2                   	// #2
  408de8:	ldp	x29, x30, [sp], #16
  408dec:	ret
  408df0:	sub	sp, sp, #0x40
  408df4:	stp	x20, x19, [sp, #48]
  408df8:	adrp	x20, 430000 <PC+0x7d0>
  408dfc:	ldr	x8, [x20, #1984]
  408e00:	stp	x29, x30, [sp, #32]
  408e04:	add	x29, sp, #0x20
  408e08:	cbz	x8, 408e20 <clear@@Base+0x5d00>
  408e0c:	bl	4088b4 <clear@@Base+0x5794>
  408e10:	cmp	w0, #0x0
  408e14:	mov	w8, #0x1                   	// #1
  408e18:	cinc	w0, w8, eq  // eq = none
  408e1c:	b	408edc <clear@@Base+0x5dbc>
  408e20:	bl	405728 <clear@@Base+0x2608>
  408e24:	cmp	w0, #0x1
  408e28:	b.eq	408edc <clear@@Base+0x5dbc>  // b.none
  408e2c:	bl	405c2c <clear@@Base+0x2b0c>
  408e30:	stur	x0, [x29, #-8]
  408e34:	ldrb	w8, [x0]
  408e38:	adrp	x19, 430000 <PC+0x7d0>
  408e3c:	sub	x0, x29, #0x8
  408e40:	add	x1, sp, #0x10
  408e44:	sub	w8, w8, #0x61
  408e48:	cmp	w8, #0x1a
  408e4c:	cset	w8, cc  // cc = lo, ul, last
  408e50:	add	x2, sp, #0xc
  408e54:	str	w8, [x19, #2028]
  408e58:	str	wzr, [sp, #12]
  408e5c:	bl	41177c <clear@@Base+0xe65c>
  408e60:	str	x0, [x20, #1984]
  408e64:	cbz	x0, 408ec0 <clear@@Base+0x5da0>
  408e68:	bl	4053c4 <clear@@Base+0x22a4>
  408e6c:	bl	4087f4 <clear@@Base+0x56d4>
  408e70:	ldr	x8, [sp, #16]
  408e74:	stur	x8, [x29, #-8]
  408e78:	ldrb	w8, [x8]
  408e7c:	cbz	w8, 408ed0 <clear@@Base+0x5db0>
  408e80:	ldr	w9, [x19, #2028]
  408e84:	and	w10, w8, #0xff
  408e88:	sub	w8, w8, #0x61
  408e8c:	and	w8, w8, #0xff
  408e90:	cmp	w9, #0x0
  408e94:	sub	w11, w10, #0x20
  408e98:	ccmp	w8, #0x1a, #0x2, eq  // eq = none
  408e9c:	csel	w0, w11, w10, cc  // cc = lo, ul, last
  408ea0:	bl	405728 <clear@@Base+0x2608>
  408ea4:	cbnz	w0, 408ed8 <clear@@Base+0x5db8>
  408ea8:	ldur	x8, [x29, #-8]
  408eac:	add	x9, x8, #0x1
  408eb0:	stur	x9, [x29, #-8]
  408eb4:	ldrb	w8, [x8, #1]
  408eb8:	cbnz	w8, 408e80 <clear@@Base+0x5d60>
  408ebc:	b	408ed0 <clear@@Base+0x5db0>
  408ec0:	ldr	w8, [sp, #12]
  408ec4:	cmp	w8, #0x1
  408ec8:	b.eq	408ed0 <clear@@Base+0x5db0>  // b.none
  408ecc:	bl	4030d8 <setlocale@plt+0x1418>
  408ed0:	mov	w0, #0x2                   	// #2
  408ed4:	b	408edc <clear@@Base+0x5dbc>
  408ed8:	mov	w0, #0x1                   	// #1
  408edc:	ldp	x20, x19, [sp, #48]
  408ee0:	ldp	x29, x30, [sp, #32]
  408ee4:	add	sp, sp, #0x40
  408ee8:	ret
  408eec:	stp	x29, x30, [sp, #-16]!
  408ef0:	adrp	x8, 430000 <PC+0x7d0>
  408ef4:	mov	x29, sp
  408ef8:	str	w0, [x8, #1952]
  408efc:	bl	402e14 <setlocale@plt+0x1154>
  408f00:	bl	403174 <clear@@Base+0x54>
  408f04:	bl	40540c <clear@@Base+0x22ec>
  408f08:	ldp	x29, x30, [sp], #16
  408f0c:	ret
  408f10:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  408f14:	ldr	w8, [x8, #3544]
  408f18:	lsl	w9, w0, #2
  408f1c:	cmp	w8, #0x0
  408f20:	csel	w8, w0, w9, eq  // eq = none
  408f24:	add	w0, w8, #0x1
  408f28:	ret
  408f2c:	stp	x29, x30, [sp, #-32]!
  408f30:	stp	x20, x19, [sp, #16]
  408f34:	mov	w20, w0
  408f38:	mov	w0, #0x4                   	// #4
  408f3c:	mov	w1, w20
  408f40:	mov	x29, sp
  408f44:	bl	402208 <setlocale@plt+0x548>
  408f48:	cmp	w20, #0x1
  408f4c:	mov	x19, x0
  408f50:	b.lt	408f68 <clear@@Base+0x5e48>  // b.tstop
  408f54:	mov	w8, w20
  408f58:	lsl	x2, x8, #2
  408f5c:	mov	w1, #0xff                  	// #255
  408f60:	mov	x0, x19
  408f64:	bl	401a30 <memset@plt>
  408f68:	mov	x0, x19
  408f6c:	ldp	x20, x19, [sp, #16]
  408f70:	ldp	x29, x30, [sp], #32
  408f74:	ret
  408f78:	sub	sp, sp, #0x80
  408f7c:	stp	x24, x23, [sp, #80]
  408f80:	stp	x22, x21, [sp, #96]
  408f84:	stp	x20, x19, [sp, #112]
  408f88:	mov	w21, w4
  408f8c:	mov	x22, x2
  408f90:	mov	x23, x1
  408f94:	mov	x20, x0
  408f98:	stp	x29, x30, [sp, #32]
  408f9c:	stp	x28, x27, [sp, #48]
  408fa0:	stp	x26, x25, [sp, #64]
  408fa4:	add	x29, sp, #0x20
  408fa8:	str	x3, [sp, #8]
  408fac:	cbz	x3, 408fb8 <clear@@Base+0x5e98>
  408fb0:	ldrsw	x0, [x3]
  408fb4:	b	408fc0 <clear@@Base+0x5ea0>
  408fb8:	mov	x0, x23
  408fbc:	bl	401830 <strlen@plt>
  408fc0:	cmp	x0, #0x1
  408fc4:	mov	x26, x20
  408fc8:	str	x23, [sp, #16]
  408fcc:	stur	x20, [x29, #-8]
  408fd0:	b.lt	4090f0 <clear@@Base+0x5fd0>  // b.tstop
  408fd4:	add	x24, x23, x0
  408fd8:	adrp	x27, 42f000 <winch@@Base+0x1a3dc>
  408fdc:	mov	x28, x23
  408fe0:	mov	x26, x20
  408fe4:	b	409000 <clear@@Base+0x5ee0>
  408fe8:	ldur	x8, [x29, #-8]
  408fec:	ldr	x28, [sp, #16]
  408ff0:	cmp	x8, x26
  408ff4:	csel	x26, x8, x26, hi  // hi = pmore
  408ff8:	cmp	x28, x24
  408ffc:	b.cs	4090f0 <clear@@Base+0x5fd0>  // b.hs, b.nlast
  409000:	ldur	x19, [x29, #-8]
  409004:	add	x0, sp, #0x10
  409008:	mov	w1, #0x1                   	// #1
  40900c:	mov	x2, x24
  409010:	bl	404f40 <clear@@Base+0x1e20>
  409014:	mov	x25, x0
  409018:	tbz	w21, #1, 409070 <clear@@Base+0x5f50>
  40901c:	cmp	x25, #0x8
  409020:	b.ne	409070 <clear@@Base+0x5f50>  // b.any
  409024:	ldur	x8, [x29, #-8]
  409028:	cmp	x8, x20
  40902c:	b.ls	409070 <clear@@Base+0x5f50>  // b.plast
  409030:	ldr	w8, [x27, #3544]
  409034:	ldur	x9, [x29, #-8]
  409038:	sub	x9, x9, #0x1
  40903c:	cmp	x9, x20
  409040:	stur	x9, [x29, #-8]
  409044:	b.ls	408fe8 <clear@@Base+0x5ec8>  // b.plast
  409048:	cbz	w8, 408fe8 <clear@@Base+0x5ec8>
  40904c:	ldrb	w9, [x9]
  409050:	tbz	w9, #7, 408fe8 <clear@@Base+0x5ec8>
  409054:	mvn	w10, w9
  409058:	tst	w10, #0xc0
  40905c:	b.ne	409034 <clear@@Base+0x5f14>  // b.any
  409060:	and	w9, w9, #0xfe
  409064:	cmp	w9, #0xfe
  409068:	b.eq	409034 <clear@@Base+0x5f14>  // b.none
  40906c:	b	408fe8 <clear@@Base+0x5ec8>
  409070:	tbz	w21, #3, 4090b0 <clear@@Base+0x5f90>
  409074:	orr	x8, x25, #0x80
  409078:	cmp	x8, #0x9b
  40907c:	b.ne	4090b0 <clear@@Base+0x5f90>  // b.any
  409080:	ldr	x8, [sp, #16]
  409084:	add	x8, x8, #0x1
  409088:	str	x8, [sp, #16]
  40908c:	ldr	x8, [sp, #16]
  409090:	cmp	x8, x24
  409094:	b.cs	408fe8 <clear@@Base+0x5ec8>  // b.hs, b.nlast
  409098:	add	x9, x8, #0x1
  40909c:	str	x9, [sp, #16]
  4090a0:	ldrb	w0, [x8]
  4090a4:	bl	40d6fc <clear@@Base+0xa5dc>
  4090a8:	cbnz	w0, 40908c <clear@@Base+0x5f6c>
  4090ac:	b	408fe8 <clear@@Base+0x5ec8>
  4090b0:	tbz	w21, #0, 4090cc <clear@@Base+0x5fac>
  4090b4:	mov	w0, w25
  4090b8:	bl	401b90 <iswupper@plt>
  4090bc:	cbz	w0, 4090cc <clear@@Base+0x5fac>
  4090c0:	mov	w0, w25
  4090c4:	bl	401c70 <towlower@plt>
  4090c8:	mov	w25, w0
  4090cc:	sub	x0, x29, #0x8
  4090d0:	mov	x1, x25
  4090d4:	bl	404b84 <clear@@Base+0x1a64>
  4090d8:	cbz	x22, 408fe8 <clear@@Base+0x5ec8>
  4090dc:	sub	x9, x19, x20
  4090e0:	sub	w8, w28, w23
  4090e4:	sbfiz	x9, x9, #2, #32
  4090e8:	str	w8, [x22, x9]
  4090ec:	b	408fe8 <clear@@Base+0x5ec8>
  4090f0:	tbz	w21, #2, 40910c <clear@@Base+0x5fec>
  4090f4:	cmp	x26, x20
  4090f8:	b.ls	40910c <clear@@Base+0x5fec>  // b.plast
  4090fc:	mov	x8, x26
  409100:	ldrb	w9, [x8, #-1]!
  409104:	cmp	w9, #0xd
  409108:	csel	x26, x8, x26, eq  // eq = none
  40910c:	ldr	x9, [sp, #8]
  409110:	strb	wzr, [x26]
  409114:	cbz	x9, 409120 <clear@@Base+0x6000>
  409118:	sub	w8, w26, w20
  40911c:	str	w8, [x9]
  409120:	ldp	x20, x19, [sp, #112]
  409124:	ldp	x22, x21, [sp, #96]
  409128:	ldp	x24, x23, [sp, #80]
  40912c:	ldp	x26, x25, [sp, #64]
  409130:	ldp	x28, x27, [sp, #48]
  409134:	ldp	x29, x30, [sp, #32]
  409138:	add	sp, sp, #0x80
  40913c:	ret
  409140:	stp	x29, x30, [sp, #-16]!
  409144:	adrp	x8, 430000 <PC+0x7d0>
  409148:	ldr	x0, [x8, #2040]
  40914c:	mov	x29, sp
  409150:	bl	409180 <clear@@Base+0x6060>
  409154:	adrp	x8, 430000 <PC+0x7d0>
  409158:	ldr	x0, [x8, #2048]
  40915c:	bl	409180 <clear@@Base+0x6060>
  409160:	adrp	x8, 430000 <PC+0x7d0>
  409164:	ldr	x0, [x8, #2056]
  409168:	bl	409180 <clear@@Base+0x6060>
  40916c:	adrp	x8, 430000 <PC+0x7d0>
  409170:	ldr	x0, [x8, #2064]
  409174:	bl	409180 <clear@@Base+0x6060>
  409178:	ldp	x29, x30, [sp], #16
  40917c:	ret
  409180:	stp	x29, x30, [sp, #-32]!
  409184:	str	x19, [sp, #16]
  409188:	mov	x29, sp
  40918c:	cbz	x0, 4091ac <clear@@Base+0x608c>
  409190:	mov	x19, x0
  409194:	ldr	x0, [x19, #8]
  409198:	ldr	w8, [x19, #16]
  40919c:	sub	w1, w8, w0
  4091a0:	bl	4098c4 <clear@@Base+0x67a4>
  4091a4:	ldr	x19, [x19]
  4091a8:	cbnz	x19, 409194 <clear@@Base+0x6074>
  4091ac:	ldr	x19, [sp, #16]
  4091b0:	ldp	x29, x30, [sp], #32
  4091b4:	ret
  4091b8:	stp	x29, x30, [sp, #-16]!
  4091bc:	adrp	x0, 42e000 <winch@@Base+0x193dc>
  4091c0:	add	x0, x0, #0x4f4
  4091c4:	mov	w1, #0x1f1                 	// #497
  4091c8:	mov	x29, sp
  4091cc:	bl	40922c <clear@@Base+0x610c>
  4091d0:	adrp	x0, 42e000 <winch@@Base+0x193dc>
  4091d4:	add	x0, x0, #0x6e5
  4091d8:	mov	w1, #0xc9                  	// #201
  4091dc:	bl	40926c <clear@@Base+0x614c>
  4091e0:	adrp	x1, 416000 <winch@@Base+0x13dc>
  4091e4:	add	x1, x1, #0x9c3
  4091e8:	mov	w2, #0x1                   	// #1
  4091ec:	mov	x0, xzr
  4091f0:	bl	4092ac <clear@@Base+0x618c>
  4091f4:	adrp	x0, 416000 <winch@@Base+0x13dc>
  4091f8:	adrp	x1, 416000 <winch@@Base+0x13dc>
  4091fc:	add	x0, x0, #0x9d5
  409200:	add	x1, x1, #0x9e4
  409204:	mov	w2, #0x1                   	// #1
  409208:	bl	4092ac <clear@@Base+0x618c>
  40920c:	adrp	x0, 416000 <winch@@Base+0x13dc>
  409210:	adrp	x1, 416000 <winch@@Base+0x13dc>
  409214:	add	x0, x0, #0x9f1
  409218:	add	x1, x1, #0x9f9
  40921c:	mov	w2, wzr
  409220:	bl	4092ac <clear@@Base+0x618c>
  409224:	ldp	x29, x30, [sp], #16
  409228:	ret
  40922c:	stp	x29, x30, [sp, #-16]!
  409230:	mov	w2, w1
  409234:	mov	x1, x0
  409238:	adrp	x0, 430000 <PC+0x7d0>
  40923c:	add	x0, x0, #0x7f8
  409240:	mov	x29, sp
  409244:	bl	409330 <clear@@Base+0x6210>
  409248:	tbnz	w0, #31, 409254 <clear@@Base+0x6134>
  40924c:	ldp	x29, x30, [sp], #16
  409250:	ret
  409254:	adrp	x0, 416000 <winch@@Base+0x13dc>
  409258:	add	x0, x0, #0x9ff
  40925c:	mov	x1, xzr
  409260:	bl	411f80 <error@@Base>
  409264:	ldp	x29, x30, [sp], #16
  409268:	ret
  40926c:	stp	x29, x30, [sp, #-16]!
  409270:	mov	w2, w1
  409274:	mov	x1, x0
  409278:	adrp	x0, 430000 <PC+0x7d0>
  40927c:	add	x0, x0, #0x800
  409280:	mov	x29, sp
  409284:	bl	409330 <clear@@Base+0x6210>
  409288:	tbnz	w0, #31, 409294 <clear@@Base+0x6174>
  40928c:	ldp	x29, x30, [sp], #16
  409290:	ret
  409294:	adrp	x0, 416000 <winch@@Base+0x13dc>
  409298:	add	x0, x0, #0xa1f
  40929c:	mov	x1, xzr
  4092a0:	bl	411f80 <error@@Base>
  4092a4:	ldp	x29, x30, [sp], #16
  4092a8:	ret
  4092ac:	sub	sp, sp, #0x30
  4092b0:	stp	x20, x19, [sp, #32]
  4092b4:	mov	w19, w2
  4092b8:	mov	x20, x1
  4092bc:	stp	x29, x30, [sp, #16]
  4092c0:	add	x29, sp, #0x10
  4092c4:	cbz	x0, 4092d0 <clear@@Base+0x61b0>
  4092c8:	bl	40944c <clear@@Base+0x632c>
  4092cc:	cbnz	x0, 4092d8 <clear@@Base+0x61b8>
  4092d0:	mov	x0, x20
  4092d4:	cbz	w19, 4092e8 <clear@@Base+0x61c8>
  4092d8:	bl	40215c <setlocale@plt+0x49c>
  4092dc:	mov	x20, x0
  4092e0:	cbnz	x0, 4092f4 <clear@@Base+0x61d4>
  4092e4:	b	409320 <clear@@Base+0x6200>
  4092e8:	bl	40ac6c <clear@@Base+0x7b4c>
  4092ec:	mov	x20, x0
  4092f0:	cbz	x0, 409320 <clear@@Base+0x6200>
  4092f4:	mov	x0, x20
  4092f8:	mov	w1, w19
  4092fc:	bl	4094e4 <clear@@Base+0x63c4>
  409300:	tbz	w0, #31, 409318 <clear@@Base+0x61f8>
  409304:	adrp	x0, 416000 <winch@@Base+0x13dc>
  409308:	add	x0, x0, #0xa44
  40930c:	add	x1, sp, #0x8
  409310:	str	x20, [sp, #8]
  409314:	bl	411f80 <error@@Base>
  409318:	mov	x0, x20
  40931c:	bl	401b20 <free@plt>
  409320:	ldp	x20, x19, [sp, #32]
  409324:	ldp	x29, x30, [sp, #16]
  409328:	add	sp, sp, #0x30
  40932c:	ret
  409330:	stp	x29, x30, [sp, #-48]!
  409334:	str	x21, [sp, #16]
  409338:	stp	x20, x19, [sp, #32]
  40933c:	mov	x29, sp
  409340:	cbz	w2, 409380 <clear@@Base+0x6260>
  409344:	mov	x21, x1
  409348:	mov	x19, x0
  40934c:	mov	w0, #0x1                   	// #1
  409350:	mov	w1, #0x18                  	// #24
  409354:	mov	w20, w2
  409358:	bl	401a70 <calloc@plt>
  40935c:	cbz	x0, 409388 <clear@@Base+0x6268>
  409360:	mov	x8, x0
  409364:	add	x9, x21, w20, sxtw
  409368:	stp	x21, x9, [x8, #8]
  40936c:	ldr	x9, [x19]
  409370:	mov	w0, wzr
  409374:	str	x9, [x8]
  409378:	str	x8, [x19]
  40937c:	b	40938c <clear@@Base+0x626c>
  409380:	mov	w0, wzr
  409384:	b	40938c <clear@@Base+0x626c>
  409388:	mov	w0, #0xffffffff            	// #-1
  40938c:	ldp	x20, x19, [sp, #32]
  409390:	ldr	x21, [sp, #16]
  409394:	ldp	x29, x30, [sp], #48
  409398:	ret
  40939c:	stp	x29, x30, [sp, #-16]!
  4093a0:	adrp	x8, 430000 <PC+0x7d0>
  4093a4:	ldr	x8, [x8, #2040]
  4093a8:	mov	x2, x1
  4093ac:	mov	x1, x0
  4093b0:	mov	x29, sp
  4093b4:	mov	x0, x8
  4093b8:	bl	4093c4 <clear@@Base+0x62a4>
  4093bc:	ldp	x29, x30, [sp], #16
  4093c0:	ret
  4093c4:	stp	x29, x30, [sp, #-48]!
  4093c8:	stp	x22, x21, [sp, #16]
  4093cc:	mov	w22, #0x64                  	// #100
  4093d0:	stp	x20, x19, [sp, #32]
  4093d4:	mov	x29, sp
  4093d8:	cbz	x0, 409408 <clear@@Base+0x62e8>
  4093dc:	mov	x19, x2
  4093e0:	mov	x20, x1
  4093e4:	mov	x21, x0
  4093e8:	ldp	x1, x2, [x21, #8]
  4093ec:	mov	x0, x20
  4093f0:	mov	x3, x19
  4093f4:	bl	4099b8 <clear@@Base+0x6898>
  4093f8:	cmp	w0, #0x64
  4093fc:	b.ne	40940c <clear@@Base+0x62ec>  // b.any
  409400:	ldr	x21, [x21]
  409404:	cbnz	x21, 4093e8 <clear@@Base+0x62c8>
  409408:	mov	w0, #0x64                  	// #100
  40940c:	cmp	w0, #0x66
  409410:	csel	w0, w22, w0, eq  // eq = none
  409414:	ldp	x20, x19, [sp, #32]
  409418:	ldp	x22, x21, [sp, #16]
  40941c:	ldp	x29, x30, [sp], #48
  409420:	ret
  409424:	stp	x29, x30, [sp, #-16]!
  409428:	adrp	x8, 430000 <PC+0x7d0>
  40942c:	ldr	x8, [x8, #2048]
  409430:	mov	x2, x1
  409434:	mov	x1, x0
  409438:	mov	x29, sp
  40943c:	mov	x0, x8
  409440:	bl	4093c4 <clear@@Base+0x62a4>
  409444:	ldp	x29, x30, [sp], #16
  409448:	ret
  40944c:	stp	x29, x30, [sp, #-32]!
  409450:	adrp	x8, 430000 <PC+0x7d0>
  409454:	ldr	x8, [x8, #2056]
  409458:	str	x19, [sp, #16]
  40945c:	mov	x29, sp
  409460:	mov	x19, x0
  409464:	add	x2, x29, #0x18
  409468:	mov	x0, x8
  40946c:	mov	x1, x19
  409470:	bl	4093c4 <clear@@Base+0x62a4>
  409474:	cmp	w0, #0x1
  409478:	b.ne	409484 <clear@@Base+0x6364>  // b.any
  40947c:	ldr	x0, [x29, #24]
  409480:	b	4094bc <clear@@Base+0x639c>
  409484:	mov	x0, x19
  409488:	bl	401c50 <getenv@plt>
  40948c:	str	x0, [x29, #24]
  409490:	cbz	x0, 40949c <clear@@Base+0x637c>
  409494:	ldrb	w8, [x0]
  409498:	cbnz	w8, 4094bc <clear@@Base+0x639c>
  40949c:	adrp	x8, 430000 <PC+0x7d0>
  4094a0:	ldr	x0, [x8, #2064]
  4094a4:	add	x2, x29, #0x18
  4094a8:	mov	x1, x19
  4094ac:	bl	4093c4 <clear@@Base+0x62a4>
  4094b0:	ldr	x8, [x29, #24]
  4094b4:	cmp	w0, #0x1
  4094b8:	csel	x0, x8, xzr, eq  // eq = none
  4094bc:	ldr	x19, [sp, #16]
  4094c0:	ldp	x29, x30, [sp], #32
  4094c4:	ret
  4094c8:	cbz	x0, 4094dc <clear@@Base+0x63bc>
  4094cc:	ldrb	w8, [x0]
  4094d0:	cmp	w8, #0x0
  4094d4:	cset	w0, eq  // eq = none
  4094d8:	ret
  4094dc:	mov	w0, #0x1                   	// #1
  4094e0:	ret
  4094e4:	stp	x29, x30, [sp, #-64]!
  4094e8:	adrp	x8, 434000 <PC+0x47d0>
  4094ec:	ldr	w8, [x8, #340]
  4094f0:	str	x23, [sp, #16]
  4094f4:	stp	x22, x21, [sp, #32]
  4094f8:	stp	x20, x19, [sp, #48]
  4094fc:	mov	x29, sp
  409500:	cbz	w8, 40950c <clear@@Base+0x63ec>
  409504:	mov	w0, #0x1                   	// #1
  409508:	b	4095d4 <clear@@Base+0x64b4>
  40950c:	mov	w19, w1
  409510:	mov	w1, wzr
  409514:	bl	4019b0 <open@plt>
  409518:	tbnz	w0, #31, 409504 <clear@@Base+0x63e4>
  40951c:	mov	w22, w0
  409520:	bl	40b864 <clear@@Base+0x8744>
  409524:	cmp	x0, #0x2
  409528:	b.le	4095c8 <clear@@Base+0x64a8>
  40952c:	mov	x20, x0
  409530:	sxtw	x0, w0
  409534:	mov	w1, #0x1                   	// #1
  409538:	bl	401a70 <calloc@plt>
  40953c:	cbz	x0, 4095c8 <clear@@Base+0x64a8>
  409540:	mov	x21, x0
  409544:	mov	w0, w22
  409548:	mov	x1, xzr
  40954c:	mov	w2, wzr
  409550:	bl	4018e0 <lseek@plt>
  409554:	cmn	x0, #0x1
  409558:	b.eq	4095c0 <clear@@Base+0x64a0>  // b.none
  40955c:	and	x2, x20, #0xffffffff
  409560:	mov	w0, w22
  409564:	mov	x1, x21
  409568:	bl	401b60 <read@plt>
  40956c:	mov	x23, x0
  409570:	mov	w0, w22
  409574:	bl	401ac0 <close@plt>
  409578:	cmp	x23, x20
  40957c:	b.ne	4095e8 <clear@@Base+0x64c8>  // b.any
  409580:	ldrb	w8, [x21]
  409584:	cbnz	w8, 4095f4 <clear@@Base+0x64d4>
  409588:	ldrb	w8, [x21, #1]
  40958c:	cmp	w8, #0x4d
  409590:	b.ne	4095f4 <clear@@Base+0x64d4>  // b.any
  409594:	ldrb	w8, [x21, #2]
  409598:	cmp	w8, #0x2b
  40959c:	b.ne	4095f4 <clear@@Base+0x64d4>  // b.any
  4095a0:	ldrb	w8, [x21, #3]
  4095a4:	cmp	w8, #0x47
  4095a8:	b.ne	4095f4 <clear@@Base+0x64d4>  // b.any
  4095ac:	mov	x0, x21
  4095b0:	mov	w1, w20
  4095b4:	mov	w2, w19
  4095b8:	bl	409640 <clear@@Base+0x6520>
  4095bc:	b	4095d4 <clear@@Base+0x64b4>
  4095c0:	mov	x0, x21
  4095c4:	bl	401b20 <free@plt>
  4095c8:	mov	w0, w22
  4095cc:	bl	401ac0 <close@plt>
  4095d0:	mov	w0, #0xffffffff            	// #-1
  4095d4:	ldp	x20, x19, [sp, #48]
  4095d8:	ldp	x22, x21, [sp, #32]
  4095dc:	ldr	x23, [sp, #16]
  4095e0:	ldp	x29, x30, [sp], #64
  4095e4:	ret
  4095e8:	mov	x0, x21
  4095ec:	bl	401b20 <free@plt>
  4095f0:	b	4095d0 <clear@@Base+0x64b0>
  4095f4:	mov	x0, x21
  4095f8:	mov	w1, w20
  4095fc:	bl	409604 <clear@@Base+0x64e4>
  409600:	b	4095d4 <clear@@Base+0x64b4>
  409604:	stp	x29, x30, [sp, #-16]!
  409608:	sxtw	x8, w1
  40960c:	add	x8, x8, x0
  409610:	ldurb	w9, [x8, #-1]
  409614:	mov	x29, sp
  409618:	cbz	w9, 409630 <clear@@Base+0x6510>
  40961c:	ldurb	w8, [x8, #-2]
  409620:	cbz	w8, 409630 <clear@@Base+0x6510>
  409624:	mov	w0, #0xffffffff            	// #-1
  409628:	ldp	x29, x30, [sp], #16
  40962c:	ret
  409630:	bl	40922c <clear@@Base+0x610c>
  409634:	mov	w0, wzr
  409638:	ldp	x29, x30, [sp], #16
  40963c:	ret
  409640:	sub	sp, sp, #0x40
  409644:	sxtw	x8, w1
  409648:	stp	x29, x30, [sp, #16]
  40964c:	stp	x22, x21, [sp, #32]
  409650:	stp	x20, x19, [sp, #48]
  409654:	add	x9, x8, x0
  409658:	ldurb	w10, [x9, #-3]
  40965c:	add	x29, sp, #0x10
  409660:	cmp	w10, #0x45
  409664:	b.ne	409744 <clear@@Base+0x6624>  // b.any
  409668:	ldurb	w9, [x9, #-2]
  40966c:	cmp	w9, #0x6e
  409670:	b.ne	409744 <clear@@Base+0x6624>  // b.any
  409674:	add	x8, x8, x0
  409678:	ldurb	w8, [x8, #-1]
  40967c:	cmp	w8, #0x64
  409680:	b.ne	409744 <clear@@Base+0x6624>  // b.any
  409684:	adrp	x9, 430000 <PC+0x7d0>
  409688:	adrp	x10, 430000 <PC+0x7d0>
  40968c:	add	x9, x9, #0x810
  409690:	add	x10, x10, #0x808
  409694:	cmp	w2, #0x0
  409698:	adrp	x22, 416000 <winch@@Base+0x13dc>
  40969c:	add	x8, x0, #0x4
  4096a0:	csel	x19, x10, x9, eq  // eq = none
  4096a4:	add	x22, x22, #0x9ad
  4096a8:	str	x8, [sp, #8]
  4096ac:	b	4096d4 <clear@@Base+0x65b4>
  4096b0:	add	x0, sp, #0x8
  4096b4:	bl	409c94 <clear@@Base+0x6b74>
  4096b8:	ldr	x20, [sp, #8]
  4096bc:	mov	w21, w0
  4096c0:	mov	w1, w21
  4096c4:	mov	x0, x20
  4096c8:	bl	40922c <clear@@Base+0x610c>
  4096cc:	add	x8, x20, w21, sxtw
  4096d0:	str	x8, [sp, #8]
  4096d4:	ldr	x8, [sp, #8]
  4096d8:	add	x9, x8, #0x1
  4096dc:	str	x9, [sp, #8]
  4096e0:	ldrb	w8, [x8]
  4096e4:	sub	w8, w8, #0x63
  4096e8:	cmp	w8, #0x15
  4096ec:	b.hi	409744 <clear@@Base+0x6624>  // b.pmore
  4096f0:	adr	x9, 4096b0 <clear@@Base+0x6590>
  4096f4:	ldrb	w10, [x22, x8]
  4096f8:	add	x9, x9, x10, lsl #2
  4096fc:	br	x9
  409700:	add	x0, sp, #0x8
  409704:	bl	409c94 <clear@@Base+0x6b74>
  409708:	ldr	x20, [sp, #8]
  40970c:	mov	w21, w0
  409710:	mov	w1, w21
  409714:	mov	x0, x20
  409718:	bl	40926c <clear@@Base+0x614c>
  40971c:	b	4096cc <clear@@Base+0x65ac>
  409720:	add	x0, sp, #0x8
  409724:	bl	409c94 <clear@@Base+0x6b74>
  409728:	ldr	x20, [sp, #8]
  40972c:	mov	w21, w0
  409730:	mov	x0, x19
  409734:	mov	w2, w21
  409738:	mov	x1, x20
  40973c:	bl	409cb8 <clear@@Base+0x6b98>
  409740:	b	4096cc <clear@@Base+0x65ac>
  409744:	mov	w0, #0xffffffff            	// #-1
  409748:	ldp	x20, x19, [sp, #48]
  40974c:	ldp	x22, x21, [sp, #32]
  409750:	ldp	x29, x30, [sp, #16]
  409754:	add	sp, sp, #0x40
  409758:	ret
  40975c:	mov	w0, wzr
  409760:	b	409748 <clear@@Base+0x6628>
  409764:	sub	sp, sp, #0x60
  409768:	adrp	x8, 434000 <PC+0x47d0>
  40976c:	ldr	w8, [x8, #380]
  409770:	stp	x20, x19, [sp, #80]
  409774:	mov	w20, #0x1                   	// #1
  409778:	stp	x29, x30, [sp, #32]
  40977c:	cmp	w8, w0
  409780:	stp	x24, x23, [sp, #48]
  409784:	stp	x22, x21, [sp, #64]
  409788:	add	x29, sp, #0x20
  40978c:	b.eq	4098a8 <clear@@Base+0x6788>  // b.none
  409790:	adrp	x8, 434000 <PC+0x47d0>
  409794:	ldr	w8, [x8, #404]
  409798:	mov	w21, w0
  40979c:	cmp	w8, w0
  4097a0:	b.eq	4098a8 <clear@@Base+0x6788>  // b.none
  4097a4:	adrp	x8, 434000 <PC+0x47d0>
  4097a8:	ldr	w8, [x8, #376]
  4097ac:	cmp	w8, w21
  4097b0:	b.ne	4097bc <clear@@Base+0x669c>  // b.any
  4097b4:	mov	w20, #0x2                   	// #2
  4097b8:	b	4098a8 <clear@@Base+0x6788>
  4097bc:	mov	w19, w1
  4097c0:	mov	x22, xzr
  4097c4:	mov	x23, xzr
  4097c8:	add	x20, sp, #0x4
  4097cc:	mov	x24, #0x100000000           	// #4294967296
  4097d0:	b	4097fc <clear@@Base+0x66dc>
  4097d4:	add	x8, x20, x23
  4097d8:	add	x0, sp, #0x4
  4097dc:	sub	x1, x29, #0x8
  4097e0:	add	x23, x23, #0x1
  4097e4:	strb	w21, [x8]
  4097e8:	strb	wzr, [x8, #1]
  4097ec:	bl	409424 <clear@@Base+0x6304>
  4097f0:	cmp	w0, #0x16
  4097f4:	add	x22, x22, x24
  4097f8:	b.ne	40980c <clear@@Base+0x66ec>  // b.any
  4097fc:	cbz	x23, 4097d4 <clear@@Base+0x66b4>
  409800:	bl	407268 <clear@@Base+0x4148>
  409804:	mov	w21, w0
  409808:	b	4097d4 <clear@@Base+0x66b4>
  40980c:	sub	w8, w0, #0x3
  409810:	cmp	w8, #0x2
  409814:	cset	w8, cc  // cc = lo, ul, last
  409818:	tst	w8, w19, lsr #3
  40981c:	mov	w8, #0x64                  	// #100
  409820:	csel	w9, w8, w0, ne  // ne = any
  409824:	sub	w10, w9, #0xd
  409828:	cmp	w10, #0x2
  40982c:	cset	w10, cc  // cc = lo, ul, last
  409830:	tst	w10, w19, lsr #1
  409834:	csel	w20, w8, w9, ne  // ne = any
  409838:	tbz	w19, #2, 409860 <clear@@Base+0x6740>
  40983c:	cmp	w20, #0x12
  409840:	b.hi	409860 <clear@@Base+0x6740>  // b.pmore
  409844:	mov	w8, #0x1                   	// #1
  409848:	mov	w9, #0x8000                	// #32768
  40984c:	lsl	w8, w8, w20
  409850:	movk	w9, #0x6, lsl #16
  409854:	tst	w8, w9
  409858:	b.eq	409860 <clear@@Base+0x6740>  // b.none
  40985c:	mov	w20, #0x64                  	// #100
  409860:	tbnz	w19, #0, 40987c <clear@@Base+0x675c>
  409864:	cmp	w20, #0x64
  409868:	b.eq	40987c <clear@@Base+0x675c>  // b.none
  40986c:	ldur	x0, [x29, #-8]
  409870:	cbz	x0, 4098a8 <clear@@Base+0x6788>
  409874:	bl	40742c <clear@@Base+0x430c>
  409878:	b	4098a8 <clear@@Base+0x6788>
  40987c:	cmp	w23, #0x1
  409880:	b.eq	4098a8 <clear@@Base+0x6788>  // b.none
  409884:	add	x8, sp, #0x4
  409888:	asr	x19, x22, #32
  40988c:	sub	x21, x8, #0x1
  409890:	ldrb	w0, [x21, x19]
  409894:	sub	x22, x19, #0x1
  409898:	bl	4073f4 <clear@@Base+0x42d4>
  40989c:	cmp	x19, #0x2
  4098a0:	mov	x19, x22
  4098a4:	b.gt	409890 <clear@@Base+0x6770>
  4098a8:	mov	w0, w20
  4098ac:	ldp	x20, x19, [sp, #80]
  4098b0:	ldp	x22, x21, [sp, #64]
  4098b4:	ldp	x24, x23, [sp, #48]
  4098b8:	ldp	x29, x30, [sp, #32]
  4098bc:	add	sp, sp, #0x60
  4098c0:	ret
  4098c4:	stp	x29, x30, [sp, #-80]!
  4098c8:	cmp	w1, #0x1
  4098cc:	str	x25, [sp, #16]
  4098d0:	stp	x24, x23, [sp, #32]
  4098d4:	stp	x22, x21, [sp, #48]
  4098d8:	stp	x20, x19, [sp, #64]
  4098dc:	mov	x29, sp
  4098e0:	b.lt	4099a0 <clear@@Base+0x6880>  // b.tstop
  4098e4:	adrp	x22, 416000 <winch@@Base+0x13dc>
  4098e8:	mov	x19, x0
  4098ec:	add	x21, x0, w1, sxtw
  4098f0:	add	x22, x22, #0xa61
  4098f4:	mov	w23, #0x7f                  	// #127
  4098f8:	mov	x24, x0
  4098fc:	b	40990c <clear@@Base+0x67ec>
  409900:	mov	x20, x22
  409904:	ldrb	w8, [x20]
  409908:	cbnz	w8, 409980 <clear@@Base+0x6860>
  40990c:	ldrb	w8, [x24]
  409910:	cmp	w8, #0xb
  409914:	b.ne	409940 <clear@@Base+0x6820>  // b.any
  409918:	ldrb	w0, [x24, #1]
  40991c:	bl	402618 <setlocale@plt+0x958>
  409920:	ldrb	w25, [x24, #2]
  409924:	add	x24, x24, x25
  409928:	cbz	x0, 409900 <clear@@Base+0x67e0>
  40992c:	mov	x20, x0
  409930:	bl	401830 <strlen@plt>
  409934:	cmp	w0, w25
  409938:	b.gt	409900 <clear@@Base+0x67e0>
  40993c:	b	409904 <clear@@Base+0x67e4>
  409940:	cbnz	w8, 409994 <clear@@Base+0x6874>
  409944:	strb	wzr, [x19], #1
  409948:	cmp	x19, x24
  40994c:	b.hi	40995c <clear@@Base+0x683c>  // b.pmore
  409950:	strb	w23, [x19], #1
  409954:	cmp	x19, x24
  409958:	b.ls	409950 <clear@@Base+0x6830>  // b.plast
  40995c:	ldrsb	w8, [x24, #1]
  409960:	add	x19, x24, #0x2
  409964:	tbz	w8, #31, 409970 <clear@@Base+0x6850>
  409968:	ldrb	w8, [x19], #1
  40996c:	cbnz	w8, 409968 <clear@@Base+0x6848>
  409970:	cmp	x19, x21
  409974:	mov	x24, x19
  409978:	b.cc	40990c <clear@@Base+0x67ec>  // b.lo, b.ul, b.last
  40997c:	b	4099a0 <clear@@Base+0x6880>
  409980:	add	x9, x20, #0x1
  409984:	strb	w8, [x19], #1
  409988:	ldrb	w8, [x9], #1
  40998c:	cbnz	w8, 409984 <clear@@Base+0x6864>
  409990:	b	40990c <clear@@Base+0x67ec>
  409994:	add	x24, x24, #0x1
  409998:	strb	w8, [x19], #1
  40999c:	b	40990c <clear@@Base+0x67ec>
  4099a0:	ldp	x20, x19, [sp, #64]
  4099a4:	ldp	x22, x21, [sp, #48]
  4099a8:	ldp	x24, x23, [sp, #32]
  4099ac:	ldr	x25, [sp, #16]
  4099b0:	ldp	x29, x30, [sp], #80
  4099b4:	ret
  4099b8:	stp	x29, x30, [sp, #-16]!
  4099bc:	cmp	x1, x2
  4099c0:	mov	x29, sp
  4099c4:	str	xzr, [x3]
  4099c8:	b.cs	409a40 <clear@@Base+0x6920>  // b.hs, b.nlast
  4099cc:	sub	x8, x0, #0x1
  4099d0:	b	4099e8 <clear@@Base+0x68c8>
  4099d4:	mov	x0, x8
  4099d8:	add	x1, x9, #0x1
  4099dc:	cmp	x1, x2
  4099e0:	add	x0, x0, #0x1
  4099e4:	b.cs	409a40 <clear@@Base+0x6920>  // b.hs, b.nlast
  4099e8:	ldrb	w9, [x1]
  4099ec:	ldrb	w10, [x0]
  4099f0:	cmp	w9, w10
  4099f4:	b.ne	409a04 <clear@@Base+0x68e4>  // b.any
  4099f8:	cbz	w9, 409a58 <clear@@Base+0x6938>
  4099fc:	mov	x9, x1
  409a00:	b	4099d8 <clear@@Base+0x68b8>
  409a04:	cbz	w10, 409a4c <clear@@Base+0x692c>
  409a08:	cbnz	w9, 409a18 <clear@@Base+0x68f8>
  409a0c:	ldrb	w9, [x1, #1]
  409a10:	cmp	w9, #0x67
  409a14:	b.eq	409a70 <clear@@Base+0x6950>  // b.none
  409a18:	mov	x9, x1
  409a1c:	ldrb	w10, [x1], #1
  409a20:	cbnz	w10, 409a18 <clear@@Base+0x68f8>
  409a24:	ldrsb	w10, [x9, #1]!
  409a28:	cmp	w10, #0x7f
  409a2c:	b.eq	409a24 <clear@@Base+0x6904>  // b.none
  409a30:	tbz	w10, #31, 4099d4 <clear@@Base+0x68b4>
  409a34:	ldrb	w10, [x9, #1]!
  409a38:	cbnz	w10, 409a34 <clear@@Base+0x6914>
  409a3c:	b	4099d4 <clear@@Base+0x68b4>
  409a40:	mov	w0, #0x64                  	// #100
  409a44:	ldp	x29, x30, [sp], #16
  409a48:	ret
  409a4c:	mov	w0, #0x16                  	// #22
  409a50:	ldp	x29, x30, [sp], #16
  409a54:	ret
  409a58:	add	x8, x1, #0x1
  409a5c:	ldrb	w0, [x8], #1
  409a60:	cmp	w0, #0x7f
  409a64:	b.eq	409a5c <clear@@Base+0x693c>  // b.none
  409a68:	cmp	w0, #0x67
  409a6c:	b.ne	409a7c <clear@@Base+0x695c>  // b.any
  409a70:	mov	w0, #0x66                  	// #102
  409a74:	ldp	x29, x30, [sp], #16
  409a78:	ret
  409a7c:	tbz	w0, #7, 409a88 <clear@@Base+0x6968>
  409a80:	and	w0, w0, #0x7f
  409a84:	str	x8, [x3]
  409a88:	cmp	w0, #0x44
  409a8c:	b.eq	409aa4 <clear@@Base+0x6984>  // b.none
  409a90:	cmp	w0, #0x40
  409a94:	b.ne	409a74 <clear@@Base+0x6954>  // b.any
  409a98:	bl	409ab0 <clear@@Base+0x6990>
  409a9c:	ldp	x29, x30, [sp], #16
  409aa0:	ret
  409aa4:	bl	409b0c <clear@@Base+0x69ec>
  409aa8:	ldp	x29, x30, [sp], #16
  409aac:	ret
  409ab0:	stp	x29, x30, [sp, #-32]!
  409ab4:	str	x19, [sp, #16]
  409ab8:	mov	x29, sp
  409abc:	bl	407268 <clear@@Base+0x4148>
  409ac0:	mov	w19, w0
  409ac4:	bl	407268 <clear@@Base+0x4148>
  409ac8:	bl	407268 <clear@@Base+0x4148>
  409acc:	cmp	w19, #0x23
  409ad0:	b.eq	409aec <clear@@Base+0x69cc>  // b.none
  409ad4:	cmp	w19, #0x60
  409ad8:	b.eq	409afc <clear@@Base+0x69dc>  // b.none
  409adc:	cmp	w19, #0x61
  409ae0:	b.ne	409af4 <clear@@Base+0x69d4>  // b.any
  409ae4:	bl	409ba8 <clear@@Base+0x6a88>
  409ae8:	b	409b00 <clear@@Base+0x69e0>
  409aec:	sub	w0, w0, #0x21
  409af0:	bl	409bd8 <clear@@Base+0x6ab8>
  409af4:	mov	w0, #0x65                  	// #101
  409af8:	b	409b00 <clear@@Base+0x69e0>
  409afc:	bl	409bc0 <clear@@Base+0x6aa0>
  409b00:	ldr	x19, [sp, #16]
  409b04:	ldp	x29, x30, [sp], #32
  409b08:	ret
  409b0c:	stp	x29, x30, [sp, #-32]!
  409b10:	mov	x29, sp
  409b14:	add	x0, x29, #0x1c
  409b18:	str	x19, [sp, #16]
  409b1c:	bl	409c14 <clear@@Base+0x6af4>
  409b20:	mov	w19, w0
  409b24:	mov	w0, #0x65                  	// #101
  409b28:	tbnz	w19, #31, 409b9c <clear@@Base+0x6a7c>
  409b2c:	ldrb	w8, [x29, #28]
  409b30:	cmp	w8, #0x3b
  409b34:	b.ne	409b9c <clear@@Base+0x6a7c>  // b.any
  409b38:	add	x0, x29, #0x1c
  409b3c:	bl	409c14 <clear@@Base+0x6af4>
  409b40:	cmp	w0, #0x1
  409b44:	mov	w0, #0x65                  	// #101
  409b48:	b.lt	409b9c <clear@@Base+0x6a7c>  // b.tstop
  409b4c:	ldrb	w8, [x29, #28]
  409b50:	cmp	w8, #0x3b
  409b54:	b.ne	409b9c <clear@@Base+0x6a7c>  // b.any
  409b58:	add	x0, x29, #0x1c
  409b5c:	bl	409c14 <clear@@Base+0x6af4>
  409b60:	subs	w0, w0, #0x1
  409b64:	b.lt	409b98 <clear@@Base+0x6a78>  // b.tstop
  409b68:	cmp	w19, #0x40
  409b6c:	b.eq	409b80 <clear@@Base+0x6a60>  // b.none
  409b70:	cmp	w19, #0x41
  409b74:	b.ne	409b88 <clear@@Base+0x6a68>  // b.any
  409b78:	bl	409ba8 <clear@@Base+0x6a88>
  409b7c:	b	409b9c <clear@@Base+0x6a7c>
  409b80:	bl	409bc0 <clear@@Base+0x6aa0>
  409b84:	b	409b9c <clear@@Base+0x6a7c>
  409b88:	ldrb	w8, [x29, #28]
  409b8c:	cmp	w8, #0x6d
  409b90:	b.ne	409b98 <clear@@Base+0x6a78>  // b.any
  409b94:	bl	409bd8 <clear@@Base+0x6ab8>
  409b98:	mov	w0, #0x65                  	// #101
  409b9c:	ldr	x19, [sp, #16]
  409ba0:	ldp	x29, x30, [sp], #32
  409ba4:	ret
  409ba8:	adrp	x8, 434000 <PC+0x47d0>
  409bac:	ldr	w8, [x8, #512]
  409bb0:	cmp	w8, #0x2
  409bb4:	mov	w8, #0x42                  	// #66
  409bb8:	cinc	w0, w8, eq  // eq = none
  409bbc:	ret
  409bc0:	adrp	x8, 434000 <PC+0x47d0>
  409bc4:	ldr	w8, [x8, #512]
  409bc8:	cmp	w8, #0x2
  409bcc:	mov	w8, #0x42                  	// #66
  409bd0:	cinc	w0, w8, ne  // ne = any
  409bd4:	ret
  409bd8:	stp	x29, x30, [sp, #-16]!
  409bdc:	adrp	x8, 434000 <PC+0x47d0>
  409be0:	ldr	w8, [x8, #384]
  409be4:	mov	x29, sp
  409be8:	sub	w8, w8, #0x1
  409bec:	cmp	w8, w0
  409bf0:	b.le	409c0c <clear@@Base+0x6aec>
  409bf4:	mov	w1, w0
  409bf8:	mov	w0, #0x23                  	// #35
  409bfc:	bl	40f8a0 <clear@@Base+0xc780>
  409c00:	adrp	x8, 434000 <PC+0x47d0>
  409c04:	mov	w9, #0x1                   	// #1
  409c08:	str	w9, [x8, #468]
  409c0c:	ldp	x29, x30, [sp], #16
  409c10:	ret
  409c14:	stp	x29, x30, [sp, #-64]!
  409c18:	str	x23, [sp, #16]
  409c1c:	stp	x22, x21, [sp, #32]
  409c20:	stp	x20, x19, [sp, #48]
  409c24:	mov	x19, x0
  409c28:	mov	w23, wzr
  409c2c:	mov	w21, wzr
  409c30:	mov	w22, #0xa                   	// #10
  409c34:	mov	x29, sp
  409c38:	b	409c50 <clear@@Base+0x6b30>
  409c3c:	madd	w8, w23, w22, w8
  409c40:	add	w21, w21, #0x1
  409c44:	sub	w23, w8, #0x30
  409c48:	mov	w8, #0x1                   	// #1
  409c4c:	tbz	w8, #0, 409c7c <clear@@Base+0x6b5c>
  409c50:	bl	407268 <clear@@Base+0x4148>
  409c54:	and	w8, w0, #0xff
  409c58:	sub	w9, w8, #0x30
  409c5c:	cmp	w9, #0xa
  409c60:	b.cc	409c3c <clear@@Base+0x6b1c>  // b.lo, b.ul, b.last
  409c64:	cbz	x19, 409c6c <clear@@Base+0x6b4c>
  409c68:	strb	w0, [x19]
  409c6c:	cmp	w21, #0x0
  409c70:	mov	w8, wzr
  409c74:	csinv	w20, w23, wzr, ne  // ne = any
  409c78:	tbnz	w8, #0, 409c50 <clear@@Base+0x6b30>
  409c7c:	mov	w0, w20
  409c80:	ldp	x20, x19, [sp, #48]
  409c84:	ldp	x22, x21, [sp, #32]
  409c88:	ldr	x23, [sp, #16]
  409c8c:	ldp	x29, x30, [sp], #64
  409c90:	ret
  409c94:	ldr	x8, [x0]
  409c98:	add	x9, x8, #0x1
  409c9c:	str	x9, [x0]
  409ca0:	mov	x9, x8
  409ca4:	ldrb	w10, [x9], #2
  409ca8:	str	x9, [x0]
  409cac:	ldrb	w8, [x8, #1]
  409cb0:	add	w0, w10, w8, lsl #6
  409cb4:	ret
  409cb8:	stp	x29, x30, [sp, #-16]!
  409cbc:	mov	x29, sp
  409cc0:	bl	409330 <clear@@Base+0x6210>
  409cc4:	tbnz	w0, #31, 409cd0 <clear@@Base+0x6bb0>
  409cc8:	ldp	x29, x30, [sp], #16
  409ccc:	ret
  409cd0:	adrp	x0, 416000 <winch@@Base+0x13dc>
  409cd4:	add	x0, x0, #0xa63
  409cd8:	mov	x1, xzr
  409cdc:	bl	411f80 <error@@Base>
  409ce0:	ldp	x29, x30, [sp], #16
  409ce4:	ret
  409ce8:	stp	x29, x30, [sp, #-96]!
  409cec:	str	x27, [sp, #16]
  409cf0:	stp	x26, x25, [sp, #32]
  409cf4:	stp	x24, x23, [sp, #48]
  409cf8:	stp	x22, x21, [sp, #64]
  409cfc:	stp	x20, x19, [sp, #80]
  409d00:	mov	x29, sp
  409d04:	mov	x19, x1
  409d08:	mov	x20, x0
  409d0c:	bl	40aa98 <clear@@Base+0x7978>
  409d10:	mov	x21, x0
  409d14:	bl	401830 <strlen@plt>
  409d18:	mov	x22, x0
  409d1c:	mov	x0, x19
  409d20:	bl	402240 <setlocale@plt+0x580>
  409d24:	mov	x23, x0
  409d28:	str	x0, [x20]
  409d2c:	bl	401830 <strlen@plt>
  409d30:	add	x9, x23, x0
  409d34:	cmp	x9, x19
  409d38:	str	x9, [x20, #8]
  409d3c:	b.ls	409e00 <clear@@Base+0x6ce0>  // b.plast
  409d40:	mov	x10, #0xffffffff00000000    	// #-4294967296
  409d44:	add	x10, x10, x22, lsl #32
  409d48:	mov	w8, wzr
  409d4c:	mov	w27, wzr
  409d50:	sxtw	x23, w22
  409d54:	adrp	x24, 42e000 <winch@@Base+0x193dc>
  409d58:	asr	x25, x10, #32
  409d5c:	adrp	x26, 42e000 <winch@@Base+0x193dc>
  409d60:	b	409d7c <clear@@Base+0x6c5c>
  409d64:	mov	w27, wzr
  409d68:	mov	w8, wzr
  409d6c:	ldr	x9, [x20, #8]
  409d70:	add	x19, x19, #0x1
  409d74:	cmp	x19, x9
  409d78:	b.cs	409e00 <clear@@Base+0x6ce0>  // b.hs, b.nlast
  409d7c:	cbnz	w8, 409d68 <clear@@Base+0x6c48>
  409d80:	cmp	w22, #0x1
  409d84:	b.lt	409da8 <clear@@Base+0x6c88>  // b.tstop
  409d88:	add	x8, x19, x23
  409d8c:	cmp	x8, x9
  409d90:	b.cs	409da8 <clear@@Base+0x6c88>  // b.hs, b.nlast
  409d94:	mov	x0, x19
  409d98:	mov	x1, x21
  409d9c:	mov	x2, x23
  409da0:	bl	4019e0 <strncmp@plt>
  409da4:	cbz	w0, 409ddc <clear@@Base+0x6cbc>
  409da8:	ldrb	w9, [x19]
  409dac:	cbz	w27, 409dc4 <clear@@Base+0x6ca4>
  409db0:	ldrb	w10, [x26, #1116]
  409db4:	mov	w8, wzr
  409db8:	cmp	w9, w10
  409dbc:	csel	w27, wzr, w27, eq  // eq = none
  409dc0:	b	409d6c <clear@@Base+0x6c4c>
  409dc4:	ldrb	w8, [x24, #1112]
  409dc8:	cmp	w9, w8
  409dcc:	b.ne	409de8 <clear@@Base+0x6cc8>  // b.any
  409dd0:	mov	w8, wzr
  409dd4:	mov	w27, #0x1                   	// #1
  409dd8:	b	409d6c <clear@@Base+0x6c4c>
  409ddc:	add	x19, x19, x25
  409de0:	mov	w8, #0x1                   	// #1
  409de4:	b	409d6c <clear@@Base+0x6c4c>
  409de8:	cmp	w9, #0x20
  409dec:	b.ne	409d64 <clear@@Base+0x6c44>  // b.any
  409df0:	mov	w27, wzr
  409df4:	mov	w8, wzr
  409df8:	strb	wzr, [x19]
  409dfc:	b	409d6c <clear@@Base+0x6c4c>
  409e00:	ldp	x20, x19, [sp, #80]
  409e04:	ldp	x22, x21, [sp, #64]
  409e08:	ldp	x24, x23, [sp, #48]
  409e0c:	ldp	x26, x25, [sp, #32]
  409e10:	ldr	x27, [sp, #16]
  409e14:	ldp	x29, x30, [sp], #96
  409e18:	ret
  409e1c:	stp	x29, x30, [sp, #-32]!
  409e20:	stp	x20, x19, [sp, #16]
  409e24:	mov	x19, x0
  409e28:	mov	x29, sp
  409e2c:	cbz	x1, 409e44 <clear@@Base+0x6d24>
  409e30:	mov	x0, x1
  409e34:	mov	x20, x1
  409e38:	bl	401830 <strlen@plt>
  409e3c:	add	x9, x20, x0
  409e40:	b	409e48 <clear@@Base+0x6d28>
  409e44:	ldr	x9, [x19]
  409e48:	ldr	x8, [x19, #8]
  409e4c:	cmp	x9, x8
  409e50:	b.cs	409e6c <clear@@Base+0x6d4c>  // b.hs, b.nlast
  409e54:	sub	x9, x9, #0x1
  409e58:	ldrb	w10, [x9, #1]!
  409e5c:	cbz	w10, 409e58 <clear@@Base+0x6d38>
  409e60:	cmp	x9, x8
  409e64:	csel	x0, x9, xzr, cc  // cc = lo, ul, last
  409e68:	b	409e70 <clear@@Base+0x6d50>
  409e6c:	mov	x0, xzr
  409e70:	ldp	x20, x19, [sp, #16]
  409e74:	ldp	x29, x30, [sp], #32
  409e78:	ret
  409e7c:	cbz	x1, 409e94 <clear@@Base+0x6d74>
  409e80:	ldr	x8, [x0]
  409e84:	cmp	x8, x1
  409e88:	b.cs	409ec8 <clear@@Base+0x6da8>  // b.hs, b.nlast
  409e8c:	sub	x8, x1, #0x1
  409e90:	b	409e98 <clear@@Base+0x6d78>
  409e94:	ldr	x8, [x0, #8]
  409e98:	add	x8, x8, #0x1
  409e9c:	ldrb	w9, [x8, #-1]!
  409ea0:	cbz	w9, 409e9c <clear@@Base+0x6d7c>
  409ea4:	ldr	x9, [x0]
  409ea8:	cmp	x8, x9
  409eac:	b.ls	409ec8 <clear@@Base+0x6da8>  // b.plast
  409eb0:	cmp	x8, x9
  409eb4:	ldrb	w10, [x8, #-1]!
  409eb8:	b.ls	409ec0 <clear@@Base+0x6da0>  // b.plast
  409ebc:	cbnz	w10, 409eb0 <clear@@Base+0x6d90>
  409ec0:	add	x0, x8, #0x1
  409ec4:	ret
  409ec8:	mov	x0, xzr
  409ecc:	ret
  409ed0:	stp	x29, x30, [sp, #-16]!
  409ed4:	mov	x29, sp
  409ed8:	cbz	x0, 409ee8 <clear@@Base+0x6dc8>
  409edc:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  409ee0:	ldr	x1, [x8, #2112]
  409ee4:	bl	40c144 <clear@@Base+0x9024>
  409ee8:	bl	409ef4 <clear@@Base+0x6dd4>
  409eec:	ldp	x29, x30, [sp], #16
  409ef0:	ret
  409ef4:	sub	sp, sp, #0xe0
  409ef8:	str	x25, [sp, #160]
  409efc:	adrp	x25, 42f000 <winch@@Base+0x1a3dc>
  409f00:	ldr	x8, [x25, #2112]
  409f04:	stp	x29, x30, [sp, #144]
  409f08:	stp	x24, x23, [sp, #176]
  409f0c:	stp	x22, x21, [sp, #192]
  409f10:	cmp	x8, x0
  409f14:	stp	x20, x19, [sp, #208]
  409f18:	add	x29, sp, #0x90
  409f1c:	b.eq	40a1ac <clear@@Base+0x708c>  // b.none
  409f20:	mov	x20, x0
  409f24:	bl	403d50 <clear@@Base+0xc30>
  409f28:	bl	40a324 <clear@@Base+0x7204>
  409f2c:	ldr	x8, [x25, #2112]
  409f30:	mov	x21, x0
  409f34:	cbz	x8, 409f68 <clear@@Base+0x6e48>
  409f38:	bl	4045a0 <clear@@Base+0x1480>
  409f3c:	mov	w19, w0
  409f40:	bl	40a354 <clear@@Base+0x7234>
  409f44:	tbz	w19, #3, 409f68 <clear@@Base+0x6e48>
  409f48:	mov	x0, x21
  409f4c:	bl	40c2e4 <clear@@Base+0x91c4>
  409f50:	cmp	w0, #0x1
  409f54:	b.gt	409f68 <clear@@Base+0x6e48>
  409f58:	mov	x0, x21
  409f5c:	bl	40c03c <clear@@Base+0x8f1c>
  409f60:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  409f64:	ldr	x21, [x8, #2120]
  409f68:	cbz	x20, 409fb0 <clear@@Base+0x6e90>
  409f6c:	mov	x0, x20
  409f70:	bl	40c294 <clear@@Base+0x9174>
  409f74:	bl	40215c <setlocale@plt+0x49c>
  409f78:	mov	x19, x0
  409f7c:	mov	x0, x20
  409f80:	bl	40c304 <clear@@Base+0x91e4>
  409f84:	stur	x0, [x29, #-8]
  409f88:	cbz	x0, 409fbc <clear@@Base+0x6e9c>
  409f8c:	mov	w8, #0xffffffff            	// #-1
  409f90:	mov	x0, x20
  409f94:	str	w8, [x29, #28]
  409f98:	bl	40c33c <clear@@Base+0x921c>
  409f9c:	cmp	x0, #0x0
  409fa0:	mov	x22, x0
  409fa4:	mov	w24, wzr
  409fa8:	csel	x23, x19, x0, eq  // eq = none
  409fac:	b	40a030 <clear@@Base+0x6f10>
  409fb0:	mov	x0, x21
  409fb4:	bl	40a420 <clear@@Base+0x7300>
  409fb8:	b	40a1ac <clear@@Base+0x708c>
  409fbc:	adrp	x1, 415000 <winch@@Base+0x3dc>
  409fc0:	add	x1, x1, #0xd89
  409fc4:	mov	x0, x19
  409fc8:	bl	401b00 <strcmp@plt>
  409fcc:	cbz	w0, 409ffc <clear@@Base+0x6edc>
  409fd0:	adrp	x1, 416000 <winch@@Base+0x13dc>
  409fd4:	add	x1, x1, #0xad1
  409fd8:	mov	x0, x19
  409fdc:	bl	401b00 <strcmp@plt>
  409fe0:	cbz	w0, 409ffc <clear@@Base+0x6edc>
  409fe4:	add	x1, x29, #0x1c
  409fe8:	sub	x2, x29, #0x8
  409fec:	mov	x0, x19
  409ff0:	bl	40b448 <clear@@Base+0x8328>
  409ff4:	mov	x22, x0
  409ff8:	b	40a000 <clear@@Base+0x6ee0>
  409ffc:	mov	x22, xzr
  40a000:	ldur	x24, [x29, #-8]
  40a004:	adrp	x1, 415000 <winch@@Base+0x3dc>
  40a008:	cmp	x22, #0x0
  40a00c:	add	x1, x1, #0xd5e
  40a010:	mov	x0, x19
  40a014:	csel	x23, x22, x19, ne  // ne = any
  40a018:	bl	401b00 <strcmp@plt>
  40a01c:	cbz	x24, 40a1cc <clear@@Base+0x70ac>
  40a020:	cmp	w0, #0x0
  40a024:	mov	w8, #0x4                   	// #4
  40a028:	mov	w9, #0x6                   	// #6
  40a02c:	csel	w24, w9, w8, eq  // eq = none
  40a030:	cbz	x21, 40a044 <clear@@Base+0x6f24>
  40a034:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  40a038:	mov	x0, x21
  40a03c:	str	x21, [x8, #2120]
  40a040:	bl	40a420 <clear@@Base+0x7300>
  40a044:	mov	x0, x20
  40a048:	mov	x1, x22
  40a04c:	str	x20, [x25, #2112]
  40a050:	bl	40c30c <clear@@Base+0x91ec>
  40a054:	ldr	x0, [x25, #2112]
  40a058:	ldur	x1, [x29, #-8]
  40a05c:	bl	40c2fc <clear@@Base+0x91dc>
  40a060:	ldr	x0, [x25, #2112]
  40a064:	bl	40c2c0 <clear@@Base+0x91a0>
  40a068:	ldr	x0, [x25, #2112]
  40a06c:	adrp	x1, 434000 <PC+0x47d0>
  40a070:	add	x1, x1, #0x130
  40a074:	bl	40c2b4 <clear@@Base+0x9194>
  40a078:	ldr	w0, [x29, #28]
  40a07c:	adrp	x8, 434000 <PC+0x47d0>
  40a080:	mov	w20, #0x1                   	// #1
  40a084:	mov	w1, w24
  40a088:	str	w20, [x8, #344]
  40a08c:	bl	4043a0 <clear@@Base+0x1280>
  40a090:	adrp	x21, 434000 <PC+0x47d0>
  40a094:	tbnz	w24, #3, 40a104 <clear@@Base+0x6fe4>
  40a098:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  40a09c:	ldr	x0, [x8, #2136]
  40a0a0:	cbz	x0, 40a0b0 <clear@@Base+0x6f90>
  40a0a4:	ldr	w8, [x21, #324]
  40a0a8:	cbz	w8, 40a0b0 <clear@@Base+0x6f90>
  40a0ac:	bl	40a4d0 <clear@@Base+0x73b0>
  40a0b0:	adrp	x1, 415000 <winch@@Base+0x3dc>
  40a0b4:	add	x1, x1, #0xd5e
  40a0b8:	mov	x0, x23
  40a0bc:	bl	401b00 <strcmp@plt>
  40a0c0:	cbz	w0, 40a0e8 <clear@@Base+0x6fc8>
  40a0c4:	mov	x1, sp
  40a0c8:	mov	x0, x23
  40a0cc:	bl	415d00 <winch@@Base+0x10dc>
  40a0d0:	cbnz	w0, 40a0e8 <clear@@Base+0x6fc8>
  40a0d4:	ldp	x9, x8, [sp]
  40a0d8:	adrp	x10, 434000 <PC+0x47d0>
  40a0dc:	adrp	x11, 434000 <PC+0x47d0>
  40a0e0:	str	x8, [x10, #448]
  40a0e4:	str	x9, [x11, #456]
  40a0e8:	adrp	x22, 42f000 <winch@@Base+0x1a3dc>
  40a0ec:	ldr	x8, [x22, #2104]
  40a0f0:	cbz	x8, 40a104 <clear@@Base+0x6fe4>
  40a0f4:	mov	w0, #0x40000000            	// #1073741824
  40a0f8:	bl	4073f4 <clear@@Base+0x42d4>
  40a0fc:	ldr	x0, [x22, #2104]
  40a100:	bl	40742c <clear@@Base+0x430c>
  40a104:	adrp	x23, 42f000 <winch@@Base+0x1a3dc>
  40a108:	ldr	w22, [x23, #2128]
  40a10c:	bl	411c94 <clear@@Base+0xeb74>
  40a110:	ldr	w8, [x21, #324]
  40a114:	str	w20, [x23, #2128]
  40a118:	cbz	w8, 40a1a4 <clear@@Base+0x7084>
  40a11c:	bl	412740 <error@@Base+0x7c0>
  40a120:	bl	40ecb4 <clear@@Base+0xbb94>
  40a124:	bl	413664 <error@@Base+0x16e4>
  40a128:	adrp	x1, 415000 <winch@@Base+0x3dc>
  40a12c:	add	x1, x1, #0xd89
  40a130:	mov	x0, x19
  40a134:	bl	401b00 <strcmp@plt>
  40a138:	cbz	w0, 40a17c <clear@@Base+0x705c>
  40a13c:	adrp	x1, 416000 <winch@@Base+0x13dc>
  40a140:	add	x1, x1, #0xad1
  40a144:	mov	x0, x19
  40a148:	bl	401b00 <strcmp@plt>
  40a14c:	cbz	w0, 40a17c <clear@@Base+0x705c>
  40a150:	mov	x0, x19
  40a154:	bl	40aac4 <clear@@Base+0x79a4>
  40a158:	adrp	x8, 42e000 <winch@@Base+0x193dc>
  40a15c:	ldr	x8, [x8, #1208]
  40a160:	mov	x20, x0
  40a164:	mov	w2, #0x1                   	// #1
  40a168:	mov	x1, x20
  40a16c:	mov	x0, x8
  40a170:	bl	4055c4 <clear@@Base+0x24a4>
  40a174:	mov	x0, x20
  40a178:	bl	401b20 <free@plt>
  40a17c:	cbnz	w22, 40a1a4 <clear@@Base+0x7084>
  40a180:	adrp	x8, 434000 <PC+0x47d0>
  40a184:	ldr	w8, [x8, #652]
  40a188:	cmp	w8, #0x1
  40a18c:	b.lt	40a1a4 <clear@@Base+0x7084>  // b.tstop
  40a190:	adrp	x0, 416000 <winch@@Base+0x13dc>
  40a194:	add	x0, x0, #0xc19
  40a198:	sub	x1, x29, #0x10
  40a19c:	stur	x19, [x29, #-16]
  40a1a0:	bl	411f80 <error@@Base>
  40a1a4:	mov	x0, x19
  40a1a8:	bl	401b20 <free@plt>
  40a1ac:	mov	w0, wzr
  40a1b0:	ldp	x20, x19, [sp, #208]
  40a1b4:	ldp	x22, x21, [sp, #192]
  40a1b8:	ldp	x24, x23, [sp, #176]
  40a1bc:	ldr	x25, [sp, #160]
  40a1c0:	ldp	x29, x30, [sp, #144]
  40a1c4:	add	sp, sp, #0xe0
  40a1c8:	ret
  40a1cc:	cbz	w0, 40a270 <clear@@Base+0x7150>
  40a1d0:	adrp	x1, 416000 <winch@@Base+0x13dc>
  40a1d4:	add	x1, x1, #0xad1
  40a1d8:	mov	x0, x23
  40a1dc:	bl	401b00 <strcmp@plt>
  40a1e0:	cbz	w0, 40a284 <clear@@Base+0x7164>
  40a1e4:	adrp	x1, 415000 <winch@@Base+0x3dc>
  40a1e8:	add	x1, x1, #0xd89
  40a1ec:	mov	x0, x23
  40a1f0:	bl	401b00 <strcmp@plt>
  40a1f4:	cbz	w0, 40a294 <clear@@Base+0x7174>
  40a1f8:	mov	x0, x23
  40a1fc:	bl	40b79c <clear@@Base+0x867c>
  40a200:	stur	x0, [x29, #-16]
  40a204:	cbz	x0, 40a2a4 <clear@@Base+0x7184>
  40a208:	adrp	x0, 416000 <winch@@Base+0x13dc>
  40a20c:	add	x0, x0, #0xc19
  40a210:	sub	x1, x29, #0x10
  40a214:	bl	411f80 <error@@Base>
  40a218:	ldur	x0, [x29, #-16]
  40a21c:	bl	401b20 <free@plt>
  40a220:	cbz	x22, 40a240 <clear@@Base+0x7120>
  40a224:	ldur	x0, [x29, #-8]
  40a228:	bl	40a43c <clear@@Base+0x731c>
  40a22c:	mov	x0, x22
  40a230:	mov	x1, x19
  40a234:	bl	40b678 <clear@@Base+0x8558>
  40a238:	mov	x0, x22
  40a23c:	bl	401b20 <free@plt>
  40a240:	mov	x0, x20
  40a244:	bl	40c03c <clear@@Base+0x8f1c>
  40a248:	mov	x0, x19
  40a24c:	bl	401b20 <free@plt>
  40a250:	cmp	x21, x20
  40a254:	b.ne	40a260 <clear@@Base+0x7140>  // b.any
  40a258:	mov	w0, #0x1                   	// #1
  40a25c:	bl	402190 <setlocale@plt+0x4d0>
  40a260:	mov	x0, x21
  40a264:	bl	40a454 <clear@@Base+0x7334>
  40a268:	mov	w0, #0x1                   	// #1
  40a26c:	b	40a1b0 <clear@@Base+0x7090>
  40a270:	adrp	x8, 430000 <PC+0x7d0>
  40a274:	ldr	w8, [x8, #2072]
  40a278:	mov	w24, #0x2                   	// #2
  40a27c:	str	w8, [x29, #28]
  40a280:	b	40a030 <clear@@Base+0x6f10>
  40a284:	mov	w8, #0xffffffff            	// #-1
  40a288:	str	w8, [x29, #28]
  40a28c:	mov	w24, #0x10                  	// #16
  40a290:	b	40a030 <clear@@Base+0x6f10>
  40a294:	mov	w8, #0xffffffff            	// #-1
  40a298:	str	w8, [x29, #28]
  40a29c:	mov	w24, #0x8                   	// #8
  40a2a0:	b	40a030 <clear@@Base+0x6f10>
  40a2a4:	mov	x0, x23
  40a2a8:	mov	w1, wzr
  40a2ac:	bl	4019b0 <open@plt>
  40a2b0:	str	w0, [x29, #28]
  40a2b4:	tbnz	w0, #31, 40a2d8 <clear@@Base+0x71b8>
  40a2b8:	adrp	x8, 434000 <PC+0x47d0>
  40a2bc:	ldr	w8, [x8, #572]
  40a2c0:	cbnz	w8, 40a2d0 <clear@@Base+0x71b0>
  40a2c4:	mov	x0, x20
  40a2c8:	bl	40c2cc <clear@@Base+0x91ac>
  40a2cc:	cbz	w0, 40a2e8 <clear@@Base+0x71c8>
  40a2d0:	mov	w24, #0x1                   	// #1
  40a2d4:	b	40a030 <clear@@Base+0x6f10>
  40a2d8:	mov	x0, x19
  40a2dc:	bl	411a74 <clear@@Base+0xe954>
  40a2e0:	stur	x0, [x29, #-16]
  40a2e4:	b	40a208 <clear@@Base+0x70e8>
  40a2e8:	ldr	w0, [x29, #28]
  40a2ec:	bl	40b108 <clear@@Base+0x7fe8>
  40a2f0:	cbz	w0, 40a2d0 <clear@@Base+0x71b0>
  40a2f4:	adrp	x0, 416000 <winch@@Base+0x13dc>
  40a2f8:	add	x0, x0, #0xae9
  40a2fc:	sub	x1, x29, #0x10
  40a300:	stur	x19, [x29, #-16]
  40a304:	bl	4121c4 <error@@Base+0x244>
  40a308:	orr	w8, w0, #0x20
  40a30c:	cmp	w8, #0x79
  40a310:	b.eq	40a2d0 <clear@@Base+0x71b0>  // b.none
  40a314:	ldr	w0, [x29, #28]
  40a318:	bl	401ac0 <close@plt>
  40a31c:	cbnz	x22, 40a224 <clear@@Base+0x7104>
  40a320:	b	40a240 <clear@@Base+0x7120>
  40a324:	stp	x29, x30, [sp, #-32]!
  40a328:	str	x19, [sp, #16]
  40a32c:	adrp	x19, 42f000 <winch@@Base+0x1a3dc>
  40a330:	ldr	x0, [x19, #2112]
  40a334:	mov	x29, sp
  40a338:	cbz	x0, 40a344 <clear@@Base+0x7224>
  40a33c:	mov	w1, #0x1                   	// #1
  40a340:	bl	40c2d4 <clear@@Base+0x91b4>
  40a344:	ldr	x0, [x19, #2112]
  40a348:	ldr	x19, [sp, #16]
  40a34c:	ldp	x29, x30, [sp], #32
  40a350:	ret
  40a354:	sub	sp, sp, #0x40
  40a358:	str	x21, [sp, #32]
  40a35c:	adrp	x21, 42f000 <winch@@Base+0x1a3dc>
  40a360:	ldr	x8, [x21, #2112]
  40a364:	stp	x29, x30, [sp, #16]
  40a368:	stp	x20, x19, [sp, #48]
  40a36c:	add	x29, sp, #0x10
  40a370:	cbz	x8, 40a40c <clear@@Base+0x72ec>
  40a374:	mov	x0, sp
  40a378:	mov	w1, wzr
  40a37c:	bl	412824 <error@@Base+0x8a4>
  40a380:	ldr	x8, [sp]
  40a384:	cmn	x8, #0x1
  40a388:	b.eq	40a39c <clear@@Base+0x727c>  // b.none
  40a38c:	ldr	x0, [x21, #2112]
  40a390:	mov	x1, sp
  40a394:	bl	40c2a8 <clear@@Base+0x9188>
  40a398:	bl	40f9d0 <clear@@Base+0xc8b0>
  40a39c:	bl	4045a0 <clear@@Base+0x1480>
  40a3a0:	mov	w20, w0
  40a3a4:	bl	4044a4 <clear@@Base+0x1384>
  40a3a8:	ldr	x0, [x21, #2112]
  40a3ac:	bl	40c33c <clear@@Base+0x921c>
  40a3b0:	cbz	x0, 40a3f8 <clear@@Base+0x72d8>
  40a3b4:	mov	x19, x0
  40a3b8:	ldr	x0, [x21, #2112]
  40a3bc:	bl	40c304 <clear@@Base+0x91e4>
  40a3c0:	tbnz	w20, #1, 40a3d8 <clear@@Base+0x72b8>
  40a3c4:	cbz	x0, 40a3d8 <clear@@Base+0x72b8>
  40a3c8:	bl	40a43c <clear@@Base+0x731c>
  40a3cc:	ldr	x0, [x21, #2112]
  40a3d0:	mov	x1, xzr
  40a3d4:	bl	40c2fc <clear@@Base+0x91dc>
  40a3d8:	ldr	x0, [x21, #2112]
  40a3dc:	bl	40c294 <clear@@Base+0x9174>
  40a3e0:	mov	x1, x0
  40a3e4:	mov	x0, x19
  40a3e8:	bl	40b678 <clear@@Base+0x8558>
  40a3ec:	ldr	x0, [x21, #2112]
  40a3f0:	mov	x1, xzr
  40a3f4:	bl	40c30c <clear@@Base+0x91ec>
  40a3f8:	adrp	x8, 434000 <PC+0x47d0>
  40a3fc:	adrp	x9, 434000 <PC+0x47d0>
  40a400:	str	xzr, [x21, #2112]
  40a404:	str	xzr, [x8, #456]
  40a408:	str	xzr, [x9, #448]
  40a40c:	ldp	x20, x19, [sp, #48]
  40a410:	ldr	x21, [sp, #32]
  40a414:	ldp	x29, x30, [sp, #16]
  40a418:	add	sp, sp, #0x40
  40a41c:	ret
  40a420:	cbz	x0, 40a438 <clear@@Base+0x7318>
  40a424:	stp	x29, x30, [sp, #-16]!
  40a428:	mov	w1, #0xffffffff            	// #-1
  40a42c:	mov	x29, sp
  40a430:	bl	40c2d4 <clear@@Base+0x91b4>
  40a434:	ldp	x29, x30, [sp], #16
  40a438:	ret
  40a43c:	cbz	x0, 40a450 <clear@@Base+0x7330>
  40a440:	stp	x29, x30, [sp, #-16]!
  40a444:	mov	x29, sp
  40a448:	bl	401c30 <pclose@plt>
  40a44c:	ldp	x29, x30, [sp], #16
  40a450:	ret
  40a454:	stp	x29, x30, [sp, #-48]!
  40a458:	str	x21, [sp, #16]
  40a45c:	stp	x20, x19, [sp, #32]
  40a460:	mov	x29, sp
  40a464:	mov	x21, x0
  40a468:	bl	40a420 <clear@@Base+0x7300>
  40a46c:	mov	x0, x21
  40a470:	bl	40c0f8 <clear@@Base+0x8fd8>
  40a474:	mov	x20, x0
  40a478:	mov	x0, x21
  40a47c:	bl	40c118 <clear@@Base+0x8ff8>
  40a480:	mov	x19, x0
  40a484:	mov	x0, x21
  40a488:	bl	409ef4 <clear@@Base+0x6dd4>
  40a48c:	cbz	w0, 40a4c0 <clear@@Base+0x73a0>
  40a490:	cbz	x20, 40a4a4 <clear@@Base+0x7384>
  40a494:	mov	x0, x20
  40a498:	mov	w1, wzr
  40a49c:	bl	40a908 <clear@@Base+0x77e8>
  40a4a0:	cbz	w0, 40a4c0 <clear@@Base+0x73a0>
  40a4a4:	cbz	x19, 40a4b8 <clear@@Base+0x7398>
  40a4a8:	mov	x0, x19
  40a4ac:	mov	w1, wzr
  40a4b0:	bl	40a920 <clear@@Base+0x7800>
  40a4b4:	cbz	w0, 40a4c0 <clear@@Base+0x73a0>
  40a4b8:	mov	w0, #0x1                   	// #1
  40a4bc:	bl	402190 <setlocale@plt+0x4d0>
  40a4c0:	ldp	x20, x19, [sp, #32]
  40a4c4:	ldr	x21, [sp, #16]
  40a4c8:	ldp	x29, x30, [sp], #48
  40a4cc:	ret
  40a4d0:	stp	x29, x30, [sp, #-48]!
  40a4d4:	str	x21, [sp, #16]
  40a4d8:	stp	x20, x19, [sp, #32]
  40a4dc:	mov	x29, sp
  40a4e0:	mov	x19, x0
  40a4e4:	bl	4045a0 <clear@@Base+0x1480>
  40a4e8:	tbnz	w0, #0, 40a5f0 <clear@@Base+0x74d0>
  40a4ec:	mov	x0, x19
  40a4f0:	mov	w1, wzr
  40a4f4:	bl	4019b0 <open@plt>
  40a4f8:	mov	w20, w0
  40a4fc:	tbnz	w0, #31, 40a508 <clear@@Base+0x73e8>
  40a500:	mov	w0, w20
  40a504:	bl	401ac0 <close@plt>
  40a508:	mov	w0, #0x4f                  	// #79
  40a50c:	tbnz	w20, #31, 40a530 <clear@@Base+0x7410>
  40a510:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  40a514:	ldr	w8, [x8, #2132]
  40a518:	cbnz	w8, 40a530 <clear@@Base+0x7410>
  40a51c:	adrp	x0, 416000 <winch@@Base+0x13dc>
  40a520:	add	x0, x0, #0xb3f
  40a524:	add	x1, x29, #0x18
  40a528:	str	x19, [x29, #24]
  40a52c:	bl	4121c4 <error@@Base+0x244>
  40a530:	adrp	x20, 416000 <winch@@Base+0x13dc>
  40a534:	adrp	x21, 416000 <winch@@Base+0x13dc>
  40a538:	add	x20, x20, #0xb76
  40a53c:	add	x21, x21, #0xaa0
  40a540:	b	40a550 <clear@@Base+0x7430>
  40a544:	mov	x0, x20
  40a548:	mov	x1, xzr
  40a54c:	bl	4121c4 <error@@Base+0x244>
  40a550:	sub	w8, w0, #0x41
  40a554:	cmp	w8, #0x30
  40a558:	b.hi	40a544 <clear@@Base+0x7424>  // b.pmore
  40a55c:	adr	x9, 40a544 <clear@@Base+0x7424>
  40a560:	ldrb	w10, [x21, x8]
  40a564:	add	x9, x9, x10, lsl #2
  40a568:	br	x9
  40a56c:	mov	w0, wzr
  40a570:	bl	402190 <setlocale@plt+0x4d0>
  40a574:	b	40a544 <clear@@Base+0x7424>
  40a578:	mov	w1, #0x401                 	// #1025
  40a57c:	mov	x0, x19
  40a580:	bl	4019b0 <open@plt>
  40a584:	adrp	x20, 42c000 <winch@@Base+0x173dc>
  40a588:	mov	w2, #0x2                   	// #2
  40a58c:	mov	x1, xzr
  40a590:	str	w0, [x20, #632]
  40a594:	bl	4018e0 <lseek@plt>
  40a598:	cmn	x0, #0x1
  40a59c:	b.ne	40a5d0 <clear@@Base+0x74b0>  // b.any
  40a5a0:	ldr	w0, [x20, #632]
  40a5a4:	bl	401ac0 <close@plt>
  40a5a8:	mov	w0, #0xffffffff            	// #-1
  40a5ac:	b	40a5c8 <clear@@Base+0x74a8>
  40a5b0:	mov	x0, x19
  40a5b4:	bl	401b20 <free@plt>
  40a5b8:	b	40a5f0 <clear@@Base+0x74d0>
  40a5bc:	mov	w1, #0x1a4                 	// #420
  40a5c0:	mov	x0, x19
  40a5c4:	bl	401ca0 <creat@plt>
  40a5c8:	adrp	x8, 42c000 <winch@@Base+0x173dc>
  40a5cc:	str	w0, [x8, #632]
  40a5d0:	adrp	x8, 42c000 <winch@@Base+0x173dc>
  40a5d4:	ldr	w8, [x8, #632]
  40a5d8:	tbz	w8, #31, 40a5f0 <clear@@Base+0x74d0>
  40a5dc:	adrp	x0, 416000 <winch@@Base+0x13dc>
  40a5e0:	add	x0, x0, #0xbb4
  40a5e4:	add	x1, x29, #0x18
  40a5e8:	str	x19, [x29, #24]
  40a5ec:	bl	411f80 <error@@Base>
  40a5f0:	ldp	x20, x19, [sp, #32]
  40a5f4:	ldr	x21, [sp, #16]
  40a5f8:	ldp	x29, x30, [sp], #48
  40a5fc:	ret
  40a600:	sub	sp, sp, #0x70
  40a604:	stp	x29, x30, [sp, #32]
  40a608:	str	x25, [sp, #48]
  40a60c:	stp	x24, x23, [sp, #64]
  40a610:	stp	x22, x21, [sp, #80]
  40a614:	stp	x20, x19, [sp, #96]
  40a618:	add	x29, sp, #0x20
  40a61c:	mov	x20, x0
  40a620:	bl	40a324 <clear@@Base+0x7204>
  40a624:	mov	x19, x0
  40a628:	add	x0, sp, #0x10
  40a62c:	mov	x1, x20
  40a630:	bl	409ce8 <clear@@Base+0x6bc8>
  40a634:	add	x0, sp, #0x10
  40a638:	mov	x1, xzr
  40a63c:	bl	409e1c <clear@@Base+0x6cfc>
  40a640:	adrp	x25, 42f000 <winch@@Base+0x1a3dc>
  40a644:	cbz	x0, 40a6e4 <clear@@Base+0x75c4>
  40a648:	mov	x21, x0
  40a64c:	mov	x20, xzr
  40a650:	b	40a670 <clear@@Base+0x7550>
  40a654:	mov	x0, x22
  40a658:	bl	401b20 <free@plt>
  40a65c:	add	x0, sp, #0x10
  40a660:	mov	x1, x21
  40a664:	bl	409e1c <clear@@Base+0x6cfc>
  40a668:	mov	x21, x0
  40a66c:	cbz	x0, 40a6e8 <clear@@Base+0x75c8>
  40a670:	mov	x0, x21
  40a674:	bl	40af4c <clear@@Base+0x7e2c>
  40a678:	mov	x22, x0
  40a67c:	mov	x0, sp
  40a680:	mov	x1, x22
  40a684:	bl	409ce8 <clear@@Base+0x6bc8>
  40a688:	mov	x0, sp
  40a68c:	mov	x1, xzr
  40a690:	bl	409e1c <clear@@Base+0x6cfc>
  40a694:	cbz	x0, 40a654 <clear@@Base+0x7534>
  40a698:	mov	x23, x0
  40a69c:	b	40a6bc <clear@@Base+0x759c>
  40a6a0:	mov	x0, x24
  40a6a4:	bl	401b20 <free@plt>
  40a6a8:	mov	x0, sp
  40a6ac:	mov	x1, x23
  40a6b0:	bl	409e1c <clear@@Base+0x6cfc>
  40a6b4:	mov	x23, x0
  40a6b8:	cbz	x0, 40a654 <clear@@Base+0x7534>
  40a6bc:	mov	x0, x23
  40a6c0:	bl	40a98c <clear@@Base+0x786c>
  40a6c4:	mov	x24, x0
  40a6c8:	bl	409ed0 <clear@@Base+0x6db0>
  40a6cc:	cbnz	x20, 40a6a0 <clear@@Base+0x7580>
  40a6d0:	cbnz	w0, 40a6a0 <clear@@Base+0x7580>
  40a6d4:	ldr	x0, [x25, #2112]
  40a6d8:	bl	40c294 <clear@@Base+0x9174>
  40a6dc:	mov	x20, x0
  40a6e0:	b	40a6a0 <clear@@Base+0x7580>
  40a6e4:	mov	x20, xzr
  40a6e8:	cbz	x20, 40a718 <clear@@Base+0x75f8>
  40a6ec:	ldr	x1, [x25, #2112]
  40a6f0:	mov	x0, x20
  40a6f4:	bl	40c144 <clear@@Base+0x9024>
  40a6f8:	ldr	x8, [x25, #2112]
  40a6fc:	cmp	x0, x8
  40a700:	b.eq	40a728 <clear@@Base+0x7608>  // b.none
  40a704:	mov	x0, x19
  40a708:	bl	40a454 <clear@@Base+0x7334>
  40a70c:	mov	x0, x20
  40a710:	bl	409ed0 <clear@@Base+0x6db0>
  40a714:	b	40a734 <clear@@Base+0x7614>
  40a718:	mov	x0, x19
  40a71c:	bl	40a420 <clear@@Base+0x7300>
  40a720:	mov	w0, #0x1                   	// #1
  40a724:	b	40a734 <clear@@Base+0x7614>
  40a728:	mov	x0, x19
  40a72c:	bl	40a420 <clear@@Base+0x7300>
  40a730:	mov	w0, wzr
  40a734:	ldp	x20, x19, [sp, #96]
  40a738:	ldp	x22, x21, [sp, #80]
  40a73c:	ldp	x24, x23, [sp, #64]
  40a740:	ldr	x25, [sp, #48]
  40a744:	ldp	x29, x30, [sp, #32]
  40a748:	add	sp, sp, #0x70
  40a74c:	ret
  40a750:	stp	x29, x30, [sp, #-16]!
  40a754:	mov	x29, sp
  40a758:	bl	40c138 <clear@@Base+0x9018>
  40a75c:	cbz	w0, 40a778 <clear@@Base+0x7658>
  40a760:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  40a764:	mov	w0, #0x1                   	// #1
  40a768:	str	xzr, [x8, #2112]
  40a76c:	bl	40a7c8 <clear@@Base+0x76a8>
  40a770:	ldp	x29, x30, [sp], #16
  40a774:	ret
  40a778:	bl	40a784 <clear@@Base+0x7664>
  40a77c:	ldp	x29, x30, [sp], #16
  40a780:	ret
  40a784:	stp	x29, x30, [sp, #-16]!
  40a788:	adrp	x8, 430000 <PC+0x7d0>
  40a78c:	ldr	w0, [x8, #2072]
  40a790:	mov	x29, sp
  40a794:	bl	401b80 <isatty@plt>
  40a798:	cbz	w0, 40a7b4 <clear@@Base+0x7694>
  40a79c:	adrp	x0, 416000 <winch@@Base+0x13dc>
  40a7a0:	add	x0, x0, #0xb15
  40a7a4:	mov	x1, xzr
  40a7a8:	bl	411f80 <error@@Base>
  40a7ac:	mov	w0, wzr
  40a7b0:	bl	402190 <setlocale@plt+0x4d0>
  40a7b4:	adrp	x0, 415000 <winch@@Base+0x3dc>
  40a7b8:	add	x0, x0, #0xd5e
  40a7bc:	bl	409ed0 <clear@@Base+0x6db0>
  40a7c0:	ldp	x29, x30, [sp], #16
  40a7c4:	ret
  40a7c8:	stp	x29, x30, [sp, #-16]!
  40a7cc:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  40a7d0:	ldr	x8, [x8, #2112]
  40a7d4:	mov	w1, w0
  40a7d8:	mov	w2, #0x1                   	// #1
  40a7dc:	mov	x29, sp
  40a7e0:	mov	x0, x8
  40a7e4:	bl	40a838 <clear@@Base+0x7718>
  40a7e8:	ldp	x29, x30, [sp], #16
  40a7ec:	ret
  40a7f0:	stp	x29, x30, [sp, #-16]!
  40a7f4:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  40a7f8:	mov	w0, #0x1                   	// #1
  40a7fc:	mov	x29, sp
  40a800:	str	xzr, [x8, #2112]
  40a804:	bl	40a810 <clear@@Base+0x76f0>
  40a808:	ldp	x29, x30, [sp], #16
  40a80c:	ret
  40a810:	stp	x29, x30, [sp, #-16]!
  40a814:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  40a818:	ldr	x8, [x8, #2112]
  40a81c:	mov	w1, w0
  40a820:	mov	w2, #0xffffffff            	// #-1
  40a824:	mov	x29, sp
  40a828:	mov	x0, x8
  40a82c:	bl	40a838 <clear@@Base+0x7718>
  40a830:	ldp	x29, x30, [sp], #16
  40a834:	ret
  40a838:	stp	x29, x30, [sp, #-64]!
  40a83c:	str	x23, [sp, #16]
  40a840:	stp	x22, x21, [sp, #32]
  40a844:	stp	x20, x19, [sp, #48]
  40a848:	mov	w19, w2
  40a84c:	mov	w20, w1
  40a850:	mov	x21, x0
  40a854:	adrp	x23, 434000 <PC+0x47d0>
  40a858:	mov	x29, sp
  40a85c:	mov	x0, x21
  40a860:	cmp	w19, #0x1
  40a864:	b.lt	40a870 <clear@@Base+0x7750>  // b.tstop
  40a868:	bl	40c0f8 <clear@@Base+0x8fd8>
  40a86c:	b	40a874 <clear@@Base+0x7754>
  40a870:	bl	40c118 <clear@@Base+0x8ff8>
  40a874:	mov	x22, x0
  40a878:	cmp	w20, #0x0
  40a87c:	b.gt	40a88c <clear@@Base+0x776c>
  40a880:	mov	x0, x21
  40a884:	bl	409ef4 <clear@@Base+0x6dd4>
  40a888:	cbz	w0, 40a8a8 <clear@@Base+0x7788>
  40a88c:	cbz	x22, 40a8a4 <clear@@Base+0x7784>
  40a890:	ldrb	w8, [x23, #696]
  40a894:	sub	w20, w20, #0x1
  40a898:	mov	x21, x22
  40a89c:	tst	w8, #0x3
  40a8a0:	b.eq	40a85c <clear@@Base+0x773c>  // b.none
  40a8a4:	mov	w0, #0x1                   	// #1
  40a8a8:	ldp	x20, x19, [sp, #48]
  40a8ac:	ldp	x22, x21, [sp, #32]
  40a8b0:	ldr	x23, [sp, #16]
  40a8b4:	ldp	x29, x30, [sp], #64
  40a8b8:	ret
  40a8bc:	stp	x29, x30, [sp, #-32]!
  40a8c0:	stp	x20, x19, [sp, #16]
  40a8c4:	mov	w19, w0
  40a8c8:	mov	x20, xzr
  40a8cc:	mov	x29, sp
  40a8d0:	mov	x0, x20
  40a8d4:	bl	40c0f8 <clear@@Base+0x8fd8>
  40a8d8:	cbz	x0, 40a8f8 <clear@@Base+0x77d8>
  40a8dc:	mov	x20, x0
  40a8e0:	bl	40c2a0 <clear@@Base+0x9180>
  40a8e4:	cmp	w0, w19
  40a8e8:	b.ne	40a8d0 <clear@@Base+0x77b0>  // b.any
  40a8ec:	mov	x0, x20
  40a8f0:	bl	409ef4 <clear@@Base+0x6dd4>
  40a8f4:	b	40a8fc <clear@@Base+0x77dc>
  40a8f8:	mov	w0, #0x1                   	// #1
  40a8fc:	ldp	x20, x19, [sp, #16]
  40a900:	ldp	x29, x30, [sp], #32
  40a904:	ret
  40a908:	stp	x29, x30, [sp, #-16]!
  40a90c:	mov	w2, #0x1                   	// #1
  40a910:	mov	x29, sp
  40a914:	bl	40a838 <clear@@Base+0x7718>
  40a918:	ldp	x29, x30, [sp], #16
  40a91c:	ret
  40a920:	stp	x29, x30, [sp, #-16]!
  40a924:	mov	w2, #0xffffffff            	// #-1
  40a928:	mov	x29, sp
  40a92c:	bl	40a838 <clear@@Base+0x7718>
  40a930:	ldp	x29, x30, [sp], #16
  40a934:	ret
  40a938:	stp	x29, x30, [sp, #-32]!
  40a93c:	str	x19, [sp, #16]
  40a940:	mov	x29, sp
  40a944:	bl	40a324 <clear@@Base+0x7204>
  40a948:	mov	x19, x0
  40a94c:	bl	40a354 <clear@@Base+0x7234>
  40a950:	mov	x0, x19
  40a954:	bl	40a454 <clear@@Base+0x7334>
  40a958:	ldr	x19, [sp, #16]
  40a95c:	ldp	x29, x30, [sp], #32
  40a960:	ret
  40a964:	stp	x29, x30, [sp, #-16]!
  40a968:	mov	x29, sp
  40a96c:	bl	403de4 <clear@@Base+0xcc4>
  40a970:	cmn	w0, #0x1
  40a974:	b.eq	40a980 <clear@@Base+0x7860>  // b.none
  40a978:	bl	411c2c <clear@@Base+0xeb0c>
  40a97c:	b	40a96c <clear@@Base+0x784c>
  40a980:	bl	411c94 <clear@@Base+0xeb74>
  40a984:	ldp	x29, x30, [sp], #16
  40a988:	ret
  40a98c:	stp	x29, x30, [sp, #-64]!
  40a990:	stp	x24, x23, [sp, #16]
  40a994:	stp	x22, x21, [sp, #32]
  40a998:	stp	x20, x19, [sp, #48]
  40a99c:	mov	x29, sp
  40a9a0:	mov	x19, x0
  40a9a4:	bl	401830 <strlen@plt>
  40a9a8:	add	w0, w0, #0x1
  40a9ac:	mov	w1, #0x1                   	// #1
  40a9b0:	bl	402208 <setlocale@plt+0x548>
  40a9b4:	adrp	x9, 42e000 <winch@@Base+0x193dc>
  40a9b8:	ldrb	w8, [x19]
  40a9bc:	ldrb	w9, [x9, #1112]
  40a9c0:	mov	x20, x0
  40a9c4:	cmp	w8, w9
  40a9c8:	b.ne	40aa1c <clear@@Base+0x78fc>  // b.any
  40a9cc:	mov	x8, x19
  40a9d0:	ldrb	w10, [x8, #1]!
  40a9d4:	mov	x24, x20
  40a9d8:	cbz	w10, 40aa7c <clear@@Base+0x795c>
  40a9dc:	adrp	x9, 42e000 <winch@@Base+0x193dc>
  40a9e0:	mov	x24, x20
  40a9e4:	b	40a9fc <clear@@Base+0x78dc>
  40a9e8:	ldrb	w10, [x8]
  40a9ec:	mov	x19, x8
  40a9f0:	strb	w10, [x24], #1
  40a9f4:	ldrb	w10, [x8, #1]!
  40a9f8:	cbz	w10, 40aa7c <clear@@Base+0x795c>
  40a9fc:	ldrb	w11, [x9, #1116]
  40aa00:	cmp	w11, w10, uxtb
  40aa04:	b.ne	40a9e8 <clear@@Base+0x78c8>  // b.any
  40aa08:	ldrb	w8, [x19, #2]!
  40aa0c:	cmp	w8, w11
  40aa10:	b.ne	40aa7c <clear@@Base+0x795c>  // b.any
  40aa14:	mov	x8, x19
  40aa18:	b	40a9e8 <clear@@Base+0x78c8>
  40aa1c:	bl	40aa98 <clear@@Base+0x7978>
  40aa20:	mov	x21, x0
  40aa24:	bl	401830 <strlen@plt>
  40aa28:	ldrb	w8, [x19]
  40aa2c:	mov	x24, x20
  40aa30:	cbz	w8, 40aa7c <clear@@Base+0x795c>
  40aa34:	mov	x22, x0
  40aa38:	sxtw	x23, w0
  40aa3c:	mov	x24, x20
  40aa40:	b	40aa54 <clear@@Base+0x7934>
  40aa44:	ldrb	w8, [x19]
  40aa48:	strb	w8, [x24], #1
  40aa4c:	ldrb	w8, [x19, #1]!
  40aa50:	cbz	w8, 40aa7c <clear@@Base+0x795c>
  40aa54:	cmp	w22, #0x1
  40aa58:	b.lt	40aa44 <clear@@Base+0x7924>  // b.tstop
  40aa5c:	mov	x0, x19
  40aa60:	mov	x1, x21
  40aa64:	mov	x2, x23
  40aa68:	bl	4019e0 <strncmp@plt>
  40aa6c:	add	x8, x19, x23
  40aa70:	cmp	w0, #0x0
  40aa74:	csel	x19, x8, x19, eq  // eq = none
  40aa78:	b	40aa44 <clear@@Base+0x7924>
  40aa7c:	strb	wzr, [x24]
  40aa80:	mov	x0, x20
  40aa84:	ldp	x20, x19, [sp, #48]
  40aa88:	ldp	x22, x21, [sp, #32]
  40aa8c:	ldp	x24, x23, [sp, #16]
  40aa90:	ldp	x29, x30, [sp], #64
  40aa94:	ret
  40aa98:	stp	x29, x30, [sp, #-16]!
  40aa9c:	adrp	x0, 416000 <winch@@Base+0x13dc>
  40aaa0:	add	x0, x0, #0xbc9
  40aaa4:	mov	x29, sp
  40aaa8:	bl	40944c <clear@@Base+0x632c>
  40aaac:	adrp	x8, 416000 <winch@@Base+0x13dc>
  40aab0:	add	x8, x8, #0xbd8
  40aab4:	cmp	x0, #0x0
  40aab8:	csel	x0, x8, x0, eq  // eq = none
  40aabc:	ldp	x29, x30, [sp], #16
  40aac0:	ret
  40aac4:	stp	x29, x30, [sp, #-96]!
  40aac8:	str	x27, [sp, #16]
  40aacc:	stp	x26, x25, [sp, #32]
  40aad0:	stp	x24, x23, [sp, #48]
  40aad4:	stp	x22, x21, [sp, #64]
  40aad8:	stp	x20, x19, [sp, #80]
  40aadc:	mov	x29, sp
  40aae0:	mov	x20, x0
  40aae4:	bl	40aa98 <clear@@Base+0x7978>
  40aae8:	mov	x19, x0
  40aaec:	bl	401830 <strlen@plt>
  40aaf0:	ldrb	w8, [x20]
  40aaf4:	mov	x21, x0
  40aaf8:	cbz	w8, 40ab64 <clear@@Base+0x7a44>
  40aafc:	mov	w23, wzr
  40ab00:	mov	w24, wzr
  40ab04:	add	x25, x20, #0x1
  40ab08:	mov	w22, #0x1                   	// #1
  40ab0c:	adrp	x26, 42e000 <winch@@Base+0x193dc>
  40ab10:	adrp	x27, 42e000 <winch@@Base+0x193dc>
  40ab14:	ldrb	w9, [x27, #1116]
  40ab18:	ldrb	w10, [x26, #1112]
  40ab1c:	and	w0, w8, #0xff
  40ab20:	cmp	w0, w9
  40ab24:	ccmp	w0, w10, #0x4, ne  // ne = any
  40ab28:	csinc	w23, w23, wzr, ne  // ne = any
  40ab2c:	bl	40ac3c <clear@@Base+0x7b1c>
  40ab30:	cmp	w21, #0x0
  40ab34:	ldrb	w8, [x25], #1
  40ab38:	csinc	w9, w24, wzr, ne  // ne = any
  40ab3c:	cmp	w0, #0x0
  40ab40:	csel	w10, wzr, w21, eq  // eq = none
  40ab44:	add	w10, w22, w10
  40ab48:	add	w22, w10, #0x1
  40ab4c:	csel	w24, w24, w9, eq  // eq = none
  40ab50:	cbnz	w8, 40ab14 <clear@@Base+0x79f4>
  40ab54:	cmp	w24, #0x0
  40ab58:	cset	w24, ne  // ne = any
  40ab5c:	cbnz	w24, 40ab74 <clear@@Base+0x7a54>
  40ab60:	b	40ab8c <clear@@Base+0x7a6c>
  40ab64:	mov	w24, wzr
  40ab68:	mov	w23, wzr
  40ab6c:	mov	w22, #0x1                   	// #1
  40ab70:	cbz	w24, 40ab8c <clear@@Base+0x7a6c>
  40ab74:	cbz	w23, 40ab80 <clear@@Base+0x7a60>
  40ab78:	mov	x23, xzr
  40ab7c:	b	40ac1c <clear@@Base+0x7afc>
  40ab80:	mov	x0, x20
  40ab84:	bl	401830 <strlen@plt>
  40ab88:	add	w22, w0, #0x3
  40ab8c:	mov	w1, #0x1                   	// #1
  40ab90:	mov	w0, w22
  40ab94:	bl	402208 <setlocale@plt+0x548>
  40ab98:	mov	x23, x0
  40ab9c:	tbz	w24, #0, 40abcc <clear@@Base+0x7aac>
  40aba0:	adrp	x8, 42e000 <winch@@Base+0x193dc>
  40aba4:	adrp	x9, 42e000 <winch@@Base+0x193dc>
  40aba8:	ldrb	w3, [x8, #1112]
  40abac:	ldrb	w5, [x9, #1116]
  40abb0:	adrp	x2, 416000 <winch@@Base+0x13dc>
  40abb4:	sxtw	x1, w22
  40abb8:	add	x2, x2, #0xbda
  40abbc:	mov	x0, x23
  40abc0:	mov	x4, x20
  40abc4:	bl	401900 <snprintf@plt>
  40abc8:	b	40ac1c <clear@@Base+0x7afc>
  40abcc:	ldrb	w8, [x20]
  40abd0:	mov	x22, x23
  40abd4:	cbz	w8, 40ac18 <clear@@Base+0x7af8>
  40abd8:	sxtw	x21, w21
  40abdc:	add	x20, x20, #0x1
  40abe0:	mov	x22, x23
  40abe4:	b	40abf8 <clear@@Base+0x7ad8>
  40abe8:	ldurb	w8, [x20, #-1]
  40abec:	strb	w8, [x22], #1
  40abf0:	ldrb	w8, [x20], #1
  40abf4:	cbz	w8, 40ac18 <clear@@Base+0x7af8>
  40abf8:	and	w0, w8, #0xff
  40abfc:	bl	40ac3c <clear@@Base+0x7b1c>
  40ac00:	cbz	w0, 40abe8 <clear@@Base+0x7ac8>
  40ac04:	mov	x0, x22
  40ac08:	mov	x1, x19
  40ac0c:	bl	401b50 <strcpy@plt>
  40ac10:	add	x22, x22, x21
  40ac14:	b	40abe8 <clear@@Base+0x7ac8>
  40ac18:	strb	wzr, [x22]
  40ac1c:	mov	x0, x23
  40ac20:	ldp	x20, x19, [sp, #80]
  40ac24:	ldp	x22, x21, [sp, #64]
  40ac28:	ldp	x24, x23, [sp, #48]
  40ac2c:	ldp	x26, x25, [sp, #32]
  40ac30:	ldr	x27, [sp, #16]
  40ac34:	ldp	x29, x30, [sp], #96
  40ac38:	ret
  40ac3c:	stp	x29, x30, [sp, #-32]!
  40ac40:	str	x19, [sp, #16]
  40ac44:	mov	x29, sp
  40ac48:	mov	w19, w0
  40ac4c:	bl	40b22c <clear@@Base+0x810c>
  40ac50:	and	w1, w19, #0xff
  40ac54:	bl	401b30 <strchr@plt>
  40ac58:	ldr	x19, [sp, #16]
  40ac5c:	cmp	x0, #0x0
  40ac60:	cset	w0, ne  // ne = any
  40ac64:	ldp	x29, x30, [sp], #32
  40ac68:	ret
  40ac6c:	stp	x29, x30, [sp, #-32]!
  40ac70:	str	x19, [sp, #16]
  40ac74:	mov	x19, x0
  40ac78:	adrp	x0, 416000 <winch@@Base+0x13dc>
  40ac7c:	add	x0, x0, #0x65c
  40ac80:	mov	x29, sp
  40ac84:	bl	40944c <clear@@Base+0x632c>
  40ac88:	mov	x1, x19
  40ac8c:	bl	40ac9c <clear@@Base+0x7b7c>
  40ac90:	ldr	x19, [sp, #16]
  40ac94:	ldp	x29, x30, [sp], #32
  40ac98:	ret
  40ac9c:	stp	x29, x30, [sp, #-48]!
  40aca0:	stp	x22, x21, [sp, #16]
  40aca4:	stp	x20, x19, [sp, #32]
  40aca8:	mov	x29, sp
  40acac:	cbz	x0, 40ad38 <clear@@Base+0x7c18>
  40acb0:	ldrb	w8, [x0]
  40acb4:	mov	x21, x0
  40acb8:	cbz	w8, 40ad38 <clear@@Base+0x7c18>
  40acbc:	mov	x0, x21
  40acc0:	mov	x20, x1
  40acc4:	bl	401830 <strlen@plt>
  40acc8:	mov	x19, x0
  40accc:	mov	x0, x20
  40acd0:	bl	401830 <strlen@plt>
  40acd4:	add	w8, w0, w19
  40acd8:	add	w8, w8, #0x2
  40acdc:	sxtw	x22, w8
  40ace0:	mov	w1, #0x1                   	// #1
  40ace4:	mov	x0, x22
  40ace8:	bl	401a70 <calloc@plt>
  40acec:	mov	x19, x0
  40acf0:	cbz	x0, 40ad3c <clear@@Base+0x7c1c>
  40acf4:	adrp	x2, 416000 <winch@@Base+0x13dc>
  40acf8:	adrp	x4, 416000 <winch@@Base+0x13dc>
  40acfc:	add	x2, x2, #0xc8b
  40ad00:	add	x4, x4, #0x993
  40ad04:	mov	x0, x19
  40ad08:	mov	x1, x22
  40ad0c:	mov	x3, x21
  40ad10:	mov	x5, x20
  40ad14:	bl	401900 <snprintf@plt>
  40ad18:	mov	x0, x19
  40ad1c:	mov	w1, wzr
  40ad20:	bl	4019b0 <open@plt>
  40ad24:	tbnz	w0, #31, 40ad30 <clear@@Base+0x7c10>
  40ad28:	bl	401ac0 <close@plt>
  40ad2c:	b	40ad3c <clear@@Base+0x7c1c>
  40ad30:	mov	x0, x19
  40ad34:	bl	401b20 <free@plt>
  40ad38:	mov	x19, xzr
  40ad3c:	mov	x0, x19
  40ad40:	ldp	x20, x19, [sp, #32]
  40ad44:	ldp	x22, x21, [sp, #16]
  40ad48:	ldp	x29, x30, [sp], #48
  40ad4c:	ret
  40ad50:	stp	x29, x30, [sp, #-64]!
  40ad54:	stp	x24, x23, [sp, #16]
  40ad58:	stp	x22, x21, [sp, #32]
  40ad5c:	stp	x20, x19, [sp, #48]
  40ad60:	mov	x19, x0
  40ad64:	mov	w20, wzr
  40ad68:	adrp	x22, 42f000 <winch@@Base+0x1a3dc>
  40ad6c:	adrp	x23, 42f000 <winch@@Base+0x1a3dc>
  40ad70:	mov	x21, x0
  40ad74:	mov	x29, sp
  40ad78:	b	40ad8c <clear@@Base+0x7c6c>
  40ad7c:	bl	40c294 <clear@@Base+0x9174>
  40ad80:	bl	401830 <strlen@plt>
  40ad84:	add	w20, w20, w0
  40ad88:	add	x21, x21, #0x1
  40ad8c:	ldrb	w8, [x21]
  40ad90:	cmp	w8, #0x23
  40ad94:	b.eq	40ada8 <clear@@Base+0x7c88>  // b.none
  40ad98:	cmp	w8, #0x25
  40ad9c:	b.eq	40ada8 <clear@@Base+0x7c88>  // b.none
  40ada0:	cbnz	w8, 40ade4 <clear@@Base+0x7cc4>
  40ada4:	b	40adf0 <clear@@Base+0x7cd0>
  40ada8:	cmp	x21, x19
  40adac:	b.ls	40adbc <clear@@Base+0x7c9c>  // b.plast
  40adb0:	ldurb	w9, [x21, #-1]
  40adb4:	cmp	w9, w8
  40adb8:	b.eq	40ade4 <clear@@Base+0x7cc4>  // b.none
  40adbc:	ldrb	w9, [x21, #1]
  40adc0:	cmp	w9, w8
  40adc4:	b.eq	40ad88 <clear@@Base+0x7c68>  // b.none
  40adc8:	ldr	x9, [x23, #2120]
  40adcc:	ldr	x10, [x22, #2112]
  40add0:	cmp	w8, #0x23
  40add4:	csel	x9, x9, xzr, eq  // eq = none
  40add8:	cmp	w8, #0x25
  40addc:	csel	x0, x10, x9, eq  // eq = none
  40ade0:	cbnz	x0, 40ad7c <clear@@Base+0x7c5c>
  40ade4:	add	w20, w20, #0x1
  40ade8:	add	x21, x21, #0x1
  40adec:	b	40ad8c <clear@@Base+0x7c6c>
  40adf0:	add	w0, w20, #0x1
  40adf4:	mov	w1, #0x1                   	// #1
  40adf8:	bl	402208 <setlocale@plt+0x548>
  40adfc:	mov	x20, x0
  40ae00:	mov	x21, x0
  40ae04:	mov	x24, x19
  40ae08:	b	40ae28 <clear@@Base+0x7d08>
  40ae0c:	bl	40c294 <clear@@Base+0x9174>
  40ae10:	mov	x1, x0
  40ae14:	mov	x0, x21
  40ae18:	bl	401b50 <strcpy@plt>
  40ae1c:	bl	401830 <strlen@plt>
  40ae20:	add	x21, x21, x0
  40ae24:	add	x24, x24, #0x1
  40ae28:	ldrb	w8, [x24]
  40ae2c:	cmp	w8, #0x23
  40ae30:	b.eq	40ae44 <clear@@Base+0x7d24>  // b.none
  40ae34:	cmp	w8, #0x25
  40ae38:	b.eq	40ae44 <clear@@Base+0x7d24>  // b.none
  40ae3c:	cbnz	w8, 40ae80 <clear@@Base+0x7d60>
  40ae40:	b	40ae8c <clear@@Base+0x7d6c>
  40ae44:	cmp	x24, x19
  40ae48:	b.ls	40ae58 <clear@@Base+0x7d38>  // b.plast
  40ae4c:	ldurb	w9, [x24, #-1]
  40ae50:	cmp	w9, w8
  40ae54:	b.eq	40ae80 <clear@@Base+0x7d60>  // b.none
  40ae58:	ldrb	w9, [x24, #1]
  40ae5c:	cmp	w9, w8
  40ae60:	b.eq	40ae24 <clear@@Base+0x7d04>  // b.none
  40ae64:	ldr	x9, [x23, #2120]
  40ae68:	ldr	x10, [x22, #2112]
  40ae6c:	cmp	w8, #0x23
  40ae70:	csel	x9, x9, xzr, eq  // eq = none
  40ae74:	cmp	w8, #0x25
  40ae78:	csel	x0, x10, x9, eq  // eq = none
  40ae7c:	cbnz	x0, 40ae0c <clear@@Base+0x7cec>
  40ae80:	strb	w8, [x21], #1
  40ae84:	add	x24, x24, #0x1
  40ae88:	b	40ae28 <clear@@Base+0x7d08>
  40ae8c:	strb	wzr, [x21]
  40ae90:	mov	x0, x20
  40ae94:	ldp	x20, x19, [sp, #48]
  40ae98:	ldp	x22, x21, [sp, #32]
  40ae9c:	ldp	x24, x23, [sp, #16]
  40aea0:	ldp	x29, x30, [sp], #64
  40aea4:	ret
  40aea8:	stp	x29, x30, [sp, #-48]!
  40aeac:	adrp	x8, 434000 <PC+0x47d0>
  40aeb0:	ldr	w8, [x8, #340]
  40aeb4:	str	x21, [sp, #16]
  40aeb8:	stp	x20, x19, [sp, #32]
  40aebc:	mov	x29, sp
  40aec0:	cbz	w8, 40aecc <clear@@Base+0x7dac>
  40aec4:	mov	x20, xzr
  40aec8:	b	40af38 <clear@@Base+0x7e18>
  40aecc:	mov	x20, x0
  40aed0:	bl	401830 <strlen@plt>
  40aed4:	add	w21, w0, #0x2
  40aed8:	mov	w1, #0x1                   	// #1
  40aedc:	mov	w0, w21
  40aee0:	bl	402208 <setlocale@plt+0x548>
  40aee4:	adrp	x2, 416000 <winch@@Base+0x13dc>
  40aee8:	sxtw	x1, w21
  40aeec:	add	x2, x2, #0xbe1
  40aef0:	mov	x3, x20
  40aef4:	mov	x19, x0
  40aef8:	bl	401900 <snprintf@plt>
  40aefc:	mov	x0, x19
  40af00:	bl	40af4c <clear@@Base+0x7e2c>
  40af04:	mov	x20, x0
  40af08:	bl	40a98c <clear@@Base+0x786c>
  40af0c:	mov	x1, x19
  40af10:	mov	x21, x0
  40af14:	bl	401b00 <strcmp@plt>
  40af18:	cbnz	w0, 40af28 <clear@@Base+0x7e08>
  40af1c:	mov	x0, x20
  40af20:	bl	401b20 <free@plt>
  40af24:	mov	x20, xzr
  40af28:	mov	x0, x21
  40af2c:	bl	401b20 <free@plt>
  40af30:	mov	x0, x19
  40af34:	bl	401b20 <free@plt>
  40af38:	mov	x0, x20
  40af3c:	ldp	x20, x19, [sp, #32]
  40af40:	ldr	x21, [sp, #16]
  40af44:	ldp	x29, x30, [sp], #48
  40af48:	ret
  40af4c:	stp	x29, x30, [sp, #-64]!
  40af50:	str	x23, [sp, #16]
  40af54:	stp	x22, x21, [sp, #32]
  40af58:	stp	x20, x19, [sp, #48]
  40af5c:	mov	x29, sp
  40af60:	bl	40ad50 <clear@@Base+0x7c30>
  40af64:	adrp	x8, 434000 <PC+0x47d0>
  40af68:	ldr	w8, [x8, #340]
  40af6c:	mov	x19, x0
  40af70:	cbz	w8, 40af90 <clear@@Base+0x7e70>
  40af74:	mov	x20, x19
  40af78:	mov	x0, x20
  40af7c:	ldp	x20, x19, [sp, #48]
  40af80:	ldp	x22, x21, [sp, #32]
  40af84:	ldr	x23, [sp, #16]
  40af88:	ldp	x29, x30, [sp], #64
  40af8c:	ret
  40af90:	bl	40aa98 <clear@@Base+0x7978>
  40af94:	ldrb	w8, [x0]
  40af98:	adrp	x9, 415000 <winch@@Base+0x3dc>
  40af9c:	add	x9, x9, #0xd5e
  40afa0:	cmp	w8, #0x0
  40afa4:	csel	x0, x9, x0, eq  // eq = none
  40afa8:	bl	40aac4 <clear@@Base+0x79a4>
  40afac:	cbz	x0, 40b0e0 <clear@@Base+0x7fc0>
  40afb0:	mov	x21, x0
  40afb4:	adrp	x0, 416000 <winch@@Base+0x13dc>
  40afb8:	add	x0, x0, #0xbe5
  40afbc:	bl	40944c <clear@@Base+0x632c>
  40afc0:	mov	x20, x0
  40afc4:	bl	4094c8 <clear@@Base+0x63a8>
  40afc8:	adrp	x8, 416000 <winch@@Base+0x13dc>
  40afcc:	add	x8, x8, #0xbee
  40afd0:	cmp	w0, #0x0
  40afd4:	csel	x22, x20, x8, eq  // eq = none
  40afd8:	mov	x0, x22
  40afdc:	bl	401830 <strlen@plt>
  40afe0:	mov	x20, x0
  40afe4:	mov	x0, x19
  40afe8:	bl	401830 <strlen@plt>
  40afec:	add	w20, w0, w20
  40aff0:	bl	40b22c <clear@@Base+0x810c>
  40aff4:	bl	401830 <strlen@plt>
  40aff8:	lsl	w8, w0, #3
  40affc:	sub	w8, w8, w0
  40b000:	add	w8, w20, w8
  40b004:	add	w23, w8, #0x18
  40b008:	mov	w1, #0x1                   	// #1
  40b00c:	mov	w0, w23
  40b010:	bl	402208 <setlocale@plt+0x548>
  40b014:	adrp	x8, 42e000 <winch@@Base+0x193dc>
  40b018:	adrp	x9, 42e000 <winch@@Base+0x193dc>
  40b01c:	ldrb	w4, [x8, #1112]
  40b020:	ldrb	w5, [x9, #1116]
  40b024:	adrp	x2, 416000 <winch@@Base+0x13dc>
  40b028:	sxtw	x1, w23
  40b02c:	add	x2, x2, #0xbf7
  40b030:	mov	x3, x22
  40b034:	mov	x6, x21
  40b038:	mov	x20, x0
  40b03c:	bl	401900 <snprintf@plt>
  40b040:	mov	x0, x21
  40b044:	bl	401b20 <free@plt>
  40b048:	bl	40b22c <clear@@Base+0x810c>
  40b04c:	ldrb	w22, [x0]
  40b050:	mov	x21, x0
  40b054:	mov	x0, x20
  40b058:	bl	401830 <strlen@plt>
  40b05c:	add	x0, x20, x0
  40b060:	cbz	w22, 40b090 <clear@@Base+0x7f70>
  40b064:	add	x23, x21, #0x1
  40b068:	adrp	x21, 416000 <winch@@Base+0x13dc>
  40b06c:	add	x21, x21, #0xc0e
  40b070:	and	w2, w22, #0xff
  40b074:	mov	x1, x21
  40b078:	bl	4018b0 <sprintf@plt>
  40b07c:	ldrb	w22, [x23], #1
  40b080:	mov	x0, x20
  40b084:	bl	401830 <strlen@plt>
  40b088:	add	x0, x20, x0
  40b08c:	cbnz	w22, 40b070 <clear@@Base+0x7f50>
  40b090:	adrp	x1, 416000 <winch@@Base+0x13dc>
  40b094:	add	x1, x1, #0xc16
  40b098:	mov	x2, x19
  40b09c:	bl	4018b0 <sprintf@plt>
  40b0a0:	mov	x0, x20
  40b0a4:	bl	40b274 <clear@@Base+0x8154>
  40b0a8:	mov	x21, x0
  40b0ac:	mov	x0, x20
  40b0b0:	bl	401b20 <free@plt>
  40b0b4:	cbz	x21, 40b0e0 <clear@@Base+0x7fc0>
  40b0b8:	mov	x0, x21
  40b0bc:	bl	40b34c <clear@@Base+0x822c>
  40b0c0:	mov	x20, x0
  40b0c4:	mov	x0, x21
  40b0c8:	bl	401c30 <pclose@plt>
  40b0cc:	ldrb	w8, [x20]
  40b0d0:	cbz	w8, 40b0ec <clear@@Base+0x7fcc>
  40b0d4:	mov	w8, #0x1                   	// #1
  40b0d8:	cbnz	w8, 40b0fc <clear@@Base+0x7fdc>
  40b0dc:	b	40af74 <clear@@Base+0x7e54>
  40b0e0:	mov	w8, wzr
  40b0e4:	cbz	w8, 40af74 <clear@@Base+0x7e54>
  40b0e8:	b	40b0fc <clear@@Base+0x7fdc>
  40b0ec:	mov	x0, x20
  40b0f0:	bl	401b20 <free@plt>
  40b0f4:	mov	w8, wzr
  40b0f8:	cbz	w8, 40af74 <clear@@Base+0x7e54>
  40b0fc:	mov	x0, x19
  40b100:	bl	401b20 <free@plt>
  40b104:	b	40af78 <clear@@Base+0x7e58>
  40b108:	sub	sp, sp, #0x150
  40b10c:	stp	x29, x30, [sp, #272]
  40b110:	stp	x28, x23, [sp, #288]
  40b114:	stp	x22, x21, [sp, #304]
  40b118:	stp	x20, x19, [sp, #320]
  40b11c:	add	x29, sp, #0x110
  40b120:	mov	w19, w0
  40b124:	bl	404360 <clear@@Base+0x1240>
  40b128:	cbz	w0, 40b214 <clear@@Base+0x80f4>
  40b12c:	mov	w0, w19
  40b130:	mov	x1, xzr
  40b134:	mov	w2, wzr
  40b138:	bl	4018e0 <lseek@plt>
  40b13c:	cmn	x0, #0x1
  40b140:	b.eq	40b204 <clear@@Base+0x80e4>  // b.none
  40b144:	add	x1, sp, #0x10
  40b148:	mov	w2, #0x100                 	// #256
  40b14c:	mov	w0, w19
  40b150:	add	x20, sp, #0x10
  40b154:	bl	401b60 <read@plt>
  40b158:	cmp	w0, #0x1
  40b15c:	b.lt	40b204 <clear@@Base+0x80e4>  // b.tstop
  40b160:	lsl	x8, x0, #32
  40b164:	cmp	x8, #0x1
  40b168:	mov	w21, wzr
  40b16c:	str	x20, [sp, #8]
  40b170:	b.lt	40b20c <clear@@Base+0x80ec>  // b.tstop
  40b174:	add	x19, x20, w0, sxtw
  40b178:	lsr	x20, x8, #32
  40b17c:	add	x0, sp, #0x10
  40b180:	adrp	x22, 42f000 <winch@@Base+0x1a3dc>
  40b184:	adrp	x23, 434000 <PC+0x47d0>
  40b188:	b	40b1a4 <clear@@Base+0x8084>
  40b18c:	bl	40490c <clear@@Base+0x17ec>
  40b190:	cmp	w0, #0x0
  40b194:	cinc	w21, w21, ne  // ne = any
  40b198:	ldr	x0, [sp, #8]
  40b19c:	cmp	x0, x19
  40b1a0:	b.cs	40b20c <clear@@Base+0x80ec>  // b.hs, b.nlast
  40b1a4:	ldr	w8, [x22, #3544]
  40b1a8:	cbz	w8, 40b1b8 <clear@@Base+0x8098>
  40b1ac:	mov	w1, w20
  40b1b0:	bl	404d14 <clear@@Base+0x1bf4>
  40b1b4:	cbz	w0, 40b1f0 <clear@@Base+0x80d0>
  40b1b8:	add	x0, sp, #0x8
  40b1bc:	mov	w1, #0x1                   	// #1
  40b1c0:	mov	x2, x19
  40b1c4:	bl	404f40 <clear@@Base+0x1e20>
  40b1c8:	ldr	w8, [x23, #600]
  40b1cc:	cmp	w8, #0x2
  40b1d0:	b.ne	40b18c <clear@@Base+0x806c>  // b.any
  40b1d4:	orr	x8, x0, #0x80
  40b1d8:	cmp	x8, #0x9b
  40b1dc:	b.ne	40b18c <clear@@Base+0x806c>  // b.any
  40b1e0:	add	x0, sp, #0x8
  40b1e4:	mov	x1, x19
  40b1e8:	bl	40d74c <clear@@Base+0xa62c>
  40b1ec:	b	40b198 <clear@@Base+0x8078>
  40b1f0:	add	x0, sp, #0x8
  40b1f4:	mov	x1, x19
  40b1f8:	add	w21, w21, #0x1
  40b1fc:	bl	404de0 <clear@@Base+0x1cc0>
  40b200:	b	40b198 <clear@@Base+0x8078>
  40b204:	mov	w0, wzr
  40b208:	b	40b214 <clear@@Base+0x80f4>
  40b20c:	cmp	w21, #0x5
  40b210:	cset	w0, gt
  40b214:	ldp	x20, x19, [sp, #320]
  40b218:	ldp	x22, x21, [sp, #304]
  40b21c:	ldp	x28, x23, [sp, #288]
  40b220:	ldp	x29, x30, [sp, #272]
  40b224:	add	sp, sp, #0x150
  40b228:	ret
  40b22c:	stp	x29, x30, [sp, #-32]!
  40b230:	str	x19, [sp, #16]
  40b234:	adrp	x19, 430000 <PC+0x7d0>
  40b238:	ldr	x8, [x19, #2080]
  40b23c:	mov	x29, sp
  40b240:	cbnz	x8, 40b264 <clear@@Base+0x8144>
  40b244:	adrp	x0, 416000 <winch@@Base+0x13dc>
  40b248:	add	x0, x0, #0xc92
  40b24c:	bl	40944c <clear@@Base+0x632c>
  40b250:	adrp	x8, 416000 <winch@@Base+0x13dc>
  40b254:	add	x8, x8, #0xca0
  40b258:	cmp	x0, #0x0
  40b25c:	csel	x8, x8, x0, eq  // eq = none
  40b260:	str	x8, [x19, #2080]
  40b264:	ldr	x0, [x19, #2080]
  40b268:	ldr	x19, [sp, #16]
  40b26c:	ldp	x29, x30, [sp], #32
  40b270:	ret
  40b274:	stp	x29, x30, [sp, #-48]!
  40b278:	stp	x22, x21, [sp, #16]
  40b27c:	mov	x21, x0
  40b280:	adrp	x0, 416000 <winch@@Base+0x13dc>
  40b284:	add	x0, x0, #0xcbc
  40b288:	stp	x20, x19, [sp, #32]
  40b28c:	mov	x29, sp
  40b290:	bl	40944c <clear@@Base+0x632c>
  40b294:	mov	x19, x0
  40b298:	bl	4094c8 <clear@@Base+0x63a8>
  40b29c:	cbz	w0, 40b2b8 <clear@@Base+0x8198>
  40b2a0:	adrp	x1, 416000 <winch@@Base+0x13dc>
  40b2a4:	add	x1, x1, #0x18a
  40b2a8:	mov	x0, x21
  40b2ac:	bl	4019c0 <popen@plt>
  40b2b0:	mov	x19, x0
  40b2b4:	b	40b338 <clear@@Base+0x8218>
  40b2b8:	mov	x0, x21
  40b2bc:	bl	40aac4 <clear@@Base+0x79a4>
  40b2c0:	cbz	x0, 40b2a0 <clear@@Base+0x8180>
  40b2c4:	mov	x20, x0
  40b2c8:	mov	x0, x19
  40b2cc:	bl	401830 <strlen@plt>
  40b2d0:	mov	x21, x0
  40b2d4:	mov	x0, x20
  40b2d8:	bl	401830 <strlen@plt>
  40b2dc:	add	w8, w0, w21
  40b2e0:	add	w21, w8, #0x5
  40b2e4:	mov	w1, #0x1                   	// #1
  40b2e8:	mov	w0, w21
  40b2ec:	bl	402208 <setlocale@plt+0x548>
  40b2f0:	adrp	x2, 416000 <winch@@Base+0x13dc>
  40b2f4:	adrp	x4, 416000 <winch@@Base+0x13dc>
  40b2f8:	sxtw	x1, w21
  40b2fc:	add	x2, x2, #0xcc2
  40b300:	add	x4, x4, #0xc88
  40b304:	mov	x3, x19
  40b308:	mov	x5, x20
  40b30c:	mov	x22, x0
  40b310:	bl	401900 <snprintf@plt>
  40b314:	mov	x0, x20
  40b318:	bl	401b20 <free@plt>
  40b31c:	adrp	x1, 416000 <winch@@Base+0x13dc>
  40b320:	add	x1, x1, #0x18a
  40b324:	mov	x0, x22
  40b328:	bl	4019c0 <popen@plt>
  40b32c:	mov	x19, x0
  40b330:	mov	x0, x22
  40b334:	bl	401b20 <free@plt>
  40b338:	mov	x0, x19
  40b33c:	ldp	x20, x19, [sp, #32]
  40b340:	ldp	x22, x21, [sp, #16]
  40b344:	ldp	x29, x30, [sp], #48
  40b348:	ret
  40b34c:	stp	x29, x30, [sp, #-64]!
  40b350:	stp	x20, x19, [sp, #48]
  40b354:	mov	x19, x0
  40b358:	mov	w0, #0x64                  	// #100
  40b35c:	mov	w1, #0x1                   	// #1
  40b360:	stp	x24, x23, [sp, #16]
  40b364:	stp	x22, x21, [sp, #32]
  40b368:	mov	x29, sp
  40b36c:	mov	w20, #0x64                  	// #100
  40b370:	bl	402208 <setlocale@plt+0x548>
  40b374:	mov	x21, x0
  40b378:	mov	x24, x0
  40b37c:	b	40b384 <clear@@Base+0x8264>
  40b380:	strb	w22, [x24], #1
  40b384:	mov	x0, x19
  40b388:	bl	401a90 <getc@plt>
  40b38c:	cmn	w0, #0x1
  40b390:	b.eq	40b3ec <clear@@Base+0x82cc>  // b.none
  40b394:	mov	w22, w0
  40b398:	cmp	w0, #0xa
  40b39c:	b.eq	40b3ec <clear@@Base+0x82cc>  // b.none
  40b3a0:	sub	x8, x24, x21
  40b3a4:	sub	w9, w20, #0x1
  40b3a8:	cmp	x8, w9, sxtw
  40b3ac:	b.lt	40b380 <clear@@Base+0x8260>  // b.tstop
  40b3b0:	lsl	w20, w20, #1
  40b3b4:	mov	w1, #0x1                   	// #1
  40b3b8:	mov	w0, w20
  40b3bc:	strb	wzr, [x24]
  40b3c0:	bl	402208 <setlocale@plt+0x548>
  40b3c4:	mov	x1, x21
  40b3c8:	mov	x23, x0
  40b3cc:	bl	401b50 <strcpy@plt>
  40b3d0:	mov	x0, x21
  40b3d4:	bl	401b20 <free@plt>
  40b3d8:	mov	x0, x23
  40b3dc:	bl	401830 <strlen@plt>
  40b3e0:	add	x24, x23, x0
  40b3e4:	mov	x21, x23
  40b3e8:	b	40b380 <clear@@Base+0x8260>
  40b3ec:	strb	wzr, [x24]
  40b3f0:	mov	x0, x21
  40b3f4:	ldp	x20, x19, [sp, #48]
  40b3f8:	ldp	x22, x21, [sp, #32]
  40b3fc:	ldp	x24, x23, [sp, #16]
  40b400:	ldp	x29, x30, [sp], #64
  40b404:	ret
  40b408:	stp	x29, x30, [sp, #-32]!
  40b40c:	stp	x28, x19, [sp, #16]
  40b410:	mov	x29, sp
  40b414:	sub	sp, sp, #0x1, lsl #12
  40b418:	mov	x1, sp
  40b41c:	mov	x19, x0
  40b420:	bl	401bd0 <realpath@plt>
  40b424:	cbz	x0, 40b430 <clear@@Base+0x8310>
  40b428:	mov	x0, sp
  40b42c:	b	40b434 <clear@@Base+0x8314>
  40b430:	mov	x0, x19
  40b434:	bl	40215c <setlocale@plt+0x49c>
  40b438:	add	sp, sp, #0x1, lsl #12
  40b43c:	ldp	x28, x19, [sp, #16]
  40b440:	ldp	x29, x30, [sp], #32
  40b444:	ret
  40b448:	stp	x29, x30, [sp, #-80]!
  40b44c:	adrp	x8, 434000 <PC+0x47d0>
  40b450:	ldr	w8, [x8, #640]
  40b454:	stp	x22, x21, [sp, #48]
  40b458:	mov	x21, x0
  40b45c:	mov	x0, xzr
  40b460:	str	x25, [sp, #16]
  40b464:	stp	x24, x23, [sp, #32]
  40b468:	stp	x20, x19, [sp, #64]
  40b46c:	mov	x29, sp
  40b470:	cbz	w8, 40b5b0 <clear@@Base+0x8490>
  40b474:	adrp	x8, 434000 <PC+0x47d0>
  40b478:	ldr	w8, [x8, #340]
  40b47c:	cbnz	w8, 40b5b0 <clear@@Base+0x8490>
  40b480:	mov	w0, #0xffffffff            	// #-1
  40b484:	mov	x20, x2
  40b488:	mov	x19, x1
  40b48c:	bl	403d08 <clear@@Base+0xbe8>
  40b490:	adrp	x0, 416000 <winch@@Base+0x13dc>
  40b494:	add	x0, x0, #0x868
  40b498:	bl	40944c <clear@@Base+0x632c>
  40b49c:	cbz	x0, 40b5b0 <clear@@Base+0x8490>
  40b4a0:	mov	x22, x0
  40b4a4:	mov	x25, xzr
  40b4a8:	ldrb	w8, [x22, x25]
  40b4ac:	cmp	w8, #0x7c
  40b4b0:	b.ne	40b4bc <clear@@Base+0x839c>  // b.any
  40b4b4:	add	x25, x25, #0x1
  40b4b8:	b	40b4a8 <clear@@Base+0x8388>
  40b4bc:	cmp	w8, #0x2d
  40b4c0:	b.ne	40b4d0 <clear@@Base+0x83b0>  // b.any
  40b4c4:	add	x8, x22, x25
  40b4c8:	add	x22, x8, #0x1
  40b4cc:	b	40b4e8 <clear@@Base+0x83c8>
  40b4d0:	adrp	x1, 415000 <winch@@Base+0x3dc>
  40b4d4:	add	x1, x1, #0xd5e
  40b4d8:	mov	x0, x21
  40b4dc:	bl	401b00 <strcmp@plt>
  40b4e0:	cbz	w0, 40b5ac <clear@@Base+0x848c>
  40b4e4:	add	x22, x22, x25
  40b4e8:	mov	x0, x22
  40b4ec:	bl	40b620 <clear@@Base+0x8500>
  40b4f0:	cmp	w0, #0x1
  40b4f4:	b.ne	40b59c <clear@@Base+0x847c>  // b.any
  40b4f8:	mov	x0, x21
  40b4fc:	bl	40aac4 <clear@@Base+0x79a4>
  40b500:	mov	x21, x0
  40b504:	mov	x0, x22
  40b508:	bl	401830 <strlen@plt>
  40b50c:	mov	x23, x0
  40b510:	mov	x0, x21
  40b514:	bl	401830 <strlen@plt>
  40b518:	add	w8, w0, w23
  40b51c:	add	w23, w8, #0x2
  40b520:	mov	w1, #0x1                   	// #1
  40b524:	mov	w0, w23
  40b528:	bl	402208 <setlocale@plt+0x548>
  40b52c:	sxtw	x1, w23
  40b530:	mov	x2, x22
  40b534:	mov	x3, x21
  40b538:	mov	x24, x0
  40b53c:	bl	401900 <snprintf@plt>
  40b540:	mov	x0, x21
  40b544:	bl	401b20 <free@plt>
  40b548:	mov	x0, x24
  40b54c:	bl	40b274 <clear@@Base+0x8154>
  40b550:	mov	x21, x0
  40b554:	mov	x0, x24
  40b558:	bl	401b20 <free@plt>
  40b55c:	cbz	x21, 40b5ac <clear@@Base+0x848c>
  40b560:	mov	x0, x21
  40b564:	cbz	w25, 40b5c8 <clear@@Base+0x84a8>
  40b568:	bl	401920 <fileno@plt>
  40b56c:	add	x1, x29, #0x1c
  40b570:	mov	w2, #0x1                   	// #1
  40b574:	mov	w22, w0
  40b578:	bl	401b60 <read@plt>
  40b57c:	cmp	x0, #0x1
  40b580:	b.ne	40b5e8 <clear@@Base+0x84c8>  // b.any
  40b584:	ldrb	w0, [x29, #28]
  40b588:	bl	403d08 <clear@@Base+0xbe8>
  40b58c:	adrp	x0, 415000 <winch@@Base+0x3dc>
  40b590:	add	x0, x0, #0xd5e
  40b594:	str	x21, [x20]
  40b598:	b	40b614 <clear@@Base+0x84f4>
  40b59c:	adrp	x0, 416000 <winch@@Base+0x13dc>
  40b5a0:	add	x0, x0, #0xc1c
  40b5a4:	mov	x1, xzr
  40b5a8:	bl	411f80 <error@@Base>
  40b5ac:	mov	x0, xzr
  40b5b0:	ldp	x20, x19, [sp, #64]
  40b5b4:	ldp	x22, x21, [sp, #48]
  40b5b8:	ldp	x24, x23, [sp, #32]
  40b5bc:	ldr	x25, [sp, #16]
  40b5c0:	ldp	x29, x30, [sp], #80
  40b5c4:	ret
  40b5c8:	bl	40b34c <clear@@Base+0x822c>
  40b5cc:	mov	x19, x0
  40b5d0:	mov	x0, x21
  40b5d4:	bl	401c30 <pclose@plt>
  40b5d8:	ldrb	w8, [x19]
  40b5dc:	cmp	w8, #0x0
  40b5e0:	csel	x0, xzr, x19, eq  // eq = none
  40b5e4:	b	40b5b0 <clear@@Base+0x8490>
  40b5e8:	mov	x0, x21
  40b5ec:	bl	401c30 <pclose@plt>
  40b5f0:	mov	w8, w0
  40b5f4:	cmp	w25, #0x2
  40b5f8:	mov	x0, xzr
  40b5fc:	b.cc	40b5b0 <clear@@Base+0x8490>  // b.lo, b.ul, b.last
  40b600:	cbnz	w8, 40b5b0 <clear@@Base+0x8490>
  40b604:	adrp	x0, 416000 <winch@@Base+0x13dc>
  40b608:	str	xzr, [x20]
  40b60c:	add	x0, x0, #0xad1
  40b610:	mov	w22, #0xffffffff            	// #-1
  40b614:	str	w22, [x19]
  40b618:	bl	40215c <setlocale@plt+0x49c>
  40b61c:	b	40b5b0 <clear@@Base+0x8490>
  40b620:	mov	x8, x0
  40b624:	mov	w0, wzr
  40b628:	b	40b634 <clear@@Base+0x8514>
  40b62c:	cbz	w9, 40b66c <clear@@Base+0x854c>
  40b630:	add	x8, x8, #0x1
  40b634:	ldrb	w9, [x8]
  40b638:	cmp	w9, #0x25
  40b63c:	b.ne	40b62c <clear@@Base+0x850c>  // b.any
  40b640:	mov	x9, x8
  40b644:	ldrb	w10, [x9, #1]!
  40b648:	cmp	w10, #0x25
  40b64c:	b.eq	40b660 <clear@@Base+0x8540>  // b.none
  40b650:	cmp	w10, #0x73
  40b654:	b.ne	40b670 <clear@@Base+0x8550>  // b.any
  40b658:	add	w0, w0, #0x1
  40b65c:	b	40b630 <clear@@Base+0x8510>
  40b660:	mov	x8, x9
  40b664:	add	x8, x9, #0x1
  40b668:	b	40b634 <clear@@Base+0x8514>
  40b66c:	ret
  40b670:	mov	w0, #0x3e7                 	// #999
  40b674:	ret
  40b678:	stp	x29, x30, [sp, #-64]!
  40b67c:	adrp	x8, 434000 <PC+0x47d0>
  40b680:	ldr	w8, [x8, #340]
  40b684:	str	x23, [sp, #16]
  40b688:	stp	x22, x21, [sp, #32]
  40b68c:	stp	x20, x19, [sp, #48]
  40b690:	mov	x29, sp
  40b694:	cbz	w8, 40b6ac <clear@@Base+0x858c>
  40b698:	ldp	x20, x19, [sp, #48]
  40b69c:	ldp	x22, x21, [sp, #32]
  40b6a0:	ldr	x23, [sp, #16]
  40b6a4:	ldp	x29, x30, [sp], #64
  40b6a8:	ret
  40b6ac:	mov	x20, x0
  40b6b0:	mov	w0, #0xffffffff            	// #-1
  40b6b4:	mov	x19, x1
  40b6b8:	bl	403d08 <clear@@Base+0xbe8>
  40b6bc:	adrp	x0, 416000 <winch@@Base+0x13dc>
  40b6c0:	add	x0, x0, #0xc4b
  40b6c4:	bl	40944c <clear@@Base+0x632c>
  40b6c8:	cbz	x0, 40b698 <clear@@Base+0x8578>
  40b6cc:	mov	x21, x0
  40b6d0:	bl	40b620 <clear@@Base+0x8500>
  40b6d4:	cmp	w0, #0x3
  40b6d8:	b.lt	40b6f0 <clear@@Base+0x85d0>  // b.tstop
  40b6dc:	adrp	x0, 416000 <winch@@Base+0x13dc>
  40b6e0:	add	x0, x0, #0xc55
  40b6e4:	mov	x1, xzr
  40b6e8:	bl	411f80 <error@@Base>
  40b6ec:	b	40b698 <clear@@Base+0x8578>
  40b6f0:	mov	x0, x21
  40b6f4:	bl	401830 <strlen@plt>
  40b6f8:	mov	x22, x0
  40b6fc:	mov	x0, x19
  40b700:	bl	401830 <strlen@plt>
  40b704:	add	w22, w0, w22
  40b708:	mov	x0, x20
  40b70c:	bl	401830 <strlen@plt>
  40b710:	add	w8, w22, w0
  40b714:	add	w22, w8, #0x2
  40b718:	mov	w1, #0x1                   	// #1
  40b71c:	mov	w0, w22
  40b720:	bl	402208 <setlocale@plt+0x548>
  40b724:	sxtw	x1, w22
  40b728:	mov	x2, x21
  40b72c:	mov	x3, x19
  40b730:	mov	x4, x20
  40b734:	mov	x23, x0
  40b738:	bl	401900 <snprintf@plt>
  40b73c:	mov	x0, x23
  40b740:	bl	40b274 <clear@@Base+0x8154>
  40b744:	mov	x19, x0
  40b748:	mov	x0, x23
  40b74c:	bl	401b20 <free@plt>
  40b750:	cbz	x19, 40b698 <clear@@Base+0x8578>
  40b754:	mov	x0, x19
  40b758:	bl	401c30 <pclose@plt>
  40b75c:	b	40b698 <clear@@Base+0x8578>
  40b760:	sub	sp, sp, #0x90
  40b764:	mov	x1, sp
  40b768:	stp	x29, x30, [sp, #128]
  40b76c:	add	x29, sp, #0x80
  40b770:	bl	415d00 <winch@@Base+0x10dc>
  40b774:	ldr	w8, [sp, #16]
  40b778:	cmp	w0, #0x0
  40b77c:	ldp	x29, x30, [sp, #128]
  40b780:	cset	w9, ge  // ge = tcont
  40b784:	and	w8, w8, #0xf000
  40b788:	cmp	w8, #0x4, lsl #12
  40b78c:	cset	w8, eq  // eq = none
  40b790:	and	w0, w9, w8
  40b794:	add	sp, sp, #0x90
  40b798:	ret
  40b79c:	sub	sp, sp, #0xa0
  40b7a0:	stp	x20, x19, [sp, #144]
  40b7a4:	adrp	x20, 434000 <PC+0x47d0>
  40b7a8:	ldr	w8, [x20, #572]
  40b7ac:	mov	x19, x0
  40b7b0:	stp	x29, x30, [sp, #128]
  40b7b4:	add	x29, sp, #0x80
  40b7b8:	cbz	w8, 40b7ec <clear@@Base+0x86cc>
  40b7bc:	mov	x1, sp
  40b7c0:	mov	x0, x19
  40b7c4:	bl	415d00 <winch@@Base+0x10dc>
  40b7c8:	tbnz	w0, #31, 40b820 <clear@@Base+0x8700>
  40b7cc:	ldr	w8, [x20, #572]
  40b7d0:	cbnz	w8, 40b7e4 <clear@@Base+0x86c4>
  40b7d4:	ldr	w8, [sp, #16]
  40b7d8:	and	w8, w8, #0xf000
  40b7dc:	cmp	w8, #0x8, lsl #12
  40b7e0:	b.ne	40b82c <clear@@Base+0x870c>  // b.any
  40b7e4:	mov	x0, xzr
  40b7e8:	b	40b854 <clear@@Base+0x8734>
  40b7ec:	mov	x0, x19
  40b7f0:	bl	40b760 <clear@@Base+0x8640>
  40b7f4:	cbz	w0, 40b7bc <clear@@Base+0x869c>
  40b7f8:	mov	x0, x19
  40b7fc:	bl	401830 <strlen@plt>
  40b800:	add	w0, w0, #0x10
  40b804:	mov	w1, #0x1                   	// #1
  40b808:	bl	402208 <setlocale@plt+0x548>
  40b80c:	mov	x1, x19
  40b810:	bl	401b50 <strcpy@plt>
  40b814:	adrp	x1, 42e000 <winch@@Base+0x193dc>
  40b818:	add	x1, x1, #0x7ae
  40b81c:	b	40b850 <clear@@Base+0x8730>
  40b820:	mov	x0, x19
  40b824:	bl	411a74 <clear@@Base+0xe954>
  40b828:	b	40b854 <clear@@Base+0x8734>
  40b82c:	mov	x0, x19
  40b830:	bl	401830 <strlen@plt>
  40b834:	add	w0, w0, #0x2a
  40b838:	mov	w1, #0x1                   	// #1
  40b83c:	bl	402208 <setlocale@plt+0x548>
  40b840:	mov	x1, x19
  40b844:	bl	401b50 <strcpy@plt>
  40b848:	adrp	x1, 42e000 <winch@@Base+0x193dc>
  40b84c:	add	x1, x1, #0x7be
  40b850:	bl	401a00 <strcat@plt>
  40b854:	ldp	x20, x19, [sp, #144]
  40b858:	ldp	x29, x30, [sp, #128]
  40b85c:	add	sp, sp, #0xa0
  40b860:	ret
  40b864:	sub	sp, sp, #0xa0
  40b868:	mov	x1, sp
  40b86c:	stp	x29, x30, [sp, #128]
  40b870:	str	x19, [sp, #144]
  40b874:	add	x29, sp, #0x80
  40b878:	mov	w19, w0
  40b87c:	bl	415d10 <winch@@Base+0x10ec>
  40b880:	tbnz	w0, #31, 40b88c <clear@@Base+0x876c>
  40b884:	ldr	x0, [sp, #48]
  40b888:	b	40b894 <clear@@Base+0x8774>
  40b88c:	mov	w0, w19
  40b890:	bl	40b8a4 <clear@@Base+0x8784>
  40b894:	ldr	x19, [sp, #144]
  40b898:	ldp	x29, x30, [sp, #128]
  40b89c:	add	sp, sp, #0xa0
  40b8a0:	ret
  40b8a4:	stp	x29, x30, [sp, #-16]!
  40b8a8:	mov	w2, #0x2                   	// #2
  40b8ac:	mov	x1, xzr
  40b8b0:	mov	x29, sp
  40b8b4:	bl	4018e0 <lseek@plt>
  40b8b8:	ldp	x29, x30, [sp], #16
  40b8bc:	ret
  40b8c0:	adrp	x0, 416000 <winch@@Base+0x13dc>
  40b8c4:	add	x0, x0, #0xc88
  40b8c8:	ret
  40b8cc:	stp	x29, x30, [sp, #-32]!
  40b8d0:	str	x19, [sp, #16]
  40b8d4:	mov	x29, sp
  40b8d8:	mov	x19, x0
  40b8dc:	bl	401830 <strlen@plt>
  40b8e0:	add	x8, x19, x0
  40b8e4:	cmp	x8, x19
  40b8e8:	b.ls	40b8fc <clear@@Base+0x87dc>  // b.plast
  40b8ec:	ldrb	w9, [x8, #-1]!
  40b8f0:	cmp	w9, #0x2f
  40b8f4:	b.ne	40b8e4 <clear@@Base+0x87c4>  // b.any
  40b8f8:	add	x19, x8, #0x1
  40b8fc:	mov	x0, x19
  40b900:	ldr	x19, [sp, #16]
  40b904:	ldp	x29, x30, [sp], #32
  40b908:	ret
  40b90c:	stp	x29, x30, [sp, #-32]!
  40b910:	adrp	x8, 434000 <PC+0x47d0>
  40b914:	ldr	w8, [x8, #444]
  40b918:	str	x19, [sp, #16]
  40b91c:	mov	x29, sp
  40b920:	cbz	w8, 40b934 <clear@@Base+0x8814>
  40b924:	mov	w0, wzr
  40b928:	ldr	x19, [sp, #16]
  40b92c:	ldp	x29, x30, [sp], #32
  40b930:	ret
  40b934:	bl	403c90 <clear@@Base+0xb70>
  40b938:	cmn	x0, #0x1
  40b93c:	b.eq	40b924 <clear@@Base+0x8804>  // b.none
  40b940:	mov	w0, #0xfffffffe            	// #-2
  40b944:	bl	412640 <error@@Base+0x6c0>
  40b948:	cmn	x0, #0x1
  40b94c:	b.eq	40b964 <clear@@Base+0x8844>  // b.none
  40b950:	mov	x19, x0
  40b954:	bl	403c90 <clear@@Base+0xb70>
  40b958:	cmp	x19, x0
  40b95c:	cset	w0, eq  // eq = none
  40b960:	b	40b928 <clear@@Base+0x8808>
  40b964:	mov	w0, #0x1                   	// #1
  40b968:	b	40b928 <clear@@Base+0x8808>
  40b96c:	stp	x29, x30, [sp, #-16]!
  40b970:	mov	x29, sp
  40b974:	bl	40b90c <clear@@Base+0x87ec>
  40b978:	cbz	w0, 40b990 <clear@@Base+0x8870>
  40b97c:	mov	w0, wzr
  40b980:	bl	412640 <error@@Base+0x6c0>
  40b984:	add	x8, x0, #0x1
  40b988:	cmp	x8, #0x2
  40b98c:	cset	w0, cc  // cc = lo, ul, last
  40b990:	ldp	x29, x30, [sp], #16
  40b994:	ret
  40b998:	stp	x29, x30, [sp, #-16]!
  40b99c:	adrp	x8, 434000 <PC+0x47d0>
  40b9a0:	ldr	w9, [x8, #464]
  40b9a4:	mov	x29, sp
  40b9a8:	cbz	w9, 40b9b4 <clear@@Base+0x8894>
  40b9ac:	str	wzr, [x8, #464]
  40b9b0:	bl	40cd20 <clear@@Base+0x9c00>
  40b9b4:	ldp	x29, x30, [sp], #16
  40b9b8:	ret
  40b9bc:	sub	sp, sp, #0x70
  40b9c0:	stp	x29, x30, [sp, #16]
  40b9c4:	add	x29, sp, #0x10
  40b9c8:	stp	x28, x27, [sp, #32]
  40b9cc:	stp	x26, x25, [sp, #48]
  40b9d0:	stp	x24, x23, [sp, #64]
  40b9d4:	stp	x22, x21, [sp, #80]
  40b9d8:	stp	x20, x19, [sp, #96]
  40b9dc:	mov	w19, w4
  40b9e0:	mov	w23, w3
  40b9e4:	stur	w2, [x29, #-4]
  40b9e8:	mov	x21, x1
  40b9ec:	mov	w22, w0
  40b9f0:	bl	40b998 <clear@@Base+0x8878>
  40b9f4:	adrp	x20, 434000 <PC+0x47d0>
  40b9f8:	ldr	w8, [x20, #384]
  40b9fc:	cbz	w23, 40ba10 <clear@@Base+0x88f0>
  40ba00:	cmp	w8, w22
  40ba04:	b.gt	40ba10 <clear@@Base+0x88f0>
  40ba08:	mov	w23, #0x1                   	// #1
  40ba0c:	b	40ba34 <clear@@Base+0x8914>
  40ba10:	adrp	x9, 434000 <PC+0x47d0>
  40ba14:	ldr	w9, [x9, #628]
  40ba18:	mov	w23, wzr
  40ba1c:	tbnz	w9, #31, 40ba34 <clear@@Base+0x8914>
  40ba20:	cmp	w9, w22
  40ba24:	b.ge	40ba34 <clear@@Base+0x8914>  // b.tcont
  40ba28:	sub	w8, w8, #0x1
  40ba2c:	cmp	w8, w22
  40ba30:	cset	w23, ne  // ne = any
  40ba34:	adrp	x8, 434000 <PC+0x47d0>
  40ba38:	ldr	w8, [x8, #636]
  40ba3c:	adrp	x24, 434000 <PC+0x47d0>
  40ba40:	cmp	w8, #0x2
  40ba44:	b.eq	40ba5c <clear@@Base+0x893c>  // b.none
  40ba48:	bl	414594 <error@@Base+0x2614>
  40ba4c:	adrp	x8, 434000 <PC+0x47d0>
  40ba50:	ldr	w8, [x8, #528]
  40ba54:	orr	w8, w8, w0
  40ba58:	cbz	w8, 40ba8c <clear@@Base+0x896c>
  40ba5c:	adrp	x8, 430000 <PC+0x7d0>
  40ba60:	ldr	w9, [x24, #444]
  40ba64:	ldrsw	x8, [x8, #2104]
  40ba68:	mov	w10, #0xffffffff            	// #-1
  40ba6c:	mov	x0, x21
  40ba70:	cmp	w9, #0x0
  40ba74:	add	x1, x21, x8, lsl #2
  40ba78:	cneg	w2, w10, ne  // ne = any
  40ba7c:	bl	4142f0 <error@@Base+0x2370>
  40ba80:	mov	x0, x21
  40ba84:	bl	4138a4 <error@@Base+0x1924>
  40ba88:	mov	x21, x0
  40ba8c:	adrp	x27, 434000 <PC+0x47d0>
  40ba90:	tbnz	w23, #0, 40bb30 <clear@@Base+0x8a10>
  40ba94:	ldr	w8, [x27, #524]
  40ba98:	cbz	w8, 40bad4 <clear@@Base+0x89b4>
  40ba9c:	ldr	w8, [x20, #384]
  40baa0:	sub	w8, w8, #0x1
  40baa4:	cmp	w8, w22
  40baa8:	b.gt	40bad4 <clear@@Base+0x89b4>
  40baac:	bl	403c90 <clear@@Base+0xb70>
  40bab0:	cmp	x21, x0
  40bab4:	b.eq	40bad4 <clear@@Base+0x89b4>  // b.none
  40bab8:	bl	412740 <error@@Base+0x7c0>
  40babc:	mov	x0, x21
  40bac0:	bl	4126a0 <error@@Base+0x720>
  40bac4:	bl	403120 <clear@@Base>
  40bac8:	bl	402fdc <setlocale@plt+0x131c>
  40bacc:	mov	w8, #0x1                   	// #1
  40bad0:	stur	w8, [x29, #-4]
  40bad4:	mov	w0, #0xfffffffe            	// #-2
  40bad8:	bl	412640 <error@@Base+0x6c0>
  40badc:	cmp	x21, x0
  40bae0:	b.ne	40baec <clear@@Base+0x89cc>  // b.any
  40bae4:	bl	41293c <error@@Base+0x9bc>
  40bae8:	cbz	w0, 40bb30 <clear@@Base+0x8a10>
  40baec:	bl	412740 <error@@Base+0x7c0>
  40baf0:	mov	x0, x21
  40baf4:	bl	4126a0 <error@@Base+0x720>
  40baf8:	ldr	w8, [x27, #524]
  40bafc:	cbz	w8, 40bb0c <clear@@Base+0x89ec>
  40bb00:	bl	403120 <clear@@Base>
  40bb04:	bl	402fdc <setlocale@plt+0x131c>
  40bb08:	b	40bb28 <clear@@Base+0x8a08>
  40bb0c:	adrp	x8, 430000 <PC+0x7d0>
  40bb10:	ldrb	w8, [x8, #2092]
  40bb14:	cmp	w8, #0x1
  40bb18:	b.ne	40bb28 <clear@@Base+0x8a08>  // b.any
  40bb1c:	adrp	x0, 416000 <winch@@Base+0x13dc>
  40bb20:	add	x0, x0, #0xccb
  40bb24:	bl	411d0c <clear@@Base+0xebec>
  40bb28:	mov	w8, #0x1                   	// #1
  40bb2c:	stur	w8, [x29, #-4]
  40bb30:	cmp	w22, #0x1
  40bb34:	b.lt	40bc40 <clear@@Base+0x8b20>  // b.tstop
  40bb38:	adrp	x20, 434000 <PC+0x47d0>
  40bb3c:	mov	w28, wzr
  40bb40:	add	w22, w22, #0x1
  40bb44:	adrp	x24, 433000 <PC+0x37d0>
  40bb48:	adrp	x25, 433000 <PC+0x37d0>
  40bb4c:	add	x20, x20, #0x1d0
  40bb50:	mov	w26, #0x1                   	// #1
  40bb54:	b	40bb74 <clear@@Base+0x8a54>
  40bb58:	bl	411b84 <clear@@Base+0xea64>
  40bb5c:	adrp	x8, 434000 <PC+0x47d0>
  40bb60:	add	x8, x8, #0x1d8
  40bb64:	str	w26, [x8]
  40bb68:	sub	w22, w22, #0x1
  40bb6c:	cmp	w22, #0x1
  40bb70:	b.le	40bc44 <clear@@Base+0x8b24>
  40bb74:	subs	w8, w19, #0x1
  40bb78:	b.lt	40bb8c <clear@@Base+0x8a6c>  // b.tstop
  40bb7c:	cmp	w8, #0x0
  40bb80:	csel	x21, xzr, x21, eq  // eq = none
  40bb84:	mov	w19, w8
  40bb88:	b	40bbfc <clear@@Base+0x8adc>
  40bb8c:	mov	x0, x21
  40bb90:	bl	40c3d0 <clear@@Base+0x92b0>
  40bb94:	bl	4138a4 <error@@Base+0x1924>
  40bb98:	cmn	x0, #0x1
  40bb9c:	b.eq	40bba8 <clear@@Base+0x8a88>  // b.none
  40bba0:	mov	x21, x0
  40bba4:	b	40bbfc <clear@@Base+0x8adc>
  40bba8:	ldur	w8, [x29, #-4]
  40bbac:	cbnz	w8, 40bbc0 <clear@@Base+0x8aa0>
  40bbb0:	mov	w0, wzr
  40bbb4:	bl	412640 <error@@Base+0x6c0>
  40bbb8:	cmn	x0, #0x1
  40bbbc:	b.ne	40bc44 <clear@@Base+0x8b24>  // b.any
  40bbc0:	mov	w0, wzr
  40bbc4:	mov	w1, wzr
  40bbc8:	bl	412960 <error@@Base+0x9e0>
  40bbcc:	cbnz	w0, 40bbf8 <clear@@Base+0x8ad8>
  40bbd0:	mov	w0, #0x1                   	// #1
  40bbd4:	mov	w1, #0x1                   	// #1
  40bbd8:	bl	412960 <error@@Base+0x9e0>
  40bbdc:	cbnz	w0, 40bbf8 <clear@@Base+0x8ad8>
  40bbe0:	adrp	x8, 434000 <PC+0x47d0>
  40bbe4:	ldr	w8, [x8, #384]
  40bbe8:	mov	w0, #0x2                   	// #2
  40bbec:	sub	w1, w8, #0x1
  40bbf0:	bl	412960 <error@@Base+0x9e0>
  40bbf4:	cbnz	w0, 40bc44 <clear@@Base+0x8b24>
  40bbf8:	mov	x21, #0xffffffffffffffff    	// #-1
  40bbfc:	mov	x0, x21
  40bc00:	bl	4126a0 <error@@Base+0x720>
  40bc04:	add	w28, w28, #0x1
  40bc08:	tbnz	w23, #0, 40bb68 <clear@@Base+0x8a48>
  40bc0c:	cmn	x21, #0x1
  40bc10:	b.ne	40bb58 <clear@@Base+0x8a38>  // b.any
  40bc14:	adrp	x8, 430000 <PC+0x7d0>
  40bc18:	ldrb	w8, [x8, #2092]
  40bc1c:	tbnz	w8, #0, 40bb58 <clear@@Base+0x8a38>
  40bc20:	ldr	w8, [x27, #524]
  40bc24:	cbnz	w8, 40bb58 <clear@@Base+0x8a38>
  40bc28:	ldr	x8, [x24, #736]
  40bc2c:	cbnz	x8, 40bb58 <clear@@Base+0x8a38>
  40bc30:	ldr	w9, [x25, #744]
  40bc34:	mov	x8, x20
  40bc38:	cbz	w9, 40bb64 <clear@@Base+0x8a44>
  40bc3c:	b	40bb58 <clear@@Base+0x8a38>
  40bc40:	mov	w28, wzr
  40bc44:	adrp	x8, 434000 <PC+0x47d0>
  40bc48:	ldr	w8, [x8, #444]
  40bc4c:	orr	w8, w8, w28
  40bc50:	cbnz	w8, 40bc68 <clear@@Base+0x8b48>
  40bc54:	adrp	x8, 42e000 <winch@@Base+0x193dc>
  40bc58:	ldr	w8, [x8, #2024]
  40bc5c:	cbz	w8, 40bc68 <clear@@Base+0x8b48>
  40bc60:	bl	40bca4 <clear@@Base+0x8b84>
  40bc64:	b	40bc70 <clear@@Base+0x8b50>
  40bc68:	cbz	w23, 40bc70 <clear@@Base+0x8b50>
  40bc6c:	bl	40cd20 <clear@@Base+0x9c00>
  40bc70:	mov	w8, #0x1                   	// #1
  40bc74:	adrp	x9, 430000 <PC+0x7d0>
  40bc78:	mov	w0, #0xffffffff            	// #-1
  40bc7c:	strb	w8, [x9, #2092]
  40bc80:	bl	40f1f8 <clear@@Base+0xc0d8>
  40bc84:	ldp	x20, x19, [sp, #96]
  40bc88:	ldp	x22, x21, [sp, #80]
  40bc8c:	ldp	x24, x23, [sp, #64]
  40bc90:	ldp	x26, x25, [sp, #48]
  40bc94:	ldp	x28, x27, [sp, #32]
  40bc98:	ldp	x29, x30, [sp, #16]
  40bc9c:	add	sp, sp, #0x70
  40bca0:	ret
  40bca4:	stp	x29, x30, [sp, #-16]!
  40bca8:	adrp	x8, 434000 <PC+0x47d0>
  40bcac:	ldr	w8, [x8, #556]
  40bcb0:	mov	x29, sp
  40bcb4:	cbz	w8, 40bcc4 <clear@@Base+0x8ba4>
  40bcb8:	bl	4030a4 <setlocale@plt+0x13e4>
  40bcbc:	ldp	x29, x30, [sp], #16
  40bcc0:	ret
  40bcc4:	bl	4030d8 <setlocale@plt+0x1418>
  40bcc8:	ldp	x29, x30, [sp], #16
  40bccc:	ret
  40bcd0:	stp	x29, x30, [sp, #-64]!
  40bcd4:	str	x23, [sp, #16]
  40bcd8:	stp	x22, x21, [sp, #32]
  40bcdc:	stp	x20, x19, [sp, #48]
  40bce0:	mov	x29, sp
  40bce4:	mov	w22, w3
  40bce8:	mov	w19, w2
  40bcec:	mov	x20, x1
  40bcf0:	mov	w21, w0
  40bcf4:	bl	40b998 <clear@@Base+0x8878>
  40bcf8:	bl	40be28 <clear@@Base+0x8d08>
  40bcfc:	cmp	w0, w21
  40bd00:	b.ge	40bd0c <clear@@Base+0x8bec>  // b.tcont
  40bd04:	mov	w22, #0x1                   	// #1
  40bd08:	b	40bd28 <clear@@Base+0x8c08>
  40bd0c:	adrp	x8, 434000 <PC+0x47d0>
  40bd10:	ldr	w8, [x8, #384]
  40bd14:	cmp	w22, #0x0
  40bd18:	cset	w9, ne  // ne = any
  40bd1c:	cmp	w8, w21
  40bd20:	cset	w8, le
  40bd24:	and	w22, w9, w8
  40bd28:	adrp	x8, 434000 <PC+0x47d0>
  40bd2c:	ldr	w8, [x8, #636]
  40bd30:	cmp	w8, #0x2
  40bd34:	b.eq	40bd4c <clear@@Base+0x8c2c>  // b.none
  40bd38:	bl	414594 <error@@Base+0x2614>
  40bd3c:	adrp	x8, 434000 <PC+0x47d0>
  40bd40:	ldr	w8, [x8, #528]
  40bd44:	orr	w8, w8, w0
  40bd48:	cbz	w8, 40bd6c <clear@@Base+0x8c4c>
  40bd4c:	adrp	x8, 430000 <PC+0x7d0>
  40bd50:	ldrsw	x8, [x8, #2104]
  40bd54:	mov	w2, #0xffffffff            	// #-1
  40bd58:	mov	x1, x20
  40bd5c:	add	x8, x8, x8, lsl #1
  40bd60:	subs	x8, x20, x8
  40bd64:	csel	x0, xzr, x8, lt  // lt = tstop
  40bd68:	bl	4142f0 <error@@Base+0x2370>
  40bd6c:	cmp	w21, #0x1
  40bd70:	b.lt	40bdc8 <clear@@Base+0x8ca8>  // b.tstop
  40bd74:	mov	w23, wzr
  40bd78:	add	w21, w21, #0x1
  40bd7c:	b	40bd8c <clear@@Base+0x8c6c>
  40bd80:	sub	w21, w21, #0x1
  40bd84:	cmp	w21, #0x1
  40bd88:	b.le	40bdd4 <clear@@Base+0x8cb4>
  40bd8c:	mov	x0, x20
  40bd90:	bl	4138f8 <error@@Base+0x1978>
  40bd94:	bl	40c72c <clear@@Base+0x960c>
  40bd98:	mov	x20, x0
  40bd9c:	cbnz	w19, 40bda8 <clear@@Base+0x8c88>
  40bda0:	cmn	x20, #0x1
  40bda4:	b.eq	40bdcc <clear@@Base+0x8cac>  // b.none
  40bda8:	mov	x0, x20
  40bdac:	bl	4126fc <error@@Base+0x77c>
  40bdb0:	add	w23, w23, #0x1
  40bdb4:	tbnz	w22, #0, 40bd80 <clear@@Base+0x8c60>
  40bdb8:	bl	402fdc <setlocale@plt+0x131c>
  40bdbc:	bl	403004 <setlocale@plt+0x1344>
  40bdc0:	bl	411b84 <clear@@Base+0xea64>
  40bdc4:	b	40bd80 <clear@@Base+0x8c60>
  40bdc8:	mov	w23, wzr
  40bdcc:	cbz	w23, 40bddc <clear@@Base+0x8cbc>
  40bdd0:	b	40bdf0 <clear@@Base+0x8cd0>
  40bdd4:	mov	w23, #0x1                   	// #1
  40bdd8:	cbnz	w23, 40bdf0 <clear@@Base+0x8cd0>
  40bddc:	adrp	x8, 42e000 <winch@@Base+0x193dc>
  40bde0:	ldr	w8, [x8, #2024]
  40bde4:	cbz	w8, 40bdf0 <clear@@Base+0x8cd0>
  40bde8:	bl	40bca4 <clear@@Base+0x8b84>
  40bdec:	b	40be0c <clear@@Base+0x8cec>
  40bdf0:	cbz	w22, 40bdfc <clear@@Base+0x8cdc>
  40bdf4:	bl	40cd20 <clear@@Base+0x9c00>
  40bdf8:	b	40be0c <clear@@Base+0x8cec>
  40bdfc:	adrp	x8, 434000 <PC+0x47d0>
  40be00:	ldr	w8, [x8, #624]
  40be04:	cbnz	w8, 40be0c <clear@@Base+0x8cec>
  40be08:	bl	403030 <setlocale@plt+0x1370>
  40be0c:	mov	w0, #0xffffffff            	// #-1
  40be10:	bl	40f1f8 <clear@@Base+0xc0d8>
  40be14:	ldp	x20, x19, [sp, #48]
  40be18:	ldp	x22, x21, [sp, #32]
  40be1c:	ldr	x23, [sp, #16]
  40be20:	ldp	x29, x30, [sp], #64
  40be24:	ret
  40be28:	adrp	x8, 430000 <PC+0x7d0>
  40be2c:	ldr	w8, [x8, #2088]
  40be30:	cbz	w8, 40be3c <clear@@Base+0x8d1c>
  40be34:	mov	w0, wzr
  40be38:	ret
  40be3c:	adrp	x8, 434000 <PC+0x47d0>
  40be40:	ldr	w0, [x8, #516]
  40be44:	tbnz	w0, #31, 40be4c <clear@@Base+0x8d2c>
  40be48:	ret
  40be4c:	adrp	x8, 434000 <PC+0x47d0>
  40be50:	ldr	w8, [x8, #524]
  40be54:	cbz	w8, 40be68 <clear@@Base+0x8d48>
  40be58:	adrp	x8, 434000 <PC+0x47d0>
  40be5c:	ldr	w8, [x8, #384]
  40be60:	sub	w0, w8, #0x2
  40be64:	ret
  40be68:	mov	w0, #0x2710                	// #10000
  40be6c:	ret
  40be70:	stp	x29, x30, [sp, #-48]!
  40be74:	str	x21, [sp, #16]
  40be78:	stp	x20, x19, [sp, #32]
  40be7c:	mov	x29, sp
  40be80:	mov	w19, w2
  40be84:	mov	w20, w1
  40be88:	mov	w21, w0
  40be8c:	bl	41159c <clear@@Base+0xe47c>
  40be90:	cbz	w0, 40bebc <clear@@Base+0x8d9c>
  40be94:	bl	40b90c <clear@@Base+0x87ec>
  40be98:	cbz	w0, 40bebc <clear@@Base+0x8d9c>
  40be9c:	bl	4045a0 <clear@@Base+0x1480>
  40bea0:	tbnz	w0, #3, 40bebc <clear@@Base+0x8d9c>
  40bea4:	mov	w0, #0x1                   	// #1
  40bea8:	bl	40a7c8 <clear@@Base+0x76a8>
  40beac:	cbz	w0, 40bee4 <clear@@Base+0x8dc4>
  40beb0:	mov	w0, wzr
  40beb4:	bl	402190 <setlocale@plt+0x4d0>
  40beb8:	b	40bee4 <clear@@Base+0x8dc4>
  40bebc:	mov	w0, #0xfffffffe            	// #-2
  40bec0:	bl	412640 <error@@Base+0x6c0>
  40bec4:	mov	x1, x0
  40bec8:	cmn	x0, #0x1
  40becc:	b.eq	40bef4 <clear@@Base+0x8dd4>  // b.none
  40bed0:	mov	w0, w21
  40bed4:	mov	w2, w20
  40bed8:	mov	w3, w19
  40bedc:	mov	w4, wzr
  40bee0:	bl	40b9bc <clear@@Base+0x889c>
  40bee4:	ldp	x20, x19, [sp, #32]
  40bee8:	ldr	x21, [sp, #16]
  40beec:	ldp	x29, x30, [sp], #48
  40bef0:	ret
  40bef4:	cbz	w20, 40bf10 <clear@@Base+0x8df0>
  40bef8:	adrp	x8, 434000 <PC+0x47d0>
  40befc:	ldr	w8, [x8, #384]
  40bf00:	mov	w0, #0x2                   	// #2
  40bf04:	sub	w1, w8, #0x1
  40bf08:	bl	412960 <error@@Base+0x9e0>
  40bf0c:	cbz	w0, 40bf68 <clear@@Base+0x8e48>
  40bf10:	adrp	x8, 434000 <PC+0x47d0>
  40bf14:	ldr	w8, [x8, #444]
  40bf18:	cbz	w8, 40bf60 <clear@@Base+0x8e40>
  40bf1c:	bl	41293c <error@@Base+0x9bc>
  40bf20:	cbz	w0, 40bf2c <clear@@Base+0x8e0c>
  40bf24:	mov	x1, xzr
  40bf28:	b	40bed0 <clear@@Base+0x8db0>
  40bf2c:	mov	w0, wzr
  40bf30:	bl	412640 <error@@Base+0x6c0>
  40bf34:	mov	x1, x0
  40bf38:	mov	w0, #0x1                   	// #1
  40bf3c:	mov	w2, #0x1                   	// #1
  40bf40:	mov	w3, wzr
  40bf44:	bl	40bcd0 <clear@@Base+0x8bb0>
  40bf48:	mov	w0, #0xfffffffe            	// #-2
  40bf4c:	bl	412640 <error@@Base+0x6c0>
  40bf50:	cmn	x0, #0x1
  40bf54:	b.eq	40bf2c <clear@@Base+0x8e0c>  // b.none
  40bf58:	mov	x1, x0
  40bf5c:	b	40bed0 <clear@@Base+0x8db0>
  40bf60:	bl	40bca4 <clear@@Base+0x8b84>
  40bf64:	b	40bee4 <clear@@Base+0x8dc4>
  40bf68:	mov	x1, #0xffffffffffffffff    	// #-1
  40bf6c:	b	40bed0 <clear@@Base+0x8db0>
  40bf70:	stp	x29, x30, [sp, #-48]!
  40bf74:	stp	x22, x21, [sp, #16]
  40bf78:	mov	w21, w0
  40bf7c:	mov	w0, wzr
  40bf80:	stp	x20, x19, [sp, #32]
  40bf84:	mov	x29, sp
  40bf88:	mov	w19, w2
  40bf8c:	mov	w20, w1
  40bf90:	bl	412640 <error@@Base+0x6c0>
  40bf94:	mov	x22, x0
  40bf98:	cmn	x0, #0x1
  40bf9c:	b.eq	40bfb8 <clear@@Base+0x8e98>  // b.none
  40bfa0:	mov	w0, w21
  40bfa4:	mov	x1, x22
  40bfa8:	mov	w2, w20
  40bfac:	mov	w3, w19
  40bfb0:	bl	40bcd0 <clear@@Base+0x8bb0>
  40bfb4:	b	40bfcc <clear@@Base+0x8eac>
  40bfb8:	cbz	w20, 40bfc8 <clear@@Base+0x8ea8>
  40bfbc:	mov	w0, #0xffffffff            	// #-1
  40bfc0:	bl	412640 <error@@Base+0x6c0>
  40bfc4:	cbnz	x0, 40bfa0 <clear@@Base+0x8e80>
  40bfc8:	bl	40bca4 <clear@@Base+0x8b84>
  40bfcc:	ldp	x20, x19, [sp, #32]
  40bfd0:	ldp	x22, x21, [sp, #16]
  40bfd4:	ldp	x29, x30, [sp], #48
  40bfd8:	ret
  40bfdc:	stp	x29, x30, [sp, #-32]!
  40bfe0:	stp	x20, x19, [sp, #16]
  40bfe4:	adrp	x19, 434000 <PC+0x47d0>
  40bfe8:	ldr	w8, [x19, #384]
  40bfec:	mov	x29, sp
  40bff0:	cmp	w8, #0x1
  40bff4:	b.lt	40c020 <clear@@Base+0x8f00>  // b.tstop
  40bff8:	mov	x0, xzr
  40bffc:	mov	w20, wzr
  40c000:	bl	40c3d0 <clear@@Base+0x92b0>
  40c004:	cmn	x0, #0x1
  40c008:	b.eq	40c024 <clear@@Base+0x8f04>  // b.none
  40c00c:	ldr	w8, [x19, #384]
  40c010:	add	w20, w20, #0x1
  40c014:	cmp	w20, w8
  40c018:	b.lt	40c000 <clear@@Base+0x8ee0>  // b.tstop
  40c01c:	b	40c024 <clear@@Base+0x8f04>
  40c020:	mov	w20, wzr
  40c024:	ldr	w8, [x19, #384]
  40c028:	cmp	w20, w8
  40c02c:	ldp	x20, x19, [sp, #16]
  40c030:	cset	w0, lt  // lt = tstop
  40c034:	ldp	x29, x30, [sp], #32
  40c038:	ret
  40c03c:	cbz	x0, 40c08c <clear@@Base+0x8f6c>
  40c040:	stp	x29, x30, [sp, #-32]!
  40c044:	stp	x20, x19, [sp, #16]
  40c048:	mov	x29, sp
  40c04c:	mov	x19, x0
  40c050:	bl	40fbb8 <clear@@Base+0xca98>
  40c054:	adrp	x20, 42f000 <winch@@Base+0x1a3dc>
  40c058:	ldr	x0, [x20, #2112]
  40c05c:	cmp	x0, x19
  40c060:	b.ne	40c06c <clear@@Base+0x8f4c>  // b.any
  40c064:	bl	40c090 <clear@@Base+0x8f70>
  40c068:	str	x0, [x20, #2112]
  40c06c:	mov	x0, x19
  40c070:	bl	40c0bc <clear@@Base+0x8f9c>
  40c074:	ldr	x0, [x19, #16]
  40c078:	bl	401b20 <free@plt>
  40c07c:	mov	x0, x19
  40c080:	bl	401b20 <free@plt>
  40c084:	ldp	x20, x19, [sp, #16]
  40c088:	ldp	x29, x30, [sp], #32
  40c08c:	ret
  40c090:	stp	x29, x30, [sp, #-32]!
  40c094:	str	x19, [sp, #16]
  40c098:	mov	x29, sp
  40c09c:	mov	x19, x0
  40c0a0:	bl	40c118 <clear@@Base+0x8ff8>
  40c0a4:	cbnz	x0, 40c0b0 <clear@@Base+0x8f90>
  40c0a8:	mov	x0, x19
  40c0ac:	bl	40c0f8 <clear@@Base+0x8fd8>
  40c0b0:	ldr	x19, [sp, #16]
  40c0b4:	ldp	x29, x30, [sp], #32
  40c0b8:	ret
  40c0bc:	stp	x29, x30, [sp, #-16]!
  40c0c0:	ldp	x9, x8, [x0]
  40c0c4:	mov	w1, #0xffffffff            	// #-1
  40c0c8:	mov	x29, sp
  40c0cc:	str	x8, [x9, #8]
  40c0d0:	ldp	x8, x9, [x0]
  40c0d4:	str	x8, [x9]
  40c0d8:	ldr	x0, [x0]
  40c0dc:	bl	40c344 <clear@@Base+0x9224>
  40c0e0:	adrp	x8, 430000 <PC+0x7d0>
  40c0e4:	ldr	w9, [x8, #2096]
  40c0e8:	sub	w9, w9, #0x1
  40c0ec:	str	w9, [x8, #2096]
  40c0f0:	ldp	x29, x30, [sp], #16
  40c0f4:	ret
  40c0f8:	adrp	x8, 42e000 <winch@@Base+0x193dc>
  40c0fc:	add	x8, x8, #0x7f0
  40c100:	cmp	x0, #0x0
  40c104:	csel	x9, x8, x0, eq  // eq = none
  40c108:	ldr	x9, [x9]
  40c10c:	cmp	x9, x8
  40c110:	csel	x0, xzr, x9, eq  // eq = none
  40c114:	ret
  40c118:	adrp	x8, 42e000 <winch@@Base+0x193dc>
  40c11c:	add	x8, x8, #0x7f0
  40c120:	cmp	x0, #0x0
  40c124:	csel	x9, x8, x0, eq  // eq = none
  40c128:	ldr	x9, [x9, #8]
  40c12c:	cmp	x9, x8
  40c130:	csel	x0, xzr, x9, eq  // eq = none
  40c134:	ret
  40c138:	adrp	x8, 430000 <PC+0x7d0>
  40c13c:	ldr	w0, [x8, #2096]
  40c140:	ret
  40c144:	stp	x29, x30, [sp, #-32]!
  40c148:	stp	x20, x19, [sp, #16]
  40c14c:	mov	x29, sp
  40c150:	mov	x19, x1
  40c154:	mov	x20, x0
  40c158:	bl	40c178 <clear@@Base+0x9058>
  40c15c:	cbnz	x0, 40c16c <clear@@Base+0x904c>
  40c160:	mov	x0, x20
  40c164:	mov	x1, x19
  40c168:	bl	40c228 <clear@@Base+0x9108>
  40c16c:	ldp	x20, x19, [sp, #16]
  40c170:	ldp	x29, x30, [sp], #32
  40c174:	ret
  40c178:	stp	x29, x30, [sp, #-64]!
  40c17c:	stp	x24, x23, [sp, #16]
  40c180:	stp	x22, x21, [sp, #32]
  40c184:	stp	x20, x19, [sp, #48]
  40c188:	mov	x29, sp
  40c18c:	mov	x20, x0
  40c190:	bl	40b408 <clear@@Base+0x82e8>
  40c194:	adrp	x22, 42e000 <winch@@Base+0x193dc>
  40c198:	add	x22, x22, #0x7f0
  40c19c:	ldr	x23, [x22]
  40c1a0:	mov	x19, x0
  40c1a4:	cmp	x23, x22
  40c1a8:	cset	w24, eq  // eq = none
  40c1ac:	b.eq	40c204 <clear@@Base+0x90e4>  // b.none
  40c1b0:	ldr	x21, [x23, #16]
  40c1b4:	mov	x0, x20
  40c1b8:	mov	x1, x21
  40c1bc:	bl	401b00 <strcmp@plt>
  40c1c0:	cbz	w0, 40c1dc <clear@@Base+0x90bc>
  40c1c4:	mov	x0, x19
  40c1c8:	mov	x1, x21
  40c1cc:	bl	401b00 <strcmp@plt>
  40c1d0:	cbz	w0, 40c1dc <clear@@Base+0x90bc>
  40c1d4:	ldr	x23, [x23]
  40c1d8:	b	40c1a4 <clear@@Base+0x9084>
  40c1dc:	mov	x0, x20
  40c1e0:	bl	401830 <strlen@plt>
  40c1e4:	mov	x22, x0
  40c1e8:	mov	x0, x21
  40c1ec:	bl	401830 <strlen@plt>
  40c1f0:	cmp	x22, x0
  40c1f4:	b.cs	40c204 <clear@@Base+0x90e4>  // b.hs, b.nlast
  40c1f8:	mov	x0, x21
  40c1fc:	mov	x1, x20
  40c200:	bl	401b50 <strcpy@plt>
  40c204:	mov	x0, x19
  40c208:	bl	401b20 <free@plt>
  40c20c:	tst	w24, #0x1
  40c210:	csel	x0, xzr, x23, ne  // ne = any
  40c214:	ldp	x20, x19, [sp, #48]
  40c218:	ldp	x22, x21, [sp, #32]
  40c21c:	ldp	x24, x23, [sp, #16]
  40c220:	ldp	x29, x30, [sp], #64
  40c224:	ret
  40c228:	stp	x29, x30, [sp, #-48]!
  40c22c:	stp	x20, x19, [sp, #32]
  40c230:	mov	x19, x1
  40c234:	mov	x20, x0
  40c238:	mov	w0, #0x1                   	// #1
  40c23c:	mov	w1, #0x50                  	// #80
  40c240:	str	x21, [sp, #16]
  40c244:	mov	x29, sp
  40c248:	bl	402208 <setlocale@plt+0x548>
  40c24c:	mov	x21, x0
  40c250:	mov	x0, x20
  40c254:	bl	40215c <setlocale@plt+0x49c>
  40c258:	mov	x8, #0xffffffffffffffff    	// #-1
  40c25c:	stp	x0, xzr, [x21, #16]
  40c260:	mov	x0, x21
  40c264:	mov	x1, x19
  40c268:	strb	wzr, [x21, #40]
  40c26c:	str	wzr, [x21, #36]
  40c270:	str	x8, [x21, #48]
  40c274:	bl	40c370 <clear@@Base+0x9250>
  40c278:	mov	x0, x21
  40c27c:	bl	40fbf4 <clear@@Base+0xcad4>
  40c280:	mov	x0, x21
  40c284:	ldp	x20, x19, [sp, #32]
  40c288:	ldr	x21, [sp, #16]
  40c28c:	ldp	x29, x30, [sp], #48
  40c290:	ret
  40c294:	cbz	x0, 40c29c <clear@@Base+0x917c>
  40c298:	ldr	x0, [x0, #16]
  40c29c:	ret
  40c2a0:	ldr	w0, [x0, #32]
  40c2a4:	ret
  40c2a8:	ldr	q0, [x1]
  40c2ac:	str	q0, [x0, #48]
  40c2b0:	ret
  40c2b4:	ldr	q0, [x0, #48]
  40c2b8:	str	q0, [x1]
  40c2bc:	ret
  40c2c0:	mov	w8, #0x1                   	// #1
  40c2c4:	strb	w8, [x0, #40]
  40c2c8:	ret
  40c2cc:	ldrb	w0, [x0, #40]
  40c2d0:	ret
  40c2d4:	ldr	w8, [x0, #36]
  40c2d8:	add	w8, w8, w1
  40c2dc:	str	w8, [x0, #36]
  40c2e0:	ret
  40c2e4:	ldr	w0, [x0, #36]
  40c2e8:	ret
  40c2ec:	ldr	x0, [x0, #24]
  40c2f0:	ret
  40c2f4:	str	x1, [x0, #24]
  40c2f8:	ret
  40c2fc:	str	x1, [x0, #64]
  40c300:	ret
  40c304:	ldr	x0, [x0, #64]
  40c308:	ret
  40c30c:	stp	x29, x30, [sp, #-32]!
  40c310:	stp	x20, x19, [sp, #16]
  40c314:	mov	x19, x0
  40c318:	ldr	x0, [x0, #72]
  40c31c:	mov	x20, x1
  40c320:	mov	x29, sp
  40c324:	cbz	x0, 40c32c <clear@@Base+0x920c>
  40c328:	bl	401b20 <free@plt>
  40c32c:	str	x20, [x19, #72]
  40c330:	ldp	x20, x19, [sp, #16]
  40c334:	ldp	x29, x30, [sp], #32
  40c338:	ret
  40c33c:	ldr	x0, [x0, #72]
  40c340:	ret
  40c344:	adrp	x8, 42e000 <winch@@Base+0x193dc>
  40c348:	add	x8, x8, #0x7f0
  40c34c:	cmp	x0, x8
  40c350:	b.eq	40c36c <clear@@Base+0x924c>  // b.none
  40c354:	ldr	w9, [x0, #32]
  40c358:	add	w9, w9, w1
  40c35c:	str	w9, [x0, #32]
  40c360:	ldr	x0, [x0]
  40c364:	cmp	x0, x8
  40c368:	b.ne	40c354 <clear@@Base+0x9234>  // b.any
  40c36c:	ret
  40c370:	stp	x29, x30, [sp, #-16]!
  40c374:	adrp	x8, 42e000 <winch@@Base+0x193dc>
  40c378:	add	x8, x8, #0x7f0
  40c37c:	cmp	x1, #0x0
  40c380:	csel	x8, x8, x1, eq  // eq = none
  40c384:	ldr	x9, [x8]
  40c388:	mov	w1, #0x1                   	// #1
  40c38c:	mov	x29, sp
  40c390:	stp	x9, x8, [x0]
  40c394:	ldr	x9, [x8]
  40c398:	str	x0, [x9, #8]
  40c39c:	ldr	w9, [x8, #32]
  40c3a0:	str	x0, [x8]
  40c3a4:	ldr	x8, [x0]
  40c3a8:	add	w9, w9, #0x1
  40c3ac:	str	w9, [x0, #32]
  40c3b0:	mov	x0, x8
  40c3b4:	bl	40c344 <clear@@Base+0x9224>
  40c3b8:	adrp	x8, 430000 <PC+0x7d0>
  40c3bc:	ldr	w9, [x8, #2096]
  40c3c0:	add	w9, w9, #0x1
  40c3c4:	str	w9, [x8, #2096]
  40c3c8:	ldp	x29, x30, [sp], #16
  40c3cc:	ret
  40c3d0:	stp	x29, x30, [sp, #-96]!
  40c3d4:	stp	x28, x27, [sp, #16]
  40c3d8:	stp	x26, x25, [sp, #32]
  40c3dc:	stp	x24, x23, [sp, #48]
  40c3e0:	stp	x22, x21, [sp, #64]
  40c3e4:	stp	x20, x19, [sp, #80]
  40c3e8:	mov	x20, x0
  40c3ec:	adrp	x24, 434000 <PC+0x47d0>
  40c3f0:	adrp	x26, 430000 <PC+0x7d0>
  40c3f4:	adrp	x27, 434000 <PC+0x47d0>
  40c3f8:	mov	w25, #0xffffffff            	// #-1
  40c3fc:	adrp	x23, 434000 <PC+0x47d0>
  40c400:	adrp	x21, 434000 <PC+0x47d0>
  40c404:	mov	x29, sp
  40c408:	cmn	x20, #0x1
  40c40c:	b.eq	40c684 <clear@@Base+0x9564>  // b.none
  40c410:	ldr	w8, [x24, #636]
  40c414:	cmp	w8, #0x2
  40c418:	b.eq	40c42c <clear@@Base+0x930c>  // b.none
  40c41c:	bl	414594 <error@@Base+0x2614>
  40c420:	ldr	w8, [x21, #528]
  40c424:	orr	w8, w8, w0
  40c428:	cbz	w8, 40c458 <clear@@Base+0x9338>
  40c42c:	ldrsw	x8, [x26, #2104]
  40c430:	ldr	w9, [x27, #444]
  40c434:	mov	x0, x20
  40c438:	add	x8, x8, x8, lsl #1
  40c43c:	cmp	w9, #0x0
  40c440:	add	x1, x20, x8
  40c444:	cneg	w2, w25, ne  // ne = any
  40c448:	bl	4142f0 <error@@Base+0x2370>
  40c44c:	mov	x0, x20
  40c450:	bl	4138a4 <error@@Base+0x1924>
  40c454:	mov	x20, x0
  40c458:	mov	x0, x20
  40c45c:	bl	403f3c <clear@@Base+0xe1c>
  40c460:	cbnz	w0, 40c704 <clear@@Base+0x95e4>
  40c464:	ldrb	w8, [x23, #696]
  40c468:	mov	x19, x20
  40c46c:	tst	w8, #0x3
  40c470:	b.ne	40c704 <clear@@Base+0x95e4>  // b.any
  40c474:	bl	4041d8 <clear@@Base+0x10b8>
  40c478:	cmn	w0, #0x1
  40c47c:	b.eq	40c4a0 <clear@@Base+0x9380>  // b.none
  40c480:	cmp	w0, #0xa
  40c484:	b.eq	40c49c <clear@@Base+0x937c>  // b.none
  40c488:	ldrb	w8, [x23, #696]
  40c48c:	sub	x19, x19, #0x1
  40c490:	tst	w8, #0x3
  40c494:	b.eq	40c474 <clear@@Base+0x9354>  // b.none
  40c498:	b	40c704 <clear@@Base+0x95e4>
  40c49c:	bl	403de4 <clear@@Base+0xcc4>
  40c4a0:	mov	x25, x21
  40c4a4:	bl	40d004 <clear@@Base+0x9ee4>
  40c4a8:	mov	x0, x19
  40c4ac:	bl	40d074 <clear@@Base+0x9f54>
  40c4b0:	mov	x0, x19
  40c4b4:	bl	403f3c <clear@@Base+0xe1c>
  40c4b8:	cmp	x19, x20
  40c4bc:	b.ge	40c51c <clear@@Base+0x93fc>  // b.tcont
  40c4c0:	mov	x21, x19
  40c4c4:	b	40c4d0 <clear@@Base+0x93b0>
  40c4c8:	cmp	x21, x20
  40c4cc:	b.ge	40c51c <clear@@Base+0x93fc>  // b.tcont
  40c4d0:	ldrb	w8, [x23, #696]
  40c4d4:	tst	w8, #0x3
  40c4d8:	b.ne	40c704 <clear@@Base+0x95e4>  // b.any
  40c4dc:	bl	403de4 <clear@@Base+0xcc4>
  40c4e0:	mov	x1, x21
  40c4e4:	bl	40d790 <clear@@Base+0xa670>
  40c4e8:	cmp	w0, #0x1
  40c4ec:	add	x21, x21, #0x1
  40c4f0:	b.lt	40c4c8 <clear@@Base+0x93a8>  // b.tstop
  40c4f4:	mov	w22, w0
  40c4f8:	bl	40d25c <clear@@Base+0xa13c>
  40c4fc:	sxtw	x28, w22
  40c500:	add	w22, w22, #0x1
  40c504:	bl	4041d8 <clear@@Base+0x10b8>
  40c508:	sub	w22, w22, #0x1
  40c50c:	cmp	w22, #0x1
  40c510:	b.gt	40c504 <clear@@Base+0x93e4>
  40c514:	sub	x21, x21, x28
  40c518:	b	40c4c8 <clear@@Base+0x93a8>
  40c51c:	bl	40de0c <clear@@Base+0xacec>
  40c520:	bl	40d25c <clear@@Base+0xa13c>
  40c524:	bl	403de4 <clear@@Base+0xcc4>
  40c528:	cmn	w0, #0x1
  40c52c:	b.eq	40c704 <clear@@Base+0x95e4>  // b.none
  40c530:	ldrb	w8, [x23, #696]
  40c534:	tst	w8, #0x3
  40c538:	b.ne	40c704 <clear@@Base+0x95e4>  // b.any
  40c53c:	cmp	w0, #0xa
  40c540:	cset	w8, eq  // eq = none
  40c544:	cmp	w0, #0xd
  40c548:	cset	w9, eq  // eq = none
  40c54c:	mov	w20, w0
  40c550:	mov	x21, x25
  40c554:	orr	w22, w8, w9
  40c558:	cmp	w20, #0xd
  40c55c:	b.eq	40c574 <clear@@Base+0x9454>  // b.none
  40c560:	cmp	w20, #0xa
  40c564:	b.eq	40c5a4 <clear@@Base+0x9484>  // b.none
  40c568:	cmn	w20, #0x1
  40c56c:	b.eq	40c5a4 <clear@@Base+0x9484>  // b.none
  40c570:	mov	w22, wzr
  40c574:	bl	403cdc <clear@@Base+0xbbc>
  40c578:	sub	x1, x0, #0x1
  40c57c:	mov	w0, w20
  40c580:	bl	40d790 <clear@@Base+0xa670>
  40c584:	cmp	w0, #0x1
  40c588:	b.ge	40c5f4 <clear@@Base+0x94d4>  // b.tcont
  40c58c:	bl	403de4 <clear@@Base+0xcc4>
  40c590:	ldrb	w8, [x23, #696]
  40c594:	mov	w20, w0
  40c598:	tst	w8, #0x3
  40c59c:	b.eq	40c558 <clear@@Base+0x9438>  // b.none
  40c5a0:	b	40c704 <clear@@Base+0x95e4>
  40c5a4:	bl	40de0c <clear@@Base+0xacec>
  40c5a8:	mov	w21, w0
  40c5ac:	bl	403cdc <clear@@Base+0xbbc>
  40c5b0:	mov	x20, x0
  40c5b4:	mov	w1, wzr
  40c5b8:	cmp	w21, #0x1
  40c5bc:	mov	w0, #0x1                   	// #1
  40c5c0:	b.lt	40c5ec <clear@@Base+0x94cc>  // b.tstop
  40c5c4:	adrp	x8, 434000 <PC+0x47d0>
  40c5c8:	adrp	x9, 434000 <PC+0x47d0>
  40c5cc:	ldr	w8, [x8, #544]
  40c5d0:	ldr	w9, [x9, #488]
  40c5d4:	orr	w8, w9, w8
  40c5d8:	cbnz	w8, 40c5ec <clear@@Base+0x94cc>
  40c5dc:	add	w8, w21, #0x1
  40c5e0:	mov	w0, wzr
  40c5e4:	mov	w1, wzr
  40c5e8:	sub	x20, x20, w8, sxtw
  40c5ec:	mov	x21, x25
  40c5f0:	b	40c628 <clear@@Base+0x9508>
  40c5f4:	adrp	x8, 434000 <PC+0x47d0>
  40c5f8:	ldr	w8, [x8, #544]
  40c5fc:	cbnz	w8, 40c644 <clear@@Base+0x9524>
  40c600:	adrp	x8, 434000 <PC+0x47d0>
  40c604:	ldr	w8, [x8, #488]
  40c608:	cmp	w8, #0x1
  40c60c:	b.ge	40c644 <clear@@Base+0x9524>  // b.tcont
  40c610:	mov	w20, w0
  40c614:	bl	403cdc <clear@@Base+0xbbc>
  40c618:	mov	x8, x0
  40c61c:	mov	w0, wzr
  40c620:	mov	w1, wzr
  40c624:	sub	x20, x8, w20, sxtw
  40c628:	mov	w25, #0xffffffff            	// #-1
  40c62c:	mov	w2, #0x1                   	// #1
  40c630:	bl	40de4c <clear@@Base+0xad2c>
  40c634:	mov	x0, x19
  40c638:	bl	413858 <error@@Base+0x18d8>
  40c63c:	cbnz	w0, 40c408 <clear@@Base+0x92e8>
  40c640:	b	40c68c <clear@@Base+0x956c>
  40c644:	mov	w25, #0xffffffff            	// #-1
  40c648:	ldrb	w8, [x23, #696]
  40c64c:	tst	w8, #0x3
  40c650:	b.ne	40c704 <clear@@Base+0x95e4>  // b.any
  40c654:	bl	403de4 <clear@@Base+0xcc4>
  40c658:	cmp	w0, #0xa
  40c65c:	b.eq	40c668 <clear@@Base+0x9548>  // b.none
  40c660:	cmn	w0, #0x1
  40c664:	b.ne	40c648 <clear@@Base+0x9528>  // b.any
  40c668:	bl	403cdc <clear@@Base+0xbbc>
  40c66c:	adrp	x8, 434000 <PC+0x47d0>
  40c670:	mov	x20, x0
  40c674:	str	wzr, [x8, #532]
  40c678:	mov	w0, #0x1                   	// #1
  40c67c:	mov	w1, #0x1                   	// #1
  40c680:	b	40c62c <clear@@Base+0x950c>
  40c684:	bl	40e0f8 <clear@@Base+0xafd8>
  40c688:	b	40c70c <clear@@Base+0x95ec>
  40c68c:	ldr	w8, [x21, #528]
  40c690:	cbz	w8, 40c6b8 <clear@@Base+0x9598>
  40c694:	bl	403cdc <clear@@Base+0xbbc>
  40c698:	sub	x1, x0, #0x1
  40c69c:	mov	w2, #0x1                   	// #1
  40c6a0:	mov	x0, x19
  40c6a4:	mov	x3, xzr
  40c6a8:	bl	413958 <error@@Base+0x19d8>
  40c6ac:	cbz	w0, 40c6b8 <clear@@Base+0x9598>
  40c6b0:	mov	w0, #0x2a                  	// #42
  40c6b4:	bl	40e06c <clear@@Base+0xaf4c>
  40c6b8:	cbz	w22, 40c70c <clear@@Base+0x95ec>
  40c6bc:	adrp	x8, 434000 <PC+0x47d0>
  40c6c0:	ldr	w8, [x8, #492]
  40c6c4:	cbnz	w8, 40c6d8 <clear@@Base+0x95b8>
  40c6c8:	b	40c70c <clear@@Base+0x95ec>
  40c6cc:	ldrb	w8, [x23, #696]
  40c6d0:	tst	w8, #0x3
  40c6d4:	b.ne	40c704 <clear@@Base+0x95e4>  // b.any
  40c6d8:	bl	403de4 <clear@@Base+0xcc4>
  40c6dc:	cmp	w0, #0xa
  40c6e0:	b.eq	40c6cc <clear@@Base+0x95ac>  // b.none
  40c6e4:	cmp	w0, #0xd
  40c6e8:	b.eq	40c6cc <clear@@Base+0x95ac>  // b.none
  40c6ec:	cmn	w0, #0x1
  40c6f0:	b.eq	40c6f8 <clear@@Base+0x95d8>  // b.none
  40c6f4:	bl	4041d8 <clear@@Base+0x10b8>
  40c6f8:	bl	403cdc <clear@@Base+0xbbc>
  40c6fc:	mov	x20, x0
  40c700:	b	40c70c <clear@@Base+0x95ec>
  40c704:	bl	40e0f8 <clear@@Base+0xafd8>
  40c708:	mov	x20, #0xffffffffffffffff    	// #-1
  40c70c:	mov	x0, x20
  40c710:	ldp	x20, x19, [sp, #80]
  40c714:	ldp	x22, x21, [sp, #64]
  40c718:	ldp	x24, x23, [sp, #48]
  40c71c:	ldp	x26, x25, [sp, #32]
  40c720:	ldp	x28, x27, [sp, #16]
  40c724:	ldp	x29, x30, [sp], #96
  40c728:	ret
  40c72c:	stp	x29, x30, [sp, #-96]!
  40c730:	stp	x28, x27, [sp, #16]
  40c734:	stp	x26, x25, [sp, #32]
  40c738:	stp	x24, x23, [sp, #48]
  40c73c:	stp	x22, x21, [sp, #64]
  40c740:	mov	x22, x0
  40c744:	adrp	x24, 434000 <PC+0x47d0>
  40c748:	adrp	x25, 430000 <PC+0x7d0>
  40c74c:	adrp	x26, 434000 <PC+0x47d0>
  40c750:	adrp	x27, 434000 <PC+0x47d0>
  40c754:	adrp	x23, 434000 <PC+0x47d0>
  40c758:	adrp	x21, 434000 <PC+0x47d0>
  40c75c:	stp	x20, x19, [sp, #80]
  40c760:	mov	x29, sp
  40c764:	cmp	x22, #0x0
  40c768:	b.le	40c988 <clear@@Base+0x9868>
  40c76c:	ldr	w8, [x24, #636]
  40c770:	mov	x19, x22
  40c774:	cmp	w8, #0x2
  40c778:	b.eq	40c78c <clear@@Base+0x966c>  // b.none
  40c77c:	bl	414594 <error@@Base+0x2614>
  40c780:	ldr	w8, [x21, #528]
  40c784:	orr	w8, w8, w0
  40c788:	cbz	w8, 40c7a8 <clear@@Base+0x9688>
  40c78c:	ldrsw	x8, [x25, #2104]
  40c790:	mov	w2, #0xffffffff            	// #-1
  40c794:	mov	x1, x19
  40c798:	add	x8, x8, x8, lsl #1
  40c79c:	subs	x8, x19, x8
  40c7a0:	csel	x0, xzr, x8, lt  // lt = tstop
  40c7a4:	bl	4142f0 <error@@Base+0x2370>
  40c7a8:	sub	x20, x19, #0x1
  40c7ac:	mov	x0, x20
  40c7b0:	bl	403f3c <clear@@Base+0xe1c>
  40c7b4:	cbnz	w0, 40c988 <clear@@Base+0x9868>
  40c7b8:	ldr	w8, [x26, #492]
  40c7bc:	cbz	w8, 40c814 <clear@@Base+0x96f4>
  40c7c0:	bl	403de4 <clear@@Base+0xcc4>
  40c7c4:	bl	403de4 <clear@@Base+0xcc4>
  40c7c8:	mov	w21, w0
  40c7cc:	bl	4041d8 <clear@@Base+0x10b8>
  40c7d0:	bl	4041d8 <clear@@Base+0x10b8>
  40c7d4:	cmp	w21, #0xd
  40c7d8:	b.eq	40c7f4 <clear@@Base+0x96d4>  // b.none
  40c7dc:	cmp	w21, #0xa
  40c7e0:	b.eq	40c7f4 <clear@@Base+0x96d4>  // b.none
  40c7e4:	b	40c814 <clear@@Base+0x96f4>
  40c7e8:	ldrb	w8, [x27, #696]
  40c7ec:	tst	w8, #0x3
  40c7f0:	b.ne	40c988 <clear@@Base+0x9868>  // b.any
  40c7f4:	bl	4041d8 <clear@@Base+0x10b8>
  40c7f8:	cmp	w0, #0xa
  40c7fc:	b.eq	40c7e8 <clear@@Base+0x96c8>  // b.none
  40c800:	cmp	w0, #0xd
  40c804:	b.eq	40c7e8 <clear@@Base+0x96c8>  // b.none
  40c808:	cmn	w0, #0x1
  40c80c:	b.eq	40c988 <clear@@Base+0x9868>  // b.none
  40c810:	bl	403de4 <clear@@Base+0xcc4>
  40c814:	ldrb	w8, [x27, #696]
  40c818:	tst	w8, #0x3
  40c81c:	b.ne	40c988 <clear@@Base+0x9868>  // b.any
  40c820:	bl	4041d8 <clear@@Base+0x10b8>
  40c824:	cmn	w0, #0x1
  40c828:	b.eq	40c840 <clear@@Base+0x9720>  // b.none
  40c82c:	cmp	w0, #0xa
  40c830:	b.ne	40c814 <clear@@Base+0x96f4>  // b.any
  40c834:	bl	403cdc <clear@@Base+0xbbc>
  40c838:	add	x28, x0, #0x1
  40c83c:	b	40c848 <clear@@Base+0x9728>
  40c840:	bl	403cdc <clear@@Base+0xbbc>
  40c844:	mov	x28, x0
  40c848:	mov	x0, x28
  40c84c:	bl	403f3c <clear@@Base+0xe1c>
  40c850:	cbnz	w0, 40c988 <clear@@Base+0x9868>
  40c854:	mov	x25, x23
  40c858:	bl	40d004 <clear@@Base+0x9ee4>
  40c85c:	mov	x0, x28
  40c860:	bl	40d074 <clear@@Base+0x9f54>
  40c864:	mov	x22, x28
  40c868:	mov	x0, x22
  40c86c:	bl	403f3c <clear@@Base+0xe1c>
  40c870:	mov	x21, x22
  40c874:	bl	403de4 <clear@@Base+0xcc4>
  40c878:	cmn	w0, #0x1
  40c87c:	b.eq	40c988 <clear@@Base+0x9868>  // b.none
  40c880:	ldrb	w8, [x27, #696]
  40c884:	tst	w8, #0x3
  40c888:	b.ne	40c988 <clear@@Base+0x9868>  // b.any
  40c88c:	mov	w23, w0
  40c890:	cmp	w0, #0xa
  40c894:	b.eq	40c8c0 <clear@@Base+0x97a0>  // b.none
  40c898:	bl	403cdc <clear@@Base+0xbbc>
  40c89c:	sub	x1, x0, #0x1
  40c8a0:	mov	w0, w23
  40c8a4:	bl	40d790 <clear@@Base+0xa670>
  40c8a8:	cmp	w0, #0x1
  40c8ac:	b.ge	40c8f8 <clear@@Base+0x97d8>  // b.tcont
  40c8b0:	add	x21, x21, #0x1
  40c8b4:	cmp	x21, x19
  40c8b8:	b.lt	40c874 <clear@@Base+0x9754>  // b.tstop
  40c8bc:	b	40c948 <clear@@Base+0x9828>
  40c8c0:	bl	40de0c <clear@@Base+0xacec>
  40c8c4:	mov	w8, w0
  40c8c8:	mov	w1, wzr
  40c8cc:	cmp	w0, #0x1
  40c8d0:	mov	w0, #0x1                   	// #1
  40c8d4:	b.lt	40c950 <clear@@Base+0x9830>  // b.tstop
  40c8d8:	adrp	x10, 434000 <PC+0x47d0>
  40c8dc:	ldr	w9, [x25, #544]
  40c8e0:	ldr	w10, [x10, #488]
  40c8e4:	mov	x23, x25
  40c8e8:	orr	w9, w10, w9
  40c8ec:	cbnz	w9, 40c954 <clear@@Base+0x9834>
  40c8f0:	add	w23, w8, #0x1
  40c8f4:	b	40c914 <clear@@Base+0x97f4>
  40c8f8:	ldr	w8, [x25, #544]
  40c8fc:	cbnz	w8, 40c974 <clear@@Base+0x9854>
  40c900:	adrp	x8, 434000 <PC+0x47d0>
  40c904:	ldr	w8, [x8, #488]
  40c908:	mov	w23, w0
  40c90c:	cmp	w8, #0x1
  40c910:	b.ge	40c974 <clear@@Base+0x9854>  // b.tcont
  40c914:	bl	40d25c <clear@@Base+0xa13c>
  40c918:	cmp	w23, #0x1
  40c91c:	add	x22, x21, #0x1
  40c920:	b.lt	40c868 <clear@@Base+0x9748>  // b.tstop
  40c924:	mov	w22, w23
  40c928:	mov	w23, #0x1                   	// #1
  40c92c:	bl	4041d8 <clear@@Base+0x10b8>
  40c930:	sub	x23, x23, #0x1
  40c934:	add	w8, w22, w23
  40c938:	cmp	w8, #0x1
  40c93c:	b.gt	40c92c <clear@@Base+0x980c>
  40c940:	add	x22, x21, x23
  40c944:	b	40c868 <clear@@Base+0x9748>
  40c948:	mov	w0, wzr
  40c94c:	mov	w1, wzr
  40c950:	mov	x23, x25
  40c954:	mov	w2, wzr
  40c958:	bl	40de4c <clear@@Base+0xad2c>
  40c95c:	mov	x0, x28
  40c960:	bl	413858 <error@@Base+0x18d8>
  40c964:	adrp	x21, 434000 <PC+0x47d0>
  40c968:	adrp	x25, 430000 <PC+0x7d0>
  40c96c:	cbnz	w0, 40c764 <clear@@Base+0x9644>
  40c970:	b	40c9b0 <clear@@Base+0x9890>
  40c974:	adrp	x8, 434000 <PC+0x47d0>
  40c978:	str	wzr, [x8, #532]
  40c97c:	mov	w0, #0x1                   	// #1
  40c980:	mov	w1, #0x1                   	// #1
  40c984:	b	40c950 <clear@@Base+0x9830>
  40c988:	bl	40e0f8 <clear@@Base+0xafd8>
  40c98c:	mov	x22, #0xffffffffffffffff    	// #-1
  40c990:	mov	x0, x22
  40c994:	ldp	x20, x19, [sp, #80]
  40c998:	ldp	x22, x21, [sp, #64]
  40c99c:	ldp	x24, x23, [sp, #48]
  40c9a0:	ldp	x26, x25, [sp, #32]
  40c9a4:	ldp	x28, x27, [sp, #16]
  40c9a8:	ldp	x29, x30, [sp], #96
  40c9ac:	ret
  40c9b0:	cmp	x19, #0x1
  40c9b4:	b.lt	40c990 <clear@@Base+0x9870>  // b.tstop
  40c9b8:	ldr	w8, [x21, #528]
  40c9bc:	cbz	w8, 40c990 <clear@@Base+0x9870>
  40c9c0:	mov	w2, #0x1                   	// #1
  40c9c4:	mov	x0, x28
  40c9c8:	mov	x1, x20
  40c9cc:	mov	x3, xzr
  40c9d0:	bl	413958 <error@@Base+0x19d8>
  40c9d4:	cbz	w0, 40c990 <clear@@Base+0x9870>
  40c9d8:	mov	w0, #0x2a                  	// #42
  40c9dc:	bl	40e06c <clear@@Base+0xaf4c>
  40c9e0:	b	40c990 <clear@@Base+0x9870>
  40c9e4:	stp	x29, x30, [sp, #-48]!
  40c9e8:	stp	x20, x19, [sp, #32]
  40c9ec:	mov	x19, x0
  40c9f0:	cmn	x0, #0x1
  40c9f4:	str	x21, [sp, #16]
  40c9f8:	mov	x29, sp
  40c9fc:	b.eq	40ca68 <clear@@Base+0x9948>  // b.none
  40ca00:	mov	x0, x19
  40ca04:	bl	403f3c <clear@@Base+0xe1c>
  40ca08:	cbnz	w0, 40ca70 <clear@@Base+0x9950>
  40ca0c:	b	40ca14 <clear@@Base+0x98f4>
  40ca10:	add	x19, x19, #0x1
  40ca14:	bl	403de4 <clear@@Base+0xcc4>
  40ca18:	cmn	w0, #0x1
  40ca1c:	b.eq	40ca34 <clear@@Base+0x9914>  // b.none
  40ca20:	cmp	w0, #0xd
  40ca24:	b.eq	40ca30 <clear@@Base+0x9910>  // b.none
  40ca28:	cmp	w0, #0xa
  40ca2c:	b.ne	40ca10 <clear@@Base+0x98f0>  // b.any
  40ca30:	bl	4041d8 <clear@@Base+0x10b8>
  40ca34:	adrp	x8, 42c000 <winch@@Base+0x173dc>
  40ca38:	mov	w20, #0x1                   	// #1
  40ca3c:	mov	w21, #0x4801                	// #18433
  40ca40:	str	x19, [x8, #624]
  40ca44:	b	40ca4c <clear@@Base+0x992c>
  40ca48:	sub	x19, x19, #0x1
  40ca4c:	bl	4041d8 <clear@@Base+0x10b8>
  40ca50:	add	w8, w0, #0x1
  40ca54:	cmp	w8, #0xe
  40ca58:	b.hi	40ca48 <clear@@Base+0x9928>  // b.pmore
  40ca5c:	lsl	w8, w20, w8
  40ca60:	tst	w8, w21
  40ca64:	b.eq	40ca48 <clear@@Base+0x9928>  // b.none
  40ca68:	adrp	x8, 42c000 <winch@@Base+0x173dc>
  40ca6c:	str	x19, [x8, #616]
  40ca70:	ldp	x20, x19, [sp, #32]
  40ca74:	ldr	x21, [sp, #16]
  40ca78:	ldp	x29, x30, [sp], #48
  40ca7c:	ret
  40ca80:	stp	x29, x30, [sp, #-32]!
  40ca84:	stp	x20, x19, [sp, #16]
  40ca88:	mov	x29, sp
  40ca8c:	bl	404070 <clear@@Base+0xf50>
  40ca90:	cbz	w0, 40cab0 <clear@@Base+0x9990>
  40ca94:	adrp	x0, 419000 <winch@@Base+0x43dc>
  40ca98:	add	x0, x0, #0xda8
  40ca9c:	mov	x1, xzr
  40caa0:	bl	411f80 <error@@Base>
  40caa4:	ldp	x20, x19, [sp, #16]
  40caa8:	ldp	x29, x30, [sp], #32
  40caac:	ret
  40cab0:	bl	40f9d0 <clear@@Base+0xc8b0>
  40cab4:	bl	412740 <error@@Base+0x7c0>
  40cab8:	bl	403cdc <clear@@Base+0xbbc>
  40cabc:	mov	x19, x0
  40cac0:	bl	40c72c <clear@@Base+0x960c>
  40cac4:	adrp	x20, 434000 <PC+0x47d0>
  40cac8:	ldr	w8, [x20, #384]
  40cacc:	cmn	x0, #0x1
  40cad0:	sub	w1, w8, #0x1
  40cad4:	b.eq	40caf8 <clear@@Base+0x99d8>  // b.none
  40cad8:	bl	40cb04 <clear@@Base+0x99e4>
  40cadc:	ldr	w8, [x20, #384]
  40cae0:	sub	w0, w8, #0x1
  40cae4:	bl	412640 <error@@Base+0x6c0>
  40cae8:	cmp	x0, x19
  40caec:	b.eq	40caa4 <clear@@Base+0x9984>  // b.none
  40caf0:	bl	40cd20 <clear@@Base+0x9c00>
  40caf4:	b	40caa4 <clear@@Base+0x9984>
  40caf8:	mov	x0, xzr
  40cafc:	bl	40cb04 <clear@@Base+0x99e4>
  40cb00:	b	40caa4 <clear@@Base+0x9984>
  40cb04:	stp	x29, x30, [sp, #-48]!
  40cb08:	stp	x20, x19, [sp, #32]
  40cb0c:	mov	x19, x0
  40cb10:	mov	w0, w1
  40cb14:	stp	x22, x21, [sp, #16]
  40cb18:	mov	x29, sp
  40cb1c:	bl	4129a4 <error@@Base+0xa24>
  40cb20:	mov	w20, w0
  40cb24:	mov	x0, x19
  40cb28:	bl	4128dc <error@@Base+0x95c>
  40cb2c:	tbnz	w0, #31, 40cb60 <clear@@Base+0x9a40>
  40cb30:	sub	w19, w0, w20
  40cb34:	cmp	w19, #0x1
  40cb38:	b.lt	40cb80 <clear@@Base+0x9a60>  // b.tstop
  40cb3c:	mov	w0, #0xfffffffe            	// #-2
  40cb40:	bl	412640 <error@@Base+0x6c0>
  40cb44:	mov	x1, x0
  40cb48:	mov	w2, #0x1                   	// #1
  40cb4c:	mov	w0, w19
  40cb50:	mov	w3, wzr
  40cb54:	mov	w4, wzr
  40cb58:	bl	40b9bc <clear@@Base+0x889c>
  40cb5c:	b	40cc10 <clear@@Base+0x9af0>
  40cb60:	mov	x0, x19
  40cb64:	bl	403f3c <clear@@Base+0xe1c>
  40cb68:	cbz	w0, 40cba0 <clear@@Base+0x9a80>
  40cb6c:	adrp	x0, 419000 <winch@@Base+0x43dc>
  40cb70:	add	x0, x0, #0xe55
  40cb74:	mov	x1, xzr
  40cb78:	bl	411f80 <error@@Base>
  40cb7c:	b	40cc24 <clear@@Base+0x9b04>
  40cb80:	tbz	w19, #31, 40cc10 <clear@@Base+0x9af0>
  40cb84:	mov	w0, wzr
  40cb88:	neg	w19, w19
  40cb8c:	bl	412640 <error@@Base+0x6c0>
  40cb90:	mov	x1, x0
  40cb94:	mov	w2, #0x1                   	// #1
  40cb98:	mov	w0, w19
  40cb9c:	b	40cc08 <clear@@Base+0x9ae8>
  40cba0:	bl	412640 <error@@Base+0x6c0>
  40cba4:	mov	x21, x0
  40cba8:	mov	w0, #0xfffffffe            	// #-2
  40cbac:	bl	412640 <error@@Base+0x6c0>
  40cbb0:	cmn	x21, #0x1
  40cbb4:	mov	x22, x0
  40cbb8:	b.eq	40cc34 <clear@@Base+0x9b14>  // b.none
  40cbbc:	cmp	x21, x19
  40cbc0:	b.le	40cc34 <clear@@Base+0x9b14>
  40cbc4:	adrp	x22, 434000 <PC+0x47d0>
  40cbc8:	ldr	w8, [x22, #384]
  40cbcc:	sub	w8, w8, #0x1
  40cbd0:	cmp	w20, w8
  40cbd4:	b.ge	40ccb8 <clear@@Base+0x9b98>  // b.tcont
  40cbd8:	mov	x0, x19
  40cbdc:	bl	40c3d0 <clear@@Base+0x92b0>
  40cbe0:	cmn	x0, #0x1
  40cbe4:	b.eq	40ccb4 <clear@@Base+0x9b94>  // b.none
  40cbe8:	bl	4138a4 <error@@Base+0x1924>
  40cbec:	mov	x19, x0
  40cbf0:	cmp	x0, x21
  40cbf4:	add	w20, w20, #0x1
  40cbf8:	b.lt	40cbc8 <clear@@Base+0x9aa8>  // b.tstop
  40cbfc:	mov	w2, #0x1                   	// #1
  40cc00:	mov	w0, w20
  40cc04:	mov	x1, x21
  40cc08:	mov	w3, wzr
  40cc0c:	bl	40bcd0 <clear@@Base+0x8bb0>
  40cc10:	adrp	x8, 434000 <PC+0x47d0>
  40cc14:	ldr	w8, [x8, #580]
  40cc18:	cbz	w8, 40cc24 <clear@@Base+0x9b04>
  40cc1c:	mov	w0, #0x1                   	// #1
  40cc20:	bl	413400 <error@@Base+0x1480>
  40cc24:	ldp	x20, x19, [sp, #32]
  40cc28:	ldp	x22, x21, [sp, #16]
  40cc2c:	ldp	x29, x30, [sp], #48
  40cc30:	ret
  40cc34:	cmp	w20, #0x1
  40cc38:	b.lt	40cc78 <clear@@Base+0x9b58>  // b.tstop
  40cc3c:	mov	w21, wzr
  40cc40:	cmn	x22, #0x1
  40cc44:	b.eq	40cc50 <clear@@Base+0x9b30>  // b.none
  40cc48:	cmp	x19, x22
  40cc4c:	b.le	40cd00 <clear@@Base+0x9be0>
  40cc50:	mov	x0, x19
  40cc54:	bl	40c72c <clear@@Base+0x960c>
  40cc58:	mov	x19, x0
  40cc5c:	cmn	x0, #0x1
  40cc60:	b.eq	40cc7c <clear@@Base+0x9b5c>  // b.none
  40cc64:	add	w21, w21, #0x1
  40cc68:	cmp	w20, w21
  40cc6c:	b.ne	40cc40 <clear@@Base+0x9b20>  // b.any
  40cc70:	mov	w21, w20
  40cc74:	b	40cc7c <clear@@Base+0x9b5c>
  40cc78:	mov	w21, wzr
  40cc7c:	bl	40f9d0 <clear@@Base+0xc8b0>
  40cc80:	adrp	x9, 434000 <PC+0x47d0>
  40cc84:	ldr	w9, [x9, #384]
  40cc88:	adrp	x8, 434000 <PC+0x47d0>
  40cc8c:	adrp	x10, 434000 <PC+0x47d0>
  40cc90:	sub	w4, w20, w21
  40cc94:	sub	w0, w9, #0x1
  40cc98:	mov	w2, #0x1                   	// #1
  40cc9c:	mov	x1, x19
  40cca0:	mov	w3, wzr
  40cca4:	str	wzr, [x8, #464]
  40cca8:	str	wzr, [x10, #468]
  40ccac:	bl	40b9bc <clear@@Base+0x889c>
  40ccb0:	b	40cc24 <clear@@Base+0x9b04>
  40ccb4:	mov	x19, #0xffffffffffffffff    	// #-1
  40ccb8:	bl	40f9d0 <clear@@Base+0xc8b0>
  40ccbc:	adrp	x8, 434000 <PC+0x47d0>
  40ccc0:	ldr	w8, [x8, #524]
  40ccc4:	cbz	w8, 40ccd0 <clear@@Base+0x9bb0>
  40ccc8:	bl	402fdc <setlocale@plt+0x131c>
  40cccc:	b	40ccd4 <clear@@Base+0x9bb4>
  40ccd0:	bl	403120 <clear@@Base>
  40ccd4:	adrp	x8, 434000 <PC+0x47d0>
  40ccd8:	mov	x0, x19
  40ccdc:	str	wzr, [x8, #468]
  40cce0:	bl	4126fc <error@@Base+0x77c>
  40cce4:	ldr	w8, [x22, #384]
  40cce8:	mov	w2, #0x1                   	// #1
  40ccec:	mov	x1, x19
  40ccf0:	mov	w3, wzr
  40ccf4:	sub	w0, w8, #0x1
  40ccf8:	bl	40bcd0 <clear@@Base+0x8bb0>
  40ccfc:	b	40cc24 <clear@@Base+0x9b04>
  40cd00:	adrp	x8, 434000 <PC+0x47d0>
  40cd04:	ldr	w8, [x8, #384]
  40cd08:	mvn	w9, w20
  40cd0c:	mov	w2, #0x1                   	// #1
  40cd10:	mov	x1, x22
  40cd14:	add	w8, w8, w9
  40cd18:	add	w0, w8, w21
  40cd1c:	b	40cb50 <clear@@Base+0x9a30>
  40cd20:	sub	sp, sp, #0x20
  40cd24:	mov	x0, sp
  40cd28:	mov	w1, wzr
  40cd2c:	stp	x29, x30, [sp, #16]
  40cd30:	add	x29, sp, #0x10
  40cd34:	bl	412824 <error@@Base+0x8a4>
  40cd38:	bl	412740 <error@@Base+0x7c0>
  40cd3c:	ldr	x0, [sp]
  40cd40:	cmn	x0, #0x1
  40cd44:	b.eq	40cd50 <clear@@Base+0x9c30>  // b.none
  40cd48:	ldr	w1, [sp, #8]
  40cd4c:	b	40cd58 <clear@@Base+0x9c38>
  40cd50:	mov	w1, #0x1                   	// #1
  40cd54:	mov	x0, xzr
  40cd58:	bl	40cb04 <clear@@Base+0x99e4>
  40cd5c:	ldp	x29, x30, [sp, #16]
  40cd60:	add	sp, sp, #0x20
  40cd64:	ret
  40cd68:	stp	x29, x30, [sp, #-16]!
  40cd6c:	mov	x29, sp
  40cd70:	bl	4040f4 <clear@@Base+0xfd4>
  40cd74:	cbz	w0, 40cd90 <clear@@Base+0x9c70>
  40cd78:	adrp	x0, 419000 <winch@@Base+0x43dc>
  40cd7c:	add	x0, x0, #0xdc3
  40cd80:	mov	x1, xzr
  40cd84:	bl	411f80 <error@@Base>
  40cd88:	ldp	x29, x30, [sp], #16
  40cd8c:	ret
  40cd90:	bl	403cdc <clear@@Base+0xbbc>
  40cd94:	subs	x0, x0, #0x1
  40cd98:	b.lt	40cdac <clear@@Base+0x9c8c>  // b.tstop
  40cd9c:	adrp	x8, 434000 <PC+0x47d0>
  40cda0:	ldr	w8, [x8, #384]
  40cda4:	sub	w1, w8, #0x1
  40cda8:	bl	40cdb4 <clear@@Base+0x9c94>
  40cdac:	ldp	x29, x30, [sp], #16
  40cdb0:	ret
  40cdb4:	stp	x29, x30, [sp, #-32]!
  40cdb8:	stp	x20, x19, [sp, #16]
  40cdbc:	mov	x29, sp
  40cdc0:	mov	w19, w1
  40cdc4:	mov	x20, x0
  40cdc8:	bl	403f3c <clear@@Base+0xe1c>
  40cdcc:	cbnz	w0, 40cdf8 <clear@@Base+0x9cd8>
  40cdd0:	b	40cddc <clear@@Base+0x9cbc>
  40cdd4:	cmp	w0, #0xa
  40cdd8:	b.eq	40cdec <clear@@Base+0x9ccc>  // b.none
  40cddc:	bl	4041d8 <clear@@Base+0x10b8>
  40cde0:	cmn	w0, #0x1
  40cde4:	b.ne	40cdd4 <clear@@Base+0x9cb4>  // b.any
  40cde8:	b	40cdf0 <clear@@Base+0x9cd0>
  40cdec:	bl	403de4 <clear@@Base+0xcc4>
  40cdf0:	bl	403cdc <clear@@Base+0xbbc>
  40cdf4:	mov	x20, x0
  40cdf8:	adrp	x8, 434000 <PC+0x47d0>
  40cdfc:	ldr	w8, [x8, #580]
  40ce00:	cbz	w8, 40ce0c <clear@@Base+0x9cec>
  40ce04:	mov	x0, x20
  40ce08:	bl	40c9e4 <clear@@Base+0x98c4>
  40ce0c:	mov	x0, x20
  40ce10:	mov	w1, w19
  40ce14:	bl	40cb04 <clear@@Base+0x99e4>
  40ce18:	ldp	x20, x19, [sp, #16]
  40ce1c:	ldp	x29, x30, [sp], #32
  40ce20:	ret
  40ce24:	sub	sp, sp, #0x30
  40ce28:	stp	x29, x30, [sp, #16]
  40ce2c:	stp	x20, x19, [sp, #32]
  40ce30:	add	x29, sp, #0x10
  40ce34:	mov	x19, x0
  40ce38:	bl	40f098 <clear@@Base+0xbf78>
  40ce3c:	cmn	x0, #0x1
  40ce40:	b.eq	40ce50 <clear@@Base+0x9d30>  // b.none
  40ce44:	mov	x20, x0
  40ce48:	bl	403f3c <clear@@Base+0xe1c>
  40ce4c:	cbz	w0, 40ce74 <clear@@Base+0x9d54>
  40ce50:	cmp	x19, #0x1
  40ce54:	b.gt	40ce60 <clear@@Base+0x9d40>
  40ce58:	bl	404164 <clear@@Base+0x1044>
  40ce5c:	cbz	w0, 40ce9c <clear@@Base+0x9d7c>
  40ce60:	adrp	x0, 419000 <winch@@Base+0x43dc>
  40ce64:	add	x0, x0, #0xe02
  40ce68:	add	x1, sp, #0x8
  40ce6c:	str	x19, [sp, #8]
  40ce70:	b	40ceb8 <clear@@Base+0x9d98>
  40ce74:	adrp	x8, 434000 <PC+0x47d0>
  40ce78:	ldr	w8, [x8, #580]
  40ce7c:	cbz	w8, 40ce88 <clear@@Base+0x9d68>
  40ce80:	mov	x0, x20
  40ce84:	bl	40c9e4 <clear@@Base+0x98c4>
  40ce88:	adrp	x8, 434000 <PC+0x47d0>
  40ce8c:	ldr	w1, [x8, #564]
  40ce90:	mov	x0, x20
  40ce94:	bl	40cb04 <clear@@Base+0x99e4>
  40ce98:	b	40cebc <clear@@Base+0x9d9c>
  40ce9c:	bl	403cdc <clear@@Base+0xbbc>
  40cea0:	adrp	x8, 434000 <PC+0x47d0>
  40cea4:	ldr	w1, [x8, #564]
  40cea8:	bl	40cb04 <clear@@Base+0x99e4>
  40ceac:	adrp	x0, 419000 <winch@@Base+0x43dc>
  40ceb0:	add	x0, x0, #0xde1
  40ceb4:	mov	x1, xzr
  40ceb8:	bl	411f80 <error@@Base>
  40cebc:	ldp	x20, x19, [sp, #32]
  40cec0:	ldp	x29, x30, [sp, #16]
  40cec4:	add	sp, sp, #0x30
  40cec8:	ret
  40cecc:	stp	x29, x30, [sp, #-48]!
  40ced0:	str	x21, [sp, #16]
  40ced4:	stp	x20, x19, [sp, #32]
  40ced8:	mov	x29, sp
  40cedc:	mov	x19, x1
  40cee0:	mov	w20, w0
  40cee4:	bl	403c90 <clear@@Base+0xb70>
  40cee8:	cmn	x0, #0x1
  40ceec:	b.ne	40cf04 <clear@@Base+0x9de4>  // b.any
  40cef0:	adrp	x0, 419000 <winch@@Base+0x43dc>
  40cef4:	add	x0, x0, #0xe20
  40cef8:	mov	x1, xzr
  40cefc:	bl	412168 <error@@Base+0x1e8>
  40cf00:	bl	404070 <clear@@Base+0xf50>
  40cf04:	bl	403c90 <clear@@Base+0xb70>
  40cf08:	cmn	x0, #0x1
  40cf0c:	b.eq	40cf3c <clear@@Base+0x9e1c>  // b.none
  40cf10:	mov	w1, w20
  40cf14:	mov	x2, x19
  40cf18:	mov	x21, x0
  40cf1c:	bl	411b30 <clear@@Base+0xea10>
  40cf20:	adrp	x8, 434000 <PC+0x47d0>
  40cf24:	ldr	w1, [x8, #564]
  40cf28:	sub	x8, x21, #0x1
  40cf2c:	cmp	x0, x21
  40cf30:	csel	x0, x0, x8, lt  // lt = tstop
  40cf34:	bl	40cdb4 <clear@@Base+0x9c94>
  40cf38:	b	40cf4c <clear@@Base+0x9e2c>
  40cf3c:	adrp	x0, 419000 <winch@@Base+0x43dc>
  40cf40:	add	x0, x0, #0xe3b
  40cf44:	mov	x1, xzr
  40cf48:	bl	411f80 <error@@Base>
  40cf4c:	ldp	x20, x19, [sp, #32]
  40cf50:	ldr	x21, [sp, #16]
  40cf54:	ldp	x29, x30, [sp], #48
  40cf58:	ret
  40cf5c:	stp	x29, x30, [sp, #-32]!
  40cf60:	adrp	x0, 419000 <winch@@Base+0x43dc>
  40cf64:	add	x0, x0, #0xe77
  40cf68:	str	x19, [sp, #16]
  40cf6c:	mov	x29, sp
  40cf70:	bl	40944c <clear@@Base+0x632c>
  40cf74:	adrp	x19, 430000 <PC+0x7d0>
  40cf78:	str	x0, [x19, #2624]
  40cf7c:	bl	4094c8 <clear@@Base+0x63a8>
  40cf80:	cbz	w0, 40cf90 <clear@@Base+0x9e70>
  40cf84:	adrp	x8, 419000 <winch@@Base+0x43dc>
  40cf88:	add	x8, x8, #0xeb4
  40cf8c:	str	x8, [x19, #2624]
  40cf90:	adrp	x0, 419000 <winch@@Base+0x43dc>
  40cf94:	add	x0, x0, #0xe88
  40cf98:	bl	40944c <clear@@Base+0x632c>
  40cf9c:	adrp	x19, 430000 <PC+0x7d0>
  40cfa0:	str	x0, [x19, #2632]
  40cfa4:	bl	4094c8 <clear@@Base+0x63a8>
  40cfa8:	cbz	w0, 40cfb8 <clear@@Base+0x9e98>
  40cfac:	adrp	x8, 419000 <winch@@Base+0x43dc>
  40cfb0:	add	x8, x8, #0xe99
  40cfb4:	str	x8, [x19, #2632]
  40cfb8:	mov	w0, #0x400                 	// #1024
  40cfbc:	mov	w1, #0x1                   	// #1
  40cfc0:	mov	w19, #0x400                 	// #1024
  40cfc4:	bl	402208 <setlocale@plt+0x548>
  40cfc8:	adrp	x8, 430000 <PC+0x7d0>
  40cfcc:	str	x0, [x8, #2640]
  40cfd0:	mov	w0, #0x400                 	// #1024
  40cfd4:	mov	w1, #0x1                   	// #1
  40cfd8:	bl	402208 <setlocale@plt+0x548>
  40cfdc:	adrp	x9, 430000 <PC+0x7d0>
  40cfe0:	str	w19, [x9, #2104]
  40cfe4:	ldr	x19, [sp, #16]
  40cfe8:	adrp	x8, 430000 <PC+0x7d0>
  40cfec:	str	x0, [x8, #2648]
  40cff0:	ldp	x29, x30, [sp], #32
  40cff4:	ret
  40cff8:	cmp	x0, #0x80
  40cffc:	cset	w0, cc  // cc = lo, ul, last
  40d000:	ret
  40d004:	adrp	x8, 430000 <PC+0x7d0>
  40d008:	adrp	x9, 430000 <PC+0x7d0>
  40d00c:	str	wzr, [x8, #2656]
  40d010:	adrp	x8, 430000 <PC+0x7d0>
  40d014:	str	wzr, [x9, #2660]
  40d018:	adrp	x9, 430000 <PC+0x7d0>
  40d01c:	str	wzr, [x8, #2664]
  40d020:	adrp	x8, 430000 <PC+0x7d0>
  40d024:	str	wzr, [x9, #2668]
  40d028:	adrp	x9, 430000 <PC+0x7d0>
  40d02c:	str	wzr, [x8, #2672]
  40d030:	adrp	x8, 430000 <PC+0x7d0>
  40d034:	str	wzr, [x9, #2676]
  40d038:	adrp	x9, 430000 <PC+0x7d0>
  40d03c:	str	wzr, [x8, #2680]
  40d040:	adrp	x8, 430000 <PC+0x7d0>
  40d044:	str	wzr, [x9, #2684]
  40d048:	adrp	x9, 434000 <PC+0x47d0>
  40d04c:	strb	wzr, [x8, #2688]
  40d050:	ldr	w8, [x9, #528]
  40d054:	adrp	x9, 430000 <PC+0x7d0>
  40d058:	str	xzr, [x9, #2696]
  40d05c:	adrp	x9, 430000 <PC+0x7d0>
  40d060:	cmp	w8, #0x0
  40d064:	cset	w8, ne  // ne = any
  40d068:	lsl	w8, w8, #1
  40d06c:	str	w8, [x9, #2704]
  40d070:	ret
  40d074:	sub	sp, sp, #0x60
  40d078:	stp	x22, x21, [sp, #64]
  40d07c:	adrp	x21, 434000 <PC+0x47d0>
  40d080:	ldr	w8, [x21, #508]
  40d084:	stp	x20, x19, [sp, #80]
  40d088:	mov	x20, x0
  40d08c:	stp	x29, x30, [sp, #32]
  40d090:	cmp	w8, #0x2
  40d094:	str	x23, [sp, #48]
  40d098:	add	x29, sp, #0x20
  40d09c:	b.ne	40d0b0 <clear@@Base+0x9f90>  // b.any
  40d0a0:	mov	x0, x20
  40d0a4:	bl	40ee50 <clear@@Base+0xbd30>
  40d0a8:	mov	x19, x0
  40d0ac:	b	40d0b4 <clear@@Base+0x9f94>
  40d0b0:	mov	x19, xzr
  40d0b4:	adrp	x8, 434000 <PC+0x47d0>
  40d0b8:	ldr	w8, [x8, #528]
  40d0bc:	cbz	w8, 40d120 <clear@@Base+0xa000>
  40d0c0:	mov	x0, x20
  40d0c4:	bl	40fb48 <clear@@Base+0xca28>
  40d0c8:	tst	w0, #0xff
  40d0cc:	b.eq	40d0dc <clear@@Base+0x9fbc>  // b.none
  40d0d0:	and	w0, w0, #0xff
  40d0d4:	mov	w1, #0x40                  	// #64
  40d0d8:	b	40d108 <clear@@Base+0x9fe8>
  40d0dc:	adrp	x9, 42c000 <winch@@Base+0x173dc>
  40d0e0:	adrp	x8, 42c000 <winch@@Base+0x173dc>
  40d0e4:	ldr	x9, [x9, #624]
  40d0e8:	ldr	x8, [x8, #616]
  40d0ec:	mov	x10, #0xffffffffffffffff    	// #-1
  40d0f0:	mov	w11, #0x40                  	// #64
  40d0f4:	cmp	x9, x20
  40d0f8:	ccmp	x8, x20, #0x0, ge  // ge = tcont
  40d0fc:	ccmp	x8, x10, #0x4, le
  40d100:	csel	w1, wzr, w11, eq  // eq = none
  40d104:	mov	w0, #0x20                  	// #32
  40d108:	mov	w2, #0x1                   	// #1
  40d10c:	bl	40d20c <clear@@Base+0xa0ec>
  40d110:	mov	w0, #0x20                  	// #32
  40d114:	mov	w2, #0x1                   	// #1
  40d118:	mov	w1, wzr
  40d11c:	bl	40d20c <clear@@Base+0xa0ec>
  40d120:	ldr	w8, [x21, #508]
  40d124:	adrp	x20, 430000 <PC+0x7d0>
  40d128:	cmp	w8, #0x2
  40d12c:	b.ne	40d1cc <clear@@Base+0xa0ac>  // b.any
  40d130:	add	x1, sp, #0x8
  40d134:	mov	x0, x19
  40d138:	bl	411dc0 <clear@@Base+0xeca0>
  40d13c:	add	x0, sp, #0x8
  40d140:	bl	401830 <strlen@plt>
  40d144:	mov	x19, x0
  40d148:	mov	w8, #0x7                   	// #7
  40d14c:	sub	w8, w8, w19
  40d150:	cmp	w19, #0x7
  40d154:	csel	w21, w8, wzr, lt  // lt = tstop
  40d158:	cmp	w21, #0x1
  40d15c:	b.lt	40d180 <clear@@Base+0xa060>  // b.tstop
  40d160:	mov	w22, wzr
  40d164:	mov	w0, #0x20                  	// #32
  40d168:	mov	w2, #0x1                   	// #1
  40d16c:	mov	w1, wzr
  40d170:	bl	40d20c <clear@@Base+0xa0ec>
  40d174:	add	w22, w22, #0x1
  40d178:	cmp	w22, w21
  40d17c:	b.lt	40d164 <clear@@Base+0xa044>  // b.tstop
  40d180:	cmp	w19, #0x1
  40d184:	b.lt	40d1a8 <clear@@Base+0xa088>  // b.tstop
  40d188:	and	x22, x19, #0xffffffff
  40d18c:	add	x23, sp, #0x8
  40d190:	ldrb	w0, [x23], #1
  40d194:	mov	w1, #0x2                   	// #2
  40d198:	mov	w2, #0x1                   	// #1
  40d19c:	bl	40d20c <clear@@Base+0xa0ec>
  40d1a0:	subs	x22, x22, #0x1
  40d1a4:	b.ne	40d190 <clear@@Base+0xa070>  // b.any
  40d1a8:	mov	w0, #0x20                  	// #32
  40d1ac:	mov	w2, #0x1                   	// #1
  40d1b0:	mov	w1, wzr
  40d1b4:	bl	40d20c <clear@@Base+0xa0ec>
  40d1b8:	ldr	w8, [x20, #2704]
  40d1bc:	add	w9, w19, w21
  40d1c0:	add	w8, w9, w8
  40d1c4:	add	w8, w8, #0x1
  40d1c8:	str	w8, [x20, #2704]
  40d1cc:	adrp	x19, 430000 <PC+0x7d0>
  40d1d0:	ldr	w8, [x19, #2660]
  40d1d4:	ldr	w9, [x20, #2704]
  40d1d8:	cmp	w8, w9
  40d1dc:	b.ge	40d1f4 <clear@@Base+0xa0d4>  // b.tcont
  40d1e0:	mov	w0, #0x20                  	// #32
  40d1e4:	mov	w2, #0x1                   	// #1
  40d1e8:	mov	w1, wzr
  40d1ec:	bl	40d20c <clear@@Base+0xa0ec>
  40d1f0:	b	40d1d0 <clear@@Base+0xa0b0>
  40d1f4:	ldp	x20, x19, [sp, #80]
  40d1f8:	ldp	x22, x21, [sp, #64]
  40d1fc:	ldr	x23, [sp, #48]
  40d200:	ldp	x29, x30, [sp, #32]
  40d204:	add	sp, sp, #0x60
  40d208:	ret
  40d20c:	stp	x29, x30, [sp, #-32]!
  40d210:	adrp	x10, 430000 <PC+0x7d0>
  40d214:	ldr	w8, [x10, #2656]
  40d218:	and	w9, w0, #0xff
  40d21c:	str	x19, [sp, #16]
  40d220:	mov	w19, w2
  40d224:	add	w11, w8, #0x1
  40d228:	and	w2, w1, #0xff
  40d22c:	mov	w0, w8
  40d230:	mov	w1, w9
  40d234:	mov	x29, sp
  40d238:	str	w11, [x10, #2656]
  40d23c:	bl	40e04c <clear@@Base+0xaf2c>
  40d240:	adrp	x8, 430000 <PC+0x7d0>
  40d244:	ldr	w9, [x8, #2660]
  40d248:	add	w9, w9, w19
  40d24c:	ldr	x19, [sp, #16]
  40d250:	str	w9, [x8, #2660]
  40d254:	ldp	x29, x30, [sp], #32
  40d258:	ret
  40d25c:	stp	x29, x30, [sp, #-16]!
  40d260:	adrp	x8, 430000 <PC+0x7d0>
  40d264:	ldr	w0, [x8, #2660]
  40d268:	mov	x29, sp
  40d26c:	bl	40d278 <clear@@Base+0xa158>
  40d270:	ldp	x29, x30, [sp], #16
  40d274:	ret
  40d278:	sub	sp, sp, #0x80
  40d27c:	adrp	x9, 430000 <PC+0x7d0>
  40d280:	adrp	x8, 430000 <PC+0x7d0>
  40d284:	stp	x26, x25, [sp, #64]
  40d288:	ldr	w10, [x9, #2660]
  40d28c:	ldr	w25, [x8, #2704]
  40d290:	stp	x20, x19, [sp, #112]
  40d294:	adrp	x20, 430000 <PC+0x7d0>
  40d298:	ldr	w9, [x20, #2656]
  40d29c:	sub	w8, w10, w25
  40d2a0:	cmp	w8, w0
  40d2a4:	csel	w8, w8, w0, lt  // lt = tstop
  40d2a8:	sub	w10, w9, w25
  40d2ac:	cmp	w8, w10
  40d2b0:	stp	x24, x23, [sp, #80]
  40d2b4:	stp	x22, x21, [sp, #96]
  40d2b8:	mov	w24, wzr
  40d2bc:	csel	w22, w10, w8, gt
  40d2c0:	stp	x29, x30, [sp, #32]
  40d2c4:	stp	x28, x27, [sp, #48]
  40d2c8:	add	x29, sp, #0x20
  40d2cc:	tbnz	w22, #31, 40d610 <clear@@Base+0xa4f0>
  40d2d0:	cmp	w9, w25
  40d2d4:	b.le	40d610 <clear@@Base+0xa4f0>
  40d2d8:	mov	w24, wzr
  40d2dc:	mov	w27, w25
  40d2e0:	stur	xzr, [x29, #-8]
  40d2e4:	sxtw	x8, w27
  40d2e8:	str	x8, [sp]
  40d2ec:	sub	x8, x8, #0x1
  40d2f0:	str	x8, [sp, #8]
  40d2f4:	adrp	x8, 430000 <PC+0x7d0>
  40d2f8:	ldr	x19, [x8, #2640]
  40d2fc:	sxtw	x26, w25
  40d300:	adrp	x8, 434000 <PC+0x47d0>
  40d304:	ldr	w8, [x8, #600]
  40d308:	ldrb	w0, [x19, x26]
  40d30c:	cmp	w8, #0x2
  40d310:	sxtb	w8, w0
  40d314:	b.ne	40d324 <clear@@Base+0xa204>  // b.any
  40d318:	orr	w10, w0, #0x80
  40d31c:	cmp	w10, #0x9b
  40d320:	b.eq	40d5a0 <clear@@Base+0xa480>  // b.none
  40d324:	adrp	x9, 42f000 <winch@@Base+0x1a3dc>
  40d328:	ldr	w9, [x9, #3544]
  40d32c:	str	x25, [sp, #16]
  40d330:	tbz	w8, #31, 40d368 <clear@@Base+0xa248>
  40d334:	cbz	w9, 40d368 <clear@@Base+0xa248>
  40d338:	mov	w0, w8
  40d33c:	bl	404ca0 <clear@@Base+0x1b80>
  40d340:	ldr	w8, [x20, #2656]
  40d344:	add	w9, w0, w25
  40d348:	mov	w20, w0
  40d34c:	cmp	w9, w8
  40d350:	b.le	40d388 <clear@@Base+0xa268>
  40d354:	mov	w25, wzr
  40d358:	mov	w19, wzr
  40d35c:	adrp	x9, 430000 <PC+0x7d0>
  40d360:	tbnz	w19, #0, 40d424 <clear@@Base+0xa304>
  40d364:	b	40d618 <clear@@Base+0xa4f8>
  40d368:	cmp	w8, #0x8
  40d36c:	b.ne	40d3b0 <clear@@Base+0xa290>  // b.any
  40d370:	cbz	w9, 40d3cc <clear@@Base+0xa2ac>
  40d374:	ldur	x0, [x29, #-8]
  40d378:	bl	4050ec <clear@@Base+0x1fcc>
  40d37c:	cmp	w0, #0x0
  40d380:	cset	w8, ne  // ne = any
  40d384:	b	40d3d0 <clear@@Base+0xa2b0>
  40d388:	adrp	x8, 430000 <PC+0x7d0>
  40d38c:	ldr	x8, [x8, #2640]
  40d390:	add	x0, x8, x26
  40d394:	bl	404e20 <clear@@Base+0x1d00>
  40d398:	mov	x21, x0
  40d39c:	bl	405004 <clear@@Base+0x1ee4>
  40d3a0:	cbz	w0, 40d3ec <clear@@Base+0xa2cc>
  40d3a4:	mov	w25, wzr
  40d3a8:	mov	w19, #0x1                   	// #1
  40d3ac:	b	40d418 <clear@@Base+0xa2f8>
  40d3b0:	bl	4049ac <clear@@Base+0x188c>
  40d3b4:	cmp	w0, #0x0
  40d3b8:	cset	w25, eq  // eq = none
  40d3bc:	mov	w20, #0x1                   	// #1
  40d3c0:	adrp	x9, 430000 <PC+0x7d0>
  40d3c4:	stur	xzr, [x29, #-8]
  40d3c8:	b	40d424 <clear@@Base+0xa304>
  40d3cc:	mov	w8, wzr
  40d3d0:	cmp	w8, #0x0
  40d3d4:	mov	w8, #0xfffffffe            	// #-2
  40d3d8:	adrp	x9, 430000 <PC+0x7d0>
  40d3dc:	stur	xzr, [x29, #-8]
  40d3e0:	cinc	w25, w8, eq  // eq = none
  40d3e4:	mov	w20, #0x1                   	// #1
  40d3e8:	b	40d424 <clear@@Base+0xa304>
  40d3ec:	ldur	x0, [x29, #-8]
  40d3f0:	mov	x1, x21
  40d3f4:	bl	405108 <clear@@Base+0x1fe8>
  40d3f8:	mov	w19, #0x1                   	// #1
  40d3fc:	cbz	w0, 40d408 <clear@@Base+0xa2e8>
  40d400:	mov	w25, wzr
  40d404:	b	40d418 <clear@@Base+0xa2f8>
  40d408:	mov	x0, x21
  40d40c:	bl	4050ec <clear@@Base+0x1fcc>
  40d410:	cmp	w0, #0x0
  40d414:	cinc	w25, w19, ne  // ne = any
  40d418:	stur	x21, [x29, #-8]
  40d41c:	adrp	x9, 430000 <PC+0x7d0>
  40d420:	tbz	w19, #0, 40d618 <clear@@Base+0xa4f8>
  40d424:	sub	w19, w22, w24
  40d428:	cmp	w19, #0x1
  40d42c:	b.ne	40d438 <clear@@Base+0xa318>  // b.any
  40d430:	cmp	w25, #0x2
  40d434:	b.eq	40d54c <clear@@Base+0xa42c>  // b.none
  40d438:	cmp	w27, #0x1
  40d43c:	b.lt	40d450 <clear@@Base+0xa330>  // b.tstop
  40d440:	ldr	x8, [x9, #2648]
  40d444:	ldr	x10, [sp, #8]
  40d448:	ldrb	w21, [x8, x10]
  40d44c:	b	40d454 <clear@@Base+0xa334>
  40d450:	mov	w21, wzr
  40d454:	adrp	x8, 430000 <PC+0x7d0>
  40d458:	ldr	w8, [x8, #2656]
  40d45c:	add	x28, x26, w20, sxtw
  40d460:	mov	w23, w22
  40d464:	mov	w20, w21
  40d468:	cmp	w28, w8
  40d46c:	b.ge	40d478 <clear@@Base+0xa358>  // b.tcont
  40d470:	ldr	x8, [x9, #2648]
  40d474:	ldrb	w20, [x8, x28]
  40d478:	ldr	x8, [x9, #2648]
  40d47c:	mov	w1, w21
  40d480:	mov	x22, x9
  40d484:	ldrb	w0, [x8, x26]
  40d488:	bl	4033d8 <clear@@Base+0x2b8>
  40d48c:	cbnz	w0, 40d4a4 <clear@@Base+0xa384>
  40d490:	ldr	x8, [x22, #2648]
  40d494:	mov	w1, w20
  40d498:	ldrb	w0, [x8, x26]
  40d49c:	bl	4033d8 <clear@@Base+0x2b8>
  40d4a0:	cbz	w0, 40d4d8 <clear@@Base+0xa3b8>
  40d4a4:	mov	w22, w23
  40d4a8:	cmp	w19, w25
  40d4ac:	b.lt	40d618 <clear@@Base+0xa4f8>  // b.tstop
  40d4b0:	add	w8, w25, w24
  40d4b4:	bic	w24, w8, w8, asr #31
  40d4b8:	cmp	w22, w24
  40d4bc:	b.lt	40d620 <clear@@Base+0xa500>  // b.tstop
  40d4c0:	adrp	x20, 430000 <PC+0x7d0>
  40d4c4:	ldr	w9, [x20, #2656]
  40d4c8:	mov	w25, w28
  40d4cc:	cmp	w28, w9
  40d4d0:	b.lt	40d2f4 <clear@@Base+0xa1d4>  // b.tstop
  40d4d4:	b	40d6b8 <clear@@Base+0xa598>
  40d4d8:	ldr	x8, [x22, #2648]
  40d4dc:	ldrb	w0, [x8, x26]
  40d4e0:	bl	40e4c8 <clear@@Base+0xb3a8>
  40d4e4:	adrp	x8, 430000 <PC+0x7d0>
  40d4e8:	ldr	w8, [x8, #2656]
  40d4ec:	add	w25, w0, w25
  40d4f0:	cmp	w28, w8
  40d4f4:	b.ge	40d50c <clear@@Base+0xa3ec>  // b.tcont
  40d4f8:	adrp	x8, 430000 <PC+0x7d0>
  40d4fc:	ldr	x8, [x8, #2648]
  40d500:	ldrb	w0, [x8, x26]
  40d504:	bl	40e528 <clear@@Base+0xb408>
  40d508:	add	w25, w0, w25
  40d50c:	mov	w0, w21
  40d510:	mov	w1, w20
  40d514:	bl	4033d8 <clear@@Base+0x2b8>
  40d518:	mov	w22, w23
  40d51c:	cbz	w0, 40d4a8 <clear@@Base+0xa388>
  40d520:	mov	w0, w21
  40d524:	bl	40e528 <clear@@Base+0xb408>
  40d528:	adrp	x8, 430000 <PC+0x7d0>
  40d52c:	ldr	w8, [x8, #2656]
  40d530:	add	w25, w0, w25
  40d534:	cmp	w28, w8
  40d538:	b.ge	40d4a8 <clear@@Base+0xa388>  // b.tcont
  40d53c:	mov	w0, w20
  40d540:	bl	40e4c8 <clear@@Base+0xb3a8>
  40d544:	add	w25, w0, w25
  40d548:	b	40d4a8 <clear@@Base+0xa388>
  40d54c:	ldr	x8, [x9, #2648]
  40d550:	ldr	x10, [sp]
  40d554:	ldr	x25, [sp, #16]
  40d558:	add	w27, w27, #0x1
  40d55c:	ldrb	w9, [x8, x26]
  40d560:	add	w24, w24, #0x1
  40d564:	add	w25, w20, w25
  40d568:	strb	w9, [x8, x10]
  40d56c:	adrp	x8, 430000 <PC+0x7d0>
  40d570:	ldr	x8, [x8, #2640]
  40d574:	mov	w9, #0x20                  	// #32
  40d578:	strb	w9, [x8, x10]
  40d57c:	mov	w8, #0x20                  	// #32
  40d580:	stur	x8, [x29, #-8]
  40d584:	adrp	x20, 430000 <PC+0x7d0>
  40d588:	cmp	w22, w24
  40d58c:	b.lt	40d628 <clear@@Base+0xa508>  // b.tstop
  40d590:	ldr	w9, [x20, #2656]
  40d594:	cmp	w25, w9
  40d598:	b.lt	40d2e4 <clear@@Base+0xa1c4>  // b.tstop
  40d59c:	b	40d628 <clear@@Base+0xa508>
  40d5a0:	ldr	x12, [sp]
  40d5a4:	add	w11, w25, #0x1
  40d5a8:	sxtw	x21, w9
  40d5ac:	strb	w8, [x19, x12]
  40d5b0:	adrp	x8, 430000 <PC+0x7d0>
  40d5b4:	ldr	x20, [x8, #2648]
  40d5b8:	add	w8, w27, #0x1
  40d5bc:	sxtw	x27, w8
  40d5c0:	sxtw	x8, w11
  40d5c4:	ldrb	w10, [x20, x26]
  40d5c8:	strb	w10, [x20, x12]
  40d5cc:	cmp	x8, x21
  40d5d0:	mov	x25, x8
  40d5d4:	b.ge	40d584 <clear@@Base+0xa464>  // b.tcont
  40d5d8:	ldrb	w8, [x19, x25]
  40d5dc:	cbz	w8, 40d584 <clear@@Base+0xa464>
  40d5e0:	strb	w8, [x19, x27]
  40d5e4:	ldrb	w8, [x20, x25]
  40d5e8:	add	x26, x27, #0x1
  40d5ec:	strb	w8, [x20, x27]
  40d5f0:	ldrb	w0, [x19, x25]
  40d5f4:	add	x25, x25, #0x1
  40d5f8:	bl	40d6fc <clear@@Base+0xa5dc>
  40d5fc:	mov	x8, x25
  40d600:	mov	x27, x26
  40d604:	cbnz	w0, 40d5cc <clear@@Base+0xa4ac>
  40d608:	mov	w27, w26
  40d60c:	b	40d584 <clear@@Base+0xa464>
  40d610:	mov	w27, w25
  40d614:	b	40d628 <clear@@Base+0xa508>
  40d618:	ldr	x25, [sp, #16]
  40d61c:	b	40d624 <clear@@Base+0xa504>
  40d620:	mov	w25, w28
  40d624:	adrp	x20, 430000 <PC+0x7d0>
  40d628:	ldr	w8, [x20, #2656]
  40d62c:	cmp	w25, w8
  40d630:	b.ge	40d674 <clear@@Base+0xa554>  // b.tcont
  40d634:	adrp	x8, 430000 <PC+0x7d0>
  40d638:	adrp	x9, 430000 <PC+0x7d0>
  40d63c:	ldr	x8, [x8, #2640]
  40d640:	ldr	x9, [x9, #2648]
  40d644:	ldrsw	x10, [x20, #2656]
  40d648:	sxtw	x12, w25
  40d64c:	sxtw	x11, w27
  40d650:	ldrb	w13, [x8, x12]
  40d654:	add	x27, x11, #0x1
  40d658:	strb	w13, [x8, x11]
  40d65c:	ldrb	w13, [x9, x12]
  40d660:	add	x12, x12, #0x1
  40d664:	cmp	x12, x10
  40d668:	strb	w13, [x9, x11]
  40d66c:	mov	x11, x27
  40d670:	b.lt	40d650 <clear@@Base+0xa530>  // b.tstop
  40d674:	adrp	x11, 430000 <PC+0x7d0>
  40d678:	ldr	w8, [x11, #2660]
  40d67c:	adrp	x9, 430000 <PC+0x7d0>
  40d680:	ldr	w10, [x9, #2672]
  40d684:	str	w27, [x20, #2656]
  40d688:	sub	w8, w8, w24
  40d68c:	str	w8, [x11, #2660]
  40d690:	add	w8, w10, w24
  40d694:	ldp	x20, x19, [sp, #112]
  40d698:	ldp	x22, x21, [sp, #96]
  40d69c:	ldp	x24, x23, [sp, #80]
  40d6a0:	ldp	x26, x25, [sp, #64]
  40d6a4:	ldp	x28, x27, [sp, #48]
  40d6a8:	ldp	x29, x30, [sp, #32]
  40d6ac:	str	w8, [x9, #2672]
  40d6b0:	add	sp, sp, #0x80
  40d6b4:	ret
  40d6b8:	mov	w25, w28
  40d6bc:	b	40d628 <clear@@Base+0xa508>
  40d6c0:	stp	x29, x30, [sp, #-32]!
  40d6c4:	str	x19, [sp, #16]
  40d6c8:	mov	x29, sp
  40d6cc:	mov	x19, x0
  40d6d0:	bl	40cff8 <clear@@Base+0x9ed8>
  40d6d4:	cbz	w0, 40d6f0 <clear@@Base+0xa5d0>
  40d6d8:	adrp	x8, 430000 <PC+0x7d0>
  40d6dc:	ldr	x0, [x8, #2624]
  40d6e0:	and	w1, w19, #0xff
  40d6e4:	bl	401b30 <strchr@plt>
  40d6e8:	cmp	x0, #0x0
  40d6ec:	cset	w0, ne  // ne = any
  40d6f0:	ldr	x19, [sp, #16]
  40d6f4:	ldp	x29, x30, [sp], #32
  40d6f8:	ret
  40d6fc:	stp	x29, x30, [sp, #-32]!
  40d700:	str	x19, [sp, #16]
  40d704:	mov	x29, sp
  40d708:	mov	x19, x0
  40d70c:	bl	40cff8 <clear@@Base+0x9ed8>
  40d710:	cbz	w0, 40d740 <clear@@Base+0xa620>
  40d714:	mov	x0, x19
  40d718:	bl	40d6c0 <clear@@Base+0xa5a0>
  40d71c:	cbz	w0, 40d728 <clear@@Base+0xa608>
  40d720:	mov	w0, wzr
  40d724:	b	40d740 <clear@@Base+0xa620>
  40d728:	adrp	x8, 430000 <PC+0x7d0>
  40d72c:	ldr	x0, [x8, #2632]
  40d730:	and	w1, w19, #0xff
  40d734:	bl	401b30 <strchr@plt>
  40d738:	cmp	x0, #0x0
  40d73c:	cset	w0, ne  // ne = any
  40d740:	ldr	x19, [sp, #16]
  40d744:	ldp	x29, x30, [sp], #32
  40d748:	ret
  40d74c:	stp	x29, x30, [sp, #-32]!
  40d750:	stp	x20, x19, [sp, #16]
  40d754:	mov	x19, x1
  40d758:	mov	x20, x0
  40d75c:	mov	x29, sp
  40d760:	mov	w1, #0x1                   	// #1
  40d764:	mov	x0, x20
  40d768:	mov	x2, x19
  40d76c:	bl	404f40 <clear@@Base+0x1e20>
  40d770:	ldr	x8, [x20]
  40d774:	cmp	x8, x19
  40d778:	b.cs	40d784 <clear@@Base+0xa664>  // b.hs, b.nlast
  40d77c:	bl	40d6fc <clear@@Base+0xa5dc>
  40d780:	cbnz	w0, 40d760 <clear@@Base+0xa640>
  40d784:	ldp	x20, x19, [sp, #16]
  40d788:	ldp	x29, x30, [sp], #32
  40d78c:	ret
  40d790:	stp	x29, x30, [sp, #-80]!
  40d794:	stp	x22, x21, [sp, #48]
  40d798:	adrp	x21, 430000 <PC+0x7d0>
  40d79c:	ldr	x8, [x21, #2696]
  40d7a0:	stp	x20, x19, [sp, #64]
  40d7a4:	mov	x19, x1
  40d7a8:	mov	w20, w0
  40d7ac:	str	x25, [sp, #16]
  40d7b0:	stp	x24, x23, [sp, #32]
  40d7b4:	mov	x29, sp
  40d7b8:	cbz	x8, 40d7fc <clear@@Base+0xa6dc>
  40d7bc:	and	w9, w20, #0xff
  40d7c0:	cmp	w9, #0xd
  40d7c4:	b.ne	40d7d8 <clear@@Base+0xa6b8>  // b.any
  40d7c8:	cmp	x8, #0xd
  40d7cc:	b.ne	40d7d8 <clear@@Base+0xa6b8>  // b.any
  40d7d0:	mov	w0, wzr
  40d7d4:	b	40d99c <clear@@Base+0xa87c>
  40d7d8:	adrp	x9, 430000 <PC+0x7d0>
  40d7dc:	ldr	x2, [x9, #2712]
  40d7e0:	mov	x0, x8
  40d7e4:	mov	x1, xzr
  40d7e8:	bl	40da14 <clear@@Base+0xa8f4>
  40d7ec:	cbz	w0, 40d7f8 <clear@@Base+0xa6d8>
  40d7f0:	mov	w0, #0x1                   	// #1
  40d7f4:	b	40d99c <clear@@Base+0xa87c>
  40d7f8:	str	xzr, [x21, #2696]
  40d7fc:	and	w25, w20, #0xff
  40d800:	cmp	w25, #0xd
  40d804:	b.ne	40d860 <clear@@Base+0xa740>  // b.any
  40d808:	adrp	x8, 434000 <PC+0x47d0>
  40d80c:	ldr	w8, [x8, #596]
  40d810:	cbnz	w8, 40d860 <clear@@Base+0xa740>
  40d814:	adrp	x22, 430000 <PC+0x7d0>
  40d818:	ldr	w8, [x22, #2684]
  40d81c:	cmp	w8, #0x1
  40d820:	b.lt	40d848 <clear@@Base+0xa728>  // b.tstop
  40d824:	adrp	x8, 430000 <PC+0x7d0>
  40d828:	ldr	x0, [x8, #2720]
  40d82c:	bl	40dd9c <clear@@Base+0xac7c>
  40d830:	mov	w8, w0
  40d834:	add	w0, w0, #0x1
  40d838:	adrp	x9, 430000 <PC+0x7d0>
  40d83c:	str	w0, [x9, #2728]
  40d840:	str	wzr, [x22, #2684]
  40d844:	cbnz	w8, 40d99c <clear@@Base+0xa87c>
  40d848:	and	x8, x20, #0xff
  40d84c:	adrp	x9, 430000 <PC+0x7d0>
  40d850:	mov	w0, wzr
  40d854:	str	x8, [x21, #2696]
  40d858:	str	x19, [x9, #2712]
  40d85c:	b	40d99c <clear@@Base+0xa87c>
  40d860:	adrp	x22, 42f000 <winch@@Base+0x1a3dc>
  40d864:	ldr	w8, [x22, #3544]
  40d868:	adrp	x23, 430000 <PC+0x7d0>
  40d86c:	cbz	w8, 40d918 <clear@@Base+0xa7f8>
  40d870:	adrp	x24, 430000 <PC+0x7d0>
  40d874:	ldr	w8, [x24, #2684]
  40d878:	cbz	w8, 40d904 <clear@@Base+0xa7e4>
  40d87c:	and	w9, w25, #0xc0
  40d880:	cmp	w9, #0x80
  40d884:	b.ne	40d8e4 <clear@@Base+0xa7c4>  // b.any
  40d888:	ldrsw	x9, [x23, #2728]
  40d88c:	adrp	x10, 430000 <PC+0x7d0>
  40d890:	add	x10, x10, #0xaac
  40d894:	add	w1, w9, #0x1
  40d898:	cmp	w1, w8
  40d89c:	str	w1, [x23, #2728]
  40d8a0:	strb	w20, [x10, x9]
  40d8a4:	b.lt	40d7d0 <clear@@Base+0xa6b0>  // b.tstop
  40d8a8:	adrp	x0, 430000 <PC+0x7d0>
  40d8ac:	add	x0, x0, #0xaac
  40d8b0:	bl	404d14 <clear@@Base+0x1bf4>
  40d8b4:	cbz	w0, 40d9f8 <clear@@Base+0xa8d8>
  40d8b8:	adrp	x19, 430000 <PC+0x7d0>
  40d8bc:	add	x19, x19, #0xaac
  40d8c0:	mov	x0, x19
  40d8c4:	bl	404e20 <clear@@Base+0x1d00>
  40d8c8:	adrp	x8, 430000 <PC+0x7d0>
  40d8cc:	ldr	x2, [x8, #2720]
  40d8d0:	mov	x1, x19
  40d8d4:	bl	40da14 <clear@@Base+0xa8f4>
  40d8d8:	mov	w21, w0
  40d8dc:	str	wzr, [x24, #2684]
  40d8e0:	b	40d92c <clear@@Base+0xa80c>
  40d8e4:	adrp	x8, 430000 <PC+0x7d0>
  40d8e8:	ldr	x0, [x8, #2720]
  40d8ec:	bl	40dd9c <clear@@Base+0xac7c>
  40d8f0:	mov	w21, w0
  40d8f4:	add	w8, w0, #0x1
  40d8f8:	str	w8, [x23, #2728]
  40d8fc:	str	wzr, [x24, #2684]
  40d900:	cbnz	w0, 40d92c <clear@@Base+0xa80c>
  40d904:	mov	w8, #0x1                   	// #1
  40d908:	adrp	x9, 430000 <PC+0x7d0>
  40d90c:	str	w8, [x23, #2728]
  40d910:	strb	w20, [x9, #2732]
  40d914:	tbnz	w25, #7, 40d9b4 <clear@@Base+0xa894>
  40d918:	and	x0, x20, #0xff
  40d91c:	mov	x1, xzr
  40d920:	mov	x2, x19
  40d924:	bl	40da14 <clear@@Base+0xa8f4>
  40d928:	mov	w21, w0
  40d92c:	adrp	x8, 430000 <PC+0x7d0>
  40d930:	adrp	x9, 434000 <PC+0x47d0>
  40d934:	ldr	w8, [x8, #2672]
  40d938:	ldr	w10, [x9, #488]
  40d93c:	cmp	w8, w10
  40d940:	b.ge	40d984 <clear@@Base+0xa864>  // b.tcont
  40d944:	adrp	x10, 434000 <PC+0x47d0>
  40d948:	ldr	w10, [x10, #396]
  40d94c:	adrp	x11, 430000 <PC+0x7d0>
  40d950:	ldr	w11, [x11, #2660]
  40d954:	cmp	w10, #0x0
  40d958:	cinc	w10, w10, lt  // lt = tstop
  40d95c:	cmp	w11, w10, asr #1
  40d960:	b.le	40d984 <clear@@Base+0xa864>
  40d964:	adrp	x10, 430000 <PC+0x7d0>
  40d968:	adrp	x11, 430000 <PC+0x7d0>
  40d96c:	ldr	x10, [x10, #2640]
  40d970:	ldrsw	x11, [x11, #2656]
  40d974:	strb	wzr, [x10, x11]
  40d978:	ldr	w9, [x9, #488]
  40d97c:	sub	w0, w9, w8
  40d980:	bl	40d278 <clear@@Base+0xa158>
  40d984:	ldr	w8, [x22, #3544]
  40d988:	ldr	w9, [x23, #2728]
  40d98c:	cmp	w8, #0x0
  40d990:	csinc	w8, w9, wzr, ne  // ne = any
  40d994:	cmp	w21, #0x0
  40d998:	csel	w0, wzr, w8, eq  // eq = none
  40d99c:	ldp	x20, x19, [sp, #64]
  40d9a0:	ldp	x22, x21, [sp, #48]
  40d9a4:	ldp	x24, x23, [sp, #32]
  40d9a8:	ldr	x25, [sp, #16]
  40d9ac:	ldp	x29, x30, [sp], #80
  40d9b0:	ret
  40d9b4:	mvn	w8, w25
  40d9b8:	tst	w8, #0xc0
  40d9bc:	b.ne	40d9ec <clear@@Base+0xa8cc>  // b.any
  40d9c0:	and	w8, w25, #0xfe
  40d9c4:	cmp	w8, #0xfe
  40d9c8:	b.eq	40d9ec <clear@@Base+0xa8cc>  // b.none
  40d9cc:	mov	w0, w20
  40d9d0:	bl	404ca0 <clear@@Base+0x1b80>
  40d9d4:	mov	w8, w0
  40d9d8:	str	w8, [x24, #2684]
  40d9dc:	adrp	x8, 430000 <PC+0x7d0>
  40d9e0:	mov	w0, wzr
  40d9e4:	str	x19, [x8, #2720]
  40d9e8:	b	40d99c <clear@@Base+0xa87c>
  40d9ec:	mov	x0, x19
  40d9f0:	bl	40dd9c <clear@@Base+0xac7c>
  40d9f4:	b	40d928 <clear@@Base+0xa808>
  40d9f8:	adrp	x8, 430000 <PC+0x7d0>
  40d9fc:	ldr	x0, [x8, #2720]
  40da00:	bl	40dd9c <clear@@Base+0xac7c>
  40da04:	mov	w21, w0
  40da08:	str	w0, [x23, #2728]
  40da0c:	str	wzr, [x24, #2684]
  40da10:	b	40d92c <clear@@Base+0xa80c>
  40da14:	stp	x29, x30, [sp, #-80]!
  40da18:	stp	x20, x19, [sp, #64]
  40da1c:	mov	x19, x2
  40da20:	cmp	x0, #0x8
  40da24:	mov	x20, x1
  40da28:	str	x25, [sp, #16]
  40da2c:	stp	x24, x23, [sp, #32]
  40da30:	stp	x22, x21, [sp, #48]
  40da34:	mov	x29, sp
  40da38:	b.ne	40da54 <clear@@Base+0xa934>  // b.any
  40da3c:	adrp	x8, 434000 <PC+0x47d0>
  40da40:	ldr	w8, [x8, #596]
  40da44:	cmp	w8, #0x2
  40da48:	b.ne	40da9c <clear@@Base+0xa97c>  // b.any
  40da4c:	mov	w21, #0x8                   	// #8
  40da50:	b	40dc68 <clear@@Base+0xab48>
  40da54:	adrp	x24, 430000 <PC+0x7d0>
  40da58:	ldr	w8, [x24, #2676]
  40da5c:	mov	x21, x0
  40da60:	adrp	x23, 42f000 <winch@@Base+0x1a3dc>
  40da64:	cmp	w8, #0x1
  40da68:	b.lt	40dae4 <clear@@Base+0xa9c4>  // b.tstop
  40da6c:	ldr	w8, [x23, #3544]
  40da70:	adrp	x22, 430000 <PC+0x7d0>
  40da74:	adrp	x25, 430000 <PC+0x7d0>
  40da78:	ldr	x9, [x22, #2640]
  40da7c:	ldrsw	x10, [x25, #2656]
  40da80:	cmp	w8, #0x0
  40da84:	csetm	w11, ne  // ne = any
  40da88:	str	w11, [x24, #2676]
  40da8c:	add	x0, x9, x10
  40da90:	cbz	w8, 40daf8 <clear@@Base+0xa9d8>
  40da94:	bl	404e20 <clear@@Base+0x1d00>
  40da98:	b	40dafc <clear@@Base+0xa9dc>
  40da9c:	adrp	x9, 430000 <PC+0x7d0>
  40daa0:	adrp	x10, 430000 <PC+0x7d0>
  40daa4:	ldrsw	x9, [x9, #2656]
  40daa8:	ldr	w10, [x10, #2704]
  40daac:	cmp	w9, w10
  40dab0:	b.le	40dadc <clear@@Base+0xa9bc>
  40dab4:	adrp	x11, 430000 <PC+0x7d0>
  40dab8:	ldr	w11, [x11, #2660]
  40dabc:	cmp	w11, w10
  40dac0:	b.le	40dadc <clear@@Base+0xa9bc>
  40dac4:	adrp	x10, 430000 <PC+0x7d0>
  40dac8:	ldr	x10, [x10, #2648]
  40dacc:	add	x9, x9, x10
  40dad0:	ldurb	w9, [x9, #-1]
  40dad4:	tst	w9, #0x30
  40dad8:	b.eq	40dbb4 <clear@@Base+0xaa94>  // b.none
  40dadc:	mov	w0, #0x8                   	// #8
  40dae0:	b	40dc9c <clear@@Base+0xab7c>
  40dae4:	tbnz	w8, #31, 40db70 <clear@@Base+0xaa50>
  40dae8:	mov	w22, wzr
  40daec:	cmp	x21, #0x9
  40daf0:	b.eq	40dbf8 <clear@@Base+0xaad8>  // b.none
  40daf4:	b	40dc48 <clear@@Base+0xab28>
  40daf8:	ldrb	w0, [x0]
  40dafc:	adrp	x8, 430000 <PC+0x7d0>
  40db00:	ldr	x8, [x8, #2648]
  40db04:	ldrsw	x9, [x25, #2656]
  40db08:	cmp	x0, x21
  40db0c:	ldrb	w8, [x8, x9]
  40db10:	b.ne	40db34 <clear@@Base+0xaa14>  // b.any
  40db14:	cmp	x21, #0x5f
  40db18:	b.ne	40dbec <clear@@Base+0xaacc>  // b.any
  40db1c:	tst	w8, #0x3
  40db20:	b.eq	40dbd0 <clear@@Base+0xaab0>  // b.none
  40db24:	orr	w22, w8, #0x3
  40db28:	cmp	x21, #0x9
  40db2c:	b.eq	40dbf8 <clear@@Base+0xaad8>  // b.none
  40db30:	b	40dc48 <clear@@Base+0xab28>
  40db34:	cmp	x21, #0x5f
  40db38:	b.ne	40db58 <clear@@Base+0xaa38>  // b.any
  40db3c:	ldr	x10, [x22, #2640]
  40db40:	orr	w22, w8, #0x1
  40db44:	mov	x21, x0
  40db48:	add	x20, x10, x9
  40db4c:	cmp	x21, #0x9
  40db50:	b.eq	40dbf8 <clear@@Base+0xaad8>  // b.none
  40db54:	b	40dc48 <clear@@Base+0xab28>
  40db58:	cmp	x0, #0x5f
  40db5c:	cset	w9, eq  // eq = none
  40db60:	orr	w22, w8, w9
  40db64:	cmp	x21, #0x9
  40db68:	b.eq	40dbf8 <clear@@Base+0xaad8>  // b.none
  40db6c:	b	40dc48 <clear@@Base+0xab28>
  40db70:	mov	x0, x21
  40db74:	bl	405004 <clear@@Base+0x1ee4>
  40db78:	cbnz	w0, 40dba0 <clear@@Base+0xaa80>
  40db7c:	adrp	x8, 430000 <PC+0x7d0>
  40db80:	adrp	x9, 430000 <PC+0x7d0>
  40db84:	ldr	x8, [x8, #2640]
  40db88:	ldrsw	x9, [x9, #2656]
  40db8c:	add	x0, x8, x9
  40db90:	bl	404e20 <clear@@Base+0x1d00>
  40db94:	mov	x1, x21
  40db98:	bl	405108 <clear@@Base+0x1fe8>
  40db9c:	cbz	w0, 40dc38 <clear@@Base+0xab18>
  40dba0:	adrp	x8, 430000 <PC+0x7d0>
  40dba4:	ldr	w22, [x8, #2680]
  40dba8:	cmp	x21, #0x9
  40dbac:	b.eq	40dbf8 <clear@@Base+0xaad8>  // b.none
  40dbb0:	b	40dc48 <clear@@Base+0xab28>
  40dbb4:	cbz	w8, 40dc28 <clear@@Base+0xab08>
  40dbb8:	cmp	w8, #0x1
  40dbbc:	b.ne	40dd80 <clear@@Base+0xac60>  // b.any
  40dbc0:	mov	w0, #0x8                   	// #8
  40dbc4:	mov	w1, wzr
  40dbc8:	mov	x2, xzr
  40dbcc:	b	40dd6c <clear@@Base+0xac4c>
  40dbd0:	adrp	x9, 430000 <PC+0x7d0>
  40dbd4:	ldr	w9, [x9, #2680]
  40dbd8:	cbz	w9, 40dbec <clear@@Base+0xaacc>
  40dbdc:	orr	w22, w9, w8
  40dbe0:	cmp	x21, #0x9
  40dbe4:	b.eq	40dbf8 <clear@@Base+0xaad8>  // b.none
  40dbe8:	b	40dc48 <clear@@Base+0xab28>
  40dbec:	orr	w22, w8, #0x2
  40dbf0:	cmp	x21, #0x9
  40dbf4:	b.ne	40dc48 <clear@@Base+0xab28>  // b.any
  40dbf8:	adrp	x8, 434000 <PC+0x47d0>
  40dbfc:	ldr	w8, [x8, #596]
  40dc00:	cmp	w8, #0x2
  40dc04:	b.cs	40dc1c <clear@@Base+0xaafc>  // b.hs, b.nlast
  40dc08:	mov	w0, w22
  40dc0c:	mov	x1, x19
  40dc10:	bl	40eb68 <clear@@Base+0xba48>
  40dc14:	cbnz	w0, 40dd78 <clear@@Base+0xac58>
  40dc18:	b	40dd80 <clear@@Base+0xac60>
  40dc1c:	b.ne	40dd80 <clear@@Base+0xac60>  // b.any
  40dc20:	mov	w21, #0x9                   	// #9
  40dc24:	b	40dc68 <clear@@Base+0xab48>
  40dc28:	bl	40ea64 <clear@@Base+0xb944>
  40dc2c:	adrp	x8, 430000 <PC+0x7d0>
  40dc30:	str	w0, [x8, #2676]
  40dc34:	b	40dd80 <clear@@Base+0xac60>
  40dc38:	mov	w22, wzr
  40dc3c:	str	wzr, [x24, #2676]
  40dc40:	cmp	x21, #0x9
  40dc44:	b.eq	40dbf8 <clear@@Base+0xaad8>  // b.none
  40dc48:	ldr	w8, [x23, #3544]
  40dc4c:	cbz	w8, 40dc5c <clear@@Base+0xab3c>
  40dc50:	mov	x0, x21
  40dc54:	bl	40cff8 <clear@@Base+0x9ed8>
  40dc58:	cbz	w0, 40dcac <clear@@Base+0xab8c>
  40dc5c:	and	x0, x21, #0xff
  40dc60:	bl	4049ac <clear@@Base+0x188c>
  40dc64:	cbz	w0, 40dcac <clear@@Base+0xab8c>
  40dc68:	adrp	x8, 434000 <PC+0x47d0>
  40dc6c:	ldr	w8, [x8, #600]
  40dc70:	cmp	w8, #0x1
  40dc74:	b.eq	40dc8c <clear@@Base+0xab6c>  // b.none
  40dc78:	cmp	w8, #0x2
  40dc7c:	b.ne	40dc98 <clear@@Base+0xab78>  // b.any
  40dc80:	orr	x8, x21, #0x80
  40dc84:	cmp	x8, #0x9b
  40dc88:	b.ne	40dc98 <clear@@Base+0xab78>  // b.any
  40dc8c:	mov	x0, x21
  40dc90:	mov	w1, wzr
  40dc94:	b	40dd68 <clear@@Base+0xac48>
  40dc98:	and	x0, x21, #0xff
  40dc9c:	mov	x1, x19
  40dca0:	bl	40e588 <clear@@Base+0xb468>
  40dca4:	cbnz	w0, 40dd78 <clear@@Base+0xac58>
  40dca8:	b	40dd80 <clear@@Base+0xac60>
  40dcac:	ldr	w8, [x23, #3544]
  40dcb0:	cbz	w8, 40dd60 <clear@@Base+0xac40>
  40dcb4:	adrp	x8, 434000 <PC+0x47d0>
  40dcb8:	ldr	w8, [x8, #600]
  40dcbc:	cmp	w8, #0x1
  40dcc0:	b.eq	40dd60 <clear@@Base+0xac40>  // b.none
  40dcc4:	mov	x0, x21
  40dcc8:	bl	404948 <clear@@Base+0x1828>
  40dccc:	cbz	w0, 40dd60 <clear@@Base+0xac40>
  40dcd0:	mov	x0, x21
  40dcd4:	bl	404a90 <clear@@Base+0x1970>
  40dcd8:	adrp	x8, 430000 <PC+0x7d0>
  40dcdc:	ldr	w23, [x8, #2660]
  40dce0:	mov	x20, x0
  40dce4:	bl	401830 <strlen@plt>
  40dce8:	adrp	x22, 42c000 <winch@@Base+0x173dc>
  40dcec:	ldr	w1, [x22, #1840]
  40dcf0:	mov	x21, x0
  40dcf4:	mov	w0, #0x20                  	// #32
  40dcf8:	mov	x2, xzr
  40dcfc:	bl	40e648 <clear@@Base+0xb528>
  40dd00:	ldr	w8, [x22, #1840]
  40dd04:	mov	w22, w0
  40dd08:	mov	w0, w8
  40dd0c:	bl	40e528 <clear@@Base+0xb408>
  40dd10:	adrp	x9, 434000 <PC+0x47d0>
  40dd14:	add	w8, w23, w21
  40dd18:	ldr	w9, [x9, #396]
  40dd1c:	add	w8, w8, w22
  40dd20:	add	w8, w8, w0
  40dd24:	sub	w8, w8, #0x1
  40dd28:	cmp	w8, w9
  40dd2c:	b.gt	40dd78 <clear@@Base+0xac58>
  40dd30:	ldrb	w8, [x20]
  40dd34:	cbz	w8, 40dd80 <clear@@Base+0xac60>
  40dd38:	add	x20, x20, #0x1
  40dd3c:	and	x0, x8, #0xff
  40dd40:	mov	w1, #0x20                  	// #32
  40dd44:	mov	x2, xzr
  40dd48:	mov	x3, x19
  40dd4c:	bl	40e77c <clear@@Base+0xb65c>
  40dd50:	cbnz	w0, 40dd78 <clear@@Base+0xac58>
  40dd54:	ldrb	w8, [x20], #1
  40dd58:	cbnz	w8, 40dd3c <clear@@Base+0xac1c>
  40dd5c:	b	40dd80 <clear@@Base+0xac60>
  40dd60:	mov	x0, x21
  40dd64:	mov	w1, w22
  40dd68:	mov	x2, x20
  40dd6c:	mov	x3, x19
  40dd70:	bl	40e77c <clear@@Base+0xb65c>
  40dd74:	cbz	w0, 40dd80 <clear@@Base+0xac60>
  40dd78:	mov	w0, #0x1                   	// #1
  40dd7c:	b	40dd84 <clear@@Base+0xac64>
  40dd80:	mov	w0, wzr
  40dd84:	ldp	x20, x19, [sp, #64]
  40dd88:	ldp	x22, x21, [sp, #48]
  40dd8c:	ldp	x24, x23, [sp, #32]
  40dd90:	ldr	x25, [sp, #16]
  40dd94:	ldp	x29, x30, [sp], #80
  40dd98:	ret
  40dd9c:	stp	x29, x30, [sp, #-48]!
  40dda0:	stp	x20, x19, [sp, #32]
  40dda4:	adrp	x20, 430000 <PC+0x7d0>
  40dda8:	ldr	w8, [x20, #2728]
  40ddac:	stp	x22, x21, [sp, #16]
  40ddb0:	mov	x29, sp
  40ddb4:	cmp	w8, #0x1
  40ddb8:	b.lt	40ddec <clear@@Base+0xaccc>  // b.tstop
  40ddbc:	adrp	x22, 430000 <PC+0x7d0>
  40ddc0:	mov	x19, x0
  40ddc4:	mov	x21, xzr
  40ddc8:	add	x22, x22, #0xaac
  40ddcc:	ldrb	w0, [x22, x21]
  40ddd0:	mov	x1, x19
  40ddd4:	bl	40e588 <clear@@Base+0xb468>
  40ddd8:	cbnz	w0, 40ddf4 <clear@@Base+0xacd4>
  40dddc:	ldrsw	x8, [x20, #2728]
  40dde0:	add	x21, x21, #0x1
  40dde4:	cmp	x21, x8
  40dde8:	b.lt	40ddcc <clear@@Base+0xacac>  // b.tstop
  40ddec:	mov	w0, wzr
  40ddf0:	b	40ddfc <clear@@Base+0xacdc>
  40ddf4:	ldr	w8, [x20, #2728]
  40ddf8:	sub	w0, w8, w21
  40ddfc:	ldp	x20, x19, [sp, #32]
  40de00:	ldp	x22, x21, [sp, #16]
  40de04:	ldp	x29, x30, [sp], #48
  40de08:	ret
  40de0c:	stp	x29, x30, [sp, #-32]!
  40de10:	str	x19, [sp, #16]
  40de14:	adrp	x19, 430000 <PC+0x7d0>
  40de18:	ldr	w8, [x19, #2684]
  40de1c:	mov	x29, sp
  40de20:	cmp	w8, #0x1
  40de24:	b.lt	40de3c <clear@@Base+0xad1c>  // b.tstop
  40de28:	adrp	x8, 430000 <PC+0x7d0>
  40de2c:	ldr	x0, [x8, #2720]
  40de30:	bl	40dd9c <clear@@Base+0xac7c>
  40de34:	str	wzr, [x19, #2684]
  40de38:	b	40de40 <clear@@Base+0xad20>
  40de3c:	mov	w0, wzr
  40de40:	ldr	x19, [sp, #16]
  40de44:	ldp	x29, x30, [sp], #32
  40de48:	ret
  40de4c:	stp	x29, x30, [sp, #-64]!
  40de50:	stp	x24, x23, [sp, #16]
  40de54:	stp	x22, x21, [sp, #32]
  40de58:	stp	x20, x19, [sp, #48]
  40de5c:	mov	x29, sp
  40de60:	mov	w19, w2
  40de64:	mov	w21, w1
  40de68:	mov	w20, w0
  40de6c:	bl	40de0c <clear@@Base+0xacec>
  40de70:	adrp	x8, 430000 <PC+0x7d0>
  40de74:	ldr	x0, [x8, #2696]
  40de78:	cbz	x0, 40de98 <clear@@Base+0xad78>
  40de7c:	cbz	w20, 40de88 <clear@@Base+0xad68>
  40de80:	cmp	x0, #0xd
  40de84:	b.eq	40de98 <clear@@Base+0xad78>  // b.none
  40de88:	adrp	x8, 430000 <PC+0x7d0>
  40de8c:	ldr	x2, [x8, #2712]
  40de90:	mov	x1, xzr
  40de94:	bl	40da14 <clear@@Base+0xa8f4>
  40de98:	adrp	x8, 430000 <PC+0x7d0>
  40de9c:	adrp	x9, 434000 <PC+0x47d0>
  40dea0:	ldr	w8, [x8, #2672]
  40dea4:	ldr	w9, [x9, #488]
  40dea8:	subs	w0, w9, w8
  40deac:	b.le	40deb4 <clear@@Base+0xad94>
  40deb0:	bl	40d278 <clear@@Base+0xa158>
  40deb4:	adrp	x23, 430000 <PC+0x7d0>
  40deb8:	adrp	x24, 434000 <PC+0x47d0>
  40debc:	adrp	x22, 430000 <PC+0x7d0>
  40dec0:	cbz	w21, 40df24 <clear@@Base+0xae04>
  40dec4:	adrp	x21, 434000 <PC+0x47d0>
  40dec8:	ldrb	w8, [x21, #620]
  40decc:	cbz	w8, 40df24 <clear@@Base+0xae04>
  40ded0:	ldr	w8, [x23, #2660]
  40ded4:	ldr	w9, [x24, #396]
  40ded8:	cmp	w8, w9
  40dedc:	b.lt	40def8 <clear@@Base+0xadd8>  // b.tstop
  40dee0:	adrp	x8, 430000 <PC+0x7d0>
  40dee4:	adrp	x9, 430000 <PC+0x7d0>
  40dee8:	ldr	w8, [x8, #2668]
  40deec:	ldr	w9, [x9, #2664]
  40def0:	str	w8, [x23, #2660]
  40def4:	str	w9, [x22, #2656]
  40def8:	bl	40dfe8 <clear@@Base+0xaec8>
  40defc:	ldr	w8, [x24, #396]
  40df00:	ldr	w9, [x23, #2660]
  40df04:	sub	w8, w8, #0x1
  40df08:	cmp	w9, w8
  40df0c:	b.ge	40df2c <clear@@Base+0xae0c>  // b.tcont
  40df10:	mov	w0, #0x20                  	// #32
  40df14:	mov	w2, #0x1                   	// #1
  40df18:	mov	w1, wzr
  40df1c:	bl	40d20c <clear@@Base+0xa0ec>
  40df20:	b	40defc <clear@@Base+0xaddc>
  40df24:	bl	40dfe8 <clear@@Base+0xaec8>
  40df28:	b	40df40 <clear@@Base+0xae20>
  40df2c:	adrp	x8, 434000 <PC+0x47d0>
  40df30:	ldrb	w0, [x21, #620]
  40df34:	ldr	w1, [x8, #496]
  40df38:	mov	w2, #0x1                   	// #1
  40df3c:	bl	40d20c <clear@@Base+0xa0ec>
  40df40:	ldr	w8, [x23, #2660]
  40df44:	ldr	w9, [x24, #396]
  40df48:	cmp	w8, w9
  40df4c:	b.lt	40dfb4 <clear@@Base+0xae94>  // b.tstop
  40df50:	adrp	x8, 434000 <PC+0x47d0>
  40df54:	ldr	w8, [x8, #412]
  40df58:	cbz	w8, 40dfb4 <clear@@Base+0xae94>
  40df5c:	adrp	x8, 434000 <PC+0x47d0>
  40df60:	ldr	w8, [x8, #364]
  40df64:	cmp	w20, #0x0
  40df68:	cset	w9, ne  // ne = any
  40df6c:	cmp	w8, #0x0
  40df70:	cset	w10, ne  // ne = any
  40df74:	and	w9, w9, w10
  40df78:	tbnz	w9, #0, 40dfb4 <clear@@Base+0xae94>
  40df7c:	adrp	x9, 434000 <PC+0x47d0>
  40df80:	ldr	w9, [x9, #600]
  40df84:	cmp	w9, #0x1
  40df88:	b.eq	40dfb4 <clear@@Base+0xae94>  // b.none
  40df8c:	cbz	w19, 40dfc4 <clear@@Base+0xaea4>
  40df90:	cbz	w8, 40dfc4 <clear@@Base+0xaea4>
  40df94:	mov	w0, #0x20                  	// #32
  40df98:	mov	w2, #0x1                   	// #1
  40df9c:	mov	w1, wzr
  40dfa0:	bl	40d20c <clear@@Base+0xa0ec>
  40dfa4:	mov	w0, #0x8                   	// #8
  40dfa8:	mov	w2, #0xffffffff            	// #-1
  40dfac:	mov	w1, wzr
  40dfb0:	b	40dfc0 <clear@@Base+0xaea0>
  40dfb4:	mov	w0, #0xa                   	// #10
  40dfb8:	mov	w1, wzr
  40dfbc:	mov	w2, wzr
  40dfc0:	bl	40d20c <clear@@Base+0xa0ec>
  40dfc4:	ldr	w0, [x22, #2656]
  40dfc8:	mov	w1, wzr
  40dfcc:	mov	w2, wzr
  40dfd0:	bl	40e04c <clear@@Base+0xaf2c>
  40dfd4:	ldp	x20, x19, [sp, #48]
  40dfd8:	ldp	x22, x21, [sp, #32]
  40dfdc:	ldp	x24, x23, [sp, #16]
  40dfe0:	ldp	x29, x30, [sp], #64
  40dfe4:	ret
  40dfe8:	stp	x29, x30, [sp, #-32]!
  40dfec:	adrp	x8, 434000 <PC+0x47d0>
  40dff0:	ldr	w8, [x8, #600]
  40dff4:	stp	x20, x19, [sp, #16]
  40dff8:	mov	x29, sp
  40dffc:	cmp	w8, #0x2
  40e000:	b.ne	40e040 <clear@@Base+0xaf20>  // b.any
  40e004:	mov	w0, #0x6d                  	// #109
  40e008:	bl	40d6c0 <clear@@Base+0xa5a0>
  40e00c:	cbz	w0, 40e040 <clear@@Base+0xaf20>
  40e010:	adrp	x20, 419000 <winch@@Base+0x43dc>
  40e014:	mov	w8, #0x1b                  	// #27
  40e018:	mov	w19, #0x1                   	// #1
  40e01c:	add	x20, x20, #0xeb2
  40e020:	and	w0, w8, #0xff
  40e024:	mov	w1, #0x10                  	// #16
  40e028:	mov	w2, wzr
  40e02c:	bl	40d20c <clear@@Base+0xa0ec>
  40e030:	ldrb	w8, [x20, x19]
  40e034:	add	x19, x19, #0x1
  40e038:	cmp	x19, #0x4
  40e03c:	b.ne	40e020 <clear@@Base+0xaf00>  // b.any
  40e040:	ldp	x20, x19, [sp, #16]
  40e044:	ldp	x29, x30, [sp], #32
  40e048:	ret
  40e04c:	adrp	x8, 430000 <PC+0x7d0>
  40e050:	ldr	x8, [x8, #2640]
  40e054:	sxtw	x9, w0
  40e058:	strb	w1, [x8, x9]
  40e05c:	adrp	x8, 430000 <PC+0x7d0>
  40e060:	ldr	x8, [x8, #2648]
  40e064:	strb	w2, [x8, x9]
  40e068:	ret
  40e06c:	stp	x29, x30, [sp, #-16]!
  40e070:	and	w1, w0, #0xff
  40e074:	mov	w2, #0x40                  	// #64
  40e078:	mov	w0, wzr
  40e07c:	mov	x29, sp
  40e080:	bl	40e04c <clear@@Base+0xaf2c>
  40e084:	ldp	x29, x30, [sp], #16
  40e088:	ret
  40e08c:	adrp	x8, 430000 <PC+0x7d0>
  40e090:	ldrb	w8, [x8, #2688]
  40e094:	cmp	w8, #0x1
  40e098:	b.ne	40e0c4 <clear@@Base+0xafa4>  // b.any
  40e09c:	adrp	x8, 434000 <PC+0x47d0>
  40e0a0:	ldr	w8, [x8, #632]
  40e0a4:	cbz	w8, 40e0b0 <clear@@Base+0xaf90>
  40e0a8:	cbz	w0, 40e0e8 <clear@@Base+0xafc8>
  40e0ac:	sub	w0, w0, #0x1
  40e0b0:	cmp	w0, #0x0
  40e0b4:	mov	w8, #0xa                   	// #10
  40e0b8:	csel	w0, w8, wzr, eq  // eq = none
  40e0bc:	str	wzr, [x1]
  40e0c0:	ret
  40e0c4:	adrp	x8, 430000 <PC+0x7d0>
  40e0c8:	ldr	x8, [x8, #2648]
  40e0cc:	sxtw	x9, w0
  40e0d0:	ldrb	w8, [x8, x9]
  40e0d4:	str	w8, [x1]
  40e0d8:	adrp	x8, 430000 <PC+0x7d0>
  40e0dc:	ldr	x8, [x8, #2640]
  40e0e0:	ldrb	w0, [x8, x9]
  40e0e4:	ret
  40e0e8:	mov	w8, #0x2                   	// #2
  40e0ec:	mov	w0, #0x7e                  	// #126
  40e0f0:	str	w8, [x1]
  40e0f4:	ret
  40e0f8:	adrp	x8, 430000 <PC+0x7d0>
  40e0fc:	mov	w9, #0x1                   	// #1
  40e100:	adrp	x10, 430000 <PC+0x7d0>
  40e104:	strb	w9, [x8, #2688]
  40e108:	str	wzr, [x10, #2672]
  40e10c:	ret
  40e110:	stp	x29, x30, [sp, #-80]!
  40e114:	cmn	x0, #0x1
  40e118:	stp	x26, x25, [sp, #16]
  40e11c:	stp	x24, x23, [sp, #32]
  40e120:	stp	x22, x21, [sp, #48]
  40e124:	stp	x20, x19, [sp, #64]
  40e128:	mov	x29, sp
  40e12c:	b.eq	40e144 <clear@@Base+0xb024>  // b.none
  40e130:	mov	x19, x2
  40e134:	mov	x20, x1
  40e138:	bl	403f3c <clear@@Base+0xe1c>
  40e13c:	cbz	w0, 40e15c <clear@@Base+0xb03c>
  40e140:	mov	x0, #0xffffffffffffffff    	// #-1
  40e144:	ldp	x20, x19, [sp, #64]
  40e148:	ldp	x22, x21, [sp, #48]
  40e14c:	ldp	x24, x23, [sp, #32]
  40e150:	ldp	x26, x25, [sp, #16]
  40e154:	ldp	x29, x30, [sp], #80
  40e158:	ret
  40e15c:	bl	403de4 <clear@@Base+0xcc4>
  40e160:	cmn	w0, #0x1
  40e164:	b.eq	40e140 <clear@@Base+0xb020>  // b.none
  40e168:	mov	w21, w0
  40e16c:	mov	x22, xzr
  40e170:	adrp	x24, 434000 <PC+0x47d0>
  40e174:	adrp	x25, 430000 <PC+0x7d0>
  40e178:	adrp	x23, 430000 <PC+0x7d0>
  40e17c:	b	40e198 <clear@@Base+0xb078>
  40e180:	ldr	x8, [x23, #2640]
  40e184:	add	x26, x22, #0x1
  40e188:	strb	w21, [x8, x22]
  40e18c:	bl	403de4 <clear@@Base+0xcc4>
  40e190:	mov	w21, w0
  40e194:	mov	x22, x26
  40e198:	cmn	w21, #0x1
  40e19c:	b.eq	40e1d8 <clear@@Base+0xb0b8>  // b.none
  40e1a0:	cmp	w21, #0xa
  40e1a4:	b.eq	40e1d8 <clear@@Base+0xb0b8>  // b.none
  40e1a8:	ldrb	w8, [x24, #696]
  40e1ac:	tst	w8, #0x3
  40e1b0:	b.ne	40e1d8 <clear@@Base+0xb0b8>  // b.any
  40e1b4:	ldrsw	x8, [x25, #2104]
  40e1b8:	sub	x8, x8, #0x1
  40e1bc:	cmp	x22, x8
  40e1c0:	b.lt	40e180 <clear@@Base+0xb060>  // b.tstop
  40e1c4:	bl	40e1fc <clear@@Base+0xb0dc>
  40e1c8:	cbz	w0, 40e180 <clear@@Base+0xb060>
  40e1cc:	bl	403cdc <clear@@Base+0xbbc>
  40e1d0:	sub	x0, x0, #0x1
  40e1d4:	b	40e1dc <clear@@Base+0xb0bc>
  40e1d8:	bl	403cdc <clear@@Base+0xbbc>
  40e1dc:	ldr	x8, [x23, #2640]
  40e1e0:	strb	wzr, [x8, w22, uxtw]
  40e1e4:	cbz	x20, 40e1f0 <clear@@Base+0xb0d0>
  40e1e8:	ldr	x8, [x23, #2640]
  40e1ec:	str	x8, [x20]
  40e1f0:	cbz	x19, 40e144 <clear@@Base+0xb024>
  40e1f4:	str	w22, [x19]
  40e1f8:	b	40e144 <clear@@Base+0xb024>
  40e1fc:	stp	x29, x30, [sp, #-80]!
  40e200:	stp	x24, x23, [sp, #32]
  40e204:	adrp	x24, 430000 <PC+0x7d0>
  40e208:	stp	x22, x21, [sp, #48]
  40e20c:	ldrsw	x22, [x24, #2104]
  40e210:	stp	x20, x19, [sp, #64]
  40e214:	mov	w1, #0x1                   	// #1
  40e218:	stp	x26, x25, [sp, #16]
  40e21c:	lsl	x20, x22, #1
  40e220:	mov	x0, x20
  40e224:	mov	x29, sp
  40e228:	bl	401a70 <calloc@plt>
  40e22c:	mov	x19, x0
  40e230:	mov	w1, #0x1                   	// #1
  40e234:	mov	x0, x20
  40e238:	bl	401a70 <calloc@plt>
  40e23c:	mov	x21, x0
  40e240:	cbz	x19, 40e298 <clear@@Base+0xb178>
  40e244:	cbz	x21, 40e298 <clear@@Base+0xb178>
  40e248:	adrp	x25, 430000 <PC+0x7d0>
  40e24c:	ldr	x1, [x25, #2640]
  40e250:	mov	x0, x19
  40e254:	mov	x2, x22
  40e258:	bl	401820 <memcpy@plt>
  40e25c:	adrp	x26, 430000 <PC+0x7d0>
  40e260:	ldr	x23, [x26, #2648]
  40e264:	mov	x0, x21
  40e268:	mov	x2, x22
  40e26c:	mov	x1, x23
  40e270:	bl	401820 <memcpy@plt>
  40e274:	mov	x0, x23
  40e278:	bl	401b20 <free@plt>
  40e27c:	ldr	x0, [x25, #2640]
  40e280:	bl	401b20 <free@plt>
  40e284:	mov	w0, wzr
  40e288:	str	x19, [x25, #2640]
  40e28c:	str	x21, [x26, #2648]
  40e290:	str	w20, [x24, #2104]
  40e294:	b	40e2b4 <clear@@Base+0xb194>
  40e298:	cbz	x21, 40e2a4 <clear@@Base+0xb184>
  40e29c:	mov	x0, x21
  40e2a0:	bl	401b20 <free@plt>
  40e2a4:	cbz	x19, 40e2b0 <clear@@Base+0xb190>
  40e2a8:	mov	x0, x19
  40e2ac:	bl	401b20 <free@plt>
  40e2b0:	mov	w0, #0x1                   	// #1
  40e2b4:	ldp	x20, x19, [sp, #64]
  40e2b8:	ldp	x22, x21, [sp, #48]
  40e2bc:	ldp	x24, x23, [sp, #32]
  40e2c0:	ldp	x26, x25, [sp, #16]
  40e2c4:	ldp	x29, x30, [sp], #80
  40e2c8:	ret
  40e2cc:	stp	x29, x30, [sp, #-96]!
  40e2d0:	subs	x0, x0, #0x1
  40e2d4:	str	x27, [sp, #16]
  40e2d8:	stp	x26, x25, [sp, #32]
  40e2dc:	stp	x24, x23, [sp, #48]
  40e2e0:	stp	x22, x21, [sp, #64]
  40e2e4:	stp	x20, x19, [sp, #80]
  40e2e8:	mov	x29, sp
  40e2ec:	b.lt	40e300 <clear@@Base+0xb1e0>  // b.tstop
  40e2f0:	mov	x19, x2
  40e2f4:	mov	x20, x1
  40e2f8:	bl	403f3c <clear@@Base+0xe1c>
  40e2fc:	cbz	w0, 40e324 <clear@@Base+0xb204>
  40e300:	mov	x21, #0xffffffffffffffff    	// #-1
  40e304:	mov	x0, x21
  40e308:	ldp	x20, x19, [sp, #80]
  40e30c:	ldp	x22, x21, [sp, #64]
  40e310:	ldp	x24, x23, [sp, #48]
  40e314:	ldp	x26, x25, [sp, #32]
  40e318:	ldr	x27, [sp, #16]
  40e31c:	ldp	x29, x30, [sp], #96
  40e320:	ret
  40e324:	adrp	x23, 430000 <PC+0x7d0>
  40e328:	ldrsw	x8, [x23, #2104]
  40e32c:	adrp	x24, 430000 <PC+0x7d0>
  40e330:	ldr	x9, [x24, #2640]
  40e334:	sub	x25, x8, #0x1
  40e338:	strb	wzr, [x9, x25]
  40e33c:	bl	4041d8 <clear@@Base+0x10b8>
  40e340:	cmp	w0, #0xa
  40e344:	b.ne	40e378 <clear@@Base+0xb258>  // b.any
  40e348:	bl	403cdc <clear@@Base+0xbbc>
  40e34c:	add	x21, x0, #0x1
  40e350:	cbz	x20, 40e360 <clear@@Base+0xb240>
  40e354:	ldr	x8, [x24, #2640]
  40e358:	add	x8, x8, w25, sxtw
  40e35c:	str	x8, [x20]
  40e360:	cbz	x19, 40e304 <clear@@Base+0xb1e4>
  40e364:	ldr	w8, [x23, #2104]
  40e368:	mvn	w9, w25
  40e36c:	add	w8, w8, w9
  40e370:	str	w8, [x19]
  40e374:	b	40e304 <clear@@Base+0xb1e4>
  40e378:	mov	w22, w0
  40e37c:	adrp	x26, 434000 <PC+0x47d0>
  40e380:	b	40e3b4 <clear@@Base+0xb294>
  40e384:	bl	403cdc <clear@@Base+0xbbc>
  40e388:	mov	w8, wzr
  40e38c:	add	x21, x0, #0x1
  40e390:	cbz	w8, 40e350 <clear@@Base+0xb230>
  40e394:	ldr	x8, [x24, #2640]
  40e398:	sxtw	x9, w25
  40e39c:	sub	x25, x9, #0x1
  40e3a0:	strb	w22, [x8, x25]
  40e3a4:	bl	4041d8 <clear@@Base+0x10b8>
  40e3a8:	mov	w22, w0
  40e3ac:	cmp	w0, #0xa
  40e3b0:	b.eq	40e348 <clear@@Base+0xb228>  // b.none
  40e3b4:	ldrb	w8, [x26, #696]
  40e3b8:	tst	w8, #0x3
  40e3bc:	b.ne	40e348 <clear@@Base+0xb228>  // b.any
  40e3c0:	cmn	w22, #0x1
  40e3c4:	b.eq	40e41c <clear@@Base+0xb2fc>  // b.none
  40e3c8:	cmp	w25, #0x0
  40e3cc:	b.gt	40e394 <clear@@Base+0xb274>
  40e3d0:	ldrsw	x27, [x23, #2104]
  40e3d4:	bl	40e1fc <clear@@Base+0xb0dc>
  40e3d8:	cbnz	w0, 40e384 <clear@@Base+0xb264>
  40e3dc:	ldr	x8, [x24, #2640]
  40e3e0:	sub	x10, x8, #0x1
  40e3e4:	add	x9, x10, x27
  40e3e8:	cmp	x9, x8
  40e3ec:	b.cc	40e408 <clear@@Base+0xb2e8>  // b.lo, b.ul, b.last
  40e3f0:	ldrsw	x11, [x23, #2104]
  40e3f4:	add	x10, x10, x11
  40e3f8:	ldrb	w11, [x9], #-1
  40e3fc:	cmp	x9, x8
  40e400:	strb	w11, [x10], #-1
  40e404:	b.cs	40e3f8 <clear@@Base+0xb2d8>  // b.hs, b.nlast
  40e408:	ldr	w8, [x23, #2104]
  40e40c:	sub	w25, w8, w27
  40e410:	mov	w8, #0x1                   	// #1
  40e414:	cbnz	w8, 40e394 <clear@@Base+0xb274>
  40e418:	b	40e350 <clear@@Base+0xb230>
  40e41c:	mov	x21, xzr
  40e420:	b	40e350 <clear@@Base+0xb230>
  40e424:	stp	x29, x30, [sp, #-64]!
  40e428:	stp	x20, x19, [sp, #48]
  40e42c:	adrp	x19, 434000 <PC+0x47d0>
  40e430:	ldr	w20, [x19, #396]
  40e434:	mov	w8, #0x7fffffff            	// #2147483647
  40e438:	str	w8, [x19, #396]
  40e43c:	adrp	x8, 434000 <PC+0x47d0>
  40e440:	mov	w0, wzr
  40e444:	stp	x24, x23, [sp, #16]
  40e448:	stp	x22, x21, [sp, #32]
  40e44c:	mov	x29, sp
  40e450:	str	wzr, [x8, #488]
  40e454:	bl	412640 <error@@Base+0x6c0>
  40e458:	cmn	x0, #0x1
  40e45c:	mov	w21, wzr
  40e460:	b.eq	40e4a8 <clear@@Base+0xb388>  // b.none
  40e464:	adrp	x22, 434000 <PC+0x47d0>
  40e468:	ldr	w8, [x22, #384]
  40e46c:	cmp	w8, #0x1
  40e470:	b.lt	40e4a8 <clear@@Base+0xb388>  // b.tstop
  40e474:	mov	w21, wzr
  40e478:	mov	w23, #0x1                   	// #1
  40e47c:	adrp	x24, 430000 <PC+0x7d0>
  40e480:	bl	40c3d0 <clear@@Base+0x92b0>
  40e484:	ldr	w8, [x24, #2660]
  40e488:	cmp	w8, w21
  40e48c:	csel	w21, w8, w21, gt
  40e490:	cmn	x0, #0x1
  40e494:	b.eq	40e4a8 <clear@@Base+0xb388>  // b.none
  40e498:	ldr	w8, [x22, #384]
  40e49c:	cmp	w23, w8
  40e4a0:	add	w23, w23, #0x1
  40e4a4:	b.lt	40e480 <clear@@Base+0xb360>  // b.tstop
  40e4a8:	subs	w8, w21, w20
  40e4ac:	str	w20, [x19, #396]
  40e4b0:	ldp	x20, x19, [sp, #48]
  40e4b4:	ldp	x22, x21, [sp, #32]
  40e4b8:	ldp	x24, x23, [sp, #16]
  40e4bc:	csel	w0, wzr, w8, lt  // lt = tstop
  40e4c0:	ldp	x29, x30, [sp], #64
  40e4c4:	ret
  40e4c8:	stp	x29, x30, [sp, #-16]!
  40e4cc:	mov	x29, sp
  40e4d0:	bl	403370 <clear@@Base+0x250>
  40e4d4:	adrp	x9, 434000 <PC+0x47d0>
  40e4d8:	adrp	x10, 434000 <PC+0x47d0>
  40e4dc:	ldr	w9, [x9, #436]
  40e4e0:	adrp	x11, 434000 <PC+0x47d0>
  40e4e4:	ldr	w10, [x10, #432]
  40e4e8:	ldr	w11, [x11, #420]
  40e4ec:	sbfx	w8, w0, #0, #1
  40e4f0:	and	w8, w8, w9
  40e4f4:	lsl	w9, w0, #30
  40e4f8:	and	w9, w10, w9, asr #31
  40e4fc:	lsl	w10, w0, #29
  40e500:	and	w10, w11, w10, asr #31
  40e504:	adrp	x11, 434000 <PC+0x47d0>
  40e508:	ldr	w11, [x11, #372]
  40e50c:	add	w8, w8, w9
  40e510:	lsl	w9, w0, #28
  40e514:	add	w8, w8, w10
  40e518:	and	w9, w11, w9, asr #31
  40e51c:	add	w0, w8, w9
  40e520:	ldp	x29, x30, [sp], #16
  40e524:	ret
  40e528:	stp	x29, x30, [sp, #-16]!
  40e52c:	mov	x29, sp
  40e530:	bl	403370 <clear@@Base+0x250>
  40e534:	adrp	x9, 434000 <PC+0x47d0>
  40e538:	adrp	x10, 434000 <PC+0x47d0>
  40e53c:	ldr	w9, [x9, #424]
  40e540:	adrp	x11, 434000 <PC+0x47d0>
  40e544:	ldr	w10, [x10, #388]
  40e548:	ldr	w11, [x11, #392]
  40e54c:	sbfx	w8, w0, #0, #1
  40e550:	and	w8, w8, w9
  40e554:	lsl	w9, w0, #30
  40e558:	and	w9, w10, w9, asr #31
  40e55c:	lsl	w10, w0, #29
  40e560:	and	w10, w11, w10, asr #31
  40e564:	adrp	x11, 434000 <PC+0x47d0>
  40e568:	ldr	w11, [x11, #400]
  40e56c:	add	w8, w8, w9
  40e570:	lsl	w9, w0, #28
  40e574:	add	w8, w8, w10
  40e578:	and	w9, w11, w9, asr #31
  40e57c:	add	w0, w8, w9
  40e580:	ldp	x29, x30, [sp], #16
  40e584:	ret
  40e588:	stp	x29, x30, [sp, #-64]!
  40e58c:	str	x23, [sp, #16]
  40e590:	stp	x22, x21, [sp, #32]
  40e594:	stp	x20, x19, [sp, #48]
  40e598:	mov	x29, sp
  40e59c:	mov	x19, x1
  40e5a0:	bl	4049c4 <clear@@Base+0x18a4>
  40e5a4:	adrp	x8, 430000 <PC+0x7d0>
  40e5a8:	ldr	w23, [x8, #2660]
  40e5ac:	mov	x20, x0
  40e5b0:	bl	401830 <strlen@plt>
  40e5b4:	adrp	x22, 42c000 <winch@@Base+0x173dc>
  40e5b8:	ldr	w1, [x22, #1840]
  40e5bc:	mov	x21, x0
  40e5c0:	mov	w0, #0x20                  	// #32
  40e5c4:	mov	x2, xzr
  40e5c8:	bl	40e648 <clear@@Base+0xb528>
  40e5cc:	ldr	w8, [x22, #1840]
  40e5d0:	mov	w22, w0
  40e5d4:	mov	w0, w8
  40e5d8:	bl	40e528 <clear@@Base+0xb408>
  40e5dc:	adrp	x9, 434000 <PC+0x47d0>
  40e5e0:	add	w8, w23, w21
  40e5e4:	ldr	w9, [x9, #396]
  40e5e8:	add	w8, w8, w22
  40e5ec:	add	w8, w8, w0
  40e5f0:	sub	w8, w8, #0x1
  40e5f4:	cmp	w8, w9
  40e5f8:	b.le	40e604 <clear@@Base+0xb4e4>
  40e5fc:	mov	w0, #0x1                   	// #1
  40e600:	b	40e634 <clear@@Base+0xb514>
  40e604:	ldrb	w8, [x20]
  40e608:	cbz	w8, 40e630 <clear@@Base+0xb510>
  40e60c:	add	x20, x20, #0x1
  40e610:	and	x0, x8, #0xff
  40e614:	mov	w1, #0x20                  	// #32
  40e618:	mov	x2, xzr
  40e61c:	mov	x3, x19
  40e620:	bl	40e77c <clear@@Base+0xb65c>
  40e624:	cbnz	w0, 40e5fc <clear@@Base+0xb4dc>
  40e628:	ldrb	w8, [x20], #1
  40e62c:	cbnz	w8, 40e610 <clear@@Base+0xb4f0>
  40e630:	mov	w0, wzr
  40e634:	ldp	x20, x19, [sp, #48]
  40e638:	ldp	x22, x21, [sp, #32]
  40e63c:	ldr	x23, [sp, #16]
  40e640:	ldp	x29, x30, [sp], #64
  40e644:	ret
  40e648:	stp	x29, x30, [sp, #-48]!
  40e64c:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  40e650:	ldr	w8, [x8, #3544]
  40e654:	stp	x22, x21, [sp, #16]
  40e658:	mov	x21, x2
  40e65c:	cmp	x0, #0x8
  40e660:	stp	x20, x19, [sp, #32]
  40e664:	mov	x29, sp
  40e668:	b.ne	40e688 <clear@@Base+0xb568>  // b.any
  40e66c:	cbz	w8, 40e740 <clear@@Base+0xb620>
  40e670:	mov	x0, x21
  40e674:	bl	4050ec <clear@@Base+0x1fcc>
  40e678:	cmp	w0, #0x0
  40e67c:	mov	w8, #0xfffffffe            	// #-2
  40e680:	cinc	w20, w8, eq  // eq = none
  40e684:	b	40e768 <clear@@Base+0xb648>
  40e688:	mov	x20, x0
  40e68c:	mov	w19, w1
  40e690:	cbz	w8, 40e6a0 <clear@@Base+0xb580>
  40e694:	mov	x0, x20
  40e698:	bl	40cff8 <clear@@Base+0x9ed8>
  40e69c:	cbz	w0, 40e748 <clear@@Base+0xb628>
  40e6a0:	and	x0, x20, #0xff
  40e6a4:	bl	4049ac <clear@@Base+0x188c>
  40e6a8:	cbnz	w0, 40e764 <clear@@Base+0xb644>
  40e6ac:	mov	x0, x20
  40e6b0:	bl	4050ec <clear@@Base+0x1fcc>
  40e6b4:	adrp	x22, 430000 <PC+0x7d0>
  40e6b8:	ldrsw	x8, [x22, #2656]
  40e6bc:	cmp	w0, #0x0
  40e6c0:	mov	w9, #0x1                   	// #1
  40e6c4:	cinc	w20, w9, ne  // ne = any
  40e6c8:	cmp	w8, #0x1
  40e6cc:	adrp	x21, 430000 <PC+0x7d0>
  40e6d0:	b.lt	40e704 <clear@@Base+0xb5e4>  // b.tstop
  40e6d4:	ldr	x9, [x21, #2648]
  40e6d8:	mov	w1, w19
  40e6dc:	add	x8, x8, x9
  40e6e0:	ldurb	w0, [x8, #-1]
  40e6e4:	bl	4033d8 <clear@@Base+0x2b8>
  40e6e8:	cbnz	w0, 40e704 <clear@@Base+0xb5e4>
  40e6ec:	ldr	x8, [x21, #2648]
  40e6f0:	ldrsw	x9, [x22, #2656]
  40e6f4:	add	x8, x9, x8
  40e6f8:	ldurb	w0, [x8, #-1]
  40e6fc:	bl	40e528 <clear@@Base+0xb408>
  40e700:	add	w20, w0, w20
  40e704:	mov	w0, w19
  40e708:	bl	403370 <clear@@Base+0x250>
  40e70c:	cbz	w0, 40e768 <clear@@Base+0xb648>
  40e710:	ldrsw	x8, [x22, #2656]
  40e714:	cbz	w8, 40e730 <clear@@Base+0xb610>
  40e718:	ldr	x9, [x21, #2648]
  40e71c:	mov	w1, w19
  40e720:	add	x8, x8, x9
  40e724:	ldurb	w0, [x8, #-1]
  40e728:	bl	4033d8 <clear@@Base+0x2b8>
  40e72c:	cbnz	w0, 40e768 <clear@@Base+0xb648>
  40e730:	mov	w0, w19
  40e734:	bl	40e4c8 <clear@@Base+0xb3a8>
  40e738:	add	w20, w0, w20
  40e73c:	b	40e768 <clear@@Base+0xb648>
  40e740:	mov	w20, #0xffffffff            	// #-1
  40e744:	b	40e768 <clear@@Base+0xb648>
  40e748:	mov	x0, x20
  40e74c:	bl	405004 <clear@@Base+0x1ee4>
  40e750:	cbnz	w0, 40e764 <clear@@Base+0xb644>
  40e754:	mov	x0, x21
  40e758:	mov	x1, x20
  40e75c:	bl	405108 <clear@@Base+0x1fe8>
  40e760:	cbz	w0, 40e6ac <clear@@Base+0xb58c>
  40e764:	mov	w20, wzr
  40e768:	mov	w0, w20
  40e76c:	ldp	x20, x19, [sp, #32]
  40e770:	ldp	x22, x21, [sp, #16]
  40e774:	ldp	x29, x30, [sp], #48
  40e778:	ret
  40e77c:	stp	x29, x30, [sp, #-80]!
  40e780:	stp	x22, x21, [sp, #48]
  40e784:	stp	x20, x19, [sp, #64]
  40e788:	mov	x22, x3
  40e78c:	mov	x19, x2
  40e790:	mov	w20, w1
  40e794:	ands	w8, w1, #0x3
  40e798:	mov	x21, x0
  40e79c:	str	x25, [sp, #16]
  40e7a0:	stp	x24, x23, [sp, #32]
  40e7a4:	mov	x29, sp
  40e7a8:	b.eq	40e7b4 <clear@@Base+0xb694>  // b.none
  40e7ac:	adrp	x9, 430000 <PC+0x7d0>
  40e7b0:	str	w8, [x9, #2680]
  40e7b4:	add	x1, x22, #0x1
  40e7b8:	add	x3, x29, #0x18
  40e7bc:	mov	x0, x22
  40e7c0:	mov	w2, wzr
  40e7c4:	bl	413958 <error@@Base+0x19d8>
  40e7c8:	cmp	w20, #0x10
  40e7cc:	b.eq	40e7f4 <clear@@Base+0xb6d4>  // b.none
  40e7d0:	cbz	w0, 40e7f4 <clear@@Base+0xb6d4>
  40e7d4:	adrp	x8, 434000 <PC+0x47d0>
  40e7d8:	ldr	x9, [x8, #480]
  40e7dc:	cmn	x9, #0x1
  40e7e0:	b.eq	40e7f0 <clear@@Base+0xb6d0>  // b.none
  40e7e4:	cmp	x9, x22
  40e7e8:	b.ge	40e7f0 <clear@@Base+0xb6d0>  // b.tcont
  40e7ec:	str	x22, [x8, #480]
  40e7f0:	orr	w20, w20, #0x40
  40e7f4:	adrp	x24, 434000 <PC+0x47d0>
  40e7f8:	ldr	w8, [x24, #600]
  40e7fc:	adrp	x23, 430000 <PC+0x7d0>
  40e800:	cmp	w8, #0x2
  40e804:	b.ne	40e880 <clear@@Base+0xb760>  // b.any
  40e808:	bl	40e9d4 <clear@@Base+0xb8b4>
  40e80c:	cbz	w0, 40e880 <clear@@Base+0xb760>
  40e810:	mov	x0, x21
  40e814:	bl	40d6c0 <clear@@Base+0xa5a0>
  40e818:	cbnz	w0, 40e898 <clear@@Base+0xb778>
  40e81c:	mov	x0, x21
  40e820:	bl	40d6fc <clear@@Base+0xa5dc>
  40e824:	cbnz	w0, 40e898 <clear@@Base+0xb778>
  40e828:	adrp	x19, 430000 <PC+0x7d0>
  40e82c:	ldr	x8, [x19, #2640]
  40e830:	ldrsw	x9, [x23, #2656]
  40e834:	add	x8, x8, x9
  40e838:	str	x8, [x29, #24]
  40e83c:	ldr	x2, [x19, #2640]
  40e840:	add	x0, x29, #0x18
  40e844:	mov	w1, #0xffffffff            	// #-1
  40e848:	bl	404f40 <clear@@Base+0x1e20>
  40e84c:	orr	x8, x0, #0x80
  40e850:	cmp	x8, #0x9b
  40e854:	b.eq	40e868 <clear@@Base+0xb748>  // b.none
  40e858:	ldr	x8, [x29, #24]
  40e85c:	ldr	x9, [x19, #2640]
  40e860:	cmp	x8, x9
  40e864:	b.hi	40e83c <clear@@Base+0xb71c>  // b.pmore
  40e868:	ldr	w8, [x29, #24]
  40e86c:	ldr	w9, [x19, #2640]
  40e870:	mov	w0, wzr
  40e874:	sub	w8, w8, w9
  40e878:	str	w8, [x23, #2656]
  40e87c:	b	40e9bc <clear@@Base+0xb89c>
  40e880:	orr	x8, x21, #0x80
  40e884:	cmp	x8, #0x9b
  40e888:	b.ne	40e8a4 <clear@@Base+0xb784>  // b.any
  40e88c:	ldr	w8, [x24, #600]
  40e890:	cmp	w8, #0x2
  40e894:	b.ne	40e8a4 <clear@@Base+0xb784>  // b.any
  40e898:	mov	w22, wzr
  40e89c:	mov	w20, #0x10                  	// #16
  40e8a0:	b	40e8d8 <clear@@Base+0xb7b8>
  40e8a4:	adrp	x8, 430000 <PC+0x7d0>
  40e8a8:	ldr	x2, [x8, #2640]
  40e8ac:	ldrsw	x8, [x23, #2656]
  40e8b0:	add	x0, x29, #0x18
  40e8b4:	mov	w1, #0xffffffff            	// #-1
  40e8b8:	add	x8, x2, x8
  40e8bc:	str	x8, [x29, #24]
  40e8c0:	bl	404f40 <clear@@Base+0x1e20>
  40e8c4:	mov	x2, x0
  40e8c8:	mov	x0, x21
  40e8cc:	mov	w1, w20
  40e8d0:	bl	40e648 <clear@@Base+0xb528>
  40e8d4:	mov	w22, w0
  40e8d8:	ldr	w8, [x24, #600]
  40e8dc:	adrp	x24, 430000 <PC+0x7d0>
  40e8e0:	cmp	w8, #0x1
  40e8e4:	b.eq	40e90c <clear@@Base+0xb7ec>  // b.none
  40e8e8:	ldr	w8, [x24, #2660]
  40e8ec:	mov	w0, w20
  40e8f0:	add	w25, w8, w22
  40e8f4:	bl	40e528 <clear@@Base+0xb408>
  40e8f8:	adrp	x8, 434000 <PC+0x47d0>
  40e8fc:	ldr	w8, [x8, #396]
  40e900:	add	w9, w25, w0
  40e904:	cmp	w9, w8
  40e908:	b.gt	40e950 <clear@@Base+0xb830>
  40e90c:	cbz	x19, 40e920 <clear@@Base+0xb800>
  40e910:	ldrb	w0, [x19]
  40e914:	bl	404ca0 <clear@@Base+0x1b80>
  40e918:	mov	w21, w0
  40e91c:	b	40e92c <clear@@Base+0xb80c>
  40e920:	strb	w21, [x29, #24]
  40e924:	mov	w21, #0x1                   	// #1
  40e928:	add	x19, x29, #0x18
  40e92c:	adrp	x9, 430000 <PC+0x7d0>
  40e930:	ldr	w8, [x23, #2656]
  40e934:	ldr	w9, [x9, #2104]
  40e938:	add	w8, w8, w21
  40e93c:	sub	w9, w9, #0x6
  40e940:	cmp	w8, w9
  40e944:	b.lt	40e958 <clear@@Base+0xb838>  // b.tstop
  40e948:	bl	40e1fc <clear@@Base+0xb0dc>
  40e94c:	cbz	w0, 40e958 <clear@@Base+0xb838>
  40e950:	mov	w0, #0x1                   	// #1
  40e954:	b	40e9bc <clear@@Base+0xb89c>
  40e958:	cmp	w22, #0x1
  40e95c:	b.lt	40e984 <clear@@Base+0xb864>  // b.tstop
  40e960:	adrp	x9, 430000 <PC+0x7d0>
  40e964:	ldr	w8, [x24, #2660]
  40e968:	ldr	w10, [x9, #2668]
  40e96c:	cmp	w8, w10
  40e970:	b.le	40e984 <clear@@Base+0xb864>
  40e974:	ldr	w10, [x23, #2656]
  40e978:	str	w8, [x9, #2668]
  40e97c:	adrp	x8, 430000 <PC+0x7d0>
  40e980:	str	w10, [x8, #2664]
  40e984:	cmp	w21, #0x1
  40e988:	b.lt	40e9ac <clear@@Base+0xb88c>  // b.tstop
  40e98c:	add	w21, w21, #0x1
  40e990:	ldrb	w0, [x19], #1
  40e994:	mov	w1, w20
  40e998:	mov	w2, wzr
  40e99c:	bl	40d20c <clear@@Base+0xa0ec>
  40e9a0:	sub	w21, w21, #0x1
  40e9a4:	cmp	w21, #0x1
  40e9a8:	b.gt	40e990 <clear@@Base+0xb870>
  40e9ac:	ldr	w8, [x24, #2660]
  40e9b0:	mov	w0, wzr
  40e9b4:	add	w8, w8, w22
  40e9b8:	str	w8, [x24, #2660]
  40e9bc:	ldp	x20, x19, [sp, #64]
  40e9c0:	ldp	x22, x21, [sp, #48]
  40e9c4:	ldp	x24, x23, [sp, #32]
  40e9c8:	ldr	x25, [sp, #16]
  40e9cc:	ldp	x29, x30, [sp], #80
  40e9d0:	ret
  40e9d4:	sub	sp, sp, #0x30
  40e9d8:	stp	x20, x19, [sp, #32]
  40e9dc:	adrp	x20, 430000 <PC+0x7d0>
  40e9e0:	adrp	x8, 430000 <PC+0x7d0>
  40e9e4:	ldr	x9, [x20, #2640]
  40e9e8:	ldrsw	x8, [x8, #2656]
  40e9ec:	stp	x29, x30, [sp, #16]
  40e9f0:	add	x29, sp, #0x10
  40e9f4:	add	x8, x9, x8
  40e9f8:	str	x8, [sp, #8]
  40e9fc:	b	40ea14 <clear@@Base+0xb8f4>
  40ea00:	bl	40d6fc <clear@@Base+0xa5dc>
  40ea04:	cmp	w0, #0x0
  40ea08:	cset	w8, ne  // ne = any
  40ea0c:	csel	w19, wzr, w19, eq  // eq = none
  40ea10:	tbz	w8, #0, 40ea50 <clear@@Base+0xb930>
  40ea14:	ldr	x8, [sp, #8]
  40ea18:	ldr	x2, [x20, #2640]
  40ea1c:	cmp	x8, x2
  40ea20:	b.ls	40ea4c <clear@@Base+0xb92c>  // b.plast
  40ea24:	add	x0, sp, #0x8
  40ea28:	mov	w1, #0xffffffff            	// #-1
  40ea2c:	bl	404f40 <clear@@Base+0x1e20>
  40ea30:	orr	x8, x0, #0x80
  40ea34:	cmp	x8, #0x9b
  40ea38:	b.ne	40ea00 <clear@@Base+0xb8e0>  // b.any
  40ea3c:	mov	w8, wzr
  40ea40:	mov	w19, #0x1                   	// #1
  40ea44:	tbnz	w8, #0, 40ea14 <clear@@Base+0xb8f4>
  40ea48:	b	40ea50 <clear@@Base+0xb930>
  40ea4c:	mov	w19, wzr
  40ea50:	mov	w0, w19
  40ea54:	ldp	x20, x19, [sp, #32]
  40ea58:	ldp	x29, x30, [sp, #16]
  40ea5c:	add	sp, sp, #0x30
  40ea60:	ret
  40ea64:	stp	x29, x30, [sp, #-80]!
  40ea68:	stp	x24, x23, [sp, #32]
  40ea6c:	stp	x22, x21, [sp, #48]
  40ea70:	adrp	x21, 430000 <PC+0x7d0>
  40ea74:	adrp	x22, 430000 <PC+0x7d0>
  40ea78:	adrp	x23, 430000 <PC+0x7d0>
  40ea7c:	ldr	x8, [x21, #2640]
  40ea80:	ldrsw	x9, [x22, #2656]
  40ea84:	ldrsw	x10, [x23, #2704]
  40ea88:	mov	x29, sp
  40ea8c:	add	x0, x29, #0x18
  40ea90:	add	x9, x8, x9
  40ea94:	add	x2, x8, x10
  40ea98:	mov	w1, #0xffffffff            	// #-1
  40ea9c:	str	x25, [sp, #16]
  40eaa0:	stp	x20, x19, [sp, #64]
  40eaa4:	str	x9, [x29, #24]
  40eaa8:	bl	404f40 <clear@@Base+0x1e20>
  40eaac:	mov	x19, x0
  40eab0:	adrp	x24, 430000 <PC+0x7d0>
  40eab4:	adrp	x25, 430000 <PC+0x7d0>
  40eab8:	ldrsw	x9, [x22, #2656]
  40eabc:	ldr	w8, [x23, #2704]
  40eac0:	mov	w0, wzr
  40eac4:	cmp	w9, w8
  40eac8:	b.le	40eb50 <clear@@Base+0xba30>
  40eacc:	ldr	w10, [x24, #2660]
  40ead0:	cmp	w10, w8
  40ead4:	b.le	40eb50 <clear@@Base+0xba30>
  40ead8:	ldr	x10, [x25, #2648]
  40eadc:	add	x9, x9, x10
  40eae0:	ldurb	w9, [x9, #-1]
  40eae4:	tst	w9, #0x30
  40eae8:	b.ne	40eb4c <clear@@Base+0xba2c>  // b.any
  40eaec:	ldr	w9, [x29, #24]
  40eaf0:	ldr	x10, [x21, #2640]
  40eaf4:	sxtw	x8, w8
  40eaf8:	add	x0, x29, #0x18
  40eafc:	mov	w1, #0xffffffff            	// #-1
  40eb00:	sub	w9, w9, w10
  40eb04:	add	x2, x10, x8
  40eb08:	str	w9, [x22, #2656]
  40eb0c:	bl	404f40 <clear@@Base+0x1e20>
  40eb10:	ldr	x8, [x25, #2648]
  40eb14:	ldrsw	x9, [x22, #2656]
  40eb18:	mov	x20, x0
  40eb1c:	mov	x0, x19
  40eb20:	mov	x2, x20
  40eb24:	ldrb	w1, [x8, x9]
  40eb28:	bl	40e648 <clear@@Base+0xb528>
  40eb2c:	ldr	w8, [x24, #2660]
  40eb30:	cmp	w0, #0x1
  40eb34:	mov	x19, x20
  40eb38:	sub	w8, w8, w0
  40eb3c:	str	w8, [x24, #2660]
  40eb40:	b.lt	40eab8 <clear@@Base+0xb998>  // b.tstop
  40eb44:	mov	w0, #0x1                   	// #1
  40eb48:	b	40eb50 <clear@@Base+0xba30>
  40eb4c:	mov	w0, wzr
  40eb50:	ldp	x20, x19, [sp, #64]
  40eb54:	ldp	x22, x21, [sp, #48]
  40eb58:	ldp	x24, x23, [sp, #32]
  40eb5c:	ldr	x25, [sp, #16]
  40eb60:	ldp	x29, x30, [sp], #80
  40eb64:	ret
  40eb68:	stp	x29, x30, [sp, #-64]!
  40eb6c:	adrp	x8, 430000 <PC+0x7d0>
  40eb70:	adrp	x9, 430000 <PC+0x7d0>
  40eb74:	stp	x22, x21, [sp, #32]
  40eb78:	adrp	x11, 430000 <PC+0x7d0>
  40eb7c:	ldr	w22, [x8, #2660]
  40eb80:	ldr	w8, [x9, #2672]
  40eb84:	adrp	x10, 42e000 <winch@@Base+0x193dc>
  40eb88:	ldr	w9, [x11, #2704]
  40eb8c:	ldr	w10, [x10, #2112]
  40eb90:	add	w8, w8, w22
  40eb94:	stp	x20, x19, [sp, #48]
  40eb98:	sub	w8, w8, w9
  40eb9c:	adrp	x9, 430000 <PC+0x7d0>
  40eba0:	mov	x19, x1
  40eba4:	mov	w20, w0
  40eba8:	cmp	w10, #0x2
  40ebac:	add	x9, x9, #0x83c
  40ebb0:	str	x23, [sp, #16]
  40ebb4:	mov	x29, sp
  40ebb8:	b.lt	40ec04 <clear@@Base+0xbae4>  // b.tstop
  40ebbc:	sub	w11, w10, #0x1
  40ebc0:	ldr	w11, [x9, w11, sxtw #2]
  40ebc4:	cmp	w8, w11
  40ebc8:	b.ge	40ec04 <clear@@Base+0xbae4>  // b.tcont
  40ebcc:	subs	w10, w10, #0x2
  40ebd0:	b.lt	40ebf4 <clear@@Base+0xbad4>  // b.tstop
  40ebd4:	sxtw	x10, w10
  40ebd8:	ldr	w11, [x9, x10, lsl #2]
  40ebdc:	cmp	w8, w11
  40ebe0:	b.ge	40ebf4 <clear@@Base+0xbad4>  // b.tcont
  40ebe4:	cmp	x10, #0x0
  40ebe8:	sub	x10, x10, #0x1
  40ebec:	b.gt	40ebd8 <clear@@Base+0xbab8>
  40ebf0:	mov	w10, #0xffffffff            	// #-1
  40ebf4:	add	x9, x9, w10, sxtw #2
  40ebf8:	ldr	w9, [x9, #4]
  40ebfc:	sub	w23, w9, w8
  40ec00:	b	40ec28 <clear@@Base+0xbb08>
  40ec04:	sub	w10, w10, #0x1
  40ec08:	adrp	x11, 42e000 <winch@@Base+0x193dc>
  40ec0c:	ldr	w9, [x9, w10, sxtw #2]
  40ec10:	ldr	w10, [x11, #2116]
  40ec14:	sub	w8, w8, w9
  40ec18:	sdiv	w9, w8, w10
  40ec1c:	neg	w8, w8
  40ec20:	madd	w8, w9, w10, w8
  40ec24:	add	w23, w10, w8
  40ec28:	mov	w0, #0x20                  	// #32
  40ec2c:	mov	w1, w20
  40ec30:	mov	x2, xzr
  40ec34:	bl	40e648 <clear@@Base+0xb528>
  40ec38:	mov	w21, w0
  40ec3c:	mov	w0, w20
  40ec40:	bl	40e528 <clear@@Base+0xb408>
  40ec44:	adrp	x9, 434000 <PC+0x47d0>
  40ec48:	add	w8, w22, w23
  40ec4c:	ldr	w9, [x9, #396]
  40ec50:	add	w8, w8, w21
  40ec54:	add	w8, w8, w0
  40ec58:	sub	w8, w8, #0x1
  40ec5c:	cmp	w8, w9
  40ec60:	b.le	40ec6c <clear@@Base+0xbb4c>
  40ec64:	mov	w0, #0x1                   	// #1
  40ec68:	b	40eca0 <clear@@Base+0xbb80>
  40ec6c:	adrp	x21, 416000 <winch@@Base+0x13dc>
  40ec70:	add	w22, w23, #0x1
  40ec74:	add	x21, x21, #0x91e
  40ec78:	mov	w0, #0x20                  	// #32
  40ec7c:	mov	w1, w20
  40ec80:	mov	x2, x21
  40ec84:	mov	x3, x19
  40ec88:	bl	40e77c <clear@@Base+0xb65c>
  40ec8c:	cbnz	w0, 40ec64 <clear@@Base+0xbb44>
  40ec90:	sub	w22, w22, #0x1
  40ec94:	cmp	w22, #0x1
  40ec98:	b.gt	40ec78 <clear@@Base+0xbb58>
  40ec9c:	mov	w0, wzr
  40eca0:	ldp	x20, x19, [sp, #48]
  40eca4:	ldp	x22, x21, [sp, #32]
  40eca8:	ldr	x23, [sp, #16]
  40ecac:	ldp	x29, x30, [sp], #64
  40ecb0:	ret
  40ecb4:	adrp	x8, 430000 <PC+0x7d0>
  40ecb8:	add	x8, x8, #0xab8
  40ecbc:	adrp	x9, 432000 <PC+0x27d0>
  40ecc0:	add	x9, x9, #0x9a8
  40ecc4:	mov	x10, x8
  40ecc8:	add	x11, x10, #0x28
  40eccc:	cmp	x11, x9
  40ecd0:	str	x11, [x10]
  40ecd4:	mov	x10, x11
  40ecd8:	b.cc	40ecc8 <clear@@Base+0xbba8>  // b.lo, b.ul, b.last
  40ecdc:	adrp	x9, 432000 <PC+0x27d0>
  40ece0:	mov	w10, #0x1f18                	// #7960
  40ece4:	adrp	x12, 432000 <PC+0x27d0>
  40ece8:	str	xzr, [x8, #7920]
  40ecec:	adrp	x11, 432000 <PC+0x27d0>
  40ecf0:	add	x12, x12, #0xa08
  40ecf4:	mov	w13, #0x1                   	// #1
  40ecf8:	str	x8, [x9, #2552]
  40ecfc:	add	x8, x8, x10
  40ed00:	stp	x12, x12, [x12]
  40ed04:	stp	xzr, xzr, [x12, #16]
  40ed08:	str	x8, [x11, #2560]
  40ed0c:	str	x13, [x12, #32]
  40ed10:	ret
  40ed14:	stp	x29, x30, [sp, #-48]!
  40ed18:	stp	x22, x21, [sp, #16]
  40ed1c:	adrp	x21, 432000 <PC+0x27d0>
  40ed20:	add	x21, x21, #0xa08
  40ed24:	stp	x20, x19, [sp, #32]
  40ed28:	ldr	x19, [x21]
  40ed2c:	mov	x29, sp
  40ed30:	cmp	x19, x21
  40ed34:	b.eq	40ed5c <clear@@Base+0xbc3c>  // b.none
  40ed38:	ldr	x8, [x19, #16]
  40ed3c:	cmp	x8, x1
  40ed40:	b.ge	40ed5c <clear@@Base+0xbc3c>  // b.tcont
  40ed44:	ldr	x8, [x19, #32]
  40ed48:	cmp	x8, x0
  40ed4c:	b.eq	40ee0c <clear@@Base+0xbcec>  // b.none
  40ed50:	ldr	x19, [x19]
  40ed54:	cmp	x19, x21
  40ed58:	b.ne	40ed38 <clear@@Base+0xbc18>  // b.any
  40ed5c:	adrp	x9, 432000 <PC+0x27d0>
  40ed60:	ldr	x8, [x9, #2552]
  40ed64:	ldr	x20, [x19, #8]
  40ed68:	adrp	x22, 432000 <PC+0x27d0>
  40ed6c:	cbz	x8, 40ed7c <clear@@Base+0xbc5c>
  40ed70:	ldr	x10, [x8]
  40ed74:	str	x10, [x9, #2552]
  40ed78:	b	40ed84 <clear@@Base+0xbc64>
  40ed7c:	ldr	x8, [x22, #2560]
  40ed80:	str	xzr, [x22, #2560]
  40ed84:	str	x0, [x8, #32]
  40ed88:	mov	x0, x8
  40ed8c:	stp	x19, x20, [x8]
  40ed90:	str	x1, [x8, #16]
  40ed94:	str	x8, [x19, #8]
  40ed98:	str	x8, [x20]
  40ed9c:	bl	40ee1c <clear@@Base+0xbcfc>
  40eda0:	mov	x0, x19
  40eda4:	bl	40ee1c <clear@@Base+0xbcfc>
  40eda8:	mov	x0, x20
  40edac:	bl	40ee1c <clear@@Base+0xbcfc>
  40edb0:	ldr	x8, [x22, #2560]
  40edb4:	cbnz	x8, 40ee0c <clear@@Base+0xbcec>
  40edb8:	ldr	x8, [x21]
  40edbc:	ldr	x9, [x8]
  40edc0:	cmp	x9, x21
  40edc4:	b.eq	40edf8 <clear@@Base+0xbcd8>  // b.none
  40edc8:	ldr	x9, [x8, #24]
  40edcc:	b	40ede0 <clear@@Base+0xbcc0>
  40edd0:	ldr	x8, [x8]
  40edd4:	ldr	x10, [x8]
  40edd8:	cmp	x10, x21
  40eddc:	b.eq	40edf8 <clear@@Base+0xbcd8>  // b.none
  40ede0:	ldr	x10, [x8, #24]
  40ede4:	cmp	x10, x9
  40ede8:	b.gt	40edd0 <clear@@Base+0xbcb0>
  40edec:	mov	x9, x10
  40edf0:	str	x8, [x22, #2560]
  40edf4:	b	40edd0 <clear@@Base+0xbcb0>
  40edf8:	ldr	x8, [x22, #2560]
  40edfc:	ldp	x10, x9, [x8]
  40ee00:	str	x9, [x10, #8]
  40ee04:	ldp	x9, x8, [x8]
  40ee08:	str	x9, [x8]
  40ee0c:	ldp	x20, x19, [sp, #32]
  40ee10:	ldp	x22, x21, [sp, #16]
  40ee14:	ldp	x29, x30, [sp], #48
  40ee18:	ret
  40ee1c:	adrp	x9, 432000 <PC+0x27d0>
  40ee20:	add	x9, x9, #0xa08
  40ee24:	cmp	x0, x9
  40ee28:	b.eq	40ee4c <clear@@Base+0xbd2c>  // b.none
  40ee2c:	ldr	x8, [x0]
  40ee30:	cmp	x8, x9
  40ee34:	b.eq	40ee4c <clear@@Base+0xbd2c>  // b.none
  40ee38:	ldr	x9, [x0, #8]
  40ee3c:	ldr	x8, [x8, #16]
  40ee40:	ldr	x9, [x9, #16]
  40ee44:	sub	x8, x8, x9
  40ee48:	str	x8, [x0, #24]
  40ee4c:	ret
  40ee50:	stp	x29, x30, [sp, #-48]!
  40ee54:	stp	x20, x19, [sp, #32]
  40ee58:	cmn	x0, #0x1
  40ee5c:	mov	x20, xzr
  40ee60:	stp	x22, x21, [sp, #16]
  40ee64:	mov	x29, sp
  40ee68:	b.eq	40efe8 <clear@@Base+0xbec8>  // b.none
  40ee6c:	adrp	x8, 434000 <PC+0x47d0>
  40ee70:	ldr	w8, [x8, #508]
  40ee74:	cbz	w8, 40efe8 <clear@@Base+0xbec8>
  40ee78:	mov	x19, x0
  40ee7c:	cmp	x0, #0x1
  40ee80:	b.lt	40eec4 <clear@@Base+0xbda4>  // b.tstop
  40ee84:	adrp	x8, 432000 <PC+0x27d0>
  40ee88:	add	x8, x8, #0xa08
  40ee8c:	ldr	x20, [x8]
  40ee90:	cmp	x20, x8
  40ee94:	cset	w21, eq  // eq = none
  40ee98:	b.eq	40eeb0 <clear@@Base+0xbd90>  // b.none
  40ee9c:	ldr	x9, [x20, #16]
  40eea0:	cmp	x9, x19
  40eea4:	b.ge	40eeb0 <clear@@Base+0xbd90>  // b.tcont
  40eea8:	ldr	x20, [x20]
  40eeac:	b	40ee90 <clear@@Base+0xbd70>
  40eeb0:	ldr	x8, [x20, #16]
  40eeb4:	cmp	x8, x19
  40eeb8:	b.ne	40eecc <clear@@Base+0xbdac>  // b.any
  40eebc:	ldr	x20, [x20, #32]
  40eec0:	b	40efe8 <clear@@Base+0xbec8>
  40eec4:	mov	w20, #0x1                   	// #1
  40eec8:	b	40efe8 <clear@@Base+0xbec8>
  40eecc:	bl	411a50 <clear@@Base+0xe930>
  40eed0:	adrp	x8, 432000 <PC+0x27d0>
  40eed4:	str	x0, [x8, #2608]
  40eed8:	tbnz	w21, #0, 40eef4 <clear@@Base+0xbdd4>
  40eedc:	ldp	x8, x0, [x20, #8]
  40eee0:	ldr	x8, [x8, #16]
  40eee4:	sub	x9, x0, x19
  40eee8:	sub	x8, x19, x8
  40eeec:	cmp	x8, x9
  40eef0:	b.ge	40ef74 <clear@@Base+0xbe54>  // b.tcont
  40eef4:	ldr	x20, [x20, #8]
  40eef8:	ldr	x0, [x20, #16]
  40eefc:	bl	403f3c <clear@@Base+0xe1c>
  40ef00:	cbnz	w0, 40efe4 <clear@@Base+0xbec4>
  40ef04:	adrp	x8, 432000 <PC+0x27d0>
  40ef08:	str	wzr, [x8, #2616]
  40ef0c:	ldr	x21, [x20, #16]
  40ef10:	ldr	x20, [x20, #32]
  40ef14:	cmp	x21, x19
  40ef18:	b.ge	40ef58 <clear@@Base+0xbe38>  // b.tcont
  40ef1c:	adrp	x22, 434000 <PC+0x47d0>
  40ef20:	mov	x0, x21
  40ef24:	mov	x1, xzr
  40ef28:	mov	x2, xzr
  40ef2c:	bl	40e110 <clear@@Base+0xaff0>
  40ef30:	ldrb	w8, [x22, #696]
  40ef34:	tst	w8, #0x3
  40ef38:	b.ne	40efe0 <clear@@Base+0xbec0>  // b.any
  40ef3c:	mov	x21, x0
  40ef40:	cmn	x0, #0x1
  40ef44:	b.eq	40efe4 <clear@@Base+0xbec4>  // b.none
  40ef48:	bl	40f03c <clear@@Base+0xbf1c>
  40ef4c:	cmp	x21, x19
  40ef50:	add	x20, x20, #0x1
  40ef54:	b.lt	40ef20 <clear@@Base+0xbe00>  // b.tstop
  40ef58:	mov	x0, x20
  40ef5c:	mov	x1, x21
  40ef60:	bl	40ed14 <clear@@Base+0xbbf4>
  40ef64:	cmp	x21, x19
  40ef68:	cset	w8, gt
  40ef6c:	sub	x0, x20, x8
  40ef70:	b	40efec <clear@@Base+0xbecc>
  40ef74:	bl	403f3c <clear@@Base+0xe1c>
  40ef78:	cbnz	w0, 40efe4 <clear@@Base+0xbec4>
  40ef7c:	adrp	x8, 432000 <PC+0x27d0>
  40ef80:	str	wzr, [x8, #2616]
  40ef84:	ldr	x21, [x20, #16]
  40ef88:	ldr	x20, [x20, #32]
  40ef8c:	cmp	x21, x19
  40ef90:	b.le	40efd0 <clear@@Base+0xbeb0>
  40ef94:	adrp	x22, 434000 <PC+0x47d0>
  40ef98:	mov	x0, x21
  40ef9c:	mov	x1, xzr
  40efa0:	mov	x2, xzr
  40efa4:	bl	40e2cc <clear@@Base+0xb1ac>
  40efa8:	ldrb	w8, [x22, #696]
  40efac:	tst	w8, #0x3
  40efb0:	b.ne	40efe0 <clear@@Base+0xbec0>  // b.any
  40efb4:	mov	x21, x0
  40efb8:	cmn	x0, #0x1
  40efbc:	b.eq	40efe4 <clear@@Base+0xbec4>  // b.none
  40efc0:	bl	40f03c <clear@@Base+0xbf1c>
  40efc4:	cmp	x21, x19
  40efc8:	sub	x20, x20, #0x1
  40efcc:	b.gt	40ef98 <clear@@Base+0xbe78>
  40efd0:	mov	x0, x20
  40efd4:	mov	x1, x21
  40efd8:	bl	40ed14 <clear@@Base+0xbbf4>
  40efdc:	b	40efe8 <clear@@Base+0xbec8>
  40efe0:	bl	40effc <clear@@Base+0xbedc>
  40efe4:	mov	x20, xzr
  40efe8:	mov	x0, x20
  40efec:	ldp	x20, x19, [sp, #32]
  40eff0:	ldp	x22, x21, [sp, #16]
  40eff4:	ldp	x29, x30, [sp], #48
  40eff8:	ret
  40effc:	stp	x29, x30, [sp, #-16]!
  40f000:	adrp	x8, 434000 <PC+0x47d0>
  40f004:	ldr	w9, [x8, #508]
  40f008:	mov	x29, sp
  40f00c:	cmp	w9, #0x2
  40f010:	b.ne	40f020 <clear@@Base+0xbf00>  // b.any
  40f014:	adrp	x9, 434000 <PC+0x47d0>
  40f018:	mov	w10, #0x1                   	// #1
  40f01c:	str	w10, [x9, #468]
  40f020:	adrp	x0, 419000 <winch@@Base+0x43dc>
  40f024:	add	x0, x0, #0xeb6
  40f028:	mov	x1, xzr
  40f02c:	str	wzr, [x8, #508]
  40f030:	bl	411f80 <error@@Base>
  40f034:	ldp	x29, x30, [sp], #16
  40f038:	ret
  40f03c:	stp	x29, x30, [sp, #-32]!
  40f040:	str	x19, [sp, #16]
  40f044:	adrp	x19, 432000 <PC+0x27d0>
  40f048:	ldr	w8, [x19, #2616]
  40f04c:	mov	x29, sp
  40f050:	tbnz	w8, #31, 40f08c <clear@@Base+0xbf6c>
  40f054:	add	w9, w8, #0x1
  40f058:	cmp	w8, #0x64
  40f05c:	str	w9, [x19, #2616]
  40f060:	b.lt	40f08c <clear@@Base+0xbf6c>  // b.tstop
  40f064:	str	wzr, [x19, #2616]
  40f068:	bl	411a50 <clear@@Base+0xe930>
  40f06c:	adrp	x8, 432000 <PC+0x27d0>
  40f070:	ldr	x8, [x8, #2608]
  40f074:	add	x8, x8, #0x2
  40f078:	cmp	x0, x8
  40f07c:	b.lt	40f08c <clear@@Base+0xbf6c>  // b.tstop
  40f080:	bl	40f2a4 <clear@@Base+0xc184>
  40f084:	mov	w8, #0xffffffff            	// #-1
  40f088:	str	w8, [x19, #2616]
  40f08c:	ldr	x19, [sp, #16]
  40f090:	ldp	x29, x30, [sp], #32
  40f094:	ret
  40f098:	stp	x29, x30, [sp, #-48]!
  40f09c:	cmp	x0, #0x2
  40f0a0:	stp	x22, x21, [sp, #16]
  40f0a4:	stp	x20, x19, [sp, #32]
  40f0a8:	mov	x29, sp
  40f0ac:	b.ge	40f0b8 <clear@@Base+0xbf98>  // b.tcont
  40f0b0:	mov	x0, xzr
  40f0b4:	b	40f1e8 <clear@@Base+0xc0c8>
  40f0b8:	adrp	x9, 432000 <PC+0x27d0>
  40f0bc:	add	x9, x9, #0xa08
  40f0c0:	ldr	x21, [x9]
  40f0c4:	mov	x19, x0
  40f0c8:	cmp	x21, x9
  40f0cc:	cset	w8, eq  // eq = none
  40f0d0:	b.eq	40f0e8 <clear@@Base+0xbfc8>  // b.none
  40f0d4:	ldr	x10, [x21, #32]
  40f0d8:	cmp	x10, x19
  40f0dc:	b.ge	40f0e8 <clear@@Base+0xbfc8>  // b.tcont
  40f0e0:	ldr	x21, [x21]
  40f0e4:	b	40f0c8 <clear@@Base+0xbfa8>
  40f0e8:	ldr	x9, [x21, #32]
  40f0ec:	subs	x9, x9, x19
  40f0f0:	b.ne	40f0fc <clear@@Base+0xbfdc>  // b.any
  40f0f4:	ldr	x0, [x21, #16]
  40f0f8:	b	40f1e8 <clear@@Base+0xc0c8>
  40f0fc:	tbnz	w8, #0, 40f114 <clear@@Base+0xbff4>
  40f100:	ldr	x8, [x21, #8]
  40f104:	ldr	x8, [x8, #32]
  40f108:	sub	x8, x19, x8
  40f10c:	cmp	x8, x9
  40f110:	b.ge	40f174 <clear@@Base+0xc054>  // b.tcont
  40f114:	ldr	x21, [x21, #8]
  40f118:	ldr	x0, [x21, #16]
  40f11c:	bl	403f3c <clear@@Base+0xe1c>
  40f120:	cbnz	w0, 40f180 <clear@@Base+0xc060>
  40f124:	ldr	x20, [x21, #32]
  40f128:	ldr	x21, [x21, #16]
  40f12c:	cmp	x20, x19
  40f130:	b.ge	40f1d8 <clear@@Base+0xc0b8>  // b.tcont
  40f134:	adrp	x22, 434000 <PC+0x47d0>
  40f138:	mov	x0, x21
  40f13c:	mov	x1, xzr
  40f140:	mov	x2, xzr
  40f144:	bl	40e110 <clear@@Base+0xaff0>
  40f148:	mov	x21, x0
  40f14c:	cmn	x0, #0x1
  40f150:	mov	x0, #0xffffffffffffffff    	// #-1
  40f154:	b.eq	40f1e8 <clear@@Base+0xc0c8>  // b.none
  40f158:	ldr	w8, [x22, #696]
  40f15c:	and	w8, w8, #0x3
  40f160:	cbnz	w8, 40f1e8 <clear@@Base+0xc0c8>
  40f164:	add	x20, x20, #0x1
  40f168:	cmp	x19, x20
  40f16c:	b.ne	40f138 <clear@@Base+0xc018>  // b.any
  40f170:	b	40f1d4 <clear@@Base+0xc0b4>
  40f174:	ldr	x0, [x21, #16]
  40f178:	bl	403f3c <clear@@Base+0xe1c>
  40f17c:	cbz	w0, 40f188 <clear@@Base+0xc068>
  40f180:	mov	x0, #0xffffffffffffffff    	// #-1
  40f184:	b	40f1e8 <clear@@Base+0xc0c8>
  40f188:	ldr	x20, [x21, #32]
  40f18c:	ldr	x21, [x21, #16]
  40f190:	cmp	x20, x19
  40f194:	b.le	40f1d8 <clear@@Base+0xc0b8>
  40f198:	adrp	x22, 434000 <PC+0x47d0>
  40f19c:	mov	x0, x21
  40f1a0:	mov	x1, xzr
  40f1a4:	mov	x2, xzr
  40f1a8:	bl	40e2cc <clear@@Base+0xb1ac>
  40f1ac:	mov	x21, x0
  40f1b0:	cmn	x0, #0x1
  40f1b4:	mov	x0, #0xffffffffffffffff    	// #-1
  40f1b8:	b.eq	40f1e8 <clear@@Base+0xc0c8>  // b.none
  40f1bc:	ldr	w8, [x22, #696]
  40f1c0:	and	w8, w8, #0x3
  40f1c4:	cbnz	w8, 40f1e8 <clear@@Base+0xc0c8>
  40f1c8:	sub	x20, x20, #0x1
  40f1cc:	cmp	x20, x19
  40f1d0:	b.gt	40f19c <clear@@Base+0xc07c>
  40f1d4:	mov	x20, x19
  40f1d8:	mov	x0, x20
  40f1dc:	mov	x1, x21
  40f1e0:	bl	40ed14 <clear@@Base+0xbbf4>
  40f1e4:	mov	x0, x21
  40f1e8:	ldp	x20, x19, [sp, #32]
  40f1ec:	ldp	x22, x21, [sp, #16]
  40f1f0:	ldp	x29, x30, [sp], #48
  40f1f4:	ret
  40f1f8:	stp	x29, x30, [sp, #-64]!
  40f1fc:	str	x23, [sp, #16]
  40f200:	stp	x22, x21, [sp, #32]
  40f204:	stp	x20, x19, [sp, #48]
  40f208:	mov	x29, sp
  40f20c:	mov	w21, w0
  40f210:	bl	412640 <error@@Base+0x6c0>
  40f214:	mov	x20, x0
  40f218:	bl	403c90 <clear@@Base+0xb70>
  40f21c:	cmn	x20, #0x1
  40f220:	mov	x19, x0
  40f224:	cset	w8, eq  // eq = none
  40f228:	b.ne	40f274 <clear@@Base+0xc154>  // b.any
  40f22c:	tbnz	w21, #31, 40f274 <clear@@Base+0xc154>
  40f230:	adrp	x23, 434000 <PC+0x47d0>
  40f234:	ldr	w9, [x23, #384]
  40f238:	cmp	w9, w21
  40f23c:	b.le	40f274 <clear@@Base+0xc154>
  40f240:	add	w22, w21, #0x1
  40f244:	mov	w0, w22
  40f248:	bl	412640 <error@@Base+0x6c0>
  40f24c:	cmn	x0, #0x1
  40f250:	mov	x20, x0
  40f254:	cset	w8, eq  // eq = none
  40f258:	b.ne	40f274 <clear@@Base+0xc154>  // b.any
  40f25c:	cmn	w21, #0x1
  40f260:	b.lt	40f274 <clear@@Base+0xc154>  // b.tstop
  40f264:	ldr	w9, [x23, #384]
  40f268:	cmp	w22, w9
  40f26c:	add	w22, w22, #0x1
  40f270:	b.lt	40f244 <clear@@Base+0xc124>  // b.tstop
  40f274:	cmp	w8, #0x0
  40f278:	csel	x20, x19, x20, ne  // ne = any
  40f27c:	mov	x0, x20
  40f280:	bl	40ee50 <clear@@Base+0xbd30>
  40f284:	cmp	x20, x19
  40f288:	ldp	x20, x19, [sp, #48]
  40f28c:	ldp	x22, x21, [sp, #32]
  40f290:	ldr	x23, [sp, #16]
  40f294:	cset	w8, eq  // eq = none
  40f298:	sub	x0, x0, x8
  40f29c:	ldp	x29, x30, [sp], #64
  40f2a0:	ret
  40f2a4:	stp	x29, x30, [sp, #-16]!
  40f2a8:	adrp	x0, 419000 <winch@@Base+0x43dc>
  40f2ac:	add	x0, x0, #0xece
  40f2b0:	mov	x1, xzr
  40f2b4:	mov	x29, sp
  40f2b8:	bl	412168 <error@@Base+0x1e8>
  40f2bc:	ldp	x29, x30, [sp], #16
  40f2c0:	ret
  40f2c4:	stp	x29, x30, [sp, #-80]!
  40f2c8:	stp	x26, x25, [sp, #16]
  40f2cc:	stp	x24, x23, [sp, #32]
  40f2d0:	stp	x22, x21, [sp, #48]
  40f2d4:	stp	x20, x19, [sp, #64]
  40f2d8:	ldrb	w8, [x0]
  40f2dc:	mov	x21, x0
  40f2e0:	mov	x19, x1
  40f2e4:	mov	x29, sp
  40f2e8:	cmp	w8, #0x2d
  40f2ec:	b.ne	40f2f8 <clear@@Base+0xc1d8>  // b.any
  40f2f0:	add	x21, x21, #0x1
  40f2f4:	b	40f31c <clear@@Base+0xc1fc>
  40f2f8:	bl	403174 <clear@@Base+0x54>
  40f2fc:	adrp	x0, 416000 <winch@@Base+0x13dc>
  40f300:	add	x0, x0, #0x871
  40f304:	bl	411d0c <clear@@Base+0xebec>
  40f308:	mov	x0, x21
  40f30c:	bl	411d0c <clear@@Base+0xebec>
  40f310:	adrp	x0, 41a000 <winch@@Base+0x53dc>
  40f314:	add	x0, x0, #0x180
  40f318:	bl	411d0c <clear@@Base+0xebec>
  40f31c:	bl	40a324 <clear@@Base+0x7204>
  40f320:	mov	x20, x0
  40f324:	mov	x0, xzr
  40f328:	bl	409ef4 <clear@@Base+0x6dd4>
  40f32c:	bl	402f44 <setlocale@plt+0x1284>
  40f330:	bl	411c94 <clear@@Base+0xeb74>
  40f334:	mov	w0, wzr
  40f338:	bl	4022e4 <setlocale@plt+0x624>
  40f33c:	mov	w0, wzr
  40f340:	bl	414c64 <winch@@Base+0x40>
  40f344:	mov	w0, wzr
  40f348:	bl	401860 <dup@plt>
  40f34c:	mov	w22, w0
  40f350:	mov	w0, wzr
  40f354:	bl	401ac0 <close@plt>
  40f358:	adrp	x0, 419000 <winch@@Base+0x43dc>
  40f35c:	add	x0, x0, #0xee7
  40f360:	mov	w1, wzr
  40f364:	bl	4019b0 <open@plt>
  40f368:	tbz	w0, #31, 40f374 <clear@@Base+0xc254>
  40f36c:	mov	w0, w22
  40f370:	bl	401860 <dup@plt>
  40f374:	adrp	x0, 416000 <winch@@Base+0x13dc>
  40f378:	add	x0, x0, #0xcbc
  40f37c:	bl	40944c <clear@@Base+0x632c>
  40f380:	cbz	x0, 40f40c <clear@@Base+0xc2ec>
  40f384:	ldrb	w8, [x0]
  40f388:	mov	x23, x0
  40f38c:	cbz	w8, 40f40c <clear@@Base+0xc2ec>
  40f390:	ldrb	w8, [x21]
  40f394:	cbz	w8, 40f424 <clear@@Base+0xc304>
  40f398:	mov	x0, x21
  40f39c:	bl	40aac4 <clear@@Base+0x79a4>
  40f3a0:	cbz	x0, 40f40c <clear@@Base+0xc2ec>
  40f3a4:	mov	x25, x0
  40f3a8:	mov	x0, x23
  40f3ac:	bl	401830 <strlen@plt>
  40f3b0:	mov	x24, x0
  40f3b4:	mov	x0, x25
  40f3b8:	bl	401830 <strlen@plt>
  40f3bc:	add	w8, w0, w24
  40f3c0:	add	w26, w8, #0x5
  40f3c4:	mov	w1, #0x1                   	// #1
  40f3c8:	mov	w0, w26
  40f3cc:	bl	402208 <setlocale@plt+0x548>
  40f3d0:	mov	x24, x0
  40f3d4:	sxtw	x26, w26
  40f3d8:	bl	40b8c0 <clear@@Base+0x87a0>
  40f3dc:	adrp	x2, 416000 <winch@@Base+0x13dc>
  40f3e0:	mov	x4, x0
  40f3e4:	add	x2, x2, #0xcc2
  40f3e8:	mov	x0, x24
  40f3ec:	mov	x1, x26
  40f3f0:	mov	x3, x23
  40f3f4:	mov	x5, x25
  40f3f8:	bl	401900 <snprintf@plt>
  40f3fc:	mov	x0, x25
  40f400:	bl	401b20 <free@plt>
  40f404:	cbnz	x24, 40f448 <clear@@Base+0xc328>
  40f408:	b	40f414 <clear@@Base+0xc2f4>
  40f40c:	mov	x24, xzr
  40f410:	cbnz	x24, 40f448 <clear@@Base+0xc328>
  40f414:	ldrb	w8, [x21]
  40f418:	cbz	w8, 40f438 <clear@@Base+0xc318>
  40f41c:	mov	x0, x21
  40f420:	b	40f440 <clear@@Base+0xc320>
  40f424:	mov	x0, x23
  40f428:	bl	40215c <setlocale@plt+0x49c>
  40f42c:	mov	x24, x0
  40f430:	cbnz	x24, 40f448 <clear@@Base+0xc328>
  40f434:	b	40f414 <clear@@Base+0xc2f4>
  40f438:	adrp	x0, 41b000 <winch@@Base+0x63dc>
  40f43c:	add	x0, x0, #0xef
  40f440:	bl	40215c <setlocale@plt+0x49c>
  40f444:	mov	x24, x0
  40f448:	mov	x0, x24
  40f44c:	bl	401aa0 <system@plt>
  40f450:	mov	x0, x24
  40f454:	bl	401b20 <free@plt>
  40f458:	mov	w0, wzr
  40f45c:	bl	401ac0 <close@plt>
  40f460:	mov	w0, w22
  40f464:	bl	401860 <dup@plt>
  40f468:	mov	w0, w22
  40f46c:	bl	401ac0 <close@plt>
  40f470:	mov	w0, #0x1                   	// #1
  40f474:	mov	w21, #0x1                   	// #1
  40f478:	bl	414c64 <winch@@Base+0x40>
  40f47c:	mov	w0, #0x1                   	// #1
  40f480:	bl	4022e4 <setlocale@plt+0x624>
  40f484:	cbz	x19, 40f4ac <clear@@Base+0xc38c>
  40f488:	mov	x0, x19
  40f48c:	bl	411d0c <clear@@Base+0xebec>
  40f490:	adrp	x0, 419000 <winch@@Base+0x43dc>
  40f494:	add	x0, x0, #0xef0
  40f498:	bl	411d0c <clear@@Base+0xebec>
  40f49c:	bl	411f38 <clear@@Base+0xee18>
  40f4a0:	mov	w0, #0xa                   	// #10
  40f4a4:	bl	411c2c <clear@@Base+0xeb0c>
  40f4a8:	bl	411c94 <clear@@Base+0xeb74>
  40f4ac:	bl	402e4c <setlocale@plt+0x118c>
  40f4b0:	adrp	x8, 434000 <PC+0x47d0>
  40f4b4:	mov	x0, x20
  40f4b8:	str	w21, [x8, #468]
  40f4bc:	bl	40a454 <clear@@Base+0x7334>
  40f4c0:	mov	w0, wzr
  40f4c4:	bl	414c24 <winch@@Base>
  40f4c8:	ldp	x20, x19, [sp, #64]
  40f4cc:	ldp	x22, x21, [sp, #48]
  40f4d0:	ldp	x24, x23, [sp, #32]
  40f4d4:	ldp	x26, x25, [sp, #16]
  40f4d8:	ldp	x29, x30, [sp], #80
  40f4dc:	ret
  40f4e0:	stp	x29, x30, [sp, #-48]!
  40f4e4:	stp	x22, x21, [sp, #16]
  40f4e8:	stp	x20, x19, [sp, #32]
  40f4ec:	mov	x29, sp
  40f4f0:	mov	x19, x1
  40f4f4:	mov	w22, w0
  40f4f8:	bl	40fafc <clear@@Base+0xc9dc>
  40f4fc:	cmn	x0, #0x1
  40f500:	b.eq	40f564 <clear@@Base+0xc444>  // b.none
  40f504:	mov	x20, x0
  40f508:	mov	w0, wzr
  40f50c:	bl	412640 <error@@Base+0x6c0>
  40f510:	cmn	x0, #0x1
  40f514:	csel	x21, xzr, x0, eq  // eq = none
  40f518:	mov	w0, #0xffffffff            	// #-1
  40f51c:	bl	412640 <error@@Base+0x6c0>
  40f520:	cmp	w22, #0x2e
  40f524:	mov	x2, x0
  40f528:	b.ne	40f538 <clear@@Base+0xc418>  // b.any
  40f52c:	mov	x0, x19
  40f530:	mov	x1, x21
  40f534:	b	40f560 <clear@@Base+0xc440>
  40f538:	cmp	x20, x21
  40f53c:	b.le	40f558 <clear@@Base+0xc438>
  40f540:	cmn	x2, #0x1
  40f544:	b.eq	40f52c <clear@@Base+0xc40c>  // b.none
  40f548:	mov	x0, x19
  40f54c:	mov	x1, x21
  40f550:	mov	x2, x20
  40f554:	b	40f560 <clear@@Base+0xc440>
  40f558:	mov	x0, x19
  40f55c:	mov	x1, x20
  40f560:	bl	40f574 <clear@@Base+0xc454>
  40f564:	ldp	x20, x19, [sp, #32]
  40f568:	ldp	x22, x21, [sp, #16]
  40f56c:	ldp	x29, x30, [sp], #48
  40f570:	ret
  40f574:	stp	x29, x30, [sp, #-48]!
  40f578:	stp	x22, x21, [sp, #16]
  40f57c:	mov	x22, x0
  40f580:	mov	x0, x1
  40f584:	stp	x20, x19, [sp, #32]
  40f588:	mov	x29, sp
  40f58c:	mov	x20, x2
  40f590:	mov	x21, x1
  40f594:	bl	403f3c <clear@@Base+0xe1c>
  40f598:	cbz	w0, 40f5b4 <clear@@Base+0xc494>
  40f59c:	adrp	x0, 419000 <winch@@Base+0x43dc>
  40f5a0:	add	x0, x0, #0xf01
  40f5a4:	mov	x1, xzr
  40f5a8:	bl	411f80 <error@@Base>
  40f5ac:	mov	w0, #0xffffffff            	// #-1
  40f5b0:	b	40f6c0 <clear@@Base+0xc5a0>
  40f5b4:	adrp	x1, 416000 <winch@@Base+0x13dc>
  40f5b8:	add	x1, x1, #0x161
  40f5bc:	mov	x0, x22
  40f5c0:	bl	4019c0 <popen@plt>
  40f5c4:	cbz	x0, 40f6d0 <clear@@Base+0xc5b0>
  40f5c8:	mov	x19, x0
  40f5cc:	bl	403174 <clear@@Base+0x54>
  40f5d0:	adrp	x0, 416000 <winch@@Base+0x13dc>
  40f5d4:	add	x0, x0, #0x871
  40f5d8:	bl	411d0c <clear@@Base+0xebec>
  40f5dc:	mov	x0, x22
  40f5e0:	bl	411d0c <clear@@Base+0xebec>
  40f5e4:	adrp	x0, 41a000 <winch@@Base+0x53dc>
  40f5e8:	add	x0, x0, #0x180
  40f5ec:	bl	411d0c <clear@@Base+0xebec>
  40f5f0:	bl	402f44 <setlocale@plt+0x1284>
  40f5f4:	bl	411c94 <clear@@Base+0xeb74>
  40f5f8:	mov	w0, wzr
  40f5fc:	bl	4022e4 <setlocale@plt+0x624>
  40f600:	mov	w0, wzr
  40f604:	bl	414c64 <winch@@Base+0x40>
  40f608:	mov	w0, #0xd                   	// #13
  40f60c:	mov	w1, #0x1                   	// #1
  40f610:	bl	401930 <signal@plt>
  40f614:	mov	w22, #0xffffffff            	// #-1
  40f618:	cmn	x20, #0x1
  40f61c:	b.eq	40f62c <clear@@Base+0xc50c>  // b.none
  40f620:	cmp	x21, x20
  40f624:	b.gt	40f650 <clear@@Base+0xc530>
  40f628:	add	x21, x21, #0x1
  40f62c:	bl	403de4 <clear@@Base+0xcc4>
  40f630:	mov	w22, w0
  40f634:	cmn	w0, #0x1
  40f638:	b.eq	40f650 <clear@@Base+0xc530>  // b.none
  40f63c:	mov	w0, w22
  40f640:	mov	x1, x19
  40f644:	bl	4018c0 <putc@plt>
  40f648:	cmn	w0, #0x1
  40f64c:	b.ne	40f618 <clear@@Base+0xc4f8>  // b.any
  40f650:	cmn	w22, #0x1
  40f654:	b.eq	40f680 <clear@@Base+0xc560>  // b.none
  40f658:	cmp	w22, #0xa
  40f65c:	b.eq	40f680 <clear@@Base+0xc560>  // b.none
  40f660:	bl	403de4 <clear@@Base+0xcc4>
  40f664:	cmn	w0, #0x1
  40f668:	b.eq	40f680 <clear@@Base+0xc560>  // b.none
  40f66c:	mov	x1, x19
  40f670:	mov	w22, w0
  40f674:	bl	4018c0 <putc@plt>
  40f678:	cmn	w0, #0x1
  40f67c:	b.ne	40f650 <clear@@Base+0xc530>  // b.any
  40f680:	mov	x0, x19
  40f684:	bl	401c30 <pclose@plt>
  40f688:	mov	w0, #0xd                   	// #13
  40f68c:	mov	x1, xzr
  40f690:	bl	401930 <signal@plt>
  40f694:	mov	w0, #0x1                   	// #1
  40f698:	mov	w19, #0x1                   	// #1
  40f69c:	bl	414c64 <winch@@Base+0x40>
  40f6a0:	mov	w0, #0x1                   	// #1
  40f6a4:	bl	4022e4 <setlocale@plt+0x624>
  40f6a8:	bl	402e4c <setlocale@plt+0x118c>
  40f6ac:	adrp	x8, 434000 <PC+0x47d0>
  40f6b0:	mov	w0, wzr
  40f6b4:	str	w19, [x8, #468]
  40f6b8:	bl	414c24 <winch@@Base>
  40f6bc:	mov	w0, wzr
  40f6c0:	ldp	x20, x19, [sp, #32]
  40f6c4:	ldp	x22, x21, [sp, #16]
  40f6c8:	ldp	x29, x30, [sp], #48
  40f6cc:	ret
  40f6d0:	adrp	x0, 419000 <winch@@Base+0x43dc>
  40f6d4:	add	x0, x0, #0xf1f
  40f6d8:	b	40f5a4 <clear@@Base+0xc484>
  40f6dc:	stp	x29, x30, [sp, #-48]!
  40f6e0:	adrp	x0, 432000 <PC+0x27d0>
  40f6e4:	stp	x22, x21, [sp, #16]
  40f6e8:	stp	x20, x19, [sp, #32]
  40f6ec:	mov	x19, xzr
  40f6f0:	add	x0, x0, #0xa48
  40f6f4:	mov	w20, #0x27                  	// #39
  40f6f8:	mov	w21, #0x61                  	// #97
  40f6fc:	mov	x29, sp
  40f700:	b	40f738 <clear@@Base+0xc618>
  40f704:	cmp	x19, #0x1a
  40f708:	csel	w8, w21, w20, cc  // cc = lo, ul, last
  40f70c:	add	w8, w8, w19
  40f710:	mov	x22, x0
  40f714:	mov	x2, #0xffffffffffffffff    	// #-1
  40f718:	mov	w3, #0xffffffff            	// #-1
  40f71c:	mov	x1, xzr
  40f720:	strb	w8, [x22], #40
  40f724:	bl	40f768 <clear@@Base+0xc648>
  40f728:	add	x19, x19, #0x1
  40f72c:	cmp	x19, #0x36
  40f730:	mov	x0, x22
  40f734:	b.eq	40f758 <clear@@Base+0xc638>  // b.none
  40f738:	cmp	w19, #0x34
  40f73c:	b.eq	40f750 <clear@@Base+0xc630>  // b.none
  40f740:	cmp	w19, #0x35
  40f744:	b.ne	40f704 <clear@@Base+0xc5e4>  // b.any
  40f748:	mov	w8, #0x27                  	// #39
  40f74c:	b	40f710 <clear@@Base+0xc5f0>
  40f750:	mov	w8, #0x23                  	// #35
  40f754:	b	40f710 <clear@@Base+0xc5f0>
  40f758:	ldp	x20, x19, [sp, #32]
  40f75c:	ldp	x22, x21, [sp, #16]
  40f760:	ldp	x29, x30, [sp], #48
  40f764:	ret
  40f768:	stp	xzr, x2, [x0, #16]
  40f76c:	str	w3, [x0, #32]
  40f770:	str	x1, [x0, #8]
  40f774:	ret
  40f778:	stp	x29, x30, [sp, #-16]!
  40f77c:	mov	x29, sp
  40f780:	bl	40f794 <clear@@Base+0xc674>
  40f784:	cmp	x0, #0x0
  40f788:	cset	w0, eq  // eq = none
  40f78c:	ldp	x29, x30, [sp], #16
  40f790:	ret
  40f794:	stp	x29, x30, [sp, #-32]!
  40f798:	cmp	w0, #0x2d
  40f79c:	stp	x20, x19, [sp, #16]
  40f7a0:	mov	x29, sp
  40f7a4:	b.gt	40f7c4 <clear@@Base+0xc6a4>
  40f7a8:	cmp	w0, #0x24
  40f7ac:	b.eq	40f7f4 <clear@@Base+0xc6d4>  // b.none
  40f7b0:	cmp	w0, #0x27
  40f7b4:	b.ne	40f834 <clear@@Base+0xc714>  // b.any
  40f7b8:	adrp	x19, 433000 <PC+0x37d0>
  40f7bc:	add	x19, x19, #0x290
  40f7c0:	b	40f890 <clear@@Base+0xc770>
  40f7c4:	cmp	w0, #0x2e
  40f7c8:	b.eq	40f808 <clear@@Base+0xc6e8>  // b.none
  40f7cc:	cmp	w0, #0x5e
  40f7d0:	b.ne	40f834 <clear@@Base+0xc714>  // b.any
  40f7d4:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  40f7d8:	ldr	x1, [x8, #2112]
  40f7dc:	adrp	x19, 433000 <PC+0x37d0>
  40f7e0:	add	x19, x19, #0x2b8
  40f7e4:	mov	x0, x19
  40f7e8:	mov	x2, xzr
  40f7ec:	mov	w3, wzr
  40f7f0:	b	40f88c <clear@@Base+0xc76c>
  40f7f4:	bl	404070 <clear@@Base+0xf50>
  40f7f8:	cbz	w0, 40f864 <clear@@Base+0xc744>
  40f7fc:	adrp	x0, 419000 <winch@@Base+0x43dc>
  40f800:	add	x0, x0, #0xda8
  40f804:	b	40f854 <clear@@Base+0xc734>
  40f808:	adrp	x19, 433000 <PC+0x37d0>
  40f80c:	add	x19, x19, #0x2b8
  40f810:	add	x0, x19, #0x18
  40f814:	mov	w1, wzr
  40f818:	bl	412824 <error@@Base+0x8a4>
  40f81c:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  40f820:	ldr	x2, [x19, #24]
  40f824:	ldr	x1, [x8, #2112]
  40f828:	ldr	w3, [x19, #32]
  40f82c:	mov	x0, x19
  40f830:	b	40f88c <clear@@Base+0xc76c>
  40f834:	bl	40f910 <clear@@Base+0xc7f0>
  40f838:	mov	x19, x0
  40f83c:	cbz	x0, 40f890 <clear@@Base+0xc770>
  40f840:	ldr	x8, [x19, #24]
  40f844:	cmn	x8, #0x1
  40f848:	b.ne	40f890 <clear@@Base+0xc770>  // b.any
  40f84c:	adrp	x0, 419000 <winch@@Base+0x43dc>
  40f850:	add	x0, x0, #0xf5a
  40f854:	mov	x1, xzr
  40f858:	bl	411f80 <error@@Base>
  40f85c:	mov	x19, xzr
  40f860:	b	40f890 <clear@@Base+0xc770>
  40f864:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  40f868:	ldr	x20, [x8, #2112]
  40f86c:	bl	403cdc <clear@@Base+0xbbc>
  40f870:	adrp	x8, 434000 <PC+0x47d0>
  40f874:	ldr	w3, [x8, #384]
  40f878:	adrp	x19, 433000 <PC+0x37d0>
  40f87c:	add	x19, x19, #0x2b8
  40f880:	mov	x2, x0
  40f884:	mov	x0, x19
  40f888:	mov	x1, x20
  40f88c:	bl	40f768 <clear@@Base+0xc648>
  40f890:	mov	x0, x19
  40f894:	ldp	x20, x19, [sp, #16]
  40f898:	ldp	x29, x30, [sp], #32
  40f89c:	ret
  40f8a0:	sub	sp, sp, #0x30
  40f8a4:	stp	x29, x30, [sp, #16]
  40f8a8:	stp	x20, x19, [sp, #32]
  40f8ac:	add	x29, sp, #0x10
  40f8b0:	mov	w20, w1
  40f8b4:	bl	40f910 <clear@@Base+0xc7f0>
  40f8b8:	cbz	x0, 40f900 <clear@@Base+0xc7e0>
  40f8bc:	mov	x19, x0
  40f8c0:	mov	x0, sp
  40f8c4:	mov	w1, w20
  40f8c8:	bl	412824 <error@@Base+0x8a4>
  40f8cc:	ldr	x2, [sp]
  40f8d0:	cmn	x2, #0x1
  40f8d4:	b.eq	40f8fc <clear@@Base+0xc7dc>  // b.none
  40f8d8:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  40f8dc:	ldr	x1, [x8, #2112]
  40f8e0:	ldr	w3, [sp, #8]
  40f8e4:	mov	x0, x19
  40f8e8:	bl	40f768 <clear@@Base+0xc648>
  40f8ec:	adrp	x8, 432000 <PC+0x27d0>
  40f8f0:	mov	w9, #0x1                   	// #1
  40f8f4:	str	w9, [x8, #2624]
  40f8f8:	b	40f900 <clear@@Base+0xc7e0>
  40f8fc:	bl	4030d8 <setlocale@plt+0x1418>
  40f900:	ldp	x20, x19, [sp, #32]
  40f904:	ldp	x29, x30, [sp, #16]
  40f908:	add	sp, sp, #0x30
  40f90c:	ret
  40f910:	sub	w8, w0, #0x61
  40f914:	cmp	w8, #0x19
  40f918:	b.hi	40f930 <clear@@Base+0xc810>  // b.pmore
  40f91c:	adrp	x9, 432000 <PC+0x27d0>
  40f920:	add	x9, x9, #0xa48
  40f924:	mov	w10, #0x28                  	// #40
  40f928:	smaddl	x0, w8, w10, x9
  40f92c:	ret
  40f930:	sub	w8, w0, #0x41
  40f934:	cmp	w8, #0x19
  40f938:	b.hi	40f954 <clear@@Base+0xc834>  // b.pmore
  40f93c:	adrp	x8, 432000 <PC+0x27d0>
  40f940:	add	x8, x8, #0xa48
  40f944:	mov	w9, #0x28                  	// #40
  40f948:	smaddl	x8, w0, w9, x8
  40f94c:	sub	x0, x8, #0x618
  40f950:	ret
  40f954:	cmp	w0, #0x23
  40f958:	b.ne	40f968 <clear@@Base+0xc848>  // b.any
  40f95c:	adrp	x0, 433000 <PC+0x37d0>
  40f960:	add	x0, x0, #0x268
  40f964:	ret
  40f968:	stp	x29, x30, [sp, #-16]!
  40f96c:	adrp	x0, 419000 <winch@@Base+0x43dc>
  40f970:	add	x0, x0, #0xf67
  40f974:	mov	x1, xzr
  40f978:	mov	x29, sp
  40f97c:	bl	411f80 <error@@Base>
  40f980:	mov	x0, xzr
  40f984:	ldp	x29, x30, [sp], #16
  40f988:	ret
  40f98c:	stp	x29, x30, [sp, #-16]!
  40f990:	mov	x29, sp
  40f994:	bl	40f910 <clear@@Base+0xc7f0>
  40f998:	cbz	x0, 40f9bc <clear@@Base+0xc89c>
  40f99c:	ldr	x8, [x0, #24]
  40f9a0:	cmn	x8, #0x1
  40f9a4:	b.eq	40f9c4 <clear@@Base+0xc8a4>  // b.none
  40f9a8:	mov	x8, #0xffffffffffffffff    	// #-1
  40f9ac:	adrp	x9, 432000 <PC+0x27d0>
  40f9b0:	mov	w10, #0x1                   	// #1
  40f9b4:	str	x8, [x0, #24]
  40f9b8:	str	w10, [x9, #2624]
  40f9bc:	ldp	x29, x30, [sp], #16
  40f9c0:	ret
  40f9c4:	bl	4030d8 <setlocale@plt+0x1418>
  40f9c8:	ldp	x29, x30, [sp], #16
  40f9cc:	ret
  40f9d0:	sub	sp, sp, #0x20
  40f9d4:	stp	x29, x30, [sp, #16]
  40f9d8:	add	x29, sp, #0x10
  40f9dc:	bl	4045a0 <clear@@Base+0x1480>
  40f9e0:	tbnz	w0, #3, 40fa14 <clear@@Base+0xc8f4>
  40f9e4:	mov	x0, sp
  40f9e8:	mov	w1, wzr
  40f9ec:	bl	412824 <error@@Base+0x8a4>
  40f9f0:	ldr	x2, [sp]
  40f9f4:	cmn	x2, #0x1
  40f9f8:	b.eq	40fa14 <clear@@Base+0xc8f4>  // b.none
  40f9fc:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  40fa00:	ldr	x1, [x8, #2112]
  40fa04:	ldr	w3, [sp, #8]
  40fa08:	adrp	x0, 433000 <PC+0x37d0>
  40fa0c:	add	x0, x0, #0x290
  40fa10:	bl	40f768 <clear@@Base+0xc648>
  40fa14:	ldp	x29, x30, [sp, #16]
  40fa18:	add	sp, sp, #0x20
  40fa1c:	ret
  40fa20:	stp	x29, x30, [sp, #-32]!
  40fa24:	stp	x20, x19, [sp, #16]
  40fa28:	mov	x29, sp
  40fa2c:	bl	40f794 <clear@@Base+0xc674>
  40fa30:	cbz	x0, 40faa8 <clear@@Base+0xc988>
  40fa34:	adrp	x8, 433000 <PC+0x37d0>
  40fa38:	add	x8, x8, #0x290
  40fa3c:	mov	x19, x0
  40fa40:	cmp	x0, x8
  40fa44:	adrp	x20, 42f000 <winch@@Base+0x1a3dc>
  40fa48:	b.ne	40fa74 <clear@@Base+0xc954>  // b.any
  40fa4c:	ldr	x8, [x8, #24]
  40fa50:	cmn	x8, #0x1
  40fa54:	b.ne	40fa74 <clear@@Base+0xc954>  // b.any
  40fa58:	adrp	x8, 434000 <PC+0x47d0>
  40fa5c:	ldr	x1, [x20, #2112]
  40fa60:	ldr	w3, [x8, #564]
  40fa64:	adrp	x0, 433000 <PC+0x37d0>
  40fa68:	add	x0, x0, #0x290
  40fa6c:	mov	x2, xzr
  40fa70:	bl	40f768 <clear@@Base+0xc648>
  40fa74:	mov	x0, x19
  40fa78:	bl	40fab4 <clear@@Base+0xc994>
  40fa7c:	ldr	x0, [x19, #8]
  40fa80:	ldr	x8, [x20, #2112]
  40fa84:	ldr	x20, [x19, #24]
  40fa88:	ldr	w19, [x19, #32]
  40fa8c:	cmp	x0, x8
  40fa90:	b.eq	40fa9c <clear@@Base+0xc97c>  // b.none
  40fa94:	bl	409ef4 <clear@@Base+0x6dd4>
  40fa98:	cbnz	w0, 40faa8 <clear@@Base+0xc988>
  40fa9c:	mov	x0, x20
  40faa0:	mov	w1, w19
  40faa4:	bl	40cb04 <clear@@Base+0x99e4>
  40faa8:	ldp	x20, x19, [sp, #16]
  40faac:	ldp	x29, x30, [sp], #32
  40fab0:	ret
  40fab4:	stp	x29, x30, [sp, #-32]!
  40fab8:	stp	x20, x19, [sp, #16]
  40fabc:	ldr	x8, [x0, #8]
  40fac0:	mov	x29, sp
  40fac4:	cbnz	x8, 40faf0 <clear@@Base+0xc9d0>
  40fac8:	ldr	x20, [x0, #16]
  40facc:	mov	x19, x0
  40fad0:	mov	x0, xzr
  40fad4:	bl	40c118 <clear@@Base+0x8ff8>
  40fad8:	mov	x1, x0
  40fadc:	mov	x0, x20
  40fae0:	bl	40c144 <clear@@Base+0x9024>
  40fae4:	mov	x1, x0
  40fae8:	mov	x0, x19
  40faec:	bl	40fc8c <clear@@Base+0xcb6c>
  40faf0:	ldp	x20, x19, [sp, #16]
  40faf4:	ldp	x29, x30, [sp], #32
  40faf8:	ret
  40fafc:	stp	x29, x30, [sp, #-16]!
  40fb00:	mov	x29, sp
  40fb04:	bl	40f794 <clear@@Base+0xc674>
  40fb08:	cbz	x0, 40fb30 <clear@@Base+0xca10>
  40fb0c:	adrp	x9, 42f000 <winch@@Base+0x1a3dc>
  40fb10:	ldr	x8, [x0, #8]
  40fb14:	ldr	x9, [x9, #2112]
  40fb18:	cmp	x8, x9
  40fb1c:	b.eq	40fb3c <clear@@Base+0xca1c>  // b.none
  40fb20:	adrp	x0, 419000 <winch@@Base+0x43dc>
  40fb24:	add	x0, x0, #0xf32
  40fb28:	mov	x1, xzr
  40fb2c:	bl	411f80 <error@@Base>
  40fb30:	mov	x0, #0xffffffffffffffff    	// #-1
  40fb34:	ldp	x29, x30, [sp], #16
  40fb38:	ret
  40fb3c:	ldr	x0, [x0, #24]
  40fb40:	ldp	x29, x30, [sp], #16
  40fb44:	ret
  40fb48:	adrp	x9, 42f000 <winch@@Base+0x1a3dc>
  40fb4c:	ldr	x9, [x9, #2112]
  40fb50:	adrp	x10, 432000 <PC+0x27d0>
  40fb54:	mov	x8, xzr
  40fb58:	add	x10, x10, #0xa60
  40fb5c:	b	40fb70 <clear@@Base+0xca50>
  40fb60:	add	x8, x8, #0x1
  40fb64:	cmp	x8, #0x35
  40fb68:	add	x10, x10, #0x28
  40fb6c:	b.eq	40fb98 <clear@@Base+0xca78>  // b.none
  40fb70:	ldur	x11, [x10, #-16]
  40fb74:	cmp	x11, x9
  40fb78:	b.ne	40fb60 <clear@@Base+0xca40>  // b.any
  40fb7c:	ldr	x11, [x10]
  40fb80:	cmp	x11, x0
  40fb84:	b.ne	40fb60 <clear@@Base+0xca40>  // b.any
  40fb88:	cmp	w8, #0x19
  40fb8c:	b.hi	40fba0 <clear@@Base+0xca80>  // b.pmore
  40fb90:	add	w0, w8, #0x61
  40fb94:	ret
  40fb98:	mov	w0, wzr
  40fb9c:	ret
  40fba0:	cmp	w8, #0x33
  40fba4:	b.hi	40fbb0 <clear@@Base+0xca90>  // b.pmore
  40fba8:	add	w0, w8, #0x27
  40fbac:	ret
  40fbb0:	mov	w0, #0x23                  	// #35
  40fbb4:	ret
  40fbb8:	adrp	x9, 432000 <PC+0x27d0>
  40fbbc:	mov	x8, xzr
  40fbc0:	add	x9, x9, #0xa48
  40fbc4:	mov	x10, #0xffffffffffffffff    	// #-1
  40fbc8:	b	40fbd8 <clear@@Base+0xcab8>
  40fbcc:	add	x8, x8, #0x28
  40fbd0:	cmp	x8, #0x870
  40fbd4:	b.eq	40fbf0 <clear@@Base+0xcad0>  // b.none
  40fbd8:	add	x11, x9, x8
  40fbdc:	ldr	x12, [x11, #8]
  40fbe0:	cmp	x12, x0
  40fbe4:	b.ne	40fbcc <clear@@Base+0xcaac>  // b.any
  40fbe8:	str	x10, [x11, #24]
  40fbec:	b	40fbcc <clear@@Base+0xcaac>
  40fbf0:	ret
  40fbf4:	stp	x29, x30, [sp, #-64]!
  40fbf8:	stp	x24, x23, [sp, #16]
  40fbfc:	stp	x22, x21, [sp, #32]
  40fc00:	stp	x20, x19, [sp, #48]
  40fc04:	mov	x29, sp
  40fc08:	mov	x19, x0
  40fc0c:	bl	40c294 <clear@@Base+0x9174>
  40fc10:	bl	40b408 <clear@@Base+0x82e8>
  40fc14:	adrp	x24, 432000 <PC+0x27d0>
  40fc18:	mov	x20, x0
  40fc1c:	mov	x23, xzr
  40fc20:	add	x24, x24, #0xa48
  40fc24:	b	40fc3c <clear@@Base+0xcb1c>
  40fc28:	mov	x0, x22
  40fc2c:	bl	401b20 <free@plt>
  40fc30:	add	x23, x23, #0x28
  40fc34:	cmp	x23, #0x870
  40fc38:	b.eq	40fc70 <clear@@Base+0xcb50>  // b.none
  40fc3c:	add	x21, x24, x23
  40fc40:	ldr	x0, [x21, #16]
  40fc44:	cbz	x0, 40fc30 <clear@@Base+0xcb10>
  40fc48:	bl	40b408 <clear@@Base+0x82e8>
  40fc4c:	mov	x22, x0
  40fc50:	mov	x0, x20
  40fc54:	mov	x1, x22
  40fc58:	bl	401b00 <strcmp@plt>
  40fc5c:	cbnz	w0, 40fc28 <clear@@Base+0xcb08>
  40fc60:	mov	x0, x21
  40fc64:	mov	x1, x19
  40fc68:	bl	40fc8c <clear@@Base+0xcb6c>
  40fc6c:	b	40fc28 <clear@@Base+0xcb08>
  40fc70:	mov	x0, x20
  40fc74:	bl	401b20 <free@plt>
  40fc78:	ldp	x20, x19, [sp, #48]
  40fc7c:	ldp	x22, x21, [sp, #32]
  40fc80:	ldp	x24, x23, [sp, #16]
  40fc84:	ldp	x29, x30, [sp], #64
  40fc88:	ret
  40fc8c:	stp	x29, x30, [sp, #-32]!
  40fc90:	str	x19, [sp, #16]
  40fc94:	mov	x19, x0
  40fc98:	ldr	x0, [x0, #16]
  40fc9c:	mov	x29, sp
  40fca0:	str	x1, [x19, #8]
  40fca4:	bl	401b20 <free@plt>
  40fca8:	str	xzr, [x19, #16]
  40fcac:	ldr	x19, [sp, #16]
  40fcb0:	ldp	x29, x30, [sp], #32
  40fcb4:	ret
  40fcb8:	sub	sp, sp, #0x60
  40fcbc:	adrp	x8, 434000 <PC+0x47d0>
  40fcc0:	ldr	w8, [x8, #548]
  40fcc4:	stp	x29, x30, [sp, #32]
  40fcc8:	stp	x24, x23, [sp, #48]
  40fccc:	stp	x22, x21, [sp, #64]
  40fcd0:	stp	x20, x19, [sp, #80]
  40fcd4:	add	x29, sp, #0x20
  40fcd8:	cbz	w8, 40fd88 <clear@@Base+0xcc68>
  40fcdc:	mov	x2, x1
  40fce0:	adrp	x1, 419000 <winch@@Base+0x43dc>
  40fce4:	add	x1, x1, #0xf56
  40fce8:	mov	x19, x0
  40fcec:	bl	401c80 <fprintf@plt>
  40fcf0:	adrp	x24, 432000 <PC+0x27d0>
  40fcf4:	adrp	x20, 415000 <winch@@Base+0x3dc>
  40fcf8:	adrp	x21, 419000 <winch@@Base+0x43dc>
  40fcfc:	mov	x23, xzr
  40fd00:	add	x24, x24, #0xa48
  40fd04:	add	x20, x20, #0xd5e
  40fd08:	add	x21, x21, #0xf4b
  40fd0c:	b	40fd24 <clear@@Base+0xcc04>
  40fd10:	mov	x0, x22
  40fd14:	bl	401b20 <free@plt>
  40fd18:	add	x23, x23, #0x28
  40fd1c:	cmp	x23, #0x848
  40fd20:	b.eq	40fd88 <clear@@Base+0xcc68>  // b.none
  40fd24:	add	x22, x24, x23
  40fd28:	ldr	x0, [x22, #24]
  40fd2c:	cmn	x0, #0x1
  40fd30:	b.eq	40fd18 <clear@@Base+0xcbf8>  // b.none
  40fd34:	add	x1, sp, #0x8
  40fd38:	bl	411d40 <clear@@Base+0xec20>
  40fd3c:	ldr	x0, [x22, #16]
  40fd40:	cbnz	x0, 40fd50 <clear@@Base+0xcc30>
  40fd44:	add	x8, x24, x23
  40fd48:	ldr	x0, [x8, #8]
  40fd4c:	bl	40c294 <clear@@Base+0x9174>
  40fd50:	bl	40b408 <clear@@Base+0x82e8>
  40fd54:	mov	x1, x20
  40fd58:	mov	x22, x0
  40fd5c:	bl	401b00 <strcmp@plt>
  40fd60:	cbz	w0, 40fd10 <clear@@Base+0xcbf0>
  40fd64:	add	x8, x24, x23
  40fd68:	ldrb	w2, [x8]
  40fd6c:	ldr	w3, [x8, #32]
  40fd70:	add	x4, sp, #0x8
  40fd74:	mov	x0, x19
  40fd78:	mov	x1, x21
  40fd7c:	mov	x5, x22
  40fd80:	bl	401c80 <fprintf@plt>
  40fd84:	b	40fd10 <clear@@Base+0xcbf0>
  40fd88:	ldp	x20, x19, [sp, #80]
  40fd8c:	ldp	x22, x21, [sp, #64]
  40fd90:	ldp	x24, x23, [sp, #48]
  40fd94:	ldp	x29, x30, [sp, #32]
  40fd98:	add	sp, sp, #0x60
  40fd9c:	ret
  40fda0:	sub	sp, sp, #0x30
  40fda4:	add	x8, x0, #0x1
  40fda8:	stp	x29, x30, [sp, #16]
  40fdac:	stp	x20, x19, [sp, #32]
  40fdb0:	str	x8, [sp, #8]
  40fdb4:	ldrb	w8, [x0]
  40fdb8:	add	x29, sp, #0x10
  40fdbc:	cmp	w8, #0x6d
  40fdc0:	b.ne	40feac <clear@@Base+0xcd8c>  // b.any
  40fdc4:	ldr	x8, [sp, #8]
  40fdc8:	mov	x9, x8
  40fdcc:	ldrb	w10, [x9], #1
  40fdd0:	cmp	w10, #0x20
  40fdd4:	str	x9, [sp, #8]
  40fdd8:	b.eq	40fdc4 <clear@@Base+0xcca4>  // b.none
  40fddc:	ldrb	w0, [x8]
  40fde0:	bl	40f910 <clear@@Base+0xc7f0>
  40fde4:	cbz	x0, 40feac <clear@@Base+0xcd8c>
  40fde8:	mov	x19, x0
  40fdec:	ldr	x0, [sp, #8]
  40fdf0:	ldrb	w8, [x0]
  40fdf4:	cmp	w8, #0x20
  40fdf8:	b.ne	40fe14 <clear@@Base+0xccf4>  // b.any
  40fdfc:	add	x8, x0, #0x1
  40fe00:	str	x8, [sp, #8]
  40fe04:	ldrb	w9, [x8], #1
  40fe08:	cmp	w9, #0x20
  40fe0c:	b.eq	40fe00 <clear@@Base+0xcce0>  // b.none
  40fe10:	sub	x0, x8, #0x1
  40fe14:	add	x1, sp, #0x8
  40fe18:	bl	411f00 <clear@@Base+0xede0>
  40fe1c:	mov	w8, w0
  40fe20:	ldr	x0, [sp, #8]
  40fe24:	adrp	x9, 434000 <PC+0x47d0>
  40fe28:	ldr	w9, [x9, #384]
  40fe2c:	cmp	w8, #0x1
  40fe30:	ldrb	w10, [x0]
  40fe34:	csinc	w8, w8, wzr, gt
  40fe38:	cmp	w8, w9
  40fe3c:	csel	w20, w9, w8, gt
  40fe40:	cmp	w10, #0x20
  40fe44:	b.ne	40fe60 <clear@@Base+0xcd40>  // b.any
  40fe48:	add	x8, x0, #0x1
  40fe4c:	str	x8, [sp, #8]
  40fe50:	ldrb	w9, [x8], #1
  40fe54:	cmp	w9, #0x20
  40fe58:	b.eq	40fe4c <clear@@Base+0xcd2c>  // b.none
  40fe5c:	sub	x0, x8, #0x1
  40fe60:	add	x1, sp, #0x8
  40fe64:	bl	411ec4 <clear@@Base+0xeda4>
  40fe68:	ldr	x8, [sp, #8]
  40fe6c:	mov	x2, x0
  40fe70:	ldrb	w9, [x8]
  40fe74:	cmp	w9, #0x20
  40fe78:	b.ne	40fe90 <clear@@Base+0xcd70>  // b.any
  40fe7c:	add	x8, x8, #0x1
  40fe80:	str	x8, [sp, #8]
  40fe84:	ldrb	w9, [x8], #1
  40fe88:	cmp	w9, #0x20
  40fe8c:	b.eq	40fe80 <clear@@Base+0xcd60>  // b.none
  40fe90:	mov	x0, x19
  40fe94:	mov	x1, xzr
  40fe98:	mov	w3, w20
  40fe9c:	bl	40f768 <clear@@Base+0xc648>
  40fea0:	ldr	x0, [sp, #8]
  40fea4:	bl	40215c <setlocale@plt+0x49c>
  40fea8:	str	x0, [x19, #16]
  40feac:	ldp	x20, x19, [sp, #32]
  40feb0:	ldp	x29, x30, [sp, #16]
  40feb4:	add	sp, sp, #0x30
  40feb8:	ret
  40febc:	sub	sp, sp, #0x30
  40fec0:	adrp	x8, 434000 <PC+0x47d0>
  40fec4:	ldr	w8, [x8, #340]
  40fec8:	stp	x29, x30, [sp, #16]
  40fecc:	stp	x20, x19, [sp, #32]
  40fed0:	add	x29, sp, #0x10
  40fed4:	cbz	w8, 40fef8 <clear@@Base+0xcdd8>
  40fed8:	adrp	x0, 419000 <winch@@Base+0x43dc>
  40fedc:	add	x0, x0, #0xfb6
  40fee0:	mov	x1, xzr
  40fee4:	bl	411f80 <error@@Base>
  40fee8:	ldp	x20, x19, [sp, #32]
  40feec:	ldp	x29, x30, [sp, #16]
  40fef0:	add	sp, sp, #0x30
  40fef4:	ret
  40fef8:	mov	x19, x1
  40fefc:	cmp	w0, #0x2
  40ff00:	b.eq	40ff24 <clear@@Base+0xce04>  // b.none
  40ff04:	cmp	w0, #0x1
  40ff08:	b.eq	40ff44 <clear@@Base+0xce24>  // b.none
  40ff0c:	cbnz	w0, 40fee8 <clear@@Base+0xcdc8>
  40ff10:	mov	x0, x19
  40ff14:	bl	40215c <setlocale@plt+0x49c>
  40ff18:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  40ff1c:	str	x0, [x8, #2136]
  40ff20:	b	40fee8 <clear@@Base+0xcdc8>
  40ff24:	bl	4045a0 <clear@@Base+0x1480>
  40ff28:	tbnz	w0, #0, 40ff6c <clear@@Base+0xce4c>
  40ff2c:	adrp	x8, 42c000 <winch@@Base+0x173dc>
  40ff30:	ldr	w8, [x8, #632]
  40ff34:	tbnz	w8, #31, 40ff84 <clear@@Base+0xce64>
  40ff38:	adrp	x0, 419000 <winch@@Base+0x43dc>
  40ff3c:	add	x0, x0, #0xfec
  40ff40:	b	40fee0 <clear@@Base+0xcdc0>
  40ff44:	adrp	x8, 42c000 <winch@@Base+0x173dc>
  40ff48:	ldr	w8, [x8, #632]
  40ff4c:	tbnz	w8, #31, 40ff78 <clear@@Base+0xce58>
  40ff50:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  40ff54:	ldr	x8, [x8, #2136]
  40ff58:	adrp	x0, 41a000 <winch@@Base+0x53dc>
  40ff5c:	add	x0, x0, #0x13
  40ff60:	add	x1, sp, #0x8
  40ff64:	str	x8, [sp, #8]
  40ff68:	b	40fee4 <clear@@Base+0xcdc4>
  40ff6c:	adrp	x0, 419000 <winch@@Base+0x43dc>
  40ff70:	add	x0, x0, #0xfd8
  40ff74:	b	40fee0 <clear@@Base+0xcdc0>
  40ff78:	adrp	x0, 41a000 <winch@@Base+0x53dc>
  40ff7c:	add	x0, x0, #0x7
  40ff80:	b	40fee0 <clear@@Base+0xcdc0>
  40ff84:	mov	x0, x19
  40ff88:	bl	402240 <setlocale@plt+0x580>
  40ff8c:	adrp	x20, 42f000 <winch@@Base+0x1a3dc>
  40ff90:	ldr	x8, [x20, #2136]
  40ff94:	mov	x19, x0
  40ff98:	cbz	x8, 40ffa4 <clear@@Base+0xce84>
  40ff9c:	mov	x0, x8
  40ffa0:	bl	401b20 <free@plt>
  40ffa4:	mov	x0, x19
  40ffa8:	bl	40af4c <clear@@Base+0x7e2c>
  40ffac:	mov	x19, x0
  40ffb0:	bl	40a98c <clear@@Base+0x786c>
  40ffb4:	str	x0, [x20, #2136]
  40ffb8:	mov	x0, x19
  40ffbc:	bl	401b20 <free@plt>
  40ffc0:	ldr	x0, [x20, #2136]
  40ffc4:	bl	40a4d0 <clear@@Base+0x73b0>
  40ffc8:	bl	403e58 <clear@@Base+0xd38>
  40ffcc:	b	40fee8 <clear@@Base+0xcdc8>
  40ffd0:	stp	x29, x30, [sp, #-16]!
  40ffd4:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  40ffd8:	mov	w9, #0x1                   	// #1
  40ffdc:	mov	x29, sp
  40ffe0:	str	w9, [x8, #2132]
  40ffe4:	bl	40febc <clear@@Base+0xcd9c>
  40ffe8:	ldp	x29, x30, [sp], #16
  40ffec:	ret
  40fff0:	sub	sp, sp, #0x40
  40fff4:	stp	x29, x30, [sp, #32]
  40fff8:	add	x29, sp, #0x20
  40fffc:	cmp	w0, #0x2
  410000:	str	x19, [sp, #48]
  410004:	str	x1, [x29, #24]
  410008:	b.eq	410018 <clear@@Base+0xcef8>  // b.none
  41000c:	cmp	w0, #0x1
  410010:	b.eq	410060 <clear@@Base+0xcf40>  // b.none
  410014:	cbnz	w0, 410124 <clear@@Base+0xd004>
  410018:	ldrb	w8, [x1]
  41001c:	cmp	w8, #0x2e
  410020:	b.ne	4100d4 <clear@@Base+0xcfb4>  // b.any
  410024:	add	x8, x1, #0x1
  410028:	adrp	x1, 41a000 <winch@@Base+0x53dc>
  41002c:	add	x1, x1, #0x21
  410030:	add	x0, x29, #0x18
  410034:	add	x2, sp, #0x8
  410038:	str	x8, [x29, #24]
  41003c:	bl	41148c <clear@@Base+0xe36c>
  410040:	ldr	w8, [sp, #8]
  410044:	adrp	x9, 42e000 <winch@@Base+0x193dc>
  410048:	str	x0, [x9, #2120]
  41004c:	cbz	w8, 410100 <clear@@Base+0xcfe0>
  410050:	adrp	x0, 41a000 <winch@@Base+0x53dc>
  410054:	add	x0, x0, #0x23
  410058:	mov	x1, xzr
  41005c:	b	410120 <clear@@Base+0xd000>
  410060:	adrp	x8, 42e000 <winch@@Base+0x193dc>
  410064:	ldr	x2, [x8, #2120]
  410068:	tbnz	x2, #63, 410108 <clear@@Base+0xcfe8>
  41006c:	adrp	x1, 41a000 <winch@@Base+0x53dc>
  410070:	add	x1, x1, #0x6f
  410074:	add	x0, sp, #0x8
  410078:	add	x19, sp, #0x8
  41007c:	bl	4018b0 <sprintf@plt>
  410080:	add	x0, sp, #0x8
  410084:	bl	401830 <strlen@plt>
  410088:	lsl	x11, x0, #32
  41008c:	sxtw	x9, w0
  410090:	sub	x8, x19, #0x1
  410094:	mov	x10, #0xffffffff00000000    	// #-4294967296
  410098:	cmp	x9, #0x3
  41009c:	mov	x12, x11
  4100a0:	b.lt	4100b8 <clear@@Base+0xcf98>  // b.tstop
  4100a4:	ldrb	w11, [x8, x9]
  4100a8:	sub	x9, x9, #0x1
  4100ac:	cmp	w11, #0x30
  4100b0:	add	x11, x12, x10
  4100b4:	b.eq	410098 <clear@@Base+0xcf78>  // b.none
  4100b8:	adrp	x0, 41a000 <winch@@Base+0x53dc>
  4100bc:	asr	x8, x12, #32
  4100c0:	add	x9, sp, #0x8
  4100c4:	add	x0, x0, #0x76
  4100c8:	strb	wzr, [x9, x8]
  4100cc:	stur	x9, [x29, #-8]
  4100d0:	b	41011c <clear@@Base+0xcffc>
  4100d4:	adrp	x1, 41a000 <winch@@Base+0x53dc>
  4100d8:	add	x1, x1, #0x21
  4100dc:	add	x0, x29, #0x18
  4100e0:	add	x2, sp, #0x8
  4100e4:	bl	411014 <clear@@Base+0xdef4>
  4100e8:	ldr	w8, [sp, #8]
  4100ec:	cbz	w8, 410134 <clear@@Base+0xd014>
  4100f0:	adrp	x0, 41a000 <winch@@Base+0x53dc>
  4100f4:	add	x0, x0, #0x39
  4100f8:	mov	x1, xzr
  4100fc:	b	410120 <clear@@Base+0xd000>
  410100:	bl	41014c <clear@@Base+0xd02c>
  410104:	b	410124 <clear@@Base+0xd004>
  410108:	adrp	x8, 434000 <PC+0x47d0>
  41010c:	ldr	w8, [x8, #564]
  410110:	adrp	x0, 41a000 <winch@@Base+0x53dc>
  410114:	add	x0, x0, #0x4d
  410118:	stur	w8, [x29, #-8]
  41011c:	sub	x1, x29, #0x8
  410120:	bl	411f80 <error@@Base>
  410124:	ldr	x19, [sp, #48]
  410128:	ldp	x29, x30, [sp, #32]
  41012c:	add	sp, sp, #0x40
  410130:	ret
  410134:	adrp	x8, 434000 <PC+0x47d0>
  410138:	adrp	x9, 42e000 <winch@@Base+0x193dc>
  41013c:	mov	x10, #0xffffffffffffffff    	// #-1
  410140:	str	w0, [x8, #564]
  410144:	str	x10, [x9, #2120]
  410148:	b	410124 <clear@@Base+0xd004>
  41014c:	adrp	x8, 42e000 <winch@@Base+0x193dc>
  410150:	ldr	x8, [x8, #2120]
  410154:	tbnz	x8, #63, 41018c <clear@@Base+0xd06c>
  410158:	adrp	x9, 434000 <PC+0x47d0>
  41015c:	ldrsw	x9, [x9, #384]
  410160:	mov	x10, #0x34db                	// #13531
  410164:	movk	x10, #0xd7b6, lsl #16
  410168:	movk	x10, #0xde82, lsl #32
  41016c:	movk	x10, #0x431b, lsl #48
  410170:	mul	x8, x8, x9
  410174:	smulh	x8, x8, x10
  410178:	lsr	x9, x8, #63
  41017c:	lsr	x8, x8, #18
  410180:	add	w8, w8, w9
  410184:	adrp	x9, 434000 <PC+0x47d0>
  410188:	str	w8, [x9, #564]
  41018c:	ret
  410190:	sub	sp, sp, #0x40
  410194:	stp	x29, x30, [sp, #32]
  410198:	add	x29, sp, #0x20
  41019c:	cmp	w0, #0x2
  4101a0:	str	x19, [sp, #48]
  4101a4:	str	x1, [x29, #24]
  4101a8:	b.eq	4101b8 <clear@@Base+0xd098>  // b.none
  4101ac:	cmp	w0, #0x1
  4101b0:	b.eq	410200 <clear@@Base+0xd0e0>  // b.none
  4101b4:	cbnz	w0, 4102c4 <clear@@Base+0xd1a4>
  4101b8:	ldrb	w8, [x1]
  4101bc:	cmp	w8, #0x2e
  4101c0:	b.ne	410274 <clear@@Base+0xd154>  // b.any
  4101c4:	add	x8, x1, #0x1
  4101c8:	adrp	x1, 41a000 <winch@@Base+0x53dc>
  4101cc:	add	x1, x1, #0x9c
  4101d0:	add	x0, x29, #0x18
  4101d4:	add	x2, sp, #0x8
  4101d8:	str	x8, [x29, #24]
  4101dc:	bl	41148c <clear@@Base+0xe36c>
  4101e0:	ldr	w8, [sp, #8]
  4101e4:	adrp	x9, 42e000 <winch@@Base+0x193dc>
  4101e8:	str	x0, [x9, #2128]
  4101ec:	cbz	w8, 4102a0 <clear@@Base+0xd180>
  4101f0:	adrp	x0, 41a000 <winch@@Base+0x53dc>
  4101f4:	add	x0, x0, #0x9e
  4101f8:	mov	x1, xzr
  4101fc:	b	4102c0 <clear@@Base+0xd1a0>
  410200:	adrp	x8, 42e000 <winch@@Base+0x193dc>
  410204:	ldr	x2, [x8, #2128]
  410208:	tbnz	x2, #63, 4102a8 <clear@@Base+0xd188>
  41020c:	adrp	x1, 41a000 <winch@@Base+0x53dc>
  410210:	add	x1, x1, #0x6f
  410214:	add	x0, sp, #0x8
  410218:	add	x19, sp, #0x8
  41021c:	bl	4018b0 <sprintf@plt>
  410220:	add	x0, sp, #0x8
  410224:	bl	401830 <strlen@plt>
  410228:	lsl	x11, x0, #32
  41022c:	sxtw	x9, w0
  410230:	sub	x8, x19, #0x1
  410234:	mov	x10, #0xffffffff00000000    	// #-4294967296
  410238:	cmp	x9, #0x3
  41023c:	mov	x12, x11
  410240:	b.lt	410258 <clear@@Base+0xd138>  // b.tstop
  410244:	ldrb	w11, [x8, x9]
  410248:	sub	x9, x9, #0x1
  41024c:	cmp	w11, #0x30
  410250:	add	x11, x12, x10
  410254:	b.eq	410238 <clear@@Base+0xd118>  // b.none
  410258:	adrp	x0, 41a000 <winch@@Base+0x53dc>
  41025c:	asr	x8, x12, #32
  410260:	add	x9, sp, #0x8
  410264:	add	x0, x0, #0xe8
  410268:	strb	wzr, [x9, x8]
  41026c:	stur	x9, [x29, #-8]
  410270:	b	4102bc <clear@@Base+0xd19c>
  410274:	adrp	x1, 41a000 <winch@@Base+0x53dc>
  410278:	add	x1, x1, #0x9c
  41027c:	add	x0, x29, #0x18
  410280:	add	x2, sp, #0x8
  410284:	bl	411014 <clear@@Base+0xdef4>
  410288:	ldr	w8, [sp, #8]
  41028c:	cbz	w8, 4102d4 <clear@@Base+0xd1b4>
  410290:	adrp	x0, 41a000 <winch@@Base+0x53dc>
  410294:	add	x0, x0, #0xb6
  410298:	mov	x1, xzr
  41029c:	b	4102c0 <clear@@Base+0xd1a0>
  4102a0:	bl	4102ec <clear@@Base+0xd1cc>
  4102a4:	b	4102c4 <clear@@Base+0xd1a4>
  4102a8:	adrp	x8, 434000 <PC+0x47d0>
  4102ac:	ldr	w8, [x8, #540]
  4102b0:	adrp	x0, 41a000 <winch@@Base+0x53dc>
  4102b4:	add	x0, x0, #0xcc
  4102b8:	stur	w8, [x29, #-8]
  4102bc:	sub	x1, x29, #0x8
  4102c0:	bl	411f80 <error@@Base>
  4102c4:	ldr	x19, [sp, #48]
  4102c8:	ldp	x29, x30, [sp, #32]
  4102cc:	add	sp, sp, #0x40
  4102d0:	ret
  4102d4:	adrp	x8, 434000 <PC+0x47d0>
  4102d8:	adrp	x9, 42e000 <winch@@Base+0x193dc>
  4102dc:	mov	x10, #0xffffffffffffffff    	// #-1
  4102e0:	str	w0, [x8, #540]
  4102e4:	str	x10, [x9, #2128]
  4102e8:	b	4102c4 <clear@@Base+0xd1a4>
  4102ec:	adrp	x8, 42e000 <winch@@Base+0x193dc>
  4102f0:	ldr	x8, [x8, #2128]
  4102f4:	tbnz	x8, #63, 41032c <clear@@Base+0xd20c>
  4102f8:	adrp	x9, 434000 <PC+0x47d0>
  4102fc:	ldrsw	x9, [x9, #396]
  410300:	mov	x10, #0x34db                	// #13531
  410304:	movk	x10, #0xd7b6, lsl #16
  410308:	movk	x10, #0xde82, lsl #32
  41030c:	movk	x10, #0x431b, lsl #48
  410310:	mul	x8, x8, x9
  410314:	smulh	x8, x8, x10
  410318:	lsr	x9, x8, #63
  41031c:	lsr	x8, x8, #18
  410320:	add	w8, w8, w9
  410324:	adrp	x9, 434000 <PC+0x47d0>
  410328:	str	w8, [x9, #540]
  41032c:	ret
  410330:	stp	x29, x30, [sp, #-32]!
  410334:	str	x19, [sp, #16]
  410338:	mov	x29, sp
  41033c:	cbnz	w0, 410368 <clear@@Base+0xd248>
  410340:	mov	x19, x1
  410344:	mov	x0, x1
  410348:	mov	w1, wzr
  41034c:	bl	4094e4 <clear@@Base+0x63c4>
  410350:	cbz	w0, 410368 <clear@@Base+0xd248>
  410354:	adrp	x0, 416000 <winch@@Base+0x13dc>
  410358:	add	x0, x0, #0xa44
  41035c:	add	x1, x29, #0x18
  410360:	str	x19, [x29, #24]
  410364:	bl	411f80 <error@@Base>
  410368:	ldr	x19, [sp, #16]
  41036c:	ldp	x29, x30, [sp], #32
  410370:	ret
  410374:	stp	x29, x30, [sp, #-32]!
  410378:	cmp	w0, #0x2
  41037c:	stp	x20, x19, [sp, #16]
  410380:	mov	x29, sp
  410384:	b.eq	4103a0 <clear@@Base+0xd280>  // b.none
  410388:	cbnz	w0, 410410 <clear@@Base+0xd2f0>
  41038c:	mov	x0, x1
  410390:	bl	40215c <setlocale@plt+0x49c>
  410394:	adrp	x8, 433000 <PC+0x37d0>
  410398:	str	x0, [x8, #736]
  41039c:	b	410410 <clear@@Base+0xd2f0>
  4103a0:	adrp	x8, 434000 <PC+0x47d0>
  4103a4:	ldr	w8, [x8, #340]
  4103a8:	cbz	w8, 4103c0 <clear@@Base+0xd2a0>
  4103ac:	adrp	x0, 41a000 <winch@@Base+0x53dc>
  4103b0:	add	x0, x0, #0x10c
  4103b4:	mov	x1, xzr
  4103b8:	bl	411f80 <error@@Base>
  4103bc:	b	410410 <clear@@Base+0xd2f0>
  4103c0:	mov	x0, x1
  4103c4:	bl	402240 <setlocale@plt+0x580>
  4103c8:	bl	415000 <winch@@Base+0x3dc>
  4103cc:	bl	40a324 <clear@@Base+0x7204>
  4103d0:	mov	x19, x0
  4103d4:	bl	41512c <winch@@Base+0x508>
  4103d8:	cbz	w0, 4103e8 <clear@@Base+0xd2c8>
  4103dc:	mov	x0, x19
  4103e0:	bl	40a454 <clear@@Base+0x7334>
  4103e4:	b	410410 <clear@@Base+0xd2f0>
  4103e8:	bl	41505c <winch@@Base+0x438>
  4103ec:	cmn	x0, #0x1
  4103f0:	b.eq	4103dc <clear@@Base+0xd2bc>  // b.none
  4103f4:	mov	x20, x0
  4103f8:	mov	x0, x19
  4103fc:	bl	40a420 <clear@@Base+0x7300>
  410400:	adrp	x8, 434000 <PC+0x47d0>
  410404:	ldr	w1, [x8, #564]
  410408:	mov	x0, x20
  41040c:	bl	40cb04 <clear@@Base+0x99e4>
  410410:	ldp	x20, x19, [sp, #16]
  410414:	ldp	x29, x30, [sp], #32
  410418:	ret
  41041c:	sub	sp, sp, #0x30
  410420:	cmp	w0, #0x2
  410424:	stp	x29, x30, [sp, #16]
  410428:	stp	x20, x19, [sp, #32]
  41042c:	add	x29, sp, #0x10
  410430:	b.eq	410454 <clear@@Base+0xd334>  // b.none
  410434:	cmp	w0, #0x1
  410438:	b.eq	4104a4 <clear@@Base+0xd384>  // b.none
  41043c:	cbnz	w0, 4104c0 <clear@@Base+0xd3a0>
  410440:	mov	x0, x1
  410444:	bl	40215c <setlocale@plt+0x49c>
  410448:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  41044c:	str	x0, [x8, #2048]
  410450:	b	4104c0 <clear@@Base+0xd3a0>
  410454:	mov	x0, x1
  410458:	bl	402240 <setlocale@plt+0x580>
  41045c:	adrp	x20, 42f000 <winch@@Base+0x1a3dc>
  410460:	ldr	x8, [x20, #2048]
  410464:	mov	x19, x0
  410468:	cbz	x8, 410484 <clear@@Base+0xd364>
  41046c:	adrp	x9, 42f000 <winch@@Base+0x1a3dc>
  410470:	add	x9, x9, #0x7f8
  410474:	cmp	x8, x9
  410478:	b.eq	410484 <clear@@Base+0xd364>  // b.none
  41047c:	mov	x0, x8
  410480:	bl	401b20 <free@plt>
  410484:	mov	x0, x19
  410488:	bl	40af4c <clear@@Base+0x7e2c>
  41048c:	mov	x19, x0
  410490:	bl	40a98c <clear@@Base+0x786c>
  410494:	str	x0, [x20, #2048]
  410498:	mov	x0, x19
  41049c:	bl	401b20 <free@plt>
  4104a0:	b	4104c0 <clear@@Base+0xd3a0>
  4104a4:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  4104a8:	ldr	x8, [x8, #2048]
  4104ac:	adrp	x0, 41a000 <winch@@Base+0x53dc>
  4104b0:	add	x0, x0, #0x12a
  4104b4:	add	x1, sp, #0x8
  4104b8:	str	x8, [sp, #8]
  4104bc:	bl	411f80 <error@@Base>
  4104c0:	ldp	x20, x19, [sp, #32]
  4104c4:	ldp	x29, x30, [sp, #16]
  4104c8:	add	sp, sp, #0x30
  4104cc:	ret
  4104d0:	stp	x29, x30, [sp, #-32]!
  4104d4:	str	x19, [sp, #16]
  4104d8:	mov	x29, sp
  4104dc:	cbnz	w0, 41052c <clear@@Base+0xd40c>
  4104e0:	adrp	x8, 433000 <PC+0x37d0>
  4104e4:	ldr	w8, [x8, #812]
  4104e8:	mov	x19, x1
  4104ec:	cbz	w8, 410504 <clear@@Base+0xd3e4>
  4104f0:	mov	x0, x19
  4104f4:	bl	40215c <setlocale@plt+0x49c>
  4104f8:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  4104fc:	str	x0, [x8, #2104]
  410500:	b	41052c <clear@@Base+0xd40c>
  410504:	adrp	x8, 433000 <PC+0x37d0>
  410508:	mov	w9, #0x1                   	// #1
  41050c:	mov	w0, #0x40000000            	// #1073741824
  410510:	str	w9, [x8, #744]
  410514:	bl	4073f4 <clear@@Base+0x42d4>
  410518:	mov	x0, x19
  41051c:	bl	40742c <clear@@Base+0x430c>
  410520:	adrp	x0, 416000 <winch@@Base+0x13dc>
  410524:	add	x0, x0, #0x993
  410528:	bl	40742c <clear@@Base+0x430c>
  41052c:	ldr	x19, [sp, #16]
  410530:	ldp	x29, x30, [sp], #32
  410534:	ret
  410538:	sub	sp, sp, #0x30
  41053c:	stp	x20, x19, [sp, #32]
  410540:	cmp	w0, #0x2
  410544:	mov	x19, x1
  410548:	stp	x29, x30, [sp, #16]
  41054c:	add	x29, sp, #0x10
  410550:	b.eq	410560 <clear@@Base+0xd440>  // b.none
  410554:	cmp	w0, #0x1
  410558:	b.eq	4105a0 <clear@@Base+0xd480>  // b.none
  41055c:	cbnz	w0, 410624 <clear@@Base+0xd504>
  410560:	ldrb	w8, [x19]
  410564:	adrp	x20, 434000 <PC+0x47d0>
  410568:	add	x20, x20, #0x2a0
  41056c:	sub	w8, w8, #0x3d
  410570:	cmp	w8, #0x3a
  410574:	b.hi	410610 <clear@@Base+0xd4f0>  // b.pmore
  410578:	adrp	x9, 419000 <winch@@Base+0x43dc>
  41057c:	add	x9, x9, #0xf7b
  410580:	adr	x10, 410590 <clear@@Base+0xd470>
  410584:	ldrb	w11, [x9, x8]
  410588:	add	x10, x10, x11, lsl #2
  41058c:	br	x10
  410590:	adrp	x20, 42f000 <winch@@Base+0x1a3dc>
  410594:	add	x19, x19, #0x1
  410598:	add	x20, x20, #0x7e0
  41059c:	b	410610 <clear@@Base+0xd4f0>
  4105a0:	adrp	x8, 434000 <PC+0x47d0>
  4105a4:	ldrsw	x8, [x8, #604]
  4105a8:	adrp	x9, 434000 <PC+0x47d0>
  4105ac:	add	x9, x9, #0x2a0
  4105b0:	adrp	x0, 416000 <winch@@Base+0x13dc>
  4105b4:	ldr	x8, [x9, x8, lsl #3]
  4105b8:	add	x0, x0, #0xc19
  4105bc:	add	x1, sp, #0x8
  4105c0:	str	x8, [sp, #8]
  4105c4:	bl	411f80 <error@@Base>
  4105c8:	b	410624 <clear@@Base+0xd504>
  4105cc:	add	x20, x20, #0x10
  4105d0:	add	x19, x19, #0x1
  4105d4:	b	410610 <clear@@Base+0xd4f0>
  4105d8:	adrp	x20, 42f000 <winch@@Base+0x1a3dc>
  4105dc:	add	x19, x19, #0x1
  4105e0:	add	x20, x20, #0x7e8
  4105e4:	b	410610 <clear@@Base+0xd4f0>
  4105e8:	add	x20, x20, #0x8
  4105ec:	add	x19, x19, #0x1
  4105f0:	b	410610 <clear@@Base+0xd4f0>
  4105f4:	adrp	x20, 434000 <PC+0x47d0>
  4105f8:	add	x19, x19, #0x1
  4105fc:	add	x20, x20, #0x2a0
  410600:	b	410610 <clear@@Base+0xd4f0>
  410604:	adrp	x20, 42f000 <winch@@Base+0x1a3dc>
  410608:	add	x19, x19, #0x1
  41060c:	add	x20, x20, #0x7f0
  410610:	ldr	x0, [x20]
  410614:	bl	401b20 <free@plt>
  410618:	mov	x0, x19
  41061c:	bl	40215c <setlocale@plt+0x49c>
  410620:	str	x0, [x20]
  410624:	ldp	x20, x19, [sp, #32]
  410628:	ldp	x29, x30, [sp, #16]
  41062c:	add	sp, sp, #0x30
  410630:	ret
  410634:	orr	w8, w0, #0x2
  410638:	cmp	w8, #0x2
  41063c:	b.ne	410658 <clear@@Base+0xd538>  // b.any
  410640:	stp	x29, x30, [sp, #-16]!
  410644:	adrp	x8, 434000 <PC+0x47d0>
  410648:	ldr	w0, [x8, #616]
  41064c:	mov	x29, sp
  410650:	bl	40424c <clear@@Base+0x112c>
  410654:	ldp	x29, x30, [sp], #16
  410658:	ret
  41065c:	cmp	w0, #0x2
  410660:	b.ne	410674 <clear@@Base+0xd554>  // b.any
  410664:	stp	x29, x30, [sp, #-16]!
  410668:	mov	x29, sp
  41066c:	bl	413adc <error@@Base+0x1b5c>
  410670:	ldp	x29, x30, [sp], #16
  410674:	ret
  410678:	stp	x29, x30, [sp, #-16]!
  41067c:	sub	w8, w0, #0x1
  410680:	cmp	w8, #0x2
  410684:	mov	x29, sp
  410688:	b.cs	410698 <clear@@Base+0xd578>  // b.hs, b.nlast
  41068c:	bl	407234 <clear@@Base+0x4114>
  410690:	ldp	x29, x30, [sp], #16
  410694:	ret
  410698:	cbnz	w0, 410724 <clear@@Base+0xd604>
  41069c:	adrp	x0, 41a000 <winch@@Base+0x53dc>
  4106a0:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  4106a4:	mov	w9, #0x1                   	// #1
  4106a8:	add	x0, x0, #0x139
  4106ac:	str	w9, [x8, #2128]
  4106b0:	bl	411d0c <clear@@Base+0xebec>
  4106b4:	adrp	x0, 42f000 <winch@@Base+0x1a3dc>
  4106b8:	add	x0, x0, #0x818
  4106bc:	bl	411d0c <clear@@Base+0xebec>
  4106c0:	adrp	x0, 41a000 <winch@@Base+0x53dc>
  4106c4:	add	x0, x0, #0x13f
  4106c8:	bl	411d0c <clear@@Base+0xebec>
  4106cc:	bl	412634 <error@@Base+0x6b4>
  4106d0:	bl	411d0c <clear@@Base+0xebec>
  4106d4:	adrp	x0, 41a000 <winch@@Base+0x53dc>
  4106d8:	add	x0, x0, #0x142
  4106dc:	bl	411d0c <clear@@Base+0xebec>
  4106e0:	adrp	x0, 41a000 <winch@@Base+0x53dc>
  4106e4:	add	x0, x0, #0x159
  4106e8:	bl	411d0c <clear@@Base+0xebec>
  4106ec:	adrp	x0, 41a000 <winch@@Base+0x53dc>
  4106f0:	add	x0, x0, #0x182
  4106f4:	bl	411d0c <clear@@Base+0xebec>
  4106f8:	adrp	x0, 41a000 <winch@@Base+0x53dc>
  4106fc:	add	x0, x0, #0x1c0
  410700:	bl	411d0c <clear@@Base+0xebec>
  410704:	adrp	x0, 41a000 <winch@@Base+0x53dc>
  410708:	add	x0, x0, #0x1f4
  41070c:	bl	411d0c <clear@@Base+0xebec>
  410710:	adrp	x0, 41a000 <winch@@Base+0x53dc>
  410714:	add	x0, x0, #0x229
  410718:	bl	411d0c <clear@@Base+0xebec>
  41071c:	mov	w0, wzr
  410720:	bl	402190 <setlocale@plt+0x4d0>
  410724:	ldp	x29, x30, [sp], #16
  410728:	ret
  41072c:	stp	x29, x30, [sp, #-80]!
  410730:	str	x28, [sp, #16]
  410734:	stp	x24, x23, [sp, #32]
  410738:	stp	x22, x21, [sp, #48]
  41073c:	stp	x20, x19, [sp, #64]
  410740:	mov	x29, sp
  410744:	sub	sp, sp, #0x240
  410748:	mov	w8, w0
  41074c:	cmp	w0, #0x2
  410750:	mov	x0, x1
  410754:	b.eq	410764 <clear@@Base+0xd644>  // b.none
  410758:	cmp	w8, #0x1
  41075c:	b.eq	410818 <clear@@Base+0xd6f8>  // b.none
  410760:	cbnz	w8, 410914 <clear@@Base+0xd7f4>
  410764:	adrp	x20, 430000 <PC+0x7d0>
  410768:	mov	w19, #0x1                   	// #1
  41076c:	mov	w21, #0xa                   	// #10
  410770:	add	x20, x20, #0x83c
  410774:	b	410788 <clear@@Base+0xd668>
  410778:	bl	402240 <setlocale@plt+0x580>
  41077c:	ldrb	w8, [x0], #1
  410780:	cmp	w8, #0x2c
  410784:	b.ne	4107f0 <clear@@Base+0xd6d0>  // b.any
  410788:	cmp	w19, #0x7f
  41078c:	b.gt	4107f0 <clear@@Base+0xd6d0>
  410790:	bl	402240 <setlocale@plt+0x580>
  410794:	ldrb	w9, [x0]
  410798:	sub	w8, w9, #0x30
  41079c:	cmp	w8, #0x9
  4107a0:	b.hi	4107cc <clear@@Base+0xd6ac>  // b.pmore
  4107a4:	mov	w8, wzr
  4107a8:	ldrb	w10, [x0, #1]!
  4107ac:	mul	w8, w8, w21
  4107b0:	add	w8, w8, w9, uxtb
  4107b4:	sub	w8, w8, #0x30
  4107b8:	sub	w9, w10, #0x30
  4107bc:	cmp	w9, #0xa
  4107c0:	mov	w9, w10
  4107c4:	b.cc	4107a8 <clear@@Base+0xd688>  // b.lo, b.ul, b.last
  4107c8:	b	4107d0 <clear@@Base+0xd6b0>
  4107cc:	mov	w8, wzr
  4107d0:	add	x9, x20, w19, sxtw #2
  4107d4:	ldur	w9, [x9, #-4]
  4107d8:	cmp	w8, w9
  4107dc:	b.le	410778 <clear@@Base+0xd658>
  4107e0:	sxtw	x9, w19
  4107e4:	add	w19, w19, #0x1
  4107e8:	str	w8, [x20, x9, lsl #2]
  4107ec:	b	410778 <clear@@Base+0xd658>
  4107f0:	cmp	w19, #0x2
  4107f4:	b.lt	410914 <clear@@Base+0xd7f4>  // b.tstop
  4107f8:	add	x8, x20, w19, sxtw #2
  4107fc:	ldp	w8, w9, [x8, #-8]
  410800:	adrp	x10, 42e000 <winch@@Base+0x193dc>
  410804:	str	w19, [x10, #2112]
  410808:	sub	w8, w9, w8
  41080c:	adrp	x9, 42e000 <winch@@Base+0x193dc>
  410810:	str	w8, [x9, #2116]
  410814:	b	410914 <clear@@Base+0xd7f4>
  410818:	adrp	x8, 41a000 <winch@@Base+0x53dc>
  41081c:	adrp	x20, 42e000 <winch@@Base+0x193dc>
  410820:	add	x8, x8, #0x25b
  410824:	ldr	w9, [x20, #2112]
  410828:	ldr	x8, [x8]
  41082c:	mov	w10, #0x7370                	// #29552
  410830:	movk	w10, #0x20, lsl #16
  410834:	cmp	w9, #0x3
  410838:	stur	w10, [sp, #7]
  41083c:	str	x8, [sp]
  410840:	b.lt	4108dc <clear@@Base+0xd7bc>  // b.tstop
  410844:	ldr	w8, [x20, #2112]
  410848:	cmp	w8, #0x2
  41084c:	b.lt	4108b0 <clear@@Base+0xd790>  // b.tstop
  410850:	adrp	x24, 430000 <PC+0x7d0>
  410854:	adrp	x19, 41a000 <winch@@Base+0x53dc>
  410858:	mov	w21, #0x1                   	// #1
  41085c:	mov	x22, sp
  410860:	mov	w23, #0x2c                  	// #44
  410864:	add	x24, x24, #0x83c
  410868:	add	x19, x19, #0x6c
  41086c:	b	410898 <clear@@Base+0xd778>
  410870:	mov	x0, sp
  410874:	bl	401830 <strlen@plt>
  410878:	ldr	w2, [x24, x21, lsl #2]
  41087c:	add	x0, x22, x0
  410880:	mov	x1, x19
  410884:	bl	4018b0 <sprintf@plt>
  410888:	ldrsw	x8, [x20, #2112]
  41088c:	add	x21, x21, #0x1
  410890:	cmp	x21, x8
  410894:	b.ge	4108b0 <clear@@Base+0xd790>  // b.tcont
  410898:	cmp	x21, #0x2
  41089c:	b.cc	410870 <clear@@Base+0xd750>  // b.lo, b.ul, b.last
  4108a0:	mov	x0, sp
  4108a4:	bl	401830 <strlen@plt>
  4108a8:	strh	w23, [x22, x0]
  4108ac:	b	410870 <clear@@Base+0xd750>
  4108b0:	mov	x0, sp
  4108b4:	mov	x19, sp
  4108b8:	bl	401830 <strlen@plt>
  4108bc:	adrp	x8, 41a000 <winch@@Base+0x53dc>
  4108c0:	add	x8, x8, #0x266
  4108c4:	ldr	x8, [x8]
  4108c8:	mov	w10, #0x6e65                	// #28261
  4108cc:	add	x9, x19, x0
  4108d0:	movk	w10, #0x20, lsl #16
  4108d4:	stur	w10, [x9, #7]
  4108d8:	str	x8, [x9]
  4108dc:	mov	x0, sp
  4108e0:	mov	x19, sp
  4108e4:	bl	401830 <strlen@plt>
  4108e8:	adrp	x8, 42e000 <winch@@Base+0x193dc>
  4108ec:	ldr	w2, [x8, #2116]
  4108f0:	adrp	x1, 41a000 <winch@@Base+0x53dc>
  4108f4:	add	x0, x19, x0
  4108f8:	add	x1, x1, #0x271
  4108fc:	bl	4018b0 <sprintf@plt>
  410900:	adrp	x0, 416000 <winch@@Base+0x13dc>
  410904:	add	x0, x0, #0xc19
  410908:	add	x1, x29, #0x18
  41090c:	str	x19, [x29, #24]
  410910:	bl	411f80 <error@@Base>
  410914:	add	sp, sp, #0x240
  410918:	ldp	x20, x19, [sp, #64]
  41091c:	ldp	x22, x21, [sp, #48]
  410920:	ldp	x24, x23, [sp, #32]
  410924:	ldr	x28, [sp, #16]
  410928:	ldp	x29, x30, [sp], #80
  41092c:	ret
  410930:	sub	sp, sp, #0x20
  410934:	cmp	w0, #0x2
  410938:	stp	x29, x30, [sp, #16]
  41093c:	add	x29, sp, #0x10
  410940:	b.eq	410950 <clear@@Base+0xd830>  // b.none
  410944:	cmp	w0, #0x1
  410948:	b.eq	410978 <clear@@Base+0xd858>  // b.none
  41094c:	cbnz	w0, 4109ec <clear@@Base+0xd8cc>
  410950:	ldrb	w8, [x1]
  410954:	cbz	w8, 4109b0 <clear@@Base+0xd890>
  410958:	ldrb	w9, [x1, #1]
  41095c:	cbz	w9, 4109c4 <clear@@Base+0xd8a4>
  410960:	ldrb	w10, [x1, #2]
  410964:	cbz	w10, 4109d8 <clear@@Base+0xd8b8>
  410968:	adrp	x0, 41a000 <winch@@Base+0x53dc>
  41096c:	add	x0, x0, #0x281
  410970:	mov	x1, xzr
  410974:	b	4109a8 <clear@@Base+0xd888>
  410978:	adrp	x8, 42e000 <winch@@Base+0x193dc>
  41097c:	adrp	x9, 42e000 <winch@@Base+0x193dc>
  410980:	ldrb	w8, [x8, #1112]
  410984:	ldrb	w9, [x9, #1116]
  410988:	adrp	x0, 41a000 <winch@@Base+0x53dc>
  41098c:	sub	x10, x29, #0x4
  410990:	add	x0, x0, #0x2a5
  410994:	mov	x1, sp
  410998:	sturb	wzr, [x29, #-2]
  41099c:	sturb	w8, [x29, #-4]
  4109a0:	sturb	w9, [x29, #-3]
  4109a4:	str	x10, [sp]
  4109a8:	bl	411f80 <error@@Base>
  4109ac:	b	4109ec <clear@@Base+0xd8cc>
  4109b0:	adrp	x8, 42e000 <winch@@Base+0x193dc>
  4109b4:	adrp	x9, 42e000 <winch@@Base+0x193dc>
  4109b8:	strb	wzr, [x8, #1116]
  4109bc:	strb	wzr, [x9, #1112]
  4109c0:	b	4109ec <clear@@Base+0xd8cc>
  4109c4:	adrp	x9, 42e000 <winch@@Base+0x193dc>
  4109c8:	strb	w8, [x9, #1112]
  4109cc:	adrp	x9, 42e000 <winch@@Base+0x193dc>
  4109d0:	strb	w8, [x9, #1116]
  4109d4:	b	4109ec <clear@@Base+0xd8cc>
  4109d8:	adrp	x10, 42e000 <winch@@Base+0x193dc>
  4109dc:	strb	w8, [x10, #1112]
  4109e0:	cbz	w9, 4109cc <clear@@Base+0xd8ac>
  4109e4:	adrp	x8, 42e000 <winch@@Base+0x193dc>
  4109e8:	strb	w9, [x8, #1116]
  4109ec:	ldp	x29, x30, [sp, #16]
  4109f0:	add	sp, sp, #0x20
  4109f4:	ret
  4109f8:	sub	sp, sp, #0x30
  4109fc:	cmp	w0, #0x2
  410a00:	mov	x8, x1
  410a04:	stp	x29, x30, [sp, #16]
  410a08:	str	x19, [sp, #32]
  410a0c:	add	x29, sp, #0x10
  410a10:	b.eq	410a20 <clear@@Base+0xd900>  // b.none
  410a14:	cmp	w0, #0x1
  410a18:	b.eq	410a80 <clear@@Base+0xd960>  // b.none
  410a1c:	cbnz	w0, 410abc <clear@@Base+0xd99c>
  410a20:	adrp	x3, 41a000 <winch@@Base+0x53dc>
  410a24:	mov	w9, #0x8                   	// #8
  410a28:	add	x3, x3, #0x2af
  410a2c:	add	x1, x29, #0x18
  410a30:	sub	x2, x29, #0x4
  410a34:	mov	x0, x8
  410a38:	stur	w9, [x29, #-4]
  410a3c:	bl	404644 <clear@@Base+0x1524>
  410a40:	ldr	x19, [x29, #24]
  410a44:	adrp	x1, 415000 <winch@@Base+0x3dc>
  410a48:	add	x1, x1, #0xd5e
  410a4c:	mov	x0, x19
  410a50:	bl	401b00 <strcmp@plt>
  410a54:	cbz	w0, 410a94 <clear@@Base+0xd974>
  410a58:	ldrb	w8, [x19]
  410a5c:	ldur	w11, [x29, #-4]
  410a60:	mov	w9, #0x3e                  	// #62
  410a64:	adrp	x10, 434000 <PC+0x47d0>
  410a68:	cmp	w8, #0x0
  410a6c:	adrp	x12, 434000 <PC+0x47d0>
  410a70:	csel	w8, w9, w8, eq  // eq = none
  410a74:	strb	w8, [x10, #620]
  410a78:	str	w11, [x12, #496]
  410a7c:	b	410abc <clear@@Base+0xd99c>
  410a80:	adrp	x8, 434000 <PC+0x47d0>
  410a84:	ldrb	w0, [x8, #620]
  410a88:	cbz	x0, 410aa0 <clear@@Base+0xd980>
  410a8c:	bl	4049c4 <clear@@Base+0x18a4>
  410a90:	b	410aa8 <clear@@Base+0xd988>
  410a94:	adrp	x8, 434000 <PC+0x47d0>
  410a98:	strb	wzr, [x8, #620]
  410a9c:	b	410abc <clear@@Base+0xd99c>
  410aa0:	adrp	x0, 415000 <winch@@Base+0x3dc>
  410aa4:	add	x0, x0, #0xd5e
  410aa8:	str	x0, [x29, #24]
  410aac:	adrp	x0, 41a000 <winch@@Base+0x53dc>
  410ab0:	add	x0, x0, #0x2b3
  410ab4:	add	x1, x29, #0x18
  410ab8:	bl	411f80 <error@@Base>
  410abc:	ldr	x19, [sp, #32]
  410ac0:	ldp	x29, x30, [sp, #16]
  410ac4:	add	sp, sp, #0x30
  410ac8:	ret
  410acc:	stp	x29, x30, [sp, #-16]!
  410ad0:	sub	w8, w0, #0x1
  410ad4:	cmp	w8, #0x2
  410ad8:	mov	x29, sp
  410adc:	b.cs	410af8 <clear@@Base+0xd9d8>  // b.hs, b.nlast
  410ae0:	adrp	x0, 41a000 <winch@@Base+0x53dc>
  410ae4:	add	x0, x0, #0x2c6
  410ae8:	mov	x1, xzr
  410aec:	bl	411f80 <error@@Base>
  410af0:	ldp	x29, x30, [sp], #16
  410af4:	ret
  410af8:	cbnz	w0, 410b08 <clear@@Base+0xd9e8>
  410afc:	adrp	x8, 434000 <PC+0x47d0>
  410b00:	mov	w9, #0x1                   	// #1
  410b04:	str	w9, [x8, #320]
  410b08:	ldp	x29, x30, [sp], #16
  410b0c:	ret
  410b10:	stp	x29, x30, [sp, #-16]!
  410b14:	cmp	w0, #0x2
  410b18:	mov	x29, sp
  410b1c:	b.ne	410b30 <clear@@Base+0xda10>  // b.any
  410b20:	adrp	x8, 434000 <PC+0x47d0>
  410b24:	ldr	w8, [x8, #512]
  410b28:	cbz	w8, 410b38 <clear@@Base+0xda18>
  410b2c:	bl	402ddc <setlocale@plt+0x111c>
  410b30:	ldp	x29, x30, [sp], #16
  410b34:	ret
  410b38:	bl	402e14 <setlocale@plt+0x1154>
  410b3c:	ldp	x29, x30, [sp], #16
  410b40:	ret
  410b44:	stp	x29, x30, [sp, #-32]!
  410b48:	orr	w8, w0, #0x2
  410b4c:	cmp	w8, #0x2
  410b50:	str	x19, [sp, #16]
  410b54:	mov	x29, sp
  410b58:	b.ne	410b74 <clear@@Base+0xda54>  // b.any
  410b5c:	adrp	x19, 434000 <PC+0x47d0>
  410b60:	ldr	w8, [x19, #552]
  410b64:	cmp	w8, #0x0
  410b68:	b.gt	410b74 <clear@@Base+0xda54>
  410b6c:	bl	415c00 <winch@@Base+0xfdc>
  410b70:	str	w0, [x19, #552]
  410b74:	ldr	x19, [sp, #16]
  410b78:	ldp	x29, x30, [sp], #32
  410b7c:	ret
  410b80:	adrp	x8, 434000 <PC+0x47d0>
  410b84:	ldr	w8, [x8, #500]
  410b88:	adrp	x9, 434000 <PC+0x47d0>
  410b8c:	ldr	w9, [x9, #384]
  410b90:	cmp	w8, #0x0
  410b94:	csel	w9, wzr, w9, gt
  410b98:	add	w0, w9, w8
  410b9c:	ret
  410ba0:	stp	x29, x30, [sp, #-32]!
  410ba4:	str	x19, [sp, #16]
  410ba8:	sxtw	x0, w0
  410bac:	mov	x29, sp
  410bb0:	bl	4049c4 <clear@@Base+0x18a4>
  410bb4:	adrp	x19, 433000 <PC+0x37d0>
  410bb8:	add	x19, x19, #0x2ec
  410bbc:	adrp	x1, 41a000 <winch@@Base+0x53dc>
  410bc0:	mov	x2, x0
  410bc4:	add	x1, x1, #0x476
  410bc8:	mov	x0, x19
  410bcc:	bl	4018b0 <sprintf@plt>
  410bd0:	mov	x0, x19
  410bd4:	ldr	x19, [sp, #16]
  410bd8:	ldp	x29, x30, [sp], #32
  410bdc:	ret
  410be0:	sub	sp, sp, #0x90
  410be4:	stp	x29, x30, [sp, #48]
  410be8:	add	x29, sp, #0x30
  410bec:	stp	x28, x27, [sp, #64]
  410bf0:	stp	x26, x25, [sp, #80]
  410bf4:	stp	x24, x23, [sp, #96]
  410bf8:	stp	x22, x21, [sp, #112]
  410bfc:	stp	x20, x19, [sp, #128]
  410c00:	stur	x0, [x29, #-8]
  410c04:	cbz	x0, 410ca0 <clear@@Base+0xdb80>
  410c08:	adrp	x23, 433000 <PC+0x37d0>
  410c0c:	mov	x1, x0
  410c10:	ldr	x0, [x23, #760]
  410c14:	cbz	x0, 410c40 <clear@@Base+0xdb20>
  410c18:	ldr	w8, [x0, #16]
  410c1c:	and	w8, w8, #0x1f
  410c20:	cmp	w8, #0x4
  410c24:	b.eq	410c78 <clear@@Base+0xdb58>  // b.none
  410c28:	cmp	w8, #0x8
  410c2c:	b.ne	410c9c <clear@@Base+0xdb7c>  // b.any
  410c30:	ldr	x8, [x0, #32]
  410c34:	mov	w0, wzr
  410c38:	blr	x8
  410c3c:	b	410c9c <clear@@Base+0xdb7c>
  410c40:	ldur	x8, [x29, #-8]
  410c44:	stur	xzr, [x29, #-16]
  410c48:	ldrb	w9, [x8]
  410c4c:	cbz	w9, 410ca0 <clear@@Base+0xdb80>
  410c50:	adrp	x19, 433000 <PC+0x37d0>
  410c54:	adrp	x25, 41a000 <winch@@Base+0x53dc>
  410c58:	adrp	x26, 41a000 <winch@@Base+0x53dc>
  410c5c:	mov	w24, wzr
  410c60:	add	x19, x19, #0x2ec
  410c64:	add	x25, x25, #0x33d
  410c68:	add	x26, x26, #0x2d7
  410c6c:	adrp	x27, 433000 <PC+0x37d0>
  410c70:	mov	w28, #0x7a                  	// #122
  410c74:	b	410ce4 <clear@@Base+0xdbc4>
  410c78:	bl	410fb0 <clear@@Base+0xde90>
  410c7c:	adrp	x1, 433000 <PC+0x37d0>
  410c80:	add	x1, x1, #0x300
  410c84:	sub	x0, x29, #0x8
  410c88:	mov	x2, xzr
  410c8c:	bl	411014 <clear@@Base+0xdef4>
  410c90:	ldr	x8, [x23, #760]
  410c94:	ldr	x8, [x8, #24]
  410c98:	str	w0, [x8]
  410c9c:	str	xzr, [x23, #760]
  410ca0:	ldp	x20, x19, [sp, #128]
  410ca4:	ldp	x22, x21, [sp, #112]
  410ca8:	ldp	x24, x23, [sp, #96]
  410cac:	ldp	x26, x25, [sp, #80]
  410cb0:	ldp	x28, x27, [sp, #64]
  410cb4:	ldp	x29, x30, [sp, #48]
  410cb8:	add	sp, sp, #0x90
  410cbc:	ret
  410cc0:	mov	w0, #0x40000000            	// #1073741824
  410cc4:	bl	4073f4 <clear@@Base+0x42d4>
  410cc8:	mov	x0, x20
  410ccc:	bl	40742c <clear@@Base+0x430c>
  410cd0:	mov	x0, x20
  410cd4:	bl	401b20 <free@plt>
  410cd8:	ldur	x8, [x29, #-8]
  410cdc:	ldrb	w9, [x8]
  410ce0:	cbz	w9, 410ca0 <clear@@Base+0xdb80>
  410ce4:	and	w20, w9, #0xff
  410ce8:	sub	w9, w20, #0x9
  410cec:	add	x21, x8, #0x1
  410cf0:	cmp	w9, #0x65
  410cf4:	stur	x21, [x29, #-8]
  410cf8:	b.hi	410d14 <clear@@Base+0xdbf4>  // b.pmore
  410cfc:	adr	x10, 410cd8 <clear@@Base+0xdbb8>
  410d00:	ldrb	w11, [x26, x9]
  410d04:	add	x10, x10, x11, lsl #2
  410d08:	br	x10
  410d0c:	stur	x8, [x29, #-8]
  410d10:	mov	w20, #0x7a                  	// #122
  410d14:	ldur	x21, [x29, #-16]
  410d18:	str	wzr, [sp, #20]
  410d1c:	cbz	x21, 410d94 <clear@@Base+0xdc74>
  410d20:	ldrb	w8, [x21]
  410d24:	sub	x0, x29, #0x10
  410d28:	add	x2, sp, #0x14
  410d2c:	mov	x1, xzr
  410d30:	sub	w8, w8, #0x61
  410d34:	cmp	w8, #0x1a
  410d38:	cset	w22, cc  // cc = lo, ul, last
  410d3c:	bl	41177c <clear@@Base+0xe65c>
  410d40:	ldur	x8, [x29, #-16]
  410d44:	mov	x20, x0
  410d48:	stp	xzr, x8, [x29, #-16]
  410d4c:	ldrb	w8, [x8]
  410d50:	cbz	w8, 410db8 <clear@@Base+0xdc98>
  410d54:	cmp	w8, #0x20
  410d58:	b.eq	410db8 <clear@@Base+0xdc98>  // b.none
  410d5c:	cmp	w8, #0x3d
  410d60:	b.ne	410e9c <clear@@Base+0xdd7c>  // b.any
  410d64:	cbz	x20, 410d80 <clear@@Base+0xdc60>
  410d68:	ldr	w8, [x20, #16]
  410d6c:	and	w8, w8, #0x1f
  410d70:	cmp	w8, #0x4
  410d74:	b.eq	410d80 <clear@@Base+0xdc60>  // b.none
  410d78:	cmp	w8, #0x8
  410d7c:	b.ne	410fa0 <clear@@Base+0xde80>  // b.any
  410d80:	ldur	x8, [x29, #-8]
  410d84:	add	x8, x8, #0x1
  410d88:	stur	x8, [x29, #-8]
  410d8c:	cbnz	x20, 410dbc <clear@@Base+0xdc9c>
  410d90:	b	410f68 <clear@@Base+0xde48>
  410d94:	mov	w0, w20
  410d98:	bl	410ba0 <clear@@Base+0xda80>
  410d9c:	sub	w8, w20, #0x61
  410da0:	cmp	w8, #0x1a
  410da4:	mov	w0, w20
  410da8:	cset	w22, cc  // cc = lo, ul, last
  410dac:	bl	41172c <clear@@Base+0xe60c>
  410db0:	mov	x20, x0
  410db4:	mov	x21, x19
  410db8:	cbz	x20, 410f68 <clear@@Base+0xde48>
  410dbc:	str	xzr, [sp, #24]
  410dc0:	ldr	w8, [x20, #16]
  410dc4:	and	w8, w8, #0x1f
  410dc8:	sub	w8, w8, #0x1
  410dcc:	cmp	w8, #0x7
  410dd0:	b.hi	410e7c <clear@@Base+0xdd5c>  // b.pmore
  410dd4:	adr	x9, 410de4 <clear@@Base+0xdcc4>
  410dd8:	ldrb	w10, [x25, x8]
  410ddc:	add	x9, x9, x10, lsl #2
  410de0:	br	x9
  410de4:	ldr	w8, [x20, #20]
  410de8:	cbz	w24, 410f34 <clear@@Base+0xde14>
  410dec:	ldr	x9, [x20, #24]
  410df0:	b	410f40 <clear@@Base+0xde20>
  410df4:	ldr	w0, [x20, #20]
  410df8:	cbnz	w24, 410e24 <clear@@Base+0xdd04>
  410dfc:	mov	w1, w22
  410e00:	bl	4115c4 <clear@@Base+0xe4a4>
  410e04:	b	410e24 <clear@@Base+0xdd04>
  410e08:	ldur	x8, [x29, #-8]
  410e0c:	ldrb	w8, [x8]
  410e10:	cbz	w8, 410f98 <clear@@Base+0xde78>
  410e14:	sub	x0, x29, #0x8
  410e18:	mov	x1, x21
  410e1c:	mov	x2, xzr
  410e20:	bl	411014 <clear@@Base+0xdef4>
  410e24:	ldr	x8, [x20, #24]
  410e28:	str	w0, [x8]
  410e2c:	ldr	x8, [x20, #32]
  410e30:	cbnz	x8, 410e84 <clear@@Base+0xdd64>
  410e34:	b	410e90 <clear@@Base+0xdd70>
  410e38:	ldur	x8, [x29, #-8]
  410e3c:	ldrb	w8, [x8]
  410e40:	cbz	w8, 410f98 <clear@@Base+0xde78>
  410e44:	ldur	x0, [x29, #-8]
  410e48:	ldrb	w8, [x0]
  410e4c:	cmp	w8, #0x20
  410e50:	b.ne	410e64 <clear@@Base+0xdd44>  // b.any
  410e54:	ldrb	w8, [x0, #1]!
  410e58:	cmp	w8, #0x20
  410e5c:	b.eq	410e54 <clear@@Base+0xdd34>  // b.none
  410e60:	stur	x0, [x29, #-8]
  410e64:	ldr	x3, [x20, #48]
  410e68:	add	x1, sp, #0x18
  410e6c:	mov	x2, x21
  410e70:	bl	4115e4 <clear@@Base+0xe4c4>
  410e74:	stur	x0, [x29, #-8]
  410e78:	cbz	x0, 410ca0 <clear@@Base+0xdb80>
  410e7c:	ldr	x8, [x20, #32]
  410e80:	cbz	x8, 410e90 <clear@@Base+0xdd70>
  410e84:	ldr	x1, [sp, #24]
  410e88:	mov	w0, wzr
  410e8c:	blr	x8
  410e90:	ldr	x0, [sp, #24]
  410e94:	cbnz	x0, 410cd4 <clear@@Base+0xdbb4>
  410e98:	b	410cd8 <clear@@Base+0xdbb8>
  410e9c:	mov	x20, xzr
  410ea0:	cbnz	x20, 410dbc <clear@@Base+0xdc9c>
  410ea4:	b	410f68 <clear@@Base+0xde48>
  410ea8:	adrp	x8, 433000 <PC+0x37d0>
  410eac:	mov	w9, #0x1                   	// #1
  410eb0:	mov	w0, #0x2b                  	// #43
  410eb4:	str	w9, [x8, #744]
  410eb8:	bl	410ba0 <clear@@Base+0xda80>
  410ebc:	add	x1, sp, #0x18
  410ec0:	mov	x0, x21
  410ec4:	mov	x2, x19
  410ec8:	mov	x3, xzr
  410ecc:	bl	4115e4 <clear@@Base+0xe4c4>
  410ed0:	stur	x0, [x29, #-8]
  410ed4:	cbz	x0, 410ca0 <clear@@Base+0xdb80>
  410ed8:	ldr	x20, [sp, #24]
  410edc:	ldrb	w8, [x20]
  410ee0:	cmp	w8, #0x2b
  410ee4:	b.ne	410cc0 <clear@@Base+0xdba0>  // b.any
  410ee8:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  410eec:	ldr	x0, [x8, #2104]
  410ef0:	cbz	x0, 410ef8 <clear@@Base+0xddd8>
  410ef4:	bl	401b20 <free@plt>
  410ef8:	add	x0, x20, #0x1
  410efc:	bl	40215c <setlocale@plt+0x49c>
  410f00:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  410f04:	str	x0, [x8, #2104]
  410f08:	b	410cd0 <clear@@Base+0xdbb0>
  410f0c:	ldrb	w9, [x21]
  410f10:	cmp	w9, #0x2d
  410f14:	b.ne	410f50 <clear@@Base+0xde30>  // b.any
  410f18:	add	x8, x8, #0x2
  410f1c:	stp	x8, x8, [x29, #-16]
  410f20:	b	410d14 <clear@@Base+0xdbf4>
  410f24:	ldr	w8, [x27, #812]
  410f28:	cmp	w8, #0x0
  410f2c:	csel	w20, w20, w28, eq  // eq = none
  410f30:	b	410d14 <clear@@Base+0xdbf4>
  410f34:	ldr	x9, [x20, #24]
  410f38:	cmp	w8, #0x0
  410f3c:	cset	w8, eq  // eq = none
  410f40:	str	w8, [x9]
  410f44:	ldr	x8, [x20, #32]
  410f48:	cbnz	x8, 410e84 <clear@@Base+0xdd64>
  410f4c:	b	410e90 <clear@@Base+0xdd70>
  410f50:	cmp	w9, #0x2b
  410f54:	cset	w24, eq  // eq = none
  410f58:	b.ne	410cd8 <clear@@Base+0xdbb8>  // b.any
  410f5c:	add	x8, x8, #0x2
  410f60:	stur	x8, [x29, #-8]
  410f64:	b	410cd8 <clear@@Base+0xdbb8>
  410f68:	ldr	w8, [sp, #20]
  410f6c:	str	x21, [sp, #8]
  410f70:	cmp	w8, #0x1
  410f74:	b.ne	410f84 <clear@@Base+0xde64>  // b.any
  410f78:	adrp	x0, 41a000 <winch@@Base+0x53dc>
  410f7c:	add	x0, x0, #0x377
  410f80:	b	410f8c <clear@@Base+0xde6c>
  410f84:	adrp	x0, 41a000 <winch@@Base+0x53dc>
  410f88:	add	x0, x0, #0x3b0
  410f8c:	add	x1, sp, #0x8
  410f90:	bl	411f80 <error@@Base>
  410f94:	b	410ca0 <clear@@Base+0xdb80>
  410f98:	str	x20, [x23, #760]
  410f9c:	b	410ca0 <clear@@Base+0xdb80>
  410fa0:	adrp	x0, 41a000 <winch@@Base+0x53dc>
  410fa4:	str	x21, [sp, #8]
  410fa8:	add	x0, x0, #0x34d
  410fac:	b	410f8c <clear@@Base+0xde6c>
  410fb0:	stp	x29, x30, [sp, #-16]!
  410fb4:	ldrb	w3, [x0]
  410fb8:	mov	x29, sp
  410fbc:	cmp	w3, #0x1
  410fc0:	b.ne	410fec <clear@@Base+0xdecc>  // b.any
  410fc4:	ldr	x8, [x0, #8]
  410fc8:	adrp	x0, 433000 <PC+0x37d0>
  410fcc:	adrp	x2, 41a000 <winch@@Base+0x53dc>
  410fd0:	add	x0, x0, #0x300
  410fd4:	ldr	x3, [x8]
  410fd8:	add	x2, x2, #0x475
  410fdc:	mov	w1, #0x2a                  	// #42
  410fe0:	bl	401900 <snprintf@plt>
  410fe4:	ldp	x29, x30, [sp], #16
  410fe8:	ret
  410fec:	ldr	x8, [x0, #8]
  410ff0:	adrp	x0, 433000 <PC+0x37d0>
  410ff4:	adrp	x2, 41a000 <winch@@Base+0x53dc>
  410ff8:	add	x0, x0, #0x300
  410ffc:	ldr	x4, [x8]
  411000:	add	x2, x2, #0x47a
  411004:	mov	w1, #0x2a                  	// #42
  411008:	bl	401900 <snprintf@plt>
  41100c:	ldp	x29, x30, [sp], #16
  411010:	ret
  411014:	stp	x29, x30, [sp, #-48]!
  411018:	stp	x20, x19, [sp, #32]
  41101c:	mov	x20, x0
  411020:	ldr	x0, [x0]
  411024:	str	x21, [sp, #16]
  411028:	mov	x29, sp
  41102c:	mov	x19, x2
  411030:	mov	x21, x1
  411034:	bl	402240 <setlocale@plt+0x580>
  411038:	mov	x9, x0
  41103c:	ldrb	w8, [x9], #1
  411040:	cmp	w8, #0x2d
  411044:	csel	x10, x0, x9, ne  // ne = any
  411048:	ldrb	w11, [x10]
  41104c:	cset	w10, eq  // eq = none
  411050:	csel	x9, x9, x0, eq  // eq = none
  411054:	sub	w11, w11, #0x30
  411058:	cmp	w11, #0x9
  41105c:	b.ls	411074 <clear@@Base+0xdf54>  // b.plast
  411060:	mov	x0, x21
  411064:	mov	x1, x19
  411068:	bl	41144c <clear@@Base+0xe32c>
  41106c:	mov	w0, #0xffffffff            	// #-1
  411070:	b	4110c0 <clear@@Base+0xdfa0>
  411074:	ldrb	w11, [x0, x10]
  411078:	sub	w10, w11, #0x30
  41107c:	cmp	w10, #0x9
  411080:	b.hi	4110d0 <clear@@Base+0xdfb0>  // b.pmore
  411084:	mov	w10, wzr
  411088:	mov	w12, #0xa                   	// #10
  41108c:	ldrb	w13, [x9, #1]!
  411090:	mul	w10, w10, w12
  411094:	add	w10, w10, w11, uxtb
  411098:	sub	w10, w10, #0x30
  41109c:	sub	w11, w13, #0x30
  4110a0:	cmp	w11, #0xa
  4110a4:	mov	w11, w13
  4110a8:	b.cc	41108c <clear@@Base+0xdf6c>  // b.lo, b.ul, b.last
  4110ac:	str	x9, [x20]
  4110b0:	cbz	x19, 4110b8 <clear@@Base+0xdf98>
  4110b4:	str	wzr, [x19]
  4110b8:	cmp	w8, #0x2d
  4110bc:	cneg	w0, w10, eq  // eq = none
  4110c0:	ldp	x20, x19, [sp, #32]
  4110c4:	ldr	x21, [sp, #16]
  4110c8:	ldp	x29, x30, [sp], #48
  4110cc:	ret
  4110d0:	mov	w10, wzr
  4110d4:	str	x9, [x20]
  4110d8:	cbnz	x19, 4110b4 <clear@@Base+0xdf94>
  4110dc:	b	4110b8 <clear@@Base+0xdf98>
  4110e0:	sub	sp, sp, #0x50
  4110e4:	stp	x29, x30, [sp, #16]
  4110e8:	add	x29, sp, #0x10
  4110ec:	str	x23, [sp, #32]
  4110f0:	stp	x22, x21, [sp, #48]
  4110f4:	stp	x20, x19, [sp, #64]
  4110f8:	str	x2, [x29, #24]
  4110fc:	cbz	x0, 4111cc <clear@@Base+0xe0ac>
  411100:	and	w22, w3, #0xffffffbf
  411104:	mov	w20, w3
  411108:	mov	w21, w1
  41110c:	mov	x19, x0
  411110:	cmp	w22, #0x1
  411114:	b.ne	411120 <clear@@Base+0xe000>  // b.any
  411118:	ldrb	w8, [x19, #16]
  41111c:	tbnz	w8, #6, 4111e0 <clear@@Base+0xe0c0>
  411120:	cbnz	w22, 41112c <clear@@Base+0xe00c>
  411124:	ldrb	w8, [x19, #17]
  411128:	tbnz	w8, #0, 411200 <clear@@Base+0xe0e0>
  41112c:	ldr	w8, [x19, #16]
  411130:	and	w9, w8, #0x1f
  411134:	cmp	w9, #0x8
  411138:	b.eq	411144 <clear@@Base+0xe024>  // b.none
  41113c:	cmp	w9, #0x4
  411140:	b.ne	411158 <clear@@Base+0xe038>  // b.any
  411144:	cmp	w22, #0x1
  411148:	b.ne	411158 <clear@@Base+0xe038>  // b.any
  41114c:	ldrb	w9, [x2]
  411150:	cmp	w9, #0x0
  411154:	cset	w22, ne  // ne = any
  411158:	cbz	w22, 4112d0 <clear@@Base+0xe1b0>
  41115c:	tbz	w8, #7, 411168 <clear@@Base+0xe048>
  411160:	mov	w0, wzr
  411164:	bl	413400 <error@@Base+0x1480>
  411168:	ldr	w8, [x19, #16]
  41116c:	and	w8, w8, #0x1f
  411170:	sub	w8, w8, #0x1
  411174:	cmp	w8, #0x7
  411178:	b.hi	4112d0 <clear@@Base+0xe1b0>  // b.pmore
  41117c:	adrp	x9, 41a000 <winch@@Base+0x53dc>
  411180:	add	x9, x9, #0x345
  411184:	adr	x10, 411194 <clear@@Base+0xe074>
  411188:	ldrb	w11, [x9, x8]
  41118c:	add	x10, x10, x11, lsl #2
  411190:	br	x10
  411194:	cmp	w22, #0x3
  411198:	b.eq	4112bc <clear@@Base+0xe19c>  // b.none
  41119c:	cmp	w22, #0x2
  4111a0:	b.eq	4112b0 <clear@@Base+0xe190>  // b.none
  4111a4:	cmp	w22, #0x1
  4111a8:	b.ne	4112d0 <clear@@Base+0xe1b0>  // b.any
  4111ac:	ldr	x8, [x19, #24]
  4111b0:	ldr	w9, [x8]
  4111b4:	cmp	w9, #0x0
  4111b8:	cset	w9, eq  // eq = none
  4111bc:	str	w9, [x8]
  4111c0:	ldr	x8, [x19, #32]
  4111c4:	cbnz	x8, 4112d8 <clear@@Base+0xe1b8>
  4111c8:	b	4112ec <clear@@Base+0xe1cc>
  4111cc:	adrp	x0, 41a000 <winch@@Base+0x53dc>
  4111d0:	add	x0, x0, #0x3df
  4111d4:	mov	x1, xzr
  4111d8:	bl	411f80 <error@@Base>
  4111dc:	b	411364 <clear@@Base+0xe244>
  4111e0:	mov	x0, x19
  4111e4:	bl	410fb0 <clear@@Base+0xde90>
  4111e8:	adrp	x8, 433000 <PC+0x37d0>
  4111ec:	adrp	x0, 41a000 <winch@@Base+0x53dc>
  4111f0:	add	x8, x8, #0x300
  4111f4:	add	x0, x0, #0x3ee
  4111f8:	str	x8, [sp]
  4111fc:	b	41121c <clear@@Base+0xe0fc>
  411200:	mov	x0, x19
  411204:	bl	410fb0 <clear@@Base+0xde90>
  411208:	adrp	x8, 433000 <PC+0x37d0>
  41120c:	add	x8, x8, #0x300
  411210:	adrp	x0, 41a000 <winch@@Base+0x53dc>
  411214:	str	x8, [sp]
  411218:	add	x0, x0, #0x40a
  41121c:	mov	x1, sp
  411220:	bl	411f80 <error@@Base>
  411224:	b	411364 <clear@@Base+0xe244>
  411228:	cmp	w22, #0x3
  41122c:	b.eq	41137c <clear@@Base+0xe25c>  // b.none
  411230:	cmp	w22, #0x2
  411234:	b.eq	4112b0 <clear@@Base+0xe190>  // b.none
  411238:	cmp	w22, #0x1
  41123c:	b.ne	4112d0 <clear@@Base+0xe1b0>  // b.any
  411240:	ldr	x23, [x19, #24]
  411244:	mov	w1, w21
  411248:	ldr	w0, [x23]
  41124c:	bl	4115c4 <clear@@Base+0xe4a4>
  411250:	str	w0, [x23]
  411254:	ldr	x8, [x19, #32]
  411258:	cbnz	x8, 4112d8 <clear@@Base+0xe1b8>
  41125c:	b	4112ec <clear@@Base+0xe1cc>
  411260:	cmp	w22, #0x3
  411264:	b.eq	41139c <clear@@Base+0xe27c>  // b.none
  411268:	cmp	w22, #0x2
  41126c:	b.eq	4112b0 <clear@@Base+0xe190>  // b.none
  411270:	cmp	w22, #0x1
  411274:	b.ne	4112d0 <clear@@Base+0xe1b0>  // b.any
  411278:	add	x0, x29, #0x18
  41127c:	sub	x2, x29, #0x4
  411280:	mov	x1, xzr
  411284:	bl	411014 <clear@@Base+0xdef4>
  411288:	ldur	w8, [x29, #-4]
  41128c:	cbnz	w8, 4112d0 <clear@@Base+0xe1b0>
  411290:	b	411388 <clear@@Base+0xe268>
  411294:	mov	w8, #0xffffffbe            	// #-66
  411298:	and	w8, w22, w8
  41129c:	cmp	w8, #0x2
  4112a0:	b.ne	4112d0 <clear@@Base+0xe1b0>  // b.any
  4112a4:	adrp	x0, 41a000 <winch@@Base+0x53dc>
  4112a8:	add	x0, x0, #0x425
  4112ac:	b	4111d4 <clear@@Base+0xe0b4>
  4112b0:	ldr	w8, [x19, #20]
  4112b4:	ldr	x9, [x19, #24]
  4112b8:	b	4112cc <clear@@Base+0xe1ac>
  4112bc:	ldr	w8, [x19, #20]
  4112c0:	ldr	x9, [x19, #24]
  4112c4:	cmp	w8, #0x0
  4112c8:	cset	w8, eq  // eq = none
  4112cc:	str	w8, [x9]
  4112d0:	ldr	x8, [x19, #32]
  4112d4:	cbz	x8, 4112ec <clear@@Base+0xe1cc>
  4112d8:	ldr	x1, [x29, #24]
  4112dc:	cmp	w22, #0x0
  4112e0:	mov	w9, #0x1                   	// #1
  4112e4:	cinc	w0, w9, ne  // ne = any
  4112e8:	blr	x8
  4112ec:	cbz	w22, 4112fc <clear@@Base+0xe1dc>
  4112f0:	ldrb	w8, [x19, #16]
  4112f4:	tbz	w8, #7, 4112fc <clear@@Base+0xe1dc>
  4112f8:	bl	413a54 <error@@Base+0x1ad4>
  4112fc:	tbnz	w20, #6, 41134c <clear@@Base+0xe22c>
  411300:	ldr	w8, [x19, #16]
  411304:	and	w8, w8, #0x1f
  411308:	sub	w9, w8, #0x1
  41130c:	cmp	w9, #0x2
  411310:	b.cs	41132c <clear@@Base+0xe20c>  // b.hs, b.nlast
  411314:	ldr	x8, [x19, #24]
  411318:	mov	x1, xzr
  41131c:	ldrsw	x8, [x8]
  411320:	add	x8, x19, x8, lsl #3
  411324:	ldr	x0, [x8, #40]
  411328:	b	411348 <clear@@Base+0xe228>
  41132c:	cmp	w8, #0x4
  411330:	b.ne	41134c <clear@@Base+0xe22c>  // b.any
  411334:	ldr	x8, [x19, #24]
  411338:	mov	x1, sp
  41133c:	ldr	w8, [x8]
  411340:	str	w8, [sp]
  411344:	ldr	x0, [x19, #48]
  411348:	bl	411f80 <error@@Base>
  41134c:	cbz	w22, 411364 <clear@@Base+0xe244>
  411350:	ldrb	w8, [x19, #16]
  411354:	tbz	w8, #5, 411364 <clear@@Base+0xe244>
  411358:	adrp	x8, 434000 <PC+0x47d0>
  41135c:	mov	w9, #0x1                   	// #1
  411360:	str	w9, [x8, #468]
  411364:	ldp	x20, x19, [sp, #64]
  411368:	ldp	x22, x21, [sp, #48]
  41136c:	ldr	x23, [sp, #32]
  411370:	ldp	x29, x30, [sp, #16]
  411374:	add	sp, sp, #0x50
  411378:	ret
  41137c:	ldr	w0, [x19, #20]
  411380:	mov	w1, w21
  411384:	bl	4115c4 <clear@@Base+0xe4a4>
  411388:	ldr	x8, [x19, #24]
  41138c:	str	w0, [x8]
  411390:	ldr	x8, [x19, #32]
  411394:	cbnz	x8, 4112d8 <clear@@Base+0xe1b8>
  411398:	b	4112ec <clear@@Base+0xe1cc>
  41139c:	adrp	x0, 41a000 <winch@@Base+0x53dc>
  4113a0:	add	x0, x0, #0x451
  4113a4:	b	4111d4 <clear@@Base+0xe0b4>
  4113a8:	cbz	x0, 4113bc <clear@@Base+0xe29c>
  4113ac:	ldrb	w8, [x0, #16]
  4113b0:	mov	w9, #0x53                  	// #83
  4113b4:	tst	w8, w9
  4113b8:	cset	w0, eq  // eq = none
  4113bc:	ret
  4113c0:	cbz	x0, 4113d8 <clear@@Base+0xe2b8>
  4113c4:	ldrb	w8, [x0, #16]
  4113c8:	tst	w8, #0xc
  4113cc:	b.eq	4113d8 <clear@@Base+0xe2b8>  // b.none
  4113d0:	ldr	x0, [x0, #40]
  4113d4:	ret
  4113d8:	adrp	x0, 416000 <winch@@Base+0x13dc>
  4113dc:	add	x0, x0, #0x634
  4113e0:	ret
  4113e4:	adrp	x8, 433000 <PC+0x37d0>
  4113e8:	ldr	x8, [x8, #760]
  4113ec:	cmp	x8, #0x0
  4113f0:	cset	w0, ne  // ne = any
  4113f4:	ret
  4113f8:	stp	x29, x30, [sp, #-16]!
  4113fc:	adrp	x8, 433000 <PC+0x37d0>
  411400:	ldr	x0, [x8, #760]
  411404:	mov	x29, sp
  411408:	bl	410fb0 <clear@@Base+0xde90>
  41140c:	adrp	x0, 433000 <PC+0x37d0>
  411410:	add	x0, x0, #0x300
  411414:	bl	411420 <clear@@Base+0xe300>
  411418:	ldp	x29, x30, [sp], #16
  41141c:	ret
  411420:	sub	sp, sp, #0x20
  411424:	str	x0, [sp, #8]
  411428:	adrp	x0, 41a000 <winch@@Base+0x53dc>
  41142c:	add	x0, x0, #0x485
  411430:	add	x1, sp, #0x8
  411434:	stp	x29, x30, [sp, #16]
  411438:	add	x29, sp, #0x10
  41143c:	bl	411f80 <error@@Base>
  411440:	ldp	x29, x30, [sp, #16]
  411444:	add	sp, sp, #0x20
  411448:	ret
  41144c:	sub	sp, sp, #0x20
  411450:	stp	x29, x30, [sp, #16]
  411454:	add	x29, sp, #0x10
  411458:	cbz	x1, 411468 <clear@@Base+0xe348>
  41145c:	mov	w8, #0x1                   	// #1
  411460:	str	w8, [x1]
  411464:	b	411480 <clear@@Base+0xe360>
  411468:	cbz	x0, 411480 <clear@@Base+0xe360>
  41146c:	str	x0, [sp, #8]
  411470:	adrp	x0, 41a000 <winch@@Base+0x53dc>
  411474:	add	x0, x0, #0x4a0
  411478:	add	x1, sp, #0x8
  41147c:	bl	411f80 <error@@Base>
  411480:	ldp	x29, x30, [sp, #16]
  411484:	add	sp, sp, #0x20
  411488:	ret
  41148c:	stp	x29, x30, [sp, #-48]!
  411490:	stp	x20, x19, [sp, #32]
  411494:	mov	x20, x0
  411498:	ldr	x0, [x0]
  41149c:	str	x21, [sp, #16]
  4114a0:	mov	x29, sp
  4114a4:	mov	x19, x2
  4114a8:	mov	x21, x1
  4114ac:	bl	402240 <setlocale@plt+0x580>
  4114b0:	ldrb	w8, [x0]
  4114b4:	sub	w8, w8, #0x30
  4114b8:	cmp	w8, #0x9
  4114bc:	b.ls	4114d4 <clear@@Base+0xe3b4>  // b.plast
  4114c0:	mov	x0, x21
  4114c4:	mov	x1, x19
  4114c8:	bl	41144c <clear@@Base+0xe32c>
  4114cc:	mov	x8, #0xffffffffffffffff    	// #-1
  4114d0:	b	411588 <clear@@Base+0xe468>
  4114d4:	ldrb	w10, [x0]
  4114d8:	sub	w8, w10, #0x30
  4114dc:	cmp	w8, #0x9
  4114e0:	b.hi	411540 <clear@@Base+0xe420>  // b.pmore
  4114e4:	mov	x9, xzr
  4114e8:	mov	x8, xzr
  4114ec:	mov	w11, #0xa                   	// #10
  4114f0:	mul	x8, x8, x11
  4114f4:	add	x12, x0, x9
  4114f8:	add	x8, x8, w10, uxtb
  4114fc:	ldrb	w10, [x12, #1]
  411500:	sub	x8, x8, #0x30
  411504:	add	x9, x9, #0x1
  411508:	sub	w12, w10, #0x30
  41150c:	cmp	w12, #0xa
  411510:	b.cc	4114f0 <clear@@Base+0xe3d0>  // b.lo, b.ul, b.last
  411514:	add	x0, x0, x9
  411518:	cmp	w9, #0x6
  41151c:	b.hi	411550 <clear@@Base+0xe430>  // b.pmore
  411520:	b.eq	41157c <clear@@Base+0xe45c>  // b.none
  411524:	sub	w9, w9, #0x1
  411528:	add	x8, x8, x8, lsl #2
  41152c:	add	w9, w9, #0x1
  411530:	cmp	w9, #0x5
  411534:	lsl	x8, x8, #1
  411538:	b.cc	411528 <clear@@Base+0xe408>  // b.lo, b.ul, b.last
  41153c:	b	41157c <clear@@Base+0xe45c>
  411540:	mov	x8, xzr
  411544:	mov	w9, wzr
  411548:	cmp	w9, #0x6
  41154c:	b.ls	411520 <clear@@Base+0xe400>  // b.plast
  411550:	cmp	w9, #0x7
  411554:	b.lt	41157c <clear@@Base+0xe45c>  // b.tstop
  411558:	mov	x10, #0x6666666666666666    	// #7378697629483820646
  41155c:	add	w9, w9, #0x1
  411560:	movk	x10, #0x6667
  411564:	smulh	x8, x8, x10
  411568:	sub	w9, w9, #0x1
  41156c:	asr	x11, x8, #2
  411570:	cmp	w9, #0x7
  411574:	add	x8, x11, x8, lsr #63
  411578:	b.gt	411564 <clear@@Base+0xe444>
  41157c:	str	x0, [x20]
  411580:	cbz	x19, 411588 <clear@@Base+0xe468>
  411584:	str	wzr, [x19]
  411588:	ldp	x20, x19, [sp, #32]
  41158c:	ldr	x21, [sp, #16]
  411590:	mov	x0, x8
  411594:	ldp	x29, x30, [sp], #48
  411598:	ret
  41159c:	adrp	x8, 434000 <PC+0x47d0>
  4115a0:	ldr	w8, [x8, #560]
  4115a4:	adrp	x9, 433000 <PC+0x37d0>
  4115a8:	ldr	w9, [x9, #812]
  4115ac:	mov	w10, #0x1                   	// #1
  4115b0:	cmp	w8, #0x0
  4115b4:	cinc	w10, w10, ne  // ne = any
  4115b8:	cmp	w9, #0x0
  4115bc:	csel	w0, w8, w10, eq  // eq = none
  4115c0:	ret
  4115c4:	cmp	w0, #0x2
  4115c8:	cset	w8, ne  // ne = any
  4115cc:	cmp	w0, #0x1
  4115d0:	cset	w9, ne  // ne = any
  4115d4:	lsl	w8, w8, #1
  4115d8:	cmp	w1, #0x0
  4115dc:	csel	w0, w8, w9, eq  // eq = none
  4115e0:	ret
  4115e4:	stp	x29, x30, [sp, #-48]!
  4115e8:	stp	x22, x21, [sp, #16]
  4115ec:	stp	x20, x19, [sp, #32]
  4115f0:	ldrb	w8, [x0]
  4115f4:	mov	x29, sp
  4115f8:	cbz	w8, 411684 <clear@@Base+0xe564>
  4115fc:	mov	x20, x3
  411600:	mov	x19, x0
  411604:	mov	x22, x1
  411608:	bl	401830 <strlen@plt>
  41160c:	add	w0, w0, #0x1
  411610:	mov	w1, #0x1                   	// #1
  411614:	bl	402208 <setlocale@plt+0x548>
  411618:	str	x0, [x22]
  41161c:	ldrb	w8, [x19]
  411620:	mov	x21, x0
  411624:	cbz	w8, 41167c <clear@@Base+0xe55c>
  411628:	adrp	x22, 434000 <PC+0x47d0>
  41162c:	b	411644 <clear@@Base+0xe524>
  411630:	mov	x19, x8
  411634:	ldrb	w8, [x19]
  411638:	strb	w8, [x21], #1
  41163c:	ldrb	w8, [x19, #1]!
  411640:	cbz	w8, 41167c <clear@@Base+0xe55c>
  411644:	and	w1, w8, #0xff
  411648:	cmp	w1, #0x5c
  41164c:	b.ne	411664 <clear@@Base+0xe544>  // b.any
  411650:	ldr	w8, [x22, #576]
  411654:	cbz	w8, 411664 <clear@@Base+0xe544>
  411658:	mov	x8, x19
  41165c:	ldrb	w9, [x8, #1]!
  411660:	cbnz	w9, 411630 <clear@@Base+0xe510>
  411664:	cmp	w1, #0x24
  411668:	b.eq	41167c <clear@@Base+0xe55c>  // b.none
  41166c:	cbz	x20, 411634 <clear@@Base+0xe514>
  411670:	mov	x0, x20
  411674:	bl	401b30 <strchr@plt>
  411678:	cbnz	x0, 411634 <clear@@Base+0xe514>
  41167c:	strb	wzr, [x21]
  411680:	b	411690 <clear@@Base+0xe570>
  411684:	mov	x0, x2
  411688:	bl	411420 <clear@@Base+0xe300>
  41168c:	mov	x19, xzr
  411690:	mov	x0, x19
  411694:	ldp	x20, x19, [sp, #32]
  411698:	ldp	x22, x21, [sp, #16]
  41169c:	ldp	x29, x30, [sp], #48
  4116a0:	ret
  4116a4:	stp	x29, x30, [sp, #-32]!
  4116a8:	adrp	x0, 41a000 <winch@@Base+0x53dc>
  4116ac:	add	x0, x0, #0x4bc
  4116b0:	str	x19, [sp, #16]
  4116b4:	mov	x29, sp
  4116b8:	bl	40944c <clear@@Base+0x632c>
  4116bc:	bl	4094c8 <clear@@Base+0x63a8>
  4116c0:	cbnz	w0, 4116d0 <clear@@Base+0xe5b0>
  4116c4:	adrp	x8, 433000 <PC+0x37d0>
  4116c8:	mov	w9, #0x1                   	// #1
  4116cc:	str	w9, [x8, #812]
  4116d0:	adrp	x8, 42e000 <winch@@Base+0x193dc>
  4116d4:	ldrb	w8, [x8, #2136]
  4116d8:	cbz	w8, 411720 <clear@@Base+0xe600>
  4116dc:	adrp	x19, 42e000 <winch@@Base+0x193dc>
  4116e0:	add	x19, x19, #0x878
  4116e4:	b	4116f4 <clear@@Base+0xe5d4>
  4116e8:	ldrb	w8, [x19, #32]
  4116ec:	add	x19, x19, #0x40
  4116f0:	cbz	w8, 411720 <clear@@Base+0xe600>
  4116f4:	ldur	x8, [x19, #-8]
  4116f8:	cbz	x8, 411704 <clear@@Base+0xe5e4>
  4116fc:	ldur	w9, [x19, #-12]
  411700:	str	w9, [x8]
  411704:	ldurb	w8, [x19, #-15]
  411708:	tbz	w8, #1, 4116e8 <clear@@Base+0xe5c8>
  41170c:	ldr	x8, [x19]
  411710:	mov	w0, wzr
  411714:	mov	x1, xzr
  411718:	blr	x8
  41171c:	b	4116e8 <clear@@Base+0xe5c8>
  411720:	ldr	x19, [sp, #16]
  411724:	ldp	x29, x30, [sp], #32
  411728:	ret
  41172c:	adrp	x8, 42e000 <winch@@Base+0x193dc>
  411730:	ldrb	w9, [x8, #2136]
  411734:	cbz	w9, 411774 <clear@@Base+0xe654>
  411738:	mov	w8, w0
  41173c:	adrp	x0, 42e000 <winch@@Base+0x193dc>
  411740:	add	x0, x0, #0x858
  411744:	b	411750 <clear@@Base+0xe630>
  411748:	ldrb	w9, [x0, #64]!
  41174c:	cbz	w9, 411774 <clear@@Base+0xe654>
  411750:	and	w9, w9, #0xff
  411754:	cmp	w9, w8
  411758:	b.eq	411770 <clear@@Base+0xe650>  // b.none
  41175c:	sub	w9, w9, #0x20
  411760:	cmp	w9, w8
  411764:	b.ne	411748 <clear@@Base+0xe628>  // b.any
  411768:	ldr	w9, [x0, #16]
  41176c:	tbz	w9, #1, 411748 <clear@@Base+0xe628>
  411770:	ret
  411774:	mov	x0, xzr
  411778:	ret
  41177c:	sub	sp, sp, #0x80
  411780:	stp	x29, x30, [sp, #32]
  411784:	stp	x28, x27, [sp, #48]
  411788:	stp	x26, x25, [sp, #64]
  41178c:	stp	x24, x23, [sp, #80]
  411790:	stp	x22, x21, [sp, #96]
  411794:	stp	x20, x19, [sp, #112]
  411798:	adrp	x8, 42e000 <winch@@Base+0x193dc>
  41179c:	ldrb	w8, [x8, #2136]
  4117a0:	ldr	x23, [x0]
  4117a4:	add	x29, sp, #0x20
  4117a8:	str	x1, [sp, #16]
  4117ac:	stur	x2, [x29, #-8]
  4117b0:	str	x0, [sp, #8]
  4117b4:	cbz	w8, 411878 <clear@@Base+0xe758>
  4117b8:	adrp	x27, 42e000 <winch@@Base+0x193dc>
  4117bc:	mov	w21, wzr
  4117c0:	mov	w28, wzr
  4117c4:	mov	w19, wzr
  4117c8:	mov	x22, xzr
  4117cc:	mov	x20, xzr
  4117d0:	add	x27, x27, #0x858
  4117d4:	b	4117e0 <clear@@Base+0xe6c0>
  4117d8:	ldrb	w8, [x27, #64]!
  4117dc:	cbz	w8, 411888 <clear@@Base+0xe768>
  4117e0:	ldr	x26, [x27, #8]
  4117e4:	cbnz	x26, 4117f4 <clear@@Base+0xe6d4>
  4117e8:	b	4117d8 <clear@@Base+0xe6b8>
  4117ec:	ldr	x26, [x26, #8]
  4117f0:	cbz	x26, 4117d8 <clear@@Base+0xe6b8>
  4117f4:	mov	w24, wzr
  4117f8:	b	411818 <clear@@Base+0xe6f8>
  4117fc:	mov	w21, wzr
  411800:	mov	w28, #0x1                   	// #1
  411804:	ldrb	w8, [x27, #16]
  411808:	tbz	w8, #1, 4117ec <clear@@Base+0xe6cc>
  41180c:	add	w24, w24, #0x1
  411810:	cmp	w24, #0x1
  411814:	b.ne	4117ec <clear@@Base+0xe6cc>  // b.any
  411818:	ldr	x1, [x26]
  41181c:	mov	x0, x23
  411820:	mov	w2, w24
  411824:	bl	402260 <setlocale@plt+0x5a0>
  411828:	cmp	w0, #0x1
  41182c:	b.lt	41180c <clear@@Base+0xe6ec>  // b.tstop
  411830:	mov	w25, w0
  411834:	ldrb	w0, [x23, w0, sxtw]
  411838:	bl	4118f8 <clear@@Base+0xe7d8>
  41183c:	cbnz	w0, 41180c <clear@@Base+0xe6ec>
  411840:	cbnz	w21, 41184c <clear@@Base+0xe72c>
  411844:	cmp	w25, w19
  411848:	b.eq	4117fc <clear@@Base+0xe6dc>  // b.none
  41184c:	cmp	w25, w19
  411850:	b.le	411804 <clear@@Base+0xe6e4>
  411854:	ldr	x0, [x26]
  411858:	bl	401830 <strlen@plt>
  41185c:	cmp	w25, w0
  411860:	mov	w28, wzr
  411864:	cset	w21, eq  // eq = none
  411868:	mov	x20, x27
  41186c:	mov	x22, x26
  411870:	mov	w19, w25
  411874:	b	411804 <clear@@Base+0xe6e4>
  411878:	mov	x20, xzr
  41187c:	mov	x22, xzr
  411880:	mov	w19, wzr
  411884:	mov	w28, wzr
  411888:	cbz	w28, 4118a4 <clear@@Base+0xe784>
  41188c:	ldur	x9, [x29, #-8]
  411890:	cbz	x9, 4118c4 <clear@@Base+0xe7a4>
  411894:	mov	w8, #0x1                   	// #1
  411898:	mov	x20, xzr
  41189c:	str	w8, [x9]
  4118a0:	b	4118d4 <clear@@Base+0xe7b4>
  4118a4:	ldr	x9, [sp, #8]
  4118a8:	add	x8, x23, w19, sxtw
  4118ac:	str	x8, [x9]
  4118b0:	ldr	x9, [sp, #16]
  4118b4:	cbz	x9, 4118d4 <clear@@Base+0xe7b4>
  4118b8:	cbz	x22, 4118cc <clear@@Base+0xe7ac>
  4118bc:	ldr	x8, [x22]
  4118c0:	b	4118d0 <clear@@Base+0xe7b0>
  4118c4:	mov	x20, xzr
  4118c8:	b	4118d4 <clear@@Base+0xe7b4>
  4118cc:	mov	x8, xzr
  4118d0:	str	x8, [x9]
  4118d4:	mov	x0, x20
  4118d8:	ldp	x20, x19, [sp, #112]
  4118dc:	ldp	x22, x21, [sp, #96]
  4118e0:	ldp	x24, x23, [sp, #80]
  4118e4:	ldp	x26, x25, [sp, #64]
  4118e8:	ldp	x28, x27, [sp, #48]
  4118ec:	ldp	x29, x30, [sp, #32]
  4118f0:	add	sp, sp, #0x80
  4118f4:	ret
  4118f8:	mov	w9, #0xdf                  	// #223
  4118fc:	and	w9, w0, w9
  411900:	sub	w9, w9, #0x41
  411904:	and	w8, w0, #0xff
  411908:	cmp	w9, #0x1a
  41190c:	cset	w9, cc  // cc = lo, ul, last
  411910:	cmp	w8, #0x2d
  411914:	cset	w8, eq  // eq = none
  411918:	orr	w0, w9, w8
  41191c:	ret
  411920:	sub	sp, sp, #0xe0
  411924:	stp	x20, x19, [sp, #208]
  411928:	mov	w20, w0
  41192c:	adrp	x0, 433000 <PC+0x37d0>
  411930:	add	x0, x0, #0x330
  411934:	stp	x29, x30, [sp, #128]
  411938:	str	x27, [sp, #144]
  41193c:	stp	x26, x25, [sp, #160]
  411940:	stp	x24, x23, [sp, #176]
  411944:	stp	x22, x21, [sp, #192]
  411948:	add	x29, sp, #0x80
  41194c:	mov	w21, w2
  411950:	mov	x19, x1
  411954:	bl	401850 <_setjmp@plt>
  411958:	adrp	x24, 434000 <PC+0x47d0>
  41195c:	cbz	w0, 4119a4 <clear@@Base+0xe884>
  411960:	mov	x0, sp
  411964:	str	wzr, [x24, #648]
  411968:	bl	4019d0 <sigemptyset@plt>
  41196c:	mov	x1, sp
  411970:	mov	w0, #0x2                   	// #2
  411974:	mov	x2, xzr
  411978:	bl	401870 <sigprocmask@plt>
  41197c:	mov	w23, #0xfffffffe            	// #-2
  411980:	mov	w0, w23
  411984:	ldp	x20, x19, [sp, #208]
  411988:	ldp	x22, x21, [sp, #192]
  41198c:	ldp	x24, x23, [sp, #176]
  411990:	ldp	x26, x25, [sp, #160]
  411994:	ldr	x27, [sp, #144]
  411998:	ldp	x29, x30, [sp, #128]
  41199c:	add	sp, sp, #0xe0
  4119a0:	ret
  4119a4:	adrp	x22, 433000 <PC+0x37d0>
  4119a8:	mov	w21, w21
  4119ac:	mov	w25, #0x1                   	// #1
  4119b0:	adrp	x26, 434000 <PC+0x47d0>
  4119b4:	adrp	x27, 433000 <PC+0x37d0>
  4119b8:	add	x22, x22, #0x330
  4119bc:	b	4119cc <clear@@Base+0xe8ac>
  4119c0:	mov	x0, x22
  4119c4:	bl	401850 <_setjmp@plt>
  4119c8:	cbnz	w0, 411960 <clear@@Base+0xe840>
  4119cc:	bl	411c94 <clear@@Base+0xeb74>
  4119d0:	mov	w0, w20
  4119d4:	mov	x1, x19
  4119d8:	mov	x2, x21
  4119dc:	str	w25, [x24, #648]
  4119e0:	bl	401b60 <read@plt>
  4119e4:	ldr	w8, [x26, #444]
  4119e8:	mov	x23, x0
  4119ec:	cbnz	w8, 411a10 <clear@@Base+0xe8f0>
  4119f0:	ldr	w8, [x27, #1128]
  4119f4:	cmp	w23, #0x0
  4119f8:	csinc	w8, wzr, w8, ne  // ne = any
  4119fc:	cmp	w8, #0x15
  411a00:	str	w8, [x27, #1128]
  411a04:	b.lt	411a10 <clear@@Base+0xe8f0>  // b.tstop
  411a08:	mov	w0, #0x1                   	// #1
  411a0c:	bl	402190 <setlocale@plt+0x4d0>
  411a10:	str	wzr, [x24, #648]
  411a14:	tbz	w23, #31, 411980 <clear@@Base+0xe860>
  411a18:	bl	401c40 <__errno_location@plt>
  411a1c:	ldr	w8, [x0]
  411a20:	cmp	w8, #0xb
  411a24:	b.eq	4119c0 <clear@@Base+0xe8a0>  // b.none
  411a28:	cmp	w8, #0x4
  411a2c:	b.eq	4119c0 <clear@@Base+0xe8a0>  // b.none
  411a30:	mov	w23, #0xffffffff            	// #-1
  411a34:	b	411980 <clear@@Base+0xe860>
  411a38:	stp	x29, x30, [sp, #-16]!
  411a3c:	adrp	x0, 433000 <PC+0x37d0>
  411a40:	add	x0, x0, #0x330
  411a44:	mov	w1, #0x1                   	// #1
  411a48:	mov	x29, sp
  411a4c:	bl	401bf0 <longjmp@plt>
  411a50:	sub	sp, sp, #0x20
  411a54:	add	x0, sp, #0x8
  411a58:	stp	x29, x30, [sp, #16]
  411a5c:	add	x29, sp, #0x10
  411a60:	bl	4019a0 <time@plt>
  411a64:	ldr	x0, [sp, #8]
  411a68:	ldp	x29, x30, [sp, #16]
  411a6c:	add	sp, sp, #0x20
  411a70:	ret
  411a74:	stp	x29, x30, [sp, #-48]!
  411a78:	stp	x22, x21, [sp, #16]
  411a7c:	stp	x20, x19, [sp, #32]
  411a80:	mov	x29, sp
  411a84:	mov	x19, x0
  411a88:	bl	401c40 <__errno_location@plt>
  411a8c:	ldr	w0, [x0]
  411a90:	bl	401ab0 <strerror@plt>
  411a94:	mov	x20, x0
  411a98:	mov	x0, x19
  411a9c:	bl	401830 <strlen@plt>
  411aa0:	mov	x21, x0
  411aa4:	mov	x0, x20
  411aa8:	bl	401830 <strlen@plt>
  411aac:	add	w8, w0, w21
  411ab0:	add	w21, w8, #0x3
  411ab4:	mov	w1, #0x1                   	// #1
  411ab8:	mov	w0, w21
  411abc:	bl	402208 <setlocale@plt+0x548>
  411ac0:	adrp	x2, 41b000 <winch@@Base+0x63dc>
  411ac4:	sxtw	x1, w21
  411ac8:	add	x2, x2, #0x123
  411acc:	mov	x3, x19
  411ad0:	mov	x4, x20
  411ad4:	mov	x22, x0
  411ad8:	bl	401900 <snprintf@plt>
  411adc:	mov	x0, x22
  411ae0:	ldp	x20, x19, [sp, #32]
  411ae4:	ldp	x22, x21, [sp, #16]
  411ae8:	ldp	x29, x30, [sp], #48
  411aec:	ret
  411af0:	stp	x29, x30, [sp, #-16]!
  411af4:	mov	x2, x1
  411af8:	mov	w1, #0x64                  	// #100
  411afc:	mov	x29, sp
  411b00:	bl	411b0c <clear@@Base+0xe9ec>
  411b04:	ldp	x29, x30, [sp], #16
  411b08:	ret
  411b0c:	scvtf	d0, x0
  411b10:	scvtf	d1, x1
  411b14:	scvtf	d2, x2
  411b18:	fmul	d0, d0, d1
  411b1c:	fdiv	d0, d0, d2
  411b20:	fmov	d1, #5.000000000000000000e-01
  411b24:	fadd	d0, d0, d1
  411b28:	fcvtzs	x0, d0
  411b2c:	ret
  411b30:	mov	x9, #0xd70b                	// #55051
  411b34:	movk	x9, #0x70a3, lsl #16
  411b38:	movk	x9, #0xa3d, lsl #32
  411b3c:	movk	x9, #0xa3d7, lsl #48
  411b40:	smulh	x9, x2, x9
  411b44:	add	x9, x9, x2
  411b48:	mov	w8, #0x2710                	// #10000
  411b4c:	asr	x10, x9, #6
  411b50:	mul	w8, w1, w8
  411b54:	add	x9, x10, x9, lsr #63
  411b58:	adds	x1, x9, w8, sxtw
  411b5c:	b.eq	411b7c <clear@@Base+0xea5c>  // b.none
  411b60:	stp	x29, x30, [sp, #-16]!
  411b64:	mov	w2, #0x4240                	// #16960
  411b68:	movk	w2, #0xf, lsl #16
  411b6c:	mov	x29, sp
  411b70:	bl	411b0c <clear@@Base+0xe9ec>
  411b74:	ldp	x29, x30, [sp], #16
  411b78:	ret
  411b7c:	mov	x0, xzr
  411b80:	ret
  411b84:	stp	x29, x30, [sp, #-48]!
  411b88:	adrp	x8, 434000 <PC+0x47d0>
  411b8c:	ldrb	w8, [x8, #696]
  411b90:	str	x21, [sp, #16]
  411b94:	stp	x20, x19, [sp, #32]
  411b98:	mov	x29, sp
  411b9c:	tst	w8, #0x3
  411ba0:	b.eq	411bb4 <clear@@Base+0xea94>  // b.none
  411ba4:	adrp	x8, 434000 <PC+0x47d0>
  411ba8:	mov	w9, #0x1                   	// #1
  411bac:	str	w9, [x8, #468]
  411bb0:	b	411c1c <clear@@Base+0xeafc>
  411bb4:	adrp	x21, 434000 <PC+0x47d0>
  411bb8:	add	x1, x29, #0x1c
  411bbc:	mov	w0, wzr
  411bc0:	str	wzr, [x21, #660]
  411bc4:	bl	40e08c <clear@@Base+0xaf6c>
  411bc8:	cbz	w0, 411c18 <clear@@Base+0xeaf8>
  411bcc:	mov	w20, w0
  411bd0:	mov	w19, #0x1                   	// #1
  411bd4:	b	411bf8 <clear@@Base+0xead8>
  411bd8:	mov	w0, w20
  411bdc:	bl	411c2c <clear@@Base+0xeb0c>
  411be0:	add	x1, x29, #0x1c
  411be4:	mov	w0, w19
  411be8:	bl	40e08c <clear@@Base+0xaf6c>
  411bec:	mov	w20, w0
  411bf0:	add	w19, w19, #0x1
  411bf4:	cbz	w0, 411c18 <clear@@Base+0xeaf8>
  411bf8:	ldr	w0, [x29, #28]
  411bfc:	bl	403398 <clear@@Base+0x278>
  411c00:	ldr	w8, [x29, #28]
  411c04:	cmp	w20, #0x8
  411c08:	str	w8, [x21, #660]
  411c0c:	b.ne	411bd8 <clear@@Base+0xeab8>  // b.any
  411c10:	bl	40340c <clear@@Base+0x2ec>
  411c14:	b	411be0 <clear@@Base+0xeac0>
  411c18:	bl	40320c <clear@@Base+0xec>
  411c1c:	ldp	x20, x19, [sp, #32]
  411c20:	ldr	x21, [sp, #16]
  411c24:	ldp	x29, x30, [sp], #48
  411c28:	ret
  411c2c:	stp	x29, x30, [sp, #-32]!
  411c30:	adrp	x8, 434000 <PC+0x47d0>
  411c34:	ldr	w9, [x8, #656]
  411c38:	stp	x20, x19, [sp, #16]
  411c3c:	mov	w19, w0
  411c40:	mov	x29, sp
  411c44:	cbz	w9, 411c50 <clear@@Base+0xeb30>
  411c48:	str	wzr, [x8, #656]
  411c4c:	bl	403174 <clear@@Base+0x54>
  411c50:	adrp	x20, 42f000 <winch@@Base+0x1a3dc>
  411c54:	ldr	x8, [x20, #1960]
  411c58:	adrp	x9, 433000 <PC+0x37d0>
  411c5c:	add	x9, x9, #0x86b
  411c60:	cmp	x8, x9
  411c64:	b.cc	411c6c <clear@@Base+0xeb4c>  // b.lo, b.ul, b.last
  411c68:	bl	411c94 <clear@@Base+0xeb74>
  411c6c:	ldr	x8, [x20, #1960]
  411c70:	mov	w0, w19
  411c74:	adrp	x9, 434000 <PC+0x47d0>
  411c78:	add	x10, x8, #0x1
  411c7c:	str	x10, [x20, #1960]
  411c80:	strb	w19, [x8]
  411c84:	ldp	x20, x19, [sp, #16]
  411c88:	str	wzr, [x9, #664]
  411c8c:	ldp	x29, x30, [sp], #32
  411c90:	ret
  411c94:	stp	x29, x30, [sp, #-48]!
  411c98:	stp	x22, x21, [sp, #16]
  411c9c:	adrp	x21, 42f000 <winch@@Base+0x1a3dc>
  411ca0:	ldr	w8, [x21, #1960]
  411ca4:	adrp	x9, 433000 <PC+0x37d0>
  411ca8:	add	x9, x9, #0x46c
  411cac:	stp	x20, x19, [sp, #32]
  411cb0:	subs	w8, w8, w9
  411cb4:	mov	x29, sp
  411cb8:	b.eq	411cfc <clear@@Base+0xebdc>  // b.none
  411cbc:	adrp	x9, 42f000 <winch@@Base+0x1a3dc>
  411cc0:	ldr	w9, [x9, #2128]
  411cc4:	adrp	x19, 433000 <PC+0x37d0>
  411cc8:	mov	w22, #0x1                   	// #1
  411ccc:	sxtw	x20, w8
  411cd0:	cmp	w9, #0x0
  411cd4:	add	x19, x19, #0x46c
  411cd8:	cinc	w0, w22, eq  // eq = none
  411cdc:	mov	x1, x19
  411ce0:	mov	x2, x20
  411ce4:	bl	401ae0 <write@plt>
  411ce8:	cmp	x0, x20
  411cec:	b.eq	411cf8 <clear@@Base+0xebd8>  // b.none
  411cf0:	adrp	x8, 434000 <PC+0x47d0>
  411cf4:	str	w22, [x8, #468]
  411cf8:	str	x19, [x21, #1960]
  411cfc:	ldp	x20, x19, [sp, #32]
  411d00:	ldp	x22, x21, [sp, #16]
  411d04:	ldp	x29, x30, [sp], #48
  411d08:	ret
  411d0c:	stp	x29, x30, [sp, #-32]!
  411d10:	ldrb	w8, [x0]
  411d14:	str	x19, [sp, #16]
  411d18:	mov	x29, sp
  411d1c:	cbz	w8, 411d34 <clear@@Base+0xec14>
  411d20:	add	x19, x0, #0x1
  411d24:	and	w0, w8, #0xff
  411d28:	bl	411c2c <clear@@Base+0xeb0c>
  411d2c:	ldrb	w8, [x19], #1
  411d30:	cbnz	w8, 411d24 <clear@@Base+0xec04>
  411d34:	ldr	x19, [sp, #16]
  411d38:	ldp	x29, x30, [sp], #32
  411d3c:	ret
  411d40:	sub	sp, sp, #0x30
  411d44:	cmp	x0, #0x0
  411d48:	add	x10, sp, #0x8
  411d4c:	mov	x9, #0x6666666666666666    	// #7378697629483820646
  411d50:	mov	x8, x1
  411d54:	movk	x9, #0x6667
  411d58:	cneg	x11, x0, mi  // mi = first
  411d5c:	add	x1, x10, #0x15
  411d60:	mov	w10, #0xa                   	// #10
  411d64:	stp	x29, x30, [sp, #32]
  411d68:	add	x29, sp, #0x20
  411d6c:	strb	wzr, [sp, #30]
  411d70:	smulh	x12, x11, x9
  411d74:	asr	x14, x12, #2
  411d78:	add	x12, x14, x12, lsr #63
  411d7c:	add	x13, x11, #0x9
  411d80:	msub	w11, w12, w10, w11
  411d84:	add	w11, w11, #0x30
  411d88:	cmp	x13, #0x12
  411d8c:	strb	w11, [x1], #-1
  411d90:	mov	x11, x12
  411d94:	b.hi	411d70 <clear@@Base+0xec50>  // b.pmore
  411d98:	tbnz	x0, #63, 411da4 <clear@@Base+0xec84>
  411d9c:	add	x1, x1, #0x1
  411da0:	b	411dac <clear@@Base+0xec8c>
  411da4:	mov	w9, #0x2d                  	// #45
  411da8:	strb	w9, [x1]
  411dac:	mov	x0, x8
  411db0:	bl	401b50 <strcpy@plt>
  411db4:	ldp	x29, x30, [sp, #32]
  411db8:	add	sp, sp, #0x30
  411dbc:	ret
  411dc0:	sub	sp, sp, #0x30
  411dc4:	cmp	x0, #0x0
  411dc8:	add	x10, sp, #0x8
  411dcc:	mov	x9, #0x6666666666666666    	// #7378697629483820646
  411dd0:	mov	x8, x1
  411dd4:	movk	x9, #0x6667
  411dd8:	cneg	x11, x0, mi  // mi = first
  411ddc:	add	x1, x10, #0x15
  411de0:	mov	w10, #0xa                   	// #10
  411de4:	stp	x29, x30, [sp, #32]
  411de8:	add	x29, sp, #0x20
  411dec:	strb	wzr, [sp, #30]
  411df0:	smulh	x12, x11, x9
  411df4:	asr	x14, x12, #2
  411df8:	add	x12, x14, x12, lsr #63
  411dfc:	add	x13, x11, #0x9
  411e00:	msub	w11, w12, w10, w11
  411e04:	add	w11, w11, #0x30
  411e08:	cmp	x13, #0x12
  411e0c:	strb	w11, [x1], #-1
  411e10:	mov	x11, x12
  411e14:	b.hi	411df0 <clear@@Base+0xecd0>  // b.pmore
  411e18:	tbnz	x0, #63, 411e24 <clear@@Base+0xed04>
  411e1c:	add	x1, x1, #0x1
  411e20:	b	411e2c <clear@@Base+0xed0c>
  411e24:	mov	w9, #0x2d                  	// #45
  411e28:	strb	w9, [x1]
  411e2c:	mov	x0, x8
  411e30:	bl	401b50 <strcpy@plt>
  411e34:	ldp	x29, x30, [sp, #32]
  411e38:	add	sp, sp, #0x30
  411e3c:	ret
  411e40:	sub	sp, sp, #0x20
  411e44:	cmp	w0, #0x0
  411e48:	mov	x10, sp
  411e4c:	mov	w9, #0x6667                	// #26215
  411e50:	mov	x8, x1
  411e54:	movk	w9, #0x6666, lsl #16
  411e58:	cneg	w11, w0, mi  // mi = first
  411e5c:	add	x1, x10, #0xb
  411e60:	mov	w10, #0xa                   	// #10
  411e64:	stp	x29, x30, [sp, #16]
  411e68:	add	x29, sp, #0x10
  411e6c:	strb	wzr, [sp, #12]
  411e70:	smull	x12, w11, w9
  411e74:	lsr	x14, x12, #63
  411e78:	asr	x12, x12, #34
  411e7c:	add	w12, w12, w14
  411e80:	add	w13, w11, #0x9
  411e84:	msub	w11, w12, w10, w11
  411e88:	add	w11, w11, #0x30
  411e8c:	cmp	w13, #0x12
  411e90:	strb	w11, [x1], #-1
  411e94:	mov	w11, w12
  411e98:	b.hi	411e70 <clear@@Base+0xed50>  // b.pmore
  411e9c:	tbnz	w0, #31, 411ea8 <clear@@Base+0xed88>
  411ea0:	add	x1, x1, #0x1
  411ea4:	b	411eb0 <clear@@Base+0xed90>
  411ea8:	mov	w9, #0x2d                  	// #45
  411eac:	strb	w9, [x1]
  411eb0:	mov	x0, x8
  411eb4:	bl	401b50 <strcpy@plt>
  411eb8:	ldp	x29, x30, [sp, #16]
  411ebc:	add	sp, sp, #0x20
  411ec0:	ret
  411ec4:	mov	x8, x0
  411ec8:	mov	x0, xzr
  411ecc:	mov	w9, #0xa                   	// #10
  411ed0:	ldrb	w10, [x8], #1
  411ed4:	sub	w11, w10, #0x30
  411ed8:	madd	x10, x0, x9, x10
  411edc:	and	w11, w11, #0xff
  411ee0:	sub	x10, x10, #0x30
  411ee4:	cmp	w11, #0x9
  411ee8:	csel	x0, x0, x10, hi  // hi = pmore
  411eec:	cmp	w11, #0xa
  411ef0:	b.cc	411ed0 <clear@@Base+0xedb0>  // b.lo, b.ul, b.last
  411ef4:	cbz	x1, 411efc <clear@@Base+0xeddc>
  411ef8:	str	x8, [x1]
  411efc:	ret
  411f00:	mov	x8, x0
  411f04:	mov	w0, wzr
  411f08:	mov	w9, #0xa                   	// #10
  411f0c:	ldrb	w10, [x8], #1
  411f10:	sub	w11, w10, #0x30
  411f14:	madd	w10, w0, w9, w10
  411f18:	sub	w10, w10, #0x30
  411f1c:	cmp	w11, #0x9
  411f20:	csel	w0, w0, w10, hi  // hi = pmore
  411f24:	cmp	w11, #0xa
  411f28:	b.cc	411f0c <clear@@Base+0xedec>  // b.lo, b.ul, b.last
  411f2c:	cbz	x1, 411f34 <clear@@Base+0xee14>
  411f30:	str	x8, [x1]
  411f34:	ret
  411f38:	stp	x29, x30, [sp, #-16]!
  411f3c:	mov	x29, sp
  411f40:	bl	415c08 <winch@@Base+0xfe4>
  411f44:	add	w8, w0, #0x2
  411f48:	cmp	w8, #0x22
  411f4c:	b.hi	411f70 <clear@@Base+0xee50>  // b.pmore
  411f50:	mov	w9, #0x1                   	// #1
  411f54:	lsl	x8, x9, x8
  411f58:	mov	x9, #0x9001                	// #36865
  411f5c:	movk	x9, #0x4, lsl #32
  411f60:	tst	x8, x9
  411f64:	b.eq	411f70 <clear@@Base+0xee50>  // b.none
  411f68:	ldp	x29, x30, [sp], #16
  411f6c:	ret
  411f70:	sxtw	x0, w0
  411f74:	bl	4073f4 <clear@@Base+0x42d4>
  411f78:	ldp	x29, x30, [sp], #16
  411f7c:	ret

0000000000411f80 <error@@Base>:
  411f80:	stp	x29, x30, [sp, #-64]!
  411f84:	adrp	x8, 434000 <PC+0x47d0>
  411f88:	stp	x22, x21, [sp, #32]
  411f8c:	ldr	w9, [x8, #652]
  411f90:	adrp	x22, 42f000 <winch@@Base+0x1a3dc>
  411f94:	ldr	w10, [x22, #2128]
  411f98:	str	x23, [sp, #16]
  411f9c:	stp	x20, x19, [sp, #48]
  411fa0:	mov	x19, x1
  411fa4:	mov	x20, x0
  411fa8:	adrp	x21, 434000 <PC+0x47d0>
  411fac:	add	w9, w9, #0x1
  411fb0:	mov	w23, #0x11                  	// #17
  411fb4:	mov	x29, sp
  411fb8:	str	w9, [x8, #652]
  411fbc:	cbz	w10, 411ff4 <error@@Base+0x74>
  411fc0:	ldr	w8, [x21, #324]
  411fc4:	cbz	w8, 411ff4 <error@@Base+0x74>
  411fc8:	adrp	x8, 434000 <PC+0x47d0>
  411fcc:	ldr	w8, [x8, #624]
  411fd0:	cbnz	w8, 411fd8 <error@@Base+0x58>
  411fd4:	bl	40b998 <clear@@Base+0x8878>
  411fd8:	bl	40320c <clear@@Base+0xec>
  411fdc:	bl	403174 <clear@@Base+0x54>
  411fe0:	mov	w0, #0x8                   	// #8
  411fe4:	bl	4032c8 <clear@@Base+0x1a8>
  411fe8:	adrp	x8, 434000 <PC+0x47d0>
  411fec:	ldr	w8, [x8, #372]
  411ff0:	add	w23, w8, #0x11
  411ff4:	mov	x0, x20
  411ff8:	mov	x1, x19
  411ffc:	bl	412080 <error@@Base+0x100>
  412000:	ldr	w8, [x22, #2128]
  412004:	cbz	w8, 412064 <error@@Base+0xe4>
  412008:	ldr	w8, [x21, #324]
  41200c:	cbz	w8, 412064 <error@@Base+0xe4>
  412010:	mov	w19, w0
  412014:	adrp	x0, 42f000 <winch@@Base+0x1a3dc>
  412018:	add	x0, x0, #0x7b0
  41201c:	bl	411d0c <clear@@Base+0xebec>
  412020:	bl	40320c <clear@@Base+0xec>
  412024:	adrp	x8, 434000 <PC+0x47d0>
  412028:	ldr	w8, [x8, #400]
  41202c:	add	w9, w23, w19
  412030:	add	w19, w9, w8
  412034:	bl	411f38 <clear@@Base+0xee18>
  412038:	bl	403030 <setlocale@plt+0x1370>
  41203c:	bl	40314c <clear@@Base+0x2c>
  412040:	adrp	x8, 434000 <PC+0x47d0>
  412044:	ldr	w8, [x8, #396]
  412048:	cmp	w19, w8
  41204c:	b.lt	41205c <error@@Base+0xdc>  // b.tstop
  412050:	adrp	x8, 434000 <PC+0x47d0>
  412054:	mov	w9, #0x1                   	// #1
  412058:	str	w9, [x8, #468]
  41205c:	bl	411c94 <clear@@Base+0xeb74>
  412060:	b	41206c <error@@Base+0xec>
  412064:	mov	w0, #0xa                   	// #10
  412068:	bl	411c2c <clear@@Base+0xeb0c>
  41206c:	ldp	x20, x19, [sp, #48]
  412070:	ldp	x22, x21, [sp, #32]
  412074:	ldr	x23, [sp, #16]
  412078:	ldp	x29, x30, [sp], #64
  41207c:	ret
  412080:	stp	x29, x30, [sp, #-48]!
  412084:	stp	x22, x21, [sp, #16]
  412088:	stp	x20, x19, [sp, #32]
  41208c:	ldrb	w8, [x0]
  412090:	mov	x29, sp
  412094:	cbz	w8, 412150 <error@@Base+0x1d0>
  412098:	mov	x19, x1
  41209c:	mov	w20, wzr
  4120a0:	b	4120c0 <error@@Base+0x140>
  4120a4:	add	x21, x0, #0x1
  4120a8:	mov	w0, w8
  4120ac:	bl	411c2c <clear@@Base+0xeb0c>
  4120b0:	add	w20, w20, #0x1
  4120b4:	ldrb	w8, [x21]
  4120b8:	mov	x0, x21
  4120bc:	cbz	w8, 412154 <error@@Base+0x1d4>
  4120c0:	and	w8, w8, #0xff
  4120c4:	cmp	w8, #0x25
  4120c8:	b.ne	4120a4 <error@@Base+0x124>  // b.any
  4120cc:	ldrb	w8, [x0, #1]
  4120d0:	add	x21, x0, #0x2
  4120d4:	cmp	w8, #0x6d
  4120d8:	b.gt	4120fc <error@@Base+0x17c>
  4120dc:	cmp	w8, #0x25
  4120e0:	b.eq	412134 <error@@Base+0x1b4>  // b.none
  4120e4:	cmp	w8, #0x64
  4120e8:	b.ne	4120b4 <error@@Base+0x134>  // b.any
  4120ec:	ldr	w0, [x19], #8
  4120f0:	bl	412260 <error@@Base+0x2e0>
  4120f4:	add	w20, w0, w20
  4120f8:	b	4120b4 <error@@Base+0x134>
  4120fc:	cmp	w8, #0x6e
  412100:	b.eq	412140 <error@@Base+0x1c0>  // b.none
  412104:	cmp	w8, #0x73
  412108:	b.ne	4120b4 <error@@Base+0x134>  // b.any
  41210c:	ldr	x9, [x19], #8
  412110:	ldrb	w8, [x9]
  412114:	cbz	w8, 4120b4 <error@@Base+0x134>
  412118:	add	x22, x9, #0x1
  41211c:	and	w0, w8, #0xff
  412120:	bl	411c2c <clear@@Base+0xeb0c>
  412124:	ldrb	w8, [x22], #1
  412128:	add	w20, w20, #0x1
  41212c:	cbnz	w8, 41211c <error@@Base+0x19c>
  412130:	b	4120b4 <error@@Base+0x134>
  412134:	mov	w0, #0x25                  	// #37
  412138:	bl	411c2c <clear@@Base+0xeb0c>
  41213c:	b	4120b4 <error@@Base+0x134>
  412140:	ldr	x0, [x19], #8
  412144:	bl	412290 <error@@Base+0x310>
  412148:	add	w20, w0, w20
  41214c:	b	4120b4 <error@@Base+0x134>
  412150:	mov	w20, wzr
  412154:	mov	w0, w20
  412158:	ldp	x20, x19, [sp, #32]
  41215c:	ldp	x22, x21, [sp, #16]
  412160:	ldp	x29, x30, [sp], #48
  412164:	ret
  412168:	stp	x29, x30, [sp, #-32]!
  41216c:	stp	x20, x19, [sp, #16]
  412170:	mov	x29, sp
  412174:	mov	x19, x1
  412178:	mov	x20, x0
  41217c:	bl	40320c <clear@@Base+0xec>
  412180:	bl	403174 <clear@@Base+0x54>
  412184:	mov	w0, #0x8                   	// #8
  412188:	bl	4032c8 <clear@@Base+0x1a8>
  41218c:	mov	x0, x20
  412190:	mov	x1, x19
  412194:	bl	412080 <error@@Base+0x100>
  412198:	adrp	x0, 42f000 <winch@@Base+0x1a3dc>
  41219c:	add	x0, x0, #0x7c1
  4121a0:	bl	411d0c <clear@@Base+0xebec>
  4121a4:	bl	40320c <clear@@Base+0xec>
  4121a8:	bl	411c94 <clear@@Base+0xeb74>
  4121ac:	ldp	x20, x19, [sp, #16]
  4121b0:	adrp	x8, 434000 <PC+0x47d0>
  4121b4:	mov	w9, #0x1                   	// #1
  4121b8:	str	w9, [x8, #656]
  4121bc:	ldp	x29, x30, [sp], #32
  4121c0:	ret
  4121c4:	stp	x29, x30, [sp, #-48]!
  4121c8:	stp	x22, x21, [sp, #16]
  4121cc:	adrp	x22, 42f000 <winch@@Base+0x1a3dc>
  4121d0:	ldr	w8, [x22, #2128]
  4121d4:	stp	x20, x19, [sp, #32]
  4121d8:	mov	x19, x1
  4121dc:	mov	x20, x0
  4121e0:	adrp	x21, 434000 <PC+0x47d0>
  4121e4:	mov	x29, sp
  4121e8:	cbz	w8, 4121f8 <error@@Base+0x278>
  4121ec:	ldr	w8, [x21, #324]
  4121f0:	cbz	w8, 4121f8 <error@@Base+0x278>
  4121f4:	bl	403174 <clear@@Base+0x54>
  4121f8:	mov	x0, x20
  4121fc:	mov	x1, x19
  412200:	bl	412080 <error@@Base+0x100>
  412204:	bl	415c08 <winch@@Base+0xfe4>
  412208:	ldr	w8, [x22, #2128]
  41220c:	mov	w19, w0
  412210:	cbz	w8, 412244 <error@@Base+0x2c4>
  412214:	ldr	w8, [x21, #324]
  412218:	cbz	w8, 412244 <error@@Base+0x2c4>
  41221c:	bl	403030 <setlocale@plt+0x1370>
  412220:	adrp	x8, 434000 <PC+0x47d0>
  412224:	ldr	w8, [x8, #396]
  412228:	cmp	w8, #0x0
  41222c:	b.gt	41223c <error@@Base+0x2bc>
  412230:	adrp	x8, 434000 <PC+0x47d0>
  412234:	mov	w9, #0x1                   	// #1
  412238:	str	w9, [x8, #468]
  41223c:	bl	411c94 <clear@@Base+0xeb74>
  412240:	b	41224c <error@@Base+0x2cc>
  412244:	mov	w0, #0xa                   	// #10
  412248:	bl	411c2c <clear@@Base+0xeb0c>
  41224c:	mov	w0, w19
  412250:	ldp	x20, x19, [sp, #32]
  412254:	ldp	x22, x21, [sp, #16]
  412258:	ldp	x29, x30, [sp], #48
  41225c:	ret
  412260:	sub	sp, sp, #0x20
  412264:	add	x1, sp, #0x4
  412268:	stp	x29, x30, [sp, #16]
  41226c:	add	x29, sp, #0x10
  412270:	bl	411e40 <clear@@Base+0xed20>
  412274:	add	x0, sp, #0x4
  412278:	bl	411d0c <clear@@Base+0xebec>
  41227c:	add	x0, sp, #0x4
  412280:	bl	401830 <strlen@plt>
  412284:	ldp	x29, x30, [sp, #16]
  412288:	add	sp, sp, #0x20
  41228c:	ret
  412290:	sub	sp, sp, #0x30
  412294:	add	x1, sp, #0x8
  412298:	stp	x29, x30, [sp, #32]
  41229c:	add	x29, sp, #0x20
  4122a0:	bl	411dc0 <clear@@Base+0xeca0>
  4122a4:	add	x0, sp, #0x8
  4122a8:	bl	411d0c <clear@@Base+0xebec>
  4122ac:	add	x0, sp, #0x8
  4122b0:	bl	401830 <strlen@plt>
  4122b4:	ldp	x29, x30, [sp, #32]
  4122b8:	add	sp, sp, #0x30
  4122bc:	ret
  4122c0:	stp	x29, x30, [sp, #-48]!
  4122c4:	adrp	x8, 434000 <PC+0x47d0>
  4122c8:	ldr	w8, [x8, #504]
  4122cc:	stp	x22, x21, [sp, #16]
  4122d0:	stp	x20, x19, [sp, #32]
  4122d4:	mov	x19, x2
  4122d8:	mov	w20, w1
  4122dc:	cmp	w8, #0x2
  4122e0:	mov	x21, x0
  4122e4:	mov	x22, x0
  4122e8:	mov	x29, sp
  4122ec:	b.ne	412324 <error@@Base+0x3a4>  // b.any
  4122f0:	mov	x0, x21
  4122f4:	bl	401830 <strlen@plt>
  4122f8:	mov	w1, #0x1                   	// #1
  4122fc:	bl	408f10 <clear@@Base+0x5df0>
  412300:	mov	w1, w0
  412304:	mov	w0, #0x1                   	// #1
  412308:	bl	402208 <setlocale@plt+0x548>
  41230c:	mov	w4, #0x1                   	// #1
  412310:	mov	x1, x21
  412314:	mov	x2, xzr
  412318:	mov	x3, xzr
  41231c:	mov	x22, x0
  412320:	bl	408f78 <clear@@Base+0x5e58>
  412324:	mov	w3, #0x1                   	// #1
  412328:	mov	x0, x22
  41232c:	mov	w1, w20
  412330:	mov	x2, x19
  412334:	bl	412360 <error@@Base+0x3e0>
  412338:	cmp	x22, x21
  41233c:	mov	w19, w0
  412340:	b.eq	41234c <error@@Base+0x3cc>  // b.none
  412344:	mov	x0, x22
  412348:	bl	401b20 <free@plt>
  41234c:	mov	w0, w19
  412350:	ldp	x20, x19, [sp, #32]
  412354:	ldp	x22, x21, [sp, #16]
  412358:	ldp	x29, x30, [sp], #48
  41235c:	ret
  412360:	stp	x29, x30, [sp, #-48]!
  412364:	stp	x22, x21, [sp, #16]
  412368:	stp	x20, x19, [sp, #32]
  41236c:	mov	x29, sp
  412370:	tbnz	w1, #12, 4123c4 <error@@Base+0x444>
  412374:	mov	x22, x0
  412378:	mov	w0, #0x1                   	// #1
  41237c:	mov	w1, #0x40                  	// #64
  412380:	mov	w21, w3
  412384:	mov	x19, x2
  412388:	bl	402208 <setlocale@plt+0x548>
  41238c:	mov	w2, #0x1                   	// #1
  412390:	mov	x1, x22
  412394:	mov	x20, x0
  412398:	bl	401c10 <regcomp@plt>
  41239c:	cbz	w0, 4123cc <error@@Base+0x44c>
  4123a0:	mov	x0, x20
  4123a4:	bl	401b20 <free@plt>
  4123a8:	cbz	w21, 4123bc <error@@Base+0x43c>
  4123ac:	adrp	x0, 41b000 <winch@@Base+0x63dc>
  4123b0:	add	x0, x0, #0x130
  4123b4:	mov	x1, xzr
  4123b8:	bl	411f80 <error@@Base>
  4123bc:	mov	w0, #0xffffffff            	// #-1
  4123c0:	b	4123e8 <error@@Base+0x468>
  4123c4:	mov	w0, wzr
  4123c8:	b	4123e8 <error@@Base+0x468>
  4123cc:	ldr	x0, [x19]
  4123d0:	cbz	x0, 4123e0 <error@@Base+0x460>
  4123d4:	bl	401c00 <regfree@plt>
  4123d8:	ldr	x0, [x19]
  4123dc:	bl	401b20 <free@plt>
  4123e0:	mov	w0, wzr
  4123e4:	str	x20, [x19]
  4123e8:	ldp	x20, x19, [sp, #32]
  4123ec:	ldp	x22, x21, [sp, #16]
  4123f0:	ldp	x29, x30, [sp], #48
  4123f4:	ret
  4123f8:	stp	x29, x30, [sp, #-32]!
  4123fc:	str	x19, [sp, #16]
  412400:	mov	x19, x0
  412404:	ldr	x0, [x0]
  412408:	mov	x29, sp
  41240c:	cbz	x0, 41241c <error@@Base+0x49c>
  412410:	bl	401c00 <regfree@plt>
  412414:	ldr	x0, [x19]
  412418:	bl	401b20 <free@plt>
  41241c:	str	xzr, [x19]
  412420:	ldr	x19, [sp, #16]
  412424:	ldp	x29, x30, [sp], #32
  412428:	ret
  41242c:	sub	sp, sp, #0x20
  412430:	add	x2, sp, #0x8
  412434:	mov	w1, wzr
  412438:	mov	w3, wzr
  41243c:	stp	x29, x30, [sp, #16]
  412440:	add	x29, sp, #0x10
  412444:	str	xzr, [sp, #8]
  412448:	bl	412360 <error@@Base+0x3e0>
  41244c:	mov	w8, w0
  412450:	mov	w0, wzr
  412454:	cbnz	w8, 412464 <error@@Base+0x4e4>
  412458:	add	x0, sp, #0x8
  41245c:	bl	4123f8 <error@@Base+0x478>
  412460:	mov	w0, #0x1                   	// #1
  412464:	ldp	x29, x30, [sp, #16]
  412468:	add	sp, sp, #0x20
  41246c:	ret
  412470:	cmp	x0, #0x0
  412474:	cset	w0, eq  // eq = none
  412478:	ret
  41247c:	sub	sp, sp, #0x50
  412480:	stp	x24, x23, [sp, #32]
  412484:	stp	x22, x21, [sp, #48]
  412488:	stp	x20, x19, [sp, #64]
  41248c:	mov	w19, w7
  412490:	mov	x20, x5
  412494:	mov	x21, x4
  412498:	mov	w23, w3
  41249c:	mov	x22, x2
  4124a0:	stp	x29, x30, [sp, #16]
  4124a4:	add	x29, sp, #0x10
  4124a8:	str	xzr, [x5]
  4124ac:	str	xzr, [x4]
  4124b0:	tbnz	w7, #12, 412500 <error@@Base+0x580>
  4124b4:	cmp	w6, #0x0
  4124b8:	cset	w8, ne  // ne = any
  4124bc:	orr	w4, w8, #0x4
  4124c0:	add	x3, sp, #0x8
  4124c4:	mov	w2, #0x1                   	// #1
  4124c8:	mov	x1, x22
  4124cc:	stp	wzr, w23, [sp, #8]
  4124d0:	bl	401be0 <regexec@plt>
  4124d4:	cmp	w0, #0x0
  4124d8:	mov	w8, w0
  4124dc:	cset	w0, eq  // eq = none
  4124e0:	cbnz	w8, 412528 <error@@Base+0x5a8>
  4124e4:	ldrsw	x8, [sp, #8]
  4124e8:	add	x8, x22, x8
  4124ec:	str	x8, [x21]
  4124f0:	ldrsw	x8, [sp, #12]
  4124f4:	add	x8, x22, x8
  4124f8:	str	x8, [x20]
  4124fc:	b	412528 <error@@Base+0x5a8>
  412500:	mov	x0, x1
  412504:	mov	x24, x1
  412508:	bl	401830 <strlen@plt>
  41250c:	mov	x1, x0
  412510:	mov	x0, x24
  412514:	mov	x2, x22
  412518:	mov	w3, w23
  41251c:	mov	x4, x21
  412520:	mov	x5, x20
  412524:	bl	412554 <error@@Base+0x5d4>
  412528:	tst	w19, #0x100
  41252c:	ubfx	w8, w19, #8, #1
  412530:	ldp	x20, x19, [sp, #64]
  412534:	ldp	x22, x21, [sp, #48]
  412538:	ldp	x24, x23, [sp, #32]
  41253c:	ldp	x29, x30, [sp, #16]
  412540:	cset	w9, eq  // eq = none
  412544:	cmp	w0, #0x0
  412548:	csel	w0, w8, w9, eq  // eq = none
  41254c:	add	sp, sp, #0x50
  412550:	ret
  412554:	cmp	w3, #0x1
  412558:	b.lt	41260c <error@@Base+0x68c>  // b.tstop
  41255c:	ldrb	w13, [x0]
  412560:	adrp	x10, 434000 <PC+0x47d0>
  412564:	ldr	w10, [x10, #504]
  412568:	sxtw	x8, w1
  41256c:	sub	w14, w13, #0x41
  412570:	and	w14, w14, #0xff
  412574:	cmp	w10, #0x2
  412578:	sxtw	x9, w3
  41257c:	ccmp	w14, #0x1a, #0x2, eq  // eq = none
  412580:	add	w14, w13, #0x20
  412584:	add	x11, x0, x8
  412588:	add	x12, x2, x9
  41258c:	csel	w13, w14, w13, cc  // cc = lo, ul, last
  412590:	ldrb	w14, [x2]
  412594:	mov	x15, x0
  412598:	cmp	w14, w13, uxtb
  41259c:	mov	x14, x2
  4125a0:	b.ne	4125f4 <error@@Base+0x674>  // b.any
  4125a4:	mov	x14, xzr
  4125a8:	cmp	x9, x14
  4125ac:	b.eq	4125ec <error@@Base+0x66c>  // b.none
  4125b0:	cmp	x8, x14
  4125b4:	b.eq	4125ec <error@@Base+0x66c>  // b.none
  4125b8:	add	x15, x0, x14
  4125bc:	ldrb	w15, [x15, #1]
  4125c0:	add	x16, x2, x14
  4125c4:	ldrb	w16, [x16, #1]
  4125c8:	cmp	w10, #0x2
  4125cc:	sub	w17, w15, #0x41
  4125d0:	and	w17, w17, #0xff
  4125d4:	ccmp	w17, #0x1a, #0x2, eq  // eq = none
  4125d8:	add	w17, w15, #0x20
  4125dc:	csel	w15, w17, w15, cc  // cc = lo, ul, last
  4125e0:	cmp	w16, w15, uxtb
  4125e4:	add	x14, x14, #0x1
  4125e8:	b.eq	4125a8 <error@@Base+0x628>  // b.none
  4125ec:	add	x15, x0, x14
  4125f0:	add	x14, x2, x14
  4125f4:	cmp	x15, x11
  4125f8:	b.eq	412614 <error@@Base+0x694>  // b.none
  4125fc:	add	x2, x2, #0x1
  412600:	cmp	x2, x12
  412604:	sub	x9, x9, #0x1
  412608:	b.cc	412590 <error@@Base+0x610>  // b.lo, b.ul, b.last
  41260c:	mov	w0, wzr
  412610:	ret
  412614:	cbz	x4, 41261c <error@@Base+0x69c>
  412618:	str	x2, [x4]
  41261c:	cbz	x5, 41262c <error@@Base+0x6ac>
  412620:	mov	w0, #0x1                   	// #1
  412624:	str	x14, [x5]
  412628:	ret
  41262c:	mov	w0, #0x1                   	// #1
  412630:	ret
  412634:	adrp	x0, 41b000 <winch@@Base+0x63dc>
  412638:	add	x0, x0, #0x12a
  41263c:	ret
  412640:	cmn	w0, #0x3
  412644:	b.eq	412668 <error@@Base+0x6e8>  // b.none
  412648:	cmn	w0, #0x2
  41264c:	b.eq	412684 <error@@Base+0x704>  // b.none
  412650:	cmn	w0, #0x1
  412654:	b.ne	412690 <error@@Base+0x710>  // b.any
  412658:	adrp	x8, 434000 <PC+0x47d0>
  41265c:	ldr	w8, [x8, #384]
  412660:	sub	w0, w8, #0x2
  412664:	b	412690 <error@@Base+0x710>
  412668:	adrp	x8, 434000 <PC+0x47d0>
  41266c:	ldr	w8, [x8, #384]
  412670:	sub	w9, w8, #0x1
  412674:	cmp	w9, #0x0
  412678:	csel	w8, w8, w9, lt  // lt = tstop
  41267c:	asr	w0, w8, #1
  412680:	b	412690 <error@@Base+0x710>
  412684:	adrp	x8, 434000 <PC+0x47d0>
  412688:	ldr	w8, [x8, #384]
  41268c:	sub	w0, w8, #0x1
  412690:	adrp	x8, 433000 <PC+0x37d0>
  412694:	ldr	x8, [x8, #2160]
  412698:	ldr	x0, [x8, w0, sxtw #3]
  41269c:	ret
  4126a0:	adrp	x9, 434000 <PC+0x47d0>
  4126a4:	ldr	w8, [x9, #384]
  4126a8:	adrp	x12, 433000 <PC+0x37d0>
  4126ac:	ldr	x10, [x12, #2160]
  4126b0:	cmp	w8, #0x2
  4126b4:	b.lt	4126ec <error@@Base+0x76c>  // b.tstop
  4126b8:	ldr	w8, [x9, #384]
  4126bc:	ldr	x9, [x12, #2160]
  4126c0:	mov	x11, xzr
  4126c4:	sxtw	x12, w8
  4126c8:	add	x10, x10, x11, lsl #3
  4126cc:	ldr	x13, [x10, #8]
  4126d0:	add	x14, x11, #0x2
  4126d4:	add	x11, x11, #0x1
  4126d8:	cmp	x14, x12
  4126dc:	str	x13, [x10]
  4126e0:	mov	x10, x9
  4126e4:	b.lt	4126c8 <error@@Base+0x748>  // b.tstop
  4126e8:	b	4126f0 <error@@Base+0x770>
  4126ec:	mov	x9, x10
  4126f0:	sub	w8, w8, #0x1
  4126f4:	str	x0, [x9, w8, sxtw #3]
  4126f8:	ret
  4126fc:	adrp	x8, 434000 <PC+0x47d0>
  412700:	ldrsw	x8, [x8, #384]
  412704:	adrp	x10, 433000 <PC+0x37d0>
  412708:	ldr	x9, [x10, #2160]
  41270c:	cmp	w8, #0x2
  412710:	b.lt	412738 <error@@Base+0x7b8>  // b.tstop
  412714:	ldr	x10, [x10, #2160]
  412718:	add	x9, x9, x8, lsl #3
  41271c:	ldur	x11, [x9, #-16]
  412720:	cmp	x8, #0x2
  412724:	sub	x8, x8, #0x1
  412728:	stur	x11, [x9, #-8]
  41272c:	mov	x9, x10
  412730:	b.gt	412718 <error@@Base+0x798>
  412734:	mov	x9, x10
  412738:	str	x0, [x9]
  41273c:	ret
  412740:	stp	x29, x30, [sp, #-16]!
  412744:	adrp	x8, 434000 <PC+0x47d0>
  412748:	ldr	w9, [x8, #384]
  41274c:	mov	x29, sp
  412750:	cmp	w9, #0x1
  412754:	b.lt	412778 <error@@Base+0x7f8>  // b.tstop
  412758:	ldr	w8, [x8, #384]
  41275c:	adrp	x9, 433000 <PC+0x37d0>
  412760:	ldr	x0, [x9, #2160]
  412764:	mov	w1, #0xff                  	// #255
  412768:	cmp	w8, #0x1
  41276c:	csinc	w8, w8, wzr, gt
  412770:	lsl	x2, x8, #3
  412774:	bl	401a30 <memset@plt>
  412778:	ldp	x29, x30, [sp], #16
  41277c:	ret
  412780:	sub	sp, sp, #0x40
  412784:	str	x21, [sp, #32]
  412788:	stp	x20, x19, [sp, #48]
  41278c:	adrp	x20, 434000 <PC+0x47d0>
  412790:	adrp	x21, 433000 <PC+0x37d0>
  412794:	ldr	w8, [x20, #384]
  412798:	ldr	w9, [x21, #2168]
  41279c:	stp	x29, x30, [sp, #16]
  4127a0:	add	x29, sp, #0x10
  4127a4:	cmp	w8, w9
  4127a8:	b.le	412810 <error@@Base+0x890>
  4127ac:	adrp	x19, 433000 <PC+0x37d0>
  4127b0:	ldr	x8, [x19, #2160]
  4127b4:	cbz	x8, 4127d0 <error@@Base+0x850>
  4127b8:	mov	x0, sp
  4127bc:	mov	w1, wzr
  4127c0:	bl	412824 <error@@Base+0x8a4>
  4127c4:	ldr	x0, [x19, #2160]
  4127c8:	bl	401b20 <free@plt>
  4127cc:	b	4127d8 <error@@Base+0x858>
  4127d0:	mov	x8, #0xffffffffffffffff    	// #-1
  4127d4:	str	x8, [sp]
  4127d8:	ldr	w0, [x20, #384]
  4127dc:	mov	w1, #0x8                   	// #8
  4127e0:	bl	402208 <setlocale@plt+0x548>
  4127e4:	ldr	w8, [x20, #384]
  4127e8:	str	x0, [x19, #2160]
  4127ec:	str	w8, [x21, #2168]
  4127f0:	bl	412740 <error@@Base+0x7c0>
  4127f4:	ldr	x8, [sp]
  4127f8:	cmn	x8, #0x1
  4127fc:	b.eq	412810 <error@@Base+0x890>  // b.none
  412800:	ldr	x9, [x19, #2160]
  412804:	ldrsw	x10, [sp, #8]
  412808:	add	x9, x9, x10, lsl #3
  41280c:	stur	x8, [x9, #-8]
  412810:	ldp	x20, x19, [sp, #48]
  412814:	ldr	x21, [sp, #32]
  412818:	ldp	x29, x30, [sp, #16]
  41281c:	add	sp, sp, #0x40
  412820:	ret
  412824:	add	w8, w1, #0x2
  412828:	cmp	w8, #0x2
  41282c:	adrp	x8, 433000 <PC+0x37d0>
  412830:	b.cs	41284c <error@@Base+0x8cc>  // b.hs, b.nlast
  412834:	adrp	x9, 434000 <PC+0x47d0>
  412838:	ldr	w9, [x9, #384]
  41283c:	mov	x11, xzr
  412840:	sub	w1, w9, #0x2
  412844:	mov	x9, #0xffffffffffffffff    	// #-1
  412848:	b	41287c <error@@Base+0x8fc>
  41284c:	cbnz	w1, 412864 <error@@Base+0x8e4>
  412850:	adrp	x9, 434000 <PC+0x47d0>
  412854:	ldrsw	x9, [x9, #384]
  412858:	sub	x11, x9, #0x2
  41285c:	mov	w9, #0x1                   	// #1
  412860:	b	41287c <error@@Base+0x8fc>
  412864:	ldr	x9, [x8, #2160]
  412868:	ldr	x9, [x9, w1, sxtw #3]
  41286c:	cmn	x9, #0x1
  412870:	b.eq	4128d0 <error@@Base+0x950>  // b.none
  412874:	mov	x9, xzr
  412878:	mov	x11, xzr
  41287c:	ldr	x10, [x8, #2160]
  412880:	ldr	x10, [x10, w1, sxtw #3]
  412884:	cmn	x10, #0x1
  412888:	b.ne	4128c0 <error@@Base+0x940>  // b.any
  41288c:	ldr	x10, [x8, #2160]
  412890:	sxtw	x13, w1
  412894:	sub	x8, x11, x13
  412898:	add	x11, x9, x13
  41289c:	mov	x12, xzr
  4128a0:	add	x11, x10, x11, lsl #3
  4128a4:	cmp	x8, x12
  4128a8:	b.eq	4128d0 <error@@Base+0x950>  // b.none
  4128ac:	ldr	x10, [x11, x12, lsl #3]
  4128b0:	add	x12, x12, x9
  4128b4:	cmn	x10, #0x1
  4128b8:	b.eq	4128a4 <error@@Base+0x924>  // b.none
  4128bc:	add	w1, w1, w12
  4128c0:	add	w8, w1, #0x1
  4128c4:	str	w8, [x0, #8]
  4128c8:	str	x10, [x0]
  4128cc:	ret
  4128d0:	mov	x10, #0xffffffffffffffff    	// #-1
  4128d4:	str	x10, [x0]
  4128d8:	ret
  4128dc:	adrp	x8, 433000 <PC+0x37d0>
  4128e0:	ldr	x9, [x8, #2160]
  4128e4:	ldr	x8, [x9]
  4128e8:	cmp	x8, x0
  4128ec:	mov	w8, #0xffffffff            	// #-1
  4128f0:	b.gt	412928 <error@@Base+0x9a8>
  4128f4:	adrp	x10, 434000 <PC+0x47d0>
  4128f8:	ldr	w11, [x10, #384]
  4128fc:	cmp	w11, #0x2
  412900:	b.lt	412928 <error@@Base+0x9a8>  // b.tstop
  412904:	ldrsw	x10, [x10, #384]
  412908:	mov	w8, #0x1                   	// #1
  41290c:	ldr	x11, [x9, x8, lsl #3]
  412910:	cmp	x11, x0
  412914:	b.gt	412930 <error@@Base+0x9b0>
  412918:	add	x8, x8, #0x1
  41291c:	cmp	x8, x10
  412920:	b.lt	41290c <error@@Base+0x98c>  // b.tstop
  412924:	mov	w8, #0xffffffff            	// #-1
  412928:	mov	w0, w8
  41292c:	ret
  412930:	sub	w8, w8, #0x1
  412934:	mov	w0, w8
  412938:	ret
  41293c:	stp	x29, x30, [sp, #-16]!
  412940:	adrp	x8, 434000 <PC+0x47d0>
  412944:	ldr	w8, [x8, #384]
  412948:	mov	w0, wzr
  41294c:	mov	x29, sp
  412950:	sub	w1, w8, #0x1
  412954:	bl	412960 <error@@Base+0x9e0>
  412958:	ldp	x29, x30, [sp], #16
  41295c:	ret
  412960:	cmp	w0, w1
  412964:	b.gt	412994 <error@@Base+0xa14>
  412968:	adrp	x8, 433000 <PC+0x37d0>
  41296c:	ldr	x8, [x8, #2160]
  412970:	sxtw	x9, w0
  412974:	sxtw	x10, w1
  412978:	ldr	x11, [x8, x9, lsl #3]
  41297c:	add	x11, x11, #0x1
  412980:	cmp	x11, #0x1
  412984:	b.hi	41299c <error@@Base+0xa1c>  // b.pmore
  412988:	cmp	x9, x10
  41298c:	add	x9, x9, #0x1
  412990:	b.lt	412978 <error@@Base+0x9f8>  // b.tstop
  412994:	mov	w0, #0x1                   	// #1
  412998:	ret
  41299c:	mov	w0, wzr
  4129a0:	ret
  4129a4:	adrp	x8, 434000 <PC+0x47d0>
  4129a8:	ldr	w8, [x8, #384]
  4129ac:	and	w9, w8, w0, asr #31
  4129b0:	add	w9, w9, w0
  4129b4:	cmp	w9, #0x1
  4129b8:	csinc	w9, w9, wzr, gt
  4129bc:	cmp	w9, w8
  4129c0:	csel	w8, w8, w9, gt
  4129c4:	sub	w0, w8, #0x1
  4129c8:	ret
  4129cc:	stp	x29, x30, [sp, #-32]!
  4129d0:	adrp	x0, 41b000 <winch@@Base+0x63dc>
  4129d4:	add	x0, x0, #0x291
  4129d8:	str	x19, [sp, #16]
  4129dc:	mov	x29, sp
  4129e0:	bl	40215c <setlocale@plt+0x49c>
  4129e4:	adrp	x8, 433000 <PC+0x37d0>
  4129e8:	ldr	w8, [x8, #812]
  4129ec:	adrp	x19, 434000 <PC+0x47d0>
  4129f0:	adrp	x9, 41b000 <winch@@Base+0x63dc>
  4129f4:	adrp	x10, 41b000 <winch@@Base+0x63dc>
  4129f8:	add	x19, x19, #0x2a0
  4129fc:	add	x9, x9, #0x2c5
  412a00:	add	x10, x10, #0x300
  412a04:	cmp	w8, #0x0
  412a08:	str	x0, [x19]
  412a0c:	csel	x0, x10, x9, eq  // eq = none
  412a10:	bl	40215c <setlocale@plt+0x49c>
  412a14:	str	x0, [x19, #8]
  412a18:	adrp	x0, 41b000 <winch@@Base+0x63dc>
  412a1c:	add	x0, x0, #0x34d
  412a20:	bl	40215c <setlocale@plt+0x49c>
  412a24:	str	x0, [x19, #16]
  412a28:	adrp	x0, 41b000 <winch@@Base+0x63dc>
  412a2c:	add	x0, x0, #0x1dc
  412a30:	bl	40215c <setlocale@plt+0x49c>
  412a34:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  412a38:	str	x0, [x8, #2016]
  412a3c:	adrp	x0, 41b000 <winch@@Base+0x63dc>
  412a40:	add	x0, x0, #0x230
  412a44:	bl	40215c <setlocale@plt+0x49c>
  412a48:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  412a4c:	str	x0, [x8, #2024]
  412a50:	adrp	x0, 41b000 <winch@@Base+0x63dc>
  412a54:	add	x0, x0, #0x280
  412a58:	bl	40215c <setlocale@plt+0x49c>
  412a5c:	ldr	x19, [sp, #16]
  412a60:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  412a64:	str	x0, [x8, #2032]
  412a68:	ldp	x29, x30, [sp], #32
  412a6c:	ret
  412a70:	sub	sp, sp, #0x50
  412a74:	stp	x24, x23, [sp, #32]
  412a78:	adrp	x23, 433000 <PC+0x37d0>
  412a7c:	stp	x22, x21, [sp, #48]
  412a80:	adrp	x22, 434000 <PC+0x47d0>
  412a84:	add	x23, x23, #0x880
  412a88:	stp	x29, x30, [sp, #16]
  412a8c:	stp	x20, x19, [sp, #64]
  412a90:	str	x23, [x22, #128]
  412a94:	ldrb	w8, [x0]
  412a98:	add	x29, sp, #0x10
  412a9c:	cbz	w8, 412ba0 <error@@Base+0xc20>
  412aa0:	adrp	x24, 41b000 <winch@@Base+0x63dc>
  412aa4:	mov	x20, x0
  412aa8:	mov	w19, w1
  412aac:	add	x24, x24, #0x140
  412ab0:	b	412ab8 <error@@Base+0xb38>
  412ab4:	add	x20, x20, #0x1
  412ab8:	ldrb	w0, [x20]
  412abc:	sub	w8, w0, #0x25
  412ac0:	cmp	w8, #0x1a
  412ac4:	b.hi	412b04 <error@@Base+0xb84>  // b.pmore
  412ac8:	adr	x9, 412ab4 <error@@Base+0xb34>
  412acc:	ldrb	w10, [x24, x8]
  412ad0:	add	x9, x9, x10, lsl #2
  412ad4:	br	x9
  412ad8:	mov	x0, x20
  412adc:	ldrb	w21, [x0, #1]!
  412ae0:	cbz	w21, 412ab4 <error@@Base+0xb34>
  412ae4:	sub	x1, x29, #0x4
  412ae8:	stur	wzr, [x29, #-4]
  412aec:	bl	412be8 <error@@Base+0xc68>
  412af0:	ldur	w1, [x29, #-4]
  412af4:	mov	x20, x0
  412af8:	mov	w0, w21
  412afc:	bl	412ea0 <error@@Base+0xf20>
  412b00:	b	412ab4 <error@@Base+0xb34>
  412b04:	cmp	w0, #0x5c
  412b08:	b.eq	412b5c <error@@Base+0xbdc>  // b.none
  412b0c:	cbz	w0, 412b6c <error@@Base+0xbec>
  412b10:	bl	412bc0 <error@@Base+0xc40>
  412b14:	add	x20, x20, #0x1
  412b18:	b	412ab8 <error@@Base+0xb38>
  412b1c:	mov	x0, x20
  412b20:	ldrb	w21, [x0, #1]!
  412b24:	cbz	w21, 412ab4 <error@@Base+0xb34>
  412b28:	sub	x1, x29, #0x4
  412b2c:	stur	wzr, [x29, #-4]
  412b30:	bl	412be8 <error@@Base+0xc68>
  412b34:	ldur	w1, [x29, #-4]
  412b38:	mov	x20, x0
  412b3c:	mov	w0, w21
  412b40:	bl	412ca0 <error@@Base+0xd20>
  412b44:	cbnz	w0, 412ab4 <error@@Base+0xb34>
  412b48:	mov	x0, x20
  412b4c:	bl	412e1c <error@@Base+0xe9c>
  412b50:	mov	x20, x0
  412b54:	add	x20, x0, #0x1
  412b58:	b	412ab8 <error@@Base+0xb38>
  412b5c:	ldrb	w0, [x20, #1]!
  412b60:	bl	412bc0 <error@@Base+0xc40>
  412b64:	add	x20, x20, #0x1
  412b68:	b	412ab8 <error@@Base+0xb38>
  412b6c:	ldr	x8, [x22, #128]
  412b70:	cmp	x8, x23
  412b74:	b.eq	412ba0 <error@@Base+0xc20>  // b.none
  412b78:	adrp	x0, 433000 <PC+0x37d0>
  412b7c:	cmp	w19, #0x1
  412b80:	add	x0, x0, #0x880
  412b84:	b.lt	412ba8 <error@@Base+0xc28>  // b.tstop
  412b88:	sxtw	x9, w19
  412b8c:	add	x10, x0, x9
  412b90:	cmp	x8, x10
  412b94:	b.cc	412ba8 <error@@Base+0xc28>  // b.lo, b.ul, b.last
  412b98:	sub	x0, x8, x9
  412b9c:	b	412ba8 <error@@Base+0xc28>
  412ba0:	adrp	x0, 415000 <winch@@Base+0x3dc>
  412ba4:	add	x0, x0, #0xef8
  412ba8:	ldp	x20, x19, [sp, #64]
  412bac:	ldp	x22, x21, [sp, #48]
  412bb0:	ldp	x24, x23, [sp, #32]
  412bb4:	ldp	x29, x30, [sp, #16]
  412bb8:	add	sp, sp, #0x50
  412bbc:	ret
  412bc0:	sub	sp, sp, #0x20
  412bc4:	stp	x29, x30, [sp, #16]
  412bc8:	add	x29, sp, #0x10
  412bcc:	sturb	w0, [x29, #-4]
  412bd0:	sub	x0, x29, #0x4
  412bd4:	sturb	wzr, [x29, #-3]
  412bd8:	bl	41323c <error@@Base+0x12bc>
  412bdc:	ldp	x29, x30, [sp, #16]
  412be0:	add	sp, sp, #0x20
  412be4:	ret
  412be8:	stp	x29, x30, [sp, #-32]!
  412bec:	stp	x20, x19, [sp, #16]
  412bf0:	ldrb	w8, [x0]
  412bf4:	mov	x29, sp
  412bf8:	sub	w8, w8, #0x50
  412bfc:	cmp	w8, #0x20
  412c00:	b.hi	412c94 <error@@Base+0xd14>  // b.pmore
  412c04:	mov	w9, #0x1                   	// #1
  412c08:	lsl	x8, x9, x8
  412c0c:	mov	x9, #0x100000001           	// #4294967297
  412c10:	movk	x9, #0x1014, lsl #16
  412c14:	tst	x8, x9
  412c18:	b.eq	412c94 <error@@Base+0xd14>  // b.none
  412c1c:	mov	x20, x0
  412c20:	ldrb	w9, [x20, #1]!
  412c24:	mov	x19, x1
  412c28:	sub	w8, w9, #0x62
  412c2c:	cmp	w8, #0x12
  412c30:	b.hi	412c58 <error@@Base+0xcd8>  // b.pmore
  412c34:	adrp	x9, 41b000 <winch@@Base+0x63dc>
  412c38:	add	x9, x9, #0x15b
  412c3c:	adr	x10, 412c50 <error@@Base+0xcd0>
  412c40:	ldrb	w11, [x9, x8]
  412c44:	add	x10, x10, x11, lsl #2
  412c48:	mov	w8, wzr
  412c4c:	br	x10
  412c50:	mov	w8, #0xffffffff            	// #-1
  412c54:	b	412c8c <error@@Base+0xd0c>
  412c58:	cmp	w9, #0x42
  412c5c:	b.ne	412c68 <error@@Base+0xce8>  // b.any
  412c60:	mov	w8, #0xfffffffe            	// #-2
  412c64:	b	412c8c <error@@Base+0xd0c>
  412c68:	mov	w8, wzr
  412c6c:	mov	x20, x0
  412c70:	b	412c8c <error@@Base+0xd0c>
  412c74:	adrp	x8, 434000 <PC+0x47d0>
  412c78:	ldr	w0, [x8, #564]
  412c7c:	bl	4129a4 <error@@Base+0xa24>
  412c80:	mov	w8, w0
  412c84:	b	412c8c <error@@Base+0xd0c>
  412c88:	mov	w8, #0xfffffffd            	// #-3
  412c8c:	mov	x0, x20
  412c90:	str	w8, [x19]
  412c94:	ldp	x20, x19, [sp, #16]
  412c98:	ldp	x29, x30, [sp], #32
  412c9c:	ret
  412ca0:	stp	x29, x30, [sp, #-16]!
  412ca4:	and	w8, w0, #0xff
  412ca8:	sub	w8, w8, #0x42
  412cac:	cmp	w8, #0x36
  412cb0:	mov	w0, wzr
  412cb4:	mov	x29, sp
  412cb8:	b.hi	412e14 <error@@Base+0xe94>  // b.pmore
  412cbc:	adrp	x9, 41b000 <winch@@Base+0x63dc>
  412cc0:	add	x9, x9, #0x16e
  412cc4:	adr	x10, 412cd4 <error@@Base+0xd54>
  412cc8:	ldrb	w11, [x9, x8]
  412ccc:	add	x10, x10, x11, lsl #2
  412cd0:	br	x10
  412cd4:	adrp	x8, 434000 <PC+0x47d0>
  412cd8:	ldr	w8, [x8, #508]
  412cdc:	cbz	w8, 412de0 <error@@Base+0xe60>
  412ce0:	bl	403c90 <clear@@Base+0xb70>
  412ce4:	cmn	x0, #0x1
  412ce8:	b	412e10 <error@@Base+0xe90>
  412cec:	adrp	x8, 434000 <PC+0x47d0>
  412cf0:	ldr	w8, [x8, #508]
  412cf4:	cbz	w8, 412de0 <error@@Base+0xe60>
  412cf8:	mov	w0, w1
  412cfc:	bl	40f1f8 <clear@@Base+0xc0d8>
  412d00:	b	412e0c <error@@Base+0xe8c>
  412d04:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  412d08:	ldr	x0, [x8, #2112]
  412d0c:	bl	40c294 <clear@@Base+0x9174>
  412d10:	adrp	x1, 415000 <winch@@Base+0x3dc>
  412d14:	add	x1, x1, #0xd5e
  412d18:	bl	401b00 <strcmp@plt>
  412d1c:	cmp	w0, #0x0
  412d20:	b	412e10 <error@@Base+0xe90>
  412d24:	mov	w0, w1
  412d28:	bl	40f1f8 <clear@@Base+0xc0d8>
  412d2c:	cbz	x0, 412e14 <error@@Base+0xe94>
  412d30:	bl	403c90 <clear@@Base+0xb70>
  412d34:	cmp	x0, #0x1
  412d38:	b.lt	412de0 <error@@Base+0xe60>  // b.tstop
  412d3c:	bl	40ee50 <clear@@Base+0xbd30>
  412d40:	b	412e0c <error@@Base+0xe8c>
  412d44:	adrp	x8, 434000 <PC+0x47d0>
  412d48:	ldr	x8, [x8, #128]
  412d4c:	adrp	x9, 433000 <PC+0x37d0>
  412d50:	add	x9, x9, #0x880
  412d54:	cmp	x8, x9
  412d58:	cset	w0, hi  // hi = pmore
  412d5c:	ldp	x29, x30, [sp], #16
  412d60:	ret
  412d64:	mov	w0, w1
  412d68:	bl	4132ac <error@@Base+0x132c>
  412d6c:	cmn	x0, #0x1
  412d70:	b	412e10 <error@@Base+0xe90>
  412d74:	adrp	x8, 434000 <PC+0x47d0>
  412d78:	ldr	w8, [x8, #488]
  412d7c:	cmp	w8, #0x0
  412d80:	b	412e10 <error@@Base+0xe90>
  412d84:	bl	40b90c <clear@@Base+0x87ec>
  412d88:	ldp	x29, x30, [sp], #16
  412d8c:	ret
  412d90:	bl	415114 <winch@@Base+0x4f0>
  412d94:	cbz	w0, 412dec <error@@Base+0xe6c>
  412d98:	bl	415114 <winch@@Base+0x4f0>
  412d9c:	b	412df0 <error@@Base+0xe70>
  412da0:	bl	415114 <winch@@Base+0x4f0>
  412da4:	adrp	x8, 434000 <PC+0x47d0>
  412da8:	ldr	w8, [x8, #344]
  412dac:	cmp	w0, #0x0
  412db0:	csinc	w0, w8, wzr, eq  // eq = none
  412db4:	ldp	x29, x30, [sp], #16
  412db8:	ret
  412dbc:	mov	w0, w1
  412dc0:	bl	4132ac <error@@Base+0x132c>
  412dc4:	cmn	x0, #0x1
  412dc8:	b.eq	412de0 <error@@Base+0xe60>  // b.none
  412dcc:	bl	403c90 <clear@@Base+0xb70>
  412dd0:	cmp	x0, #0x0
  412dd4:	b	412df4 <error@@Base+0xe74>
  412dd8:	bl	415114 <winch@@Base+0x4f0>
  412ddc:	cbz	w0, 412e00 <error@@Base+0xe80>
  412de0:	mov	w0, wzr
  412de4:	ldp	x29, x30, [sp], #16
  412de8:	ret
  412dec:	bl	40c138 <clear@@Base+0x9018>
  412df0:	cmp	w0, #0x1
  412df4:	cset	w0, gt
  412df8:	ldp	x29, x30, [sp], #16
  412dfc:	ret
  412e00:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  412e04:	ldr	x0, [x8, #2112]
  412e08:	bl	40c0f8 <clear@@Base+0x8fd8>
  412e0c:	cmp	x0, #0x0
  412e10:	cset	w0, ne  // ne = any
  412e14:	ldp	x29, x30, [sp], #16
  412e18:	ret
  412e1c:	mov	w9, #0x1                   	// #1
  412e20:	mov	x8, x0
  412e24:	b	412e2c <error@@Base+0xeac>
  412e28:	add	x8, x8, #0x2
  412e2c:	mov	x0, x8
  412e30:	ldrb	w10, [x0, #1]!
  412e34:	cmp	w10, #0x3e
  412e38:	b.gt	412e58 <error@@Base+0xed8>
  412e3c:	cmp	w10, #0x3a
  412e40:	b.eq	412e70 <error@@Base+0xef0>  // b.none
  412e44:	cbz	w10, 412e98 <error@@Base+0xf18>
  412e48:	cmp	w10, #0x2e
  412e4c:	mov	x8, x0
  412e50:	b.ne	412e2c <error@@Base+0xeac>  // b.any
  412e54:	b	412e80 <error@@Base+0xf00>
  412e58:	cmp	w10, #0x5c
  412e5c:	b.eq	412e28 <error@@Base+0xea8>  // b.none
  412e60:	cmp	w10, #0x3f
  412e64:	mov	x8, x0
  412e68:	b.ne	412e2c <error@@Base+0xeac>  // b.any
  412e6c:	b	412e90 <error@@Base+0xf10>
  412e70:	cmp	w9, #0x1
  412e74:	mov	x8, x0
  412e78:	b.ne	412e2c <error@@Base+0xeac>  // b.any
  412e7c:	b	412e98 <error@@Base+0xf18>
  412e80:	subs	w9, w9, #0x1
  412e84:	mov	x8, x0
  412e88:	b.ne	412e20 <error@@Base+0xea0>  // b.any
  412e8c:	b	412e98 <error@@Base+0xf18>
  412e90:	add	w9, w9, #0x1
  412e94:	b	412e20 <error@@Base+0xea0>
  412e98:	mov	x0, x8
  412e9c:	ret
  412ea0:	stp	x29, x30, [sp, #-32]!
  412ea4:	sub	w8, w0, #0x42
  412ea8:	cmp	w8, #0x36
  412eac:	str	x19, [sp, #16]
  412eb0:	mov	x29, sp
  412eb4:	b.hi	41310c <error@@Base+0x118c>  // b.pmore
  412eb8:	adrp	x9, 41b000 <winch@@Base+0x63dc>
  412ebc:	add	x9, x9, #0x1a5
  412ec0:	adr	x10, 412ed0 <error@@Base+0xf50>
  412ec4:	ldrb	w11, [x9, x8]
  412ec8:	add	x10, x10, x11, lsl #2
  412ecc:	br	x10
  412ed0:	bl	403c90 <clear@@Base+0xb70>
  412ed4:	cmn	x0, #0x1
  412ed8:	b.ne	412fb8 <error@@Base+0x1038>  // b.any
  412edc:	b	413108 <error@@Base+0x1188>
  412ee0:	bl	403c90 <clear@@Base+0xb70>
  412ee4:	cbz	x0, 413058 <error@@Base+0x10d8>
  412ee8:	cmn	x0, #0x1
  412eec:	b.eq	413108 <error@@Base+0x1188>  // b.none
  412ef0:	sub	x0, x0, #0x1
  412ef4:	bl	40ee50 <clear@@Base+0xbd30>
  412ef8:	cmp	x0, #0x0
  412efc:	b.le	413108 <error@@Base+0x1188>
  412f00:	adrp	x8, 434000 <PC+0x47d0>
  412f04:	ldrsw	x8, [x8, #384]
  412f08:	sub	x9, x0, #0x1
  412f0c:	sub	x8, x8, #0x1
  412f10:	sdiv	x8, x9, x8
  412f14:	b	412ffc <error@@Base+0x107c>
  412f18:	adrp	x8, 434000 <PC+0x47d0>
  412f1c:	ldr	x0, [x8, #352]
  412f20:	b	413100 <error@@Base+0x1180>
  412f24:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  412f28:	ldr	x0, [x8, #2112]
  412f2c:	bl	40c294 <clear@@Base+0x9174>
  412f30:	bl	40b8cc <clear@@Base+0x87ac>
  412f34:	b	413100 <error@@Base+0x1180>
  412f38:	bl	403c90 <clear@@Base+0xb70>
  412f3c:	add	x8, x0, #0x1
  412f40:	cmp	x8, #0x2
  412f44:	b.cc	413108 <error@@Base+0x1188>  // b.lo, b.ul, b.last
  412f48:	bl	40ee50 <clear@@Base+0xbd30>
  412f4c:	cmp	x0, #0x0
  412f50:	b.le	413108 <error@@Base+0x1188>
  412f54:	sub	x0, x0, #0x1
  412f58:	bl	4133a4 <error@@Base+0x1424>
  412f5c:	b	41310c <error@@Base+0x118c>
  412f60:	mov	w0, w1
  412f64:	bl	40f1f8 <clear@@Base+0xc0d8>
  412f68:	cbz	x0, 413108 <error@@Base+0x1188>
  412f6c:	mov	x19, x0
  412f70:	bl	403c90 <clear@@Base+0xb70>
  412f74:	add	x8, x0, #0x1
  412f78:	cmp	x8, #0x2
  412f7c:	b.cc	413108 <error@@Base+0x1188>  // b.lo, b.ul, b.last
  412f80:	bl	40ee50 <clear@@Base+0xbd30>
  412f84:	cmp	x0, #0x0
  412f88:	b.le	413108 <error@@Base+0x1188>
  412f8c:	mov	x1, x0
  412f90:	b	413094 <error@@Base+0x1114>
  412f94:	bl	415114 <winch@@Base+0x4f0>
  412f98:	cbz	w0, 413118 <error@@Base+0x1198>
  412f9c:	adrp	x0, 416000 <winch@@Base+0x13dc>
  412fa0:	add	x0, x0, #0x8d3
  412fa4:	b	413100 <error@@Base+0x1180>
  412fa8:	mov	w0, w1
  412fac:	bl	4132ac <error@@Base+0x132c>
  412fb0:	cmn	x0, #0x1
  412fb4:	b.eq	413108 <error@@Base+0x1188>  // b.none
  412fb8:	bl	413338 <error@@Base+0x13b8>
  412fbc:	b	41310c <error@@Base+0x118c>
  412fc0:	adrp	x8, 434000 <PC+0x47d0>
  412fc4:	ldr	w0, [x8, #488]
  412fc8:	bl	41337c <error@@Base+0x13fc>
  412fcc:	b	41310c <error@@Base+0x118c>
  412fd0:	mov	w0, w1
  412fd4:	bl	40f1f8 <clear@@Base+0xc0d8>
  412fd8:	subs	x8, x0, #0x1
  412fdc:	b.lt	413108 <error@@Base+0x1188>  // b.tstop
  412fe0:	adrp	x9, 434000 <PC+0x47d0>
  412fe4:	ldr	w9, [x9, #384]
  412fe8:	cmp	w9, #0x2
  412fec:	b.lt	413108 <error@@Base+0x1188>  // b.tstop
  412ff0:	sxtw	x9, w9
  412ff4:	sub	x9, x9, #0x1
  412ff8:	sdiv	x8, x8, x9
  412ffc:	add	x0, x8, #0x1
  413000:	bl	4133a4 <error@@Base+0x1424>
  413004:	b	41310c <error@@Base+0x118c>
  413008:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  41300c:	ldr	x0, [x8, #2112]
  413010:	b	4130fc <error@@Base+0x117c>
  413014:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  413018:	ldr	x0, [x8, #2112]
  41301c:	bl	40c294 <clear@@Base+0x9174>
  413020:	bl	40aac4 <clear@@Base+0x79a4>
  413024:	mov	x19, x0
  413028:	bl	41323c <error@@Base+0x12bc>
  41302c:	mov	x0, x19
  413030:	bl	401b20 <free@plt>
  413034:	b	41310c <error@@Base+0x118c>
  413038:	bl	415114 <winch@@Base+0x4f0>
  41303c:	cbz	w0, 413124 <error@@Base+0x11a4>
  413040:	bl	415120 <winch@@Base+0x4fc>
  413044:	bl	41337c <error@@Base+0x13fc>
  413048:	b	41310c <error@@Base+0x118c>
  41304c:	mov	w0, w1
  413050:	bl	40f1f8 <clear@@Base+0xc0d8>
  413054:	cbz	x0, 413108 <error@@Base+0x1188>
  413058:	bl	4133a4 <error@@Base+0x1424>
  41305c:	b	41310c <error@@Base+0x118c>
  413060:	bl	415114 <winch@@Base+0x4f0>
  413064:	cbz	w0, 413138 <error@@Base+0x11b8>
  413068:	bl	41337c <error@@Base+0x13fc>
  41306c:	b	41310c <error@@Base+0x118c>
  413070:	mov	w0, w1
  413074:	bl	4132ac <error@@Base+0x132c>
  413078:	mov	x19, x0
  41307c:	bl	403c90 <clear@@Base+0xb70>
  413080:	cmn	x19, #0x1
  413084:	b.eq	413108 <error@@Base+0x1188>  // b.none
  413088:	mov	x1, x0
  41308c:	cmp	x0, #0x1
  413090:	b.lt	413108 <error@@Base+0x1188>  // b.tstop
  413094:	mov	x0, x19
  413098:	bl	411af0 <clear@@Base+0xe9d0>
  41309c:	bl	41337c <error@@Base+0x13fc>
  4130a0:	b	41310c <error@@Base+0x118c>
  4130a4:	adrp	x8, 434000 <PC+0x47d0>
  4130a8:	ldr	x10, [x8, #128]
  4130ac:	adrp	x9, 433000 <PC+0x37d0>
  4130b0:	add	x9, x9, #0x880
  4130b4:	cmp	x10, x9
  4130b8:	b.ls	413148 <error@@Base+0x11c8>  // b.plast
  4130bc:	sub	x10, x10, #0x1
  4130c0:	ldrb	w11, [x10]
  4130c4:	cmp	w11, #0x20
  4130c8:	b.ne	413144 <error@@Base+0x11c4>  // b.any
  4130cc:	sub	x11, x10, #0x1
  4130d0:	cmp	x10, x9
  4130d4:	str	x10, [x8, #128]
  4130d8:	mov	x10, x11
  4130dc:	b.hi	4130c0 <error@@Base+0x1140>  // b.pmore
  4130e0:	add	x10, x11, #0x1
  4130e4:	strb	wzr, [x10]
  4130e8:	b	41310c <error@@Base+0x118c>
  4130ec:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  4130f0:	ldr	x0, [x8, #2112]
  4130f4:	bl	40c0f8 <clear@@Base+0x8fd8>
  4130f8:	cbz	x0, 413108 <error@@Base+0x1188>
  4130fc:	bl	40c294 <clear@@Base+0x9174>
  413100:	bl	41323c <error@@Base+0x12bc>
  413104:	b	41310c <error@@Base+0x118c>
  413108:	bl	413360 <error@@Base+0x13e0>
  41310c:	ldr	x19, [sp, #16]
  413110:	ldp	x29, x30, [sp], #32
  413114:	ret
  413118:	adrp	x0, 419000 <winch@@Base+0x43dc>
  41311c:	add	x0, x0, #0xdbe
  413120:	b	413100 <error@@Base+0x1180>
  413124:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  413128:	ldr	x0, [x8, #2112]
  41312c:	bl	40c2a0 <clear@@Base+0x9180>
  413130:	bl	41337c <error@@Base+0x13fc>
  413134:	b	41310c <error@@Base+0x118c>
  413138:	bl	40c138 <clear@@Base+0x9018>
  41313c:	bl	41337c <error@@Base+0x13fc>
  413140:	b	41310c <error@@Base+0x118c>
  413144:	add	x10, x10, #0x1
  413148:	strb	wzr, [x10]
  41314c:	b	41310c <error@@Base+0x118c>
  413150:	stp	x29, x30, [sp, #-16]!
  413154:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  413158:	ldr	x0, [x8, #2016]
  41315c:	mov	w1, wzr
  413160:	mov	x29, sp
  413164:	bl	412a70 <error@@Base+0xaf0>
  413168:	ldp	x29, x30, [sp], #16
  41316c:	ret
  413170:	stp	x29, x30, [sp, #-32]!
  413174:	adrp	x8, 434000 <PC+0x47d0>
  413178:	ldr	w8, [x8, #604]
  41317c:	adrp	x9, 433000 <PC+0x37d0>
  413180:	ldr	w9, [x9, #812]
  413184:	str	x19, [sp, #16]
  413188:	cmp	w8, #0x0
  41318c:	cset	w10, eq  // eq = none
  413190:	cmp	w9, #0x0
  413194:	mov	x29, sp
  413198:	csel	w19, w8, w10, eq  // eq = none
  41319c:	bl	4045a0 <clear@@Base+0x1480>
  4131a0:	adrp	x8, 434000 <PC+0x47d0>
  4131a4:	adrp	x10, 434000 <PC+0x47d0>
  4131a8:	adrp	x11, 434000 <PC+0x47d0>
  4131ac:	add	x8, x8, #0x2a0
  4131b0:	adrp	x9, 42f000 <winch@@Base+0x1a3dc>
  4131b4:	ldr	w10, [x10, #396]
  4131b8:	ldr	w11, [x11, #372]
  4131bc:	adrp	x12, 434000 <PC+0x47d0>
  4131c0:	add	x9, x9, #0x7e8
  4131c4:	tst	w0, #0x8
  4131c8:	add	x8, x8, w19, sxtw #3
  4131cc:	ldr	w12, [x12, #400]
  4131d0:	csel	x8, x8, x9, eq  // eq = none
  4131d4:	ldr	x0, [x8]
  4131d8:	sub	w8, w10, w11
  4131dc:	sub	w8, w8, w12
  4131e0:	sub	w1, w8, #0x2
  4131e4:	bl	412a70 <error@@Base+0xaf0>
  4131e8:	ldr	x19, [sp, #16]
  4131ec:	adrp	x8, 434000 <PC+0x47d0>
  4131f0:	str	wzr, [x8, #344]
  4131f4:	ldp	x29, x30, [sp], #32
  4131f8:	ret
  4131fc:	stp	x29, x30, [sp, #-16]!
  413200:	adrp	x8, 434000 <PC+0x47d0>
  413204:	adrp	x9, 434000 <PC+0x47d0>
  413208:	ldr	w8, [x8, #396]
  41320c:	ldr	w9, [x9, #372]
  413210:	adrp	x10, 434000 <PC+0x47d0>
  413214:	ldr	w10, [x10, #400]
  413218:	adrp	x11, 42f000 <winch@@Base+0x1a3dc>
  41321c:	ldr	x0, [x11, #2032]
  413220:	sub	w8, w8, w9
  413224:	sub	w8, w8, w10
  413228:	sub	w1, w8, #0x2
  41322c:	mov	x29, sp
  413230:	bl	412a70 <error@@Base+0xaf0>
  413234:	ldp	x29, x30, [sp], #16
  413238:	ret
  41323c:	stp	x29, x30, [sp, #-48]!
  413240:	str	x21, [sp, #16]
  413244:	stp	x20, x19, [sp, #32]
  413248:	mov	x29, sp
  41324c:	mov	x19, x0
  413250:	bl	401830 <strlen@plt>
  413254:	adrp	x21, 434000 <PC+0x47d0>
  413258:	ldr	x8, [x21, #128]
  41325c:	adrp	x9, 434000 <PC+0x47d0>
  413260:	add	x9, x9, #0x80
  413264:	mov	x1, x19
  413268:	add	x10, x8, w0, sxtw
  41326c:	mvn	w11, w8
  413270:	add	w11, w11, w9
  413274:	cmp	x10, x9
  413278:	csel	x9, x0, x11, cc  // cc = lo, ul, last
  41327c:	sxtw	x20, w9
  413280:	mov	x0, x8
  413284:	mov	x2, x20
  413288:	bl	401c20 <strncpy@plt>
  41328c:	ldr	x8, [x21, #128]
  413290:	add	x9, x8, x20
  413294:	str	x9, [x21, #128]
  413298:	strb	wzr, [x8, x20]
  41329c:	ldp	x20, x19, [sp, #32]
  4132a0:	ldr	x21, [sp, #16]
  4132a4:	ldp	x29, x30, [sp], #48
  4132a8:	ret
  4132ac:	stp	x29, x30, [sp, #-48]!
  4132b0:	str	x21, [sp, #16]
  4132b4:	stp	x20, x19, [sp, #32]
  4132b8:	mov	x29, sp
  4132bc:	mov	w19, w0
  4132c0:	bl	412640 <error@@Base+0x6c0>
  4132c4:	cmn	x0, #0x1
  4132c8:	cset	w8, eq  // eq = none
  4132cc:	tbnz	w19, #31, 413320 <error@@Base+0x13a0>
  4132d0:	b.ne	413320 <error@@Base+0x13a0>  // b.any
  4132d4:	adrp	x21, 434000 <PC+0x47d0>
  4132d8:	ldr	w9, [x21, #384]
  4132dc:	sub	w9, w9, #0x1
  4132e0:	cmp	w9, w19
  4132e4:	b.le	413320 <error@@Base+0x13a0>
  4132e8:	mov	w20, w19
  4132ec:	add	w20, w20, #0x1
  4132f0:	mov	w0, w20
  4132f4:	bl	412640 <error@@Base+0x6c0>
  4132f8:	cmn	x0, #0x1
  4132fc:	cset	w8, eq  // eq = none
  413300:	cmn	w19, #0x1
  413304:	b.lt	413320 <error@@Base+0x13a0>  // b.tstop
  413308:	cmn	x0, #0x1
  41330c:	b.ne	413320 <error@@Base+0x13a0>  // b.any
  413310:	ldr	w9, [x21, #384]
  413314:	sub	w9, w9, #0x1
  413318:	cmp	w20, w9
  41331c:	b.lt	4132ec <error@@Base+0x136c>  // b.tstop
  413320:	cbz	w8, 413328 <error@@Base+0x13a8>
  413324:	bl	403c90 <clear@@Base+0xb70>
  413328:	ldp	x20, x19, [sp, #32]
  41332c:	ldr	x21, [sp, #16]
  413330:	ldp	x29, x30, [sp], #48
  413334:	ret
  413338:	sub	sp, sp, #0x30
  41333c:	add	x1, sp, #0x8
  413340:	stp	x29, x30, [sp, #32]
  413344:	add	x29, sp, #0x20
  413348:	bl	411d40 <clear@@Base+0xec20>
  41334c:	add	x0, sp, #0x8
  413350:	bl	41323c <error@@Base+0x12bc>
  413354:	ldp	x29, x30, [sp, #32]
  413358:	add	sp, sp, #0x30
  41335c:	ret
  413360:	stp	x29, x30, [sp, #-16]!
  413364:	adrp	x0, 416000 <winch@@Base+0x13dc>
  413368:	add	x0, x0, #0x634
  41336c:	mov	x29, sp
  413370:	bl	41323c <error@@Base+0x12bc>
  413374:	ldp	x29, x30, [sp], #16
  413378:	ret
  41337c:	sub	sp, sp, #0x20
  413380:	mov	x1, sp
  413384:	stp	x29, x30, [sp, #16]
  413388:	add	x29, sp, #0x10
  41338c:	bl	411e40 <clear@@Base+0xed20>
  413390:	mov	x0, sp
  413394:	bl	41323c <error@@Base+0x12bc>
  413398:	ldp	x29, x30, [sp, #16]
  41339c:	add	sp, sp, #0x20
  4133a0:	ret
  4133a4:	sub	sp, sp, #0x30
  4133a8:	add	x1, sp, #0x8
  4133ac:	stp	x29, x30, [sp, #32]
  4133b0:	add	x29, sp, #0x20
  4133b4:	bl	411dc0 <clear@@Base+0xeca0>
  4133b8:	add	x0, sp, #0x8
  4133bc:	bl	41323c <error@@Base+0x12bc>
  4133c0:	ldp	x29, x30, [sp, #32]
  4133c4:	add	sp, sp, #0x30
  4133c8:	ret
  4133cc:	stp	x29, x30, [sp, #-16]!
  4133d0:	adrp	x0, 434000 <PC+0x47d0>
  4133d4:	add	x0, x0, #0x88
  4133d8:	mov	x29, sp
  4133dc:	bl	4133f4 <error@@Base+0x1474>
  4133e0:	adrp	x0, 434000 <PC+0x47d0>
  4133e4:	add	x0, x0, #0xa0
  4133e8:	bl	4133f4 <error@@Base+0x1474>
  4133ec:	ldp	x29, x30, [sp], #16
  4133f0:	ret
  4133f4:	stp	xzr, xzr, [x0]
  4133f8:	str	wzr, [x0, #16]
  4133fc:	ret
  413400:	stp	x29, x30, [sp, #-48]!
  413404:	adrp	x8, 434000 <PC+0x47d0>
  413408:	ldr	w8, [x8, #464]
  41340c:	stp	x20, x19, [sp, #32]
  413410:	mov	w19, w0
  413414:	stp	x22, x21, [sp, #16]
  413418:	mov	x29, sp
  41341c:	cbz	w8, 413424 <error@@Base+0x14a4>
  413420:	bl	40cd20 <clear@@Base+0x9c00>
  413424:	adrp	x20, 434000 <PC+0x47d0>
  413428:	ldr	w21, [x20, #184]
  41342c:	cbz	w19, 413494 <error@@Base+0x1514>
  413430:	adrp	x8, 434000 <PC+0x47d0>
  413434:	ldr	w8, [x8, #416]
  413438:	cbz	w8, 4134a4 <error@@Base+0x1524>
  41343c:	adrp	x22, 434000 <PC+0x47d0>
  413440:	ldr	w8, [x22, #384]
  413444:	cmp	w8, #0x2
  413448:	b.lt	41348c <error@@Base+0x150c>  // b.tstop
  41344c:	mov	w19, wzr
  413450:	b	413468 <error@@Base+0x14e8>
  413454:	ldr	w8, [x22, #384]
  413458:	add	w19, w19, #0x1
  41345c:	sub	w8, w8, #0x1
  413460:	cmp	w19, w8
  413464:	b.ge	41348c <error@@Base+0x150c>  // b.tcont
  413468:	mov	w0, w19
  41346c:	bl	412640 <error@@Base+0x6c0>
  413470:	cmn	x0, #0x1
  413474:	b.eq	413454 <error@@Base+0x14d4>  // b.none
  413478:	bl	40c3d0 <clear@@Base+0x92b0>
  41347c:	mov	w0, w19
  413480:	bl	40306c <setlocale@plt+0x13ac>
  413484:	bl	411b84 <clear@@Base+0xea64>
  413488:	b	413454 <error@@Base+0x14d4>
  41348c:	bl	403030 <setlocale@plt+0x1370>
  413490:	b	4134a8 <error@@Base+0x1528>
  413494:	cbnz	w21, 4134ac <error@@Base+0x152c>
  413498:	mov	w8, #0x1                   	// #1
  41349c:	str	w8, [x20, #184]
  4134a0:	b	413430 <error@@Base+0x14b0>
  4134a4:	bl	40cd20 <clear@@Base+0x9c00>
  4134a8:	str	w21, [x20, #184]
  4134ac:	ldp	x20, x19, [sp, #32]
  4134b0:	ldp	x22, x21, [sp, #16]
  4134b4:	ldp	x29, x30, [sp], #48
  4134b8:	ret
  4134bc:	stp	x29, x30, [sp, #-64]!
  4134c0:	adrp	x8, 42c000 <winch@@Base+0x173dc>
  4134c4:	stp	x22, x21, [sp, #32]
  4134c8:	ldr	x21, [x8, #616]
  4134cc:	stp	x24, x23, [sp, #16]
  4134d0:	stp	x20, x19, [sp, #48]
  4134d4:	mov	x29, sp
  4134d8:	cmn	x21, #0x1
  4134dc:	b.eq	4135a4 <error@@Base+0x1624>  // b.none
  4134e0:	adrp	x9, 42c000 <winch@@Base+0x173dc>
  4134e4:	adrp	x10, 434000 <PC+0x47d0>
  4134e8:	ldr	w10, [x10, #416]
  4134ec:	ldr	x22, [x9, #624]
  4134f0:	mov	x11, #0xffffffffffffffff    	// #-1
  4134f4:	str	x11, [x9, #624]
  4134f8:	str	x11, [x8, #616]
  4134fc:	cbz	w10, 413590 <error@@Base+0x1610>
  413500:	adrp	x8, 434000 <PC+0x47d0>
  413504:	ldr	w8, [x8, #464]
  413508:	cbz	w8, 413510 <error@@Base+0x1590>
  41350c:	bl	40cd20 <clear@@Base+0x9c00>
  413510:	adrp	x23, 434000 <PC+0x47d0>
  413514:	ldr	w8, [x23, #384]
  413518:	cmp	w8, #0x2
  41351c:	b.lt	413598 <error@@Base+0x1618>  // b.tstop
  413520:	mov	w24, wzr
  413524:	mov	w19, wzr
  413528:	b	413558 <error@@Base+0x15d8>
  41352c:	mov	x0, x20
  413530:	bl	40c3d0 <clear@@Base+0x92b0>
  413534:	mov	w0, w19
  413538:	bl	40306c <setlocale@plt+0x13ac>
  41353c:	bl	411b84 <clear@@Base+0xea64>
  413540:	mov	w24, #0x1                   	// #1
  413544:	ldr	w8, [x23, #384]
  413548:	add	w19, w19, #0x1
  41354c:	sub	w8, w8, #0x1
  413550:	cmp	w19, w8
  413554:	b.ge	41359c <error@@Base+0x161c>  // b.tcont
  413558:	mov	w0, w19
  41355c:	bl	412640 <error@@Base+0x6c0>
  413560:	cmn	x0, #0x1
  413564:	b.eq	413544 <error@@Base+0x15c4>  // b.none
  413568:	mov	x20, x0
  41356c:	add	w0, w19, #0x1
  413570:	bl	412640 <error@@Base+0x6c0>
  413574:	cmp	x20, x22
  413578:	b.gt	413544 <error@@Base+0x15c4>
  41357c:	cmn	x0, #0x1
  413580:	b.eq	41352c <error@@Base+0x15ac>  // b.none
  413584:	cmp	x0, x21
  413588:	b.le	413544 <error@@Base+0x15c4>
  41358c:	b	41352c <error@@Base+0x15ac>
  413590:	bl	40cd20 <clear@@Base+0x9c00>
  413594:	b	4135a4 <error@@Base+0x1624>
  413598:	mov	w24, wzr
  41359c:	cbz	w24, 4135a4 <error@@Base+0x1624>
  4135a0:	bl	403030 <setlocale@plt+0x1370>
  4135a4:	ldp	x20, x19, [sp, #48]
  4135a8:	ldp	x22, x21, [sp, #32]
  4135ac:	ldp	x24, x23, [sp, #16]
  4135b0:	ldp	x29, x30, [sp], #64
  4135b4:	ret
  4135b8:	stp	x29, x30, [sp, #-16]!
  4135bc:	adrp	x0, 434000 <PC+0x47d0>
  4135c0:	add	x0, x0, #0x88
  4135c4:	mov	x29, sp
  4135c8:	bl	413628 <error@@Base+0x16a8>
  4135cc:	cbnz	w0, 4135e0 <error@@Base+0x1660>
  4135d0:	adrp	x8, 434000 <PC+0x47d0>
  4135d4:	ldr	x8, [x8, #192]
  4135d8:	cbz	x8, 413610 <error@@Base+0x1690>
  4135dc:	bl	413664 <error@@Base+0x16e4>
  4135e0:	adrp	x0, 434000 <PC+0x47d0>
  4135e4:	add	x0, x0, #0x88
  4135e8:	bl	413680 <error@@Base+0x1700>
  4135ec:	adrp	x8, 434000 <PC+0x47d0>
  4135f0:	ldr	w9, [x8, #184]
  4135f4:	mov	w0, #0x1                   	// #1
  4135f8:	cmp	w9, #0x0
  4135fc:	cset	w9, eq  // eq = none
  413600:	str	w9, [x8, #184]
  413604:	bl	413400 <error@@Base+0x1480>
  413608:	ldp	x29, x30, [sp], #16
  41360c:	ret
  413610:	adrp	x0, 41b000 <winch@@Base+0x63dc>
  413614:	add	x0, x0, #0x3b3
  413618:	mov	x1, xzr
  41361c:	bl	411f80 <error@@Base>
  413620:	ldp	x29, x30, [sp], #16
  413624:	ret
  413628:	stp	x29, x30, [sp, #-16]!
  41362c:	ldrb	w8, [x0, #17]
  413630:	mov	x29, sp
  413634:	tbnz	w8, #4, 413650 <error@@Base+0x16d0>
  413638:	ldr	x0, [x0]
  41363c:	bl	412470 <error@@Base+0x4f0>
  413640:	cmp	w0, #0x0
  413644:	cset	w0, eq  // eq = none
  413648:	ldp	x29, x30, [sp], #16
  41364c:	ret
  413650:	ldr	x8, [x0, #8]
  413654:	cmp	x8, #0x0
  413658:	cset	w0, ne  // ne = any
  41365c:	ldp	x29, x30, [sp], #16
  413660:	ret
  413664:	stp	x29, x30, [sp, #-16]!
  413668:	adrp	x0, 434000 <PC+0x47d0>
  41366c:	add	x0, x0, #0xc0
  413670:	mov	x29, sp
  413674:	bl	4136b4 <error@@Base+0x1734>
  413678:	ldp	x29, x30, [sp], #16
  41367c:	ret
  413680:	stp	x29, x30, [sp, #-32]!
  413684:	str	x19, [sp, #16]
  413688:	mov	x19, x0
  41368c:	ldr	x0, [x0, #8]
  413690:	mov	x29, sp
  413694:	cbz	x0, 41369c <error@@Base+0x171c>
  413698:	bl	401b20 <free@plt>
  41369c:	mov	x0, x19
  4136a0:	str	xzr, [x19, #8]
  4136a4:	bl	4123f8 <error@@Base+0x478>
  4136a8:	ldr	x19, [sp, #16]
  4136ac:	ldp	x29, x30, [sp], #32
  4136b0:	ret
  4136b4:	stp	x29, x30, [sp, #-48]!
  4136b8:	stp	x20, x19, [sp, #32]
  4136bc:	ldr	x20, [x0]
  4136c0:	mov	x19, x0
  4136c4:	str	x21, [sp, #16]
  4136c8:	mov	x29, sp
  4136cc:	cbz	x20, 4136e8 <error@@Base+0x1768>
  4136d0:	ldp	x21, x0, [x20, #8]
  4136d4:	bl	401b20 <free@plt>
  4136d8:	mov	x0, x20
  4136dc:	bl	401b20 <free@plt>
  4136e0:	mov	x20, x21
  4136e4:	cbnz	x21, 4136d0 <error@@Base+0x1750>
  4136e8:	movi	v0.2d, #0x0
  4136ec:	stp	q0, q0, [x19]
  4136f0:	ldp	x20, x19, [sp, #32]
  4136f4:	ldr	x21, [sp, #16]
  4136f8:	adrp	x8, 434000 <PC+0x47d0>
  4136fc:	mov	x9, #0xffffffffffffffff    	// #-1
  413700:	adrp	x10, 434000 <PC+0x47d0>
  413704:	str	x9, [x8, #224]
  413708:	str	x9, [x10, #232]
  41370c:	ldp	x29, x30, [sp], #48
  413710:	ret
  413714:	stp	x29, x30, [sp, #-16]!
  413718:	adrp	x0, 434000 <PC+0x47d0>
  41371c:	add	x0, x0, #0xf0
  413720:	mov	x29, sp
  413724:	bl	4136b4 <error@@Base+0x1734>
  413728:	ldp	x29, x30, [sp], #16
  41372c:	ret
  413730:	add	x8, x0, #0x10
  413734:	ldr	x0, [x8]
  413738:	cbz	x0, 413748 <error@@Base+0x17c8>
  41373c:	mov	x8, x0
  413740:	ldr	x9, [x8, #16]!
  413744:	cbnz	x9, 413734 <error@@Base+0x17b4>
  413748:	ret
  41374c:	ldr	x0, [x0, #32]
  413750:	ret
  413754:	ldr	x0, [x0, #24]
  413758:	ret
  41375c:	ldr	x8, [x0, #24]
  413760:	cbz	x8, 4137dc <error@@Base+0x185c>
  413764:	mov	w9, #0x2                   	// #2
  413768:	mov	w10, #0x20                  	// #32
  41376c:	mov	w11, #0x18                  	// #24
  413770:	ldr	x12, [x8, #56]
  413774:	cmp	x12, x1
  413778:	b.le	413794 <error@@Base+0x1814>
  41377c:	ldr	x13, [x8, #24]
  413780:	cbz	x13, 4137b8 <error@@Base+0x1838>
  413784:	ldr	x13, [x13, #56]
  413788:	cmp	x13, x1
  41378c:	b.gt	41379c <error@@Base+0x181c>
  413790:	b	4137b8 <error@@Base+0x1838>
  413794:	ldr	x13, [x8, #32]
  413798:	cbz	x13, 4137d0 <error@@Base+0x1850>
  41379c:	cbz	w9, 4137c4 <error@@Base+0x1844>
  4137a0:	cmp	x12, x1
  4137a4:	csel	x12, x11, x10, gt
  4137a8:	ldr	x8, [x8, x12]
  4137ac:	sub	w9, w9, #0x1
  4137b0:	str	x8, [x0, #24]
  4137b4:	b	413770 <error@@Base+0x17f0>
  4137b8:	mov	w9, wzr
  4137bc:	cbz	w9, 413850 <error@@Base+0x18d0>
  4137c0:	b	4137dc <error@@Base+0x185c>
  4137c4:	mov	w9, #0x1                   	// #1
  4137c8:	cbnz	w9, 4137dc <error@@Base+0x185c>
  4137cc:	b	413850 <error@@Base+0x18d0>
  4137d0:	mov	x8, xzr
  4137d4:	mov	w9, wzr
  4137d8:	cbz	w9, 413850 <error@@Base+0x18d0>
  4137dc:	ldr	x10, [x0, #16]
  4137e0:	mov	x8, xzr
  4137e4:	mov	x9, x8
  4137e8:	mov	x8, x10
  4137ec:	cbz	x10, 413830 <error@@Base+0x18b0>
  4137f0:	ldr	x10, [x8, #48]
  4137f4:	cmp	x10, x1
  4137f8:	b.gt	413814 <error@@Base+0x1894>
  4137fc:	ldr	x10, [x8, #56]
  413800:	cmp	x10, x1
  413804:	b.gt	413830 <error@@Base+0x18b0>
  413808:	ldr	x10, [x8, #16]
  41380c:	cbnz	x10, 4137e8 <error@@Base+0x1868>
  413810:	b	413820 <error@@Base+0x18a0>
  413814:	ldr	x10, [x8, #8]
  413818:	cbnz	x10, 4137e4 <error@@Base+0x1864>
  41381c:	b	413830 <error@@Base+0x18b0>
  413820:	cmp	x9, #0x0
  413824:	csel	x10, x8, x9, eq  // eq = none
  413828:	mov	x8, x9
  41382c:	mov	x9, x10
  413830:	cbz	x8, 413840 <error@@Base+0x18c0>
  413834:	str	x8, [x0, #24]
  413838:	mov	x0, x8
  41383c:	ret
  413840:	cbz	x9, 413850 <error@@Base+0x18d0>
  413844:	str	x9, [x0, #24]
  413848:	mov	x0, x8
  41384c:	ret
  413850:	mov	x0, x8
  413854:	ret
  413858:	stp	x29, x30, [sp, #-32]!
  41385c:	str	x19, [sp, #16]
  413860:	mov	x29, sp
  413864:	mov	x19, x0
  413868:	bl	4045a0 <clear@@Base+0x1480>
  41386c:	tbnz	w0, #3, 413894 <error@@Base+0x1914>
  413870:	adrp	x0, 434000 <PC+0x47d0>
  413874:	add	x0, x0, #0xf0
  413878:	mov	x1, x19
  41387c:	bl	41375c <error@@Base+0x17dc>
  413880:	cbz	x0, 413898 <error@@Base+0x1918>
  413884:	ldr	x8, [x0, #48]
  413888:	cmp	x8, x19
  41388c:	cset	w0, le
  413890:	b	413898 <error@@Base+0x1918>
  413894:	mov	w0, wzr
  413898:	ldr	x19, [sp, #16]
  41389c:	ldp	x29, x30, [sp], #32
  4138a0:	ret
  4138a4:	stp	x29, x30, [sp, #-32]!
  4138a8:	str	x19, [sp, #16]
  4138ac:	mov	x29, sp
  4138b0:	mov	x19, x0
  4138b4:	bl	4045a0 <clear@@Base+0x1480>
  4138b8:	tbnz	w0, #3, 4138e8 <error@@Base+0x1968>
  4138bc:	adrp	x0, 434000 <PC+0x47d0>
  4138c0:	add	x0, x0, #0xf0
  4138c4:	mov	x1, x19
  4138c8:	bl	41375c <error@@Base+0x17dc>
  4138cc:	cbz	x0, 4138e8 <error@@Base+0x1968>
  4138d0:	ldr	x8, [x0, #48]
  4138d4:	cmp	x19, x8
  4138d8:	b.lt	4138e8 <error@@Base+0x1968>  // b.tstop
  4138dc:	ldr	x19, [x0, #56]
  4138e0:	ldr	x0, [x0, #32]
  4138e4:	cbnz	x0, 4138d0 <error@@Base+0x1950>
  4138e8:	mov	x0, x19
  4138ec:	ldr	x19, [sp, #16]
  4138f0:	ldp	x29, x30, [sp], #32
  4138f4:	ret
  4138f8:	stp	x29, x30, [sp, #-32]!
  4138fc:	str	x19, [sp, #16]
  413900:	mov	x29, sp
  413904:	mov	x19, x0
  413908:	bl	4045a0 <clear@@Base+0x1480>
  41390c:	tbnz	w0, #3, 413948 <error@@Base+0x19c8>
  413910:	adrp	x0, 434000 <PC+0x47d0>
  413914:	add	x0, x0, #0xf0
  413918:	mov	x1, x19
  41391c:	bl	41375c <error@@Base+0x17dc>
  413920:	cbz	x0, 413948 <error@@Base+0x19c8>
  413924:	ldr	x8, [x0, #48]
  413928:	cmp	x19, x8
  41392c:	b.lt	413948 <error@@Base+0x19c8>  // b.tstop
  413930:	cbz	x8, 413944 <error@@Base+0x19c4>
  413934:	ldr	x0, [x0, #24]
  413938:	sub	x19, x8, #0x1
  41393c:	cbnz	x0, 413924 <error@@Base+0x19a4>
  413940:	b	413948 <error@@Base+0x19c8>
  413944:	mov	x19, xzr
  413948:	mov	x0, x19
  41394c:	ldr	x19, [sp, #16]
  413950:	ldp	x29, x30, [sp], #32
  413954:	ret
  413958:	stp	x29, x30, [sp, #-32]!
  41395c:	stp	x20, x19, [sp, #16]
  413960:	mov	x20, x3
  413964:	mov	w19, w2
  413968:	mov	x29, sp
  41396c:	cbz	x3, 413974 <error@@Base+0x19f4>
  413970:	str	wzr, [x20]
  413974:	adrp	x8, 434000 <PC+0x47d0>
  413978:	ldr	w8, [x8, #528]
  41397c:	cbnz	w8, 4139b4 <error@@Base+0x1a34>
  413980:	adrp	x8, 42c000 <winch@@Base+0x173dc>
  413984:	ldr	x9, [x8, #616]
  413988:	cmn	x9, #0x1
  41398c:	b.eq	4139b4 <error@@Base+0x1a34>  // b.none
  413990:	adrp	x8, 42c000 <winch@@Base+0x173dc>
  413994:	ldr	x8, [x8, #624]
  413998:	cmp	x8, x0
  41399c:	b.le	4139b4 <error@@Base+0x1a34>
  4139a0:	cmn	x1, #0x1
  4139a4:	mov	w8, #0x1                   	// #1
  4139a8:	b.eq	4139f8 <error@@Base+0x1a78>  // b.none
  4139ac:	cmp	x9, x1
  4139b0:	b.lt	4139f8 <error@@Base+0x1a78>  // b.tstop
  4139b4:	bl	413a08 <error@@Base+0x1a88>
  4139b8:	cmp	w0, #0x0
  4139bc:	cset	w8, ne  // ne = any
  4139c0:	cbz	x20, 4139f8 <error@@Base+0x1a78>
  4139c4:	cbz	w0, 4139f8 <error@@Base+0x1a78>
  4139c8:	mov	w8, #0x1                   	// #1
  4139cc:	str	w8, [x20]
  4139d0:	adrp	x8, 434000 <PC+0x47d0>
  4139d4:	ldr	w8, [x8, #636]
  4139d8:	cbz	w8, 4139f8 <error@@Base+0x1a78>
  4139dc:	adrp	x8, 434000 <PC+0x47d0>
  4139e0:	ldr	w8, [x8, #184]
  4139e4:	cmp	w19, #0x0
  4139e8:	cset	w9, ne  // ne = any
  4139ec:	cmp	w8, #0x0
  4139f0:	cset	w8, eq  // eq = none
  4139f4:	orr	w8, w9, w8
  4139f8:	ldp	x20, x19, [sp, #16]
  4139fc:	mov	w0, w8
  413a00:	ldp	x29, x30, [sp], #32
  413a04:	ret
  413a08:	stp	x29, x30, [sp, #-32]!
  413a0c:	str	x19, [sp, #16]
  413a10:	mov	x19, x1
  413a14:	mov	x1, x0
  413a18:	adrp	x0, 434000 <PC+0x47d0>
  413a1c:	add	x0, x0, #0xc0
  413a20:	mov	x29, sp
  413a24:	bl	41375c <error@@Base+0x17dc>
  413a28:	cbz	x0, 413a48 <error@@Base+0x1ac8>
  413a2c:	cmn	x19, #0x1
  413a30:	b.eq	413a44 <error@@Base+0x1ac4>  // b.none
  413a34:	ldr	x8, [x0, #48]
  413a38:	cmp	x8, x19
  413a3c:	cset	w0, lt  // lt = tstop
  413a40:	b	413a48 <error@@Base+0x1ac8>
  413a44:	mov	w0, #0x1                   	// #1
  413a48:	ldr	x19, [sp, #16]
  413a4c:	ldp	x29, x30, [sp], #32
  413a50:	ret
  413a54:	stp	x29, x30, [sp, #-16]!
  413a58:	mov	x29, sp
  413a5c:	bl	413664 <error@@Base+0x16e4>
  413a60:	adrp	x8, 434000 <PC+0x47d0>
  413a64:	ldr	w8, [x8, #636]
  413a68:	adrp	x9, 434000 <PC+0x47d0>
  413a6c:	str	wzr, [x9, #184]
  413a70:	cmp	w8, #0x2
  413a74:	b.ne	413a7c <error@@Base+0x1afc>  // b.any
  413a78:	bl	413a84 <error@@Base+0x1b04>
  413a7c:	ldp	x29, x30, [sp], #16
  413a80:	ret
  413a84:	sub	sp, sp, #0x30
  413a88:	mov	x0, sp
  413a8c:	mov	w1, wzr
  413a90:	stp	x29, x30, [sp, #16]
  413a94:	str	x19, [sp, #32]
  413a98:	add	x29, sp, #0x10
  413a9c:	bl	412824 <error@@Base+0x8a4>
  413aa0:	ldr	x19, [sp]
  413aa4:	cmn	x19, #0x1
  413aa8:	b.eq	413acc <error@@Base+0x1b4c>  // b.none
  413aac:	mov	w0, #0xfffffffe            	// #-2
  413ab0:	bl	412640 <error@@Base+0x6c0>
  413ab4:	mov	x1, x0
  413ab8:	mov	w2, #0xffffffff            	// #-1
  413abc:	mov	x0, x19
  413ac0:	bl	4142f0 <error@@Base+0x2370>
  413ac4:	mov	w0, #0x1                   	// #1
  413ac8:	bl	413400 <error@@Base+0x1480>
  413acc:	ldr	x19, [sp, #32]
  413ad0:	ldp	x29, x30, [sp, #16]
  413ad4:	add	sp, sp, #0x30
  413ad8:	ret
  413adc:	stp	x29, x30, [sp, #-32]!
  413ae0:	adrp	x8, 434000 <PC+0x47d0>
  413ae4:	ldr	w8, [x8, #272]
  413ae8:	str	x19, [sp, #16]
  413aec:	mov	x29, sp
  413af0:	cbz	w8, 413b10 <error@@Base+0x1b90>
  413af4:	adrp	x19, 434000 <PC+0x47d0>
  413af8:	add	x19, x19, #0x88
  413afc:	mov	x0, x19
  413b00:	bl	413680 <error@@Base+0x1700>
  413b04:	ldr	w0, [x19, #16]
  413b08:	bl	413b2c <error@@Base+0x1bac>
  413b0c:	b	413b20 <error@@Base+0x1ba0>
  413b10:	adrp	x8, 434000 <PC+0x47d0>
  413b14:	ldr	w8, [x8, #504]
  413b18:	adrp	x9, 434000 <PC+0x47d0>
  413b1c:	str	w8, [x9, #276]
  413b20:	ldr	x19, [sp, #16]
  413b24:	ldp	x29, x30, [sp], #32
  413b28:	ret
  413b2c:	stp	x29, x30, [sp, #-32]!
  413b30:	adrp	x8, 42e000 <winch@@Base+0x193dc>
  413b34:	ldr	x8, [x8, #1160]
  413b38:	str	x19, [sp, #16]
  413b3c:	mov	w19, w0
  413b40:	mov	w1, wzr
  413b44:	mov	x0, x8
  413b48:	mov	x29, sp
  413b4c:	bl	4055a8 <clear@@Base+0x2488>
  413b50:	bl	405c38 <clear@@Base+0x2b18>
  413b54:	cbz	x0, 413ba0 <error@@Base+0x1c20>
  413b58:	mov	x1, x0
  413b5c:	adrp	x0, 434000 <PC+0x47d0>
  413b60:	add	x0, x0, #0x88
  413b64:	mov	w2, w19
  413b68:	bl	413dcc <error@@Base+0x1e4c>
  413b6c:	tbnz	w0, #31, 413b9c <error@@Base+0x1c1c>
  413b70:	adrp	x8, 434000 <PC+0x47d0>
  413b74:	ldr	w8, [x8, #636]
  413b78:	mov	w0, #0x1                   	// #1
  413b7c:	cmp	w8, #0x2
  413b80:	b.ne	413ba0 <error@@Base+0x1c20>  // b.any
  413b84:	adrp	x8, 434000 <PC+0x47d0>
  413b88:	ldr	w8, [x8, #184]
  413b8c:	cbnz	w8, 413ba0 <error@@Base+0x1c20>
  413b90:	bl	413a84 <error@@Base+0x1b04>
  413b94:	mov	w0, #0x1                   	// #1
  413b98:	b	413ba0 <error@@Base+0x1c20>
  413b9c:	mov	w0, wzr
  413ba0:	ldr	x19, [sp, #16]
  413ba4:	ldp	x29, x30, [sp], #32
  413ba8:	ret
  413bac:	sub	sp, sp, #0x40
  413bb0:	stp	x22, x21, [sp, #32]
  413bb4:	stp	x20, x19, [sp, #48]
  413bb8:	mov	w19, w2
  413bbc:	mov	w21, w0
  413bc0:	stp	x29, x30, [sp, #16]
  413bc4:	add	x29, sp, #0x10
  413bc8:	cbz	x1, 413c34 <error@@Base+0x1cb4>
  413bcc:	ldrb	w8, [x1]
  413bd0:	cbz	w8, 413c34 <error@@Base+0x1cb4>
  413bd4:	adrp	x0, 434000 <PC+0x47d0>
  413bd8:	add	x0, x0, #0x88
  413bdc:	mov	w2, w21
  413be0:	bl	413dcc <error@@Base+0x1e4c>
  413be4:	tbnz	w0, #31, 413db0 <error@@Base+0x1e30>
  413be8:	adrp	x22, 434000 <PC+0x47d0>
  413bec:	adrp	x20, 434000 <PC+0x47d0>
  413bf0:	ldr	w8, [x22, #636]
  413bf4:	ldr	w9, [x20, #528]
  413bf8:	orr	w8, w9, w8
  413bfc:	cbz	w8, 413c14 <error@@Base+0x1c94>
  413c00:	mov	w0, wzr
  413c04:	bl	413400 <error@@Base+0x1480>
  413c08:	adrp	x8, 434000 <PC+0x47d0>
  413c0c:	str	wzr, [x8, #184]
  413c10:	bl	413664 <error@@Base+0x16e4>
  413c14:	ldr	w8, [x22, #636]
  413c18:	cmp	w8, #0x2
  413c1c:	b.eq	413c28 <error@@Base+0x1ca8>  // b.none
  413c20:	ldr	w8, [x20, #528]
  413c24:	cbz	w8, 413c2c <error@@Base+0x1cac>
  413c28:	bl	413a84 <error@@Base+0x1b04>
  413c2c:	mov	w20, w21
  413c30:	b	413cac <error@@Base+0x1d2c>
  413c34:	adrp	x0, 434000 <PC+0x47d0>
  413c38:	add	x0, x0, #0x88
  413c3c:	orr	w20, w21, #0x4000
  413c40:	bl	413628 <error@@Base+0x16a8>
  413c44:	cbnz	w0, 413c54 <error@@Base+0x1cd4>
  413c48:	mov	w0, w20
  413c4c:	bl	413b2c <error@@Base+0x1bac>
  413c50:	cbz	w0, 413da0 <error@@Base+0x1e20>
  413c54:	adrp	x8, 434000 <PC+0x47d0>
  413c58:	ldr	w8, [x8, #152]
  413c5c:	eor	w8, w8, w21
  413c60:	tbnz	w8, #12, 413d20 <error@@Base+0x1da0>
  413c64:	adrp	x21, 434000 <PC+0x47d0>
  413c68:	ldr	w8, [x21, #636]
  413c6c:	cmp	w8, #0x1
  413c70:	b.eq	413c80 <error@@Base+0x1d00>  // b.none
  413c74:	adrp	x8, 434000 <PC+0x47d0>
  413c78:	ldr	w8, [x8, #528]
  413c7c:	cbz	w8, 413c88 <error@@Base+0x1d08>
  413c80:	mov	w0, wzr
  413c84:	bl	413400 <error@@Base+0x1480>
  413c88:	ldr	w8, [x21, #636]
  413c8c:	adrp	x21, 434000 <PC+0x47d0>
  413c90:	cmp	w8, #0x2
  413c94:	b.ne	413ca8 <error@@Base+0x1d28>  // b.any
  413c98:	ldr	w8, [x21, #184]
  413c9c:	cbz	w8, 413ca8 <error@@Base+0x1d28>
  413ca0:	str	wzr, [x21, #184]
  413ca4:	bl	413a84 <error@@Base+0x1b04>
  413ca8:	str	wzr, [x21, #184]
  413cac:	mov	w0, w20
  413cb0:	bl	413e88 <error@@Base+0x1f08>
  413cb4:	cmn	x0, #0x1
  413cb8:	str	x0, [sp, #8]
  413cbc:	b.eq	413d2c <error@@Base+0x1dac>  // b.none
  413cc0:	add	x5, sp, #0x8
  413cc4:	mov	x1, #0xffffffffffffffff    	// #-1
  413cc8:	mov	w4, #0xffffffff            	// #-1
  413ccc:	mov	w2, w20
  413cd0:	mov	w3, w19
  413cd4:	mov	x6, xzr
  413cd8:	bl	413fac <error@@Base+0x202c>
  413cdc:	cbz	w0, 413d60 <error@@Base+0x1de0>
  413ce0:	adrp	x8, 434000 <PC+0x47d0>
  413ce4:	ldr	w8, [x8, #636]
  413ce8:	adrp	x9, 434000 <PC+0x47d0>
  413cec:	ldr	w9, [x9, #528]
  413cf0:	mov	w19, w0
  413cf4:	cmp	w8, #0x1
  413cf8:	cset	w8, eq  // eq = none
  413cfc:	cmp	w9, #0x0
  413d00:	cset	w9, ne  // ne = any
  413d04:	cmp	w0, #0x1
  413d08:	b.lt	413db4 <error@@Base+0x1e34>  // b.tstop
  413d0c:	orr	w8, w8, w9
  413d10:	cbz	w8, 413db4 <error@@Base+0x1e34>
  413d14:	mov	w0, #0x1                   	// #1
  413d18:	bl	413400 <error@@Base+0x1480>
  413d1c:	b	413db4 <error@@Base+0x1e34>
  413d20:	adrp	x0, 41b000 <winch@@Base+0x63dc>
  413d24:	add	x0, x0, #0x3d2
  413d28:	b	413da8 <error@@Base+0x1e28>
  413d2c:	tbnz	w20, #9, 413db4 <error@@Base+0x1e34>
  413d30:	adrp	x8, 434000 <PC+0x47d0>
  413d34:	ldr	w8, [x8, #636]
  413d38:	cmp	w8, #0x1
  413d3c:	b.eq	413d4c <error@@Base+0x1dcc>  // b.none
  413d40:	adrp	x8, 434000 <PC+0x47d0>
  413d44:	ldr	w8, [x8, #528]
  413d48:	cbz	w8, 413d54 <error@@Base+0x1dd4>
  413d4c:	mov	w0, #0x1                   	// #1
  413d50:	bl	413400 <error@@Base+0x1480>
  413d54:	adrp	x0, 41b000 <winch@@Base+0x63dc>
  413d58:	add	x0, x0, #0x3f1
  413d5c:	b	413da8 <error@@Base+0x1e28>
  413d60:	tbnz	w20, #2, 413d74 <error@@Base+0x1df4>
  413d64:	adrp	x8, 434000 <PC+0x47d0>
  413d68:	ldr	x0, [sp, #8]
  413d6c:	ldr	w1, [x8, #564]
  413d70:	bl	40cb04 <clear@@Base+0x99e4>
  413d74:	adrp	x8, 434000 <PC+0x47d0>
  413d78:	ldr	w8, [x8, #636]
  413d7c:	cmp	w8, #0x1
  413d80:	b.eq	413d90 <error@@Base+0x1e10>  // b.none
  413d84:	adrp	x8, 434000 <PC+0x47d0>
  413d88:	ldr	w8, [x8, #528]
  413d8c:	cbz	w8, 413d98 <error@@Base+0x1e18>
  413d90:	mov	w0, #0x1                   	// #1
  413d94:	bl	413400 <error@@Base+0x1480>
  413d98:	mov	w19, wzr
  413d9c:	b	413db4 <error@@Base+0x1e34>
  413da0:	adrp	x0, 41b000 <winch@@Base+0x63dc>
  413da4:	add	x0, x0, #0x3b3
  413da8:	mov	x1, xzr
  413dac:	bl	411f80 <error@@Base>
  413db0:	mov	w19, #0xffffffff            	// #-1
  413db4:	mov	w0, w19
  413db8:	ldp	x20, x19, [sp, #48]
  413dbc:	ldp	x22, x21, [sp, #32]
  413dc0:	ldp	x29, x30, [sp, #16]
  413dc4:	add	sp, sp, #0x40
  413dc8:	ret
  413dcc:	stp	x29, x30, [sp, #-48]!
  413dd0:	str	x21, [sp, #16]
  413dd4:	stp	x20, x19, [sp, #32]
  413dd8:	mov	w20, w2
  413ddc:	mov	x19, x1
  413de0:	mov	x21, x0
  413de4:	mov	x29, sp
  413de8:	cbz	x1, 413e08 <error@@Base+0x1e88>
  413dec:	mov	x0, x19
  413df0:	mov	w1, w20
  413df4:	mov	x2, x21
  413df8:	bl	4122c0 <error@@Base+0x340>
  413dfc:	tbz	w0, #31, 413e0c <error@@Base+0x1e8c>
  413e00:	mov	w0, #0xffffffff            	// #-1
  413e04:	b	413e78 <error@@Base+0x1ef8>
  413e08:	str	xzr, [x21]
  413e0c:	ldr	x0, [x21, #8]
  413e10:	cbz	x0, 413e18 <error@@Base+0x1e98>
  413e14:	bl	401b20 <free@plt>
  413e18:	str	xzr, [x21, #8]
  413e1c:	cbz	x19, 413e40 <error@@Base+0x1ec0>
  413e20:	mov	x0, x19
  413e24:	bl	401830 <strlen@plt>
  413e28:	add	w1, w0, #0x1
  413e2c:	mov	w0, #0x1                   	// #1
  413e30:	bl	402208 <setlocale@plt+0x548>
  413e34:	mov	x1, x19
  413e38:	str	x0, [x21, #8]
  413e3c:	bl	401b50 <strcpy@plt>
  413e40:	mov	x0, x19
  413e44:	str	w20, [x21, #16]
  413e48:	bl	414624 <error@@Base+0x26a4>
  413e4c:	adrp	x9, 434000 <PC+0x47d0>
  413e50:	ldr	w9, [x9, #504]
  413e54:	mov	w8, w0
  413e58:	adrp	x10, 434000 <PC+0x47d0>
  413e5c:	str	w8, [x10, #272]
  413e60:	cmp	w9, #0x2
  413e64:	ccmp	w8, #0x0, #0x4, ne  // ne = any
  413e68:	csel	w8, wzr, w9, ne  // ne = any
  413e6c:	adrp	x9, 434000 <PC+0x47d0>
  413e70:	mov	w0, wzr
  413e74:	str	w8, [x9, #276]
  413e78:	ldp	x20, x19, [sp, #32]
  413e7c:	ldr	x21, [sp, #16]
  413e80:	ldp	x29, x30, [sp], #48
  413e84:	ret
  413e88:	stp	x29, x30, [sp, #-48]!
  413e8c:	str	x21, [sp, #16]
  413e90:	stp	x20, x19, [sp, #32]
  413e94:	mov	x29, sp
  413e98:	mov	w19, w0
  413e9c:	bl	41293c <error@@Base+0x9bc>
  413ea0:	cbz	w0, 413ec0 <error@@Base+0x1f40>
  413ea4:	tbnz	w19, #0, 413ee8 <error@@Base+0x1f68>
  413ea8:	bl	403c90 <clear@@Base+0xb70>
  413eac:	cmn	x0, #0x1
  413eb0:	b.ne	413eec <error@@Base+0x1f6c>  // b.any
  413eb4:	bl	404070 <clear@@Base+0xf50>
  413eb8:	bl	403c90 <clear@@Base+0xb70>
  413ebc:	b	413eec <error@@Base+0x1f6c>
  413ec0:	adrp	x8, 434000 <PC+0x47d0>
  413ec4:	ldr	w8, [x8, #612]
  413ec8:	cmp	w8, #0x2
  413ecc:	b.eq	413f28 <error@@Base+0x1fa8>  // b.none
  413ed0:	cmp	w8, #0x1
  413ed4:	b.ne	413f44 <error@@Base+0x1fc4>  // b.any
  413ed8:	tbnz	w19, #0, 413f30 <error@@Base+0x1fb0>
  413edc:	mov	w20, wzr
  413ee0:	mov	w21, wzr
  413ee4:	b	413f58 <error@@Base+0x1fd8>
  413ee8:	mov	x0, xzr
  413eec:	mov	w20, wzr
  413ef0:	cmn	x0, #0x1
  413ef4:	tbz	w19, #0, 413f78 <error@@Base+0x1ff8>
  413ef8:	b.ne	413f9c <error@@Base+0x201c>  // b.any
  413efc:	add	w19, w20, #0x1
  413f00:	adrp	x20, 434000 <PC+0x47d0>
  413f04:	ldr	w8, [x20, #384]
  413f08:	cmp	w19, w8
  413f0c:	b.ge	413f98 <error@@Base+0x2018>  // b.tcont
  413f10:	mov	w0, w19
  413f14:	bl	412640 <error@@Base+0x6c0>
  413f18:	cmn	x0, #0x1
  413f1c:	add	w19, w19, #0x1
  413f20:	b.eq	413f04 <error@@Base+0x1f84>  // b.none
  413f24:	b	413f9c <error@@Base+0x201c>
  413f28:	tbnz	w19, #14, 413f44 <error@@Base+0x1fc4>
  413f2c:	tbnz	w19, #0, 413edc <error@@Base+0x1f5c>
  413f30:	adrp	x8, 434000 <PC+0x47d0>
  413f34:	ldr	w8, [x8, #384]
  413f38:	mov	w21, wzr
  413f3c:	sub	w20, w8, #0x1
  413f40:	b	413f58 <error@@Base+0x1fd8>
  413f44:	adrp	x8, 434000 <PC+0x47d0>
  413f48:	ldr	w0, [x8, #564]
  413f4c:	bl	4129a4 <error@@Base+0xa24>
  413f50:	mov	w20, w0
  413f54:	and	w21, w19, #0x1
  413f58:	mov	w0, w20
  413f5c:	bl	412640 <error@@Base+0x6c0>
  413f60:	cbz	w21, 413f70 <error@@Base+0x1ff0>
  413f64:	mov	x1, xzr
  413f68:	mov	x2, xzr
  413f6c:	bl	40e110 <clear@@Base+0xaff0>
  413f70:	cmn	x0, #0x1
  413f74:	tbnz	w19, #0, 413ef8 <error@@Base+0x1f78>
  413f78:	b.ne	413f9c <error@@Base+0x201c>  // b.any
  413f7c:	b	413f90 <error@@Base+0x2010>
  413f80:	mov	w0, w20
  413f84:	bl	412640 <error@@Base+0x6c0>
  413f88:	cmn	x0, #0x1
  413f8c:	b.ne	413f9c <error@@Base+0x201c>  // b.any
  413f90:	subs	w20, w20, #0x1
  413f94:	b.ge	413f80 <error@@Base+0x2000>  // b.tcont
  413f98:	mov	x0, #0xffffffffffffffff    	// #-1
  413f9c:	ldp	x20, x19, [sp, #32]
  413fa0:	ldr	x21, [sp, #16]
  413fa4:	ldp	x29, x30, [sp], #48
  413fa8:	ret
  413fac:	sub	sp, sp, #0xb0
  413fb0:	stp	x29, x30, [sp, #80]
  413fb4:	stp	x28, x27, [sp, #96]
  413fb8:	stp	x26, x25, [sp, #112]
  413fbc:	stp	x24, x23, [sp, #128]
  413fc0:	stp	x22, x21, [sp, #144]
  413fc4:	stp	x20, x19, [sp, #160]
  413fc8:	add	x29, sp, #0x50
  413fcc:	mov	x21, x6
  413fd0:	mov	x19, x5
  413fd4:	mov	w22, w4
  413fd8:	mov	w20, w3
  413fdc:	mov	w23, w2
  413fe0:	mov	x24, x1
  413fe4:	mov	x26, x0
  413fe8:	bl	40ee50 <clear@@Base+0xbd30>
  413fec:	adrp	x27, 434000 <PC+0x47d0>
  413ff0:	ldrb	w8, [x27, #696]
  413ff4:	tst	w8, #0x3
  413ff8:	b.eq	414020 <error@@Base+0x20a0>  // b.none
  413ffc:	mov	w0, #0xffffffff            	// #-1
  414000:	ldp	x20, x19, [sp, #160]
  414004:	ldp	x22, x21, [sp, #144]
  414008:	ldp	x24, x23, [sp, #128]
  41400c:	ldp	x26, x25, [sp, #112]
  414010:	ldp	x28, x27, [sp, #96]
  414014:	ldp	x29, x30, [sp, #80]
  414018:	add	sp, sp, #0xb0
  41401c:	ret
  414020:	stp	w20, w23, [sp, #24]
  414024:	adrp	x23, 434000 <PC+0x47d0>
  414028:	mov	x25, x0
  41402c:	adrp	x28, 434000 <PC+0x47d0>
  414030:	add	x23, x23, #0x88
  414034:	stp	x19, x21, [sp, #8]
  414038:	mov	x20, x26
  41403c:	b	41405c <error@@Base+0x20dc>
  414040:	mov	x0, x19
  414044:	bl	413858 <error@@Base+0x18d8>
  414048:	cbz	w0, 414104 <error@@Base+0x2184>
  41404c:	ldrb	w8, [x27, #696]
  414050:	mov	x20, x26
  414054:	tst	w8, #0x3
  414058:	b.ne	413ffc <error@@Base+0x207c>  // b.any
  41405c:	cmn	x24, #0x1
  414060:	cset	w8, ne  // ne = any
  414064:	cmp	x20, x24
  414068:	cset	w9, ge  // ge = tcont
  41406c:	cbz	w22, 41427c <error@@Base+0x22fc>
  414070:	and	w8, w8, w9
  414074:	cbnz	w8, 41427c <error@@Base+0x22fc>
  414078:	ldr	w8, [sp, #28]
  41407c:	cmp	w22, #0x0
  414080:	cset	w21, gt
  414084:	tbnz	w8, #0, 4140a8 <error@@Base+0x2128>
  414088:	sub	x1, x29, #0x8
  41408c:	sub	x2, x29, #0xc
  414090:	mov	x0, x20
  414094:	bl	40e2cc <clear@@Base+0xb1ac>
  414098:	mov	x26, x0
  41409c:	mov	x8, #0xffffffffffffffff    	// #-1
  4140a0:	mov	x19, x0
  4140a4:	b	4140c4 <error@@Base+0x2144>
  4140a8:	sub	x1, x29, #0x8
  4140ac:	sub	x2, x29, #0xc
  4140b0:	mov	x0, x20
  4140b4:	bl	40e110 <clear@@Base+0xaff0>
  4140b8:	mov	x26, x0
  4140bc:	mov	w8, #0x1                   	// #1
  4140c0:	mov	x19, x20
  4140c4:	add	x8, x25, x8
  4140c8:	cmp	x25, #0x0
  4140cc:	csel	x25, xzr, x8, eq  // eq = none
  4140d0:	cmn	x26, #0x1
  4140d4:	b.eq	41427c <error@@Base+0x22fc>  // b.none
  4140d8:	ldr	w8, [x28, #508]
  4140dc:	sub	w22, w22, w21
  4140e0:	cbz	w8, 414040 <error@@Base+0x20c0>
  4140e4:	subs	w8, w26, w20
  4140e8:	cneg	w8, w8, mi  // mi = first
  4140ec:	cmp	w8, #0x801
  4140f0:	b.lt	414040 <error@@Base+0x20c0>  // b.tstop
  4140f4:	mov	x0, x25
  4140f8:	mov	x1, x26
  4140fc:	bl	40ed14 <clear@@Base+0xbbf4>
  414100:	b	414040 <error@@Base+0x20c0>
  414104:	bl	414688 <error@@Base+0x2708>
  414108:	ldur	w8, [x29, #-12]
  41410c:	mov	w21, w0
  414110:	mov	w1, w21
  414114:	mov	w0, w8
  414118:	bl	408f10 <clear@@Base+0x5df0>
  41411c:	mov	w28, w0
  414120:	mov	w0, #0x1                   	// #1
  414124:	mov	w1, w28
  414128:	bl	402208 <setlocale@plt+0x548>
  41412c:	mov	x20, x0
  414130:	mov	w0, w28
  414134:	bl	408f2c <clear@@Base+0x5e0c>
  414138:	ldur	x1, [x29, #-8]
  41413c:	mov	x28, x0
  414140:	sub	x3, x29, #0xc
  414144:	mov	x0, x20
  414148:	mov	x2, x28
  41414c:	mov	w4, w21
  414150:	bl	408f78 <clear@@Base+0x5e58>
  414154:	adrp	x8, 434000 <PC+0x47d0>
  414158:	ldr	x8, [x8, #224]
  41415c:	cmp	x19, x8
  414160:	b.ge	414184 <error@@Base+0x2204>  // b.tcont
  414164:	adrp	x8, 434000 <PC+0x47d0>
  414168:	ldr	x8, [x8, #232]
  41416c:	cmp	x19, x8
  414170:	b.lt	414184 <error@@Base+0x2204>  // b.tstop
  414174:	ldr	w9, [sp, #28]
  414178:	tbnz	w9, #4, 414184 <error@@Base+0x2204>
  41417c:	cmn	x8, #0x1
  414180:	b.ne	4141ec <error@@Base+0x226c>  // b.any
  414184:	adrp	x0, 434000 <PC+0x47d0>
  414188:	add	x0, x0, #0xa0
  41418c:	bl	413628 <error@@Base+0x16a8>
  414190:	cbz	w0, 4141ec <error@@Base+0x226c>
  414194:	adrp	x8, 434000 <PC+0x47d0>
  414198:	add	x8, x8, #0xa0
  41419c:	ldp	x0, x1, [x8]
  4141a0:	ldur	w3, [x29, #-12]
  4141a4:	ldr	w7, [x8, #16]
  4141a8:	sub	x4, x29, #0x18
  4141ac:	sub	x5, x29, #0x20
  4141b0:	mov	x2, x20
  4141b4:	mov	w6, wzr
  4141b8:	bl	41247c <error@@Base+0x4fc>
  4141bc:	cbz	w0, 4141ec <error@@Base+0x226c>
  4141c0:	adrp	x0, 434000 <PC+0x47d0>
  4141c4:	add	x1, sp, #0x20
  4141c8:	add	x0, x0, #0xf0
  4141cc:	stp	x19, x26, [sp, #32]
  4141d0:	bl	4146e8 <error@@Base+0x2768>
  4141d4:	mov	x0, x20
  4141d8:	bl	401b20 <free@plt>
  4141dc:	mov	x0, x28
  4141e0:	bl	401b20 <free@plt>
  4141e4:	adrp	x28, 434000 <PC+0x47d0>
  4141e8:	b	41404c <error@@Base+0x20cc>
  4141ec:	mov	x0, x23
  4141f0:	mov	x21, x23
  4141f4:	bl	413628 <error@@Base+0x16a8>
  4141f8:	cbz	w0, 414254 <error@@Base+0x22d4>
  4141fc:	ldp	x0, x1, [x21]
  414200:	ldr	w21, [sp, #28]
  414204:	ldur	w3, [x29, #-12]
  414208:	sub	x4, x29, #0x18
  41420c:	sub	x5, x29, #0x20
  414210:	mov	x2, x20
  414214:	mov	w6, wzr
  414218:	mov	w7, w21
  41421c:	bl	41247c <error@@Base+0x4fc>
  414220:	cbz	w0, 414254 <error@@Base+0x22d4>
  414224:	tbz	w21, #4, 414244 <error@@Base+0x22c4>
  414228:	ldur	w2, [x29, #-12]
  41422c:	ldp	x5, x4, [x29, #-32]
  414230:	mov	x0, x19
  414234:	mov	x1, x20
  414238:	mov	x3, x28
  41423c:	bl	414950 <error@@Base+0x29d0>
  414240:	b	414254 <error@@Base+0x22d4>
  414244:	ldr	w8, [sp, #24]
  414248:	subs	w8, w8, #0x1
  41424c:	str	w8, [sp, #24]
  414250:	b.le	414298 <error@@Base+0x2318>
  414254:	mov	x0, x20
  414258:	bl	401b20 <free@plt>
  41425c:	mov	x0, x28
  414260:	bl	401b20 <free@plt>
  414264:	ldrb	w8, [x27, #696]
  414268:	mov	w0, #0xffffffff            	// #-1
  41426c:	adrp	x28, 434000 <PC+0x47d0>
  414270:	tst	w8, #0x3
  414274:	b.eq	414038 <error@@Base+0x20b8>  // b.none
  414278:	b	414000 <error@@Base+0x2080>
  41427c:	ldr	x8, [sp, #16]
  414280:	cbz	x8, 414290 <error@@Base+0x2310>
  414284:	ldr	w0, [sp, #24]
  414288:	str	x20, [x8]
  41428c:	b	414000 <error@@Base+0x2080>
  414290:	ldr	w0, [sp, #24]
  414294:	b	414000 <error@@Base+0x2080>
  414298:	adrp	x8, 434000 <PC+0x47d0>
  41429c:	ldr	w8, [x8, #636]
  4142a0:	cmp	w8, #0x1
  4142a4:	b.ne	4142c4 <error@@Base+0x2344>  // b.any
  4142a8:	bl	413664 <error@@Base+0x16e4>
  4142ac:	ldur	w2, [x29, #-12]
  4142b0:	ldp	x5, x4, [x29, #-32]
  4142b4:	mov	x0, x19
  4142b8:	mov	x1, x20
  4142bc:	mov	x3, x28
  4142c0:	bl	414950 <error@@Base+0x29d0>
  4142c4:	mov	x0, x20
  4142c8:	bl	401b20 <free@plt>
  4142cc:	mov	x0, x28
  4142d0:	bl	401b20 <free@plt>
  4142d4:	ldr	x8, [sp, #8]
  4142d8:	cbz	x8, 4142e8 <error@@Base+0x2368>
  4142dc:	mov	w0, wzr
  4142e0:	str	x19, [x8]
  4142e4:	b	414000 <error@@Base+0x2080>
  4142e8:	mov	w0, wzr
  4142ec:	b	414000 <error@@Base+0x2080>
  4142f0:	stp	x29, x30, [sp, #-96]!
  4142f4:	stp	x26, x25, [sp, #32]
  4142f8:	stp	x24, x23, [sp, #48]
  4142fc:	adrp	x24, 434000 <PC+0x47d0>
  414300:	adrp	x25, 434000 <PC+0x47d0>
  414304:	stp	x20, x19, [sp, #80]
  414308:	ldr	x26, [x24, #232]
  41430c:	ldr	x19, [x25, #224]
  414310:	stp	x22, x21, [sp, #64]
  414314:	mov	x21, x0
  414318:	adrp	x0, 434000 <PC+0x47d0>
  41431c:	add	x0, x0, #0x88
  414320:	str	x27, [sp, #16]
  414324:	mov	x29, sp
  414328:	mov	w20, w2
  41432c:	mov	x23, x1
  414330:	bl	413628 <error@@Base+0x16a8>
  414334:	cbnz	w0, 414340 <error@@Base+0x23c0>
  414338:	bl	414594 <error@@Base+0x2614>
  41433c:	cbz	w0, 414514 <error@@Base+0x2594>
  414340:	add	x0, x21, #0x1
  414344:	mov	x1, xzr
  414348:	mov	x2, xzr
  41434c:	bl	40e2cc <clear@@Base+0xb1ac>
  414350:	mov	x21, x0
  414354:	tbnz	w20, #31, 414388 <error@@Base+0x2408>
  414358:	mov	x22, x21
  41435c:	cbz	w20, 41438c <error@@Base+0x240c>
  414360:	mov	w27, w20
  414364:	mov	x22, x21
  414368:	mov	x0, x22
  41436c:	mov	x1, xzr
  414370:	mov	x2, xzr
  414374:	bl	40e110 <clear@@Base+0xaff0>
  414378:	subs	w27, w27, #0x1
  41437c:	mov	x22, x0
  414380:	b.ne	414368 <error@@Base+0x23e8>  // b.any
  414384:	b	41438c <error@@Base+0x240c>
  414388:	mov	x22, #0xffffffffffffffff    	// #-1
  41438c:	ldr	x9, [x24, #232]
  414390:	cmn	x9, #0x1
  414394:	b.eq	4143b4 <error@@Base+0x2434>  // b.none
  414398:	cmn	x23, #0x1
  41439c:	b.eq	4143a8 <error@@Base+0x2428>  // b.none
  4143a0:	cmp	x9, x23
  4143a4:	b.gt	4143b4 <error@@Base+0x2434>
  4143a8:	ldr	x0, [x25, #224]
  4143ac:	cmp	x21, x0
  4143b0:	b.le	414530 <error@@Base+0x25b0>
  4143b4:	bl	413664 <error@@Base+0x16e4>
  4143b8:	bl	413714 <error@@Base+0x1794>
  4143bc:	adrp	x8, 430000 <PC+0x7d0>
  4143c0:	ldrsw	x8, [x8, #2104]
  4143c4:	cmn	x23, #0x1
  4143c8:	add	x8, x8, x8, lsl #1
  4143cc:	add	x8, x8, x23
  4143d0:	csinv	x8, x8, xzr, ne  // ne = any
  4143d4:	mov	x0, x21
  4143d8:	cmn	x8, #0x1
  4143dc:	mov	x9, #0xffffffffffffffff    	// #-1
  4143e0:	ccmp	x22, x9, #0x4, ne  // ne = any
  4143e4:	ccmp	x8, x22, #0x4, ne  // ne = any
  4143e8:	csel	x1, x22, x8, gt
  4143ec:	cmn	x1, #0x1
  4143f0:	b.eq	414404 <error@@Base+0x2484>  // b.none
  4143f4:	cmp	x1, x0
  4143f8:	b.gt	414404 <error@@Base+0x2484>
  4143fc:	mov	x22, x21
  414400:	b	41450c <error@@Base+0x258c>
  414404:	adrp	x8, 434000 <PC+0x47d0>
  414408:	ldr	w8, [x8, #152]
  41440c:	mov	w9, #0x11                  	// #17
  414410:	and	w8, w8, #0x1000
  414414:	orr	w23, w8, w9
  414418:	mov	x22, x21
  41441c:	add	x6, x29, #0x18
  414420:	mov	w2, w23
  414424:	mov	w3, wzr
  414428:	mov	w4, w20
  41442c:	mov	x5, xzr
  414430:	bl	413fac <error@@Base+0x202c>
  414434:	tbnz	w0, #31, 414504 <error@@Base+0x2584>
  414438:	ldr	x10, [x25, #224]
  41443c:	ldr	x8, [x29, #24]
  414440:	cmn	x10, #0x1
  414444:	cset	w9, eq  // eq = none
  414448:	cmp	x8, x10
  41444c:	cset	w11, gt
  414450:	orr	w11, w9, w11
  414454:	cmp	w11, #0x0
  414458:	csel	x19, x8, x19, ne  // ne = any
  41445c:	cmp	x19, x10
  414460:	cset	w10, gt
  414464:	cmp	x8, x19
  414468:	b.lt	4144a8 <error@@Base+0x2528>  // b.tstop
  41446c:	orr	w9, w9, w10
  414470:	cbz	w9, 4144a8 <error@@Base+0x2528>
  414474:	sub	x0, x8, #0x1
  414478:	bl	413858 <error@@Base+0x18d8>
  41447c:	cbz	w0, 4144a8 <error@@Base+0x2528>
  414480:	mov	x0, x19
  414484:	mov	x1, xzr
  414488:	mov	x2, xzr
  41448c:	bl	40e110 <clear@@Base+0xaff0>
  414490:	mov	x1, x0
  414494:	cmn	x0, #0x1
  414498:	mov	w20, #0x1                   	// #1
  41449c:	mov	x0, x19
  4144a0:	b.ne	41441c <error@@Base+0x249c>  // b.any
  4144a4:	b	414508 <error@@Base+0x2588>
  4144a8:	ldr	x9, [x24, #232]
  4144ac:	mov	w20, #0x1                   	// #1
  4144b0:	cmn	x9, #0x1
  4144b4:	cset	w8, eq  // eq = none
  4144b8:	cmp	x22, x9
  4144bc:	cset	w9, lt  // lt = tstop
  4144c0:	cmp	x22, #0x1
  4144c4:	b.lt	414508 <error@@Base+0x2588>  // b.tstop
  4144c8:	orr	w8, w8, w9
  4144cc:	cbz	w8, 414508 <error@@Base+0x2588>
  4144d0:	mov	x0, x22
  4144d4:	bl	413858 <error@@Base+0x18d8>
  4144d8:	cbz	w0, 414588 <error@@Base+0x2608>
  4144dc:	mov	x0, x22
  4144e0:	mov	x1, xzr
  4144e4:	mov	x2, xzr
  4144e8:	bl	40e2cc <clear@@Base+0xb1ac>
  4144ec:	mov	x21, x0
  4144f0:	cmn	x0, #0x1
  4144f4:	mov	w20, #0x1                   	// #1
  4144f8:	mov	x1, x22
  4144fc:	b.ne	414418 <error@@Base+0x2498>  // b.any
  414500:	b	414508 <error@@Base+0x2588>
  414504:	mov	w20, wzr
  414508:	cbz	w20, 414514 <error@@Base+0x2594>
  41450c:	str	x22, [x24, #232]
  414510:	str	x19, [x25, #224]
  414514:	ldp	x20, x19, [sp, #80]
  414518:	ldp	x22, x21, [sp, #64]
  41451c:	ldp	x24, x23, [sp, #48]
  414520:	ldp	x26, x25, [sp, #32]
  414524:	ldr	x27, [sp, #16]
  414528:	ldp	x29, x30, [sp], #96
  41452c:	ret
  414530:	cmn	x23, #0x1
  414534:	b.eq	414574 <error@@Base+0x25f4>  // b.none
  414538:	cmp	x0, x23
  41453c:	mov	x8, x9
  414540:	b.ge	414554 <error@@Base+0x25d4>  // b.tcont
  414544:	adrp	x8, 430000 <PC+0x7d0>
  414548:	ldrsw	x8, [x8, #2104]
  41454c:	add	x8, x8, x8, lsl #1
  414550:	add	x8, x8, x23
  414554:	cmp	x21, x9
  414558:	b.ge	414580 <error@@Base+0x2600>  // b.tcont
  41455c:	adrp	x9, 430000 <PC+0x7d0>
  414560:	ldrsw	x9, [x9, #2104]
  414564:	add	x9, x9, x9, lsl #1
  414568:	subs	x9, x21, x9
  41456c:	csel	x21, xzr, x9, lt  // lt = tstop
  414570:	b	4143d4 <error@@Base+0x2454>
  414574:	mov	x8, #0xffffffffffffffff    	// #-1
  414578:	cmp	x21, x9
  41457c:	b.lt	41455c <error@@Base+0x25dc>  // b.tstop
  414580:	mov	x21, x26
  414584:	b	4143d8 <error@@Base+0x2458>
  414588:	mov	w20, #0x1                   	// #1
  41458c:	cbnz	w20, 41450c <error@@Base+0x258c>
  414590:	b	414514 <error@@Base+0x2594>
  414594:	stp	x29, x30, [sp, #-16]!
  414598:	mov	x29, sp
  41459c:	bl	4045a0 <clear@@Base+0x1480>
  4145a0:	tbnz	w0, #3, 4145b8 <error@@Base+0x2638>
  4145a4:	adrp	x0, 434000 <PC+0x47d0>
  4145a8:	add	x0, x0, #0xa0
  4145ac:	bl	413628 <error@@Base+0x16a8>
  4145b0:	ldp	x29, x30, [sp], #16
  4145b4:	ret
  4145b8:	mov	w0, wzr
  4145bc:	ldp	x29, x30, [sp], #16
  4145c0:	ret
  4145c4:	stp	x29, x30, [sp, #-32]!
  4145c8:	stp	x20, x19, [sp, #16]
  4145cc:	mov	x29, sp
  4145d0:	mov	w19, w1
  4145d4:	mov	x20, x0
  4145d8:	bl	413714 <error@@Base+0x1794>
  4145dc:	cbz	x20, 414600 <error@@Base+0x2680>
  4145e0:	ldrb	w8, [x20]
  4145e4:	cbz	w8, 414600 <error@@Base+0x2680>
  4145e8:	adrp	x0, 434000 <PC+0x47d0>
  4145ec:	add	x0, x0, #0xa0
  4145f0:	mov	x1, x20
  4145f4:	mov	w2, w19
  4145f8:	bl	413dcc <error@@Base+0x1e4c>
  4145fc:	b	41460c <error@@Base+0x268c>
  414600:	adrp	x0, 434000 <PC+0x47d0>
  414604:	add	x0, x0, #0xa0
  414608:	bl	413680 <error@@Base+0x1700>
  41460c:	ldp	x20, x19, [sp, #16]
  414610:	adrp	x8, 434000 <PC+0x47d0>
  414614:	mov	w9, #0x1                   	// #1
  414618:	str	w9, [x8, #468]
  41461c:	ldp	x29, x30, [sp], #32
  414620:	ret
  414624:	sub	sp, sp, #0x30
  414628:	stp	x29, x30, [sp, #16]
  41462c:	stp	x20, x19, [sp, #32]
  414630:	add	x29, sp, #0x10
  414634:	mov	x19, x0
  414638:	str	x0, [sp, #8]
  41463c:	bl	401830 <strlen@plt>
  414640:	add	x19, x19, x0
  414644:	mov	w20, #0x1                   	// #1
  414648:	ldr	x8, [sp, #8]
  41464c:	cmp	x8, x19
  414650:	b.cs	414670 <error@@Base+0x26f0>  // b.hs, b.nlast
  414654:	add	x0, sp, #0x8
  414658:	mov	w1, #0x1                   	// #1
  41465c:	mov	x2, x19
  414660:	bl	404f40 <clear@@Base+0x1e20>
  414664:	bl	401b90 <iswupper@plt>
  414668:	cbz	w0, 414648 <error@@Base+0x26c8>
  41466c:	b	414674 <error@@Base+0x26f4>
  414670:	mov	w20, wzr
  414674:	mov	w0, w20
  414678:	ldp	x20, x19, [sp, #32]
  41467c:	ldp	x29, x30, [sp, #16]
  414680:	add	sp, sp, #0x30
  414684:	ret
  414688:	adrp	x8, 434000 <PC+0x47d0>
  41468c:	ldr	w9, [x8, #276]
  414690:	adrp	x8, 434000 <PC+0x47d0>
  414694:	ldr	w8, [x8, #596]
  414698:	cbnz	w9, 4146b0 <error@@Base+0x2730>
  41469c:	cbz	w8, 4146b0 <error@@Base+0x2730>
  4146a0:	cmp	w8, #0x2
  4146a4:	cset	w8, ne  // ne = any
  4146a8:	lsl	w8, w8, #2
  4146ac:	b	4146d0 <error@@Base+0x2750>
  4146b0:	cmp	w9, #0x0
  4146b4:	cset	w9, ne  // ne = any
  4146b8:	cmp	w8, #0x0
  4146bc:	orr	w10, w9, #0x2
  4146c0:	csel	w9, w10, w9, eq  // eq = none
  4146c4:	orr	w10, w9, #0x4
  4146c8:	cmp	w8, #0x2
  4146cc:	csel	w8, w9, w10, eq  // eq = none
  4146d0:	adrp	x9, 434000 <PC+0x47d0>
  4146d4:	ldr	w9, [x9, #600]
  4146d8:	orr	w10, w8, #0x8
  4146dc:	cmp	w9, #0x2
  4146e0:	csel	w0, w10, w8, eq  // eq = none
  4146e4:	ret
  4146e8:	stp	x29, x30, [sp, #-48]!
  4146ec:	stp	x22, x21, [sp, #16]
  4146f0:	stp	x20, x19, [sp, #32]
  4146f4:	ldp	x8, x9, [x1]
  4146f8:	mov	x29, sp
  4146fc:	cmp	x8, x9
  414700:	b.ge	414940 <error@@Base+0x29c0>  // b.tcont
  414704:	ldr	x8, [x0, #16]
  414708:	mov	x21, x1
  41470c:	mov	x19, x0
  414710:	cbnz	x8, 414734 <error@@Base+0x27b4>
  414714:	mov	x0, x19
  414718:	bl	414a14 <error@@Base+0x2a94>
  41471c:	ldr	q0, [x21]
  414720:	str	q0, [x0, #48]
  414724:	stp	x0, x0, [x19, #16]
  414728:	b	414940 <error@@Base+0x29c0>
  41472c:	ldr	x8, [x20, #8]
  414730:	cbz	x8, 414780 <error@@Base+0x2800>
  414734:	mov	x20, x8
  414738:	ldr	x9, [x21]
  41473c:	ldr	x8, [x8, #48]
  414740:	cmp	x9, x8
  414744:	b.ge	41475c <error@@Base+0x27dc>  // b.tcont
  414748:	ldr	x9, [x21, #8]
  41474c:	cmp	x9, x8
  414750:	b.le	41472c <error@@Base+0x27ac>
  414754:	str	x8, [x21, #8]
  414758:	b	41472c <error@@Base+0x27ac>
  41475c:	ldr	x8, [x20, #56]
  414760:	cmp	x9, x8
  414764:	b.ge	414778 <error@@Base+0x27f8>  // b.tcont
  414768:	ldr	x9, [x21, #8]
  41476c:	str	x8, [x21]
  414770:	cmp	x8, x9
  414774:	b.ge	414940 <error@@Base+0x29c0>  // b.tcont
  414778:	ldr	x8, [x20, #16]
  41477c:	cbnz	x8, 414734 <error@@Base+0x27b4>
  414780:	ldr	x8, [x21]
  414784:	ldr	x10, [x20, #48]
  414788:	cmp	x8, x10
  41478c:	b.ge	4147a4 <error@@Base+0x2824>  // b.tcont
  414790:	ldr	x9, [x21, #8]
  414794:	cmp	x9, x10
  414798:	b.ne	4147bc <error@@Base+0x283c>  // b.any
  41479c:	str	x8, [x20, #48]
  4147a0:	b	414940 <error@@Base+0x29c0>
  4147a4:	ldr	x9, [x20, #56]
  4147a8:	cmp	x9, x8
  4147ac:	b.ne	4147d8 <error@@Base+0x2858>  // b.any
  4147b0:	ldr	x8, [x21, #8]
  4147b4:	str	x8, [x20, #56]
  4147b8:	b	414940 <error@@Base+0x29c0>
  4147bc:	ldr	x10, [x20, #24]
  4147c0:	cbz	x10, 4147f8 <error@@Base+0x2878>
  4147c4:	ldr	x11, [x10, #56]
  4147c8:	cmp	x11, x8
  4147cc:	b.ne	4147f8 <error@@Base+0x2878>  // b.any
  4147d0:	str	x9, [x10, #56]
  4147d4:	b	414940 <error@@Base+0x29c0>
  4147d8:	ldr	x9, [x20, #32]
  4147dc:	cbz	x9, 414828 <error@@Base+0x28a8>
  4147e0:	ldr	x10, [x21, #8]
  4147e4:	ldr	x11, [x9, #48]
  4147e8:	cmp	x10, x11
  4147ec:	b.ne	414828 <error@@Base+0x28a8>  // b.any
  4147f0:	str	x8, [x9, #48]
  4147f4:	b	414940 <error@@Base+0x29c0>
  4147f8:	mov	x0, x19
  4147fc:	bl	414a14 <error@@Base+0x2a94>
  414800:	str	x0, [x20, #8]
  414804:	str	x20, [x0, #32]
  414808:	ldr	x8, [x20, #24]
  41480c:	mov	x22, x0
  414810:	cbz	x8, 414820 <error@@Base+0x28a0>
  414814:	str	x8, [x22, #24]
  414818:	ldr	x8, [x20, #24]
  41481c:	str	x22, [x8, #32]
  414820:	str	x22, [x20, #24]
  414824:	b	414854 <error@@Base+0x28d4>
  414828:	mov	x0, x19
  41482c:	bl	414a14 <error@@Base+0x2a94>
  414830:	str	x0, [x20, #16]
  414834:	str	x20, [x0, #24]
  414838:	ldr	x8, [x20, #32]
  41483c:	mov	x22, x0
  414840:	cbz	x8, 414850 <error@@Base+0x28d0>
  414844:	str	x8, [x22, #32]
  414848:	ldr	x8, [x20, #32]
  41484c:	str	x22, [x8, #24]
  414850:	str	x22, [x20, #32]
  414854:	mov	w9, #0x1                   	// #1
  414858:	str	x20, [x22]
  41485c:	str	w9, [x22, #40]
  414860:	ldr	q0, [x21]
  414864:	str	q0, [x22, #48]
  414868:	cbz	x20, 4148b4 <error@@Base+0x2934>
  41486c:	ldr	w8, [x20, #40]
  414870:	cbz	w8, 414940 <error@@Base+0x29c0>
  414874:	ldr	x8, [x20]
  414878:	ldr	x10, [x8, #8]
  41487c:	cmp	x20, x10
  414880:	mov	x11, x10
  414884:	b.ne	41488c <error@@Base+0x290c>  // b.any
  414888:	ldr	x11, [x8, #16]
  41488c:	cbz	x11, 4148c0 <error@@Base+0x2940>
  414890:	ldr	w12, [x11, #40]
  414894:	cbz	w12, 4148c0 <error@@Base+0x2940>
  414898:	str	wzr, [x20, #40]
  41489c:	str	wzr, [x11, #40]
  4148a0:	ldr	x20, [x8]
  4148a4:	mov	x22, x8
  4148a8:	str	w9, [x8, #40]
  4148ac:	cbnz	x20, 41486c <error@@Base+0x28ec>
  4148b0:	b	4148b8 <error@@Base+0x2938>
  4148b4:	mov	x8, x22
  4148b8:	str	wzr, [x8, #40]
  4148bc:	b	414940 <error@@Base+0x29c0>
  4148c0:	ldr	x9, [x20, #16]
  4148c4:	cmp	x22, x9
  4148c8:	b.ne	4148e8 <error@@Base+0x2968>  // b.any
  4148cc:	cmp	x20, x10
  4148d0:	b.ne	4148e8 <error@@Base+0x2968>  // b.any
  4148d4:	mov	x0, x19
  4148d8:	mov	x1, x20
  4148dc:	bl	414a40 <error@@Base+0x2ac0>
  4148e0:	ldr	x22, [x22, #8]
  4148e4:	b	414910 <error@@Base+0x2990>
  4148e8:	ldr	x9, [x20, #8]
  4148ec:	cmp	x22, x9
  4148f0:	b.ne	414910 <error@@Base+0x2990>  // b.any
  4148f4:	ldr	x8, [x8, #16]
  4148f8:	cmp	x20, x8
  4148fc:	b.ne	414910 <error@@Base+0x2990>  // b.any
  414900:	mov	x0, x19
  414904:	mov	x1, x20
  414908:	bl	414a8c <error@@Base+0x2b0c>
  41490c:	ldr	x22, [x22, #16]
  414910:	ldr	x8, [x22]
  414914:	mov	w9, #0x1                   	// #1
  414918:	mov	x0, x19
  41491c:	ldr	x1, [x8]
  414920:	str	wzr, [x8, #40]
  414924:	str	w9, [x1, #40]
  414928:	ldr	x8, [x8, #8]
  41492c:	cmp	x22, x8
  414930:	b.eq	41493c <error@@Base+0x29bc>  // b.none
  414934:	bl	414a40 <error@@Base+0x2ac0>
  414938:	b	414940 <error@@Base+0x29c0>
  41493c:	bl	414a8c <error@@Base+0x2b0c>
  414940:	ldp	x20, x19, [sp, #32]
  414944:	ldp	x22, x21, [sp, #16]
  414948:	ldp	x29, x30, [sp], #48
  41494c:	ret
  414950:	sub	sp, sp, #0x60
  414954:	stp	x24, x23, [sp, #48]
  414958:	adrp	x24, 434000 <PC+0x47d0>
  41495c:	stp	x29, x30, [sp, #16]
  414960:	str	x25, [sp, #32]
  414964:	stp	x22, x21, [sp, #64]
  414968:	stp	x20, x19, [sp, #80]
  41496c:	add	x29, sp, #0x10
  414970:	mov	x19, x3
  414974:	mov	x20, x1
  414978:	mov	x21, x0
  41497c:	add	x23, x1, w2, sxtw
  414980:	add	x24, x24, #0x88
  414984:	mov	x25, x1
  414988:	str	x4, [x29, #24]
  41498c:	str	x5, [sp, #8]
  414990:	b	4149c0 <error@@Base+0x2a40>
  414994:	add	x22, x25, #0x1
  414998:	ldp	x0, x1, [x24]
  41499c:	ldr	w7, [x24, #16]
  4149a0:	sub	w3, w23, w22
  4149a4:	add	x4, x29, #0x18
  4149a8:	add	x5, sp, #0x8
  4149ac:	mov	w6, #0x1                   	// #1
  4149b0:	mov	x2, x22
  4149b4:	bl	41247c <error@@Base+0x4fc>
  4149b8:	mov	x25, x22
  4149bc:	cbz	w0, 4149f8 <error@@Base+0x2a78>
  4149c0:	ldr	x8, [x29, #24]
  4149c4:	cbz	x8, 4149f8 <error@@Base+0x2a78>
  4149c8:	ldr	x9, [sp, #8]
  4149cc:	cbz	x9, 4149f8 <error@@Base+0x2a78>
  4149d0:	sub	w1, w8, w20
  4149d4:	sub	w2, w9, w20
  4149d8:	mov	x0, x21
  4149dc:	mov	x3, x19
  4149e0:	bl	414b58 <error@@Base+0x2bd8>
  4149e4:	ldr	x22, [sp, #8]
  4149e8:	cmp	x22, x25
  4149ec:	b.hi	414998 <error@@Base+0x2a18>  // b.pmore
  4149f0:	cmp	x25, x23
  4149f4:	b.ne	414994 <error@@Base+0x2a14>  // b.any
  4149f8:	ldp	x20, x19, [sp, #80]
  4149fc:	ldp	x22, x21, [sp, #64]
  414a00:	ldp	x24, x23, [sp, #48]
  414a04:	ldr	x25, [sp, #32]
  414a08:	ldp	x29, x30, [sp, #16]
  414a0c:	add	sp, sp, #0x60
  414a10:	ret
  414a14:	stp	x29, x30, [sp, #-16]!
  414a18:	mov	x29, sp
  414a1c:	bl	414ad4 <error@@Base+0x2b54>
  414a20:	ldrsw	x8, [x0, #4]
  414a24:	ldr	x9, [x0, #16]
  414a28:	add	w10, w8, #0x1
  414a2c:	add	x8, x9, x8, lsl #6
  414a30:	str	w10, [x0, #4]
  414a34:	mov	x0, x8
  414a38:	ldp	x29, x30, [sp], #16
  414a3c:	ret
  414a40:	ldr	x9, [x1, #16]
  414a44:	ldr	x10, [x1]
  414a48:	ldr	x8, [x9, #8]
  414a4c:	cbz	x10, 414a68 <error@@Base+0x2ae8>
  414a50:	mov	x11, x10
  414a54:	ldr	x12, [x11, #8]!
  414a58:	add	x13, x11, #0x8
  414a5c:	cmp	x12, x1
  414a60:	csel	x11, x11, x13, eq  // eq = none
  414a64:	b	414a6c <error@@Base+0x2aec>
  414a68:	add	x11, x0, #0x10
  414a6c:	str	x9, [x11]
  414a70:	str	x1, [x9, #8]
  414a74:	str	x8, [x1, #16]
  414a78:	str	x10, [x9]
  414a7c:	str	x9, [x1]
  414a80:	cbz	x8, 414a88 <error@@Base+0x2b08>
  414a84:	str	x1, [x8]
  414a88:	ret
  414a8c:	ldp	x10, x9, [x1]
  414a90:	ldr	x8, [x9, #16]
  414a94:	cbz	x10, 414ab0 <error@@Base+0x2b30>
  414a98:	mov	x11, x10
  414a9c:	ldr	x12, [x11, #16]!
  414aa0:	sub	x13, x11, #0x8
  414aa4:	cmp	x12, x1
  414aa8:	csel	x11, x11, x13, eq  // eq = none
  414aac:	b	414ab4 <error@@Base+0x2b34>
  414ab0:	add	x11, x0, #0x10
  414ab4:	str	x9, [x11]
  414ab8:	str	x1, [x9, #16]
  414abc:	str	x8, [x1, #8]
  414ac0:	str	x10, [x9]
  414ac4:	str	x9, [x1]
  414ac8:	cbz	x8, 414ad0 <error@@Base+0x2b50>
  414acc:	str	x1, [x8]
  414ad0:	ret
  414ad4:	stp	x29, x30, [sp, #-48]!
  414ad8:	stp	x20, x19, [sp, #32]
  414adc:	ldr	x20, [x0, #8]
  414ae0:	mov	x19, x0
  414ae4:	str	x21, [sp, #16]
  414ae8:	mov	x29, sp
  414aec:	cbz	x20, 414b04 <error@@Base+0x2b84>
  414af0:	ldp	w8, w9, [x20]
  414af4:	cmp	w9, w8
  414af8:	b.lt	414b44 <error@@Base+0x2bc4>  // b.tstop
  414afc:	lsl	w21, w8, #1
  414b00:	b	414b08 <error@@Base+0x2b88>
  414b04:	mov	w21, #0x1                   	// #1
  414b08:	mov	w0, #0x1                   	// #1
  414b0c:	mov	w1, #0x18                  	// #24
  414b10:	bl	402208 <setlocale@plt+0x548>
  414b14:	mov	x20, x0
  414b18:	mov	w1, #0x40                  	// #64
  414b1c:	mov	w0, w21
  414b20:	bl	402208 <setlocale@plt+0x548>
  414b24:	stp	w21, wzr, [x20]
  414b28:	stp	xzr, x0, [x20, #8]
  414b2c:	ldr	x8, [x19, #8]
  414b30:	add	x9, x8, #0x8
  414b34:	cmp	x8, #0x0
  414b38:	csel	x8, x19, x9, eq  // eq = none
  414b3c:	str	x20, [x8]
  414b40:	str	x20, [x19, #8]
  414b44:	mov	x0, x20
  414b48:	ldp	x20, x19, [sp, #32]
  414b4c:	ldr	x21, [sp, #16]
  414b50:	ldp	x29, x30, [sp], #48
  414b54:	ret
  414b58:	sub	sp, sp, #0x60
  414b5c:	stp	x29, x30, [sp, #16]
  414b60:	stp	x24, x23, [sp, #48]
  414b64:	stp	x22, x21, [sp, #64]
  414b68:	stp	x20, x19, [sp, #80]
  414b6c:	ldrsw	x8, [x3, w1, sxtw #2]
  414b70:	cmp	w1, w2
  414b74:	str	x25, [sp, #32]
  414b78:	add	x29, sp, #0x10
  414b7c:	add	x8, x8, x0
  414b80:	str	x8, [sp]
  414b84:	b.ge	414c08 <error@@Base+0x2c88>  // b.tcont
  414b88:	sxtw	x23, w2
  414b8c:	add	x8, x3, w1, sxtw #2
  414b90:	adrp	x20, 434000 <PC+0x47d0>
  414b94:	mov	x19, x0
  414b98:	add	x21, x0, #0x1
  414b9c:	sxtw	x22, w1
  414ba0:	add	x24, x8, #0x4
  414ba4:	sub	x25, x23, #0x1
  414ba8:	add	x20, x20, #0xc0
  414bac:	b	414bbc <error@@Base+0x2c3c>
  414bb0:	cmp	x23, x22
  414bb4:	add	x24, x24, #0x4
  414bb8:	b.eq	414c08 <error@@Base+0x2c88>  // b.none
  414bbc:	ldursw	x8, [x24, #-4]
  414bc0:	cmp	x25, x22
  414bc4:	add	x22, x22, #0x1
  414bc8:	b.eq	414bdc <error@@Base+0x2c5c>  // b.none
  414bcc:	ldr	w9, [x24]
  414bd0:	add	w10, w8, #0x1
  414bd4:	cmp	w9, w10
  414bd8:	b.eq	414bb0 <error@@Base+0x2c30>  // b.none
  414bdc:	add	x8, x21, x8
  414be0:	mov	x1, sp
  414be4:	mov	x0, x20
  414be8:	str	x8, [sp, #8]
  414bec:	bl	4146e8 <error@@Base+0x2768>
  414bf0:	cmp	x22, x23
  414bf4:	b.ge	414bb0 <error@@Base+0x2c30>  // b.tcont
  414bf8:	ldrsw	x8, [x24]
  414bfc:	add	x8, x8, x19
  414c00:	str	x8, [sp]
  414c04:	b	414bb0 <error@@Base+0x2c30>
  414c08:	ldp	x20, x19, [sp, #80]
  414c0c:	ldp	x22, x21, [sp, #64]
  414c10:	ldp	x24, x23, [sp, #48]
  414c14:	ldr	x25, [sp, #32]
  414c18:	ldp	x29, x30, [sp, #16]
  414c1c:	add	sp, sp, #0x60
  414c20:	ret

0000000000414c24 <winch@@Base>:
  414c24:	stp	x29, x30, [sp, #-16]!
  414c28:	adrp	x1, 414000 <error@@Base+0x2080>
  414c2c:	add	x1, x1, #0xc24
  414c30:	mov	w0, #0x1c                  	// #28
  414c34:	mov	x29, sp
  414c38:	bl	401930 <signal@plt>
  414c3c:	adrp	x8, 434000 <PC+0x47d0>
  414c40:	ldr	w9, [x8, #696]
  414c44:	adrp	x10, 434000 <PC+0x47d0>
  414c48:	ldr	w10, [x10, #648]
  414c4c:	orr	w9, w9, #0x4
  414c50:	str	w9, [x8, #696]
  414c54:	cbz	w10, 414c5c <winch@@Base+0x38>
  414c58:	bl	411a38 <clear@@Base+0xe918>
  414c5c:	ldp	x29, x30, [sp], #16
  414c60:	ret
  414c64:	stp	x29, x30, [sp, #-16]!
  414c68:	mov	x29, sp
  414c6c:	cbz	w0, 414cbc <winch@@Base+0x98>
  414c70:	adrp	x1, 414000 <error@@Base+0x2080>
  414c74:	add	x1, x1, #0xd00
  414c78:	mov	w0, #0x2                   	// #2
  414c7c:	bl	401930 <signal@plt>
  414c80:	adrp	x1, 414000 <error@@Base+0x2080>
  414c84:	add	x1, x1, #0xd44
  414c88:	mov	w0, #0x14                  	// #20
  414c8c:	bl	401930 <signal@plt>
  414c90:	adrp	x1, 414000 <error@@Base+0x2080>
  414c94:	add	x1, x1, #0xc24
  414c98:	mov	w0, #0x1c                  	// #28
  414c9c:	bl	401930 <signal@plt>
  414ca0:	mov	w0, #0x3                   	// #3
  414ca4:	mov	w1, #0x1                   	// #1
  414ca8:	bl	401930 <signal@plt>
  414cac:	adrp	x1, 414000 <error@@Base+0x2080>
  414cb0:	add	x1, x1, #0xd84
  414cb4:	mov	w0, #0xf                   	// #15
  414cb8:	b	414cf4 <winch@@Base+0xd0>
  414cbc:	mov	w0, #0x2                   	// #2
  414cc0:	mov	x1, xzr
  414cc4:	bl	401930 <signal@plt>
  414cc8:	mov	w0, #0x14                  	// #20
  414ccc:	mov	x1, xzr
  414cd0:	bl	401930 <signal@plt>
  414cd4:	mov	w0, #0x1c                  	// #28
  414cd8:	mov	w1, #0x1                   	// #1
  414cdc:	bl	401930 <signal@plt>
  414ce0:	mov	w0, #0x3                   	// #3
  414ce4:	mov	x1, xzr
  414ce8:	bl	401930 <signal@plt>
  414cec:	mov	w0, #0xf                   	// #15
  414cf0:	mov	x1, xzr
  414cf4:	bl	401930 <signal@plt>
  414cf8:	ldp	x29, x30, [sp], #16
  414cfc:	ret
  414d00:	stp	x29, x30, [sp, #-16]!
  414d04:	mov	x29, sp
  414d08:	bl	4030d8 <setlocale@plt+0x1418>
  414d0c:	adrp	x1, 414000 <error@@Base+0x2080>
  414d10:	add	x1, x1, #0xd00
  414d14:	mov	w0, #0x2                   	// #2
  414d18:	bl	401930 <signal@plt>
  414d1c:	adrp	x8, 434000 <PC+0x47d0>
  414d20:	ldr	w9, [x8, #696]
  414d24:	adrp	x10, 434000 <PC+0x47d0>
  414d28:	ldr	w10, [x10, #648]
  414d2c:	orr	w9, w9, #0x1
  414d30:	str	w9, [x8, #696]
  414d34:	cbz	w10, 414d3c <winch@@Base+0x118>
  414d38:	bl	411a38 <clear@@Base+0xe918>
  414d3c:	ldp	x29, x30, [sp], #16
  414d40:	ret
  414d44:	stp	x29, x30, [sp, #-16]!
  414d48:	adrp	x1, 414000 <error@@Base+0x2080>
  414d4c:	add	x1, x1, #0xd44
  414d50:	mov	w0, #0x14                  	// #20
  414d54:	mov	x29, sp
  414d58:	bl	401930 <signal@plt>
  414d5c:	adrp	x8, 434000 <PC+0x47d0>
  414d60:	ldr	w9, [x8, #696]
  414d64:	adrp	x10, 434000 <PC+0x47d0>
  414d68:	ldr	w10, [x10, #648]
  414d6c:	orr	w9, w9, #0x2
  414d70:	str	w9, [x8, #696]
  414d74:	cbz	w10, 414d7c <winch@@Base+0x158>
  414d78:	bl	411a38 <clear@@Base+0xe918>
  414d7c:	ldp	x29, x30, [sp], #16
  414d80:	ret
  414d84:	stp	x29, x30, [sp, #-16]!
  414d88:	mov	w0, #0xf                   	// #15
  414d8c:	mov	x29, sp
  414d90:	bl	402190 <setlocale@plt+0x4d0>
  414d94:	ldp	x29, x30, [sp], #16
  414d98:	ret
  414d9c:	stp	x29, x30, [sp, #-64]!
  414da0:	adrp	x8, 434000 <PC+0x47d0>
  414da4:	stp	x20, x19, [sp, #48]
  414da8:	ldr	w19, [x8, #696]
  414dac:	str	x23, [sp, #16]
  414db0:	stp	x22, x21, [sp, #32]
  414db4:	mov	x29, sp
  414db8:	cbz	w19, 414eb8 <winch@@Base+0x294>
  414dbc:	str	wzr, [x8, #696]
  414dc0:	tbnz	w19, #1, 414dd0 <winch@@Base+0x1ac>
  414dc4:	tbnz	w19, #2, 414e44 <winch@@Base+0x220>
  414dc8:	tbnz	w19, #0, 414ea4 <winch@@Base+0x280>
  414dcc:	b	414eb8 <winch@@Base+0x294>
  414dd0:	mov	w0, #0x16                  	// #22
  414dd4:	mov	w1, #0x1                   	// #1
  414dd8:	mov	w20, #0x1                   	// #1
  414ddc:	bl	401930 <signal@plt>
  414de0:	bl	403174 <clear@@Base+0x54>
  414de4:	bl	402f44 <setlocale@plt+0x1284>
  414de8:	bl	411c94 <clear@@Base+0xeb74>
  414dec:	mov	w0, wzr
  414df0:	bl	4022e4 <setlocale@plt+0x624>
  414df4:	mov	w0, #0x16                  	// #22
  414df8:	mov	x1, xzr
  414dfc:	bl	401930 <signal@plt>
  414e00:	mov	w0, #0x14                  	// #20
  414e04:	mov	x1, xzr
  414e08:	bl	401930 <signal@plt>
  414e0c:	bl	401970 <getpid@plt>
  414e10:	mov	w1, #0x14                  	// #20
  414e14:	bl	4018d0 <kill@plt>
  414e18:	adrp	x1, 414000 <error@@Base+0x2080>
  414e1c:	add	x1, x1, #0xd44
  414e20:	mov	w0, #0x14                  	// #20
  414e24:	bl	401930 <signal@plt>
  414e28:	mov	w0, #0x1                   	// #1
  414e2c:	bl	4022e4 <setlocale@plt+0x624>
  414e30:	bl	402e4c <setlocale@plt+0x118c>
  414e34:	adrp	x8, 434000 <PC+0x47d0>
  414e38:	orr	w19, w19, #0x4
  414e3c:	str	w20, [x8, #468]
  414e40:	tbz	w19, #2, 414dc8 <winch@@Base+0x1a4>
  414e44:	adrp	x21, 434000 <PC+0x47d0>
  414e48:	adrp	x22, 434000 <PC+0x47d0>
  414e4c:	ldr	w23, [x21, #396]
  414e50:	ldr	w20, [x22, #384]
  414e54:	bl	402740 <setlocale@plt+0xa80>
  414e58:	ldr	w9, [x21, #396]
  414e5c:	ldr	w8, [x22, #384]
  414e60:	cmp	w9, w23
  414e64:	b.ne	414e70 <winch@@Base+0x24c>  // b.any
  414e68:	cmp	w8, w20
  414e6c:	b.eq	414e94 <winch@@Base+0x270>  // b.none
  414e70:	add	w9, w8, #0x1
  414e74:	add	w10, w8, #0x2
  414e78:	cmp	w9, #0x0
  414e7c:	csinc	w8, w10, w8, lt  // lt = tstop
  414e80:	asr	w8, w8, #1
  414e84:	adrp	x9, 434000 <PC+0x47d0>
  414e88:	str	w8, [x9, #360]
  414e8c:	bl	41014c <clear@@Base+0xd02c>
  414e90:	bl	4102ec <clear@@Base+0xd1cc>
  414e94:	adrp	x8, 434000 <PC+0x47d0>
  414e98:	mov	w9, #0x1                   	// #1
  414e9c:	str	w9, [x8, #468]
  414ea0:	tbz	w19, #0, 414eb8 <winch@@Base+0x294>
  414ea4:	adrp	x8, 434000 <PC+0x47d0>
  414ea8:	ldr	w8, [x8, #608]
  414eac:	cbz	w8, 414eb8 <winch@@Base+0x294>
  414eb0:	mov	w0, #0x2                   	// #2
  414eb4:	bl	402190 <setlocale@plt+0x4d0>
  414eb8:	ldp	x20, x19, [sp, #48]
  414ebc:	ldp	x22, x21, [sp, #32]
  414ec0:	ldr	x23, [sp, #16]
  414ec4:	ldp	x29, x30, [sp], #64
  414ec8:	ret
  414ecc:	stp	x29, x30, [sp, #-32]!
  414ed0:	stp	x20, x19, [sp, #16]
  414ed4:	adrp	x20, 42f000 <winch@@Base+0x1a3dc>
  414ed8:	mov	x29, sp
  414edc:	add	x20, x20, #0x808
  414ee0:	ldr	x19, [x20]
  414ee4:	cmp	x19, x20
  414ee8:	b.eq	414f18 <winch@@Base+0x2f4>  // b.none
  414eec:	ldp	x9, x8, [x19]
  414ef0:	str	x8, [x9, #8]
  414ef4:	ldp	x8, x9, [x19]
  414ef8:	str	x8, [x9]
  414efc:	ldr	x0, [x19, #16]
  414f00:	bl	401b20 <free@plt>
  414f04:	ldr	x0, [x19, #32]
  414f08:	bl	401b20 <free@plt>
  414f0c:	mov	x0, x19
  414f10:	bl	401b20 <free@plt>
  414f14:	b	414ee0 <winch@@Base+0x2bc>
  414f18:	ldp	x20, x19, [sp, #16]
  414f1c:	adrp	x8, 434000 <PC+0x47d0>
  414f20:	adrp	x9, 434000 <PC+0x47d0>
  414f24:	adrp	x10, 434000 <PC+0x47d0>
  414f28:	str	xzr, [x8, #280]
  414f2c:	str	wzr, [x9, #288]
  414f30:	str	wzr, [x10, #292]
  414f34:	ldp	x29, x30, [sp], #32
  414f38:	ret
  414f3c:	stp	x29, x30, [sp, #-32]!
  414f40:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  414f44:	str	x19, [sp, #16]
  414f48:	ldr	x19, [x8, #2048]
  414f4c:	adrp	x1, 41b000 <winch@@Base+0x63dc>
  414f50:	add	x1, x1, #0x403
  414f54:	mov	x29, sp
  414f58:	mov	x0, x19
  414f5c:	bl	401b00 <strcmp@plt>
  414f60:	cbz	w0, 414fd0 <winch@@Base+0x3ac>
  414f64:	adrp	x1, 41b000 <winch@@Base+0x63dc>
  414f68:	add	x1, x1, #0x409
  414f6c:	mov	x0, x19
  414f70:	bl	401b00 <strcmp@plt>
  414f74:	cbz	w0, 414fd8 <winch@@Base+0x3b4>
  414f78:	adrp	x1, 41b000 <winch@@Base+0x63dc>
  414f7c:	add	x1, x1, #0x410
  414f80:	mov	x0, x19
  414f84:	bl	401b00 <strcmp@plt>
  414f88:	cbz	w0, 414fe0 <winch@@Base+0x3bc>
  414f8c:	adrp	x1, 41b000 <winch@@Base+0x63dc>
  414f90:	add	x1, x1, #0x416
  414f94:	mov	x0, x19
  414f98:	bl	401b00 <strcmp@plt>
  414f9c:	cbz	w0, 414fe8 <winch@@Base+0x3c4>
  414fa0:	adrp	x1, 415000 <winch@@Base+0x3dc>
  414fa4:	add	x1, x1, #0xd5e
  414fa8:	mov	x0, x19
  414fac:	bl	401b00 <strcmp@plt>
  414fb0:	cbz	w0, 414ff0 <winch@@Base+0x3cc>
  414fb4:	mov	x0, x19
  414fb8:	mov	w1, wzr
  414fbc:	bl	4019b0 <open@plt>
  414fc0:	tbnz	w0, #31, 414fd0 <winch@@Base+0x3ac>
  414fc4:	bl	401ac0 <close@plt>
  414fc8:	mov	w0, wzr
  414fcc:	b	414ff4 <winch@@Base+0x3d0>
  414fd0:	mov	w0, #0x2                   	// #2
  414fd4:	b	414ff4 <winch@@Base+0x3d0>
  414fd8:	mov	w0, #0x3                   	// #3
  414fdc:	b	414ff4 <winch@@Base+0x3d0>
  414fe0:	mov	w0, #0x4                   	// #4
  414fe4:	b	414ff4 <winch@@Base+0x3d0>
  414fe8:	mov	w0, #0x5                   	// #5
  414fec:	b	414ff4 <winch@@Base+0x3d0>
  414ff0:	mov	w0, #0x1                   	// #1
  414ff4:	ldr	x19, [sp, #16]
  414ff8:	ldp	x29, x30, [sp], #32
  414ffc:	ret
  415000:	stp	x29, x30, [sp, #-32]!
  415004:	str	x19, [sp, #16]
  415008:	mov	x29, sp
  41500c:	mov	x19, x0
  415010:	bl	414f3c <winch@@Base+0x318>
  415014:	cbz	w0, 415028 <winch@@Base+0x404>
  415018:	mov	w1, w0
  41501c:	mov	x0, x19
  415020:	bl	415678 <winch@@Base+0xa54>
  415024:	b	415030 <winch@@Base+0x40c>
  415028:	mov	x0, x19
  41502c:	bl	41515c <winch@@Base+0x538>
  415030:	sub	w8, w0, #0x1
  415034:	cmp	w8, #0x2
  415038:	b.hi	415050 <winch@@Base+0x42c>  // b.pmore
  41503c:	adrp	x9, 41b000 <winch@@Base+0x63dc>
  415040:	add	x9, x9, #0x480
  415044:	ldr	x0, [x9, w8, sxtw #3]
  415048:	mov	x1, xzr
  41504c:	bl	411f80 <error@@Base>
  415050:	ldr	x19, [sp, #16]
  415054:	ldp	x29, x30, [sp], #32
  415058:	ret
  41505c:	stp	x29, x30, [sp, #-16]!
  415060:	adrp	x8, 434000 <PC+0x47d0>
  415064:	ldr	x8, [x8, #280]
  415068:	mov	x29, sp
  41506c:	cbz	x8, 415084 <winch@@Base+0x460>
  415070:	ldr	x8, [x8, #24]
  415074:	cbz	x8, 415090 <winch@@Base+0x46c>
  415078:	bl	415b98 <winch@@Base+0xf74>
  41507c:	ldp	x29, x30, [sp], #16
  415080:	ret
  415084:	mov	x0, #0xffffffffffffffff    	// #-1
  415088:	ldp	x29, x30, [sp], #16
  41508c:	ret
  415090:	bl	415498 <winch@@Base+0x874>
  415094:	ldp	x29, x30, [sp], #16
  415098:	ret
  41509c:	cmp	w0, #0x1
  4150a0:	b.lt	4150d0 <winch@@Base+0x4ac>  // b.tstop
  4150a4:	stp	x29, x30, [sp, #-32]!
  4150a8:	str	x19, [sp, #16]
  4150ac:	add	w19, w0, #0x1
  4150b0:	mov	x29, sp
  4150b4:	bl	415b10 <winch@@Base+0xeec>
  4150b8:	sub	w19, w19, #0x1
  4150bc:	cmp	w19, #0x1
  4150c0:	b.gt	4150b4 <winch@@Base+0x490>
  4150c4:	ldr	x19, [sp, #16]
  4150c8:	ldp	x29, x30, [sp], #32
  4150cc:	ret
  4150d0:	mov	x0, xzr
  4150d4:	ret
  4150d8:	cmp	w0, #0x1
  4150dc:	b.lt	41510c <winch@@Base+0x4e8>  // b.tstop
  4150e0:	stp	x29, x30, [sp, #-32]!
  4150e4:	str	x19, [sp, #16]
  4150e8:	add	w19, w0, #0x1
  4150ec:	mov	x29, sp
  4150f0:	bl	415b54 <winch@@Base+0xf30>
  4150f4:	sub	w19, w19, #0x1
  4150f8:	cmp	w19, #0x1
  4150fc:	b.gt	4150f0 <winch@@Base+0x4cc>
  415100:	ldr	x19, [sp, #16]
  415104:	ldp	x29, x30, [sp], #32
  415108:	ret
  41510c:	mov	x0, xzr
  415110:	ret
  415114:	adrp	x8, 434000 <PC+0x47d0>
  415118:	ldr	w0, [x8, #292]
  41511c:	ret
  415120:	adrp	x8, 434000 <PC+0x47d0>
  415124:	ldr	w0, [x8, #288]
  415128:	ret
  41512c:	stp	x29, x30, [sp, #-16]!
  415130:	adrp	x8, 434000 <PC+0x47d0>
  415134:	ldr	x8, [x8, #280]
  415138:	mov	x29, sp
  41513c:	cbz	x8, 415150 <winch@@Base+0x52c>
  415140:	ldr	x0, [x8, #16]
  415144:	bl	409ed0 <clear@@Base+0x6db0>
  415148:	ldp	x29, x30, [sp], #16
  41514c:	ret
  415150:	mov	w0, #0x1                   	// #1
  415154:	ldp	x29, x30, [sp], #16
  415158:	ret
  41515c:	stp	x29, x30, [sp, #-96]!
  415160:	stp	x28, x27, [sp, #16]
  415164:	stp	x26, x25, [sp, #32]
  415168:	stp	x24, x23, [sp, #48]
  41516c:	stp	x22, x21, [sp, #64]
  415170:	stp	x20, x19, [sp, #80]
  415174:	mov	x29, sp
  415178:	sub	sp, sp, #0x420
  41517c:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  415180:	mov	x19, x0
  415184:	ldr	x0, [x8, #2048]
  415188:	sub	x24, x29, #0x10
  41518c:	bl	40a98c <clear@@Base+0x786c>
  415190:	adrp	x1, 416000 <winch@@Base+0x13dc>
  415194:	add	x1, x1, #0x18a
  415198:	str	x0, [x24]
  41519c:	bl	401990 <fopen@plt>
  4151a0:	ldr	x8, [x24]
  4151a4:	mov	x20, x0
  4151a8:	mov	x0, x8
  4151ac:	bl	401b20 <free@plt>
  4151b0:	cbz	x20, 4153cc <winch@@Base+0x7a8>
  4151b4:	bl	414ecc <winch@@Base+0x2a8>
  4151b8:	adrp	x25, 434000 <PC+0x47d0>
  4151bc:	mov	x0, x19
  4151c0:	str	wzr, [x25, #292]
  4151c4:	bl	401830 <strlen@plt>
  4151c8:	mov	x21, x0
  4151cc:	add	x0, sp, #0xc
  4151d0:	mov	w1, #0x400                 	// #1024
  4151d4:	mov	x2, x20
  4151d8:	add	x22, sp, #0xc
  4151dc:	bl	4018a0 <fgets_unlocked@plt>
  4151e0:	cbz	x0, 415398 <winch@@Base+0x774>
  4151e4:	sxtw	x21, w21
  4151e8:	mov	x27, #0x201                 	// #513
  4151ec:	adrp	x28, 42f000 <winch@@Base+0x1a3dc>
  4151f0:	mov	w26, #0x1                   	// #1
  4151f4:	movk	x27, #0x1, lsl #32
  4151f8:	add	x22, x22, x21
  4151fc:	add	x28, x28, #0x808
  415200:	b	415250 <winch@@Base+0x62c>
  415204:	ldr	x8, [x24]
  415208:	mov	x1, xzr
  41520c:	strb	wzr, [x8]
  415210:	mov	x0, x23
  415214:	bl	4153f8 <winch@@Base+0x7d4>
  415218:	str	x28, [x0]
  41521c:	ldr	x8, [x28, #8]
  415220:	str	x8, [x0, #8]
  415224:	ldr	x8, [x28, #8]
  415228:	str	x0, [x8]
  41522c:	ldr	w8, [x25, #292]
  415230:	str	x0, [x28, #8]
  415234:	add	w8, w8, #0x1
  415238:	str	w8, [x25, #292]
  41523c:	add	x0, sp, #0xc
  415240:	mov	w1, #0x400                 	// #1024
  415244:	mov	x2, x20
  415248:	bl	4018a0 <fgets_unlocked@plt>
  41524c:	cbz	x0, 415398 <winch@@Base+0x774>
  415250:	ldrb	w8, [sp, #12]
  415254:	cmp	w8, #0x21
  415258:	b.eq	41523c <winch@@Base+0x618>  // b.none
  41525c:	add	x1, sp, #0xc
  415260:	mov	x0, x19
  415264:	mov	x2, x21
  415268:	bl	4019e0 <strncmp@plt>
  41526c:	cbnz	w0, 41523c <winch@@Base+0x618>
  415270:	ldrb	w8, [x22]
  415274:	cmp	w8, #0x9
  415278:	b.eq	415284 <winch@@Base+0x660>  // b.none
  41527c:	cmp	w8, #0x20
  415280:	b.ne	41523c <winch@@Base+0x618>  // b.any
  415284:	mov	x0, x22
  415288:	bl	402240 <setlocale@plt+0x580>
  41528c:	str	x0, [x24]
  415290:	ldrb	w8, [x0]
  415294:	cbz	w8, 41523c <winch@@Base+0x618>
  415298:	mov	x23, x0
  41529c:	ldr	x8, [x24]
  4152a0:	ldrb	w9, [x8]
  4152a4:	cmp	w9, #0x20
  4152a8:	lsl	x9, x26, x9
  4152ac:	and	x9, x9, x27
  4152b0:	ccmp	x9, #0x0, #0x4, ls  // ls = plast
  4152b4:	b.ne	4152c4 <winch@@Base+0x6a0>  // b.any
  4152b8:	add	x8, x8, #0x1
  4152bc:	str	x8, [x24]
  4152c0:	b	41529c <winch@@Base+0x678>
  4152c4:	add	x9, x8, #0x1
  4152c8:	str	x9, [x24]
  4152cc:	strb	wzr, [x8]
  4152d0:	ldr	x0, [x24]
  4152d4:	bl	402240 <setlocale@plt+0x580>
  4152d8:	str	x0, [x24]
  4152dc:	ldrb	w8, [x0]
  4152e0:	cbz	w8, 41523c <winch@@Base+0x618>
  4152e4:	sub	x0, x29, #0x10
  4152e8:	sub	x2, x29, #0x14
  4152ec:	mov	x1, xzr
  4152f0:	bl	411014 <clear@@Base+0xdef4>
  4152f4:	ldur	w8, [x29, #-20]
  4152f8:	cbz	w8, 415388 <winch@@Base+0x764>
  4152fc:	ldr	x9, [x24]
  415300:	add	x8, x9, #0x1
  415304:	str	x8, [x24]
  415308:	ldrb	w10, [x9, #1]
  41530c:	ldrb	w8, [x9]
  415310:	cmp	w10, #0x5e
  415314:	b.ne	415320 <winch@@Base+0x6fc>  // b.any
  415318:	add	x9, x9, #0x2
  41531c:	str	x9, [x24]
  415320:	ldr	x2, [x24]
  415324:	ldrb	w10, [x2]
  415328:	mov	x9, x2
  41532c:	cbz	w10, 415370 <winch@@Base+0x74c>
  415330:	cmp	w10, w8
  415334:	mov	x9, x2
  415338:	b.eq	415370 <winch@@Base+0x74c>  // b.none
  41533c:	mov	x9, x2
  415340:	and	w10, w10, #0xff
  415344:	cmp	w10, #0x5c
  415348:	b.ne	415354 <winch@@Base+0x730>  // b.any
  41534c:	add	x9, x9, #0x1
  415350:	str	x9, [x24]
  415354:	ldr	x10, [x24]
  415358:	add	x9, x10, #0x1
  41535c:	str	x9, [x24]
  415360:	ldrb	w10, [x10, #1]
  415364:	cbz	w10, 415370 <winch@@Base+0x74c>
  415368:	cmp	w10, w8
  41536c:	b.ne	415340 <winch@@Base+0x71c>  // b.any
  415370:	ldrb	w8, [x9, #-1]!
  415374:	cmp	w8, #0x24
  415378:	cset	w3, eq  // eq = none
  41537c:	b.ne	415204 <winch@@Base+0x5e0>  // b.any
  415380:	str	x9, [x24]
  415384:	b	415204 <winch@@Base+0x5e0>
  415388:	mov	x2, xzr
  41538c:	mov	w3, wzr
  415390:	sxtw	x1, w0
  415394:	b	415210 <winch@@Base+0x5ec>
  415398:	mov	x0, x20
  41539c:	bl	401940 <fclose@plt>
  4153a0:	ldr	w8, [x25, #292]
  4153a4:	cbz	w8, 4153d4 <winch@@Base+0x7b0>
  4153a8:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  4153ac:	ldr	x8, [x8, #2056]
  4153b0:	mov	w0, wzr
  4153b4:	adrp	x9, 434000 <PC+0x47d0>
  4153b8:	adrp	x10, 434000 <PC+0x47d0>
  4153bc:	mov	w11, #0x1                   	// #1
  4153c0:	str	x8, [x9, #280]
  4153c4:	str	w11, [x10, #288]
  4153c8:	b	4153d8 <winch@@Base+0x7b4>
  4153cc:	mov	w0, #0x1                   	// #1
  4153d0:	b	4153d8 <winch@@Base+0x7b4>
  4153d4:	mov	w0, #0x2                   	// #2
  4153d8:	add	sp, sp, #0x420
  4153dc:	ldp	x20, x19, [sp, #80]
  4153e0:	ldp	x22, x21, [sp, #64]
  4153e4:	ldp	x24, x23, [sp, #48]
  4153e8:	ldp	x26, x25, [sp, #32]
  4153ec:	ldp	x28, x27, [sp, #16]
  4153f0:	ldp	x29, x30, [sp], #96
  4153f4:	ret
  4153f8:	stp	x29, x30, [sp, #-64]!
  4153fc:	str	x23, [sp, #16]
  415400:	stp	x22, x21, [sp, #32]
  415404:	mov	x22, x1
  415408:	mov	x23, x0
  41540c:	mov	w0, #0x30                  	// #48
  415410:	mov	w1, #0x1                   	// #1
  415414:	stp	x20, x19, [sp, #48]
  415418:	mov	x29, sp
  41541c:	mov	w21, w3
  415420:	mov	x19, x2
  415424:	bl	402208 <setlocale@plt+0x548>
  415428:	mov	x20, x0
  41542c:	mov	x0, x23
  415430:	bl	401830 <strlen@plt>
  415434:	add	w0, w0, #0x1
  415438:	mov	w1, #0x1                   	// #1
  41543c:	bl	402208 <setlocale@plt+0x548>
  415440:	mov	x1, x23
  415444:	str	x0, [x20, #16]
  415448:	bl	401b50 <strcpy@plt>
  41544c:	str	x22, [x20, #24]
  415450:	strb	w21, [x20, #40]
  415454:	cbz	x19, 41547c <winch@@Base+0x858>
  415458:	mov	x0, x19
  41545c:	bl	401830 <strlen@plt>
  415460:	add	w0, w0, #0x1
  415464:	mov	w1, #0x1                   	// #1
  415468:	bl	402208 <setlocale@plt+0x548>
  41546c:	mov	x1, x19
  415470:	str	x0, [x20, #32]
  415474:	bl	401b50 <strcpy@plt>
  415478:	b	415480 <winch@@Base+0x85c>
  41547c:	str	xzr, [x20, #32]
  415480:	mov	x0, x20
  415484:	ldp	x20, x19, [sp, #48]
  415488:	ldp	x22, x21, [sp, #32]
  41548c:	ldr	x23, [sp, #16]
  415490:	ldp	x29, x30, [sp], #64
  415494:	ret
  415498:	sub	sp, sp, #0x70
  41549c:	mov	x0, xzr
  4154a0:	stp	x29, x30, [sp, #16]
  4154a4:	str	x27, [sp, #32]
  4154a8:	stp	x26, x25, [sp, #48]
  4154ac:	stp	x24, x23, [sp, #64]
  4154b0:	stp	x22, x21, [sp, #80]
  4154b4:	stp	x20, x19, [sp, #96]
  4154b8:	add	x29, sp, #0x10
  4154bc:	bl	40ee50 <clear@@Base+0xbd30>
  4154c0:	mov	x19, x0
  4154c4:	mov	x20, xzr
  4154c8:	mov	w24, wzr
  4154cc:	adrp	x25, 434000 <PC+0x47d0>
  4154d0:	adrp	x26, 434000 <PC+0x47d0>
  4154d4:	adrp	x27, 434000 <PC+0x47d0>
  4154d8:	b	415540 <winch@@Base+0x91c>
  4154dc:	ldr	w0, [x29, #28]
  4154e0:	mov	w1, #0x8                   	// #8
  4154e4:	bl	408f10 <clear@@Base+0x5df0>
  4154e8:	mov	w22, w0
  4154ec:	bl	408f2c <clear@@Base+0x5e0c>
  4154f0:	mov	x23, x0
  4154f4:	mov	w0, #0x1                   	// #1
  4154f8:	mov	w1, w22
  4154fc:	bl	402208 <setlocale@plt+0x548>
  415500:	ldr	x1, [sp, #8]
  415504:	add	x3, x29, #0x1c
  415508:	mov	w4, #0x8                   	// #8
  41550c:	mov	x2, x23
  415510:	mov	x22, x0
  415514:	bl	408f78 <clear@@Base+0x5e58>
  415518:	mov	x0, x22
  41551c:	mov	x1, x21
  415520:	bl	4155e8 <winch@@Base+0x9c4>
  415524:	cmp	w0, #0x0
  415528:	mov	x0, x23
  41552c:	csinc	w24, w24, wzr, eq  // eq = none
  415530:	bl	401b20 <free@plt>
  415534:	mov	x0, x22
  415538:	bl	401b20 <free@plt>
  41553c:	cbnz	w24, 4155c4 <winch@@Base+0x9a0>
  415540:	ldrb	w8, [x25, #696]
  415544:	tst	w8, #0x3
  415548:	b.ne	4155c0 <winch@@Base+0x99c>  // b.any
  41554c:	add	x1, sp, #0x8
  415550:	add	x2, x29, #0x1c
  415554:	mov	x0, x20
  415558:	mov	x21, x20
  41555c:	bl	40e110 <clear@@Base+0xaff0>
  415560:	cmp	x19, #0x0
  415564:	csinc	x19, xzr, x19, eq  // eq = none
  415568:	cmn	x0, #0x1
  41556c:	b.eq	4155b0 <winch@@Base+0x98c>  // b.none
  415570:	ldr	w8, [x26, #508]
  415574:	mov	x20, x0
  415578:	cbz	w8, 415588 <winch@@Base+0x964>
  41557c:	mov	x0, x19
  415580:	mov	x1, x20
  415584:	bl	40ed14 <clear@@Base+0xbbf4>
  415588:	ldr	w8, [x27, #600]
  41558c:	cmp	w8, #0x2
  415590:	b.eq	4154dc <winch@@Base+0x8b8>  // b.none
  415594:	ldr	x0, [sp, #8]
  415598:	mov	x1, x21
  41559c:	bl	4155e8 <winch@@Base+0x9c4>
  4155a0:	cmp	w0, #0x0
  4155a4:	csinc	w24, w24, wzr, eq  // eq = none
  4155a8:	cbz	w24, 415540 <winch@@Base+0x91c>
  4155ac:	b	4155c4 <winch@@Base+0x9a0>
  4155b0:	adrp	x0, 41b000 <winch@@Base+0x63dc>
  4155b4:	add	x0, x0, #0x453
  4155b8:	mov	x1, xzr
  4155bc:	bl	411f80 <error@@Base>
  4155c0:	mov	x21, #0xffffffffffffffff    	// #-1
  4155c4:	mov	x0, x21
  4155c8:	ldp	x20, x19, [sp, #96]
  4155cc:	ldp	x22, x21, [sp, #80]
  4155d0:	ldp	x24, x23, [sp, #64]
  4155d4:	ldp	x26, x25, [sp, #48]
  4155d8:	ldr	x27, [sp, #32]
  4155dc:	ldp	x29, x30, [sp, #16]
  4155e0:	add	sp, sp, #0x70
  4155e4:	ret
  4155e8:	stp	x29, x30, [sp, #-64]!
  4155ec:	stp	x24, x23, [sp, #16]
  4155f0:	adrp	x23, 434000 <PC+0x47d0>
  4155f4:	ldr	x24, [x23, #280]
  4155f8:	stp	x22, x21, [sp, #32]
  4155fc:	stp	x20, x19, [sp, #48]
  415600:	mov	x20, x0
  415604:	ldr	x22, [x24, #32]
  415608:	mov	x29, sp
  41560c:	mov	x19, x1
  415610:	mov	x0, x22
  415614:	bl	401830 <strlen@plt>
  415618:	sxtw	x21, w0
  41561c:	mov	x0, x22
  415620:	mov	x1, x20
  415624:	mov	x2, x21
  415628:	bl	4019e0 <strncmp@plt>
  41562c:	cbz	w0, 415638 <winch@@Base+0xa14>
  415630:	mov	w0, wzr
  415634:	b	415664 <winch@@Base+0xa40>
  415638:	ldrb	w8, [x24, #40]
  41563c:	cbz	w8, 415650 <winch@@Base+0xa2c>
  415640:	ldrb	w8, [x20, x21]
  415644:	cmp	w8, #0xd
  415648:	b.eq	415650 <winch@@Base+0xa2c>  // b.none
  41564c:	cbnz	w8, 415630 <winch@@Base+0xa0c>
  415650:	mov	x0, x19
  415654:	bl	40ee50 <clear@@Base+0xbd30>
  415658:	ldr	x8, [x23, #280]
  41565c:	str	x0, [x8, #24]
  415660:	mov	w0, #0x1                   	// #1
  415664:	ldp	x20, x19, [sp, #48]
  415668:	ldp	x22, x21, [sp, #32]
  41566c:	ldp	x24, x23, [sp, #16]
  415670:	ldp	x29, x30, [sp], #64
  415674:	ret
  415678:	sub	sp, sp, #0x170
  41567c:	stp	x22, x21, [sp, #336]
  415680:	stp	x20, x19, [sp, #352]
  415684:	mov	w21, w1
  415688:	mov	x19, x0
  41568c:	stp	x29, x30, [sp, #272]
  415690:	str	x28, [sp, #288]
  415694:	stp	x26, x25, [sp, #304]
  415698:	stp	x24, x23, [sp, #320]
  41569c:	add	x29, sp, #0x110
  4156a0:	cbnz	x0, 4156b4 <winch@@Base+0xa90>
  4156a4:	cmp	w21, #0x1
  4156a8:	b.eq	4156b4 <winch@@Base+0xa90>  // b.none
  4156ac:	mov	w19, #0x1                   	// #1
  4156b0:	b	415934 <winch@@Base+0xd10>
  4156b4:	bl	414ecc <winch@@Base+0x2a8>
  4156b8:	adrp	x24, 434000 <PC+0x47d0>
  4156bc:	cmp	w21, #0x1
  4156c0:	str	wzr, [x24, #292]
  4156c4:	b.ne	4156e4 <winch@@Base+0xac0>  // b.any
  4156c8:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  4156cc:	ldr	x20, [x8, #2088]
  4156d0:	adrp	x9, 42f000 <winch@@Base+0x1a3dc>
  4156d4:	adrp	x8, 42f000 <winch@@Base+0x1a3dc>
  4156d8:	add	x9, x9, #0x7f8
  4156dc:	str	x9, [x8, #2048]
  4156e0:	b	4157c4 <winch@@Base+0xba0>
  4156e4:	adrp	x0, 41b000 <winch@@Base+0x63dc>
  4156e8:	add	x0, x0, #0x461
  4156ec:	bl	40944c <clear@@Base+0x632c>
  4156f0:	mov	x20, x0
  4156f4:	bl	4094c8 <clear@@Base+0x63a8>
  4156f8:	cbz	w0, 41570c <winch@@Base+0xae8>
  4156fc:	mov	w8, wzr
  415700:	mov	w19, #0x1                   	// #1
  415704:	cbnz	w8, 4157c4 <winch@@Base+0xba0>
  415708:	b	415934 <winch@@Base+0xd10>
  41570c:	sub	w8, w21, #0x2
  415710:	cmp	w8, #0x3
  415714:	b.hi	4157b8 <winch@@Base+0xb94>  // b.pmore
  415718:	adrp	x9, 41b000 <winch@@Base+0x63dc>
  41571c:	add	x9, x9, #0x498
  415720:	ldr	x23, [x9, w8, sxtw #3]
  415724:	mov	x0, x19
  415728:	bl	40aac4 <clear@@Base+0x79a4>
  41572c:	cmp	x0, #0x0
  415730:	csel	x21, x19, x0, eq  // eq = none
  415734:	mov	x0, x20
  415738:	bl	401830 <strlen@plt>
  41573c:	mov	x22, x0
  415740:	mov	x0, x23
  415744:	bl	401830 <strlen@plt>
  415748:	add	w22, w0, w22
  41574c:	mov	x0, x21
  415750:	bl	401830 <strlen@plt>
  415754:	add	w8, w22, w0
  415758:	add	w0, w8, #0x5
  41575c:	mov	w1, #0x1                   	// #1
  415760:	bl	402208 <setlocale@plt+0x548>
  415764:	adrp	x1, 41b000 <winch@@Base+0x63dc>
  415768:	add	x1, x1, #0x470
  41576c:	mov	x2, x20
  415770:	mov	x3, x23
  415774:	mov	x4, x21
  415778:	mov	x22, x0
  41577c:	bl	4018b0 <sprintf@plt>
  415780:	cmp	x21, x19
  415784:	b.eq	415790 <winch@@Base+0xb6c>  // b.none
  415788:	mov	x0, x21
  41578c:	bl	401b20 <free@plt>
  415790:	adrp	x1, 416000 <winch@@Base+0x13dc>
  415794:	add	x1, x1, #0x18a
  415798:	mov	x0, x22
  41579c:	bl	4019c0 <popen@plt>
  4157a0:	mov	x20, x0
  4157a4:	mov	x0, x22
  4157a8:	bl	401b20 <free@plt>
  4157ac:	mov	w8, #0x1                   	// #1
  4157b0:	cbnz	w8, 4157c4 <winch@@Base+0xba0>
  4157b4:	b	415934 <winch@@Base+0xd10>
  4157b8:	mov	w8, wzr
  4157bc:	mov	w19, #0x3                   	// #3
  4157c0:	cbz	w8, 415934 <winch@@Base+0xd10>
  4157c4:	adrp	x22, 42f000 <winch@@Base+0x1a3dc>
  4157c8:	add	x22, x22, #0x808
  4157cc:	cbz	x20, 415908 <winch@@Base+0xce4>
  4157d0:	add	x23, sp, #0x10
  4157d4:	adrp	x26, 434000 <PC+0x47d0>
  4157d8:	adrp	x25, 42f000 <winch@@Base+0x1a3dc>
  4157dc:	b	4157ec <winch@@Base+0xbc8>
  4157e0:	mov	w19, #0x4                   	// #4
  4157e4:	mov	w8, #0x1                   	// #1
  4157e8:	cbnz	w8, 4158cc <winch@@Base+0xca8>
  4157ec:	add	x0, sp, #0x10
  4157f0:	mov	w1, #0x100                 	// #256
  4157f4:	mov	x2, x20
  4157f8:	bl	401c90 <fgets@plt>
  4157fc:	cbz	x0, 4158d4 <winch@@Base+0xcb0>
  415800:	ldr	w8, [x26, #696]
  415804:	cbz	w8, 415820 <winch@@Base+0xbfc>
  415808:	ldr	x8, [x25, #2088]
  41580c:	cmp	x20, x8
  415810:	b.eq	4157e0 <winch@@Base+0xbbc>  // b.none
  415814:	mov	x0, x20
  415818:	bl	401c30 <pclose@plt>
  41581c:	b	4157e0 <winch@@Base+0xbbc>
  415820:	add	x0, sp, #0x10
  415824:	bl	401830 <strlen@plt>
  415828:	cmp	w0, #0x0
  41582c:	b.le	41584c <winch@@Base+0xc28>
  415830:	sub	w8, w0, #0x1
  415834:	sxtw	x8, w8
  415838:	ldrb	w9, [x23, x8]
  41583c:	cmp	w9, #0xa
  415840:	b.ne	41584c <winch@@Base+0xc28>  // b.any
  415844:	strb	wzr, [x23, x8]
  415848:	b	415864 <winch@@Base+0xc40>
  41584c:	mov	x0, x20
  415850:	bl	401a10 <fgetc@plt>
  415854:	cmp	w0, #0xa
  415858:	b.eq	415864 <winch@@Base+0xc40>  // b.none
  41585c:	cmn	w0, #0x1
  415860:	b.ne	41584c <winch@@Base+0xc28>  // b.any
  415864:	add	x0, sp, #0x10
  415868:	add	x1, x29, #0x18
  41586c:	add	x2, sp, #0x8
  415870:	mov	x3, sp
  415874:	bl	415958 <winch@@Base+0xd34>
  415878:	cbz	w0, 415884 <winch@@Base+0xc60>
  41587c:	mov	w8, #0x4                   	// #4
  415880:	b	4157e8 <winch@@Base+0xbc4>
  415884:	ldp	x0, x21, [sp]
  415888:	bl	401960 <atoi@plt>
  41588c:	sxtw	x1, w0
  415890:	mov	x0, x21
  415894:	mov	x2, xzr
  415898:	mov	w3, wzr
  41589c:	bl	4153f8 <winch@@Base+0x7d4>
  4158a0:	str	x22, [x0]
  4158a4:	ldr	x9, [x22, #8]
  4158a8:	mov	w8, wzr
  4158ac:	str	x9, [x0, #8]
  4158b0:	ldr	x9, [x22, #8]
  4158b4:	str	x0, [x9]
  4158b8:	ldr	w9, [x24, #292]
  4158bc:	str	x0, [x22, #8]
  4158c0:	add	w9, w9, #0x1
  4158c4:	str	w9, [x24, #292]
  4158c8:	b	4157e8 <winch@@Base+0xbc4>
  4158cc:	cmp	w8, #0x4
  4158d0:	b.ne	415934 <winch@@Base+0xd10>  // b.any
  4158d4:	ldr	x8, [x25, #2088]
  4158d8:	cmp	x20, x8
  4158dc:	b.eq	415908 <winch@@Base+0xce4>  // b.none
  4158e0:	mov	x0, x20
  4158e4:	bl	401c30 <pclose@plt>
  4158e8:	cbz	w0, 415908 <winch@@Base+0xce4>
  4158ec:	adrp	x8, 434000 <PC+0x47d0>
  4158f0:	adrp	x9, 434000 <PC+0x47d0>
  4158f4:	str	wzr, [x24, #292]
  4158f8:	str	xzr, [x8, #280]
  4158fc:	str	wzr, [x9, #288]
  415900:	mov	w19, #0x1                   	// #1
  415904:	b	415934 <winch@@Base+0xd10>
  415908:	ldr	x8, [x22]
  41590c:	cmp	x8, x22
  415910:	b.eq	415930 <winch@@Base+0xd0c>  // b.none
  415914:	mov	w19, wzr
  415918:	adrp	x9, 434000 <PC+0x47d0>
  41591c:	adrp	x10, 434000 <PC+0x47d0>
  415920:	mov	w11, #0x1                   	// #1
  415924:	str	x8, [x9, #280]
  415928:	str	w11, [x10, #288]
  41592c:	b	415934 <winch@@Base+0xd10>
  415930:	mov	w19, #0x2                   	// #2
  415934:	mov	w0, w19
  415938:	ldp	x20, x19, [sp, #352]
  41593c:	ldp	x22, x21, [sp, #336]
  415940:	ldp	x24, x23, [sp, #320]
  415944:	ldp	x26, x25, [sp, #304]
  415948:	ldr	x28, [sp, #288]
  41594c:	ldp	x29, x30, [sp, #272]
  415950:	add	sp, sp, #0x170
  415954:	ret
  415958:	stp	x29, x30, [sp, #-64]!
  41595c:	stp	x24, x23, [sp, #16]
  415960:	stp	x22, x21, [sp, #32]
  415964:	stp	x20, x19, [sp, #48]
  415968:	str	x0, [x1]
  41596c:	ldrb	w24, [x0]
  415970:	mov	x29, sp
  415974:	cmp	x24, #0x0
  415978:	cset	w23, eq  // eq = none
  41597c:	cbz	x24, 4159bc <winch@@Base+0xd98>
  415980:	mov	x20, x3
  415984:	mov	x19, x2
  415988:	mov	x21, x1
  41598c:	mov	x22, x0
  415990:	bl	401b10 <__ctype_b_loc@plt>
  415994:	ldr	x8, [x0]
  415998:	ldrh	w9, [x8, x24, lsl #1]
  41599c:	tbnz	w9, #13, 4159b8 <winch@@Base+0xd94>
  4159a0:	ldrb	w9, [x22, #1]!
  4159a4:	cmp	x9, #0x0
  4159a8:	cset	w23, eq  // eq = none
  4159ac:	cbz	x9, 4159bc <winch@@Base+0xd98>
  4159b0:	ldrh	w9, [x8, x9, lsl #1]
  4159b4:	tbz	w9, #13, 4159a0 <winch@@Base+0xd7c>
  4159b8:	tbz	w23, #0, 4159d4 <winch@@Base+0xdb0>
  4159bc:	mov	w0, #0xffffffff            	// #-1
  4159c0:	ldp	x20, x19, [sp, #48]
  4159c4:	ldp	x22, x21, [sp, #32]
  4159c8:	ldp	x24, x23, [sp, #16]
  4159cc:	ldp	x29, x30, [sp], #64
  4159d0:	ret
  4159d4:	strb	wzr, [x22]
  4159d8:	ldrb	w23, [x22, #1]!
  4159dc:	cbz	x23, 4159bc <winch@@Base+0xd98>
  4159e0:	bl	401b10 <__ctype_b_loc@plt>
  4159e4:	ldr	x8, [x0]
  4159e8:	ldrh	w8, [x8, x23, lsl #1]
  4159ec:	tbnz	w8, #13, 4159d8 <winch@@Base+0xdb4>
  4159f0:	cbz	w23, 4159bc <winch@@Base+0xd98>
  4159f4:	bl	401b10 <__ctype_b_loc@plt>
  4159f8:	ldr	x8, [x0]
  4159fc:	ldrh	w9, [x8, x23, lsl #1]
  415a00:	tbnz	w9, #11, 415a3c <winch@@Base+0xe18>
  415a04:	ldrb	w9, [x22]
  415a08:	cbz	w9, 415a20 <winch@@Base+0xdfc>
  415a0c:	and	x9, x9, #0xff
  415a10:	ldrh	w9, [x8, x9, lsl #1]
  415a14:	tbnz	w9, #13, 415a20 <winch@@Base+0xdfc>
  415a18:	ldrb	w9, [x22, #1]!
  415a1c:	cbnz	w9, 415a0c <winch@@Base+0xde8>
  415a20:	ldrb	w9, [x22]
  415a24:	cbz	w9, 415a3c <winch@@Base+0xe18>
  415a28:	and	x9, x9, #0xff
  415a2c:	ldrh	w9, [x8, x9, lsl #1]
  415a30:	tbz	w9, #13, 415a3c <winch@@Base+0xe18>
  415a34:	ldrb	w9, [x22, #1]!
  415a38:	cbnz	w9, 415a28 <winch@@Base+0xe04>
  415a3c:	ldrb	w9, [x22]
  415a40:	ldrh	w8, [x8, x9, lsl #1]
  415a44:	tbz	w8, #11, 4159bc <winch@@Base+0xd98>
  415a48:	str	x22, [x20]
  415a4c:	ldrb	w10, [x22]
  415a50:	cmp	x10, #0x0
  415a54:	cset	w8, eq  // eq = none
  415a58:	cbz	x10, 4159bc <winch@@Base+0xd98>
  415a5c:	ldr	x9, [x0]
  415a60:	ldrh	w10, [x9, x10, lsl #1]
  415a64:	tbnz	w10, #13, 415a7c <winch@@Base+0xe58>
  415a68:	ldrb	w10, [x22, #1]!
  415a6c:	cmp	x10, #0x0
  415a70:	cset	w8, eq  // eq = none
  415a74:	cbnz	x10, 415a60 <winch@@Base+0xe3c>
  415a78:	b	4159bc <winch@@Base+0xd98>
  415a7c:	tbnz	w8, #0, 4159bc <winch@@Base+0xd98>
  415a80:	strb	wzr, [x22]
  415a84:	ldrb	w8, [x22, #1]!
  415a88:	cbz	x8, 4159bc <winch@@Base+0xd98>
  415a8c:	ldr	x9, [x0]
  415a90:	ldrh	w9, [x9, x8, lsl #1]
  415a94:	tbnz	w9, #13, 415a84 <winch@@Base+0xe60>
  415a98:	cbz	w8, 4159bc <winch@@Base+0xd98>
  415a9c:	str	x22, [x19]
  415aa0:	ldrb	w10, [x22]
  415aa4:	cmp	x10, #0x0
  415aa8:	cset	w8, eq  // eq = none
  415aac:	cbz	x10, 4159bc <winch@@Base+0xd98>
  415ab0:	ldr	x9, [x0]
  415ab4:	ldrh	w10, [x9, x10, lsl #1]
  415ab8:	tbnz	w10, #13, 415ad0 <winch@@Base+0xeac>
  415abc:	ldrb	w10, [x22, #1]!
  415ac0:	cmp	x10, #0x0
  415ac4:	cset	w8, eq  // eq = none
  415ac8:	cbnz	x10, 415ab4 <winch@@Base+0xe90>
  415acc:	b	4159bc <winch@@Base+0xd98>
  415ad0:	tbnz	w8, #0, 4159bc <winch@@Base+0xd98>
  415ad4:	strb	wzr, [x22]
  415ad8:	ldr	x8, [x21]
  415adc:	ldrb	w8, [x8]
  415ae0:	cbz	w8, 4159bc <winch@@Base+0xd98>
  415ae4:	ldr	x0, [x20]
  415ae8:	ldrb	w8, [x0]
  415aec:	cbz	w8, 4159bc <winch@@Base+0xd98>
  415af0:	ldr	x8, [x19]
  415af4:	ldrb	w8, [x8]
  415af8:	cbz	w8, 4159bc <winch@@Base+0xd98>
  415afc:	bl	401960 <atoi@plt>
  415b00:	cmp	w0, #0x0
  415b04:	b.le	4159bc <winch@@Base+0xd98>
  415b08:	mov	w0, wzr
  415b0c:	b	4159c0 <winch@@Base+0xd9c>
  415b10:	adrp	x8, 434000 <PC+0x47d0>
  415b14:	ldr	x9, [x8, #280]
  415b18:	cbz	x9, 415b4c <winch@@Base+0xf28>
  415b1c:	ldr	x9, [x9]
  415b20:	adrp	x10, 42f000 <winch@@Base+0x1a3dc>
  415b24:	add	x10, x10, #0x808
  415b28:	cmp	x9, x10
  415b2c:	b.eq	415b4c <winch@@Base+0xf28>  // b.none
  415b30:	adrp	x10, 434000 <PC+0x47d0>
  415b34:	ldr	w11, [x10, #288]
  415b38:	str	x9, [x8, #280]
  415b3c:	add	w8, w11, #0x1
  415b40:	str	w8, [x10, #288]
  415b44:	ldr	x0, [x9, #16]
  415b48:	ret
  415b4c:	mov	x0, xzr
  415b50:	ret
  415b54:	adrp	x8, 434000 <PC+0x47d0>
  415b58:	ldr	x9, [x8, #280]
  415b5c:	cbz	x9, 415b90 <winch@@Base+0xf6c>
  415b60:	ldr	x9, [x9, #8]
  415b64:	adrp	x10, 42f000 <winch@@Base+0x1a3dc>
  415b68:	add	x10, x10, #0x808
  415b6c:	cmp	x9, x10
  415b70:	b.eq	415b90 <winch@@Base+0xf6c>  // b.none
  415b74:	adrp	x10, 434000 <PC+0x47d0>
  415b78:	ldr	w11, [x10, #288]
  415b7c:	str	x9, [x8, #280]
  415b80:	sub	w8, w11, #0x1
  415b84:	str	w8, [x10, #288]
  415b88:	ldr	x0, [x9, #16]
  415b8c:	ret
  415b90:	mov	x0, xzr
  415b94:	ret
  415b98:	stp	x29, x30, [sp, #-16]!
  415b9c:	adrp	x8, 434000 <PC+0x47d0>
  415ba0:	ldr	x8, [x8, #280]
  415ba4:	mov	x29, sp
  415ba8:	cbz	x8, 415bbc <winch@@Base+0xf98>
  415bac:	ldr	x0, [x8, #24]
  415bb0:	bl	40f098 <clear@@Base+0xbf78>
  415bb4:	ldp	x29, x30, [sp], #16
  415bb8:	ret
  415bbc:	mov	x0, #0xffffffffffffffff    	// #-1
  415bc0:	ldp	x29, x30, [sp], #16
  415bc4:	ret
  415bc8:	stp	x29, x30, [sp, #-16]!
  415bcc:	adrp	x0, 419000 <winch@@Base+0x43dc>
  415bd0:	add	x0, x0, #0xee7
  415bd4:	mov	w1, wzr
  415bd8:	mov	x29, sp
  415bdc:	bl	4019b0 <open@plt>
  415be0:	cmp	w0, #0x0
  415be4:	mov	w8, #0x2                   	// #2
  415be8:	csel	w8, w8, w0, lt  // lt = tstop
  415bec:	adrp	x9, 434000 <PC+0x47d0>
  415bf0:	str	w8, [x9, #700]
  415bf4:	ldp	x29, x30, [sp], #16
  415bf8:	ret
  415bfc:	ret
  415c00:	mov	w0, #0x1                   	// #1
  415c04:	ret
  415c08:	stp	x29, x30, [sp, #-48]!
  415c0c:	stp	x20, x19, [sp, #32]
  415c10:	adrp	x20, 434000 <PC+0x47d0>
  415c14:	str	x21, [sp, #16]
  415c18:	mov	x29, sp
  415c1c:	b	415c28 <winch@@Base+0x1004>
  415c20:	cmp	w19, #0x1
  415c24:	b.eq	415c58 <winch@@Base+0x1034>  // b.none
  415c28:	ldr	w0, [x20, #700]
  415c2c:	add	x1, x29, #0x1c
  415c30:	mov	w2, #0x1                   	// #1
  415c34:	bl	411920 <clear@@Base+0xe800>
  415c38:	cmn	w0, #0x2
  415c3c:	b.eq	415c68 <winch@@Base+0x1044>  // b.none
  415c40:	ldrb	w21, [x29, #28]
  415c44:	mov	w19, w0
  415c48:	tbz	w0, #31, 415c20 <winch@@Base+0xffc>
  415c4c:	mov	w0, #0x1                   	// #1
  415c50:	bl	402190 <setlocale@plt+0x4d0>
  415c54:	b	415c20 <winch@@Base+0xffc>
  415c58:	cmp	w21, #0x0
  415c5c:	mov	w8, #0xffffffe0            	// #-32
  415c60:	csel	w8, w8, w21, eq  // eq = none
  415c64:	and	w0, w8, #0xff
  415c68:	ldp	x20, x19, [sp, #32]
  415c6c:	ldr	x21, [sp, #16]
  415c70:	ldp	x29, x30, [sp], #48
  415c74:	ret
  415c78:	stp	x29, x30, [sp, #-64]!
  415c7c:	mov	x29, sp
  415c80:	stp	x19, x20, [sp, #16]
  415c84:	adrp	x20, 42b000 <winch@@Base+0x163dc>
  415c88:	add	x20, x20, #0xde0
  415c8c:	stp	x21, x22, [sp, #32]
  415c90:	adrp	x21, 42b000 <winch@@Base+0x163dc>
  415c94:	add	x21, x21, #0xdd8
  415c98:	sub	x20, x20, x21
  415c9c:	mov	w22, w0
  415ca0:	stp	x23, x24, [sp, #48]
  415ca4:	mov	x23, x1
  415ca8:	mov	x24, x2
  415cac:	bl	4017e0 <memcpy@plt-0x40>
  415cb0:	cmp	xzr, x20, asr #3
  415cb4:	b.eq	415ce0 <winch@@Base+0x10bc>  // b.none
  415cb8:	asr	x20, x20, #3
  415cbc:	mov	x19, #0x0                   	// #0
  415cc0:	ldr	x3, [x21, x19, lsl #3]
  415cc4:	mov	x2, x24
  415cc8:	add	x19, x19, #0x1
  415ccc:	mov	x1, x23
  415cd0:	mov	w0, w22
  415cd4:	blr	x3
  415cd8:	cmp	x20, x19
  415cdc:	b.ne	415cc0 <winch@@Base+0x109c>  // b.any
  415ce0:	ldp	x19, x20, [sp, #16]
  415ce4:	ldp	x21, x22, [sp, #32]
  415ce8:	ldp	x23, x24, [sp, #48]
  415cec:	ldp	x29, x30, [sp], #64
  415cf0:	ret
  415cf4:	nop
  415cf8:	ret
  415cfc:	nop
  415d00:	mov	x2, x1
  415d04:	mov	x1, x0
  415d08:	mov	w0, #0x0                   	// #0
  415d0c:	b	401c60 <__xstat@plt>
  415d10:	mov	x2, x1
  415d14:	mov	w1, w0
  415d18:	mov	w0, #0x0                   	// #0
  415d1c:	b	401bb0 <__fxstat@plt>

Disassembly of section .fini:

0000000000415d20 <.fini>:
  415d20:	stp	x29, x30, [sp, #-16]!
  415d24:	mov	x29, sp
  415d28:	ldp	x29, x30, [sp], #16
  415d2c:	ret
