BEL	GTPE2_COMMON.GTPE2_COMMON
BIAS_CFG	64'h0000000000050001
CLASS	cell
COMMON_CFG	32'h00000000
FILE_NAME	/home/florent/dev/research/white_rabbit_wut_tests/gateware/whiterabbit_gtpe2_channel_wrapper.vhd
IS_BEL_FIXED	false
IS_BLACKBOX	false
IS_BOUNDARY_INST	false
IS_DEBUGGABLE	true
IS_DRPCLK_INVERTED	1'b0
IS_GTGREFCLK0_INVERTED	1'b0
IS_GTGREFCLK1_INVERTED	1'b0
IS_LOC_FIXED	false
IS_MATCHED	true
IS_ORIG_CELL	true
IS_PLL0LOCKDETCLK_INVERTED	1'b0
IS_PLL1LOCKDETCLK_INVERTED	1'b0
IS_PRIMITIVE	true
IS_REUSED	false
IS_SEQUENTIAL	true
LINE_NUMBER	408
LOC	GTPE2_COMMON_X0Y1
NAME	xwrc_board_acorn/cmp_xwrc_platform/gen_phy_artix7.cmp_gtp/U_GTP_INST/gtpe2_common_0_i
ORIG_REF_NAME	GTPE2_COMMON
PARENT	xwrc_board_acorn/cmp_xwrc_platform/gen_phy_artix7.cmp_gtp/U_GTP_INST
PLL0_CFG	27'h01F03DC
PLL0_DMON_CFG	1'b0
PLL0_FBDIV	1
PLL0_FBDIV_45	4
PLL0_INIT_CFG	24'h00001E
PLL0_LOCK_CFG	9'h1E8
PLL0_REFCLK_DIV	1
PLL1_CFG	27'h01F03DC
PLL1_DMON_CFG	1'b0
PLL1_FBDIV	4
PLL1_FBDIV_45	5
PLL1_INIT_CFG	24'h00001E
PLL1_LOCK_CFG	9'h1E8
PLL1_REFCLK_DIV	1
PLL_CLKOUT_CFG	8'b00000000
PRIMITIVE_COUNT	1
PRIMITIVE_GROUP	IO
PRIMITIVE_LEVEL	LEAF
PRIMITIVE_SUBGROUP	gt
PRIMITIVE_TYPE	IO.gt.GTPE2_COMMON
REF_NAME	GTPE2_COMMON
REUSE_STATUS
RSVD_ATTR0	16'h0000
RSVD_ATTR1	16'h0000
SIM_PLL0REFCLK_SEL	3'b001
SIM_PLL1REFCLK_SEL	3'b001
SIM_RESET_SPEEDUP	FALSE
SIM_VERSION	1.0
SLR_INDEX	0
STATUS	PLACED
box_type	PRIMITIVE