# compile vhdl design source files
vhdl xil_defaultlib  \
"REG_FILE_tb_func_synth.vhd" \
"../../../../../Digital_Design_ARM_Processor.srcs/sim_1/new/REG_FILE_TB.vhd" \

# Do not sort compile order
nosort
