// Seed: 760290858
module module_0 (
    input uwire id_0,
    output supply0 id_1,
    input tri id_2,
    input uwire id_3
);
  wire id_5;
  assign module_1.type_0 = 0;
endmodule
program module_1 (
    output supply1 id_0,
    input tri1 id_1
);
  initial id_0 = id_0++;
  tri1 id_3 = 1;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1,
      id_1
  );
  assign id_3 = 1;
endprogram
module module_2 (
    output wor id_0,
    input tri0 id_1,
    input wand id_2,
    input supply0 id_3
);
  reg id_5;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_2,
      id_3
  );
  always @(negedge 1 >= id_1) id_5 <= 1;
endmodule
