<dec f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='318' type='DenseMap&lt;const llvm::CodeGenSubRegIndex *, SmallPtrSet&lt;llvm::CodeGenRegisterClass *, 8&gt; &gt;'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='404' u='m' c='_ZN4llvm20CodeGenRegisterClass16addSuperRegClassEPNS_18CodeGenSubRegIndexEPS0_'/>
<offset>1536</offset>
<doc f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='312'>// Map SubRegIndex -&gt; set of super-reg classes.  This is all register
    // classes SuperRC such that:
    //
    //   R:SubRegIndex in this RC for all R in SuperRC.
    //</doc>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1061' u='m' c='_ZNK4llvm20CodeGenRegisterClass18getSuperRegClassesEPKNS_18CodeGenSubRegIndexERNS_9BitVectorE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1062' u='m' c='_ZNK4llvm20CodeGenRegisterClass18getSuperRegClassesEPKNS_18CodeGenSubRegIndexERNS_9BitVectorE'/>
