v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 47600 47000 1 90 0 vdc-1.sym
{
T 46900 47950 5 10 1 1 180 0 1
refdes=V1
T 46750 47700 5 10 0 0 90 0 1
device=VOLTAGE_SOURCE
T 46550 47700 5 10 0 0 90 0 1
footprint=none
T 47200 48150 5 10 1 1 180 0 1
value=DC 2V
}
C 44200 48700 1 0 0 resistor-1.sym
{
T 44500 49100 5 10 0 0 0 0 1
device=RESISTOR
T 44600 49000 5 10 1 1 0 0 1
refdes=R1
T 44500 48500 5 10 1 1 0 0 1
value=5
}
C 43900 47200 1 0 0 resistor-1.sym
{
T 44200 47600 5 10 0 0 0 0 1
device=RESISTOR
T 44100 47500 5 10 1 1 0 0 1
refdes=R3
T 44200 47000 5 10 1 1 0 0 1
value=20
}
C 47800 45600 1 90 0 resistor-1.sym
{
T 47400 45900 5 10 0 0 90 0 1
device=RESISTOR
T 47500 46200 5 10 1 1 180 0 1
refdes=R5
T 47300 45900 5 10 1 1 0 0 1
value=10
}
C 43200 45700 1 0 0 idc-1.sym
{
T 42800 46350 5 10 1 1 0 0 1
refdes=I1
T 43900 46550 5 10 0 0 0 0 1
device=CURRENT_SOURCE
T 43900 46750 5 10 0 0 0 0 1
footprint=none
T 42600 46150 5 10 1 1 0 0 1
value=DC -1A
}
C 45400 44600 1 0 0 gnd-1.sym
N 43500 46900 43500 48800 4
{
T 43500 46900 5 10 1 1 0 0 1
netname=n1
}
N 43500 48800 44200 48800 4
N 43900 47300 43500 47300 4
N 44800 47300 46400 47300 4
{
T 44800 47300 5 10 1 1 0 0 1
netname=n2
}
N 47600 47300 47700 47300 4
N 47700 46500 47700 48800 4
{
T 47700 47300 5 10 1 1 0 0 1
netname=n3
}
N 47700 45200 47700 45600 4
N 47700 45200 43500 45200 4
{
T 45600 45000 5 10 1 1 0 0 1
netname=0
}
N 43500 45200 43500 45700 4
N 45500 44900 45500 45200 4
C 45800 45700 1 90 0 resistor-1.sym
{
T 45400 46000 5 10 0 0 90 0 1
device=RESISTOR
T 45500 46300 5 10 1 1 180 0 1
refdes=R4
T 45300 46000 5 10 1 1 0 0 1
value=10
}
N 45700 46600 45700 47300 4
N 45700 45700 45700 45200 4
C 46000 48700 1 0 0 resistor-1.sym
{
T 46300 49100 5 10 0 0 0 0 1
device=RESISTOR
T 46400 49000 5 10 1 1 0 0 1
refdes=R2
T 46300 48500 5 10 1 1 0 0 1
value=15
}
N 45100 48800 46000 48800 4
{
T 45100 48800 5 10 1 1 0 0 1
netname=n4
}
N 46900 48800 47700 48800 4
