{
  "module_name": "hclge_cmd.h",
  "hash_id": "001ea6ac3274f0b61feaaa29b1ab8996254c21033530ace397b3c4e93accffd6",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/hisilicon/hns3/hns3pf/hclge_cmd.h",
  "human_readable_source": " \n\n\n#ifndef __HCLGE_CMD_H\n#define __HCLGE_CMD_H\n#include <linux/types.h>\n#include <linux/io.h>\n#include <linux/etherdevice.h>\n#include \"hnae3.h\"\n#include \"hclge_comm_cmd.h\"\n\nstruct hclge_dev;\n\n#define HCLGE_CMDQ_RX_INVLD_B\t\t0\n#define HCLGE_CMDQ_RX_OUTVLD_B\t\t1\n\nstruct hclge_misc_vector {\n\tu8 __iomem *addr;\n\tint vector_irq;\n\tchar name[HNAE3_INT_NAME_LEN];\n};\n\n#define hclge_cmd_setup_basic_desc(desc, opcode, is_read) \\\n\thclge_comm_cmd_setup_basic_desc(desc, opcode, is_read)\n\n#define HCLGE_TQP_REG_OFFSET\t\t0x80000\n#define HCLGE_TQP_REG_SIZE\t\t0x200\n\n#define HCLGE_TQP_MAX_SIZE_DEV_V2\t1024\n#define HCLGE_TQP_EXT_REG_OFFSET\t0x100\n\n#define HCLGE_RCB_INIT_QUERY_TIMEOUT\t10\n#define HCLGE_RCB_INIT_FLAG_EN_B\t0\n#define HCLGE_RCB_INIT_FLAG_FINI_B\t8\nstruct hclge_config_rcb_init_cmd {\n\t__le16 rcb_init_flag;\n\tu8 rsv[22];\n};\n\nstruct hclge_tqp_map_cmd {\n\t__le16 tqp_id;\t \n\tu8 tqp_vf;\t \n#define HCLGE_TQP_MAP_TYPE_PF\t\t0\n#define HCLGE_TQP_MAP_TYPE_VF\t\t1\n#define HCLGE_TQP_MAP_TYPE_B\t\t0\n#define HCLGE_TQP_MAP_EN_B\t\t1\n\tu8 tqp_flag;\t \n\t__le16 tqp_vid;  \n\tu8 rsv[18];\n};\n\n#define HCLGE_VECTOR_ELEMENTS_PER_CMD\t10\n\nenum hclge_int_type {\n\tHCLGE_INT_TX,\n\tHCLGE_INT_RX,\n\tHCLGE_INT_EVENT,\n};\n\nstruct hclge_ctrl_vector_chain_cmd {\n#define HCLGE_VECTOR_ID_L_S\t0\n#define HCLGE_VECTOR_ID_L_M\tGENMASK(7, 0)\n\tu8 int_vector_id_l;\n\tu8 int_cause_num;\n#define HCLGE_INT_TYPE_S\t0\n#define HCLGE_INT_TYPE_M\tGENMASK(1, 0)\n#define HCLGE_TQP_ID_S\t\t2\n#define HCLGE_TQP_ID_M\t\tGENMASK(12, 2)\n#define HCLGE_INT_GL_IDX_S\t13\n#define HCLGE_INT_GL_IDX_M\tGENMASK(14, 13)\n\t__le16 tqp_type_and_id[HCLGE_VECTOR_ELEMENTS_PER_CMD];\n\tu8 vfid;\n#define HCLGE_VECTOR_ID_H_S\t8\n#define HCLGE_VECTOR_ID_H_M\tGENMASK(15, 8)\n\tu8 int_vector_id_h;\n};\n\n#define HCLGE_MAX_TC_NUM\t\t8\n#define HCLGE_TC0_PRI_BUF_EN_B\t15  \n#define HCLGE_BUF_UNIT_S\t7   \nstruct hclge_tx_buff_alloc_cmd {\n\t__le16 tx_pkt_buff[HCLGE_MAX_TC_NUM];\n\tu8 tx_buff_rsv[8];\n};\n\nstruct hclge_rx_priv_buff_cmd {\n\t__le16 buf_num[HCLGE_MAX_TC_NUM];\n\t__le16 shared_buf;\n\tu8 rsv[6];\n};\n\n#define HCLGE_RX_PRIV_EN_B\t15\n#define HCLGE_TC_NUM_ONE_DESC\t4\nstruct hclge_priv_wl {\n\t__le16 high;\n\t__le16 low;\n};\n\nstruct hclge_rx_priv_wl_buf {\n\tstruct hclge_priv_wl tc_wl[HCLGE_TC_NUM_ONE_DESC];\n};\n\nstruct hclge_rx_com_thrd {\n\tstruct hclge_priv_wl com_thrd[HCLGE_TC_NUM_ONE_DESC];\n};\n\nstruct hclge_rx_com_wl {\n\tstruct hclge_priv_wl com_wl;\n};\n\nstruct hclge_waterline {\n\tu32 low;\n\tu32 high;\n};\n\nstruct hclge_tc_thrd {\n\tu32 low;\n\tu32 high;\n};\n\nstruct hclge_priv_buf {\n\tstruct hclge_waterline wl;\t \n\tu32 buf_size;\t \n\tu32 tx_buf_size;\n\tu32 enable;\t \n};\n\nstruct hclge_shared_buf {\n\tstruct hclge_waterline self;\n\tstruct hclge_tc_thrd tc_thrd[HCLGE_MAX_TC_NUM];\n\tu32 buf_size;\n};\n\nstruct hclge_pkt_buf_alloc {\n\tstruct hclge_priv_buf priv_buf[HCLGE_MAX_TC_NUM];\n\tstruct hclge_shared_buf s_buf;\n};\n\n#define HCLGE_RX_COM_WL_EN_B\t15\nstruct hclge_rx_com_wl_buf_cmd {\n\t__le16 high_wl;\n\t__le16 low_wl;\n\tu8 rsv[20];\n};\n\n#define HCLGE_RX_PKT_EN_B\t15\nstruct hclge_rx_pkt_buf_cmd {\n\t__le16 high_pkt;\n\t__le16 low_pkt;\n\tu8 rsv[20];\n};\n\n#define HCLGE_PF_STATE_DONE_B\t0\n#define HCLGE_PF_STATE_MAIN_B\t1\n#define HCLGE_PF_STATE_BOND_B\t2\n#define HCLGE_PF_STATE_MAC_N_B\t6\n#define HCLGE_PF_MAC_NUM_MASK\t0x3\n#define HCLGE_PF_STATE_MAIN\tBIT(HCLGE_PF_STATE_MAIN_B)\n#define HCLGE_PF_STATE_DONE\tBIT(HCLGE_PF_STATE_DONE_B)\n#define HCLGE_VF_RST_STATUS_CMD\t4\n\nstruct hclge_func_status_cmd {\n\t__le32  vf_rst_state[HCLGE_VF_RST_STATUS_CMD];\n\tu8 pf_state;\n\tu8 mac_id;\n\tu8 rsv1;\n\tu8 pf_cnt_in_mac;\n\tu8 pf_num;\n\tu8 vf_num;\n\tu8 rsv[2];\n};\n\nstruct hclge_pf_res_cmd {\n\t__le16 tqp_num;\n\t__le16 buf_size;\n\t__le16 msixcap_localid_ba_nic;\n\t__le16 msixcap_localid_number_nic;\n\t__le16 pf_intr_vector_number_roce;\n\t__le16 pf_own_fun_number;\n\t__le16 tx_buf_size;\n\t__le16 dv_buf_size;\n\t__le16 ext_tqp_num;\n\tu8 rsv[6];\n};\n\n#define HCLGE_CFG_OFFSET_S\t0\n#define HCLGE_CFG_OFFSET_M\tGENMASK(19, 0)\n#define HCLGE_CFG_RD_LEN_S\t24\n#define HCLGE_CFG_RD_LEN_M\tGENMASK(27, 24)\n#define HCLGE_CFG_RD_LEN_BYTES\t16\n#define HCLGE_CFG_RD_LEN_UNIT\t4\n\n#define HCLGE_CFG_TC_NUM_S\t8\n#define HCLGE_CFG_TC_NUM_M\tGENMASK(15, 8)\n#define HCLGE_CFG_TQP_DESC_N_S\t16\n#define HCLGE_CFG_TQP_DESC_N_M\tGENMASK(31, 16)\n#define HCLGE_CFG_PHY_ADDR_S\t0\n#define HCLGE_CFG_PHY_ADDR_M\tGENMASK(7, 0)\n#define HCLGE_CFG_MEDIA_TP_S\t8\n#define HCLGE_CFG_MEDIA_TP_M\tGENMASK(15, 8)\n#define HCLGE_CFG_RX_BUF_LEN_S\t16\n#define HCLGE_CFG_RX_BUF_LEN_M\tGENMASK(31, 16)\n#define HCLGE_CFG_MAC_ADDR_H_S\t0\n#define HCLGE_CFG_MAC_ADDR_H_M\tGENMASK(15, 0)\n#define HCLGE_CFG_DEFAULT_SPEED_S\t16\n#define HCLGE_CFG_DEFAULT_SPEED_M\tGENMASK(23, 16)\n#define HCLGE_CFG_RSS_SIZE_S\t24\n#define HCLGE_CFG_RSS_SIZE_M\tGENMASK(31, 24)\n#define HCLGE_CFG_SPEED_ABILITY_S\t0\n#define HCLGE_CFG_SPEED_ABILITY_M\tGENMASK(7, 0)\n#define HCLGE_CFG_SPEED_ABILITY_EXT_S\t10\n#define HCLGE_CFG_SPEED_ABILITY_EXT_M\tGENMASK(15, 10)\n#define HCLGE_CFG_VLAN_FLTR_CAP_S\t8\n#define HCLGE_CFG_VLAN_FLTR_CAP_M\tGENMASK(9, 8)\n#define HCLGE_CFG_UMV_TBL_SPACE_S\t16\n#define HCLGE_CFG_UMV_TBL_SPACE_M\tGENMASK(31, 16)\n#define HCLGE_CFG_PF_RSS_SIZE_S\t\t0\n#define HCLGE_CFG_PF_RSS_SIZE_M\t\tGENMASK(3, 0)\n#define HCLGE_CFG_TX_SPARE_BUF_SIZE_S\t4\n#define HCLGE_CFG_TX_SPARE_BUF_SIZE_M\tGENMASK(15, 4)\n\n#define HCLGE_CFG_CMD_CNT\t\t4\n\nstruct hclge_cfg_param_cmd {\n\t__le32 offset;\n\t__le32 rsv;\n\t__le32 param[HCLGE_CFG_CMD_CNT];\n};\n\n#define HCLGE_MAC_MODE\t\t0x0\n#define HCLGE_DESC_NUM\t\t0x40\n\n#define HCLGE_ALLOC_VALID_B\t0\nstruct hclge_vf_num_cmd {\n\tu8 alloc_valid;\n\tu8 rsv[23];\n};\n\n#define HCLGE_RSS_DEFAULT_OUTPORT_B\t4\n\n#define HCLGE_RSS_CFG_TBL_SIZE_H\t4\n#define HCLGE_RSS_CFG_TBL_BW_L\t\t8U\n\n#define HCLGE_RSS_TC_OFFSET_S\t\t0\n#define HCLGE_RSS_TC_OFFSET_M\t\tGENMASK(10, 0)\n#define HCLGE_RSS_TC_SIZE_MSB_B\t\t11\n#define HCLGE_RSS_TC_SIZE_S\t\t12\n#define HCLGE_RSS_TC_SIZE_M\t\tGENMASK(14, 12)\n#define HCLGE_RSS_TC_SIZE_MSB_OFFSET\t3\n#define HCLGE_RSS_TC_VALID_B\t\t15\n\n#define HCLGE_LINK_STATUS_UP_B\t0\n#define HCLGE_LINK_STATUS_UP_M\tBIT(HCLGE_LINK_STATUS_UP_B)\nstruct hclge_link_status_cmd {\n\tu8 status;\n\tu8 rsv[23];\n};\n\n \n#define HCLGE_PROMISC_EN_UC\t1\n#define HCLGE_PROMISC_EN_MC\t2\n#define HCLGE_PROMISC_EN_BC\t3\n#define HCLGE_PROMISC_TX_EN\t4\n#define HCLGE_PROMISC_RX_EN\t5\n\n \n#define HCLGE_PROMISC_UC_RX_EN\t2\n#define HCLGE_PROMISC_MC_RX_EN\t3\n#define HCLGE_PROMISC_BC_RX_EN\t4\n#define HCLGE_PROMISC_UC_TX_EN\t5\n#define HCLGE_PROMISC_MC_TX_EN\t6\n#define HCLGE_PROMISC_BC_TX_EN\t7\n\nstruct hclge_promisc_cfg_cmd {\n\tu8 promisc;\n\tu8 vf_id;\n\tu8 extend_promisc;\n\tu8 rsv0[21];\n};\n\nenum hclge_promisc_type {\n\tHCLGE_UNICAST\t= 1,\n\tHCLGE_MULTICAST\t= 2,\n\tHCLGE_BROADCAST\t= 3,\n};\n\n#define HCLGE_MAC_TX_EN_B\t6\n#define HCLGE_MAC_RX_EN_B\t7\n#define HCLGE_MAC_PAD_TX_B\t11\n#define HCLGE_MAC_PAD_RX_B\t12\n#define HCLGE_MAC_1588_TX_B\t13\n#define HCLGE_MAC_1588_RX_B\t14\n#define HCLGE_MAC_APP_LP_B\t15\n#define HCLGE_MAC_LINE_LP_B\t16\n#define HCLGE_MAC_FCS_TX_B\t17\n#define HCLGE_MAC_RX_OVERSIZE_TRUNCATE_B\t18\n#define HCLGE_MAC_RX_FCS_STRIP_B\t19\n#define HCLGE_MAC_RX_FCS_B\t20\n#define HCLGE_MAC_TX_UNDER_MIN_ERR_B\t\t21\n#define HCLGE_MAC_TX_OVERSIZE_TRUNCATE_B\t22\n\nstruct hclge_config_mac_mode_cmd {\n\t__le32 txrx_pad_fcs_loop_en;\n\tu8 rsv[20];\n};\n\nstruct hclge_pf_rst_sync_cmd {\n#define HCLGE_PF_RST_ALL_VF_RDY_B\t0\n\tu8 all_vf_ready;\n\tu8 rsv[23];\n};\n\n#define HCLGE_CFG_SPEED_S\t\t0\n#define HCLGE_CFG_SPEED_M\t\tGENMASK(5, 0)\n\n#define HCLGE_CFG_DUPLEX_B\t\t7\n#define HCLGE_CFG_DUPLEX_M\t\tBIT(HCLGE_CFG_DUPLEX_B)\n\nstruct hclge_config_mac_speed_dup_cmd {\n\tu8 speed_dup;\n\n#define HCLGE_CFG_MAC_SPEED_CHANGE_EN_B\t0\n\tu8 mac_change_fec_en;\n\tu8 rsv[4];\n\tu8 lane_num;\n\tu8 rsv1[17];\n};\n\n#define HCLGE_TQP_ENABLE_B\t\t0\n\n#define HCLGE_MAC_CFG_AN_EN_B\t\t0\n#define HCLGE_MAC_CFG_AN_INT_EN_B\t1\n#define HCLGE_MAC_CFG_AN_INT_MSK_B\t2\n#define HCLGE_MAC_CFG_AN_INT_CLR_B\t3\n#define HCLGE_MAC_CFG_AN_RST_B\t\t4\n\n#define HCLGE_MAC_CFG_AN_EN\tBIT(HCLGE_MAC_CFG_AN_EN_B)\n\nstruct hclge_config_auto_neg_cmd {\n\t__le32  cfg_an_cmd_flag;\n\tu8      rsv[20];\n};\n\nstruct hclge_sfp_info_cmd {\n\t__le32 speed;\n\tu8 query_type;  \n\tu8 active_fec;\n\tu8 autoneg;  \n\tu8 autoneg_ability;  \n\t__le32 speed_ability;  \n\t__le32 module_type;\n\tu8 fec_ability;\n\tu8 lane_num;\n\tu8 rsv[6];\n};\n\n#define HCLGE_MAC_CFG_FEC_AUTO_EN_B\t0\n#define HCLGE_MAC_CFG_FEC_MODE_S\t1\n#define HCLGE_MAC_CFG_FEC_MODE_M\tGENMASK(3, 1)\n#define HCLGE_MAC_CFG_FEC_SET_DEF_B\t0\n#define HCLGE_MAC_CFG_FEC_CLR_DEF_B\t1\n\n#define HCLGE_MAC_FEC_OFF\t\t0\n#define HCLGE_MAC_FEC_BASER\t\t1\n#define HCLGE_MAC_FEC_RS\t\t2\n#define HCLGE_MAC_FEC_LLRS\t\t3\nstruct hclge_config_fec_cmd {\n\tu8 fec_mode;\n\tu8 default_config;\n\tu8 rsv[22];\n};\n\n#define HCLGE_FEC_STATS_CMD_NUM 4\n\nstruct hclge_query_fec_stats_cmd {\n\t \n\t__le32 rs_fec_corr_blocks;\n\t__le32 rs_fec_uncorr_blocks;\n\t__le32 rs_fec_error_blocks;\n\t \n\tu8 base_r_lane_num;\n\tu8 rsv[3];\n\t__le32 base_r_fec_corr_blocks;\n\t__le32 base_r_fec_uncorr_blocks;\n};\n\n#define HCLGE_MAC_UPLINK_PORT\t\t0x100\n\nstruct hclge_config_max_frm_size_cmd {\n\t__le16  max_frm_size;\n\tu8      min_frm_size;\n\tu8      rsv[21];\n};\n\nenum hclge_mac_vlan_tbl_opcode {\n\tHCLGE_MAC_VLAN_ADD,\t \n\tHCLGE_MAC_VLAN_UPDATE,   \n\tHCLGE_MAC_VLAN_REMOVE,   \n\tHCLGE_MAC_VLAN_LKUP,     \n};\n\nenum hclge_mac_vlan_add_resp_code {\n\tHCLGE_ADD_UC_OVERFLOW = 2,\t \n\tHCLGE_ADD_MC_OVERFLOW,\t\t \n};\n\n#define HCLGE_MAC_VLAN_BIT0_EN_B\t0\n#define HCLGE_MAC_VLAN_BIT1_EN_B\t1\n#define HCLGE_MAC_EPORT_SW_EN_B\t\t12\n#define HCLGE_MAC_EPORT_TYPE_B\t\t11\n#define HCLGE_MAC_EPORT_VFID_S\t\t3\n#define HCLGE_MAC_EPORT_VFID_M\t\tGENMASK(10, 3)\n#define HCLGE_MAC_EPORT_PFID_S\t\t0\n#define HCLGE_MAC_EPORT_PFID_M\t\tGENMASK(2, 0)\nstruct hclge_mac_vlan_tbl_entry_cmd {\n\tu8\tflags;\n\tu8      resp_code;\n\t__le16  vlan_tag;\n\t__le32  mac_addr_hi32;\n\t__le16  mac_addr_lo16;\n\t__le16  rsv1;\n\tu8      entry_type;\n\tu8      mc_mac_en;\n\t__le16  egress_port;\n\t__le16  egress_queue;\n\tu8      rsv2[6];\n};\n\n#define HCLGE_UMV_SPC_ALC_B\t0\nstruct hclge_umv_spc_alc_cmd {\n\tu8 allocate;\n\tu8 rsv1[3];\n\t__le32 space_size;\n\tu8 rsv2[16];\n};\n\n#define HCLGE_MAC_MGR_MASK_VLAN_B\t\tBIT(0)\n#define HCLGE_MAC_MGR_MASK_MAC_B\t\tBIT(1)\n#define HCLGE_MAC_MGR_MASK_ETHERTYPE_B\t\tBIT(2)\n\nstruct hclge_mac_mgr_tbl_entry_cmd {\n\tu8      flags;\n\tu8      resp_code;\n\t__le16  vlan_tag;\n\tu8      mac_addr[ETH_ALEN];\n\t__le16  rsv1;\n\t__le16  ethter_type;\n\t__le16  egress_port;\n\t__le16  egress_queue;\n\tu8      sw_port_id_aware;\n\tu8      rsv2;\n\tu8      i_port_bitmap;\n\tu8      i_port_direction;\n\tu8      rsv3[2];\n};\n\nstruct hclge_vlan_filter_ctrl_cmd {\n\tu8 vlan_type;\n\tu8 vlan_fe;\n\tu8 rsv1[2];\n\tu8 vf_id;\n\tu8 rsv2[19];\n};\n\n#define HCLGE_VLAN_ID_OFFSET_STEP\t160\n#define HCLGE_VLAN_BYTE_SIZE\t\t8\n#define\tHCLGE_VLAN_OFFSET_BITMAP \\\n\t(HCLGE_VLAN_ID_OFFSET_STEP / HCLGE_VLAN_BYTE_SIZE)\n\nstruct hclge_vlan_filter_pf_cfg_cmd {\n\tu8 vlan_offset;\n\tu8 vlan_cfg;\n\tu8 rsv[2];\n\tu8 vlan_offset_bitmap[HCLGE_VLAN_OFFSET_BITMAP];\n};\n\n#define HCLGE_MAX_VF_BYTES  16\n\nstruct hclge_vlan_filter_vf_cfg_cmd {\n\t__le16 vlan_id;\n\tu8  resp_code;\n\tu8  rsv;\n\tu8  vlan_cfg;\n\tu8  rsv1[3];\n\tu8  vf_bitmap[HCLGE_MAX_VF_BYTES];\n};\n\n#define HCLGE_INGRESS_BYPASS_B\t\t0\nstruct hclge_port_vlan_filter_bypass_cmd {\n\tu8 bypass_state;\n\tu8 rsv1[3];\n\tu8 vf_id;\n\tu8 rsv2[19];\n};\n\n#define HCLGE_SWITCH_ANTI_SPOOF_B\t0U\n#define HCLGE_SWITCH_ALW_LPBK_B\t\t1U\n#define HCLGE_SWITCH_ALW_LCL_LPBK_B\t2U\n#define HCLGE_SWITCH_ALW_DST_OVRD_B\t3U\n#define HCLGE_SWITCH_NO_MASK\t\t0x0\n#define HCLGE_SWITCH_ANTI_SPOOF_MASK\t0xFE\n#define HCLGE_SWITCH_ALW_LPBK_MASK\t0xFD\n#define HCLGE_SWITCH_ALW_LCL_LPBK_MASK\t0xFB\n#define HCLGE_SWITCH_LW_DST_OVRD_MASK\t0xF7\n\nstruct hclge_mac_vlan_switch_cmd {\n\tu8 roce_sel;\n\tu8 rsv1[3];\n\t__le32 func_id;\n\tu8 switch_param;\n\tu8 rsv2[3];\n\tu8 param_mask;\n\tu8 rsv3[11];\n};\n\nenum hclge_mac_vlan_cfg_sel {\n\tHCLGE_MAC_VLAN_NIC_SEL = 0,\n\tHCLGE_MAC_VLAN_ROCE_SEL,\n};\n\n#define HCLGE_ACCEPT_TAG1_B\t\t0\n#define HCLGE_ACCEPT_UNTAG1_B\t\t1\n#define HCLGE_PORT_INS_TAG1_EN_B\t2\n#define HCLGE_PORT_INS_TAG2_EN_B\t3\n#define HCLGE_CFG_NIC_ROCE_SEL_B\t4\n#define HCLGE_ACCEPT_TAG2_B\t\t5\n#define HCLGE_ACCEPT_UNTAG2_B\t\t6\n#define HCLGE_TAG_SHIFT_MODE_EN_B\t7\n#define HCLGE_VF_NUM_PER_BYTE\t\t8\n\nstruct hclge_vport_vtag_tx_cfg_cmd {\n\tu8 vport_vlan_cfg;\n\tu8 vf_offset;\n\tu8 rsv1[2];\n\t__le16 def_vlan_tag1;\n\t__le16 def_vlan_tag2;\n\tu8 vf_bitmap[HCLGE_VF_NUM_PER_BYTE];\n\tu8 rsv2[8];\n};\n\n#define HCLGE_REM_TAG1_EN_B\t\t0\n#define HCLGE_REM_TAG2_EN_B\t\t1\n#define HCLGE_SHOW_TAG1_EN_B\t\t2\n#define HCLGE_SHOW_TAG2_EN_B\t\t3\n#define HCLGE_DISCARD_TAG1_EN_B\t\t5\n#define HCLGE_DISCARD_TAG2_EN_B\t\t6\nstruct hclge_vport_vtag_rx_cfg_cmd {\n\tu8 vport_vlan_cfg;\n\tu8 vf_offset;\n\tu8 rsv1[6];\n\tu8 vf_bitmap[HCLGE_VF_NUM_PER_BYTE];\n\tu8 rsv2[8];\n};\n\nstruct hclge_tx_vlan_type_cfg_cmd {\n\t__le16 ot_vlan_type;\n\t__le16 in_vlan_type;\n\tu8 rsv[20];\n};\n\nstruct hclge_rx_vlan_type_cfg_cmd {\n\t__le16 ot_fst_vlan_type;\n\t__le16 ot_sec_vlan_type;\n\t__le16 in_fst_vlan_type;\n\t__le16 in_sec_vlan_type;\n\tu8 rsv[16];\n};\n\nstruct hclge_cfg_com_tqp_queue_cmd {\n\t__le16 tqp_id;\n\t__le16 stream_id;\n\tu8 enable;\n\tu8 rsv[19];\n};\n\nstruct hclge_cfg_tx_queue_pointer_cmd {\n\t__le16 tqp_id;\n\t__le16 tx_tail;\n\t__le16 tx_head;\n\t__le16 fbd_num;\n\t__le16 ring_offset;\n\tu8 rsv[14];\n};\n\n#pragma pack(1)\nstruct hclge_mac_ethertype_idx_rd_cmd {\n\tu8\tflags;\n\tu8\tresp_code;\n\t__le16  vlan_tag;\n\tu8      mac_addr[ETH_ALEN];\n\t__le16  index;\n\t__le16\tethter_type;\n\t__le16  egress_port;\n\t__le16  egress_queue;\n\t__le16  rev0;\n\tu8\ti_port_bitmap;\n\tu8\ti_port_direction;\n\tu8\trev1[2];\n};\n\n#pragma pack()\n\n#define HCLGE_TSO_MSS_MIN_S\t0\n#define HCLGE_TSO_MSS_MIN_M\tGENMASK(13, 0)\n\n#define HCLGE_TSO_MSS_MAX_S\t16\n#define HCLGE_TSO_MSS_MAX_M\tGENMASK(29, 16)\n\nstruct hclge_cfg_tso_status_cmd {\n\t__le16 tso_mss_min;\n\t__le16 tso_mss_max;\n\tu8 rsv[20];\n};\n\n#define HCLGE_GRO_EN_B\t\t0\nstruct hclge_cfg_gro_status_cmd {\n\tu8 gro_en;\n\tu8 rsv[23];\n};\n\n#define HCLGE_TSO_MSS_MIN\t256\n#define HCLGE_TSO_MSS_MAX\t9668\n\n#define HCLGE_TQP_RESET_B\t0\nstruct hclge_reset_tqp_queue_cmd {\n\t__le16 tqp_id;\n\tu8 reset_req;\n\tu8 ready_to_reset;\n\tu8 rsv[20];\n};\n\n#define HCLGE_CFG_RESET_MAC_B\t\t3\n#define HCLGE_CFG_RESET_FUNC_B\t\t7\n#define HCLGE_CFG_RESET_RCB_B\t\t1\nstruct hclge_reset_cmd {\n\tu8 mac_func_reset;\n\tu8 fun_reset_vfid;\n\tu8 fun_reset_rcb;\n\tu8 rsv;\n\t__le16 fun_reset_rcb_vqid_start;\n\t__le16 fun_reset_rcb_vqid_num;\n\tu8 fun_reset_rcb_return_status;\n\tu8 rsv1[15];\n};\n\n#define HCLGE_PF_RESET_DONE_BIT\t\tBIT(0)\n\nstruct hclge_pf_rst_done_cmd {\n\tu8 pf_rst_done;\n\tu8 rsv[23];\n};\n\n#define HCLGE_CMD_SERDES_SERIAL_INNER_LOOP_B\tBIT(0)\n#define HCLGE_CMD_SERDES_PARALLEL_INNER_LOOP_B\tBIT(2)\n#define HCLGE_CMD_GE_PHY_INNER_LOOP_B\t\tBIT(3)\n#define HCLGE_CMD_COMMON_LB_DONE_B\t\tBIT(0)\n#define HCLGE_CMD_COMMON_LB_SUCCESS_B\t\tBIT(1)\nstruct hclge_common_lb_cmd {\n\tu8 mask;\n\tu8 enable;\n\tu8 result;\n\tu8 rsv[21];\n};\n\n#define HCLGE_DEFAULT_TX_BUF\t\t0x4000\t  \n#define HCLGE_TOTAL_PKT_BUF\t\t0x108000  \n#define HCLGE_DEFAULT_DV\t\t0xA000\t  \n#define HCLGE_DEFAULT_NON_DCB_DV\t0x7800\t \n#define HCLGE_NON_DCB_ADDITIONAL_BUF\t0x1400\t \n\n#define HCLGE_LED_LOCATE_STATE_S\t0\n#define HCLGE_LED_LOCATE_STATE_M\tGENMASK(1, 0)\n\nstruct hclge_set_led_state_cmd {\n\tu8 rsv1[3];\n\tu8 locate_led_config;\n\tu8 rsv2[20];\n};\n\nstruct hclge_get_fd_mode_cmd {\n\tu8 mode;\n\tu8 enable;\n\tu8 rsv[22];\n};\n\nstruct hclge_get_fd_allocation_cmd {\n\t__le32 stage1_entry_num;\n\t__le32 stage2_entry_num;\n\t__le16 stage1_counter_num;\n\t__le16 stage2_counter_num;\n\tu8 rsv[12];\n};\n\nstruct hclge_set_fd_key_config_cmd {\n\tu8 stage;\n\tu8 key_select;\n\tu8 inner_sipv6_word_en;\n\tu8 inner_dipv6_word_en;\n\tu8 outer_sipv6_word_en;\n\tu8 outer_dipv6_word_en;\n\tu8 rsv1[2];\n\t__le32 tuple_mask;\n\t__le32 meta_data_mask;\n\tu8 rsv2[8];\n};\n\n#define HCLGE_FD_EPORT_SW_EN_B\t\t0\nstruct hclge_fd_tcam_config_1_cmd {\n\tu8 stage;\n\tu8 xy_sel;\n\tu8 port_info;\n\tu8 rsv1[1];\n\t__le32 index;\n\tu8 entry_vld;\n\tu8 rsv2[7];\n\tu8 tcam_data[8];\n};\n\nstruct hclge_fd_tcam_config_2_cmd {\n\tu8 tcam_data[24];\n};\n\nstruct hclge_fd_tcam_config_3_cmd {\n\tu8 tcam_data[20];\n\tu8 rsv[4];\n};\n\n#define HCLGE_FD_AD_DROP_B\t\t0\n#define HCLGE_FD_AD_DIRECT_QID_B\t1\n#define HCLGE_FD_AD_QID_S\t\t2\n#define HCLGE_FD_AD_QID_M\t\tGENMASK(11, 2)\n#define HCLGE_FD_AD_USE_COUNTER_B\t12\n#define HCLGE_FD_AD_COUNTER_NUM_S\t13\n#define HCLGE_FD_AD_COUNTER_NUM_M\tGENMASK(20, 13)\n#define HCLGE_FD_AD_NXT_STEP_B\t\t20\n#define HCLGE_FD_AD_NXT_KEY_S\t\t21\n#define HCLGE_FD_AD_NXT_KEY_M\t\tGENMASK(25, 21)\n#define HCLGE_FD_AD_WR_RULE_ID_B\t0\n#define HCLGE_FD_AD_RULE_ID_S\t\t1\n#define HCLGE_FD_AD_RULE_ID_M\t\tGENMASK(12, 1)\n#define HCLGE_FD_AD_TC_OVRD_B\t\t16\n#define HCLGE_FD_AD_TC_SIZE_S\t\t17\n#define HCLGE_FD_AD_TC_SIZE_M\t\tGENMASK(20, 17)\n\nstruct hclge_fd_ad_config_cmd {\n\tu8 stage;\n\tu8 rsv1[3];\n\t__le32 index;\n\t__le64 ad_data;\n\tu8 rsv2[8];\n};\n\nstruct hclge_fd_ad_cnt_read_cmd {\n\tu8 rsv0[4];\n\t__le16 index;\n\tu8 rsv1[2];\n\t__le64 cnt;\n\tu8 rsv2[8];\n};\n\n#define HCLGE_FD_USER_DEF_OFT_S\t\t0\n#define HCLGE_FD_USER_DEF_OFT_M\t\tGENMASK(14, 0)\n#define HCLGE_FD_USER_DEF_EN_B\t\t15\nstruct hclge_fd_user_def_cfg_cmd {\n\t__le16 ol2_cfg;\n\t__le16 l2_cfg;\n\t__le16 ol3_cfg;\n\t__le16 l3_cfg;\n\t__le16 ol4_cfg;\n\t__le16 l4_cfg;\n\tu8 rsv[12];\n};\n\nstruct hclge_get_imp_bd_cmd {\n\t__le32 bd_num;\n\tu8 rsv[20];\n};\n\nstruct hclge_query_ppu_pf_other_int_dfx_cmd {\n\t__le16 over_8bd_no_fe_qid;\n\t__le16 over_8bd_no_fe_vf_id;\n\t__le16 tso_mss_cmp_min_err_qid;\n\t__le16 tso_mss_cmp_min_err_vf_id;\n\t__le16 tso_mss_cmp_max_err_qid;\n\t__le16 tso_mss_cmp_max_err_vf_id;\n\t__le16 tx_rd_fbd_poison_qid;\n\t__le16 tx_rd_fbd_poison_vf_id;\n\t__le16 rx_rd_fbd_poison_qid;\n\t__le16 rx_rd_fbd_poison_vf_id;\n\tu8 rsv[4];\n};\n\n#define HCLGE_SFP_INFO_CMD_NUM\t6\n#define HCLGE_SFP_INFO_BD0_LEN\t20\n#define HCLGE_SFP_INFO_BDX_LEN\t24\n#define HCLGE_SFP_INFO_MAX_LEN \\\n\t(HCLGE_SFP_INFO_BD0_LEN + \\\n\t(HCLGE_SFP_INFO_CMD_NUM - 1) * HCLGE_SFP_INFO_BDX_LEN)\n\nstruct hclge_sfp_info_bd0_cmd {\n\t__le16 offset;\n\t__le16 read_len;\n\tu8 data[HCLGE_SFP_INFO_BD0_LEN];\n};\n\n#define HCLGE_QUERY_DEV_SPECS_BD_NUM\t\t4\n\nstruct hclge_dev_specs_0_cmd {\n\t__le32 rsv0;\n\t__le32 mac_entry_num;\n\t__le32 mng_entry_num;\n\t__le16 rss_ind_tbl_size;\n\t__le16 rss_key_size;\n\t__le16 int_ql_max;\n\tu8 max_non_tso_bd_num;\n\tu8 rsv1;\n\t__le32 max_tm_rate;\n};\n\n#define HCLGE_DEF_MAX_INT_GL\t\t0x1FE0U\n\nstruct hclge_dev_specs_1_cmd {\n\t__le16 max_frm_size;\n\t__le16 max_qset_num;\n\t__le16 max_int_gl;\n\tu8 rsv0[2];\n\t__le16 umv_size;\n\t__le16 mc_mac_size;\n\tu8 rsv1[6];\n\tu8 tnl_num;\n\tu8 rsv2[5];\n};\n\n \nenum HCLGE_FIRMWARE_MAC_SPEED {\n\tHCLGE_FW_MAC_SPEED_1G,\n\tHCLGE_FW_MAC_SPEED_10G,\n\tHCLGE_FW_MAC_SPEED_25G,\n\tHCLGE_FW_MAC_SPEED_40G,\n\tHCLGE_FW_MAC_SPEED_50G,\n\tHCLGE_FW_MAC_SPEED_100G,\n\tHCLGE_FW_MAC_SPEED_10M,\n\tHCLGE_FW_MAC_SPEED_100M,\n\tHCLGE_FW_MAC_SPEED_200G,\n};\n\n#define HCLGE_PHY_LINK_SETTING_BD_NUM\t\t2\n\nstruct hclge_phy_link_ksetting_0_cmd {\n\t__le32 speed;\n\tu8 duplex;\n\tu8 autoneg;\n\tu8 eth_tp_mdix;\n\tu8 eth_tp_mdix_ctrl;\n\tu8 port;\n\tu8 transceiver;\n\tu8 phy_address;\n\tu8 rsv;\n\t__le32 supported;\n\t__le32 advertising;\n\t__le32 lp_advertising;\n};\n\nstruct hclge_phy_link_ksetting_1_cmd {\n\tu8 master_slave_cfg;\n\tu8 master_slave_state;\n\tu8 rsv[22];\n};\n\nstruct hclge_phy_reg_cmd {\n\t__le16 reg_addr;\n\tu8 rsv0[2];\n\t__le16 reg_val;\n\tu8 rsv1[18];\n};\n\nstruct hclge_wol_cfg_cmd {\n\t__le32 wake_on_lan_mode;\n\tu8 sopass[SOPASS_MAX];\n\tu8 sopass_size;\n\tu8 rsv[13];\n};\n\nstruct hclge_query_wol_supported_cmd {\n\t__le32 supported_wake_mode;\n\tu8 rsv[20];\n};\n\nstruct hclge_hw;\nint hclge_cmd_send(struct hclge_hw *hw, struct hclge_desc *desc, int num);\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}