# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
# Copyright (C) 2020 Texas Instruments Incorporated - http://www.ti.com/
%YAML 1.2
---
$id: "http://devicetree.org/schemas/pci/cdns-pcie.yaml#"
$schema: "http://devicetree.org/meta-schemas/core.yaml#"

title: Cadence PCIe Core

maintainers:
  - Tom Joseph <tjoseph@cadence.com>

properties:
  max-link-speed:
    minimum: 1
    maximum: 3

  num-lanes:
    minimum: 1
    maximum: 2

  cdns,max-outbound-regions:
    description: Set to maximum number of outbound regions.
    allOf:
      - $ref: /schemas/types.yaml#/definitions/uint32

  phys:
    description: List of Generic PHY phandles. One per lane if more than one in
      the list. If only one PHY listed it must manage all lanes.

  phy-names:
    description: List of names to identify the PHY.
