

================================================================
== Vivado HLS Report for 'max_algorithmic'
================================================================
* Date:           Thu Apr  8 05:50:04 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Multiplexor
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.424 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4| 40.000 ns | 40.000 ns |    4|    4|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    176|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|    270|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     42|    -|
|Register         |        -|      -|      80|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      80|    488|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+-------------------+---------+-------+---+----+-----+
    |        Instance       |       Module      | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-----------------------+-------------------+---------+-------+---+----+-----+
    |top_mux_83_32_1_1_U71  |top_mux_83_32_1_1  |        0|      0|  0|  45|    0|
    |top_mux_83_32_1_1_U72  |top_mux_83_32_1_1  |        0|      0|  0|  45|    0|
    |top_mux_83_32_1_1_U73  |top_mux_83_32_1_1  |        0|      0|  0|  45|    0|
    |top_mux_83_32_1_1_U74  |top_mux_83_32_1_1  |        0|      0|  0|  45|    0|
    |top_mux_83_32_1_1_U75  |top_mux_83_32_1_1  |        0|      0|  0|  45|    0|
    |top_mux_83_32_1_1_U76  |top_mux_83_32_1_1  |        0|      0|  0|  45|    0|
    +-----------------------+-------------------+---------+-------+---+----+-----+
    |Total                  |                   |        0|      0|  0| 270|    0|
    +-----------------------+-------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |icmp_ln15_1_fu_94_p2     |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln15_2_fu_129_p2    |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln15_3_fu_165_p2    |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln15_4_fu_195_p2    |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln15_5_fu_221_p2    |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln15_6_fu_248_p2    |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln15_fu_80_p2       |   icmp   |      0|  0|  18|          32|          32|
    |phi_ln15_3_fu_177_p9     |  select  |      0|  0|   4|           1|           4|
    |select_ln14_2_fu_201_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln15_1_fu_104_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln15_2_fu_135_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln15_3_fu_227_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln15_fu_86_p3     |  select  |      0|  0|  32|           1|          32|
    |tmp_fu_261_p9            |  select  |      0|  0|   3|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 176|         231|         273|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  33|          6|    1|          6|
    |ap_return  |   9|          2|   32|         64|
    +-----------+----+-----------+-----+-----------+
    |Total      |  42|          8|   33|         70|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   5|   0|    5|          0|
    |ap_return_preg         |  32|   0|   32|          0|
    |icmp_ln15_4_reg_356    |   1|   0|    1|          0|
    |phi_ln15_2_reg_330     |  32|   0|   32|          0|
    |select_ln14_1_reg_351  |   3|   0|    3|          0|
    |select_ln15_1_reg_311  |   2|   0|    2|          0|
    |select_ln15_3_reg_368  |   3|   0|    3|          0|
    |zext_ln15_2_reg_325    |   2|   0|    3|          1|
    +-----------------------+----+----+-----+-----------+
    |Total                  |  80|   0|   81|          1|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-----------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------+-----+-----+------------+-----------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | max_algorithmic | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | max_algorithmic | return value |
|ap_start    |  in |    1| ap_ctrl_hs | max_algorithmic | return value |
|ap_done     | out |    1| ap_ctrl_hs | max_algorithmic | return value |
|ap_idle     | out |    1| ap_ctrl_hs | max_algorithmic | return value |
|ap_ready    | out |    1| ap_ctrl_hs | max_algorithmic | return value |
|ap_return   | out |   32| ap_ctrl_hs | max_algorithmic | return value |
|din_0_read  |  in |   32|   ap_none  |    din_0_read   |    scalar    |
|din_1_read  |  in |   32|   ap_none  |    din_1_read   |    scalar    |
|din_2_read  |  in |   32|   ap_none  |    din_2_read   |    scalar    |
|din_3_read  |  in |   32|   ap_none  |    din_3_read   |    scalar    |
|din_4_read  |  in |   32|   ap_none  |    din_4_read   |    scalar    |
|din_5_read  |  in |   32|   ap_none  |    din_5_read   |    scalar    |
|din_6_read  |  in |   32|   ap_none  |    din_6_read   |    scalar    |
|din_7_read  |  in |   32|   ap_none  |    din_7_read   |    scalar    |
+------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.93>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%din_2_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %din_2_read)" [Multiplexor/max_algorithmic.cpp:3]   --->   Operation 6 'read' 'din_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%din_1_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %din_1_read)" [Multiplexor/max_algorithmic.cpp:3]   --->   Operation 7 'read' 'din_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%din_0_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %din_0_read)" [Multiplexor/max_algorithmic.cpp:3]   --->   Operation 8 'read' 'din_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (2.47ns)   --->   "%icmp_ln15 = icmp sgt i32 %din_1_read_1, %din_0_read_1" [Multiplexor/max_algorithmic.cpp:15]   --->   Operation 9 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln15_1)   --->   "%select_ln15 = select i1 %icmp_ln15, i32 %din_1_read_1, i32 %din_0_read_1" [Multiplexor/max_algorithmic.cpp:15]   --->   Operation 10 'select' 'select_ln15' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln15_1 = icmp slt i32 %select_ln15, %din_2_read_1" [Multiplexor/max_algorithmic.cpp:15]   --->   Operation 11 'icmp' 'icmp_ln15_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i1 %icmp_ln15 to i2" [Multiplexor/max_algorithmic.cpp:15]   --->   Operation 12 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.99ns)   --->   "%select_ln15_1 = select i1 %icmp_ln15_1, i2 -2, i2 %zext_ln15" [Multiplexor/max_algorithmic.cpp:15]   --->   Operation 13 'select' 'select_ln15_1' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.42>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%din_3_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %din_3_read)" [Multiplexor/max_algorithmic.cpp:3]   --->   Operation 14 'read' 'din_3_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i2 %select_ln15_1 to i3" [Multiplexor/max_algorithmic.cpp:15]   --->   Operation 15 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (2.47ns)   --->   "%phi_ln15_1 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %din_0_read_1, i32 %din_1_read_1, i32 %din_2_read_1, i32 %din_2_read_1, i32 %din_2_read_1, i32 %din_2_read_1, i32 %din_2_read_1, i32 %din_2_read_1, i3 %zext_ln15_1)" [Multiplexor/max_algorithmic.cpp:15]   --->   Operation 16 'mux' 'phi_ln15_1' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (2.47ns)   --->   "%icmp_ln15_2 = icmp slt i32 %phi_ln15_1, %din_3_read_1" [Multiplexor/max_algorithmic.cpp:15]   --->   Operation 17 'icmp' 'icmp_ln15_2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.99ns)   --->   "%select_ln15_2 = select i1 %icmp_ln15_2, i2 -1, i2 %select_ln15_1" [Multiplexor/max_algorithmic.cpp:15]   --->   Operation 18 'select' 'select_ln15_2' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i2 %select_ln15_2 to i3" [Multiplexor/max_algorithmic.cpp:15]   --->   Operation 19 'zext' 'zext_ln15_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.47ns)   --->   "%phi_ln15_2 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %din_0_read_1, i32 %din_1_read_1, i32 %din_2_read_1, i32 %din_3_read_1, i32 %din_3_read_1, i32 %din_3_read_1, i32 %din_3_read_1, i32 %din_3_read_1, i3 %zext_ln15_2)" [Multiplexor/max_algorithmic.cpp:15]   --->   Operation 20 'mux' 'phi_ln15_2' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.40>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%din_5_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %din_5_read)" [Multiplexor/max_algorithmic.cpp:3]   --->   Operation 21 'read' 'din_5_read_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%din_4_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %din_4_read)" [Multiplexor/max_algorithmic.cpp:3]   --->   Operation 22 'read' 'din_4_read_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (2.47ns)   --->   "%icmp_ln15_3 = icmp slt i32 %phi_ln15_2, %din_4_read_1" [Multiplexor/max_algorithmic.cpp:15]   --->   Operation 23 'icmp' 'icmp_ln15_3' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.98ns)   --->   "%select_ln14_1 = select i1 %icmp_ln15_3, i3 -4, i3 %zext_ln15_2" [Multiplexor/max_algorithmic.cpp:14]   --->   Operation 24 'select' 'select_ln14_1' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (2.47ns)   --->   "%phi_ln15_3 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %din_0_read_1, i32 %din_1_read_1, i32 %din_2_read_1, i32 %din_3_read_1, i32 %din_4_read_1, i32 %din_4_read_1, i32 %din_4_read_1, i32 %din_4_read_1, i3 %select_ln14_1)" [Multiplexor/max_algorithmic.cpp:15]   --->   Operation 25 'mux' 'phi_ln15_3' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (2.47ns)   --->   "%icmp_ln15_4 = icmp slt i32 %phi_ln15_3, %din_5_read_1" [Multiplexor/max_algorithmic.cpp:15]   --->   Operation 26 'icmp' 'icmp_ln15_4' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%din_6_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %din_6_read)" [Multiplexor/max_algorithmic.cpp:3]   --->   Operation 27 'read' 'din_6_read_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.98ns)   --->   "%select_ln14_2 = select i1 %icmp_ln15_4, i3 -3, i3 %select_ln14_1" [Multiplexor/max_algorithmic.cpp:14]   --->   Operation 28 'select' 'select_ln14_2' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (2.47ns)   --->   "%phi_ln15_4 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %din_0_read_1, i32 %din_1_read_1, i32 %din_2_read_1, i32 %din_3_read_1, i32 %din_4_read_1, i32 %din_5_read_1, i32 %din_5_read_1, i32 %din_5_read_1, i3 %select_ln14_2)" [Multiplexor/max_algorithmic.cpp:15]   --->   Operation 29 'mux' 'phi_ln15_4' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (2.47ns)   --->   "%icmp_ln15_5 = icmp slt i32 %phi_ln15_4, %din_6_read_1" [Multiplexor/max_algorithmic.cpp:15]   --->   Operation 30 'icmp' 'icmp_ln15_5' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.98ns)   --->   "%select_ln15_3 = select i1 %icmp_ln15_5, i3 -2, i3 %select_ln14_2" [Multiplexor/max_algorithmic.cpp:15]   --->   Operation 31 'select' 'select_ln15_3' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.41>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%din_7_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %din_7_read)" [Multiplexor/max_algorithmic.cpp:3]   --->   Operation 32 'read' 'din_7_read_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (2.47ns)   --->   "%phi_ln15_5 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %din_0_read_1, i32 %din_1_read_1, i32 %din_2_read_1, i32 %din_3_read_1, i32 %din_4_read_1, i32 %din_5_read_1, i32 %din_6_read_1, i32 %din_6_read_1, i3 %select_ln15_3)" [Multiplexor/max_algorithmic.cpp:15]   --->   Operation 33 'mux' 'phi_ln15_5' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 34 [1/1] (2.47ns)   --->   "%icmp_ln15_6 = icmp slt i32 %phi_ln15_5, %din_7_read_1" [Multiplexor/max_algorithmic.cpp:15]   --->   Operation 34 'icmp' 'icmp_ln15_6' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 35 [1/1] (0.98ns)   --->   "%select_ln14 = select i1 %icmp_ln15_6, i3 -1, i3 %select_ln15_3" [Multiplexor/max_algorithmic.cpp:14]   --->   Operation 35 'select' 'select_ln14' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 36 [1/1] (2.47ns)   --->   "%tmp = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %din_0_read_1, i32 %din_1_read_1, i32 %din_2_read_1, i32 %din_3_read_1, i32 %din_4_read_1, i32 %din_5_read_1, i32 %din_6_read_1, i32 %din_7_read_1, i3 %select_ln14)" [Multiplexor/max_algorithmic.cpp:15]   --->   Operation 36 'mux' 'tmp' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "ret i32 %tmp" [Multiplexor/max_algorithmic.cpp:20]   --->   Operation 37 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ din_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ din_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ din_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ din_3_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ din_4_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ din_5_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ din_6_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ din_7_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
din_2_read_1  (read  ) [ 001111]
din_1_read_1  (read  ) [ 001111]
din_0_read_1  (read  ) [ 001111]
icmp_ln15     (icmp  ) [ 000000]
select_ln15   (select) [ 000000]
icmp_ln15_1   (icmp  ) [ 000000]
zext_ln15     (zext  ) [ 000000]
select_ln15_1 (select) [ 001000]
din_3_read_1  (read  ) [ 000111]
zext_ln15_1   (zext  ) [ 000000]
phi_ln15_1    (mux   ) [ 000000]
icmp_ln15_2   (icmp  ) [ 000000]
select_ln15_2 (select) [ 000000]
zext_ln15_2   (zext  ) [ 000100]
phi_ln15_2    (mux   ) [ 000100]
din_5_read_1  (read  ) [ 000011]
din_4_read_1  (read  ) [ 000011]
icmp_ln15_3   (icmp  ) [ 000000]
select_ln14_1 (select) [ 000010]
phi_ln15_3    (mux   ) [ 000000]
icmp_ln15_4   (icmp  ) [ 000010]
din_6_read_1  (read  ) [ 000001]
select_ln14_2 (select) [ 000000]
phi_ln15_4    (mux   ) [ 000000]
icmp_ln15_5   (icmp  ) [ 000000]
select_ln15_3 (select) [ 000001]
din_7_read_1  (read  ) [ 000000]
phi_ln15_5    (mux   ) [ 000000]
icmp_ln15_6   (icmp  ) [ 000000]
select_ln14   (select) [ 000000]
tmp           (mux   ) [ 000000]
ret_ln20      (ret   ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="din_0_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_0_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="din_1_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_1_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="din_2_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_2_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="din_3_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_3_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="din_4_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_4_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="din_5_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_5_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="din_6_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_6_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="din_7_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_7_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i32.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="din_2_read_1_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="32" slack="0"/>
<pin id="34" dir="0" index="1" bw="32" slack="0"/>
<pin id="35" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_2_read_1/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="din_1_read_1_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_1_read_1/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="din_0_read_1_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_0_read_1/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="din_3_read_1_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_3_read_1/2 "/>
</bind>
</comp>

<comp id="56" class="1004" name="din_5_read_1_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_5_read_1/3 "/>
</bind>
</comp>

<comp id="62" class="1004" name="din_4_read_1_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_4_read_1/3 "/>
</bind>
</comp>

<comp id="68" class="1004" name="din_6_read_1_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_6_read_1/4 "/>
</bind>
</comp>

<comp id="74" class="1004" name="din_7_read_1_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_7_read_1/5 "/>
</bind>
</comp>

<comp id="80" class="1004" name="icmp_ln15_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="select_ln15_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="32" slack="0"/>
<pin id="90" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="icmp_ln15_1_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15_1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="zext_ln15_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="select_ln15_1_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="2" slack="0"/>
<pin id="107" dir="0" index="2" bw="2" slack="0"/>
<pin id="108" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="zext_ln15_1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="2" slack="1"/>
<pin id="114" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_1/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="phi_ln15_1_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="1"/>
<pin id="118" dir="0" index="2" bw="32" slack="1"/>
<pin id="119" dir="0" index="3" bw="32" slack="1"/>
<pin id="120" dir="0" index="4" bw="32" slack="1"/>
<pin id="121" dir="0" index="5" bw="32" slack="1"/>
<pin id="122" dir="0" index="6" bw="32" slack="1"/>
<pin id="123" dir="0" index="7" bw="32" slack="1"/>
<pin id="124" dir="0" index="8" bw="32" slack="1"/>
<pin id="125" dir="0" index="9" bw="2" slack="0"/>
<pin id="126" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="phi_ln15_1/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="icmp_ln15_2_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15_2/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="select_ln15_2_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="2" slack="0"/>
<pin id="138" dir="0" index="2" bw="2" slack="1"/>
<pin id="139" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_2/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="zext_ln15_2_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="2" slack="0"/>
<pin id="144" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_2/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="phi_ln15_2_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="1"/>
<pin id="149" dir="0" index="2" bw="32" slack="1"/>
<pin id="150" dir="0" index="3" bw="32" slack="1"/>
<pin id="151" dir="0" index="4" bw="32" slack="0"/>
<pin id="152" dir="0" index="5" bw="32" slack="0"/>
<pin id="153" dir="0" index="6" bw="32" slack="0"/>
<pin id="154" dir="0" index="7" bw="32" slack="0"/>
<pin id="155" dir="0" index="8" bw="32" slack="0"/>
<pin id="156" dir="0" index="9" bw="2" slack="0"/>
<pin id="157" dir="1" index="10" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="phi_ln15_2/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="icmp_ln15_3_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15_3/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="select_ln14_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="3" slack="0"/>
<pin id="173" dir="0" index="2" bw="3" slack="1"/>
<pin id="174" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_1/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="phi_ln15_3_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="2"/>
<pin id="180" dir="0" index="2" bw="32" slack="2"/>
<pin id="181" dir="0" index="3" bw="32" slack="2"/>
<pin id="182" dir="0" index="4" bw="32" slack="1"/>
<pin id="183" dir="0" index="5" bw="32" slack="0"/>
<pin id="184" dir="0" index="6" bw="32" slack="0"/>
<pin id="185" dir="0" index="7" bw="32" slack="0"/>
<pin id="186" dir="0" index="8" bw="32" slack="0"/>
<pin id="187" dir="0" index="9" bw="3" slack="0"/>
<pin id="188" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="phi_ln15_3/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="icmp_ln15_4_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15_4/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="select_ln14_2_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="0" index="1" bw="3" slack="0"/>
<pin id="204" dir="0" index="2" bw="3" slack="1"/>
<pin id="205" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_2/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="phi_ln15_4_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="3"/>
<pin id="210" dir="0" index="2" bw="32" slack="3"/>
<pin id="211" dir="0" index="3" bw="32" slack="3"/>
<pin id="212" dir="0" index="4" bw="32" slack="2"/>
<pin id="213" dir="0" index="5" bw="32" slack="1"/>
<pin id="214" dir="0" index="6" bw="32" slack="1"/>
<pin id="215" dir="0" index="7" bw="32" slack="1"/>
<pin id="216" dir="0" index="8" bw="32" slack="1"/>
<pin id="217" dir="0" index="9" bw="3" slack="0"/>
<pin id="218" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="phi_ln15_4/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="icmp_ln15_5_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15_5/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="select_ln15_3_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="3" slack="0"/>
<pin id="230" dir="0" index="2" bw="3" slack="0"/>
<pin id="231" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_3/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="phi_ln15_5_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="4"/>
<pin id="238" dir="0" index="2" bw="32" slack="4"/>
<pin id="239" dir="0" index="3" bw="32" slack="4"/>
<pin id="240" dir="0" index="4" bw="32" slack="3"/>
<pin id="241" dir="0" index="5" bw="32" slack="2"/>
<pin id="242" dir="0" index="6" bw="32" slack="2"/>
<pin id="243" dir="0" index="7" bw="32" slack="1"/>
<pin id="244" dir="0" index="8" bw="32" slack="1"/>
<pin id="245" dir="0" index="9" bw="3" slack="1"/>
<pin id="246" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="phi_ln15_5/5 "/>
</bind>
</comp>

<comp id="248" class="1004" name="icmp_ln15_6_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15_6/5 "/>
</bind>
</comp>

<comp id="254" class="1004" name="select_ln14_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="3" slack="0"/>
<pin id="257" dir="0" index="2" bw="3" slack="1"/>
<pin id="258" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14/5 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="4"/>
<pin id="264" dir="0" index="2" bw="32" slack="4"/>
<pin id="265" dir="0" index="3" bw="32" slack="4"/>
<pin id="266" dir="0" index="4" bw="32" slack="3"/>
<pin id="267" dir="0" index="5" bw="32" slack="2"/>
<pin id="268" dir="0" index="6" bw="32" slack="2"/>
<pin id="269" dir="0" index="7" bw="32" slack="1"/>
<pin id="270" dir="0" index="8" bw="32" slack="0"/>
<pin id="271" dir="0" index="9" bw="3" slack="0"/>
<pin id="272" dir="1" index="10" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="276" class="1005" name="din_2_read_1_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="1"/>
<pin id="278" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="din_2_read_1 "/>
</bind>
</comp>

<comp id="291" class="1005" name="din_1_read_1_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="1"/>
<pin id="293" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="din_1_read_1 "/>
</bind>
</comp>

<comp id="301" class="1005" name="din_0_read_1_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="1"/>
<pin id="303" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="din_0_read_1 "/>
</bind>
</comp>

<comp id="311" class="1005" name="select_ln15_1_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="2" slack="1"/>
<pin id="313" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln15_1 "/>
</bind>
</comp>

<comp id="317" class="1005" name="din_3_read_1_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="1"/>
<pin id="319" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="din_3_read_1 "/>
</bind>
</comp>

<comp id="325" class="1005" name="zext_ln15_2_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="3" slack="1"/>
<pin id="327" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln15_2 "/>
</bind>
</comp>

<comp id="330" class="1005" name="phi_ln15_2_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="1"/>
<pin id="332" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln15_2 "/>
</bind>
</comp>

<comp id="335" class="1005" name="din_5_read_1_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="1"/>
<pin id="337" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="din_5_read_1 "/>
</bind>
</comp>

<comp id="344" class="1005" name="din_4_read_1_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="din_4_read_1 "/>
</bind>
</comp>

<comp id="351" class="1005" name="select_ln14_1_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="3" slack="1"/>
<pin id="353" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln14_1 "/>
</bind>
</comp>

<comp id="356" class="1005" name="icmp_ln15_4_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="1"/>
<pin id="358" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln15_4 "/>
</bind>
</comp>

<comp id="361" class="1005" name="din_6_read_1_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="1"/>
<pin id="363" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="din_6_read_1 "/>
</bind>
</comp>

<comp id="368" class="1005" name="select_ln15_3_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="3" slack="1"/>
<pin id="370" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln15_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="36"><net_src comp="16" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="4" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="16" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="2" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="16" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="16" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="16" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="12" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="38" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="44" pin="2"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="80" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="38" pin="2"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="44" pin="2"/><net_sink comp="86" pin=2"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="32" pin="2"/><net_sink comp="94" pin=1"/></net>

<net id="103"><net_src comp="80" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="94" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="18" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="100" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="127"><net_src comp="20" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="128"><net_src comp="112" pin="1"/><net_sink comp="115" pin=9"/></net>

<net id="133"><net_src comp="115" pin="10"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="50" pin="2"/><net_sink comp="129" pin=1"/></net>

<net id="140"><net_src comp="129" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="22" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="135" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="158"><net_src comp="20" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="159"><net_src comp="50" pin="2"/><net_sink comp="146" pin=4"/></net>

<net id="160"><net_src comp="50" pin="2"/><net_sink comp="146" pin=5"/></net>

<net id="161"><net_src comp="50" pin="2"/><net_sink comp="146" pin=6"/></net>

<net id="162"><net_src comp="50" pin="2"/><net_sink comp="146" pin=7"/></net>

<net id="163"><net_src comp="50" pin="2"/><net_sink comp="146" pin=8"/></net>

<net id="164"><net_src comp="142" pin="1"/><net_sink comp="146" pin=9"/></net>

<net id="169"><net_src comp="62" pin="2"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="165" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="24" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="189"><net_src comp="20" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="190"><net_src comp="62" pin="2"/><net_sink comp="177" pin=5"/></net>

<net id="191"><net_src comp="62" pin="2"/><net_sink comp="177" pin=6"/></net>

<net id="192"><net_src comp="62" pin="2"/><net_sink comp="177" pin=7"/></net>

<net id="193"><net_src comp="62" pin="2"/><net_sink comp="177" pin=8"/></net>

<net id="194"><net_src comp="170" pin="3"/><net_sink comp="177" pin=9"/></net>

<net id="199"><net_src comp="177" pin="10"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="56" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="206"><net_src comp="26" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="219"><net_src comp="20" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="220"><net_src comp="201" pin="3"/><net_sink comp="207" pin=9"/></net>

<net id="225"><net_src comp="207" pin="10"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="68" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="232"><net_src comp="221" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="28" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="201" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="247"><net_src comp="20" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="252"><net_src comp="235" pin="10"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="74" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="259"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="30" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="273"><net_src comp="20" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="274"><net_src comp="74" pin="2"/><net_sink comp="261" pin=8"/></net>

<net id="275"><net_src comp="254" pin="3"/><net_sink comp="261" pin=9"/></net>

<net id="279"><net_src comp="32" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="115" pin=3"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="115" pin=4"/></net>

<net id="282"><net_src comp="276" pin="1"/><net_sink comp="115" pin=5"/></net>

<net id="283"><net_src comp="276" pin="1"/><net_sink comp="115" pin=6"/></net>

<net id="284"><net_src comp="276" pin="1"/><net_sink comp="115" pin=7"/></net>

<net id="285"><net_src comp="276" pin="1"/><net_sink comp="115" pin=8"/></net>

<net id="286"><net_src comp="276" pin="1"/><net_sink comp="146" pin=3"/></net>

<net id="287"><net_src comp="276" pin="1"/><net_sink comp="177" pin=3"/></net>

<net id="288"><net_src comp="276" pin="1"/><net_sink comp="207" pin=3"/></net>

<net id="289"><net_src comp="276" pin="1"/><net_sink comp="235" pin=3"/></net>

<net id="290"><net_src comp="276" pin="1"/><net_sink comp="261" pin=3"/></net>

<net id="294"><net_src comp="38" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="296"><net_src comp="291" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="297"><net_src comp="291" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="298"><net_src comp="291" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="299"><net_src comp="291" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="300"><net_src comp="291" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="304"><net_src comp="44" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="306"><net_src comp="301" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="307"><net_src comp="301" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="308"><net_src comp="301" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="309"><net_src comp="301" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="310"><net_src comp="301" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="314"><net_src comp="104" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="316"><net_src comp="311" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="320"><net_src comp="50" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="177" pin=4"/></net>

<net id="322"><net_src comp="317" pin="1"/><net_sink comp="207" pin=4"/></net>

<net id="323"><net_src comp="317" pin="1"/><net_sink comp="235" pin=4"/></net>

<net id="324"><net_src comp="317" pin="1"/><net_sink comp="261" pin=4"/></net>

<net id="328"><net_src comp="142" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="333"><net_src comp="146" pin="10"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="338"><net_src comp="56" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="207" pin=6"/></net>

<net id="340"><net_src comp="335" pin="1"/><net_sink comp="207" pin=7"/></net>

<net id="341"><net_src comp="335" pin="1"/><net_sink comp="207" pin=8"/></net>

<net id="342"><net_src comp="335" pin="1"/><net_sink comp="235" pin=6"/></net>

<net id="343"><net_src comp="335" pin="1"/><net_sink comp="261" pin=6"/></net>

<net id="347"><net_src comp="62" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="207" pin=5"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="235" pin=5"/></net>

<net id="350"><net_src comp="344" pin="1"/><net_sink comp="261" pin=5"/></net>

<net id="354"><net_src comp="170" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="359"><net_src comp="195" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="364"><net_src comp="68" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="235" pin=7"/></net>

<net id="366"><net_src comp="361" pin="1"/><net_sink comp="235" pin=8"/></net>

<net id="367"><net_src comp="361" pin="1"/><net_sink comp="261" pin=7"/></net>

<net id="371"><net_src comp="227" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="235" pin=9"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="254" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: max_algorithmic : din_0_read | {1 }
	Port: max_algorithmic : din_1_read | {1 }
	Port: max_algorithmic : din_2_read | {1 }
	Port: max_algorithmic : din_3_read | {2 }
	Port: max_algorithmic : din_4_read | {3 }
	Port: max_algorithmic : din_5_read | {3 }
	Port: max_algorithmic : din_6_read | {4 }
	Port: max_algorithmic : din_7_read | {5 }
  - Chain level:
	State 1
		select_ln15 : 1
		icmp_ln15_1 : 2
		zext_ln15 : 1
		select_ln15_1 : 3
	State 2
		phi_ln15_1 : 1
		icmp_ln15_2 : 2
		select_ln15_2 : 3
		zext_ln15_2 : 4
		phi_ln15_2 : 5
	State 3
		select_ln14_1 : 1
		phi_ln15_3 : 2
		icmp_ln15_4 : 3
	State 4
		phi_ln15_4 : 1
		icmp_ln15_5 : 2
		select_ln15_3 : 3
	State 5
		icmp_ln15_6 : 1
		select_ln14 : 2
		tmp : 3
		ret_ln20 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |    phi_ln15_1_fu_115    |    0    |    45   |
|          |    phi_ln15_2_fu_146    |    0    |    45   |
|    mux   |    phi_ln15_3_fu_177    |    0    |    45   |
|          |    phi_ln15_4_fu_207    |    0    |    45   |
|          |    phi_ln15_5_fu_235    |    0    |    45   |
|          |        tmp_fu_261       |    0    |    45   |
|----------|-------------------------|---------|---------|
|          |     icmp_ln15_fu_80     |    0    |    18   |
|          |    icmp_ln15_1_fu_94    |    0    |    18   |
|          |    icmp_ln15_2_fu_129   |    0    |    18   |
|   icmp   |    icmp_ln15_3_fu_165   |    0    |    18   |
|          |    icmp_ln15_4_fu_195   |    0    |    18   |
|          |    icmp_ln15_5_fu_221   |    0    |    18   |
|          |    icmp_ln15_6_fu_248   |    0    |    18   |
|----------|-------------------------|---------|---------|
|          |    select_ln15_fu_86    |    0    |    32   |
|          |   select_ln15_1_fu_104  |    0    |    2    |
|          |   select_ln15_2_fu_135  |    0    |    2    |
|  select  |   select_ln14_1_fu_170  |    0    |    3    |
|          |   select_ln14_2_fu_201  |    0    |    3    |
|          |   select_ln15_3_fu_227  |    0    |    3    |
|          |    select_ln14_fu_254   |    0    |    3    |
|----------|-------------------------|---------|---------|
|          | din_2_read_1_read_fu_32 |    0    |    0    |
|          | din_1_read_1_read_fu_38 |    0    |    0    |
|          | din_0_read_1_read_fu_44 |    0    |    0    |
|   read   | din_3_read_1_read_fu_50 |    0    |    0    |
|          | din_5_read_1_read_fu_56 |    0    |    0    |
|          | din_4_read_1_read_fu_62 |    0    |    0    |
|          | din_6_read_1_read_fu_68 |    0    |    0    |
|          | din_7_read_1_read_fu_74 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     zext_ln15_fu_100    |    0    |    0    |
|   zext   |    zext_ln15_1_fu_112   |    0    |    0    |
|          |    zext_ln15_2_fu_142   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   444   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| din_0_read_1_reg_301|   32   |
| din_1_read_1_reg_291|   32   |
| din_2_read_1_reg_276|   32   |
| din_3_read_1_reg_317|   32   |
| din_4_read_1_reg_344|   32   |
| din_5_read_1_reg_335|   32   |
| din_6_read_1_reg_361|   32   |
| icmp_ln15_4_reg_356 |    1   |
|  phi_ln15_2_reg_330 |   32   |
|select_ln14_1_reg_351|    3   |
|select_ln15_1_reg_311|    2   |
|select_ln15_3_reg_368|    3   |
| zext_ln15_2_reg_325 |    3   |
+---------------------+--------+
|        Total        |   268  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   444  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   268  |    -   |
+-----------+--------+--------+
|   Total   |   268  |   444  |
+-----------+--------+--------+
