// Copyright (c) 2018 Cirque Corp. Restrictions apply. See: www.cirque.com/sw-license
#include "cirque_pinnacle.h"
#include "spi_master.h"

// Masks for Cirque Register Access Protocol (RAP)
#define WRITE_MASK 0x80
#define READ_MASK 0xA0
#define FILLER_BYTE 0xFC

/*  RAP Functions */
// Reads <count> Pinnacle registers starting at <address>
void RAP_ReadBytes(uint8_t address, uint8_t* data, uint8_t count) {
    uint8_t cmdByte = READ_MASK | address; // Form the READ command byte

    if (spi_start(CIRQUE_PINNACLE_SPI_CS_PIN, CIRQUE_PINNACLE_SPI_LSBFIRST, CIRQUE_PINNACLE_SPI_MODE, CIRQUE_PINNACLE_SPI_DIVISOR)) {
        spi_write(cmdByte);     // write command byte, receive filler
        spi_write(FILLER_BYTE); // write & receive filler
        spi_write(FILLER_BYTE); // write & receive filler
        for (uint8_t i = 0; i < count; i++) {
            data[i] = spi_write(FILLER_BYTE); // write filler, receive data on the third filler send
        }
    } else {
        pd_dprintf("error cirque_pinnacle spi_start read\n");
        pointing_device_set_status(POINTING_DEVICE_STATUS_FAILED);
    }
    spi_stop();
}

// Writes single-byte <data> to <address>
void RAP_Write(uint8_t address, uint8_t data) {
    uint8_t cmdByte = WRITE_MASK | address; // Form the WRITE command byte

    if (spi_start(CIRQUE_PINNACLE_SPI_CS_PIN, CIRQUE_PINNACLE_SPI_LSBFIRST, CIRQUE_PINNACLE_SPI_MODE, CIRQUE_PINNACLE_SPI_DIVISOR)) {
        spi_write(cmdByte);
        spi_write(data);
    } else {
        pd_dprintf("error cirque_pinnacle spi_start write\n");
        pointing_device_set_status(POINTING_DEVICE_STATUS_FAILED);
    }
    spi_stop();
}
