{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1591178407583 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591178407594 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 03 13:00:07 2020 " "Processing started: Wed Jun 03 13:00:07 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591178407594 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591178407594 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off qartus -c qartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off qartus -c qartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591178407594 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1591178408321 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1591178408321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conf_moore_for_oy.vhd 1 0 " "Found 1 design units, including 0 entities, in source file conf_moore_for_oy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 moore_for_OY " "Found design unit 1: moore_for_OY" {  } { { "conf_moore_for_OY.vhd" "" { Text "C:/Users/grind/Desktop/projects/learn/university/automata-theory/course-work/operating-device-quartus/conf_moore_for_OY.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591178426121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591178426121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arch_body_moore.vhd 1 0 " "Found 1 design units, including 0 entities, in source file arch_body_moore.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-arch_moore " "Found design unit 1: ControlUnit-arch_moore" {  } { { "arch_body_moore.vhd" "" { Text "C:/Users/grind/Desktop/projects/learn/university/automata-theory/course-work/operating-device-quartus/arch_body_moore.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591178426124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591178426124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file oy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OY-struct " "Found design unit 1: OY-struct" {  } { { "OY.vhd" "" { Text "C:/Users/grind/Desktop/projects/learn/university/automata-theory/course-work/operating-device-quartus/OY.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591178426129 ""} { "Info" "ISGN_ENTITY_NAME" "1 OY " "Found entity 1: OY" {  } { { "OY.vhd" "" { Text "C:/Users/grind/Desktop/projects/learn/university/automata-theory/course-work/operating-device-quartus/OY.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591178426129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591178426129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/grind/Desktop/projects/learn/university/automata-theory/course-work/operating-device-quartus/ControlUnit.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591178426132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591178426132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operationautomat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file operationautomat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OperationAutomat-arch " "Found design unit 1: OperationAutomat-arch" {  } { { "OperationAutomat.vhd" "" { Text "C:/Users/grind/Desktop/projects/learn/university/automata-theory/course-work/operating-device-quartus/OperationAutomat.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591178426136 ""} { "Info" "ISGN_ENTITY_NAME" "1 OperationAutomat " "Found entity 1: OperationAutomat" {  } { { "OperationAutomat.vhd" "" { Text "C:/Users/grind/Desktop/projects/learn/university/automata-theory/course-work/operating-device-quartus/OperationAutomat.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591178426136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591178426136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiply.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiply.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiply-Behavioral " "Found design unit 1: Multiply-Behavioral" {  } { { "multiply.vhd" "" { Text "C:/Users/grind/Desktop/projects/learn/university/automata-theory/course-work/operating-device-quartus/multiply.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591178426139 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiply " "Found entity 1: Multiply" {  } { { "multiply.vhd" "" { Text "C:/Users/grind/Desktop/projects/learn/university/automata-theory/course-work/operating-device-quartus/multiply.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591178426139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591178426139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiply_scheme.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multiply_scheme.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multiply_scheme " "Found entity 1: multiply_scheme" {  } { { "multiply_scheme.bdf" "" { Schematic "C:/Users/grind/Desktop/projects/learn/university/automata-theory/course-work/operating-device-quartus/multiply_scheme.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591178426142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591178426142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oy_scheme.bdf 1 1 " "Found 1 design units, including 1 entities, in source file oy_scheme.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OY_scheme " "Found entity 1: OY_scheme" {  } { { "OY_scheme.bdf" "" { Schematic "C:/Users/grind/Desktop/projects/learn/university/automata-theory/course-work/operating-device-quartus/OY_scheme.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591178426145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591178426145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arch_body_mealy.vhd 1 0 " "Found 1 design units, including 0 entities, in source file arch_body_mealy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-arch_mealy " "Found design unit 1: ControlUnit-arch_mealy" {  } { { "arch_body_mealy.vhd" "" { Text "C:/Users/grind/Desktop/projects/learn/university/automata-theory/course-work/operating-device-quartus/arch_body_mealy.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591178426149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591178426149 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multiply_scheme " "Elaborating entity \"multiply_scheme\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1591178426211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:inst " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:inst\"" {  } { { "multiply_scheme.bdf" "inst" { Schematic "C:/Users/grind/Desktop/projects/learn/university/automata-theory/course-work/operating-device-quartus/multiply_scheme.bdf" { { 216 144 296 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591178426213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OperationAutomat OperationAutomat:inst1 " "Elaborating entity \"OperationAutomat\" for hierarchy \"OperationAutomat:inst1\"" {  } { { "multiply_scheme.bdf" "inst1" { Schematic "C:/Users/grind/Desktop/projects/learn/university/automata-theory/course-work/operating-device-quartus/multiply_scheme.bdf" { { 216 480 648 328 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591178426266 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1591178427583 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1591178428456 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591178428456 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "69 " "Implemented 69 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1591178428600 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1591178428600 ""} { "Info" "ICUT_CUT_TM_LCELLS" "49 " "Implemented 49 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1591178428600 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1591178428600 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591178428695 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 03 13:00:28 2020 " "Processing ended: Wed Jun 03 13:00:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591178428695 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591178428695 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591178428695 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1591178428695 ""}
