module tb_led_reflection;
    logic [9:0] SW;
    logic [9:0] LEDR;

    top_level uut(.SW(SW), .LEDR(LEDR));

    initial begin
        $monitor("SW = %b -> LEDR = %b", SW, LEDR);

        SW = 10'b0000000000; #10;
        SW = 10'b1111111111; #10;
        SW = 10'b1010101010; #10;
        SW = 10'b0101010101; #10;
        $stop;
    end
endmodule
