<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
  <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
  <meta http-equiv="Content-Style-Type" content="text/css" />
  <meta name="generator" content="pandoc" />
  <title></title>
  <style type="text/css">code{white-space: pre;}</style>
  <style>
  /* fundo para o trecho de código */
  div.sourceCode { overflow-x: auto; background-color: rgb(250,250,250);}
  
  /* Alinhamento dos títulos e parágrafos */
  
  body{margin-left: 5%; margin-right: 5%;
           color: black; background: white;}
  
  hr{
      margin-left: -4%;
      background-color: rgb(240,100,100);  /*Linha horizontal:    240,240,240 */
  }
  h1{
      margin-left: -4%;
      background-color: rgb(210,210,220);
  }
  
  h2{
      margin-left: -4%;
      background-color: rgb(220,220,230);
  }
  
  h3{
      margin-left: -4%;
      background-color: rgb(230,230,240);
  }
  
  h4{
      margin-left: -4%;
      background-color: rgb(240,240,250);
  }
  i{color: red}
  em{color: green}
  cite{color: brown}
  /* fundo para as linhas das tabelas */
  tr.even{
    background-color: rgb(250,250,255);
  }
  tr.odd{
    background-color: rgb(250,250,250);
  }
  </style>
</head>
<body>
<p><span id="registers"></span></p>
<h1 id="spim">SPIM</h1>
<h2 id="registradores-mips-uso-e-convenção">Registradores MIPS: Uso e Convenção</h2>
<table>
<thead>
<tr class="header">
<th align="center">Nome do Registrador</th>
<th align="center">Número</th>
<th>Utilização</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td align="center">zero</td>
<td align="center">0</td>
<td>Constante 0</td>
</tr>
<tr class="even">
<td align="center">at</td>
<td align="center">1</td>
<td>Reservado para uso do assembler</td>
</tr>
<tr class="odd">
<td align="center">v0</td>
<td align="center">2</td>
<td>Avaliação de expressão e valor de retorno de função</td>
</tr>
<tr class="even">
<td align="center">v1</td>
<td align="center">3</td>
<td>Avaliação de expressão e valor de retorno de função</td>
</tr>
<tr class="odd">
<td align="center"></td>
<td align="center"></td>
<td></td>
</tr>
<tr class="even">
<td align="center">a0</td>
<td align="center">4</td>
<td>Argumento 1</td>
</tr>
<tr class="odd">
<td align="center">a1</td>
<td align="center">5</td>
<td>Argumento 2</td>
</tr>
<tr class="even">
<td align="center">a2</td>
<td align="center">6</td>
<td>Argumento 3</td>
</tr>
<tr class="odd">
<td align="center">a3</td>
<td align="center">7</td>
<td>Argumento 4</td>
</tr>
<tr class="even">
<td align="center"></td>
<td align="center"></td>
<td></td>
</tr>
<tr class="odd">
<td align="center">t0</td>
<td align="center">8</td>
<td>Temporário (não é preservado na chamada de função)</td>
</tr>
<tr class="even">
<td align="center">t1</td>
<td align="center">9</td>
<td>Temporário (não é preservado na chamada de função)</td>
</tr>
<tr class="odd">
<td align="center">t2</td>
<td align="center">10</td>
<td>Temporário (não é preservado na chamada de função)</td>
</tr>
<tr class="even">
<td align="center">t3</td>
<td align="center">11</td>
<td>Temporário (não é preservado na chamada de função)</td>
</tr>
<tr class="odd">
<td align="center">t4</td>
<td align="center">12</td>
<td>Temporário (não é preservado na chamada de função)</td>
</tr>
<tr class="even">
<td align="center">t5</td>
<td align="center">13</td>
<td>Temporário (não é preservado na chamada de função)</td>
</tr>
<tr class="odd">
<td align="center">t6</td>
<td align="center">14</td>
<td>Temporário (não é preservado na chamada de função)</td>
</tr>
<tr class="even">
<td align="center">t7</td>
<td align="center">15</td>
<td>Temporário (não é preservado na chamada de função)</td>
</tr>
<tr class="odd">
<td align="center"></td>
<td align="center"></td>
<td></td>
</tr>
<tr class="even">
<td align="center">s0</td>
<td align="center">16</td>
<td>Temporário salvo (é preservado na chamada de função)</td>
</tr>
<tr class="odd">
<td align="center">s1</td>
<td align="center">17</td>
<td>Temporário salvo (é preservado na chamada de função)</td>
</tr>
<tr class="even">
<td align="center">s2</td>
<td align="center">18</td>
<td>Temporário salvo (é preservado na chamada de função)</td>
</tr>
<tr class="odd">
<td align="center">s3</td>
<td align="center">19</td>
<td>Temporário salvo (é preservado na chamada de função)</td>
</tr>
<tr class="even">
<td align="center">s4</td>
<td align="center">20</td>
<td>Temporário salvo (é preservado na chamada de função)</td>
</tr>
<tr class="odd">
<td align="center">s5</td>
<td align="center">21</td>
<td>Temporário salvo (é preservado na chamada de função)</td>
</tr>
<tr class="even">
<td align="center">s6</td>
<td align="center">22</td>
<td>Temporário salvo (é preservado na chamada de função)</td>
</tr>
<tr class="odd">
<td align="center">s7</td>
<td align="center">23</td>
<td>Temporário salvo (é preservado na chamada de função)</td>
</tr>
<tr class="even">
<td align="center"></td>
<td align="center"></td>
<td></td>
</tr>
<tr class="odd">
<td align="center">t8</td>
<td align="center">24</td>
<td>Temporário (não é preservado na chamada de função)</td>
</tr>
<tr class="even">
<td align="center">t9</td>
<td align="center">25</td>
<td>Temporário (não é preservado na chamada de função)</td>
</tr>
<tr class="odd">
<td align="center"></td>
<td align="center"></td>
<td></td>
</tr>
<tr class="even">
<td align="center">k0</td>
<td align="center">26</td>
<td>Reservado para uso do OS kernel</td>
</tr>
<tr class="odd">
<td align="center">k1</td>
<td align="center">27</td>
<td>Reservado para uso do OS kernel</td>
</tr>
<tr class="even">
<td align="center"></td>
<td align="center"></td>
<td></td>
</tr>
<tr class="odd">
<td align="center">gp</td>
<td align="center">28</td>
<td>Ponteiro para o segmento global (<em>global pointer</em>)</td>
</tr>
<tr class="even">
<td align="center">sp</td>
<td align="center">29</td>
<td>Ponteiro para pilha (<em>stack pointer</em>)</td>
</tr>
<tr class="odd">
<td align="center">fp</td>
<td align="center">30</td>
<td>Ponteiro para a estrutura de ativação (<em>frame pointer</em>)</td>
</tr>
<tr class="even">
<td align="center">ra</td>
<td align="center">31</td>
<td>Endereço de retorno (<em>return address</em>: usado pela chamada de função)</td>
</tr>
</tbody>
</table>
<hr />
<p><br></p>
<p><span id="syscalls"></span></p>
<h2 id="serviços-do-sistema">Serviços do Sistema</h2>
<table>
<thead>
<tr class="header">
<th>Serviço</th>
<th align="center">Código da Chamada</th>
<th align="center">Argumento(s)</th>
<th align="center">Retorno</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>print_int</td>
<td align="center">1</td>
<td align="center"><code>$a0</code> = integer</td>
<td align="center"></td>
</tr>
<tr class="even">
<td>print_float</td>
<td align="center">2</td>
<td align="center"><code>$f12</code> = float</td>
<td align="center"></td>
</tr>
<tr class="odd">
<td>print_double</td>
<td align="center">3</td>
<td align="center"><code>$f12</code> = double</td>
<td align="center"></td>
</tr>
<tr class="even">
<td>print_string</td>
<td align="center">4</td>
<td align="center"><code>$a0</code> = string</td>
<td align="center"></td>
</tr>
<tr class="odd">
<td>read_int</td>
<td align="center">5</td>
<td align="center"></td>
<td align="center">integer (in <code>$v0</code>)</td>
</tr>
<tr class="even">
<td>read_float</td>
<td align="center">6</td>
<td align="center"></td>
<td align="center">float (in <code>$f0</code>)</td>
</tr>
<tr class="odd">
<td>read_double</td>
<td align="center">7</td>
<td align="center"></td>
<td align="center">double (in <code>$f0</code>)</td>
</tr>
<tr class="even">
<td>read_string</td>
<td align="center">8</td>
<td align="center"><code>$a0</code> = buffer, <code>$a1</code> = length</td>
<td align="center"></td>
</tr>
<tr class="odd">
<td>sbrk</td>
<td align="center">9</td>
<td align="center"><code>$a0</code> = amount</td>
<td align="center">address (in <code>$v0</code>)</td>
</tr>
<tr class="even">
<td>exit</td>
<td align="center">10</td>
<td align="center"></td>
<td align="center"></td>
</tr>
</tbody>
</table>
<hr />
<p><br></p>
<p><span id="directives"></span></p>
<h2 id="diretivas-do-assembler">Diretivas do Assembler</h2>
<p><code>.align n</code> : Align the next datum on a 2^n byte boundary.</p>
<ul>
<li>For example:
<ul>
<li><code>.align 2</code> aligns the next value on a word boundary.</li>
<li><code>.align 0</code> turns off automatic alignment of the directives:
<ul>
<li><code>.half</code>;</li>
<li><code>.word</code>;</li>
<li><code>.float</code>;</li>
<li><code>.double</code></li>
</ul></li>
<li>Until the next <code>.data</code> or <code>.kdata</code> directive.</li>
</ul></li>
</ul>
<hr />
<p><code>.ascii str</code> : Store the string in memory, but do not null-terminate it.</p>
<hr />
<p><code>.asciiz str</code> : Store the string in memory and null-terminate it.</p>
<hr />
<p><code>.byte b1, ..., bn</code> : Store the <em>n</em> values in successive bytes of memory.</p>
<hr />
<p><code>.data</code> : The following data items should be stored in the data segment.</p>
<ul>
<li>If the optional argument <em>addr</em> is present, the items are stored beginning at address <em>addr</em>.</li>
</ul>
<hr />
<p><code>.double d1, ..., dn</code> : Store the <em>n</em> floating point double precision numbers in successive memory locations.</p>
<hr />
<p><code>.extern sym size</code> : Declare that the datum stored at <code>sym</code> is <code>size</code> bytes large and is a global symbol.</p>
<ul>
<li>This directive enables the assembler to store the datum in a portion of the data segment that is efficiently accessed via register <code>$gp</code>.</li>
</ul>
<hr />
<p><code>.float f1, ..., fn</code> : Store the <em>n</em> floating point single precision numbers in successive memory locations.</p>
<hr />
<p><code>.globl sym</code> : Declare that symbol <code>sym</code> is global and can be referenced from other files.</p>
<hr />
<p><code>.half h1, ..., hn</code> : Store the <em>n</em> 16-bit quantities in successive memory halfwords.</p>
<hr />
<p><code>.kdata</code> : The following data items should be stored in the kernel data segment.</p>
<ul>
<li>If the optional argument <em>addr</em> is present, the items are stored beginning at address <em>addr</em>.</li>
</ul>
<hr />
<p><code>.ktext</code> : The next items are put in the kernel text segment.</p>
<ul>
<li>In SPIM, these items may only be instructions or words (see the <code>.word</code> directive below).</li>
<li>If the optional argument <em>addr</em> is present, the items are stored beginning at address <em>addr</em>.</li>
</ul>
<hr />
<p><code>.space n</code> : Allocate <em>n</em> bytes of space in the current segment (which must be the data segment in SPIM).</p>
<hr />
<p><code>.text</code> : The next items are put in the user text segment.</p>
<ul>
<li>In SPIM, these items may only be instructions or words (see the <code>.word</code> directive below).</li>
<li>If the optional argument <em>addr</em> is present, the items are stored beginning at address <em>addr</em>.</li>
</ul>
<hr />
<p><code>.word w1, ..., wn</code> : Store the <em>n</em> 32-bit quantities in successive memory words.</p>
<hr />
<p><br></p>
<p><span id="instructions"></span></p>
<h2 id="spim-instruction-set">SPIM Instruction Set<br />
</h2>
<p><span id="arithlogic"></span></p>
<h3 id="arithmetic-and-logical-instructions">Arithmetic and Logical Instructions</h3>
<p>In all instructions below, <code>Src2</code> can either be a register or an immediate value (a 16 bit integer). The immediate forms of the instructions are only included for reference. The assembler will translate the more general form of an instruction (e.g., <code>add</code>) into the immediate form (e.g., <code>addi</code>) if the second argument is constant.</p>
<p><strong><code>abs Rdest, Rsrc</code></strong></p>
<p>Absolute Value</p>
<blockquote>
<p>Put the absolute value of the integer from register <code>Rsrc</code> in register <code>Rdest</code>.</p>
</blockquote>
<p><strong><code>add Rdest, Rsrc1, Src2</code></strong></p>
<p>Addition (with overflow)</p>
<p><strong><code>addi Rdest, Rsrc1, Imm</code></strong></p>
<p>Addition Immediate (with overflow)</p>
<p><strong><code>addu Rdest, Rsrc1, Src2</code></strong></p>
<p>Addition (without overflow)</p>
<p><strong><code>addiu Rdest, Rsrc1, Imm</code></strong></p>
<p>Addition Immediate (without overflow)</p>
<blockquote>
<p>Put the sum of the integers from register <code>Rsrc1</code> and <code>Src2</code> (or <code>Imm</code>) into register <code>Rdest</code>.</p>
</blockquote>
<p><strong><code>and Rdest, Rsrc1, Src2</code></strong></p>
<p>AND</p>
<p><strong><code>andi Rdest, Rsrc1, Imm</code></strong></p>
<p>AND Immediate</p>
<blockquote>
<p>Put the logical AND of the integers from register <code>Rsrc1</code> and <code>Src2</code> (or <code>Imm</code>) into register <code>Rdest</code>.</p>
</blockquote>
<p><strong><code>div Rsrc1, Rsrc2</code></strong></p>
<p>Divide (with overflow)</p>
<p><strong><code>divu Rsrc1, Rsrc2</code></strong></p>
<p>Divide (without overflow)</p>
<blockquote>
<p>Divide the contents of the two registers. Leave the quotient in register <code>lo</code> and the remainder in register <code>hi</code>. Note that if an operand is negative, the remainder is unspecified by the MIPS architecture and depends on the conventions of the machine on which SPIM is run.</p>
</blockquote>
<p><strong><code>div Rdest, Rsrc1, Src2</code></strong></p>
<p>Divide (with overflow)</p>
<p><strong><code>divu Rdest, Rsrc1, Src2</code></strong></p>
<p>Divide (without overflow)</p>
<blockquote>
<p>Put the quotient of the integers from register <code>Rsrc1</code> and <code>Src2</code> into register <code>Rdest</code>.</p>
</blockquote>
<p><strong><code>mul Rdest, Rsrc1, Src2</code></strong></p>
<p>Multiply (without overflow)</p>
<p><strong><code>mulo Rdest, Rsrc1, Src2</code></strong></p>
<p>Multiply (with overflow)</p>
<p><strong><code>mulou Rdest, Rsrc1, Src2</code></strong></p>
<p>Unsigned Multiply (with overflow)</p>
<blockquote>
<p>Put the product of the integers from register <code>Rsrc1</code> and <code>Src2</code> into register <code>Rdest</code>.</p>
</blockquote>
<p><strong><code>mult Rsrc1, Rsrc2</code></strong></p>
<p>Multiply</p>
<p><strong><code>multu Rsrc1, Rsrc2</code></strong></p>
<p>Unsigned Multiply</p>
<blockquote>
<p>Multiply the contents of the two registers. Leave the low-order word of the product in register <code>lo</code> and the high-word in register <code>hi</code>.</p>
</blockquote>
<p><strong><code>neg Rdest, Rsrc</code></strong></p>
<p>Negate Value (with overflow)</p>
<p><strong><code>negu Rdest, Rsrc</code></strong></p>
<p>Negate Value (without overflow)</p>
<blockquote>
<p>Put the negative of the integer from register <code>Rsrc</code> into register <code>Rdest</code>.</p>
</blockquote>
<p><strong><code>nor Rdest, Rsrc1, Src2</code></strong></p>
<p>NOR</p>
<blockquote>
<p>Put the logical NOR of the integers from register <code>Rsrc1</code> and <code>Src2</code> into register <code>Rdest</code>.</p>
</blockquote>
<p><strong><code>not Rdest, Rsrc</code></strong></p>
<p>NOT</p>
<blockquote>
<p>Put the bitwise logical negation of the integer from register <code>Rsrc</code> into register <code>Rdest</code>.</p>
</blockquote>
<p><strong><code>or Rdest, Rsrc1, Src2</code></strong></p>
<p>OR</p>
<p><strong><code>ori Rdest, Rsrc1, Imm</code></strong></p>
<p>OR Immediate</p>
<blockquote>
<p>Put the logical OR of the integers from register <code>Rsrc1</code> and <code>Src2</code> (or <code>Imm</code>) into register <code>Rdest</code>.</p>
</blockquote>
<p><strong><code>rem Rdest, Rsrc1, Src2</code></strong></p>
<p>Remainder</p>
<p><strong><code>remu Rdest, Rsrc1, Src2</code></strong></p>
<p>Unsigned Remainder</p>
<blockquote>
<p>Put the remainder from dividing the integer in register <code>Rsrc1</code> by the integer in <code>Src2</code> into register <code>Rdest</code>. Note that if an operand is negative, the remainder is unspecified by the MIPS architecture and depends on the conventions of the machine on which SPIM is run.</p>
</blockquote>
<p><strong><code>rol Rdest, Rsrc1, Src2</code></strong></p>
<p>Rotate Left</p>
<p><strong><code>ror Rdest, Rsrc1, Src2</code></strong></p>
<p>Rotate Right</p>
<blockquote>
<p>Rotate the contents of register <code>Rsrc1</code> left (right) by the distance indicated by <code>Src2</code> and put the result in register <code>Rdest</code>.</p>
</blockquote>
<p><strong><code>sll Rdest, Rsrc1, Src2</code></strong></p>
<p>Shift Left Logical</p>
<p><strong><code>sllv Rdest, Rsrc1, Rsrc2</code></strong></p>
<p>Shift Left Logical Variable</p>
<p><strong><code>sra Rdest, Rsrc1, Src2</code></strong></p>
<p>Shift Right Arithmetic</p>
<p><strong><code>srav Rdest, Rsrc1, Rsrc2</code></strong></p>
<p>Shift Right Arithmetic Variable</p>
<p><strong><code>srl Rdest, Rsrc1, Src2</code></strong></p>
<p>Shift Right Logical</p>
<p><strong><code>srlv Rdest, Rsrc1, Rsrc2</code></strong></p>
<p>Shift Right Logical Variable</p>
<blockquote>
<p>Shift the contents of register <code>Rsrc1</code> left (right) by the distance indicated by <code>Src2</code> (<code>Rsrc2</code>) and put the result in register <code>Rdest</code>.</p>
</blockquote>
<p><strong><code>sub Rdest, Rsrc1, Src2</code></strong></p>
<p>Subtract (with overflow)</p>
<p><strong><code>subu Rdest, Rsrc1, Src2</code></strong></p>
<p>Subtract (without overflow)</p>
<blockquote>
<p>Put the difference of the integers from register <code>Rsrc1</code> and <code>Src2</code> into register <code>Rdest</code>.</p>
</blockquote>
<p><strong><code>xor Rdest, Rsrc1, Src2</code></strong></p>
<p>XOR</p>
<p><strong><code>xori Rdest, Rsrc1, Imm</code></strong></p>
<p>XOR Immediate</p>
<blockquote>
<p>Put the logical XOR of the integers from register <code>Rsrc1</code> and <code>Src2</code> (or <code>Imm</code>) into register <code>Rdest</code>.</p>
</blockquote>
<p><br></p>
<p><span id="const"></span></p>
<h3 id="constant-manipulating-instructions">Constant-Manipulating Instructions</h3>
<p><strong><code>li Rdest, imm</code></strong></p>
<p>Load Immediate</p>
<blockquote>
<p>Move the immediate <code>imm</code> into register <code>Rdest</code>.</p>
</blockquote>
<p><strong><code>lui Rdest, imm</code></strong></p>
<p>Load Upper Immediate</p>
<blockquote>
<p>Load the lower halfword of the immediate <code>imm</code> into the upper halfword of register <code>Rdest</code>. The lower bits of the register are set to 0.</p>
</blockquote>
<p><br></p>
<p><span id="compare"></span></p>
<h3 id="comparison-instructions">Comparison Instructions</h3>
<p>In all instructions below, <code>Src2</code> can either be a register or an immediate value (a 16 bit integer).</p>
<p><strong><code>seq Rdest, Rsrc1, Src2</code></strong></p>
<p>Set Equal</p>
<blockquote>
<p>Set register <code>Rdest</code> to 1 if register <code>Rsrc1</code> equals <code>Src2</code> and to be 0 otherwise.</p>
</blockquote>
<p><strong><code>sge Rdest, Rsrc1, Src2</code></strong></p>
<p>Set Greater Than Equal</p>
<p><strong><code>sgeu Rdest, Rsrc1, Src2</code></strong></p>
<p>Set Greater Than Equal Unsigned</p>
<blockquote>
<p>Set register <code>Rdest</code> to 1 if register <code>Rsrc1</code> is greater than or equal to <code>Src2</code> and to 0 otherwise.</p>
</blockquote>
<p><strong><code>sgt Rdest, Rsrc1, Src2</code></strong></p>
<p>Set Greater Than</p>
<p><strong><code>sgtu Rdest, Rsrc1, Src2</code></strong></p>
<p>Set Greater Than Unsigned</p>
<blockquote>
<p>Set register <code>Rdest</code> to 1 if register <code>Rsrc1</code> is greater than <code>Src2</code> and to 0 otherwise.</p>
</blockquote>
<p><strong><code>sle Rdest, Rsrc1, Src2</code></strong></p>
<p>Set Less Than Equal</p>
<p><strong><code>sleu Rdest, Rsrc1, Src2</code></strong></p>
<p>Set Less Than Equal Unsigned</p>
<blockquote>
<p>Set register <code>Rdest</code> to 1 if register <code>Rsrc1</code> is less than or equal to <code>Src2</code> and to 0 otherwise.</p>
</blockquote>
<p><strong><code>slt Rdest, Rsrc1, Src2</code></strong></p>
<p>Set Less Than</p>
<p><strong><code>slti Rdest, Rsrc1, Imm</code></strong></p>
<p>Set Less Than Immediate</p>
<p><strong><code>sltu Rdest, Rsrc1, Src2</code></strong></p>
<p>Set Less Than Unsigned</p>
<p><strong><code>sltiu Rdest, Rsrc1, Imm</code></strong></p>
<p>Set Less Than Unsigned Immediate</p>
<blockquote>
<p>Set register <code>Rdest</code> to 1 if register <code>Rsrc1</code> is less than <code>Src2</code> (or <code>Imm</code>) and to 0 otherwise.</p>
</blockquote>
<p><strong><code>sne Rdest, Rsrc1, Src2</code></strong></p>
<p>Set Not Equal</p>
<blockquote>
<p>Set register <code>Rdest</code> to 1 if register <code>Rsrc1</code> is not equal to <code>Src2</code> and to 0 otherwise.</p>
</blockquote>
<p><br></p>
<p><span id="branch"></span></p>
<h3 id="branch-and-jump-instructions">Branch and Jump Instructions</h3>
<p>In all instructions below, <code>Src2</code> can either be a register or an immediate value (integer). Branch instructions use a signed 16-bit offset field; hence they can jump 2^15-1 <em>instructions</em> (not bytes) forward or 2^15 instructions backwards. The <em>jump</em> instruction contains a 26 bit address field.</p>
<p><strong><code>b label</code></strong></p>
<p>Branch instruction</p>
<blockquote>
<p>Unconditionally branch to the instruction at the label.</p>
</blockquote>
<p><strong><code>bczt label</code></strong></p>
<p>Branch Coprocessor <em>z</em> True</p>
<p><strong><code>bczf label</code></strong></p>
<p>Branch Coprocessor <em>z</em> False</p>
<blockquote>
<p>Conditionally branch to the instruction at the label if coprocessor <em>z</em>'s condition flag is true (false).</p>
</blockquote>
<p><strong><code>beq Rsrc1, Src2, label</code></strong></p>
<p>Branch on Equal</p>
<blockquote>
<p>Conditionally branch to the instruction at the label if the contents of register <code>Rsrc1</code> equals <code>Src2</code>.</p>
</blockquote>
<p><strong><code>beqz Rsrc, label</code></strong></p>
<p>Branch on Equal Zero</p>
<blockquote>
<p>Conditionally branch to the instruction at the label if the contents of <code>Rsrc</code> equals 0.</p>
</blockquote>
<p><strong><code>bge Rsrc1, Src2, label</code></strong></p>
<p>Branch on Greater Than Equal</p>
<p><strong><code>bgeu Rsrc1, Src2, label</code></strong></p>
<p>Branch on GTE Unsigned</p>
<blockquote>
<p>Conditionally branch to the instruction at the label if the contents of register <code>Rsrc1</code> are greater than or equal to <code>Src2</code>.</p>
</blockquote>
<p><strong><code>bgez Rsrc, label</code></strong></p>
<p>Branch on Greater Than Equal Zero</p>
<blockquote>
<p>Conditionally branch to the instruction at the label if the contents of <code>Rsrc</code> are greater than or equal to 0.</p>
</blockquote>
<p><strong><code>bgezal Rsrc, label</code></strong></p>
<p>Branch on Greater Than Equal Zero And Link</p>
<blockquote>
<p>Conditionally branch to the instruction at the label if the contents of <code>Rsrc</code> are greater than or equal to 0. Save the address of the next instruction in register 31.</p>
</blockquote>
<p><strong><code>bgt Rsrc1, Src2, label</code></strong></p>
<p>Branch on Greater Than</p>
<p><strong><code>bgtu Rsrc1, Src2, label</code></strong></p>
<p>Branch on Greater Than Unsigned</p>
<blockquote>
<p>Conditionally branch to the instruction at the label if the contents of register <code>Rsrc1</code> are greater than <code>Src2</code>.</p>
</blockquote>
<p><strong><code>bgtz Rsrc, label</code></strong></p>
<p>Branch on Greater Than Zero</p>
<blockquote>
<p>Conditionally branch to the instruction at the label if the contents of <code>Rsrc</code> are greater than 0.</p>
</blockquote>
<p><strong><code>ble Rsrc1, Src2, label</code></strong></p>
<p>Branch on Less Than Equal</p>
<p><strong><code>bleu Rsrc1, Src2, label</code></strong></p>
<p>Branch on LTE Unsigned</p>
<blockquote>
<p>Conditionally branch to the instruction at the label if the contents of register <code>Rsrc1</code> are less than or equal to <code>Src2</code>.</p>
</blockquote>
<p><strong><code>blez Rsrc, label</code></strong></p>
<p>Branch on Less Than Equal Zero</p>
<blockquote>
<p>Conditionally branch to the instruction at the label if the contents of <code>Rsrc</code> are less than or equal to 0.</p>
</blockquote>
<p><strong><code>bgezal Rsrc, label</code></strong></p>
<p>Branch on Greater Than Equal Zero And Link</p>
<p><strong><code>bltzal Rsrc, label</code></strong></p>
<p>Branch on Less Than And Link</p>
<blockquote>
<p>Conditionally branch to the instruction at the label if the contents of <code>Rsrc</code> are greater or equal to 0 or less than 0, respectively. Save the address of the next instruction in register 31.</p>
</blockquote>
<p><strong><code>blt Rsrc1, Src2, label</code></strong></p>
<p>Branch on Less Than</p>
<p><strong><code>bltu Rsrc1, Src2, label</code></strong></p>
<p>Branch on Less Than Unsigned</p>
<blockquote>
<p>Conditionally branch to the instruction at the label if the contents of register <code>Rsrc1</code> are less than <code>Src2</code>.</p>
</blockquote>
<p><strong><code>bltz Rsrc, label</code></strong></p>
<p>Branch on Less Than Zero</p>
<blockquote>
<p>Conditionally branch to the instruction at the label if the contents of <code>Rsrc</code> are less than 0.</p>
</blockquote>
<p><strong><code>bne Rsrc1, Src2, label</code></strong></p>
<p>Branch on Not Equal</p>
<blockquote>
<p>Conditionally branch to the instruction at the label if the contents of register <code>Rsrc1</code> are not equal to <code>Src2</code>.</p>
</blockquote>
<p><strong><code>bnez Rsrc, label</code></strong></p>
<p>Branch on Not Equal Zero</p>
<blockquote>
<p>Conditionally branch to the instruction at the label if the contents of <code>Rsrc</code> are not equal to 0.</p>
</blockquote>
<p><strong><code>j label</code></strong></p>
<p>Jump</p>
<blockquote>
<p>Unconditionally jump to the instruction at the label.</p>
</blockquote>
<p><strong><code>jal label</code></strong></p>
<p>Jump and Link</p>
<p><strong><code>jalr Rsrc</code></strong></p>
<p>Jump and Link Register</p>
<blockquote>
<p>Unconditionally jump to the instruction at the label or whose address is in register <code>Rsrc</code>. Save the address of the next instruction in register 31.</p>
</blockquote>
<p><strong><code>jr Rsrc</code></strong></p>
<p>Jump Register</p>
<blockquote>
<p>Unconditionally jump to the instruction whose address is in register <code>Rsrc</code>.</p>
</blockquote>
<p><br></p>
<p><span id="load"></span></p>
<h3 id="load-instructions">Load Instructions</h3>
<p><strong><code>la Rdest, address</code></strong></p>
<p>Load Address</p>
<blockquote>
<p>Load computed <em>address</em>, not the contents of the location, into register <code>Rdest</code>.</p>
</blockquote>
<p><strong><code>lb Rdest, address</code></strong></p>
<p>Load Byte</p>
<p><strong><code>lbu Rdest, address</code></strong></p>
<p>Load Unsigned Byte</p>
<blockquote>
<p>Load the byte at <em>address</em> into register <code>Rdest</code>. The byte is sign-extended by the <code>lb</code>, but not the <code>lbu</code>, instruction.</p>
</blockquote>
<p><strong><code>ld Rdest, address</code></strong></p>
<p>Load Double-Word</p>
<blockquote>
<p>Load the 64-bit quantity at <em>address</em> into registers <code>Rdest</code> and <code>Rdest + 1</code>.</p>
</blockquote>
<p><strong><code>lh Rdest, address</code></strong></p>
<p>Load Halfword</p>
<p><strong><code>lhu Rdest, address</code></strong></p>
<p>Load Unsigned Halfword</p>
<blockquote>
<p>Load the 16-bit quantity (halfword) at <em>address</em> into register <code>Rdest</code>. The halfword is sign-extended by the <code>lh</code>, but not the <code>lhu</code>, instruction</p>
</blockquote>
<p><strong><code>lw Rdest, address</code></strong></p>
<p>Load Word</p>
<blockquote>
<p>Load the 32-bit quantity (word) at <em>address</em> into register <code>Rdest</code>.</p>
</blockquote>
<p><strong><code>lwcz Rdest, address</code></strong></p>
<p>Load Word Coprocessor <em>z</em></p>
<blockquote>
<p>Load the word at <em>address</em> into register <code>Rdest</code> of coprocessor <em>z</em> (0-3).</p>
</blockquote>
<p><strong><code>lwl Rdest, address</code></strong></p>
<p>Load Word Left</p>
<p><strong><code>lwr Rdest, address</code></strong></p>
<p>Load Word Right</p>
<blockquote>
<p>Load the left (right) bytes from the word at the possibly-unaligned <em>address</em> into register <code>Rdest</code>.</p>
</blockquote>
<p><strong><code>ulh Rdest, address</code></strong></p>
<p>Unaligned Load Halfword</p>
<p><strong><code>ulhu Rdest, address</code></strong></p>
<p>Unaligned Load Halfword Unsigned</p>
<blockquote>
<p>Load the 16-bit quantity (halfword) at the possibly-unaligned <em>address</em> into register <code>Rdest</code>. The halfword is sign-extended by the <code>ulh</code>, but not the <code>ulhu</code>, instruction</p>
</blockquote>
<p><strong><code>ulw Rdest, address</code></strong></p>
<p>Unaligned Load Word</p>
<blockquote>
<p>Load the 32-bit quantity (word) at the possibly-unaligned <em>address</em> into register <code>Rdest</code>.</p>
</blockquote>
<p><br></p>
<p><span id="store"></span></p>
<h3 id="store-instructions">Store Instructions</h3>
<p><strong><code>sb Rsrc, address</code></strong></p>
<p>Store Byte</p>
<blockquote>
<p>Store the low byte from register <code>Rsrc</code> at <em>address</em>.</p>
</blockquote>
<p><strong><code>sd Rsrc, address</code></strong></p>
<p>Store Double-Word</p>
<blockquote>
<p>Store the 64-bit quantity in registers <code>Rsrc</code> and <code>Rsrc + 1</code> at <em>address</em>.</p>
</blockquote>
<p><strong><code>sh Rsrc, address</code></strong></p>
<p>Store Halfword</p>
<blockquote>
<p>Store the low halfword from register <code>Rsrc</code> at <em>address</em>.</p>
</blockquote>
<p><strong><code>sw Rsrc, address</code></strong></p>
<p>Store Word</p>
<blockquote>
<p>S tore the word from register <code>Rsrc</code> at <em>address</em>.</p>
</blockquote>
<p><strong><code>swcz Rsrc, address</code></strong></p>
<p>Store Word Coprocessor <em>z</em></p>
<blockquote>
<p>Store the word from register <code>Rsrc</code> of coprocessor <em>z</em> at <em>address</em>.</p>
</blockquote>
<p><strong><code>swl Rsrc, address</code></strong></p>
<p>Store Word Left</p>
<p><strong><code>swr Rsrc, address</code></strong></p>
<p>Store Word Right</p>
<blockquote>
<p>Store the left (right) bytes from register <code>Rsrc</code> at the possibly-unaligned <em>address</em>.</p>
</blockquote>
<p><strong><code>ush Rsrc, address</code></strong></p>
<p>Unaligned Store Halfword</p>
<blockquote>
<p>Store the low halfword from register <code>Rsrc</code> at the possibly-unaligned <em>address</em>.</p>
</blockquote>
<p><strong><code>usw Rsrc, address</code></strong></p>
<p>Unaligned Store Word</p>
<blockquote>
<p>Store the word from register <code>Rsrc</code> at the possibly-unaligned <em>address</em>.</p>
</blockquote>
<p><br></p>
<p><span id="data"></span></p>
<h3 id="data-movement-instructions">Data Movement Instructions</h3>
<p><strong><code>move Rdest, Rsrc</code></strong></p>
<p>Move</p>
<blockquote>
<p>Move the contents of <code>Rsrc</code> to <code>Rdest</code>.</p>
</blockquote>
<p>The multiply and divide unit produces its result in two additional registers, hi and lo. These instructions move values to and from these registers. The multiply, divide, and remainder instructions described above are pseudoinstructions that make it appear as if this unit operates on the general registers and detect error conditions such as divide by zero or overflow.</p>
<p><strong><code>mfhi Rdest</code></strong></p>
<p>Move From hi</p>
<p><strong><code>mflo Rdest</code></strong></p>
<p>Move From lo</p>
<blockquote>
<p>Move the contents of the hi (lo) register to register <code>Rdest</code>.</p>
</blockquote>
<p><strong><code>mthi Rdest</code></strong></p>
<p>Move To hi</p>
<p><strong><code>mtlo Rdest</code></strong></p>
<p>Move To lo</p>
<blockquote>
<p>Move the contents register <code>Rdest</code> to the hi (lo) register.</p>
</blockquote>
<p>Coprocessors have their own register sets. These instructions move values between these registers and the CPU's registers.</p>
<p><strong><code>mfcz Rdest, CPsrc</code></strong></p>
<p>Move From Coprocessor <em>z</em></p>
<blockquote>
<p>Move the contents of coprocessor <em>z</em>'s register <code>CPsrc</code> to CPU register <code>Rdest</code>.</p>
</blockquote>
<p><strong><code>mfc1.d Rdest, FRsrc1</code></strong></p>
<p>Move Double From Coprocessor 1</p>
<blockquote>
<p>Move the contents of floating point registers <code>FRsrc1</code> and <code>FRsrc1 + 1</code> to CPU registers <code>Rdest</code> and <code>Rdest + 1</code>.</p>
</blockquote>
<p><strong><code>mtcz Rsrc, CPdest</code></strong></p>
<p>Move To Coprocessor <em>z</em></p>
<blockquote>
<p>Move the contents of CPU register <code>Rsrc</code> to coprocessor <em>z</em>'s register <code>CPdest</code>.</p>
</blockquote>
<p><br></p>
<p><span id="fp"></span></p>
<h3 id="floating-point-instructions">Floating Point Instructions</h3>
<p>The MIPS has a floating point coprocessor (numbered 1) that operates on single precision (32-bit) and double precision (64-bit) floating point numbers. This coprocessor has its own registers, which are numbered <code>f0-f31</code>. Because these registers are only 32-bits wide, two of them are required to hold doubles. To simplify matters, floating point operations only use even-numbered registers - including instructions that operate on single floats. Values are moved in or out of these registers a word (32-bits) at a time by <code>lwc1</code>, <code>swc1</code>, <code>mtc1</code>, and <code>mfc1</code> instructions described above or by the <code>l.s</code>, <code>l.d</code>, <code>s.s</code>, and <code>s.d</code> pseudoinstructions described below. The flag set by floating point comparison operations is read by the CPU with its <code>bc1t</code> and <code>bc1f</code> instructions. In all instructions below, <code>FRdest</code>, <code>FRsrc1</code>, <code>FRsrc2</code>, and <code>FRsrc</code> are floating point registers (e.g., <code>f2</code>).</p>
<p><strong><code>abs.d FRdest, FRsrc</code></strong></p>
<p>Floating Point Absolute Value Double</p>
<p><strong><code>abs.s FRdest, FRsrc</code></strong></p>
<p>Floating Point Absolute Value Single</p>
<blockquote>
<p>Compute the absolute value of the floating float double (single) in register <code>FRsrc</code> and put it in register <code>FRdest</code>.</p>
</blockquote>
<p><strong><code>add.d FRdest, FRsrc1, FRsrc2</code></strong></p>
<p>Floating Point Addition Double</p>
<p><strong><code>add.s FRdest, FRsrc1, FRsrc2</code></strong></p>
<p>Floating Point Addition Single</p>
<blockquote>
<p>Compute the sum of the floating float doubles (singles) in registers <code>FRsrc1</code> and <code>FRsrc2</code> and put it in register <code>FRdest</code>.</p>
</blockquote>
<p><strong><code>c.eq.d FRsrc1, FRsrc2</code></strong></p>
<p>Compare Equal Double</p>
<p><strong><code>c.eq.s FRsrc1, FRsrc2</code></strong></p>
<p>Compare Equal Single</p>
<blockquote>
<p>Compare the floating point double in register <code>FRsrc1</code> against the one in <code>FRsrc2</code> and set the floating point condition flag true if they are equal.</p>
</blockquote>
<p><strong><code>c.le.d FRsrc1, FRsrc2</code></strong></p>
<p>Compare Less Than Equal Double</p>
<p><strong><code>c.le.s FRsrc1, FRsrc2</code></strong></p>
<p>Compare Less Than Equal Single</p>
<blockquote>
<p>Compare the floating point double in register <code>FRsrc1</code> against the one in <code>FRsrc2</code> and set the floating point condition flag true if the first is less than or equal to the second.</p>
</blockquote>
<p><strong><code>c.lt.d FRsrc1, FRsrc2</code></strong></p>
<p>Compare Less Than Double</p>
<p><strong><code>c.lt.s FRsrc1, FRsrc2</code></strong></p>
<p>Compare Less Than Single</p>
<blockquote>
<p>Compare the floating point double in register <code>FRsrc1</code> against the one in <code>FRsrc2</code> and set the condition flag true if the first is less than the second.</p>
</blockquote>
<p><strong><code>cvt.d.s FRdest, FRsrc</code></strong></p>
<p>Convert Single to Double</p>
<p><strong><code>cvt.d.w FRdest, FRsrc</code></strong></p>
<p>Convert Integer to Double</p>
<blockquote>
<p>Convert the single precision floating point number or integer in register <code>FRsrc</code> to a double precision number and put it in register <code>FRdest</code>.</p>
</blockquote>
<p><strong><code>cvt.s.d FRdest, FRsrc</code></strong></p>
<p>Convert Double to Single</p>
<p><strong><code>cvt.s.w FRdest, FRsrc</code></strong></p>
<p>Convert Integer to Single</p>
<blockquote>
<p>Convert the double precision floating point number or integer in register <code>FRsrc</code> to a single precision number and put it in register <code>FRdest</code>.</p>
</blockquote>
<p><strong><code>cvt.w.d FRdest, FRsrc</code></strong></p>
<p>Convert Double to Integer</p>
<p><strong><code>cvt.w.s FRdest, FRsrc</code></strong></p>
<p>Convert Single to Integer</p>
<blockquote>
<p>Convert the double or single precision floating point number in register <code>FRsrc</code> to an integer and put it in register <code>FRdest</code>.</p>
</blockquote>
<p><strong><code>div.d FRdest, FRsrc1, FRsrc2</code></strong></p>
<p>Floating Point Divide Double</p>
<p><strong><code>div.s FRdest, FRsrc1, FRsrc2</code></strong></p>
<p>Floating Point Divide Single</p>
<blockquote>
<p>Compute the quotient of the floating float doubles (singles) in registers <code>FRsrc1</code> and <code>FRsrc2</code> and put it in register <code>FRdest</code>.</p>
</blockquote>
<p><strong><code>l.d FRdest, address</code></strong></p>
<p>Load Floating Point Double</p>
<p><strong><code>l.s FRdest, address</code></strong></p>
<p>Load Floating Point Single</p>
<blockquote>
<p>Load the floating float double (single) at <code>address</code> into register <code>FRdest</code>.</p>
</blockquote>
<p><strong><code>mov.d FRdest, FRsrc</code></strong></p>
<p>Move Floating Point Double</p>
<p><strong><code>mov.s FRdest, FRsrc</code></strong></p>
<p>Move Floating Point Single</p>
<blockquote>
<p>Move the floating float double (single) from register <code>FRsrc</code> to register <code>FRdest</code>.</p>
</blockquote>
<p><strong><code>mul.d FRdest, FRsrc1, FRsrc2</code></strong></p>
<p>Floating Point Multiply Double</p>
<p><strong><code>mul.s FRdest, FRsrc1, FRsrc2</code></strong></p>
<p>Floating Point Multiply Single</p>
<blockquote>
<p>Compute the product of the floating float doubles (singles) in registers <code>FRsrc1</code> and <code>FRsrc2</code> and put it in register <code>FRdest</code>.</p>
</blockquote>
<p><strong><code>neg.d FRdest, FRsrc</code></strong></p>
<p>Negate Double</p>
<p><strong><code>neg.s FRdest, FRsrc</code></strong></p>
<p>Negate Single</p>
<blockquote>
<p>Negate the floating point double (single) in register <code>FRsrc</code> and put it in register <code>FRdest</code>.</p>
</blockquote>
<p><strong><code>s.d FRdest, address</code></strong></p>
<p>Store Floating Point Double</p>
<p><strong><code>s.s FRdest, address</code></strong></p>
<p>Store Floating Point Single</p>
<blockquote>
<p>Store the floating float double (single) in register <code>FRdest</code> at <code>address</code>.</p>
</blockquote>
<p><strong><code>sub.d FRdest, FRsrc1, FRsrc2</code></strong></p>
<p>Floating Point Subtract Double</p>
<p><strong><code>sub.s FRdest, FRsrc1, FRsrc2</code></strong></p>
<p>Floating Point Subtract Single</p>
<blockquote>
<p>Compute the difference of the floating float doubles (singles) in registers <code>FRsrc1</code> and <code>FRsrc2</code> and put it in register <code>FRdest</code>.</p>
</blockquote>
<p><br></p>
<p><span id="traps"></span></p>
<h3 id="exception-and-trap-instructions">Exception and Trap Instructions</h3>
<p><strong><code>rfe</code></strong></p>
<p>Return From Exception</p>
<blockquote>
<p>Restore the Status register.</p>
</blockquote>
<p><strong><code>syscall</code></strong></p>
<p>System Call</p>
<blockquote>
<p>Register <code>v0</code> contains the number of the system call (see &lt;A HREF=&quot;#syscalls&gt;System Services) provided by SPIM.</p>
</blockquote>
<p><strong><code>break n</code></strong></p>
<p>Break</p>
<blockquote>
<p>Cause exception <em>n</em>. Exception 1 is reserved for the debugger.</p>
</blockquote>
<p><strong><code>nop</code></strong></p>
<p>No operation</p>
<blockquote>
<p>Do nothing.</p>
</blockquote>
<hr />
<p><br></p>
<hr />
<hr />
<!-- FIM -->
</body>
</html>
