// Seed: 1533591455
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  uwire id_4;
  assign id_4 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    output uwire id_1,
    output tri id_2,
    output tri1 id_3,
    input uwire id_4,
    input tri id_5,
    input tri id_6,
    output wor id_7,
    input wor id_8
    , id_22,
    input supply1 id_9,
    input tri1 id_10,
    input tri1 id_11
    , id_23,
    input uwire id_12,
    input tri0 id_13,
    input wor id_14,
    input tri id_15,
    output tri id_16,
    input tri0 id_17,
    input tri id_18,
    input tri1 id_19,
    input tri1 id_20
);
  initial id_22 = 1;
  wire id_24;
  nor (
      id_2,
      id_17,
      id_15,
      id_12,
      id_22,
      id_23,
      id_6,
      id_9,
      id_8,
      id_4,
      id_19,
      id_11,
      id_14,
      id_0,
      id_5,
      id_10,
      id_18,
      id_24,
      id_20
  );
  module_0(
      id_23, id_24, id_22
  );
endmodule
