==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flga2104-2-i'
INFO: [HLS 200-10] Analyzing design file 'dct_hls/dct.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 100.430 ; gain = 44.473
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 100.469 ; gain = 44.512
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 113.371 ; gain = 57.414
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'read_data' into 'add_watermark' (dct_hls/dct.cpp:125) automatically.
INFO: [XFORM 203-602] Inlining function 'integer_dct' into 'add_watermark' (dct_hls/dct.cpp:129) automatically.
INFO: [XFORM 203-602] Inlining function 'quantificat' into 'add_watermark' (dct_hls/dct.cpp:131) automatically.
INFO: [XFORM 203-602] Inlining function 'integer_idct' into 'add_watermark' (dct_hls/dct.cpp:150) automatically.
INFO: [XFORM 203-602] Inlining function 'write_data' into 'add_watermark' (dct_hls/dct.cpp:153) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 119.676 ; gain = 63.719
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'RD_Loop_Row' (dct_hls/dct.cpp:55) in function 'quantificat' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'RD_Loop_Row' (dct_hls/dct.cpp:82) in function 'integer_idct' completely.
INFO: [XFORM 203-501] Unrolling loop 'RD_Loop_Col' (dct_hls/dct.cpp:84) in function 'integer_idct' completely.
INFO: [XFORM 203-501] Unrolling loop 'RD_Loop_Col' (dct_hls/dct.cpp:57) in function 'quantificat' completely.
INFO: [XFORM 203-102] Partitioning array 'temp.V' (dct_hls/dct.cpp:75) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'dst' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'buf_temp_qft.V' (dct_hls/dct.cpp:121) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'qft_coeff_table' in dimension 2 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'qft_coeff_table.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'qft_coeff_table.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'qft_coeff_table.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'qft_coeff_table.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buf_temp_qft.V.0' (dct_hls/dct.cpp:121) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buf_temp_qft.V.1' (dct_hls/dct.cpp:121) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buf_temp_qft.V.2' (dct_hls/dct.cpp:121) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buf_temp_qft.V.3' (dct_hls/dct.cpp:121) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp.V.0' (dct_hls/dct.cpp:75) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp.V.1' (dct_hls/dct.cpp:75) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp.V.2' (dct_hls/dct.cpp:75) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp.V.3' (dct_hls/dct.cpp:75) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dst.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dst.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dst.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dst.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'qft_coeff_table.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'qft_coeff_table.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'qft_coeff_table.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'qft_coeff_table.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_temp_qft.V.0' (dct_hls/dct.cpp:121) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_temp_qft.V.1' (dct_hls/dct.cpp:121) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_temp_qft.V.2' (dct_hls/dct.cpp:121) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_temp_qft.V.3' (dct_hls/dct.cpp:121) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp.V.0' (dct_hls/dct.cpp:75) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp.V.1' (dct_hls/dct.cpp:75) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp.V.2' (dct_hls/dct.cpp:75) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp.V.3' (dct_hls/dct.cpp:75) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dst.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dst.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dst.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dst.3' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'read_data' into 'add_watermark' (dct_hls/dct.cpp:125) automatically.
INFO: [XFORM 203-602] Inlining function 'integer_dct' into 'add_watermark' (dct_hls/dct.cpp:129) automatically.
INFO: [XFORM 203-602] Inlining function 'write_data' into 'add_watermark' (dct_hls/dct.cpp:153) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (dct_hls/dct.cpp:55:29) to (dct_hls/dct.cpp:55:23) in function 'quantificat'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (dct_hls/dct.cpp:65:26) to (dct_hls/dct.cpp:111:9) in function 'add_watermark'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'dct_step' (dct_hls/dct.cpp:4)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 147.551 ; gain = 91.594
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 192.262 ; gain = 136.305
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'img_proc' ...
WARNING: [SYN 201-107] Renaming port name 'img_proc/out' to 'img_proc/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_step'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.492 seconds; current allocated memory: 149.321 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 149.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'quantificat'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RD_Loop_Row'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('qsrc_load_2', dct_hls/dct.cpp:59) on array 'qsrc' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'qsrc'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 150.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 150.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'idct_step'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 150.775 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 151.057 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'integer_idct'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 151.585 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 152.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_watermark'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.354 seconds; current allocated memory: 152.632 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 153.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'img_proc'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 153.593 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.347 seconds; current allocated memory: 154.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_step'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_step'.
INFO: [HLS 200-111]  Elapsed time: 0.528 seconds; current allocated memory: 154.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'quantificat'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'img_proc_mux_42_6_1_1' to 'img_proc_mux_42_6bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'img_proc_mux_42_20_1_1' to 'img_proc_mux_42_2cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'img_proc_mul_mul_6ns_16s_20_1_1' to 'img_proc_mul_mul_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'img_proc_mul_mul_dEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'img_proc_mux_42_2cud': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'img_proc_mux_42_6bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'quantificat'.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 156.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'idct_step'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'idct_step'.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 157.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'integer_idct'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'integer_idct'.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 159.827 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_watermark'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'add_watermark_buf_2d_in' to 'add_watermark_bufeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'add_watermark_buf_temp_dct' to 'add_watermark_buffYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'add_watermark_buf_2d_out' to 'add_watermark_bufg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_watermark'.
INFO: [HLS 200-111]  Elapsed time: 0.687 seconds; current allocated memory: 161.239 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'img_proc'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'img_proc/img' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'img_proc/mark' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'img_proc/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'img_proc' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'img_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.556 seconds; current allocated memory: 162.353 MB.
INFO: [RTMG 210-278] Implementing memory 'add_watermark_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'add_watermark_bufeOg_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'add_watermark_bufg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'img_proc_outdata_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:38 . Memory (MB): peak = 226.789 ; gain = 170.832
INFO: [SYSC 207-301] Generating SystemC RTL for img_proc.
INFO: [VHDL 208-304] Generating VHDL RTL for img_proc.
INFO: [VLOG 209-307] Generating Verilog RTL for img_proc.
INFO: [HLS 200-112] Total elapsed time: 37.783 seconds; peak allocated memory: 162.353 MB.
