-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\db3_2_Level_fixdt\LoR_Even_block.vhd
-- Created: 2024-04-17 21:48:34
-- 
-- Generated by MATLAB 9.10 and HDL Coder 3.18
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: LoR_Even_block
-- Source Path: db3_2_Level_fixdt/DWT_db3_2_Level/2nd_Level_Recon/LoR_Even
-- Hierarchy Level: 2
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.DWT_db3_2_Level_pkg.ALL;

ENTITY LoR_Even_block IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb                               :   IN    std_logic;
        In_LoR_e                          :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En23
        Out_LoR_e                         :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En23
        );
END LoR_Even_block;


ARCHITECTURE rtl OF LoR_Even_block IS

  -- Signals
  SIGNAL LoR_0_out1                       : unsigned(15 DOWNTO 0);  -- ufix16_En17
  SIGNAL LoR_0_out1_1                     : unsigned(15 DOWNTO 0);  -- ufix16_En17
  SIGNAL In_LoR_e_signed                  : signed(15 DOWNTO 0);  -- sfix16_En23
  SIGNAL In_LoR_e_1                       : signed(15 DOWNTO 0);  -- sfix16_En23
  SIGNAL Multiply_cast                    : signed(16 DOWNTO 0);  -- sfix17_En17
  SIGNAL Multiply_mul_temp                : signed(32 DOWNTO 0);  -- sfix33_En40
  SIGNAL Multiply_cast_1                  : signed(31 DOWNTO 0);  -- sfix32_En40
  SIGNAL Multiply_out1                    : signed(15 DOWNTO 0);  -- sfix16_En24
  SIGNAL Multiply_out1_1                  : signed(15 DOWNTO 0);  -- sfix16_En24
  SIGNAL LoR_2_out1                       : unsigned(15 DOWNTO 0);  -- ufix16_En17
  SIGNAL LoR_2_out1_1                     : unsigned(15 DOWNTO 0);  -- ufix16_En17
  SIGNAL Rate_Transition_out1             : signed(15 DOWNTO 0);  -- sfix16_En23
  SIGNAL Multiply1_cast                   : signed(16 DOWNTO 0);  -- sfix17_En17
  SIGNAL Multiply1_mul_temp               : signed(32 DOWNTO 0);  -- sfix33_En40
  SIGNAL Multiply1_cast_1                 : signed(31 DOWNTO 0);  -- sfix32_En40
  SIGNAL Multiply1_out1                   : signed(15 DOWNTO 0);  -- sfix16_En24
  SIGNAL Multiply1_out1_1                 : signed(15 DOWNTO 0);  -- sfix16_En24
  SIGNAL LoR_4_out1                       : signed(15 DOWNTO 0);  -- sfix16_En18
  SIGNAL LoR_4_out1_1                     : signed(15 DOWNTO 0);  -- sfix16_En18
  SIGNAL Rate_Transition1_out1            : signed(15 DOWNTO 0);  -- sfix16_En23
  SIGNAL Multiply2_mul_temp               : signed(31 DOWNTO 0);  -- sfix32_En41
  SIGNAL Multiply2_out1                   : signed(15 DOWNTO 0);  -- sfix16_En26
  SIGNAL delayMatch_reg                   : vector_of_signed16(0 TO 1);  -- sfix16 [2]
  SIGNAL Multiply2_out1_1                 : signed(15 DOWNTO 0);  -- sfix16_En26
  SIGNAL Add1_add_cast                    : signed(15 DOWNTO 0);  -- sfix16_En24
  SIGNAL Add1_out1                        : signed(15 DOWNTO 0);  -- sfix16_En24
  SIGNAL Delay3_out1                      : signed(15 DOWNTO 0);  -- sfix16_En24
  SIGNAL Add_add_cast                     : signed(15 DOWNTO 0);  -- sfix16_En23
  SIGNAL Add_add_cast_1                   : signed(15 DOWNTO 0);  -- sfix16_En23
  SIGNAL Add_out1                         : signed(15 DOWNTO 0);  -- sfix16_En23

  ATTRIBUTE multstyle : string;

BEGIN
  LoR_0_out1 <= to_unsigned(16#AA54#, 16);

  HwModeRegister_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        LoR_0_out1_1 <= to_unsigned(16#0000#, 16);
      ELSIF enb = '1' THEN
        LoR_0_out1_1 <= LoR_0_out1;
      END IF;
    END IF;
  END PROCESS HwModeRegister_process;


  In_LoR_e_signed <= signed(In_LoR_e);

  reduced_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        In_LoR_e_1 <= to_signed(16#0000#, 16);
      ELSIF enb = '1' THEN
        In_LoR_e_1 <= In_LoR_e_signed;
      END IF;
    END IF;
  END PROCESS reduced_process;


  Multiply_cast <= signed(resize(LoR_0_out1_1, 17));
  Multiply_mul_temp <= Multiply_cast * In_LoR_e_1;
  Multiply_cast_1 <= Multiply_mul_temp(31 DOWNTO 0);
  Multiply_out1 <= Multiply_cast_1(31 DOWNTO 16);

  PipelineRegister_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Multiply_out1_1 <= to_signed(16#0000#, 16);
      ELSIF enb = '1' THEN
        Multiply_out1_1 <= Multiply_out1;
      END IF;
    END IF;
  END PROCESS PipelineRegister_process;


  LoR_2_out1 <= to_unsigned(16#EB75#, 16);

  HwModeRegister2_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        LoR_2_out1_1 <= to_unsigned(16#0000#, 16);
      ELSIF enb = '1' THEN
        LoR_2_out1_1 <= LoR_2_out1;
      END IF;
    END IF;
  END PROCESS HwModeRegister2_process;


  reduced_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Rate_Transition_out1 <= to_signed(16#0000#, 16);
      ELSIF enb = '1' THEN
        Rate_Transition_out1 <= In_LoR_e_1;
      END IF;
    END IF;
  END PROCESS reduced_1_process;


  Multiply1_cast <= signed(resize(LoR_2_out1_1, 17));
  Multiply1_mul_temp <= Multiply1_cast * Rate_Transition_out1;
  Multiply1_cast_1 <= Multiply1_mul_temp(31 DOWNTO 0);
  Multiply1_out1 <= Multiply1_cast_1(31 DOWNTO 16);

  PipelineRegister1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Multiply1_out1_1 <= to_signed(16#0000#, 16);
      ELSIF enb = '1' THEN
        Multiply1_out1_1 <= Multiply1_out1;
      END IF;
    END IF;
  END PROCESS PipelineRegister1_process;


  LoR_4_out1 <= to_signed(-16#577E#, 16);

  HwModeRegister4_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        LoR_4_out1_1 <= to_signed(16#0000#, 16);
      ELSIF enb = '1' THEN
        LoR_4_out1_1 <= LoR_4_out1;
      END IF;
    END IF;
  END PROCESS HwModeRegister4_process;


  HwModeRegister5_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Rate_Transition1_out1 <= to_signed(16#0000#, 16);
      ELSIF enb = '1' THEN
        Rate_Transition1_out1 <= Rate_Transition_out1;
      END IF;
    END IF;
  END PROCESS HwModeRegister5_process;


  Multiply2_mul_temp <= LoR_4_out1_1 * Rate_Transition1_out1;
  Multiply2_out1 <= Multiply2_mul_temp(30 DOWNTO 15);

  delayMatch_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        delayMatch_reg <= (OTHERS => to_signed(16#0000#, 16));
      ELSIF enb = '1' THEN
        delayMatch_reg(0) <= Multiply2_out1;
        delayMatch_reg(1) <= delayMatch_reg(0);
      END IF;
    END IF;
  END PROCESS delayMatch_process;

  Multiply2_out1_1 <= delayMatch_reg(1);

  Add1_add_cast <= resize(Multiply2_out1_1(15 DOWNTO 2), 16);
  Add1_out1 <= Multiply1_out1_1 + Add1_add_cast;

  Delay3_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay3_out1 <= to_signed(16#0000#, 16);
      ELSIF enb = '1' THEN
        Delay3_out1 <= Add1_out1;
      END IF;
    END IF;
  END PROCESS Delay3_process;


  Add_add_cast <= resize(Multiply_out1_1(15 DOWNTO 1), 16);
  Add_add_cast_1 <= resize(Delay3_out1(15 DOWNTO 1), 16);
  Add_out1 <= Add_add_cast + Add_add_cast_1;

  Out_LoR_e <= std_logic_vector(Add_out1);

END rtl;

