// Seed: 427499802
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    input id_3,
    input id_4,
    output logic id_5,
    output id_6,
    input logic id_7,
    input id_8,
    input id_9,
    input id_10,
    input logic id_11,
    output id_12
);
  assign id_5 = 1'h0;
  logic id_13 = 1 ^ id_0 - 1, id_14;
  logic id_15;
  logic id_16;
  logic id_17;
  logic id_18 = id_14;
  logic id_19 = id_13;
  logic id_20;
endmodule
module module_1 (
    input wand id_0,
    input id_1,
    output id_2,
    output id_3
);
  logic id_13;
  logic id_14;
  type_20(
      1, 1, 1 | -id_8 * 1 - 1, id_8
  );
  logic id_15;
  assign #(id_1) id_6[1] = {1, 1, 1, 1'b0};
  type_22(
      id_0[1], 1, id_10
  );
  assign id_5 = id_13;
  logic id_16;
  initial begin
    id_13 = 1;
    id_2  = 1;
  end
endmodule
