# RISC-V-Pipeline-Implementation-verilog
RISC-V RV32I 5-stage pipelined CPU built for a Computer Architecture course. Includes a Python assembler, complete Verilog datapath modules, pipeline integration, and simulation testbenches using Icarus Verilog.
