 arch	  circuit	  script_params	  vpr_status	  total_wirelength	  total_runtime	  num_clb	  min_chan_width	  crit_path_delay	 
 k4_n4_v7_l1_bidir.xml	  diffeq.blif	  common	  success	  11492	  18.55	  416	  17	  -1	 
