// Seed: 4012390944
module module_0;
  logic id_1;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_1  = 32'd79,
    parameter id_12 = 32'd21,
    parameter id_3  = 32'd70,
    parameter id_8  = 32'd84
) (
    output tri1 id_0,
    output wor _id_1,
    input uwire id_2,
    output tri0 _id_3,
    input tri id_4,
    input tri id_5,
    output uwire id_6,
    output supply0 id_7,
    input wire _id_8,
    output wor id_9,
    input supply1 id_10,
    output tri1 id_11,
    input wor _id_12,
    input wire id_13,
    input tri id_14,
    output wand id_15,
    input supply1 id_16[-1 : {  id_8  {  id_3  *  id_1  ^  -1  }  }],
    output tri1 id_17,
    input tri id_18,
    input wire id_19,
    input supply1 id_20,
    output supply0 id_21
);
  assign id_7 = 1;
  localparam id_23 = 1;
  wire id_24, id_25, id_26;
  wire [-1 : id_12] id_27;
  assign id_11 = 1;
  module_0 modCall_1 ();
endmodule
