// Seed: 4076050507
module module_0 (
    output tri id_0#(.id_4(1)),
    output wor id_1,
    output supply1 id_2
);
  if (1) always @(posedge -1);
  else always @(posedge id_4);
  assign module_1._id_0 = 0;
  always @(1 or posedge -1);
  wire id_5;
endmodule
module module_1 #(
    parameter id_0 = 32'd59,
    parameter id_3 = 32'd28
) (
    input  wor   _id_0,
    output uwire id_1
    , _id_3
);
  bit [1 : id_0] id_4 = -1;
  wire [id_3 : (  -1  )] id_5 = id_5;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  initial begin : LABEL_0
    id_4 <= id_4;
  end
endmodule
