Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Apr 19 15:53:36 2020
| Host         : DESKTOP-DC9NKE6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file stopwatch_control_sets_placed.rpt
| Design       : stopwatch
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            3 |
| No           | No                    | Yes                    |              44 |           11 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               8 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------+--------------------------+------------------+------------------+----------------+
|           Clock Signal          |       Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------------------+--------------------------+------------------+------------------+----------------+
|  U_FSM/count_enable_reg_i_2_n_0 |                          |                  |                1 |              2 |
|  U_CG/value_reg[0]              | U_sw/Udc0/value_reg[0]_0 | U_FSM/rst        |                2 |              4 |
|  U_CG/value_reg[0]              | U_FSM/value_reg[3]       | U_FSM/rst        |                1 |              4 |
|  U_CG/value_reg[0]              |                          |                  |                2 |              5 |
|  clk_IBUF_BUFG                  |                          | U_FSM/rst        |               11 |             44 |
+---------------------------------+--------------------------+------------------+------------------+----------------+


