<profile>

<section name = "Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_14_1'" level="0">
<item name = "Date">Mon Aug 12 18:49:38 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">BNNKernel</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 5.046 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">206, 206, 1.039 us, 1.039 us, 206, 206, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_14_1">204, 204, 7, 2, 1, 100, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 191, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 118, -</column>
<column name="Register">-, -, 251, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln14_fu_138_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln15_fu_148_p2">+, 0, 0, 17, 14, 14</column>
<column name="add_ln17_fu_206_p2">+, 0, 0, 39, 32, 32</column>
<column name="addr_cmp_fu_170_p2">icmp, 0, 0, 71, 64, 64</column>
<column name="icmp_ln14_fu_132_p2">icmp, 0, 0, 14, 7, 6</column>
<column name="reuse_select_fu_184_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln17_fu_190_p2">xor, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_j_2">9, 2, 7, 14</column>
<column name="data_address0">14, 3, 14, 42</column>
<column name="j_fu_52">9, 2, 7, 14</column>
<column name="reuse_addr_reg_fu_44">9, 2, 64, 128</column>
<column name="reuse_reg_fu_48">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln15_reg_241">14, 0, 14, 0</column>
<column name="add_ln17_reg_297">32, 0, 32, 0</column>
<column name="addr_cmp_reg_277">1, 0, 1, 0</column>
<column name="addr_in_load_reg_257">14, 0, 14, 0</column>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="data_addr_reg_272">14, 0, 14, 0</column>
<column name="data_addr_reg_272_pp0_iter2_reg">14, 0, 14, 0</column>
<column name="data_load_reg_292">32, 0, 32, 0</column>
<column name="icmp_ln14_reg_237">1, 0, 1, 0</column>
<column name="icmp_ln14_reg_237_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="in_load_reg_282">1, 0, 1, 0</column>
<column name="j_fu_52">7, 0, 7, 0</column>
<column name="reuse_addr_reg_fu_44">64, 0, 64, 0</column>
<column name="reuse_reg_fu_48">32, 0, 32, 0</column>
<column name="w_load_reg_287">1, 0, 1, 0</column>
<column name="zext_ln16_reg_246">14, 0, 64, 50</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_14_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_14_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_14_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_14_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_14_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_14_1, return value</column>
<column name="phi_mul">in, 14, ap_none, phi_mul, scalar</column>
<column name="in_r_address0">out, 14, ap_memory, in_r, array</column>
<column name="in_r_ce0">out, 1, ap_memory, in_r, array</column>
<column name="in_r_q0">in, 1, ap_memory, in_r, array</column>
<column name="w_address0">out, 14, ap_memory, w, array</column>
<column name="w_ce0">out, 1, ap_memory, w, array</column>
<column name="w_q0">in, 1, ap_memory, w, array</column>
<column name="addr_in_address0">out, 14, ap_memory, addr_in, array</column>
<column name="addr_in_ce0">out, 1, ap_memory, addr_in, array</column>
<column name="addr_in_q0">in, 14, ap_memory, addr_in, array</column>
<column name="data_address0">out, 14, ap_memory, data, array</column>
<column name="data_ce0">out, 1, ap_memory, data, array</column>
<column name="data_we0">out, 1, ap_memory, data, array</column>
<column name="data_d0">out, 32, ap_memory, data, array</column>
<column name="data_q0">in, 32, ap_memory, data, array</column>
</table>
</item>
</section>
</profile>
