|riscv
CLOCK_50 => clk.IN3
HEX0[0] <= <GND>
HEX0[1] <= <GND>
HEX0[2] <= <GND>
HEX0[3] <= <GND>
HEX0[4] <= <GND>
HEX0[5] <= <GND>
HEX0[6] <= <GND>
HEX1[0] <= <GND>
HEX1[1] <= <GND>
HEX1[2] <= <GND>
HEX1[3] <= <GND>
HEX1[4] <= <GND>
HEX1[5] <= <GND>
HEX1[6] <= <GND>
HEX2[0] <= <GND>
HEX2[1] <= <GND>
HEX2[2] <= <GND>
HEX2[3] <= <GND>
HEX2[4] <= <GND>
HEX2[5] <= <GND>
HEX2[6] <= <GND>
HEX3[0] <= <GND>
HEX3[1] <= <GND>
HEX3[2] <= <GND>
HEX3[3] <= <GND>
HEX3[4] <= <GND>
HEX3[5] <= <GND>
HEX3[6] <= <GND>
HEX4[0] <= <GND>
HEX4[1] <= <GND>
HEX4[2] <= <GND>
HEX4[3] <= <GND>
HEX4[4] <= <GND>
HEX4[5] <= <GND>
HEX4[6] <= <GND>
HEX5[0] <= <GND>
HEX5[1] <= <GND>
HEX5[2] <= <GND>
HEX5[3] <= <GND>
HEX5[4] <= <GND>
HEX5[5] <= <GND>
HEX5[6] <= <GND>
KEY[0] => Selector0.IN3
KEY[0] => Selector2.IN1
KEY[0] => NS.WRITE_DATA.DATAB
KEY[0] => Selector1.IN1
KEY[0] => Selector3.IN1
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => rst.IN2
LEDR[0] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= LEDR[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= LEDR[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= LEDR[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= LEDR[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= LEDR[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= <GND>
LEDR[9] <= <GND>
SW[0] => Selector11.IN2
SW[0] => Selector21.IN2
SW[1] => Selector10.IN2
SW[1] => Selector20.IN2
SW[2] => Selector9.IN2
SW[2] => Selector19.IN2
SW[3] => Selector8.IN2
SW[3] => Selector18.IN2
SW[4] => Selector7.IN2
SW[4] => Selector17.IN2
SW[5] => Selector16.IN2
SW[6] => Selector15.IN2
SW[7] => Selector14.IN2
SW[8] => Selector13.IN2
SW[9] => Selector12.IN2
VGA_BLANK_N <= ascii_master_controller:controller.vga_blank
VGA_B[0] <= ascii_master_controller:controller.vga_b
VGA_B[1] <= ascii_master_controller:controller.vga_b
VGA_B[2] <= ascii_master_controller:controller.vga_b
VGA_B[3] <= ascii_master_controller:controller.vga_b
VGA_B[4] <= ascii_master_controller:controller.vga_b
VGA_B[5] <= ascii_master_controller:controller.vga_b
VGA_B[6] <= ascii_master_controller:controller.vga_b
VGA_B[7] <= ascii_master_controller:controller.vga_b
VGA_CLK <= ascii_master_controller:controller.vga_clk
VGA_G[0] <= ascii_master_controller:controller.vga_g
VGA_G[1] <= ascii_master_controller:controller.vga_g
VGA_G[2] <= ascii_master_controller:controller.vga_g
VGA_G[3] <= ascii_master_controller:controller.vga_g
VGA_G[4] <= ascii_master_controller:controller.vga_g
VGA_G[5] <= ascii_master_controller:controller.vga_g
VGA_G[6] <= ascii_master_controller:controller.vga_g
VGA_G[7] <= ascii_master_controller:controller.vga_g
VGA_HS <= ascii_master_controller:controller.vga_hs
VGA_R[0] <= ascii_master_controller:controller.vga_r
VGA_R[1] <= ascii_master_controller:controller.vga_r
VGA_R[2] <= ascii_master_controller:controller.vga_r
VGA_R[3] <= ascii_master_controller:controller.vga_r
VGA_R[4] <= ascii_master_controller:controller.vga_r
VGA_R[5] <= ascii_master_controller:controller.vga_r
VGA_R[6] <= ascii_master_controller:controller.vga_r
VGA_R[7] <= ascii_master_controller:controller.vga_r
VGA_SYNC_N <= ascii_master_controller:controller.vga_sync
VGA_VS <= ascii_master_controller:controller.vga_vs


|riscv|ascii_master_controller:controller
clk => clk.IN2
rst => rst.IN1
ascii_write_en => master_write_en.IN1
ascii_input[0] => master_data_in[0].IN1
ascii_input[1] => master_data_in[1].IN1
ascii_input[2] => master_data_in[2].IN1
ascii_input[3] => master_data_in[3].IN1
ascii_input[4] => master_data_in[4].IN1
ascii_input[5] => master_data_in[5].IN1
ascii_input[6] => master_data_in[6].IN1
ascii_input[7] => master_data_in[7].IN1
ascii_input[8] => master_data_in[8].IN1
ascii_input[9] => master_data_in[9].IN1
ascii_input[10] => master_data_in[10].IN1
ascii_input[11] => master_data_in[11].IN1
ascii_input[12] => master_data_in[12].IN1
ascii_input[13] => master_data_in[13].IN1
ascii_input[14] => master_data_in[14].IN1
ascii_input[15] => master_data_in[15].IN1
ascii_input[16] => master_data_in[16].IN1
ascii_input[17] => master_data_in[17].IN1
ascii_input[18] => master_data_in[18].IN1
ascii_input[19] => master_data_in[19].IN1
ascii_input[20] => master_data_in[20].IN1
ascii_input[21] => master_data_in[21].IN1
ascii_input[22] => master_data_in[22].IN1
ascii_input[23] => master_data_in[23].IN1
ascii_input[24] => master_data_in[24].IN1
ascii_input[25] => master_data_in[25].IN1
ascii_input[26] => master_data_in[26].IN1
ascii_input[27] => master_data_in[27].IN1
ascii_input[28] => master_data_in[28].IN1
ascii_input[29] => master_data_in[29].IN1
ascii_input[30] => master_data_in[30].IN1
ascii_input[31] => master_data_in[31].IN1
ascii_write_address[0] => master_write_address[0].IN1
ascii_write_address[1] => master_write_address[1].IN1
ascii_write_address[2] => master_write_address[2].IN1
ascii_write_address[3] => master_write_address[3].IN1
ascii_write_address[4] => master_write_address[4].IN1
ascii_write_address[5] => master_write_address[5].IN1
ascii_write_address[6] => master_write_address[6].IN1
ascii_write_address[7] => master_write_address[7].IN1
ascii_write_address[8] => master_write_address[8].IN1
ascii_write_address[9] => master_write_address[9].IN1
ascii_write_address[10] => master_write_address[10].IN1
ascii_write_address[11] => master_write_address[11].IN1
ascii_write_address[12] => master_write_address[12].IN1
vga_blank <= vga_controller:controller.vga_blank
vga_b[0] <= vga_controller:controller.vga_b
vga_b[1] <= vga_controller:controller.vga_b
vga_b[2] <= vga_controller:controller.vga_b
vga_b[3] <= vga_controller:controller.vga_b
vga_b[4] <= vga_controller:controller.vga_b
vga_b[5] <= vga_controller:controller.vga_b
vga_b[6] <= vga_controller:controller.vga_b
vga_b[7] <= vga_controller:controller.vga_b
vga_r[0] <= vga_controller:controller.vga_r
vga_r[1] <= vga_controller:controller.vga_r
vga_r[2] <= vga_controller:controller.vga_r
vga_r[3] <= vga_controller:controller.vga_r
vga_r[4] <= vga_controller:controller.vga_r
vga_r[5] <= vga_controller:controller.vga_r
vga_r[6] <= vga_controller:controller.vga_r
vga_r[7] <= vga_controller:controller.vga_r
vga_g[0] <= vga_controller:controller.vga_g
vga_g[1] <= vga_controller:controller.vga_g
vga_g[2] <= vga_controller:controller.vga_g
vga_g[3] <= vga_controller:controller.vga_g
vga_g[4] <= vga_controller:controller.vga_g
vga_g[5] <= vga_controller:controller.vga_g
vga_g[6] <= vga_controller:controller.vga_g
vga_g[7] <= vga_controller:controller.vga_g
vga_clk <= vga_controller:controller.vga_clk
vga_hs <= vga_controller:controller.vga_hs
vga_vs <= vga_controller:controller.vga_vs
vga_sync <= vga_controller:controller.vga_sync
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => SW[5].IN1
SW[6] => SW[6].IN1
SW[7] => SW[7].IN1
SW[8] => SW[8].IN1
SW[9] => SW[9].IN1
KEY[0] => KEY[0].IN1
KEY[1] => KEY[1].IN1
KEY[2] => KEY[2].IN1
KEY[3] => KEY[3].IN1
LEDR[0] <= vga_controller:controller.LEDR
LEDR[1] <= vga_controller:controller.LEDR
LEDR[2] <= vga_controller:controller.LEDR
LEDR[3] <= vga_controller:controller.LEDR
LEDR[4] <= vga_controller:controller.LEDR
LEDR[5] <= vga_controller:controller.LEDR
LEDR[6] <= vga_controller:controller.LEDR
LEDR[7] <= vga_controller:controller.LEDR
LEDR[8] <= vga_controller:controller.LEDR
LEDR[9] <= vga_controller:controller.LEDR


|riscv|ascii_master_controller:controller|vga_controller:controller
clk => clk.IN3
rst => rst.IN3
vga_write_address[0] => vga_write_address[0].IN1
vga_write_address[1] => vga_write_address[1].IN1
vga_write_address[2] => vga_write_address[2].IN1
vga_write_address[3] => vga_write_address[3].IN1
vga_write_address[4] => vga_write_address[4].IN1
vga_write_address[5] => vga_write_address[5].IN1
vga_write_address[6] => vga_write_address[6].IN1
vga_write_address[7] => vga_write_address[7].IN1
vga_write_address[8] => vga_write_address[8].IN1
vga_write_address[9] => vga_write_address[9].IN1
vga_write_address[10] => vga_write_address[10].IN1
vga_write_address[11] => vga_write_address[11].IN1
vga_write_address[12] => vga_write_address[12].IN1
vga_data[0] => vga_data[0].IN1
vga_data[1] => vga_data[1].IN1
vga_data[2] => vga_data[2].IN1
vga_data[3] => vga_data[3].IN1
vga_data[4] => vga_data[4].IN1
vga_data[5] => vga_data[5].IN1
vga_data[6] => vga_data[6].IN1
vga_data[7] => vga_data[7].IN1
vga_data[8] => vga_data[8].IN1
vga_data[9] => vga_data[9].IN1
vga_data[10] => vga_data[10].IN1
vga_data[11] => vga_data[11].IN1
vga_data[12] => vga_data[12].IN1
vga_data[13] => vga_data[13].IN1
vga_data[14] => vga_data[14].IN1
vga_data[15] => vga_data[15].IN1
vga_data[16] => vga_data[16].IN1
vga_data[17] => vga_data[17].IN1
vga_data[18] => vga_data[18].IN1
vga_data[19] => vga_data[19].IN1
vga_data[20] => vga_data[20].IN1
vga_data[21] => vga_data[21].IN1
vga_data[22] => vga_data[22].IN1
vga_data[23] => vga_data[23].IN1
vga_data[24] => vga_data[24].IN1
vga_data[25] => vga_data[25].IN1
vga_data[26] => vga_data[26].IN1
vga_data[27] => vga_data[27].IN1
vga_data[28] => vga_data[28].IN1
vga_data[29] => vga_data[29].IN1
vga_data[30] => vga_data[30].IN1
vga_data[31] => vga_data[31].IN1
vga_write_done => SWITCH_NS.IN1
switch_buffer <= switch_buffer.DB_MAX_OUTPUT_PORT_TYPE
vga_blank <= vga_driver:driver.vga_blank
vga_b[0] <= vga_driver:driver.vga_b
vga_b[1] <= vga_driver:driver.vga_b
vga_b[2] <= vga_driver:driver.vga_b
vga_b[3] <= vga_driver:driver.vga_b
vga_b[4] <= vga_driver:driver.vga_b
vga_b[5] <= vga_driver:driver.vga_b
vga_b[6] <= vga_driver:driver.vga_b
vga_b[7] <= vga_driver:driver.vga_b
vga_r[0] <= vga_driver:driver.vga_r
vga_r[1] <= vga_driver:driver.vga_r
vga_r[2] <= vga_driver:driver.vga_r
vga_r[3] <= vga_driver:driver.vga_r
vga_r[4] <= vga_driver:driver.vga_r
vga_r[5] <= vga_driver:driver.vga_r
vga_r[6] <= vga_driver:driver.vga_r
vga_r[7] <= vga_driver:driver.vga_r
vga_g[0] <= vga_driver:driver.vga_g
vga_g[1] <= vga_driver:driver.vga_g
vga_g[2] <= vga_driver:driver.vga_g
vga_g[3] <= vga_driver:driver.vga_g
vga_g[4] <= vga_driver:driver.vga_g
vga_g[5] <= vga_driver:driver.vga_g
vga_g[6] <= vga_driver:driver.vga_g
vga_g[7] <= vga_driver:driver.vga_g
vga_clk <= vga_driver:driver.vga_clk
vga_hs <= vga_driver:driver.vga_hs
vga_vs <= vga_driver:driver.vga_vs
vga_sync <= vga_driver:driver.vga_sync_n
SW[0] => SW[0].IN2
SW[1] => SW[1].IN2
SW[2] => SW[2].IN2
SW[3] => SW[3].IN2
SW[4] => SW[4].IN2
SW[5] => SW[5].IN2
SW[6] => SW[6].IN2
SW[7] => SW[7].IN2
SW[8] => SW[8].IN2
SW[9] => SW[9].IN2
KEY[0] => KEY[0].IN2
KEY[1] => KEY[1].IN2
KEY[2] => KEY[2].IN2
KEY[3] => KEY[3].IN2
LEDR[0] => LEDR[0].IN2
LEDR[1] => LEDR[1].IN2
LEDR[2] => LEDR[2].IN2
LEDR[3] => LEDR[3].IN2
LEDR[4] => LEDR[4].IN2
LEDR[5] => LEDR[5].IN2
LEDR[6] => LEDR[6].IN2
LEDR[7] => LEDR[7].IN2
LEDR[8] => LEDR[8].IN2
LEDR[9] => LEDR[9].IN2


|riscv|ascii_master_controller:controller|vga_controller:controller|clock_divider:clock
clk => clk_25~reg0.CLK
rst => clk_25~reg0.ACLR
clk_25 <= clk_25~reg0.DB_MAX_OUTPUT_PORT_TYPE


|riscv|ascii_master_controller:controller|vga_controller:controller|vga_driver:driver
r[0] => vga_r[0].DATAIN
r[1] => vga_r[1].DATAIN
r[2] => vga_r[2].DATAIN
r[3] => vga_r[3].DATAIN
r[4] => vga_r[4].DATAIN
r[5] => vga_r[5].DATAIN
r[6] => vga_r[6].DATAIN
r[7] => vga_r[7].DATAIN
g[0] => vga_g[0].DATAIN
g[1] => vga_g[1].DATAIN
g[2] => vga_g[2].DATAIN
g[3] => vga_g[3].DATAIN
g[4] => vga_g[4].DATAIN
g[5] => vga_g[5].DATAIN
g[6] => vga_g[6].DATAIN
g[7] => vga_g[7].DATAIN
b[0] => vga_b[0].DATAIN
b[1] => vga_b[1].DATAIN
b[2] => vga_b[2].DATAIN
b[3] => vga_b[3].DATAIN
b[4] => vga_b[4].DATAIN
b[5] => vga_b[5].DATAIN
b[6] => vga_b[6].DATAIN
b[7] => vga_b[7].DATAIN
clk_25 => disp_done~reg0.CLK
clk_25 => vblank.CLK
clk_25 => hblank.CLK
clk_25 => vga_vs~reg0.CLK
clk_25 => vga_hs~reg0.CLK
clk_25 => vcount[0].CLK
clk_25 => vcount[1].CLK
clk_25 => vcount[2].CLK
clk_25 => vcount[3].CLK
clk_25 => vcount[4].CLK
clk_25 => vcount[5].CLK
clk_25 => vcount[6].CLK
clk_25 => vcount[7].CLK
clk_25 => vcount[8].CLK
clk_25 => vcount[9].CLK
clk_25 => hcount[0].CLK
clk_25 => hcount[1].CLK
clk_25 => hcount[2].CLK
clk_25 => hcount[3].CLK
clk_25 => hcount[4].CLK
clk_25 => hcount[5].CLK
clk_25 => hcount[6].CLK
clk_25 => hcount[7].CLK
clk_25 => hcount[8].CLK
clk_25 => hcount[9].CLK
clk_25 => vga_clk.DATAIN
clk_25 => hs~1.DATAIN
clk_25 => vs~1.DATAIN
rst => vblank.PRESET
rst => hblank.PRESET
rst => vga_vs~reg0.PRESET
rst => vga_hs~reg0.PRESET
rst => vcount[0].ACLR
rst => vcount[1].ACLR
rst => vcount[2].ACLR
rst => vcount[3].ACLR
rst => vcount[4].ACLR
rst => vcount[5].ACLR
rst => vcount[6].ACLR
rst => vcount[7].ACLR
rst => vcount[8].ACLR
rst => vcount[9].ACLR
rst => hcount[0].ACLR
rst => hcount[1].ACLR
rst => hcount[2].ACLR
rst => hcount[3].ACLR
rst => hcount[4].ACLR
rst => hcount[5].ACLR
rst => hcount[6].ACLR
rst => hcount[7].ACLR
rst => hcount[8].ACLR
rst => hcount[9].ACLR
rst => hs~3.DATAIN
rst => vs~3.DATAIN
rst => disp_done~reg0.ENA
x[0] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[8] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[9] <= x.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
disp_done <= disp_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blank <= vga_blank.DB_MAX_OUTPUT_PORT_TYPE
vga_b[0] <= b[0].DB_MAX_OUTPUT_PORT_TYPE
vga_b[1] <= b[1].DB_MAX_OUTPUT_PORT_TYPE
vga_b[2] <= b[2].DB_MAX_OUTPUT_PORT_TYPE
vga_b[3] <= b[3].DB_MAX_OUTPUT_PORT_TYPE
vga_b[4] <= b[4].DB_MAX_OUTPUT_PORT_TYPE
vga_b[5] <= b[5].DB_MAX_OUTPUT_PORT_TYPE
vga_b[6] <= b[6].DB_MAX_OUTPUT_PORT_TYPE
vga_b[7] <= b[7].DB_MAX_OUTPUT_PORT_TYPE
vga_g[0] <= g[0].DB_MAX_OUTPUT_PORT_TYPE
vga_g[1] <= g[1].DB_MAX_OUTPUT_PORT_TYPE
vga_g[2] <= g[2].DB_MAX_OUTPUT_PORT_TYPE
vga_g[3] <= g[3].DB_MAX_OUTPUT_PORT_TYPE
vga_g[4] <= g[4].DB_MAX_OUTPUT_PORT_TYPE
vga_g[5] <= g[5].DB_MAX_OUTPUT_PORT_TYPE
vga_g[6] <= g[6].DB_MAX_OUTPUT_PORT_TYPE
vga_g[7] <= g[7].DB_MAX_OUTPUT_PORT_TYPE
vga_r[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
vga_r[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
vga_r[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
vga_r[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
vga_r[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
vga_r[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
vga_r[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
vga_r[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
vga_clk <= clk_25.DB_MAX_OUTPUT_PORT_TYPE
vga_hs <= vga_hs~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_vs <= vga_vs~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_sync_n <= <VCC>
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
LEDR[0] => ~NO_FANOUT~
LEDR[1] => ~NO_FANOUT~
LEDR[2] => ~NO_FANOUT~
LEDR[3] => ~NO_FANOUT~
LEDR[4] => ~NO_FANOUT~
LEDR[5] => ~NO_FANOUT~
LEDR[6] => ~NO_FANOUT~
LEDR[7] => ~NO_FANOUT~
LEDR[8] => ~NO_FANOUT~
LEDR[9] => ~NO_FANOUT~


|riscv|ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer
clk => clk.IN2
rst => data_in_1[0].OUTPUTSELECT
rst => data_in_1[1].OUTPUTSELECT
rst => data_in_1[2].OUTPUTSELECT
rst => data_in_1[3].OUTPUTSELECT
rst => data_in_1[4].OUTPUTSELECT
rst => data_in_1[5].OUTPUTSELECT
rst => data_in_1[6].OUTPUTSELECT
rst => data_in_1[7].OUTPUTSELECT
rst => data_in_1[8].OUTPUTSELECT
rst => data_in_1[9].OUTPUTSELECT
rst => data_in_1[10].OUTPUTSELECT
rst => data_in_1[11].OUTPUTSELECT
rst => data_in_1[12].OUTPUTSELECT
rst => data_in_1[13].OUTPUTSELECT
rst => data_in_1[14].OUTPUTSELECT
rst => data_in_1[15].OUTPUTSELECT
rst => data_in_1[16].OUTPUTSELECT
rst => data_in_1[17].OUTPUTSELECT
rst => data_in_1[18].OUTPUTSELECT
rst => data_in_1[19].OUTPUTSELECT
rst => data_in_1[20].OUTPUTSELECT
rst => data_in_1[21].OUTPUTSELECT
rst => data_in_1[22].OUTPUTSELECT
rst => data_in_1[23].OUTPUTSELECT
rst => data_in_1[24].OUTPUTSELECT
rst => data_in_1[25].OUTPUTSELECT
rst => data_in_1[26].OUTPUTSELECT
rst => data_in_1[27].OUTPUTSELECT
rst => data_in_1[28].OUTPUTSELECT
rst => data_in_1[29].OUTPUTSELECT
rst => data_in_1[30].OUTPUTSELECT
rst => data_in_1[31].OUTPUTSELECT
rst => data_in_2[0].OUTPUTSELECT
rst => data_in_2[1].OUTPUTSELECT
rst => data_in_2[2].OUTPUTSELECT
rst => data_in_2[3].OUTPUTSELECT
rst => data_in_2[4].OUTPUTSELECT
rst => data_in_2[5].OUTPUTSELECT
rst => data_in_2[6].OUTPUTSELECT
rst => data_in_2[7].OUTPUTSELECT
rst => data_in_2[8].OUTPUTSELECT
rst => data_in_2[9].OUTPUTSELECT
rst => data_in_2[10].OUTPUTSELECT
rst => data_in_2[11].OUTPUTSELECT
rst => data_in_2[12].OUTPUTSELECT
rst => data_in_2[13].OUTPUTSELECT
rst => data_in_2[14].OUTPUTSELECT
rst => data_in_2[15].OUTPUTSELECT
rst => data_in_2[16].OUTPUTSELECT
rst => data_in_2[17].OUTPUTSELECT
rst => data_in_2[18].OUTPUTSELECT
rst => data_in_2[19].OUTPUTSELECT
rst => data_in_2[20].OUTPUTSELECT
rst => data_in_2[21].OUTPUTSELECT
rst => data_in_2[22].OUTPUTSELECT
rst => data_in_2[23].OUTPUTSELECT
rst => data_in_2[24].OUTPUTSELECT
rst => data_in_2[25].OUTPUTSELECT
rst => data_in_2[26].OUTPUTSELECT
rst => data_in_2[27].OUTPUTSELECT
rst => data_in_2[28].OUTPUTSELECT
rst => data_in_2[29].OUTPUTSELECT
rst => data_in_2[30].OUTPUTSELECT
rst => data_in_2[31].OUTPUTSELECT
rst => address_2[0].OUTPUTSELECT
rst => address_2[1].OUTPUTSELECT
rst => address_2[2].OUTPUTSELECT
rst => address_2[3].OUTPUTSELECT
rst => address_2[4].OUTPUTSELECT
rst => address_2[5].OUTPUTSELECT
rst => address_2[6].OUTPUTSELECT
rst => address_2[7].OUTPUTSELECT
rst => address_2[8].OUTPUTSELECT
rst => address_2[9].OUTPUTSELECT
rst => address_2[10].OUTPUTSELECT
rst => address_2[11].OUTPUTSELECT
rst => address_2[12].OUTPUTSELECT
rst => address_1[0].OUTPUTSELECT
rst => address_1[1].OUTPUTSELECT
rst => address_1[2].OUTPUTSELECT
rst => address_1[3].OUTPUTSELECT
rst => address_1[4].OUTPUTSELECT
rst => address_1[5].OUTPUTSELECT
rst => address_1[6].OUTPUTSELECT
rst => address_1[7].OUTPUTSELECT
rst => address_1[8].OUTPUTSELECT
rst => address_1[9].OUTPUTSELECT
rst => address_1[10].OUTPUTSELECT
rst => address_1[11].OUTPUTSELECT
rst => address_1[12].OUTPUTSELECT
rst => wren_2.ACLR
rst => wren_1.ACLR
rst => S~3.DATAIN
rst => read_data[31]~reg0.ENA
rst => read_data[30]~reg0.ENA
rst => read_data[29]~reg0.ENA
rst => read_data[28]~reg0.ENA
rst => read_data[27]~reg0.ENA
rst => read_data[26]~reg0.ENA
rst => read_data[25]~reg0.ENA
rst => read_data[24]~reg0.ENA
rst => read_data[23]~reg0.ENA
rst => read_data[22]~reg0.ENA
rst => read_data[21]~reg0.ENA
rst => read_data[20]~reg0.ENA
rst => read_data[19]~reg0.ENA
rst => read_data[18]~reg0.ENA
rst => read_data[17]~reg0.ENA
rst => read_data[16]~reg0.ENA
rst => read_data[15]~reg0.ENA
rst => read_data[14]~reg0.ENA
rst => read_data[13]~reg0.ENA
rst => read_data[12]~reg0.ENA
rst => read_data[11]~reg0.ENA
rst => read_data[10]~reg0.ENA
rst => read_data[9]~reg0.ENA
rst => read_data[8]~reg0.ENA
rst => read_data[7]~reg0.ENA
rst => read_data[6]~reg0.ENA
rst => read_data[5]~reg0.ENA
rst => read_data[4]~reg0.ENA
rst => read_data[3]~reg0.ENA
rst => read_data[2]~reg0.ENA
rst => read_data[1]~reg0.ENA
rst => read_data[0]~reg0.ENA
en => ~NO_FANOUT~
switch_buffer => Selector1.IN3
switch_buffer => Selector0.IN4
switch_buffer => Selector1.IN1
switch_buffer => Selector0.IN2
write_address[0] => Selector14.IN1
write_address[0] => Selector60.IN1
write_address[1] => Selector13.IN1
write_address[1] => Selector59.IN1
write_address[2] => Selector12.IN1
write_address[2] => Selector58.IN1
write_address[3] => Selector11.IN1
write_address[3] => Selector57.IN1
write_address[4] => Selector10.IN1
write_address[4] => Selector56.IN1
write_address[5] => Selector9.IN1
write_address[5] => Selector55.IN1
write_address[6] => Selector8.IN1
write_address[6] => Selector54.IN1
write_address[7] => Selector7.IN1
write_address[7] => Selector53.IN1
write_address[8] => Selector6.IN1
write_address[8] => Selector52.IN1
write_address[9] => Selector5.IN1
write_address[9] => Selector51.IN1
write_address[10] => Selector4.IN1
write_address[10] => Selector50.IN1
write_address[11] => Selector3.IN1
write_address[11] => Selector49.IN1
write_address[12] => Selector2.IN1
write_address[12] => Selector48.IN1
write_data[0] => data_in_2.DATAB
write_data[0] => data_in_1.DATAB
write_data[1] => data_in_2.DATAB
write_data[1] => data_in_1.DATAB
write_data[2] => data_in_2.DATAB
write_data[2] => data_in_1.DATAB
write_data[3] => data_in_2.DATAB
write_data[3] => data_in_1.DATAB
write_data[4] => data_in_2.DATAB
write_data[4] => data_in_1.DATAB
write_data[5] => data_in_2.DATAB
write_data[5] => data_in_1.DATAB
write_data[6] => data_in_2.DATAB
write_data[6] => data_in_1.DATAB
write_data[7] => data_in_2.DATAB
write_data[7] => data_in_1.DATAB
write_data[8] => data_in_2.DATAB
write_data[8] => data_in_1.DATAB
write_data[9] => data_in_2.DATAB
write_data[9] => data_in_1.DATAB
write_data[10] => data_in_2.DATAB
write_data[10] => data_in_1.DATAB
write_data[11] => data_in_2.DATAB
write_data[11] => data_in_1.DATAB
write_data[12] => data_in_2.DATAB
write_data[12] => data_in_1.DATAB
write_data[13] => data_in_2.DATAB
write_data[13] => data_in_1.DATAB
write_data[14] => data_in_2.DATAB
write_data[14] => data_in_1.DATAB
write_data[15] => data_in_2.DATAB
write_data[15] => data_in_1.DATAB
write_data[16] => data_in_2.DATAB
write_data[16] => data_in_1.DATAB
write_data[17] => data_in_2.DATAB
write_data[17] => data_in_1.DATAB
write_data[18] => data_in_2.DATAB
write_data[18] => data_in_1.DATAB
write_data[19] => data_in_2.DATAB
write_data[19] => data_in_1.DATAB
write_data[20] => data_in_2.DATAB
write_data[20] => data_in_1.DATAB
write_data[21] => data_in_2.DATAB
write_data[21] => data_in_1.DATAB
write_data[22] => data_in_2.DATAB
write_data[22] => data_in_1.DATAB
write_data[23] => data_in_2.DATAB
write_data[23] => data_in_1.DATAB
write_data[24] => data_in_2.DATAB
write_data[24] => data_in_1.DATAB
write_data[25] => data_in_2.DATAB
write_data[25] => data_in_1.DATAB
write_data[26] => data_in_2.DATAB
write_data[26] => data_in_1.DATAB
write_data[27] => data_in_2.DATAB
write_data[27] => data_in_1.DATAB
write_data[28] => data_in_2.DATAB
write_data[28] => data_in_1.DATAB
write_data[29] => data_in_2.DATAB
write_data[29] => data_in_1.DATAB
write_data[30] => data_in_2.DATAB
write_data[30] => data_in_1.DATAB
write_data[31] => data_in_2.DATAB
write_data[31] => data_in_1.DATAB
read_address[0] => Selector14.IN2
read_address[0] => Selector60.IN2
read_address[1] => Selector13.IN2
read_address[1] => Selector59.IN2
read_address[2] => Selector12.IN2
read_address[2] => Selector58.IN2
read_address[3] => Selector11.IN2
read_address[3] => Selector57.IN2
read_address[4] => Selector10.IN2
read_address[4] => Selector56.IN2
read_address[5] => Selector9.IN2
read_address[5] => Selector55.IN2
read_address[6] => Selector8.IN2
read_address[6] => Selector54.IN2
read_address[7] => Selector7.IN2
read_address[7] => Selector53.IN2
read_address[8] => Selector6.IN2
read_address[8] => Selector52.IN2
read_address[9] => Selector5.IN2
read_address[9] => Selector51.IN2
read_address[10] => Selector4.IN2
read_address[10] => Selector50.IN2
read_address[11] => Selector3.IN2
read_address[11] => Selector49.IN2
read_address[12] => Selector2.IN2
read_address[12] => Selector48.IN2
read_data[0] <= read_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[1] <= read_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[2] <= read_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[3] <= read_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[4] <= read_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[5] <= read_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[6] <= read_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[7] <= read_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[8] <= read_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[9] <= read_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[10] <= read_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[11] <= read_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[12] <= read_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[13] <= read_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[14] <= read_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[15] <= read_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[16] <= read_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[17] <= read_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[18] <= read_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[19] <= read_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[20] <= read_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[21] <= read_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[22] <= read_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[23] <= read_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[24] <= read_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[25] <= read_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[26] <= read_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[27] <= read_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[28] <= read_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[29] <= read_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[30] <= read_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[31] <= read_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
LEDR[0] => ~NO_FANOUT~
LEDR[1] => ~NO_FANOUT~
LEDR[2] => ~NO_FANOUT~
LEDR[3] => ~NO_FANOUT~
LEDR[4] => ~NO_FANOUT~
LEDR[5] => ~NO_FANOUT~
LEDR[6] => ~NO_FANOUT~
LEDR[7] => ~NO_FANOUT~
LEDR[8] => ~NO_FANOUT~
LEDR[9] => ~NO_FANOUT~


|riscv|ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|riscv|ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component
wren_a => altsyncram_o6o1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_o6o1:auto_generated.data_a[0]
data_a[1] => altsyncram_o6o1:auto_generated.data_a[1]
data_a[2] => altsyncram_o6o1:auto_generated.data_a[2]
data_a[3] => altsyncram_o6o1:auto_generated.data_a[3]
data_a[4] => altsyncram_o6o1:auto_generated.data_a[4]
data_a[5] => altsyncram_o6o1:auto_generated.data_a[5]
data_a[6] => altsyncram_o6o1:auto_generated.data_a[6]
data_a[7] => altsyncram_o6o1:auto_generated.data_a[7]
data_a[8] => altsyncram_o6o1:auto_generated.data_a[8]
data_a[9] => altsyncram_o6o1:auto_generated.data_a[9]
data_a[10] => altsyncram_o6o1:auto_generated.data_a[10]
data_a[11] => altsyncram_o6o1:auto_generated.data_a[11]
data_a[12] => altsyncram_o6o1:auto_generated.data_a[12]
data_a[13] => altsyncram_o6o1:auto_generated.data_a[13]
data_a[14] => altsyncram_o6o1:auto_generated.data_a[14]
data_a[15] => altsyncram_o6o1:auto_generated.data_a[15]
data_a[16] => altsyncram_o6o1:auto_generated.data_a[16]
data_a[17] => altsyncram_o6o1:auto_generated.data_a[17]
data_a[18] => altsyncram_o6o1:auto_generated.data_a[18]
data_a[19] => altsyncram_o6o1:auto_generated.data_a[19]
data_a[20] => altsyncram_o6o1:auto_generated.data_a[20]
data_a[21] => altsyncram_o6o1:auto_generated.data_a[21]
data_a[22] => altsyncram_o6o1:auto_generated.data_a[22]
data_a[23] => altsyncram_o6o1:auto_generated.data_a[23]
data_a[24] => altsyncram_o6o1:auto_generated.data_a[24]
data_a[25] => altsyncram_o6o1:auto_generated.data_a[25]
data_a[26] => altsyncram_o6o1:auto_generated.data_a[26]
data_a[27] => altsyncram_o6o1:auto_generated.data_a[27]
data_a[28] => altsyncram_o6o1:auto_generated.data_a[28]
data_a[29] => altsyncram_o6o1:auto_generated.data_a[29]
data_a[30] => altsyncram_o6o1:auto_generated.data_a[30]
data_a[31] => altsyncram_o6o1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_o6o1:auto_generated.address_a[0]
address_a[1] => altsyncram_o6o1:auto_generated.address_a[1]
address_a[2] => altsyncram_o6o1:auto_generated.address_a[2]
address_a[3] => altsyncram_o6o1:auto_generated.address_a[3]
address_a[4] => altsyncram_o6o1:auto_generated.address_a[4]
address_a[5] => altsyncram_o6o1:auto_generated.address_a[5]
address_a[6] => altsyncram_o6o1:auto_generated.address_a[6]
address_a[7] => altsyncram_o6o1:auto_generated.address_a[7]
address_a[8] => altsyncram_o6o1:auto_generated.address_a[8]
address_a[9] => altsyncram_o6o1:auto_generated.address_a[9]
address_a[10] => altsyncram_o6o1:auto_generated.address_a[10]
address_a[11] => altsyncram_o6o1:auto_generated.address_a[11]
address_a[12] => altsyncram_o6o1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_o6o1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_o6o1:auto_generated.q_a[0]
q_a[1] <= altsyncram_o6o1:auto_generated.q_a[1]
q_a[2] <= altsyncram_o6o1:auto_generated.q_a[2]
q_a[3] <= altsyncram_o6o1:auto_generated.q_a[3]
q_a[4] <= altsyncram_o6o1:auto_generated.q_a[4]
q_a[5] <= altsyncram_o6o1:auto_generated.q_a[5]
q_a[6] <= altsyncram_o6o1:auto_generated.q_a[6]
q_a[7] <= altsyncram_o6o1:auto_generated.q_a[7]
q_a[8] <= altsyncram_o6o1:auto_generated.q_a[8]
q_a[9] <= altsyncram_o6o1:auto_generated.q_a[9]
q_a[10] <= altsyncram_o6o1:auto_generated.q_a[10]
q_a[11] <= altsyncram_o6o1:auto_generated.q_a[11]
q_a[12] <= altsyncram_o6o1:auto_generated.q_a[12]
q_a[13] <= altsyncram_o6o1:auto_generated.q_a[13]
q_a[14] <= altsyncram_o6o1:auto_generated.q_a[14]
q_a[15] <= altsyncram_o6o1:auto_generated.q_a[15]
q_a[16] <= altsyncram_o6o1:auto_generated.q_a[16]
q_a[17] <= altsyncram_o6o1:auto_generated.q_a[17]
q_a[18] <= altsyncram_o6o1:auto_generated.q_a[18]
q_a[19] <= altsyncram_o6o1:auto_generated.q_a[19]
q_a[20] <= altsyncram_o6o1:auto_generated.q_a[20]
q_a[21] <= altsyncram_o6o1:auto_generated.q_a[21]
q_a[22] <= altsyncram_o6o1:auto_generated.q_a[22]
q_a[23] <= altsyncram_o6o1:auto_generated.q_a[23]
q_a[24] <= altsyncram_o6o1:auto_generated.q_a[24]
q_a[25] <= altsyncram_o6o1:auto_generated.q_a[25]
q_a[26] <= altsyncram_o6o1:auto_generated.q_a[26]
q_a[27] <= altsyncram_o6o1:auto_generated.q_a[27]
q_a[28] <= altsyncram_o6o1:auto_generated.q_a[28]
q_a[29] <= altsyncram_o6o1:auto_generated.q_a[29]
q_a[30] <= altsyncram_o6o1:auto_generated.q_a[30]
q_a[31] <= altsyncram_o6o1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|riscv|ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.IN0
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|riscv|ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|riscv|ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component
wren_a => altsyncram_p6o1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_p6o1:auto_generated.data_a[0]
data_a[1] => altsyncram_p6o1:auto_generated.data_a[1]
data_a[2] => altsyncram_p6o1:auto_generated.data_a[2]
data_a[3] => altsyncram_p6o1:auto_generated.data_a[3]
data_a[4] => altsyncram_p6o1:auto_generated.data_a[4]
data_a[5] => altsyncram_p6o1:auto_generated.data_a[5]
data_a[6] => altsyncram_p6o1:auto_generated.data_a[6]
data_a[7] => altsyncram_p6o1:auto_generated.data_a[7]
data_a[8] => altsyncram_p6o1:auto_generated.data_a[8]
data_a[9] => altsyncram_p6o1:auto_generated.data_a[9]
data_a[10] => altsyncram_p6o1:auto_generated.data_a[10]
data_a[11] => altsyncram_p6o1:auto_generated.data_a[11]
data_a[12] => altsyncram_p6o1:auto_generated.data_a[12]
data_a[13] => altsyncram_p6o1:auto_generated.data_a[13]
data_a[14] => altsyncram_p6o1:auto_generated.data_a[14]
data_a[15] => altsyncram_p6o1:auto_generated.data_a[15]
data_a[16] => altsyncram_p6o1:auto_generated.data_a[16]
data_a[17] => altsyncram_p6o1:auto_generated.data_a[17]
data_a[18] => altsyncram_p6o1:auto_generated.data_a[18]
data_a[19] => altsyncram_p6o1:auto_generated.data_a[19]
data_a[20] => altsyncram_p6o1:auto_generated.data_a[20]
data_a[21] => altsyncram_p6o1:auto_generated.data_a[21]
data_a[22] => altsyncram_p6o1:auto_generated.data_a[22]
data_a[23] => altsyncram_p6o1:auto_generated.data_a[23]
data_a[24] => altsyncram_p6o1:auto_generated.data_a[24]
data_a[25] => altsyncram_p6o1:auto_generated.data_a[25]
data_a[26] => altsyncram_p6o1:auto_generated.data_a[26]
data_a[27] => altsyncram_p6o1:auto_generated.data_a[27]
data_a[28] => altsyncram_p6o1:auto_generated.data_a[28]
data_a[29] => altsyncram_p6o1:auto_generated.data_a[29]
data_a[30] => altsyncram_p6o1:auto_generated.data_a[30]
data_a[31] => altsyncram_p6o1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_p6o1:auto_generated.address_a[0]
address_a[1] => altsyncram_p6o1:auto_generated.address_a[1]
address_a[2] => altsyncram_p6o1:auto_generated.address_a[2]
address_a[3] => altsyncram_p6o1:auto_generated.address_a[3]
address_a[4] => altsyncram_p6o1:auto_generated.address_a[4]
address_a[5] => altsyncram_p6o1:auto_generated.address_a[5]
address_a[6] => altsyncram_p6o1:auto_generated.address_a[6]
address_a[7] => altsyncram_p6o1:auto_generated.address_a[7]
address_a[8] => altsyncram_p6o1:auto_generated.address_a[8]
address_a[9] => altsyncram_p6o1:auto_generated.address_a[9]
address_a[10] => altsyncram_p6o1:auto_generated.address_a[10]
address_a[11] => altsyncram_p6o1:auto_generated.address_a[11]
address_a[12] => altsyncram_p6o1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_p6o1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_p6o1:auto_generated.q_a[0]
q_a[1] <= altsyncram_p6o1:auto_generated.q_a[1]
q_a[2] <= altsyncram_p6o1:auto_generated.q_a[2]
q_a[3] <= altsyncram_p6o1:auto_generated.q_a[3]
q_a[4] <= altsyncram_p6o1:auto_generated.q_a[4]
q_a[5] <= altsyncram_p6o1:auto_generated.q_a[5]
q_a[6] <= altsyncram_p6o1:auto_generated.q_a[6]
q_a[7] <= altsyncram_p6o1:auto_generated.q_a[7]
q_a[8] <= altsyncram_p6o1:auto_generated.q_a[8]
q_a[9] <= altsyncram_p6o1:auto_generated.q_a[9]
q_a[10] <= altsyncram_p6o1:auto_generated.q_a[10]
q_a[11] <= altsyncram_p6o1:auto_generated.q_a[11]
q_a[12] <= altsyncram_p6o1:auto_generated.q_a[12]
q_a[13] <= altsyncram_p6o1:auto_generated.q_a[13]
q_a[14] <= altsyncram_p6o1:auto_generated.q_a[14]
q_a[15] <= altsyncram_p6o1:auto_generated.q_a[15]
q_a[16] <= altsyncram_p6o1:auto_generated.q_a[16]
q_a[17] <= altsyncram_p6o1:auto_generated.q_a[17]
q_a[18] <= altsyncram_p6o1:auto_generated.q_a[18]
q_a[19] <= altsyncram_p6o1:auto_generated.q_a[19]
q_a[20] <= altsyncram_p6o1:auto_generated.q_a[20]
q_a[21] <= altsyncram_p6o1:auto_generated.q_a[21]
q_a[22] <= altsyncram_p6o1:auto_generated.q_a[22]
q_a[23] <= altsyncram_p6o1:auto_generated.q_a[23]
q_a[24] <= altsyncram_p6o1:auto_generated.q_a[24]
q_a[25] <= altsyncram_p6o1:auto_generated.q_a[25]
q_a[26] <= altsyncram_p6o1:auto_generated.q_a[26]
q_a[27] <= altsyncram_p6o1:auto_generated.q_a[27]
q_a[28] <= altsyncram_p6o1:auto_generated.q_a[28]
q_a[29] <= altsyncram_p6o1:auto_generated.q_a[29]
q_a[30] <= altsyncram_p6o1:auto_generated.q_a[30]
q_a[31] <= altsyncram_p6o1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|riscv|ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.IN0
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|riscv|ascii_master_controller:controller|vga_controller:controller|Char_ROM:rom1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|riscv|ascii_master_controller:controller|vga_controller:controller|Char_ROM:rom1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_eqg1:auto_generated.address_a[0]
address_a[1] => altsyncram_eqg1:auto_generated.address_a[1]
address_a[2] => altsyncram_eqg1:auto_generated.address_a[2]
address_a[3] => altsyncram_eqg1:auto_generated.address_a[3]
address_a[4] => altsyncram_eqg1:auto_generated.address_a[4]
address_a[5] => altsyncram_eqg1:auto_generated.address_a[5]
address_a[6] => altsyncram_eqg1:auto_generated.address_a[6]
address_a[7] => altsyncram_eqg1:auto_generated.address_a[7]
address_a[8] => altsyncram_eqg1:auto_generated.address_a[8]
address_a[9] => altsyncram_eqg1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_eqg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_eqg1:auto_generated.q_a[0]
q_a[1] <= altsyncram_eqg1:auto_generated.q_a[1]
q_a[2] <= altsyncram_eqg1:auto_generated.q_a[2]
q_a[3] <= altsyncram_eqg1:auto_generated.q_a[3]
q_a[4] <= altsyncram_eqg1:auto_generated.q_a[4]
q_a[5] <= altsyncram_eqg1:auto_generated.q_a[5]
q_a[6] <= altsyncram_eqg1:auto_generated.q_a[6]
q_a[7] <= altsyncram_eqg1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|riscv|ascii_master_controller:controller|vga_controller:controller|Char_ROM:rom1|altsyncram:altsyncram_component|altsyncram_eqg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|riscv|ascii_master_controller:controller|ascii_master:master
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
rdaddress[12] => rdaddress[12].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wraddress[12] => wraddress[12].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b


|riscv|ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component
wren_a => altsyncram_lb12:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_lb12:auto_generated.data_a[0]
data_a[1] => altsyncram_lb12:auto_generated.data_a[1]
data_a[2] => altsyncram_lb12:auto_generated.data_a[2]
data_a[3] => altsyncram_lb12:auto_generated.data_a[3]
data_a[4] => altsyncram_lb12:auto_generated.data_a[4]
data_a[5] => altsyncram_lb12:auto_generated.data_a[5]
data_a[6] => altsyncram_lb12:auto_generated.data_a[6]
data_a[7] => altsyncram_lb12:auto_generated.data_a[7]
data_a[8] => altsyncram_lb12:auto_generated.data_a[8]
data_a[9] => altsyncram_lb12:auto_generated.data_a[9]
data_a[10] => altsyncram_lb12:auto_generated.data_a[10]
data_a[11] => altsyncram_lb12:auto_generated.data_a[11]
data_a[12] => altsyncram_lb12:auto_generated.data_a[12]
data_a[13] => altsyncram_lb12:auto_generated.data_a[13]
data_a[14] => altsyncram_lb12:auto_generated.data_a[14]
data_a[15] => altsyncram_lb12:auto_generated.data_a[15]
data_a[16] => altsyncram_lb12:auto_generated.data_a[16]
data_a[17] => altsyncram_lb12:auto_generated.data_a[17]
data_a[18] => altsyncram_lb12:auto_generated.data_a[18]
data_a[19] => altsyncram_lb12:auto_generated.data_a[19]
data_a[20] => altsyncram_lb12:auto_generated.data_a[20]
data_a[21] => altsyncram_lb12:auto_generated.data_a[21]
data_a[22] => altsyncram_lb12:auto_generated.data_a[22]
data_a[23] => altsyncram_lb12:auto_generated.data_a[23]
data_a[24] => altsyncram_lb12:auto_generated.data_a[24]
data_a[25] => altsyncram_lb12:auto_generated.data_a[25]
data_a[26] => altsyncram_lb12:auto_generated.data_a[26]
data_a[27] => altsyncram_lb12:auto_generated.data_a[27]
data_a[28] => altsyncram_lb12:auto_generated.data_a[28]
data_a[29] => altsyncram_lb12:auto_generated.data_a[29]
data_a[30] => altsyncram_lb12:auto_generated.data_a[30]
data_a[31] => altsyncram_lb12:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_lb12:auto_generated.address_a[0]
address_a[1] => altsyncram_lb12:auto_generated.address_a[1]
address_a[2] => altsyncram_lb12:auto_generated.address_a[2]
address_a[3] => altsyncram_lb12:auto_generated.address_a[3]
address_a[4] => altsyncram_lb12:auto_generated.address_a[4]
address_a[5] => altsyncram_lb12:auto_generated.address_a[5]
address_a[6] => altsyncram_lb12:auto_generated.address_a[6]
address_a[7] => altsyncram_lb12:auto_generated.address_a[7]
address_a[8] => altsyncram_lb12:auto_generated.address_a[8]
address_a[9] => altsyncram_lb12:auto_generated.address_a[9]
address_a[10] => altsyncram_lb12:auto_generated.address_a[10]
address_a[11] => altsyncram_lb12:auto_generated.address_a[11]
address_a[12] => altsyncram_lb12:auto_generated.address_a[12]
address_b[0] => altsyncram_lb12:auto_generated.address_b[0]
address_b[1] => altsyncram_lb12:auto_generated.address_b[1]
address_b[2] => altsyncram_lb12:auto_generated.address_b[2]
address_b[3] => altsyncram_lb12:auto_generated.address_b[3]
address_b[4] => altsyncram_lb12:auto_generated.address_b[4]
address_b[5] => altsyncram_lb12:auto_generated.address_b[5]
address_b[6] => altsyncram_lb12:auto_generated.address_b[6]
address_b[7] => altsyncram_lb12:auto_generated.address_b[7]
address_b[8] => altsyncram_lb12:auto_generated.address_b[8]
address_b[9] => altsyncram_lb12:auto_generated.address_b[9]
address_b[10] => altsyncram_lb12:auto_generated.address_b[10]
address_b[11] => altsyncram_lb12:auto_generated.address_b[11]
address_b[12] => altsyncram_lb12:auto_generated.address_b[12]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_lb12:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_lb12:auto_generated.q_b[0]
q_b[1] <= altsyncram_lb12:auto_generated.q_b[1]
q_b[2] <= altsyncram_lb12:auto_generated.q_b[2]
q_b[3] <= altsyncram_lb12:auto_generated.q_b[3]
q_b[4] <= altsyncram_lb12:auto_generated.q_b[4]
q_b[5] <= altsyncram_lb12:auto_generated.q_b[5]
q_b[6] <= altsyncram_lb12:auto_generated.q_b[6]
q_b[7] <= altsyncram_lb12:auto_generated.q_b[7]
q_b[8] <= altsyncram_lb12:auto_generated.q_b[8]
q_b[9] <= altsyncram_lb12:auto_generated.q_b[9]
q_b[10] <= altsyncram_lb12:auto_generated.q_b[10]
q_b[11] <= altsyncram_lb12:auto_generated.q_b[11]
q_b[12] <= altsyncram_lb12:auto_generated.q_b[12]
q_b[13] <= altsyncram_lb12:auto_generated.q_b[13]
q_b[14] <= altsyncram_lb12:auto_generated.q_b[14]
q_b[15] <= altsyncram_lb12:auto_generated.q_b[15]
q_b[16] <= altsyncram_lb12:auto_generated.q_b[16]
q_b[17] <= altsyncram_lb12:auto_generated.q_b[17]
q_b[18] <= altsyncram_lb12:auto_generated.q_b[18]
q_b[19] <= altsyncram_lb12:auto_generated.q_b[19]
q_b[20] <= altsyncram_lb12:auto_generated.q_b[20]
q_b[21] <= altsyncram_lb12:auto_generated.q_b[21]
q_b[22] <= altsyncram_lb12:auto_generated.q_b[22]
q_b[23] <= altsyncram_lb12:auto_generated.q_b[23]
q_b[24] <= altsyncram_lb12:auto_generated.q_b[24]
q_b[25] <= altsyncram_lb12:auto_generated.q_b[25]
q_b[26] <= altsyncram_lb12:auto_generated.q_b[26]
q_b[27] <= altsyncram_lb12:auto_generated.q_b[27]
q_b[28] <= altsyncram_lb12:auto_generated.q_b[28]
q_b[29] <= altsyncram_lb12:auto_generated.q_b[29]
q_b[30] <= altsyncram_lb12:auto_generated.q_b[30]
q_b[31] <= altsyncram_lb12:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|riscv|ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[12] => ram_block1a24.PORTBADDR12
address_b[12] => ram_block1a25.PORTBADDR12
address_b[12] => ram_block1a26.PORTBADDR12
address_b[12] => ram_block1a27.PORTBADDR12
address_b[12] => ram_block1a28.PORTBADDR12
address_b[12] => ram_block1a29.PORTBADDR12
address_b[12] => ram_block1a30.PORTBADDR12
address_b[12] => ram_block1a31.PORTBADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|riscv|register_file:rf
clk => data[31][0].CLK
clk => data[31][1].CLK
clk => data[31][2].CLK
clk => data[31][3].CLK
clk => data[31][4].CLK
clk => data[31][5].CLK
clk => data[31][6].CLK
clk => data[31][7].CLK
clk => data[31][8].CLK
clk => data[31][9].CLK
clk => data[31][10].CLK
clk => data[31][11].CLK
clk => data[31][12].CLK
clk => data[31][13].CLK
clk => data[31][14].CLK
clk => data[31][15].CLK
clk => data[31][16].CLK
clk => data[31][17].CLK
clk => data[31][18].CLK
clk => data[31][19].CLK
clk => data[31][20].CLK
clk => data[31][21].CLK
clk => data[31][22].CLK
clk => data[31][23].CLK
clk => data[31][24].CLK
clk => data[31][25].CLK
clk => data[31][26].CLK
clk => data[31][27].CLK
clk => data[31][28].CLK
clk => data[31][29].CLK
clk => data[31][30].CLK
clk => data[31][31].CLK
clk => data[30][0].CLK
clk => data[30][1].CLK
clk => data[30][2].CLK
clk => data[30][3].CLK
clk => data[30][4].CLK
clk => data[30][5].CLK
clk => data[30][6].CLK
clk => data[30][7].CLK
clk => data[30][8].CLK
clk => data[30][9].CLK
clk => data[30][10].CLK
clk => data[30][11].CLK
clk => data[30][12].CLK
clk => data[30][13].CLK
clk => data[30][14].CLK
clk => data[30][15].CLK
clk => data[30][16].CLK
clk => data[30][17].CLK
clk => data[30][18].CLK
clk => data[30][19].CLK
clk => data[30][20].CLK
clk => data[30][21].CLK
clk => data[30][22].CLK
clk => data[30][23].CLK
clk => data[30][24].CLK
clk => data[30][25].CLK
clk => data[30][26].CLK
clk => data[30][27].CLK
clk => data[30][28].CLK
clk => data[30][29].CLK
clk => data[30][30].CLK
clk => data[30][31].CLK
clk => data[29][0].CLK
clk => data[29][1].CLK
clk => data[29][2].CLK
clk => data[29][3].CLK
clk => data[29][4].CLK
clk => data[29][5].CLK
clk => data[29][6].CLK
clk => data[29][7].CLK
clk => data[29][8].CLK
clk => data[29][9].CLK
clk => data[29][10].CLK
clk => data[29][11].CLK
clk => data[29][12].CLK
clk => data[29][13].CLK
clk => data[29][14].CLK
clk => data[29][15].CLK
clk => data[29][16].CLK
clk => data[29][17].CLK
clk => data[29][18].CLK
clk => data[29][19].CLK
clk => data[29][20].CLK
clk => data[29][21].CLK
clk => data[29][22].CLK
clk => data[29][23].CLK
clk => data[29][24].CLK
clk => data[29][25].CLK
clk => data[29][26].CLK
clk => data[29][27].CLK
clk => data[29][28].CLK
clk => data[29][29].CLK
clk => data[29][30].CLK
clk => data[29][31].CLK
clk => data[28][0].CLK
clk => data[28][1].CLK
clk => data[28][2].CLK
clk => data[28][3].CLK
clk => data[28][4].CLK
clk => data[28][5].CLK
clk => data[28][6].CLK
clk => data[28][7].CLK
clk => data[28][8].CLK
clk => data[28][9].CLK
clk => data[28][10].CLK
clk => data[28][11].CLK
clk => data[28][12].CLK
clk => data[28][13].CLK
clk => data[28][14].CLK
clk => data[28][15].CLK
clk => data[28][16].CLK
clk => data[28][17].CLK
clk => data[28][18].CLK
clk => data[28][19].CLK
clk => data[28][20].CLK
clk => data[28][21].CLK
clk => data[28][22].CLK
clk => data[28][23].CLK
clk => data[28][24].CLK
clk => data[28][25].CLK
clk => data[28][26].CLK
clk => data[28][27].CLK
clk => data[28][28].CLK
clk => data[28][29].CLK
clk => data[28][30].CLK
clk => data[28][31].CLK
clk => data[27][0].CLK
clk => data[27][1].CLK
clk => data[27][2].CLK
clk => data[27][3].CLK
clk => data[27][4].CLK
clk => data[27][5].CLK
clk => data[27][6].CLK
clk => data[27][7].CLK
clk => data[27][8].CLK
clk => data[27][9].CLK
clk => data[27][10].CLK
clk => data[27][11].CLK
clk => data[27][12].CLK
clk => data[27][13].CLK
clk => data[27][14].CLK
clk => data[27][15].CLK
clk => data[27][16].CLK
clk => data[27][17].CLK
clk => data[27][18].CLK
clk => data[27][19].CLK
clk => data[27][20].CLK
clk => data[27][21].CLK
clk => data[27][22].CLK
clk => data[27][23].CLK
clk => data[27][24].CLK
clk => data[27][25].CLK
clk => data[27][26].CLK
clk => data[27][27].CLK
clk => data[27][28].CLK
clk => data[27][29].CLK
clk => data[27][30].CLK
clk => data[27][31].CLK
clk => data[26][0].CLK
clk => data[26][1].CLK
clk => data[26][2].CLK
clk => data[26][3].CLK
clk => data[26][4].CLK
clk => data[26][5].CLK
clk => data[26][6].CLK
clk => data[26][7].CLK
clk => data[26][8].CLK
clk => data[26][9].CLK
clk => data[26][10].CLK
clk => data[26][11].CLK
clk => data[26][12].CLK
clk => data[26][13].CLK
clk => data[26][14].CLK
clk => data[26][15].CLK
clk => data[26][16].CLK
clk => data[26][17].CLK
clk => data[26][18].CLK
clk => data[26][19].CLK
clk => data[26][20].CLK
clk => data[26][21].CLK
clk => data[26][22].CLK
clk => data[26][23].CLK
clk => data[26][24].CLK
clk => data[26][25].CLK
clk => data[26][26].CLK
clk => data[26][27].CLK
clk => data[26][28].CLK
clk => data[26][29].CLK
clk => data[26][30].CLK
clk => data[26][31].CLK
clk => data[25][0].CLK
clk => data[25][1].CLK
clk => data[25][2].CLK
clk => data[25][3].CLK
clk => data[25][4].CLK
clk => data[25][5].CLK
clk => data[25][6].CLK
clk => data[25][7].CLK
clk => data[25][8].CLK
clk => data[25][9].CLK
clk => data[25][10].CLK
clk => data[25][11].CLK
clk => data[25][12].CLK
clk => data[25][13].CLK
clk => data[25][14].CLK
clk => data[25][15].CLK
clk => data[25][16].CLK
clk => data[25][17].CLK
clk => data[25][18].CLK
clk => data[25][19].CLK
clk => data[25][20].CLK
clk => data[25][21].CLK
clk => data[25][22].CLK
clk => data[25][23].CLK
clk => data[25][24].CLK
clk => data[25][25].CLK
clk => data[25][26].CLK
clk => data[25][27].CLK
clk => data[25][28].CLK
clk => data[25][29].CLK
clk => data[25][30].CLK
clk => data[25][31].CLK
clk => data[24][0].CLK
clk => data[24][1].CLK
clk => data[24][2].CLK
clk => data[24][3].CLK
clk => data[24][4].CLK
clk => data[24][5].CLK
clk => data[24][6].CLK
clk => data[24][7].CLK
clk => data[24][8].CLK
clk => data[24][9].CLK
clk => data[24][10].CLK
clk => data[24][11].CLK
clk => data[24][12].CLK
clk => data[24][13].CLK
clk => data[24][14].CLK
clk => data[24][15].CLK
clk => data[24][16].CLK
clk => data[24][17].CLK
clk => data[24][18].CLK
clk => data[24][19].CLK
clk => data[24][20].CLK
clk => data[24][21].CLK
clk => data[24][22].CLK
clk => data[24][23].CLK
clk => data[24][24].CLK
clk => data[24][25].CLK
clk => data[24][26].CLK
clk => data[24][27].CLK
clk => data[24][28].CLK
clk => data[24][29].CLK
clk => data[24][30].CLK
clk => data[24][31].CLK
clk => data[23][0].CLK
clk => data[23][1].CLK
clk => data[23][2].CLK
clk => data[23][3].CLK
clk => data[23][4].CLK
clk => data[23][5].CLK
clk => data[23][6].CLK
clk => data[23][7].CLK
clk => data[23][8].CLK
clk => data[23][9].CLK
clk => data[23][10].CLK
clk => data[23][11].CLK
clk => data[23][12].CLK
clk => data[23][13].CLK
clk => data[23][14].CLK
clk => data[23][15].CLK
clk => data[23][16].CLK
clk => data[23][17].CLK
clk => data[23][18].CLK
clk => data[23][19].CLK
clk => data[23][20].CLK
clk => data[23][21].CLK
clk => data[23][22].CLK
clk => data[23][23].CLK
clk => data[23][24].CLK
clk => data[23][25].CLK
clk => data[23][26].CLK
clk => data[23][27].CLK
clk => data[23][28].CLK
clk => data[23][29].CLK
clk => data[23][30].CLK
clk => data[23][31].CLK
clk => data[22][0].CLK
clk => data[22][1].CLK
clk => data[22][2].CLK
clk => data[22][3].CLK
clk => data[22][4].CLK
clk => data[22][5].CLK
clk => data[22][6].CLK
clk => data[22][7].CLK
clk => data[22][8].CLK
clk => data[22][9].CLK
clk => data[22][10].CLK
clk => data[22][11].CLK
clk => data[22][12].CLK
clk => data[22][13].CLK
clk => data[22][14].CLK
clk => data[22][15].CLK
clk => data[22][16].CLK
clk => data[22][17].CLK
clk => data[22][18].CLK
clk => data[22][19].CLK
clk => data[22][20].CLK
clk => data[22][21].CLK
clk => data[22][22].CLK
clk => data[22][23].CLK
clk => data[22][24].CLK
clk => data[22][25].CLK
clk => data[22][26].CLK
clk => data[22][27].CLK
clk => data[22][28].CLK
clk => data[22][29].CLK
clk => data[22][30].CLK
clk => data[22][31].CLK
clk => data[21][0].CLK
clk => data[21][1].CLK
clk => data[21][2].CLK
clk => data[21][3].CLK
clk => data[21][4].CLK
clk => data[21][5].CLK
clk => data[21][6].CLK
clk => data[21][7].CLK
clk => data[21][8].CLK
clk => data[21][9].CLK
clk => data[21][10].CLK
clk => data[21][11].CLK
clk => data[21][12].CLK
clk => data[21][13].CLK
clk => data[21][14].CLK
clk => data[21][15].CLK
clk => data[21][16].CLK
clk => data[21][17].CLK
clk => data[21][18].CLK
clk => data[21][19].CLK
clk => data[21][20].CLK
clk => data[21][21].CLK
clk => data[21][22].CLK
clk => data[21][23].CLK
clk => data[21][24].CLK
clk => data[21][25].CLK
clk => data[21][26].CLK
clk => data[21][27].CLK
clk => data[21][28].CLK
clk => data[21][29].CLK
clk => data[21][30].CLK
clk => data[21][31].CLK
clk => data[20][0].CLK
clk => data[20][1].CLK
clk => data[20][2].CLK
clk => data[20][3].CLK
clk => data[20][4].CLK
clk => data[20][5].CLK
clk => data[20][6].CLK
clk => data[20][7].CLK
clk => data[20][8].CLK
clk => data[20][9].CLK
clk => data[20][10].CLK
clk => data[20][11].CLK
clk => data[20][12].CLK
clk => data[20][13].CLK
clk => data[20][14].CLK
clk => data[20][15].CLK
clk => data[20][16].CLK
clk => data[20][17].CLK
clk => data[20][18].CLK
clk => data[20][19].CLK
clk => data[20][20].CLK
clk => data[20][21].CLK
clk => data[20][22].CLK
clk => data[20][23].CLK
clk => data[20][24].CLK
clk => data[20][25].CLK
clk => data[20][26].CLK
clk => data[20][27].CLK
clk => data[20][28].CLK
clk => data[20][29].CLK
clk => data[20][30].CLK
clk => data[20][31].CLK
clk => data[19][0].CLK
clk => data[19][1].CLK
clk => data[19][2].CLK
clk => data[19][3].CLK
clk => data[19][4].CLK
clk => data[19][5].CLK
clk => data[19][6].CLK
clk => data[19][7].CLK
clk => data[19][8].CLK
clk => data[19][9].CLK
clk => data[19][10].CLK
clk => data[19][11].CLK
clk => data[19][12].CLK
clk => data[19][13].CLK
clk => data[19][14].CLK
clk => data[19][15].CLK
clk => data[19][16].CLK
clk => data[19][17].CLK
clk => data[19][18].CLK
clk => data[19][19].CLK
clk => data[19][20].CLK
clk => data[19][21].CLK
clk => data[19][22].CLK
clk => data[19][23].CLK
clk => data[19][24].CLK
clk => data[19][25].CLK
clk => data[19][26].CLK
clk => data[19][27].CLK
clk => data[19][28].CLK
clk => data[19][29].CLK
clk => data[19][30].CLK
clk => data[19][31].CLK
clk => data[18][0].CLK
clk => data[18][1].CLK
clk => data[18][2].CLK
clk => data[18][3].CLK
clk => data[18][4].CLK
clk => data[18][5].CLK
clk => data[18][6].CLK
clk => data[18][7].CLK
clk => data[18][8].CLK
clk => data[18][9].CLK
clk => data[18][10].CLK
clk => data[18][11].CLK
clk => data[18][12].CLK
clk => data[18][13].CLK
clk => data[18][14].CLK
clk => data[18][15].CLK
clk => data[18][16].CLK
clk => data[18][17].CLK
clk => data[18][18].CLK
clk => data[18][19].CLK
clk => data[18][20].CLK
clk => data[18][21].CLK
clk => data[18][22].CLK
clk => data[18][23].CLK
clk => data[18][24].CLK
clk => data[18][25].CLK
clk => data[18][26].CLK
clk => data[18][27].CLK
clk => data[18][28].CLK
clk => data[18][29].CLK
clk => data[18][30].CLK
clk => data[18][31].CLK
clk => data[17][0].CLK
clk => data[17][1].CLK
clk => data[17][2].CLK
clk => data[17][3].CLK
clk => data[17][4].CLK
clk => data[17][5].CLK
clk => data[17][6].CLK
clk => data[17][7].CLK
clk => data[17][8].CLK
clk => data[17][9].CLK
clk => data[17][10].CLK
clk => data[17][11].CLK
clk => data[17][12].CLK
clk => data[17][13].CLK
clk => data[17][14].CLK
clk => data[17][15].CLK
clk => data[17][16].CLK
clk => data[17][17].CLK
clk => data[17][18].CLK
clk => data[17][19].CLK
clk => data[17][20].CLK
clk => data[17][21].CLK
clk => data[17][22].CLK
clk => data[17][23].CLK
clk => data[17][24].CLK
clk => data[17][25].CLK
clk => data[17][26].CLK
clk => data[17][27].CLK
clk => data[17][28].CLK
clk => data[17][29].CLK
clk => data[17][30].CLK
clk => data[17][31].CLK
clk => data[16][0].CLK
clk => data[16][1].CLK
clk => data[16][2].CLK
clk => data[16][3].CLK
clk => data[16][4].CLK
clk => data[16][5].CLK
clk => data[16][6].CLK
clk => data[16][7].CLK
clk => data[16][8].CLK
clk => data[16][9].CLK
clk => data[16][10].CLK
clk => data[16][11].CLK
clk => data[16][12].CLK
clk => data[16][13].CLK
clk => data[16][14].CLK
clk => data[16][15].CLK
clk => data[16][16].CLK
clk => data[16][17].CLK
clk => data[16][18].CLK
clk => data[16][19].CLK
clk => data[16][20].CLK
clk => data[16][21].CLK
clk => data[16][22].CLK
clk => data[16][23].CLK
clk => data[16][24].CLK
clk => data[16][25].CLK
clk => data[16][26].CLK
clk => data[16][27].CLK
clk => data[16][28].CLK
clk => data[16][29].CLK
clk => data[16][30].CLK
clk => data[16][31].CLK
clk => data[15][0].CLK
clk => data[15][1].CLK
clk => data[15][2].CLK
clk => data[15][3].CLK
clk => data[15][4].CLK
clk => data[15][5].CLK
clk => data[15][6].CLK
clk => data[15][7].CLK
clk => data[15][8].CLK
clk => data[15][9].CLK
clk => data[15][10].CLK
clk => data[15][11].CLK
clk => data[15][12].CLK
clk => data[15][13].CLK
clk => data[15][14].CLK
clk => data[15][15].CLK
clk => data[15][16].CLK
clk => data[15][17].CLK
clk => data[15][18].CLK
clk => data[15][19].CLK
clk => data[15][20].CLK
clk => data[15][21].CLK
clk => data[15][22].CLK
clk => data[15][23].CLK
clk => data[15][24].CLK
clk => data[15][25].CLK
clk => data[15][26].CLK
clk => data[15][27].CLK
clk => data[15][28].CLK
clk => data[15][29].CLK
clk => data[15][30].CLK
clk => data[15][31].CLK
clk => data[14][0].CLK
clk => data[14][1].CLK
clk => data[14][2].CLK
clk => data[14][3].CLK
clk => data[14][4].CLK
clk => data[14][5].CLK
clk => data[14][6].CLK
clk => data[14][7].CLK
clk => data[14][8].CLK
clk => data[14][9].CLK
clk => data[14][10].CLK
clk => data[14][11].CLK
clk => data[14][12].CLK
clk => data[14][13].CLK
clk => data[14][14].CLK
clk => data[14][15].CLK
clk => data[14][16].CLK
clk => data[14][17].CLK
clk => data[14][18].CLK
clk => data[14][19].CLK
clk => data[14][20].CLK
clk => data[14][21].CLK
clk => data[14][22].CLK
clk => data[14][23].CLK
clk => data[14][24].CLK
clk => data[14][25].CLK
clk => data[14][26].CLK
clk => data[14][27].CLK
clk => data[14][28].CLK
clk => data[14][29].CLK
clk => data[14][30].CLK
clk => data[14][31].CLK
clk => data[13][0].CLK
clk => data[13][1].CLK
clk => data[13][2].CLK
clk => data[13][3].CLK
clk => data[13][4].CLK
clk => data[13][5].CLK
clk => data[13][6].CLK
clk => data[13][7].CLK
clk => data[13][8].CLK
clk => data[13][9].CLK
clk => data[13][10].CLK
clk => data[13][11].CLK
clk => data[13][12].CLK
clk => data[13][13].CLK
clk => data[13][14].CLK
clk => data[13][15].CLK
clk => data[13][16].CLK
clk => data[13][17].CLK
clk => data[13][18].CLK
clk => data[13][19].CLK
clk => data[13][20].CLK
clk => data[13][21].CLK
clk => data[13][22].CLK
clk => data[13][23].CLK
clk => data[13][24].CLK
clk => data[13][25].CLK
clk => data[13][26].CLK
clk => data[13][27].CLK
clk => data[13][28].CLK
clk => data[13][29].CLK
clk => data[13][30].CLK
clk => data[13][31].CLK
clk => data[12][0].CLK
clk => data[12][1].CLK
clk => data[12][2].CLK
clk => data[12][3].CLK
clk => data[12][4].CLK
clk => data[12][5].CLK
clk => data[12][6].CLK
clk => data[12][7].CLK
clk => data[12][8].CLK
clk => data[12][9].CLK
clk => data[12][10].CLK
clk => data[12][11].CLK
clk => data[12][12].CLK
clk => data[12][13].CLK
clk => data[12][14].CLK
clk => data[12][15].CLK
clk => data[12][16].CLK
clk => data[12][17].CLK
clk => data[12][18].CLK
clk => data[12][19].CLK
clk => data[12][20].CLK
clk => data[12][21].CLK
clk => data[12][22].CLK
clk => data[12][23].CLK
clk => data[12][24].CLK
clk => data[12][25].CLK
clk => data[12][26].CLK
clk => data[12][27].CLK
clk => data[12][28].CLK
clk => data[12][29].CLK
clk => data[12][30].CLK
clk => data[12][31].CLK
clk => data[11][0].CLK
clk => data[11][1].CLK
clk => data[11][2].CLK
clk => data[11][3].CLK
clk => data[11][4].CLK
clk => data[11][5].CLK
clk => data[11][6].CLK
clk => data[11][7].CLK
clk => data[11][8].CLK
clk => data[11][9].CLK
clk => data[11][10].CLK
clk => data[11][11].CLK
clk => data[11][12].CLK
clk => data[11][13].CLK
clk => data[11][14].CLK
clk => data[11][15].CLK
clk => data[11][16].CLK
clk => data[11][17].CLK
clk => data[11][18].CLK
clk => data[11][19].CLK
clk => data[11][20].CLK
clk => data[11][21].CLK
clk => data[11][22].CLK
clk => data[11][23].CLK
clk => data[11][24].CLK
clk => data[11][25].CLK
clk => data[11][26].CLK
clk => data[11][27].CLK
clk => data[11][28].CLK
clk => data[11][29].CLK
clk => data[11][30].CLK
clk => data[11][31].CLK
clk => data[10][0].CLK
clk => data[10][1].CLK
clk => data[10][2].CLK
clk => data[10][3].CLK
clk => data[10][4].CLK
clk => data[10][5].CLK
clk => data[10][6].CLK
clk => data[10][7].CLK
clk => data[10][8].CLK
clk => data[10][9].CLK
clk => data[10][10].CLK
clk => data[10][11].CLK
clk => data[10][12].CLK
clk => data[10][13].CLK
clk => data[10][14].CLK
clk => data[10][15].CLK
clk => data[10][16].CLK
clk => data[10][17].CLK
clk => data[10][18].CLK
clk => data[10][19].CLK
clk => data[10][20].CLK
clk => data[10][21].CLK
clk => data[10][22].CLK
clk => data[10][23].CLK
clk => data[10][24].CLK
clk => data[10][25].CLK
clk => data[10][26].CLK
clk => data[10][27].CLK
clk => data[10][28].CLK
clk => data[10][29].CLK
clk => data[10][30].CLK
clk => data[10][31].CLK
clk => data[9][0].CLK
clk => data[9][1].CLK
clk => data[9][2].CLK
clk => data[9][3].CLK
clk => data[9][4].CLK
clk => data[9][5].CLK
clk => data[9][6].CLK
clk => data[9][7].CLK
clk => data[9][8].CLK
clk => data[9][9].CLK
clk => data[9][10].CLK
clk => data[9][11].CLK
clk => data[9][12].CLK
clk => data[9][13].CLK
clk => data[9][14].CLK
clk => data[9][15].CLK
clk => data[9][16].CLK
clk => data[9][17].CLK
clk => data[9][18].CLK
clk => data[9][19].CLK
clk => data[9][20].CLK
clk => data[9][21].CLK
clk => data[9][22].CLK
clk => data[9][23].CLK
clk => data[9][24].CLK
clk => data[9][25].CLK
clk => data[9][26].CLK
clk => data[9][27].CLK
clk => data[9][28].CLK
clk => data[9][29].CLK
clk => data[9][30].CLK
clk => data[9][31].CLK
clk => data[8][0].CLK
clk => data[8][1].CLK
clk => data[8][2].CLK
clk => data[8][3].CLK
clk => data[8][4].CLK
clk => data[8][5].CLK
clk => data[8][6].CLK
clk => data[8][7].CLK
clk => data[8][8].CLK
clk => data[8][9].CLK
clk => data[8][10].CLK
clk => data[8][11].CLK
clk => data[8][12].CLK
clk => data[8][13].CLK
clk => data[8][14].CLK
clk => data[8][15].CLK
clk => data[8][16].CLK
clk => data[8][17].CLK
clk => data[8][18].CLK
clk => data[8][19].CLK
clk => data[8][20].CLK
clk => data[8][21].CLK
clk => data[8][22].CLK
clk => data[8][23].CLK
clk => data[8][24].CLK
clk => data[8][25].CLK
clk => data[8][26].CLK
clk => data[8][27].CLK
clk => data[8][28].CLK
clk => data[8][29].CLK
clk => data[8][30].CLK
clk => data[8][31].CLK
clk => data[7][0].CLK
clk => data[7][1].CLK
clk => data[7][2].CLK
clk => data[7][3].CLK
clk => data[7][4].CLK
clk => data[7][5].CLK
clk => data[7][6].CLK
clk => data[7][7].CLK
clk => data[7][8].CLK
clk => data[7][9].CLK
clk => data[7][10].CLK
clk => data[7][11].CLK
clk => data[7][12].CLK
clk => data[7][13].CLK
clk => data[7][14].CLK
clk => data[7][15].CLK
clk => data[7][16].CLK
clk => data[7][17].CLK
clk => data[7][18].CLK
clk => data[7][19].CLK
clk => data[7][20].CLK
clk => data[7][21].CLK
clk => data[7][22].CLK
clk => data[7][23].CLK
clk => data[7][24].CLK
clk => data[7][25].CLK
clk => data[7][26].CLK
clk => data[7][27].CLK
clk => data[7][28].CLK
clk => data[7][29].CLK
clk => data[7][30].CLK
clk => data[7][31].CLK
clk => data[6][0].CLK
clk => data[6][1].CLK
clk => data[6][2].CLK
clk => data[6][3].CLK
clk => data[6][4].CLK
clk => data[6][5].CLK
clk => data[6][6].CLK
clk => data[6][7].CLK
clk => data[6][8].CLK
clk => data[6][9].CLK
clk => data[6][10].CLK
clk => data[6][11].CLK
clk => data[6][12].CLK
clk => data[6][13].CLK
clk => data[6][14].CLK
clk => data[6][15].CLK
clk => data[6][16].CLK
clk => data[6][17].CLK
clk => data[6][18].CLK
clk => data[6][19].CLK
clk => data[6][20].CLK
clk => data[6][21].CLK
clk => data[6][22].CLK
clk => data[6][23].CLK
clk => data[6][24].CLK
clk => data[6][25].CLK
clk => data[6][26].CLK
clk => data[6][27].CLK
clk => data[6][28].CLK
clk => data[6][29].CLK
clk => data[6][30].CLK
clk => data[6][31].CLK
clk => data[5][0].CLK
clk => data[5][1].CLK
clk => data[5][2].CLK
clk => data[5][3].CLK
clk => data[5][4].CLK
clk => data[5][5].CLK
clk => data[5][6].CLK
clk => data[5][7].CLK
clk => data[5][8].CLK
clk => data[5][9].CLK
clk => data[5][10].CLK
clk => data[5][11].CLK
clk => data[5][12].CLK
clk => data[5][13].CLK
clk => data[5][14].CLK
clk => data[5][15].CLK
clk => data[5][16].CLK
clk => data[5][17].CLK
clk => data[5][18].CLK
clk => data[5][19].CLK
clk => data[5][20].CLK
clk => data[5][21].CLK
clk => data[5][22].CLK
clk => data[5][23].CLK
clk => data[5][24].CLK
clk => data[5][25].CLK
clk => data[5][26].CLK
clk => data[5][27].CLK
clk => data[5][28].CLK
clk => data[5][29].CLK
clk => data[5][30].CLK
clk => data[5][31].CLK
clk => data[4][0].CLK
clk => data[4][1].CLK
clk => data[4][2].CLK
clk => data[4][3].CLK
clk => data[4][4].CLK
clk => data[4][5].CLK
clk => data[4][6].CLK
clk => data[4][7].CLK
clk => data[4][8].CLK
clk => data[4][9].CLK
clk => data[4][10].CLK
clk => data[4][11].CLK
clk => data[4][12].CLK
clk => data[4][13].CLK
clk => data[4][14].CLK
clk => data[4][15].CLK
clk => data[4][16].CLK
clk => data[4][17].CLK
clk => data[4][18].CLK
clk => data[4][19].CLK
clk => data[4][20].CLK
clk => data[4][21].CLK
clk => data[4][22].CLK
clk => data[4][23].CLK
clk => data[4][24].CLK
clk => data[4][25].CLK
clk => data[4][26].CLK
clk => data[4][27].CLK
clk => data[4][28].CLK
clk => data[4][29].CLK
clk => data[4][30].CLK
clk => data[4][31].CLK
clk => data[3][0].CLK
clk => data[3][1].CLK
clk => data[3][2].CLK
clk => data[3][3].CLK
clk => data[3][4].CLK
clk => data[3][5].CLK
clk => data[3][6].CLK
clk => data[3][7].CLK
clk => data[3][8].CLK
clk => data[3][9].CLK
clk => data[3][10].CLK
clk => data[3][11].CLK
clk => data[3][12].CLK
clk => data[3][13].CLK
clk => data[3][14].CLK
clk => data[3][15].CLK
clk => data[3][16].CLK
clk => data[3][17].CLK
clk => data[3][18].CLK
clk => data[3][19].CLK
clk => data[3][20].CLK
clk => data[3][21].CLK
clk => data[3][22].CLK
clk => data[3][23].CLK
clk => data[3][24].CLK
clk => data[3][25].CLK
clk => data[3][26].CLK
clk => data[3][27].CLK
clk => data[3][28].CLK
clk => data[3][29].CLK
clk => data[3][30].CLK
clk => data[3][31].CLK
clk => data[2][0].CLK
clk => data[2][1].CLK
clk => data[2][2].CLK
clk => data[2][3].CLK
clk => data[2][4].CLK
clk => data[2][5].CLK
clk => data[2][6].CLK
clk => data[2][7].CLK
clk => data[2][8].CLK
clk => data[2][9].CLK
clk => data[2][10].CLK
clk => data[2][11].CLK
clk => data[2][12].CLK
clk => data[2][13].CLK
clk => data[2][14].CLK
clk => data[2][15].CLK
clk => data[2][16].CLK
clk => data[2][17].CLK
clk => data[2][18].CLK
clk => data[2][19].CLK
clk => data[2][20].CLK
clk => data[2][21].CLK
clk => data[2][22].CLK
clk => data[2][23].CLK
clk => data[2][24].CLK
clk => data[2][25].CLK
clk => data[2][26].CLK
clk => data[2][27].CLK
clk => data[2][28].CLK
clk => data[2][29].CLK
clk => data[2][30].CLK
clk => data[2][31].CLK
clk => data[1][0].CLK
clk => data[1][1].CLK
clk => data[1][2].CLK
clk => data[1][3].CLK
clk => data[1][4].CLK
clk => data[1][5].CLK
clk => data[1][6].CLK
clk => data[1][7].CLK
clk => data[1][8].CLK
clk => data[1][9].CLK
clk => data[1][10].CLK
clk => data[1][11].CLK
clk => data[1][12].CLK
clk => data[1][13].CLK
clk => data[1][14].CLK
clk => data[1][15].CLK
clk => data[1][16].CLK
clk => data[1][17].CLK
clk => data[1][18].CLK
clk => data[1][19].CLK
clk => data[1][20].CLK
clk => data[1][21].CLK
clk => data[1][22].CLK
clk => data[1][23].CLK
clk => data[1][24].CLK
clk => data[1][25].CLK
clk => data[1][26].CLK
clk => data[1][27].CLK
clk => data[1][28].CLK
clk => data[1][29].CLK
clk => data[1][30].CLK
clk => data[1][31].CLK
clk => data[0][0].CLK
clk => data[0][1].CLK
clk => data[0][2].CLK
clk => data[0][3].CLK
clk => data[0][4].CLK
clk => data[0][5].CLK
clk => data[0][6].CLK
clk => data[0][7].CLK
clk => data[0][8].CLK
clk => data[0][9].CLK
clk => data[0][10].CLK
clk => data[0][11].CLK
clk => data[0][12].CLK
clk => data[0][13].CLK
clk => data[0][14].CLK
clk => data[0][15].CLK
clk => data[0][16].CLK
clk => data[0][17].CLK
clk => data[0][18].CLK
clk => data[0][19].CLK
clk => data[0][20].CLK
clk => data[0][21].CLK
clk => data[0][22].CLK
clk => data[0][23].CLK
clk => data[0][24].CLK
clk => data[0][25].CLK
clk => data[0][26].CLK
clk => data[0][27].CLK
clk => data[0][28].CLK
clk => data[0][29].CLK
clk => data[0][30].CLK
clk => data[0][31].CLK
rst => data[31][0].ACLR
rst => data[31][1].ACLR
rst => data[31][2].ACLR
rst => data[31][3].ACLR
rst => data[31][4].ACLR
rst => data[31][5].ACLR
rst => data[31][6].ACLR
rst => data[31][7].ACLR
rst => data[31][8].ACLR
rst => data[31][9].ACLR
rst => data[31][10].ACLR
rst => data[31][11].ACLR
rst => data[31][12].ACLR
rst => data[31][13].ACLR
rst => data[31][14].ACLR
rst => data[31][15].ACLR
rst => data[31][16].ACLR
rst => data[31][17].ACLR
rst => data[31][18].ACLR
rst => data[31][19].ACLR
rst => data[31][20].ACLR
rst => data[31][21].ACLR
rst => data[31][22].ACLR
rst => data[31][23].ACLR
rst => data[31][24].ACLR
rst => data[31][25].ACLR
rst => data[31][26].ACLR
rst => data[31][27].ACLR
rst => data[31][28].ACLR
rst => data[31][29].ACLR
rst => data[31][30].ACLR
rst => data[31][31].ACLR
rst => data[30][0].ACLR
rst => data[30][1].ACLR
rst => data[30][2].ACLR
rst => data[30][3].ACLR
rst => data[30][4].ACLR
rst => data[30][5].ACLR
rst => data[30][6].ACLR
rst => data[30][7].ACLR
rst => data[30][8].ACLR
rst => data[30][9].ACLR
rst => data[30][10].ACLR
rst => data[30][11].ACLR
rst => data[30][12].ACLR
rst => data[30][13].ACLR
rst => data[30][14].ACLR
rst => data[30][15].ACLR
rst => data[30][16].ACLR
rst => data[30][17].ACLR
rst => data[30][18].ACLR
rst => data[30][19].ACLR
rst => data[30][20].ACLR
rst => data[30][21].ACLR
rst => data[30][22].ACLR
rst => data[30][23].ACLR
rst => data[30][24].ACLR
rst => data[30][25].ACLR
rst => data[30][26].ACLR
rst => data[30][27].ACLR
rst => data[30][28].ACLR
rst => data[30][29].ACLR
rst => data[30][30].ACLR
rst => data[30][31].ACLR
rst => data[29][0].ACLR
rst => data[29][1].ACLR
rst => data[29][2].ACLR
rst => data[29][3].ACLR
rst => data[29][4].ACLR
rst => data[29][5].ACLR
rst => data[29][6].ACLR
rst => data[29][7].ACLR
rst => data[29][8].ACLR
rst => data[29][9].ACLR
rst => data[29][10].ACLR
rst => data[29][11].ACLR
rst => data[29][12].ACLR
rst => data[29][13].ACLR
rst => data[29][14].ACLR
rst => data[29][15].ACLR
rst => data[29][16].ACLR
rst => data[29][17].ACLR
rst => data[29][18].ACLR
rst => data[29][19].ACLR
rst => data[29][20].ACLR
rst => data[29][21].ACLR
rst => data[29][22].ACLR
rst => data[29][23].ACLR
rst => data[29][24].ACLR
rst => data[29][25].ACLR
rst => data[29][26].ACLR
rst => data[29][27].ACLR
rst => data[29][28].ACLR
rst => data[29][29].ACLR
rst => data[29][30].ACLR
rst => data[29][31].ACLR
rst => data[28][0].ACLR
rst => data[28][1].ACLR
rst => data[28][2].ACLR
rst => data[28][3].ACLR
rst => data[28][4].ACLR
rst => data[28][5].ACLR
rst => data[28][6].ACLR
rst => data[28][7].ACLR
rst => data[28][8].ACLR
rst => data[28][9].ACLR
rst => data[28][10].ACLR
rst => data[28][11].ACLR
rst => data[28][12].ACLR
rst => data[28][13].ACLR
rst => data[28][14].ACLR
rst => data[28][15].ACLR
rst => data[28][16].ACLR
rst => data[28][17].ACLR
rst => data[28][18].ACLR
rst => data[28][19].ACLR
rst => data[28][20].ACLR
rst => data[28][21].ACLR
rst => data[28][22].ACLR
rst => data[28][23].ACLR
rst => data[28][24].ACLR
rst => data[28][25].ACLR
rst => data[28][26].ACLR
rst => data[28][27].ACLR
rst => data[28][28].ACLR
rst => data[28][29].ACLR
rst => data[28][30].ACLR
rst => data[28][31].ACLR
rst => data[27][0].ACLR
rst => data[27][1].ACLR
rst => data[27][2].ACLR
rst => data[27][3].ACLR
rst => data[27][4].ACLR
rst => data[27][5].ACLR
rst => data[27][6].ACLR
rst => data[27][7].ACLR
rst => data[27][8].ACLR
rst => data[27][9].ACLR
rst => data[27][10].ACLR
rst => data[27][11].ACLR
rst => data[27][12].ACLR
rst => data[27][13].ACLR
rst => data[27][14].ACLR
rst => data[27][15].ACLR
rst => data[27][16].ACLR
rst => data[27][17].ACLR
rst => data[27][18].ACLR
rst => data[27][19].ACLR
rst => data[27][20].ACLR
rst => data[27][21].ACLR
rst => data[27][22].ACLR
rst => data[27][23].ACLR
rst => data[27][24].ACLR
rst => data[27][25].ACLR
rst => data[27][26].ACLR
rst => data[27][27].ACLR
rst => data[27][28].ACLR
rst => data[27][29].ACLR
rst => data[27][30].ACLR
rst => data[27][31].ACLR
rst => data[26][0].ACLR
rst => data[26][1].ACLR
rst => data[26][2].ACLR
rst => data[26][3].ACLR
rst => data[26][4].ACLR
rst => data[26][5].ACLR
rst => data[26][6].ACLR
rst => data[26][7].ACLR
rst => data[26][8].ACLR
rst => data[26][9].ACLR
rst => data[26][10].ACLR
rst => data[26][11].ACLR
rst => data[26][12].ACLR
rst => data[26][13].ACLR
rst => data[26][14].ACLR
rst => data[26][15].ACLR
rst => data[26][16].ACLR
rst => data[26][17].ACLR
rst => data[26][18].ACLR
rst => data[26][19].ACLR
rst => data[26][20].ACLR
rst => data[26][21].ACLR
rst => data[26][22].ACLR
rst => data[26][23].ACLR
rst => data[26][24].ACLR
rst => data[26][25].ACLR
rst => data[26][26].ACLR
rst => data[26][27].ACLR
rst => data[26][28].ACLR
rst => data[26][29].ACLR
rst => data[26][30].ACLR
rst => data[26][31].ACLR
rst => data[25][0].ACLR
rst => data[25][1].ACLR
rst => data[25][2].ACLR
rst => data[25][3].ACLR
rst => data[25][4].ACLR
rst => data[25][5].ACLR
rst => data[25][6].ACLR
rst => data[25][7].ACLR
rst => data[25][8].ACLR
rst => data[25][9].ACLR
rst => data[25][10].ACLR
rst => data[25][11].ACLR
rst => data[25][12].ACLR
rst => data[25][13].ACLR
rst => data[25][14].ACLR
rst => data[25][15].ACLR
rst => data[25][16].ACLR
rst => data[25][17].ACLR
rst => data[25][18].ACLR
rst => data[25][19].ACLR
rst => data[25][20].ACLR
rst => data[25][21].ACLR
rst => data[25][22].ACLR
rst => data[25][23].ACLR
rst => data[25][24].ACLR
rst => data[25][25].ACLR
rst => data[25][26].ACLR
rst => data[25][27].ACLR
rst => data[25][28].ACLR
rst => data[25][29].ACLR
rst => data[25][30].ACLR
rst => data[25][31].ACLR
rst => data[24][0].ACLR
rst => data[24][1].ACLR
rst => data[24][2].ACLR
rst => data[24][3].ACLR
rst => data[24][4].ACLR
rst => data[24][5].ACLR
rst => data[24][6].ACLR
rst => data[24][7].ACLR
rst => data[24][8].ACLR
rst => data[24][9].ACLR
rst => data[24][10].ACLR
rst => data[24][11].ACLR
rst => data[24][12].ACLR
rst => data[24][13].ACLR
rst => data[24][14].ACLR
rst => data[24][15].ACLR
rst => data[24][16].ACLR
rst => data[24][17].ACLR
rst => data[24][18].ACLR
rst => data[24][19].ACLR
rst => data[24][20].ACLR
rst => data[24][21].ACLR
rst => data[24][22].ACLR
rst => data[24][23].ACLR
rst => data[24][24].ACLR
rst => data[24][25].ACLR
rst => data[24][26].ACLR
rst => data[24][27].ACLR
rst => data[24][28].ACLR
rst => data[24][29].ACLR
rst => data[24][30].ACLR
rst => data[24][31].ACLR
rst => data[23][0].ACLR
rst => data[23][1].ACLR
rst => data[23][2].ACLR
rst => data[23][3].ACLR
rst => data[23][4].ACLR
rst => data[23][5].ACLR
rst => data[23][6].ACLR
rst => data[23][7].ACLR
rst => data[23][8].ACLR
rst => data[23][9].ACLR
rst => data[23][10].ACLR
rst => data[23][11].ACLR
rst => data[23][12].ACLR
rst => data[23][13].ACLR
rst => data[23][14].ACLR
rst => data[23][15].ACLR
rst => data[23][16].ACLR
rst => data[23][17].ACLR
rst => data[23][18].ACLR
rst => data[23][19].ACLR
rst => data[23][20].ACLR
rst => data[23][21].ACLR
rst => data[23][22].ACLR
rst => data[23][23].ACLR
rst => data[23][24].ACLR
rst => data[23][25].ACLR
rst => data[23][26].ACLR
rst => data[23][27].ACLR
rst => data[23][28].ACLR
rst => data[23][29].ACLR
rst => data[23][30].ACLR
rst => data[23][31].ACLR
rst => data[22][0].ACLR
rst => data[22][1].ACLR
rst => data[22][2].ACLR
rst => data[22][3].ACLR
rst => data[22][4].ACLR
rst => data[22][5].ACLR
rst => data[22][6].ACLR
rst => data[22][7].ACLR
rst => data[22][8].ACLR
rst => data[22][9].ACLR
rst => data[22][10].ACLR
rst => data[22][11].ACLR
rst => data[22][12].ACLR
rst => data[22][13].ACLR
rst => data[22][14].ACLR
rst => data[22][15].ACLR
rst => data[22][16].ACLR
rst => data[22][17].ACLR
rst => data[22][18].ACLR
rst => data[22][19].ACLR
rst => data[22][20].ACLR
rst => data[22][21].ACLR
rst => data[22][22].ACLR
rst => data[22][23].ACLR
rst => data[22][24].ACLR
rst => data[22][25].ACLR
rst => data[22][26].ACLR
rst => data[22][27].ACLR
rst => data[22][28].ACLR
rst => data[22][29].ACLR
rst => data[22][30].ACLR
rst => data[22][31].ACLR
rst => data[21][0].ACLR
rst => data[21][1].ACLR
rst => data[21][2].ACLR
rst => data[21][3].ACLR
rst => data[21][4].ACLR
rst => data[21][5].ACLR
rst => data[21][6].ACLR
rst => data[21][7].ACLR
rst => data[21][8].ACLR
rst => data[21][9].ACLR
rst => data[21][10].ACLR
rst => data[21][11].ACLR
rst => data[21][12].ACLR
rst => data[21][13].ACLR
rst => data[21][14].ACLR
rst => data[21][15].ACLR
rst => data[21][16].ACLR
rst => data[21][17].ACLR
rst => data[21][18].ACLR
rst => data[21][19].ACLR
rst => data[21][20].ACLR
rst => data[21][21].ACLR
rst => data[21][22].ACLR
rst => data[21][23].ACLR
rst => data[21][24].ACLR
rst => data[21][25].ACLR
rst => data[21][26].ACLR
rst => data[21][27].ACLR
rst => data[21][28].ACLR
rst => data[21][29].ACLR
rst => data[21][30].ACLR
rst => data[21][31].ACLR
rst => data[20][0].ACLR
rst => data[20][1].ACLR
rst => data[20][2].ACLR
rst => data[20][3].ACLR
rst => data[20][4].ACLR
rst => data[20][5].ACLR
rst => data[20][6].ACLR
rst => data[20][7].ACLR
rst => data[20][8].ACLR
rst => data[20][9].ACLR
rst => data[20][10].ACLR
rst => data[20][11].ACLR
rst => data[20][12].ACLR
rst => data[20][13].ACLR
rst => data[20][14].ACLR
rst => data[20][15].ACLR
rst => data[20][16].ACLR
rst => data[20][17].ACLR
rst => data[20][18].ACLR
rst => data[20][19].ACLR
rst => data[20][20].ACLR
rst => data[20][21].ACLR
rst => data[20][22].ACLR
rst => data[20][23].ACLR
rst => data[20][24].ACLR
rst => data[20][25].ACLR
rst => data[20][26].ACLR
rst => data[20][27].ACLR
rst => data[20][28].ACLR
rst => data[20][29].ACLR
rst => data[20][30].ACLR
rst => data[20][31].ACLR
rst => data[19][0].ACLR
rst => data[19][1].ACLR
rst => data[19][2].ACLR
rst => data[19][3].ACLR
rst => data[19][4].ACLR
rst => data[19][5].ACLR
rst => data[19][6].ACLR
rst => data[19][7].ACLR
rst => data[19][8].ACLR
rst => data[19][9].ACLR
rst => data[19][10].ACLR
rst => data[19][11].ACLR
rst => data[19][12].ACLR
rst => data[19][13].ACLR
rst => data[19][14].ACLR
rst => data[19][15].ACLR
rst => data[19][16].ACLR
rst => data[19][17].ACLR
rst => data[19][18].ACLR
rst => data[19][19].ACLR
rst => data[19][20].ACLR
rst => data[19][21].ACLR
rst => data[19][22].ACLR
rst => data[19][23].ACLR
rst => data[19][24].ACLR
rst => data[19][25].ACLR
rst => data[19][26].ACLR
rst => data[19][27].ACLR
rst => data[19][28].ACLR
rst => data[19][29].ACLR
rst => data[19][30].ACLR
rst => data[19][31].ACLR
rst => data[18][0].ACLR
rst => data[18][1].ACLR
rst => data[18][2].ACLR
rst => data[18][3].ACLR
rst => data[18][4].ACLR
rst => data[18][5].ACLR
rst => data[18][6].ACLR
rst => data[18][7].ACLR
rst => data[18][8].ACLR
rst => data[18][9].ACLR
rst => data[18][10].ACLR
rst => data[18][11].ACLR
rst => data[18][12].ACLR
rst => data[18][13].ACLR
rst => data[18][14].ACLR
rst => data[18][15].ACLR
rst => data[18][16].ACLR
rst => data[18][17].ACLR
rst => data[18][18].ACLR
rst => data[18][19].ACLR
rst => data[18][20].ACLR
rst => data[18][21].ACLR
rst => data[18][22].ACLR
rst => data[18][23].ACLR
rst => data[18][24].ACLR
rst => data[18][25].ACLR
rst => data[18][26].ACLR
rst => data[18][27].ACLR
rst => data[18][28].ACLR
rst => data[18][29].ACLR
rst => data[18][30].ACLR
rst => data[18][31].ACLR
rst => data[17][0].ACLR
rst => data[17][1].ACLR
rst => data[17][2].ACLR
rst => data[17][3].ACLR
rst => data[17][4].ACLR
rst => data[17][5].ACLR
rst => data[17][6].ACLR
rst => data[17][7].ACLR
rst => data[17][8].ACLR
rst => data[17][9].ACLR
rst => data[17][10].ACLR
rst => data[17][11].ACLR
rst => data[17][12].ACLR
rst => data[17][13].ACLR
rst => data[17][14].ACLR
rst => data[17][15].ACLR
rst => data[17][16].ACLR
rst => data[17][17].ACLR
rst => data[17][18].ACLR
rst => data[17][19].ACLR
rst => data[17][20].ACLR
rst => data[17][21].ACLR
rst => data[17][22].ACLR
rst => data[17][23].ACLR
rst => data[17][24].ACLR
rst => data[17][25].ACLR
rst => data[17][26].ACLR
rst => data[17][27].ACLR
rst => data[17][28].ACLR
rst => data[17][29].ACLR
rst => data[17][30].ACLR
rst => data[17][31].ACLR
rst => data[16][0].ACLR
rst => data[16][1].ACLR
rst => data[16][2].ACLR
rst => data[16][3].ACLR
rst => data[16][4].ACLR
rst => data[16][5].ACLR
rst => data[16][6].ACLR
rst => data[16][7].ACLR
rst => data[16][8].ACLR
rst => data[16][9].ACLR
rst => data[16][10].ACLR
rst => data[16][11].ACLR
rst => data[16][12].ACLR
rst => data[16][13].ACLR
rst => data[16][14].ACLR
rst => data[16][15].ACLR
rst => data[16][16].ACLR
rst => data[16][17].ACLR
rst => data[16][18].ACLR
rst => data[16][19].ACLR
rst => data[16][20].ACLR
rst => data[16][21].ACLR
rst => data[16][22].ACLR
rst => data[16][23].ACLR
rst => data[16][24].ACLR
rst => data[16][25].ACLR
rst => data[16][26].ACLR
rst => data[16][27].ACLR
rst => data[16][28].ACLR
rst => data[16][29].ACLR
rst => data[16][30].ACLR
rst => data[16][31].ACLR
rst => data[15][0].ACLR
rst => data[15][1].ACLR
rst => data[15][2].ACLR
rst => data[15][3].ACLR
rst => data[15][4].ACLR
rst => data[15][5].ACLR
rst => data[15][6].ACLR
rst => data[15][7].ACLR
rst => data[15][8].ACLR
rst => data[15][9].ACLR
rst => data[15][10].ACLR
rst => data[15][11].ACLR
rst => data[15][12].ACLR
rst => data[15][13].ACLR
rst => data[15][14].ACLR
rst => data[15][15].ACLR
rst => data[15][16].ACLR
rst => data[15][17].ACLR
rst => data[15][18].ACLR
rst => data[15][19].ACLR
rst => data[15][20].ACLR
rst => data[15][21].ACLR
rst => data[15][22].ACLR
rst => data[15][23].ACLR
rst => data[15][24].ACLR
rst => data[15][25].ACLR
rst => data[15][26].ACLR
rst => data[15][27].ACLR
rst => data[15][28].ACLR
rst => data[15][29].ACLR
rst => data[15][30].ACLR
rst => data[15][31].ACLR
rst => data[14][0].ACLR
rst => data[14][1].ACLR
rst => data[14][2].ACLR
rst => data[14][3].ACLR
rst => data[14][4].ACLR
rst => data[14][5].ACLR
rst => data[14][6].ACLR
rst => data[14][7].ACLR
rst => data[14][8].ACLR
rst => data[14][9].ACLR
rst => data[14][10].ACLR
rst => data[14][11].ACLR
rst => data[14][12].ACLR
rst => data[14][13].ACLR
rst => data[14][14].ACLR
rst => data[14][15].ACLR
rst => data[14][16].ACLR
rst => data[14][17].ACLR
rst => data[14][18].ACLR
rst => data[14][19].ACLR
rst => data[14][20].ACLR
rst => data[14][21].ACLR
rst => data[14][22].ACLR
rst => data[14][23].ACLR
rst => data[14][24].ACLR
rst => data[14][25].ACLR
rst => data[14][26].ACLR
rst => data[14][27].ACLR
rst => data[14][28].ACLR
rst => data[14][29].ACLR
rst => data[14][30].ACLR
rst => data[14][31].ACLR
rst => data[13][0].ACLR
rst => data[13][1].ACLR
rst => data[13][2].ACLR
rst => data[13][3].ACLR
rst => data[13][4].ACLR
rst => data[13][5].ACLR
rst => data[13][6].ACLR
rst => data[13][7].ACLR
rst => data[13][8].ACLR
rst => data[13][9].ACLR
rst => data[13][10].ACLR
rst => data[13][11].ACLR
rst => data[13][12].ACLR
rst => data[13][13].ACLR
rst => data[13][14].ACLR
rst => data[13][15].ACLR
rst => data[13][16].ACLR
rst => data[13][17].ACLR
rst => data[13][18].ACLR
rst => data[13][19].ACLR
rst => data[13][20].ACLR
rst => data[13][21].ACLR
rst => data[13][22].ACLR
rst => data[13][23].ACLR
rst => data[13][24].ACLR
rst => data[13][25].ACLR
rst => data[13][26].ACLR
rst => data[13][27].ACLR
rst => data[13][28].ACLR
rst => data[13][29].ACLR
rst => data[13][30].ACLR
rst => data[13][31].ACLR
rst => data[12][0].ACLR
rst => data[12][1].ACLR
rst => data[12][2].ACLR
rst => data[12][3].ACLR
rst => data[12][4].ACLR
rst => data[12][5].ACLR
rst => data[12][6].ACLR
rst => data[12][7].ACLR
rst => data[12][8].ACLR
rst => data[12][9].ACLR
rst => data[12][10].ACLR
rst => data[12][11].ACLR
rst => data[12][12].ACLR
rst => data[12][13].ACLR
rst => data[12][14].ACLR
rst => data[12][15].ACLR
rst => data[12][16].ACLR
rst => data[12][17].ACLR
rst => data[12][18].ACLR
rst => data[12][19].ACLR
rst => data[12][20].ACLR
rst => data[12][21].ACLR
rst => data[12][22].ACLR
rst => data[12][23].ACLR
rst => data[12][24].ACLR
rst => data[12][25].ACLR
rst => data[12][26].ACLR
rst => data[12][27].ACLR
rst => data[12][28].ACLR
rst => data[12][29].ACLR
rst => data[12][30].ACLR
rst => data[12][31].ACLR
rst => data[11][0].ACLR
rst => data[11][1].ACLR
rst => data[11][2].ACLR
rst => data[11][3].ACLR
rst => data[11][4].ACLR
rst => data[11][5].ACLR
rst => data[11][6].ACLR
rst => data[11][7].ACLR
rst => data[11][8].ACLR
rst => data[11][9].ACLR
rst => data[11][10].ACLR
rst => data[11][11].ACLR
rst => data[11][12].ACLR
rst => data[11][13].ACLR
rst => data[11][14].ACLR
rst => data[11][15].ACLR
rst => data[11][16].ACLR
rst => data[11][17].ACLR
rst => data[11][18].ACLR
rst => data[11][19].ACLR
rst => data[11][20].ACLR
rst => data[11][21].ACLR
rst => data[11][22].ACLR
rst => data[11][23].ACLR
rst => data[11][24].ACLR
rst => data[11][25].ACLR
rst => data[11][26].ACLR
rst => data[11][27].ACLR
rst => data[11][28].ACLR
rst => data[11][29].ACLR
rst => data[11][30].ACLR
rst => data[11][31].ACLR
rst => data[10][0].ACLR
rst => data[10][1].ACLR
rst => data[10][2].ACLR
rst => data[10][3].ACLR
rst => data[10][4].ACLR
rst => data[10][5].ACLR
rst => data[10][6].ACLR
rst => data[10][7].ACLR
rst => data[10][8].ACLR
rst => data[10][9].ACLR
rst => data[10][10].ACLR
rst => data[10][11].ACLR
rst => data[10][12].ACLR
rst => data[10][13].ACLR
rst => data[10][14].ACLR
rst => data[10][15].ACLR
rst => data[10][16].ACLR
rst => data[10][17].ACLR
rst => data[10][18].ACLR
rst => data[10][19].ACLR
rst => data[10][20].ACLR
rst => data[10][21].ACLR
rst => data[10][22].ACLR
rst => data[10][23].ACLR
rst => data[10][24].ACLR
rst => data[10][25].ACLR
rst => data[10][26].ACLR
rst => data[10][27].ACLR
rst => data[10][28].ACLR
rst => data[10][29].ACLR
rst => data[10][30].ACLR
rst => data[10][31].ACLR
rst => data[9][0].ACLR
rst => data[9][1].ACLR
rst => data[9][2].ACLR
rst => data[9][3].ACLR
rst => data[9][4].ACLR
rst => data[9][5].ACLR
rst => data[9][6].ACLR
rst => data[9][7].ACLR
rst => data[9][8].ACLR
rst => data[9][9].ACLR
rst => data[9][10].ACLR
rst => data[9][11].ACLR
rst => data[9][12].ACLR
rst => data[9][13].ACLR
rst => data[9][14].ACLR
rst => data[9][15].ACLR
rst => data[9][16].ACLR
rst => data[9][17].ACLR
rst => data[9][18].ACLR
rst => data[9][19].ACLR
rst => data[9][20].ACLR
rst => data[9][21].ACLR
rst => data[9][22].ACLR
rst => data[9][23].ACLR
rst => data[9][24].ACLR
rst => data[9][25].ACLR
rst => data[9][26].ACLR
rst => data[9][27].ACLR
rst => data[9][28].ACLR
rst => data[9][29].ACLR
rst => data[9][30].ACLR
rst => data[9][31].ACLR
rst => data[8][0].ACLR
rst => data[8][1].ACLR
rst => data[8][2].ACLR
rst => data[8][3].ACLR
rst => data[8][4].ACLR
rst => data[8][5].ACLR
rst => data[8][6].ACLR
rst => data[8][7].ACLR
rst => data[8][8].ACLR
rst => data[8][9].ACLR
rst => data[8][10].ACLR
rst => data[8][11].ACLR
rst => data[8][12].ACLR
rst => data[8][13].ACLR
rst => data[8][14].ACLR
rst => data[8][15].ACLR
rst => data[8][16].ACLR
rst => data[8][17].ACLR
rst => data[8][18].ACLR
rst => data[8][19].ACLR
rst => data[8][20].ACLR
rst => data[8][21].ACLR
rst => data[8][22].ACLR
rst => data[8][23].ACLR
rst => data[8][24].ACLR
rst => data[8][25].ACLR
rst => data[8][26].ACLR
rst => data[8][27].ACLR
rst => data[8][28].ACLR
rst => data[8][29].ACLR
rst => data[8][30].ACLR
rst => data[8][31].ACLR
rst => data[7][0].ACLR
rst => data[7][1].ACLR
rst => data[7][2].ACLR
rst => data[7][3].ACLR
rst => data[7][4].ACLR
rst => data[7][5].ACLR
rst => data[7][6].ACLR
rst => data[7][7].ACLR
rst => data[7][8].ACLR
rst => data[7][9].ACLR
rst => data[7][10].ACLR
rst => data[7][11].ACLR
rst => data[7][12].ACLR
rst => data[7][13].ACLR
rst => data[7][14].ACLR
rst => data[7][15].ACLR
rst => data[7][16].ACLR
rst => data[7][17].ACLR
rst => data[7][18].ACLR
rst => data[7][19].ACLR
rst => data[7][20].ACLR
rst => data[7][21].ACLR
rst => data[7][22].ACLR
rst => data[7][23].ACLR
rst => data[7][24].ACLR
rst => data[7][25].ACLR
rst => data[7][26].ACLR
rst => data[7][27].ACLR
rst => data[7][28].ACLR
rst => data[7][29].ACLR
rst => data[7][30].ACLR
rst => data[7][31].ACLR
rst => data[6][0].ACLR
rst => data[6][1].ACLR
rst => data[6][2].ACLR
rst => data[6][3].ACLR
rst => data[6][4].ACLR
rst => data[6][5].ACLR
rst => data[6][6].ACLR
rst => data[6][7].ACLR
rst => data[6][8].ACLR
rst => data[6][9].ACLR
rst => data[6][10].ACLR
rst => data[6][11].ACLR
rst => data[6][12].ACLR
rst => data[6][13].ACLR
rst => data[6][14].ACLR
rst => data[6][15].ACLR
rst => data[6][16].ACLR
rst => data[6][17].ACLR
rst => data[6][18].ACLR
rst => data[6][19].ACLR
rst => data[6][20].ACLR
rst => data[6][21].ACLR
rst => data[6][22].ACLR
rst => data[6][23].ACLR
rst => data[6][24].ACLR
rst => data[6][25].ACLR
rst => data[6][26].ACLR
rst => data[6][27].ACLR
rst => data[6][28].ACLR
rst => data[6][29].ACLR
rst => data[6][30].ACLR
rst => data[6][31].ACLR
rst => data[5][0].ACLR
rst => data[5][1].ACLR
rst => data[5][2].ACLR
rst => data[5][3].ACLR
rst => data[5][4].ACLR
rst => data[5][5].ACLR
rst => data[5][6].ACLR
rst => data[5][7].ACLR
rst => data[5][8].ACLR
rst => data[5][9].ACLR
rst => data[5][10].ACLR
rst => data[5][11].ACLR
rst => data[5][12].ACLR
rst => data[5][13].ACLR
rst => data[5][14].ACLR
rst => data[5][15].ACLR
rst => data[5][16].ACLR
rst => data[5][17].ACLR
rst => data[5][18].ACLR
rst => data[5][19].ACLR
rst => data[5][20].ACLR
rst => data[5][21].ACLR
rst => data[5][22].ACLR
rst => data[5][23].ACLR
rst => data[5][24].ACLR
rst => data[5][25].ACLR
rst => data[5][26].ACLR
rst => data[5][27].ACLR
rst => data[5][28].ACLR
rst => data[5][29].ACLR
rst => data[5][30].ACLR
rst => data[5][31].ACLR
rst => data[4][0].ACLR
rst => data[4][1].ACLR
rst => data[4][2].ACLR
rst => data[4][3].ACLR
rst => data[4][4].ACLR
rst => data[4][5].ACLR
rst => data[4][6].ACLR
rst => data[4][7].ACLR
rst => data[4][8].ACLR
rst => data[4][9].ACLR
rst => data[4][10].ACLR
rst => data[4][11].ACLR
rst => data[4][12].ACLR
rst => data[4][13].ACLR
rst => data[4][14].ACLR
rst => data[4][15].ACLR
rst => data[4][16].ACLR
rst => data[4][17].ACLR
rst => data[4][18].ACLR
rst => data[4][19].ACLR
rst => data[4][20].ACLR
rst => data[4][21].ACLR
rst => data[4][22].ACLR
rst => data[4][23].ACLR
rst => data[4][24].ACLR
rst => data[4][25].ACLR
rst => data[4][26].ACLR
rst => data[4][27].ACLR
rst => data[4][28].ACLR
rst => data[4][29].ACLR
rst => data[4][30].ACLR
rst => data[4][31].ACLR
rst => data[3][0].ACLR
rst => data[3][1].ACLR
rst => data[3][2].ACLR
rst => data[3][3].ACLR
rst => data[3][4].ACLR
rst => data[3][5].ACLR
rst => data[3][6].ACLR
rst => data[3][7].ACLR
rst => data[3][8].ACLR
rst => data[3][9].ACLR
rst => data[3][10].ACLR
rst => data[3][11].ACLR
rst => data[3][12].ACLR
rst => data[3][13].ACLR
rst => data[3][14].ACLR
rst => data[3][15].ACLR
rst => data[3][16].ACLR
rst => data[3][17].ACLR
rst => data[3][18].ACLR
rst => data[3][19].ACLR
rst => data[3][20].ACLR
rst => data[3][21].ACLR
rst => data[3][22].ACLR
rst => data[3][23].ACLR
rst => data[3][24].ACLR
rst => data[3][25].ACLR
rst => data[3][26].ACLR
rst => data[3][27].ACLR
rst => data[3][28].ACLR
rst => data[3][29].ACLR
rst => data[3][30].ACLR
rst => data[3][31].ACLR
rst => data[2][0].ACLR
rst => data[2][1].ACLR
rst => data[2][2].ACLR
rst => data[2][3].ACLR
rst => data[2][4].ACLR
rst => data[2][5].ACLR
rst => data[2][6].ACLR
rst => data[2][7].ACLR
rst => data[2][8].ACLR
rst => data[2][9].ACLR
rst => data[2][10].ACLR
rst => data[2][11].ACLR
rst => data[2][12].ACLR
rst => data[2][13].ACLR
rst => data[2][14].ACLR
rst => data[2][15].ACLR
rst => data[2][16].ACLR
rst => data[2][17].ACLR
rst => data[2][18].ACLR
rst => data[2][19].ACLR
rst => data[2][20].ACLR
rst => data[2][21].ACLR
rst => data[2][22].ACLR
rst => data[2][23].ACLR
rst => data[2][24].ACLR
rst => data[2][25].ACLR
rst => data[2][26].ACLR
rst => data[2][27].ACLR
rst => data[2][28].ACLR
rst => data[2][29].ACLR
rst => data[2][30].ACLR
rst => data[2][31].ACLR
rst => data[1][0].ACLR
rst => data[1][1].ACLR
rst => data[1][2].ACLR
rst => data[1][3].ACLR
rst => data[1][4].ACLR
rst => data[1][5].ACLR
rst => data[1][6].ACLR
rst => data[1][7].ACLR
rst => data[1][8].ACLR
rst => data[1][9].ACLR
rst => data[1][10].ACLR
rst => data[1][11].ACLR
rst => data[1][12].ACLR
rst => data[1][13].ACLR
rst => data[1][14].ACLR
rst => data[1][15].ACLR
rst => data[1][16].ACLR
rst => data[1][17].ACLR
rst => data[1][18].ACLR
rst => data[1][19].ACLR
rst => data[1][20].ACLR
rst => data[1][21].ACLR
rst => data[1][22].ACLR
rst => data[1][23].ACLR
rst => data[1][24].ACLR
rst => data[1][25].ACLR
rst => data[1][26].ACLR
rst => data[1][27].ACLR
rst => data[1][28].ACLR
rst => data[1][29].ACLR
rst => data[1][30].ACLR
rst => data[1][31].ACLR
rst => data[0][0].ACLR
rst => data[0][1].ACLR
rst => data[0][2].ACLR
rst => data[0][3].ACLR
rst => data[0][4].ACLR
rst => data[0][5].ACLR
rst => data[0][6].ACLR
rst => data[0][7].ACLR
rst => data[0][8].ACLR
rst => data[0][9].ACLR
rst => data[0][10].ACLR
rst => data[0][11].ACLR
rst => data[0][12].ACLR
rst => data[0][13].ACLR
rst => data[0][14].ACLR
rst => data[0][15].ACLR
rst => data[0][16].ACLR
rst => data[0][17].ACLR
rst => data[0][18].ACLR
rst => data[0][19].ACLR
rst => data[0][20].ACLR
rst => data[0][21].ACLR
rst => data[0][22].ACLR
rst => data[0][23].ACLR
rst => data[0][24].ACLR
rst => data[0][25].ACLR
rst => data[0][26].ACLR
rst => data[0][27].ACLR
rst => data[0][28].ACLR
rst => data[0][29].ACLR
rst => data[0][30].ACLR
rst => data[0][31].ACLR
read_addr_0[0] => Mux0.IN4
read_addr_0[0] => Mux1.IN4
read_addr_0[0] => Mux2.IN4
read_addr_0[0] => Mux3.IN4
read_addr_0[0] => Mux4.IN4
read_addr_0[0] => Mux5.IN4
read_addr_0[0] => Mux6.IN4
read_addr_0[0] => Mux7.IN4
read_addr_0[0] => Mux8.IN4
read_addr_0[0] => Mux9.IN4
read_addr_0[0] => Mux10.IN4
read_addr_0[0] => Mux11.IN4
read_addr_0[0] => Mux12.IN4
read_addr_0[0] => Mux13.IN4
read_addr_0[0] => Mux14.IN4
read_addr_0[0] => Mux15.IN4
read_addr_0[0] => Mux16.IN4
read_addr_0[0] => Mux17.IN4
read_addr_0[0] => Mux18.IN4
read_addr_0[0] => Mux19.IN4
read_addr_0[0] => Mux20.IN4
read_addr_0[0] => Mux21.IN4
read_addr_0[0] => Mux22.IN4
read_addr_0[0] => Mux23.IN4
read_addr_0[0] => Mux24.IN4
read_addr_0[0] => Mux25.IN4
read_addr_0[0] => Mux26.IN4
read_addr_0[0] => Mux27.IN4
read_addr_0[0] => Mux28.IN4
read_addr_0[0] => Mux29.IN4
read_addr_0[0] => Mux30.IN4
read_addr_0[0] => Mux31.IN4
read_addr_0[1] => Mux0.IN3
read_addr_0[1] => Mux1.IN3
read_addr_0[1] => Mux2.IN3
read_addr_0[1] => Mux3.IN3
read_addr_0[1] => Mux4.IN3
read_addr_0[1] => Mux5.IN3
read_addr_0[1] => Mux6.IN3
read_addr_0[1] => Mux7.IN3
read_addr_0[1] => Mux8.IN3
read_addr_0[1] => Mux9.IN3
read_addr_0[1] => Mux10.IN3
read_addr_0[1] => Mux11.IN3
read_addr_0[1] => Mux12.IN3
read_addr_0[1] => Mux13.IN3
read_addr_0[1] => Mux14.IN3
read_addr_0[1] => Mux15.IN3
read_addr_0[1] => Mux16.IN3
read_addr_0[1] => Mux17.IN3
read_addr_0[1] => Mux18.IN3
read_addr_0[1] => Mux19.IN3
read_addr_0[1] => Mux20.IN3
read_addr_0[1] => Mux21.IN3
read_addr_0[1] => Mux22.IN3
read_addr_0[1] => Mux23.IN3
read_addr_0[1] => Mux24.IN3
read_addr_0[1] => Mux25.IN3
read_addr_0[1] => Mux26.IN3
read_addr_0[1] => Mux27.IN3
read_addr_0[1] => Mux28.IN3
read_addr_0[1] => Mux29.IN3
read_addr_0[1] => Mux30.IN3
read_addr_0[1] => Mux31.IN3
read_addr_0[2] => Mux0.IN2
read_addr_0[2] => Mux1.IN2
read_addr_0[2] => Mux2.IN2
read_addr_0[2] => Mux3.IN2
read_addr_0[2] => Mux4.IN2
read_addr_0[2] => Mux5.IN2
read_addr_0[2] => Mux6.IN2
read_addr_0[2] => Mux7.IN2
read_addr_0[2] => Mux8.IN2
read_addr_0[2] => Mux9.IN2
read_addr_0[2] => Mux10.IN2
read_addr_0[2] => Mux11.IN2
read_addr_0[2] => Mux12.IN2
read_addr_0[2] => Mux13.IN2
read_addr_0[2] => Mux14.IN2
read_addr_0[2] => Mux15.IN2
read_addr_0[2] => Mux16.IN2
read_addr_0[2] => Mux17.IN2
read_addr_0[2] => Mux18.IN2
read_addr_0[2] => Mux19.IN2
read_addr_0[2] => Mux20.IN2
read_addr_0[2] => Mux21.IN2
read_addr_0[2] => Mux22.IN2
read_addr_0[2] => Mux23.IN2
read_addr_0[2] => Mux24.IN2
read_addr_0[2] => Mux25.IN2
read_addr_0[2] => Mux26.IN2
read_addr_0[2] => Mux27.IN2
read_addr_0[2] => Mux28.IN2
read_addr_0[2] => Mux29.IN2
read_addr_0[2] => Mux30.IN2
read_addr_0[2] => Mux31.IN2
read_addr_0[3] => Mux0.IN1
read_addr_0[3] => Mux1.IN1
read_addr_0[3] => Mux2.IN1
read_addr_0[3] => Mux3.IN1
read_addr_0[3] => Mux4.IN1
read_addr_0[3] => Mux5.IN1
read_addr_0[3] => Mux6.IN1
read_addr_0[3] => Mux7.IN1
read_addr_0[3] => Mux8.IN1
read_addr_0[3] => Mux9.IN1
read_addr_0[3] => Mux10.IN1
read_addr_0[3] => Mux11.IN1
read_addr_0[3] => Mux12.IN1
read_addr_0[3] => Mux13.IN1
read_addr_0[3] => Mux14.IN1
read_addr_0[3] => Mux15.IN1
read_addr_0[3] => Mux16.IN1
read_addr_0[3] => Mux17.IN1
read_addr_0[3] => Mux18.IN1
read_addr_0[3] => Mux19.IN1
read_addr_0[3] => Mux20.IN1
read_addr_0[3] => Mux21.IN1
read_addr_0[3] => Mux22.IN1
read_addr_0[3] => Mux23.IN1
read_addr_0[3] => Mux24.IN1
read_addr_0[3] => Mux25.IN1
read_addr_0[3] => Mux26.IN1
read_addr_0[3] => Mux27.IN1
read_addr_0[3] => Mux28.IN1
read_addr_0[3] => Mux29.IN1
read_addr_0[3] => Mux30.IN1
read_addr_0[3] => Mux31.IN1
read_addr_0[4] => Mux0.IN0
read_addr_0[4] => Mux1.IN0
read_addr_0[4] => Mux2.IN0
read_addr_0[4] => Mux3.IN0
read_addr_0[4] => Mux4.IN0
read_addr_0[4] => Mux5.IN0
read_addr_0[4] => Mux6.IN0
read_addr_0[4] => Mux7.IN0
read_addr_0[4] => Mux8.IN0
read_addr_0[4] => Mux9.IN0
read_addr_0[4] => Mux10.IN0
read_addr_0[4] => Mux11.IN0
read_addr_0[4] => Mux12.IN0
read_addr_0[4] => Mux13.IN0
read_addr_0[4] => Mux14.IN0
read_addr_0[4] => Mux15.IN0
read_addr_0[4] => Mux16.IN0
read_addr_0[4] => Mux17.IN0
read_addr_0[4] => Mux18.IN0
read_addr_0[4] => Mux19.IN0
read_addr_0[4] => Mux20.IN0
read_addr_0[4] => Mux21.IN0
read_addr_0[4] => Mux22.IN0
read_addr_0[4] => Mux23.IN0
read_addr_0[4] => Mux24.IN0
read_addr_0[4] => Mux25.IN0
read_addr_0[4] => Mux26.IN0
read_addr_0[4] => Mux27.IN0
read_addr_0[4] => Mux28.IN0
read_addr_0[4] => Mux29.IN0
read_addr_0[4] => Mux30.IN0
read_addr_0[4] => Mux31.IN0
read_addr_1[0] => Mux32.IN4
read_addr_1[0] => Mux33.IN4
read_addr_1[0] => Mux34.IN4
read_addr_1[0] => Mux35.IN4
read_addr_1[0] => Mux36.IN4
read_addr_1[0] => Mux37.IN4
read_addr_1[0] => Mux38.IN4
read_addr_1[0] => Mux39.IN4
read_addr_1[0] => Mux40.IN4
read_addr_1[0] => Mux41.IN4
read_addr_1[0] => Mux42.IN4
read_addr_1[0] => Mux43.IN4
read_addr_1[0] => Mux44.IN4
read_addr_1[0] => Mux45.IN4
read_addr_1[0] => Mux46.IN4
read_addr_1[0] => Mux47.IN4
read_addr_1[0] => Mux48.IN4
read_addr_1[0] => Mux49.IN4
read_addr_1[0] => Mux50.IN4
read_addr_1[0] => Mux51.IN4
read_addr_1[0] => Mux52.IN4
read_addr_1[0] => Mux53.IN4
read_addr_1[0] => Mux54.IN4
read_addr_1[0] => Mux55.IN4
read_addr_1[0] => Mux56.IN4
read_addr_1[0] => Mux57.IN4
read_addr_1[0] => Mux58.IN4
read_addr_1[0] => Mux59.IN4
read_addr_1[0] => Mux60.IN4
read_addr_1[0] => Mux61.IN4
read_addr_1[0] => Mux62.IN4
read_addr_1[0] => Mux63.IN4
read_addr_1[1] => Mux32.IN3
read_addr_1[1] => Mux33.IN3
read_addr_1[1] => Mux34.IN3
read_addr_1[1] => Mux35.IN3
read_addr_1[1] => Mux36.IN3
read_addr_1[1] => Mux37.IN3
read_addr_1[1] => Mux38.IN3
read_addr_1[1] => Mux39.IN3
read_addr_1[1] => Mux40.IN3
read_addr_1[1] => Mux41.IN3
read_addr_1[1] => Mux42.IN3
read_addr_1[1] => Mux43.IN3
read_addr_1[1] => Mux44.IN3
read_addr_1[1] => Mux45.IN3
read_addr_1[1] => Mux46.IN3
read_addr_1[1] => Mux47.IN3
read_addr_1[1] => Mux48.IN3
read_addr_1[1] => Mux49.IN3
read_addr_1[1] => Mux50.IN3
read_addr_1[1] => Mux51.IN3
read_addr_1[1] => Mux52.IN3
read_addr_1[1] => Mux53.IN3
read_addr_1[1] => Mux54.IN3
read_addr_1[1] => Mux55.IN3
read_addr_1[1] => Mux56.IN3
read_addr_1[1] => Mux57.IN3
read_addr_1[1] => Mux58.IN3
read_addr_1[1] => Mux59.IN3
read_addr_1[1] => Mux60.IN3
read_addr_1[1] => Mux61.IN3
read_addr_1[1] => Mux62.IN3
read_addr_1[1] => Mux63.IN3
read_addr_1[2] => Mux32.IN2
read_addr_1[2] => Mux33.IN2
read_addr_1[2] => Mux34.IN2
read_addr_1[2] => Mux35.IN2
read_addr_1[2] => Mux36.IN2
read_addr_1[2] => Mux37.IN2
read_addr_1[2] => Mux38.IN2
read_addr_1[2] => Mux39.IN2
read_addr_1[2] => Mux40.IN2
read_addr_1[2] => Mux41.IN2
read_addr_1[2] => Mux42.IN2
read_addr_1[2] => Mux43.IN2
read_addr_1[2] => Mux44.IN2
read_addr_1[2] => Mux45.IN2
read_addr_1[2] => Mux46.IN2
read_addr_1[2] => Mux47.IN2
read_addr_1[2] => Mux48.IN2
read_addr_1[2] => Mux49.IN2
read_addr_1[2] => Mux50.IN2
read_addr_1[2] => Mux51.IN2
read_addr_1[2] => Mux52.IN2
read_addr_1[2] => Mux53.IN2
read_addr_1[2] => Mux54.IN2
read_addr_1[2] => Mux55.IN2
read_addr_1[2] => Mux56.IN2
read_addr_1[2] => Mux57.IN2
read_addr_1[2] => Mux58.IN2
read_addr_1[2] => Mux59.IN2
read_addr_1[2] => Mux60.IN2
read_addr_1[2] => Mux61.IN2
read_addr_1[2] => Mux62.IN2
read_addr_1[2] => Mux63.IN2
read_addr_1[3] => Mux32.IN1
read_addr_1[3] => Mux33.IN1
read_addr_1[3] => Mux34.IN1
read_addr_1[3] => Mux35.IN1
read_addr_1[3] => Mux36.IN1
read_addr_1[3] => Mux37.IN1
read_addr_1[3] => Mux38.IN1
read_addr_1[3] => Mux39.IN1
read_addr_1[3] => Mux40.IN1
read_addr_1[3] => Mux41.IN1
read_addr_1[3] => Mux42.IN1
read_addr_1[3] => Mux43.IN1
read_addr_1[3] => Mux44.IN1
read_addr_1[3] => Mux45.IN1
read_addr_1[3] => Mux46.IN1
read_addr_1[3] => Mux47.IN1
read_addr_1[3] => Mux48.IN1
read_addr_1[3] => Mux49.IN1
read_addr_1[3] => Mux50.IN1
read_addr_1[3] => Mux51.IN1
read_addr_1[3] => Mux52.IN1
read_addr_1[3] => Mux53.IN1
read_addr_1[3] => Mux54.IN1
read_addr_1[3] => Mux55.IN1
read_addr_1[3] => Mux56.IN1
read_addr_1[3] => Mux57.IN1
read_addr_1[3] => Mux58.IN1
read_addr_1[3] => Mux59.IN1
read_addr_1[3] => Mux60.IN1
read_addr_1[3] => Mux61.IN1
read_addr_1[3] => Mux62.IN1
read_addr_1[3] => Mux63.IN1
read_addr_1[4] => Mux32.IN0
read_addr_1[4] => Mux33.IN0
read_addr_1[4] => Mux34.IN0
read_addr_1[4] => Mux35.IN0
read_addr_1[4] => Mux36.IN0
read_addr_1[4] => Mux37.IN0
read_addr_1[4] => Mux38.IN0
read_addr_1[4] => Mux39.IN0
read_addr_1[4] => Mux40.IN0
read_addr_1[4] => Mux41.IN0
read_addr_1[4] => Mux42.IN0
read_addr_1[4] => Mux43.IN0
read_addr_1[4] => Mux44.IN0
read_addr_1[4] => Mux45.IN0
read_addr_1[4] => Mux46.IN0
read_addr_1[4] => Mux47.IN0
read_addr_1[4] => Mux48.IN0
read_addr_1[4] => Mux49.IN0
read_addr_1[4] => Mux50.IN0
read_addr_1[4] => Mux51.IN0
read_addr_1[4] => Mux52.IN0
read_addr_1[4] => Mux53.IN0
read_addr_1[4] => Mux54.IN0
read_addr_1[4] => Mux55.IN0
read_addr_1[4] => Mux56.IN0
read_addr_1[4] => Mux57.IN0
read_addr_1[4] => Mux58.IN0
read_addr_1[4] => Mux59.IN0
read_addr_1[4] => Mux60.IN0
read_addr_1[4] => Mux61.IN0
read_addr_1[4] => Mux62.IN0
read_addr_1[4] => Mux63.IN0
write_addr[0] => Decoder0.IN4
write_addr[0] => Equal0.IN4
write_addr[1] => Decoder0.IN3
write_addr[1] => Equal0.IN3
write_addr[2] => Decoder0.IN2
write_addr[2] => Equal0.IN2
write_addr[3] => Decoder0.IN1
write_addr[3] => Equal0.IN1
write_addr[4] => Decoder0.IN0
write_addr[4] => Equal0.IN0
write_en => always0.IN1
write_data[0] => data.DATAB
write_data[0] => data.DATAB
write_data[0] => data.DATAB
write_data[0] => data.DATAB
write_data[0] => data.DATAB
write_data[0] => data.DATAB
write_data[0] => data.DATAB
write_data[0] => data.DATAB
write_data[0] => data.DATAB
write_data[0] => data.DATAB
write_data[0] => data.DATAB
write_data[0] => data.DATAB
write_data[0] => data.DATAB
write_data[0] => data.DATAB
write_data[0] => data.DATAB
write_data[0] => data.DATAB
write_data[0] => data.DATAB
write_data[0] => data.DATAB
write_data[0] => data.DATAB
write_data[0] => data.DATAB
write_data[0] => data.DATAB
write_data[0] => data.DATAB
write_data[0] => data.DATAB
write_data[0] => data.DATAB
write_data[0] => data.DATAB
write_data[0] => data.DATAB
write_data[0] => data.DATAB
write_data[0] => data.DATAB
write_data[0] => data.DATAB
write_data[0] => data.DATAB
write_data[0] => data.DATAB
write_data[0] => data.DATAB
write_data[1] => data.DATAB
write_data[1] => data.DATAB
write_data[1] => data.DATAB
write_data[1] => data.DATAB
write_data[1] => data.DATAB
write_data[1] => data.DATAB
write_data[1] => data.DATAB
write_data[1] => data.DATAB
write_data[1] => data.DATAB
write_data[1] => data.DATAB
write_data[1] => data.DATAB
write_data[1] => data.DATAB
write_data[1] => data.DATAB
write_data[1] => data.DATAB
write_data[1] => data.DATAB
write_data[1] => data.DATAB
write_data[1] => data.DATAB
write_data[1] => data.DATAB
write_data[1] => data.DATAB
write_data[1] => data.DATAB
write_data[1] => data.DATAB
write_data[1] => data.DATAB
write_data[1] => data.DATAB
write_data[1] => data.DATAB
write_data[1] => data.DATAB
write_data[1] => data.DATAB
write_data[1] => data.DATAB
write_data[1] => data.DATAB
write_data[1] => data.DATAB
write_data[1] => data.DATAB
write_data[1] => data.DATAB
write_data[1] => data.DATAB
write_data[2] => data.DATAB
write_data[2] => data.DATAB
write_data[2] => data.DATAB
write_data[2] => data.DATAB
write_data[2] => data.DATAB
write_data[2] => data.DATAB
write_data[2] => data.DATAB
write_data[2] => data.DATAB
write_data[2] => data.DATAB
write_data[2] => data.DATAB
write_data[2] => data.DATAB
write_data[2] => data.DATAB
write_data[2] => data.DATAB
write_data[2] => data.DATAB
write_data[2] => data.DATAB
write_data[2] => data.DATAB
write_data[2] => data.DATAB
write_data[2] => data.DATAB
write_data[2] => data.DATAB
write_data[2] => data.DATAB
write_data[2] => data.DATAB
write_data[2] => data.DATAB
write_data[2] => data.DATAB
write_data[2] => data.DATAB
write_data[2] => data.DATAB
write_data[2] => data.DATAB
write_data[2] => data.DATAB
write_data[2] => data.DATAB
write_data[2] => data.DATAB
write_data[2] => data.DATAB
write_data[2] => data.DATAB
write_data[2] => data.DATAB
write_data[3] => data.DATAB
write_data[3] => data.DATAB
write_data[3] => data.DATAB
write_data[3] => data.DATAB
write_data[3] => data.DATAB
write_data[3] => data.DATAB
write_data[3] => data.DATAB
write_data[3] => data.DATAB
write_data[3] => data.DATAB
write_data[3] => data.DATAB
write_data[3] => data.DATAB
write_data[3] => data.DATAB
write_data[3] => data.DATAB
write_data[3] => data.DATAB
write_data[3] => data.DATAB
write_data[3] => data.DATAB
write_data[3] => data.DATAB
write_data[3] => data.DATAB
write_data[3] => data.DATAB
write_data[3] => data.DATAB
write_data[3] => data.DATAB
write_data[3] => data.DATAB
write_data[3] => data.DATAB
write_data[3] => data.DATAB
write_data[3] => data.DATAB
write_data[3] => data.DATAB
write_data[3] => data.DATAB
write_data[3] => data.DATAB
write_data[3] => data.DATAB
write_data[3] => data.DATAB
write_data[3] => data.DATAB
write_data[3] => data.DATAB
write_data[4] => data.DATAB
write_data[4] => data.DATAB
write_data[4] => data.DATAB
write_data[4] => data.DATAB
write_data[4] => data.DATAB
write_data[4] => data.DATAB
write_data[4] => data.DATAB
write_data[4] => data.DATAB
write_data[4] => data.DATAB
write_data[4] => data.DATAB
write_data[4] => data.DATAB
write_data[4] => data.DATAB
write_data[4] => data.DATAB
write_data[4] => data.DATAB
write_data[4] => data.DATAB
write_data[4] => data.DATAB
write_data[4] => data.DATAB
write_data[4] => data.DATAB
write_data[4] => data.DATAB
write_data[4] => data.DATAB
write_data[4] => data.DATAB
write_data[4] => data.DATAB
write_data[4] => data.DATAB
write_data[4] => data.DATAB
write_data[4] => data.DATAB
write_data[4] => data.DATAB
write_data[4] => data.DATAB
write_data[4] => data.DATAB
write_data[4] => data.DATAB
write_data[4] => data.DATAB
write_data[4] => data.DATAB
write_data[4] => data.DATAB
write_data[5] => data.DATAB
write_data[5] => data.DATAB
write_data[5] => data.DATAB
write_data[5] => data.DATAB
write_data[5] => data.DATAB
write_data[5] => data.DATAB
write_data[5] => data.DATAB
write_data[5] => data.DATAB
write_data[5] => data.DATAB
write_data[5] => data.DATAB
write_data[5] => data.DATAB
write_data[5] => data.DATAB
write_data[5] => data.DATAB
write_data[5] => data.DATAB
write_data[5] => data.DATAB
write_data[5] => data.DATAB
write_data[5] => data.DATAB
write_data[5] => data.DATAB
write_data[5] => data.DATAB
write_data[5] => data.DATAB
write_data[5] => data.DATAB
write_data[5] => data.DATAB
write_data[5] => data.DATAB
write_data[5] => data.DATAB
write_data[5] => data.DATAB
write_data[5] => data.DATAB
write_data[5] => data.DATAB
write_data[5] => data.DATAB
write_data[5] => data.DATAB
write_data[5] => data.DATAB
write_data[5] => data.DATAB
write_data[5] => data.DATAB
write_data[6] => data.DATAB
write_data[6] => data.DATAB
write_data[6] => data.DATAB
write_data[6] => data.DATAB
write_data[6] => data.DATAB
write_data[6] => data.DATAB
write_data[6] => data.DATAB
write_data[6] => data.DATAB
write_data[6] => data.DATAB
write_data[6] => data.DATAB
write_data[6] => data.DATAB
write_data[6] => data.DATAB
write_data[6] => data.DATAB
write_data[6] => data.DATAB
write_data[6] => data.DATAB
write_data[6] => data.DATAB
write_data[6] => data.DATAB
write_data[6] => data.DATAB
write_data[6] => data.DATAB
write_data[6] => data.DATAB
write_data[6] => data.DATAB
write_data[6] => data.DATAB
write_data[6] => data.DATAB
write_data[6] => data.DATAB
write_data[6] => data.DATAB
write_data[6] => data.DATAB
write_data[6] => data.DATAB
write_data[6] => data.DATAB
write_data[6] => data.DATAB
write_data[6] => data.DATAB
write_data[6] => data.DATAB
write_data[6] => data.DATAB
write_data[7] => data.DATAB
write_data[7] => data.DATAB
write_data[7] => data.DATAB
write_data[7] => data.DATAB
write_data[7] => data.DATAB
write_data[7] => data.DATAB
write_data[7] => data.DATAB
write_data[7] => data.DATAB
write_data[7] => data.DATAB
write_data[7] => data.DATAB
write_data[7] => data.DATAB
write_data[7] => data.DATAB
write_data[7] => data.DATAB
write_data[7] => data.DATAB
write_data[7] => data.DATAB
write_data[7] => data.DATAB
write_data[7] => data.DATAB
write_data[7] => data.DATAB
write_data[7] => data.DATAB
write_data[7] => data.DATAB
write_data[7] => data.DATAB
write_data[7] => data.DATAB
write_data[7] => data.DATAB
write_data[7] => data.DATAB
write_data[7] => data.DATAB
write_data[7] => data.DATAB
write_data[7] => data.DATAB
write_data[7] => data.DATAB
write_data[7] => data.DATAB
write_data[7] => data.DATAB
write_data[7] => data.DATAB
write_data[7] => data.DATAB
write_data[8] => data.DATAB
write_data[8] => data.DATAB
write_data[8] => data.DATAB
write_data[8] => data.DATAB
write_data[8] => data.DATAB
write_data[8] => data.DATAB
write_data[8] => data.DATAB
write_data[8] => data.DATAB
write_data[8] => data.DATAB
write_data[8] => data.DATAB
write_data[8] => data.DATAB
write_data[8] => data.DATAB
write_data[8] => data.DATAB
write_data[8] => data.DATAB
write_data[8] => data.DATAB
write_data[8] => data.DATAB
write_data[8] => data.DATAB
write_data[8] => data.DATAB
write_data[8] => data.DATAB
write_data[8] => data.DATAB
write_data[8] => data.DATAB
write_data[8] => data.DATAB
write_data[8] => data.DATAB
write_data[8] => data.DATAB
write_data[8] => data.DATAB
write_data[8] => data.DATAB
write_data[8] => data.DATAB
write_data[8] => data.DATAB
write_data[8] => data.DATAB
write_data[8] => data.DATAB
write_data[8] => data.DATAB
write_data[8] => data.DATAB
write_data[9] => data.DATAB
write_data[9] => data.DATAB
write_data[9] => data.DATAB
write_data[9] => data.DATAB
write_data[9] => data.DATAB
write_data[9] => data.DATAB
write_data[9] => data.DATAB
write_data[9] => data.DATAB
write_data[9] => data.DATAB
write_data[9] => data.DATAB
write_data[9] => data.DATAB
write_data[9] => data.DATAB
write_data[9] => data.DATAB
write_data[9] => data.DATAB
write_data[9] => data.DATAB
write_data[9] => data.DATAB
write_data[9] => data.DATAB
write_data[9] => data.DATAB
write_data[9] => data.DATAB
write_data[9] => data.DATAB
write_data[9] => data.DATAB
write_data[9] => data.DATAB
write_data[9] => data.DATAB
write_data[9] => data.DATAB
write_data[9] => data.DATAB
write_data[9] => data.DATAB
write_data[9] => data.DATAB
write_data[9] => data.DATAB
write_data[9] => data.DATAB
write_data[9] => data.DATAB
write_data[9] => data.DATAB
write_data[9] => data.DATAB
write_data[10] => data.DATAB
write_data[10] => data.DATAB
write_data[10] => data.DATAB
write_data[10] => data.DATAB
write_data[10] => data.DATAB
write_data[10] => data.DATAB
write_data[10] => data.DATAB
write_data[10] => data.DATAB
write_data[10] => data.DATAB
write_data[10] => data.DATAB
write_data[10] => data.DATAB
write_data[10] => data.DATAB
write_data[10] => data.DATAB
write_data[10] => data.DATAB
write_data[10] => data.DATAB
write_data[10] => data.DATAB
write_data[10] => data.DATAB
write_data[10] => data.DATAB
write_data[10] => data.DATAB
write_data[10] => data.DATAB
write_data[10] => data.DATAB
write_data[10] => data.DATAB
write_data[10] => data.DATAB
write_data[10] => data.DATAB
write_data[10] => data.DATAB
write_data[10] => data.DATAB
write_data[10] => data.DATAB
write_data[10] => data.DATAB
write_data[10] => data.DATAB
write_data[10] => data.DATAB
write_data[10] => data.DATAB
write_data[10] => data.DATAB
write_data[11] => data.DATAB
write_data[11] => data.DATAB
write_data[11] => data.DATAB
write_data[11] => data.DATAB
write_data[11] => data.DATAB
write_data[11] => data.DATAB
write_data[11] => data.DATAB
write_data[11] => data.DATAB
write_data[11] => data.DATAB
write_data[11] => data.DATAB
write_data[11] => data.DATAB
write_data[11] => data.DATAB
write_data[11] => data.DATAB
write_data[11] => data.DATAB
write_data[11] => data.DATAB
write_data[11] => data.DATAB
write_data[11] => data.DATAB
write_data[11] => data.DATAB
write_data[11] => data.DATAB
write_data[11] => data.DATAB
write_data[11] => data.DATAB
write_data[11] => data.DATAB
write_data[11] => data.DATAB
write_data[11] => data.DATAB
write_data[11] => data.DATAB
write_data[11] => data.DATAB
write_data[11] => data.DATAB
write_data[11] => data.DATAB
write_data[11] => data.DATAB
write_data[11] => data.DATAB
write_data[11] => data.DATAB
write_data[11] => data.DATAB
write_data[12] => data.DATAB
write_data[12] => data.DATAB
write_data[12] => data.DATAB
write_data[12] => data.DATAB
write_data[12] => data.DATAB
write_data[12] => data.DATAB
write_data[12] => data.DATAB
write_data[12] => data.DATAB
write_data[12] => data.DATAB
write_data[12] => data.DATAB
write_data[12] => data.DATAB
write_data[12] => data.DATAB
write_data[12] => data.DATAB
write_data[12] => data.DATAB
write_data[12] => data.DATAB
write_data[12] => data.DATAB
write_data[12] => data.DATAB
write_data[12] => data.DATAB
write_data[12] => data.DATAB
write_data[12] => data.DATAB
write_data[12] => data.DATAB
write_data[12] => data.DATAB
write_data[12] => data.DATAB
write_data[12] => data.DATAB
write_data[12] => data.DATAB
write_data[12] => data.DATAB
write_data[12] => data.DATAB
write_data[12] => data.DATAB
write_data[12] => data.DATAB
write_data[12] => data.DATAB
write_data[12] => data.DATAB
write_data[12] => data.DATAB
write_data[13] => data.DATAB
write_data[13] => data.DATAB
write_data[13] => data.DATAB
write_data[13] => data.DATAB
write_data[13] => data.DATAB
write_data[13] => data.DATAB
write_data[13] => data.DATAB
write_data[13] => data.DATAB
write_data[13] => data.DATAB
write_data[13] => data.DATAB
write_data[13] => data.DATAB
write_data[13] => data.DATAB
write_data[13] => data.DATAB
write_data[13] => data.DATAB
write_data[13] => data.DATAB
write_data[13] => data.DATAB
write_data[13] => data.DATAB
write_data[13] => data.DATAB
write_data[13] => data.DATAB
write_data[13] => data.DATAB
write_data[13] => data.DATAB
write_data[13] => data.DATAB
write_data[13] => data.DATAB
write_data[13] => data.DATAB
write_data[13] => data.DATAB
write_data[13] => data.DATAB
write_data[13] => data.DATAB
write_data[13] => data.DATAB
write_data[13] => data.DATAB
write_data[13] => data.DATAB
write_data[13] => data.DATAB
write_data[13] => data.DATAB
write_data[14] => data.DATAB
write_data[14] => data.DATAB
write_data[14] => data.DATAB
write_data[14] => data.DATAB
write_data[14] => data.DATAB
write_data[14] => data.DATAB
write_data[14] => data.DATAB
write_data[14] => data.DATAB
write_data[14] => data.DATAB
write_data[14] => data.DATAB
write_data[14] => data.DATAB
write_data[14] => data.DATAB
write_data[14] => data.DATAB
write_data[14] => data.DATAB
write_data[14] => data.DATAB
write_data[14] => data.DATAB
write_data[14] => data.DATAB
write_data[14] => data.DATAB
write_data[14] => data.DATAB
write_data[14] => data.DATAB
write_data[14] => data.DATAB
write_data[14] => data.DATAB
write_data[14] => data.DATAB
write_data[14] => data.DATAB
write_data[14] => data.DATAB
write_data[14] => data.DATAB
write_data[14] => data.DATAB
write_data[14] => data.DATAB
write_data[14] => data.DATAB
write_data[14] => data.DATAB
write_data[14] => data.DATAB
write_data[14] => data.DATAB
write_data[15] => data.DATAB
write_data[15] => data.DATAB
write_data[15] => data.DATAB
write_data[15] => data.DATAB
write_data[15] => data.DATAB
write_data[15] => data.DATAB
write_data[15] => data.DATAB
write_data[15] => data.DATAB
write_data[15] => data.DATAB
write_data[15] => data.DATAB
write_data[15] => data.DATAB
write_data[15] => data.DATAB
write_data[15] => data.DATAB
write_data[15] => data.DATAB
write_data[15] => data.DATAB
write_data[15] => data.DATAB
write_data[15] => data.DATAB
write_data[15] => data.DATAB
write_data[15] => data.DATAB
write_data[15] => data.DATAB
write_data[15] => data.DATAB
write_data[15] => data.DATAB
write_data[15] => data.DATAB
write_data[15] => data.DATAB
write_data[15] => data.DATAB
write_data[15] => data.DATAB
write_data[15] => data.DATAB
write_data[15] => data.DATAB
write_data[15] => data.DATAB
write_data[15] => data.DATAB
write_data[15] => data.DATAB
write_data[15] => data.DATAB
write_data[16] => data.DATAB
write_data[16] => data.DATAB
write_data[16] => data.DATAB
write_data[16] => data.DATAB
write_data[16] => data.DATAB
write_data[16] => data.DATAB
write_data[16] => data.DATAB
write_data[16] => data.DATAB
write_data[16] => data.DATAB
write_data[16] => data.DATAB
write_data[16] => data.DATAB
write_data[16] => data.DATAB
write_data[16] => data.DATAB
write_data[16] => data.DATAB
write_data[16] => data.DATAB
write_data[16] => data.DATAB
write_data[16] => data.DATAB
write_data[16] => data.DATAB
write_data[16] => data.DATAB
write_data[16] => data.DATAB
write_data[16] => data.DATAB
write_data[16] => data.DATAB
write_data[16] => data.DATAB
write_data[16] => data.DATAB
write_data[16] => data.DATAB
write_data[16] => data.DATAB
write_data[16] => data.DATAB
write_data[16] => data.DATAB
write_data[16] => data.DATAB
write_data[16] => data.DATAB
write_data[16] => data.DATAB
write_data[16] => data.DATAB
write_data[17] => data.DATAB
write_data[17] => data.DATAB
write_data[17] => data.DATAB
write_data[17] => data.DATAB
write_data[17] => data.DATAB
write_data[17] => data.DATAB
write_data[17] => data.DATAB
write_data[17] => data.DATAB
write_data[17] => data.DATAB
write_data[17] => data.DATAB
write_data[17] => data.DATAB
write_data[17] => data.DATAB
write_data[17] => data.DATAB
write_data[17] => data.DATAB
write_data[17] => data.DATAB
write_data[17] => data.DATAB
write_data[17] => data.DATAB
write_data[17] => data.DATAB
write_data[17] => data.DATAB
write_data[17] => data.DATAB
write_data[17] => data.DATAB
write_data[17] => data.DATAB
write_data[17] => data.DATAB
write_data[17] => data.DATAB
write_data[17] => data.DATAB
write_data[17] => data.DATAB
write_data[17] => data.DATAB
write_data[17] => data.DATAB
write_data[17] => data.DATAB
write_data[17] => data.DATAB
write_data[17] => data.DATAB
write_data[17] => data.DATAB
write_data[18] => data.DATAB
write_data[18] => data.DATAB
write_data[18] => data.DATAB
write_data[18] => data.DATAB
write_data[18] => data.DATAB
write_data[18] => data.DATAB
write_data[18] => data.DATAB
write_data[18] => data.DATAB
write_data[18] => data.DATAB
write_data[18] => data.DATAB
write_data[18] => data.DATAB
write_data[18] => data.DATAB
write_data[18] => data.DATAB
write_data[18] => data.DATAB
write_data[18] => data.DATAB
write_data[18] => data.DATAB
write_data[18] => data.DATAB
write_data[18] => data.DATAB
write_data[18] => data.DATAB
write_data[18] => data.DATAB
write_data[18] => data.DATAB
write_data[18] => data.DATAB
write_data[18] => data.DATAB
write_data[18] => data.DATAB
write_data[18] => data.DATAB
write_data[18] => data.DATAB
write_data[18] => data.DATAB
write_data[18] => data.DATAB
write_data[18] => data.DATAB
write_data[18] => data.DATAB
write_data[18] => data.DATAB
write_data[18] => data.DATAB
write_data[19] => data.DATAB
write_data[19] => data.DATAB
write_data[19] => data.DATAB
write_data[19] => data.DATAB
write_data[19] => data.DATAB
write_data[19] => data.DATAB
write_data[19] => data.DATAB
write_data[19] => data.DATAB
write_data[19] => data.DATAB
write_data[19] => data.DATAB
write_data[19] => data.DATAB
write_data[19] => data.DATAB
write_data[19] => data.DATAB
write_data[19] => data.DATAB
write_data[19] => data.DATAB
write_data[19] => data.DATAB
write_data[19] => data.DATAB
write_data[19] => data.DATAB
write_data[19] => data.DATAB
write_data[19] => data.DATAB
write_data[19] => data.DATAB
write_data[19] => data.DATAB
write_data[19] => data.DATAB
write_data[19] => data.DATAB
write_data[19] => data.DATAB
write_data[19] => data.DATAB
write_data[19] => data.DATAB
write_data[19] => data.DATAB
write_data[19] => data.DATAB
write_data[19] => data.DATAB
write_data[19] => data.DATAB
write_data[19] => data.DATAB
write_data[20] => data.DATAB
write_data[20] => data.DATAB
write_data[20] => data.DATAB
write_data[20] => data.DATAB
write_data[20] => data.DATAB
write_data[20] => data.DATAB
write_data[20] => data.DATAB
write_data[20] => data.DATAB
write_data[20] => data.DATAB
write_data[20] => data.DATAB
write_data[20] => data.DATAB
write_data[20] => data.DATAB
write_data[20] => data.DATAB
write_data[20] => data.DATAB
write_data[20] => data.DATAB
write_data[20] => data.DATAB
write_data[20] => data.DATAB
write_data[20] => data.DATAB
write_data[20] => data.DATAB
write_data[20] => data.DATAB
write_data[20] => data.DATAB
write_data[20] => data.DATAB
write_data[20] => data.DATAB
write_data[20] => data.DATAB
write_data[20] => data.DATAB
write_data[20] => data.DATAB
write_data[20] => data.DATAB
write_data[20] => data.DATAB
write_data[20] => data.DATAB
write_data[20] => data.DATAB
write_data[20] => data.DATAB
write_data[20] => data.DATAB
write_data[21] => data.DATAB
write_data[21] => data.DATAB
write_data[21] => data.DATAB
write_data[21] => data.DATAB
write_data[21] => data.DATAB
write_data[21] => data.DATAB
write_data[21] => data.DATAB
write_data[21] => data.DATAB
write_data[21] => data.DATAB
write_data[21] => data.DATAB
write_data[21] => data.DATAB
write_data[21] => data.DATAB
write_data[21] => data.DATAB
write_data[21] => data.DATAB
write_data[21] => data.DATAB
write_data[21] => data.DATAB
write_data[21] => data.DATAB
write_data[21] => data.DATAB
write_data[21] => data.DATAB
write_data[21] => data.DATAB
write_data[21] => data.DATAB
write_data[21] => data.DATAB
write_data[21] => data.DATAB
write_data[21] => data.DATAB
write_data[21] => data.DATAB
write_data[21] => data.DATAB
write_data[21] => data.DATAB
write_data[21] => data.DATAB
write_data[21] => data.DATAB
write_data[21] => data.DATAB
write_data[21] => data.DATAB
write_data[21] => data.DATAB
write_data[22] => data.DATAB
write_data[22] => data.DATAB
write_data[22] => data.DATAB
write_data[22] => data.DATAB
write_data[22] => data.DATAB
write_data[22] => data.DATAB
write_data[22] => data.DATAB
write_data[22] => data.DATAB
write_data[22] => data.DATAB
write_data[22] => data.DATAB
write_data[22] => data.DATAB
write_data[22] => data.DATAB
write_data[22] => data.DATAB
write_data[22] => data.DATAB
write_data[22] => data.DATAB
write_data[22] => data.DATAB
write_data[22] => data.DATAB
write_data[22] => data.DATAB
write_data[22] => data.DATAB
write_data[22] => data.DATAB
write_data[22] => data.DATAB
write_data[22] => data.DATAB
write_data[22] => data.DATAB
write_data[22] => data.DATAB
write_data[22] => data.DATAB
write_data[22] => data.DATAB
write_data[22] => data.DATAB
write_data[22] => data.DATAB
write_data[22] => data.DATAB
write_data[22] => data.DATAB
write_data[22] => data.DATAB
write_data[22] => data.DATAB
write_data[23] => data.DATAB
write_data[23] => data.DATAB
write_data[23] => data.DATAB
write_data[23] => data.DATAB
write_data[23] => data.DATAB
write_data[23] => data.DATAB
write_data[23] => data.DATAB
write_data[23] => data.DATAB
write_data[23] => data.DATAB
write_data[23] => data.DATAB
write_data[23] => data.DATAB
write_data[23] => data.DATAB
write_data[23] => data.DATAB
write_data[23] => data.DATAB
write_data[23] => data.DATAB
write_data[23] => data.DATAB
write_data[23] => data.DATAB
write_data[23] => data.DATAB
write_data[23] => data.DATAB
write_data[23] => data.DATAB
write_data[23] => data.DATAB
write_data[23] => data.DATAB
write_data[23] => data.DATAB
write_data[23] => data.DATAB
write_data[23] => data.DATAB
write_data[23] => data.DATAB
write_data[23] => data.DATAB
write_data[23] => data.DATAB
write_data[23] => data.DATAB
write_data[23] => data.DATAB
write_data[23] => data.DATAB
write_data[23] => data.DATAB
write_data[24] => data.DATAB
write_data[24] => data.DATAB
write_data[24] => data.DATAB
write_data[24] => data.DATAB
write_data[24] => data.DATAB
write_data[24] => data.DATAB
write_data[24] => data.DATAB
write_data[24] => data.DATAB
write_data[24] => data.DATAB
write_data[24] => data.DATAB
write_data[24] => data.DATAB
write_data[24] => data.DATAB
write_data[24] => data.DATAB
write_data[24] => data.DATAB
write_data[24] => data.DATAB
write_data[24] => data.DATAB
write_data[24] => data.DATAB
write_data[24] => data.DATAB
write_data[24] => data.DATAB
write_data[24] => data.DATAB
write_data[24] => data.DATAB
write_data[24] => data.DATAB
write_data[24] => data.DATAB
write_data[24] => data.DATAB
write_data[24] => data.DATAB
write_data[24] => data.DATAB
write_data[24] => data.DATAB
write_data[24] => data.DATAB
write_data[24] => data.DATAB
write_data[24] => data.DATAB
write_data[24] => data.DATAB
write_data[24] => data.DATAB
write_data[25] => data.DATAB
write_data[25] => data.DATAB
write_data[25] => data.DATAB
write_data[25] => data.DATAB
write_data[25] => data.DATAB
write_data[25] => data.DATAB
write_data[25] => data.DATAB
write_data[25] => data.DATAB
write_data[25] => data.DATAB
write_data[25] => data.DATAB
write_data[25] => data.DATAB
write_data[25] => data.DATAB
write_data[25] => data.DATAB
write_data[25] => data.DATAB
write_data[25] => data.DATAB
write_data[25] => data.DATAB
write_data[25] => data.DATAB
write_data[25] => data.DATAB
write_data[25] => data.DATAB
write_data[25] => data.DATAB
write_data[25] => data.DATAB
write_data[25] => data.DATAB
write_data[25] => data.DATAB
write_data[25] => data.DATAB
write_data[25] => data.DATAB
write_data[25] => data.DATAB
write_data[25] => data.DATAB
write_data[25] => data.DATAB
write_data[25] => data.DATAB
write_data[25] => data.DATAB
write_data[25] => data.DATAB
write_data[25] => data.DATAB
write_data[26] => data.DATAB
write_data[26] => data.DATAB
write_data[26] => data.DATAB
write_data[26] => data.DATAB
write_data[26] => data.DATAB
write_data[26] => data.DATAB
write_data[26] => data.DATAB
write_data[26] => data.DATAB
write_data[26] => data.DATAB
write_data[26] => data.DATAB
write_data[26] => data.DATAB
write_data[26] => data.DATAB
write_data[26] => data.DATAB
write_data[26] => data.DATAB
write_data[26] => data.DATAB
write_data[26] => data.DATAB
write_data[26] => data.DATAB
write_data[26] => data.DATAB
write_data[26] => data.DATAB
write_data[26] => data.DATAB
write_data[26] => data.DATAB
write_data[26] => data.DATAB
write_data[26] => data.DATAB
write_data[26] => data.DATAB
write_data[26] => data.DATAB
write_data[26] => data.DATAB
write_data[26] => data.DATAB
write_data[26] => data.DATAB
write_data[26] => data.DATAB
write_data[26] => data.DATAB
write_data[26] => data.DATAB
write_data[26] => data.DATAB
write_data[27] => data.DATAB
write_data[27] => data.DATAB
write_data[27] => data.DATAB
write_data[27] => data.DATAB
write_data[27] => data.DATAB
write_data[27] => data.DATAB
write_data[27] => data.DATAB
write_data[27] => data.DATAB
write_data[27] => data.DATAB
write_data[27] => data.DATAB
write_data[27] => data.DATAB
write_data[27] => data.DATAB
write_data[27] => data.DATAB
write_data[27] => data.DATAB
write_data[27] => data.DATAB
write_data[27] => data.DATAB
write_data[27] => data.DATAB
write_data[27] => data.DATAB
write_data[27] => data.DATAB
write_data[27] => data.DATAB
write_data[27] => data.DATAB
write_data[27] => data.DATAB
write_data[27] => data.DATAB
write_data[27] => data.DATAB
write_data[27] => data.DATAB
write_data[27] => data.DATAB
write_data[27] => data.DATAB
write_data[27] => data.DATAB
write_data[27] => data.DATAB
write_data[27] => data.DATAB
write_data[27] => data.DATAB
write_data[27] => data.DATAB
write_data[28] => data.DATAB
write_data[28] => data.DATAB
write_data[28] => data.DATAB
write_data[28] => data.DATAB
write_data[28] => data.DATAB
write_data[28] => data.DATAB
write_data[28] => data.DATAB
write_data[28] => data.DATAB
write_data[28] => data.DATAB
write_data[28] => data.DATAB
write_data[28] => data.DATAB
write_data[28] => data.DATAB
write_data[28] => data.DATAB
write_data[28] => data.DATAB
write_data[28] => data.DATAB
write_data[28] => data.DATAB
write_data[28] => data.DATAB
write_data[28] => data.DATAB
write_data[28] => data.DATAB
write_data[28] => data.DATAB
write_data[28] => data.DATAB
write_data[28] => data.DATAB
write_data[28] => data.DATAB
write_data[28] => data.DATAB
write_data[28] => data.DATAB
write_data[28] => data.DATAB
write_data[28] => data.DATAB
write_data[28] => data.DATAB
write_data[28] => data.DATAB
write_data[28] => data.DATAB
write_data[28] => data.DATAB
write_data[28] => data.DATAB
write_data[29] => data.DATAB
write_data[29] => data.DATAB
write_data[29] => data.DATAB
write_data[29] => data.DATAB
write_data[29] => data.DATAB
write_data[29] => data.DATAB
write_data[29] => data.DATAB
write_data[29] => data.DATAB
write_data[29] => data.DATAB
write_data[29] => data.DATAB
write_data[29] => data.DATAB
write_data[29] => data.DATAB
write_data[29] => data.DATAB
write_data[29] => data.DATAB
write_data[29] => data.DATAB
write_data[29] => data.DATAB
write_data[29] => data.DATAB
write_data[29] => data.DATAB
write_data[29] => data.DATAB
write_data[29] => data.DATAB
write_data[29] => data.DATAB
write_data[29] => data.DATAB
write_data[29] => data.DATAB
write_data[29] => data.DATAB
write_data[29] => data.DATAB
write_data[29] => data.DATAB
write_data[29] => data.DATAB
write_data[29] => data.DATAB
write_data[29] => data.DATAB
write_data[29] => data.DATAB
write_data[29] => data.DATAB
write_data[29] => data.DATAB
write_data[30] => data.DATAB
write_data[30] => data.DATAB
write_data[30] => data.DATAB
write_data[30] => data.DATAB
write_data[30] => data.DATAB
write_data[30] => data.DATAB
write_data[30] => data.DATAB
write_data[30] => data.DATAB
write_data[30] => data.DATAB
write_data[30] => data.DATAB
write_data[30] => data.DATAB
write_data[30] => data.DATAB
write_data[30] => data.DATAB
write_data[30] => data.DATAB
write_data[30] => data.DATAB
write_data[30] => data.DATAB
write_data[30] => data.DATAB
write_data[30] => data.DATAB
write_data[30] => data.DATAB
write_data[30] => data.DATAB
write_data[30] => data.DATAB
write_data[30] => data.DATAB
write_data[30] => data.DATAB
write_data[30] => data.DATAB
write_data[30] => data.DATAB
write_data[30] => data.DATAB
write_data[30] => data.DATAB
write_data[30] => data.DATAB
write_data[30] => data.DATAB
write_data[30] => data.DATAB
write_data[30] => data.DATAB
write_data[30] => data.DATAB
write_data[31] => data.DATAB
write_data[31] => data.DATAB
write_data[31] => data.DATAB
write_data[31] => data.DATAB
write_data[31] => data.DATAB
write_data[31] => data.DATAB
write_data[31] => data.DATAB
write_data[31] => data.DATAB
write_data[31] => data.DATAB
write_data[31] => data.DATAB
write_data[31] => data.DATAB
write_data[31] => data.DATAB
write_data[31] => data.DATAB
write_data[31] => data.DATAB
write_data[31] => data.DATAB
write_data[31] => data.DATAB
write_data[31] => data.DATAB
write_data[31] => data.DATAB
write_data[31] => data.DATAB
write_data[31] => data.DATAB
write_data[31] => data.DATAB
write_data[31] => data.DATAB
write_data[31] => data.DATAB
write_data[31] => data.DATAB
write_data[31] => data.DATAB
write_data[31] => data.DATAB
write_data[31] => data.DATAB
write_data[31] => data.DATAB
write_data[31] => data.DATAB
write_data[31] => data.DATAB
write_data[31] => data.DATAB
write_data[31] => data.DATAB
read_data_0[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
read_data_0[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
read_data_0[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
read_data_0[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
read_data_0[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
read_data_0[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
read_data_0[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
read_data_0[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
read_data_0[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
read_data_0[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
read_data_0[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
read_data_0[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
read_data_0[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
read_data_0[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
read_data_0[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
read_data_0[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
read_data_0[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
read_data_0[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
read_data_0[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
read_data_0[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
read_data_0[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
read_data_0[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
read_data_0[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
read_data_0[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
read_data_0[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
read_data_0[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
read_data_0[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
read_data_0[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
read_data_0[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
read_data_0[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
read_data_0[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
read_data_0[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE


|riscv|register_renderer:rr
clk => reg_num[0].CLK
clk => reg_num[1].CLK
clk => reg_num[2].CLK
clk => reg_num[3].CLK
clk => reg_count[0].CLK
clk => reg_count[1].CLK
clk => reg_count[2].CLK
clk => reg_count[3].CLK
clk => reg_count[4].CLK
clk => reg_count[5].CLK
clk => reg_count[6].CLK
clk => reg_count[7].CLK
clk => num_count[0].CLK
clk => num_count[1].CLK
clk => num_count[2].CLK
clk => num_count[3].CLK
clk => num_count[4].CLK
clk => num_count[5].CLK
clk => num_count[6].CLK
clk => num_count[7].CLK
clk => bg_str_count[0].CLK
clk => bg_str_count[1].CLK
clk => bg_str_count[2].CLK
clk => bg_str_count[3].CLK
clk => bg_str_count[4].CLK
clk => bg_str_count[5].CLK
clk => bg_str_count[6].CLK
clk => bg_str_count[7].CLK
clk => bg_str_count[8].CLK
clk => bg_str_count[9].CLK
clk => bg_str_count[10].CLK
clk => bg_str_count[11].CLK
clk => bg_str_count[12].CLK
clk => done~reg0.CLK
clk => ascii_write_address[0]~reg0.CLK
clk => ascii_write_address[1]~reg0.CLK
clk => ascii_write_address[2]~reg0.CLK
clk => ascii_write_address[3]~reg0.CLK
clk => ascii_write_address[4]~reg0.CLK
clk => ascii_write_address[5]~reg0.CLK
clk => ascii_write_address[6]~reg0.CLK
clk => ascii_write_address[7]~reg0.CLK
clk => ascii_write_address[8]~reg0.CLK
clk => ascii_write_address[9]~reg0.CLK
clk => ascii_write_address[10]~reg0.CLK
clk => ascii_write_address[11]~reg0.CLK
clk => ascii_write_address[12]~reg0.CLK
clk => ascii_input[0]~reg0.CLK
clk => ascii_input[1]~reg0.CLK
clk => ascii_input[2]~reg0.CLK
clk => ascii_input[3]~reg0.CLK
clk => ascii_input[4]~reg0.CLK
clk => ascii_input[5]~reg0.CLK
clk => ascii_input[6]~reg0.CLK
clk => ascii_input[7]~reg0.CLK
clk => ascii_input[8]~reg0.CLK
clk => ascii_input[9]~reg0.CLK
clk => ascii_input[10]~reg0.CLK
clk => ascii_input[11]~reg0.CLK
clk => ascii_input[12]~reg0.CLK
clk => ascii_input[13]~reg0.CLK
clk => ascii_input[14]~reg0.CLK
clk => ascii_input[15]~reg0.CLK
clk => ascii_input[16]~reg0.CLK
clk => ascii_input[17]~reg0.CLK
clk => ascii_input[18]~reg0.CLK
clk => ascii_input[19]~reg0.CLK
clk => ascii_input[20]~reg0.CLK
clk => ascii_input[21]~reg0.CLK
clk => ascii_input[22]~reg0.CLK
clk => ascii_input[23]~reg0.CLK
clk => ascii_input[24]~reg0.CLK
clk => ascii_input[25]~reg0.CLK
clk => ascii_input[26]~reg0.CLK
clk => ascii_input[27]~reg0.CLK
clk => ascii_input[28]~reg0.CLK
clk => ascii_input[29]~reg0.CLK
clk => ascii_input[30]~reg0.CLK
clk => ascii_input[31]~reg0.CLK
clk => ascii_write_en~reg0.CLK
clk => S~1.DATAIN
rst => reg_num[0].OUTPUTSELECT
rst => reg_num[1].OUTPUTSELECT
rst => reg_num[2].OUTPUTSELECT
rst => reg_num[3].OUTPUTSELECT
rst => reg_count[0].ACLR
rst => reg_count[1].ACLR
rst => reg_count[2].ACLR
rst => reg_count[3].ACLR
rst => reg_count[4].ACLR
rst => reg_count[5].ACLR
rst => reg_count[6].ACLR
rst => reg_count[7].ACLR
rst => num_count[0].PRESET
rst => num_count[1].PRESET
rst => num_count[2].PRESET
rst => num_count[3].ACLR
rst => num_count[4].ACLR
rst => num_count[5].ACLR
rst => num_count[6].ACLR
rst => num_count[7].ACLR
rst => bg_str_count[0].PRESET
rst => bg_str_count[1].PRESET
rst => bg_str_count[2].ACLR
rst => bg_str_count[3].PRESET
rst => bg_str_count[4].ACLR
rst => bg_str_count[5].PRESET
rst => bg_str_count[6].ACLR
rst => bg_str_count[7].PRESET
rst => bg_str_count[8].ACLR
rst => bg_str_count[9].PRESET
rst => bg_str_count[10].ACLR
rst => bg_str_count[11].ACLR
rst => bg_str_count[12].PRESET
rst => done~reg0.ACLR
rst => ascii_write_address[0]~reg0.ACLR
rst => ascii_write_address[1]~reg0.ACLR
rst => ascii_write_address[2]~reg0.ACLR
rst => ascii_write_address[3]~reg0.ACLR
rst => ascii_write_address[4]~reg0.ACLR
rst => ascii_write_address[5]~reg0.ACLR
rst => ascii_write_address[6]~reg0.ACLR
rst => ascii_write_address[7]~reg0.ACLR
rst => ascii_write_address[8]~reg0.ACLR
rst => ascii_write_address[9]~reg0.ACLR
rst => ascii_write_address[10]~reg0.ACLR
rst => ascii_write_address[11]~reg0.ACLR
rst => ascii_write_address[12]~reg0.ACLR
rst => ascii_input[0]~reg0.ACLR
rst => ascii_input[1]~reg0.ACLR
rst => ascii_input[2]~reg0.ACLR
rst => ascii_input[3]~reg0.ACLR
rst => ascii_input[4]~reg0.ACLR
rst => ascii_input[5]~reg0.ACLR
rst => ascii_input[6]~reg0.ACLR
rst => ascii_input[7]~reg0.ACLR
rst => ascii_input[8]~reg0.ACLR
rst => ascii_input[9]~reg0.ACLR
rst => ascii_input[10]~reg0.ACLR
rst => ascii_input[11]~reg0.ACLR
rst => ascii_input[12]~reg0.ACLR
rst => ascii_input[13]~reg0.ACLR
rst => ascii_input[14]~reg0.ACLR
rst => ascii_input[15]~reg0.ACLR
rst => ascii_input[16]~reg0.ACLR
rst => ascii_input[17]~reg0.ACLR
rst => ascii_input[18]~reg0.ACLR
rst => ascii_input[19]~reg0.ACLR
rst => ascii_input[20]~reg0.ACLR
rst => ascii_input[21]~reg0.ACLR
rst => ascii_input[22]~reg0.ACLR
rst => ascii_input[23]~reg0.ACLR
rst => ascii_input[24]~reg0.ACLR
rst => ascii_input[25]~reg0.ACLR
rst => ascii_input[26]~reg0.ACLR
rst => ascii_input[27]~reg0.ACLR
rst => ascii_input[28]~reg0.ACLR
rst => ascii_input[29]~reg0.ACLR
rst => ascii_input[30]~reg0.ACLR
rst => ascii_input[31]~reg0.ACLR
rst => ascii_write_en~reg0.ACLR
rst => S~3.DATAIN
start => Selector0.IN3
start => NS.START.DATAB
rf_addr[0] <= reg_count[0].DB_MAX_OUTPUT_PORT_TYPE
rf_addr[1] <= reg_count[1].DB_MAX_OUTPUT_PORT_TYPE
rf_addr[2] <= reg_count[2].DB_MAX_OUTPUT_PORT_TYPE
rf_addr[3] <= reg_count[3].DB_MAX_OUTPUT_PORT_TYPE
rf_addr[4] <= reg_count[4].DB_MAX_OUTPUT_PORT_TYPE
rf_data[0] => Mux0.IN30
rf_data[1] => Mux1.IN30
rf_data[2] => Mux2.IN30
rf_data[3] => Mux3.IN30
rf_data[4] => Mux0.IN26
rf_data[5] => Mux1.IN26
rf_data[6] => Mux2.IN26
rf_data[7] => Mux3.IN26
rf_data[8] => Mux0.IN22
rf_data[9] => Mux1.IN22
rf_data[10] => Mux2.IN22
rf_data[11] => Mux3.IN22
rf_data[12] => Mux0.IN18
rf_data[13] => Mux1.IN18
rf_data[14] => Mux2.IN18
rf_data[15] => Mux3.IN18
rf_data[16] => Mux0.IN14
rf_data[17] => Mux1.IN14
rf_data[18] => Mux2.IN14
rf_data[19] => Mux3.IN14
rf_data[20] => Mux0.IN10
rf_data[21] => Mux1.IN10
rf_data[22] => Mux2.IN10
rf_data[23] => Mux3.IN10
rf_data[24] => Mux0.IN6
rf_data[25] => Mux1.IN6
rf_data[26] => Mux2.IN6
rf_data[27] => Mux3.IN6
rf_data[28] => Mux0.IN2
rf_data[29] => Mux1.IN2
rf_data[30] => Mux2.IN2
rf_data[31] => Mux3.IN2
ascii_write_en <= ascii_write_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_input[0] <= ascii_input[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_input[1] <= ascii_input[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_input[2] <= ascii_input[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_input[3] <= ascii_input[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_input[4] <= ascii_input[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_input[5] <= ascii_input[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_input[6] <= ascii_input[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_input[7] <= ascii_input[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_input[8] <= ascii_input[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_input[9] <= ascii_input[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_input[10] <= ascii_input[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_input[11] <= ascii_input[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_input[12] <= ascii_input[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_input[13] <= ascii_input[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_input[14] <= ascii_input[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_input[15] <= ascii_input[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_input[16] <= ascii_input[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_input[17] <= ascii_input[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_input[18] <= ascii_input[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_input[19] <= ascii_input[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_input[20] <= ascii_input[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_input[21] <= ascii_input[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_input[22] <= ascii_input[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_input[23] <= ascii_input[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_input[24] <= ascii_input[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_input[25] <= ascii_input[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_input[26] <= ascii_input[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_input[27] <= ascii_input[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_input[28] <= ascii_input[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_input[29] <= ascii_input[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_input[30] <= ascii_input[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_input[31] <= ascii_input[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_write_address[0] <= ascii_write_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_write_address[1] <= ascii_write_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_write_address[2] <= ascii_write_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_write_address[3] <= ascii_write_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_write_address[4] <= ascii_write_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_write_address[5] <= ascii_write_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_write_address[6] <= ascii_write_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_write_address[7] <= ascii_write_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_write_address[8] <= ascii_write_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_write_address[9] <= ascii_write_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_write_address[10] <= ascii_write_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_write_address[11] <= ascii_write_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_write_address[12] <= ascii_write_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|riscv|register_renderer:rr|nibble_to_hex:hex
num[0] => Decoder1.IN3
num[1] => Decoder0.IN2
num[1] => Decoder1.IN2
num[2] => Decoder0.IN1
num[2] => Decoder1.IN1
num[3] => Decoder0.IN0
num[3] => Decoder1.IN0
ascii[0] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ascii[1] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ascii[2] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ascii[3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
ascii[4] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
ascii[5] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
ascii[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
ascii[7] <= <GND>


