<p><b>Advanced Physical Design using OpenLANE/Sky130 5-Day online mode workshop by VLSI System Design, Banglore, India.</b></p>

<p><b>Workshop Day wise Content :</b></p>
<ol start="1">
 <li>
Day1 – Inception of open-source EDA, OpenLANE and Sky130 PDK
 </li>
</ol>
<ul>
 <li>
How to talk to computers
SoC design and OpenLANE
Starting RISC-V SoC Reference design
Get familiar to open-source EDA tools
  </li>
</ul>
<ol start="2">
 <li>
Day 2 - Understand importance of good floorplan vs bad floorplan and introduction to library cells
 </li>
</ol>
<ul>
 <li>
Chip Floor planning considerations
Library Binding and Placement
Cell design and characterization flows
General timing characterization parameters
 </li>
 </ul>
 <ol start="3">
 <li>
Day 3 - Design and characterize one library cell using Magic Layout tool and ngspice
 </li>
</ol>
<ul>
 <li>
Labs for CMOS inverter ngspice simulations
Inception of Layout – CMOS fabrication process
Sky130 Tech File Labs
  </li>
 </ul>
   <ol start="4">
 <li>
Day 4 - Pre-layout timing analysis and importance of good clock tree
 </li>
</ol>
  <ul>
 <li>
Timing modelling using delay tables
Timing analysis with ideal clocks using openSTA
Clock tree synthesis TritonCTS and signal integrity
Timing analysis with real clocks using openSTA
  </li>
    </ul>
      <ol start="5">
 <li>
Day 5 - Final steps for RTL2GDS
  </li>
</ol>
<ul>
 <li>
Routing and design rule check (DRC)
PNR interactive flow tutorial
 </li>
  </ul>
