/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  reg [3:0] celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  reg [17:0] celloutsig_0_33z;
  wire [17:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  reg [22:0] celloutsig_0_41z;
  reg [19:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [3:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire [10:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  reg [11:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  reg [6:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [25:0] celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  reg [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [12:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = celloutsig_1_0z ? celloutsig_1_14z : celloutsig_1_16z;
  assign celloutsig_0_31z = ~(celloutsig_0_15z[0] & celloutsig_0_4z[18]);
  assign celloutsig_0_24z = ~celloutsig_0_4z[5];
  assign celloutsig_1_6z = celloutsig_1_4z | in_data[190];
  assign celloutsig_0_40z = celloutsig_0_5z ^ celloutsig_0_33z[11];
  assign celloutsig_1_1z = { in_data[163:160], celloutsig_1_0z } / { 1'h1, in_data[167:164] };
  assign celloutsig_0_18z = celloutsig_0_15z / { 1'h1, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_14z };
  assign celloutsig_1_0z = in_data[108:104] === in_data[159:155];
  assign celloutsig_1_4z = { celloutsig_1_2z[10:5], celloutsig_1_3z } === { celloutsig_1_1z[3:0], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_21z = celloutsig_0_17z[3:1] === in_data[24:22];
  assign celloutsig_0_2z = { in_data[60:54], celloutsig_0_1z, celloutsig_0_0z } === { in_data[73:67], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_23z = celloutsig_0_3z[16:3] >= in_data[65:52];
  assign celloutsig_1_12z = celloutsig_1_10z[7:4] || celloutsig_1_7z[9:6];
  assign celloutsig_1_16z = celloutsig_1_10z[9:2] || { celloutsig_1_5z[3:1], celloutsig_1_1z };
  assign celloutsig_0_5z = celloutsig_0_3z[15] & ~(celloutsig_0_1z);
  assign celloutsig_0_9z = celloutsig_0_3z[3] & ~(celloutsig_0_2z);
  assign celloutsig_0_11z = celloutsig_0_10z & ~(celloutsig_0_1z);
  assign celloutsig_0_3z = { in_data[94:91], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z } % { 1'h1, in_data[90:74] };
  assign celloutsig_1_3z = in_data[142:135] % { 1'h1, in_data[159:153] };
  assign celloutsig_1_7z = celloutsig_1_2z[16:4] % { 1'h1, celloutsig_1_2z[17:7], celloutsig_1_0z };
  assign celloutsig_0_8z = in_data[18:8] % { 1'h1, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_0z = in_data[82:77] * in_data[90:85];
  assign celloutsig_1_2z = in_data[160:135] * in_data[130:105];
  assign celloutsig_1_19z = { celloutsig_1_13z[4:1], celloutsig_1_12z } * { celloutsig_1_2z[15:12], celloutsig_1_14z };
  assign celloutsig_0_12z = { celloutsig_0_3z[13:7], celloutsig_0_2z } * { celloutsig_0_8z[9:3], celloutsig_0_1z };
  assign celloutsig_0_14z = celloutsig_0_12z[3:1] * { celloutsig_0_12z[4:3], celloutsig_0_11z };
  assign celloutsig_0_25z = celloutsig_0_3z[7] ? celloutsig_0_6z : { celloutsig_0_3z[10], celloutsig_0_14z };
  assign celloutsig_1_9z = celloutsig_1_3z[7:5] != celloutsig_1_5z[2:0];
  assign celloutsig_0_10z = | { celloutsig_0_4z[17:15], celloutsig_0_6z };
  assign celloutsig_0_16z = | { celloutsig_0_8z[7:0], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_15z };
  assign celloutsig_0_30z = | { celloutsig_0_18z[5:1], celloutsig_0_21z };
  assign celloutsig_1_8z = ~^ { in_data[122:118], celloutsig_1_5z };
  assign celloutsig_1_14z = ~^ { in_data[167:166], celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_0_32z = ~^ { celloutsig_0_14z, celloutsig_0_16z };
  assign celloutsig_0_15z = in_data[29:24] >> celloutsig_0_4z[12:7];
  assign celloutsig_0_7z = celloutsig_0_0z[4:2] <<< celloutsig_0_4z[19:17];
  assign celloutsig_0_1z = ~((celloutsig_0_0z[1] & in_data[22]) | celloutsig_0_0z[5]);
  always_latch
    if (!clkin_data[96]) celloutsig_0_41z = 23'h000000;
    else if (!celloutsig_1_18z) celloutsig_0_41z = { celloutsig_0_15z[5:3], celloutsig_0_18z, celloutsig_0_31z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_32z };
  always_latch
    if (clkin_data[96]) celloutsig_0_4z = 20'h00000;
    else if (!clkin_data[0]) celloutsig_0_4z = in_data[80:61];
  always_latch
    if (!clkin_data[160]) celloutsig_1_5z = 6'h00;
    else if (clkin_data[32]) celloutsig_1_5z = celloutsig_1_2z[22:17];
  always_latch
    if (clkin_data[160]) celloutsig_1_10z = 12'h000;
    else if (!clkin_data[64]) celloutsig_1_10z = { celloutsig_1_7z[11:9], celloutsig_1_6z, celloutsig_1_3z };
  always_latch
    if (!clkin_data[160]) celloutsig_1_13z = 7'h00;
    else if (clkin_data[64]) celloutsig_1_13z = { celloutsig_1_7z[1], celloutsig_1_1z, celloutsig_1_9z };
  always_latch
    if (clkin_data[96]) celloutsig_0_6z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_6z = { celloutsig_0_3z[4:2], celloutsig_0_1z };
  always_latch
    if (!clkin_data[128]) celloutsig_0_17z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_17z = { in_data[78:77], celloutsig_0_16z, celloutsig_0_11z };
  always_latch
    if (clkin_data[128]) celloutsig_0_33z = 18'h00000;
    else if (!clkin_data[0]) celloutsig_0_33z = { celloutsig_0_25z[2], celloutsig_0_31z, celloutsig_0_23z, celloutsig_0_30z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_24z, celloutsig_0_24z };
  assign { out_data[128], out_data[100:96], out_data[32], out_data[22:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_40z, celloutsig_0_41z };
endmodule
