Warning: No PCF file specified; IO pins will be placed automatically

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:      182 LCs used as LUT4 only
Info:      131 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      153 LCs used as DFF only
Info: Packing carries..
Info:        1 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:        0 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting clk$SB_IO_IN (fanout 284)
Info: promoting rst_n_SB_LUT4_I3_O [reset] (fanout 284)
Info: promoting busy_SB_LUT4_O_I3_SB_LUT4_I1_1_O [cen] (fanout 50)
Info: promoting start$SB_IO_IN [cen] (fanout 34)
Info: promoting busy_SB_LUT4_O_I3[0] [cen] (fanout 32)
Info: promoting busy_SB_LUT4_O_I3_SB_LUT4_I1_1_I3_SB_LUT4_I3_O [cen] (fanout 21)
Info: Constraining chains...
Info:        5 LCs used to legalise carry chains.
Info: Checksum: 0x2b14dc14

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x39ac66cc

Info: Device utilisation:
Info: 	         ICESTORM_LC:   474/ 7680     6%
Info: 	        ICESTORM_RAM:     0/   32     0%
Info: 	               SB_IO:    71/  256    27%
Info: 	               SB_GB:     6/    8    75%
Info: 	        ICESTORM_PLL:     0/    2     0%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 0 cells based on constraints.
Info: Creating initial analytic placement for 378 cells, random placement wirelen = 13826.
Info:     at initial placer iter 0, wirelen = 1882
Info:     at initial placer iter 1, wirelen = 1819
Info:     at initial placer iter 2, wirelen = 1756
Info:     at initial placer iter 3, wirelen = 1732
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 1760, spread = 3014, legal = 3332; time = 0.02s
Info:     at iteration #2, type ALL: wirelen solved = 1786, spread = 3066, legal = 3384; time = 0.02s
Info:     at iteration #3, type ALL: wirelen solved = 1853, spread = 2915, legal = 3280; time = 0.02s
Info:     at iteration #4, type ALL: wirelen solved = 1905, spread = 2816, legal = 3145; time = 0.02s
Info:     at iteration #5, type ALL: wirelen solved = 1943, spread = 2784, legal = 3088; time = 0.02s
Info:     at iteration #6, type ALL: wirelen solved = 1994, spread = 2704, legal = 3046; time = 0.02s
Info:     at iteration #7, type ALL: wirelen solved = 2022, spread = 2862, legal = 3177; time = 0.02s
Info:     at iteration #8, type ALL: wirelen solved = 2080, spread = 2970, legal = 3140; time = 0.02s
Info:     at iteration #9, type ALL: wirelen solved = 2164, spread = 2909, legal = 3142; time = 0.02s
Info:     at iteration #10, type ALL: wirelen solved = 2215, spread = 3109, legal = 3225; time = 0.01s
Info:     at iteration #11, type ALL: wirelen solved = 2237, spread = 3240, legal = 3400; time = 0.02s
Info: HeAP Placer Time: 0.26s
Info:   of which solving equations: 0.15s
Info:   of which spreading cells: 0.01s
Info:   of which strict legalisation: 0.04s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 100, wirelen = 3046
Info:   at iteration #5: temp = 0.000000, timing cost = 35, wirelen = 2337
Info:   at iteration #10: temp = 0.000000, timing cost = 30, wirelen = 2227
Info:   at iteration #15: temp = 0.000000, timing cost = 17, wirelen = 2179
Info:   at iteration #20: temp = 0.000000, timing cost = 43, wirelen = 2124
Info:   at iteration #20: temp = 0.000000, timing cost = 42, wirelen = 2128 
Info: SA placement time 0.31s

Info: Max frequency for clock 'clk$SB_IO_IN_$glb_clk': 143.51 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                       -> posedge clk$SB_IO_IN_$glb_clk: 5.31 ns
Info: Max delay posedge clk$SB_IO_IN_$glb_clk -> <async>                      : 4.36 ns

Info: Slack histogram:
Info:  legend: * represents 2 endpoint(s)
Info:          + represents [1,2) endpoint(s)
Info: [ 76365,  76658) |***+
Info: [ 76658,  76951) |***+
Info: [ 76951,  77244) |*************** 
Info: [ 77244,  77537) |******************+
Info: [ 77537,  77830) |**+
Info: [ 77830,  78123) |******+
Info: [ 78123,  78416) |***********+
Info: [ 78416,  78709) |*********************************+
Info: [ 78709,  79002) |**********************************************************+
Info: [ 79002,  79295) |**************************************+
Info: [ 79295,  79588) |*********************+
Info: [ 79588,  79881) |**************+
Info: [ 79881,  80174) |*********************+
Info: [ 80174,  80467) |********************+
Info: [ 80467,  80760) |**********+
Info: [ 80760,  81053) |************************+
Info: [ 81053,  81346) |************************************************************ 
Info: [ 81346,  81639) |******+
Info: [ 81639,  81932) |***********************************************+
Info: [ 81932,  82225) |+
Info: Checksum: 0x38a7cc65

Info: Routing..
Info: Setting up routing queue.
Info: Routing 1622 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       52        867 |   52   867 |       685|       0.16       0.16|
Info:       1831 |      163       1584 |  111   717 |         0|       0.31       0.47|
Info: Routing complete.
Info: Router1 time 0.47s
Info: Checksum: 0xdc672420

Info: Critical path report for clock 'clk$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_16_LC.O
Info:  0.6  1.1    Net calc_sum_p1_p2_SB_LUT4_O_7_I1[0] budget 16.163000 ns (11,11) -> (10,10)
Info:                Sink calc_sum_p1_p2_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  1.5  Source calc_sum_p1_p2_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  0.6  2.1    Net calc_sum_p1_p2_SB_LUT4_O_10_I1_SB_LUT4_O_I2[3] budget 16.163000 ns (10,10) -> (11,10)
Info:                Sink calc_sum_p1_p2_SB_LUT4_O_10_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3  2.4  Source calc_sum_p1_p2_SB_LUT4_O_10_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_LC.O
Info:  0.6  3.0    Net calc_sum_p1_p2_SB_LUT4_O_10_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[2] budget 16.163000 ns (11,10) -> (10,11)
Info:                Sink calc_sum_p1_p2_SB_LUT4_O_11_I1_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  3.4  Source calc_sum_p1_p2_SB_LUT4_O_11_I1_SB_LUT4_O_LC.O
Info:  0.6  4.0    Net calc_sum_p1_p2_SB_LUT4_O_11_I1[1] budget 16.162001 ns (10,11) -> (9,12)
Info:                Sink sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_14_I3_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:168.17-172.6
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:70.47-70.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3  4.2  Source sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_14_I3_SB_LUT4_O_LC.COUT
Info:  0.0  4.2    Net calc_sum_p1_p2_SB_LUT4_O_12_I1[3] budget 0.000000 ns (9,12) -> (9,12)
Info:                Sink sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_I3_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:168.17-172.6
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:70.47-70.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  4.3  Source sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_I3_SB_LUT4_O_LC.COUT
Info:  0.0  4.3    Net calc_sum_p1_p2_SB_LUT4_O_13_I1[3] budget 0.000000 ns (9,12) -> (9,12)
Info:                Sink sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_3_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:168.17-172.6
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:70.47-70.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  4.5  Source sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_3_LC.COUT
Info:  0.0  4.5    Net calc_sum_p1_p2_SB_LUT4_O_14_I1[3] budget 0.000000 ns (9,12) -> (9,12)
Info:                Sink sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_2_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:168.17-172.6
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:70.47-70.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  4.6  Source sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_2_LC.COUT
Info:  0.0  4.6    Net calc_sum_p1_p2_SB_LUT4_O_15_I1[3] budget 0.000000 ns (9,12) -> (9,12)
Info:                Sink sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_1_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:168.17-172.6
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:70.47-70.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  4.7  Source sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_1_LC.COUT
Info:  0.0  4.7    Net calc_sum_p1_p2_SB_LUT4_O_16_I1[3] budget 0.000000 ns (9,12) -> (9,12)
Info:                Sink sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:168.17-172.6
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:70.47-70.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  4.9  Source sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_LC.COUT
Info:  0.2  5.0    Net sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_5_I1[3] budget 0.190000 ns (9,12) -> (9,13)
Info:                Sink sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_5_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:168.17-172.6
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:70.47-70.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  5.2  Source sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_5_LC.COUT
Info:  0.0  5.2    Net sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_6_I1[3] budget 0.000000 ns (9,13) -> (9,13)
Info:                Sink sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_6_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:168.17-172.6
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:70.47-70.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  5.3  Source sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_6_LC.COUT
Info:  0.0  5.3    Net sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_4_I3 budget 0.000000 ns (9,13) -> (9,13)
Info:                Sink sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_4_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:168.17-172.6
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:70.47-70.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.1  5.4  Source sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_4_LC.COUT
Info:  0.3  5.7    Net sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_7_I3 budget 0.260000 ns (9,13) -> (9,13)
Info:                Sink sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_7_LC.I3
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:168.17-172.6
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:70.47-70.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.3  6.0  Setup sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_7_LC.I3
Info: 3.2 ns logic, 2.8 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk$SB_IO_IN_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source multiplicand[12]$sb_io.D_IN_0
Info:  3.0  3.0    Net multiplicand[12]$SB_IO_IN budget 82.864998 ns (33,13) -> (5,10)
Info:                Sink r_mcand_SB_DFFER_Q_3_DFFLC.I0
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:111.41-111.53
Info:  0.5  3.5  Setup r_mcand_SB_DFFER_Q_3_DFFLC.I0
Info: 0.5 ns logic, 3.0 ns routing

Info: Critical path report for cross-domain path 'posedge clk$SB_IO_IN_$glb_clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source busy_SB_LUT4_O_I3_SB_LUT4_I1_LC.O
Info:  1.6  2.2    Net busy_SB_LUT4_O_I3[1] budget 41.208000 ns (12,15) -> (16,22)
Info:                Sink busy_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3  2.5  Source busy_SB_LUT4_O_LC.O
Info:  1.7  4.2    Net busy$SB_IO_OUT budget 41.207001 ns (16,22) -> (16,33)
Info:                Sink busy$sb_io.D_OUT_0
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:116.41-116.45
Info: 0.9 ns logic, 3.3 ns routing

Info: Max frequency for clock 'clk$SB_IO_IN_$glb_clk': 166.09 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                       -> posedge clk$SB_IO_IN_$glb_clk: 3.49 ns
Info: Max delay posedge clk$SB_IO_IN_$glb_clk -> <async>                      : 4.20 ns

Info: Slack histogram:
Info:  legend: * represents 5 endpoint(s)
Info:          + represents [1,5) endpoint(s)
Info: [ 77312,  77557) |*+
Info: [ 77557,  77802) |**+
Info: [ 77802,  78047) |*+
Info: [ 78047,  78292) |***+
Info: [ 78292,  78537) |***************** 
Info: [ 78537,  78782) |*+
Info: [ 78782,  79027) |********** 
Info: [ 79027,  79272) |*************+
Info: [ 79272,  79517) |***********+
Info: [ 79517,  79762) |****+
Info: [ 79762,  80007) |** 
Info: [ 80007,  80252) |******+
Info: [ 80252,  80497) |********+
Info: [ 80497,  80742) |*****+
Info: [ 80742,  80987) |************************************************************ 
Info: [ 80987,  81232) |************************+
Info: [ 81232,  81477) |*************************+
Info: [ 81477,  81722) |***** 
Info: [ 81722,  81967) |**************************+
Info: [ 81967,  82212) |+
1 warning, 0 errors

Info: Program finished normally.
