
*** Running xst
    with args -ifn "mojo_top_0.xst" -ofn "mojo_top_0.srp" -intstyle ise

Reading design: mojo_top_0.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/toydesigner/Desktop/8bitAdder/work/planAhead/8bitAdder/8bitAdder.srcs/sources_1/imports/verilog/seven_seg_6.v" into library work
Parsing module <seven_seg_6>.
Analyzing Verilog file "C:/Users/toydesigner/Desktop/8bitAdder/work/planAhead/8bitAdder/8bitAdder.srcs/sources_1/imports/verilog/decoder_7.v" into library work
Parsing module <decoder_7>.
Analyzing Verilog file "C:/Users/toydesigner/Desktop/8bitAdder/work/planAhead/8bitAdder/8bitAdder.srcs/sources_1/imports/verilog/counter_5.v" into library work
Parsing module <counter_5>.
Analyzing Verilog file "C:/Users/toydesigner/Desktop/8bitAdder/work/planAhead/8bitAdder/8bitAdder.srcs/sources_1/imports/verilog/reset_conditioner_1.v" into library work
Parsing module <reset_conditioner_1>.
Analyzing Verilog file "C:/Users/toydesigner/Desktop/8bitAdder/work/planAhead/8bitAdder/8bitAdder.srcs/sources_1/imports/verilog/multi_seven_seg_2.v" into library work
Parsing module <multi_seven_seg_2>.
Analyzing Verilog file "C:/Users/toydesigner/Desktop/8bitAdder/work/planAhead/8bitAdder/8bitAdder.srcs/sources_1/imports/verilog/comparator_4.v" into library work
Parsing module <comparator_4>.
Analyzing Verilog file "C:/Users/toydesigner/Desktop/8bitAdder/work/planAhead/8bitAdder/8bitAdder.srcs/sources_1/imports/verilog/adder_3.v" into library work
Parsing module <adder_3>.
Analyzing Verilog file "C:/Users/toydesigner/Desktop/8bitAdder/work/planAhead/8bitAdder/8bitAdder.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <reset_conditioner_1>.

Elaborating module <multi_seven_seg_2>.

Elaborating module <counter_5>.

Elaborating module <seven_seg_6>.

Elaborating module <decoder_7>.

Elaborating module <adder_3>.
WARNING:HDLCompiler:413 - "C:/Users/toydesigner/Desktop/8bitAdder/work/planAhead/8bitAdder/8bitAdder.srcs/sources_1/imports/verilog/adder_3.v" Line 25: Result of 16-bit expression is truncated to fit in 8-bit target.

Elaborating module <comparator_4>.
WARNING:HDLCompiler:296 - "C:/Users/toydesigner/Desktop/8bitAdder/work/planAhead/8bitAdder/8bitAdder.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 85: case condition never applies due to comparison with x or z
WARNING:HDLCompiler:296 - "C:/Users/toydesigner/Desktop/8bitAdder/work/planAhead/8bitAdder/8bitAdder.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 96: case condition never applies due to comparison with x or z
WARNING:Xst:2972 - "C:/Users/toydesigner/Desktop/8bitAdder/work/planAhead/8bitAdder/8bitAdder.srcs/sources_1/imports/verilog/mojo_top_0.v" line 48. All outputs of instance <add> of block <adder_3> are unconnected in block <mojo_top_0>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/toydesigner/Desktop/8bitAdder/work/planAhead/8bitAdder/8bitAdder.srcs/sources_1/imports/verilog/mojo_top_0.v" line 63. All outputs of instance <compare> of block <comparator_4> are unconnected in block <mojo_top_0>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/toydesigner/Desktop/8bitAdder/work/planAhead/8bitAdder/8bitAdder.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <io_dip<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Users/toydesigner/Desktop/8bitAdder/work/planAhead/8bitAdder/8bitAdder.srcs/sources_1/imports/verilog/mojo_top_0.v" line 48: Output port <op> of the instance <add> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/toydesigner/Desktop/8bitAdder/work/planAhead/8bitAdder/8bitAdder.srcs/sources_1/imports/verilog/mojo_top_0.v" line 48: Output port <z> of the instance <add> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/toydesigner/Desktop/8bitAdder/work/planAhead/8bitAdder/8bitAdder.srcs/sources_1/imports/verilog/mojo_top_0.v" line 48: Output port <v> of the instance <add> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/toydesigner/Desktop/8bitAdder/work/planAhead/8bitAdder/8bitAdder.srcs/sources_1/imports/verilog/mojo_top_0.v" line 48: Output port <n> of the instance <add> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/toydesigner/Desktop/8bitAdder/work/planAhead/8bitAdder/8bitAdder.srcs/sources_1/imports/verilog/mojo_top_0.v" line 63: Output port <op> of the instance <compare> is unconnected or connected to loadless signal.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 71
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 71
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 71
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 71
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 71
    Found 1-bit tristate buffer for signal <avr_rx> created at line 71
    Summary:
	inferred   6 Tristate(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <reset_conditioner_1>.
    Related source file is "C:/Users/toydesigner/Desktop/8bitAdder/work/planAhead/8bitAdder/8bitAdder.srcs/sources_1/imports/verilog/reset_conditioner_1.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_1> synthesized.

Synthesizing Unit <multi_seven_seg_2>.
    Related source file is "C:/Users/toydesigner/Desktop/8bitAdder/work/planAhead/8bitAdder/8bitAdder.srcs/sources_1/imports/verilog/multi_seven_seg_2.v".
    Found 4-bit adder for signal <M_ctr_value[1]_GND_3_o_add_0_OUT> created at line 48.
    Found 31-bit shifter logical right for signal <n0010> created at line 48
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Combinational logic shifter(s).
Unit <multi_seven_seg_2> synthesized.

Synthesizing Unit <counter_5>.
    Related source file is "C:/Users/toydesigner/Desktop/8bitAdder/work/planAhead/8bitAdder/8bitAdder.srcs/sources_1/imports/verilog/counter_5.v".
    Found 18-bit register for signal <M_ctr_q>.
    Found 18-bit adder for signal <M_ctr_q[17]_GND_4_o_add_0_OUT> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
Unit <counter_5> synthesized.

Synthesizing Unit <seven_seg_6>.
    Related source file is "C:/Users/toydesigner/Desktop/8bitAdder/work/planAhead/8bitAdder/8bitAdder.srcs/sources_1/imports/verilog/seven_seg_6.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <seven_seg_6> synthesized.

Synthesizing Unit <decoder_7>.
    Related source file is "C:/Users/toydesigner/Desktop/8bitAdder/work/planAhead/8bitAdder/8bitAdder.srcs/sources_1/imports/verilog/decoder_7.v".
    Summary:
	no macro.
Unit <decoder_7> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 18-bit adder                                          : 1
 4-bit adder                                           : 1
# Registers                                            : 2
 18-bit register                                       : 1
 4-bit register                                        : 1
# Multiplexers                                         : 1
 7-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 31-bit shifter logical right                          : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <counter_5>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <counter_5> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Counters                                             : 1
 18-bit up counter                                     : 1
# Registers                                            : 4
 Flip-Flops                                            : 4
# Multiplexers                                         : 1
 7-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 31-bit shifter logical right                          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mojo_top_0> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 0.

Final Macro Processing ...

Processing Unit <mojo_top_0> :
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <reset_cond/M_stage_q_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 22
 Flip-Flops                                            : 22

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 22    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.738ns (Maximum Frequency: 267.523MHz)
   Minimum input arrival time before clock: 3.526ns
   Maximum output required time after clock: 5.352ns
   Maximum combinational path delay: 4.921ns

=========================================================================
