// Seed: 517227627
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  wire [-1 'b0 : 1] id_6;
endmodule
module module_1 #(
    parameter id_3 = 32'd26
) (
    id_1,
    id_2
);
  output wire id_2;
  inout logic [7:0] id_1;
  logic _id_3;
  assign id_1[id_3] = id_1 * id_1;
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_4,
      id_4
  );
endmodule
module module_2 #(
    parameter id_3 = 32'd28
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  inout logic [7:0] id_4;
  input wire _id_3;
  input wire id_2;
  inout wire id_1;
  assign id_4[1'b0] = "" !=? -1;
  assign id_4[id_3==?-1] = -1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
