// Seed: 3614489179
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_14 = id_2;
  id_16(
      .id_0(id_5), .id_1(id_7)
  );
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    input supply1 id_2,
    input tri id_3,
    input wire id_4,
    input supply0 id_5,
    output logic id_6,
    input uwire id_7
    , id_10,
    input tri id_8
);
  initial begin
    $display(1 - id_1, id_0, 1, id_1, 1, id_1);
    if (~1 < 1) id_6 <= 1;
  end
  wire id_11;
  module_0(
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_10,
      id_11,
      id_10,
      id_10,
      id_10,
      id_10,
      id_11,
      id_11,
      id_10
  );
endmodule
