// Seed: 2297908036
module module_0 (
    input wand id_0,
    input supply1 id_1
    , id_10,
    input wire id_2,
    output wire id_3,
    input wand id_4,
    output supply0 id_5,
    input uwire id_6,
    input wor id_7,
    output uwire id_8
);
  wire id_11;
  assign id_8 = id_6;
  assign id_5 = 1;
  wire id_12;
  wire id_13;
  id_14(
      .id_0(id_10), .id_1(id_4), .id_2(id_11), .id_3(1), .id_4((id_2)), .id_5(id_13)
  );
  wire id_15;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    output wand id_2,
    input wor id_3,
    input tri id_4,
    input wand id_5,
    output logic id_6,
    input supply1 id_7
);
  always begin
    id_6 <= 1;
  end
  module_0(
      id_7, id_5, id_5, id_2, id_3, id_2, id_5, id_5, id_2
  );
  integer id_9 = 1;
  assign id_9 = id_9;
endmodule
