<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libTriton: triton::arch::CpuInterface Interface Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.1/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libTriton<span id="projectnumber">&#160;version 1.0 build 1581</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacetriton.html">triton</a></li><li class="navelem"><a class="el" href="namespacetriton_1_1arch.html">arch</a></li><li class="navelem"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html">CpuInterface</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="classtriton_1_1arch_1_1CpuInterface-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">triton::arch::CpuInterface Interface Reference<span class="mlabels"><span class="mlabel">abstract</span></span><div class="ingroups"><a class="el" href="group__triton.html">Triton</a> &raquo; <a class="el" href="group__arch.html">Arch</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>This interface is used as abstract CPU interface. All CPU must use this interface.  
 <a href="classtriton_1_1arch_1_1CpuInterface.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="cpuInterface_8hpp_source.html">cpuInterface.hpp</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for triton::arch::CpuInterface:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classtriton_1_1arch_1_1CpuInterface__inherit__graph.svg" width="376" height="243"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:aa248c2fd7f359fa5a4f2acfcb81e32df"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#aa248c2fd7f359fa5a4f2acfcb81e32df">~CpuInterface</a> ()</td></tr>
<tr class="memdesc:aa248c2fd7f359fa5a4f2acfcb81e32df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Destructor.  <a href="classtriton_1_1arch_1_1CpuInterface.html#aa248c2fd7f359fa5a4f2acfcb81e32df">More...</a><br /></td></tr>
<tr class="separator:aa248c2fd7f359fa5a4f2acfcb81e32df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a821c158cbb04dbe836cf8ac90ea110fa"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a821c158cbb04dbe836cf8ac90ea110fa">clear</a> (void)=0</td></tr>
<tr class="memdesc:a821c158cbb04dbe836cf8ac90ea110fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the architecture states (registers and memory).  <a href="classtriton_1_1arch_1_1CpuInterface.html#a821c158cbb04dbe836cf8ac90ea110fa">More...</a><br /></td></tr>
<tr class="separator:a821c158cbb04dbe836cf8ac90ea110fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f2095be6c5de989ca21d73b0897ffc1"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT <a class="el" href="group__arch.html#gadee281336a9e33970bba8e2c0784f329">triton::arch::endianness_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a8f2095be6c5de989ca21d73b0897ffc1">getEndianness</a> (void) const =0</td></tr>
<tr class="memdesc:a8f2095be6c5de989ca21d73b0897ffc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the kind of endianness as <a class="el" href="group__arch.html#gadee281336a9e33970bba8e2c0784f329">triton::arch::endianness_e</a>.  <a href="classtriton_1_1arch_1_1CpuInterface.html#a8f2095be6c5de989ca21d73b0897ffc1">More...</a><br /></td></tr>
<tr class="separator:a8f2095be6c5de989ca21d73b0897ffc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c77c6c4461b0b74a1c7379c20d56f4c"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a7c77c6c4461b0b74a1c7379c20d56f4c">isFlag</a> (<a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> regId) const =0</td></tr>
<tr class="memdesc:a7c77c6c4461b0b74a1c7379c20d56f4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the register ID is a flag.  <a href="classtriton_1_1arch_1_1CpuInterface.html#a7c77c6c4461b0b74a1c7379c20d56f4c">More...</a><br /></td></tr>
<tr class="separator:a7c77c6c4461b0b74a1c7379c20d56f4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3a2e06c69421580e575a3d4965d9eb8"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#ab3a2e06c69421580e575a3d4965d9eb8">isRegister</a> (<a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> regId) const =0</td></tr>
<tr class="memdesc:ab3a2e06c69421580e575a3d4965d9eb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the register ID is a register.  <a href="classtriton_1_1arch_1_1CpuInterface.html#ab3a2e06c69421580e575a3d4965d9eb8">More...</a><br /></td></tr>
<tr class="separator:ab3a2e06c69421580e575a3d4965d9eb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a513052408afd395d7572a52baa93e3f4"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a513052408afd395d7572a52baa93e3f4">isRegisterValid</a> (<a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> regId) const =0</td></tr>
<tr class="memdesc:a513052408afd395d7572a52baa93e3f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the register ID is valid.  <a href="classtriton_1_1arch_1_1CpuInterface.html#a513052408afd395d7572a52baa93e3f4">More...</a><br /></td></tr>
<tr class="separator:a513052408afd395d7572a52baa93e3f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab34864c9c42c870ea3b4cabf14fe2258"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#ab34864c9c42c870ea3b4cabf14fe2258">isThumb</a> (void) const =0</td></tr>
<tr class="memdesc:ab34864c9c42c870ea3b4cabf14fe2258"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the execution mode is Thumb. Only useful for Arm32.  <a href="classtriton_1_1arch_1_1CpuInterface.html#ab34864c9c42c870ea3b4cabf14fe2258">More...</a><br /></td></tr>
<tr class="separator:ab34864c9c42c870ea3b4cabf14fe2258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a324371b24a21a1438d4268e9ebbe9297"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a324371b24a21a1438d4268e9ebbe9297">setThumb</a> (bool state)=0</td></tr>
<tr class="memdesc:a324371b24a21a1438d4268e9ebbe9297"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets CPU state to Thumb mode.  <a href="classtriton_1_1arch_1_1CpuInterface.html#a324371b24a21a1438d4268e9ebbe9297">More...</a><br /></td></tr>
<tr class="separator:a324371b24a21a1438d4268e9ebbe9297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0812d3f5608f4a70711293159ed699da"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a0812d3f5608f4a70711293159ed699da">isMemoryExclusiveAccess</a> (void) const =0</td></tr>
<tr class="memdesc:a0812d3f5608f4a70711293159ed699da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the exclusive memory access flag is set. Only valid for Arm32.  <a href="classtriton_1_1arch_1_1CpuInterface.html#a0812d3f5608f4a70711293159ed699da">More...</a><br /></td></tr>
<tr class="separator:a0812d3f5608f4a70711293159ed699da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a583e60863a9bce0c902d07fe4b0af29a"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a583e60863a9bce0c902d07fe4b0af29a">setMemoryExclusiveAccess</a> (bool state)=0</td></tr>
<tr class="memdesc:a583e60863a9bce0c902d07fe4b0af29a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets exclusive memory access flag. Only valid for Arm32.  <a href="classtriton_1_1arch_1_1CpuInterface.html#a583e60863a9bce0c902d07fe4b0af29a">More...</a><br /></td></tr>
<tr class="separator:a583e60863a9bce0c902d07fe4b0af29a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e29389c5d2302065d175669cf2e4195"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT <a class="el" href="group__triton.html#gaf268b500e0439d03342a0e6b369bca7e">triton::uint32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a8e29389c5d2302065d175669cf2e4195">gprSize</a> (void) const =0</td></tr>
<tr class="memdesc:a8e29389c5d2302065d175669cf2e4195"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the bit in byte of the General Purpose Registers.  <a href="classtriton_1_1arch_1_1CpuInterface.html#a8e29389c5d2302065d175669cf2e4195">More...</a><br /></td></tr>
<tr class="separator:a8e29389c5d2302065d175669cf2e4195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a028f9616a2ab44f3218cd36e5341935b"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT <a class="el" href="group__triton.html#gaf268b500e0439d03342a0e6b369bca7e">triton::uint32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a028f9616a2ab44f3218cd36e5341935b">gprBitSize</a> (void) const =0</td></tr>
<tr class="memdesc:a028f9616a2ab44f3218cd36e5341935b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the bit in bit of the General Purpose Registers.  <a href="classtriton_1_1arch_1_1CpuInterface.html#a028f9616a2ab44f3218cd36e5341935b">More...</a><br /></td></tr>
<tr class="separator:a028f9616a2ab44f3218cd36e5341935b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0219fa0b7ca00f0c312c2ed8d42cc31"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT <a class="el" href="group__triton.html#gaf268b500e0439d03342a0e6b369bca7e">triton::uint32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#af0219fa0b7ca00f0c312c2ed8d42cc31">numberOfRegisters</a> (void) const =0</td></tr>
<tr class="memdesc:af0219fa0b7ca00f0c312c2ed8d42cc31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the number of registers according to the CPU architecture.  <a href="classtriton_1_1arch_1_1CpuInterface.html#af0219fa0b7ca00f0c312c2ed8d42cc31">More...</a><br /></td></tr>
<tr class="separator:af0219fa0b7ca00f0c312c2ed8d42cc31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6de41d3bdeb2a590417c7f261ae42f3e"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT std::set&lt; const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a6de41d3bdeb2a590417c7f261ae42f3e">getParentRegisters</a> (void) const =0</td></tr>
<tr class="memdesc:a6de41d3bdeb2a590417c7f261ae42f3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns all parent registers.  <a href="classtriton_1_1arch_1_1CpuInterface.html#a6de41d3bdeb2a590417c7f261ae42f3e">More...</a><br /></td></tr>
<tr class="separator:a6de41d3bdeb2a590417c7f261ae42f3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7193d093aa8638bb401cc40cdf126a7"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT const std::unordered_map&lt; <a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a>, const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &gt; &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#af7193d093aa8638bb401cc40cdf126a7">getAllRegisters</a> (void) const =0</td></tr>
<tr class="memdesc:af7193d093aa8638bb401cc40cdf126a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns all registers.  <a href="classtriton_1_1arch_1_1CpuInterface.html#af7193d093aa8638bb401cc40cdf126a7">More...</a><br /></td></tr>
<tr class="separator:af7193d093aa8638bb401cc40cdf126a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cca4979b2141eb6f2ed13f70bda6389"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a4cca4979b2141eb6f2ed13f70bda6389">getParentRegister</a> (const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp;reg) const =0</td></tr>
<tr class="memdesc:a4cca4979b2141eb6f2ed13f70bda6389"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns parent register from a given one.  <a href="classtriton_1_1arch_1_1CpuInterface.html#a4cca4979b2141eb6f2ed13f70bda6389">More...</a><br /></td></tr>
<tr class="separator:a4cca4979b2141eb6f2ed13f70bda6389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4318dc7fdd36992a994d13c11212b31"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#ab4318dc7fdd36992a994d13c11212b31">getParentRegister</a> (<a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> id) const =0</td></tr>
<tr class="memdesc:ab4318dc7fdd36992a994d13c11212b31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns parent register from a given one.  <a href="classtriton_1_1arch_1_1CpuInterface.html#ab4318dc7fdd36992a994d13c11212b31">More...</a><br /></td></tr>
<tr class="separator:ab4318dc7fdd36992a994d13c11212b31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68265bb44ac85eba5671a56df5d76303"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a68265bb44ac85eba5671a56df5d76303">getRegister</a> (<a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> id) const =0</td></tr>
<tr class="memdesc:a68265bb44ac85eba5671a56df5d76303"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns register from id.  <a href="classtriton_1_1arch_1_1CpuInterface.html#a68265bb44ac85eba5671a56df5d76303">More...</a><br /></td></tr>
<tr class="separator:a68265bb44ac85eba5671a56df5d76303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af27c0c557f728b922b5ff304a152974e"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#af27c0c557f728b922b5ff304a152974e">getRegister</a> (const std::string &amp;name) const =0</td></tr>
<tr class="memdesc:af27c0c557f728b922b5ff304a152974e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns register from name.  <a href="classtriton_1_1arch_1_1CpuInterface.html#af27c0c557f728b922b5ff304a152974e">More...</a><br /></td></tr>
<tr class="separator:af27c0c557f728b922b5ff304a152974e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a0fe3b0b96c14f43cc5dc32cdae6aa0"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a5a0fe3b0b96c14f43cc5dc32cdae6aa0">getProgramCounter</a> (void) const =0</td></tr>
<tr class="memdesc:a5a0fe3b0b96c14f43cc5dc32cdae6aa0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the program counter register.  <a href="classtriton_1_1arch_1_1CpuInterface.html#a5a0fe3b0b96c14f43cc5dc32cdae6aa0">More...</a><br /></td></tr>
<tr class="separator:a5a0fe3b0b96c14f43cc5dc32cdae6aa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad75a59d368917735292247ac70288f9e"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#ad75a59d368917735292247ac70288f9e">getStackPointer</a> (void) const =0</td></tr>
<tr class="memdesc:ad75a59d368917735292247ac70288f9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the stack pointer register.  <a href="classtriton_1_1arch_1_1CpuInterface.html#ad75a59d368917735292247ac70288f9e">More...</a><br /></td></tr>
<tr class="separator:ad75a59d368917735292247ac70288f9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1247326d32d49d1bdecfd389ff02069"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#ab1247326d32d49d1bdecfd389ff02069">disassembly</a> (<a class="el" href="classtriton_1_1arch_1_1Instruction.html">triton::arch::Instruction</a> &amp;inst)=0</td></tr>
<tr class="memdesc:ab1247326d32d49d1bdecfd389ff02069"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disassembles the instruction according to the architecture.  <a href="classtriton_1_1arch_1_1CpuInterface.html#ab1247326d32d49d1bdecfd389ff02069">More...</a><br /></td></tr>
<tr class="separator:ab1247326d32d49d1bdecfd389ff02069"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7e06d969e1eeee1b0741bf857123dae"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT <a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#ad7e06d969e1eeee1b0741bf857123dae">getConcreteMemoryValue</a> (<a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a> addr, bool execCallbacks=true) const =0</td></tr>
<tr class="memdesc:ad7e06d969e1eeee1b0741bf857123dae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the concrete value of a memory cell.  <a href="classtriton_1_1arch_1_1CpuInterface.html#ad7e06d969e1eeee1b0741bf857123dae">More...</a><br /></td></tr>
<tr class="separator:ad7e06d969e1eeee1b0741bf857123dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33bd38c6a9092d9b03b9d23036ed5db1"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT <a class="el" href="group__triton.html#gac3b9c0d23b5fc2863c0dab7d13ce7680">triton::uint512</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a33bd38c6a9092d9b03b9d23036ed5db1">getConcreteMemoryValue</a> (const <a class="el" href="classtriton_1_1arch_1_1MemoryAccess.html">triton::arch::MemoryAccess</a> &amp;mem, bool execCallbacks=true) const =0</td></tr>
<tr class="memdesc:a33bd38c6a9092d9b03b9d23036ed5db1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the concrete value of memory cells.  <a href="classtriton_1_1arch_1_1CpuInterface.html#a33bd38c6a9092d9b03b9d23036ed5db1">More...</a><br /></td></tr>
<tr class="separator:a33bd38c6a9092d9b03b9d23036ed5db1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac211da8bab4f3d086018bfa5ead0d528"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT std::vector&lt; <a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#ac211da8bab4f3d086018bfa5ead0d528">getConcreteMemoryAreaValue</a> (<a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a> baseAddr, <a class="el" href="group__triton.html#ga981108cc1be621a7f4690020ae39814d">triton::usize</a> size, bool execCallbacks=true) const =0</td></tr>
<tr class="memdesc:ac211da8bab4f3d086018bfa5ead0d528"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the concrete value of a memory area.  <a href="classtriton_1_1arch_1_1CpuInterface.html#ac211da8bab4f3d086018bfa5ead0d528">More...</a><br /></td></tr>
<tr class="separator:ac211da8bab4f3d086018bfa5ead0d528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af546439c3915bc2269a582eabd08462a"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT <a class="el" href="group__triton.html#gac3b9c0d23b5fc2863c0dab7d13ce7680">triton::uint512</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#af546439c3915bc2269a582eabd08462a">getConcreteRegisterValue</a> (const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp;reg, bool execCallbacks=true) const =0</td></tr>
<tr class="memdesc:af546439c3915bc2269a582eabd08462a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the concrete value of a register.  <a href="classtriton_1_1arch_1_1CpuInterface.html#af546439c3915bc2269a582eabd08462a">More...</a><br /></td></tr>
<tr class="separator:af546439c3915bc2269a582eabd08462a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30d5c7bef925a3363047b1369ce1c6c4"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a30d5c7bef925a3363047b1369ce1c6c4">setConcreteMemoryValue</a> (<a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a> addr, <a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> value, bool execCallbacks=true)=0</td></tr>
<tr class="memdesc:a30d5c7bef925a3363047b1369ce1c6c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">[<b>architecture api</b>] - Sets the concrete value of a memory cell.  <a href="classtriton_1_1arch_1_1CpuInterface.html#a30d5c7bef925a3363047b1369ce1c6c4">More...</a><br /></td></tr>
<tr class="separator:a30d5c7bef925a3363047b1369ce1c6c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b9fc2f4efe2093024d597402e2ffe57"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a5b9fc2f4efe2093024d597402e2ffe57">setConcreteMemoryValue</a> (const <a class="el" href="classtriton_1_1arch_1_1MemoryAccess.html">triton::arch::MemoryAccess</a> &amp;mem, const <a class="el" href="group__triton.html#gac3b9c0d23b5fc2863c0dab7d13ce7680">triton::uint512</a> &amp;value, bool execCallbacks=true)=0</td></tr>
<tr class="memdesc:a5b9fc2f4efe2093024d597402e2ffe57"><td class="mdescLeft">&#160;</td><td class="mdescRight">[<b>architecture api</b>] - Sets the concrete value of memory cells.  <a href="classtriton_1_1arch_1_1CpuInterface.html#a5b9fc2f4efe2093024d597402e2ffe57">More...</a><br /></td></tr>
<tr class="separator:a5b9fc2f4efe2093024d597402e2ffe57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21df3a0e870f159363b7970296a6a90c"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a21df3a0e870f159363b7970296a6a90c">setConcreteMemoryAreaValue</a> (<a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a> baseAddr, const std::vector&lt; <a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> &gt; &amp;values, bool execCallbacks=true)=0</td></tr>
<tr class="memdesc:a21df3a0e870f159363b7970296a6a90c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[<b>architecture api</b>] - Sets the concrete value of a memory area.  <a href="classtriton_1_1arch_1_1CpuInterface.html#a21df3a0e870f159363b7970296a6a90c">More...</a><br /></td></tr>
<tr class="separator:a21df3a0e870f159363b7970296a6a90c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02a525608e3e3d0f2ba208810bf303f5"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a02a525608e3e3d0f2ba208810bf303f5">setConcreteMemoryAreaValue</a> (<a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a> baseAddr, const void *area, <a class="el" href="group__triton.html#ga981108cc1be621a7f4690020ae39814d">triton::usize</a> size, bool execCallbacks=true)=0</td></tr>
<tr class="memdesc:a02a525608e3e3d0f2ba208810bf303f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">[<b>architecture api</b>] - Sets the concrete value of a memory area.  <a href="classtriton_1_1arch_1_1CpuInterface.html#a02a525608e3e3d0f2ba208810bf303f5">More...</a><br /></td></tr>
<tr class="separator:a02a525608e3e3d0f2ba208810bf303f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ce7844572d39d742bf7aee2e6b4ceef"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a5ce7844572d39d742bf7aee2e6b4ceef">setConcreteRegisterValue</a> (const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp;reg, const <a class="el" href="group__triton.html#gac3b9c0d23b5fc2863c0dab7d13ce7680">triton::uint512</a> &amp;value, bool execCallbacks=true)=0</td></tr>
<tr class="memdesc:a5ce7844572d39d742bf7aee2e6b4ceef"><td class="mdescLeft">&#160;</td><td class="mdescRight">[<b>architecture api</b>] - Sets the concrete value of a register.  <a href="classtriton_1_1arch_1_1CpuInterface.html#a5ce7844572d39d742bf7aee2e6b4ceef">More...</a><br /></td></tr>
<tr class="separator:a5ce7844572d39d742bf7aee2e6b4ceef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c7730f098fa7c587016f0ea1b3dead9"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a8c7730f098fa7c587016f0ea1b3dead9">isConcreteMemoryValueDefined</a> (const <a class="el" href="classtriton_1_1arch_1_1MemoryAccess.html">triton::arch::MemoryAccess</a> &amp;mem) const =0</td></tr>
<tr class="memdesc:a8c7730f098fa7c587016f0ea1b3dead9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if memory cells have a defined concrete value.  <a href="classtriton_1_1arch_1_1CpuInterface.html#a8c7730f098fa7c587016f0ea1b3dead9">More...</a><br /></td></tr>
<tr class="separator:a8c7730f098fa7c587016f0ea1b3dead9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6aa27e79992ede45d7c3162fb3c2a881"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a6aa27e79992ede45d7c3162fb3c2a881">isConcreteMemoryValueDefined</a> (<a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a> baseAddr, <a class="el" href="group__triton.html#ga981108cc1be621a7f4690020ae39814d">triton::usize</a> size=1) const =0</td></tr>
<tr class="memdesc:a6aa27e79992ede45d7c3162fb3c2a881"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if memory cells have a defined concrete value.  <a href="classtriton_1_1arch_1_1CpuInterface.html#a6aa27e79992ede45d7c3162fb3c2a881">More...</a><br /></td></tr>
<tr class="separator:a6aa27e79992ede45d7c3162fb3c2a881"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d2acc27d27e053185e9accf5aaf0eef"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a1d2acc27d27e053185e9accf5aaf0eef">clearConcreteMemoryValue</a> (const <a class="el" href="classtriton_1_1arch_1_1MemoryAccess.html">triton::arch::MemoryAccess</a> &amp;mem)=0</td></tr>
<tr class="memdesc:a1d2acc27d27e053185e9accf5aaf0eef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears concrete values assigned to the memory cells.  <a href="classtriton_1_1arch_1_1CpuInterface.html#a1d2acc27d27e053185e9accf5aaf0eef">More...</a><br /></td></tr>
<tr class="separator:a1d2acc27d27e053185e9accf5aaf0eef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a927d8ae4a3b405e5f387b86482e302e5"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a927d8ae4a3b405e5f387b86482e302e5">clearConcreteMemoryValue</a> (<a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a> baseAddr, <a class="el" href="group__triton.html#ga981108cc1be621a7f4690020ae39814d">triton::usize</a> size=1)=0</td></tr>
<tr class="memdesc:a927d8ae4a3b405e5f387b86482e302e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears concrete values assigned to the memory cells.  <a href="classtriton_1_1arch_1_1CpuInterface.html#a927d8ae4a3b405e5f387b86482e302e5">More...</a><br /></td></tr>
<tr class="separator:a927d8ae4a3b405e5f387b86482e302e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >This interface is used as abstract CPU interface. All CPU must use this interface. </p>

<p class="definition">Definition at line <a class="el" href="cpuInterface_8hpp_source.html#l00042">42</a> of file <a class="el" href="cpuInterface_8hpp_source.html">cpuInterface.hpp</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="aa248c2fd7f359fa5a4f2acfcb81e32df" name="aa248c2fd7f359fa5a4f2acfcb81e32df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa248c2fd7f359fa5a4f2acfcb81e32df">&#9670;&#160;</a></span>~CpuInterface()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual TRITON_EXPORT triton::arch::CpuInterface::~CpuInterface </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Destructor. </p>

<p class="definition">Definition at line <a class="el" href="cpuInterface_8hpp_source.html#l00045">45</a> of file <a class="el" href="cpuInterface_8hpp_source.html">cpuInterface.hpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a821c158cbb04dbe836cf8ac90ea110fa" name="a821c158cbb04dbe836cf8ac90ea110fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a821c158cbb04dbe836cf8ac90ea110fa">&#9670;&#160;</a></span>clear()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual TRITON_EXPORT void triton::arch::CpuInterface::clear </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Clears the architecture states (registers and memory). </p>

<p>Implemented in <a class="el" href="classtriton_1_1arch_1_1arm_1_1aarch64_1_1AArch64Cpu.html#a109c5d8818ef10647eae2f037b91b054">triton::arch::arm::aarch64::AArch64Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a8f022eb38f76e96c4c812b59fa54fa48">triton::arch::arm::arm32::Arm32Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1x86_1_1x8664Cpu.html#ae1d2388efd463b2d70c7c610bdceb19e">triton::arch::x86::x8664Cpu</a>, and <a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#ab499fef7ca6474bd169ab3c9dda2085c">triton::arch::x86::x86Cpu</a>.</p>

</div>
</div>
<a id="a1d2acc27d27e053185e9accf5aaf0eef" name="a1d2acc27d27e053185e9accf5aaf0eef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d2acc27d27e053185e9accf5aaf0eef">&#9670;&#160;</a></span>clearConcreteMemoryValue() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual TRITON_EXPORT void triton::arch::CpuInterface::clearConcreteMemoryValue </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classtriton_1_1arch_1_1MemoryAccess.html">triton::arch::MemoryAccess</a> &amp;&#160;</td>
          <td class="paramname"><em>mem</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Clears concrete values assigned to the memory cells. </p>

<p>Implemented in <a class="el" href="classtriton_1_1arch_1_1arm_1_1aarch64_1_1AArch64Cpu.html#a216802133e52ef4a40771f541b43ca9b">triton::arch::arm::aarch64::AArch64Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a4bbfda598650c9fc5ede341e6de9f197">triton::arch::arm::arm32::Arm32Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1x86_1_1x8664Cpu.html#abc31a40fc008886f8d115b42e92d7f12">triton::arch::x86::x8664Cpu</a>, and <a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a89e6ea7974ef25dc5501282d31b00103">triton::arch::x86::x86Cpu</a>.</p>

</div>
</div>
<a id="a927d8ae4a3b405e5f387b86482e302e5" name="a927d8ae4a3b405e5f387b86482e302e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a927d8ae4a3b405e5f387b86482e302e5">&#9670;&#160;</a></span>clearConcreteMemoryValue() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual TRITON_EXPORT void triton::arch::CpuInterface::clearConcreteMemoryValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a>&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__triton.html#ga981108cc1be621a7f4690020ae39814d">triton::usize</a>&#160;</td>
          <td class="paramname"><em>size</em> = <code>1</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Clears concrete values assigned to the memory cells. </p>

<p>Implemented in <a class="el" href="classtriton_1_1arch_1_1arm_1_1aarch64_1_1AArch64Cpu.html#a9f2b47f49e67081e64622cec8ae62c8c">triton::arch::arm::aarch64::AArch64Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a91ee600c32d84757ae3bb43ea2446814">triton::arch::arm::arm32::Arm32Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1x86_1_1x8664Cpu.html#a8f057f5cbec71bdf9cd10ee24efcad69">triton::arch::x86::x8664Cpu</a>, and <a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a75ce11eb1674f87c5dece6e121e60b1d">triton::arch::x86::x86Cpu</a>.</p>

</div>
</div>
<a id="ab1247326d32d49d1bdecfd389ff02069" name="ab1247326d32d49d1bdecfd389ff02069"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1247326d32d49d1bdecfd389ff02069">&#9670;&#160;</a></span>disassembly()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual TRITON_EXPORT void triton::arch::CpuInterface::disassembly </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classtriton_1_1arch_1_1Instruction.html">triton::arch::Instruction</a> &amp;&#160;</td>
          <td class="paramname"><em>inst</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Disassembles the instruction according to the architecture. </p>

<p>Implemented in <a class="el" href="classtriton_1_1arch_1_1arm_1_1aarch64_1_1AArch64Cpu.html#aa64fc695df938e2ec1c78c3116f4c38c">triton::arch::arm::aarch64::AArch64Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a970e8fbf94e92ded4d54a8ca49e74954">triton::arch::arm::arm32::Arm32Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1x86_1_1x8664Cpu.html#a96662ad52d838f5bf0229031b13ad990">triton::arch::x86::x8664Cpu</a>, and <a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a27eb1d8252031b611deb774f24e2b641">triton::arch::x86::x86Cpu</a>.</p>

</div>
</div>
<a id="af7193d093aa8638bb401cc40cdf126a7" name="af7193d093aa8638bb401cc40cdf126a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7193d093aa8638bb401cc40cdf126a7">&#9670;&#160;</a></span>getAllRegisters()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual TRITON_EXPORT const std::unordered_map&lt; <a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a>, const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &gt; &amp; triton::arch::CpuInterface::getAllRegisters </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns all registers. </p>

<p>Implemented in <a class="el" href="classtriton_1_1arch_1_1arm_1_1aarch64_1_1AArch64Cpu.html#a563279c7002e7c579ae846ad0bfcdd43">triton::arch::arm::aarch64::AArch64Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#add372e367434bb113d431779395131f2">triton::arch::arm::arm32::Arm32Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1x86_1_1x8664Cpu.html#a3b9d0720ea1c316bf15c7d298b311daa">triton::arch::x86::x8664Cpu</a>, and <a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#accbf805c5f9444eded9f033144cb11e6">triton::arch::x86::x86Cpu</a>.</p>

</div>
</div>
<a id="ac211da8bab4f3d086018bfa5ead0d528" name="ac211da8bab4f3d086018bfa5ead0d528"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac211da8bab4f3d086018bfa5ead0d528">&#9670;&#160;</a></span>getConcreteMemoryAreaValue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual TRITON_EXPORT std::vector&lt; <a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> &gt; triton::arch::CpuInterface::getConcreteMemoryAreaValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a>&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__triton.html#ga981108cc1be621a7f4690020ae39814d">triton::usize</a>&#160;</td>
          <td class="paramname"><em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>execCallbacks</em> = <code>true</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the concrete value of a memory area. </p>

<p>Implemented in <a class="el" href="classtriton_1_1arch_1_1arm_1_1aarch64_1_1AArch64Cpu.html#a092cca68216e322c5188ec98b8f0e4dd">triton::arch::arm::aarch64::AArch64Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#ab6e4b1d24b312a5e0af3ade96b4d197f">triton::arch::arm::arm32::Arm32Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1x86_1_1x8664Cpu.html#a4f9693b1b07bbd035a2280cf0fc7a369">triton::arch::x86::x8664Cpu</a>, and <a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a271c74e9bc94fcc658ea811aca5127d4">triton::arch::x86::x86Cpu</a>.</p>

</div>
</div>
<a id="a33bd38c6a9092d9b03b9d23036ed5db1" name="a33bd38c6a9092d9b03b9d23036ed5db1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33bd38c6a9092d9b03b9d23036ed5db1">&#9670;&#160;</a></span>getConcreteMemoryValue() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual TRITON_EXPORT <a class="el" href="group__triton.html#gac3b9c0d23b5fc2863c0dab7d13ce7680">triton::uint512</a> triton::arch::CpuInterface::getConcreteMemoryValue </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classtriton_1_1arch_1_1MemoryAccess.html">triton::arch::MemoryAccess</a> &amp;&#160;</td>
          <td class="paramname"><em>mem</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>execCallbacks</em> = <code>true</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the concrete value of memory cells. </p>

<p>Implemented in <a class="el" href="classtriton_1_1arch_1_1arm_1_1aarch64_1_1AArch64Cpu.html#a570f76084d3d2276eed6f2cfa3e8a153">triton::arch::arm::aarch64::AArch64Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#ac238dba6789d092dc249e0f034dde774">triton::arch::arm::arm32::Arm32Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1x86_1_1x8664Cpu.html#a339f506b61f0473d068fab8fab49351b">triton::arch::x86::x8664Cpu</a>, and <a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a935a177d8afb555e23cabcabd62af9e4">triton::arch::x86::x86Cpu</a>.</p>

</div>
</div>
<a id="ad7e06d969e1eeee1b0741bf857123dae" name="ad7e06d969e1eeee1b0741bf857123dae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7e06d969e1eeee1b0741bf857123dae">&#9670;&#160;</a></span>getConcreteMemoryValue() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual TRITON_EXPORT <a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::CpuInterface::getConcreteMemoryValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a>&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>execCallbacks</em> = <code>true</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the concrete value of a memory cell. </p>

<p>Implemented in <a class="el" href="classtriton_1_1arch_1_1arm_1_1aarch64_1_1AArch64Cpu.html#a868502d96f6d3c28a7ba8e23d3ac3d80">triton::arch::arm::aarch64::AArch64Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a6f7dc264f74a0456dda9a7f8bae73028">triton::arch::arm::arm32::Arm32Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1x86_1_1x8664Cpu.html#a6ea8cc25e13a6ab4b5b72e776891c7fa">triton::arch::x86::x8664Cpu</a>, and <a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a981e7d218251f0c4ff2f6e3e1e7638bf">triton::arch::x86::x86Cpu</a>.</p>

</div>
</div>
<a id="af546439c3915bc2269a582eabd08462a" name="af546439c3915bc2269a582eabd08462a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af546439c3915bc2269a582eabd08462a">&#9670;&#160;</a></span>getConcreteRegisterValue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual TRITON_EXPORT <a class="el" href="group__triton.html#gac3b9c0d23b5fc2863c0dab7d13ce7680">triton::uint512</a> triton::arch::CpuInterface::getConcreteRegisterValue </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp;&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>execCallbacks</em> = <code>true</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the concrete value of a register. </p>

<p>Implemented in <a class="el" href="classtriton_1_1arch_1_1arm_1_1aarch64_1_1AArch64Cpu.html#add73c9664d99efa6c5f76476a4a80bf5">triton::arch::arm::aarch64::AArch64Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a514cb0bc9a5629ee1e50aac8d472ff38">triton::arch::arm::arm32::Arm32Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1x86_1_1x8664Cpu.html#a17bac0390b983fefb9d7f840fe6e07b4">triton::arch::x86::x8664Cpu</a>, and <a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#aa2f8f162b36aeceb466c859b1b58cdba">triton::arch::x86::x86Cpu</a>.</p>

</div>
</div>
<a id="a8f2095be6c5de989ca21d73b0897ffc1" name="a8f2095be6c5de989ca21d73b0897ffc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f2095be6c5de989ca21d73b0897ffc1">&#9670;&#160;</a></span>getEndianness()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual TRITON_EXPORT <a class="el" href="group__arch.html#gadee281336a9e33970bba8e2c0784f329">triton::arch::endianness_e</a> triton::arch::CpuInterface::getEndianness </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the kind of endianness as <a class="el" href="group__arch.html#gadee281336a9e33970bba8e2c0784f329">triton::arch::endianness_e</a>. </p>

<p>Implemented in <a class="el" href="classtriton_1_1arch_1_1arm_1_1aarch64_1_1AArch64Cpu.html#ad4093741fa7ac2b61ec5aa4129eea748">triton::arch::arm::aarch64::AArch64Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a3be39563121373c58c023105655861a2">triton::arch::arm::arm32::Arm32Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1x86_1_1x8664Cpu.html#ac8d082d011f326e6c397b797b33e5e71">triton::arch::x86::x8664Cpu</a>, and <a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a4c2e07ade2fd2d76a6138852e2dd35bb">triton::arch::x86::x86Cpu</a>.</p>

</div>
</div>
<a id="a4cca4979b2141eb6f2ed13f70bda6389" name="a4cca4979b2141eb6f2ed13f70bda6389"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cca4979b2141eb6f2ed13f70bda6389">&#9670;&#160;</a></span>getParentRegister() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual TRITON_EXPORT const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp; triton::arch::CpuInterface::getParentRegister </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp;&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns parent register from a given one. </p>

<p>Implemented in <a class="el" href="classtriton_1_1arch_1_1arm_1_1aarch64_1_1AArch64Cpu.html#a977dd6228b5e6fa439f70d77a6d186d9">triton::arch::arm::aarch64::AArch64Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#addffc0fedec16f0f5e1b5c3f13f91ee4">triton::arch::arm::arm32::Arm32Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1x86_1_1x8664Cpu.html#aa1932133dc045cb836431a3d95982833">triton::arch::x86::x8664Cpu</a>, and <a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a97ae987a41a8f453d066d6db71c588a8">triton::arch::x86::x86Cpu</a>.</p>

</div>
</div>
<a id="ab4318dc7fdd36992a994d13c11212b31" name="ab4318dc7fdd36992a994d13c11212b31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4318dc7fdd36992a994d13c11212b31">&#9670;&#160;</a></span>getParentRegister() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual TRITON_EXPORT const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp; triton::arch::CpuInterface::getParentRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns parent register from a given one. </p>

<p>Implemented in <a class="el" href="classtriton_1_1arch_1_1arm_1_1aarch64_1_1AArch64Cpu.html#a5a7afea48ef7e921cdef73f241536013">triton::arch::arm::aarch64::AArch64Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#adefbf4919beca5d953283b647d3680ae">triton::arch::arm::arm32::Arm32Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1x86_1_1x8664Cpu.html#aedf8a9692debaf0f7962f3773ada701e">triton::arch::x86::x8664Cpu</a>, and <a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a1de769c29f57ac3c9d446534237de83d">triton::arch::x86::x86Cpu</a>.</p>

</div>
</div>
<a id="a6de41d3bdeb2a590417c7f261ae42f3e" name="a6de41d3bdeb2a590417c7f261ae42f3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6de41d3bdeb2a590417c7f261ae42f3e">&#9670;&#160;</a></span>getParentRegisters()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual TRITON_EXPORT std::set&lt; const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> * &gt; triton::arch::CpuInterface::getParentRegisters </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns all parent registers. </p>

<p>Implemented in <a class="el" href="classtriton_1_1arch_1_1arm_1_1aarch64_1_1AArch64Cpu.html#a690f055f31c1468877a2b93d621d328c">triton::arch::arm::aarch64::AArch64Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a0f241d863a6844b69969c91dcb92757b">triton::arch::arm::arm32::Arm32Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1x86_1_1x8664Cpu.html#a4ab4393452fd846c003ba60affa996fa">triton::arch::x86::x8664Cpu</a>, and <a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a86fb237c3885f7b76d8190ac14387a34">triton::arch::x86::x86Cpu</a>.</p>

</div>
</div>
<a id="a5a0fe3b0b96c14f43cc5dc32cdae6aa0" name="a5a0fe3b0b96c14f43cc5dc32cdae6aa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a0fe3b0b96c14f43cc5dc32cdae6aa0">&#9670;&#160;</a></span>getProgramCounter()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual TRITON_EXPORT const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp; triton::arch::CpuInterface::getProgramCounter </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the program counter register. </p>

<p>Implemented in <a class="el" href="classtriton_1_1arch_1_1arm_1_1aarch64_1_1AArch64Cpu.html#a5d8e6faa910a7102d410caef1c597d66">triton::arch::arm::aarch64::AArch64Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a8719837eedbb82e78b57ce397e1f31fa">triton::arch::arm::arm32::Arm32Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1x86_1_1x8664Cpu.html#a288f96b931a96e41c13eea75f52e113c">triton::arch::x86::x8664Cpu</a>, and <a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a61144b1dea00470c0b19475742160259">triton::arch::x86::x86Cpu</a>.</p>

</div>
</div>
<a id="af27c0c557f728b922b5ff304a152974e" name="af27c0c557f728b922b5ff304a152974e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af27c0c557f728b922b5ff304a152974e">&#9670;&#160;</a></span>getRegister() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual TRITON_EXPORT const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp; triton::arch::CpuInterface::getRegister </td>
          <td>(</td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>name</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns register from name. </p>

<p>Implemented in <a class="el" href="classtriton_1_1arch_1_1arm_1_1aarch64_1_1AArch64Cpu.html#a94c1960d11beef73569a5765fb6c4e78">triton::arch::arm::aarch64::AArch64Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a5172d6a64fc051e31d89f45f20609c3b">triton::arch::arm::arm32::Arm32Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1x86_1_1x8664Cpu.html#ae443ca80399d58d19928824b45c7745f">triton::arch::x86::x8664Cpu</a>, and <a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#aeca442057b173fc7a1c6484638bcaab5">triton::arch::x86::x86Cpu</a>.</p>

</div>
</div>
<a id="a68265bb44ac85eba5671a56df5d76303" name="a68265bb44ac85eba5671a56df5d76303"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68265bb44ac85eba5671a56df5d76303">&#9670;&#160;</a></span>getRegister() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual TRITON_EXPORT const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp; triton::arch::CpuInterface::getRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns register from id. </p>

<p>Implemented in <a class="el" href="classtriton_1_1arch_1_1arm_1_1aarch64_1_1AArch64Cpu.html#a8340407631e27379fe7b366d6e9d4e36">triton::arch::arm::aarch64::AArch64Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a787ed36727a5a7ae48367539127ef701">triton::arch::arm::arm32::Arm32Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1x86_1_1x8664Cpu.html#a3830cdb00a969180b0dc859d5a888a67">triton::arch::x86::x8664Cpu</a>, and <a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#aa930a0b4cfab35304218e8c3b54002d7">triton::arch::x86::x86Cpu</a>.</p>

</div>
</div>
<a id="ad75a59d368917735292247ac70288f9e" name="ad75a59d368917735292247ac70288f9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad75a59d368917735292247ac70288f9e">&#9670;&#160;</a></span>getStackPointer()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual TRITON_EXPORT const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp; triton::arch::CpuInterface::getStackPointer </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the stack pointer register. </p>

<p>Implemented in <a class="el" href="classtriton_1_1arch_1_1arm_1_1aarch64_1_1AArch64Cpu.html#a450d2f64bedf8b29a63fe923764f5ade">triton::arch::arm::aarch64::AArch64Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a27b1f0941263fbe0f99c758e542cf8f8">triton::arch::arm::arm32::Arm32Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1x86_1_1x8664Cpu.html#aac006c24cafbad02d0e958abd9e99e2f">triton::arch::x86::x8664Cpu</a>, and <a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#adafb773137651d4fd49b97e279538ad2">triton::arch::x86::x86Cpu</a>.</p>

</div>
</div>
<a id="a028f9616a2ab44f3218cd36e5341935b" name="a028f9616a2ab44f3218cd36e5341935b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a028f9616a2ab44f3218cd36e5341935b">&#9670;&#160;</a></span>gprBitSize()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual TRITON_EXPORT <a class="el" href="group__triton.html#gaf268b500e0439d03342a0e6b369bca7e">triton::uint32</a> triton::arch::CpuInterface::gprBitSize </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the bit in bit of the General Purpose Registers. </p>

<p>Implemented in <a class="el" href="classtriton_1_1arch_1_1arm_1_1aarch64_1_1AArch64Cpu.html#a853d5a410ab2731ddf6ab20be32ad752">triton::arch::arm::aarch64::AArch64Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#aa0ac6466640899bfafc6589cf466984b">triton::arch::arm::arm32::Arm32Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1x86_1_1x8664Cpu.html#a9065e6c825a98cf7c799aa7a64d33a54">triton::arch::x86::x8664Cpu</a>, and <a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a498004d682f4bf63957c7d46826f38c6">triton::arch::x86::x86Cpu</a>.</p>

</div>
</div>
<a id="a8e29389c5d2302065d175669cf2e4195" name="a8e29389c5d2302065d175669cf2e4195"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e29389c5d2302065d175669cf2e4195">&#9670;&#160;</a></span>gprSize()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual TRITON_EXPORT <a class="el" href="group__triton.html#gaf268b500e0439d03342a0e6b369bca7e">triton::uint32</a> triton::arch::CpuInterface::gprSize </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the bit in byte of the General Purpose Registers. </p>

<p>Implemented in <a class="el" href="classtriton_1_1arch_1_1arm_1_1aarch64_1_1AArch64Cpu.html#abac9690f3ffbed7a0f6a0bb723a52e7b">triton::arch::arm::aarch64::AArch64Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a192e1f011faa42888639a93237e7cf00">triton::arch::arm::arm32::Arm32Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1x86_1_1x8664Cpu.html#a51d9bdea641c749ad41412d04095387c">triton::arch::x86::x8664Cpu</a>, and <a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a103c15498dede0e91da5ac5f38e984f9">triton::arch::x86::x86Cpu</a>.</p>

</div>
</div>
<a id="a8c7730f098fa7c587016f0ea1b3dead9" name="a8c7730f098fa7c587016f0ea1b3dead9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c7730f098fa7c587016f0ea1b3dead9">&#9670;&#160;</a></span>isConcreteMemoryValueDefined() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual TRITON_EXPORT bool triton::arch::CpuInterface::isConcreteMemoryValueDefined </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classtriton_1_1arch_1_1MemoryAccess.html">triton::arch::MemoryAccess</a> &amp;&#160;</td>
          <td class="paramname"><em>mem</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if memory cells have a defined concrete value. </p>

<p>Implemented in <a class="el" href="classtriton_1_1arch_1_1arm_1_1aarch64_1_1AArch64Cpu.html#a996ef2cca4b7d4ffc3f03c57efd5e5a6">triton::arch::arm::aarch64::AArch64Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a56d622ff16aec0308ae04ea1bca91401">triton::arch::arm::arm32::Arm32Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1x86_1_1x8664Cpu.html#a821f14b5c558c88cb6f678516ad59093">triton::arch::x86::x8664Cpu</a>, and <a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#ab91dfd32420cab73db18a5c769068b04">triton::arch::x86::x86Cpu</a>.</p>

</div>
</div>
<a id="a6aa27e79992ede45d7c3162fb3c2a881" name="a6aa27e79992ede45d7c3162fb3c2a881"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6aa27e79992ede45d7c3162fb3c2a881">&#9670;&#160;</a></span>isConcreteMemoryValueDefined() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual TRITON_EXPORT bool triton::arch::CpuInterface::isConcreteMemoryValueDefined </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a>&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__triton.html#ga981108cc1be621a7f4690020ae39814d">triton::usize</a>&#160;</td>
          <td class="paramname"><em>size</em> = <code>1</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if memory cells have a defined concrete value. </p>

<p>Implemented in <a class="el" href="classtriton_1_1arch_1_1arm_1_1aarch64_1_1AArch64Cpu.html#a7b19dd7caab791c41bd4111c10c5ac31">triton::arch::arm::aarch64::AArch64Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a8b2e49178ef937e398a0bc10be2973dc">triton::arch::arm::arm32::Arm32Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1x86_1_1x8664Cpu.html#a9fa45f2142a3c0f0f39afe265a898dc7">triton::arch::x86::x8664Cpu</a>, and <a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#ae4a838246a5c9512bfef363baea1340b">triton::arch::x86::x86Cpu</a>.</p>

</div>
</div>
<a id="a7c77c6c4461b0b74a1c7379c20d56f4c" name="a7c77c6c4461b0b74a1c7379c20d56f4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c77c6c4461b0b74a1c7379c20d56f4c">&#9670;&#160;</a></span>isFlag()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual TRITON_EXPORT bool triton::arch::CpuInterface::isFlag </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a>&#160;</td>
          <td class="paramname"><em>regId</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if the register ID is a flag. </p>

<p>Implemented in <a class="el" href="classtriton_1_1arch_1_1arm_1_1aarch64_1_1AArch64Cpu.html#ad0594255389186c0138ae14ec7883715">triton::arch::arm::aarch64::AArch64Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a552ac042ffac06469f5049d65d25395e">triton::arch::arm::arm32::Arm32Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1x86_1_1x8664Cpu.html#a932b425700d1f5f90980d17708fd3d28">triton::arch::x86::x8664Cpu</a>, and <a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#af398152628c83d8daa545a01ed729252">triton::arch::x86::x86Cpu</a>.</p>

</div>
</div>
<a id="a0812d3f5608f4a70711293159ed699da" name="a0812d3f5608f4a70711293159ed699da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0812d3f5608f4a70711293159ed699da">&#9670;&#160;</a></span>isMemoryExclusiveAccess()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual TRITON_EXPORT bool triton::arch::CpuInterface::isMemoryExclusiveAccess </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if the exclusive memory access flag is set. Only valid for Arm32. </p>

<p>Implemented in <a class="el" href="classtriton_1_1arch_1_1arm_1_1aarch64_1_1AArch64Cpu.html#a1833f087f927e633291b71066edf2180">triton::arch::arm::aarch64::AArch64Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a828c3bf3838b1b1d7c0d2df941072f4d">triton::arch::arm::arm32::Arm32Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1x86_1_1x8664Cpu.html#accaeb4ca667eafc996c107589bc5aca7">triton::arch::x86::x8664Cpu</a>, and <a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#ae3886fd10518d4b3788b856c502971a2">triton::arch::x86::x86Cpu</a>.</p>

</div>
</div>
<a id="ab3a2e06c69421580e575a3d4965d9eb8" name="ab3a2e06c69421580e575a3d4965d9eb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3a2e06c69421580e575a3d4965d9eb8">&#9670;&#160;</a></span>isRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual TRITON_EXPORT bool triton::arch::CpuInterface::isRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a>&#160;</td>
          <td class="paramname"><em>regId</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if the register ID is a register. </p>

<p>Implemented in <a class="el" href="classtriton_1_1arch_1_1arm_1_1aarch64_1_1AArch64Cpu.html#a74b2afda274841180f4f66df3637a876">triton::arch::arm::aarch64::AArch64Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#ac78fee0a82a35459f6d669b936448f11">triton::arch::arm::arm32::Arm32Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1x86_1_1x8664Cpu.html#a03040ad7de4941d0cbddd39753fb06f5">triton::arch::x86::x8664Cpu</a>, and <a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a154339974ec01c13788e498f81abea60">triton::arch::x86::x86Cpu</a>.</p>

</div>
</div>
<a id="a513052408afd395d7572a52baa93e3f4" name="a513052408afd395d7572a52baa93e3f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a513052408afd395d7572a52baa93e3f4">&#9670;&#160;</a></span>isRegisterValid()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual TRITON_EXPORT bool triton::arch::CpuInterface::isRegisterValid </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a>&#160;</td>
          <td class="paramname"><em>regId</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if the register ID is valid. </p>

<p>Implemented in <a class="el" href="classtriton_1_1arch_1_1arm_1_1aarch64_1_1AArch64Cpu.html#a3636cd1ce4ed1fa176c96992ada3ac2a">triton::arch::arm::aarch64::AArch64Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a6d230c275210bfb41cb0d4d943f1c7d8">triton::arch::arm::arm32::Arm32Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1x86_1_1x8664Cpu.html#adfa06163f2f137f79d29939963d76385">triton::arch::x86::x8664Cpu</a>, and <a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#af2f6e2e08a82169d018b7406fb089eb3">triton::arch::x86::x86Cpu</a>.</p>

</div>
</div>
<a id="ab34864c9c42c870ea3b4cabf14fe2258" name="ab34864c9c42c870ea3b4cabf14fe2258"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab34864c9c42c870ea3b4cabf14fe2258">&#9670;&#160;</a></span>isThumb()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual TRITON_EXPORT bool triton::arch::CpuInterface::isThumb </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if the execution mode is Thumb. Only useful for Arm32. </p>

<p>Implemented in <a class="el" href="classtriton_1_1arch_1_1arm_1_1aarch64_1_1AArch64Cpu.html#a87565dd34ff51dee2120dae71122ded8">triton::arch::arm::aarch64::AArch64Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a70a2162af28bcbc730f0ed9555cca1e1">triton::arch::arm::arm32::Arm32Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1x86_1_1x8664Cpu.html#ab38767f8c96e3495107fecd753367921">triton::arch::x86::x8664Cpu</a>, and <a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#aad8e43f42df0c2c2323f0bb5eea0cc1e">triton::arch::x86::x86Cpu</a>.</p>

</div>
</div>
<a id="af0219fa0b7ca00f0c312c2ed8d42cc31" name="af0219fa0b7ca00f0c312c2ed8d42cc31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0219fa0b7ca00f0c312c2ed8d42cc31">&#9670;&#160;</a></span>numberOfRegisters()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual TRITON_EXPORT <a class="el" href="group__triton.html#gaf268b500e0439d03342a0e6b369bca7e">triton::uint32</a> triton::arch::CpuInterface::numberOfRegisters </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the number of registers according to the CPU architecture. </p>

<p>Implemented in <a class="el" href="classtriton_1_1arch_1_1arm_1_1aarch64_1_1AArch64Cpu.html#a2a488fbe457626b8e1b1b5622e14a420">triton::arch::arm::aarch64::AArch64Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#ad5c22022cf3ae5b92118eedb16278a99">triton::arch::arm::arm32::Arm32Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1x86_1_1x8664Cpu.html#a08da6e32f79251b74e50b74dd7cf4541">triton::arch::x86::x8664Cpu</a>, and <a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a64225b441678421977badd0e92f5760d">triton::arch::x86::x86Cpu</a>.</p>

</div>
</div>
<a id="a21df3a0e870f159363b7970296a6a90c" name="a21df3a0e870f159363b7970296a6a90c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21df3a0e870f159363b7970296a6a90c">&#9670;&#160;</a></span>setConcreteMemoryAreaValue() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual TRITON_EXPORT void triton::arch::CpuInterface::setConcreteMemoryAreaValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a>&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::vector&lt; <a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>values</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>execCallbacks</em> = <code>true</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>[<b>architecture api</b>] - Sets the concrete value of a memory area. </p>
<p >Note that by setting a concrete value will probably imply a desynchronization with the symbolic state (if it exists). You should probably use the concretize functions after this. </p>

<p>Implemented in <a class="el" href="classtriton_1_1arch_1_1arm_1_1aarch64_1_1AArch64Cpu.html#a73bb6b1696243a03fe390d0342e28be0">triton::arch::arm::aarch64::AArch64Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#aeb25ab13ffa967855e20ce4307c41799">triton::arch::arm::arm32::Arm32Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1x86_1_1x8664Cpu.html#a4c816e7f189fcf06a53390037b342bfc">triton::arch::x86::x8664Cpu</a>, and <a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#ab96c4aee5e138f29a8889e6eae8f9abe">triton::arch::x86::x86Cpu</a>.</p>

</div>
</div>
<a id="a02a525608e3e3d0f2ba208810bf303f5" name="a02a525608e3e3d0f2ba208810bf303f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02a525608e3e3d0f2ba208810bf303f5">&#9670;&#160;</a></span>setConcreteMemoryAreaValue() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual TRITON_EXPORT void triton::arch::CpuInterface::setConcreteMemoryAreaValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a>&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const void *&#160;</td>
          <td class="paramname"><em>area</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__triton.html#ga981108cc1be621a7f4690020ae39814d">triton::usize</a>&#160;</td>
          <td class="paramname"><em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>execCallbacks</em> = <code>true</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>[<b>architecture api</b>] - Sets the concrete value of a memory area. </p>
<p >Note that by setting a concrete value will probably imply a desynchronization with the symbolic state (if it exists). You should probably use the concretize functions after this. </p>

<p>Implemented in <a class="el" href="classtriton_1_1arch_1_1arm_1_1aarch64_1_1AArch64Cpu.html#aa351c9b2288c66a36683ef2ee8aacf54">triton::arch::arm::aarch64::AArch64Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#ad6563a7979954dacf9d2c19673cf8f18">triton::arch::arm::arm32::Arm32Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1x86_1_1x8664Cpu.html#a99d192cce28afd20682c9cd115d2410b">triton::arch::x86::x8664Cpu</a>, and <a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a07f2cc1822b2097758e5ab52ef0a5c5f">triton::arch::x86::x86Cpu</a>.</p>

</div>
</div>
<a id="a5b9fc2f4efe2093024d597402e2ffe57" name="a5b9fc2f4efe2093024d597402e2ffe57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b9fc2f4efe2093024d597402e2ffe57">&#9670;&#160;</a></span>setConcreteMemoryValue() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual TRITON_EXPORT void triton::arch::CpuInterface::setConcreteMemoryValue </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classtriton_1_1arch_1_1MemoryAccess.html">triton::arch::MemoryAccess</a> &amp;&#160;</td>
          <td class="paramname"><em>mem</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group__triton.html#gac3b9c0d23b5fc2863c0dab7d13ce7680">triton::uint512</a> &amp;&#160;</td>
          <td class="paramname"><em>value</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>execCallbacks</em> = <code>true</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>[<b>architecture api</b>] - Sets the concrete value of memory cells. </p>
<p >Note that by setting a concrete value will probably imply a desynchronization with the symbolic state (if it exists). You should probably use the concretize functions after this. </p>

<p>Implemented in <a class="el" href="classtriton_1_1arch_1_1arm_1_1aarch64_1_1AArch64Cpu.html#ac7b40b00fe77f99fb938fba85a06cac0">triton::arch::arm::aarch64::AArch64Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a656cc7e37896ff4cc40225c4224a4fe1">triton::arch::arm::arm32::Arm32Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1x86_1_1x8664Cpu.html#ad35aace375e4db141ddecc49db7d7dc6">triton::arch::x86::x8664Cpu</a>, and <a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a861d93e832b6e2dd0114a87548b2d124">triton::arch::x86::x86Cpu</a>.</p>

</div>
</div>
<a id="a30d5c7bef925a3363047b1369ce1c6c4" name="a30d5c7bef925a3363047b1369ce1c6c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30d5c7bef925a3363047b1369ce1c6c4">&#9670;&#160;</a></span>setConcreteMemoryValue() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual TRITON_EXPORT void triton::arch::CpuInterface::setConcreteMemoryValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a>&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td>
          <td class="paramname"><em>value</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>execCallbacks</em> = <code>true</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>[<b>architecture api</b>] - Sets the concrete value of a memory cell. </p>
<p >Note that by setting a concrete value will probably imply a desynchronization with the symbolic state (if it exists). You should probably use the concretize functions after this. </p>

<p>Implemented in <a class="el" href="classtriton_1_1arch_1_1arm_1_1aarch64_1_1AArch64Cpu.html#a43c4ef4c72cb4f2aa0a50f8539bbdf6f">triton::arch::arm::aarch64::AArch64Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a6df2730debabc71ee14d383a6547d4bf">triton::arch::arm::arm32::Arm32Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1x86_1_1x8664Cpu.html#adda1e088b0d40290fb37e1599284e288">triton::arch::x86::x8664Cpu</a>, and <a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#adf6d621a4ab5d39ab545fe3d24027170">triton::arch::x86::x86Cpu</a>.</p>

</div>
</div>
<a id="a5ce7844572d39d742bf7aee2e6b4ceef" name="a5ce7844572d39d742bf7aee2e6b4ceef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ce7844572d39d742bf7aee2e6b4ceef">&#9670;&#160;</a></span>setConcreteRegisterValue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual TRITON_EXPORT void triton::arch::CpuInterface::setConcreteRegisterValue </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp;&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group__triton.html#gac3b9c0d23b5fc2863c0dab7d13ce7680">triton::uint512</a> &amp;&#160;</td>
          <td class="paramname"><em>value</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>execCallbacks</em> = <code>true</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>[<b>architecture api</b>] - Sets the concrete value of a register. </p>
<p >Note that by setting a concrete value will probably imply a desynchronization with the symbolic state (if it exists). You should probably use the concretize functions after this. </p>

<p>Implemented in <a class="el" href="classtriton_1_1arch_1_1arm_1_1aarch64_1_1AArch64Cpu.html#a11bf7314e0481111452528fe5f2e76ec">triton::arch::arm::aarch64::AArch64Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#adb1fd9094ef50b82257201eaf371f845">triton::arch::arm::arm32::Arm32Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1x86_1_1x8664Cpu.html#a69f06cec5938e4ba1724c34da78eb154">triton::arch::x86::x8664Cpu</a>, and <a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a1c745917c0a36508444049f105af1adb">triton::arch::x86::x86Cpu</a>.</p>

</div>
</div>
<a id="a583e60863a9bce0c902d07fe4b0af29a" name="a583e60863a9bce0c902d07fe4b0af29a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a583e60863a9bce0c902d07fe4b0af29a">&#9670;&#160;</a></span>setMemoryExclusiveAccess()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual TRITON_EXPORT void triton::arch::CpuInterface::setMemoryExclusiveAccess </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>state</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Sets exclusive memory access flag. Only valid for Arm32. </p>

<p>Implemented in <a class="el" href="classtriton_1_1arch_1_1arm_1_1aarch64_1_1AArch64Cpu.html#aae784de9b7a3a108452904b9a4e74c03">triton::arch::arm::aarch64::AArch64Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#aadf55b6a59ee5f7205a4b169a9a58d86">triton::arch::arm::arm32::Arm32Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1x86_1_1x8664Cpu.html#a6f026d94a3cdc530e4a1806b2fd76f52">triton::arch::x86::x8664Cpu</a>, and <a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a91ae71053e777b7e99232a01894cb082">triton::arch::x86::x86Cpu</a>.</p>

</div>
</div>
<a id="a324371b24a21a1438d4268e9ebbe9297" name="a324371b24a21a1438d4268e9ebbe9297"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a324371b24a21a1438d4268e9ebbe9297">&#9670;&#160;</a></span>setThumb()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual TRITON_EXPORT void triton::arch::CpuInterface::setThumb </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>state</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Sets CPU state to Thumb mode. </p>

<p>Implemented in <a class="el" href="classtriton_1_1arch_1_1arm_1_1aarch64_1_1AArch64Cpu.html#a969958527104e7bf49725f4ef39e1af3">triton::arch::arm::aarch64::AArch64Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#ae768f5db354b3fa53866b9e9246dee9c">triton::arch::arm::arm32::Arm32Cpu</a>, <a class="el" href="classtriton_1_1arch_1_1x86_1_1x8664Cpu.html#adda78e289078407660c6c013f472e2c7">triton::arch::x86::x8664Cpu</a>, and <a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a911ee96ec03d466327673da3239cc9ae">triton::arch::x86::x86Cpu</a>.</p>

</div>
</div>
<hr/>The documentation for this interface was generated from the following file:<ul>
<li>/Users/jonathan/Works/Tools/Triton/src/libtriton/includes/triton/<a class="el" href="cpuInterface_8hpp_source.html">cpuInterface.hpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
