# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../lab2/alu/alu.srcs/sources_1/new/AND.v" \
"../../../../../../lab2/alu/alu.srcs/sources_1/new/CLA.v" \
"../../../../../../lab2/alu/alu.srcs/sources_1/new/CLA_16.v" \
"../../../../../../lab2/alu/alu.srcs/sources_1/new/NOT.v" \
"../../../../../../lab2/alu/alu.srcs/sources_1/new/OR.v" \
"../../../../../../lab2/alu/alu.srcs/sources_1/new/XNOR.v" \
"../../../../../../lab2/alu/alu.srcs/sources_1/new/XOR.v" \
"../../../../../../lab2/add/add.srcs/sources_1/new/add.v" \
"../../../../../../lab2/alu/alu.srcs/sources_1/new/add_4.v" \
"../../../../../../lab2/alu/alu.srcs/sources_1/new/add_c.v" \
"../../../../../../lab2/alu/alu.srcs/sources_1/new/adder.v" \
"../../../../../../lab2/alu/alu.srcs/sources_1/new/adder_32.v" \
"../../../../../../lab2/alu/alu.srcs/sources_1/new/and_not.v" \
"../../../../../../lab2/alu/alu.srcs/sources_1/new/sub1.v" \
"../../../../../../lab2/alu/alu.srcs/sources_1/new/sub1_c.v" \
"../../../../../../lab2/alu/alu.srcs/sources_1/new/alu.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
