Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Tue Nov 19 19:06:37 2024
| Host              : M_Laptop running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file mst_fifo_top_timing_summary_routed.rpt -pb mst_fifo_top_timing_summary_routed.pb -rpx mst_fifo_top_timing_summary_routed.rpx -warn_on_violation
| Design            : mst_fifo_top
| Device            : xcku3p-ffva676
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   3           
TIMING-18  Warning   Missing input or output delay  45          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (19)
11. checking partial_output_delay (21)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (19)
-------------------------------------
 There are 19 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (21)
--------------------------------------
 There are 21 ports with partial output delay specified. (HIGH)


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.288        0.000                      0                 1080        0.032        0.000                      0                 1108        4.725        0.000                       0                   580  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 7.288        0.000                      0                 1080        0.032        0.000                      0                 1108        4.725        0.000                       0                   580  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.288ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.288ns  (required time - arrival time)
  Source:                 i2_pref/pref_len1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i1_fsm/odata_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.621ns (27.904%)  route 1.604ns (72.096%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.298ns = ( 11.298 - 10.000 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.402ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.800ns (routing 0.001ns, distribution 0.799ns)
  Clock Net Delay (Destination): 0.674ns (routing 0.001ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.800     1.716    i2_pref/CLK_IBUF_BUFG
    SLICE_X6Y133         FDCE                                         r  i2_pref/pref_len1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y133         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.795 r  i2_pref/pref_len1_reg[1]/Q
                         net (fo=11, routed)          0.454     2.249    i2_pref/pref_len1_reg_n_0_[1]
    SLICE_X2Y130         LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     2.406 r  i2_pref/odata[31]_i_20/O
                         net (fo=14, routed)          0.477     2.882    i2_pref/rdcnt11_out[1]
    SLICE_X5Y125         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.148     3.030 r  i2_pref/odata[9]_i_7/O
                         net (fo=1, routed)           0.294     3.324    i2_pref/pref_dout[1]_1[9]
    SLICE_X5Y126         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.148     3.472 r  i2_pref/odata[9]_i_3/O
                         net (fo=1, routed)           0.332     3.804    i1_fsm/prefdout[6]
    SLICE_X3Y129         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     3.893 r  i1_fsm/odata[9]_i_1/O
                         net (fo=1, routed)           0.048     3.941    i1_fsm/odata[9]_i_1_n_0
    SLICE_X3Y129         FDPE                                         r  i1_fsm/odata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E13                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.674    11.298    i1_fsm/CLK_IBUF_BUFG
    SLICE_X3Y129         FDPE                                         r  i1_fsm/odata_reg[9]/C
                         clock pessimism              0.308    11.606    
                         clock uncertainty           -0.402    11.205    
    SLICE_X3Y129         FDPE (Setup_GFF_SLICEL_C_D)
                                                      0.025    11.230    i1_fsm/odata_reg[9]
  -------------------------------------------------------------------
                         required time                         11.230    
                         arrival time                          -3.941    
  -------------------------------------------------------------------
                         slack                                  7.288    

Slack (MET) :             7.304ns  (required time - arrival time)
  Source:                 i1_fsm/ichannel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2_pref/prefdat0_reg[3][10]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.292ns (13.204%)  route 1.919ns (86.795%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.307ns = ( 11.307 - 10.000 ) 
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.402ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.775ns (routing 0.001ns, distribution 0.774ns)
  Clock Net Delay (Destination): 0.683ns (routing 0.001ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.775     1.691    i1_fsm/CLK_IBUF_BUFG
    SLICE_X4Y132         FDCE                                         r  i1_fsm/ichannel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y132         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.769 r  i1_fsm/ichannel_reg[0]/Q
                         net (fo=108, routed)         0.924     2.693    i2_pref/Q[0]
    SLICE_X6Y131         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     2.782 f  i2_pref/pref_len1[2]_i_3/O
                         net (fo=24, routed)          0.266     3.049    i2_pref/pref_len3_reg[2]_1
    SLICE_X5Y129         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     3.174 r  i2_pref/prefdat0[3][33]_i_1/O
                         net (fo=17, routed)          0.729     3.903    i2_pref/prefdat0
    SLICE_X4Y128         FDCE                                         r  i2_pref/prefdat0_reg[3][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E13                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.683    11.307    i2_pref/CLK_IBUF_BUFG
    SLICE_X4Y128         FDCE                                         r  i2_pref/prefdat0_reg[3][10]/C
                         clock pessimism              0.362    11.669    
                         clock uncertainty           -0.402    11.267    
    SLICE_X4Y128         FDCE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061    11.206    i2_pref/prefdat0_reg[3][10]
  -------------------------------------------------------------------
                         required time                         11.206    
                         arrival time                          -3.903    
  -------------------------------------------------------------------
                         slack                                  7.304    

Slack (MET) :             7.304ns  (required time - arrival time)
  Source:                 i1_fsm/ichannel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2_pref/prefdat0_reg[3][11]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.292ns (13.204%)  route 1.919ns (86.795%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.307ns = ( 11.307 - 10.000 ) 
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.402ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.775ns (routing 0.001ns, distribution 0.774ns)
  Clock Net Delay (Destination): 0.683ns (routing 0.001ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.775     1.691    i1_fsm/CLK_IBUF_BUFG
    SLICE_X4Y132         FDCE                                         r  i1_fsm/ichannel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y132         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.769 r  i1_fsm/ichannel_reg[0]/Q
                         net (fo=108, routed)         0.924     2.693    i2_pref/Q[0]
    SLICE_X6Y131         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     2.782 f  i2_pref/pref_len1[2]_i_3/O
                         net (fo=24, routed)          0.266     3.049    i2_pref/pref_len3_reg[2]_1
    SLICE_X5Y129         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     3.174 r  i2_pref/prefdat0[3][33]_i_1/O
                         net (fo=17, routed)          0.729     3.903    i2_pref/prefdat0
    SLICE_X4Y128         FDCE                                         r  i2_pref/prefdat0_reg[3][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E13                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.683    11.307    i2_pref/CLK_IBUF_BUFG
    SLICE_X4Y128         FDCE                                         r  i2_pref/prefdat0_reg[3][11]/C
                         clock pessimism              0.362    11.669    
                         clock uncertainty           -0.402    11.267    
    SLICE_X4Y128         FDCE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.061    11.206    i2_pref/prefdat0_reg[3][11]
  -------------------------------------------------------------------
                         required time                         11.206    
                         arrival time                          -3.903    
  -------------------------------------------------------------------
                         slack                                  7.304    

Slack (MET) :             7.304ns  (required time - arrival time)
  Source:                 i1_fsm/ichannel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2_pref/prefdat0_reg[3][13]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.292ns (13.204%)  route 1.919ns (86.795%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.307ns = ( 11.307 - 10.000 ) 
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.402ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.775ns (routing 0.001ns, distribution 0.774ns)
  Clock Net Delay (Destination): 0.683ns (routing 0.001ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.775     1.691    i1_fsm/CLK_IBUF_BUFG
    SLICE_X4Y132         FDCE                                         r  i1_fsm/ichannel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y132         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.769 r  i1_fsm/ichannel_reg[0]/Q
                         net (fo=108, routed)         0.924     2.693    i2_pref/Q[0]
    SLICE_X6Y131         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     2.782 f  i2_pref/pref_len1[2]_i_3/O
                         net (fo=24, routed)          0.266     3.049    i2_pref/pref_len3_reg[2]_1
    SLICE_X5Y129         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     3.174 r  i2_pref/prefdat0[3][33]_i_1/O
                         net (fo=17, routed)          0.729     3.903    i2_pref/prefdat0
    SLICE_X4Y128         FDCE                                         r  i2_pref/prefdat0_reg[3][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E13                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.683    11.307    i2_pref/CLK_IBUF_BUFG
    SLICE_X4Y128         FDCE                                         r  i2_pref/prefdat0_reg[3][13]/C
                         clock pessimism              0.362    11.669    
                         clock uncertainty           -0.402    11.267    
    SLICE_X4Y128         FDCE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.061    11.206    i2_pref/prefdat0_reg[3][13]
  -------------------------------------------------------------------
                         required time                         11.206    
                         arrival time                          -3.903    
  -------------------------------------------------------------------
                         slack                                  7.304    

Slack (MET) :             7.304ns  (required time - arrival time)
  Source:                 i1_fsm/ichannel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2_pref/prefdat0_reg[3][14]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.292ns (13.204%)  route 1.919ns (86.795%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.307ns = ( 11.307 - 10.000 ) 
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.402ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.775ns (routing 0.001ns, distribution 0.774ns)
  Clock Net Delay (Destination): 0.683ns (routing 0.001ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.775     1.691    i1_fsm/CLK_IBUF_BUFG
    SLICE_X4Y132         FDCE                                         r  i1_fsm/ichannel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y132         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.769 r  i1_fsm/ichannel_reg[0]/Q
                         net (fo=108, routed)         0.924     2.693    i2_pref/Q[0]
    SLICE_X6Y131         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     2.782 f  i2_pref/pref_len1[2]_i_3/O
                         net (fo=24, routed)          0.266     3.049    i2_pref/pref_len3_reg[2]_1
    SLICE_X5Y129         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     3.174 r  i2_pref/prefdat0[3][33]_i_1/O
                         net (fo=17, routed)          0.729     3.903    i2_pref/prefdat0
    SLICE_X4Y128         FDCE                                         r  i2_pref/prefdat0_reg[3][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E13                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.683    11.307    i2_pref/CLK_IBUF_BUFG
    SLICE_X4Y128         FDCE                                         r  i2_pref/prefdat0_reg[3][14]/C
                         clock pessimism              0.362    11.669    
                         clock uncertainty           -0.402    11.267    
    SLICE_X4Y128         FDCE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061    11.206    i2_pref/prefdat0_reg[3][14]
  -------------------------------------------------------------------
                         required time                         11.206    
                         arrival time                          -3.903    
  -------------------------------------------------------------------
                         slack                                  7.304    

Slack (MET) :             7.348ns  (required time - arrival time)
  Source:                 i1_fsm/ichannel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2_pref/prefdat0_reg[1][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 0.312ns (14.643%)  route 1.819ns (85.357%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.324ns = ( 11.324 - 10.000 ) 
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.402ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.775ns (routing 0.001ns, distribution 0.774ns)
  Clock Net Delay (Destination): 0.700ns (routing 0.001ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.775     1.691    i1_fsm/CLK_IBUF_BUFG
    SLICE_X4Y132         FDCE                                         r  i1_fsm/ichannel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y132         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.769 r  i1_fsm/ichannel_reg[0]/Q
                         net (fo=108, routed)         0.924     2.693    i2_pref/Q[0]
    SLICE_X6Y131         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     2.782 f  i2_pref/pref_len1[2]_i_3/O
                         net (fo=24, routed)          0.262     3.045    i2_pref/pref_len3_reg[2]_1
    SLICE_X5Y129         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145     3.190 r  i2_pref/prefdat0[1][33]_i_1/O
                         net (fo=17, routed)          0.632     3.822    i2_pref/prefdat0[1][33]_i_1_n_0
    SLICE_X5Y127         FDCE                                         r  i2_pref/prefdat0_reg[1][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E13                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.700    11.324    i2_pref/CLK_IBUF_BUFG
    SLICE_X5Y127         FDCE                                         r  i2_pref/prefdat0_reg[1][2]/C
                         clock pessimism              0.308    11.633    
                         clock uncertainty           -0.402    11.231    
    SLICE_X5Y127         FDCE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061    11.170    i2_pref/prefdat0_reg[1][2]
  -------------------------------------------------------------------
                         required time                         11.170    
                         arrival time                          -3.822    
  -------------------------------------------------------------------
                         slack                                  7.348    

Slack (MET) :             7.348ns  (required time - arrival time)
  Source:                 i1_fsm/ichannel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2_pref/prefdat0_reg[1][33]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 0.312ns (14.643%)  route 1.819ns (85.357%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.324ns = ( 11.324 - 10.000 ) 
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.402ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.775ns (routing 0.001ns, distribution 0.774ns)
  Clock Net Delay (Destination): 0.700ns (routing 0.001ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.775     1.691    i1_fsm/CLK_IBUF_BUFG
    SLICE_X4Y132         FDCE                                         r  i1_fsm/ichannel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y132         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.769 r  i1_fsm/ichannel_reg[0]/Q
                         net (fo=108, routed)         0.924     2.693    i2_pref/Q[0]
    SLICE_X6Y131         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     2.782 f  i2_pref/pref_len1[2]_i_3/O
                         net (fo=24, routed)          0.262     3.045    i2_pref/pref_len3_reg[2]_1
    SLICE_X5Y129         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145     3.190 r  i2_pref/prefdat0[1][33]_i_1/O
                         net (fo=17, routed)          0.632     3.822    i2_pref/prefdat0[1][33]_i_1_n_0
    SLICE_X5Y127         FDCE                                         r  i2_pref/prefdat0_reg[1][33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E13                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.700    11.324    i2_pref/CLK_IBUF_BUFG
    SLICE_X5Y127         FDCE                                         r  i2_pref/prefdat0_reg[1][33]/C
                         clock pessimism              0.308    11.633    
                         clock uncertainty           -0.402    11.231    
    SLICE_X5Y127         FDCE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061    11.170    i2_pref/prefdat0_reg[1][33]
  -------------------------------------------------------------------
                         required time                         11.170    
                         arrival time                          -3.822    
  -------------------------------------------------------------------
                         slack                                  7.348    

Slack (MET) :             7.348ns  (required time - arrival time)
  Source:                 i1_fsm/ichannel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2_pref/prefdat0_reg[1][6]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 0.312ns (14.643%)  route 1.819ns (85.357%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.324ns = ( 11.324 - 10.000 ) 
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.402ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.775ns (routing 0.001ns, distribution 0.774ns)
  Clock Net Delay (Destination): 0.700ns (routing 0.001ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.775     1.691    i1_fsm/CLK_IBUF_BUFG
    SLICE_X4Y132         FDCE                                         r  i1_fsm/ichannel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y132         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.769 r  i1_fsm/ichannel_reg[0]/Q
                         net (fo=108, routed)         0.924     2.693    i2_pref/Q[0]
    SLICE_X6Y131         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     2.782 f  i2_pref/pref_len1[2]_i_3/O
                         net (fo=24, routed)          0.262     3.045    i2_pref/pref_len3_reg[2]_1
    SLICE_X5Y129         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145     3.190 r  i2_pref/prefdat0[1][33]_i_1/O
                         net (fo=17, routed)          0.632     3.822    i2_pref/prefdat0[1][33]_i_1_n_0
    SLICE_X5Y127         FDCE                                         r  i2_pref/prefdat0_reg[1][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E13                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.700    11.324    i2_pref/CLK_IBUF_BUFG
    SLICE_X5Y127         FDCE                                         r  i2_pref/prefdat0_reg[1][6]/C
                         clock pessimism              0.308    11.633    
                         clock uncertainty           -0.402    11.231    
    SLICE_X5Y127         FDCE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061    11.170    i2_pref/prefdat0_reg[1][6]
  -------------------------------------------------------------------
                         required time                         11.170    
                         arrival time                          -3.822    
  -------------------------------------------------------------------
                         slack                                  7.348    

Slack (MET) :             7.348ns  (required time - arrival time)
  Source:                 i1_fsm/ichannel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2_pref/prefdat0_reg[1][7]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 0.312ns (14.643%)  route 1.819ns (85.357%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.324ns = ( 11.324 - 10.000 ) 
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.402ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.775ns (routing 0.001ns, distribution 0.774ns)
  Clock Net Delay (Destination): 0.700ns (routing 0.001ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.775     1.691    i1_fsm/CLK_IBUF_BUFG
    SLICE_X4Y132         FDCE                                         r  i1_fsm/ichannel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y132         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.769 r  i1_fsm/ichannel_reg[0]/Q
                         net (fo=108, routed)         0.924     2.693    i2_pref/Q[0]
    SLICE_X6Y131         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     2.782 f  i2_pref/pref_len1[2]_i_3/O
                         net (fo=24, routed)          0.262     3.045    i2_pref/pref_len3_reg[2]_1
    SLICE_X5Y129         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145     3.190 r  i2_pref/prefdat0[1][33]_i_1/O
                         net (fo=17, routed)          0.632     3.822    i2_pref/prefdat0[1][33]_i_1_n_0
    SLICE_X5Y127         FDCE                                         r  i2_pref/prefdat0_reg[1][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E13                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.700    11.324    i2_pref/CLK_IBUF_BUFG
    SLICE_X5Y127         FDCE                                         r  i2_pref/prefdat0_reg[1][7]/C
                         clock pessimism              0.308    11.633    
                         clock uncertainty           -0.402    11.231    
    SLICE_X5Y127         FDCE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061    11.170    i2_pref/prefdat0_reg[1][7]
  -------------------------------------------------------------------
                         required time                         11.170    
                         arrival time                          -3.822    
  -------------------------------------------------------------------
                         slack                                  7.348    

Slack (MET) :             7.378ns  (required time - arrival time)
  Source:                 i1_fsm/ichannel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2_pref/prefdat1_reg[0][6]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.218ns (10.428%)  route 1.872ns (89.572%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.314ns = ( 11.314 - 10.000 ) 
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.402ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.775ns (routing 0.001ns, distribution 0.774ns)
  Clock Net Delay (Destination): 0.690ns (routing 0.001ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.775     1.691    i1_fsm/CLK_IBUF_BUFG
    SLICE_X4Y132         FDCE                                         r  i1_fsm/ichannel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y132         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.769 r  i1_fsm/ichannel_reg[0]/Q
                         net (fo=108, routed)         0.924     2.693    i2_pref/Q[0]
    SLICE_X6Y131         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     2.782 f  i2_pref/pref_len1[2]_i_3/O
                         net (fo=24, routed)          0.261     3.043    i2_pref/pref_len3_reg[2]_1
    SLICE_X5Y130         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     3.094 r  i2_pref/prefdat1[0][33]_i_1/O
                         net (fo=17, routed)          0.688     3.782    i2_pref/prefdat1[0][33]_i_1_n_0
    SLICE_X5Y125         FDCE                                         r  i2_pref/prefdat1_reg[0][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E13                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.690    11.314    i2_pref/CLK_IBUF_BUFG
    SLICE_X5Y125         FDCE                                         r  i2_pref/prefdat1_reg[0][6]/C
                         clock pessimism              0.308    11.622    
                         clock uncertainty           -0.402    11.221    
    SLICE_X5Y125         FDCE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061    11.160    i2_pref/prefdat1_reg[0][6]
  -------------------------------------------------------------------
                         required time                         11.160    
                         arrival time                          -3.782    
  -------------------------------------------------------------------
                         slack                                  7.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 i4_gen/ch2_dat_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i4_gen/ch2_dat_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.061ns (47.850%)  route 0.066ns (52.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.086ns
    Source Clock Delay      (SCD):    0.799ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Net Delay (Source):      0.444ns (routing 0.000ns, distribution 0.444ns)
  Clock Net Delay (Destination): 0.505ns (routing 0.001ns, distribution 0.504ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.444     0.799    i4_gen/CLK_IBUF_BUFG
    SLICE_X6Y124         FDPE                                         r  i4_gen/ch2_dat_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.838 r  i4_gen/ch2_dat_reg[6]/Q
                         net (fo=7, routed)           0.050     0.889    i4_gen/ch2_dat[6]
    SLICE_X7Y124         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     0.911 r  i4_gen/ch2_dat[10]_i_1/O
                         net (fo=1, routed)           0.016     0.927    i4_gen/ch2_dat[10]_i_1_n_0
    SLICE_X7Y124         FDPE                                         r  i4_gen/ch2_dat_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.505     1.086    i4_gen/CLK_IBUF_BUFG
    SLICE_X7Y124         FDPE                                         r  i4_gen/ch2_dat_reg[10]/C
                         clock pessimism             -0.237     0.848    
    SLICE_X7Y124         FDPE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.894    i4_gen/ch2_dat_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 i3_chk/cmp1_dat_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i3_chk/cmp1_dat_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.060ns (60.989%)  route 0.038ns (39.011%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.071ns
    Source Clock Delay      (SCD):    0.784ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Net Delay (Source):      0.429ns (routing 0.000ns, distribution 0.429ns)
  Clock Net Delay (Destination): 0.490ns (routing 0.001ns, distribution 0.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.429     0.784    i3_chk/CLK_IBUF_BUFG
    SLICE_X3Y146         FDCE                                         r  i3_chk/cmp1_dat_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.823 r  i3_chk/cmp1_dat_reg[4]/Q
                         net (fo=7, routed)           0.031     0.854    i3_chk/cmp1_dat_reg[15]_0[1]
    SLICE_X3Y146         LUT4 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.021     0.875 r  i3_chk/cmp1_dat[6]_i_1/O
                         net (fo=1, routed)           0.007     0.882    i3_chk/cmp1_dat[6]_i_1_n_0
    SLICE_X3Y146         FDCE                                         r  i3_chk/cmp1_dat_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.490     1.071    i3_chk/CLK_IBUF_BUFG
    SLICE_X3Y146         FDCE                                         r  i3_chk/cmp1_dat_reg[6]/C
                         clock pessimism             -0.281     0.790    
    SLICE_X3Y146         FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.837    i3_chk/cmp1_dat_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 i4_gen/ch3_dat_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i4_gen/ch3_dat_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.072ns (70.006%)  route 0.031ns (29.994%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.089ns
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Net Delay (Source):      0.446ns (routing 0.000ns, distribution 0.446ns)
  Clock Net Delay (Destination): 0.508ns (routing 0.001ns, distribution 0.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.446     0.801    i4_gen/CLK_IBUF_BUFG
    SLICE_X8Y125         FDPE                                         r  i4_gen/ch3_dat_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y125         FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.840 r  i4_gen/ch3_dat_reg[3]/Q
                         net (fo=5, routed)           0.025     0.865    i4_gen/ch3_dat[3]
    SLICE_X8Y125         LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     0.898 r  i4_gen/ch3_dat[4]_i_1/O
                         net (fo=1, routed)           0.006     0.904    i4_gen/ch3_dat[4]_i_1_n_0
    SLICE_X8Y125         FDPE                                         r  i4_gen/ch3_dat_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.508     1.089    i4_gen/CLK_IBUF_BUFG
    SLICE_X8Y125         FDPE                                         r  i4_gen/ch3_dat_reg[4]/C
                         clock pessimism             -0.282     0.807    
    SLICE_X8Y125         FDPE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.854    i4_gen/ch3_dat_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 i4_gen/ch1_dat_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i4_gen/ch1_dat_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.062ns (60.875%)  route 0.040ns (39.125%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.089ns
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Net Delay (Source):      0.446ns (routing 0.000ns, distribution 0.446ns)
  Clock Net Delay (Destination): 0.508ns (routing 0.001ns, distribution 0.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.446     0.801    i4_gen/CLK_IBUF_BUFG
    SLICE_X7Y125         FDPE                                         r  i4_gen/ch1_dat_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.840 r  i4_gen/ch1_dat_reg[6]/Q
                         net (fo=7, routed)           0.025     0.865    i4_gen/ch1_dat[6]
    SLICE_X7Y125         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     0.888 r  i4_gen/ch1_dat[10]_i_1/O
                         net (fo=1, routed)           0.015     0.903    i4_gen/ch1_dat[10]_i_1_n_0
    SLICE_X7Y125         FDPE                                         r  i4_gen/ch1_dat_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.508     1.089    i4_gen/CLK_IBUF_BUFG
    SLICE_X7Y125         FDPE                                         r  i4_gen/ch1_dat_reg[10]/C
                         clock pessimism             -0.282     0.807    
    SLICE_X7Y125         FDPE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.853    i4_gen/ch1_dat_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 i2_pref/pref_len0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2_pref/pref_len0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.072ns (68.779%)  route 0.033ns (31.221%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.090ns
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Net Delay (Source):      0.446ns (routing 0.000ns, distribution 0.446ns)
  Clock Net Delay (Destination): 0.510ns (routing 0.001ns, distribution 0.509ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.446     0.801    i2_pref/CLK_IBUF_BUFG
    SLICE_X6Y132         FDCE                                         r  i2_pref/pref_len0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y132         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.840 r  i2_pref/pref_len0_reg[1]/Q
                         net (fo=11, routed)          0.027     0.866    i2_pref/pref_len0_reg_n_0_[1]
    SLICE_X6Y132         LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.033     0.899 r  i2_pref/pref_len0[2]_i_2/O
                         net (fo=1, routed)           0.006     0.905    i2_pref/pref_len0[2]_i_2_n_0
    SLICE_X6Y132         FDCE                                         r  i2_pref/pref_len0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.510     1.090    i2_pref/CLK_IBUF_BUFG
    SLICE_X6Y132         FDCE                                         r  i2_pref/pref_len0_reg[2]/C
                         clock pessimism             -0.283     0.807    
    SLICE_X6Y132         FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.854    i2_pref/pref_len0_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 i4_gen/ch0_dat_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i4_gen/ch0_dat_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.062ns (59.798%)  route 0.042ns (40.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.081ns
    Source Clock Delay      (SCD):    0.794ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Net Delay (Source):      0.439ns (routing 0.000ns, distribution 0.439ns)
  Clock Net Delay (Destination): 0.501ns (routing 0.001ns, distribution 0.500ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.439     0.794    i4_gen/CLK_IBUF_BUFG
    SLICE_X7Y123         FDPE                                         r  i4_gen/ch0_dat_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y123         FDPE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.833 r  i4_gen/ch0_dat_reg[10]/Q
                         net (fo=3, routed)           0.027     0.860    i4_gen/ch0_dat[10]
    SLICE_X7Y123         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.023     0.883 r  i4_gen/ch0_dat[10]_i_1/O
                         net (fo=1, routed)           0.015     0.898    i4_gen/p_0_in[10]
    SLICE_X7Y123         FDPE                                         r  i4_gen/ch0_dat_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.501     1.081    i4_gen/CLK_IBUF_BUFG
    SLICE_X7Y123         FDPE                                         r  i4_gen/ch0_dat_reg[10]/C
                         clock pessimism             -0.281     0.800    
    SLICE_X7Y123         FDPE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.846    i4_gen/ch0_dat_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 i4_gen/ch0_dat_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i4_gen/ch0_dat_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.072ns (68.771%)  route 0.033ns (31.229%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.081ns
    Source Clock Delay      (SCD):    0.794ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Net Delay (Source):      0.439ns (routing 0.000ns, distribution 0.439ns)
  Clock Net Delay (Destination): 0.501ns (routing 0.001ns, distribution 0.500ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.439     0.794    i4_gen/CLK_IBUF_BUFG
    SLICE_X7Y123         FDPE                                         r  i4_gen/ch0_dat_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y123         FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.833 r  i4_gen/ch0_dat_reg[6]/Q
                         net (fo=7, routed)           0.027     0.860    i4_gen/ch0_dat[6]
    SLICE_X7Y123         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.033     0.893 r  i4_gen/ch0_dat[7]_i_1/O
                         net (fo=1, routed)           0.006     0.899    i4_gen/p_0_in[7]
    SLICE_X7Y123         FDPE                                         r  i4_gen/ch0_dat_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.501     1.081    i4_gen/CLK_IBUF_BUFG
    SLICE_X7Y123         FDPE                                         r  i4_gen/ch0_dat_reg[7]/C
                         clock pessimism             -0.281     0.800    
    SLICE_X7Y123         FDPE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.847    i4_gen/ch0_dat_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 i4_gen/ch1_dat_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i4_gen/ch1_dat_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.072ns (68.771%)  route 0.033ns (31.229%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.089ns
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Net Delay (Source):      0.446ns (routing 0.000ns, distribution 0.446ns)
  Clock Net Delay (Destination): 0.508ns (routing 0.001ns, distribution 0.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.446     0.801    i4_gen/CLK_IBUF_BUFG
    SLICE_X8Y127         FDPE                                         r  i4_gen/ch1_dat_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y127         FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.840 r  i4_gen/ch1_dat_reg[11]/Q
                         net (fo=6, routed)           0.027     0.867    i4_gen/ch1_dat[11]
    SLICE_X8Y127         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.033     0.900 r  i4_gen/ch1_dat[12]_i_1/O
                         net (fo=1, routed)           0.006     0.906    i4_gen/ch1_dat[12]_i_1_n_0
    SLICE_X8Y127         FDPE                                         r  i4_gen/ch1_dat_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.508     1.089    i4_gen/CLK_IBUF_BUFG
    SLICE_X8Y127         FDPE                                         r  i4_gen/ch1_dat_reg[12]/C
                         clock pessimism             -0.282     0.807    
    SLICE_X8Y127         FDPE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.854    i4_gen/ch1_dat_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 i4_gen/ch1_dat_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i4_gen/ch1_dat_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.072ns (68.771%)  route 0.033ns (31.229%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.089ns
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Net Delay (Source):      0.446ns (routing 0.000ns, distribution 0.446ns)
  Clock Net Delay (Destination): 0.508ns (routing 0.001ns, distribution 0.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.446     0.801    i4_gen/CLK_IBUF_BUFG
    SLICE_X8Y127         FDPE                                         r  i4_gen/ch1_dat_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y127         FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.840 r  i4_gen/ch1_dat_reg[11]/Q
                         net (fo=6, routed)           0.027     0.867    i4_gen/ch1_dat[11]
    SLICE_X8Y127         LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.033     0.900 r  i4_gen/ch1_dat[14]_i_1/O
                         net (fo=1, routed)           0.006     0.906    i4_gen/ch1_dat[14]_i_1_n_0
    SLICE_X8Y127         FDPE                                         r  i4_gen/ch1_dat_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.508     1.089    i4_gen/CLK_IBUF_BUFG
    SLICE_X8Y127         FDPE                                         r  i4_gen/ch1_dat_reg[14]/C
                         clock pessimism             -0.282     0.807    
    SLICE_X8Y127         FDPE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.854    i4_gen/ch1_dat_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 i3_chk/cmp2_dat_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i3_chk/cmp2_dat_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.072ns (68.610%)  route 0.033ns (31.390%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.079ns
    Source Clock Delay      (SCD):    0.791ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Net Delay (Source):      0.436ns (routing 0.000ns, distribution 0.436ns)
  Clock Net Delay (Destination): 0.498ns (routing 0.001ns, distribution 0.497ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.436     0.791    i3_chk/CLK_IBUF_BUFG
    SLICE_X6Y144         FDCE                                         r  i3_chk/cmp2_dat_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y144         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.830 r  i3_chk/cmp2_dat_reg[12]/Q
                         net (fo=5, routed)           0.027     0.857    i3_chk/cmp2_dat_reg_n_0_[12]
    SLICE_X6Y144         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.033     0.890 r  i3_chk/cmp2_dat[13]_i_1/O
                         net (fo=1, routed)           0.006     0.896    i3_chk/cmp2_dat[13]_i_1_n_0
    SLICE_X6Y144         FDCE                                         r  i3_chk/cmp2_dat_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.498     1.079    i3_chk/CLK_IBUF_BUFG
    SLICE_X6Y144         FDCE                                         r  i3_chk/cmp2_dat_reg[13]/C
                         clock pessimism             -0.282     0.797    
    SLICE_X6Y144         FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.844    i3_chk/cmp2_dat_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         10.000      8.710      BUFGCE_X0Y56  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C    n/a            0.550         10.000      9.450      SLICE_X3Y136  i1_fsm/be_oe_n_reg/C
Min Period        n/a     FDPE/C    n/a            0.550         10.000      9.450      SLICE_X3Y136  i1_fsm/cur_stap1_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450      SLICE_X3Y136  i1_fsm/cur_stap1_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450      SLICE_X4Y136  i1_fsm/cur_stap1_reg[2]/C
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450      SLICE_X3Y136  i1_fsm/cur_stap1_reg[3]/C
Min Period        n/a     FDPE/C    n/a            0.550         10.000      9.450      SLICE_X5Y136  i1_fsm/cur_stap2_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450      SLICE_X5Y136  i1_fsm/cur_stap2_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450      SLICE_X5Y136  i1_fsm/cur_stap2_reg[2]/C
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450      SLICE_X5Y136  i1_fsm/cur_stap2_reg[3]/C
Low Pulse Width   Slow    FDPE/C    n/a            0.275         5.000       4.725      SLICE_X3Y136  i1_fsm/be_oe_n_reg/C
Low Pulse Width   Fast    FDPE/C    n/a            0.275         5.000       4.725      SLICE_X3Y136  i1_fsm/be_oe_n_reg/C
Low Pulse Width   Slow    FDPE/C    n/a            0.275         5.000       4.725      SLICE_X3Y136  i1_fsm/cur_stap1_reg[0]/C
Low Pulse Width   Fast    FDPE/C    n/a            0.275         5.000       4.725      SLICE_X3Y136  i1_fsm/cur_stap1_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X3Y136  i1_fsm/cur_stap1_reg[1]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X3Y136  i1_fsm/cur_stap1_reg[1]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X4Y136  i1_fsm/cur_stap1_reg[2]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X4Y136  i1_fsm/cur_stap1_reg[2]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X3Y136  i1_fsm/cur_stap1_reg[3]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X3Y136  i1_fsm/cur_stap1_reg[3]/C
High Pulse Width  Slow    FDPE/C    n/a            0.275         5.000       4.725      SLICE_X3Y136  i1_fsm/be_oe_n_reg/C
High Pulse Width  Fast    FDPE/C    n/a            0.275         5.000       4.725      SLICE_X3Y136  i1_fsm/be_oe_n_reg/C
High Pulse Width  Slow    FDPE/C    n/a            0.275         5.000       4.725      SLICE_X3Y136  i1_fsm/cur_stap1_reg[0]/C
High Pulse Width  Fast    FDPE/C    n/a            0.275         5.000       4.725      SLICE_X3Y136  i1_fsm/cur_stap1_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X3Y136  i1_fsm/cur_stap1_reg[1]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X3Y136  i1_fsm/cur_stap1_reg[1]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X4Y136  i1_fsm/cur_stap1_reg[2]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X4Y136  i1_fsm/cur_stap1_reg[2]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X3Y136  i1_fsm/cur_stap1_reg[3]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X3Y136  i1_fsm/cur_stap1_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            23 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i1_fsm/dt_oe_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.122ns  (logic 5.570ns (55.033%)  route 4.552ns (44.967%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.401ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.756ns (routing 0.001ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.756     1.672    i1_fsm/CLK_IBUF_BUFG
    SLICE_X3Y137         FDPE                                         r  i1_fsm/dt_oe_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.751 r  i1_fsm/dt_oe_n_reg/Q
                         net (fo=17, routed)          4.552     6.303    DATA_IOBUF[14]_inst/T
    C8                   OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      5.491    11.794 r  DATA_IOBUF[14]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.794    DATA[14]
    C8                                                                r  DATA[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i1_fsm/be_oe_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.761ns  (logic 5.584ns (57.200%)  route 4.178ns (42.800%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.401ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.768ns (routing 0.001ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.768     1.685    i1_fsm/CLK_IBUF_BUFG
    SLICE_X3Y136         FDPE                                         r  i1_fsm/be_oe_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y136         FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.764 r  i1_fsm/be_oe_n_reg/Q
                         net (fo=21, routed)          4.178     5.941    DATA_IOBUF[3]_inst/T
    B15                  OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      5.505    11.446 r  DATA_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.446    DATA[3]
    B15                                                               r  DATA[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i1_fsm/dt_oe_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.051ns  (logic 5.565ns (61.489%)  route 3.486ns (38.511%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.401ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.756ns (routing 0.001ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.756     1.672    i1_fsm/CLK_IBUF_BUFG
    SLICE_X3Y137         FDPE                                         r  i1_fsm/dt_oe_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.751 r  i1_fsm/dt_oe_n_reg/Q
                         net (fo=17, routed)          3.486     5.237    DATA_IOBUF[12]_inst/T
    E8                   OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      5.486    10.723 r  DATA_IOBUF[12]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.723    DATA[12]
    E8                                                                r  DATA[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i1_fsm/dt_oe_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.016ns  (logic 5.557ns (61.629%)  route 3.460ns (38.371%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.401ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.756ns (routing 0.001ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.756     1.672    i1_fsm/CLK_IBUF_BUFG
    SLICE_X3Y137         FDPE                                         r  i1_fsm/dt_oe_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.751 r  i1_fsm/dt_oe_n_reg/Q
                         net (fo=17, routed)          3.460     5.211    DATA_IOBUF[15]_inst/T
    D9                   OBUFT (TriStatD_OUTBUF_HPIOB_SNGL_T_O)
                                                      5.478    10.689 r  DATA_IOBUF[15]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.689    DATA[15]
    D9                                                                r  DATA[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i1_fsm/dt_oe_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.003ns  (logic 5.566ns (61.821%)  route 3.437ns (38.179%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.401ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.756ns (routing 0.001ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.756     1.672    i1_fsm/CLK_IBUF_BUFG
    SLICE_X3Y137         FDPE                                         r  i1_fsm/dt_oe_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.751 r  i1_fsm/dt_oe_n_reg/Q
                         net (fo=17, routed)          3.437     5.189    DATA_IOBUF[13]_inst/T
    D8                   OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      5.487    10.676 r  DATA_IOBUF[13]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.676    DATA[13]
    D8                                                                r  DATA[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i1_fsm/be_oe_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.726ns  (logic 5.569ns (63.821%)  route 3.157ns (36.179%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.401ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.768ns (routing 0.001ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.768     1.685    i1_fsm/CLK_IBUF_BUFG
    SLICE_X3Y136         FDPE                                         r  i1_fsm/be_oe_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y136         FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.764 r  i1_fsm/be_oe_n_reg/Q
                         net (fo=21, routed)          3.157     4.920    DATA_IOBUF[6]_inst/T
    D13                  OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      5.490    10.410 r  DATA_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.410    DATA[6]
    D13                                                               r  DATA[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i1_fsm/be_oe_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.733ns  (logic 5.594ns (72.330%)  route 2.140ns (27.670%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.401ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.768ns (routing 0.001ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.768     1.685    i1_fsm/CLK_IBUF_BUFG
    SLICE_X3Y136         FDPE                                         r  i1_fsm/be_oe_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y136         FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.764 r  i1_fsm/be_oe_n_reg/Q
                         net (fo=21, routed)          2.140     3.903    DATA_IOBUF[2]_inst/T
    A15                  OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      5.515     9.418 r  DATA_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.418    DATA[2]
    A15                                                               r  DATA[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i1_fsm/be_oe_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.722ns  (logic 5.586ns (72.342%)  route 2.136ns (27.658%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.401ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.768ns (routing 0.001ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.768     1.685    i1_fsm/CLK_IBUF_BUFG
    SLICE_X3Y136         FDPE                                         r  i1_fsm/be_oe_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y136         FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.764 r  i1_fsm/be_oe_n_reg/Q
                         net (fo=21, routed)          2.136     3.899    DATA_IOBUF[4]_inst/T
    B14                  OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      5.507     9.407 r  DATA_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.407    DATA[4]
    B14                                                               r  DATA[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i1_fsm/dt_oe_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.715ns  (logic 5.533ns (71.721%)  route 2.182ns (28.279%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.401ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.756ns (routing 0.001ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.756     1.672    i1_fsm/CLK_IBUF_BUFG
    SLICE_X3Y137         FDPE                                         r  i1_fsm/dt_oe_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.751 r  i1_fsm/dt_oe_n_reg/Q
                         net (fo=17, routed)          2.182     3.933    DATA_IOBUF[8]_inst/T
    F13                  OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      5.454     9.387 r  DATA_IOBUF[8]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.387    DATA[8]
    F13                                                               r  DATA[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i1_fsm/dt_oe_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.597ns  (logic 5.572ns (73.347%)  route 2.025ns (26.653%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.401ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.756ns (routing 0.001ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.756     1.672    i1_fsm/CLK_IBUF_BUFG
    SLICE_X3Y137         FDPE                                         r  i1_fsm/dt_oe_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.751 r  i1_fsm/dt_oe_n_reg/Q
                         net (fo=17, routed)          2.025     3.776    DATA_IOBUF[9]_inst/T
    C12                  OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      5.493     9.269 r  DATA_IOBUF[9]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.269    DATA[9]
    C12                                                               r  DATA[9] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i3_chk/cmp2_err_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STRER[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.947ns  (logic 0.448ns (47.333%)  route 0.499ns (52.667%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.401ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.437ns (routing 0.000ns, distribution 0.437ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.437     0.792    i3_chk/CLK_IBUF_BUFG
    SLICE_X4Y142         FDCE                                         r  i3_chk/cmp2_err_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.830 r  i3_chk/cmp2_err_reg/Q
                         net (fo=4, routed)           0.499     1.328    STRER_OBUF[2]
    F14                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.410     1.739 r  STRER_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.739    STRER[2]
    F14                                                               r  STRER[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i3_chk/cmp3_err_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STRER[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.440ns (45.547%)  route 0.526ns (54.453%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.401ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.437ns (routing 0.000ns, distribution 0.437ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.437     0.792    i3_chk/CLK_IBUF_BUFG
    SLICE_X4Y142         FDCE                                         r  i3_chk/cmp3_err_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.831 r  i3_chk/cmp3_err_reg/Q
                         net (fo=4, routed)           0.526     1.356    STRER_OBUF[3]
    G14                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.401     1.757 r  STRER_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.757    STRER[3]
    G14                                                               r  STRER[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i3_chk/cmp1_err_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STRER[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.179ns  (logic 0.483ns (40.970%)  route 0.696ns (59.030%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.401ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.437ns (routing 0.000ns, distribution 0.437ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.437     0.792    i3_chk/CLK_IBUF_BUFG
    SLICE_X4Y142         FDCE                                         r  i3_chk/cmp1_err_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     0.831 r  i3_chk/cmp1_err_reg/Q
                         net (fo=4, routed)           0.696     1.526    STRER_OBUF[1]
    D14                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.444     1.970 r  STRER_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.970    STRER[1]
    D14                                                               r  STRER[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i3_chk/cmp0_err_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STRER[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.184ns  (logic 0.483ns (40.801%)  route 0.701ns (59.199%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.401ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.436ns (routing 0.000ns, distribution 0.436ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.436     0.791    i3_chk/CLK_IBUF_BUFG
    SLICE_X5Y143         FDCE                                         r  i3_chk/cmp0_err_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y143         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.830 r  i3_chk/cmp0_err_reg/Q
                         net (fo=4, routed)           0.701     1.531    STRER_OBUF[0]
    C14                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.444     1.975 r  STRER_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.975    STRER[0]
    C14                                                               r  STRER[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           588 Endpoints
Min Delay           588 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HRST_N
                            (input port)
  Destination:            i2_pref/prefdat3_reg[0][14]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.280ns  (logic 0.637ns (19.410%)  route 2.643ns (80.590%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.316ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.401ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.692ns (routing 0.001ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  HRST_N (IN)
                         net (fo=0)                   0.000     0.000    HRST_N_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  HRST_N_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    HRST_N_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  HRST_N_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.243     1.757    i2_pref/HRST_N_IBUF
    SLICE_X2Y144         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     1.879 f  i2_pref/nxt_state[3]_i_3/O
                         net (fo=447, routed)         1.400     3.280    i2_pref/HRST_N
    SLICE_X7Y127         FDCE                                         f  i2_pref/prefdat3_reg[0][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.692     1.316    i2_pref/CLK_IBUF_BUFG
    SLICE_X7Y127         FDCE                                         r  i2_pref/prefdat3_reg[0][14]/C

Slack:                    inf
  Source:                 HRST_N
                            (input port)
  Destination:            i2_pref/prefdat3_reg[0][33]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.280ns  (logic 0.637ns (19.410%)  route 2.643ns (80.590%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.316ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.401ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.692ns (routing 0.001ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  HRST_N (IN)
                         net (fo=0)                   0.000     0.000    HRST_N_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  HRST_N_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    HRST_N_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  HRST_N_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.243     1.757    i2_pref/HRST_N_IBUF
    SLICE_X2Y144         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     1.879 f  i2_pref/nxt_state[3]_i_3/O
                         net (fo=447, routed)         1.400     3.280    i2_pref/HRST_N
    SLICE_X7Y127         FDCE                                         f  i2_pref/prefdat3_reg[0][33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.692     1.316    i2_pref/CLK_IBUF_BUFG
    SLICE_X7Y127         FDCE                                         r  i2_pref/prefdat3_reg[0][33]/C

Slack:                    inf
  Source:                 HRST_N
                            (input port)
  Destination:            i2_pref/prefdat3_reg[0][8]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.280ns  (logic 0.637ns (19.410%)  route 2.643ns (80.590%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.316ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.401ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.692ns (routing 0.001ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  HRST_N (IN)
                         net (fo=0)                   0.000     0.000    HRST_N_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  HRST_N_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    HRST_N_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  HRST_N_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.243     1.757    i2_pref/HRST_N_IBUF
    SLICE_X2Y144         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     1.879 f  i2_pref/nxt_state[3]_i_3/O
                         net (fo=447, routed)         1.400     3.280    i2_pref/HRST_N
    SLICE_X7Y127         FDCE                                         f  i2_pref/prefdat3_reg[0][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.692     1.316    i2_pref/CLK_IBUF_BUFG
    SLICE_X7Y127         FDCE                                         r  i2_pref/prefdat3_reg[0][8]/C

Slack:                    inf
  Source:                 HRST_N
                            (input port)
  Destination:            i2_pref/prefdat3_reg[1][14]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.280ns  (logic 0.637ns (19.410%)  route 2.643ns (80.590%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.316ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.401ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.692ns (routing 0.001ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  HRST_N (IN)
                         net (fo=0)                   0.000     0.000    HRST_N_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  HRST_N_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    HRST_N_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  HRST_N_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.243     1.757    i2_pref/HRST_N_IBUF
    SLICE_X2Y144         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     1.879 f  i2_pref/nxt_state[3]_i_3/O
                         net (fo=447, routed)         1.400     3.280    i2_pref/HRST_N
    SLICE_X7Y127         FDCE                                         f  i2_pref/prefdat3_reg[1][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.692     1.316    i2_pref/CLK_IBUF_BUFG
    SLICE_X7Y127         FDCE                                         r  i2_pref/prefdat3_reg[1][14]/C

Slack:                    inf
  Source:                 HRST_N
                            (input port)
  Destination:            i2_pref/prefdat3_reg[1][33]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.280ns  (logic 0.637ns (19.410%)  route 2.643ns (80.590%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.316ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.401ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.692ns (routing 0.001ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  HRST_N (IN)
                         net (fo=0)                   0.000     0.000    HRST_N_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  HRST_N_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    HRST_N_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  HRST_N_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.243     1.757    i2_pref/HRST_N_IBUF
    SLICE_X2Y144         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     1.879 f  i2_pref/nxt_state[3]_i_3/O
                         net (fo=447, routed)         1.400     3.280    i2_pref/HRST_N
    SLICE_X7Y127         FDCE                                         f  i2_pref/prefdat3_reg[1][33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.692     1.316    i2_pref/CLK_IBUF_BUFG
    SLICE_X7Y127         FDCE                                         r  i2_pref/prefdat3_reg[1][33]/C

Slack:                    inf
  Source:                 HRST_N
                            (input port)
  Destination:            i2_pref/prefdat3_reg[1][8]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.280ns  (logic 0.637ns (19.410%)  route 2.643ns (80.590%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.316ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.401ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.692ns (routing 0.001ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  HRST_N (IN)
                         net (fo=0)                   0.000     0.000    HRST_N_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  HRST_N_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    HRST_N_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  HRST_N_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.243     1.757    i2_pref/HRST_N_IBUF
    SLICE_X2Y144         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     1.879 f  i2_pref/nxt_state[3]_i_3/O
                         net (fo=447, routed)         1.400     3.280    i2_pref/HRST_N
    SLICE_X7Y127         FDCE                                         f  i2_pref/prefdat3_reg[1][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.692     1.316    i2_pref/CLK_IBUF_BUFG
    SLICE_X7Y127         FDCE                                         r  i2_pref/prefdat3_reg[1][8]/C

Slack:                    inf
  Source:                 HRST_N
                            (input port)
  Destination:            i2_pref/prefdat3_reg[2][14]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.279ns  (logic 0.637ns (19.416%)  route 2.642ns (80.584%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.318ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.401ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.694ns (routing 0.001ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  HRST_N (IN)
                         net (fo=0)                   0.000     0.000    HRST_N_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  HRST_N_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    HRST_N_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  HRST_N_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.243     1.757    i2_pref/HRST_N_IBUF
    SLICE_X2Y144         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     1.879 f  i2_pref/nxt_state[3]_i_3/O
                         net (fo=447, routed)         1.399     3.279    i2_pref/HRST_N
    SLICE_X7Y127         FDCE                                         f  i2_pref/prefdat3_reg[2][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.694     1.318    i2_pref/CLK_IBUF_BUFG
    SLICE_X7Y127         FDCE                                         r  i2_pref/prefdat3_reg[2][14]/C

Slack:                    inf
  Source:                 HRST_N
                            (input port)
  Destination:            i2_pref/prefdat3_reg[2][33]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.279ns  (logic 0.637ns (19.416%)  route 2.642ns (80.584%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.318ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.401ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.694ns (routing 0.001ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  HRST_N (IN)
                         net (fo=0)                   0.000     0.000    HRST_N_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  HRST_N_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    HRST_N_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  HRST_N_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.243     1.757    i2_pref/HRST_N_IBUF
    SLICE_X2Y144         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     1.879 f  i2_pref/nxt_state[3]_i_3/O
                         net (fo=447, routed)         1.399     3.279    i2_pref/HRST_N
    SLICE_X7Y127         FDCE                                         f  i2_pref/prefdat3_reg[2][33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.694     1.318    i2_pref/CLK_IBUF_BUFG
    SLICE_X7Y127         FDCE                                         r  i2_pref/prefdat3_reg[2][33]/C

Slack:                    inf
  Source:                 HRST_N
                            (input port)
  Destination:            i2_pref/prefdat3_reg[2][8]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.279ns  (logic 0.637ns (19.416%)  route 2.642ns (80.584%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.318ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.401ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.694ns (routing 0.001ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  HRST_N (IN)
                         net (fo=0)                   0.000     0.000    HRST_N_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  HRST_N_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    HRST_N_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  HRST_N_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.243     1.757    i2_pref/HRST_N_IBUF
    SLICE_X2Y144         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     1.879 f  i2_pref/nxt_state[3]_i_3/O
                         net (fo=447, routed)         1.399     3.279    i2_pref/HRST_N
    SLICE_X7Y127         FDCE                                         f  i2_pref/prefdat3_reg[2][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.694     1.318    i2_pref/CLK_IBUF_BUFG
    SLICE_X7Y127         FDCE                                         r  i2_pref/prefdat3_reg[2][8]/C

Slack:                    inf
  Source:                 HRST_N
                            (input port)
  Destination:            i2_pref/prefdat3_reg[3][14]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.279ns  (logic 0.637ns (19.416%)  route 2.642ns (80.584%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.318ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.401ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.800ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.694ns (routing 0.001ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  HRST_N (IN)
                         net (fo=0)                   0.000     0.000    HRST_N_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  HRST_N_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    HRST_N_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  HRST_N_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.243     1.757    i2_pref/HRST_N_IBUF
    SLICE_X2Y144         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     1.879 f  i2_pref/nxt_state[3]_i_3/O
                         net (fo=447, routed)         1.399     3.279    i2_pref/HRST_N
    SLICE_X7Y127         FDCE                                         f  i2_pref/prefdat3_reg[3][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.694     1.318    i2_pref/CLK_IBUF_BUFG
    SLICE_X7Y127         FDCE                                         r  i2_pref/prefdat3_reg[3][14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 W_OOB
                            (input port)
  Destination:            i3_chk/cmp3_dat_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.691ns  (logic 0.200ns (28.974%)  route 0.491ns (71.026%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.479ns (routing 0.001ns, distribution 0.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 f  W_OOB (IN)
                         net (fo=0)                   0.000     0.000    W_OOB_IBUF_inst/I
    H13                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.167     0.167 f  W_OOB_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.167    W_OOB_IBUF_inst/OUT
    H13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.167 f  W_OOB_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.375     0.542    i3_chk/W_OOB_IBUF
    SLICE_X2Y144         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     0.575 f  i3_chk/cmp0_dat[15]_i_3/O
                         net (fo=68, routed)          0.116     0.691    i3_chk/cmp0_dat[15]_i_3_n_0
    SLICE_X2Y144         FDCE                                         f  i3_chk/cmp3_dat_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.479     1.059    i3_chk/CLK_IBUF_BUFG
    SLICE_X2Y144         FDCE                                         r  i3_chk/cmp3_dat_reg[11]/C

Slack:                    inf
  Source:                 W_OOB
                            (input port)
  Destination:            i3_chk/cmp1_dat_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.713ns  (logic 0.200ns (28.068%)  route 0.513ns (71.932%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.493ns (routing 0.001ns, distribution 0.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 f  W_OOB (IN)
                         net (fo=0)                   0.000     0.000    W_OOB_IBUF_inst/I
    H13                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.167     0.167 f  W_OOB_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.167    W_OOB_IBUF_inst/OUT
    H13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.167 f  W_OOB_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.375     0.542    i3_chk/W_OOB_IBUF
    SLICE_X2Y144         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     0.575 f  i3_chk/cmp0_dat[15]_i_3/O
                         net (fo=68, routed)          0.138     0.713    i3_chk/cmp0_dat[15]_i_3_n_0
    SLICE_X4Y144         FDCE                                         f  i3_chk/cmp1_dat_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.493     1.073    i3_chk/CLK_IBUF_BUFG
    SLICE_X4Y144         FDCE                                         r  i3_chk/cmp1_dat_reg[10]/C

Slack:                    inf
  Source:                 W_OOB
                            (input port)
  Destination:            i3_chk/cmp1_dat_reg[9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.713ns  (logic 0.200ns (28.068%)  route 0.513ns (71.932%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.493ns (routing 0.001ns, distribution 0.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 f  W_OOB (IN)
                         net (fo=0)                   0.000     0.000    W_OOB_IBUF_inst/I
    H13                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.167     0.167 f  W_OOB_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.167    W_OOB_IBUF_inst/OUT
    H13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.167 f  W_OOB_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.375     0.542    i3_chk/W_OOB_IBUF
    SLICE_X2Y144         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     0.575 f  i3_chk/cmp0_dat[15]_i_3/O
                         net (fo=68, routed)          0.138     0.713    i3_chk/cmp0_dat[15]_i_3_n_0
    SLICE_X4Y144         FDCE                                         f  i3_chk/cmp1_dat_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.493     1.073    i3_chk/CLK_IBUF_BUFG
    SLICE_X4Y144         FDCE                                         r  i3_chk/cmp1_dat_reg[9]/C

Slack:                    inf
  Source:                 W_OOB
                            (input port)
  Destination:            i3_chk/cmp3_dat_reg[13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.200ns (27.712%)  route 0.522ns (72.288%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.478ns (routing 0.001ns, distribution 0.477ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 f  W_OOB (IN)
                         net (fo=0)                   0.000     0.000    W_OOB_IBUF_inst/I
    H13                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.167     0.167 f  W_OOB_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.167    W_OOB_IBUF_inst/OUT
    H13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.167 f  W_OOB_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.375     0.542    i3_chk/W_OOB_IBUF
    SLICE_X2Y144         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     0.575 f  i3_chk/cmp0_dat[15]_i_3/O
                         net (fo=68, routed)          0.147     0.722    i3_chk/cmp0_dat[15]_i_3_n_0
    SLICE_X2Y145         FDCE                                         f  i3_chk/cmp3_dat_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.478     1.059    i3_chk/CLK_IBUF_BUFG
    SLICE_X2Y145         FDCE                                         r  i3_chk/cmp3_dat_reg[13]/C

Slack:                    inf
  Source:                 W_OOB
                            (input port)
  Destination:            i3_chk/cmp3_dat_reg[14]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.200ns (27.712%)  route 0.522ns (72.288%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.478ns (routing 0.001ns, distribution 0.477ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 f  W_OOB (IN)
                         net (fo=0)                   0.000     0.000    W_OOB_IBUF_inst/I
    H13                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.167     0.167 f  W_OOB_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.167    W_OOB_IBUF_inst/OUT
    H13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.167 f  W_OOB_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.375     0.542    i3_chk/W_OOB_IBUF
    SLICE_X2Y144         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     0.575 f  i3_chk/cmp0_dat[15]_i_3/O
                         net (fo=68, routed)          0.147     0.722    i3_chk/cmp0_dat[15]_i_3_n_0
    SLICE_X2Y145         FDCE                                         f  i3_chk/cmp3_dat_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.478     1.059    i3_chk/CLK_IBUF_BUFG
    SLICE_X2Y145         FDCE                                         r  i3_chk/cmp3_dat_reg[14]/C

Slack:                    inf
  Source:                 W_OOB
                            (input port)
  Destination:            i3_chk/cmp3_dat_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.200ns (27.712%)  route 0.522ns (72.288%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.478ns (routing 0.001ns, distribution 0.477ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 f  W_OOB (IN)
                         net (fo=0)                   0.000     0.000    W_OOB_IBUF_inst/I
    H13                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.167     0.167 f  W_OOB_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.167    W_OOB_IBUF_inst/OUT
    H13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.167 f  W_OOB_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.375     0.542    i3_chk/W_OOB_IBUF
    SLICE_X2Y144         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     0.575 f  i3_chk/cmp0_dat[15]_i_3/O
                         net (fo=68, routed)          0.147     0.722    i3_chk/cmp0_dat[15]_i_3_n_0
    SLICE_X2Y145         FDCE                                         f  i3_chk/cmp3_dat_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.478     1.059    i3_chk/CLK_IBUF_BUFG
    SLICE_X2Y145         FDCE                                         r  i3_chk/cmp3_dat_reg[2]/C

Slack:                    inf
  Source:                 W_OOB
                            (input port)
  Destination:            i3_chk/cmp3_dat_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.200ns (27.712%)  route 0.522ns (72.288%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.478ns (routing 0.001ns, distribution 0.477ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 f  W_OOB (IN)
                         net (fo=0)                   0.000     0.000    W_OOB_IBUF_inst/I
    H13                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.167     0.167 f  W_OOB_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.167    W_OOB_IBUF_inst/OUT
    H13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.167 f  W_OOB_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.375     0.542    i3_chk/W_OOB_IBUF
    SLICE_X2Y144         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     0.575 f  i3_chk/cmp0_dat[15]_i_3/O
                         net (fo=68, routed)          0.147     0.722    i3_chk/cmp0_dat[15]_i_3_n_0
    SLICE_X2Y145         FDCE                                         f  i3_chk/cmp3_dat_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.478     1.059    i3_chk/CLK_IBUF_BUFG
    SLICE_X2Y145         FDCE                                         r  i3_chk/cmp3_dat_reg[3]/C

Slack:                    inf
  Source:                 W_OOB
                            (input port)
  Destination:            i3_chk/cmp3_dat_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.200ns (27.712%)  route 0.522ns (72.288%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.482ns (routing 0.001ns, distribution 0.481ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 f  W_OOB (IN)
                         net (fo=0)                   0.000     0.000    W_OOB_IBUF_inst/I
    H13                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.167     0.167 f  W_OOB_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.167    W_OOB_IBUF_inst/OUT
    H13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.167 f  W_OOB_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.375     0.542    i3_chk/W_OOB_IBUF
    SLICE_X2Y144         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     0.575 f  i3_chk/cmp0_dat[15]_i_3/O
                         net (fo=68, routed)          0.147     0.722    i3_chk/cmp0_dat[15]_i_3_n_0
    SLICE_X2Y145         FDCE                                         f  i3_chk/cmp3_dat_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.482     1.063    i3_chk/CLK_IBUF_BUFG
    SLICE_X2Y145         FDCE                                         r  i3_chk/cmp3_dat_reg[4]/C

Slack:                    inf
  Source:                 W_OOB
                            (input port)
  Destination:            i3_chk/cmp1_dat_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.200ns (27.710%)  route 0.522ns (72.290%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.072ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.491ns (routing 0.001ns, distribution 0.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 f  W_OOB (IN)
                         net (fo=0)                   0.000     0.000    W_OOB_IBUF_inst/I
    H13                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.167     0.167 f  W_OOB_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.167    W_OOB_IBUF_inst/OUT
    H13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.167 f  W_OOB_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.375     0.542    i3_chk/W_OOB_IBUF
    SLICE_X2Y144         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     0.575 f  i3_chk/cmp0_dat[15]_i_3/O
                         net (fo=68, routed)          0.147     0.722    i3_chk/cmp0_dat[15]_i_3_n_0
    SLICE_X3Y144         FDCE                                         f  i3_chk/cmp1_dat_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.491     1.072    i3_chk/CLK_IBUF_BUFG
    SLICE_X3Y144         FDCE                                         r  i3_chk/cmp1_dat_reg[0]/C

Slack:                    inf
  Source:                 W_OOB
                            (input port)
  Destination:            i3_chk/cmp1_dat_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.200ns (27.710%)  route 0.522ns (72.290%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.072ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.491ns (routing 0.001ns, distribution 0.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 f  W_OOB (IN)
                         net (fo=0)                   0.000     0.000    W_OOB_IBUF_inst/I
    H13                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.167     0.167 f  W_OOB_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.167    W_OOB_IBUF_inst/OUT
    H13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.167 f  W_OOB_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.375     0.542    i3_chk/W_OOB_IBUF
    SLICE_X2Y144         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     0.575 f  i3_chk/cmp0_dat[15]_i_3/O
                         net (fo=68, routed)          0.147     0.722    i3_chk/cmp0_dat[15]_i_3_n_0
    SLICE_X3Y144         FDCE                                         f  i3_chk/cmp1_dat_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    CLK_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  CLK_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=579, routed)         0.491     1.072    i3_chk/CLK_IBUF_BUFG
    SLICE_X3Y144         FDCE                                         r  i3_chk/cmp1_dat_reg[1]/C





