// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module photon_read_distribute (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        istrms_dout,
        istrms_empty_n,
        istrms_read,
        istrms1_dout,
        istrms1_empty_n,
        istrms1_read,
        istrms2_dout,
        istrms2_empty_n,
        istrms2_read,
        istrms3_dout,
        istrms3_empty_n,
        istrms3_read,
        photons_V_TDATA,
        photons_V_TVALID,
        photons_V_TREADY
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_pp0_stage0 = 5'd2;
parameter    ap_ST_fsm_pp0_stage1 = 5'd4;
parameter    ap_ST_fsm_pp0_stage2 = 5'd8;
parameter    ap_ST_fsm_pp0_stage3 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [43:0] istrms_dout;
input   istrms_empty_n;
output   istrms_read;
input  [43:0] istrms1_dout;
input   istrms1_empty_n;
output   istrms1_read;
input  [43:0] istrms2_dout;
input   istrms2_empty_n;
output   istrms2_read;
input  [43:0] istrms3_dout;
input   istrms3_empty_n;
output   istrms3_read;
output  [47:0] photons_V_TDATA;
output   photons_V_TVALID;
input   photons_V_TREADY;

reg ap_idle;
reg istrms_read;
reg istrms1_read;
reg istrms2_read;
reg istrms3_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    photons_V_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage1;
reg   [0:0] read_reg_172;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
reg   [0:0] read_1_reg_187;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
reg   [0:0] read_2_reg_197;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] read_3_reg_207;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_block_state6_pp0_stage0_iter1;
reg    ap_block_state6_io;
reg    ap_block_pp0_stage0_11001;
reg   [43:0] tmp_1_reg_177;
wire   [47:0] tmp_fu_89_p1;
reg    ap_block_state3_pp0_stage1_iter0;
reg    ap_block_state3_io;
reg    ap_block_state7_pp0_stage1_iter1;
reg    ap_block_state7_io;
reg    ap_block_pp0_stage1_11001;
wire   [47:0] photon_2_fu_115_p3;
reg   [47:0] photon_2_reg_191;
reg    ap_block_state4_pp0_stage2_iter0;
reg    ap_block_state4_io;
reg    ap_block_pp0_stage2_11001;
wire   [47:0] photon_4_fu_135_p3;
reg   [47:0] photon_4_reg_201;
reg    ap_block_state5_pp0_stage3_iter0;
reg    ap_block_state5_io;
reg    ap_block_pp0_stage3_11001;
wire   [47:0] photon_6_fu_154_p3;
reg   [47:0] photon_6_reg_211;
reg    ap_block_state1;
reg    ap_block_pp0_stage3_subdone;
reg   [47:0] photon_1_fu_46;
wire   [0:0] istrms_read_nbread_fu_50_p2_0;
reg    ap_block_pp0_stage1_01001;
reg    ap_block_pp0_stage2_01001;
reg    ap_block_pp0_stage3_01001;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] istrms1_read_nbread_fu_63_p2_0;
wire   [0:0] istrms2_read_nbread_fu_69_p2_0;
wire   [0:0] istrms3_read_nbread_fu_75_p2_0;
wire   [47:0] tmp_8_fu_104_p1;
wire   [47:0] select_ln164_fu_108_p3;
wire   [47:0] tmp_9_fu_131_p1;
wire   [47:0] tmp_10_fu_150_p1;
reg   [4:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    regslice_both_photons_V_U_apdone_blk;
reg   [47:0] photons_V_TDATA_int_regslice;
reg    photons_V_TVALID_int_regslice;
wire    photons_V_TREADY_int_regslice;
wire    regslice_both_photons_V_U_vld_out;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 5'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

photon_regslice_both #(
    .DataWidth( 48 ))
regslice_both_photons_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(photons_V_TDATA_int_regslice),
    .vld_in(photons_V_TVALID_int_regslice),
    .ack_in(photons_V_TREADY_int_regslice),
    .data_out(photons_V_TDATA),
    .vld_out(regslice_both_photons_V_U_vld_out),
    .ack_out(photons_V_TREADY),
    .apdone_blk(regslice_both_photons_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        photon_1_fu_46 <= photon_6_fu_154_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        photon_2_reg_191 <= photon_2_fu_115_p3;
        read_1_reg_187 <= istrms1_read_nbread_fu_63_p2_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        photon_4_reg_201 <= photon_4_fu_135_p3;
        read_2_reg_197 <= istrms2_read_nbread_fu_69_p2_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        photon_6_reg_211 <= photon_6_fu_154_p3;
        read_3_reg_207 <= istrms3_read_nbread_fu_75_p2_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read_reg_172 <= istrms_read_nbread_fu_50_p2_0;
        tmp_1_reg_177 <= istrms_dout;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (istrms1_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        istrms1_read = 1'b1;
    end else begin
        istrms1_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (istrms2_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        istrms2_read = 1'b1;
    end else begin
        istrms2_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (istrms3_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        istrms3_read = 1'b1;
    end else begin
        istrms3_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (istrms_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        istrms_read = 1'b1;
    end else begin
        istrms_read = 1'b0;
    end
end

always @ (*) begin
    if ((((read_2_reg_197 == 1'd1) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((read_2_reg_197 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((read_1_reg_187 == 1'd1) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((read_1_reg_187 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((read_reg_172 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((read_reg_172 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (read_3_reg_207 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (read_3_reg_207 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        photons_V_TDATA_blk_n = photons_V_TREADY_int_regslice;
    end else begin
        photons_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (read_3_reg_207 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        photons_V_TDATA_int_regslice = photon_6_reg_211;
    end else if (((read_2_reg_197 == 1'd1) & (1'b0 == ap_block_pp0_stage3_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        photons_V_TDATA_int_regslice = photon_4_reg_201;
    end else if (((read_1_reg_187 == 1'd1) & (1'b0 == ap_block_pp0_stage2_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        photons_V_TDATA_int_regslice = photon_2_reg_191;
    end else if (((read_reg_172 == 1'd1) & (1'b0 == ap_block_pp0_stage1_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        photons_V_TDATA_int_regslice = tmp_fu_89_p1;
    end else begin
        photons_V_TDATA_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((((read_2_reg_197 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((read_1_reg_187 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((read_reg_172 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (read_3_reg_207 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        photons_V_TVALID_int_regslice = 1'b1;
    end else begin
        photons_V_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((read_2_reg_197 == 1'd1) & (photons_V_TREADY_int_regslice == 1'b0)) | ((photons_V_TREADY_int_regslice == 1'b0) & (read_3_reg_207 == 1'd1))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state6_io) | ((read_2_reg_197 == 1'd1) & (photons_V_TREADY_int_regslice == 1'b0)) | ((photons_V_TREADY_int_regslice == 1'b0) & (read_3_reg_207 == 1'd1))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state6_io) | ((read_2_reg_197 == 1'd1) & (photons_V_TREADY_int_regslice == 1'b0)) | ((photons_V_TREADY_int_regslice == 1'b0) & (read_3_reg_207 == 1'd1))));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001 = (((read_reg_172 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (photons_V_TREADY_int_regslice == 1'b0)) | ((photons_V_TREADY_int_regslice == 1'b0) & (read_3_reg_207 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state3_io) | ((read_reg_172 == 1'd1) & (photons_V_TREADY_int_regslice == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state7_io) | ((photons_V_TREADY_int_regslice == 1'b0) & (read_3_reg_207 == 1'd1)))));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state3_io) | ((read_reg_172 == 1'd1) & (photons_V_TREADY_int_regslice == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state7_io) | ((photons_V_TREADY_int_regslice == 1'b0) & (read_3_reg_207 == 1'd1)))));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((read_1_reg_187 == 1'd1) & (photons_V_TREADY_int_regslice == 1'b0)) | ((read_reg_172 == 1'd1) & (photons_V_TREADY_int_regslice == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state4_io) | ((read_1_reg_187 == 1'd1) & (photons_V_TREADY_int_regslice == 1'b0)) | ((read_reg_172 == 1'd1) & (photons_V_TREADY_int_regslice == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state4_io) | ((read_1_reg_187 == 1'd1) & (photons_V_TREADY_int_regslice == 1'b0)) | ((read_reg_172 == 1'd1) & (photons_V_TREADY_int_regslice == 1'b0))));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((read_2_reg_197 == 1'd1) & (photons_V_TREADY_int_regslice == 1'b0)) | ((read_1_reg_187 == 1'd1) & (photons_V_TREADY_int_regslice == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state5_io) | ((read_2_reg_197 == 1'd1) & (photons_V_TREADY_int_regslice == 1'b0)) | ((read_1_reg_187 == 1'd1) & (photons_V_TREADY_int_regslice == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state5_io) | ((read_2_reg_197 == 1'd1) & (photons_V_TREADY_int_regslice == 1'b0)) | ((read_1_reg_187 == 1'd1) & (photons_V_TREADY_int_regslice == 1'b0))));
end

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_io = ((read_reg_172 == 1'd1) & (photons_V_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0 = ((read_reg_172 == 1'd1) & (photons_V_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state4_io = (((read_1_reg_187 == 1'd1) & (photons_V_TREADY_int_regslice == 1'b0)) | ((read_reg_172 == 1'd1) & (photons_V_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state4_pp0_stage2_iter0 = (((read_1_reg_187 == 1'd1) & (photons_V_TREADY_int_regslice == 1'b0)) | ((read_reg_172 == 1'd1) & (photons_V_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state5_io = (((read_2_reg_197 == 1'd1) & (photons_V_TREADY_int_regslice == 1'b0)) | ((read_1_reg_187 == 1'd1) & (photons_V_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state5_pp0_stage3_iter0 = (((read_2_reg_197 == 1'd1) & (photons_V_TREADY_int_regslice == 1'b0)) | ((read_1_reg_187 == 1'd1) & (photons_V_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state6_io = (((read_2_reg_197 == 1'd1) & (photons_V_TREADY_int_regslice == 1'b0)) | ((photons_V_TREADY_int_regslice == 1'b0) & (read_3_reg_207 == 1'd1)));
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter1 = (((read_2_reg_197 == 1'd1) & (photons_V_TREADY_int_regslice == 1'b0)) | ((photons_V_TREADY_int_regslice == 1'b0) & (read_3_reg_207 == 1'd1)));
end

always @ (*) begin
    ap_block_state7_io = ((photons_V_TREADY_int_regslice == 1'b0) & (read_3_reg_207 == 1'd1));
end

always @ (*) begin
    ap_block_state7_pp0_stage1_iter1 = ((photons_V_TREADY_int_regslice == 1'b0) & (read_3_reg_207 == 1'd1));
end

assign ap_done = ap_done_reg;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_ready = 1'b0;

assign istrms1_read_nbread_fu_63_p2_0 = istrms1_empty_n;

assign istrms2_read_nbread_fu_69_p2_0 = istrms2_empty_n;

assign istrms3_read_nbread_fu_75_p2_0 = istrms3_empty_n;

assign istrms_read_nbread_fu_50_p2_0 = istrms_empty_n;

assign photon_2_fu_115_p3 = ((istrms1_read_nbread_fu_63_p2_0[0:0] == 1'b1) ? tmp_8_fu_104_p1 : select_ln164_fu_108_p3);

assign photon_4_fu_135_p3 = ((istrms2_read_nbread_fu_69_p2_0[0:0] == 1'b1) ? tmp_9_fu_131_p1 : photon_2_reg_191);

assign photon_6_fu_154_p3 = ((istrms3_read_nbread_fu_75_p2_0[0:0] == 1'b1) ? tmp_10_fu_150_p1 : photon_4_reg_201);

assign photons_V_TVALID = regslice_both_photons_V_U_vld_out;

assign select_ln164_fu_108_p3 = ((read_reg_172[0:0] == 1'b1) ? tmp_fu_89_p1 : photon_1_fu_46);

assign tmp_10_fu_150_p1 = istrms3_dout;

assign tmp_8_fu_104_p1 = istrms1_dout;

assign tmp_9_fu_131_p1 = istrms2_dout;

assign tmp_fu_89_p1 = tmp_1_reg_177;

always @ (posedge ap_clk) begin
    ap_done_reg <= 1'b0;
end

endmodule //photon_read_distribute
