{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 26 22:42:04 2015 " "Info: Processing started: Mon Oct 26 22:42:04 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FIFO_16bit_100 -c FIFO_16bit_100 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FIFO_16bit_100 -c FIFO_16bit_100" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_16bit_100.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fifo_16bit_100.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_16bit_100 " "Info: Found entity 1: FIFO_16bit_100" {  } { { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_ram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fifo_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_RAM " "Info: Found entity 1: FIFO_RAM" {  } { { "FIFO_RAM.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_RAM.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "state packed FIFO_16bit_100.v(13) " "Warning (10227): Verilog HDL Port Declaration warning at FIFO_16bit_100.v(13): data type declaration for \"state\" declares packed dimensions but the port declaration declaration does not" {  } { { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 13 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "state FIFO_16bit_100.v(6) " "Info (10499): HDL info at FIFO_16bit_100.v(6): see declaration for object \"state\"" {  } { { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 6 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "head_p packed FIFO_16bit_100.v(16) " "Warning (10227): Verilog HDL Port Declaration warning at FIFO_16bit_100.v(16): data type declaration for \"head_p\" declares packed dimensions but the port declaration declaration does not" {  } { { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 16 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "head_p FIFO_16bit_100.v(7) " "Info (10499): HDL info at FIFO_16bit_100.v(7): see declaration for object \"head_p\"" {  } { { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 7 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "end_p packed FIFO_16bit_100.v(16) " "Warning (10227): Verilog HDL Port Declaration warning at FIFO_16bit_100.v(16): data type declaration for \"end_p\" declares packed dimensions but the port declaration declaration does not" {  } { { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 16 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "end_p FIFO_16bit_100.v(7) " "Info (10499): HDL info at FIFO_16bit_100.v(7): see declaration for object \"end_p\"" {  } { { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 7 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "fifo_out packed FIFO_16bit_100.v(19) " "Warning (10227): Verilog HDL Port Declaration warning at FIFO_16bit_100.v(19): data type declaration for \"fifo_out\" declares packed dimensions but the port declaration declaration does not" {  } { { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 19 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "fifo_out FIFO_16bit_100.v(8) " "Info (10499): HDL info at FIFO_16bit_100.v(8): see declaration for object \"fifo_out\"" {  } { { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 8 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "data FIFO_16bit_100.v(73) " "Error (10161): Verilog HDL error at FIFO_16bit_100.v(73): object \"data\" is not declared" {  } { { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 73 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  4 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Error: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 26 22:42:06 2015 " "Error: Processing ended: Mon Oct 26 22:42:06 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Error: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
