--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml TLD.twx TLD.ncd -o TLD.twr TLD.pcf -ucf ddr.ucf

Design file:              TLD.ncd
Physical constraint file: TLD.pcf
Device,package,speed:     xc7a100t,csg324,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |    0.080(R)|      FAST  |    2.460(R)|      SLOW  |clk_BUFGP         |   0.000|
signal      |   -0.586(R)|      FAST  |    2.744(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Anode<0>    |        10.348(R)|      SLOW  |         3.560(R)|      FAST  |clk_BUFGP         |   0.000|
Anode<1>    |        10.322(R)|      SLOW  |         3.539(R)|      FAST  |clk_BUFGP         |   0.000|
Anode<2>    |        10.776(R)|      SLOW  |         3.751(R)|      FAST  |clk_BUFGP         |   0.000|
Anode<3>    |        10.352(R)|      SLOW  |         3.535(R)|      FAST  |clk_BUFGP         |   0.000|
Anode<4>    |         9.727(R)|      SLOW  |         3.251(R)|      FAST  |clk_BUFGP         |   0.000|
Anode<5>    |         9.977(R)|      SLOW  |         3.393(R)|      FAST  |clk_BUFGP         |   0.000|
Anode<6>    |        11.652(R)|      SLOW  |         4.260(R)|      FAST  |clk_BUFGP         |   0.000|
Anode<7>    |        10.602(R)|      SLOW  |         3.704(R)|      FAST  |clk_BUFGP         |   0.000|
Cathode<0>  |        12.968(R)|      SLOW  |         4.118(R)|      FAST  |clk_BUFGP         |   0.000|
Cathode<1>  |        13.009(R)|      SLOW  |         4.383(R)|      FAST  |clk_BUFGP         |   0.000|
Cathode<2>  |        12.842(R)|      SLOW  |         4.022(R)|      FAST  |clk_BUFGP         |   0.000|
Cathode<3>  |        13.266(R)|      SLOW  |         4.208(R)|      FAST  |clk_BUFGP         |   0.000|
Cathode<4>  |        12.635(R)|      SLOW  |         4.087(R)|      FAST  |clk_BUFGP         |   0.000|
Cathode<5>  |        12.559(R)|      SLOW  |         3.968(R)|      FAST  |clk_BUFGP         |   0.000|
Cathode<6>  |        12.424(R)|      SLOW  |         3.998(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.691|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Mar 28 15:06:18 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5000 MB



