# Synopsys Constraint Checker(syntax only), version mapact, Build 1522R, built Jun  4 2015
# Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

# Written on Fri Mar 04 00:47:24 2016


##### DESIGN INFO #######################################################

Top View:                "memory_test"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                                                     Requested     Requested     Clock        Clock              
Clock                                                     Frequency     Period        Type         Group              
----------------------------------------------------------------------------------------------------------------------
CLK_1MHZ|GLA_inferred_clock                               100.0 MHz     10.000        inferred     Inferred_clkgroup_5
clock_div_1MHZ_10HZ|clk_out_inferred_clock                100.0 MHz     10.000        inferred     Inferred_clkgroup_1
constant_sensor_data|next_byte_control_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_2
memory_controller|next_read_inferred_clock                100.0 MHz     10.000        inferred     Inferred_clkgroup_3
memory_controller|next_write_inferred_clock               100.0 MHz     10.000        inferred     Inferred_clkgroup_0
reset_pulse|CLK_OUT_48MHZ_inferred_clock                  100.0 MHz     10.000        inferred     Inferred_clkgroup_4
======================================================================================================================
