##                                      8-Bit Signed ALU (Arithmetic Logic Unit)                             


**____________________________________________________________________________________________________________________________**

ðŸ“Œ
## Project Overview

 This project is a fully synthesizable **8-bit Signed ALU designed** in Verilog HDL. It is engineered to handle 2's complement arithmetic and logic operations for an 8-bit processor architecture. The design supports **26 distinct operations**, ranging from basic arithmetic and bitwise logic to complex shifting and comparison functions.


 

________________________________________________________________________________________________________________________________


## BLOCK Diagram


<img width="1914" height="1197" alt="Screenshot 2026-02-09 034034" src="https://github.com/user-attachments/assets/963172ae-db38-46a4-a660-ee2d915c24fd" />


## Simulation 


<img width="1914" height="1197" alt="Screenshot 2026-02-09 033134" src="https://github.com/user-attachments/assets/4ef3b094-0c4c-49d9-96dc-f47fd20cc66b" />


## Tcl Console


<img width="1574" height="976" alt="image" src="https://github.com/user-attachments/assets/716853a8-ab7b-406b-bc90-a9bd50c3b57c" />
