// Seed: 4165070795
module module_0;
  wire id_1;
  assign module_2.id_4 = 0;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input  wor  id_1,
    input  tri0 id_2
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply0 id_0,
    output tri id_1,
    input uwire id_2,
    output tri id_3,
    output wand id_4,
    output tri0 id_5#(.id_13(1)),
    input wire id_6,
    output uwire id_7,
    output tri0 id_8,
    input uwire id_9,
    output tri1 id_10,
    output wand id_11
);
  wire id_14;
  module_0 modCall_1 ();
endmodule
