{"vcs1":{"timestamp_begin":1682293545.411851293, "rt":0.75, "ut":0.27, "st":0.12}}
{"vcselab":{"timestamp_begin":1682293546.193290132, "rt":1.05, "ut":0.23, "st":0.25}}
{"link":{"timestamp_begin":1682293547.272111406, "rt":1.64, "ut":0.07, "st":1.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682293545.109699601}
{"VCS_COMP_START_TIME": 1682293545.109699601}
{"VCS_COMP_END_TIME": 1682293549.480572234}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340068}}
{"stitch_vcselab": {"peak_mem": 238988}}
