// Seed: 3123425259
module module_0 (
    output tri0 id_0,
    input  tri1 id_1
);
  logic id_3 = -1;
  assign module_2.id_6 = 0;
endmodule
module module_1 (
    output wire id_0,
    input tri id_1,
    output tri id_2,
    input wand id_3,
    input supply1 id_4,
    input wand id_5
);
  always @(negedge id_4) release id_0;
  module_0 modCall_1 (
      id_2,
      id_5
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output tri1 id_0,
    input uwire id_1,
    input supply1 id_2,
    input tri id_3,
    output wor id_4,
    input wor id_5,
    output wor id_6,
    input tri id_7,
    input wire id_8,
    output supply1 id_9
);
  wire [1 : 1 'b0] id_11;
  assign id_6 = 1;
  nand primCall (id_6, id_8, id_5, id_1, id_11);
  module_0 modCall_1 (
      id_0,
      id_7
  );
endmodule
