# Created by Ultra Librarian Lite 8.1.363 Copyright © 1999-2017
# Ultra Librarian Free Reader, Accelerated-Designs Inc.

Grid mil;
Set Wire_Bend 2;


Edit 'RHB0032E.pac';
Layer 1;
Smd '1' 14.1732 9.4488 -100 R180 (-94.4882 68.8977);
Layer 1;
Smd '2' 14.1732 9.4488 -100 R180 (-94.4882 49.2127);
Layer 1;
Smd '3' 14.1732 9.4488 -100 R180 (-94.4882 29.5276);
Layer 1;
Smd '4' 14.1732 9.4488 -100 R180 (-94.4882 9.8426);
Layer 1;
Smd '5' 14.1732 9.4488 -100 R180 (-94.4882 -9.8425);
Layer 1;
Smd '6' 14.1732 9.4488 -100 R180 (-94.4882 -29.5275);
Layer 1;
Smd '7' 14.1732 9.4488 -100 R180 (-94.4882 -49.2125);
Layer 1;
Smd '8' 14.1732 9.4488 -100 R180 (-94.4882 -68.8976);
Layer 1;
Smd '9' 14.1732 9.4488 -100 R90 (-68.8976 -94.4882);
Layer 1;
Smd '10' 14.1732 9.4488 -100 R90 (-49.2126 -94.4882);
Layer 1;
Smd '11' 14.1732 9.4488 -100 R90 (-29.5275 -94.4882);
Layer 1;
Smd '12' 14.1732 9.4488 -100 R90 (-9.8425 -94.4882);
Layer 1;
Smd '13' 14.1732 9.4488 -100 R90 (9.8426 -94.4882);
Layer 1;
Smd '14' 14.1732 9.4488 -100 R90 (29.5276 -94.4882);
Layer 1;
Smd '15' 14.1732 9.4488 -100 R90 (49.2126 -94.4882);
Layer 1;
Smd '16' 14.1732 9.4488 -100 R90 (68.8977 -94.4882);
Layer 1;
Smd '17' 14.1732 9.4488 -100 R180 (94.4882 -68.8976);
Layer 1;
Smd '18' 14.1732 9.4488 -100 R180 (94.4882 -49.2125);
Layer 1;
Smd '19' 14.1732 9.4488 -100 R180 (94.4882 -29.5275);
Layer 1;
Smd '20' 14.1732 9.4488 -100 R180 (94.4882 -9.8425);
Layer 1;
Smd '21' 14.1732 9.4488 -100 R180 (94.4882 9.8426);
Layer 1;
Smd '22' 14.1732 9.4488 -100 R180 (94.4882 29.5276);
Layer 1;
Smd '23' 14.1732 9.4488 -100 R180 (94.4882 49.2127);
Layer 1;
Smd '24' 14.1732 9.4488 -100 R180 (94.4882 68.8977);
Layer 1;
Smd '25' 14.1732 9.4488 -100 R90 (68.8977 94.4882);
Layer 1;
Smd '26' 14.1732 9.4488 -100 R90 (49.2126 94.4882);
Layer 1;
Smd '27' 14.1732 9.4488 -100 R90 (29.5276 94.4882);
Layer 1;
Smd '28' 14.1732 9.4488 -100 R90 (9.8426 94.4882);
Layer 1;
Smd '29' 14.1732 9.4488 -100 R90 (-9.8425 94.4882);
Layer 1;
Smd '30' 14.1732 9.4488 -100 R90 (-29.5275 94.4882);
Layer 1;
Smd '31' 14.1732 9.4488 -100 R90 (-49.2126 94.4882);
Layer 1;
Smd '32' 14.1732 9.4488 -100 R90 (-68.8976 94.4882);
Layer 1;
Smd '33' 135.8268 135.8268 -0 R0 NOCREAM (0 .0001);
Layer 1;
Smd 'V' 19.685 19.685 -100 R0 (0 58.0709);
Layer 1;
Smd 'V' 19.685 19.685 -100 R0 (-58.0709 .0001);
Layer 1;
Smd 'V' 19.685 19.685 -100 R0 (0 .0001);
Layer 1;
Smd 'V' 19.685 19.685 -100 R0 (58.0709 .0001);
Layer 1;
Smd 'V' 19.685 19.685 -100 R0 (0 -58.0709);
Layer 21;
Wire 8 (-107 -107) (-99 -107);
Wire 8 (-107 -107) (-107 -99);
Wire 8 (99 -107) (107 -107);
Wire 8 (107 -107) (107 -99);
Wire 8 (107 99) (107 107);
Wire 8 (99 107) (107 107);
Wire 8 (-107 107) (-90 107);
Wire 8 (-107 90) (-107 107);
Change Size 50;
Change Ratio 6;
Text 'Designator9' SR0 (-104 127);
Layer 51;
Wire 6 (-101 -101) (-101 101);
Wire 6 (101 -101) (101 101);
Wire 6 (-101 101) (101 101);
Wire 6 (-101 -101) (101 -101);
Wire 4 (-59 68) -180 (-83 68);
Wire 4 (-83 68) -180 (-59 68);
Change Size 50;
Change Ratio 6;
Text '.Designator' SR0 (-73 -45);
Layer 31;
Layer 31;
Change Spacing 50;
Change Pour solid;
Polygon 1  (3.937 -62.4408) (62.4409 -62.4408) (62.4409 -3.9369) (3.937 -3.9369) (3.937 -62.4408);
Layer 31;
Change Spacing 50;
Change Pour solid;
Polygon 1  (-3.9369 -3.9369) (-62.4408 -3.9369) (-62.4408 -62.4408) (-3.9369 -62.4408) (-3.9369 -3.9369);
Layer 31;
Change Spacing 50;
Change Pour solid;
Polygon 1  (-3.9369 62.4409) (-62.4408 62.4409) (-62.4408 3.937) (-3.9369 3.937) (-3.9369 62.4409);
Layer 31;
Change Spacing 50;
Change Pour solid;
Polygon 1  (3.937 3.937) (62.4409 3.937) (62.4409 62.4409) (3.937 62.4409) (3.937 3.937);
Layer 25;
Change Size 50;
Change Ratio 6;
Text '>Name' SR0 (-129 -25);
Layer 27;

Edit 'RHB0032E_NV.pac';
Layer 1;
Smd '1' 14.1732 9.4488 -100 R180 (-94.4882 68.8977);
Layer 1;
Smd '2' 14.1732 9.4488 -100 R180 (-94.4882 49.2127);
Layer 1;
Smd '3' 14.1732 9.4488 -100 R180 (-94.4882 29.5276);
Layer 1;
Smd '4' 14.1732 9.4488 -100 R180 (-94.4882 9.8426);
Layer 1;
Smd '5' 14.1732 9.4488 -100 R180 (-94.4882 -9.8425);
Layer 1;
Smd '6' 14.1732 9.4488 -100 R180 (-94.4882 -29.5275);
Layer 1;
Smd '7' 14.1732 9.4488 -100 R180 (-94.4882 -49.2125);
Layer 1;
Smd '8' 14.1732 9.4488 -100 R180 (-94.4882 -68.8976);
Layer 1;
Smd '9' 14.1732 9.4488 -100 R90 (-68.8976 -94.4882);
Layer 1;
Smd '10' 14.1732 9.4488 -100 R90 (-49.2126 -94.4882);
Layer 1;
Smd '11' 14.1732 9.4488 -100 R90 (-29.5275 -94.4882);
Layer 1;
Smd '12' 14.1732 9.4488 -100 R90 (-9.8425 -94.4882);
Layer 1;
Smd '13' 14.1732 9.4488 -100 R90 (9.8426 -94.4882);
Layer 1;
Smd '14' 14.1732 9.4488 -100 R90 (29.5276 -94.4882);
Layer 1;
Smd '15' 14.1732 9.4488 -100 R90 (49.2126 -94.4882);
Layer 1;
Smd '16' 14.1732 9.4488 -100 R90 (68.8977 -94.4882);
Layer 1;
Smd '17' 14.1732 9.4488 -100 R180 (94.4882 -68.8976);
Layer 1;
Smd '18' 14.1732 9.4488 -100 R180 (94.4882 -49.2125);
Layer 1;
Smd '19' 14.1732 9.4488 -100 R180 (94.4882 -29.5275);
Layer 1;
Smd '20' 14.1732 9.4488 -100 R180 (94.4882 -9.8425);
Layer 1;
Smd '21' 14.1732 9.4488 -100 R180 (94.4882 9.8426);
Layer 1;
Smd '22' 14.1732 9.4488 -100 R180 (94.4882 29.5276);
Layer 1;
Smd '23' 14.1732 9.4488 -100 R180 (94.4882 49.2127);
Layer 1;
Smd '24' 14.1732 9.4488 -100 R180 (94.4882 68.8977);
Layer 1;
Smd '25' 14.1732 9.4488 -100 R90 (68.8977 94.4882);
Layer 1;
Smd '26' 14.1732 9.4488 -100 R90 (49.2126 94.4882);
Layer 1;
Smd '27' 14.1732 9.4488 -100 R90 (29.5276 94.4882);
Layer 1;
Smd '28' 14.1732 9.4488 -100 R90 (9.8426 94.4882);
Layer 1;
Smd '29' 14.1732 9.4488 -100 R90 (-9.8425 94.4882);
Layer 1;
Smd '30' 14.1732 9.4488 -100 R90 (-29.5275 94.4882);
Layer 1;
Smd '31' 14.1732 9.4488 -100 R90 (-49.2126 94.4882);
Layer 1;
Smd '32' 14.1732 9.4488 -100 R90 (-68.8976 94.4882);
Layer 1;
Smd '33' 135.8268 135.8268 -0 R0 NOCREAM (0 .0001);
Layer 51;
Wire 6 (-101 -101) (101 -101);
Wire 6 (-101 101) (101 101);
Wire 6 (101 -101) (101 101);
Wire 6 (-101 -101) (-101 101);
Wire 4 (-59 68) -180 (-83 68);
Wire 4 (-83 68) -180 (-59 68);
Change Size 50;
Change Ratio 6;
Text '.Designator' SR0 (-73 -45);
Layer 21;
Wire 8 (-107 90) (-107 107);
Wire 8 (-107 107) (-90 107);
Wire 8 (99 107) (107 107);
Wire 8 (107 99) (107 107);
Wire 8 (107 -107) (107 -99);
Wire 8 (99 -107) (107 -107);
Wire 8 (-107 -107) (-107 -99);
Wire 8 (-107 -107) (-99 -107);
Change Size 50;
Change Ratio 6;
Text 'Designator9' SR0 (-104 127);
Layer 31;
Layer 31;
Change Spacing 50;
Change Pour solid;
Polygon 1  (3.937 3.937) (62.4409 3.937) (62.4409 62.4409) (3.937 62.4409) (3.937 3.937);
Layer 31;
Change Spacing 50;
Change Pour solid;
Polygon 1  (-3.9369 62.4409) (-62.4408 62.4409) (-62.4408 3.937) (-3.9369 3.937) (-3.9369 62.4409);
Layer 31;
Change Spacing 50;
Change Pour solid;
Polygon 1  (-3.9369 -3.9369) (-62.4408 -3.9369) (-62.4408 -62.4408) (-3.9369 -62.4408) (-3.9369 -3.9369);
Layer 31;
Change Spacing 50;
Change Pour solid;
Polygon 1  (3.937 -62.4408) (62.4409 -62.4408) (62.4409 -3.9369) (3.937 -3.9369) (3.937 -62.4408);
Layer 25;
Change Size 50;
Change Ratio 6;
Text '>Name' SR0 (-129 -25);
Layer 27;

Edit 'CC1120RHB.sym';
Layer 94;
Pin 'VDD_GUARD' Pwr None Middle R0 Both 0 (-1100 1300)
Pin 'RESET_N' In None Middle R0 Both 0 (-1100 -1200)
Pin 'GPIO3' I/O None Middle R180 Both 0 (1100 600)
Pin 'GPIO2' I/O None Middle R180 Both 0 (1100 700)
Pin 'DVDD_2' Pwr None Middle R0 Both 0 (-1100 -900)
Pin 'DCPL' Pwr None Middle R0 Both 0 (-1100 -100)
Pin 'SI' In None Middle R180 Both 0 (1100 1200)
Pin 'SCLK' In None Middle R180 Both 0 (1100 1300)
Pin 'SO_GPIO1' I/O None Middle R180 Both 0 (1100 900)
Pin 'GPIO0' I/O None Middle R180 Both 0 (1100 800)
Pin 'CS_N' In None Middle R180 Both 0 (1100 1100)
Pin 'DVDD' Pwr None Middle R0 Both 0 (-1100 -1000)
Pin 'AVDD_IF' Pwr None Middle R0 Both 0 (-1100 1100)
Pin 'RBIAS' Pas None Middle R180 Both 0 (1100 -400)
Pin 'AVDD_RF' Pwr None Middle R0 Both 0 (-1100 900)
Pin 'NC' Pas None Middle R180 Both 0 (1100 -600)
Pin 'PA' Out None Middle R0 Both 0 (-1100 -1400)
Pin 'TRX_SW' Pas None Middle R180 Both 0 (1100 -200)
Pin 'LNA_P' In None Middle R180 Both 0 (1100 100)
Pin 'LNA_N' In None Middle R180 Both 0 (1100 0)
Pin 'DCPL_VCO' Pwr None Middle R0 Both 0 (-1100 -300)
Pin 'AVDD_SYNTH1' Pwr None Middle R0 Both 0 (-1100 700)
Pin 'LPF0' Pas None Middle R180 Both 0 (1100 400)
Pin 'LPF1' Pas None Middle R180 Both 0 (1100 300)
Pin 'AVDD_PFD_CHP' Pwr None Middle R0 Both 0 (-1100 100)
Pin 'DCPL_PFD_CHP' Pwr None Middle R0 Both 0 (-1100 -700)
Pin 'AVDD_SYNTH2' Pwr None Middle R0 Both 0 (-1100 500)
Pin 'AVDD_XOSC' Pwr None Middle R0 Both 0 (-1100 300)
Pin 'DCPL_XOSC' Pwr None Middle R0 Both 0 (-1100 -500)
Pin 'XOSC_Q1' Pas None Middle R180 Both 0 (1100 -800)
Pin 'XOSC_Q2' Pas None Middle R180 Both 0 (1100 -1000)
Pin 'EXT_XOSC' In None Middle R180 Both 0 (1100 -1200)
Pin 'GND' Pwr None Middle R180 Both 0 (1100 -1400)
Wire 8 (-900 -1500) (900 -1500);
Wire 8 (900 -1500) (900 1500);
Wire 8 (900 1500) (-900 1500);
Wire 8 (-900 1500) (-900 -1500);
Layer 97;
Layer 95;
Change Size 82;
Change Ratio 6;
Text '>Name' SR0 (-186 59);
Layer 96;
Change Size 82;
Change Ratio 6;
Text '>Value' SR0 (-211 -41);
Layer 96;
Change Size 82;
Change Ratio 6;
Text '>Value' SR0 (-211 -41);

Edit 'CC1120RHBR.dev';
Prefix 'U';
Description '';
Value Off;
Add CC1120RHB 'A' Next  0 (0 0);
Package 'RHB0032E';
Technology '';
Connect 'A.VDD_GUARD' '1';
Connect 'A.RESET_N' '2';
Connect 'A.GPIO3' '3';
Connect 'A.GPIO2' '4';
Connect 'A.DVDD_2' '5';
Connect 'A.DCPL' '6';
Connect 'A.SI' '7';
Connect 'A.SCLK' '8';
Connect 'A.SO_GPIO1' '9';
Connect 'A.GPIO0' '10';
Connect 'A.CS_N' '11';
Connect 'A.DVDD' '12';
Connect 'A.AVDD_IF' '13';
Connect 'A.RBIAS' '14';
Connect 'A.AVDD_RF' '15';
Connect 'A.NC' '16';
Connect 'A.PA' '17';
Connect 'A.TRX_SW' '18';
Connect 'A.LNA_P' '19';
Connect 'A.LNA_N' '20';
Connect 'A.DCPL_VCO' '21';
Connect 'A.AVDD_SYNTH1' '22';
Connect 'A.LPF0' '23';
Connect 'A.LPF1' '24';
Connect 'A.AVDD_PFD_CHP' '25';
Connect 'A.DCPL_PFD_CHP' '26';
Connect 'A.AVDD_SYNTH2' '27';
Connect 'A.AVDD_XOSC' '28';
Connect 'A.DCPL_XOSC' '29';
Connect 'A.XOSC_Q1' '30';
Connect 'A.XOSC_Q2' '31';
Connect 'A.EXT_XOSC' '32';
Connect 'A.GND' '33';
Package 'RHB0032E_NV' 'RHB0032E_NV';
Technology '';
Connect 'A.VDD_GUARD' '1';
Connect 'A.RESET_N' '2';
Connect 'A.GPIO3' '3';
Connect 'A.GPIO2' '4';
Connect 'A.DVDD_2' '5';
Connect 'A.DCPL' '6';
Connect 'A.SI' '7';
Connect 'A.SCLK' '8';
Connect 'A.SO_GPIO1' '9';
Connect 'A.GPIO0' '10';
Connect 'A.CS_N' '11';
Connect 'A.DVDD' '12';
Connect 'A.AVDD_IF' '13';
Connect 'A.RBIAS' '14';
Connect 'A.AVDD_RF' '15';
Connect 'A.NC' '16';
Connect 'A.PA' '17';
Connect 'A.TRX_SW' '18';
Connect 'A.LNA_P' '19';
Connect 'A.LNA_N' '20';
Connect 'A.DCPL_VCO' '21';
Connect 'A.AVDD_SYNTH1' '22';
Connect 'A.LPF0' '23';
Connect 'A.LPF1' '24';
Connect 'A.AVDD_PFD_CHP' '25';
Connect 'A.DCPL_PFD_CHP' '26';
Connect 'A.AVDD_SYNTH2' '27';
Connect 'A.AVDD_XOSC' '28';
Connect 'A.DCPL_XOSC' '29';
Connect 'A.XOSC_Q1' '30';
Connect 'A.XOSC_Q2' '31';
Connect 'A.EXT_XOSC' '32';
Connect 'A.GND' '33';
