<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:/Users/Grant/Documents/Gowin/IID_BroadKey/IID_BroadKey.git/trunk/fpga/impl/synplify/rev_1/gowin_empu.vm</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Grant\Documents\Gowin\IID_BroadKey\IID_BroadKey.git\trunk\fpga\src\gowin_empu.cst</td>
</tr>
<tr>
<td class="label">Timing Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>v1.9.0Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NS-UX2CLQ144C5/I4</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Apr 29 15:30:35 2019
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2019 Gowin Semiconductor Corporation.                      All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>480</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>598</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>6</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>21</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>DEFAULT_CLK</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Fmax</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>DEFAULT_CLK</td>
<td>53.741(MHz)</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>DEFAULT_CLK</td>
<td>Setup</td>
<td>-41.814</td>
<td>21</td>
</tr>
<tr>
<td>DEFAULT_CLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-4.304</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[0]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[F]</td>
<td>5.000</td>
<td>-0.112</td>
<td>8.736</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-4.194</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[2]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[F]</td>
<td>5.000</td>
<td>-0.112</td>
<td>8.626</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-3.510</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[1]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[F]</td>
<td>5.000</td>
<td>-0.112</td>
<td>7.942</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-2.396</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[2]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.716</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-2.281</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[2]/CE</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[F]</td>
<td>5.000</td>
<td>-0.112</td>
<td>7.141</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-2.281</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[1]/CE</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[F]</td>
<td>5.000</td>
<td>-0.112</td>
<td>7.141</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-2.272</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[0]/CE</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[F]</td>
<td>5.000</td>
<td>-0.112</td>
<td>7.132</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-2.126</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[1]/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[2]/D</td>
<td>DEFAULT_CLK:[F]</td>
<td>DEFAULT_CLK:[R]</td>
<td>5.000</td>
<td>0.112</td>
<td>6.334</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-2.114</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[3]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.434</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-1.929</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[1]/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[4]/D</td>
<td>DEFAULT_CLK:[F]</td>
<td>DEFAULT_CLK:[R]</td>
<td>5.000</td>
<td>0.112</td>
<td>6.137</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-1.755</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[1]/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/D</td>
<td>DEFAULT_CLK:[F]</td>
<td>DEFAULT_CLK:[R]</td>
<td>5.000</td>
<td>0.112</td>
<td>5.963</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-1.703</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[2]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.023</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-1.619</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[3]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.939</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-1.613</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[1]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.933</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-1.223</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[1]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.543</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-1.223</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[0]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.543</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-1.173</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[1]/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[3]/D</td>
<td>DEFAULT_CLK:[F]</td>
<td>DEFAULT_CLK:[R]</td>
<td>5.000</td>
<td>0.112</td>
<td>5.381</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-1.168</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[1]/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[1]/D</td>
<td>DEFAULT_CLK:[F]</td>
<td>DEFAULT_CLK:[R]</td>
<td>5.000</td>
<td>0.112</td>
<td>5.376</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-1.035</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[4]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.355</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-1.018</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[0]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.338</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-0.878</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[1]/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_trdy/CE</td>
<td>DEFAULT_CLK:[F]</td>
<td>DEFAULT_CLK:[R]</td>
<td>5.000</td>
<td>0.112</td>
<td>5.513</td>
</tr>
<tr>
<td>22</td>
<td>0.173</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_rrdy/CE</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.575</td>
</tr>
<tr>
<td>23</td>
<td>0.573</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[5]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.747</td>
</tr>
<tr>
<td>24</td>
<td>0.614</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_roe/CE</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.134</td>
</tr>
<tr>
<td>25</td>
<td>0.640</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_rrdy/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.680</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.849</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.849</td>
</tr>
<tr>
<td>2</td>
<td>0.851</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_fast/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_fast/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.851</td>
</tr>
<tr>
<td>3</td>
<td>1.000</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[6]/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[6]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.000</td>
</tr>
<tr>
<td>4</td>
<td>1.000</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[5]/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[5]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.000</td>
</tr>
<tr>
<td>5</td>
<td>1.000</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[4]/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[4]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.000</td>
</tr>
<tr>
<td>6</td>
<td>1.000</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[1]/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[1]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.000</td>
</tr>
<tr>
<td>7</td>
<td>1.003</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[1]/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_Z[1]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.003</td>
</tr>
<tr>
<td>8</td>
<td>1.005</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[0]/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_ssmask[0]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.005</td>
</tr>
<tr>
<td>9</td>
<td>1.040</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_latch_flag/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_Z[4]/CE</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>10</td>
<td>1.071</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[1]/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[1]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.071</td>
</tr>
<tr>
<td>11</td>
<td>1.071</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[3]/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[3]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.071</td>
</tr>
<tr>
<td>12</td>
<td>1.071</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[5]/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[5]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.071</td>
</tr>
<tr>
<td>13</td>
<td>1.074</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O_Z/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O_Z/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.074</td>
</tr>
<tr>
<td>14</td>
<td>1.076</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[0]/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[0]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.076</td>
</tr>
<tr>
<td>15</td>
<td>1.088</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[4]/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_Z[4]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.088</td>
</tr>
<tr>
<td>16</td>
<td>1.124</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[3]/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[3]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.124</td>
</tr>
<tr>
<td>17</td>
<td>1.128</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[6]/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[7]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.128</td>
</tr>
<tr>
<td>18</td>
<td>1.130</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[12]/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg[12]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.130</td>
</tr>
<tr>
<td>19</td>
<td>1.133</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[5]/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[4]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.133</td>
</tr>
<tr>
<td>20</td>
<td>1.136</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[2]/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[1]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.136</td>
</tr>
<tr>
<td>21</td>
<td>1.164</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[7]/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[7]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.164</td>
</tr>
<tr>
<td>22</td>
<td>1.174</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs_Z/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_toe/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.174</td>
</tr>
<tr>
<td>23</td>
<td>1.188</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs_Z/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O[7]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.188</td>
</tr>
<tr>
<td>24</td>
<td>1.188</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs_Z/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O[5]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.188</td>
</tr>
<tr>
<td>25</td>
<td>1.272</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[2]/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[2]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.272</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>4.509</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_Z/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_1_fast/CLEAR</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.239</td>
</tr>
<tr>
<td>2</td>
<td>5.057</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_Z/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_fast/CLEAR</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.691</td>
</tr>
<tr>
<td>3</td>
<td>5.460</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_Z/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_1/CLEAR</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.288</td>
</tr>
<tr>
<td>4</td>
<td>5.627</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_Z/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER/CLEAR</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.121</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.451</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_Z/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER/CLEAR</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.469</td>
</tr>
<tr>
<td>2</td>
<td>2.572</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_Z/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_1/CLEAR</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.590</td>
</tr>
<tr>
<td>3</td>
<td>2.760</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_Z/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_fast/CLEAR</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.778</td>
</tr>
<tr>
<td>4</td>
<td>3.251</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_Z/Q</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_1_fast/CLEAR</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.269</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.510</td>
<td>4.010</td>
<td>1.500</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>empu_tmp/Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[12]</td>
</tr>
<tr>
<td>2</td>
<td>2.510</td>
<td>4.010</td>
<td>1.500</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>empu_tmp/Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[14]</td>
</tr>
<tr>
<td>3</td>
<td>2.510</td>
<td>4.010</td>
<td>1.500</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>empu_tmp/Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[3]</td>
</tr>
<tr>
<td>4</td>
<td>2.510</td>
<td>4.010</td>
<td>1.500</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>empu_tmp/Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[11]</td>
</tr>
<tr>
<td>5</td>
<td>2.510</td>
<td>4.010</td>
<td>1.500</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg[11]</td>
</tr>
<tr>
<td>6</td>
<td>2.510</td>
<td>4.010</td>
<td>1.500</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O[3]</td>
</tr>
<tr>
<td>7</td>
<td>2.510</td>
<td>4.010</td>
<td>1.500</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw0c_cs_Z</td>
</tr>
<tr>
<td>8</td>
<td>2.510</td>
<td>4.010</td>
<td>1.500</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs_Z</td>
</tr>
<tr>
<td>9</td>
<td>2.510</td>
<td>4.010</td>
<td>1.500</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O[2]</td>
</tr>
<tr>
<td>10</td>
<td>2.510</td>
<td>4.010</td>
<td>1.500</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs_Z</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.304</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.915</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.611</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.943</td>
<td>0.943</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.526</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.888</td>
<td>0.362</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.179</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/CLK</td>
</tr>
<tr>
<td>4.729</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C4[1][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/Q</td>
</tr>
<tr>
<td>5.912</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI3BCT1[0]/I1</td>
</tr>
<tr>
<td>7.231</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI3BCT1[0]/F</td>
</tr>
<tr>
<td>7.238</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI6EEB3[1]/I0</td>
</tr>
<tr>
<td>8.556</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C8[1][A]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI6EEB3[1]/F</td>
</tr>
<tr>
<td>10.337</td>
<td>1.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_a2_2_d_0_mb/I0</td>
</tr>
<tr>
<td>11.088</td>
<td>0.751</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][B]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_a2_2_d_0_mb/F</td>
</tr>
<tr>
<td>11.676</td>
<td>0.588</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_0/I1</td>
</tr>
<tr>
<td>12.915</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[1][B]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_0/F</td>
</tr>
<tr>
<td>12.915</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[1][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.573</td>
<td>0.628</td>
<td>tNET</td>
<td>FF</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>6.947</td>
<td>0.374</td>
<td>tINS</td>
<td>FF</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.291</td>
<td>2.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[0]/CLK</td>
</tr>
<tr>
<td>9.091</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[0]</td>
</tr>
<tr>
<td>8.611</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C11[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.112</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.305, 31.222%; route: 2.874, 68.778%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.627, 52.966%; route: 3.559, 40.738%; tC2Q: 0.550, 6.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.319, 30.740%; route: 2.972, 69.260%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.611</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.943</td>
<td>0.943</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.526</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.888</td>
<td>0.362</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.179</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/CLK</td>
</tr>
<tr>
<td>4.729</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C4[1][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/Q</td>
</tr>
<tr>
<td>5.912</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI3BCT1[0]/I1</td>
</tr>
<tr>
<td>7.231</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI3BCT1[0]/F</td>
</tr>
<tr>
<td>7.238</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI6EEB3[1]/I0</td>
</tr>
<tr>
<td>8.556</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C8[1][A]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI6EEB3[1]/F</td>
</tr>
<tr>
<td>10.337</td>
<td>1.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m17_0_0_1/I0</td>
</tr>
<tr>
<td>11.088</td>
<td>0.751</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][B]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m17_0_0_1/F</td>
</tr>
<tr>
<td>12.053</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[2][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m17_0_0/I3</td>
</tr>
<tr>
<td>12.805</td>
<td>0.751</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[2][B]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m17_0_0/F</td>
</tr>
<tr>
<td>12.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[2][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.573</td>
<td>0.628</td>
<td>tNET</td>
<td>FF</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>6.947</td>
<td>0.374</td>
<td>tINS</td>
<td>FF</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.291</td>
<td>2.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[2][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[2]/CLK</td>
</tr>
<tr>
<td>9.091</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[2]</td>
</tr>
<tr>
<td>8.611</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C12[2][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.112</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.305, 31.222%; route: 2.874, 68.778%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.140, 47.994%; route: 3.936, 45.630%; tC2Q: 0.550, 6.376%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.319, 30.740%; route: 2.972, 69.260%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.121</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.611</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.943</td>
<td>0.943</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.526</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.888</td>
<td>0.362</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.179</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/CLK</td>
</tr>
<tr>
<td>4.729</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C4[1][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/Q</td>
</tr>
<tr>
<td>5.912</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER4_i_o2_2/I1</td>
</tr>
<tr>
<td>7.231</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C8[2][A]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER4_i_o2_2/F</td>
</tr>
<tr>
<td>8.996</td>
<td>1.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_o2_1/I1</td>
</tr>
<tr>
<td>9.982</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_o2_1/F</td>
</tr>
<tr>
<td>11.370</td>
<td>1.387</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.N_106_i/I1</td>
</tr>
<tr>
<td>12.121</td>
<td>0.751</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.N_106_i/F</td>
</tr>
<tr>
<td>12.121</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.573</td>
<td>0.628</td>
<td>tNET</td>
<td>FF</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>6.947</td>
<td>0.374</td>
<td>tINS</td>
<td>FF</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.291</td>
<td>2.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[1]/CLK</td>
</tr>
<tr>
<td>9.091</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[1]</td>
</tr>
<tr>
<td>8.611</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C12[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.112</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.305, 31.222%; route: 2.874, 68.778%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.056, 38.483%; route: 4.336, 54.592%; tC2Q: 0.550, 6.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.319, 30.740%; route: 2.972, 69.260%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.894</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.499</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.943</td>
<td>0.943</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.526</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.888</td>
<td>0.362</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.179</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/CLK</td>
</tr>
<tr>
<td>4.729</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C4[1][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/Q</td>
</tr>
<tr>
<td>5.912</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI3BCT1[0]/I1</td>
</tr>
<tr>
<td>7.231</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI3BCT1[0]/F</td>
</tr>
<tr>
<td>7.238</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI6EEB3[1]/I0</td>
</tr>
<tr>
<td>8.556</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C8[1][A]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI6EEB3[1]/F</td>
</tr>
<tr>
<td>10.337</td>
<td>1.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_n_status23_3_i/I2</td>
</tr>
<tr>
<td>11.088</td>
<td>0.751</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C13[0][B]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_n_status23_3_i/F</td>
</tr>
<tr>
<td>12.283</td>
<td>1.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_genblk1.data_cnt_1_ac0_1/I0</td>
</tr>
<tr>
<td>13.269</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C9[2][B]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_genblk1.data_cnt_1_ac0_1/F</td>
</tr>
<tr>
<td>14.656</td>
<td>1.387</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_fast_cZ[2]/I1</td>
</tr>
<tr>
<td>15.894</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_fast_cZ[2]/F</td>
</tr>
<tr>
<td>15.894</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.943</td>
<td>0.943</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.526</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.362</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.179</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[2]/CLK</td>
</tr>
<tr>
<td>13.979</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[2]</td>
</tr>
<tr>
<td>13.499</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C15[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.305, 31.222%; route: 2.874, 68.778%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.614, 47.914%; route: 5.552, 47.391%; tC2Q: 0.550, 4.694%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.305, 31.222%; route: 2.874, 68.778%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.943</td>
<td>0.943</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.526</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.888</td>
<td>0.362</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.179</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/CLK</td>
</tr>
<tr>
<td>4.729</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C4[1][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/Q</td>
</tr>
<tr>
<td>5.912</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_RNIMI8R1[0]/I1</td>
</tr>
<tr>
<td>7.231</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_RNIMI8R1[0]/F</td>
</tr>
<tr>
<td>8.778</td>
<td>1.547</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[3][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.c_status_RNIV0HO3[2]/I2</td>
</tr>
<tr>
<td>10.009</td>
<td>1.231</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R5C11[3][A]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.c_status_RNIV0HO3[2]/F</td>
</tr>
<tr>
<td>11.320</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[2][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[2]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.573</td>
<td>0.628</td>
<td>tNET</td>
<td>FF</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>6.947</td>
<td>0.374</td>
<td>tINS</td>
<td>FF</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.291</td>
<td>2.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[2][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[2]/CLK</td>
</tr>
<tr>
<td>9.091</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[2]</td>
</tr>
<tr>
<td>9.039</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C12[2][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.112</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.305, 31.222%; route: 2.874, 68.778%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.550, 35.709%; route: 4.041, 56.589%; tC2Q: 0.550, 7.702%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.319, 30.740%; route: 2.972, 69.260%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.943</td>
<td>0.943</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.526</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.888</td>
<td>0.362</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.179</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/CLK</td>
</tr>
<tr>
<td>4.729</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C4[1][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/Q</td>
</tr>
<tr>
<td>5.912</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_RNIMI8R1[0]/I1</td>
</tr>
<tr>
<td>7.231</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_RNIMI8R1[0]/F</td>
</tr>
<tr>
<td>8.778</td>
<td>1.547</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[3][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.c_status_RNIV0HO3[2]/I2</td>
</tr>
<tr>
<td>10.009</td>
<td>1.231</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R5C11[3][A]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.c_status_RNIV0HO3[2]/F</td>
</tr>
<tr>
<td>11.320</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[1]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.573</td>
<td>0.628</td>
<td>tNET</td>
<td>FF</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>6.947</td>
<td>0.374</td>
<td>tINS</td>
<td>FF</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.291</td>
<td>2.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[1]/CLK</td>
</tr>
<tr>
<td>9.091</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[1]</td>
</tr>
<tr>
<td>9.039</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C12[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.112</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.305, 31.222%; route: 2.874, 68.778%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.550, 35.709%; route: 4.041, 56.589%; tC2Q: 0.550, 7.702%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.319, 30.740%; route: 2.972, 69.260%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.272</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.311</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.943</td>
<td>0.943</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.526</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.888</td>
<td>0.362</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.179</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/CLK</td>
</tr>
<tr>
<td>4.729</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C4[1][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/Q</td>
</tr>
<tr>
<td>5.912</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_RNIMI8R1[0]/I1</td>
</tr>
<tr>
<td>7.231</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_RNIMI8R1[0]/F</td>
</tr>
<tr>
<td>8.778</td>
<td>1.547</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[3][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.c_status_RNIV0HO3[2]/I2</td>
</tr>
<tr>
<td>10.009</td>
<td>1.231</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R5C11[3][A]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.c_status_RNIV0HO3[2]/F</td>
</tr>
<tr>
<td>11.311</td>
<td>1.302</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[0]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.573</td>
<td>0.628</td>
<td>tNET</td>
<td>FF</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>6.947</td>
<td>0.374</td>
<td>tINS</td>
<td>FF</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.291</td>
<td>2.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[0]/CLK</td>
</tr>
<tr>
<td>9.091</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[0]</td>
</tr>
<tr>
<td>9.039</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C11[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.112</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.305, 31.222%; route: 2.874, 68.778%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.550, 35.754%; route: 4.032, 56.535%; tC2Q: 0.550, 7.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.319, 30.740%; route: 2.972, 69.260%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.126</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.625</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.499</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.573</td>
<td>0.628</td>
<td>tNET</td>
<td>FF</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>6.947</td>
<td>0.374</td>
<td>tINS</td>
<td>FF</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.291</td>
<td>2.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[1]/CLK</td>
</tr>
<tr>
<td>9.841</td>
<td>0.550</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R5C12[0][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[1]/Q</td>
</tr>
<tr>
<td>11.223</td>
<td>1.382</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt14_0/I2</td>
</tr>
<tr>
<td>12.542</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt14_0/F</td>
</tr>
<tr>
<td>14.306</td>
<td>1.764</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt_RNO[2]/I0</td>
</tr>
<tr>
<td>15.625</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt_RNO[2]/F</td>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.943</td>
<td>0.943</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.526</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.362</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.179</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[2]/CLK</td>
</tr>
<tr>
<td>13.979</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[2]</td>
</tr>
<tr>
<td>13.499</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C5[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.112</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.319, 30.740%; route: 2.972, 69.260%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.638, 41.642%; route: 3.146, 49.675%; tC2Q: 0.550, 8.683%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.305, 31.222%; route: 2.874, 68.778%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.499</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.943</td>
<td>0.943</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.526</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.888</td>
<td>0.362</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.179</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/CLK</td>
</tr>
<tr>
<td>4.729</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C4[1][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/Q</td>
</tr>
<tr>
<td>5.912</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI3BCT1[0]/I1</td>
</tr>
<tr>
<td>7.231</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI3BCT1[0]/F</td>
</tr>
<tr>
<td>7.238</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI6EEB3[1]/I0</td>
</tr>
<tr>
<td>8.556</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C8[1][A]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI6EEB3[1]/F</td>
</tr>
<tr>
<td>10.337</td>
<td>1.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_n_status23_3_i/I2</td>
</tr>
<tr>
<td>11.088</td>
<td>0.751</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C13[0][B]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_n_status23_3_i/F</td>
</tr>
<tr>
<td>12.283</td>
<td>1.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_genblk1.data_cnt_1_ac0_1/I0</td>
</tr>
<tr>
<td>13.269</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C9[2][B]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_genblk1.data_cnt_1_ac0_1/F</td>
</tr>
<tr>
<td>14.861</td>
<td>1.592</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_cZ[3]/I3</td>
</tr>
<tr>
<td>15.612</td>
<td>0.751</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_cZ[3]/F</td>
</tr>
<tr>
<td>15.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.943</td>
<td>0.943</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.526</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.362</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.179</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[3]/CLK</td>
</tr>
<tr>
<td>13.979</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[3]</td>
</tr>
<tr>
<td>13.499</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C11[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.305, 31.222%; route: 2.874, 68.778%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.126, 44.836%; route: 5.757, 50.354%; tC2Q: 0.550, 4.810%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.305, 31.222%; route: 2.874, 68.778%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.929</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.499</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.573</td>
<td>0.628</td>
<td>tNET</td>
<td>FF</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>6.947</td>
<td>0.374</td>
<td>tINS</td>
<td>FF</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.291</td>
<td>2.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[1]/CLK</td>
</tr>
<tr>
<td>9.841</td>
<td>0.550</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R5C12[0][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[1]/Q</td>
</tr>
<tr>
<td>11.223</td>
<td>1.382</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt14_0/I2</td>
</tr>
<tr>
<td>12.542</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt14_0/F</td>
</tr>
<tr>
<td>14.109</td>
<td>1.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt_RNO[4]/I0</td>
</tr>
<tr>
<td>15.427</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt_RNO[4]/F</td>
</tr>
<tr>
<td>15.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.943</td>
<td>0.943</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.526</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.362</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.179</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[4]/CLK</td>
</tr>
<tr>
<td>13.979</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[4]</td>
</tr>
<tr>
<td>13.499</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C7[2][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.112</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.319, 30.740%; route: 2.972, 69.260%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.638, 42.982%; route: 2.949, 48.056%; tC2Q: 0.550, 8.963%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.305, 31.222%; route: 2.874, 68.778%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.755</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.253</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.499</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.573</td>
<td>0.628</td>
<td>tNET</td>
<td>FF</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>6.947</td>
<td>0.374</td>
<td>tINS</td>
<td>FF</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.291</td>
<td>2.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[1]/CLK</td>
</tr>
<tr>
<td>9.841</td>
<td>0.550</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R5C12[0][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[1]/Q</td>
</tr>
<tr>
<td>11.223</td>
<td>1.382</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt14_0/I2</td>
</tr>
<tr>
<td>12.542</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt14_0/F</td>
</tr>
<tr>
<td>14.502</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt_RNO[0]/I0</td>
</tr>
<tr>
<td>15.253</td>
<td>0.751</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt_RNO[0]/F</td>
</tr>
<tr>
<td>15.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.943</td>
<td>0.943</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.526</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.362</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.179</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/CLK</td>
</tr>
<tr>
<td>13.979</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]</td>
</tr>
<tr>
<td>13.499</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.112</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.319, 30.740%; route: 2.972, 69.260%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.070, 34.716%; route: 3.343, 56.060%; tC2Q: 0.550, 9.224%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.305, 31.222%; route: 2.874, 68.778%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.703</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.499</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.943</td>
<td>0.943</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.526</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.888</td>
<td>0.362</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.179</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/CLK</td>
</tr>
<tr>
<td>4.729</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C4[1][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/Q</td>
</tr>
<tr>
<td>5.912</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI3BCT1[0]/I1</td>
</tr>
<tr>
<td>7.231</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI3BCT1[0]/F</td>
</tr>
<tr>
<td>7.238</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI6EEB3[1]/I0</td>
</tr>
<tr>
<td>8.556</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C8[1][A]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI6EEB3[1]/F</td>
</tr>
<tr>
<td>10.337</td>
<td>1.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_n_status23_3_i/I2</td>
</tr>
<tr>
<td>11.088</td>
<td>0.751</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C13[0][B]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_n_status23_3_i/F</td>
</tr>
<tr>
<td>12.283</td>
<td>1.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_genblk1.data_cnt_1_ac0_1/I0</td>
</tr>
<tr>
<td>13.269</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C9[2][B]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_genblk1.data_cnt_1_ac0_1/F</td>
</tr>
<tr>
<td>13.883</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_cZ[2]/I1</td>
</tr>
<tr>
<td>15.201</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_cZ[2]/F</td>
</tr>
<tr>
<td>15.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.943</td>
<td>0.943</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.526</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.362</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.179</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[2]/CLK</td>
</tr>
<tr>
<td>13.979</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[2]</td>
</tr>
<tr>
<td>13.499</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.305, 31.222%; route: 2.874, 68.778%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.694, 51.656%; route: 4.779, 43.354%; tC2Q: 0.550, 4.990%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.305, 31.222%; route: 2.874, 68.778%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.619</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.499</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.943</td>
<td>0.943</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.526</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.888</td>
<td>0.362</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.179</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/CLK</td>
</tr>
<tr>
<td>4.729</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C4[1][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/Q</td>
</tr>
<tr>
<td>5.912</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER4_i_o2_2/I1</td>
</tr>
<tr>
<td>7.231</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C8[2][A]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER4_i_o2_2/F</td>
</tr>
<tr>
<td>8.996</td>
<td>1.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_o2_1/I1</td>
</tr>
<tr>
<td>9.982</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_o2_1/F</td>
</tr>
<tr>
<td>11.542</td>
<td>1.560</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_data_cnt16_0/I1</td>
</tr>
<tr>
<td>12.781</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C12[1][A]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_data_cnt16_0/F</td>
</tr>
<tr>
<td>14.366</td>
<td>1.585</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_fast_cZ[3]/I2</td>
</tr>
<tr>
<td>15.117</td>
<td>0.751</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][A]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_fast_cZ[3]/F</td>
</tr>
<tr>
<td>15.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][A]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.943</td>
<td>0.943</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.526</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.362</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.179</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[3]/CLK</td>
</tr>
<tr>
<td>13.979</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[3]</td>
</tr>
<tr>
<td>13.499</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C9[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.305, 31.222%; route: 2.874, 68.778%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.295, 39.262%; route: 6.094, 55.710%; tC2Q: 0.550, 5.028%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.305, 31.222%; route: 2.874, 68.778%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.613</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.499</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.943</td>
<td>0.943</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.526</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.888</td>
<td>0.362</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.179</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/CLK</td>
</tr>
<tr>
<td>4.729</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C4[1][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/Q</td>
</tr>
<tr>
<td>5.912</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER4_i_o2_2/I1</td>
</tr>
<tr>
<td>7.231</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C8[2][A]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER4_i_o2_2/F</td>
</tr>
<tr>
<td>8.996</td>
<td>1.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_o2_1/I1</td>
</tr>
<tr>
<td>9.982</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_o2_1/F</td>
</tr>
<tr>
<td>11.542</td>
<td>1.560</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_data_cnt16_0/I1</td>
</tr>
<tr>
<td>12.781</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C12[1][A]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_data_cnt16_0/F</td>
</tr>
<tr>
<td>14.361</td>
<td>1.580</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_cZ[1]/I3</td>
</tr>
<tr>
<td>15.112</td>
<td>0.751</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_cZ[1]/F</td>
</tr>
<tr>
<td>15.112</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.943</td>
<td>0.943</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.526</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.362</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.179</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[1]/CLK</td>
</tr>
<tr>
<td>13.979</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[1]</td>
</tr>
<tr>
<td>13.499</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.305, 31.222%; route: 2.874, 68.778%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.295, 39.281%; route: 6.089, 55.688%; tC2Q: 0.550, 5.030%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.305, 31.222%; route: 2.874, 68.778%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.499</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.943</td>
<td>0.943</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.526</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.888</td>
<td>0.362</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.179</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/CLK</td>
</tr>
<tr>
<td>4.729</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C4[1][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/Q</td>
</tr>
<tr>
<td>5.912</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER4_i_o2_2/I1</td>
</tr>
<tr>
<td>7.231</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C8[2][A]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER4_i_o2_2/F</td>
</tr>
<tr>
<td>8.996</td>
<td>1.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_o2_1/I1</td>
</tr>
<tr>
<td>9.982</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_o2_1/F</td>
</tr>
<tr>
<td>11.542</td>
<td>1.560</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_data_cnt16_0/I1</td>
</tr>
<tr>
<td>12.781</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C12[1][A]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_data_cnt16_0/F</td>
</tr>
<tr>
<td>13.970</td>
<td>1.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_fast_cZ[1]/I3</td>
</tr>
<tr>
<td>14.721</td>
<td>0.751</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_fast_cZ[1]/F</td>
</tr>
<tr>
<td>14.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.943</td>
<td>0.943</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.526</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.362</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.179</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[1]/CLK</td>
</tr>
<tr>
<td>13.979</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[1]</td>
</tr>
<tr>
<td>13.499</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C10[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.305, 31.222%; route: 2.874, 68.778%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.295, 40.737%; route: 5.698, 54.046%; tC2Q: 0.550, 5.217%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.305, 31.222%; route: 2.874, 68.778%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.499</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.943</td>
<td>0.943</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.526</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.888</td>
<td>0.362</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.179</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/CLK</td>
</tr>
<tr>
<td>4.729</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C4[1][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/Q</td>
</tr>
<tr>
<td>5.912</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER4_i_o2_2/I1</td>
</tr>
<tr>
<td>7.231</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C8[2][A]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER4_i_o2_2/F</td>
</tr>
<tr>
<td>8.996</td>
<td>1.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_o2_1/I1</td>
</tr>
<tr>
<td>9.982</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_o2_1/F</td>
</tr>
<tr>
<td>11.542</td>
<td>1.560</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_data_cnt16_0/I1</td>
</tr>
<tr>
<td>12.781</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C12[1][A]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_data_cnt16_0/F</td>
</tr>
<tr>
<td>13.970</td>
<td>1.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_cZ[0]/I2</td>
</tr>
<tr>
<td>14.721</td>
<td>0.751</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_cZ[0]/F</td>
</tr>
<tr>
<td>14.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.943</td>
<td>0.943</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.526</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.362</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.179</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[0]/CLK</td>
</tr>
<tr>
<td>13.979</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[0]</td>
</tr>
<tr>
<td>13.499</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C9[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.305, 31.222%; route: 2.874, 68.778%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.295, 40.737%; route: 5.698, 54.046%; tC2Q: 0.550, 5.217%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.305, 31.222%; route: 2.874, 68.778%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.173</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.499</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.573</td>
<td>0.628</td>
<td>tNET</td>
<td>FF</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>6.947</td>
<td>0.374</td>
<td>tINS</td>
<td>FF</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.291</td>
<td>2.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[1]/CLK</td>
</tr>
<tr>
<td>9.841</td>
<td>0.550</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R5C12[0][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[1]/Q</td>
</tr>
<tr>
<td>11.223</td>
<td>1.382</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt14_0/I2</td>
</tr>
<tr>
<td>12.542</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt14_0/F</td>
</tr>
<tr>
<td>13.921</td>
<td>1.379</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt_RNO[3]/I0</td>
</tr>
<tr>
<td>14.672</td>
<td>0.751</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt_RNO[3]/F</td>
</tr>
<tr>
<td>14.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.943</td>
<td>0.943</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.526</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.362</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.179</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[3]/CLK</td>
</tr>
<tr>
<td>13.979</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[3]</td>
</tr>
<tr>
<td>13.499</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C6[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.112</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.319, 30.740%; route: 2.972, 69.260%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.070, 38.467%; route: 2.761, 51.312%; tC2Q: 0.550, 10.221%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.305, 31.222%; route: 2.874, 68.778%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.168</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.499</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.573</td>
<td>0.628</td>
<td>tNET</td>
<td>FF</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>6.947</td>
<td>0.374</td>
<td>tINS</td>
<td>FF</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.291</td>
<td>2.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[1]/CLK</td>
</tr>
<tr>
<td>9.841</td>
<td>0.550</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R5C12[0][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[1]/Q</td>
</tr>
<tr>
<td>11.223</td>
<td>1.382</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt14_0/I2</td>
</tr>
<tr>
<td>12.542</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt14_0/F</td>
</tr>
<tr>
<td>13.915</td>
<td>1.374</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt_RNO[1]/I0</td>
</tr>
<tr>
<td>14.666</td>
<td>0.751</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][B]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt_RNO[1]/F</td>
</tr>
<tr>
<td>14.666</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.943</td>
<td>0.943</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.526</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.362</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.179</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[1]/CLK</td>
</tr>
<tr>
<td>13.979</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[1]</td>
</tr>
<tr>
<td>13.499</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C4[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.112</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.319, 30.740%; route: 2.972, 69.260%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.070, 38.507%; route: 2.756, 51.262%; tC2Q: 0.550, 10.231%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.305, 31.222%; route: 2.874, 68.778%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.035</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.534</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.499</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.943</td>
<td>0.943</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.526</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.888</td>
<td>0.362</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.179</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/CLK</td>
</tr>
<tr>
<td>4.729</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C4[1][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/Q</td>
</tr>
<tr>
<td>5.912</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI3BCT1[0]/I1</td>
</tr>
<tr>
<td>7.231</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI3BCT1[0]/F</td>
</tr>
<tr>
<td>7.238</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI6EEB3[1]/I0</td>
</tr>
<tr>
<td>8.556</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C8[1][A]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI6EEB3[1]/F</td>
</tr>
<tr>
<td>10.337</td>
<td>1.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_n_status23_3_i/I2</td>
</tr>
<tr>
<td>11.088</td>
<td>0.751</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C13[0][B]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_n_status23_3_i/F</td>
</tr>
<tr>
<td>12.283</td>
<td>1.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_genblk1.data_cnt_1_ac0_1/I0</td>
</tr>
<tr>
<td>13.269</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C9[2][B]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_genblk1.data_cnt_1_ac0_1/F</td>
</tr>
<tr>
<td>13.296</td>
<td>0.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_genblk1.data_cnt_1_axbxc4/I3</td>
</tr>
<tr>
<td>14.534</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][B]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_genblk1.data_cnt_1_axbxc4/F</td>
</tr>
<tr>
<td>14.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.943</td>
<td>0.943</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.526</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.362</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.179</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[4]/CLK</td>
</tr>
<tr>
<td>13.979</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[4]</td>
</tr>
<tr>
<td>13.499</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C9[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.305, 31.222%; route: 2.874, 68.778%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.614, 54.209%; route: 4.192, 40.480%; tC2Q: 0.550, 5.311%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.305, 31.222%; route: 2.874, 68.778%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.499</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.943</td>
<td>0.943</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.526</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.888</td>
<td>0.362</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.179</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/CLK</td>
</tr>
<tr>
<td>4.729</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C4[1][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/Q</td>
</tr>
<tr>
<td>5.912</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER4_i_o2_2/I1</td>
</tr>
<tr>
<td>7.231</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C8[2][A]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER4_i_o2_2/F</td>
</tr>
<tr>
<td>8.996</td>
<td>1.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_o2_1/I1</td>
</tr>
<tr>
<td>9.982</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_o2_1/F</td>
</tr>
<tr>
<td>11.542</td>
<td>1.560</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_data_cnt16_0/I1</td>
</tr>
<tr>
<td>12.781</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C12[1][A]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_data_cnt16_0/F</td>
</tr>
<tr>
<td>13.766</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_fast_cZ[0]/I2</td>
</tr>
<tr>
<td>14.517</td>
<td>0.751</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_fast_cZ[0]/F</td>
</tr>
<tr>
<td>14.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.943</td>
<td>0.943</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.526</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.362</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.179</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[0]/CLK</td>
</tr>
<tr>
<td>13.979</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[0]</td>
</tr>
<tr>
<td>13.499</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C13[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.305, 31.222%; route: 2.874, 68.778%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.295, 41.542%; route: 5.494, 53.138%; tC2Q: 0.550, 5.320%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.305, 31.222%; route: 2.874, 68.778%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.878</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_trdy</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.573</td>
<td>0.628</td>
<td>tNET</td>
<td>FF</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>6.947</td>
<td>0.374</td>
<td>tINS</td>
<td>FF</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.291</td>
<td>2.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[1]/CLK</td>
</tr>
<tr>
<td>9.841</td>
<td>0.550</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R5C12[0][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[1]/Q</td>
</tr>
<tr>
<td>11.018</td>
<td>1.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[2][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_trdy9_0_a2/I2</td>
</tr>
<tr>
<td>12.250</td>
<td>1.231</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C12[2][B]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_trdy9_0_a2/F</td>
</tr>
<tr>
<td>12.755</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[3][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_reg_trdy9_0/I2</td>
</tr>
<tr>
<td>13.505</td>
<td>0.750</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C12[3][A]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_reg_trdy9_0/F</td>
</tr>
<tr>
<td>14.804</td>
<td>1.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_trdy/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.943</td>
<td>0.943</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.526</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.362</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.179</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_trdy/CLK</td>
</tr>
<tr>
<td>13.979</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_trdy</td>
</tr>
<tr>
<td>13.927</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_trdy</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.112</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.319, 30.740%; route: 2.972, 69.260%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.981, 35.935%; route: 2.982, 54.089%; tC2Q: 0.550, 9.976%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.305, 31.222%; route: 2.874, 68.778%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.173</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_rrdy</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.943</td>
<td>0.943</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.526</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.888</td>
<td>0.362</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.179</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/CLK</td>
</tr>
<tr>
<td>4.729</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C4[1][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/Q</td>
</tr>
<tr>
<td>5.912</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI3BCT1[0]/I1</td>
</tr>
<tr>
<td>7.231</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI3BCT1[0]/F</td>
</tr>
<tr>
<td>7.238</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI6EEB3[1]/I0</td>
</tr>
<tr>
<td>8.556</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C8[1][A]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI6EEB3[1]/F</td>
</tr>
<tr>
<td>10.160</td>
<td>1.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_sqmuxa_1_i_0_o2/I0</td>
</tr>
<tr>
<td>11.478</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C10[2][A]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_sqmuxa_1_i_0_o2/F</td>
</tr>
<tr>
<td>11.492</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_n_status_0_sqmuxa_2_i_0/I1</td>
</tr>
<tr>
<td>12.454</td>
<td>0.962</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C10[3][A]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_n_status_0_sqmuxa_2_i_0/F</td>
</tr>
<tr>
<td>13.753</td>
<td>1.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[1][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_rrdy/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.943</td>
<td>0.943</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.526</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.362</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.179</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_rrdy/CLK</td>
</tr>
<tr>
<td>13.979</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_rrdy</td>
</tr>
<tr>
<td>13.927</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C9[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_rrdy</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.305, 31.222%; route: 2.874, 68.778%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.919, 51.372%; route: 4.106, 42.884%; tC2Q: 0.550, 5.744%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.305, 31.222%; route: 2.874, 68.778%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.499</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.943</td>
<td>0.943</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.526</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.888</td>
<td>0.362</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.179</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/CLK</td>
</tr>
<tr>
<td>4.729</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C4[1][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/Q</td>
</tr>
<tr>
<td>5.912</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI3BCT1[0]/I1</td>
</tr>
<tr>
<td>7.231</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI3BCT1[0]/F</td>
</tr>
<tr>
<td>7.238</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI6EEB3[1]/I0</td>
</tr>
<tr>
<td>8.556</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C8[1][A]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI6EEB3[1]/F</td>
</tr>
<tr>
<td>10.142</td>
<td>1.585</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_RNO_0[5]/I0</td>
</tr>
<tr>
<td>11.104</td>
<td>0.962</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C12[1][B]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_RNO_0[5]/F</td>
</tr>
<tr>
<td>11.607</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_RNO[5]/I3</td>
</tr>
<tr>
<td>12.925</td>
<td>1.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C13[2][A]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_RNO[5]/F</td>
</tr>
<tr>
<td>12.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][A]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.943</td>
<td>0.943</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.526</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.362</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.179</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[5]/CLK</td>
</tr>
<tr>
<td>13.979</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[5]</td>
</tr>
<tr>
<td>13.499</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C13[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.305, 31.222%; route: 2.874, 68.778%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.919, 56.235%; route: 3.278, 37.477%; tC2Q: 0.550, 6.288%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.305, 31.222%; route: 2.874, 68.778%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.614</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.312</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_roe</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.943</td>
<td>0.943</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.526</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.888</td>
<td>0.362</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.179</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/CLK</td>
</tr>
<tr>
<td>4.729</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C4[1][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/Q</td>
</tr>
<tr>
<td>5.912</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI3BCT1[0]/I1</td>
</tr>
<tr>
<td>7.231</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI3BCT1[0]/F</td>
</tr>
<tr>
<td>7.238</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI6EEB3[1]/I0</td>
</tr>
<tr>
<td>8.556</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C8[1][A]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI6EEB3[1]/F</td>
</tr>
<tr>
<td>10.160</td>
<td>1.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_sqmuxa_1_i_0_o2/I0</td>
</tr>
<tr>
<td>11.478</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C10[2][A]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_sqmuxa_1_i_0_o2/F</td>
</tr>
<tr>
<td>11.492</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_reg_roe9_i_0/I1</td>
</tr>
<tr>
<td>12.454</td>
<td>0.962</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C10[3][B]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_reg_roe9_i_0/F</td>
</tr>
<tr>
<td>13.312</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[2][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_roe/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.943</td>
<td>0.943</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.526</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.362</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.179</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[2][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_roe/CLK</td>
</tr>
<tr>
<td>13.979</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_roe</td>
</tr>
<tr>
<td>13.927</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C10[2][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_roe</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.305, 31.222%; route: 2.874, 68.778%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.919, 53.853%; route: 3.665, 40.126%; tC2Q: 0.550, 6.022%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.305, 31.222%; route: 2.874, 68.778%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.640</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.499</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_rrdy</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.943</td>
<td>0.943</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.526</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.888</td>
<td>0.362</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.179</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/CLK</td>
</tr>
<tr>
<td>4.729</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C4[1][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]/Q</td>
</tr>
<tr>
<td>5.912</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI3BCT1[0]/I1</td>
</tr>
<tr>
<td>7.231</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI3BCT1[0]/F</td>
</tr>
<tr>
<td>7.238</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI6EEB3[1]/I0</td>
</tr>
<tr>
<td>8.556</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C8[1][A]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI6EEB3[1]/F</td>
</tr>
<tr>
<td>10.160</td>
<td>1.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.c_status_RNIEKAI3[0]/I0</td>
</tr>
<tr>
<td>11.122</td>
<td>0.962</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R5C10[0][B]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.c_status_RNIEKAI3[0]/F</td>
</tr>
<tr>
<td>12.858</td>
<td>1.736</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[1][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_rrdy/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.943</td>
<td>0.943</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.526</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.362</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.179</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_rrdy/CLK</td>
</tr>
<tr>
<td>13.979</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_rrdy</td>
</tr>
<tr>
<td>13.499</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C9[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_rrdy</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.305, 31.222%; route: 2.874, 68.778%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.600, 41.476%; route: 4.530, 52.187%; tC2Q: 0.550, 6.337%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.305, 31.222%; route: 2.874, 68.778%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.150</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER/CLK</td>
</tr>
<tr>
<td>3.700</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C14[1][A]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER/Q</td>
</tr>
<tr>
<td>3.703</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_0/I2</td>
</tr>
<tr>
<td>4.150</td>
<td>0.446</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_0/F</td>
</tr>
<tr>
<td>4.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER/CLK</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.446, 52.565%; route: 0.003, 0.334%; tC2Q: 0.400, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.151</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_fast</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_fast</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_fast/CLK</td>
</tr>
<tr>
<td>3.700</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C14[1][A]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_fast/Q</td>
</tr>
<tr>
<td>3.705</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_0_fast/I3</td>
</tr>
<tr>
<td>4.151</td>
<td>0.446</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_0_fast/F</td>
</tr>
<tr>
<td>4.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_fast/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_fast/CLK</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_fast</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_fast</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.446, 52.478%; route: 0.004, 0.500%; tC2Q: 0.400, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[6]/CLK</td>
</tr>
<tr>
<td>3.700</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[6]/Q</td>
</tr>
<tr>
<td>4.300</td>
<td>0.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[6]/CLK</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[6]</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C7[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.600, 60.007%; tC2Q: 0.400, 39.993%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[5]/CLK</td>
</tr>
<tr>
<td>3.700</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[5]/Q</td>
</tr>
<tr>
<td>4.300</td>
<td>0.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[5]/CLK</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[5]</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C8[2][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.600, 60.007%; tC2Q: 0.400, 39.993%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[4]/CLK</td>
</tr>
<tr>
<td>3.700</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[4]/Q</td>
</tr>
<tr>
<td>4.300</td>
<td>0.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[4]/CLK</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[4]</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.600, 60.007%; tC2Q: 0.400, 39.993%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[1]/CLK</td>
</tr>
<tr>
<td>3.700</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[1]/Q</td>
</tr>
<tr>
<td>4.300</td>
<td>0.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[1]/CLK</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[1]</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C10[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.600, 60.007%; tC2Q: 0.400, 39.993%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[1]/CLK</td>
</tr>
<tr>
<td>3.700</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C12[1][A]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[1]/Q</td>
</tr>
<tr>
<td>4.303</td>
<td>0.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[0][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_Z[1]/CLK</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_Z[1]</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C11[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 60.120%; tC2Q: 0.400, 39.880%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_ssmask[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[0]/CLK</td>
</tr>
<tr>
<td>3.700</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C6[1][A]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[0]/Q</td>
</tr>
<tr>
<td>4.305</td>
<td>0.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_ssmask[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_ssmask[0]/CLK</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_ssmask[0]</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C6[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_ssmask[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.605, 60.186%; tC2Q: 0.400, 39.814%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.040</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.358</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.318</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_latch_flag</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_latch_flag/CLK</td>
</tr>
<tr>
<td>3.700</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R7C10[0][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_latch_flag/Q</td>
</tr>
<tr>
<td>4.358</td>
<td>0.658</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_Z[4]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_Z[4]/CLK</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_Z[4]</td>
</tr>
<tr>
<td>3.318</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.658, 62.191%; tC2Q: 0.400, 37.809%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.071</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[1]/CLK</td>
</tr>
<tr>
<td>3.700</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R7C10[2][A]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[1]/Q</td>
</tr>
<tr>
<td>3.705</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_fast_cZ[1]/I2</td>
</tr>
<tr>
<td>4.372</td>
<td>0.667</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_fast_cZ[1]/F</td>
</tr>
<tr>
<td>4.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[1]/CLK</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[1]</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C10[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.667, 62.271%; route: 0.004, 0.397%; tC2Q: 0.400, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.071</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[3]/CLK</td>
</tr>
<tr>
<td>3.700</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R7C9[2][A]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[3]/Q</td>
</tr>
<tr>
<td>3.705</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_fast_cZ[3]/I1</td>
</tr>
<tr>
<td>4.372</td>
<td>0.667</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C9[2][A]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_fast_cZ[3]/F</td>
</tr>
<tr>
<td>4.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[2][A]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[3]/CLK</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[3]</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C9[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.667, 62.271%; route: 0.004, 0.397%; tC2Q: 0.400, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.071</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[5]/CLK</td>
</tr>
<tr>
<td>3.700</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C13[2][A]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[5]/Q</td>
</tr>
<tr>
<td>3.705</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_RNO[5]/I2</td>
</tr>
<tr>
<td>4.372</td>
<td>0.667</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C13[2][A]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_RNO[5]/F</td>
</tr>
<tr>
<td>4.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[2][A]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[5]/CLK</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[5]</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C13[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.667, 62.271%; route: 0.004, 0.397%; tC2Q: 0.400, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O_Z/CLK</td>
</tr>
<tr>
<td>3.700</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C14[2][A]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O_Z/Q</td>
</tr>
<tr>
<td>3.707</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O5_0_a2/I2</td>
</tr>
<tr>
<td>4.375</td>
<td>0.667</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C14[2][A]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O5_0_a2/F</td>
</tr>
<tr>
<td>4.375</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[2][A]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O_Z/CLK</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O_Z</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C14[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.667, 62.107%; route: 0.007, 0.659%; tC2Q: 0.400, 37.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.376</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[0]/CLK</td>
</tr>
<tr>
<td>3.700</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R5C9[2][A]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[0]/Q</td>
</tr>
<tr>
<td>3.709</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_cZ[0]/I1</td>
</tr>
<tr>
<td>4.376</td>
<td>0.667</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_cZ[0]/F</td>
</tr>
<tr>
<td>4.376</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[0]/CLK</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[0]</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C9[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.667, 62.025%; route: 0.009, 0.790%; tC2Q: 0.400, 37.185%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.388</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[4]/CLK</td>
</tr>
<tr>
<td>3.700</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[4]/Q</td>
</tr>
<tr>
<td>4.388</td>
<td>0.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_Z[4]/CLK</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_Z[4]</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.688, 63.223%; tC2Q: 0.400, 36.777%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C7[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[3]/CLK</td>
</tr>
<tr>
<td>3.700</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R10C7[1][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[3]/Q</td>
</tr>
<tr>
<td>3.978</td>
<td>0.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C7[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0[3]/I1</td>
</tr>
<tr>
<td>4.424</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C7[2][A]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0[3]/F</td>
</tr>
<tr>
<td>4.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C7[2][A]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C7[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[3]/CLK</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[3]</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C7[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.446, 39.716%; route: 0.278, 24.697%; tC2Q: 0.400, 35.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.128</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.428</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[6]/CLK</td>
</tr>
<tr>
<td>3.700</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C14[0][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[6]/Q</td>
</tr>
<tr>
<td>3.982</td>
<td>0.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data_4_0_a2[7]/I0</td>
</tr>
<tr>
<td>4.428</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[2][A]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data_4_0_a2[7]/F</td>
</tr>
<tr>
<td>4.428</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[2][A]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[7]/CLK</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[7]</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C14[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.446, 39.576%; route: 0.282, 24.961%; tC2Q: 0.400, 35.463%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[12]</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg[12]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C11[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[12]/CLK</td>
</tr>
<tr>
<td>3.700</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R10C11[2][A]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[12]/Q</td>
</tr>
<tr>
<td>3.984</td>
<td>0.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C11[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_RNO[12]/I3</td>
</tr>
<tr>
<td>4.430</td>
<td>0.446</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C11[1][A]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_RNO[12]/F</td>
</tr>
<tr>
<td>4.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][A]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg[12]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C11[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg[12]/CLK</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg[12]</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C11[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg[12]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.446, 39.502%; route: 0.284, 25.102%; tC2Q: 0.400, 35.396%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.133</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.433</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[5]/CLK</td>
</tr>
<tr>
<td>3.700</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C12[0][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[5]/Q</td>
</tr>
<tr>
<td>3.987</td>
<td>0.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data_4_i_m2[4]/I1</td>
</tr>
<tr>
<td>4.433</td>
<td>0.446</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data_4_i_m2[4]/F</td>
</tr>
<tr>
<td>4.433</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[4]/CLK</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[4]</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.446, 39.403%; route: 0.287, 25.289%; tC2Q: 0.400, 35.307%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.136</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.437</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[2]/CLK</td>
</tr>
<tr>
<td>3.700</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C12[2][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[2]/Q</td>
</tr>
<tr>
<td>3.990</td>
<td>0.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data_4_i_m2[1]/I1</td>
</tr>
<tr>
<td>4.437</td>
<td>0.446</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[1][A]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data_4_i_m2[1]/F</td>
</tr>
<tr>
<td>4.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[1][A]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[1]/CLK</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[1]</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C12[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.446, 39.283%; route: 0.290, 25.517%; tC2Q: 0.400, 35.200%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[7]</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C7[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[7]/CLK</td>
</tr>
<tr>
<td>3.700</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R10C7[1][A]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[7]/Q</td>
</tr>
<tr>
<td>4.018</td>
<td>0.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C9[2][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0[7]/I1</td>
</tr>
<tr>
<td>4.465</td>
<td>0.446</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C9[2][B]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0[7]/F</td>
</tr>
<tr>
<td>4.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C9[2][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C9[2][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[7]/CLK</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[7]</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C9[2][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.446, 38.340%; route: 0.318, 27.305%; tC2Q: 0.400, 34.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.475</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_toe</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs_Z/CLK</td>
</tr>
<tr>
<td>3.700</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R8C11[1][A]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs_Z/Q</td>
</tr>
<tr>
<td>4.028</td>
<td>0.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_toe_RNO/I0</td>
</tr>
<tr>
<td>4.475</td>
<td>0.446</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C13[0][B]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_toe_RNO/F</td>
</tr>
<tr>
<td>4.475</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[0][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_toe/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_toe/CLK</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_toe</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C13[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_toe</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.446, 38.008%; route: 0.328, 27.934%; tC2Q: 0.400, 34.058%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.188</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.488</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs_Z/CLK</td>
</tr>
<tr>
<td>3.700</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R8C11[1][A]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs_Z/Q</td>
</tr>
<tr>
<td>4.042</td>
<td>0.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_RNO[7]/I2</td>
</tr>
<tr>
<td>4.488</td>
<td>0.446</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_RNO[7]/F</td>
</tr>
<tr>
<td>4.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O[7]/CLK</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O[7]</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C9[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.446, 37.576%; route: 0.342, 28.753%; tC2Q: 0.400, 33.671%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.188</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.488</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs_Z/CLK</td>
</tr>
<tr>
<td>3.700</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R8C11[1][A]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs_Z/Q</td>
</tr>
<tr>
<td>4.042</td>
<td>0.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_RNO[5]/I2</td>
</tr>
<tr>
<td>4.488</td>
<td>0.446</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C9[2][B]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_RNO[5]/F</td>
</tr>
<tr>
<td>4.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[2][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O[5]/CLK</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O[5]</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C9[2][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.446, 37.576%; route: 0.342, 28.753%; tC2Q: 0.400, 33.671%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.272</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[2]/CLK</td>
</tr>
<tr>
<td>3.700</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R7C15[0][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[2]/Q</td>
</tr>
<tr>
<td>3.703</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_fast_cZ[2]/I0</td>
</tr>
<tr>
<td>4.572</td>
<td>0.869</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_fast_cZ[2]/F</td>
</tr>
<tr>
<td>4.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[2]/CLK</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[2]</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C15[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.869, 68.322%; route: 0.003, 0.223%; tC2Q: 0.400, 31.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.509</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_1_fast</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.943</td>
<td>0.943</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.526</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.888</td>
<td>0.362</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.179</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_Z/CLK</td>
</tr>
<tr>
<td>4.729</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R7C8[1][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_Z/Q</td>
</tr>
<tr>
<td>5.325</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_RNI68JB/I1</td>
</tr>
<tr>
<td>6.644</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C8[1][A]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_RNI68JB/F</td>
</tr>
<tr>
<td>9.417</td>
<td>2.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_1_fast/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.943</td>
<td>0.943</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.526</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.362</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.179</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_1_fast/CLK</td>
</tr>
<tr>
<td>13.979</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_1_fast</td>
</tr>
<tr>
<td>13.927</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_1_fast</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.305, 31.222%; route: 2.874, 68.778%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.319, 25.174%; route: 3.370, 64.328%; tC2Q: 0.550, 10.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.305, 31.222%; route: 2.874, 68.778%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.870</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_fast</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.943</td>
<td>0.943</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.526</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.888</td>
<td>0.362</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.179</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_Z/CLK</td>
</tr>
<tr>
<td>4.729</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R7C8[1][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_Z/Q</td>
</tr>
<tr>
<td>6.685</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_RST_I_1_0_a2_cZ_cZ/I1</td>
</tr>
<tr>
<td>7.436</td>
<td>0.751</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C14[0][B]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_RST_I_1_0_a2_cZ_cZ/F</td>
</tr>
<tr>
<td>8.870</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_fast/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.943</td>
<td>0.943</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.526</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.362</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.179</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_fast/CLK</td>
</tr>
<tr>
<td>13.979</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_fast</td>
</tr>
<tr>
<td>13.927</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_fast</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.305, 31.222%; route: 2.874, 68.778%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.751, 16.014%; route: 3.390, 72.262%; tC2Q: 0.550, 11.725%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.305, 31.222%; route: 2.874, 68.778%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.460</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.466</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.943</td>
<td>0.943</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.526</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.888</td>
<td>0.362</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.179</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_Z/CLK</td>
</tr>
<tr>
<td>4.729</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R7C8[1][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_Z/Q</td>
</tr>
<tr>
<td>5.325</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_RNI68JB/I1</td>
</tr>
<tr>
<td>6.644</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C8[1][A]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_RNI68JB/F</td>
</tr>
<tr>
<td>8.466</td>
<td>1.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.943</td>
<td>0.943</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.526</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.362</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.179</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_1/CLK</td>
</tr>
<tr>
<td>13.979</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_1</td>
</tr>
<tr>
<td>13.927</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C14[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.305, 31.222%; route: 2.874, 68.778%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.319, 30.759%; route: 2.419, 56.413%; tC2Q: 0.550, 12.828%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.305, 31.222%; route: 2.874, 68.778%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.627</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.943</td>
<td>0.943</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.526</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.888</td>
<td>0.362</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.179</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_Z/CLK</td>
</tr>
<tr>
<td>4.729</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R7C8[1][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_Z/Q</td>
</tr>
<tr>
<td>6.685</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_RST_I_1_0_a2_cZ_cZ/I1</td>
</tr>
<tr>
<td>7.436</td>
<td>0.751</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C14[0][B]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_RST_I_1_0_a2_cZ_cZ/F</td>
</tr>
<tr>
<td>8.300</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.943</td>
<td>0.943</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.526</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.362</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.179</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER/CLK</td>
</tr>
<tr>
<td>13.979</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER</td>
</tr>
<tr>
<td>13.927</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.305, 31.222%; route: 2.874, 68.778%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.751, 18.227%; route: 2.820, 68.428%; tC2Q: 0.550, 13.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.305, 31.222%; route: 2.874, 68.778%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.451</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.770</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.318</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_Z/CLK</td>
</tr>
<tr>
<td>3.700</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R7C8[1][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_Z/Q</td>
</tr>
<tr>
<td>4.677</td>
<td>0.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_RST_I_1_0_a2_cZ_cZ/I1</td>
</tr>
<tr>
<td>5.139</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C14[0][B]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_RST_I_1_0_a2_cZ_cZ/F</td>
</tr>
<tr>
<td>5.770</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER/CLK</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER</td>
</tr>
<tr>
<td>3.318</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.462, 18.709%; route: 1.607, 65.092%; tC2Q: 0.400, 16.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.572</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.318</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_Z/CLK</td>
</tr>
<tr>
<td>3.700</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R7C8[1][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_Z/Q</td>
</tr>
<tr>
<td>4.021</td>
<td>0.321</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_RNI68JB/I1</td>
</tr>
<tr>
<td>4.890</td>
<td>0.869</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C8[1][A]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_RNI68JB/F</td>
</tr>
<tr>
<td>5.890</td>
<td>1.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_1/CLK</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_1</td>
</tr>
<tr>
<td>3.318</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C14[2][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.869, 33.547%; route: 1.321, 51.008%; tC2Q: 0.400, 15.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.318</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_fast</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_Z/CLK</td>
</tr>
<tr>
<td>3.700</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R7C8[1][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_Z/Q</td>
</tr>
<tr>
<td>4.677</td>
<td>0.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_RST_I_1_0_a2_cZ_cZ/I1</td>
</tr>
<tr>
<td>5.139</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C14[0][B]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_RST_I_1_0_a2_cZ_cZ/F</td>
</tr>
<tr>
<td>6.079</td>
<td>0.940</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_fast/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_fast/CLK</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_fast</td>
</tr>
<tr>
<td>3.318</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_fast</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.462, 16.628%; route: 1.916, 68.975%; tC2Q: 0.400, 14.397%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.251</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.318</td>
</tr>
<tr>
<td class="label">From</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_1_fast</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_Z/CLK</td>
</tr>
<tr>
<td>3.700</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R7C8[1][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_Z/Q</td>
</tr>
<tr>
<td>4.021</td>
<td>0.321</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_RNI68JB/I1</td>
</tr>
<tr>
<td>4.890</td>
<td>0.869</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C8[1][A]</td>
<td style=" background: #97FFFF;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_RNI68JB/F</td>
</tr>
<tr>
<td>6.570</td>
<td>1.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" font-weight:bold;">empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_1_fast/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>1.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>150</td>
<td>LEFTSIDE[1]</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_1_fast/CLK</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_1_fast</td>
</tr>
<tr>
<td>3.318</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_1_fast</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.869, 26.573%; route: 2.001, 61.193%; tC2Q: 0.400, 12.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.122, 33.985%; route: 2.179, 66.015%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.510</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.010</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.500</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>empu_tmp/Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[12]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tINS</td>
<td>FF</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.573</td>
<td>0.628</td>
<td>tNET</td>
<td>FF</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>6.947</td>
<td>0.374</td>
<td>tINS</td>
<td>FF</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.291</td>
<td>2.344</td>
<td>tNET</td>
<td>FF</td>
<td>empu_tmp/Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[12]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>11.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>empu_tmp/Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[12]/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.510</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.010</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.500</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>empu_tmp/Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[14]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tINS</td>
<td>FF</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.573</td>
<td>0.628</td>
<td>tNET</td>
<td>FF</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>6.947</td>
<td>0.374</td>
<td>tINS</td>
<td>FF</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.291</td>
<td>2.344</td>
<td>tNET</td>
<td>FF</td>
<td>empu_tmp/Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[14]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>11.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>empu_tmp/Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[14]/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.510</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.010</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.500</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>empu_tmp/Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[3]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tINS</td>
<td>FF</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.573</td>
<td>0.628</td>
<td>tNET</td>
<td>FF</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>6.947</td>
<td>0.374</td>
<td>tINS</td>
<td>FF</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.291</td>
<td>2.344</td>
<td>tNET</td>
<td>FF</td>
<td>empu_tmp/Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[3]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>11.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>empu_tmp/Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[3]/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.510</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.010</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.500</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>empu_tmp/Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[11]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tINS</td>
<td>FF</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.573</td>
<td>0.628</td>
<td>tNET</td>
<td>FF</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>6.947</td>
<td>0.374</td>
<td>tINS</td>
<td>FF</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.291</td>
<td>2.344</td>
<td>tNET</td>
<td>FF</td>
<td>empu_tmp/Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[11]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>11.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>empu_tmp/Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[11]/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.510</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.010</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.500</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg[11]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tINS</td>
<td>FF</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.573</td>
<td>0.628</td>
<td>tNET</td>
<td>FF</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>6.947</td>
<td>0.374</td>
<td>tINS</td>
<td>FF</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.291</td>
<td>2.344</td>
<td>tNET</td>
<td>FF</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg[11]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>11.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg[11]/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.510</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.010</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.500</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O[3]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tINS</td>
<td>FF</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.573</td>
<td>0.628</td>
<td>tNET</td>
<td>FF</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>6.947</td>
<td>0.374</td>
<td>tINS</td>
<td>FF</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.291</td>
<td>2.344</td>
<td>tNET</td>
<td>FF</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O[3]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>11.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O[3]/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.510</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.010</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.500</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw0c_cs_Z</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tINS</td>
<td>FF</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.573</td>
<td>0.628</td>
<td>tNET</td>
<td>FF</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>6.947</td>
<td>0.374</td>
<td>tINS</td>
<td>FF</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.291</td>
<td>2.344</td>
<td>tNET</td>
<td>FF</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw0c_cs_Z/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>11.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw0c_cs_Z/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.510</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.010</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.500</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs_Z</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tINS</td>
<td>FF</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.573</td>
<td>0.628</td>
<td>tNET</td>
<td>FF</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>6.947</td>
<td>0.374</td>
<td>tINS</td>
<td>FF</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.291</td>
<td>2.344</td>
<td>tNET</td>
<td>FF</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs_Z/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>11.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs_Z/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.510</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.010</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.500</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O[2]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tINS</td>
<td>FF</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.573</td>
<td>0.628</td>
<td>tNET</td>
<td>FF</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>6.947</td>
<td>0.374</td>
<td>tINS</td>
<td>FF</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.291</td>
<td>2.344</td>
<td>tNET</td>
<td>FF</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O[2]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>11.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O[2]/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.510</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.010</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.500</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs_Z</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tINS</td>
<td>FF</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.573</td>
<td>0.628</td>
<td>tNET</td>
<td>FF</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>6.947</td>
<td>0.374</td>
<td>tINS</td>
<td>FF</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.291</td>
<td>2.344</td>
<td>tNET</td>
<td>FF</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs_Z/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>empu_tmp/sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.811</td>
<td>0.811</td>
<td>tINS</td>
<td>RR</td>
<td>empu_tmp/sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.269</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>11.580</td>
<td>0.311</td>
<td>tINS</td>
<td>RR</td>
<td>empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.300</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs_Z/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>150</td>
<td>fclk</td>
<td>-4.304</td>
<td>2.344</td>
</tr>
<tr>
<td>12</td>
<td>dw04_cs</td>
<td>1.377</td>
<td>2.373</td>
</tr>
<tr>
<td>12</td>
<td>c_status[1]</td>
<td>-3.206</td>
<td>2.163</td>
</tr>
<tr>
<td>12</td>
<td>dw08_cs</td>
<td>3.149</td>
<td>1.392</td>
</tr>
<tr>
<td>11</td>
<td>c_status[2]</td>
<td>-2.672</td>
<td>2.152</td>
</tr>
<tr>
<td>10</td>
<td>c_status[0]</td>
<td>-0.963</td>
<td>1.592</td>
</tr>
<tr>
<td>9</td>
<td>reg_rd</td>
<td>4.694</td>
<td>2.393</td>
</tr>
<tr>
<td>9</td>
<td>shift_direction</td>
<td>5.817</td>
<td>1.967</td>
</tr>
<tr>
<td>9</td>
<td>dw10_cs</td>
<td>3.225</td>
<td>1.965</td>
</tr>
<tr>
<td>9</td>
<td>N_328</td>
<td>2.110</td>
<td>1.788</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R15C2</td>
<td>0.667</td>
</tr>
<tr>
<td>R10C1</td>
<td>0.528</td>
</tr>
<tr>
<td>R10C8</td>
<td>0.528</td>
</tr>
<tr>
<td>R14C1</td>
<td>0.514</td>
</tr>
<tr>
<td>R7C9</td>
<td>0.500</td>
</tr>
<tr>
<td>R15C3</td>
<td>0.500</td>
</tr>
<tr>
<td>R12C1</td>
<td>0.500</td>
</tr>
<tr>
<td>R5C10</td>
<td>0.486</td>
</tr>
<tr>
<td>R7C12</td>
<td>0.458</td>
</tr>
<tr>
<td>R7C10</td>
<td>0.444</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
