<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3305" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3305{left:782px;bottom:68px;letter-spacing:0.09px;}
#t2_3305{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3305{left:630px;bottom:1141px;letter-spacing:-0.15px;}
#t4_3305{left:70px;bottom:1084px;}
#t5_3305{left:96px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t6_3305{left:70px;bottom:1063px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t7_3305{left:70px;bottom:1037px;}
#t8_3305{left:96px;bottom:1040px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t9_3305{left:70px;bottom:1014px;}
#ta_3305{left:96px;bottom:1017px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#tb_3305{left:70px;bottom:991px;}
#tc_3305{left:96px;bottom:995px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#td_3305{left:70px;bottom:936px;letter-spacing:0.12px;}
#te_3305{left:152px;bottom:936px;letter-spacing:0.15px;word-spacing:0.01px;}
#tf_3305{left:70px;bottom:912px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tg_3305{left:70px;bottom:895px;letter-spacing:-0.15px;word-spacing:-0.73px;}
#th_3305{left:70px;bottom:878px;letter-spacing:-0.18px;word-spacing:-0.74px;}
#ti_3305{left:70px;bottom:862px;letter-spacing:-0.13px;word-spacing:-0.54px;}
#tj_3305{left:70px;bottom:845px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tk_3305{left:70px;bottom:820px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tl_3305{left:70px;bottom:804px;letter-spacing:-0.15px;word-spacing:-0.98px;}
#tm_3305{left:70px;bottom:787px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tn_3305{left:70px;bottom:728px;letter-spacing:0.12px;}
#to_3305{left:152px;bottom:728px;letter-spacing:0.16px;word-spacing:0.01px;}
#tp_3305{left:70px;bottom:704px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tq_3305{left:70px;bottom:687px;letter-spacing:-0.13px;word-spacing:-0.94px;}
#tr_3305{left:70px;bottom:671px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ts_3305{left:70px;bottom:646px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#tt_3305{left:70px;bottom:629px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tu_3305{left:70px;bottom:613px;letter-spacing:-0.16px;word-spacing:-0.76px;}
#tv_3305{left:70px;bottom:596px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tw_3305{left:70px;bottom:537px;letter-spacing:0.12px;}
#tx_3305{left:152px;bottom:537px;letter-spacing:0.15px;word-spacing:0.01px;}
#ty_3305{left:70px;bottom:513px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#tz_3305{left:70px;bottom:496px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#t10_3305{left:70px;bottom:480px;letter-spacing:-0.13px;}
#t11_3305{left:70px;bottom:421px;letter-spacing:0.12px;}
#t12_3305{left:152px;bottom:421px;letter-spacing:0.15px;word-spacing:0.01px;}
#t13_3305{left:70px;bottom:397px;letter-spacing:-0.16px;word-spacing:-0.53px;}
#t14_3305{left:687px;bottom:404px;}
#t15_3305{left:702px;bottom:397px;letter-spacing:-0.13px;word-spacing:-0.61px;}
#t16_3305{left:70px;bottom:380px;letter-spacing:-0.17px;word-spacing:-1.02px;}
#t17_3305{left:70px;bottom:364px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t18_3305{left:70px;bottom:347px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t19_3305{left:70px;bottom:330px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1a_3305{left:70px;bottom:305px;letter-spacing:-0.16px;word-spacing:-0.8px;}
#t1b_3305{left:70px;bottom:289px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1c_3305{left:70px;bottom:272px;letter-spacing:-0.14px;word-spacing:-1.12px;}
#t1d_3305{left:70px;bottom:255px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1e_3305{left:70px;bottom:231px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1f_3305{left:70px;bottom:214px;letter-spacing:-0.16px;word-spacing:-1.26px;}
#t1g_3305{left:70px;bottom:197px;letter-spacing:-0.14px;word-spacing:-0.73px;}
#t1h_3305{left:70px;bottom:180px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t1i_3305{left:70px;bottom:163px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1j_3305{left:70px;bottom:139px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1k_3305{left:70px;bottom:122px;letter-spacing:-0.35px;}

.s1_3305{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3305{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3305{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_3305{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3305{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3305{font-size:11px;font-family:Verdana_b5t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3305" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3305Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3305" style="-webkit-user-select: none;"><object width="935" height="1210" data="3305/3305.svg" type="image/svg+xml" id="pdf3305" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3305" class="t s1_3305">Vol. 3A </span><span id="t2_3305" class="t s1_3305">9-29 </span>
<span id="t3_3305" class="t s2_3305">MULTIPLE-PROCESSOR MANAGEMENT </span>
<span id="t4_3305" class="t s3_3305">• </span><span id="t5_3305" class="t s4_3305">Memory type range registers (MTRRs) </span>
<span id="t6_3305" class="t s4_3305">Whether the following features are shared or duplicated is implementation-specific: </span>
<span id="t7_3305" class="t s3_3305">• </span><span id="t8_3305" class="t s4_3305">IA32_MISC_ENABLE MSR (MSR address 1A0H) </span>
<span id="t9_3305" class="t s3_3305">• </span><span id="ta_3305" class="t s4_3305">Machine check architecture (MCA) MSRs (except for the IA32_MCG_STATUS and IA32_MCG_CAP MSRs) </span>
<span id="tb_3305" class="t s3_3305">• </span><span id="tc_3305" class="t s4_3305">Performance monitoring control and counter MSRs </span>
<span id="td_3305" class="t s5_3305">9.7.2 </span><span id="te_3305" class="t s5_3305">APIC Functionality </span>
<span id="tf_3305" class="t s4_3305">When a processor supporting Intel Hyper-Threading Technology support is initialized, each logical processor is </span>
<span id="tg_3305" class="t s4_3305">assigned a local APIC ID (see Table 11-1). The local APIC ID serves as an ID for the logical processor and is stored </span>
<span id="th_3305" class="t s4_3305">in the logical processor’s APIC ID register. If two or more processors supporting Intel Hyper-Threading Technology </span>
<span id="ti_3305" class="t s4_3305">are present in a dual processor (DP) or MP system, each logical processor on the system bus is assigned a unique </span>
<span id="tj_3305" class="t s4_3305">local APIC ID (see Section 9.9.3, “Hierarchical ID of Logical Processors in an MP System”). </span>
<span id="tk_3305" class="t s4_3305">Software communicates with local processors using the APIC’s interprocessor interrupt (IPI) messaging facility. </span>
<span id="tl_3305" class="t s4_3305">Setup and programming for APICs is identical in processors that support and do not support Intel Hyper-Threading </span>
<span id="tm_3305" class="t s4_3305">Technology. See Chapter 11, “Advanced Programmable Interrupt Controller (APIC),” for a detailed discussion. </span>
<span id="tn_3305" class="t s5_3305">9.7.3 </span><span id="to_3305" class="t s5_3305">Memory Type Range Registers (MTRR) </span>
<span id="tp_3305" class="t s4_3305">MTRRs in a processor supporting Intel Hyper-Threading Technology are shared by logical processors. When one </span>
<span id="tq_3305" class="t s4_3305">logical processor updates the setting of the MTRRs, settings are automatically shared with the other logical proces- </span>
<span id="tr_3305" class="t s4_3305">sors in the same physical package. </span>
<span id="ts_3305" class="t s4_3305">The architectures require that all MP systems based on Intel 64 and IA-32 processors (this includes logical proces- </span>
<span id="tt_3305" class="t s4_3305">sors) must use an identical MTRR memory map. This gives software a consistent view of memory, independent of </span>
<span id="tu_3305" class="t s4_3305">the processor on which it is running. See Section 12.11, “Memory Type Range Registers (MTRRs),” for information </span>
<span id="tv_3305" class="t s4_3305">on setting up MTRRs. </span>
<span id="tw_3305" class="t s5_3305">9.7.4 </span><span id="tx_3305" class="t s5_3305">Page Attribute Table (PAT) </span>
<span id="ty_3305" class="t s4_3305">Each logical processor has its own PAT MSR (IA32_PAT). However, as described in Section 12.12, “Page Attribute </span>
<span id="tz_3305" class="t s4_3305">Table (PAT),” the PAT MSR settings must be the same for all processors in a system, including the logical proces- </span>
<span id="t10_3305" class="t s4_3305">sors. </span>
<span id="t11_3305" class="t s5_3305">9.7.5 </span><span id="t12_3305" class="t s5_3305">Machine Check Architecture </span>
<span id="t13_3305" class="t s4_3305">In the Intel HT Technology context as implemented by processors based on Intel NetBurst </span>
<span id="t14_3305" class="t s6_3305">® </span>
<span id="t15_3305" class="t s4_3305">microarchitecture, all </span>
<span id="t16_3305" class="t s4_3305">of the machine check architecture (MCA) MSRs (except for the IA32_MCG_STATUS and IA32_MCG_CAP MSRs) are </span>
<span id="t17_3305" class="t s4_3305">duplicated for each logical processor. This permits logical processors to initialize, configure, query, and handle </span>
<span id="t18_3305" class="t s4_3305">machine-check exceptions simultaneously within the same physical processor. The design is compatible with </span>
<span id="t19_3305" class="t s4_3305">machine check exception handlers that follow the guidelines given in Chapter 16, “Machine-Check Architecture.” </span>
<span id="t1a_3305" class="t s4_3305">The IA32_MCG_STATUS MSR is duplicated for each logical processor so that its machine check in progress bit field </span>
<span id="t1b_3305" class="t s4_3305">(MCIP) can be used to detect recursion on the part of MCA handlers. In addition, the MSR allows each logical </span>
<span id="t1c_3305" class="t s4_3305">processor to determine that a machine-check exception is in progress independent of the actions of another logical </span>
<span id="t1d_3305" class="t s4_3305">processor in the same physical package. </span>
<span id="t1e_3305" class="t s4_3305">Because the logical processors within a physical package are tightly coupled with respect to shared hardware </span>
<span id="t1f_3305" class="t s4_3305">resources, both logical processors are notified of machine check errors that occur within a given physical processor. </span>
<span id="t1g_3305" class="t s4_3305">If machine-check exceptions are enabled when a fatal error is reported, all the logical processors within a physical </span>
<span id="t1h_3305" class="t s4_3305">package are dispatched to the machine-check exception handler. If machine-check exceptions are disabled, the </span>
<span id="t1i_3305" class="t s4_3305">logical processors enter the shutdown state and assert the IERR# signal. </span>
<span id="t1j_3305" class="t s4_3305">When enabling machine-check exceptions, the MCE flag in control register CR4 should be set for each logical </span>
<span id="t1k_3305" class="t s4_3305">processor. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
