
<EDKPROJECT ARCH="virtex2p" EDKVERSION="7.1.2" PART="xc2vp30ff896-7" PROJECTSRC="F:/fpga/proj/DesignContest08_vjs_64bit_blk4/system.xmp" TIMESTAMP="Thu May 05 13:36:20 2005
">

  <MHSINFO>
    <GLOBALPORTS>
      <GPORT DIR="I" PRTNAME="fpga_0_RS232_Uart_1_RX_pin" PRTNUMBER="1" SIGIS="" SIGNAME="fpga_0_RS232_Uart_1_RX"/>
      <GPORT DIR="O" PRTNAME="fpga_0_RS232_Uart_1_TX_pin" PRTNUMBER="7" SIGIS="" SIGNAME="fpga_0_RS232_Uart_1_TX"/>
      <GPORT DIR="O" ENDIAN="BIG" LSB="0" MSB="2" PRTNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_Clk_pin" PRTNUMBER="8" SIGIS="" SIGNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_Clk"/>
      <GPORT DIR="O" ENDIAN="BIG" LSB="0" MSB="2" PRTNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_Clkn_pin" PRTNUMBER="9" SIGIS="" SIGNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_Clkn"/>
      <GPORT DIR="O" ENDIAN="BIG" LSB="0" MSB="12" PRTNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_Addr_pin" PRTNUMBER="10" SIGIS="" SIGNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_Addr"/>
      <GPORT DIR="O" ENDIAN="BIG" LSB="0" MSB="1" PRTNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_BankAddr_pin" PRTNUMBER="11" SIGIS="" SIGNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_BankAddr"/>
      <GPORT DIR="O" PRTNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CASn_pin" PRTNUMBER="12" SIGIS="" SIGNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CASn"/>
      <GPORT DIR="O" PRTNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_RASn_pin" PRTNUMBER="13" SIGIS="" SIGNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_RASn"/>
      <GPORT DIR="O" PRTNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_WEn_pin" PRTNUMBER="14" SIGIS="" SIGNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_WEn"/>
      <GPORT DIR="O" ENDIAN="BIG" LSB="0" MSB="7" PRTNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DM_pin" PRTNUMBER="15" SIGIS="" SIGNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DM"/>
      <GPORT DIR="IO" ENDIAN="BIG" LSB="0" MSB="7" PRTNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQS_pin" PRTNUMBER="5" SIGIS="" SIGNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQS"/>
      <GPORT DIR="IO" ENDIAN="BIG" LSB="0" MSB="63" PRTNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin" PRTNUMBER="6" SIGIS="" SIGNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ"/>
      <GPORT DIR="O" ENDIAN="BIG" LSB="0" MSB="1" PRTNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin" PRTNUMBER="16" SIGIS="" SIGNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE"/>
      <GPORT DIR="O" ENDIAN="BIG" LSB="0" MSB="1" PRTNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CSn_pin" PRTNUMBER="17" SIGIS="" SIGNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CSn"/>
      <GPORT DIR="I" PRTNAME="fpga_0_DDR_CLK_FB" PRTNUMBER="2" SIGIS="" SIGNAME="ddr_feedback_s"/>
      <GPORT DIR="O" PRTNAME="fpga_0_DDR_CLK_FB_OUT" PRTNUMBER="18" SIGIS="" SIGNAME="ddr_clk_feedback_out_s"/>
      <GPORT DIR="I" PRTNAME="sys_clk_pin" PRTNUMBER="3" SIGIS="DCMCLK" SIGNAME="dcm_clk_s"/>
      <GPORT DIR="I" PRTNAME="sys_rst_pin" PRTNUMBER="4" SIGIS="" SIGNAME="sys_rst_s"/>
    </GLOBALPORTS>
    <MODULES>
      <MODULE HW_VER="2.00.c" INSTANCE="ppc405_0" MODCLASS="PROCESSOR" MODDOC="C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/doc/ppc405.pdf" MODDRIVER="C:/EDK/sw/XilinxProcessorIPLib/drivers/cpu_ppc405_v1_00_a/doc/html/api/index.html" MODTYPE="ppc405" PROCTYPE="POWERPC">
        <MPARM PNAME="C_ISOCM_DCR_BASEADDR" VALUE="0b0000010000"/>
        <MPARM PNAME="C_ISOCM_DCR_HIGHADDR" VALUE="0b0000010011"/>
        <MPARM PNAME="C_DSOCM_DCR_BASEADDR" VALUE="0b0000100000"/>
        <MPARM PNAME="C_DSOCM_DCR_HIGHADDR" VALUE="0b0000100011"/>
        <MPARM PNAME="C_DISABLE_OPERAND_FORWARDING" VALUE="1"/>
        <MPARM PNAME="C_DETERMINISTIC_MULT" VALUE="0"/>
        <MPARM PNAME="C_MMU_ENABLE" VALUE="1"/>
        <MPARM PNAME="C_DCR_RESYNC" VALUE="0"/>
        <BUSINTERFACE BIFNAME="JTAGPPC" BIFRANK="TRANSPARENT" BUSNAME="jtagppc_0_0"/>
        <BUSINTERFACE BIFNAME="ISOCM" BIFRANK="MASTER" BUSDOMAIN="ISOCM" BUSNAME="iocm"/>
        <BUSINTERFACE BIFNAME="IPLB" BIFRANK="MASTER" BUSDOMAIN="PLB" BUSINDEX="1" BUSNAME="plb"/>
        <BUSINTERFACE BIFNAME="DPLB" BIFRANK="MASTER" BUSDOMAIN="PLB" BUSINDEX="1" BUSNAME="plb"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="PLBCLK" PRTNUMBER="1" SIGIS="CLK" SIGNAME="sys_clk_s"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="C405RSTCHIPRESETREQ" PRTNUMBER="7" SIGNAME="C405RSTCHIPRESETREQ"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="C405RSTCORERESETREQ" PRTNUMBER="8" SIGNAME="C405RSTCORERESETREQ"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="C405RSTSYSRESETREQ" PRTNUMBER="9" SIGNAME="C405RSTSYSRESETREQ"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="RSTC405RESETCHIP" PRTNUMBER="2" SIGNAME="RSTC405RESETCHIP"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="RSTC405RESETCORE" PRTNUMBER="3" SIGNAME="RSTC405RESETCORE"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="RSTC405RESETSYS" PRTNUMBER="4" SIGNAME="RSTC405RESETSYS"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="BRAMISOCMCLK" PRTNUMBER="5" SIGIS="CLK" SIGNAME="sys_clk_s"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="CPMC405CLOCK" PRTNUMBER="6" SIGIS="CLK" SIGNAME="proc_clk_s"/>
        <MEMORYMAP>
          <RANGE ADDR_ISINST="TRUE" BASE="0xFFFFF000" BNAME="C_BASEADDR" BVALUE="4294963200" HIGH="0xFFFFFFFF" HNAME="C_HIGHADDR" HVALUE="4294967295" INSTANCE="iocm_cntlr" MEMSIZE="4096"/>
          <RANGE ADDR_ISDATA="TRUE" ADDR_ISINST="TRUE" BASE="0x40600000" BNAME="C_BASEADDR" BVALUE="1080033280" HIGH="0x4060FFFF" HNAME="C_HIGHADDR" HVALUE="1080098815" INSTANCE="RS232_Uart_1" MEMSIZE="65536"/>
          <RANGE ADDR_ISDATA="TRUE" ADDR_ISINST="TRUE" BASE="0x00000000" BNAME="C_MEM0_BASEADDR" BVALUE="0" HIGH="0x0FFFFFFF" HNAME="C_MEM0_HIGHADDR" HVALUE="268435455" INSTANCE="DDR_512MB_64Mx64_rank2_row13_col10_cl2_5" MEMSIZE="268435456"/>
          <RANGE ADDR_ISDATA="TRUE" ADDR_ISINST="TRUE" BASE="0x10000000" BNAME="C_MEM1_BASEADDR" BVALUE="268435456" HIGH="0x1FFFFFFF" HNAME="C_MEM1_HIGHADDR" HVALUE="536870911" INSTANCE="DDR_512MB_64Mx64_rank2_row13_col10_cl2_5" MEMSIZE="268435456"/>
          <RANGE ADDR_ISDATA="TRUE" ADDR_ISINST="TRUE" BASE="0xCC800000" BNAME="C_BASEADDR" BVALUE="3430940672" HIGH="0xCC80FFFF" HNAME="C_HIGHADDR" HVALUE="3431006207" INSTANCE="accel_sort_plb_0" MEMSIZE="65536"/>
        </MEMORYMAP>
        <MDRESOURCES>
          <RESOURCE PERCENT="153" TOTAL="556" TYPE="bonded IOBs" USED="855"/>
          <RESOURCE PERCENT="50" TOTAL="2" TYPE="PPC405s" USED="1"/>
        </MDRESOURCES>
      </MODULE>
      <MODULE HW_VER="2.00.c" INSTANCE="ppc405_1" MODCLASS="PROCESSOR" MODDOC="C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/doc/ppc405.pdf" MODDRIVER="C:/EDK/sw/XilinxProcessorIPLib/drivers/cpu_ppc405_v1_00_a/doc/html/api/index.html" MODTYPE="ppc405" PROCTYPE="POWERPC">
        <MPARM PNAME="C_ISOCM_DCR_BASEADDR" VALUE="0b0000010000"/>
        <MPARM PNAME="C_ISOCM_DCR_HIGHADDR" VALUE="0b0000010011"/>
        <MPARM PNAME="C_DSOCM_DCR_BASEADDR" VALUE="0b0000100000"/>
        <MPARM PNAME="C_DSOCM_DCR_HIGHADDR" VALUE="0b0000100011"/>
        <MPARM PNAME="C_DISABLE_OPERAND_FORWARDING" VALUE="1"/>
        <MPARM PNAME="C_DETERMINISTIC_MULT" VALUE="0"/>
        <MPARM PNAME="C_MMU_ENABLE" VALUE="1"/>
        <MPARM PNAME="C_DCR_RESYNC" VALUE="0"/>
        <BUSINTERFACE BIFNAME="JTAGPPC" BIFRANK="TRANSPARENT" BUSNAME="jtagppc_0_1"/>
        <MEMORYMAP/>
        <MDRESOURCES>
          <RESOURCE PERCENT="153" TOTAL="556" TYPE="bonded IOBs" USED="855"/>
          <RESOURCE PERCENT="50" TOTAL="2" TYPE="PPC405s" USED="1"/>
        </MDRESOURCES>
      </MODULE>
      <MODULE HW_VER="2.00.a" INSTANCE="jtagppc_0" MODCLASS="PERIPHERAL" MODDOC="C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/doc/jtagppc_cntlr.pdf" MODTYPE="jtagppc_cntlr">
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="C_DEVICE" VALUE="2vp30"/>
        <BUSINTERFACE BIFNAME="JTAGPPC0" BIFRANK="TRANSPARENT" BUSNAME="jtagppc_0_0"/>
        <BUSINTERFACE BIFNAME="JTAGPPC1" BIFRANK="TRANSPARENT" BUSNAME="jtagppc_0_1"/>
        <MDRESOURCES>
          <RESOURCE PERCENT="0" TOTAL="13696" TYPE="Slices" USED="1"/>
          <RESOURCE PERCENT="0" TOTAL="27392" TYPE="4 input LUTs" USED="1"/>
          <RESOURCE PERCENT="3" TOTAL="556" TYPE="bonded IOBs" USED="17"/>
        </MDRESOURCES>
      </MODULE>
      <MODULE HW_VER="1.00.a" INSTANCE="reset_block" IOCONNECT="TRUE" MODCLASS="IP" MODDOC="C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v1_00_a/doc/proc_sys_reset.pdf" MODTYPE="proc_sys_reset">
        <MPARM PNAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <MPARM PNAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <MPARM PNAME="C_AUX_RESET_HIGH" VALUE="1"/>
        <MPARM PNAME="C_NUM_BUS_RST" VALUE="1"/>
        <MPARM PNAME="C_NUM_PERP_RST" VALUE="1"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="Ext_Reset_In" PRTNUMBER="1" SIGNAME="sys_rst_s"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="Slowest_sync_clk" PRTNUMBER="2" SIGIS="CLK" SIGNAME="sys_clk_s"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="Chip_Reset_Req" PRTNUMBER="3" SIGNAME="C405RSTCHIPRESETREQ"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="Core_Reset_Req" PRTNUMBER="4" SIGNAME="C405RSTCORERESETREQ"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="System_Reset_Req" PRTNUMBER="5" SIGNAME="C405RSTSYSRESETREQ"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="Rstc405resetchip" PRTNUMBER="7" SIGNAME="RSTC405RESETCHIP"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="Rstc405resetcore" PRTNUMBER="8" SIGNAME="RSTC405RESETCORE"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="Rstc405resetsys" PRTNUMBER="9" SIGNAME="RSTC405RESETSYS"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="Bus_Struct_Reset" PRTNUMBER="10" SIGNAME="sys_bus_reset"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="Dcm_locked" PRTNUMBER="6" SIGNAME="dcm_1_lock"/>
        <MDRESOURCES>
          <RESOURCE PERCENT="0" TOTAL="13696" TYPE="Slices" USED="35"/>
          <RESOURCE PERCENT="0" TOTAL="27392" TYPE="Slice Flip Flops" USED="58"/>
          <RESOURCE PERCENT="0" TOTAL="27392" TYPE="4 input LUTs" USED="34"/>
          <RESOURCE PERCENT="2" TOTAL="556" TYPE="bonded IOBs" USED="12"/>
        </MDRESOURCES>
        <MTIMING FREQUNITS="MHz" MAXFREQ="278.746">
          <MTIMECLK SIGNAME="Slowest_sync_clk"/>
        </MTIMING>
      </MODULE>
      <MODULE BUSTYPE="ISOCM" HW_VER="2.00.a" INSTANCE="iocm" MODCLASS="BUS" MODDOC="C:/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_a/doc/isocm_v10.pdf" MODTYPE="isocm_v10">
        <MPARM PNAME="C_NUM_MASTERS" VALUE="1"/>
        <MPARM PNAME="C_NUM_SLAVES" VALUE="1"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_ISCNTLVALUE" VALUE="0x85"/>
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="C_ISARCVALUE" VALUE="0xFF"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="ISOCM_Clk" PRTNUMBER="1" SIGIS="CLK" SIGNAME="sys_clk_s"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="sys_rst" PRTNUMBER="2" SIGNAME="sys_bus_reset"/>
        <MDRESOURCES>
          <RESOURCE PERCENT="67" TOTAL="556" TYPE="bonded IOBs" USED="373"/>
        </MDRESOURCES>
      </MODULE>
      <MODULE BUSDOMAIN_IS_ISOCM="TRUE" HW_VER="3.00.a" INSTANCE="iocm_cntlr" MODCLASS="MEMORY_CONTROLLER" MODDOC="C:/EDK/hw/XilinxProcessorIPLib/pcores/isbram_if_cntlr_v3_00_a/doc/isbram_if_cntlr.pdf" MODDRIVER="C:/EDK/sw/XilinxProcessorIPLib/drivers/generic_v1_00_a/doc/html/api/index.html" MODTYPE="isbram_if_cntlr">
        <MPARM CHANGE_USER="TRUE" PNAME="C_BASEADDR" VALUE="0xfffff000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_HIGHADDR" VALUE="0xffffffff"/>
        <MPARM PNAME="C_BRAM_EN" VALUE="0"/>
        <MPARM PNAME="C_RANGECHECK" VALUE="0"/>
        <BUSINTERFACE BIFNAME="ISOCM" BIFRANK="SLAVE" BUSDOMAIN="ISOCM" BUSNAME="iocm"/>
        <BUSINTERFACE BIFNAME="DCR_WRITE_PORT" BIFRANK="TRANSPARENT" BUSNAME="isocm_porta"/>
        <BUSINTERFACE BIFNAME="INSTRN_READ_PORT" BIFRANK="TRANSPARENT" BUSNAME="isocm_portb"/>
        <ADDRSPACE ADDR_ISINST="TRUE">
          <RANGE BASE="0xFFFFF000" BNAME="C_BASEADDR" HIGH="0xFFFFFFFF" HNAME="C_HIGHADDR"/>
        </ADDRSPACE>
        <MDRESOURCES>
          <RESOURCE PERCENT="0" TOTAL="13696" TYPE="Slices" USED="16"/>
          <RESOURCE PERCENT="0" TOTAL="27392" TYPE="4 input LUTs" USED="32"/>
          <RESOURCE PERCENT="91" TOTAL="556" TYPE="bonded IOBs" USED="510"/>
        </MDRESOURCES>
      </MODULE>
      <MODULE BUSDOMAIN_IS_ISOCM="TRUE" HW_VER="1.00.a" INSTANCE="isocm_bram" MODCLASS="MEMORY" MODDOC="C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/doc/bram_block.pdf" MODTYPE="bram_block">
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="C_MEMSIZE" VALUE="4096"/>
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="C_PORT_DWIDTH" VALUE="64"/>
        <MPARM PNAME="C_PORT_AWIDTH" VALUE="32"/>
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="C_NUM_WE" VALUE="2"/>
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="C_FAMILY" VALUE="virtex2p"/>
        <BUSINTERFACE BIFNAME="PORTA" BIFRANK="TRANSPARENT" BUSNAME="isocm_porta"/>
        <BUSINTERFACE BIFNAME="PORTB" BIFRANK="TRANSPARENT" BUSNAME="isocm_portb"/>
        <MDRESOURCES>
          <RESOURCE PERCENT="59" TOTAL="556" TYPE="bonded IOBs" USED="330"/>
          <RESOURCE PERCENT="1" TOTAL="136" TYPE="BRAMs" USED="2"/>
        </MDRESOURCES>
      </MODULE>
      <MODULE BUSINDEX="0" BUSTYPE="PLB" HW_VER="1.02.a" INSTANCE="plb" MODCLASS="BUS" MODDOC="C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/doc/plb_v34.pdf" MODDRIVER="C:/EDK/sw/XilinxProcessorIPLib/drivers/plbarb_v1_01_a/doc/html/api/index.html" MODTYPE="plb_v34">
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="C_PLB_NUM_MASTERS" VALUE="2"/>
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="C_PLB_NUM_SLAVES" VALUE="3"/>
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="C_PLB_MID_WIDTH" VALUE="1"/>
        <MPARM PNAME="C_PLB_AWIDTH" VALUE="32"/>
        <MPARM PNAME="C_PLB_DWIDTH" VALUE="64"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_DCR_INTFCE" VALUE="0"/>
        <MPARM PNAME="C_BASEADDR" VALUE="0b1111111111"/>
        <MPARM PNAME="C_HIGHADDR" VALUE="0b0000000000"/>
        <MPARM PNAME="C_DCR_AWIDTH" VALUE="10"/>
        <MPARM PNAME="C_DCR_DWIDTH" VALUE="32"/>
        <MPARM PNAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <MPARM PNAME="C_IRQ_ACTIVE" VALUE="1"/>
        <MPARM PNAME="C_NUM_OPBCLK_PLB2OPB_REARB" VALUE="5"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="SYS_Rst" PRTNUMBER="1" SIGNAME="sys_bus_reset"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="PLB_Clk" PRTNUMBER="2" SIGIS="CLK" SIGNAME="sys_clk_s"/>
        <MDRESOURCES>
          <RESOURCE PERCENT="1" TOTAL="13696" TYPE="Slices" USED="251"/>
          <RESOURCE PERCENT="0" TOTAL="27392" TYPE="Slice Flip Flops" USED="68"/>
          <RESOURCE PERCENT="1" TOTAL="27392" TYPE="4 input LUTs" USED="421"/>
          <RESOURCE PERCENT="171" TOTAL="556" TYPE="bonded IOBs" USED="955"/>
        </MDRESOURCES>
        <MTIMING FREQUNITS="MHz" MAXFREQ="237.821">
          <MTIMECLK SIGNAME="PLB_Clk"/>
        </MTIMING>
      </MODULE>
      <MODULE BUSINDEX="1" BUSTYPE="OPB" HW_VER="1.10.c" INSTANCE="opb" MODCLASS="BUS" MODDOC="C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_v20_v1_10_c/doc/opb_v20.pdf" MODDRIVER="C:/EDK/sw/XilinxProcessorIPLib/drivers/opbarb_v1_02_a/doc/html/api/index.html" MODTYPE="opb_v20">
        <MPARM PNAME="C_BASEADDR" VALUE="0xFFFFFFFF"/>
        <MPARM PNAME="C_HIGHADDR" VALUE="0x00000000"/>
        <MPARM PNAME="C_OPB_AWIDTH" VALUE="32"/>
        <MPARM PNAME="C_OPB_DWIDTH" VALUE="32"/>
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="C_NUM_MASTERS" VALUE="1"/>
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="C_NUM_SLAVES" VALUE="1"/>
        <MPARM PNAME="C_USE_LUT_OR" VALUE="1"/>
        <MPARM PNAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <MPARM PNAME="C_DYNAM_PRIORITY" VALUE="0"/>
        <MPARM PNAME="C_PARK" VALUE="0"/>
        <MPARM PNAME="C_PROC_INTRFCE" VALUE="0"/>
        <MPARM PNAME="C_REG_GRANTS" VALUE="1"/>
        <MPARM PNAME="C_DEV_BLK_ID" VALUE="0"/>
        <MPARM PNAME="C_DEV_MIR_ENABLE" VALUE="0"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="SYS_Rst" PRTNUMBER="1" SIGNAME="sys_bus_reset"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="OPB_Clk" PRTNUMBER="2" SIGIS="CLK" SIGNAME="sys_clk_s"/>
        <MDRESOURCES>
          <RESOURCE PERCENT="0" TOTAL="13696" TYPE="Slices" USED="24"/>
          <RESOURCE PERCENT="0" TOTAL="27392" TYPE="Slice Flip Flops" USED="6"/>
          <RESOURCE PERCENT="0" TOTAL="27392" TYPE="4 input LUTs" USED="41"/>
          <RESOURCE PERCENT="50" TOTAL="556" TYPE="bonded IOBs" USED="278"/>
        </MDRESOURCES>
        <MTIMING FREQUNITS="MHz" MAXFREQ="306.796">
          <MTIMECLK SIGNAME="OPB_Clk"/>
        </MTIMING>
      </MODULE>
      <MODULE HW_VER="1.01.a" INSTANCE="plb2opb" MODCLASS="BUS_BRIDGE" MODDOC="C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/doc/plb2opb_bridge.pdf" MODDRIVER="C:/EDK/sw/XilinxProcessorIPLib/drivers/plb2opb_v1_00_a/doc/html/api/index.html" MODTYPE="plb2opb_bridge">
        <MPARM PNAME="C_NO_PLB_BURST" VALUE="0"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_DCR_INTFCE" VALUE="0"/>
        <MPARM PNAME="C_FAMILY" VALUE="virtex2p"/>
        <MPARM PNAME="C_NUM_ADDR_RNG" VALUE="1"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_RNG0_BASEADDR" VALUE="0x40600000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_RNG0_HIGHADDR" VALUE="0x4060ffff"/>
        <MPARM PNAME="C_RNG1_BASEADDR" VALUE="0xFFFFFFFF"/>
        <MPARM PNAME="C_RNG1_HIGHADDR" VALUE="0x00000000"/>
        <MPARM PNAME="C_RNG2_BASEADDR" VALUE="0xFFFFFFFF"/>
        <MPARM PNAME="C_RNG2_HIGHADDR" VALUE="0x00000000"/>
        <MPARM PNAME="C_RNG3_BASEADDR" VALUE="0xFFFFFFFF"/>
        <MPARM PNAME="C_RNG3_HIGHADDR" VALUE="0x00000000"/>
        <MPARM PNAME="C_PLB_AWIDTH" VALUE="32"/>
        <MPARM PNAME="C_PLB_DWIDTH" VALUE="64"/>
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="C_PLB_NUM_MASTERS" VALUE="2"/>
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="C_PLB_MID_WIDTH" VALUE="1"/>
        <MPARM PNAME="C_OPB_AWIDTH" VALUE="32"/>
        <MPARM PNAME="C_OPB_DWIDTH" VALUE="32"/>
        <MPARM PNAME="C_DCR_BASEADDR" VALUE="0b1111111111"/>
        <MPARM PNAME="C_DCR_HIGHADDR" VALUE="0b0000000000"/>
        <MPARM PNAME="C_DCR_AWIDTH" VALUE="10"/>
        <MPARM PNAME="C_DCR_DWIDTH" VALUE="32"/>
        <MPARM PNAME="C_IRQ_ACTIVE" VALUE="1"/>
        <MPARM PNAME="C_BGI_TRANSABORT_CNT" VALUE="31"/>
        <MPARM PNAME="C_CLK_ASYNC" VALUE="1"/>
        <MPARM PNAME="C_HIGH_SPEED" VALUE="1"/>
        <MPARM PNAME="C_INCLUDE_BGI_TRANSABORT" VALUE="1"/>
        <BUSINTERFACE BIFNAME="SPLB" BIFRANK="SLAVE" BUSDOMAIN="PLB" BUSINDEX="1" BUSNAME="plb" BUSTYPE="PLB" ISFROM="TRUE"/>
        <BUSINTERFACE BIFNAME="MOPB" BIFRANK="MASTER" BUSDOMAIN="OPB" BUSINDEX="1" BUSNAME="opb" BUSTYPE="OPB" ISTO="TRUE"/>
        <ADDRSPACE ADDR_ISDATA="TRUE" ADDR_ISINST="TRUE">
          <RANGE BASE="0x40600000" BNAME="C_RNG0_BASEADDR" HIGH="0x4060FFFF" HNAME="C_RNG0_HIGHADDR"/>
        </ADDRSPACE>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="PLB_Clk" PRTNUMBER="1" SIGIS="CLK" SIGNAME="sys_clk_s"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="OPB_Clk" PRTNUMBER="2" SIGIS="CLK" SIGNAME="sys_clk_s"/>
        <MDRESOURCES>
          <RESOURCE PERCENT="4" TOTAL="13696" TYPE="Slices" USED="644"/>
          <RESOURCE PERCENT="2" TOTAL="27392" TYPE="Slice Flip Flops" USED="555"/>
          <RESOURCE PERCENT="1" TOTAL="27392" TYPE="4 input LUTs" USED="510"/>
          <RESOURCE PERCENT="72" TOTAL="556" TYPE="bonded IOBs" USED="404"/>
        </MDRESOURCES>
        <MTIMING FREQUNITS="MHz" MAXFREQ="226.408">
          <MTIMECLK SIGNAME="PLB_Clk"/>
          <MTIMECLK SIGNAME="OPB_Clk"/>
        </MTIMING>
      </MODULE>
      <MODULE BUSDOMAIN_IS_OPB="TRUE" HW_VER="1.00.b" INSTANCE="RS232_Uart_1" IOCONNECT="TRUE" MODCLASS="PERIPHERAL" MODDOC="C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_uartlite_v1_00_b/doc/opb_uartlite.pdf" MODDRIVER="C:/EDK/sw/XilinxProcessorIPLib/drivers/uartlite_v1_00_b/doc/html/api/index.html" MODTYPE="opb_uartlite">
        <MPARM CHANGE_USER="TRUE" PNAME="C_BASEADDR" VALUE="0x40600000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_HIGHADDR" VALUE="0x4060ffff"/>
        <MPARM PNAME="C_OPB_DWIDTH" VALUE="32"/>
        <MPARM PNAME="C_OPB_AWIDTH" VALUE="32"/>
        <MPARM PNAME="C_DATA_BITS" VALUE="8"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_CLK_FREQ" VALUE="100000000"/>
        <MPARM PNAME="C_BAUDRATE" VALUE="9600"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_USE_PARITY" VALUE="0"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_ODD_PARITY" VALUE="0"/>
        <BUSINTERFACE BIFNAME="SOPB" BIFRANK="SLAVE" BUSDOMAIN="OPB" BUSINDEX="1" BUSNAME="opb"/>
        <ADDRSPACE ADDR_ISDATA="TRUE" ADDR_ISINST="TRUE">
          <RANGE BASE="0x40600000" BNAME="C_BASEADDR" HIGH="0x4060FFFF" HNAME="C_HIGHADDR"/>
        </ADDRSPACE>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="OPB_Clk" PRTNUMBER="1" SIGIS="CLK" SIGNAME="sys_clk_s"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="RX" PRTNUMBER="2" SIGNAME="fpga_0_RS232_Uart_1_RX"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="TX" PRTNUMBER="3" SIGNAME="fpga_0_RS232_Uart_1_TX"/>
        <MDRESOURCES>
          <RESOURCE PERCENT="0" TOTAL="13696" TYPE="Slices" USED="54"/>
          <RESOURCE PERCENT="0" TOTAL="27392" TYPE="Slice Flip Flops" USED="64"/>
          <RESOURCE PERCENT="0" TOTAL="27392" TYPE="4 input LUTs" USED="88"/>
          <RESOURCE PERCENT="20" TOTAL="556" TYPE="bonded IOBs" USED="112"/>
        </MDRESOURCES>
        <MTIMING FREQUNITS="MHz" MAXFREQ="236.770">
          <MTIMECLK SIGNAME="OPB_Clk"/>
        </MTIMING>
      </MODULE>
      <MODULE BUSDOMAIN_IS_PLB="TRUE" EXT_MEMORY="TRUE" HW_VER="1.11.a" INSTANCE="DDR_512MB_64Mx64_rank2_row13_col10_cl2_5" IOCONNECT="TRUE" MODCLASS="MEMORY_CONTROLLER" MODDOC="C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/doc/plb_ddr.pdf" MODDRIVER="C:/EDK/sw/XilinxProcessorIPLib/drivers/ddr_v1_00_b/doc/html/api/index.html" MODTYPE="plb_ddr">
        <MPARM CHANGE_USER="TRUE" PNAME="C_INCLUDE_BURST_CACHELN_SUPPORT" VALUE="1"/>
        <MPARM PNAME="C_REG_DIMM" VALUE="0"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_NUM_BANKS_MEM" VALUE="2"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_NUM_CLK_PAIRS" VALUE="4"/>
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="C_FAMILY" VALUE="virtex2p"/>
        <MPARM PNAME="C_INCLUDE_ECC_SUPPORT" VALUE="0"/>
        <MPARM PNAME="C_ENABLE_ECC_REG" VALUE="1"/>
        <MPARM PNAME="C_ECC_DEFAULT_ON" VALUE="1"/>
        <MPARM PNAME="C_INCLUDE_ECC_INTR" VALUE="0"/>
        <MPARM PNAME="C_INCLUDE_ECC_TEST" VALUE="0"/>
        <MPARM PNAME="C_ECC_SEC_THRESHOLD" VALUE="1"/>
        <MPARM PNAME="C_ECC_DEC_THRESHOLD" VALUE="1"/>
        <MPARM PNAME="C_ECC_PEC_THRESHOLD" VALUE="1"/>
        <MPARM PNAME="NUM_ECC_BITS" VALUE="7"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_DDR_TMRD" VALUE="20000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_DDR_TWR" VALUE="20000"/>
        <MPARM PNAME="C_DDR_TWTR" VALUE="1"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_DDR_TRAS" VALUE="60000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_DDR_TRC" VALUE="90000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_DDR_TRFC" VALUE="100000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_DDR_TRCD" VALUE="30000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_DDR_TRRD" VALUE="20000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_DDR_TREFC" VALUE="70300000"/>
        <MPARM PNAME="C_DDR_TREFI" VALUE="7800000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_DDR_TRP" VALUE="30000"/>
        <MPARM PNAME="C_DDR_CAS_LAT" VALUE="2"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_DDR_DWIDTH" VALUE="64"/>
        <MPARM PNAME="C_DDR_AWIDTH" VALUE="13"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_DDR_COL_AWIDTH" VALUE="10"/>
        <MPARM PNAME="C_DDR_BANK_AWIDTH" VALUE="2"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_MEM0_BASEADDR" VALUE="0x00000000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_MEM0_HIGHADDR" VALUE="0x0fffffff"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_MEM1_BASEADDR" VALUE="0x10000000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_MEM1_HIGHADDR" VALUE="0x1fffffff"/>
        <MPARM PNAME="C_MEM2_BASEADDR" VALUE="0b11111111111111111111111111111111"/>
        <MPARM PNAME="C_MEM2_HIGHADDR" VALUE="0b00000000000000000000000000000000"/>
        <MPARM PNAME="C_MEM3_BASEADDR" VALUE="0b11111111111111111111111111111111"/>
        <MPARM PNAME="C_MEM3_HIGHADDR" VALUE="0b00000000000000000000000000000000"/>
        <MPARM PNAME="C_ECC_BASEADDR" VALUE="0b11111111111111111111111111111111"/>
        <MPARM PNAME="C_ECC_HIGHADDR" VALUE="0b00000000000000000000000000000000"/>
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="C_PLB_NUM_MASTERS" VALUE="2"/>
        <MPARM PNAME="C_PLB_MID_WIDTH" VALUE="1"/>
        <MPARM PNAME="C_PLB_AWIDTH" VALUE="32"/>
        <MPARM PNAME="C_PLB_DWIDTH" VALUE="64"/>
        <MPARM PNAME="C_PLB_CLK_PERIOD_PS" VALUE="10000"/>
        <MPARM PNAME="C_SIM_INIT_TIME_PS" VALUE="200000000"/>
        <BUSINTERFACE BIFNAME="SPLB" BIFRANK="SLAVE" BUSDOMAIN="PLB" BUSINDEX="1" BUSNAME="plb"/>
        <ADDRSPACE ADDR_ISDATA="TRUE" ADDR_ISINST="TRUE">
          <RANGE BASE="0x00000000" BNAME="C_MEM0_BASEADDR" HIGH="0x0FFFFFFF" HNAME="C_MEM0_HIGHADDR"/>
          <RANGE BASE="0x10000000" BNAME="C_MEM1_BASEADDR" HIGH="0x1FFFFFFF" HNAME="C_MEM1_HIGHADDR"/>
        </ADDRSPACE>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="PLB_Clk" PRTNUMBER="1" SIGIS="Clk" SIGNAME="sys_clk_s"/>
        <MPORT DIR="O" ENDIAN="BIG" IOB_STATE="INFER" LSB="0" MSB="12" PRTNAME="DDR_Addr" PRTNUMBER="9" SIGNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_Addr"/>
        <MPORT DIR="O" ENDIAN="BIG" IOB_STATE="INFER" LSB="0" MSB="1" PRTNAME="DDR_BankAddr" PRTNUMBER="10" SIGNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_BankAddr"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="DDR_CASn" PRTNUMBER="11" SIGNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CASn"/>
        <MPORT DIR="O" ENDIAN="BIG" IOB_STATE="INFER" LSB="0" MSB="1" PRTNAME="DDR_CKE" PRTNUMBER="12" SIGNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE"/>
        <MPORT DIR="O" ENDIAN="BIG" IOB_STATE="INFER" LSB="0" MSB="1" PRTNAME="DDR_CSn" PRTNUMBER="13" SIGNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CSn"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="DDR_RASn" PRTNUMBER="14" SIGNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_RASn"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="DDR_WEn" PRTNUMBER="15" SIGNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_WEn"/>
        <MPORT DIR="O" ENDIAN="BIG" IOB_STATE="INFER" LSB="0" MSB="7" PRTNAME="DDR_DM" PRTNUMBER="16" SIGNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DM"/>
        <MPORT DIR="IO" ENDIAN="BIG" IOB_STATE="INFER" LSB="0" MSB="7" PRTNAME="DDR_DQS" PRTNUMBER="7" SIGNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQS"/>
        <MPORT DIR="IO" ENDIAN="BIG" IOB_STATE="INFER" LSB="0" MSB="63" PRTNAME="DDR_DQ" PRTNUMBER="8" SIGNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ"/>
        <MPORT DIR="O" ENDIAN="BIG" IOB_STATE="INFER" LSB="0" MSB="3" PRTNAME="DDR_Clk" PRTNUMBER="17" SIGNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_Clk &amp; ddr_clk_feedback_out_s"/>
        <MPORT DIR="O" ENDIAN="BIG" IOB_STATE="INFER" LSB="0" MSB="3" PRTNAME="DDR_Clkn" PRTNUMBER="18" SIGNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_Clkn &amp; 0b0"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="Clk90_in" PRTNUMBER="2" SIGNAME="clk_90_s"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="Clk90_in_n" PRTNUMBER="3" SIGNAME="clk_90_n_s"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="PLB_Clk_n" PRTNUMBER="4" SIGNAME="sys_clk_n_s"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="DDR_Clk90_in" PRTNUMBER="5" SIGNAME="ddr_clk_90_s"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="DDR_Clk90_in_n" PRTNUMBER="6" SIGNAME="ddr_clk_90_n_s"/>
        <MDRESOURCES>
          <RESOURCE PERCENT="9" TOTAL="13696" TYPE="Slices" USED="1336"/>
          <RESOURCE PERCENT="5" TOTAL="27392" TYPE="Slice Flip Flops" USED="1441"/>
          <RESOURCE PERCENT="4" TOTAL="27392" TYPE="4 input LUTs" USED="1212"/>
          <RESOURCE PERCENT="90" TOTAL="556" TYPE="bonded IOBs" USED="503"/>
        </MDRESOURCES>
        <MTIMING FREQUNITS="MHz" MAXFREQ="175.171">
          <MTIMECLK SIGNAME="Clk90_in"/>
          <MTIMECLK SIGNAME="Clk90_in_n"/>
          <MTIMECLK SIGNAME="DDR_Clk90_in_n"/>
          <MTIMECLK SIGNAME="PLB_Clk"/>
          <MTIMECLK SIGNAME="DDR_Clk90_in"/>
          <MTIMECLK SIGNAME="PLB_Clk_n"/>
        </MTIMING>
      </MODULE>
      <MODULE HW_VER="1.00.a" INSTANCE="sysclk_inv" MODCLASS="PERIPHERAL" MODDOC="C:/EDK/hw/XilinxProcessorIPLib/pcores/util_vector_logic_v1_00_a/doc/util_vector_logic.pdf" MODDRIVER="C:/EDK/sw/XilinxProcessorIPLib/drivers/generic_v1_00_a/doc/html/api/index.html" MODTYPE="util_vector_logic">
        <MPARM CHANGE_USER="TRUE" PNAME="C_OPERATION" VALUE="not"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_SIZE" VALUE="1"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="Op1" PRTNUMBER="1" SIGNAME="sys_clk_s"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="Res" PRTNUMBER="2" SIGNAME="sys_clk_n_s"/>
        <MDRESOURCES>
          <RESOURCE PERCENT="0" TOTAL="556" TYPE="bonded IOBs" USED="3"/>
        </MDRESOURCES>
      </MODULE>
      <MODULE HW_VER="1.00.a" INSTANCE="clk90_inv" MODCLASS="PERIPHERAL" MODDOC="C:/EDK/hw/XilinxProcessorIPLib/pcores/util_vector_logic_v1_00_a/doc/util_vector_logic.pdf" MODDRIVER="C:/EDK/sw/XilinxProcessorIPLib/drivers/generic_v1_00_a/doc/html/api/index.html" MODTYPE="util_vector_logic">
        <MPARM CHANGE_USER="TRUE" PNAME="C_OPERATION" VALUE="not"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_SIZE" VALUE="1"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="Op1" PRTNUMBER="1" SIGNAME="clk_90_s"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="Res" PRTNUMBER="2" SIGNAME="clk_90_n_s"/>
        <MDRESOURCES>
          <RESOURCE PERCENT="0" TOTAL="556" TYPE="bonded IOBs" USED="3"/>
        </MDRESOURCES>
      </MODULE>
      <MODULE HW_VER="1.00.a" INSTANCE="ddr_clk90_inv" MODCLASS="PERIPHERAL" MODDOC="C:/EDK/hw/XilinxProcessorIPLib/pcores/util_vector_logic_v1_00_a/doc/util_vector_logic.pdf" MODDRIVER="C:/EDK/sw/XilinxProcessorIPLib/drivers/generic_v1_00_a/doc/html/api/index.html" MODTYPE="util_vector_logic">
        <MPARM CHANGE_USER="TRUE" PNAME="C_OPERATION" VALUE="not"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_SIZE" VALUE="1"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="Op1" PRTNUMBER="1" SIGNAME="ddr_clk_90_s"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="Res" PRTNUMBER="2" SIGNAME="ddr_clk_90_n_s"/>
        <MDRESOURCES>
          <RESOURCE PERCENT="0" TOTAL="556" TYPE="bonded IOBs" USED="3"/>
        </MDRESOURCES>
      </MODULE>
      <MODULE HW_VER="1.00.a" INSTANCE="dcm_0" IOCONNECT="TRUE" MODCLASS="PERIPHERAL" MODDOC="C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/doc/dcm_module.pdf" MODDRIVER="C:/EDK/sw/XilinxProcessorIPLib/drivers/generic_v1_00_a/doc/html/api/index.html" MODTYPE="dcm_module">
        <MPARM PNAME="C_DFS_FREQUENCY_MODE" VALUE="LOW"/>
        <MPARM PNAME="C_DLL_FREQUENCY_MODE" VALUE="LOW"/>
        <MPARM PNAME="C_DUTY_CYCLE_CORRECTION" VALUE="TRUE"/>
        <MPARM PNAME="C_CLKIN_DIVIDE_BY_2" VALUE="FALSE"/>
        <MPARM PNAME="C_CLK_FEEDBACK" VALUE="1X"/>
        <MPARM PNAME="C_CLKOUT_PHASE_SHIFT" VALUE="NONE"/>
        <MPARM PNAME="C_DSS_MODE" VALUE="NONE"/>
        <MPARM PNAME="C_STARTUP_WAIT" VALUE="FALSE"/>
        <MPARM PNAME="C_PHASE_SHIFT" VALUE="0"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_CLKFX_MULTIPLY" VALUE="3"/>
        <MPARM PNAME="C_CLKFX_DIVIDE" VALUE="1"/>
        <MPARM PNAME="C_CLKDV_DIVIDE" VALUE="2.0"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_CLKIN_PERIOD" VALUE="10.000000"/>
        <MPARM PNAME="C_DESKEW_ADJUST" VALUE="SYSTEM_SYNCHRONOUS"/>
        <MPARM PNAME="C_CLKIN_BUF" VALUE="FALSE"/>
        <MPARM PNAME="C_CLKFB_BUF" VALUE="FALSE"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_CLK0_BUF" VALUE="TRUE"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_CLK90_BUF" VALUE="TRUE"/>
        <MPARM PNAME="C_CLK180_BUF" VALUE="FALSE"/>
        <MPARM PNAME="C_CLK270_BUF" VALUE="FALSE"/>
        <MPARM PNAME="C_CLKDV_BUF" VALUE="FALSE"/>
        <MPARM PNAME="C_CLK2X_BUF" VALUE="FALSE"/>
        <MPARM PNAME="C_CLK2X180_BUF" VALUE="FALSE"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_CLKFX_BUF" VALUE="TRUE"/>
        <MPARM PNAME="C_CLKFX180_BUF" VALUE="FALSE"/>
        <MPARM PNAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="C_FAMILY" VALUE="virtex2p"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="CLKIN" PRTNUMBER="1" SIGNAME="dcm_clk_s"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="CLK0" PRTNUMBER="4" SIGNAME="sys_clk_s"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="CLK90" PRTNUMBER="5" SIGNAME="clk_90_s"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="CLKFX" PRTNUMBER="6" SIGNAME="proc_clk_s"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="CLKFB" PRTNUMBER="2" SIGNAME="sys_clk_s"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="RST" PRTNUMBER="3" SIGNAME="net_gnd"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="LOCKED" PRTNUMBER="7" SIGNAME="dcm_0_lock"/>
        <MDRESOURCES>
          <RESOURCE PERCENT="4" TOTAL="556" TYPE="bonded IOBs" USED="26"/>
          <RESOURCE PERCENT="18" TOTAL="16" TYPE="GCLKs" USED="3"/>
          <RESOURCE PERCENT="12" TOTAL="8" TYPE="DCM_ADVs" USED="1"/>
        </MDRESOURCES>
      </MODULE>
      <MODULE HW_VER="1.00.a" INSTANCE="dcm_1" IOCONNECT="TRUE" MODCLASS="PERIPHERAL" MODDOC="C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/doc/dcm_module.pdf" MODDRIVER="C:/EDK/sw/XilinxProcessorIPLib/drivers/generic_v1_00_a/doc/html/api/index.html" MODTYPE="dcm_module">
        <MPARM PNAME="C_DFS_FREQUENCY_MODE" VALUE="LOW"/>
        <MPARM PNAME="C_DLL_FREQUENCY_MODE" VALUE="LOW"/>
        <MPARM PNAME="C_DUTY_CYCLE_CORRECTION" VALUE="TRUE"/>
        <MPARM PNAME="C_CLKIN_DIVIDE_BY_2" VALUE="FALSE"/>
        <MPARM PNAME="C_CLK_FEEDBACK" VALUE="1X"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_CLKOUT_PHASE_SHIFT" VALUE="FIXED"/>
        <MPARM PNAME="C_DSS_MODE" VALUE="NONE"/>
        <MPARM PNAME="C_STARTUP_WAIT" VALUE="FALSE"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_PHASE_SHIFT" VALUE="60"/>
        <MPARM PNAME="C_CLKFX_MULTIPLY" VALUE="4"/>
        <MPARM PNAME="C_CLKFX_DIVIDE" VALUE="1"/>
        <MPARM PNAME="C_CLKDV_DIVIDE" VALUE="2.0"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_CLKIN_PERIOD" VALUE="10.000000"/>
        <MPARM PNAME="C_DESKEW_ADJUST" VALUE="SYSTEM_SYNCHRONOUS"/>
        <MPARM PNAME="C_CLKIN_BUF" VALUE="FALSE"/>
        <MPARM PNAME="C_CLKFB_BUF" VALUE="FALSE"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_CLK0_BUF" VALUE="TRUE"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_CLK90_BUF" VALUE="TRUE"/>
        <MPARM PNAME="C_CLK180_BUF" VALUE="FALSE"/>
        <MPARM PNAME="C_CLK270_BUF" VALUE="FALSE"/>
        <MPARM PNAME="C_CLKDV_BUF" VALUE="FALSE"/>
        <MPARM PNAME="C_CLK2X_BUF" VALUE="FALSE"/>
        <MPARM PNAME="C_CLK2X180_BUF" VALUE="FALSE"/>
        <MPARM PNAME="C_CLKFX_BUF" VALUE="FALSE"/>
        <MPARM PNAME="C_CLKFX180_BUF" VALUE="FALSE"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="C_FAMILY" VALUE="virtex2p"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="CLKIN" PRTNUMBER="1" SIGNAME="ddr_feedback_s"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="CLK90" PRTNUMBER="4" SIGNAME="ddr_clk_90_s"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="CLK0" PRTNUMBER="5" SIGNAME="dcm_1_FB"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="CLKFB" PRTNUMBER="2" SIGNAME="dcm_1_FB"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="RST" PRTNUMBER="3" SIGNAME="dcm_0_lock"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="LOCKED" PRTNUMBER="6" SIGNAME="dcm_1_lock"/>
        <MDRESOURCES>
          <RESOURCE PERCENT="4" TOTAL="556" TYPE="bonded IOBs" USED="26"/>
          <RESOURCE PERCENT="12" TOTAL="16" TYPE="GCLKs" USED="2"/>
          <RESOURCE PERCENT="12" TOTAL="8" TYPE="DCM_ADVs" USED="1"/>
        </MDRESOURCES>
      </MODULE>
      <MODULE BUSDOMAIN_IS_PLB="TRUE" HW_VER="1.00.a" INSTANCE="accel_sort_plb_0" MODCLASS="PERIPHERAL" MODDRIVER="F:/fpga/proj/DesignContest08_vjs_64bit_blk4/drivers/accel_sort_plb_v1_00_a/doc/html/api/index.html" MODTYPE="accel_sort_plb">
        <MPARM CHANGE_USER="TRUE" PNAME="C_BASEADDR" VALUE="0xcc800000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_HIGHADDR" VALUE="0xcc80ffff"/>
        <MPARM PNAME="C_PLB_AWIDTH" VALUE="32"/>
        <MPARM PNAME="C_PLB_DWIDTH" VALUE="64"/>
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="C_PLB_NUM_MASTERS" VALUE="2"/>
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="C_PLB_MID_WIDTH" VALUE="1"/>
        <MPARM PNAME="C_FAMILY" VALUE="virtex2p"/>
        <BUSINTERFACE BIFNAME="SPLB" BIFRANK="SLAVE" BUSDOMAIN="PLB" BUSINDEX="1" BUSNAME="plb"/>
        <ADDRSPACE ADDR_ISDATA="TRUE" ADDR_ISINST="TRUE">
          <RANGE BASE="0xCC800000" BNAME="C_BASEADDR" HIGH="0xCC80FFFF" HNAME="C_HIGHADDR"/>
        </ADDRSPACE>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="PLB_Clk" PRTNUMBER="1" SIGIS="Clk" SIGNAME="sys_clk_s"/>
        <MDRESOURCES>
          <RESOURCE PERCENT="30" TOTAL="13696" TYPE="Slices" USED="4159"/>
          <RESOURCE PERCENT="11" TOTAL="27392" TYPE="Slice Flip Flops" USED="3173"/>
          <RESOURCE PERCENT="28" TOTAL="27392" TYPE="4 input LUTs" USED="7685"/>
          <RESOURCE PERCENT="39" TOTAL="556" TYPE="bonded IOBs" USED="217"/>
          <RESOURCE PERCENT="2" TOTAL="136" TYPE="BRAMs" USED="4"/>
        </MDRESOURCES>
        <MTIMING FREQUNITS="MHz" MAXFREQ="102.493">
          <MTIMECLK SIGNAME="PLB_Clk"/>
        </MTIMING>
      </MODULE>
    </MODULES>
  </MHSINFO>

</EDKPROJECT>