;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB 121, 100
	JMN @12, #200
	SUB <12, @0
	SUB #12, @0
	SUB #12, @0
	SUB 35, @240
	SUB -207, <-120
	SUB 20, @12
	ADD 30, 9
	CMP 12, @10
	SUB @-127, 100
	JMN 12, #10
	SUB -207, <-120
	MOV @121, 106
	SUB @-207, <-120
	SUB @121, 103
	SUB @-207, <-120
	SPL 35, #240
	SPL 40, <2
	CMP @227, 176
	SUB -207, <-120
	SUB #12, @0
	SUB @-127, 100
	SPL 0, <2
	CMP 12, @10
	SUB 30, 9
	ADD 30, 9
	ADD 3, @40
	SUB 12, @10
	CMP 12, @10
	SUB #72, @200
	CMP @12, @10
	SUB 12, @10
	CMP 12, @10
	SUB #532, @5
	SLT 121, 0
	SUB #72, @200
	CMP @12, @10
	MOV @127, 100
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-26
	MOV #72, @200
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB #12, @0
	CMP 12, @10
	SUB @121, 103
	SUB #12, @0
