{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1432835612098 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1432835612104 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 28 12:53:31 2015 " "Processing started: Thu May 28 12:53:31 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1432835612104 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1432835612104 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off JSInth -c JSInth " "Command: quartus_map --read_settings_files=on --write_settings_files=off JSInth -c JSInth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1432835612104 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1432835612523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "typedeclarations.vhd 1 0 " "Found 1 design units, including 0 entities, in source file typedeclarations.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 typeDeclarations " "Found design unit 1: typeDeclarations" {  } { { "typeDeclarations.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/typeDeclarations.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432835632056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432835632056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIFO-Behavioral " "Found design unit 1: FIFO-Behavioral" {  } { { "FIFO.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FIFO.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432835632061 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FIFO.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432835632061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432835632061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_synth.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_synth.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_synth-states " "Found design unit 1: FSM_synth-states" {  } { { "FSM_synth.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_synth.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432835632063 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_synth " "Found entity 1: FSM_synth" {  } { { "FSM_synth.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_synth.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432835632063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432835632063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reverb_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reverb_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reverb_FIFO-behavioral " "Found design unit 1: reverb_FIFO-behavioral" {  } { { "reverb_FIFO.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/reverb_FIFO.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432835632066 ""} { "Info" "ISGN_ENTITY_NAME" "1 reverb_FIFO " "Found entity 1: reverb_FIFO" {  } { { "reverb_FIFO.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/reverb_FIFO.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432835632066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432835632066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reverb_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reverb_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reverb_adder-behavioral " "Found design unit 1: reverb_adder-behavioral" {  } { { "reverb_adder.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/reverb_adder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432835632069 ""} { "Info" "ISGN_ENTITY_NAME" "1 reverb_adder " "Found entity 1: reverb_adder" {  } { { "reverb_adder.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/reverb_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432835632069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432835632069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reverb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reverb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reverb-behavioral " "Found design unit 1: reverb-behavioral" {  } { { "reverb.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/reverb.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432835632070 ""} { "Info" "ISGN_ENTITY_NAME" "1 reverb " "Found entity 1: reverb" {  } { { "reverb.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/reverb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432835632070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432835632070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constants.vhd 2 0 " "Found 2 design units, including 0 entities, in source file constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constants " "Found design unit 1: constants" {  } { { "constants.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/constants.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432835632072 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 constants-body " "Found design unit 2: constants-body" {  } { { "constants.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/constants.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432835632072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432835632072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND16-dataflow " "Found design unit 1: AND16-dataflow" {  } { { "AND16.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/AND16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432835632074 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND16 " "Found entity 1: AND16" {  } { { "AND16.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/AND16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432835632074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432835632074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiorom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audiorom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audioROM-rom " "Found design unit 1: audioROM-rom" {  } { { "audioROM.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/audioROM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432835632095 ""} { "Info" "ISGN_ENTITY_NAME" "1 audioROM " "Found entity 1: audioROM" {  } { { "audioROM.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/audioROM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432835632095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432835632095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sampleadder16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sampleadder16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SampleAdder16-rtl " "Found design unit 1: SampleAdder16-rtl" {  } { { "SampleAdder16.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleAdder16.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432835632098 ""} { "Info" "ISGN_ENTITY_NAME" "1 SampleAdder16 " "Found entity 1: SampleAdder16" {  } { { "SampleAdder16.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleAdder16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432835632098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432835632098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wm8731_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wm8731_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WM8731_CONTROLLER-rtl " "Found design unit 1: WM8731_CONTROLLER-rtl" {  } { { "WM8731_Controller.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/WM8731_Controller.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432835632100 ""} { "Info" "ISGN_ENTITY_NAME" "1 WM8731_CONTROLLER " "Found entity 1: WM8731_CONTROLLER" {  } { { "WM8731_Controller.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/WM8731_Controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432835632100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432835632100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_i2c_controller " "Found entity 1: de2_i2c_controller" {  } { { "de2_i2c_controller.v" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/de2_i2c_controller.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432835632104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432835632104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_i2c_av_config " "Found entity 1: de2_i2c_av_config" {  } { { "de2_i2c_av_config.v" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/de2_i2c_av_config.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432835632106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432835632106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_top_level-structural " "Found design unit 1: VGA_top_level-structural" {  } { { "VGA_top_level.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/VGA_top_level.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432835632108 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_top_level " "Found entity 1: VGA_top_level" {  } { { "VGA_top_level.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/VGA_top_level.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432835632108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432835632108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-behavioral " "Found design unit 1: VGA_SYNC-behavioral" {  } { { "vga_sync.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/vga_sync.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432835632113 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "vga_sync.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/vga_sync.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432835632113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432835632113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixelgenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pixelgenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixelGenerator-behavioral " "Found design unit 1: pixelGenerator-behavioral" {  } { { "pixelGenerator.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/pixelGenerator.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432835632116 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixelGenerator " "Found entity 1: pixelGenerator" {  } { { "pixelGenerator.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/pixelGenerator.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432835632116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432835632116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colorrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file colorrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 colorrom-SYN " "Found design unit 1: colorrom-SYN" {  } { { "colorROM.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/colorROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432835632118 ""} { "Info" "ISGN_ENTITY_NAME" "1 colorROM " "Found entity 1: colorROM" {  } { { "colorROM.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/colorROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432835632118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432835632118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsinth.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jsinth.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JSInth-main " "Found design unit 1: JSInth-main" {  } { { "JSInth.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/JSInth.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432835632120 ""} { "Info" "ISGN_ENTITY_NAME" "1 JSInth " "Found entity 1: JSInth" {  } { { "JSInth.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/JSInth.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432835632120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432835632120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_volume.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_volume.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_volume-states " "Found design unit 1: FSM_volume-states" {  } { { "FSM_volume.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_volume.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432835632122 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_volume " "Found entity 1: FSM_volume" {  } { { "FSM_volume.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_volume.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432835632122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432835632122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_octave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_octave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_octave-states " "Found design unit 1: FSM_octave-states" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432835632124 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_octave " "Found entity 1: FSM_octave" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432835632124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432835632124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "samplecontainer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file samplecontainer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SampleContainer-rtl " "Found design unit 1: SampleContainer-rtl" {  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432835632126 ""} { "Info" "ISGN_ENTITY_NAME" "1 SampleContainer " "Found entity 1: SampleContainer" {  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432835632126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432835632126 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "JSInth " "Elaborating entity \"JSInth\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1432835632485 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "I2C_SCLK JSInth.vhd(32) " "VHDL Signal Declaration warning at JSInth.vhd(32): used implicit default value for signal \"I2C_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSInth.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/JSInth.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1432835632487 "|JSInth"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WM8731_CONTROLLER WM8731_CONTROLLER:audiomap " "Elaborating entity \"WM8731_CONTROLLER\" for hierarchy \"WM8731_CONTROLLER:audiomap\"" {  } { { "JSInth.vhd" "audiomap" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/JSInth.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432835632487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_volume FSM_volume:volmap " "Elaborating entity \"FSM_volume\" for hierarchy \"FSM_volume:volmap\"" {  } { { "JSInth.vhd" "volmap" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/JSInth.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432835632489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_octave FSM_octave:octmap " "Elaborating entity \"FSM_octave\" for hierarchy \"FSM_octave:octmap\"" {  } { { "JSInth.vhd" "octmap" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/JSInth.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432835632491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_synth FSM_synth:synmap " "Elaborating entity \"FSM_synth\" for hierarchy \"FSM_synth:synmap\"" {  } { { "JSInth.vhd" "synmap" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/JSInth.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432835632492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_top_level VGA_top_level:vgamap " "Elaborating entity \"VGA_top_level\" for hierarchy \"VGA_top_level:vgamap\"" {  } { { "JSInth.vhd" "vgamap" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/JSInth.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432835632493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixelGenerator VGA_top_level:vgamap\|pixelGenerator:videoGen " "Elaborating entity \"pixelGenerator\" for hierarchy \"VGA_top_level:vgamap\|pixelGenerator:videoGen\"" {  } { { "VGA_top_level.vhd" "videoGen" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/VGA_top_level.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432835632494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colorROM VGA_top_level:vgamap\|pixelGenerator:videoGen\|colorROM:colors " "Elaborating entity \"colorROM\" for hierarchy \"VGA_top_level:vgamap\|pixelGenerator:videoGen\|colorROM:colors\"" {  } { { "pixelGenerator.vhd" "colors" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/pixelGenerator.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432835632498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_top_level:vgamap\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_top_level:vgamap\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\"" {  } { { "colorROM.vhd" "altsyncram_component" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/colorROM.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432835632534 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_top_level:vgamap\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_top_level:vgamap\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\"" {  } { { "colorROM.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/colorROM.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432835632536 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_top_level:vgamap\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_top_level:vgamap\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432835632538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432835632538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file colorROM.mif " "Parameter \"init_file\" = \"colorROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432835632538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432835632538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432835632538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432835632538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432835632538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432835632538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432835632538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432835632538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432835632538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 30 " "Parameter \"width_a\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432835632538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432835632538 ""}  } { { "colorROM.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/colorROM.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432835632538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b481.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b481.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b481 " "Found entity 1: altsyncram_b481" {  } { { "db/altsyncram_b481.tdf" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/db/altsyncram_b481.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432835632598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432835632598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b481 VGA_top_level:vgamap\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\|altsyncram_b481:auto_generated " "Elaborating entity \"altsyncram_b481\" for hierarchy \"VGA_top_level:vgamap\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\|altsyncram_b481:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432835632598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_top_level:vgamap\|VGA_SYNC:videoSync " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_top_level:vgamap\|VGA_SYNC:videoSync\"" {  } { { "VGA_top_level.vhd" "videoSync" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/VGA_top_level.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432835632603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioROM audioROM:rommap " "Elaborating entity \"audioROM\" for hierarchy \"audioROM:rommap\"" {  } { { "JSInth.vhd" "rommap" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/JSInth.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432835632605 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "k0 audioROM.vhd(56) " "VHDL Signal Declaration warning at audioROM.vhd(56): used explicit default value for signal \"k0\" because signal was never assigned a value" {  } { { "audioROM.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/audioROM.vhd" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1432835632686 "|JSInth|audioROM:rommap"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "k1 audioROM.vhd(56) " "VHDL Signal Declaration warning at audioROM.vhd(56): used explicit default value for signal \"k1\" because signal was never assigned a value" {  } { { "audioROM.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/audioROM.vhd" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1432835632686 "|JSInth|audioROM:rommap"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "k2 audioROM.vhd(56) " "VHDL Signal Declaration warning at audioROM.vhd(56): used explicit default value for signal \"k2\" because signal was never assigned a value" {  } { { "audioROM.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/audioROM.vhd" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1432835632686 "|JSInth|audioROM:rommap"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "k3 audioROM.vhd(56) " "VHDL Signal Declaration warning at audioROM.vhd(56): used explicit default value for signal \"k3\" because signal was never assigned a value" {  } { { "audioROM.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/audioROM.vhd" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1432835632686 "|JSInth|audioROM:rommap"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "k4 audioROM.vhd(56) " "VHDL Signal Declaration warning at audioROM.vhd(56): used explicit default value for signal \"k4\" because signal was never assigned a value" {  } { { "audioROM.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/audioROM.vhd" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1432835632686 "|JSInth|audioROM:rommap"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "k5 audioROM.vhd(56) " "VHDL Signal Declaration warning at audioROM.vhd(56): used explicit default value for signal \"k5\" because signal was never assigned a value" {  } { { "audioROM.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/audioROM.vhd" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1432835632687 "|JSInth|audioROM:rommap"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "k6 audioROM.vhd(56) " "VHDL Signal Declaration warning at audioROM.vhd(56): used explicit default value for signal \"k6\" because signal was never assigned a value" {  } { { "audioROM.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/audioROM.vhd" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1432835632687 "|JSInth|audioROM:rommap"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "k7 audioROM.vhd(56) " "VHDL Signal Declaration warning at audioROM.vhd(56): used explicit default value for signal \"k7\" because signal was never assigned a value" {  } { { "audioROM.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/audioROM.vhd" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1432835632687 "|JSInth|audioROM:rommap"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "k8 audioROM.vhd(56) " "VHDL Signal Declaration warning at audioROM.vhd(56): used explicit default value for signal \"k8\" because signal was never assigned a value" {  } { { "audioROM.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/audioROM.vhd" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1432835632687 "|JSInth|audioROM:rommap"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "k9 audioROM.vhd(56) " "VHDL Signal Declaration warning at audioROM.vhd(56): used explicit default value for signal \"k9\" because signal was never assigned a value" {  } { { "audioROM.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/audioROM.vhd" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1432835632687 "|JSInth|audioROM:rommap"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SampleContainer audioROM:rommap\|SampleContainer:key15_map " "Elaborating entity \"SampleContainer\" for hierarchy \"audioROM:rommap\|SampleContainer:key15_map\"" {  } { { "audioROM.vhd" "key15_map" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/audioROM.vhd" 10194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432835634575 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "empty SampleContainer.vhd(36) " "Verilog HDL or VHDL warning at SampleContainer.vhd(36): object \"empty\" assigned a value but never read" {  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1432835634617 "|JSInth|audioROM:rommap|SampleContainer:key15_map"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "full SampleContainer.vhd(36) " "Verilog HDL or VHDL warning at SampleContainer.vhd(36): object \"full\" assigned a value but never read" {  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1432835634617 "|JSInth|audioROM:rommap|SampleContainer:key15_map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[0\] SampleContainer.vhd(81) " "Inferred latch for \"data_in\[0\]\" at SampleContainer.vhd(81)" {  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432835634617 "|JSInth|audioROM:rommap|SampleContainer:key15_map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[1\] SampleContainer.vhd(81) " "Inferred latch for \"data_in\[1\]\" at SampleContainer.vhd(81)" {  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432835634617 "|JSInth|audioROM:rommap|SampleContainer:key15_map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[2\] SampleContainer.vhd(81) " "Inferred latch for \"data_in\[2\]\" at SampleContainer.vhd(81)" {  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432835634617 "|JSInth|audioROM:rommap|SampleContainer:key15_map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[3\] SampleContainer.vhd(81) " "Inferred latch for \"data_in\[3\]\" at SampleContainer.vhd(81)" {  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432835634617 "|JSInth|audioROM:rommap|SampleContainer:key15_map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[4\] SampleContainer.vhd(81) " "Inferred latch for \"data_in\[4\]\" at SampleContainer.vhd(81)" {  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432835634617 "|JSInth|audioROM:rommap|SampleContainer:key15_map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[5\] SampleContainer.vhd(81) " "Inferred latch for \"data_in\[5\]\" at SampleContainer.vhd(81)" {  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432835634617 "|JSInth|audioROM:rommap|SampleContainer:key15_map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[6\] SampleContainer.vhd(81) " "Inferred latch for \"data_in\[6\]\" at SampleContainer.vhd(81)" {  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432835634617 "|JSInth|audioROM:rommap|SampleContainer:key15_map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[7\] SampleContainer.vhd(81) " "Inferred latch for \"data_in\[7\]\" at SampleContainer.vhd(81)" {  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432835634617 "|JSInth|audioROM:rommap|SampleContainer:key15_map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[8\] SampleContainer.vhd(81) " "Inferred latch for \"data_in\[8\]\" at SampleContainer.vhd(81)" {  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432835634617 "|JSInth|audioROM:rommap|SampleContainer:key15_map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[9\] SampleContainer.vhd(81) " "Inferred latch for \"data_in\[9\]\" at SampleContainer.vhd(81)" {  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432835634618 "|JSInth|audioROM:rommap|SampleContainer:key15_map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[10\] SampleContainer.vhd(81) " "Inferred latch for \"data_in\[10\]\" at SampleContainer.vhd(81)" {  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432835634618 "|JSInth|audioROM:rommap|SampleContainer:key15_map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[11\] SampleContainer.vhd(81) " "Inferred latch for \"data_in\[11\]\" at SampleContainer.vhd(81)" {  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432835634618 "|JSInth|audioROM:rommap|SampleContainer:key15_map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[12\] SampleContainer.vhd(81) " "Inferred latch for \"data_in\[12\]\" at SampleContainer.vhd(81)" {  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432835634618 "|JSInth|audioROM:rommap|SampleContainer:key15_map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[13\] SampleContainer.vhd(81) " "Inferred latch for \"data_in\[13\]\" at SampleContainer.vhd(81)" {  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432835634618 "|JSInth|audioROM:rommap|SampleContainer:key15_map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[14\] SampleContainer.vhd(81) " "Inferred latch for \"data_in\[14\]\" at SampleContainer.vhd(81)" {  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432835634618 "|JSInth|audioROM:rommap|SampleContainer:key15_map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[15\] SampleContainer.vhd(81) " "Inferred latch for \"data_in\[15\]\" at SampleContainer.vhd(81)" {  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432835634618 "|JSInth|audioROM:rommap|SampleContainer:key15_map"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO audioROM:rommap\|SampleContainer:key15_map\|FIFO:rom_stream " "Elaborating entity \"FIFO\" for hierarchy \"audioROM:rommap\|SampleContainer:key15_map\|FIFO:rom_stream\"" {  } { { "SampleContainer.vhd" "rom_stream" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432835634620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SampleAdder16 audioROM:rommap\|SampleAdder16:sample_adder " "Elaborating entity \"SampleAdder16\" for hierarchy \"audioROM:rommap\|SampleAdder16:sample_adder\"" {  } { { "audioROM.vhd" "sample_adder" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/audioROM.vhd" 10211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432835634668 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "audioROM:rommap\|SampleContainer:key10_map\|FIFO:rom_stream\|\\fifo_proc:Memory_rtl_0 " "Inferred RAM node \"audioROM:rommap\|SampleContainer:key10_map\|FIFO:rom_stream\|\\fifo_proc:Memory_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1432835639012 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "audioROM:rommap\|SampleContainer:key11_map\|FIFO:rom_stream\|\\fifo_proc:Memory_rtl_0 " "Inferred RAM node \"audioROM:rommap\|SampleContainer:key11_map\|FIFO:rom_stream\|\\fifo_proc:Memory_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1432835639015 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "audioROM:rommap\|SampleContainer:key12_map\|FIFO:rom_stream\|\\fifo_proc:Memory_rtl_0 " "Inferred RAM node \"audioROM:rommap\|SampleContainer:key12_map\|FIFO:rom_stream\|\\fifo_proc:Memory_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1432835639019 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "audioROM:rommap\|SampleContainer:key13_map\|FIFO:rom_stream\|\\fifo_proc:Memory_rtl_0 " "Inferred RAM node \"audioROM:rommap\|SampleContainer:key13_map\|FIFO:rom_stream\|\\fifo_proc:Memory_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1432835639021 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "audioROM:rommap\|SampleContainer:key14_map\|FIFO:rom_stream\|\\fifo_proc:Memory_rtl_0 " "Inferred RAM node \"audioROM:rommap\|SampleContainer:key14_map\|FIFO:rom_stream\|\\fifo_proc:Memory_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1432835639024 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "audioROM:rommap\|SampleContainer:key15_map\|FIFO:rom_stream\|\\fifo_proc:Memory_rtl_0 " "Inferred RAM node \"audioROM:rommap\|SampleContainer:key15_map\|FIFO:rom_stream\|\\fifo_proc:Memory_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1432835639027 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "audioROM:rommap\|SampleContainer:key10_map\|FIFO:rom_stream\|\\fifo_proc:Memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"audioROM:rommap\|SampleContainer:key10_map\|FIFO:rom_stream\|\\fifo_proc:Memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "audioROM:rommap\|SampleContainer:key11_map\|FIFO:rom_stream\|\\fifo_proc:Memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"audioROM:rommap\|SampleContainer:key11_map\|FIFO:rom_stream\|\\fifo_proc:Memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "audioROM:rommap\|SampleContainer:key12_map\|FIFO:rom_stream\|\\fifo_proc:Memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"audioROM:rommap\|SampleContainer:key12_map\|FIFO:rom_stream\|\\fifo_proc:Memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "audioROM:rommap\|SampleContainer:key13_map\|FIFO:rom_stream\|\\fifo_proc:Memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"audioROM:rommap\|SampleContainer:key13_map\|FIFO:rom_stream\|\\fifo_proc:Memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "audioROM:rommap\|SampleContainer:key14_map\|FIFO:rom_stream\|\\fifo_proc:Memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"audioROM:rommap\|SampleContainer:key14_map\|FIFO:rom_stream\|\\fifo_proc:Memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "audioROM:rommap\|SampleContainer:key15_map\|FIFO:rom_stream\|\\fifo_proc:Memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"audioROM:rommap\|SampleContainer:key15_map\|FIFO:rom_stream\|\\fifo_proc:Memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432835642415 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1432835642415 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1432835642415 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "audioROM:rommap\|SampleAdder16:sample_adder\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"audioROM:rommap\|SampleAdder16:sample_adder\|Div0\"" {  } { { "SampleAdder16.vhd" "Div0" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleAdder16.vhd" 66 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432835642420 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1432835642420 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audioROM:rommap\|SampleContainer:key10_map\|FIFO:rom_stream\|altsyncram:\\fifo_proc:Memory_rtl_0 " "Elaborated megafunction instantiation \"audioROM:rommap\|SampleContainer:key10_map\|FIFO:rom_stream\|altsyncram:\\fifo_proc:Memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432835642448 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audioROM:rommap\|SampleContainer:key10_map\|FIFO:rom_stream\|altsyncram:\\fifo_proc:Memory_rtl_0 " "Instantiated megafunction \"audioROM:rommap\|SampleContainer:key10_map\|FIFO:rom_stream\|altsyncram:\\fifo_proc:Memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432835642451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432835642451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432835642451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432835642451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432835642451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432835642451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432835642451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432835642451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432835642451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432835642451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432835642451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432835642451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432835642451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432835642451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432835642451 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432835642451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_isg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_isg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_isg1 " "Found entity 1: altsyncram_isg1" {  } { { "db/altsyncram_isg1.tdf" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/db/altsyncram_isg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432835642513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432835642513 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audioROM:rommap\|SampleAdder16:sample_adder\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"audioROM:rommap\|SampleAdder16:sample_adder\|lpm_divide:Div0\"" {  } { { "SampleAdder16.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleAdder16.vhd" 66 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432835642581 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audioROM:rommap\|SampleAdder16:sample_adder\|lpm_divide:Div0 " "Instantiated megafunction \"audioROM:rommap\|SampleAdder16:sample_adder\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432835642582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432835642582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432835642582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432835642582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432835642582 ""}  } { { "SampleAdder16.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleAdder16.vhd" 66 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432835642582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_92p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_92p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_92p " "Found entity 1: lpm_divide_92p" {  } { { "db/lpm_divide_92p.tdf" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/db/lpm_divide_92p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432835642638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432835642638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432835642650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432835642650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432835642743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432835642743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432835642839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432835642839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432835642913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432835642913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/db/lpm_abs_i0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432835642924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432835642924 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "20 " "Ignored 20 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "20 " "Ignored 20 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1432835644678 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1432835644678 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_ADCLRCK " "Inserted always-enabled tri-state buffer between \"AUD_ADCLRCK\" and its non-tri-state driver." {  } { { "JSInth.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/JSInth.vhd" 36 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1432835644726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_DACLRCK " "Inserted always-enabled tri-state buffer between \"AUD_DACLRCK\" and its non-tri-state driver." {  } { { "JSInth.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/JSInth.vhd" 38 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1432835644726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_BCLK " "Inserted always-enabled tri-state buffer between \"AUD_BCLK\" and its non-tri-state driver." {  } { { "JSInth.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/JSInth.vhd" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1432835644726 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1432835644726 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "Bidir \"I2C_SDAT\" has no driver" {  } { { "JSInth.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/JSInth.vhd" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432835644726 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1432835644726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key15_map\|data_in\[15\] " "Latch audioROM:rommap\|SampleContainer:key15_map\|data_in\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644772 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key13_map\|data_in\[15\] " "Latch audioROM:rommap\|SampleContainer:key13_map\|data_in\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644772 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key10_map\|data_in\[15\] " "Latch audioROM:rommap\|SampleContainer:key10_map\|data_in\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644773 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key11_map\|data_in\[15\] " "Latch audioROM:rommap\|SampleContainer:key11_map\|data_in\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644773 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key10_map\|data_in\[14\] " "Latch audioROM:rommap\|SampleContainer:key10_map\|data_in\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644773 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key11_map\|data_in\[14\] " "Latch audioROM:rommap\|SampleContainer:key11_map\|data_in\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644773 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key10_map\|data_in\[13\] " "Latch audioROM:rommap\|SampleContainer:key10_map\|data_in\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644774 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key11_map\|data_in\[13\] " "Latch audioROM:rommap\|SampleContainer:key11_map\|data_in\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644774 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key10_map\|data_in\[12\] " "Latch audioROM:rommap\|SampleContainer:key10_map\|data_in\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644774 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key11_map\|data_in\[12\] " "Latch audioROM:rommap\|SampleContainer:key11_map\|data_in\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644774 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key10_map\|data_in\[11\] " "Latch audioROM:rommap\|SampleContainer:key10_map\|data_in\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644775 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key11_map\|data_in\[11\] " "Latch audioROM:rommap\|SampleContainer:key11_map\|data_in\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644775 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key10_map\|data_in\[10\] " "Latch audioROM:rommap\|SampleContainer:key10_map\|data_in\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644775 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key11_map\|data_in\[10\] " "Latch audioROM:rommap\|SampleContainer:key11_map\|data_in\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644775 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key10_map\|data_in\[9\] " "Latch audioROM:rommap\|SampleContainer:key10_map\|data_in\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644776 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key11_map\|data_in\[9\] " "Latch audioROM:rommap\|SampleContainer:key11_map\|data_in\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644776 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key10_map\|data_in\[8\] " "Latch audioROM:rommap\|SampleContainer:key10_map\|data_in\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644776 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key11_map\|data_in\[8\] " "Latch audioROM:rommap\|SampleContainer:key11_map\|data_in\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644777 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644777 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key10_map\|data_in\[7\] " "Latch audioROM:rommap\|SampleContainer:key10_map\|data_in\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644777 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644777 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key11_map\|data_in\[7\] " "Latch audioROM:rommap\|SampleContainer:key11_map\|data_in\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644777 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644777 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key10_map\|data_in\[6\] " "Latch audioROM:rommap\|SampleContainer:key10_map\|data_in\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644777 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644777 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key11_map\|data_in\[6\] " "Latch audioROM:rommap\|SampleContainer:key11_map\|data_in\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644778 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key10_map\|data_in\[5\] " "Latch audioROM:rommap\|SampleContainer:key10_map\|data_in\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644778 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key11_map\|data_in\[5\] " "Latch audioROM:rommap\|SampleContainer:key11_map\|data_in\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644778 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key10_map\|data_in\[4\] " "Latch audioROM:rommap\|SampleContainer:key10_map\|data_in\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644778 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key11_map\|data_in\[4\] " "Latch audioROM:rommap\|SampleContainer:key11_map\|data_in\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644779 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key10_map\|data_in\[3\] " "Latch audioROM:rommap\|SampleContainer:key10_map\|data_in\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644779 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key11_map\|data_in\[3\] " "Latch audioROM:rommap\|SampleContainer:key11_map\|data_in\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644779 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key10_map\|data_in\[2\] " "Latch audioROM:rommap\|SampleContainer:key10_map\|data_in\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644779 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key11_map\|data_in\[2\] " "Latch audioROM:rommap\|SampleContainer:key11_map\|data_in\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644780 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key10_map\|data_in\[1\] " "Latch audioROM:rommap\|SampleContainer:key10_map\|data_in\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644780 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key11_map\|data_in\[1\] " "Latch audioROM:rommap\|SampleContainer:key11_map\|data_in\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644780 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key10_map\|data_in\[0\] " "Latch audioROM:rommap\|SampleContainer:key10_map\|data_in\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644780 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key11_map\|data_in\[0\] " "Latch audioROM:rommap\|SampleContainer:key11_map\|data_in\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644781 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key12_map\|data_in\[15\] " "Latch audioROM:rommap\|SampleContainer:key12_map\|data_in\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644781 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key12_map\|data_in\[14\] " "Latch audioROM:rommap\|SampleContainer:key12_map\|data_in\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644781 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key12_map\|data_in\[13\] " "Latch audioROM:rommap\|SampleContainer:key12_map\|data_in\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644781 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key12_map\|data_in\[12\] " "Latch audioROM:rommap\|SampleContainer:key12_map\|data_in\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644782 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key12_map\|data_in\[11\] " "Latch audioROM:rommap\|SampleContainer:key12_map\|data_in\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644782 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key12_map\|data_in\[10\] " "Latch audioROM:rommap\|SampleContainer:key12_map\|data_in\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644782 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key12_map\|data_in\[9\] " "Latch audioROM:rommap\|SampleContainer:key12_map\|data_in\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644782 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key12_map\|data_in\[8\] " "Latch audioROM:rommap\|SampleContainer:key12_map\|data_in\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644783 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key12_map\|data_in\[7\] " "Latch audioROM:rommap\|SampleContainer:key12_map\|data_in\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644783 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key12_map\|data_in\[6\] " "Latch audioROM:rommap\|SampleContainer:key12_map\|data_in\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644783 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key12_map\|data_in\[5\] " "Latch audioROM:rommap\|SampleContainer:key12_map\|data_in\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644783 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key12_map\|data_in\[4\] " "Latch audioROM:rommap\|SampleContainer:key12_map\|data_in\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644783 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key12_map\|data_in\[3\] " "Latch audioROM:rommap\|SampleContainer:key12_map\|data_in\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644784 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key12_map\|data_in\[2\] " "Latch audioROM:rommap\|SampleContainer:key12_map\|data_in\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644784 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key12_map\|data_in\[1\] " "Latch audioROM:rommap\|SampleContainer:key12_map\|data_in\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644784 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key12_map\|data_in\[0\] " "Latch audioROM:rommap\|SampleContainer:key12_map\|data_in\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644784 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key13_map\|data_in\[14\] " "Latch audioROM:rommap\|SampleContainer:key13_map\|data_in\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644785 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key13_map\|data_in\[13\] " "Latch audioROM:rommap\|SampleContainer:key13_map\|data_in\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644785 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key13_map\|data_in\[12\] " "Latch audioROM:rommap\|SampleContainer:key13_map\|data_in\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644785 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key13_map\|data_in\[11\] " "Latch audioROM:rommap\|SampleContainer:key13_map\|data_in\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644785 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key13_map\|data_in\[10\] " "Latch audioROM:rommap\|SampleContainer:key13_map\|data_in\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644786 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key13_map\|data_in\[9\] " "Latch audioROM:rommap\|SampleContainer:key13_map\|data_in\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644786 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key13_map\|data_in\[8\] " "Latch audioROM:rommap\|SampleContainer:key13_map\|data_in\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644786 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key13_map\|data_in\[7\] " "Latch audioROM:rommap\|SampleContainer:key13_map\|data_in\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644786 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key13_map\|data_in\[6\] " "Latch audioROM:rommap\|SampleContainer:key13_map\|data_in\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644786 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key13_map\|data_in\[5\] " "Latch audioROM:rommap\|SampleContainer:key13_map\|data_in\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644787 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key13_map\|data_in\[4\] " "Latch audioROM:rommap\|SampleContainer:key13_map\|data_in\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644787 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key13_map\|data_in\[3\] " "Latch audioROM:rommap\|SampleContainer:key13_map\|data_in\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644787 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key13_map\|data_in\[2\] " "Latch audioROM:rommap\|SampleContainer:key13_map\|data_in\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644788 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key13_map\|data_in\[1\] " "Latch audioROM:rommap\|SampleContainer:key13_map\|data_in\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644788 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key13_map\|data_in\[0\] " "Latch audioROM:rommap\|SampleContainer:key13_map\|data_in\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644788 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key14_map\|data_in\[15\] " "Latch audioROM:rommap\|SampleContainer:key14_map\|data_in\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644788 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key14_map\|data_in\[14\] " "Latch audioROM:rommap\|SampleContainer:key14_map\|data_in\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644788 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key14_map\|data_in\[13\] " "Latch audioROM:rommap\|SampleContainer:key14_map\|data_in\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644789 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key14_map\|data_in\[12\] " "Latch audioROM:rommap\|SampleContainer:key14_map\|data_in\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644789 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key14_map\|data_in\[11\] " "Latch audioROM:rommap\|SampleContainer:key14_map\|data_in\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644789 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key14_map\|data_in\[10\] " "Latch audioROM:rommap\|SampleContainer:key14_map\|data_in\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644790 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key14_map\|data_in\[9\] " "Latch audioROM:rommap\|SampleContainer:key14_map\|data_in\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644790 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key14_map\|data_in\[8\] " "Latch audioROM:rommap\|SampleContainer:key14_map\|data_in\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644790 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key14_map\|data_in\[7\] " "Latch audioROM:rommap\|SampleContainer:key14_map\|data_in\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644790 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key14_map\|data_in\[6\] " "Latch audioROM:rommap\|SampleContainer:key14_map\|data_in\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644791 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key14_map\|data_in\[5\] " "Latch audioROM:rommap\|SampleContainer:key14_map\|data_in\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644791 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key14_map\|data_in\[4\] " "Latch audioROM:rommap\|SampleContainer:key14_map\|data_in\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644791 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key14_map\|data_in\[3\] " "Latch audioROM:rommap\|SampleContainer:key14_map\|data_in\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644791 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key14_map\|data_in\[2\] " "Latch audioROM:rommap\|SampleContainer:key14_map\|data_in\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644792 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key14_map\|data_in\[1\] " "Latch audioROM:rommap\|SampleContainer:key14_map\|data_in\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644792 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key14_map\|data_in\[0\] " "Latch audioROM:rommap\|SampleContainer:key14_map\|data_in\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644792 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key15_map\|data_in\[14\] " "Latch audioROM:rommap\|SampleContainer:key15_map\|data_in\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644792 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key15_map\|data_in\[13\] " "Latch audioROM:rommap\|SampleContainer:key15_map\|data_in\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644793 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key15_map\|data_in\[12\] " "Latch audioROM:rommap\|SampleContainer:key15_map\|data_in\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644793 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key15_map\|data_in\[11\] " "Latch audioROM:rommap\|SampleContainer:key15_map\|data_in\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644793 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key15_map\|data_in\[10\] " "Latch audioROM:rommap\|SampleContainer:key15_map\|data_in\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644793 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key15_map\|data_in\[9\] " "Latch audioROM:rommap\|SampleContainer:key15_map\|data_in\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644794 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key15_map\|data_in\[8\] " "Latch audioROM:rommap\|SampleContainer:key15_map\|data_in\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644794 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key15_map\|data_in\[7\] " "Latch audioROM:rommap\|SampleContainer:key15_map\|data_in\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644794 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key15_map\|data_in\[6\] " "Latch audioROM:rommap\|SampleContainer:key15_map\|data_in\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644794 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key15_map\|data_in\[5\] " "Latch audioROM:rommap\|SampleContainer:key15_map\|data_in\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644795 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key15_map\|data_in\[4\] " "Latch audioROM:rommap\|SampleContainer:key15_map\|data_in\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644795 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key15_map\|data_in\[3\] " "Latch audioROM:rommap\|SampleContainer:key15_map\|data_in\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644795 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key15_map\|data_in\[2\] " "Latch audioROM:rommap\|SampleContainer:key15_map\|data_in\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644795 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key15_map\|data_in\[1\] " "Latch audioROM:rommap\|SampleContainer:key15_map\|data_in\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644796 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audioROM:rommap\|SampleContainer:key15_map\|data_in\[0\] " "Latch audioROM:rommap\|SampleContainer:key15_map\|data_in\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_octave:octmap\|z\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_octave:octmap\|z\[1\]" {  } { { "FSM_octave.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432835644796 ""}  } { { "SampleContainer.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/SampleContainer.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432835644796 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Node \"AUD_ADCLRCK~synth\"" {  } { { "JSInth.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/JSInth.vhd" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432835655655 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "JSInth.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/JSInth.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432835655655 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "JSInth.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/JSInth.vhd" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432835655655 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1432835655655 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "JSInth.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/JSInth.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432835655655 "|JSInth|I2C_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1432835655655 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1432835656162 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1432835754006 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1432835755220 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432835755220 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "JSInth.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/JSInth.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432835755911 "|JSInth|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "JSInth.vhd" "" { Text "C:/Users/Sebastian/Documents/GitHub/JSInth/JSInth.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432835755911 "|JSInth|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1432835755911 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10068 " "Implemented 10068 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1432835755913 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1432835755913 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1432835755913 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9877 " "Implemented 9877 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1432835755913 ""} { "Info" "ICUT_CUT_TM_RAMS" "126 " "Implemented 126 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1432835755913 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1432835755913 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 226 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 226 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "789 " "Peak virtual memory: 789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1432835756317 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 28 12:55:56 2015 " "Processing ended: Thu May 28 12:55:56 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1432835756317 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:25 " "Elapsed time: 00:02:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1432835756317 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:47 " "Total CPU time (on all processors): 00:02:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1432835756317 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1432835756317 ""}
