// Seed: 1354437192
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  id_4(
      1
  );
  wire id_5, id_7;
  always if (1);
  assign module_1.id_6 = 0;
  wire id_8;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    input tri1 id_2,
    output uwire id_3,
    input supply1 id_4,
    input tri id_5,
    input tri0 id_6,
    input wor id_7,
    input wire id_8,
    input tri0 id_9,
    input tri1 id_10,
    output wire id_11
    , id_13
);
  assign id_3 = id_4 - 1;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13
  );
  wire id_14;
  assign id_3 = 1;
endmodule
