/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [9:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_3z;
  reg [9:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [7:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [10:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  reg [10:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = ~((celloutsig_1_3z | celloutsig_1_6z) & celloutsig_1_1z[2]);
  assign celloutsig_1_12z = ~((celloutsig_1_7z | celloutsig_1_8z) & celloutsig_1_0z);
  assign celloutsig_0_8z = ~((celloutsig_0_1z | celloutsig_0_5z) & celloutsig_0_4z[6]);
  assign celloutsig_0_10z = ~((celloutsig_0_1z | celloutsig_0_3z) & celloutsig_0_3z);
  assign celloutsig_0_19z = ~((celloutsig_0_5z | celloutsig_0_0z) & celloutsig_0_14z);
  assign celloutsig_1_8z = ~((celloutsig_1_3z | celloutsig_1_7z) & celloutsig_1_6z);
  assign celloutsig_0_9z = celloutsig_0_6z[4] ^ celloutsig_0_0z;
  assign celloutsig_0_14z = celloutsig_0_0z ^ celloutsig_0_1z;
  assign celloutsig_1_6z = ~(celloutsig_1_4z ^ celloutsig_1_1z[2]);
  assign celloutsig_0_0z = in_data[68:66] > in_data[75:73];
  assign celloutsig_1_14z = { celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_1z } > { in_data[111:106], celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_0z };
  assign celloutsig_0_1z = in_data[44:38] > { in_data[65:62], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_3z = { celloutsig_1_1z[1:0], celloutsig_1_1z } > { in_data[140:139], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_15z = celloutsig_0_4z[8:4] && { celloutsig_0_6z[3:0], celloutsig_0_10z };
  assign celloutsig_1_13z = { celloutsig_1_11z[2:0], celloutsig_1_6z } || { celloutsig_1_9z[7:5], celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_12z } || celloutsig_1_1z;
  assign celloutsig_1_19z = in_data[175:156] || { celloutsig_1_9z[9:5], celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_14z, celloutsig_1_3z };
  assign celloutsig_1_4z = in_data[132:130] || { celloutsig_1_1z[1:0], celloutsig_1_0z };
  assign celloutsig_0_5z = in_data[74] & ~(celloutsig_0_4z[9]);
  assign celloutsig_0_20z = celloutsig_0_15z & ~(celloutsig_0_12z[1]);
  assign celloutsig_1_0z = in_data[184] & ~(in_data[133]);
  assign celloutsig_1_7z = celloutsig_1_5z[3] & ~(celloutsig_1_6z);
  assign celloutsig_0_3z = celloutsig_0_0z != celloutsig_0_1z;
  assign celloutsig_1_2z = in_data[189:188] != in_data[138:137];
  assign celloutsig_1_11z = { celloutsig_1_1z, celloutsig_1_7z } | { celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_1_1z = in_data[116:114] | in_data[150:148];
  assign celloutsig_1_5z = { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z } | { in_data[112:107], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_4z = 10'h000;
    else if (clkin_data[0]) celloutsig_0_4z = { in_data[38:37], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_0z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_6z = 8'h00;
    else if (!clkin_data[0]) celloutsig_0_6z = celloutsig_0_4z[8:1];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_12z = 10'h000;
    else if (!clkin_data[32]) celloutsig_0_12z = { celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_8z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_9z = 11'h000;
    else if (clkin_data[64]) celloutsig_1_9z = { celloutsig_1_5z[6:0], celloutsig_1_6z, celloutsig_1_1z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_20z };
endmodule
