module top_level(
	input rst_n,
	output SEG4,
	output SEG3,
	output SEG2,
	output SEG1
);

counter_16 clock(clk, rst_n, count);
seg_decoder seg1(count[3:0], SEG1);
seg_decoder seg2(count[3:0], SEG1);
seg_decoder seg3(count[3:0], SEG1);
seg_decoder seg4(count[3:0], SEG1);



endmodule