<?xml version="1.0" encoding="UTF-8"?>
<project name="monte_sim_taylor" dir="">
  <FileSets>
    <FileSet Name="kernel_monte_sim_taylor" Type="DesignSrcs">
      <File Path="/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim_taylor.cpp"/>
      <Config/>
    </FileSet>
  </FileSets>
  <Runs/>
</project>
