
stm32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000058a0  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000118  08005960  08005960  00006960  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005a78  08005a78  00007068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08005a78  08005a78  00007068  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08005a78  08005a78  00007068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005a78  08005a78  00006a78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005a7c  08005a7c  00006a7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08005a80  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001224  20000068  08005ae8  00007068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000128c  08005ae8  0000728c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00007068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007b4f  00000000  00000000  00007090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000014bc  00000000  00000000  0000ebdf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000668  00000000  00000000  000100a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000004e3  00000000  00000000  00010708  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00010558  00000000  00000000  00010beb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008897  00000000  00000000  00021143  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005f280  00000000  00000000  000299da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00088c5a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000020b4  00000000  00000000  00088ca0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000082  00000000  00000000  0008ad54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000068 	.word	0x20000068
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005948 	.word	0x08005948

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000006c 	.word	0x2000006c
 8000104:	08005948 	.word	0x08005948

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	@ 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			@ (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			@ (mov r8, r8)

08000234 <__aeabi_cdrcmple>:
 8000234:	4684      	mov	ip, r0
 8000236:	0010      	movs	r0, r2
 8000238:	4662      	mov	r2, ip
 800023a:	468c      	mov	ip, r1
 800023c:	0019      	movs	r1, r3
 800023e:	4663      	mov	r3, ip
 8000240:	e000      	b.n	8000244 <__aeabi_cdcmpeq>
 8000242:	46c0      	nop			@ (mov r8, r8)

08000244 <__aeabi_cdcmpeq>:
 8000244:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000246:	f001 f809 	bl	800125c <__ledf2>
 800024a:	2800      	cmp	r0, #0
 800024c:	d401      	bmi.n	8000252 <__aeabi_cdcmpeq+0xe>
 800024e:	2100      	movs	r1, #0
 8000250:	42c8      	cmn	r0, r1
 8000252:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000254 <__aeabi_dcmpeq>:
 8000254:	b510      	push	{r4, lr}
 8000256:	f000 ff4d 	bl	80010f4 <__eqdf2>
 800025a:	4240      	negs	r0, r0
 800025c:	3001      	adds	r0, #1
 800025e:	bd10      	pop	{r4, pc}

08000260 <__aeabi_dcmplt>:
 8000260:	b510      	push	{r4, lr}
 8000262:	f000 fffb 	bl	800125c <__ledf2>
 8000266:	2800      	cmp	r0, #0
 8000268:	db01      	blt.n	800026e <__aeabi_dcmplt+0xe>
 800026a:	2000      	movs	r0, #0
 800026c:	bd10      	pop	{r4, pc}
 800026e:	2001      	movs	r0, #1
 8000270:	bd10      	pop	{r4, pc}
 8000272:	46c0      	nop			@ (mov r8, r8)

08000274 <__aeabi_dcmple>:
 8000274:	b510      	push	{r4, lr}
 8000276:	f000 fff1 	bl	800125c <__ledf2>
 800027a:	2800      	cmp	r0, #0
 800027c:	dd01      	ble.n	8000282 <__aeabi_dcmple+0xe>
 800027e:	2000      	movs	r0, #0
 8000280:	bd10      	pop	{r4, pc}
 8000282:	2001      	movs	r0, #1
 8000284:	bd10      	pop	{r4, pc}
 8000286:	46c0      	nop			@ (mov r8, r8)

08000288 <__aeabi_dcmpgt>:
 8000288:	b510      	push	{r4, lr}
 800028a:	f000 ff77 	bl	800117c <__gedf2>
 800028e:	2800      	cmp	r0, #0
 8000290:	dc01      	bgt.n	8000296 <__aeabi_dcmpgt+0xe>
 8000292:	2000      	movs	r0, #0
 8000294:	bd10      	pop	{r4, pc}
 8000296:	2001      	movs	r0, #1
 8000298:	bd10      	pop	{r4, pc}
 800029a:	46c0      	nop			@ (mov r8, r8)

0800029c <__aeabi_dcmpge>:
 800029c:	b510      	push	{r4, lr}
 800029e:	f000 ff6d 	bl	800117c <__gedf2>
 80002a2:	2800      	cmp	r0, #0
 80002a4:	da01      	bge.n	80002aa <__aeabi_dcmpge+0xe>
 80002a6:	2000      	movs	r0, #0
 80002a8:	bd10      	pop	{r4, pc}
 80002aa:	2001      	movs	r0, #1
 80002ac:	bd10      	pop	{r4, pc}
 80002ae:	46c0      	nop			@ (mov r8, r8)

080002b0 <__aeabi_lmul>:
 80002b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002b2:	46ce      	mov	lr, r9
 80002b4:	4699      	mov	r9, r3
 80002b6:	0c03      	lsrs	r3, r0, #16
 80002b8:	469c      	mov	ip, r3
 80002ba:	0413      	lsls	r3, r2, #16
 80002bc:	4647      	mov	r7, r8
 80002be:	0c1b      	lsrs	r3, r3, #16
 80002c0:	001d      	movs	r5, r3
 80002c2:	000e      	movs	r6, r1
 80002c4:	4661      	mov	r1, ip
 80002c6:	0404      	lsls	r4, r0, #16
 80002c8:	0c24      	lsrs	r4, r4, #16
 80002ca:	b580      	push	{r7, lr}
 80002cc:	0007      	movs	r7, r0
 80002ce:	0c10      	lsrs	r0, r2, #16
 80002d0:	434b      	muls	r3, r1
 80002d2:	4365      	muls	r5, r4
 80002d4:	4341      	muls	r1, r0
 80002d6:	4360      	muls	r0, r4
 80002d8:	0c2c      	lsrs	r4, r5, #16
 80002da:	18c0      	adds	r0, r0, r3
 80002dc:	1824      	adds	r4, r4, r0
 80002de:	468c      	mov	ip, r1
 80002e0:	42a3      	cmp	r3, r4
 80002e2:	d903      	bls.n	80002ec <__aeabi_lmul+0x3c>
 80002e4:	2380      	movs	r3, #128	@ 0x80
 80002e6:	025b      	lsls	r3, r3, #9
 80002e8:	4698      	mov	r8, r3
 80002ea:	44c4      	add	ip, r8
 80002ec:	4649      	mov	r1, r9
 80002ee:	4379      	muls	r1, r7
 80002f0:	4356      	muls	r6, r2
 80002f2:	0c23      	lsrs	r3, r4, #16
 80002f4:	042d      	lsls	r5, r5, #16
 80002f6:	0c2d      	lsrs	r5, r5, #16
 80002f8:	1989      	adds	r1, r1, r6
 80002fa:	4463      	add	r3, ip
 80002fc:	0424      	lsls	r4, r4, #16
 80002fe:	1960      	adds	r0, r4, r5
 8000300:	18c9      	adds	r1, r1, r3
 8000302:	bcc0      	pop	{r6, r7}
 8000304:	46b9      	mov	r9, r7
 8000306:	46b0      	mov	r8, r6
 8000308:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800030a:	46c0      	nop			@ (mov r8, r8)

0800030c <__aeabi_l2d>:
 800030c:	b570      	push	{r4, r5, r6, lr}
 800030e:	0006      	movs	r6, r0
 8000310:	0008      	movs	r0, r1
 8000312:	f001 ff5f 	bl	80021d4 <__aeabi_i2d>
 8000316:	2200      	movs	r2, #0
 8000318:	4b06      	ldr	r3, [pc, #24]	@ (8000334 <__aeabi_l2d+0x28>)
 800031a:	f001 f80d 	bl	8001338 <__aeabi_dmul>
 800031e:	000d      	movs	r5, r1
 8000320:	0004      	movs	r4, r0
 8000322:	0030      	movs	r0, r6
 8000324:	f001 ff84 	bl	8002230 <__aeabi_ui2d>
 8000328:	002b      	movs	r3, r5
 800032a:	0022      	movs	r2, r4
 800032c:	f000 f804 	bl	8000338 <__aeabi_dadd>
 8000330:	bd70      	pop	{r4, r5, r6, pc}
 8000332:	46c0      	nop			@ (mov r8, r8)
 8000334:	41f00000 	.word	0x41f00000

08000338 <__aeabi_dadd>:
 8000338:	b5f0      	push	{r4, r5, r6, r7, lr}
 800033a:	464f      	mov	r7, r9
 800033c:	4646      	mov	r6, r8
 800033e:	46d6      	mov	lr, sl
 8000340:	b5c0      	push	{r6, r7, lr}
 8000342:	b082      	sub	sp, #8
 8000344:	9000      	str	r0, [sp, #0]
 8000346:	9101      	str	r1, [sp, #4]
 8000348:	030e      	lsls	r6, r1, #12
 800034a:	004c      	lsls	r4, r1, #1
 800034c:	0fcd      	lsrs	r5, r1, #31
 800034e:	0a71      	lsrs	r1, r6, #9
 8000350:	9e00      	ldr	r6, [sp, #0]
 8000352:	005f      	lsls	r7, r3, #1
 8000354:	0f76      	lsrs	r6, r6, #29
 8000356:	430e      	orrs	r6, r1
 8000358:	9900      	ldr	r1, [sp, #0]
 800035a:	9200      	str	r2, [sp, #0]
 800035c:	9301      	str	r3, [sp, #4]
 800035e:	00c9      	lsls	r1, r1, #3
 8000360:	4689      	mov	r9, r1
 8000362:	0319      	lsls	r1, r3, #12
 8000364:	0d7b      	lsrs	r3, r7, #21
 8000366:	4698      	mov	r8, r3
 8000368:	9b01      	ldr	r3, [sp, #4]
 800036a:	0a49      	lsrs	r1, r1, #9
 800036c:	0fdb      	lsrs	r3, r3, #31
 800036e:	469c      	mov	ip, r3
 8000370:	9b00      	ldr	r3, [sp, #0]
 8000372:	9a00      	ldr	r2, [sp, #0]
 8000374:	0f5b      	lsrs	r3, r3, #29
 8000376:	430b      	orrs	r3, r1
 8000378:	4641      	mov	r1, r8
 800037a:	0d64      	lsrs	r4, r4, #21
 800037c:	00d2      	lsls	r2, r2, #3
 800037e:	1a61      	subs	r1, r4, r1
 8000380:	4565      	cmp	r5, ip
 8000382:	d100      	bne.n	8000386 <__aeabi_dadd+0x4e>
 8000384:	e0a6      	b.n	80004d4 <__aeabi_dadd+0x19c>
 8000386:	2900      	cmp	r1, #0
 8000388:	dd72      	ble.n	8000470 <__aeabi_dadd+0x138>
 800038a:	4647      	mov	r7, r8
 800038c:	2f00      	cmp	r7, #0
 800038e:	d100      	bne.n	8000392 <__aeabi_dadd+0x5a>
 8000390:	e0dd      	b.n	800054e <__aeabi_dadd+0x216>
 8000392:	4fcc      	ldr	r7, [pc, #816]	@ (80006c4 <__aeabi_dadd+0x38c>)
 8000394:	42bc      	cmp	r4, r7
 8000396:	d100      	bne.n	800039a <__aeabi_dadd+0x62>
 8000398:	e19a      	b.n	80006d0 <__aeabi_dadd+0x398>
 800039a:	2701      	movs	r7, #1
 800039c:	2938      	cmp	r1, #56	@ 0x38
 800039e:	dc17      	bgt.n	80003d0 <__aeabi_dadd+0x98>
 80003a0:	2780      	movs	r7, #128	@ 0x80
 80003a2:	043f      	lsls	r7, r7, #16
 80003a4:	433b      	orrs	r3, r7
 80003a6:	291f      	cmp	r1, #31
 80003a8:	dd00      	ble.n	80003ac <__aeabi_dadd+0x74>
 80003aa:	e1dd      	b.n	8000768 <__aeabi_dadd+0x430>
 80003ac:	2720      	movs	r7, #32
 80003ae:	1a78      	subs	r0, r7, r1
 80003b0:	001f      	movs	r7, r3
 80003b2:	4087      	lsls	r7, r0
 80003b4:	46ba      	mov	sl, r7
 80003b6:	0017      	movs	r7, r2
 80003b8:	40cf      	lsrs	r7, r1
 80003ba:	4684      	mov	ip, r0
 80003bc:	0038      	movs	r0, r7
 80003be:	4657      	mov	r7, sl
 80003c0:	4307      	orrs	r7, r0
 80003c2:	4660      	mov	r0, ip
 80003c4:	4082      	lsls	r2, r0
 80003c6:	40cb      	lsrs	r3, r1
 80003c8:	1e50      	subs	r0, r2, #1
 80003ca:	4182      	sbcs	r2, r0
 80003cc:	1af6      	subs	r6, r6, r3
 80003ce:	4317      	orrs	r7, r2
 80003d0:	464b      	mov	r3, r9
 80003d2:	1bdf      	subs	r7, r3, r7
 80003d4:	45b9      	cmp	r9, r7
 80003d6:	4180      	sbcs	r0, r0
 80003d8:	4240      	negs	r0, r0
 80003da:	1a36      	subs	r6, r6, r0
 80003dc:	0233      	lsls	r3, r6, #8
 80003de:	d400      	bmi.n	80003e2 <__aeabi_dadd+0xaa>
 80003e0:	e0ff      	b.n	80005e2 <__aeabi_dadd+0x2aa>
 80003e2:	0276      	lsls	r6, r6, #9
 80003e4:	0a76      	lsrs	r6, r6, #9
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	d100      	bne.n	80003ec <__aeabi_dadd+0xb4>
 80003ea:	e13c      	b.n	8000666 <__aeabi_dadd+0x32e>
 80003ec:	0030      	movs	r0, r6
 80003ee:	f001 ff43 	bl	8002278 <__clzsi2>
 80003f2:	0003      	movs	r3, r0
 80003f4:	3b08      	subs	r3, #8
 80003f6:	2120      	movs	r1, #32
 80003f8:	0038      	movs	r0, r7
 80003fa:	1aca      	subs	r2, r1, r3
 80003fc:	40d0      	lsrs	r0, r2
 80003fe:	409e      	lsls	r6, r3
 8000400:	0002      	movs	r2, r0
 8000402:	409f      	lsls	r7, r3
 8000404:	4332      	orrs	r2, r6
 8000406:	429c      	cmp	r4, r3
 8000408:	dd00      	ble.n	800040c <__aeabi_dadd+0xd4>
 800040a:	e1a6      	b.n	800075a <__aeabi_dadd+0x422>
 800040c:	1b18      	subs	r0, r3, r4
 800040e:	3001      	adds	r0, #1
 8000410:	1a09      	subs	r1, r1, r0
 8000412:	003e      	movs	r6, r7
 8000414:	408f      	lsls	r7, r1
 8000416:	40c6      	lsrs	r6, r0
 8000418:	1e7b      	subs	r3, r7, #1
 800041a:	419f      	sbcs	r7, r3
 800041c:	0013      	movs	r3, r2
 800041e:	408b      	lsls	r3, r1
 8000420:	4337      	orrs	r7, r6
 8000422:	431f      	orrs	r7, r3
 8000424:	40c2      	lsrs	r2, r0
 8000426:	003b      	movs	r3, r7
 8000428:	0016      	movs	r6, r2
 800042a:	2400      	movs	r4, #0
 800042c:	4313      	orrs	r3, r2
 800042e:	d100      	bne.n	8000432 <__aeabi_dadd+0xfa>
 8000430:	e1df      	b.n	80007f2 <__aeabi_dadd+0x4ba>
 8000432:	077b      	lsls	r3, r7, #29
 8000434:	d100      	bne.n	8000438 <__aeabi_dadd+0x100>
 8000436:	e332      	b.n	8000a9e <__aeabi_dadd+0x766>
 8000438:	230f      	movs	r3, #15
 800043a:	003a      	movs	r2, r7
 800043c:	403b      	ands	r3, r7
 800043e:	2b04      	cmp	r3, #4
 8000440:	d004      	beq.n	800044c <__aeabi_dadd+0x114>
 8000442:	1d3a      	adds	r2, r7, #4
 8000444:	42ba      	cmp	r2, r7
 8000446:	41bf      	sbcs	r7, r7
 8000448:	427f      	negs	r7, r7
 800044a:	19f6      	adds	r6, r6, r7
 800044c:	0233      	lsls	r3, r6, #8
 800044e:	d400      	bmi.n	8000452 <__aeabi_dadd+0x11a>
 8000450:	e323      	b.n	8000a9a <__aeabi_dadd+0x762>
 8000452:	4b9c      	ldr	r3, [pc, #624]	@ (80006c4 <__aeabi_dadd+0x38c>)
 8000454:	3401      	adds	r4, #1
 8000456:	429c      	cmp	r4, r3
 8000458:	d100      	bne.n	800045c <__aeabi_dadd+0x124>
 800045a:	e0b4      	b.n	80005c6 <__aeabi_dadd+0x28e>
 800045c:	4b9a      	ldr	r3, [pc, #616]	@ (80006c8 <__aeabi_dadd+0x390>)
 800045e:	0564      	lsls	r4, r4, #21
 8000460:	401e      	ands	r6, r3
 8000462:	0d64      	lsrs	r4, r4, #21
 8000464:	0777      	lsls	r7, r6, #29
 8000466:	08d2      	lsrs	r2, r2, #3
 8000468:	0276      	lsls	r6, r6, #9
 800046a:	4317      	orrs	r7, r2
 800046c:	0b36      	lsrs	r6, r6, #12
 800046e:	e0ac      	b.n	80005ca <__aeabi_dadd+0x292>
 8000470:	2900      	cmp	r1, #0
 8000472:	d100      	bne.n	8000476 <__aeabi_dadd+0x13e>
 8000474:	e07e      	b.n	8000574 <__aeabi_dadd+0x23c>
 8000476:	4641      	mov	r1, r8
 8000478:	1b09      	subs	r1, r1, r4
 800047a:	2c00      	cmp	r4, #0
 800047c:	d000      	beq.n	8000480 <__aeabi_dadd+0x148>
 800047e:	e160      	b.n	8000742 <__aeabi_dadd+0x40a>
 8000480:	0034      	movs	r4, r6
 8000482:	4648      	mov	r0, r9
 8000484:	4304      	orrs	r4, r0
 8000486:	d100      	bne.n	800048a <__aeabi_dadd+0x152>
 8000488:	e1c9      	b.n	800081e <__aeabi_dadd+0x4e6>
 800048a:	1e4c      	subs	r4, r1, #1
 800048c:	2901      	cmp	r1, #1
 800048e:	d100      	bne.n	8000492 <__aeabi_dadd+0x15a>
 8000490:	e22e      	b.n	80008f0 <__aeabi_dadd+0x5b8>
 8000492:	4d8c      	ldr	r5, [pc, #560]	@ (80006c4 <__aeabi_dadd+0x38c>)
 8000494:	42a9      	cmp	r1, r5
 8000496:	d100      	bne.n	800049a <__aeabi_dadd+0x162>
 8000498:	e224      	b.n	80008e4 <__aeabi_dadd+0x5ac>
 800049a:	2701      	movs	r7, #1
 800049c:	2c38      	cmp	r4, #56	@ 0x38
 800049e:	dc11      	bgt.n	80004c4 <__aeabi_dadd+0x18c>
 80004a0:	0021      	movs	r1, r4
 80004a2:	291f      	cmp	r1, #31
 80004a4:	dd00      	ble.n	80004a8 <__aeabi_dadd+0x170>
 80004a6:	e20b      	b.n	80008c0 <__aeabi_dadd+0x588>
 80004a8:	2420      	movs	r4, #32
 80004aa:	0037      	movs	r7, r6
 80004ac:	4648      	mov	r0, r9
 80004ae:	1a64      	subs	r4, r4, r1
 80004b0:	40a7      	lsls	r7, r4
 80004b2:	40c8      	lsrs	r0, r1
 80004b4:	4307      	orrs	r7, r0
 80004b6:	4648      	mov	r0, r9
 80004b8:	40a0      	lsls	r0, r4
 80004ba:	40ce      	lsrs	r6, r1
 80004bc:	1e44      	subs	r4, r0, #1
 80004be:	41a0      	sbcs	r0, r4
 80004c0:	1b9b      	subs	r3, r3, r6
 80004c2:	4307      	orrs	r7, r0
 80004c4:	1bd7      	subs	r7, r2, r7
 80004c6:	42ba      	cmp	r2, r7
 80004c8:	4192      	sbcs	r2, r2
 80004ca:	4252      	negs	r2, r2
 80004cc:	4665      	mov	r5, ip
 80004ce:	4644      	mov	r4, r8
 80004d0:	1a9e      	subs	r6, r3, r2
 80004d2:	e783      	b.n	80003dc <__aeabi_dadd+0xa4>
 80004d4:	2900      	cmp	r1, #0
 80004d6:	dc00      	bgt.n	80004da <__aeabi_dadd+0x1a2>
 80004d8:	e09c      	b.n	8000614 <__aeabi_dadd+0x2dc>
 80004da:	4647      	mov	r7, r8
 80004dc:	2f00      	cmp	r7, #0
 80004de:	d167      	bne.n	80005b0 <__aeabi_dadd+0x278>
 80004e0:	001f      	movs	r7, r3
 80004e2:	4317      	orrs	r7, r2
 80004e4:	d100      	bne.n	80004e8 <__aeabi_dadd+0x1b0>
 80004e6:	e0e4      	b.n	80006b2 <__aeabi_dadd+0x37a>
 80004e8:	1e48      	subs	r0, r1, #1
 80004ea:	2901      	cmp	r1, #1
 80004ec:	d100      	bne.n	80004f0 <__aeabi_dadd+0x1b8>
 80004ee:	e19b      	b.n	8000828 <__aeabi_dadd+0x4f0>
 80004f0:	4f74      	ldr	r7, [pc, #464]	@ (80006c4 <__aeabi_dadd+0x38c>)
 80004f2:	42b9      	cmp	r1, r7
 80004f4:	d100      	bne.n	80004f8 <__aeabi_dadd+0x1c0>
 80004f6:	e0eb      	b.n	80006d0 <__aeabi_dadd+0x398>
 80004f8:	2701      	movs	r7, #1
 80004fa:	0001      	movs	r1, r0
 80004fc:	2838      	cmp	r0, #56	@ 0x38
 80004fe:	dc11      	bgt.n	8000524 <__aeabi_dadd+0x1ec>
 8000500:	291f      	cmp	r1, #31
 8000502:	dd00      	ble.n	8000506 <__aeabi_dadd+0x1ce>
 8000504:	e1c7      	b.n	8000896 <__aeabi_dadd+0x55e>
 8000506:	2720      	movs	r7, #32
 8000508:	1a78      	subs	r0, r7, r1
 800050a:	001f      	movs	r7, r3
 800050c:	4684      	mov	ip, r0
 800050e:	4087      	lsls	r7, r0
 8000510:	0010      	movs	r0, r2
 8000512:	40c8      	lsrs	r0, r1
 8000514:	4307      	orrs	r7, r0
 8000516:	4660      	mov	r0, ip
 8000518:	4082      	lsls	r2, r0
 800051a:	40cb      	lsrs	r3, r1
 800051c:	1e50      	subs	r0, r2, #1
 800051e:	4182      	sbcs	r2, r0
 8000520:	18f6      	adds	r6, r6, r3
 8000522:	4317      	orrs	r7, r2
 8000524:	444f      	add	r7, r9
 8000526:	454f      	cmp	r7, r9
 8000528:	4180      	sbcs	r0, r0
 800052a:	4240      	negs	r0, r0
 800052c:	1836      	adds	r6, r6, r0
 800052e:	0233      	lsls	r3, r6, #8
 8000530:	d557      	bpl.n	80005e2 <__aeabi_dadd+0x2aa>
 8000532:	4b64      	ldr	r3, [pc, #400]	@ (80006c4 <__aeabi_dadd+0x38c>)
 8000534:	3401      	adds	r4, #1
 8000536:	429c      	cmp	r4, r3
 8000538:	d045      	beq.n	80005c6 <__aeabi_dadd+0x28e>
 800053a:	2101      	movs	r1, #1
 800053c:	4b62      	ldr	r3, [pc, #392]	@ (80006c8 <__aeabi_dadd+0x390>)
 800053e:	087a      	lsrs	r2, r7, #1
 8000540:	401e      	ands	r6, r3
 8000542:	4039      	ands	r1, r7
 8000544:	430a      	orrs	r2, r1
 8000546:	07f7      	lsls	r7, r6, #31
 8000548:	4317      	orrs	r7, r2
 800054a:	0876      	lsrs	r6, r6, #1
 800054c:	e771      	b.n	8000432 <__aeabi_dadd+0xfa>
 800054e:	001f      	movs	r7, r3
 8000550:	4317      	orrs	r7, r2
 8000552:	d100      	bne.n	8000556 <__aeabi_dadd+0x21e>
 8000554:	e0ad      	b.n	80006b2 <__aeabi_dadd+0x37a>
 8000556:	1e4f      	subs	r7, r1, #1
 8000558:	46bc      	mov	ip, r7
 800055a:	2901      	cmp	r1, #1
 800055c:	d100      	bne.n	8000560 <__aeabi_dadd+0x228>
 800055e:	e182      	b.n	8000866 <__aeabi_dadd+0x52e>
 8000560:	4f58      	ldr	r7, [pc, #352]	@ (80006c4 <__aeabi_dadd+0x38c>)
 8000562:	42b9      	cmp	r1, r7
 8000564:	d100      	bne.n	8000568 <__aeabi_dadd+0x230>
 8000566:	e190      	b.n	800088a <__aeabi_dadd+0x552>
 8000568:	4661      	mov	r1, ip
 800056a:	2701      	movs	r7, #1
 800056c:	2938      	cmp	r1, #56	@ 0x38
 800056e:	dd00      	ble.n	8000572 <__aeabi_dadd+0x23a>
 8000570:	e72e      	b.n	80003d0 <__aeabi_dadd+0x98>
 8000572:	e718      	b.n	80003a6 <__aeabi_dadd+0x6e>
 8000574:	4f55      	ldr	r7, [pc, #340]	@ (80006cc <__aeabi_dadd+0x394>)
 8000576:	1c61      	adds	r1, r4, #1
 8000578:	4239      	tst	r1, r7
 800057a:	d000      	beq.n	800057e <__aeabi_dadd+0x246>
 800057c:	e0d0      	b.n	8000720 <__aeabi_dadd+0x3e8>
 800057e:	0031      	movs	r1, r6
 8000580:	4648      	mov	r0, r9
 8000582:	001f      	movs	r7, r3
 8000584:	4301      	orrs	r1, r0
 8000586:	4317      	orrs	r7, r2
 8000588:	2c00      	cmp	r4, #0
 800058a:	d000      	beq.n	800058e <__aeabi_dadd+0x256>
 800058c:	e13d      	b.n	800080a <__aeabi_dadd+0x4d2>
 800058e:	2900      	cmp	r1, #0
 8000590:	d100      	bne.n	8000594 <__aeabi_dadd+0x25c>
 8000592:	e1bc      	b.n	800090e <__aeabi_dadd+0x5d6>
 8000594:	2f00      	cmp	r7, #0
 8000596:	d000      	beq.n	800059a <__aeabi_dadd+0x262>
 8000598:	e1bf      	b.n	800091a <__aeabi_dadd+0x5e2>
 800059a:	464b      	mov	r3, r9
 800059c:	2100      	movs	r1, #0
 800059e:	08d8      	lsrs	r0, r3, #3
 80005a0:	0777      	lsls	r7, r6, #29
 80005a2:	4307      	orrs	r7, r0
 80005a4:	08f0      	lsrs	r0, r6, #3
 80005a6:	0306      	lsls	r6, r0, #12
 80005a8:	054c      	lsls	r4, r1, #21
 80005aa:	0b36      	lsrs	r6, r6, #12
 80005ac:	0d64      	lsrs	r4, r4, #21
 80005ae:	e00c      	b.n	80005ca <__aeabi_dadd+0x292>
 80005b0:	4f44      	ldr	r7, [pc, #272]	@ (80006c4 <__aeabi_dadd+0x38c>)
 80005b2:	42bc      	cmp	r4, r7
 80005b4:	d100      	bne.n	80005b8 <__aeabi_dadd+0x280>
 80005b6:	e08b      	b.n	80006d0 <__aeabi_dadd+0x398>
 80005b8:	2701      	movs	r7, #1
 80005ba:	2938      	cmp	r1, #56	@ 0x38
 80005bc:	dcb2      	bgt.n	8000524 <__aeabi_dadd+0x1ec>
 80005be:	2780      	movs	r7, #128	@ 0x80
 80005c0:	043f      	lsls	r7, r7, #16
 80005c2:	433b      	orrs	r3, r7
 80005c4:	e79c      	b.n	8000500 <__aeabi_dadd+0x1c8>
 80005c6:	2600      	movs	r6, #0
 80005c8:	2700      	movs	r7, #0
 80005ca:	0524      	lsls	r4, r4, #20
 80005cc:	4334      	orrs	r4, r6
 80005ce:	07ed      	lsls	r5, r5, #31
 80005d0:	432c      	orrs	r4, r5
 80005d2:	0038      	movs	r0, r7
 80005d4:	0021      	movs	r1, r4
 80005d6:	b002      	add	sp, #8
 80005d8:	bce0      	pop	{r5, r6, r7}
 80005da:	46ba      	mov	sl, r7
 80005dc:	46b1      	mov	r9, r6
 80005de:	46a8      	mov	r8, r5
 80005e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005e2:	077b      	lsls	r3, r7, #29
 80005e4:	d004      	beq.n	80005f0 <__aeabi_dadd+0x2b8>
 80005e6:	230f      	movs	r3, #15
 80005e8:	403b      	ands	r3, r7
 80005ea:	2b04      	cmp	r3, #4
 80005ec:	d000      	beq.n	80005f0 <__aeabi_dadd+0x2b8>
 80005ee:	e728      	b.n	8000442 <__aeabi_dadd+0x10a>
 80005f0:	08f8      	lsrs	r0, r7, #3
 80005f2:	4b34      	ldr	r3, [pc, #208]	@ (80006c4 <__aeabi_dadd+0x38c>)
 80005f4:	0777      	lsls	r7, r6, #29
 80005f6:	4307      	orrs	r7, r0
 80005f8:	08f0      	lsrs	r0, r6, #3
 80005fa:	429c      	cmp	r4, r3
 80005fc:	d000      	beq.n	8000600 <__aeabi_dadd+0x2c8>
 80005fe:	e24a      	b.n	8000a96 <__aeabi_dadd+0x75e>
 8000600:	003b      	movs	r3, r7
 8000602:	4303      	orrs	r3, r0
 8000604:	d059      	beq.n	80006ba <__aeabi_dadd+0x382>
 8000606:	2680      	movs	r6, #128	@ 0x80
 8000608:	0336      	lsls	r6, r6, #12
 800060a:	4306      	orrs	r6, r0
 800060c:	0336      	lsls	r6, r6, #12
 800060e:	4c2d      	ldr	r4, [pc, #180]	@ (80006c4 <__aeabi_dadd+0x38c>)
 8000610:	0b36      	lsrs	r6, r6, #12
 8000612:	e7da      	b.n	80005ca <__aeabi_dadd+0x292>
 8000614:	2900      	cmp	r1, #0
 8000616:	d061      	beq.n	80006dc <__aeabi_dadd+0x3a4>
 8000618:	4641      	mov	r1, r8
 800061a:	1b09      	subs	r1, r1, r4
 800061c:	2c00      	cmp	r4, #0
 800061e:	d100      	bne.n	8000622 <__aeabi_dadd+0x2ea>
 8000620:	e0b9      	b.n	8000796 <__aeabi_dadd+0x45e>
 8000622:	4c28      	ldr	r4, [pc, #160]	@ (80006c4 <__aeabi_dadd+0x38c>)
 8000624:	45a0      	cmp	r8, r4
 8000626:	d100      	bne.n	800062a <__aeabi_dadd+0x2f2>
 8000628:	e1a5      	b.n	8000976 <__aeabi_dadd+0x63e>
 800062a:	2701      	movs	r7, #1
 800062c:	2938      	cmp	r1, #56	@ 0x38
 800062e:	dc13      	bgt.n	8000658 <__aeabi_dadd+0x320>
 8000630:	2480      	movs	r4, #128	@ 0x80
 8000632:	0424      	lsls	r4, r4, #16
 8000634:	4326      	orrs	r6, r4
 8000636:	291f      	cmp	r1, #31
 8000638:	dd00      	ble.n	800063c <__aeabi_dadd+0x304>
 800063a:	e1c8      	b.n	80009ce <__aeabi_dadd+0x696>
 800063c:	2420      	movs	r4, #32
 800063e:	0037      	movs	r7, r6
 8000640:	4648      	mov	r0, r9
 8000642:	1a64      	subs	r4, r4, r1
 8000644:	40a7      	lsls	r7, r4
 8000646:	40c8      	lsrs	r0, r1
 8000648:	4307      	orrs	r7, r0
 800064a:	4648      	mov	r0, r9
 800064c:	40a0      	lsls	r0, r4
 800064e:	40ce      	lsrs	r6, r1
 8000650:	1e44      	subs	r4, r0, #1
 8000652:	41a0      	sbcs	r0, r4
 8000654:	199b      	adds	r3, r3, r6
 8000656:	4307      	orrs	r7, r0
 8000658:	18bf      	adds	r7, r7, r2
 800065a:	4297      	cmp	r7, r2
 800065c:	4192      	sbcs	r2, r2
 800065e:	4252      	negs	r2, r2
 8000660:	4644      	mov	r4, r8
 8000662:	18d6      	adds	r6, r2, r3
 8000664:	e763      	b.n	800052e <__aeabi_dadd+0x1f6>
 8000666:	0038      	movs	r0, r7
 8000668:	f001 fe06 	bl	8002278 <__clzsi2>
 800066c:	0003      	movs	r3, r0
 800066e:	3318      	adds	r3, #24
 8000670:	2b1f      	cmp	r3, #31
 8000672:	dc00      	bgt.n	8000676 <__aeabi_dadd+0x33e>
 8000674:	e6bf      	b.n	80003f6 <__aeabi_dadd+0xbe>
 8000676:	003a      	movs	r2, r7
 8000678:	3808      	subs	r0, #8
 800067a:	4082      	lsls	r2, r0
 800067c:	429c      	cmp	r4, r3
 800067e:	dd00      	ble.n	8000682 <__aeabi_dadd+0x34a>
 8000680:	e083      	b.n	800078a <__aeabi_dadd+0x452>
 8000682:	1b1b      	subs	r3, r3, r4
 8000684:	1c58      	adds	r0, r3, #1
 8000686:	281f      	cmp	r0, #31
 8000688:	dc00      	bgt.n	800068c <__aeabi_dadd+0x354>
 800068a:	e1b4      	b.n	80009f6 <__aeabi_dadd+0x6be>
 800068c:	0017      	movs	r7, r2
 800068e:	3b1f      	subs	r3, #31
 8000690:	40df      	lsrs	r7, r3
 8000692:	2820      	cmp	r0, #32
 8000694:	d005      	beq.n	80006a2 <__aeabi_dadd+0x36a>
 8000696:	2340      	movs	r3, #64	@ 0x40
 8000698:	1a1b      	subs	r3, r3, r0
 800069a:	409a      	lsls	r2, r3
 800069c:	1e53      	subs	r3, r2, #1
 800069e:	419a      	sbcs	r2, r3
 80006a0:	4317      	orrs	r7, r2
 80006a2:	2400      	movs	r4, #0
 80006a4:	2f00      	cmp	r7, #0
 80006a6:	d00a      	beq.n	80006be <__aeabi_dadd+0x386>
 80006a8:	077b      	lsls	r3, r7, #29
 80006aa:	d000      	beq.n	80006ae <__aeabi_dadd+0x376>
 80006ac:	e6c4      	b.n	8000438 <__aeabi_dadd+0x100>
 80006ae:	0026      	movs	r6, r4
 80006b0:	e79e      	b.n	80005f0 <__aeabi_dadd+0x2b8>
 80006b2:	464b      	mov	r3, r9
 80006b4:	000c      	movs	r4, r1
 80006b6:	08d8      	lsrs	r0, r3, #3
 80006b8:	e79b      	b.n	80005f2 <__aeabi_dadd+0x2ba>
 80006ba:	2700      	movs	r7, #0
 80006bc:	4c01      	ldr	r4, [pc, #4]	@ (80006c4 <__aeabi_dadd+0x38c>)
 80006be:	2600      	movs	r6, #0
 80006c0:	e783      	b.n	80005ca <__aeabi_dadd+0x292>
 80006c2:	46c0      	nop			@ (mov r8, r8)
 80006c4:	000007ff 	.word	0x000007ff
 80006c8:	ff7fffff 	.word	0xff7fffff
 80006cc:	000007fe 	.word	0x000007fe
 80006d0:	464b      	mov	r3, r9
 80006d2:	0777      	lsls	r7, r6, #29
 80006d4:	08d8      	lsrs	r0, r3, #3
 80006d6:	4307      	orrs	r7, r0
 80006d8:	08f0      	lsrs	r0, r6, #3
 80006da:	e791      	b.n	8000600 <__aeabi_dadd+0x2c8>
 80006dc:	4fcd      	ldr	r7, [pc, #820]	@ (8000a14 <__aeabi_dadd+0x6dc>)
 80006de:	1c61      	adds	r1, r4, #1
 80006e0:	4239      	tst	r1, r7
 80006e2:	d16b      	bne.n	80007bc <__aeabi_dadd+0x484>
 80006e4:	0031      	movs	r1, r6
 80006e6:	4648      	mov	r0, r9
 80006e8:	4301      	orrs	r1, r0
 80006ea:	2c00      	cmp	r4, #0
 80006ec:	d000      	beq.n	80006f0 <__aeabi_dadd+0x3b8>
 80006ee:	e14b      	b.n	8000988 <__aeabi_dadd+0x650>
 80006f0:	001f      	movs	r7, r3
 80006f2:	4317      	orrs	r7, r2
 80006f4:	2900      	cmp	r1, #0
 80006f6:	d100      	bne.n	80006fa <__aeabi_dadd+0x3c2>
 80006f8:	e181      	b.n	80009fe <__aeabi_dadd+0x6c6>
 80006fa:	2f00      	cmp	r7, #0
 80006fc:	d100      	bne.n	8000700 <__aeabi_dadd+0x3c8>
 80006fe:	e74c      	b.n	800059a <__aeabi_dadd+0x262>
 8000700:	444a      	add	r2, r9
 8000702:	454a      	cmp	r2, r9
 8000704:	4180      	sbcs	r0, r0
 8000706:	18f6      	adds	r6, r6, r3
 8000708:	4240      	negs	r0, r0
 800070a:	1836      	adds	r6, r6, r0
 800070c:	0233      	lsls	r3, r6, #8
 800070e:	d500      	bpl.n	8000712 <__aeabi_dadd+0x3da>
 8000710:	e1b0      	b.n	8000a74 <__aeabi_dadd+0x73c>
 8000712:	0017      	movs	r7, r2
 8000714:	4691      	mov	r9, r2
 8000716:	4337      	orrs	r7, r6
 8000718:	d000      	beq.n	800071c <__aeabi_dadd+0x3e4>
 800071a:	e73e      	b.n	800059a <__aeabi_dadd+0x262>
 800071c:	2600      	movs	r6, #0
 800071e:	e754      	b.n	80005ca <__aeabi_dadd+0x292>
 8000720:	4649      	mov	r1, r9
 8000722:	1a89      	subs	r1, r1, r2
 8000724:	4688      	mov	r8, r1
 8000726:	45c1      	cmp	r9, r8
 8000728:	41bf      	sbcs	r7, r7
 800072a:	1af1      	subs	r1, r6, r3
 800072c:	427f      	negs	r7, r7
 800072e:	1bc9      	subs	r1, r1, r7
 8000730:	020f      	lsls	r7, r1, #8
 8000732:	d461      	bmi.n	80007f8 <__aeabi_dadd+0x4c0>
 8000734:	4647      	mov	r7, r8
 8000736:	430f      	orrs	r7, r1
 8000738:	d100      	bne.n	800073c <__aeabi_dadd+0x404>
 800073a:	e0bd      	b.n	80008b8 <__aeabi_dadd+0x580>
 800073c:	000e      	movs	r6, r1
 800073e:	4647      	mov	r7, r8
 8000740:	e651      	b.n	80003e6 <__aeabi_dadd+0xae>
 8000742:	4cb5      	ldr	r4, [pc, #724]	@ (8000a18 <__aeabi_dadd+0x6e0>)
 8000744:	45a0      	cmp	r8, r4
 8000746:	d100      	bne.n	800074a <__aeabi_dadd+0x412>
 8000748:	e100      	b.n	800094c <__aeabi_dadd+0x614>
 800074a:	2701      	movs	r7, #1
 800074c:	2938      	cmp	r1, #56	@ 0x38
 800074e:	dd00      	ble.n	8000752 <__aeabi_dadd+0x41a>
 8000750:	e6b8      	b.n	80004c4 <__aeabi_dadd+0x18c>
 8000752:	2480      	movs	r4, #128	@ 0x80
 8000754:	0424      	lsls	r4, r4, #16
 8000756:	4326      	orrs	r6, r4
 8000758:	e6a3      	b.n	80004a2 <__aeabi_dadd+0x16a>
 800075a:	4eb0      	ldr	r6, [pc, #704]	@ (8000a1c <__aeabi_dadd+0x6e4>)
 800075c:	1ae4      	subs	r4, r4, r3
 800075e:	4016      	ands	r6, r2
 8000760:	077b      	lsls	r3, r7, #29
 8000762:	d000      	beq.n	8000766 <__aeabi_dadd+0x42e>
 8000764:	e73f      	b.n	80005e6 <__aeabi_dadd+0x2ae>
 8000766:	e743      	b.n	80005f0 <__aeabi_dadd+0x2b8>
 8000768:	000f      	movs	r7, r1
 800076a:	0018      	movs	r0, r3
 800076c:	3f20      	subs	r7, #32
 800076e:	40f8      	lsrs	r0, r7
 8000770:	4684      	mov	ip, r0
 8000772:	2920      	cmp	r1, #32
 8000774:	d003      	beq.n	800077e <__aeabi_dadd+0x446>
 8000776:	2740      	movs	r7, #64	@ 0x40
 8000778:	1a79      	subs	r1, r7, r1
 800077a:	408b      	lsls	r3, r1
 800077c:	431a      	orrs	r2, r3
 800077e:	1e53      	subs	r3, r2, #1
 8000780:	419a      	sbcs	r2, r3
 8000782:	4663      	mov	r3, ip
 8000784:	0017      	movs	r7, r2
 8000786:	431f      	orrs	r7, r3
 8000788:	e622      	b.n	80003d0 <__aeabi_dadd+0x98>
 800078a:	48a4      	ldr	r0, [pc, #656]	@ (8000a1c <__aeabi_dadd+0x6e4>)
 800078c:	1ae1      	subs	r1, r4, r3
 800078e:	4010      	ands	r0, r2
 8000790:	0747      	lsls	r7, r0, #29
 8000792:	08c0      	lsrs	r0, r0, #3
 8000794:	e707      	b.n	80005a6 <__aeabi_dadd+0x26e>
 8000796:	0034      	movs	r4, r6
 8000798:	4648      	mov	r0, r9
 800079a:	4304      	orrs	r4, r0
 800079c:	d100      	bne.n	80007a0 <__aeabi_dadd+0x468>
 800079e:	e0fa      	b.n	8000996 <__aeabi_dadd+0x65e>
 80007a0:	1e4c      	subs	r4, r1, #1
 80007a2:	2901      	cmp	r1, #1
 80007a4:	d100      	bne.n	80007a8 <__aeabi_dadd+0x470>
 80007a6:	e0d7      	b.n	8000958 <__aeabi_dadd+0x620>
 80007a8:	4f9b      	ldr	r7, [pc, #620]	@ (8000a18 <__aeabi_dadd+0x6e0>)
 80007aa:	42b9      	cmp	r1, r7
 80007ac:	d100      	bne.n	80007b0 <__aeabi_dadd+0x478>
 80007ae:	e0e2      	b.n	8000976 <__aeabi_dadd+0x63e>
 80007b0:	2701      	movs	r7, #1
 80007b2:	2c38      	cmp	r4, #56	@ 0x38
 80007b4:	dd00      	ble.n	80007b8 <__aeabi_dadd+0x480>
 80007b6:	e74f      	b.n	8000658 <__aeabi_dadd+0x320>
 80007b8:	0021      	movs	r1, r4
 80007ba:	e73c      	b.n	8000636 <__aeabi_dadd+0x2fe>
 80007bc:	4c96      	ldr	r4, [pc, #600]	@ (8000a18 <__aeabi_dadd+0x6e0>)
 80007be:	42a1      	cmp	r1, r4
 80007c0:	d100      	bne.n	80007c4 <__aeabi_dadd+0x48c>
 80007c2:	e0dd      	b.n	8000980 <__aeabi_dadd+0x648>
 80007c4:	444a      	add	r2, r9
 80007c6:	454a      	cmp	r2, r9
 80007c8:	4180      	sbcs	r0, r0
 80007ca:	18f3      	adds	r3, r6, r3
 80007cc:	4240      	negs	r0, r0
 80007ce:	1818      	adds	r0, r3, r0
 80007d0:	07c7      	lsls	r7, r0, #31
 80007d2:	0852      	lsrs	r2, r2, #1
 80007d4:	4317      	orrs	r7, r2
 80007d6:	0846      	lsrs	r6, r0, #1
 80007d8:	0752      	lsls	r2, r2, #29
 80007da:	d005      	beq.n	80007e8 <__aeabi_dadd+0x4b0>
 80007dc:	220f      	movs	r2, #15
 80007de:	000c      	movs	r4, r1
 80007e0:	403a      	ands	r2, r7
 80007e2:	2a04      	cmp	r2, #4
 80007e4:	d000      	beq.n	80007e8 <__aeabi_dadd+0x4b0>
 80007e6:	e62c      	b.n	8000442 <__aeabi_dadd+0x10a>
 80007e8:	0776      	lsls	r6, r6, #29
 80007ea:	08ff      	lsrs	r7, r7, #3
 80007ec:	4337      	orrs	r7, r6
 80007ee:	0900      	lsrs	r0, r0, #4
 80007f0:	e6d9      	b.n	80005a6 <__aeabi_dadd+0x26e>
 80007f2:	2700      	movs	r7, #0
 80007f4:	2600      	movs	r6, #0
 80007f6:	e6e8      	b.n	80005ca <__aeabi_dadd+0x292>
 80007f8:	4649      	mov	r1, r9
 80007fa:	1a57      	subs	r7, r2, r1
 80007fc:	42ba      	cmp	r2, r7
 80007fe:	4192      	sbcs	r2, r2
 8000800:	1b9e      	subs	r6, r3, r6
 8000802:	4252      	negs	r2, r2
 8000804:	4665      	mov	r5, ip
 8000806:	1ab6      	subs	r6, r6, r2
 8000808:	e5ed      	b.n	80003e6 <__aeabi_dadd+0xae>
 800080a:	2900      	cmp	r1, #0
 800080c:	d000      	beq.n	8000810 <__aeabi_dadd+0x4d8>
 800080e:	e0c6      	b.n	800099e <__aeabi_dadd+0x666>
 8000810:	2f00      	cmp	r7, #0
 8000812:	d167      	bne.n	80008e4 <__aeabi_dadd+0x5ac>
 8000814:	2680      	movs	r6, #128	@ 0x80
 8000816:	2500      	movs	r5, #0
 8000818:	4c7f      	ldr	r4, [pc, #508]	@ (8000a18 <__aeabi_dadd+0x6e0>)
 800081a:	0336      	lsls	r6, r6, #12
 800081c:	e6d5      	b.n	80005ca <__aeabi_dadd+0x292>
 800081e:	4665      	mov	r5, ip
 8000820:	000c      	movs	r4, r1
 8000822:	001e      	movs	r6, r3
 8000824:	08d0      	lsrs	r0, r2, #3
 8000826:	e6e4      	b.n	80005f2 <__aeabi_dadd+0x2ba>
 8000828:	444a      	add	r2, r9
 800082a:	454a      	cmp	r2, r9
 800082c:	4180      	sbcs	r0, r0
 800082e:	18f3      	adds	r3, r6, r3
 8000830:	4240      	negs	r0, r0
 8000832:	1818      	adds	r0, r3, r0
 8000834:	0011      	movs	r1, r2
 8000836:	0203      	lsls	r3, r0, #8
 8000838:	d400      	bmi.n	800083c <__aeabi_dadd+0x504>
 800083a:	e096      	b.n	800096a <__aeabi_dadd+0x632>
 800083c:	4b77      	ldr	r3, [pc, #476]	@ (8000a1c <__aeabi_dadd+0x6e4>)
 800083e:	0849      	lsrs	r1, r1, #1
 8000840:	4018      	ands	r0, r3
 8000842:	07c3      	lsls	r3, r0, #31
 8000844:	430b      	orrs	r3, r1
 8000846:	0844      	lsrs	r4, r0, #1
 8000848:	0749      	lsls	r1, r1, #29
 800084a:	d100      	bne.n	800084e <__aeabi_dadd+0x516>
 800084c:	e129      	b.n	8000aa2 <__aeabi_dadd+0x76a>
 800084e:	220f      	movs	r2, #15
 8000850:	401a      	ands	r2, r3
 8000852:	2a04      	cmp	r2, #4
 8000854:	d100      	bne.n	8000858 <__aeabi_dadd+0x520>
 8000856:	e0ea      	b.n	8000a2e <__aeabi_dadd+0x6f6>
 8000858:	1d1f      	adds	r7, r3, #4
 800085a:	429f      	cmp	r7, r3
 800085c:	41b6      	sbcs	r6, r6
 800085e:	4276      	negs	r6, r6
 8000860:	1936      	adds	r6, r6, r4
 8000862:	2402      	movs	r4, #2
 8000864:	e6c4      	b.n	80005f0 <__aeabi_dadd+0x2b8>
 8000866:	4649      	mov	r1, r9
 8000868:	1a8f      	subs	r7, r1, r2
 800086a:	45b9      	cmp	r9, r7
 800086c:	4180      	sbcs	r0, r0
 800086e:	1af6      	subs	r6, r6, r3
 8000870:	4240      	negs	r0, r0
 8000872:	1a36      	subs	r6, r6, r0
 8000874:	0233      	lsls	r3, r6, #8
 8000876:	d406      	bmi.n	8000886 <__aeabi_dadd+0x54e>
 8000878:	0773      	lsls	r3, r6, #29
 800087a:	08ff      	lsrs	r7, r7, #3
 800087c:	2101      	movs	r1, #1
 800087e:	431f      	orrs	r7, r3
 8000880:	08f0      	lsrs	r0, r6, #3
 8000882:	e690      	b.n	80005a6 <__aeabi_dadd+0x26e>
 8000884:	4665      	mov	r5, ip
 8000886:	2401      	movs	r4, #1
 8000888:	e5ab      	b.n	80003e2 <__aeabi_dadd+0xaa>
 800088a:	464b      	mov	r3, r9
 800088c:	0777      	lsls	r7, r6, #29
 800088e:	08d8      	lsrs	r0, r3, #3
 8000890:	4307      	orrs	r7, r0
 8000892:	08f0      	lsrs	r0, r6, #3
 8000894:	e6b4      	b.n	8000600 <__aeabi_dadd+0x2c8>
 8000896:	000f      	movs	r7, r1
 8000898:	0018      	movs	r0, r3
 800089a:	3f20      	subs	r7, #32
 800089c:	40f8      	lsrs	r0, r7
 800089e:	4684      	mov	ip, r0
 80008a0:	2920      	cmp	r1, #32
 80008a2:	d003      	beq.n	80008ac <__aeabi_dadd+0x574>
 80008a4:	2740      	movs	r7, #64	@ 0x40
 80008a6:	1a79      	subs	r1, r7, r1
 80008a8:	408b      	lsls	r3, r1
 80008aa:	431a      	orrs	r2, r3
 80008ac:	1e53      	subs	r3, r2, #1
 80008ae:	419a      	sbcs	r2, r3
 80008b0:	4663      	mov	r3, ip
 80008b2:	0017      	movs	r7, r2
 80008b4:	431f      	orrs	r7, r3
 80008b6:	e635      	b.n	8000524 <__aeabi_dadd+0x1ec>
 80008b8:	2500      	movs	r5, #0
 80008ba:	2400      	movs	r4, #0
 80008bc:	2600      	movs	r6, #0
 80008be:	e684      	b.n	80005ca <__aeabi_dadd+0x292>
 80008c0:	000c      	movs	r4, r1
 80008c2:	0035      	movs	r5, r6
 80008c4:	3c20      	subs	r4, #32
 80008c6:	40e5      	lsrs	r5, r4
 80008c8:	2920      	cmp	r1, #32
 80008ca:	d005      	beq.n	80008d8 <__aeabi_dadd+0x5a0>
 80008cc:	2440      	movs	r4, #64	@ 0x40
 80008ce:	1a61      	subs	r1, r4, r1
 80008d0:	408e      	lsls	r6, r1
 80008d2:	4649      	mov	r1, r9
 80008d4:	4331      	orrs	r1, r6
 80008d6:	4689      	mov	r9, r1
 80008d8:	4648      	mov	r0, r9
 80008da:	1e41      	subs	r1, r0, #1
 80008dc:	4188      	sbcs	r0, r1
 80008de:	0007      	movs	r7, r0
 80008e0:	432f      	orrs	r7, r5
 80008e2:	e5ef      	b.n	80004c4 <__aeabi_dadd+0x18c>
 80008e4:	08d2      	lsrs	r2, r2, #3
 80008e6:	075f      	lsls	r7, r3, #29
 80008e8:	4665      	mov	r5, ip
 80008ea:	4317      	orrs	r7, r2
 80008ec:	08d8      	lsrs	r0, r3, #3
 80008ee:	e687      	b.n	8000600 <__aeabi_dadd+0x2c8>
 80008f0:	1a17      	subs	r7, r2, r0
 80008f2:	42ba      	cmp	r2, r7
 80008f4:	4192      	sbcs	r2, r2
 80008f6:	1b9e      	subs	r6, r3, r6
 80008f8:	4252      	negs	r2, r2
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	0233      	lsls	r3, r6, #8
 80008fe:	d4c1      	bmi.n	8000884 <__aeabi_dadd+0x54c>
 8000900:	0773      	lsls	r3, r6, #29
 8000902:	08ff      	lsrs	r7, r7, #3
 8000904:	4665      	mov	r5, ip
 8000906:	2101      	movs	r1, #1
 8000908:	431f      	orrs	r7, r3
 800090a:	08f0      	lsrs	r0, r6, #3
 800090c:	e64b      	b.n	80005a6 <__aeabi_dadd+0x26e>
 800090e:	2f00      	cmp	r7, #0
 8000910:	d07b      	beq.n	8000a0a <__aeabi_dadd+0x6d2>
 8000912:	4665      	mov	r5, ip
 8000914:	001e      	movs	r6, r3
 8000916:	4691      	mov	r9, r2
 8000918:	e63f      	b.n	800059a <__aeabi_dadd+0x262>
 800091a:	1a81      	subs	r1, r0, r2
 800091c:	4688      	mov	r8, r1
 800091e:	45c1      	cmp	r9, r8
 8000920:	41a4      	sbcs	r4, r4
 8000922:	1af1      	subs	r1, r6, r3
 8000924:	4264      	negs	r4, r4
 8000926:	1b09      	subs	r1, r1, r4
 8000928:	2480      	movs	r4, #128	@ 0x80
 800092a:	0424      	lsls	r4, r4, #16
 800092c:	4221      	tst	r1, r4
 800092e:	d077      	beq.n	8000a20 <__aeabi_dadd+0x6e8>
 8000930:	1a10      	subs	r0, r2, r0
 8000932:	4282      	cmp	r2, r0
 8000934:	4192      	sbcs	r2, r2
 8000936:	0007      	movs	r7, r0
 8000938:	1b9e      	subs	r6, r3, r6
 800093a:	4252      	negs	r2, r2
 800093c:	1ab6      	subs	r6, r6, r2
 800093e:	4337      	orrs	r7, r6
 8000940:	d000      	beq.n	8000944 <__aeabi_dadd+0x60c>
 8000942:	e0a0      	b.n	8000a86 <__aeabi_dadd+0x74e>
 8000944:	4665      	mov	r5, ip
 8000946:	2400      	movs	r4, #0
 8000948:	2600      	movs	r6, #0
 800094a:	e63e      	b.n	80005ca <__aeabi_dadd+0x292>
 800094c:	075f      	lsls	r7, r3, #29
 800094e:	08d2      	lsrs	r2, r2, #3
 8000950:	4665      	mov	r5, ip
 8000952:	4317      	orrs	r7, r2
 8000954:	08d8      	lsrs	r0, r3, #3
 8000956:	e653      	b.n	8000600 <__aeabi_dadd+0x2c8>
 8000958:	1881      	adds	r1, r0, r2
 800095a:	4291      	cmp	r1, r2
 800095c:	4192      	sbcs	r2, r2
 800095e:	18f0      	adds	r0, r6, r3
 8000960:	4252      	negs	r2, r2
 8000962:	1880      	adds	r0, r0, r2
 8000964:	0203      	lsls	r3, r0, #8
 8000966:	d500      	bpl.n	800096a <__aeabi_dadd+0x632>
 8000968:	e768      	b.n	800083c <__aeabi_dadd+0x504>
 800096a:	0747      	lsls	r7, r0, #29
 800096c:	08c9      	lsrs	r1, r1, #3
 800096e:	430f      	orrs	r7, r1
 8000970:	08c0      	lsrs	r0, r0, #3
 8000972:	2101      	movs	r1, #1
 8000974:	e617      	b.n	80005a6 <__aeabi_dadd+0x26e>
 8000976:	08d2      	lsrs	r2, r2, #3
 8000978:	075f      	lsls	r7, r3, #29
 800097a:	4317      	orrs	r7, r2
 800097c:	08d8      	lsrs	r0, r3, #3
 800097e:	e63f      	b.n	8000600 <__aeabi_dadd+0x2c8>
 8000980:	000c      	movs	r4, r1
 8000982:	2600      	movs	r6, #0
 8000984:	2700      	movs	r7, #0
 8000986:	e620      	b.n	80005ca <__aeabi_dadd+0x292>
 8000988:	2900      	cmp	r1, #0
 800098a:	d156      	bne.n	8000a3a <__aeabi_dadd+0x702>
 800098c:	075f      	lsls	r7, r3, #29
 800098e:	08d2      	lsrs	r2, r2, #3
 8000990:	4317      	orrs	r7, r2
 8000992:	08d8      	lsrs	r0, r3, #3
 8000994:	e634      	b.n	8000600 <__aeabi_dadd+0x2c8>
 8000996:	000c      	movs	r4, r1
 8000998:	001e      	movs	r6, r3
 800099a:	08d0      	lsrs	r0, r2, #3
 800099c:	e629      	b.n	80005f2 <__aeabi_dadd+0x2ba>
 800099e:	08c1      	lsrs	r1, r0, #3
 80009a0:	0770      	lsls	r0, r6, #29
 80009a2:	4301      	orrs	r1, r0
 80009a4:	08f0      	lsrs	r0, r6, #3
 80009a6:	2f00      	cmp	r7, #0
 80009a8:	d062      	beq.n	8000a70 <__aeabi_dadd+0x738>
 80009aa:	2480      	movs	r4, #128	@ 0x80
 80009ac:	0324      	lsls	r4, r4, #12
 80009ae:	4220      	tst	r0, r4
 80009b0:	d007      	beq.n	80009c2 <__aeabi_dadd+0x68a>
 80009b2:	08de      	lsrs	r6, r3, #3
 80009b4:	4226      	tst	r6, r4
 80009b6:	d104      	bne.n	80009c2 <__aeabi_dadd+0x68a>
 80009b8:	4665      	mov	r5, ip
 80009ba:	0030      	movs	r0, r6
 80009bc:	08d1      	lsrs	r1, r2, #3
 80009be:	075b      	lsls	r3, r3, #29
 80009c0:	4319      	orrs	r1, r3
 80009c2:	0f4f      	lsrs	r7, r1, #29
 80009c4:	00c9      	lsls	r1, r1, #3
 80009c6:	08c9      	lsrs	r1, r1, #3
 80009c8:	077f      	lsls	r7, r7, #29
 80009ca:	430f      	orrs	r7, r1
 80009cc:	e618      	b.n	8000600 <__aeabi_dadd+0x2c8>
 80009ce:	000c      	movs	r4, r1
 80009d0:	0030      	movs	r0, r6
 80009d2:	3c20      	subs	r4, #32
 80009d4:	40e0      	lsrs	r0, r4
 80009d6:	4684      	mov	ip, r0
 80009d8:	2920      	cmp	r1, #32
 80009da:	d005      	beq.n	80009e8 <__aeabi_dadd+0x6b0>
 80009dc:	2440      	movs	r4, #64	@ 0x40
 80009de:	1a61      	subs	r1, r4, r1
 80009e0:	408e      	lsls	r6, r1
 80009e2:	4649      	mov	r1, r9
 80009e4:	4331      	orrs	r1, r6
 80009e6:	4689      	mov	r9, r1
 80009e8:	4648      	mov	r0, r9
 80009ea:	1e41      	subs	r1, r0, #1
 80009ec:	4188      	sbcs	r0, r1
 80009ee:	4661      	mov	r1, ip
 80009f0:	0007      	movs	r7, r0
 80009f2:	430f      	orrs	r7, r1
 80009f4:	e630      	b.n	8000658 <__aeabi_dadd+0x320>
 80009f6:	2120      	movs	r1, #32
 80009f8:	2700      	movs	r7, #0
 80009fa:	1a09      	subs	r1, r1, r0
 80009fc:	e50e      	b.n	800041c <__aeabi_dadd+0xe4>
 80009fe:	001e      	movs	r6, r3
 8000a00:	2f00      	cmp	r7, #0
 8000a02:	d000      	beq.n	8000a06 <__aeabi_dadd+0x6ce>
 8000a04:	e522      	b.n	800044c <__aeabi_dadd+0x114>
 8000a06:	2400      	movs	r4, #0
 8000a08:	e758      	b.n	80008bc <__aeabi_dadd+0x584>
 8000a0a:	2500      	movs	r5, #0
 8000a0c:	2400      	movs	r4, #0
 8000a0e:	2600      	movs	r6, #0
 8000a10:	e5db      	b.n	80005ca <__aeabi_dadd+0x292>
 8000a12:	46c0      	nop			@ (mov r8, r8)
 8000a14:	000007fe 	.word	0x000007fe
 8000a18:	000007ff 	.word	0x000007ff
 8000a1c:	ff7fffff 	.word	0xff7fffff
 8000a20:	4647      	mov	r7, r8
 8000a22:	430f      	orrs	r7, r1
 8000a24:	d100      	bne.n	8000a28 <__aeabi_dadd+0x6f0>
 8000a26:	e747      	b.n	80008b8 <__aeabi_dadd+0x580>
 8000a28:	000e      	movs	r6, r1
 8000a2a:	46c1      	mov	r9, r8
 8000a2c:	e5b5      	b.n	800059a <__aeabi_dadd+0x262>
 8000a2e:	08df      	lsrs	r7, r3, #3
 8000a30:	0764      	lsls	r4, r4, #29
 8000a32:	2102      	movs	r1, #2
 8000a34:	4327      	orrs	r7, r4
 8000a36:	0900      	lsrs	r0, r0, #4
 8000a38:	e5b5      	b.n	80005a6 <__aeabi_dadd+0x26e>
 8000a3a:	0019      	movs	r1, r3
 8000a3c:	08c0      	lsrs	r0, r0, #3
 8000a3e:	0777      	lsls	r7, r6, #29
 8000a40:	4307      	orrs	r7, r0
 8000a42:	4311      	orrs	r1, r2
 8000a44:	08f0      	lsrs	r0, r6, #3
 8000a46:	2900      	cmp	r1, #0
 8000a48:	d100      	bne.n	8000a4c <__aeabi_dadd+0x714>
 8000a4a:	e5d9      	b.n	8000600 <__aeabi_dadd+0x2c8>
 8000a4c:	2180      	movs	r1, #128	@ 0x80
 8000a4e:	0309      	lsls	r1, r1, #12
 8000a50:	4208      	tst	r0, r1
 8000a52:	d007      	beq.n	8000a64 <__aeabi_dadd+0x72c>
 8000a54:	08dc      	lsrs	r4, r3, #3
 8000a56:	420c      	tst	r4, r1
 8000a58:	d104      	bne.n	8000a64 <__aeabi_dadd+0x72c>
 8000a5a:	08d2      	lsrs	r2, r2, #3
 8000a5c:	075b      	lsls	r3, r3, #29
 8000a5e:	431a      	orrs	r2, r3
 8000a60:	0017      	movs	r7, r2
 8000a62:	0020      	movs	r0, r4
 8000a64:	0f7b      	lsrs	r3, r7, #29
 8000a66:	00ff      	lsls	r7, r7, #3
 8000a68:	08ff      	lsrs	r7, r7, #3
 8000a6a:	075b      	lsls	r3, r3, #29
 8000a6c:	431f      	orrs	r7, r3
 8000a6e:	e5c7      	b.n	8000600 <__aeabi_dadd+0x2c8>
 8000a70:	000f      	movs	r7, r1
 8000a72:	e5c5      	b.n	8000600 <__aeabi_dadd+0x2c8>
 8000a74:	4b12      	ldr	r3, [pc, #72]	@ (8000ac0 <__aeabi_dadd+0x788>)
 8000a76:	08d2      	lsrs	r2, r2, #3
 8000a78:	4033      	ands	r3, r6
 8000a7a:	075f      	lsls	r7, r3, #29
 8000a7c:	025b      	lsls	r3, r3, #9
 8000a7e:	2401      	movs	r4, #1
 8000a80:	4317      	orrs	r7, r2
 8000a82:	0b1e      	lsrs	r6, r3, #12
 8000a84:	e5a1      	b.n	80005ca <__aeabi_dadd+0x292>
 8000a86:	4226      	tst	r6, r4
 8000a88:	d012      	beq.n	8000ab0 <__aeabi_dadd+0x778>
 8000a8a:	4b0d      	ldr	r3, [pc, #52]	@ (8000ac0 <__aeabi_dadd+0x788>)
 8000a8c:	4665      	mov	r5, ip
 8000a8e:	0002      	movs	r2, r0
 8000a90:	2401      	movs	r4, #1
 8000a92:	401e      	ands	r6, r3
 8000a94:	e4e6      	b.n	8000464 <__aeabi_dadd+0x12c>
 8000a96:	0021      	movs	r1, r4
 8000a98:	e585      	b.n	80005a6 <__aeabi_dadd+0x26e>
 8000a9a:	0017      	movs	r7, r2
 8000a9c:	e5a8      	b.n	80005f0 <__aeabi_dadd+0x2b8>
 8000a9e:	003a      	movs	r2, r7
 8000aa0:	e4d4      	b.n	800044c <__aeabi_dadd+0x114>
 8000aa2:	08db      	lsrs	r3, r3, #3
 8000aa4:	0764      	lsls	r4, r4, #29
 8000aa6:	431c      	orrs	r4, r3
 8000aa8:	0027      	movs	r7, r4
 8000aaa:	2102      	movs	r1, #2
 8000aac:	0900      	lsrs	r0, r0, #4
 8000aae:	e57a      	b.n	80005a6 <__aeabi_dadd+0x26e>
 8000ab0:	08c0      	lsrs	r0, r0, #3
 8000ab2:	0777      	lsls	r7, r6, #29
 8000ab4:	4307      	orrs	r7, r0
 8000ab6:	4665      	mov	r5, ip
 8000ab8:	2100      	movs	r1, #0
 8000aba:	08f0      	lsrs	r0, r6, #3
 8000abc:	e573      	b.n	80005a6 <__aeabi_dadd+0x26e>
 8000abe:	46c0      	nop			@ (mov r8, r8)
 8000ac0:	ff7fffff 	.word	0xff7fffff

08000ac4 <__aeabi_ddiv>:
 8000ac4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ac6:	46de      	mov	lr, fp
 8000ac8:	4645      	mov	r5, r8
 8000aca:	4657      	mov	r7, sl
 8000acc:	464e      	mov	r6, r9
 8000ace:	b5e0      	push	{r5, r6, r7, lr}
 8000ad0:	b087      	sub	sp, #28
 8000ad2:	9200      	str	r2, [sp, #0]
 8000ad4:	9301      	str	r3, [sp, #4]
 8000ad6:	030b      	lsls	r3, r1, #12
 8000ad8:	0b1b      	lsrs	r3, r3, #12
 8000ada:	469b      	mov	fp, r3
 8000adc:	0fca      	lsrs	r2, r1, #31
 8000ade:	004b      	lsls	r3, r1, #1
 8000ae0:	0004      	movs	r4, r0
 8000ae2:	4680      	mov	r8, r0
 8000ae4:	0d5b      	lsrs	r3, r3, #21
 8000ae6:	9202      	str	r2, [sp, #8]
 8000ae8:	d100      	bne.n	8000aec <__aeabi_ddiv+0x28>
 8000aea:	e098      	b.n	8000c1e <__aeabi_ddiv+0x15a>
 8000aec:	4a7c      	ldr	r2, [pc, #496]	@ (8000ce0 <__aeabi_ddiv+0x21c>)
 8000aee:	4293      	cmp	r3, r2
 8000af0:	d037      	beq.n	8000b62 <__aeabi_ddiv+0x9e>
 8000af2:	4659      	mov	r1, fp
 8000af4:	0f42      	lsrs	r2, r0, #29
 8000af6:	00c9      	lsls	r1, r1, #3
 8000af8:	430a      	orrs	r2, r1
 8000afa:	2180      	movs	r1, #128	@ 0x80
 8000afc:	0409      	lsls	r1, r1, #16
 8000afe:	4311      	orrs	r1, r2
 8000b00:	00c2      	lsls	r2, r0, #3
 8000b02:	4690      	mov	r8, r2
 8000b04:	4a77      	ldr	r2, [pc, #476]	@ (8000ce4 <__aeabi_ddiv+0x220>)
 8000b06:	4689      	mov	r9, r1
 8000b08:	4692      	mov	sl, r2
 8000b0a:	449a      	add	sl, r3
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	2400      	movs	r4, #0
 8000b10:	9303      	str	r3, [sp, #12]
 8000b12:	9e00      	ldr	r6, [sp, #0]
 8000b14:	9f01      	ldr	r7, [sp, #4]
 8000b16:	033b      	lsls	r3, r7, #12
 8000b18:	0b1b      	lsrs	r3, r3, #12
 8000b1a:	469b      	mov	fp, r3
 8000b1c:	007b      	lsls	r3, r7, #1
 8000b1e:	0030      	movs	r0, r6
 8000b20:	0d5b      	lsrs	r3, r3, #21
 8000b22:	0ffd      	lsrs	r5, r7, #31
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d059      	beq.n	8000bdc <__aeabi_ddiv+0x118>
 8000b28:	4a6d      	ldr	r2, [pc, #436]	@ (8000ce0 <__aeabi_ddiv+0x21c>)
 8000b2a:	4293      	cmp	r3, r2
 8000b2c:	d048      	beq.n	8000bc0 <__aeabi_ddiv+0xfc>
 8000b2e:	4659      	mov	r1, fp
 8000b30:	0f72      	lsrs	r2, r6, #29
 8000b32:	00c9      	lsls	r1, r1, #3
 8000b34:	430a      	orrs	r2, r1
 8000b36:	2180      	movs	r1, #128	@ 0x80
 8000b38:	0409      	lsls	r1, r1, #16
 8000b3a:	4311      	orrs	r1, r2
 8000b3c:	468b      	mov	fp, r1
 8000b3e:	4969      	ldr	r1, [pc, #420]	@ (8000ce4 <__aeabi_ddiv+0x220>)
 8000b40:	00f2      	lsls	r2, r6, #3
 8000b42:	468c      	mov	ip, r1
 8000b44:	4651      	mov	r1, sl
 8000b46:	4463      	add	r3, ip
 8000b48:	1acb      	subs	r3, r1, r3
 8000b4a:	469a      	mov	sl, r3
 8000b4c:	2100      	movs	r1, #0
 8000b4e:	9e02      	ldr	r6, [sp, #8]
 8000b50:	406e      	eors	r6, r5
 8000b52:	b2f6      	uxtb	r6, r6
 8000b54:	2c0f      	cmp	r4, #15
 8000b56:	d900      	bls.n	8000b5a <__aeabi_ddiv+0x96>
 8000b58:	e0ce      	b.n	8000cf8 <__aeabi_ddiv+0x234>
 8000b5a:	4b63      	ldr	r3, [pc, #396]	@ (8000ce8 <__aeabi_ddiv+0x224>)
 8000b5c:	00a4      	lsls	r4, r4, #2
 8000b5e:	591b      	ldr	r3, [r3, r4]
 8000b60:	469f      	mov	pc, r3
 8000b62:	465a      	mov	r2, fp
 8000b64:	4302      	orrs	r2, r0
 8000b66:	4691      	mov	r9, r2
 8000b68:	d000      	beq.n	8000b6c <__aeabi_ddiv+0xa8>
 8000b6a:	e090      	b.n	8000c8e <__aeabi_ddiv+0x1ca>
 8000b6c:	469a      	mov	sl, r3
 8000b6e:	2302      	movs	r3, #2
 8000b70:	4690      	mov	r8, r2
 8000b72:	2408      	movs	r4, #8
 8000b74:	9303      	str	r3, [sp, #12]
 8000b76:	e7cc      	b.n	8000b12 <__aeabi_ddiv+0x4e>
 8000b78:	46cb      	mov	fp, r9
 8000b7a:	4642      	mov	r2, r8
 8000b7c:	9d02      	ldr	r5, [sp, #8]
 8000b7e:	9903      	ldr	r1, [sp, #12]
 8000b80:	2902      	cmp	r1, #2
 8000b82:	d100      	bne.n	8000b86 <__aeabi_ddiv+0xc2>
 8000b84:	e1de      	b.n	8000f44 <__aeabi_ddiv+0x480>
 8000b86:	2903      	cmp	r1, #3
 8000b88:	d100      	bne.n	8000b8c <__aeabi_ddiv+0xc8>
 8000b8a:	e08d      	b.n	8000ca8 <__aeabi_ddiv+0x1e4>
 8000b8c:	2901      	cmp	r1, #1
 8000b8e:	d000      	beq.n	8000b92 <__aeabi_ddiv+0xce>
 8000b90:	e179      	b.n	8000e86 <__aeabi_ddiv+0x3c2>
 8000b92:	002e      	movs	r6, r5
 8000b94:	2200      	movs	r2, #0
 8000b96:	2300      	movs	r3, #0
 8000b98:	2400      	movs	r4, #0
 8000b9a:	4690      	mov	r8, r2
 8000b9c:	051b      	lsls	r3, r3, #20
 8000b9e:	4323      	orrs	r3, r4
 8000ba0:	07f6      	lsls	r6, r6, #31
 8000ba2:	4333      	orrs	r3, r6
 8000ba4:	4640      	mov	r0, r8
 8000ba6:	0019      	movs	r1, r3
 8000ba8:	b007      	add	sp, #28
 8000baa:	bcf0      	pop	{r4, r5, r6, r7}
 8000bac:	46bb      	mov	fp, r7
 8000bae:	46b2      	mov	sl, r6
 8000bb0:	46a9      	mov	r9, r5
 8000bb2:	46a0      	mov	r8, r4
 8000bb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	2400      	movs	r4, #0
 8000bba:	4690      	mov	r8, r2
 8000bbc:	4b48      	ldr	r3, [pc, #288]	@ (8000ce0 <__aeabi_ddiv+0x21c>)
 8000bbe:	e7ed      	b.n	8000b9c <__aeabi_ddiv+0xd8>
 8000bc0:	465a      	mov	r2, fp
 8000bc2:	9b00      	ldr	r3, [sp, #0]
 8000bc4:	431a      	orrs	r2, r3
 8000bc6:	4b49      	ldr	r3, [pc, #292]	@ (8000cec <__aeabi_ddiv+0x228>)
 8000bc8:	469c      	mov	ip, r3
 8000bca:	44e2      	add	sl, ip
 8000bcc:	2a00      	cmp	r2, #0
 8000bce:	d159      	bne.n	8000c84 <__aeabi_ddiv+0x1c0>
 8000bd0:	2302      	movs	r3, #2
 8000bd2:	431c      	orrs	r4, r3
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	2102      	movs	r1, #2
 8000bd8:	469b      	mov	fp, r3
 8000bda:	e7b8      	b.n	8000b4e <__aeabi_ddiv+0x8a>
 8000bdc:	465a      	mov	r2, fp
 8000bde:	9b00      	ldr	r3, [sp, #0]
 8000be0:	431a      	orrs	r2, r3
 8000be2:	d049      	beq.n	8000c78 <__aeabi_ddiv+0x1b4>
 8000be4:	465b      	mov	r3, fp
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d100      	bne.n	8000bec <__aeabi_ddiv+0x128>
 8000bea:	e19c      	b.n	8000f26 <__aeabi_ddiv+0x462>
 8000bec:	4658      	mov	r0, fp
 8000bee:	f001 fb43 	bl	8002278 <__clzsi2>
 8000bf2:	0002      	movs	r2, r0
 8000bf4:	0003      	movs	r3, r0
 8000bf6:	3a0b      	subs	r2, #11
 8000bf8:	271d      	movs	r7, #29
 8000bfa:	9e00      	ldr	r6, [sp, #0]
 8000bfc:	1aba      	subs	r2, r7, r2
 8000bfe:	0019      	movs	r1, r3
 8000c00:	4658      	mov	r0, fp
 8000c02:	40d6      	lsrs	r6, r2
 8000c04:	3908      	subs	r1, #8
 8000c06:	4088      	lsls	r0, r1
 8000c08:	0032      	movs	r2, r6
 8000c0a:	4302      	orrs	r2, r0
 8000c0c:	4693      	mov	fp, r2
 8000c0e:	9a00      	ldr	r2, [sp, #0]
 8000c10:	408a      	lsls	r2, r1
 8000c12:	4937      	ldr	r1, [pc, #220]	@ (8000cf0 <__aeabi_ddiv+0x22c>)
 8000c14:	4453      	add	r3, sl
 8000c16:	468a      	mov	sl, r1
 8000c18:	2100      	movs	r1, #0
 8000c1a:	449a      	add	sl, r3
 8000c1c:	e797      	b.n	8000b4e <__aeabi_ddiv+0x8a>
 8000c1e:	465b      	mov	r3, fp
 8000c20:	4303      	orrs	r3, r0
 8000c22:	4699      	mov	r9, r3
 8000c24:	d021      	beq.n	8000c6a <__aeabi_ddiv+0x1a6>
 8000c26:	465b      	mov	r3, fp
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d100      	bne.n	8000c2e <__aeabi_ddiv+0x16a>
 8000c2c:	e169      	b.n	8000f02 <__aeabi_ddiv+0x43e>
 8000c2e:	4658      	mov	r0, fp
 8000c30:	f001 fb22 	bl	8002278 <__clzsi2>
 8000c34:	230b      	movs	r3, #11
 8000c36:	425b      	negs	r3, r3
 8000c38:	469c      	mov	ip, r3
 8000c3a:	0002      	movs	r2, r0
 8000c3c:	4484      	add	ip, r0
 8000c3e:	4666      	mov	r6, ip
 8000c40:	231d      	movs	r3, #29
 8000c42:	1b9b      	subs	r3, r3, r6
 8000c44:	0026      	movs	r6, r4
 8000c46:	0011      	movs	r1, r2
 8000c48:	4658      	mov	r0, fp
 8000c4a:	40de      	lsrs	r6, r3
 8000c4c:	3908      	subs	r1, #8
 8000c4e:	4088      	lsls	r0, r1
 8000c50:	0033      	movs	r3, r6
 8000c52:	4303      	orrs	r3, r0
 8000c54:	4699      	mov	r9, r3
 8000c56:	0023      	movs	r3, r4
 8000c58:	408b      	lsls	r3, r1
 8000c5a:	4698      	mov	r8, r3
 8000c5c:	4b25      	ldr	r3, [pc, #148]	@ (8000cf4 <__aeabi_ddiv+0x230>)
 8000c5e:	2400      	movs	r4, #0
 8000c60:	1a9b      	subs	r3, r3, r2
 8000c62:	469a      	mov	sl, r3
 8000c64:	2300      	movs	r3, #0
 8000c66:	9303      	str	r3, [sp, #12]
 8000c68:	e753      	b.n	8000b12 <__aeabi_ddiv+0x4e>
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	4698      	mov	r8, r3
 8000c6e:	469a      	mov	sl, r3
 8000c70:	3301      	adds	r3, #1
 8000c72:	2404      	movs	r4, #4
 8000c74:	9303      	str	r3, [sp, #12]
 8000c76:	e74c      	b.n	8000b12 <__aeabi_ddiv+0x4e>
 8000c78:	2301      	movs	r3, #1
 8000c7a:	431c      	orrs	r4, r3
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	2101      	movs	r1, #1
 8000c80:	469b      	mov	fp, r3
 8000c82:	e764      	b.n	8000b4e <__aeabi_ddiv+0x8a>
 8000c84:	2303      	movs	r3, #3
 8000c86:	0032      	movs	r2, r6
 8000c88:	2103      	movs	r1, #3
 8000c8a:	431c      	orrs	r4, r3
 8000c8c:	e75f      	b.n	8000b4e <__aeabi_ddiv+0x8a>
 8000c8e:	469a      	mov	sl, r3
 8000c90:	2303      	movs	r3, #3
 8000c92:	46d9      	mov	r9, fp
 8000c94:	240c      	movs	r4, #12
 8000c96:	9303      	str	r3, [sp, #12]
 8000c98:	e73b      	b.n	8000b12 <__aeabi_ddiv+0x4e>
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	2480      	movs	r4, #128	@ 0x80
 8000c9e:	4698      	mov	r8, r3
 8000ca0:	2600      	movs	r6, #0
 8000ca2:	4b0f      	ldr	r3, [pc, #60]	@ (8000ce0 <__aeabi_ddiv+0x21c>)
 8000ca4:	0324      	lsls	r4, r4, #12
 8000ca6:	e779      	b.n	8000b9c <__aeabi_ddiv+0xd8>
 8000ca8:	2480      	movs	r4, #128	@ 0x80
 8000caa:	465b      	mov	r3, fp
 8000cac:	0324      	lsls	r4, r4, #12
 8000cae:	431c      	orrs	r4, r3
 8000cb0:	0324      	lsls	r4, r4, #12
 8000cb2:	002e      	movs	r6, r5
 8000cb4:	4690      	mov	r8, r2
 8000cb6:	4b0a      	ldr	r3, [pc, #40]	@ (8000ce0 <__aeabi_ddiv+0x21c>)
 8000cb8:	0b24      	lsrs	r4, r4, #12
 8000cba:	e76f      	b.n	8000b9c <__aeabi_ddiv+0xd8>
 8000cbc:	2480      	movs	r4, #128	@ 0x80
 8000cbe:	464b      	mov	r3, r9
 8000cc0:	0324      	lsls	r4, r4, #12
 8000cc2:	4223      	tst	r3, r4
 8000cc4:	d002      	beq.n	8000ccc <__aeabi_ddiv+0x208>
 8000cc6:	465b      	mov	r3, fp
 8000cc8:	4223      	tst	r3, r4
 8000cca:	d0f0      	beq.n	8000cae <__aeabi_ddiv+0x1ea>
 8000ccc:	2480      	movs	r4, #128	@ 0x80
 8000cce:	464b      	mov	r3, r9
 8000cd0:	0324      	lsls	r4, r4, #12
 8000cd2:	431c      	orrs	r4, r3
 8000cd4:	0324      	lsls	r4, r4, #12
 8000cd6:	9e02      	ldr	r6, [sp, #8]
 8000cd8:	4b01      	ldr	r3, [pc, #4]	@ (8000ce0 <__aeabi_ddiv+0x21c>)
 8000cda:	0b24      	lsrs	r4, r4, #12
 8000cdc:	e75e      	b.n	8000b9c <__aeabi_ddiv+0xd8>
 8000cde:	46c0      	nop			@ (mov r8, r8)
 8000ce0:	000007ff 	.word	0x000007ff
 8000ce4:	fffffc01 	.word	0xfffffc01
 8000ce8:	080059bc 	.word	0x080059bc
 8000cec:	fffff801 	.word	0xfffff801
 8000cf0:	000003f3 	.word	0x000003f3
 8000cf4:	fffffc0d 	.word	0xfffffc0d
 8000cf8:	45cb      	cmp	fp, r9
 8000cfa:	d200      	bcs.n	8000cfe <__aeabi_ddiv+0x23a>
 8000cfc:	e0f8      	b.n	8000ef0 <__aeabi_ddiv+0x42c>
 8000cfe:	d100      	bne.n	8000d02 <__aeabi_ddiv+0x23e>
 8000d00:	e0f3      	b.n	8000eea <__aeabi_ddiv+0x426>
 8000d02:	2301      	movs	r3, #1
 8000d04:	425b      	negs	r3, r3
 8000d06:	469c      	mov	ip, r3
 8000d08:	4644      	mov	r4, r8
 8000d0a:	4648      	mov	r0, r9
 8000d0c:	2500      	movs	r5, #0
 8000d0e:	44e2      	add	sl, ip
 8000d10:	465b      	mov	r3, fp
 8000d12:	0e17      	lsrs	r7, r2, #24
 8000d14:	021b      	lsls	r3, r3, #8
 8000d16:	431f      	orrs	r7, r3
 8000d18:	0c19      	lsrs	r1, r3, #16
 8000d1a:	043b      	lsls	r3, r7, #16
 8000d1c:	0212      	lsls	r2, r2, #8
 8000d1e:	9700      	str	r7, [sp, #0]
 8000d20:	0c1f      	lsrs	r7, r3, #16
 8000d22:	4691      	mov	r9, r2
 8000d24:	9102      	str	r1, [sp, #8]
 8000d26:	9703      	str	r7, [sp, #12]
 8000d28:	f7ff fa7e 	bl	8000228 <__aeabi_uidivmod>
 8000d2c:	0002      	movs	r2, r0
 8000d2e:	437a      	muls	r2, r7
 8000d30:	040b      	lsls	r3, r1, #16
 8000d32:	0c21      	lsrs	r1, r4, #16
 8000d34:	4680      	mov	r8, r0
 8000d36:	4319      	orrs	r1, r3
 8000d38:	428a      	cmp	r2, r1
 8000d3a:	d909      	bls.n	8000d50 <__aeabi_ddiv+0x28c>
 8000d3c:	9f00      	ldr	r7, [sp, #0]
 8000d3e:	2301      	movs	r3, #1
 8000d40:	46bc      	mov	ip, r7
 8000d42:	425b      	negs	r3, r3
 8000d44:	4461      	add	r1, ip
 8000d46:	469c      	mov	ip, r3
 8000d48:	44e0      	add	r8, ip
 8000d4a:	428f      	cmp	r7, r1
 8000d4c:	d800      	bhi.n	8000d50 <__aeabi_ddiv+0x28c>
 8000d4e:	e15c      	b.n	800100a <__aeabi_ddiv+0x546>
 8000d50:	1a88      	subs	r0, r1, r2
 8000d52:	9902      	ldr	r1, [sp, #8]
 8000d54:	f7ff fa68 	bl	8000228 <__aeabi_uidivmod>
 8000d58:	9a03      	ldr	r2, [sp, #12]
 8000d5a:	0424      	lsls	r4, r4, #16
 8000d5c:	4342      	muls	r2, r0
 8000d5e:	0409      	lsls	r1, r1, #16
 8000d60:	0c24      	lsrs	r4, r4, #16
 8000d62:	0003      	movs	r3, r0
 8000d64:	430c      	orrs	r4, r1
 8000d66:	42a2      	cmp	r2, r4
 8000d68:	d906      	bls.n	8000d78 <__aeabi_ddiv+0x2b4>
 8000d6a:	9900      	ldr	r1, [sp, #0]
 8000d6c:	3b01      	subs	r3, #1
 8000d6e:	468c      	mov	ip, r1
 8000d70:	4464      	add	r4, ip
 8000d72:	42a1      	cmp	r1, r4
 8000d74:	d800      	bhi.n	8000d78 <__aeabi_ddiv+0x2b4>
 8000d76:	e142      	b.n	8000ffe <__aeabi_ddiv+0x53a>
 8000d78:	1aa0      	subs	r0, r4, r2
 8000d7a:	4642      	mov	r2, r8
 8000d7c:	0412      	lsls	r2, r2, #16
 8000d7e:	431a      	orrs	r2, r3
 8000d80:	4693      	mov	fp, r2
 8000d82:	464b      	mov	r3, r9
 8000d84:	4659      	mov	r1, fp
 8000d86:	0c1b      	lsrs	r3, r3, #16
 8000d88:	001f      	movs	r7, r3
 8000d8a:	9304      	str	r3, [sp, #16]
 8000d8c:	040b      	lsls	r3, r1, #16
 8000d8e:	4649      	mov	r1, r9
 8000d90:	0409      	lsls	r1, r1, #16
 8000d92:	0c09      	lsrs	r1, r1, #16
 8000d94:	000c      	movs	r4, r1
 8000d96:	0c1b      	lsrs	r3, r3, #16
 8000d98:	435c      	muls	r4, r3
 8000d9a:	0c12      	lsrs	r2, r2, #16
 8000d9c:	437b      	muls	r3, r7
 8000d9e:	4688      	mov	r8, r1
 8000da0:	4351      	muls	r1, r2
 8000da2:	437a      	muls	r2, r7
 8000da4:	0c27      	lsrs	r7, r4, #16
 8000da6:	46bc      	mov	ip, r7
 8000da8:	185b      	adds	r3, r3, r1
 8000daa:	4463      	add	r3, ip
 8000dac:	4299      	cmp	r1, r3
 8000dae:	d903      	bls.n	8000db8 <__aeabi_ddiv+0x2f4>
 8000db0:	2180      	movs	r1, #128	@ 0x80
 8000db2:	0249      	lsls	r1, r1, #9
 8000db4:	468c      	mov	ip, r1
 8000db6:	4462      	add	r2, ip
 8000db8:	0c19      	lsrs	r1, r3, #16
 8000dba:	0424      	lsls	r4, r4, #16
 8000dbc:	041b      	lsls	r3, r3, #16
 8000dbe:	0c24      	lsrs	r4, r4, #16
 8000dc0:	188a      	adds	r2, r1, r2
 8000dc2:	191c      	adds	r4, r3, r4
 8000dc4:	4290      	cmp	r0, r2
 8000dc6:	d302      	bcc.n	8000dce <__aeabi_ddiv+0x30a>
 8000dc8:	d116      	bne.n	8000df8 <__aeabi_ddiv+0x334>
 8000dca:	42a5      	cmp	r5, r4
 8000dcc:	d214      	bcs.n	8000df8 <__aeabi_ddiv+0x334>
 8000dce:	465b      	mov	r3, fp
 8000dd0:	9f00      	ldr	r7, [sp, #0]
 8000dd2:	3b01      	subs	r3, #1
 8000dd4:	444d      	add	r5, r9
 8000dd6:	9305      	str	r3, [sp, #20]
 8000dd8:	454d      	cmp	r5, r9
 8000dda:	419b      	sbcs	r3, r3
 8000ddc:	46bc      	mov	ip, r7
 8000dde:	425b      	negs	r3, r3
 8000de0:	4463      	add	r3, ip
 8000de2:	18c0      	adds	r0, r0, r3
 8000de4:	4287      	cmp	r7, r0
 8000de6:	d300      	bcc.n	8000dea <__aeabi_ddiv+0x326>
 8000de8:	e102      	b.n	8000ff0 <__aeabi_ddiv+0x52c>
 8000dea:	4282      	cmp	r2, r0
 8000dec:	d900      	bls.n	8000df0 <__aeabi_ddiv+0x32c>
 8000dee:	e129      	b.n	8001044 <__aeabi_ddiv+0x580>
 8000df0:	d100      	bne.n	8000df4 <__aeabi_ddiv+0x330>
 8000df2:	e124      	b.n	800103e <__aeabi_ddiv+0x57a>
 8000df4:	9b05      	ldr	r3, [sp, #20]
 8000df6:	469b      	mov	fp, r3
 8000df8:	1b2c      	subs	r4, r5, r4
 8000dfa:	42a5      	cmp	r5, r4
 8000dfc:	41ad      	sbcs	r5, r5
 8000dfe:	9b00      	ldr	r3, [sp, #0]
 8000e00:	1a80      	subs	r0, r0, r2
 8000e02:	426d      	negs	r5, r5
 8000e04:	1b40      	subs	r0, r0, r5
 8000e06:	4283      	cmp	r3, r0
 8000e08:	d100      	bne.n	8000e0c <__aeabi_ddiv+0x348>
 8000e0a:	e10f      	b.n	800102c <__aeabi_ddiv+0x568>
 8000e0c:	9902      	ldr	r1, [sp, #8]
 8000e0e:	f7ff fa0b 	bl	8000228 <__aeabi_uidivmod>
 8000e12:	9a03      	ldr	r2, [sp, #12]
 8000e14:	040b      	lsls	r3, r1, #16
 8000e16:	4342      	muls	r2, r0
 8000e18:	0c21      	lsrs	r1, r4, #16
 8000e1a:	0005      	movs	r5, r0
 8000e1c:	4319      	orrs	r1, r3
 8000e1e:	428a      	cmp	r2, r1
 8000e20:	d900      	bls.n	8000e24 <__aeabi_ddiv+0x360>
 8000e22:	e0cb      	b.n	8000fbc <__aeabi_ddiv+0x4f8>
 8000e24:	1a88      	subs	r0, r1, r2
 8000e26:	9902      	ldr	r1, [sp, #8]
 8000e28:	f7ff f9fe 	bl	8000228 <__aeabi_uidivmod>
 8000e2c:	9a03      	ldr	r2, [sp, #12]
 8000e2e:	0424      	lsls	r4, r4, #16
 8000e30:	4342      	muls	r2, r0
 8000e32:	0409      	lsls	r1, r1, #16
 8000e34:	0c24      	lsrs	r4, r4, #16
 8000e36:	0003      	movs	r3, r0
 8000e38:	430c      	orrs	r4, r1
 8000e3a:	42a2      	cmp	r2, r4
 8000e3c:	d900      	bls.n	8000e40 <__aeabi_ddiv+0x37c>
 8000e3e:	e0ca      	b.n	8000fd6 <__aeabi_ddiv+0x512>
 8000e40:	4641      	mov	r1, r8
 8000e42:	1aa4      	subs	r4, r4, r2
 8000e44:	042a      	lsls	r2, r5, #16
 8000e46:	431a      	orrs	r2, r3
 8000e48:	9f04      	ldr	r7, [sp, #16]
 8000e4a:	0413      	lsls	r3, r2, #16
 8000e4c:	0c1b      	lsrs	r3, r3, #16
 8000e4e:	4359      	muls	r1, r3
 8000e50:	4640      	mov	r0, r8
 8000e52:	437b      	muls	r3, r7
 8000e54:	469c      	mov	ip, r3
 8000e56:	0c15      	lsrs	r5, r2, #16
 8000e58:	4368      	muls	r0, r5
 8000e5a:	0c0b      	lsrs	r3, r1, #16
 8000e5c:	4484      	add	ip, r0
 8000e5e:	4463      	add	r3, ip
 8000e60:	437d      	muls	r5, r7
 8000e62:	4298      	cmp	r0, r3
 8000e64:	d903      	bls.n	8000e6e <__aeabi_ddiv+0x3aa>
 8000e66:	2080      	movs	r0, #128	@ 0x80
 8000e68:	0240      	lsls	r0, r0, #9
 8000e6a:	4684      	mov	ip, r0
 8000e6c:	4465      	add	r5, ip
 8000e6e:	0c18      	lsrs	r0, r3, #16
 8000e70:	0409      	lsls	r1, r1, #16
 8000e72:	041b      	lsls	r3, r3, #16
 8000e74:	0c09      	lsrs	r1, r1, #16
 8000e76:	1940      	adds	r0, r0, r5
 8000e78:	185b      	adds	r3, r3, r1
 8000e7a:	4284      	cmp	r4, r0
 8000e7c:	d327      	bcc.n	8000ece <__aeabi_ddiv+0x40a>
 8000e7e:	d023      	beq.n	8000ec8 <__aeabi_ddiv+0x404>
 8000e80:	2301      	movs	r3, #1
 8000e82:	0035      	movs	r5, r6
 8000e84:	431a      	orrs	r2, r3
 8000e86:	4b94      	ldr	r3, [pc, #592]	@ (80010d8 <__aeabi_ddiv+0x614>)
 8000e88:	4453      	add	r3, sl
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	dd60      	ble.n	8000f50 <__aeabi_ddiv+0x48c>
 8000e8e:	0751      	lsls	r1, r2, #29
 8000e90:	d000      	beq.n	8000e94 <__aeabi_ddiv+0x3d0>
 8000e92:	e086      	b.n	8000fa2 <__aeabi_ddiv+0x4de>
 8000e94:	002e      	movs	r6, r5
 8000e96:	08d1      	lsrs	r1, r2, #3
 8000e98:	465a      	mov	r2, fp
 8000e9a:	01d2      	lsls	r2, r2, #7
 8000e9c:	d506      	bpl.n	8000eac <__aeabi_ddiv+0x3e8>
 8000e9e:	465a      	mov	r2, fp
 8000ea0:	4b8e      	ldr	r3, [pc, #568]	@ (80010dc <__aeabi_ddiv+0x618>)
 8000ea2:	401a      	ands	r2, r3
 8000ea4:	2380      	movs	r3, #128	@ 0x80
 8000ea6:	4693      	mov	fp, r2
 8000ea8:	00db      	lsls	r3, r3, #3
 8000eaa:	4453      	add	r3, sl
 8000eac:	4a8c      	ldr	r2, [pc, #560]	@ (80010e0 <__aeabi_ddiv+0x61c>)
 8000eae:	4293      	cmp	r3, r2
 8000eb0:	dd00      	ble.n	8000eb4 <__aeabi_ddiv+0x3f0>
 8000eb2:	e680      	b.n	8000bb6 <__aeabi_ddiv+0xf2>
 8000eb4:	465a      	mov	r2, fp
 8000eb6:	0752      	lsls	r2, r2, #29
 8000eb8:	430a      	orrs	r2, r1
 8000eba:	4690      	mov	r8, r2
 8000ebc:	465a      	mov	r2, fp
 8000ebe:	055b      	lsls	r3, r3, #21
 8000ec0:	0254      	lsls	r4, r2, #9
 8000ec2:	0b24      	lsrs	r4, r4, #12
 8000ec4:	0d5b      	lsrs	r3, r3, #21
 8000ec6:	e669      	b.n	8000b9c <__aeabi_ddiv+0xd8>
 8000ec8:	0035      	movs	r5, r6
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d0db      	beq.n	8000e86 <__aeabi_ddiv+0x3c2>
 8000ece:	9d00      	ldr	r5, [sp, #0]
 8000ed0:	1e51      	subs	r1, r2, #1
 8000ed2:	46ac      	mov	ip, r5
 8000ed4:	4464      	add	r4, ip
 8000ed6:	42ac      	cmp	r4, r5
 8000ed8:	d200      	bcs.n	8000edc <__aeabi_ddiv+0x418>
 8000eda:	e09e      	b.n	800101a <__aeabi_ddiv+0x556>
 8000edc:	4284      	cmp	r4, r0
 8000ede:	d200      	bcs.n	8000ee2 <__aeabi_ddiv+0x41e>
 8000ee0:	e0e1      	b.n	80010a6 <__aeabi_ddiv+0x5e2>
 8000ee2:	d100      	bne.n	8000ee6 <__aeabi_ddiv+0x422>
 8000ee4:	e0ee      	b.n	80010c4 <__aeabi_ddiv+0x600>
 8000ee6:	000a      	movs	r2, r1
 8000ee8:	e7ca      	b.n	8000e80 <__aeabi_ddiv+0x3bc>
 8000eea:	4542      	cmp	r2, r8
 8000eec:	d900      	bls.n	8000ef0 <__aeabi_ddiv+0x42c>
 8000eee:	e708      	b.n	8000d02 <__aeabi_ddiv+0x23e>
 8000ef0:	464b      	mov	r3, r9
 8000ef2:	07dc      	lsls	r4, r3, #31
 8000ef4:	0858      	lsrs	r0, r3, #1
 8000ef6:	4643      	mov	r3, r8
 8000ef8:	085b      	lsrs	r3, r3, #1
 8000efa:	431c      	orrs	r4, r3
 8000efc:	4643      	mov	r3, r8
 8000efe:	07dd      	lsls	r5, r3, #31
 8000f00:	e706      	b.n	8000d10 <__aeabi_ddiv+0x24c>
 8000f02:	f001 f9b9 	bl	8002278 <__clzsi2>
 8000f06:	2315      	movs	r3, #21
 8000f08:	469c      	mov	ip, r3
 8000f0a:	4484      	add	ip, r0
 8000f0c:	0002      	movs	r2, r0
 8000f0e:	4663      	mov	r3, ip
 8000f10:	3220      	adds	r2, #32
 8000f12:	2b1c      	cmp	r3, #28
 8000f14:	dc00      	bgt.n	8000f18 <__aeabi_ddiv+0x454>
 8000f16:	e692      	b.n	8000c3e <__aeabi_ddiv+0x17a>
 8000f18:	0023      	movs	r3, r4
 8000f1a:	3808      	subs	r0, #8
 8000f1c:	4083      	lsls	r3, r0
 8000f1e:	4699      	mov	r9, r3
 8000f20:	2300      	movs	r3, #0
 8000f22:	4698      	mov	r8, r3
 8000f24:	e69a      	b.n	8000c5c <__aeabi_ddiv+0x198>
 8000f26:	f001 f9a7 	bl	8002278 <__clzsi2>
 8000f2a:	0002      	movs	r2, r0
 8000f2c:	0003      	movs	r3, r0
 8000f2e:	3215      	adds	r2, #21
 8000f30:	3320      	adds	r3, #32
 8000f32:	2a1c      	cmp	r2, #28
 8000f34:	dc00      	bgt.n	8000f38 <__aeabi_ddiv+0x474>
 8000f36:	e65f      	b.n	8000bf8 <__aeabi_ddiv+0x134>
 8000f38:	9900      	ldr	r1, [sp, #0]
 8000f3a:	3808      	subs	r0, #8
 8000f3c:	4081      	lsls	r1, r0
 8000f3e:	2200      	movs	r2, #0
 8000f40:	468b      	mov	fp, r1
 8000f42:	e666      	b.n	8000c12 <__aeabi_ddiv+0x14e>
 8000f44:	2200      	movs	r2, #0
 8000f46:	002e      	movs	r6, r5
 8000f48:	2400      	movs	r4, #0
 8000f4a:	4690      	mov	r8, r2
 8000f4c:	4b65      	ldr	r3, [pc, #404]	@ (80010e4 <__aeabi_ddiv+0x620>)
 8000f4e:	e625      	b.n	8000b9c <__aeabi_ddiv+0xd8>
 8000f50:	002e      	movs	r6, r5
 8000f52:	2101      	movs	r1, #1
 8000f54:	1ac9      	subs	r1, r1, r3
 8000f56:	2938      	cmp	r1, #56	@ 0x38
 8000f58:	dd00      	ble.n	8000f5c <__aeabi_ddiv+0x498>
 8000f5a:	e61b      	b.n	8000b94 <__aeabi_ddiv+0xd0>
 8000f5c:	291f      	cmp	r1, #31
 8000f5e:	dc7e      	bgt.n	800105e <__aeabi_ddiv+0x59a>
 8000f60:	4861      	ldr	r0, [pc, #388]	@ (80010e8 <__aeabi_ddiv+0x624>)
 8000f62:	0014      	movs	r4, r2
 8000f64:	4450      	add	r0, sl
 8000f66:	465b      	mov	r3, fp
 8000f68:	4082      	lsls	r2, r0
 8000f6a:	4083      	lsls	r3, r0
 8000f6c:	40cc      	lsrs	r4, r1
 8000f6e:	1e50      	subs	r0, r2, #1
 8000f70:	4182      	sbcs	r2, r0
 8000f72:	4323      	orrs	r3, r4
 8000f74:	431a      	orrs	r2, r3
 8000f76:	465b      	mov	r3, fp
 8000f78:	40cb      	lsrs	r3, r1
 8000f7a:	0751      	lsls	r1, r2, #29
 8000f7c:	d009      	beq.n	8000f92 <__aeabi_ddiv+0x4ce>
 8000f7e:	210f      	movs	r1, #15
 8000f80:	4011      	ands	r1, r2
 8000f82:	2904      	cmp	r1, #4
 8000f84:	d005      	beq.n	8000f92 <__aeabi_ddiv+0x4ce>
 8000f86:	1d11      	adds	r1, r2, #4
 8000f88:	4291      	cmp	r1, r2
 8000f8a:	4192      	sbcs	r2, r2
 8000f8c:	4252      	negs	r2, r2
 8000f8e:	189b      	adds	r3, r3, r2
 8000f90:	000a      	movs	r2, r1
 8000f92:	0219      	lsls	r1, r3, #8
 8000f94:	d400      	bmi.n	8000f98 <__aeabi_ddiv+0x4d4>
 8000f96:	e09b      	b.n	80010d0 <__aeabi_ddiv+0x60c>
 8000f98:	2200      	movs	r2, #0
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	2400      	movs	r4, #0
 8000f9e:	4690      	mov	r8, r2
 8000fa0:	e5fc      	b.n	8000b9c <__aeabi_ddiv+0xd8>
 8000fa2:	210f      	movs	r1, #15
 8000fa4:	4011      	ands	r1, r2
 8000fa6:	2904      	cmp	r1, #4
 8000fa8:	d100      	bne.n	8000fac <__aeabi_ddiv+0x4e8>
 8000faa:	e773      	b.n	8000e94 <__aeabi_ddiv+0x3d0>
 8000fac:	1d11      	adds	r1, r2, #4
 8000fae:	4291      	cmp	r1, r2
 8000fb0:	4192      	sbcs	r2, r2
 8000fb2:	4252      	negs	r2, r2
 8000fb4:	002e      	movs	r6, r5
 8000fb6:	08c9      	lsrs	r1, r1, #3
 8000fb8:	4493      	add	fp, r2
 8000fba:	e76d      	b.n	8000e98 <__aeabi_ddiv+0x3d4>
 8000fbc:	9b00      	ldr	r3, [sp, #0]
 8000fbe:	3d01      	subs	r5, #1
 8000fc0:	469c      	mov	ip, r3
 8000fc2:	4461      	add	r1, ip
 8000fc4:	428b      	cmp	r3, r1
 8000fc6:	d900      	bls.n	8000fca <__aeabi_ddiv+0x506>
 8000fc8:	e72c      	b.n	8000e24 <__aeabi_ddiv+0x360>
 8000fca:	428a      	cmp	r2, r1
 8000fcc:	d800      	bhi.n	8000fd0 <__aeabi_ddiv+0x50c>
 8000fce:	e729      	b.n	8000e24 <__aeabi_ddiv+0x360>
 8000fd0:	1e85      	subs	r5, r0, #2
 8000fd2:	4461      	add	r1, ip
 8000fd4:	e726      	b.n	8000e24 <__aeabi_ddiv+0x360>
 8000fd6:	9900      	ldr	r1, [sp, #0]
 8000fd8:	3b01      	subs	r3, #1
 8000fda:	468c      	mov	ip, r1
 8000fdc:	4464      	add	r4, ip
 8000fde:	42a1      	cmp	r1, r4
 8000fe0:	d900      	bls.n	8000fe4 <__aeabi_ddiv+0x520>
 8000fe2:	e72d      	b.n	8000e40 <__aeabi_ddiv+0x37c>
 8000fe4:	42a2      	cmp	r2, r4
 8000fe6:	d800      	bhi.n	8000fea <__aeabi_ddiv+0x526>
 8000fe8:	e72a      	b.n	8000e40 <__aeabi_ddiv+0x37c>
 8000fea:	1e83      	subs	r3, r0, #2
 8000fec:	4464      	add	r4, ip
 8000fee:	e727      	b.n	8000e40 <__aeabi_ddiv+0x37c>
 8000ff0:	4287      	cmp	r7, r0
 8000ff2:	d000      	beq.n	8000ff6 <__aeabi_ddiv+0x532>
 8000ff4:	e6fe      	b.n	8000df4 <__aeabi_ddiv+0x330>
 8000ff6:	45a9      	cmp	r9, r5
 8000ff8:	d900      	bls.n	8000ffc <__aeabi_ddiv+0x538>
 8000ffa:	e6fb      	b.n	8000df4 <__aeabi_ddiv+0x330>
 8000ffc:	e6f5      	b.n	8000dea <__aeabi_ddiv+0x326>
 8000ffe:	42a2      	cmp	r2, r4
 8001000:	d800      	bhi.n	8001004 <__aeabi_ddiv+0x540>
 8001002:	e6b9      	b.n	8000d78 <__aeabi_ddiv+0x2b4>
 8001004:	1e83      	subs	r3, r0, #2
 8001006:	4464      	add	r4, ip
 8001008:	e6b6      	b.n	8000d78 <__aeabi_ddiv+0x2b4>
 800100a:	428a      	cmp	r2, r1
 800100c:	d800      	bhi.n	8001010 <__aeabi_ddiv+0x54c>
 800100e:	e69f      	b.n	8000d50 <__aeabi_ddiv+0x28c>
 8001010:	46bc      	mov	ip, r7
 8001012:	1e83      	subs	r3, r0, #2
 8001014:	4698      	mov	r8, r3
 8001016:	4461      	add	r1, ip
 8001018:	e69a      	b.n	8000d50 <__aeabi_ddiv+0x28c>
 800101a:	000a      	movs	r2, r1
 800101c:	4284      	cmp	r4, r0
 800101e:	d000      	beq.n	8001022 <__aeabi_ddiv+0x55e>
 8001020:	e72e      	b.n	8000e80 <__aeabi_ddiv+0x3bc>
 8001022:	454b      	cmp	r3, r9
 8001024:	d000      	beq.n	8001028 <__aeabi_ddiv+0x564>
 8001026:	e72b      	b.n	8000e80 <__aeabi_ddiv+0x3bc>
 8001028:	0035      	movs	r5, r6
 800102a:	e72c      	b.n	8000e86 <__aeabi_ddiv+0x3c2>
 800102c:	4b2a      	ldr	r3, [pc, #168]	@ (80010d8 <__aeabi_ddiv+0x614>)
 800102e:	4a2f      	ldr	r2, [pc, #188]	@ (80010ec <__aeabi_ddiv+0x628>)
 8001030:	4453      	add	r3, sl
 8001032:	4592      	cmp	sl, r2
 8001034:	db43      	blt.n	80010be <__aeabi_ddiv+0x5fa>
 8001036:	2201      	movs	r2, #1
 8001038:	2100      	movs	r1, #0
 800103a:	4493      	add	fp, r2
 800103c:	e72c      	b.n	8000e98 <__aeabi_ddiv+0x3d4>
 800103e:	42ac      	cmp	r4, r5
 8001040:	d800      	bhi.n	8001044 <__aeabi_ddiv+0x580>
 8001042:	e6d7      	b.n	8000df4 <__aeabi_ddiv+0x330>
 8001044:	2302      	movs	r3, #2
 8001046:	425b      	negs	r3, r3
 8001048:	469c      	mov	ip, r3
 800104a:	9900      	ldr	r1, [sp, #0]
 800104c:	444d      	add	r5, r9
 800104e:	454d      	cmp	r5, r9
 8001050:	419b      	sbcs	r3, r3
 8001052:	44e3      	add	fp, ip
 8001054:	468c      	mov	ip, r1
 8001056:	425b      	negs	r3, r3
 8001058:	4463      	add	r3, ip
 800105a:	18c0      	adds	r0, r0, r3
 800105c:	e6cc      	b.n	8000df8 <__aeabi_ddiv+0x334>
 800105e:	201f      	movs	r0, #31
 8001060:	4240      	negs	r0, r0
 8001062:	1ac3      	subs	r3, r0, r3
 8001064:	4658      	mov	r0, fp
 8001066:	40d8      	lsrs	r0, r3
 8001068:	2920      	cmp	r1, #32
 800106a:	d004      	beq.n	8001076 <__aeabi_ddiv+0x5b2>
 800106c:	4659      	mov	r1, fp
 800106e:	4b20      	ldr	r3, [pc, #128]	@ (80010f0 <__aeabi_ddiv+0x62c>)
 8001070:	4453      	add	r3, sl
 8001072:	4099      	lsls	r1, r3
 8001074:	430a      	orrs	r2, r1
 8001076:	1e53      	subs	r3, r2, #1
 8001078:	419a      	sbcs	r2, r3
 800107a:	2307      	movs	r3, #7
 800107c:	0019      	movs	r1, r3
 800107e:	4302      	orrs	r2, r0
 8001080:	2400      	movs	r4, #0
 8001082:	4011      	ands	r1, r2
 8001084:	4213      	tst	r3, r2
 8001086:	d009      	beq.n	800109c <__aeabi_ddiv+0x5d8>
 8001088:	3308      	adds	r3, #8
 800108a:	4013      	ands	r3, r2
 800108c:	2b04      	cmp	r3, #4
 800108e:	d01d      	beq.n	80010cc <__aeabi_ddiv+0x608>
 8001090:	1d13      	adds	r3, r2, #4
 8001092:	4293      	cmp	r3, r2
 8001094:	4189      	sbcs	r1, r1
 8001096:	001a      	movs	r2, r3
 8001098:	4249      	negs	r1, r1
 800109a:	0749      	lsls	r1, r1, #29
 800109c:	08d2      	lsrs	r2, r2, #3
 800109e:	430a      	orrs	r2, r1
 80010a0:	4690      	mov	r8, r2
 80010a2:	2300      	movs	r3, #0
 80010a4:	e57a      	b.n	8000b9c <__aeabi_ddiv+0xd8>
 80010a6:	4649      	mov	r1, r9
 80010a8:	9f00      	ldr	r7, [sp, #0]
 80010aa:	004d      	lsls	r5, r1, #1
 80010ac:	454d      	cmp	r5, r9
 80010ae:	4189      	sbcs	r1, r1
 80010b0:	46bc      	mov	ip, r7
 80010b2:	4249      	negs	r1, r1
 80010b4:	4461      	add	r1, ip
 80010b6:	46a9      	mov	r9, r5
 80010b8:	3a02      	subs	r2, #2
 80010ba:	1864      	adds	r4, r4, r1
 80010bc:	e7ae      	b.n	800101c <__aeabi_ddiv+0x558>
 80010be:	2201      	movs	r2, #1
 80010c0:	4252      	negs	r2, r2
 80010c2:	e746      	b.n	8000f52 <__aeabi_ddiv+0x48e>
 80010c4:	4599      	cmp	r9, r3
 80010c6:	d3ee      	bcc.n	80010a6 <__aeabi_ddiv+0x5e2>
 80010c8:	000a      	movs	r2, r1
 80010ca:	e7aa      	b.n	8001022 <__aeabi_ddiv+0x55e>
 80010cc:	2100      	movs	r1, #0
 80010ce:	e7e5      	b.n	800109c <__aeabi_ddiv+0x5d8>
 80010d0:	0759      	lsls	r1, r3, #29
 80010d2:	025b      	lsls	r3, r3, #9
 80010d4:	0b1c      	lsrs	r4, r3, #12
 80010d6:	e7e1      	b.n	800109c <__aeabi_ddiv+0x5d8>
 80010d8:	000003ff 	.word	0x000003ff
 80010dc:	feffffff 	.word	0xfeffffff
 80010e0:	000007fe 	.word	0x000007fe
 80010e4:	000007ff 	.word	0x000007ff
 80010e8:	0000041e 	.word	0x0000041e
 80010ec:	fffffc02 	.word	0xfffffc02
 80010f0:	0000043e 	.word	0x0000043e

080010f4 <__eqdf2>:
 80010f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010f6:	4657      	mov	r7, sl
 80010f8:	46de      	mov	lr, fp
 80010fa:	464e      	mov	r6, r9
 80010fc:	4645      	mov	r5, r8
 80010fe:	b5e0      	push	{r5, r6, r7, lr}
 8001100:	000d      	movs	r5, r1
 8001102:	0004      	movs	r4, r0
 8001104:	0fe8      	lsrs	r0, r5, #31
 8001106:	4683      	mov	fp, r0
 8001108:	0309      	lsls	r1, r1, #12
 800110a:	0fd8      	lsrs	r0, r3, #31
 800110c:	0b09      	lsrs	r1, r1, #12
 800110e:	4682      	mov	sl, r0
 8001110:	4819      	ldr	r0, [pc, #100]	@ (8001178 <__eqdf2+0x84>)
 8001112:	468c      	mov	ip, r1
 8001114:	031f      	lsls	r7, r3, #12
 8001116:	0069      	lsls	r1, r5, #1
 8001118:	005e      	lsls	r6, r3, #1
 800111a:	0d49      	lsrs	r1, r1, #21
 800111c:	0b3f      	lsrs	r7, r7, #12
 800111e:	0d76      	lsrs	r6, r6, #21
 8001120:	4281      	cmp	r1, r0
 8001122:	d018      	beq.n	8001156 <__eqdf2+0x62>
 8001124:	4286      	cmp	r6, r0
 8001126:	d00f      	beq.n	8001148 <__eqdf2+0x54>
 8001128:	2001      	movs	r0, #1
 800112a:	42b1      	cmp	r1, r6
 800112c:	d10d      	bne.n	800114a <__eqdf2+0x56>
 800112e:	45bc      	cmp	ip, r7
 8001130:	d10b      	bne.n	800114a <__eqdf2+0x56>
 8001132:	4294      	cmp	r4, r2
 8001134:	d109      	bne.n	800114a <__eqdf2+0x56>
 8001136:	45d3      	cmp	fp, sl
 8001138:	d01c      	beq.n	8001174 <__eqdf2+0x80>
 800113a:	2900      	cmp	r1, #0
 800113c:	d105      	bne.n	800114a <__eqdf2+0x56>
 800113e:	4660      	mov	r0, ip
 8001140:	4320      	orrs	r0, r4
 8001142:	1e43      	subs	r3, r0, #1
 8001144:	4198      	sbcs	r0, r3
 8001146:	e000      	b.n	800114a <__eqdf2+0x56>
 8001148:	2001      	movs	r0, #1
 800114a:	bcf0      	pop	{r4, r5, r6, r7}
 800114c:	46bb      	mov	fp, r7
 800114e:	46b2      	mov	sl, r6
 8001150:	46a9      	mov	r9, r5
 8001152:	46a0      	mov	r8, r4
 8001154:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001156:	2001      	movs	r0, #1
 8001158:	428e      	cmp	r6, r1
 800115a:	d1f6      	bne.n	800114a <__eqdf2+0x56>
 800115c:	4661      	mov	r1, ip
 800115e:	4339      	orrs	r1, r7
 8001160:	000f      	movs	r7, r1
 8001162:	4317      	orrs	r7, r2
 8001164:	4327      	orrs	r7, r4
 8001166:	d1f0      	bne.n	800114a <__eqdf2+0x56>
 8001168:	465b      	mov	r3, fp
 800116a:	4652      	mov	r2, sl
 800116c:	1a98      	subs	r0, r3, r2
 800116e:	1e43      	subs	r3, r0, #1
 8001170:	4198      	sbcs	r0, r3
 8001172:	e7ea      	b.n	800114a <__eqdf2+0x56>
 8001174:	2000      	movs	r0, #0
 8001176:	e7e8      	b.n	800114a <__eqdf2+0x56>
 8001178:	000007ff 	.word	0x000007ff

0800117c <__gedf2>:
 800117c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800117e:	4657      	mov	r7, sl
 8001180:	464e      	mov	r6, r9
 8001182:	4645      	mov	r5, r8
 8001184:	46de      	mov	lr, fp
 8001186:	b5e0      	push	{r5, r6, r7, lr}
 8001188:	000d      	movs	r5, r1
 800118a:	030e      	lsls	r6, r1, #12
 800118c:	0049      	lsls	r1, r1, #1
 800118e:	0d49      	lsrs	r1, r1, #21
 8001190:	468a      	mov	sl, r1
 8001192:	0fdf      	lsrs	r7, r3, #31
 8001194:	0fe9      	lsrs	r1, r5, #31
 8001196:	46bc      	mov	ip, r7
 8001198:	b083      	sub	sp, #12
 800119a:	4f2f      	ldr	r7, [pc, #188]	@ (8001258 <__gedf2+0xdc>)
 800119c:	0004      	movs	r4, r0
 800119e:	4680      	mov	r8, r0
 80011a0:	9101      	str	r1, [sp, #4]
 80011a2:	0058      	lsls	r0, r3, #1
 80011a4:	0319      	lsls	r1, r3, #12
 80011a6:	4691      	mov	r9, r2
 80011a8:	0b36      	lsrs	r6, r6, #12
 80011aa:	0b09      	lsrs	r1, r1, #12
 80011ac:	0d40      	lsrs	r0, r0, #21
 80011ae:	45ba      	cmp	sl, r7
 80011b0:	d01d      	beq.n	80011ee <__gedf2+0x72>
 80011b2:	42b8      	cmp	r0, r7
 80011b4:	d00d      	beq.n	80011d2 <__gedf2+0x56>
 80011b6:	4657      	mov	r7, sl
 80011b8:	2f00      	cmp	r7, #0
 80011ba:	d12a      	bne.n	8001212 <__gedf2+0x96>
 80011bc:	4334      	orrs	r4, r6
 80011be:	2800      	cmp	r0, #0
 80011c0:	d124      	bne.n	800120c <__gedf2+0x90>
 80011c2:	430a      	orrs	r2, r1
 80011c4:	d036      	beq.n	8001234 <__gedf2+0xb8>
 80011c6:	2c00      	cmp	r4, #0
 80011c8:	d141      	bne.n	800124e <__gedf2+0xd2>
 80011ca:	4663      	mov	r3, ip
 80011cc:	0058      	lsls	r0, r3, #1
 80011ce:	3801      	subs	r0, #1
 80011d0:	e015      	b.n	80011fe <__gedf2+0x82>
 80011d2:	4311      	orrs	r1, r2
 80011d4:	d138      	bne.n	8001248 <__gedf2+0xcc>
 80011d6:	4653      	mov	r3, sl
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d101      	bne.n	80011e0 <__gedf2+0x64>
 80011dc:	4326      	orrs	r6, r4
 80011de:	d0f4      	beq.n	80011ca <__gedf2+0x4e>
 80011e0:	9b01      	ldr	r3, [sp, #4]
 80011e2:	4563      	cmp	r3, ip
 80011e4:	d107      	bne.n	80011f6 <__gedf2+0x7a>
 80011e6:	9b01      	ldr	r3, [sp, #4]
 80011e8:	0058      	lsls	r0, r3, #1
 80011ea:	3801      	subs	r0, #1
 80011ec:	e007      	b.n	80011fe <__gedf2+0x82>
 80011ee:	4326      	orrs	r6, r4
 80011f0:	d12a      	bne.n	8001248 <__gedf2+0xcc>
 80011f2:	4550      	cmp	r0, sl
 80011f4:	d021      	beq.n	800123a <__gedf2+0xbe>
 80011f6:	2001      	movs	r0, #1
 80011f8:	9b01      	ldr	r3, [sp, #4]
 80011fa:	425f      	negs	r7, r3
 80011fc:	4338      	orrs	r0, r7
 80011fe:	b003      	add	sp, #12
 8001200:	bcf0      	pop	{r4, r5, r6, r7}
 8001202:	46bb      	mov	fp, r7
 8001204:	46b2      	mov	sl, r6
 8001206:	46a9      	mov	r9, r5
 8001208:	46a0      	mov	r8, r4
 800120a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800120c:	2c00      	cmp	r4, #0
 800120e:	d0dc      	beq.n	80011ca <__gedf2+0x4e>
 8001210:	e7e6      	b.n	80011e0 <__gedf2+0x64>
 8001212:	2800      	cmp	r0, #0
 8001214:	d0ef      	beq.n	80011f6 <__gedf2+0x7a>
 8001216:	9b01      	ldr	r3, [sp, #4]
 8001218:	4563      	cmp	r3, ip
 800121a:	d1ec      	bne.n	80011f6 <__gedf2+0x7a>
 800121c:	4582      	cmp	sl, r0
 800121e:	dcea      	bgt.n	80011f6 <__gedf2+0x7a>
 8001220:	dbe1      	blt.n	80011e6 <__gedf2+0x6a>
 8001222:	428e      	cmp	r6, r1
 8001224:	d8e7      	bhi.n	80011f6 <__gedf2+0x7a>
 8001226:	d1de      	bne.n	80011e6 <__gedf2+0x6a>
 8001228:	45c8      	cmp	r8, r9
 800122a:	d8e4      	bhi.n	80011f6 <__gedf2+0x7a>
 800122c:	2000      	movs	r0, #0
 800122e:	45c8      	cmp	r8, r9
 8001230:	d2e5      	bcs.n	80011fe <__gedf2+0x82>
 8001232:	e7d8      	b.n	80011e6 <__gedf2+0x6a>
 8001234:	2c00      	cmp	r4, #0
 8001236:	d0e2      	beq.n	80011fe <__gedf2+0x82>
 8001238:	e7dd      	b.n	80011f6 <__gedf2+0x7a>
 800123a:	4311      	orrs	r1, r2
 800123c:	d104      	bne.n	8001248 <__gedf2+0xcc>
 800123e:	9b01      	ldr	r3, [sp, #4]
 8001240:	4563      	cmp	r3, ip
 8001242:	d1d8      	bne.n	80011f6 <__gedf2+0x7a>
 8001244:	2000      	movs	r0, #0
 8001246:	e7da      	b.n	80011fe <__gedf2+0x82>
 8001248:	2002      	movs	r0, #2
 800124a:	4240      	negs	r0, r0
 800124c:	e7d7      	b.n	80011fe <__gedf2+0x82>
 800124e:	9b01      	ldr	r3, [sp, #4]
 8001250:	4563      	cmp	r3, ip
 8001252:	d0e6      	beq.n	8001222 <__gedf2+0xa6>
 8001254:	e7cf      	b.n	80011f6 <__gedf2+0x7a>
 8001256:	46c0      	nop			@ (mov r8, r8)
 8001258:	000007ff 	.word	0x000007ff

0800125c <__ledf2>:
 800125c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800125e:	4657      	mov	r7, sl
 8001260:	464e      	mov	r6, r9
 8001262:	4645      	mov	r5, r8
 8001264:	46de      	mov	lr, fp
 8001266:	b5e0      	push	{r5, r6, r7, lr}
 8001268:	000d      	movs	r5, r1
 800126a:	030e      	lsls	r6, r1, #12
 800126c:	0049      	lsls	r1, r1, #1
 800126e:	0d49      	lsrs	r1, r1, #21
 8001270:	468a      	mov	sl, r1
 8001272:	0fdf      	lsrs	r7, r3, #31
 8001274:	0fe9      	lsrs	r1, r5, #31
 8001276:	46bc      	mov	ip, r7
 8001278:	b083      	sub	sp, #12
 800127a:	4f2e      	ldr	r7, [pc, #184]	@ (8001334 <__ledf2+0xd8>)
 800127c:	0004      	movs	r4, r0
 800127e:	4680      	mov	r8, r0
 8001280:	9101      	str	r1, [sp, #4]
 8001282:	0058      	lsls	r0, r3, #1
 8001284:	0319      	lsls	r1, r3, #12
 8001286:	4691      	mov	r9, r2
 8001288:	0b36      	lsrs	r6, r6, #12
 800128a:	0b09      	lsrs	r1, r1, #12
 800128c:	0d40      	lsrs	r0, r0, #21
 800128e:	45ba      	cmp	sl, r7
 8001290:	d01e      	beq.n	80012d0 <__ledf2+0x74>
 8001292:	42b8      	cmp	r0, r7
 8001294:	d00d      	beq.n	80012b2 <__ledf2+0x56>
 8001296:	4657      	mov	r7, sl
 8001298:	2f00      	cmp	r7, #0
 800129a:	d127      	bne.n	80012ec <__ledf2+0x90>
 800129c:	4334      	orrs	r4, r6
 800129e:	2800      	cmp	r0, #0
 80012a0:	d133      	bne.n	800130a <__ledf2+0xae>
 80012a2:	430a      	orrs	r2, r1
 80012a4:	d034      	beq.n	8001310 <__ledf2+0xb4>
 80012a6:	2c00      	cmp	r4, #0
 80012a8:	d140      	bne.n	800132c <__ledf2+0xd0>
 80012aa:	4663      	mov	r3, ip
 80012ac:	0058      	lsls	r0, r3, #1
 80012ae:	3801      	subs	r0, #1
 80012b0:	e015      	b.n	80012de <__ledf2+0x82>
 80012b2:	4311      	orrs	r1, r2
 80012b4:	d112      	bne.n	80012dc <__ledf2+0x80>
 80012b6:	4653      	mov	r3, sl
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d101      	bne.n	80012c0 <__ledf2+0x64>
 80012bc:	4326      	orrs	r6, r4
 80012be:	d0f4      	beq.n	80012aa <__ledf2+0x4e>
 80012c0:	9b01      	ldr	r3, [sp, #4]
 80012c2:	4563      	cmp	r3, ip
 80012c4:	d01d      	beq.n	8001302 <__ledf2+0xa6>
 80012c6:	2001      	movs	r0, #1
 80012c8:	9b01      	ldr	r3, [sp, #4]
 80012ca:	425f      	negs	r7, r3
 80012cc:	4338      	orrs	r0, r7
 80012ce:	e006      	b.n	80012de <__ledf2+0x82>
 80012d0:	4326      	orrs	r6, r4
 80012d2:	d103      	bne.n	80012dc <__ledf2+0x80>
 80012d4:	4550      	cmp	r0, sl
 80012d6:	d1f6      	bne.n	80012c6 <__ledf2+0x6a>
 80012d8:	4311      	orrs	r1, r2
 80012da:	d01c      	beq.n	8001316 <__ledf2+0xba>
 80012dc:	2002      	movs	r0, #2
 80012de:	b003      	add	sp, #12
 80012e0:	bcf0      	pop	{r4, r5, r6, r7}
 80012e2:	46bb      	mov	fp, r7
 80012e4:	46b2      	mov	sl, r6
 80012e6:	46a9      	mov	r9, r5
 80012e8:	46a0      	mov	r8, r4
 80012ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012ec:	2800      	cmp	r0, #0
 80012ee:	d0ea      	beq.n	80012c6 <__ledf2+0x6a>
 80012f0:	9b01      	ldr	r3, [sp, #4]
 80012f2:	4563      	cmp	r3, ip
 80012f4:	d1e7      	bne.n	80012c6 <__ledf2+0x6a>
 80012f6:	4582      	cmp	sl, r0
 80012f8:	dce5      	bgt.n	80012c6 <__ledf2+0x6a>
 80012fa:	db02      	blt.n	8001302 <__ledf2+0xa6>
 80012fc:	428e      	cmp	r6, r1
 80012fe:	d8e2      	bhi.n	80012c6 <__ledf2+0x6a>
 8001300:	d00e      	beq.n	8001320 <__ledf2+0xc4>
 8001302:	9b01      	ldr	r3, [sp, #4]
 8001304:	0058      	lsls	r0, r3, #1
 8001306:	3801      	subs	r0, #1
 8001308:	e7e9      	b.n	80012de <__ledf2+0x82>
 800130a:	2c00      	cmp	r4, #0
 800130c:	d0cd      	beq.n	80012aa <__ledf2+0x4e>
 800130e:	e7d7      	b.n	80012c0 <__ledf2+0x64>
 8001310:	2c00      	cmp	r4, #0
 8001312:	d0e4      	beq.n	80012de <__ledf2+0x82>
 8001314:	e7d7      	b.n	80012c6 <__ledf2+0x6a>
 8001316:	9b01      	ldr	r3, [sp, #4]
 8001318:	2000      	movs	r0, #0
 800131a:	4563      	cmp	r3, ip
 800131c:	d0df      	beq.n	80012de <__ledf2+0x82>
 800131e:	e7d2      	b.n	80012c6 <__ledf2+0x6a>
 8001320:	45c8      	cmp	r8, r9
 8001322:	d8d0      	bhi.n	80012c6 <__ledf2+0x6a>
 8001324:	2000      	movs	r0, #0
 8001326:	45c8      	cmp	r8, r9
 8001328:	d2d9      	bcs.n	80012de <__ledf2+0x82>
 800132a:	e7ea      	b.n	8001302 <__ledf2+0xa6>
 800132c:	9b01      	ldr	r3, [sp, #4]
 800132e:	4563      	cmp	r3, ip
 8001330:	d0e4      	beq.n	80012fc <__ledf2+0xa0>
 8001332:	e7c8      	b.n	80012c6 <__ledf2+0x6a>
 8001334:	000007ff 	.word	0x000007ff

08001338 <__aeabi_dmul>:
 8001338:	b5f0      	push	{r4, r5, r6, r7, lr}
 800133a:	4657      	mov	r7, sl
 800133c:	464e      	mov	r6, r9
 800133e:	46de      	mov	lr, fp
 8001340:	4645      	mov	r5, r8
 8001342:	b5e0      	push	{r5, r6, r7, lr}
 8001344:	001f      	movs	r7, r3
 8001346:	030b      	lsls	r3, r1, #12
 8001348:	0b1b      	lsrs	r3, r3, #12
 800134a:	0016      	movs	r6, r2
 800134c:	469a      	mov	sl, r3
 800134e:	0fca      	lsrs	r2, r1, #31
 8001350:	004b      	lsls	r3, r1, #1
 8001352:	0004      	movs	r4, r0
 8001354:	4691      	mov	r9, r2
 8001356:	b085      	sub	sp, #20
 8001358:	0d5b      	lsrs	r3, r3, #21
 800135a:	d100      	bne.n	800135e <__aeabi_dmul+0x26>
 800135c:	e1cf      	b.n	80016fe <__aeabi_dmul+0x3c6>
 800135e:	4acd      	ldr	r2, [pc, #820]	@ (8001694 <__aeabi_dmul+0x35c>)
 8001360:	4293      	cmp	r3, r2
 8001362:	d055      	beq.n	8001410 <__aeabi_dmul+0xd8>
 8001364:	4651      	mov	r1, sl
 8001366:	0f42      	lsrs	r2, r0, #29
 8001368:	00c9      	lsls	r1, r1, #3
 800136a:	430a      	orrs	r2, r1
 800136c:	2180      	movs	r1, #128	@ 0x80
 800136e:	0409      	lsls	r1, r1, #16
 8001370:	4311      	orrs	r1, r2
 8001372:	00c2      	lsls	r2, r0, #3
 8001374:	4690      	mov	r8, r2
 8001376:	4ac8      	ldr	r2, [pc, #800]	@ (8001698 <__aeabi_dmul+0x360>)
 8001378:	468a      	mov	sl, r1
 800137a:	4693      	mov	fp, r2
 800137c:	449b      	add	fp, r3
 800137e:	2300      	movs	r3, #0
 8001380:	2500      	movs	r5, #0
 8001382:	9302      	str	r3, [sp, #8]
 8001384:	033c      	lsls	r4, r7, #12
 8001386:	007b      	lsls	r3, r7, #1
 8001388:	0ffa      	lsrs	r2, r7, #31
 800138a:	9601      	str	r6, [sp, #4]
 800138c:	0b24      	lsrs	r4, r4, #12
 800138e:	0d5b      	lsrs	r3, r3, #21
 8001390:	9200      	str	r2, [sp, #0]
 8001392:	d100      	bne.n	8001396 <__aeabi_dmul+0x5e>
 8001394:	e188      	b.n	80016a8 <__aeabi_dmul+0x370>
 8001396:	4abf      	ldr	r2, [pc, #764]	@ (8001694 <__aeabi_dmul+0x35c>)
 8001398:	4293      	cmp	r3, r2
 800139a:	d100      	bne.n	800139e <__aeabi_dmul+0x66>
 800139c:	e092      	b.n	80014c4 <__aeabi_dmul+0x18c>
 800139e:	4abe      	ldr	r2, [pc, #760]	@ (8001698 <__aeabi_dmul+0x360>)
 80013a0:	4694      	mov	ip, r2
 80013a2:	4463      	add	r3, ip
 80013a4:	449b      	add	fp, r3
 80013a6:	2d0a      	cmp	r5, #10
 80013a8:	dc42      	bgt.n	8001430 <__aeabi_dmul+0xf8>
 80013aa:	00e4      	lsls	r4, r4, #3
 80013ac:	0f73      	lsrs	r3, r6, #29
 80013ae:	4323      	orrs	r3, r4
 80013b0:	2480      	movs	r4, #128	@ 0x80
 80013b2:	4649      	mov	r1, r9
 80013b4:	0424      	lsls	r4, r4, #16
 80013b6:	431c      	orrs	r4, r3
 80013b8:	00f3      	lsls	r3, r6, #3
 80013ba:	9301      	str	r3, [sp, #4]
 80013bc:	9b00      	ldr	r3, [sp, #0]
 80013be:	2000      	movs	r0, #0
 80013c0:	4059      	eors	r1, r3
 80013c2:	b2cb      	uxtb	r3, r1
 80013c4:	9303      	str	r3, [sp, #12]
 80013c6:	2d02      	cmp	r5, #2
 80013c8:	dc00      	bgt.n	80013cc <__aeabi_dmul+0x94>
 80013ca:	e094      	b.n	80014f6 <__aeabi_dmul+0x1be>
 80013cc:	2301      	movs	r3, #1
 80013ce:	40ab      	lsls	r3, r5
 80013d0:	001d      	movs	r5, r3
 80013d2:	23a6      	movs	r3, #166	@ 0xa6
 80013d4:	002a      	movs	r2, r5
 80013d6:	00db      	lsls	r3, r3, #3
 80013d8:	401a      	ands	r2, r3
 80013da:	421d      	tst	r5, r3
 80013dc:	d000      	beq.n	80013e0 <__aeabi_dmul+0xa8>
 80013de:	e229      	b.n	8001834 <__aeabi_dmul+0x4fc>
 80013e0:	2390      	movs	r3, #144	@ 0x90
 80013e2:	009b      	lsls	r3, r3, #2
 80013e4:	421d      	tst	r5, r3
 80013e6:	d100      	bne.n	80013ea <__aeabi_dmul+0xb2>
 80013e8:	e24d      	b.n	8001886 <__aeabi_dmul+0x54e>
 80013ea:	2300      	movs	r3, #0
 80013ec:	2480      	movs	r4, #128	@ 0x80
 80013ee:	4699      	mov	r9, r3
 80013f0:	0324      	lsls	r4, r4, #12
 80013f2:	4ba8      	ldr	r3, [pc, #672]	@ (8001694 <__aeabi_dmul+0x35c>)
 80013f4:	0010      	movs	r0, r2
 80013f6:	464a      	mov	r2, r9
 80013f8:	051b      	lsls	r3, r3, #20
 80013fa:	4323      	orrs	r3, r4
 80013fc:	07d2      	lsls	r2, r2, #31
 80013fe:	4313      	orrs	r3, r2
 8001400:	0019      	movs	r1, r3
 8001402:	b005      	add	sp, #20
 8001404:	bcf0      	pop	{r4, r5, r6, r7}
 8001406:	46bb      	mov	fp, r7
 8001408:	46b2      	mov	sl, r6
 800140a:	46a9      	mov	r9, r5
 800140c:	46a0      	mov	r8, r4
 800140e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001410:	4652      	mov	r2, sl
 8001412:	4302      	orrs	r2, r0
 8001414:	4690      	mov	r8, r2
 8001416:	d000      	beq.n	800141a <__aeabi_dmul+0xe2>
 8001418:	e1ac      	b.n	8001774 <__aeabi_dmul+0x43c>
 800141a:	469b      	mov	fp, r3
 800141c:	2302      	movs	r3, #2
 800141e:	4692      	mov	sl, r2
 8001420:	2508      	movs	r5, #8
 8001422:	9302      	str	r3, [sp, #8]
 8001424:	e7ae      	b.n	8001384 <__aeabi_dmul+0x4c>
 8001426:	9b00      	ldr	r3, [sp, #0]
 8001428:	46a2      	mov	sl, r4
 800142a:	4699      	mov	r9, r3
 800142c:	9b01      	ldr	r3, [sp, #4]
 800142e:	4698      	mov	r8, r3
 8001430:	9b02      	ldr	r3, [sp, #8]
 8001432:	2b02      	cmp	r3, #2
 8001434:	d100      	bne.n	8001438 <__aeabi_dmul+0x100>
 8001436:	e1ca      	b.n	80017ce <__aeabi_dmul+0x496>
 8001438:	2b03      	cmp	r3, #3
 800143a:	d100      	bne.n	800143e <__aeabi_dmul+0x106>
 800143c:	e192      	b.n	8001764 <__aeabi_dmul+0x42c>
 800143e:	2b01      	cmp	r3, #1
 8001440:	d110      	bne.n	8001464 <__aeabi_dmul+0x12c>
 8001442:	2300      	movs	r3, #0
 8001444:	2400      	movs	r4, #0
 8001446:	2200      	movs	r2, #0
 8001448:	e7d4      	b.n	80013f4 <__aeabi_dmul+0xbc>
 800144a:	2201      	movs	r2, #1
 800144c:	087b      	lsrs	r3, r7, #1
 800144e:	403a      	ands	r2, r7
 8001450:	4313      	orrs	r3, r2
 8001452:	4652      	mov	r2, sl
 8001454:	07d2      	lsls	r2, r2, #31
 8001456:	4313      	orrs	r3, r2
 8001458:	4698      	mov	r8, r3
 800145a:	4653      	mov	r3, sl
 800145c:	085b      	lsrs	r3, r3, #1
 800145e:	469a      	mov	sl, r3
 8001460:	9b03      	ldr	r3, [sp, #12]
 8001462:	4699      	mov	r9, r3
 8001464:	465b      	mov	r3, fp
 8001466:	1c58      	adds	r0, r3, #1
 8001468:	2380      	movs	r3, #128	@ 0x80
 800146a:	00db      	lsls	r3, r3, #3
 800146c:	445b      	add	r3, fp
 800146e:	2b00      	cmp	r3, #0
 8001470:	dc00      	bgt.n	8001474 <__aeabi_dmul+0x13c>
 8001472:	e1b1      	b.n	80017d8 <__aeabi_dmul+0x4a0>
 8001474:	4642      	mov	r2, r8
 8001476:	0752      	lsls	r2, r2, #29
 8001478:	d00b      	beq.n	8001492 <__aeabi_dmul+0x15a>
 800147a:	220f      	movs	r2, #15
 800147c:	4641      	mov	r1, r8
 800147e:	400a      	ands	r2, r1
 8001480:	2a04      	cmp	r2, #4
 8001482:	d006      	beq.n	8001492 <__aeabi_dmul+0x15a>
 8001484:	4642      	mov	r2, r8
 8001486:	1d11      	adds	r1, r2, #4
 8001488:	4541      	cmp	r1, r8
 800148a:	4192      	sbcs	r2, r2
 800148c:	4688      	mov	r8, r1
 800148e:	4252      	negs	r2, r2
 8001490:	4492      	add	sl, r2
 8001492:	4652      	mov	r2, sl
 8001494:	01d2      	lsls	r2, r2, #7
 8001496:	d506      	bpl.n	80014a6 <__aeabi_dmul+0x16e>
 8001498:	4652      	mov	r2, sl
 800149a:	4b80      	ldr	r3, [pc, #512]	@ (800169c <__aeabi_dmul+0x364>)
 800149c:	401a      	ands	r2, r3
 800149e:	2380      	movs	r3, #128	@ 0x80
 80014a0:	4692      	mov	sl, r2
 80014a2:	00db      	lsls	r3, r3, #3
 80014a4:	18c3      	adds	r3, r0, r3
 80014a6:	4a7e      	ldr	r2, [pc, #504]	@ (80016a0 <__aeabi_dmul+0x368>)
 80014a8:	4293      	cmp	r3, r2
 80014aa:	dd00      	ble.n	80014ae <__aeabi_dmul+0x176>
 80014ac:	e18f      	b.n	80017ce <__aeabi_dmul+0x496>
 80014ae:	4642      	mov	r2, r8
 80014b0:	08d1      	lsrs	r1, r2, #3
 80014b2:	4652      	mov	r2, sl
 80014b4:	0752      	lsls	r2, r2, #29
 80014b6:	430a      	orrs	r2, r1
 80014b8:	4651      	mov	r1, sl
 80014ba:	055b      	lsls	r3, r3, #21
 80014bc:	024c      	lsls	r4, r1, #9
 80014be:	0b24      	lsrs	r4, r4, #12
 80014c0:	0d5b      	lsrs	r3, r3, #21
 80014c2:	e797      	b.n	80013f4 <__aeabi_dmul+0xbc>
 80014c4:	4b73      	ldr	r3, [pc, #460]	@ (8001694 <__aeabi_dmul+0x35c>)
 80014c6:	4326      	orrs	r6, r4
 80014c8:	469c      	mov	ip, r3
 80014ca:	44e3      	add	fp, ip
 80014cc:	2e00      	cmp	r6, #0
 80014ce:	d100      	bne.n	80014d2 <__aeabi_dmul+0x19a>
 80014d0:	e16f      	b.n	80017b2 <__aeabi_dmul+0x47a>
 80014d2:	2303      	movs	r3, #3
 80014d4:	4649      	mov	r1, r9
 80014d6:	431d      	orrs	r5, r3
 80014d8:	9b00      	ldr	r3, [sp, #0]
 80014da:	4059      	eors	r1, r3
 80014dc:	b2cb      	uxtb	r3, r1
 80014de:	9303      	str	r3, [sp, #12]
 80014e0:	2d0a      	cmp	r5, #10
 80014e2:	dd00      	ble.n	80014e6 <__aeabi_dmul+0x1ae>
 80014e4:	e133      	b.n	800174e <__aeabi_dmul+0x416>
 80014e6:	2301      	movs	r3, #1
 80014e8:	40ab      	lsls	r3, r5
 80014ea:	001d      	movs	r5, r3
 80014ec:	2303      	movs	r3, #3
 80014ee:	9302      	str	r3, [sp, #8]
 80014f0:	2288      	movs	r2, #136	@ 0x88
 80014f2:	422a      	tst	r2, r5
 80014f4:	d197      	bne.n	8001426 <__aeabi_dmul+0xee>
 80014f6:	4642      	mov	r2, r8
 80014f8:	4643      	mov	r3, r8
 80014fa:	0412      	lsls	r2, r2, #16
 80014fc:	0c12      	lsrs	r2, r2, #16
 80014fe:	0016      	movs	r6, r2
 8001500:	9801      	ldr	r0, [sp, #4]
 8001502:	0c1d      	lsrs	r5, r3, #16
 8001504:	0c03      	lsrs	r3, r0, #16
 8001506:	0400      	lsls	r0, r0, #16
 8001508:	0c00      	lsrs	r0, r0, #16
 800150a:	4346      	muls	r6, r0
 800150c:	46b4      	mov	ip, r6
 800150e:	001e      	movs	r6, r3
 8001510:	436e      	muls	r6, r5
 8001512:	9600      	str	r6, [sp, #0]
 8001514:	0016      	movs	r6, r2
 8001516:	0007      	movs	r7, r0
 8001518:	435e      	muls	r6, r3
 800151a:	4661      	mov	r1, ip
 800151c:	46b0      	mov	r8, r6
 800151e:	436f      	muls	r7, r5
 8001520:	0c0e      	lsrs	r6, r1, #16
 8001522:	44b8      	add	r8, r7
 8001524:	4446      	add	r6, r8
 8001526:	42b7      	cmp	r7, r6
 8001528:	d905      	bls.n	8001536 <__aeabi_dmul+0x1fe>
 800152a:	2180      	movs	r1, #128	@ 0x80
 800152c:	0249      	lsls	r1, r1, #9
 800152e:	4688      	mov	r8, r1
 8001530:	9f00      	ldr	r7, [sp, #0]
 8001532:	4447      	add	r7, r8
 8001534:	9700      	str	r7, [sp, #0]
 8001536:	4661      	mov	r1, ip
 8001538:	0409      	lsls	r1, r1, #16
 800153a:	0c09      	lsrs	r1, r1, #16
 800153c:	0c37      	lsrs	r7, r6, #16
 800153e:	0436      	lsls	r6, r6, #16
 8001540:	468c      	mov	ip, r1
 8001542:	0031      	movs	r1, r6
 8001544:	4461      	add	r1, ip
 8001546:	9101      	str	r1, [sp, #4]
 8001548:	0011      	movs	r1, r2
 800154a:	0c26      	lsrs	r6, r4, #16
 800154c:	0424      	lsls	r4, r4, #16
 800154e:	0c24      	lsrs	r4, r4, #16
 8001550:	4361      	muls	r1, r4
 8001552:	468c      	mov	ip, r1
 8001554:	0021      	movs	r1, r4
 8001556:	4369      	muls	r1, r5
 8001558:	4689      	mov	r9, r1
 800155a:	4661      	mov	r1, ip
 800155c:	0c09      	lsrs	r1, r1, #16
 800155e:	4688      	mov	r8, r1
 8001560:	4372      	muls	r2, r6
 8001562:	444a      	add	r2, r9
 8001564:	4442      	add	r2, r8
 8001566:	4375      	muls	r5, r6
 8001568:	4591      	cmp	r9, r2
 800156a:	d903      	bls.n	8001574 <__aeabi_dmul+0x23c>
 800156c:	2180      	movs	r1, #128	@ 0x80
 800156e:	0249      	lsls	r1, r1, #9
 8001570:	4688      	mov	r8, r1
 8001572:	4445      	add	r5, r8
 8001574:	0c11      	lsrs	r1, r2, #16
 8001576:	4688      	mov	r8, r1
 8001578:	4661      	mov	r1, ip
 800157a:	0409      	lsls	r1, r1, #16
 800157c:	0c09      	lsrs	r1, r1, #16
 800157e:	468c      	mov	ip, r1
 8001580:	0412      	lsls	r2, r2, #16
 8001582:	4462      	add	r2, ip
 8001584:	18b9      	adds	r1, r7, r2
 8001586:	9102      	str	r1, [sp, #8]
 8001588:	4651      	mov	r1, sl
 800158a:	0c09      	lsrs	r1, r1, #16
 800158c:	468c      	mov	ip, r1
 800158e:	4651      	mov	r1, sl
 8001590:	040f      	lsls	r7, r1, #16
 8001592:	0c3f      	lsrs	r7, r7, #16
 8001594:	0039      	movs	r1, r7
 8001596:	4341      	muls	r1, r0
 8001598:	4445      	add	r5, r8
 800159a:	4688      	mov	r8, r1
 800159c:	4661      	mov	r1, ip
 800159e:	4341      	muls	r1, r0
 80015a0:	468a      	mov	sl, r1
 80015a2:	4641      	mov	r1, r8
 80015a4:	4660      	mov	r0, ip
 80015a6:	0c09      	lsrs	r1, r1, #16
 80015a8:	4689      	mov	r9, r1
 80015aa:	4358      	muls	r0, r3
 80015ac:	437b      	muls	r3, r7
 80015ae:	4453      	add	r3, sl
 80015b0:	444b      	add	r3, r9
 80015b2:	459a      	cmp	sl, r3
 80015b4:	d903      	bls.n	80015be <__aeabi_dmul+0x286>
 80015b6:	2180      	movs	r1, #128	@ 0x80
 80015b8:	0249      	lsls	r1, r1, #9
 80015ba:	4689      	mov	r9, r1
 80015bc:	4448      	add	r0, r9
 80015be:	0c19      	lsrs	r1, r3, #16
 80015c0:	4689      	mov	r9, r1
 80015c2:	4641      	mov	r1, r8
 80015c4:	0409      	lsls	r1, r1, #16
 80015c6:	0c09      	lsrs	r1, r1, #16
 80015c8:	4688      	mov	r8, r1
 80015ca:	0039      	movs	r1, r7
 80015cc:	4361      	muls	r1, r4
 80015ce:	041b      	lsls	r3, r3, #16
 80015d0:	4443      	add	r3, r8
 80015d2:	4688      	mov	r8, r1
 80015d4:	4661      	mov	r1, ip
 80015d6:	434c      	muls	r4, r1
 80015d8:	4371      	muls	r1, r6
 80015da:	468c      	mov	ip, r1
 80015dc:	4641      	mov	r1, r8
 80015de:	4377      	muls	r7, r6
 80015e0:	0c0e      	lsrs	r6, r1, #16
 80015e2:	193f      	adds	r7, r7, r4
 80015e4:	19f6      	adds	r6, r6, r7
 80015e6:	4448      	add	r0, r9
 80015e8:	42b4      	cmp	r4, r6
 80015ea:	d903      	bls.n	80015f4 <__aeabi_dmul+0x2bc>
 80015ec:	2180      	movs	r1, #128	@ 0x80
 80015ee:	0249      	lsls	r1, r1, #9
 80015f0:	4689      	mov	r9, r1
 80015f2:	44cc      	add	ip, r9
 80015f4:	9902      	ldr	r1, [sp, #8]
 80015f6:	9f00      	ldr	r7, [sp, #0]
 80015f8:	4689      	mov	r9, r1
 80015fa:	0431      	lsls	r1, r6, #16
 80015fc:	444f      	add	r7, r9
 80015fe:	4689      	mov	r9, r1
 8001600:	4641      	mov	r1, r8
 8001602:	4297      	cmp	r7, r2
 8001604:	4192      	sbcs	r2, r2
 8001606:	040c      	lsls	r4, r1, #16
 8001608:	0c24      	lsrs	r4, r4, #16
 800160a:	444c      	add	r4, r9
 800160c:	18ff      	adds	r7, r7, r3
 800160e:	4252      	negs	r2, r2
 8001610:	1964      	adds	r4, r4, r5
 8001612:	18a1      	adds	r1, r4, r2
 8001614:	429f      	cmp	r7, r3
 8001616:	419b      	sbcs	r3, r3
 8001618:	4688      	mov	r8, r1
 800161a:	4682      	mov	sl, r0
 800161c:	425b      	negs	r3, r3
 800161e:	4699      	mov	r9, r3
 8001620:	4590      	cmp	r8, r2
 8001622:	4192      	sbcs	r2, r2
 8001624:	42ac      	cmp	r4, r5
 8001626:	41a4      	sbcs	r4, r4
 8001628:	44c2      	add	sl, r8
 800162a:	44d1      	add	r9, sl
 800162c:	4252      	negs	r2, r2
 800162e:	4264      	negs	r4, r4
 8001630:	4314      	orrs	r4, r2
 8001632:	4599      	cmp	r9, r3
 8001634:	419b      	sbcs	r3, r3
 8001636:	4582      	cmp	sl, r0
 8001638:	4192      	sbcs	r2, r2
 800163a:	425b      	negs	r3, r3
 800163c:	4252      	negs	r2, r2
 800163e:	4313      	orrs	r3, r2
 8001640:	464a      	mov	r2, r9
 8001642:	0c36      	lsrs	r6, r6, #16
 8001644:	19a4      	adds	r4, r4, r6
 8001646:	18e3      	adds	r3, r4, r3
 8001648:	4463      	add	r3, ip
 800164a:	025b      	lsls	r3, r3, #9
 800164c:	0dd2      	lsrs	r2, r2, #23
 800164e:	431a      	orrs	r2, r3
 8001650:	9901      	ldr	r1, [sp, #4]
 8001652:	4692      	mov	sl, r2
 8001654:	027a      	lsls	r2, r7, #9
 8001656:	430a      	orrs	r2, r1
 8001658:	1e50      	subs	r0, r2, #1
 800165a:	4182      	sbcs	r2, r0
 800165c:	0dff      	lsrs	r7, r7, #23
 800165e:	4317      	orrs	r7, r2
 8001660:	464a      	mov	r2, r9
 8001662:	0252      	lsls	r2, r2, #9
 8001664:	4317      	orrs	r7, r2
 8001666:	46b8      	mov	r8, r7
 8001668:	01db      	lsls	r3, r3, #7
 800166a:	d500      	bpl.n	800166e <__aeabi_dmul+0x336>
 800166c:	e6ed      	b.n	800144a <__aeabi_dmul+0x112>
 800166e:	4b0d      	ldr	r3, [pc, #52]	@ (80016a4 <__aeabi_dmul+0x36c>)
 8001670:	9a03      	ldr	r2, [sp, #12]
 8001672:	445b      	add	r3, fp
 8001674:	4691      	mov	r9, r2
 8001676:	2b00      	cmp	r3, #0
 8001678:	dc00      	bgt.n	800167c <__aeabi_dmul+0x344>
 800167a:	e0ac      	b.n	80017d6 <__aeabi_dmul+0x49e>
 800167c:	003a      	movs	r2, r7
 800167e:	0752      	lsls	r2, r2, #29
 8001680:	d100      	bne.n	8001684 <__aeabi_dmul+0x34c>
 8001682:	e710      	b.n	80014a6 <__aeabi_dmul+0x16e>
 8001684:	220f      	movs	r2, #15
 8001686:	4658      	mov	r0, fp
 8001688:	403a      	ands	r2, r7
 800168a:	2a04      	cmp	r2, #4
 800168c:	d000      	beq.n	8001690 <__aeabi_dmul+0x358>
 800168e:	e6f9      	b.n	8001484 <__aeabi_dmul+0x14c>
 8001690:	e709      	b.n	80014a6 <__aeabi_dmul+0x16e>
 8001692:	46c0      	nop			@ (mov r8, r8)
 8001694:	000007ff 	.word	0x000007ff
 8001698:	fffffc01 	.word	0xfffffc01
 800169c:	feffffff 	.word	0xfeffffff
 80016a0:	000007fe 	.word	0x000007fe
 80016a4:	000003ff 	.word	0x000003ff
 80016a8:	0022      	movs	r2, r4
 80016aa:	4332      	orrs	r2, r6
 80016ac:	d06f      	beq.n	800178e <__aeabi_dmul+0x456>
 80016ae:	2c00      	cmp	r4, #0
 80016b0:	d100      	bne.n	80016b4 <__aeabi_dmul+0x37c>
 80016b2:	e0c2      	b.n	800183a <__aeabi_dmul+0x502>
 80016b4:	0020      	movs	r0, r4
 80016b6:	f000 fddf 	bl	8002278 <__clzsi2>
 80016ba:	0002      	movs	r2, r0
 80016bc:	0003      	movs	r3, r0
 80016be:	3a0b      	subs	r2, #11
 80016c0:	201d      	movs	r0, #29
 80016c2:	1a82      	subs	r2, r0, r2
 80016c4:	0030      	movs	r0, r6
 80016c6:	0019      	movs	r1, r3
 80016c8:	40d0      	lsrs	r0, r2
 80016ca:	3908      	subs	r1, #8
 80016cc:	408c      	lsls	r4, r1
 80016ce:	0002      	movs	r2, r0
 80016d0:	4322      	orrs	r2, r4
 80016d2:	0034      	movs	r4, r6
 80016d4:	408c      	lsls	r4, r1
 80016d6:	4659      	mov	r1, fp
 80016d8:	1acb      	subs	r3, r1, r3
 80016da:	4986      	ldr	r1, [pc, #536]	@ (80018f4 <__aeabi_dmul+0x5bc>)
 80016dc:	468b      	mov	fp, r1
 80016de:	449b      	add	fp, r3
 80016e0:	2d0a      	cmp	r5, #10
 80016e2:	dd00      	ble.n	80016e6 <__aeabi_dmul+0x3ae>
 80016e4:	e6a4      	b.n	8001430 <__aeabi_dmul+0xf8>
 80016e6:	4649      	mov	r1, r9
 80016e8:	9b00      	ldr	r3, [sp, #0]
 80016ea:	9401      	str	r4, [sp, #4]
 80016ec:	4059      	eors	r1, r3
 80016ee:	b2cb      	uxtb	r3, r1
 80016f0:	0014      	movs	r4, r2
 80016f2:	2000      	movs	r0, #0
 80016f4:	9303      	str	r3, [sp, #12]
 80016f6:	2d02      	cmp	r5, #2
 80016f8:	dd00      	ble.n	80016fc <__aeabi_dmul+0x3c4>
 80016fa:	e667      	b.n	80013cc <__aeabi_dmul+0x94>
 80016fc:	e6fb      	b.n	80014f6 <__aeabi_dmul+0x1be>
 80016fe:	4653      	mov	r3, sl
 8001700:	4303      	orrs	r3, r0
 8001702:	4698      	mov	r8, r3
 8001704:	d03c      	beq.n	8001780 <__aeabi_dmul+0x448>
 8001706:	4653      	mov	r3, sl
 8001708:	2b00      	cmp	r3, #0
 800170a:	d100      	bne.n	800170e <__aeabi_dmul+0x3d6>
 800170c:	e0a3      	b.n	8001856 <__aeabi_dmul+0x51e>
 800170e:	4650      	mov	r0, sl
 8001710:	f000 fdb2 	bl	8002278 <__clzsi2>
 8001714:	230b      	movs	r3, #11
 8001716:	425b      	negs	r3, r3
 8001718:	469c      	mov	ip, r3
 800171a:	0002      	movs	r2, r0
 800171c:	4484      	add	ip, r0
 800171e:	0011      	movs	r1, r2
 8001720:	4650      	mov	r0, sl
 8001722:	3908      	subs	r1, #8
 8001724:	4088      	lsls	r0, r1
 8001726:	231d      	movs	r3, #29
 8001728:	4680      	mov	r8, r0
 800172a:	4660      	mov	r0, ip
 800172c:	1a1b      	subs	r3, r3, r0
 800172e:	0020      	movs	r0, r4
 8001730:	40d8      	lsrs	r0, r3
 8001732:	0003      	movs	r3, r0
 8001734:	4640      	mov	r0, r8
 8001736:	4303      	orrs	r3, r0
 8001738:	469a      	mov	sl, r3
 800173a:	0023      	movs	r3, r4
 800173c:	408b      	lsls	r3, r1
 800173e:	4698      	mov	r8, r3
 8001740:	4b6c      	ldr	r3, [pc, #432]	@ (80018f4 <__aeabi_dmul+0x5bc>)
 8001742:	2500      	movs	r5, #0
 8001744:	1a9b      	subs	r3, r3, r2
 8001746:	469b      	mov	fp, r3
 8001748:	2300      	movs	r3, #0
 800174a:	9302      	str	r3, [sp, #8]
 800174c:	e61a      	b.n	8001384 <__aeabi_dmul+0x4c>
 800174e:	2d0f      	cmp	r5, #15
 8001750:	d000      	beq.n	8001754 <__aeabi_dmul+0x41c>
 8001752:	e0c9      	b.n	80018e8 <__aeabi_dmul+0x5b0>
 8001754:	2380      	movs	r3, #128	@ 0x80
 8001756:	4652      	mov	r2, sl
 8001758:	031b      	lsls	r3, r3, #12
 800175a:	421a      	tst	r2, r3
 800175c:	d002      	beq.n	8001764 <__aeabi_dmul+0x42c>
 800175e:	421c      	tst	r4, r3
 8001760:	d100      	bne.n	8001764 <__aeabi_dmul+0x42c>
 8001762:	e092      	b.n	800188a <__aeabi_dmul+0x552>
 8001764:	2480      	movs	r4, #128	@ 0x80
 8001766:	4653      	mov	r3, sl
 8001768:	0324      	lsls	r4, r4, #12
 800176a:	431c      	orrs	r4, r3
 800176c:	0324      	lsls	r4, r4, #12
 800176e:	4642      	mov	r2, r8
 8001770:	0b24      	lsrs	r4, r4, #12
 8001772:	e63e      	b.n	80013f2 <__aeabi_dmul+0xba>
 8001774:	469b      	mov	fp, r3
 8001776:	2303      	movs	r3, #3
 8001778:	4680      	mov	r8, r0
 800177a:	250c      	movs	r5, #12
 800177c:	9302      	str	r3, [sp, #8]
 800177e:	e601      	b.n	8001384 <__aeabi_dmul+0x4c>
 8001780:	2300      	movs	r3, #0
 8001782:	469a      	mov	sl, r3
 8001784:	469b      	mov	fp, r3
 8001786:	3301      	adds	r3, #1
 8001788:	2504      	movs	r5, #4
 800178a:	9302      	str	r3, [sp, #8]
 800178c:	e5fa      	b.n	8001384 <__aeabi_dmul+0x4c>
 800178e:	2101      	movs	r1, #1
 8001790:	430d      	orrs	r5, r1
 8001792:	2d0a      	cmp	r5, #10
 8001794:	dd00      	ble.n	8001798 <__aeabi_dmul+0x460>
 8001796:	e64b      	b.n	8001430 <__aeabi_dmul+0xf8>
 8001798:	4649      	mov	r1, r9
 800179a:	9800      	ldr	r0, [sp, #0]
 800179c:	4041      	eors	r1, r0
 800179e:	b2c9      	uxtb	r1, r1
 80017a0:	9103      	str	r1, [sp, #12]
 80017a2:	2d02      	cmp	r5, #2
 80017a4:	dc00      	bgt.n	80017a8 <__aeabi_dmul+0x470>
 80017a6:	e096      	b.n	80018d6 <__aeabi_dmul+0x59e>
 80017a8:	2300      	movs	r3, #0
 80017aa:	2400      	movs	r4, #0
 80017ac:	2001      	movs	r0, #1
 80017ae:	9301      	str	r3, [sp, #4]
 80017b0:	e60c      	b.n	80013cc <__aeabi_dmul+0x94>
 80017b2:	4649      	mov	r1, r9
 80017b4:	2302      	movs	r3, #2
 80017b6:	9a00      	ldr	r2, [sp, #0]
 80017b8:	432b      	orrs	r3, r5
 80017ba:	4051      	eors	r1, r2
 80017bc:	b2ca      	uxtb	r2, r1
 80017be:	9203      	str	r2, [sp, #12]
 80017c0:	2b0a      	cmp	r3, #10
 80017c2:	dd00      	ble.n	80017c6 <__aeabi_dmul+0x48e>
 80017c4:	e634      	b.n	8001430 <__aeabi_dmul+0xf8>
 80017c6:	2d00      	cmp	r5, #0
 80017c8:	d157      	bne.n	800187a <__aeabi_dmul+0x542>
 80017ca:	9b03      	ldr	r3, [sp, #12]
 80017cc:	4699      	mov	r9, r3
 80017ce:	2400      	movs	r4, #0
 80017d0:	2200      	movs	r2, #0
 80017d2:	4b49      	ldr	r3, [pc, #292]	@ (80018f8 <__aeabi_dmul+0x5c0>)
 80017d4:	e60e      	b.n	80013f4 <__aeabi_dmul+0xbc>
 80017d6:	4658      	mov	r0, fp
 80017d8:	2101      	movs	r1, #1
 80017da:	1ac9      	subs	r1, r1, r3
 80017dc:	2938      	cmp	r1, #56	@ 0x38
 80017de:	dd00      	ble.n	80017e2 <__aeabi_dmul+0x4aa>
 80017e0:	e62f      	b.n	8001442 <__aeabi_dmul+0x10a>
 80017e2:	291f      	cmp	r1, #31
 80017e4:	dd56      	ble.n	8001894 <__aeabi_dmul+0x55c>
 80017e6:	221f      	movs	r2, #31
 80017e8:	4654      	mov	r4, sl
 80017ea:	4252      	negs	r2, r2
 80017ec:	1ad3      	subs	r3, r2, r3
 80017ee:	40dc      	lsrs	r4, r3
 80017f0:	2920      	cmp	r1, #32
 80017f2:	d007      	beq.n	8001804 <__aeabi_dmul+0x4cc>
 80017f4:	4b41      	ldr	r3, [pc, #260]	@ (80018fc <__aeabi_dmul+0x5c4>)
 80017f6:	4642      	mov	r2, r8
 80017f8:	469c      	mov	ip, r3
 80017fa:	4653      	mov	r3, sl
 80017fc:	4460      	add	r0, ip
 80017fe:	4083      	lsls	r3, r0
 8001800:	431a      	orrs	r2, r3
 8001802:	4690      	mov	r8, r2
 8001804:	4642      	mov	r2, r8
 8001806:	2107      	movs	r1, #7
 8001808:	1e53      	subs	r3, r2, #1
 800180a:	419a      	sbcs	r2, r3
 800180c:	000b      	movs	r3, r1
 800180e:	4322      	orrs	r2, r4
 8001810:	4013      	ands	r3, r2
 8001812:	2400      	movs	r4, #0
 8001814:	4211      	tst	r1, r2
 8001816:	d009      	beq.n	800182c <__aeabi_dmul+0x4f4>
 8001818:	230f      	movs	r3, #15
 800181a:	4013      	ands	r3, r2
 800181c:	2b04      	cmp	r3, #4
 800181e:	d05d      	beq.n	80018dc <__aeabi_dmul+0x5a4>
 8001820:	1d11      	adds	r1, r2, #4
 8001822:	4291      	cmp	r1, r2
 8001824:	419b      	sbcs	r3, r3
 8001826:	000a      	movs	r2, r1
 8001828:	425b      	negs	r3, r3
 800182a:	075b      	lsls	r3, r3, #29
 800182c:	08d2      	lsrs	r2, r2, #3
 800182e:	431a      	orrs	r2, r3
 8001830:	2300      	movs	r3, #0
 8001832:	e5df      	b.n	80013f4 <__aeabi_dmul+0xbc>
 8001834:	9b03      	ldr	r3, [sp, #12]
 8001836:	4699      	mov	r9, r3
 8001838:	e5fa      	b.n	8001430 <__aeabi_dmul+0xf8>
 800183a:	9801      	ldr	r0, [sp, #4]
 800183c:	f000 fd1c 	bl	8002278 <__clzsi2>
 8001840:	0002      	movs	r2, r0
 8001842:	0003      	movs	r3, r0
 8001844:	3215      	adds	r2, #21
 8001846:	3320      	adds	r3, #32
 8001848:	2a1c      	cmp	r2, #28
 800184a:	dc00      	bgt.n	800184e <__aeabi_dmul+0x516>
 800184c:	e738      	b.n	80016c0 <__aeabi_dmul+0x388>
 800184e:	9a01      	ldr	r2, [sp, #4]
 8001850:	3808      	subs	r0, #8
 8001852:	4082      	lsls	r2, r0
 8001854:	e73f      	b.n	80016d6 <__aeabi_dmul+0x39e>
 8001856:	f000 fd0f 	bl	8002278 <__clzsi2>
 800185a:	2315      	movs	r3, #21
 800185c:	469c      	mov	ip, r3
 800185e:	4484      	add	ip, r0
 8001860:	0002      	movs	r2, r0
 8001862:	4663      	mov	r3, ip
 8001864:	3220      	adds	r2, #32
 8001866:	2b1c      	cmp	r3, #28
 8001868:	dc00      	bgt.n	800186c <__aeabi_dmul+0x534>
 800186a:	e758      	b.n	800171e <__aeabi_dmul+0x3e6>
 800186c:	2300      	movs	r3, #0
 800186e:	4698      	mov	r8, r3
 8001870:	0023      	movs	r3, r4
 8001872:	3808      	subs	r0, #8
 8001874:	4083      	lsls	r3, r0
 8001876:	469a      	mov	sl, r3
 8001878:	e762      	b.n	8001740 <__aeabi_dmul+0x408>
 800187a:	001d      	movs	r5, r3
 800187c:	2300      	movs	r3, #0
 800187e:	2400      	movs	r4, #0
 8001880:	2002      	movs	r0, #2
 8001882:	9301      	str	r3, [sp, #4]
 8001884:	e5a2      	b.n	80013cc <__aeabi_dmul+0x94>
 8001886:	9002      	str	r0, [sp, #8]
 8001888:	e632      	b.n	80014f0 <__aeabi_dmul+0x1b8>
 800188a:	431c      	orrs	r4, r3
 800188c:	9b00      	ldr	r3, [sp, #0]
 800188e:	9a01      	ldr	r2, [sp, #4]
 8001890:	4699      	mov	r9, r3
 8001892:	e5ae      	b.n	80013f2 <__aeabi_dmul+0xba>
 8001894:	4b1a      	ldr	r3, [pc, #104]	@ (8001900 <__aeabi_dmul+0x5c8>)
 8001896:	4652      	mov	r2, sl
 8001898:	18c3      	adds	r3, r0, r3
 800189a:	4640      	mov	r0, r8
 800189c:	409a      	lsls	r2, r3
 800189e:	40c8      	lsrs	r0, r1
 80018a0:	4302      	orrs	r2, r0
 80018a2:	4640      	mov	r0, r8
 80018a4:	4098      	lsls	r0, r3
 80018a6:	0003      	movs	r3, r0
 80018a8:	1e58      	subs	r0, r3, #1
 80018aa:	4183      	sbcs	r3, r0
 80018ac:	4654      	mov	r4, sl
 80018ae:	431a      	orrs	r2, r3
 80018b0:	40cc      	lsrs	r4, r1
 80018b2:	0753      	lsls	r3, r2, #29
 80018b4:	d009      	beq.n	80018ca <__aeabi_dmul+0x592>
 80018b6:	230f      	movs	r3, #15
 80018b8:	4013      	ands	r3, r2
 80018ba:	2b04      	cmp	r3, #4
 80018bc:	d005      	beq.n	80018ca <__aeabi_dmul+0x592>
 80018be:	1d13      	adds	r3, r2, #4
 80018c0:	4293      	cmp	r3, r2
 80018c2:	4192      	sbcs	r2, r2
 80018c4:	4252      	negs	r2, r2
 80018c6:	18a4      	adds	r4, r4, r2
 80018c8:	001a      	movs	r2, r3
 80018ca:	0223      	lsls	r3, r4, #8
 80018cc:	d508      	bpl.n	80018e0 <__aeabi_dmul+0x5a8>
 80018ce:	2301      	movs	r3, #1
 80018d0:	2400      	movs	r4, #0
 80018d2:	2200      	movs	r2, #0
 80018d4:	e58e      	b.n	80013f4 <__aeabi_dmul+0xbc>
 80018d6:	4689      	mov	r9, r1
 80018d8:	2400      	movs	r4, #0
 80018da:	e58b      	b.n	80013f4 <__aeabi_dmul+0xbc>
 80018dc:	2300      	movs	r3, #0
 80018de:	e7a5      	b.n	800182c <__aeabi_dmul+0x4f4>
 80018e0:	0763      	lsls	r3, r4, #29
 80018e2:	0264      	lsls	r4, r4, #9
 80018e4:	0b24      	lsrs	r4, r4, #12
 80018e6:	e7a1      	b.n	800182c <__aeabi_dmul+0x4f4>
 80018e8:	9b00      	ldr	r3, [sp, #0]
 80018ea:	46a2      	mov	sl, r4
 80018ec:	4699      	mov	r9, r3
 80018ee:	9b01      	ldr	r3, [sp, #4]
 80018f0:	4698      	mov	r8, r3
 80018f2:	e737      	b.n	8001764 <__aeabi_dmul+0x42c>
 80018f4:	fffffc0d 	.word	0xfffffc0d
 80018f8:	000007ff 	.word	0x000007ff
 80018fc:	0000043e 	.word	0x0000043e
 8001900:	0000041e 	.word	0x0000041e

08001904 <__aeabi_dsub>:
 8001904:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001906:	4657      	mov	r7, sl
 8001908:	464e      	mov	r6, r9
 800190a:	4645      	mov	r5, r8
 800190c:	46de      	mov	lr, fp
 800190e:	b5e0      	push	{r5, r6, r7, lr}
 8001910:	b083      	sub	sp, #12
 8001912:	9000      	str	r0, [sp, #0]
 8001914:	9101      	str	r1, [sp, #4]
 8001916:	030c      	lsls	r4, r1, #12
 8001918:	004d      	lsls	r5, r1, #1
 800191a:	0fce      	lsrs	r6, r1, #31
 800191c:	0a61      	lsrs	r1, r4, #9
 800191e:	9c00      	ldr	r4, [sp, #0]
 8001920:	005f      	lsls	r7, r3, #1
 8001922:	0f64      	lsrs	r4, r4, #29
 8001924:	430c      	orrs	r4, r1
 8001926:	9900      	ldr	r1, [sp, #0]
 8001928:	9200      	str	r2, [sp, #0]
 800192a:	9301      	str	r3, [sp, #4]
 800192c:	00c8      	lsls	r0, r1, #3
 800192e:	0319      	lsls	r1, r3, #12
 8001930:	0d7b      	lsrs	r3, r7, #21
 8001932:	4699      	mov	r9, r3
 8001934:	9b01      	ldr	r3, [sp, #4]
 8001936:	4fcc      	ldr	r7, [pc, #816]	@ (8001c68 <__aeabi_dsub+0x364>)
 8001938:	0fdb      	lsrs	r3, r3, #31
 800193a:	469c      	mov	ip, r3
 800193c:	0a4b      	lsrs	r3, r1, #9
 800193e:	9900      	ldr	r1, [sp, #0]
 8001940:	4680      	mov	r8, r0
 8001942:	0f49      	lsrs	r1, r1, #29
 8001944:	4319      	orrs	r1, r3
 8001946:	9b00      	ldr	r3, [sp, #0]
 8001948:	468b      	mov	fp, r1
 800194a:	00da      	lsls	r2, r3, #3
 800194c:	4692      	mov	sl, r2
 800194e:	0d6d      	lsrs	r5, r5, #21
 8001950:	45b9      	cmp	r9, r7
 8001952:	d100      	bne.n	8001956 <__aeabi_dsub+0x52>
 8001954:	e0bf      	b.n	8001ad6 <__aeabi_dsub+0x1d2>
 8001956:	2301      	movs	r3, #1
 8001958:	4661      	mov	r1, ip
 800195a:	4059      	eors	r1, r3
 800195c:	464b      	mov	r3, r9
 800195e:	468c      	mov	ip, r1
 8001960:	1aeb      	subs	r3, r5, r3
 8001962:	428e      	cmp	r6, r1
 8001964:	d075      	beq.n	8001a52 <__aeabi_dsub+0x14e>
 8001966:	2b00      	cmp	r3, #0
 8001968:	dc00      	bgt.n	800196c <__aeabi_dsub+0x68>
 800196a:	e2a3      	b.n	8001eb4 <__aeabi_dsub+0x5b0>
 800196c:	4649      	mov	r1, r9
 800196e:	2900      	cmp	r1, #0
 8001970:	d100      	bne.n	8001974 <__aeabi_dsub+0x70>
 8001972:	e0ce      	b.n	8001b12 <__aeabi_dsub+0x20e>
 8001974:	42bd      	cmp	r5, r7
 8001976:	d100      	bne.n	800197a <__aeabi_dsub+0x76>
 8001978:	e200      	b.n	8001d7c <__aeabi_dsub+0x478>
 800197a:	2701      	movs	r7, #1
 800197c:	2b38      	cmp	r3, #56	@ 0x38
 800197e:	dc19      	bgt.n	80019b4 <__aeabi_dsub+0xb0>
 8001980:	2780      	movs	r7, #128	@ 0x80
 8001982:	4659      	mov	r1, fp
 8001984:	043f      	lsls	r7, r7, #16
 8001986:	4339      	orrs	r1, r7
 8001988:	468b      	mov	fp, r1
 800198a:	2b1f      	cmp	r3, #31
 800198c:	dd00      	ble.n	8001990 <__aeabi_dsub+0x8c>
 800198e:	e1fa      	b.n	8001d86 <__aeabi_dsub+0x482>
 8001990:	2720      	movs	r7, #32
 8001992:	1af9      	subs	r1, r7, r3
 8001994:	468c      	mov	ip, r1
 8001996:	4659      	mov	r1, fp
 8001998:	4667      	mov	r7, ip
 800199a:	40b9      	lsls	r1, r7
 800199c:	000f      	movs	r7, r1
 800199e:	0011      	movs	r1, r2
 80019a0:	40d9      	lsrs	r1, r3
 80019a2:	430f      	orrs	r7, r1
 80019a4:	4661      	mov	r1, ip
 80019a6:	408a      	lsls	r2, r1
 80019a8:	1e51      	subs	r1, r2, #1
 80019aa:	418a      	sbcs	r2, r1
 80019ac:	4659      	mov	r1, fp
 80019ae:	40d9      	lsrs	r1, r3
 80019b0:	4317      	orrs	r7, r2
 80019b2:	1a64      	subs	r4, r4, r1
 80019b4:	1bc7      	subs	r7, r0, r7
 80019b6:	42b8      	cmp	r0, r7
 80019b8:	4180      	sbcs	r0, r0
 80019ba:	4240      	negs	r0, r0
 80019bc:	1a24      	subs	r4, r4, r0
 80019be:	0223      	lsls	r3, r4, #8
 80019c0:	d400      	bmi.n	80019c4 <__aeabi_dsub+0xc0>
 80019c2:	e140      	b.n	8001c46 <__aeabi_dsub+0x342>
 80019c4:	0264      	lsls	r4, r4, #9
 80019c6:	0a64      	lsrs	r4, r4, #9
 80019c8:	2c00      	cmp	r4, #0
 80019ca:	d100      	bne.n	80019ce <__aeabi_dsub+0xca>
 80019cc:	e154      	b.n	8001c78 <__aeabi_dsub+0x374>
 80019ce:	0020      	movs	r0, r4
 80019d0:	f000 fc52 	bl	8002278 <__clzsi2>
 80019d4:	0003      	movs	r3, r0
 80019d6:	3b08      	subs	r3, #8
 80019d8:	2120      	movs	r1, #32
 80019da:	0038      	movs	r0, r7
 80019dc:	1aca      	subs	r2, r1, r3
 80019de:	40d0      	lsrs	r0, r2
 80019e0:	409c      	lsls	r4, r3
 80019e2:	0002      	movs	r2, r0
 80019e4:	409f      	lsls	r7, r3
 80019e6:	4322      	orrs	r2, r4
 80019e8:	429d      	cmp	r5, r3
 80019ea:	dd00      	ble.n	80019ee <__aeabi_dsub+0xea>
 80019ec:	e1a6      	b.n	8001d3c <__aeabi_dsub+0x438>
 80019ee:	1b58      	subs	r0, r3, r5
 80019f0:	3001      	adds	r0, #1
 80019f2:	1a09      	subs	r1, r1, r0
 80019f4:	003c      	movs	r4, r7
 80019f6:	408f      	lsls	r7, r1
 80019f8:	40c4      	lsrs	r4, r0
 80019fa:	1e7b      	subs	r3, r7, #1
 80019fc:	419f      	sbcs	r7, r3
 80019fe:	0013      	movs	r3, r2
 8001a00:	408b      	lsls	r3, r1
 8001a02:	4327      	orrs	r7, r4
 8001a04:	431f      	orrs	r7, r3
 8001a06:	40c2      	lsrs	r2, r0
 8001a08:	003b      	movs	r3, r7
 8001a0a:	0014      	movs	r4, r2
 8001a0c:	2500      	movs	r5, #0
 8001a0e:	4313      	orrs	r3, r2
 8001a10:	d100      	bne.n	8001a14 <__aeabi_dsub+0x110>
 8001a12:	e1f7      	b.n	8001e04 <__aeabi_dsub+0x500>
 8001a14:	077b      	lsls	r3, r7, #29
 8001a16:	d100      	bne.n	8001a1a <__aeabi_dsub+0x116>
 8001a18:	e377      	b.n	800210a <__aeabi_dsub+0x806>
 8001a1a:	230f      	movs	r3, #15
 8001a1c:	0038      	movs	r0, r7
 8001a1e:	403b      	ands	r3, r7
 8001a20:	2b04      	cmp	r3, #4
 8001a22:	d004      	beq.n	8001a2e <__aeabi_dsub+0x12a>
 8001a24:	1d38      	adds	r0, r7, #4
 8001a26:	42b8      	cmp	r0, r7
 8001a28:	41bf      	sbcs	r7, r7
 8001a2a:	427f      	negs	r7, r7
 8001a2c:	19e4      	adds	r4, r4, r7
 8001a2e:	0223      	lsls	r3, r4, #8
 8001a30:	d400      	bmi.n	8001a34 <__aeabi_dsub+0x130>
 8001a32:	e368      	b.n	8002106 <__aeabi_dsub+0x802>
 8001a34:	4b8c      	ldr	r3, [pc, #560]	@ (8001c68 <__aeabi_dsub+0x364>)
 8001a36:	3501      	adds	r5, #1
 8001a38:	429d      	cmp	r5, r3
 8001a3a:	d100      	bne.n	8001a3e <__aeabi_dsub+0x13a>
 8001a3c:	e0f4      	b.n	8001c28 <__aeabi_dsub+0x324>
 8001a3e:	4b8b      	ldr	r3, [pc, #556]	@ (8001c6c <__aeabi_dsub+0x368>)
 8001a40:	056d      	lsls	r5, r5, #21
 8001a42:	401c      	ands	r4, r3
 8001a44:	0d6d      	lsrs	r5, r5, #21
 8001a46:	0767      	lsls	r7, r4, #29
 8001a48:	08c0      	lsrs	r0, r0, #3
 8001a4a:	0264      	lsls	r4, r4, #9
 8001a4c:	4307      	orrs	r7, r0
 8001a4e:	0b24      	lsrs	r4, r4, #12
 8001a50:	e0ec      	b.n	8001c2c <__aeabi_dsub+0x328>
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	dc00      	bgt.n	8001a58 <__aeabi_dsub+0x154>
 8001a56:	e329      	b.n	80020ac <__aeabi_dsub+0x7a8>
 8001a58:	4649      	mov	r1, r9
 8001a5a:	2900      	cmp	r1, #0
 8001a5c:	d000      	beq.n	8001a60 <__aeabi_dsub+0x15c>
 8001a5e:	e0d6      	b.n	8001c0e <__aeabi_dsub+0x30a>
 8001a60:	4659      	mov	r1, fp
 8001a62:	4311      	orrs	r1, r2
 8001a64:	d100      	bne.n	8001a68 <__aeabi_dsub+0x164>
 8001a66:	e12e      	b.n	8001cc6 <__aeabi_dsub+0x3c2>
 8001a68:	1e59      	subs	r1, r3, #1
 8001a6a:	2b01      	cmp	r3, #1
 8001a6c:	d100      	bne.n	8001a70 <__aeabi_dsub+0x16c>
 8001a6e:	e1e6      	b.n	8001e3e <__aeabi_dsub+0x53a>
 8001a70:	42bb      	cmp	r3, r7
 8001a72:	d100      	bne.n	8001a76 <__aeabi_dsub+0x172>
 8001a74:	e182      	b.n	8001d7c <__aeabi_dsub+0x478>
 8001a76:	2701      	movs	r7, #1
 8001a78:	000b      	movs	r3, r1
 8001a7a:	2938      	cmp	r1, #56	@ 0x38
 8001a7c:	dc14      	bgt.n	8001aa8 <__aeabi_dsub+0x1a4>
 8001a7e:	2b1f      	cmp	r3, #31
 8001a80:	dd00      	ble.n	8001a84 <__aeabi_dsub+0x180>
 8001a82:	e23c      	b.n	8001efe <__aeabi_dsub+0x5fa>
 8001a84:	2720      	movs	r7, #32
 8001a86:	1af9      	subs	r1, r7, r3
 8001a88:	468c      	mov	ip, r1
 8001a8a:	4659      	mov	r1, fp
 8001a8c:	4667      	mov	r7, ip
 8001a8e:	40b9      	lsls	r1, r7
 8001a90:	000f      	movs	r7, r1
 8001a92:	0011      	movs	r1, r2
 8001a94:	40d9      	lsrs	r1, r3
 8001a96:	430f      	orrs	r7, r1
 8001a98:	4661      	mov	r1, ip
 8001a9a:	408a      	lsls	r2, r1
 8001a9c:	1e51      	subs	r1, r2, #1
 8001a9e:	418a      	sbcs	r2, r1
 8001aa0:	4659      	mov	r1, fp
 8001aa2:	40d9      	lsrs	r1, r3
 8001aa4:	4317      	orrs	r7, r2
 8001aa6:	1864      	adds	r4, r4, r1
 8001aa8:	183f      	adds	r7, r7, r0
 8001aaa:	4287      	cmp	r7, r0
 8001aac:	4180      	sbcs	r0, r0
 8001aae:	4240      	negs	r0, r0
 8001ab0:	1824      	adds	r4, r4, r0
 8001ab2:	0223      	lsls	r3, r4, #8
 8001ab4:	d400      	bmi.n	8001ab8 <__aeabi_dsub+0x1b4>
 8001ab6:	e0c6      	b.n	8001c46 <__aeabi_dsub+0x342>
 8001ab8:	4b6b      	ldr	r3, [pc, #428]	@ (8001c68 <__aeabi_dsub+0x364>)
 8001aba:	3501      	adds	r5, #1
 8001abc:	429d      	cmp	r5, r3
 8001abe:	d100      	bne.n	8001ac2 <__aeabi_dsub+0x1be>
 8001ac0:	e0b2      	b.n	8001c28 <__aeabi_dsub+0x324>
 8001ac2:	2101      	movs	r1, #1
 8001ac4:	4b69      	ldr	r3, [pc, #420]	@ (8001c6c <__aeabi_dsub+0x368>)
 8001ac6:	087a      	lsrs	r2, r7, #1
 8001ac8:	401c      	ands	r4, r3
 8001aca:	4039      	ands	r1, r7
 8001acc:	430a      	orrs	r2, r1
 8001ace:	07e7      	lsls	r7, r4, #31
 8001ad0:	4317      	orrs	r7, r2
 8001ad2:	0864      	lsrs	r4, r4, #1
 8001ad4:	e79e      	b.n	8001a14 <__aeabi_dsub+0x110>
 8001ad6:	4b66      	ldr	r3, [pc, #408]	@ (8001c70 <__aeabi_dsub+0x36c>)
 8001ad8:	4311      	orrs	r1, r2
 8001ada:	468a      	mov	sl, r1
 8001adc:	18eb      	adds	r3, r5, r3
 8001ade:	2900      	cmp	r1, #0
 8001ae0:	d028      	beq.n	8001b34 <__aeabi_dsub+0x230>
 8001ae2:	4566      	cmp	r6, ip
 8001ae4:	d02c      	beq.n	8001b40 <__aeabi_dsub+0x23c>
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d05b      	beq.n	8001ba2 <__aeabi_dsub+0x29e>
 8001aea:	2d00      	cmp	r5, #0
 8001aec:	d100      	bne.n	8001af0 <__aeabi_dsub+0x1ec>
 8001aee:	e12c      	b.n	8001d4a <__aeabi_dsub+0x446>
 8001af0:	465b      	mov	r3, fp
 8001af2:	4666      	mov	r6, ip
 8001af4:	075f      	lsls	r7, r3, #29
 8001af6:	08d2      	lsrs	r2, r2, #3
 8001af8:	4317      	orrs	r7, r2
 8001afa:	08dd      	lsrs	r5, r3, #3
 8001afc:	003b      	movs	r3, r7
 8001afe:	432b      	orrs	r3, r5
 8001b00:	d100      	bne.n	8001b04 <__aeabi_dsub+0x200>
 8001b02:	e0e2      	b.n	8001cca <__aeabi_dsub+0x3c6>
 8001b04:	2480      	movs	r4, #128	@ 0x80
 8001b06:	0324      	lsls	r4, r4, #12
 8001b08:	432c      	orrs	r4, r5
 8001b0a:	0324      	lsls	r4, r4, #12
 8001b0c:	4d56      	ldr	r5, [pc, #344]	@ (8001c68 <__aeabi_dsub+0x364>)
 8001b0e:	0b24      	lsrs	r4, r4, #12
 8001b10:	e08c      	b.n	8001c2c <__aeabi_dsub+0x328>
 8001b12:	4659      	mov	r1, fp
 8001b14:	4311      	orrs	r1, r2
 8001b16:	d100      	bne.n	8001b1a <__aeabi_dsub+0x216>
 8001b18:	e0d5      	b.n	8001cc6 <__aeabi_dsub+0x3c2>
 8001b1a:	1e59      	subs	r1, r3, #1
 8001b1c:	2b01      	cmp	r3, #1
 8001b1e:	d100      	bne.n	8001b22 <__aeabi_dsub+0x21e>
 8001b20:	e1b9      	b.n	8001e96 <__aeabi_dsub+0x592>
 8001b22:	42bb      	cmp	r3, r7
 8001b24:	d100      	bne.n	8001b28 <__aeabi_dsub+0x224>
 8001b26:	e1b1      	b.n	8001e8c <__aeabi_dsub+0x588>
 8001b28:	2701      	movs	r7, #1
 8001b2a:	000b      	movs	r3, r1
 8001b2c:	2938      	cmp	r1, #56	@ 0x38
 8001b2e:	dd00      	ble.n	8001b32 <__aeabi_dsub+0x22e>
 8001b30:	e740      	b.n	80019b4 <__aeabi_dsub+0xb0>
 8001b32:	e72a      	b.n	800198a <__aeabi_dsub+0x86>
 8001b34:	4661      	mov	r1, ip
 8001b36:	2701      	movs	r7, #1
 8001b38:	4079      	eors	r1, r7
 8001b3a:	468c      	mov	ip, r1
 8001b3c:	4566      	cmp	r6, ip
 8001b3e:	d1d2      	bne.n	8001ae6 <__aeabi_dsub+0x1e2>
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d100      	bne.n	8001b46 <__aeabi_dsub+0x242>
 8001b44:	e0c5      	b.n	8001cd2 <__aeabi_dsub+0x3ce>
 8001b46:	2d00      	cmp	r5, #0
 8001b48:	d000      	beq.n	8001b4c <__aeabi_dsub+0x248>
 8001b4a:	e155      	b.n	8001df8 <__aeabi_dsub+0x4f4>
 8001b4c:	464b      	mov	r3, r9
 8001b4e:	0025      	movs	r5, r4
 8001b50:	4305      	orrs	r5, r0
 8001b52:	d100      	bne.n	8001b56 <__aeabi_dsub+0x252>
 8001b54:	e212      	b.n	8001f7c <__aeabi_dsub+0x678>
 8001b56:	1e59      	subs	r1, r3, #1
 8001b58:	468c      	mov	ip, r1
 8001b5a:	2b01      	cmp	r3, #1
 8001b5c:	d100      	bne.n	8001b60 <__aeabi_dsub+0x25c>
 8001b5e:	e249      	b.n	8001ff4 <__aeabi_dsub+0x6f0>
 8001b60:	4d41      	ldr	r5, [pc, #260]	@ (8001c68 <__aeabi_dsub+0x364>)
 8001b62:	42ab      	cmp	r3, r5
 8001b64:	d100      	bne.n	8001b68 <__aeabi_dsub+0x264>
 8001b66:	e28f      	b.n	8002088 <__aeabi_dsub+0x784>
 8001b68:	2701      	movs	r7, #1
 8001b6a:	2938      	cmp	r1, #56	@ 0x38
 8001b6c:	dc11      	bgt.n	8001b92 <__aeabi_dsub+0x28e>
 8001b6e:	4663      	mov	r3, ip
 8001b70:	2b1f      	cmp	r3, #31
 8001b72:	dd00      	ble.n	8001b76 <__aeabi_dsub+0x272>
 8001b74:	e25b      	b.n	800202e <__aeabi_dsub+0x72a>
 8001b76:	4661      	mov	r1, ip
 8001b78:	2320      	movs	r3, #32
 8001b7a:	0027      	movs	r7, r4
 8001b7c:	1a5b      	subs	r3, r3, r1
 8001b7e:	0005      	movs	r5, r0
 8001b80:	4098      	lsls	r0, r3
 8001b82:	409f      	lsls	r7, r3
 8001b84:	40cd      	lsrs	r5, r1
 8001b86:	1e43      	subs	r3, r0, #1
 8001b88:	4198      	sbcs	r0, r3
 8001b8a:	40cc      	lsrs	r4, r1
 8001b8c:	432f      	orrs	r7, r5
 8001b8e:	4307      	orrs	r7, r0
 8001b90:	44a3      	add	fp, r4
 8001b92:	18bf      	adds	r7, r7, r2
 8001b94:	4297      	cmp	r7, r2
 8001b96:	4192      	sbcs	r2, r2
 8001b98:	4252      	negs	r2, r2
 8001b9a:	445a      	add	r2, fp
 8001b9c:	0014      	movs	r4, r2
 8001b9e:	464d      	mov	r5, r9
 8001ba0:	e787      	b.n	8001ab2 <__aeabi_dsub+0x1ae>
 8001ba2:	4f34      	ldr	r7, [pc, #208]	@ (8001c74 <__aeabi_dsub+0x370>)
 8001ba4:	1c6b      	adds	r3, r5, #1
 8001ba6:	423b      	tst	r3, r7
 8001ba8:	d000      	beq.n	8001bac <__aeabi_dsub+0x2a8>
 8001baa:	e0b6      	b.n	8001d1a <__aeabi_dsub+0x416>
 8001bac:	4659      	mov	r1, fp
 8001bae:	0023      	movs	r3, r4
 8001bb0:	4311      	orrs	r1, r2
 8001bb2:	000f      	movs	r7, r1
 8001bb4:	4303      	orrs	r3, r0
 8001bb6:	2d00      	cmp	r5, #0
 8001bb8:	d000      	beq.n	8001bbc <__aeabi_dsub+0x2b8>
 8001bba:	e126      	b.n	8001e0a <__aeabi_dsub+0x506>
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d100      	bne.n	8001bc2 <__aeabi_dsub+0x2be>
 8001bc0:	e1c0      	b.n	8001f44 <__aeabi_dsub+0x640>
 8001bc2:	2900      	cmp	r1, #0
 8001bc4:	d100      	bne.n	8001bc8 <__aeabi_dsub+0x2c4>
 8001bc6:	e0a1      	b.n	8001d0c <__aeabi_dsub+0x408>
 8001bc8:	1a83      	subs	r3, r0, r2
 8001bca:	4698      	mov	r8, r3
 8001bcc:	465b      	mov	r3, fp
 8001bce:	4540      	cmp	r0, r8
 8001bd0:	41ad      	sbcs	r5, r5
 8001bd2:	1ae3      	subs	r3, r4, r3
 8001bd4:	426d      	negs	r5, r5
 8001bd6:	1b5b      	subs	r3, r3, r5
 8001bd8:	2580      	movs	r5, #128	@ 0x80
 8001bda:	042d      	lsls	r5, r5, #16
 8001bdc:	422b      	tst	r3, r5
 8001bde:	d100      	bne.n	8001be2 <__aeabi_dsub+0x2de>
 8001be0:	e14b      	b.n	8001e7a <__aeabi_dsub+0x576>
 8001be2:	465b      	mov	r3, fp
 8001be4:	1a10      	subs	r0, r2, r0
 8001be6:	4282      	cmp	r2, r0
 8001be8:	4192      	sbcs	r2, r2
 8001bea:	1b1c      	subs	r4, r3, r4
 8001bec:	0007      	movs	r7, r0
 8001bee:	2601      	movs	r6, #1
 8001bf0:	4663      	mov	r3, ip
 8001bf2:	4252      	negs	r2, r2
 8001bf4:	1aa4      	subs	r4, r4, r2
 8001bf6:	4327      	orrs	r7, r4
 8001bf8:	401e      	ands	r6, r3
 8001bfa:	2f00      	cmp	r7, #0
 8001bfc:	d100      	bne.n	8001c00 <__aeabi_dsub+0x2fc>
 8001bfe:	e142      	b.n	8001e86 <__aeabi_dsub+0x582>
 8001c00:	422c      	tst	r4, r5
 8001c02:	d100      	bne.n	8001c06 <__aeabi_dsub+0x302>
 8001c04:	e26d      	b.n	80020e2 <__aeabi_dsub+0x7de>
 8001c06:	4b19      	ldr	r3, [pc, #100]	@ (8001c6c <__aeabi_dsub+0x368>)
 8001c08:	2501      	movs	r5, #1
 8001c0a:	401c      	ands	r4, r3
 8001c0c:	e71b      	b.n	8001a46 <__aeabi_dsub+0x142>
 8001c0e:	42bd      	cmp	r5, r7
 8001c10:	d100      	bne.n	8001c14 <__aeabi_dsub+0x310>
 8001c12:	e13b      	b.n	8001e8c <__aeabi_dsub+0x588>
 8001c14:	2701      	movs	r7, #1
 8001c16:	2b38      	cmp	r3, #56	@ 0x38
 8001c18:	dd00      	ble.n	8001c1c <__aeabi_dsub+0x318>
 8001c1a:	e745      	b.n	8001aa8 <__aeabi_dsub+0x1a4>
 8001c1c:	2780      	movs	r7, #128	@ 0x80
 8001c1e:	4659      	mov	r1, fp
 8001c20:	043f      	lsls	r7, r7, #16
 8001c22:	4339      	orrs	r1, r7
 8001c24:	468b      	mov	fp, r1
 8001c26:	e72a      	b.n	8001a7e <__aeabi_dsub+0x17a>
 8001c28:	2400      	movs	r4, #0
 8001c2a:	2700      	movs	r7, #0
 8001c2c:	052d      	lsls	r5, r5, #20
 8001c2e:	4325      	orrs	r5, r4
 8001c30:	07f6      	lsls	r6, r6, #31
 8001c32:	4335      	orrs	r5, r6
 8001c34:	0038      	movs	r0, r7
 8001c36:	0029      	movs	r1, r5
 8001c38:	b003      	add	sp, #12
 8001c3a:	bcf0      	pop	{r4, r5, r6, r7}
 8001c3c:	46bb      	mov	fp, r7
 8001c3e:	46b2      	mov	sl, r6
 8001c40:	46a9      	mov	r9, r5
 8001c42:	46a0      	mov	r8, r4
 8001c44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c46:	077b      	lsls	r3, r7, #29
 8001c48:	d004      	beq.n	8001c54 <__aeabi_dsub+0x350>
 8001c4a:	230f      	movs	r3, #15
 8001c4c:	403b      	ands	r3, r7
 8001c4e:	2b04      	cmp	r3, #4
 8001c50:	d000      	beq.n	8001c54 <__aeabi_dsub+0x350>
 8001c52:	e6e7      	b.n	8001a24 <__aeabi_dsub+0x120>
 8001c54:	002b      	movs	r3, r5
 8001c56:	08f8      	lsrs	r0, r7, #3
 8001c58:	4a03      	ldr	r2, [pc, #12]	@ (8001c68 <__aeabi_dsub+0x364>)
 8001c5a:	0767      	lsls	r7, r4, #29
 8001c5c:	4307      	orrs	r7, r0
 8001c5e:	08e5      	lsrs	r5, r4, #3
 8001c60:	4293      	cmp	r3, r2
 8001c62:	d100      	bne.n	8001c66 <__aeabi_dsub+0x362>
 8001c64:	e74a      	b.n	8001afc <__aeabi_dsub+0x1f8>
 8001c66:	e0a5      	b.n	8001db4 <__aeabi_dsub+0x4b0>
 8001c68:	000007ff 	.word	0x000007ff
 8001c6c:	ff7fffff 	.word	0xff7fffff
 8001c70:	fffff801 	.word	0xfffff801
 8001c74:	000007fe 	.word	0x000007fe
 8001c78:	0038      	movs	r0, r7
 8001c7a:	f000 fafd 	bl	8002278 <__clzsi2>
 8001c7e:	0003      	movs	r3, r0
 8001c80:	3318      	adds	r3, #24
 8001c82:	2b1f      	cmp	r3, #31
 8001c84:	dc00      	bgt.n	8001c88 <__aeabi_dsub+0x384>
 8001c86:	e6a7      	b.n	80019d8 <__aeabi_dsub+0xd4>
 8001c88:	003a      	movs	r2, r7
 8001c8a:	3808      	subs	r0, #8
 8001c8c:	4082      	lsls	r2, r0
 8001c8e:	429d      	cmp	r5, r3
 8001c90:	dd00      	ble.n	8001c94 <__aeabi_dsub+0x390>
 8001c92:	e08a      	b.n	8001daa <__aeabi_dsub+0x4a6>
 8001c94:	1b5b      	subs	r3, r3, r5
 8001c96:	1c58      	adds	r0, r3, #1
 8001c98:	281f      	cmp	r0, #31
 8001c9a:	dc00      	bgt.n	8001c9e <__aeabi_dsub+0x39a>
 8001c9c:	e1d8      	b.n	8002050 <__aeabi_dsub+0x74c>
 8001c9e:	0017      	movs	r7, r2
 8001ca0:	3b1f      	subs	r3, #31
 8001ca2:	40df      	lsrs	r7, r3
 8001ca4:	2820      	cmp	r0, #32
 8001ca6:	d005      	beq.n	8001cb4 <__aeabi_dsub+0x3b0>
 8001ca8:	2340      	movs	r3, #64	@ 0x40
 8001caa:	1a1b      	subs	r3, r3, r0
 8001cac:	409a      	lsls	r2, r3
 8001cae:	1e53      	subs	r3, r2, #1
 8001cb0:	419a      	sbcs	r2, r3
 8001cb2:	4317      	orrs	r7, r2
 8001cb4:	2500      	movs	r5, #0
 8001cb6:	2f00      	cmp	r7, #0
 8001cb8:	d100      	bne.n	8001cbc <__aeabi_dsub+0x3b8>
 8001cba:	e0e5      	b.n	8001e88 <__aeabi_dsub+0x584>
 8001cbc:	077b      	lsls	r3, r7, #29
 8001cbe:	d000      	beq.n	8001cc2 <__aeabi_dsub+0x3be>
 8001cc0:	e6ab      	b.n	8001a1a <__aeabi_dsub+0x116>
 8001cc2:	002c      	movs	r4, r5
 8001cc4:	e7c6      	b.n	8001c54 <__aeabi_dsub+0x350>
 8001cc6:	08c0      	lsrs	r0, r0, #3
 8001cc8:	e7c6      	b.n	8001c58 <__aeabi_dsub+0x354>
 8001cca:	2700      	movs	r7, #0
 8001ccc:	2400      	movs	r4, #0
 8001cce:	4dd1      	ldr	r5, [pc, #836]	@ (8002014 <__aeabi_dsub+0x710>)
 8001cd0:	e7ac      	b.n	8001c2c <__aeabi_dsub+0x328>
 8001cd2:	4fd1      	ldr	r7, [pc, #836]	@ (8002018 <__aeabi_dsub+0x714>)
 8001cd4:	1c6b      	adds	r3, r5, #1
 8001cd6:	423b      	tst	r3, r7
 8001cd8:	d171      	bne.n	8001dbe <__aeabi_dsub+0x4ba>
 8001cda:	0023      	movs	r3, r4
 8001cdc:	4303      	orrs	r3, r0
 8001cde:	2d00      	cmp	r5, #0
 8001ce0:	d000      	beq.n	8001ce4 <__aeabi_dsub+0x3e0>
 8001ce2:	e14e      	b.n	8001f82 <__aeabi_dsub+0x67e>
 8001ce4:	4657      	mov	r7, sl
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d100      	bne.n	8001cec <__aeabi_dsub+0x3e8>
 8001cea:	e1b5      	b.n	8002058 <__aeabi_dsub+0x754>
 8001cec:	2f00      	cmp	r7, #0
 8001cee:	d00d      	beq.n	8001d0c <__aeabi_dsub+0x408>
 8001cf0:	1883      	adds	r3, r0, r2
 8001cf2:	4283      	cmp	r3, r0
 8001cf4:	4180      	sbcs	r0, r0
 8001cf6:	445c      	add	r4, fp
 8001cf8:	4240      	negs	r0, r0
 8001cfa:	1824      	adds	r4, r4, r0
 8001cfc:	0222      	lsls	r2, r4, #8
 8001cfe:	d500      	bpl.n	8001d02 <__aeabi_dsub+0x3fe>
 8001d00:	e1c8      	b.n	8002094 <__aeabi_dsub+0x790>
 8001d02:	001f      	movs	r7, r3
 8001d04:	4698      	mov	r8, r3
 8001d06:	4327      	orrs	r7, r4
 8001d08:	d100      	bne.n	8001d0c <__aeabi_dsub+0x408>
 8001d0a:	e0bc      	b.n	8001e86 <__aeabi_dsub+0x582>
 8001d0c:	4643      	mov	r3, r8
 8001d0e:	0767      	lsls	r7, r4, #29
 8001d10:	08db      	lsrs	r3, r3, #3
 8001d12:	431f      	orrs	r7, r3
 8001d14:	08e5      	lsrs	r5, r4, #3
 8001d16:	2300      	movs	r3, #0
 8001d18:	e04c      	b.n	8001db4 <__aeabi_dsub+0x4b0>
 8001d1a:	1a83      	subs	r3, r0, r2
 8001d1c:	4698      	mov	r8, r3
 8001d1e:	465b      	mov	r3, fp
 8001d20:	4540      	cmp	r0, r8
 8001d22:	41bf      	sbcs	r7, r7
 8001d24:	1ae3      	subs	r3, r4, r3
 8001d26:	427f      	negs	r7, r7
 8001d28:	1bdb      	subs	r3, r3, r7
 8001d2a:	021f      	lsls	r7, r3, #8
 8001d2c:	d47c      	bmi.n	8001e28 <__aeabi_dsub+0x524>
 8001d2e:	4647      	mov	r7, r8
 8001d30:	431f      	orrs	r7, r3
 8001d32:	d100      	bne.n	8001d36 <__aeabi_dsub+0x432>
 8001d34:	e0a6      	b.n	8001e84 <__aeabi_dsub+0x580>
 8001d36:	001c      	movs	r4, r3
 8001d38:	4647      	mov	r7, r8
 8001d3a:	e645      	b.n	80019c8 <__aeabi_dsub+0xc4>
 8001d3c:	4cb7      	ldr	r4, [pc, #732]	@ (800201c <__aeabi_dsub+0x718>)
 8001d3e:	1aed      	subs	r5, r5, r3
 8001d40:	4014      	ands	r4, r2
 8001d42:	077b      	lsls	r3, r7, #29
 8001d44:	d000      	beq.n	8001d48 <__aeabi_dsub+0x444>
 8001d46:	e780      	b.n	8001c4a <__aeabi_dsub+0x346>
 8001d48:	e784      	b.n	8001c54 <__aeabi_dsub+0x350>
 8001d4a:	464b      	mov	r3, r9
 8001d4c:	0025      	movs	r5, r4
 8001d4e:	4305      	orrs	r5, r0
 8001d50:	d066      	beq.n	8001e20 <__aeabi_dsub+0x51c>
 8001d52:	1e5f      	subs	r7, r3, #1
 8001d54:	2b01      	cmp	r3, #1
 8001d56:	d100      	bne.n	8001d5a <__aeabi_dsub+0x456>
 8001d58:	e0fc      	b.n	8001f54 <__aeabi_dsub+0x650>
 8001d5a:	4dae      	ldr	r5, [pc, #696]	@ (8002014 <__aeabi_dsub+0x710>)
 8001d5c:	42ab      	cmp	r3, r5
 8001d5e:	d100      	bne.n	8001d62 <__aeabi_dsub+0x45e>
 8001d60:	e15e      	b.n	8002020 <__aeabi_dsub+0x71c>
 8001d62:	4666      	mov	r6, ip
 8001d64:	2f38      	cmp	r7, #56	@ 0x38
 8001d66:	dc00      	bgt.n	8001d6a <__aeabi_dsub+0x466>
 8001d68:	e0b4      	b.n	8001ed4 <__aeabi_dsub+0x5d0>
 8001d6a:	2001      	movs	r0, #1
 8001d6c:	1a17      	subs	r7, r2, r0
 8001d6e:	42ba      	cmp	r2, r7
 8001d70:	4192      	sbcs	r2, r2
 8001d72:	465b      	mov	r3, fp
 8001d74:	4252      	negs	r2, r2
 8001d76:	464d      	mov	r5, r9
 8001d78:	1a9c      	subs	r4, r3, r2
 8001d7a:	e620      	b.n	80019be <__aeabi_dsub+0xba>
 8001d7c:	0767      	lsls	r7, r4, #29
 8001d7e:	08c0      	lsrs	r0, r0, #3
 8001d80:	4307      	orrs	r7, r0
 8001d82:	08e5      	lsrs	r5, r4, #3
 8001d84:	e6ba      	b.n	8001afc <__aeabi_dsub+0x1f8>
 8001d86:	001f      	movs	r7, r3
 8001d88:	4659      	mov	r1, fp
 8001d8a:	3f20      	subs	r7, #32
 8001d8c:	40f9      	lsrs	r1, r7
 8001d8e:	000f      	movs	r7, r1
 8001d90:	2b20      	cmp	r3, #32
 8001d92:	d005      	beq.n	8001da0 <__aeabi_dsub+0x49c>
 8001d94:	2140      	movs	r1, #64	@ 0x40
 8001d96:	1acb      	subs	r3, r1, r3
 8001d98:	4659      	mov	r1, fp
 8001d9a:	4099      	lsls	r1, r3
 8001d9c:	430a      	orrs	r2, r1
 8001d9e:	4692      	mov	sl, r2
 8001da0:	4653      	mov	r3, sl
 8001da2:	1e5a      	subs	r2, r3, #1
 8001da4:	4193      	sbcs	r3, r2
 8001da6:	431f      	orrs	r7, r3
 8001da8:	e604      	b.n	80019b4 <__aeabi_dsub+0xb0>
 8001daa:	1aeb      	subs	r3, r5, r3
 8001dac:	4d9b      	ldr	r5, [pc, #620]	@ (800201c <__aeabi_dsub+0x718>)
 8001dae:	4015      	ands	r5, r2
 8001db0:	076f      	lsls	r7, r5, #29
 8001db2:	08ed      	lsrs	r5, r5, #3
 8001db4:	032c      	lsls	r4, r5, #12
 8001db6:	055d      	lsls	r5, r3, #21
 8001db8:	0b24      	lsrs	r4, r4, #12
 8001dba:	0d6d      	lsrs	r5, r5, #21
 8001dbc:	e736      	b.n	8001c2c <__aeabi_dsub+0x328>
 8001dbe:	4d95      	ldr	r5, [pc, #596]	@ (8002014 <__aeabi_dsub+0x710>)
 8001dc0:	42ab      	cmp	r3, r5
 8001dc2:	d100      	bne.n	8001dc6 <__aeabi_dsub+0x4c2>
 8001dc4:	e0d6      	b.n	8001f74 <__aeabi_dsub+0x670>
 8001dc6:	1882      	adds	r2, r0, r2
 8001dc8:	0021      	movs	r1, r4
 8001dca:	4282      	cmp	r2, r0
 8001dcc:	4180      	sbcs	r0, r0
 8001dce:	4459      	add	r1, fp
 8001dd0:	4240      	negs	r0, r0
 8001dd2:	1808      	adds	r0, r1, r0
 8001dd4:	07c7      	lsls	r7, r0, #31
 8001dd6:	0852      	lsrs	r2, r2, #1
 8001dd8:	4317      	orrs	r7, r2
 8001dda:	0844      	lsrs	r4, r0, #1
 8001ddc:	0752      	lsls	r2, r2, #29
 8001dde:	d400      	bmi.n	8001de2 <__aeabi_dsub+0x4de>
 8001de0:	e185      	b.n	80020ee <__aeabi_dsub+0x7ea>
 8001de2:	220f      	movs	r2, #15
 8001de4:	001d      	movs	r5, r3
 8001de6:	403a      	ands	r2, r7
 8001de8:	2a04      	cmp	r2, #4
 8001dea:	d000      	beq.n	8001dee <__aeabi_dsub+0x4ea>
 8001dec:	e61a      	b.n	8001a24 <__aeabi_dsub+0x120>
 8001dee:	08ff      	lsrs	r7, r7, #3
 8001df0:	0764      	lsls	r4, r4, #29
 8001df2:	4327      	orrs	r7, r4
 8001df4:	0905      	lsrs	r5, r0, #4
 8001df6:	e7dd      	b.n	8001db4 <__aeabi_dsub+0x4b0>
 8001df8:	465b      	mov	r3, fp
 8001dfa:	08d2      	lsrs	r2, r2, #3
 8001dfc:	075f      	lsls	r7, r3, #29
 8001dfe:	4317      	orrs	r7, r2
 8001e00:	08dd      	lsrs	r5, r3, #3
 8001e02:	e67b      	b.n	8001afc <__aeabi_dsub+0x1f8>
 8001e04:	2700      	movs	r7, #0
 8001e06:	2400      	movs	r4, #0
 8001e08:	e710      	b.n	8001c2c <__aeabi_dsub+0x328>
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d000      	beq.n	8001e10 <__aeabi_dsub+0x50c>
 8001e0e:	e0d6      	b.n	8001fbe <__aeabi_dsub+0x6ba>
 8001e10:	2900      	cmp	r1, #0
 8001e12:	d000      	beq.n	8001e16 <__aeabi_dsub+0x512>
 8001e14:	e12f      	b.n	8002076 <__aeabi_dsub+0x772>
 8001e16:	2480      	movs	r4, #128	@ 0x80
 8001e18:	2600      	movs	r6, #0
 8001e1a:	4d7e      	ldr	r5, [pc, #504]	@ (8002014 <__aeabi_dsub+0x710>)
 8001e1c:	0324      	lsls	r4, r4, #12
 8001e1e:	e705      	b.n	8001c2c <__aeabi_dsub+0x328>
 8001e20:	4666      	mov	r6, ip
 8001e22:	465c      	mov	r4, fp
 8001e24:	08d0      	lsrs	r0, r2, #3
 8001e26:	e717      	b.n	8001c58 <__aeabi_dsub+0x354>
 8001e28:	465b      	mov	r3, fp
 8001e2a:	1a17      	subs	r7, r2, r0
 8001e2c:	42ba      	cmp	r2, r7
 8001e2e:	4192      	sbcs	r2, r2
 8001e30:	1b1c      	subs	r4, r3, r4
 8001e32:	2601      	movs	r6, #1
 8001e34:	4663      	mov	r3, ip
 8001e36:	4252      	negs	r2, r2
 8001e38:	1aa4      	subs	r4, r4, r2
 8001e3a:	401e      	ands	r6, r3
 8001e3c:	e5c4      	b.n	80019c8 <__aeabi_dsub+0xc4>
 8001e3e:	1883      	adds	r3, r0, r2
 8001e40:	4283      	cmp	r3, r0
 8001e42:	4180      	sbcs	r0, r0
 8001e44:	445c      	add	r4, fp
 8001e46:	4240      	negs	r0, r0
 8001e48:	1825      	adds	r5, r4, r0
 8001e4a:	022a      	lsls	r2, r5, #8
 8001e4c:	d400      	bmi.n	8001e50 <__aeabi_dsub+0x54c>
 8001e4e:	e0da      	b.n	8002006 <__aeabi_dsub+0x702>
 8001e50:	4a72      	ldr	r2, [pc, #456]	@ (800201c <__aeabi_dsub+0x718>)
 8001e52:	085b      	lsrs	r3, r3, #1
 8001e54:	4015      	ands	r5, r2
 8001e56:	07ea      	lsls	r2, r5, #31
 8001e58:	431a      	orrs	r2, r3
 8001e5a:	0869      	lsrs	r1, r5, #1
 8001e5c:	075b      	lsls	r3, r3, #29
 8001e5e:	d400      	bmi.n	8001e62 <__aeabi_dsub+0x55e>
 8001e60:	e14a      	b.n	80020f8 <__aeabi_dsub+0x7f4>
 8001e62:	230f      	movs	r3, #15
 8001e64:	4013      	ands	r3, r2
 8001e66:	2b04      	cmp	r3, #4
 8001e68:	d100      	bne.n	8001e6c <__aeabi_dsub+0x568>
 8001e6a:	e0fc      	b.n	8002066 <__aeabi_dsub+0x762>
 8001e6c:	1d17      	adds	r7, r2, #4
 8001e6e:	4297      	cmp	r7, r2
 8001e70:	41a4      	sbcs	r4, r4
 8001e72:	4264      	negs	r4, r4
 8001e74:	2502      	movs	r5, #2
 8001e76:	1864      	adds	r4, r4, r1
 8001e78:	e6ec      	b.n	8001c54 <__aeabi_dsub+0x350>
 8001e7a:	4647      	mov	r7, r8
 8001e7c:	001c      	movs	r4, r3
 8001e7e:	431f      	orrs	r7, r3
 8001e80:	d000      	beq.n	8001e84 <__aeabi_dsub+0x580>
 8001e82:	e743      	b.n	8001d0c <__aeabi_dsub+0x408>
 8001e84:	2600      	movs	r6, #0
 8001e86:	2500      	movs	r5, #0
 8001e88:	2400      	movs	r4, #0
 8001e8a:	e6cf      	b.n	8001c2c <__aeabi_dsub+0x328>
 8001e8c:	08c0      	lsrs	r0, r0, #3
 8001e8e:	0767      	lsls	r7, r4, #29
 8001e90:	4307      	orrs	r7, r0
 8001e92:	08e5      	lsrs	r5, r4, #3
 8001e94:	e632      	b.n	8001afc <__aeabi_dsub+0x1f8>
 8001e96:	1a87      	subs	r7, r0, r2
 8001e98:	465b      	mov	r3, fp
 8001e9a:	42b8      	cmp	r0, r7
 8001e9c:	4180      	sbcs	r0, r0
 8001e9e:	1ae4      	subs	r4, r4, r3
 8001ea0:	4240      	negs	r0, r0
 8001ea2:	1a24      	subs	r4, r4, r0
 8001ea4:	0223      	lsls	r3, r4, #8
 8001ea6:	d428      	bmi.n	8001efa <__aeabi_dsub+0x5f6>
 8001ea8:	0763      	lsls	r3, r4, #29
 8001eaa:	08ff      	lsrs	r7, r7, #3
 8001eac:	431f      	orrs	r7, r3
 8001eae:	08e5      	lsrs	r5, r4, #3
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	e77f      	b.n	8001db4 <__aeabi_dsub+0x4b0>
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d100      	bne.n	8001eba <__aeabi_dsub+0x5b6>
 8001eb8:	e673      	b.n	8001ba2 <__aeabi_dsub+0x29e>
 8001eba:	464b      	mov	r3, r9
 8001ebc:	1b5f      	subs	r7, r3, r5
 8001ebe:	003b      	movs	r3, r7
 8001ec0:	2d00      	cmp	r5, #0
 8001ec2:	d100      	bne.n	8001ec6 <__aeabi_dsub+0x5c2>
 8001ec4:	e742      	b.n	8001d4c <__aeabi_dsub+0x448>
 8001ec6:	2f38      	cmp	r7, #56	@ 0x38
 8001ec8:	dd00      	ble.n	8001ecc <__aeabi_dsub+0x5c8>
 8001eca:	e0ec      	b.n	80020a6 <__aeabi_dsub+0x7a2>
 8001ecc:	2380      	movs	r3, #128	@ 0x80
 8001ece:	000e      	movs	r6, r1
 8001ed0:	041b      	lsls	r3, r3, #16
 8001ed2:	431c      	orrs	r4, r3
 8001ed4:	2f1f      	cmp	r7, #31
 8001ed6:	dc25      	bgt.n	8001f24 <__aeabi_dsub+0x620>
 8001ed8:	2520      	movs	r5, #32
 8001eda:	0023      	movs	r3, r4
 8001edc:	1bed      	subs	r5, r5, r7
 8001ede:	0001      	movs	r1, r0
 8001ee0:	40a8      	lsls	r0, r5
 8001ee2:	40ab      	lsls	r3, r5
 8001ee4:	40f9      	lsrs	r1, r7
 8001ee6:	1e45      	subs	r5, r0, #1
 8001ee8:	41a8      	sbcs	r0, r5
 8001eea:	430b      	orrs	r3, r1
 8001eec:	40fc      	lsrs	r4, r7
 8001eee:	4318      	orrs	r0, r3
 8001ef0:	465b      	mov	r3, fp
 8001ef2:	1b1b      	subs	r3, r3, r4
 8001ef4:	469b      	mov	fp, r3
 8001ef6:	e739      	b.n	8001d6c <__aeabi_dsub+0x468>
 8001ef8:	4666      	mov	r6, ip
 8001efa:	2501      	movs	r5, #1
 8001efc:	e562      	b.n	80019c4 <__aeabi_dsub+0xc0>
 8001efe:	001f      	movs	r7, r3
 8001f00:	4659      	mov	r1, fp
 8001f02:	3f20      	subs	r7, #32
 8001f04:	40f9      	lsrs	r1, r7
 8001f06:	468c      	mov	ip, r1
 8001f08:	2b20      	cmp	r3, #32
 8001f0a:	d005      	beq.n	8001f18 <__aeabi_dsub+0x614>
 8001f0c:	2740      	movs	r7, #64	@ 0x40
 8001f0e:	4659      	mov	r1, fp
 8001f10:	1afb      	subs	r3, r7, r3
 8001f12:	4099      	lsls	r1, r3
 8001f14:	430a      	orrs	r2, r1
 8001f16:	4692      	mov	sl, r2
 8001f18:	4657      	mov	r7, sl
 8001f1a:	1e7b      	subs	r3, r7, #1
 8001f1c:	419f      	sbcs	r7, r3
 8001f1e:	4663      	mov	r3, ip
 8001f20:	431f      	orrs	r7, r3
 8001f22:	e5c1      	b.n	8001aa8 <__aeabi_dsub+0x1a4>
 8001f24:	003b      	movs	r3, r7
 8001f26:	0025      	movs	r5, r4
 8001f28:	3b20      	subs	r3, #32
 8001f2a:	40dd      	lsrs	r5, r3
 8001f2c:	2f20      	cmp	r7, #32
 8001f2e:	d004      	beq.n	8001f3a <__aeabi_dsub+0x636>
 8001f30:	2340      	movs	r3, #64	@ 0x40
 8001f32:	1bdb      	subs	r3, r3, r7
 8001f34:	409c      	lsls	r4, r3
 8001f36:	4320      	orrs	r0, r4
 8001f38:	4680      	mov	r8, r0
 8001f3a:	4640      	mov	r0, r8
 8001f3c:	1e43      	subs	r3, r0, #1
 8001f3e:	4198      	sbcs	r0, r3
 8001f40:	4328      	orrs	r0, r5
 8001f42:	e713      	b.n	8001d6c <__aeabi_dsub+0x468>
 8001f44:	2900      	cmp	r1, #0
 8001f46:	d09d      	beq.n	8001e84 <__aeabi_dsub+0x580>
 8001f48:	2601      	movs	r6, #1
 8001f4a:	4663      	mov	r3, ip
 8001f4c:	465c      	mov	r4, fp
 8001f4e:	4690      	mov	r8, r2
 8001f50:	401e      	ands	r6, r3
 8001f52:	e6db      	b.n	8001d0c <__aeabi_dsub+0x408>
 8001f54:	1a17      	subs	r7, r2, r0
 8001f56:	465b      	mov	r3, fp
 8001f58:	42ba      	cmp	r2, r7
 8001f5a:	4192      	sbcs	r2, r2
 8001f5c:	1b1c      	subs	r4, r3, r4
 8001f5e:	4252      	negs	r2, r2
 8001f60:	1aa4      	subs	r4, r4, r2
 8001f62:	0223      	lsls	r3, r4, #8
 8001f64:	d4c8      	bmi.n	8001ef8 <__aeabi_dsub+0x5f4>
 8001f66:	0763      	lsls	r3, r4, #29
 8001f68:	08ff      	lsrs	r7, r7, #3
 8001f6a:	431f      	orrs	r7, r3
 8001f6c:	4666      	mov	r6, ip
 8001f6e:	2301      	movs	r3, #1
 8001f70:	08e5      	lsrs	r5, r4, #3
 8001f72:	e71f      	b.n	8001db4 <__aeabi_dsub+0x4b0>
 8001f74:	001d      	movs	r5, r3
 8001f76:	2400      	movs	r4, #0
 8001f78:	2700      	movs	r7, #0
 8001f7a:	e657      	b.n	8001c2c <__aeabi_dsub+0x328>
 8001f7c:	465c      	mov	r4, fp
 8001f7e:	08d0      	lsrs	r0, r2, #3
 8001f80:	e66a      	b.n	8001c58 <__aeabi_dsub+0x354>
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d100      	bne.n	8001f88 <__aeabi_dsub+0x684>
 8001f86:	e737      	b.n	8001df8 <__aeabi_dsub+0x4f4>
 8001f88:	4653      	mov	r3, sl
 8001f8a:	08c0      	lsrs	r0, r0, #3
 8001f8c:	0767      	lsls	r7, r4, #29
 8001f8e:	4307      	orrs	r7, r0
 8001f90:	08e5      	lsrs	r5, r4, #3
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d100      	bne.n	8001f98 <__aeabi_dsub+0x694>
 8001f96:	e5b1      	b.n	8001afc <__aeabi_dsub+0x1f8>
 8001f98:	2380      	movs	r3, #128	@ 0x80
 8001f9a:	031b      	lsls	r3, r3, #12
 8001f9c:	421d      	tst	r5, r3
 8001f9e:	d008      	beq.n	8001fb2 <__aeabi_dsub+0x6ae>
 8001fa0:	4659      	mov	r1, fp
 8001fa2:	08c8      	lsrs	r0, r1, #3
 8001fa4:	4218      	tst	r0, r3
 8001fa6:	d104      	bne.n	8001fb2 <__aeabi_dsub+0x6ae>
 8001fa8:	08d2      	lsrs	r2, r2, #3
 8001faa:	0749      	lsls	r1, r1, #29
 8001fac:	430a      	orrs	r2, r1
 8001fae:	0017      	movs	r7, r2
 8001fb0:	0005      	movs	r5, r0
 8001fb2:	0f7b      	lsrs	r3, r7, #29
 8001fb4:	00ff      	lsls	r7, r7, #3
 8001fb6:	08ff      	lsrs	r7, r7, #3
 8001fb8:	075b      	lsls	r3, r3, #29
 8001fba:	431f      	orrs	r7, r3
 8001fbc:	e59e      	b.n	8001afc <__aeabi_dsub+0x1f8>
 8001fbe:	08c0      	lsrs	r0, r0, #3
 8001fc0:	0763      	lsls	r3, r4, #29
 8001fc2:	4318      	orrs	r0, r3
 8001fc4:	08e5      	lsrs	r5, r4, #3
 8001fc6:	2900      	cmp	r1, #0
 8001fc8:	d053      	beq.n	8002072 <__aeabi_dsub+0x76e>
 8001fca:	2380      	movs	r3, #128	@ 0x80
 8001fcc:	031b      	lsls	r3, r3, #12
 8001fce:	421d      	tst	r5, r3
 8001fd0:	d00a      	beq.n	8001fe8 <__aeabi_dsub+0x6e4>
 8001fd2:	4659      	mov	r1, fp
 8001fd4:	08cc      	lsrs	r4, r1, #3
 8001fd6:	421c      	tst	r4, r3
 8001fd8:	d106      	bne.n	8001fe8 <__aeabi_dsub+0x6e4>
 8001fda:	2601      	movs	r6, #1
 8001fdc:	4663      	mov	r3, ip
 8001fde:	0025      	movs	r5, r4
 8001fe0:	08d0      	lsrs	r0, r2, #3
 8001fe2:	0749      	lsls	r1, r1, #29
 8001fe4:	4308      	orrs	r0, r1
 8001fe6:	401e      	ands	r6, r3
 8001fe8:	0f47      	lsrs	r7, r0, #29
 8001fea:	00c0      	lsls	r0, r0, #3
 8001fec:	08c0      	lsrs	r0, r0, #3
 8001fee:	077f      	lsls	r7, r7, #29
 8001ff0:	4307      	orrs	r7, r0
 8001ff2:	e583      	b.n	8001afc <__aeabi_dsub+0x1f8>
 8001ff4:	1883      	adds	r3, r0, r2
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	4192      	sbcs	r2, r2
 8001ffa:	445c      	add	r4, fp
 8001ffc:	4252      	negs	r2, r2
 8001ffe:	18a5      	adds	r5, r4, r2
 8002000:	022a      	lsls	r2, r5, #8
 8002002:	d500      	bpl.n	8002006 <__aeabi_dsub+0x702>
 8002004:	e724      	b.n	8001e50 <__aeabi_dsub+0x54c>
 8002006:	076f      	lsls	r7, r5, #29
 8002008:	08db      	lsrs	r3, r3, #3
 800200a:	431f      	orrs	r7, r3
 800200c:	08ed      	lsrs	r5, r5, #3
 800200e:	2301      	movs	r3, #1
 8002010:	e6d0      	b.n	8001db4 <__aeabi_dsub+0x4b0>
 8002012:	46c0      	nop			@ (mov r8, r8)
 8002014:	000007ff 	.word	0x000007ff
 8002018:	000007fe 	.word	0x000007fe
 800201c:	ff7fffff 	.word	0xff7fffff
 8002020:	465b      	mov	r3, fp
 8002022:	08d2      	lsrs	r2, r2, #3
 8002024:	075f      	lsls	r7, r3, #29
 8002026:	4666      	mov	r6, ip
 8002028:	4317      	orrs	r7, r2
 800202a:	08dd      	lsrs	r5, r3, #3
 800202c:	e566      	b.n	8001afc <__aeabi_dsub+0x1f8>
 800202e:	0025      	movs	r5, r4
 8002030:	3b20      	subs	r3, #32
 8002032:	40dd      	lsrs	r5, r3
 8002034:	4663      	mov	r3, ip
 8002036:	2b20      	cmp	r3, #32
 8002038:	d005      	beq.n	8002046 <__aeabi_dsub+0x742>
 800203a:	2340      	movs	r3, #64	@ 0x40
 800203c:	4661      	mov	r1, ip
 800203e:	1a5b      	subs	r3, r3, r1
 8002040:	409c      	lsls	r4, r3
 8002042:	4320      	orrs	r0, r4
 8002044:	4680      	mov	r8, r0
 8002046:	4647      	mov	r7, r8
 8002048:	1e7b      	subs	r3, r7, #1
 800204a:	419f      	sbcs	r7, r3
 800204c:	432f      	orrs	r7, r5
 800204e:	e5a0      	b.n	8001b92 <__aeabi_dsub+0x28e>
 8002050:	2120      	movs	r1, #32
 8002052:	2700      	movs	r7, #0
 8002054:	1a09      	subs	r1, r1, r0
 8002056:	e4d2      	b.n	80019fe <__aeabi_dsub+0xfa>
 8002058:	2f00      	cmp	r7, #0
 800205a:	d100      	bne.n	800205e <__aeabi_dsub+0x75a>
 800205c:	e713      	b.n	8001e86 <__aeabi_dsub+0x582>
 800205e:	465c      	mov	r4, fp
 8002060:	0017      	movs	r7, r2
 8002062:	2500      	movs	r5, #0
 8002064:	e5f6      	b.n	8001c54 <__aeabi_dsub+0x350>
 8002066:	08d7      	lsrs	r7, r2, #3
 8002068:	0749      	lsls	r1, r1, #29
 800206a:	2302      	movs	r3, #2
 800206c:	430f      	orrs	r7, r1
 800206e:	092d      	lsrs	r5, r5, #4
 8002070:	e6a0      	b.n	8001db4 <__aeabi_dsub+0x4b0>
 8002072:	0007      	movs	r7, r0
 8002074:	e542      	b.n	8001afc <__aeabi_dsub+0x1f8>
 8002076:	465b      	mov	r3, fp
 8002078:	2601      	movs	r6, #1
 800207a:	075f      	lsls	r7, r3, #29
 800207c:	08dd      	lsrs	r5, r3, #3
 800207e:	4663      	mov	r3, ip
 8002080:	08d2      	lsrs	r2, r2, #3
 8002082:	4317      	orrs	r7, r2
 8002084:	401e      	ands	r6, r3
 8002086:	e539      	b.n	8001afc <__aeabi_dsub+0x1f8>
 8002088:	465b      	mov	r3, fp
 800208a:	08d2      	lsrs	r2, r2, #3
 800208c:	075f      	lsls	r7, r3, #29
 800208e:	4317      	orrs	r7, r2
 8002090:	08dd      	lsrs	r5, r3, #3
 8002092:	e533      	b.n	8001afc <__aeabi_dsub+0x1f8>
 8002094:	4a1e      	ldr	r2, [pc, #120]	@ (8002110 <__aeabi_dsub+0x80c>)
 8002096:	08db      	lsrs	r3, r3, #3
 8002098:	4022      	ands	r2, r4
 800209a:	0757      	lsls	r7, r2, #29
 800209c:	0252      	lsls	r2, r2, #9
 800209e:	2501      	movs	r5, #1
 80020a0:	431f      	orrs	r7, r3
 80020a2:	0b14      	lsrs	r4, r2, #12
 80020a4:	e5c2      	b.n	8001c2c <__aeabi_dsub+0x328>
 80020a6:	000e      	movs	r6, r1
 80020a8:	2001      	movs	r0, #1
 80020aa:	e65f      	b.n	8001d6c <__aeabi_dsub+0x468>
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d00d      	beq.n	80020cc <__aeabi_dsub+0x7c8>
 80020b0:	464b      	mov	r3, r9
 80020b2:	1b5b      	subs	r3, r3, r5
 80020b4:	469c      	mov	ip, r3
 80020b6:	2d00      	cmp	r5, #0
 80020b8:	d100      	bne.n	80020bc <__aeabi_dsub+0x7b8>
 80020ba:	e548      	b.n	8001b4e <__aeabi_dsub+0x24a>
 80020bc:	2701      	movs	r7, #1
 80020be:	2b38      	cmp	r3, #56	@ 0x38
 80020c0:	dd00      	ble.n	80020c4 <__aeabi_dsub+0x7c0>
 80020c2:	e566      	b.n	8001b92 <__aeabi_dsub+0x28e>
 80020c4:	2380      	movs	r3, #128	@ 0x80
 80020c6:	041b      	lsls	r3, r3, #16
 80020c8:	431c      	orrs	r4, r3
 80020ca:	e550      	b.n	8001b6e <__aeabi_dsub+0x26a>
 80020cc:	1c6b      	adds	r3, r5, #1
 80020ce:	4d11      	ldr	r5, [pc, #68]	@ (8002114 <__aeabi_dsub+0x810>)
 80020d0:	422b      	tst	r3, r5
 80020d2:	d000      	beq.n	80020d6 <__aeabi_dsub+0x7d2>
 80020d4:	e673      	b.n	8001dbe <__aeabi_dsub+0x4ba>
 80020d6:	4659      	mov	r1, fp
 80020d8:	0023      	movs	r3, r4
 80020da:	4311      	orrs	r1, r2
 80020dc:	468a      	mov	sl, r1
 80020de:	4303      	orrs	r3, r0
 80020e0:	e600      	b.n	8001ce4 <__aeabi_dsub+0x3e0>
 80020e2:	0767      	lsls	r7, r4, #29
 80020e4:	08c0      	lsrs	r0, r0, #3
 80020e6:	2300      	movs	r3, #0
 80020e8:	4307      	orrs	r7, r0
 80020ea:	08e5      	lsrs	r5, r4, #3
 80020ec:	e662      	b.n	8001db4 <__aeabi_dsub+0x4b0>
 80020ee:	0764      	lsls	r4, r4, #29
 80020f0:	08ff      	lsrs	r7, r7, #3
 80020f2:	4327      	orrs	r7, r4
 80020f4:	0905      	lsrs	r5, r0, #4
 80020f6:	e65d      	b.n	8001db4 <__aeabi_dsub+0x4b0>
 80020f8:	08d2      	lsrs	r2, r2, #3
 80020fa:	0749      	lsls	r1, r1, #29
 80020fc:	4311      	orrs	r1, r2
 80020fe:	000f      	movs	r7, r1
 8002100:	2302      	movs	r3, #2
 8002102:	092d      	lsrs	r5, r5, #4
 8002104:	e656      	b.n	8001db4 <__aeabi_dsub+0x4b0>
 8002106:	0007      	movs	r7, r0
 8002108:	e5a4      	b.n	8001c54 <__aeabi_dsub+0x350>
 800210a:	0038      	movs	r0, r7
 800210c:	e48f      	b.n	8001a2e <__aeabi_dsub+0x12a>
 800210e:	46c0      	nop			@ (mov r8, r8)
 8002110:	ff7fffff 	.word	0xff7fffff
 8002114:	000007fe 	.word	0x000007fe

08002118 <__aeabi_dcmpun>:
 8002118:	b5f0      	push	{r4, r5, r6, r7, lr}
 800211a:	46c6      	mov	lr, r8
 800211c:	031e      	lsls	r6, r3, #12
 800211e:	0b36      	lsrs	r6, r6, #12
 8002120:	46b0      	mov	r8, r6
 8002122:	4e0d      	ldr	r6, [pc, #52]	@ (8002158 <__aeabi_dcmpun+0x40>)
 8002124:	030c      	lsls	r4, r1, #12
 8002126:	004d      	lsls	r5, r1, #1
 8002128:	005f      	lsls	r7, r3, #1
 800212a:	b500      	push	{lr}
 800212c:	0b24      	lsrs	r4, r4, #12
 800212e:	0d6d      	lsrs	r5, r5, #21
 8002130:	0d7f      	lsrs	r7, r7, #21
 8002132:	42b5      	cmp	r5, r6
 8002134:	d00b      	beq.n	800214e <__aeabi_dcmpun+0x36>
 8002136:	4908      	ldr	r1, [pc, #32]	@ (8002158 <__aeabi_dcmpun+0x40>)
 8002138:	2000      	movs	r0, #0
 800213a:	428f      	cmp	r7, r1
 800213c:	d104      	bne.n	8002148 <__aeabi_dcmpun+0x30>
 800213e:	4646      	mov	r6, r8
 8002140:	4316      	orrs	r6, r2
 8002142:	0030      	movs	r0, r6
 8002144:	1e43      	subs	r3, r0, #1
 8002146:	4198      	sbcs	r0, r3
 8002148:	bc80      	pop	{r7}
 800214a:	46b8      	mov	r8, r7
 800214c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800214e:	4304      	orrs	r4, r0
 8002150:	2001      	movs	r0, #1
 8002152:	2c00      	cmp	r4, #0
 8002154:	d1f8      	bne.n	8002148 <__aeabi_dcmpun+0x30>
 8002156:	e7ee      	b.n	8002136 <__aeabi_dcmpun+0x1e>
 8002158:	000007ff 	.word	0x000007ff

0800215c <__aeabi_d2iz>:
 800215c:	000b      	movs	r3, r1
 800215e:	0002      	movs	r2, r0
 8002160:	b570      	push	{r4, r5, r6, lr}
 8002162:	4d16      	ldr	r5, [pc, #88]	@ (80021bc <__aeabi_d2iz+0x60>)
 8002164:	030c      	lsls	r4, r1, #12
 8002166:	b082      	sub	sp, #8
 8002168:	0049      	lsls	r1, r1, #1
 800216a:	2000      	movs	r0, #0
 800216c:	9200      	str	r2, [sp, #0]
 800216e:	9301      	str	r3, [sp, #4]
 8002170:	0b24      	lsrs	r4, r4, #12
 8002172:	0d49      	lsrs	r1, r1, #21
 8002174:	0fde      	lsrs	r6, r3, #31
 8002176:	42a9      	cmp	r1, r5
 8002178:	dd04      	ble.n	8002184 <__aeabi_d2iz+0x28>
 800217a:	4811      	ldr	r0, [pc, #68]	@ (80021c0 <__aeabi_d2iz+0x64>)
 800217c:	4281      	cmp	r1, r0
 800217e:	dd03      	ble.n	8002188 <__aeabi_d2iz+0x2c>
 8002180:	4b10      	ldr	r3, [pc, #64]	@ (80021c4 <__aeabi_d2iz+0x68>)
 8002182:	18f0      	adds	r0, r6, r3
 8002184:	b002      	add	sp, #8
 8002186:	bd70      	pop	{r4, r5, r6, pc}
 8002188:	2080      	movs	r0, #128	@ 0x80
 800218a:	0340      	lsls	r0, r0, #13
 800218c:	4320      	orrs	r0, r4
 800218e:	4c0e      	ldr	r4, [pc, #56]	@ (80021c8 <__aeabi_d2iz+0x6c>)
 8002190:	1a64      	subs	r4, r4, r1
 8002192:	2c1f      	cmp	r4, #31
 8002194:	dd08      	ble.n	80021a8 <__aeabi_d2iz+0x4c>
 8002196:	4b0d      	ldr	r3, [pc, #52]	@ (80021cc <__aeabi_d2iz+0x70>)
 8002198:	1a5b      	subs	r3, r3, r1
 800219a:	40d8      	lsrs	r0, r3
 800219c:	0003      	movs	r3, r0
 800219e:	4258      	negs	r0, r3
 80021a0:	2e00      	cmp	r6, #0
 80021a2:	d1ef      	bne.n	8002184 <__aeabi_d2iz+0x28>
 80021a4:	0018      	movs	r0, r3
 80021a6:	e7ed      	b.n	8002184 <__aeabi_d2iz+0x28>
 80021a8:	4b09      	ldr	r3, [pc, #36]	@ (80021d0 <__aeabi_d2iz+0x74>)
 80021aa:	9a00      	ldr	r2, [sp, #0]
 80021ac:	469c      	mov	ip, r3
 80021ae:	0003      	movs	r3, r0
 80021b0:	4461      	add	r1, ip
 80021b2:	408b      	lsls	r3, r1
 80021b4:	40e2      	lsrs	r2, r4
 80021b6:	4313      	orrs	r3, r2
 80021b8:	e7f1      	b.n	800219e <__aeabi_d2iz+0x42>
 80021ba:	46c0      	nop			@ (mov r8, r8)
 80021bc:	000003fe 	.word	0x000003fe
 80021c0:	0000041d 	.word	0x0000041d
 80021c4:	7fffffff 	.word	0x7fffffff
 80021c8:	00000433 	.word	0x00000433
 80021cc:	00000413 	.word	0x00000413
 80021d0:	fffffbed 	.word	0xfffffbed

080021d4 <__aeabi_i2d>:
 80021d4:	b570      	push	{r4, r5, r6, lr}
 80021d6:	2800      	cmp	r0, #0
 80021d8:	d016      	beq.n	8002208 <__aeabi_i2d+0x34>
 80021da:	17c3      	asrs	r3, r0, #31
 80021dc:	18c5      	adds	r5, r0, r3
 80021de:	405d      	eors	r5, r3
 80021e0:	0fc4      	lsrs	r4, r0, #31
 80021e2:	0028      	movs	r0, r5
 80021e4:	f000 f848 	bl	8002278 <__clzsi2>
 80021e8:	4b10      	ldr	r3, [pc, #64]	@ (800222c <__aeabi_i2d+0x58>)
 80021ea:	1a1b      	subs	r3, r3, r0
 80021ec:	055b      	lsls	r3, r3, #21
 80021ee:	0d5b      	lsrs	r3, r3, #21
 80021f0:	280a      	cmp	r0, #10
 80021f2:	dc14      	bgt.n	800221e <__aeabi_i2d+0x4a>
 80021f4:	0002      	movs	r2, r0
 80021f6:	002e      	movs	r6, r5
 80021f8:	3215      	adds	r2, #21
 80021fa:	4096      	lsls	r6, r2
 80021fc:	220b      	movs	r2, #11
 80021fe:	1a12      	subs	r2, r2, r0
 8002200:	40d5      	lsrs	r5, r2
 8002202:	032d      	lsls	r5, r5, #12
 8002204:	0b2d      	lsrs	r5, r5, #12
 8002206:	e003      	b.n	8002210 <__aeabi_i2d+0x3c>
 8002208:	2400      	movs	r4, #0
 800220a:	2300      	movs	r3, #0
 800220c:	2500      	movs	r5, #0
 800220e:	2600      	movs	r6, #0
 8002210:	051b      	lsls	r3, r3, #20
 8002212:	432b      	orrs	r3, r5
 8002214:	07e4      	lsls	r4, r4, #31
 8002216:	4323      	orrs	r3, r4
 8002218:	0030      	movs	r0, r6
 800221a:	0019      	movs	r1, r3
 800221c:	bd70      	pop	{r4, r5, r6, pc}
 800221e:	380b      	subs	r0, #11
 8002220:	4085      	lsls	r5, r0
 8002222:	032d      	lsls	r5, r5, #12
 8002224:	2600      	movs	r6, #0
 8002226:	0b2d      	lsrs	r5, r5, #12
 8002228:	e7f2      	b.n	8002210 <__aeabi_i2d+0x3c>
 800222a:	46c0      	nop			@ (mov r8, r8)
 800222c:	0000041e 	.word	0x0000041e

08002230 <__aeabi_ui2d>:
 8002230:	b510      	push	{r4, lr}
 8002232:	1e04      	subs	r4, r0, #0
 8002234:	d010      	beq.n	8002258 <__aeabi_ui2d+0x28>
 8002236:	f000 f81f 	bl	8002278 <__clzsi2>
 800223a:	4b0e      	ldr	r3, [pc, #56]	@ (8002274 <__aeabi_ui2d+0x44>)
 800223c:	1a1b      	subs	r3, r3, r0
 800223e:	055b      	lsls	r3, r3, #21
 8002240:	0d5b      	lsrs	r3, r3, #21
 8002242:	280a      	cmp	r0, #10
 8002244:	dc0f      	bgt.n	8002266 <__aeabi_ui2d+0x36>
 8002246:	220b      	movs	r2, #11
 8002248:	0021      	movs	r1, r4
 800224a:	1a12      	subs	r2, r2, r0
 800224c:	40d1      	lsrs	r1, r2
 800224e:	3015      	adds	r0, #21
 8002250:	030a      	lsls	r2, r1, #12
 8002252:	4084      	lsls	r4, r0
 8002254:	0b12      	lsrs	r2, r2, #12
 8002256:	e001      	b.n	800225c <__aeabi_ui2d+0x2c>
 8002258:	2300      	movs	r3, #0
 800225a:	2200      	movs	r2, #0
 800225c:	051b      	lsls	r3, r3, #20
 800225e:	4313      	orrs	r3, r2
 8002260:	0020      	movs	r0, r4
 8002262:	0019      	movs	r1, r3
 8002264:	bd10      	pop	{r4, pc}
 8002266:	0022      	movs	r2, r4
 8002268:	380b      	subs	r0, #11
 800226a:	4082      	lsls	r2, r0
 800226c:	0312      	lsls	r2, r2, #12
 800226e:	2400      	movs	r4, #0
 8002270:	0b12      	lsrs	r2, r2, #12
 8002272:	e7f3      	b.n	800225c <__aeabi_ui2d+0x2c>
 8002274:	0000041e 	.word	0x0000041e

08002278 <__clzsi2>:
 8002278:	211c      	movs	r1, #28
 800227a:	2301      	movs	r3, #1
 800227c:	041b      	lsls	r3, r3, #16
 800227e:	4298      	cmp	r0, r3
 8002280:	d301      	bcc.n	8002286 <__clzsi2+0xe>
 8002282:	0c00      	lsrs	r0, r0, #16
 8002284:	3910      	subs	r1, #16
 8002286:	0a1b      	lsrs	r3, r3, #8
 8002288:	4298      	cmp	r0, r3
 800228a:	d301      	bcc.n	8002290 <__clzsi2+0x18>
 800228c:	0a00      	lsrs	r0, r0, #8
 800228e:	3908      	subs	r1, #8
 8002290:	091b      	lsrs	r3, r3, #4
 8002292:	4298      	cmp	r0, r3
 8002294:	d301      	bcc.n	800229a <__clzsi2+0x22>
 8002296:	0900      	lsrs	r0, r0, #4
 8002298:	3904      	subs	r1, #4
 800229a:	a202      	add	r2, pc, #8	@ (adr r2, 80022a4 <__clzsi2+0x2c>)
 800229c:	5c10      	ldrb	r0, [r2, r0]
 800229e:	1840      	adds	r0, r0, r1
 80022a0:	4770      	bx	lr
 80022a2:	46c0      	nop			@ (mov r8, r8)
 80022a4:	02020304 	.word	0x02020304
 80022a8:	01010101 	.word	0x01010101
	...

080022b4 <receive_line_uart>:
/**
 * @brief Recebe uma linha de pixels via UART.
 * @param line_buffer Ponteiro para array onde armazenar a linha.
 * @return 1 se sucesso, 0 se erro.
 */
int receive_line_uart(pixel_t* line_buffer) {
 80022b4:	b590      	push	{r4, r7, lr}
 80022b6:	b087      	sub	sp, #28
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
	uint8_t rx_byte;
	int pixel_count = 0;
 80022bc:	2300      	movs	r3, #0
 80022be:	617b      	str	r3, [r7, #20]
	int current_value = 0;
 80022c0:	2300      	movs	r3, #0
 80022c2:	613b      	str	r3, [r7, #16]
	int has_digit = 0;
 80022c4:	2300      	movs	r3, #0
 80022c6:	60fb      	str	r3, [r7, #12]

	while (pixel_count < IMG_SIZE) {
 80022c8:	e044      	b.n	8002354 <receive_line_uart+0xa0>
		if (HAL_UART_Receive(&huart2, &rx_byte, 1, 5000) == HAL_OK) {
 80022ca:	4b29      	ldr	r3, [pc, #164]	@ (8002370 <receive_line_uart+0xbc>)
 80022cc:	240b      	movs	r4, #11
 80022ce:	1939      	adds	r1, r7, r4
 80022d0:	4828      	ldr	r0, [pc, #160]	@ (8002374 <receive_line_uart+0xc0>)
 80022d2:	2201      	movs	r2, #1
 80022d4:	f001 fdec 	bl	8003eb0 <HAL_UART_Receive>
 80022d8:	1e03      	subs	r3, r0, #0
 80022da:	d139      	bne.n	8002350 <receive_line_uart+0x9c>
			if (rx_byte >= '0' && rx_byte <= '9') {
 80022dc:	0021      	movs	r1, r4
 80022de:	187b      	adds	r3, r7, r1
 80022e0:	781b      	ldrb	r3, [r3, #0]
 80022e2:	2b2f      	cmp	r3, #47	@ 0x2f
 80022e4:	d911      	bls.n	800230a <receive_line_uart+0x56>
 80022e6:	187b      	adds	r3, r7, r1
 80022e8:	781b      	ldrb	r3, [r3, #0]
 80022ea:	2b39      	cmp	r3, #57	@ 0x39
 80022ec:	d80d      	bhi.n	800230a <receive_line_uart+0x56>
				current_value = current_value * 10 + (rx_byte - '0');
 80022ee:	693a      	ldr	r2, [r7, #16]
 80022f0:	0013      	movs	r3, r2
 80022f2:	009b      	lsls	r3, r3, #2
 80022f4:	189b      	adds	r3, r3, r2
 80022f6:	005b      	lsls	r3, r3, #1
 80022f8:	001a      	movs	r2, r3
 80022fa:	187b      	adds	r3, r7, r1
 80022fc:	781b      	ldrb	r3, [r3, #0]
 80022fe:	3b30      	subs	r3, #48	@ 0x30
 8002300:	18d3      	adds	r3, r2, r3
 8002302:	613b      	str	r3, [r7, #16]
				has_digit = 1;
 8002304:	2301      	movs	r3, #1
 8002306:	60fb      	str	r3, [r7, #12]
 8002308:	e024      	b.n	8002354 <receive_line_uart+0xa0>
			} else if (rx_byte == ' ' || rx_byte == '\n' || rx_byte == '\r') {
 800230a:	220b      	movs	r2, #11
 800230c:	18bb      	adds	r3, r7, r2
 800230e:	781b      	ldrb	r3, [r3, #0]
 8002310:	2b20      	cmp	r3, #32
 8002312:	d007      	beq.n	8002324 <receive_line_uart+0x70>
 8002314:	18bb      	adds	r3, r7, r2
 8002316:	781b      	ldrb	r3, [r3, #0]
 8002318:	2b0a      	cmp	r3, #10
 800231a:	d003      	beq.n	8002324 <receive_line_uart+0x70>
 800231c:	18bb      	adds	r3, r7, r2
 800231e:	781b      	ldrb	r3, [r3, #0]
 8002320:	2b0d      	cmp	r3, #13
 8002322:	d117      	bne.n	8002354 <receive_line_uart+0xa0>
				if (has_digit) {
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d00c      	beq.n	8002344 <receive_line_uart+0x90>
					line_buffer[pixel_count++] = (pixel_t)current_value;
 800232a:	697b      	ldr	r3, [r7, #20]
 800232c:	1c5a      	adds	r2, r3, #1
 800232e:	617a      	str	r2, [r7, #20]
 8002330:	001a      	movs	r2, r3
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	189b      	adds	r3, r3, r2
 8002336:	693a      	ldr	r2, [r7, #16]
 8002338:	b2d2      	uxtb	r2, r2
 800233a:	701a      	strb	r2, [r3, #0]
					current_value = 0;
 800233c:	2300      	movs	r3, #0
 800233e:	613b      	str	r3, [r7, #16]
					has_digit = 0;
 8002340:	2300      	movs	r3, #0
 8002342:	60fb      	str	r3, [r7, #12]
				}
				if (rx_byte == '\n') break;
 8002344:	230b      	movs	r3, #11
 8002346:	18fb      	adds	r3, r7, r3
 8002348:	781b      	ldrb	r3, [r3, #0]
 800234a:	2b0a      	cmp	r3, #10
 800234c:	d006      	beq.n	800235c <receive_line_uart+0xa8>
 800234e:	e001      	b.n	8002354 <receive_line_uart+0xa0>
			}
		} else {
			return 0;  // Timeout
 8002350:	2300      	movs	r3, #0
 8002352:	e009      	b.n	8002368 <receive_line_uart+0xb4>
	while (pixel_count < IMG_SIZE) {
 8002354:	697b      	ldr	r3, [r7, #20]
 8002356:	2b59      	cmp	r3, #89	@ 0x59
 8002358:	ddb7      	ble.n	80022ca <receive_line_uart+0x16>
 800235a:	e000      	b.n	800235e <receive_line_uart+0xaa>
				if (rx_byte == '\n') break;
 800235c:	46c0      	nop			@ (mov r8, r8)
		}
	}
	return (pixel_count == IMG_SIZE) ? 1 : 0;
 800235e:	697b      	ldr	r3, [r7, #20]
 8002360:	3b5a      	subs	r3, #90	@ 0x5a
 8002362:	425a      	negs	r2, r3
 8002364:	4153      	adcs	r3, r2
 8002366:	b2db      	uxtb	r3, r3
}
 8002368:	0018      	movs	r0, r3
 800236a:	46bd      	mov	sp, r7
 800236c:	b007      	add	sp, #28
 800236e:	bd90      	pop	{r4, r7, pc}
 8002370:	00001388 	.word	0x00001388
 8002374:	20000084 	.word	0x20000084

08002378 <process_and_send_lines>:
 * @brief Processa e envia linhas filtradas, usando o buffer como fonte.
 * @param start_line Linha inicial na imagem COMPLETA (0-89).
 * @param end_line Linha final na imagem COMPLETA (0-89).
 * @param buffer_start_line Linha inicial no BUFFER (0-45).
 */
void process_and_send_lines(int start_line, int end_line, int buffer_start_line) {
 8002378:	b5f0      	push	{r4, r5, r6, r7, lr}
 800237a:	b0b9      	sub	sp, #228	@ 0xe4
 800237c:	af00      	add	r7, sp, #0
 800237e:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8002380:	62b9      	str	r1, [r7, #40]	@ 0x28
 8002382:	627a      	str	r2, [r7, #36]	@ 0x24
	const int width = IMG_SIZE;
 8002384:	235a      	movs	r3, #90	@ 0x5a
 8002386:	2294      	movs	r2, #148	@ 0x94
 8002388:	18ba      	adds	r2, r7, r2
 800238a:	6013      	str	r3, [r2, #0]
	const int height = IMG_SIZE;
 800238c:	235a      	movs	r3, #90	@ 0x5a
 800238e:	2290      	movs	r2, #144	@ 0x90
 8002390:	18ba      	adds	r2, r7, r2
 8002392:	6013      	str	r3, [r2, #0]
	const int window_size = KUWAHARA_WINDOW;
 8002394:	2303      	movs	r3, #3
 8002396:	228c      	movs	r2, #140	@ 0x8c
 8002398:	18b9      	adds	r1, r7, r2
 800239a:	600b      	str	r3, [r1, #0]
	const int quadrant_size = (window_size + 1) / 2;
 800239c:	18bb      	adds	r3, r7, r2
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	3301      	adds	r3, #1
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	da00      	bge.n	80023a8 <process_and_send_lines+0x30>
 80023a6:	3301      	adds	r3, #1
 80023a8:	105b      	asrs	r3, r3, #1
 80023aa:	2288      	movs	r2, #136	@ 0x88
 80023ac:	18ba      	adds	r2, r7, r2
 80023ae:	6013      	str	r3, [r2, #0]

	for (int pixel_y = start_line; pixel_y <= end_line; ++pixel_y) {
 80023b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023b2:	22bc      	movs	r2, #188	@ 0xbc
 80023b4:	2120      	movs	r1, #32
 80023b6:	1852      	adds	r2, r2, r1
 80023b8:	19d2      	adds	r2, r2, r7
 80023ba:	6013      	str	r3, [r2, #0]
 80023bc:	e299      	b.n	80028f2 <process_and_send_lines+0x57a>
		// Mapeia coordenada global para buffer
		int buffer_y = pixel_y - start_line + buffer_start_line;
 80023be:	23bc      	movs	r3, #188	@ 0xbc
 80023c0:	2120      	movs	r1, #32
 80023c2:	185b      	adds	r3, r3, r1
 80023c4:	19db      	adds	r3, r3, r7
 80023c6:	681a      	ldr	r2, [r3, #0]
 80023c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023ca:	1ad3      	subs	r3, r2, r3
 80023cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023ce:	18d3      	adds	r3, r2, r3
 80023d0:	2284      	movs	r2, #132	@ 0x84
 80023d2:	18ba      	adds	r2, r7, r2
 80023d4:	6013      	str	r3, [r2, #0]

		for (int pixel_x = 0; pixel_x < width; ++pixel_x) {
 80023d6:	2300      	movs	r3, #0
 80023d8:	22b8      	movs	r2, #184	@ 0xb8
 80023da:	1852      	adds	r2, r2, r1
 80023dc:	19d2      	adds	r2, r2, r7
 80023de:	6013      	str	r3, [r2, #0]
 80023e0:	e271      	b.n	80028c6 <process_and_send_lines+0x54e>
			int window_top_y = pixel_y - (window_size / 2);
 80023e2:	238c      	movs	r3, #140	@ 0x8c
 80023e4:	18fb      	adds	r3, r7, r3
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	da00      	bge.n	80023ee <process_and_send_lines+0x76>
 80023ec:	3301      	adds	r3, #1
 80023ee:	105b      	asrs	r3, r3, #1
 80023f0:	425b      	negs	r3, r3
 80023f2:	001a      	movs	r2, r3
 80023f4:	23bc      	movs	r3, #188	@ 0xbc
 80023f6:	2120      	movs	r1, #32
 80023f8:	185b      	adds	r3, r3, r1
 80023fa:	19db      	adds	r3, r3, r7
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	189b      	adds	r3, r3, r2
 8002400:	2280      	movs	r2, #128	@ 0x80
 8002402:	18ba      	adds	r2, r7, r2
 8002404:	6013      	str	r3, [r2, #0]
			int window_left_x = pixel_x - (window_size / 2);
 8002406:	238c      	movs	r3, #140	@ 0x8c
 8002408:	18fb      	adds	r3, r7, r3
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	2b00      	cmp	r3, #0
 800240e:	da00      	bge.n	8002412 <process_and_send_lines+0x9a>
 8002410:	3301      	adds	r3, #1
 8002412:	105b      	asrs	r3, r3, #1
 8002414:	425b      	negs	r3, r3
 8002416:	001a      	movs	r2, r3
 8002418:	20b8      	movs	r0, #184	@ 0xb8
 800241a:	2420      	movs	r4, #32
 800241c:	1903      	adds	r3, r0, r4
 800241e:	19db      	adds	r3, r3, r7
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	189b      	adds	r3, r3, r2
 8002424:	67fb      	str	r3, [r7, #124]	@ 0x7c

			double best_std_dev = 1e300;
 8002426:	4abd      	ldr	r2, [pc, #756]	@ (800271c <process_and_send_lines+0x3a4>)
 8002428:	4bbd      	ldr	r3, [pc, #756]	@ (8002720 <process_and_send_lines+0x3a8>)
 800242a:	21b0      	movs	r1, #176	@ 0xb0
 800242c:	1909      	adds	r1, r1, r4
 800242e:	19c9      	adds	r1, r1, r7
 8002430:	600a      	str	r2, [r1, #0]
 8002432:	604b      	str	r3, [r1, #4]
			double best_mean = image_buffer[buffer_y][pixel_x];
 8002434:	4abb      	ldr	r2, [pc, #748]	@ (8002724 <process_and_send_lines+0x3ac>)
 8002436:	2384      	movs	r3, #132	@ 0x84
 8002438:	18fb      	adds	r3, r7, r3
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	215a      	movs	r1, #90	@ 0x5a
 800243e:	434b      	muls	r3, r1
 8002440:	18d2      	adds	r2, r2, r3
 8002442:	1903      	adds	r3, r0, r4
 8002444:	19db      	adds	r3, r3, r7
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	18d3      	adds	r3, r2, r3
 800244a:	781b      	ldrb	r3, [r3, #0]
 800244c:	0018      	movs	r0, r3
 800244e:	f7ff feef 	bl	8002230 <__aeabi_ui2d>
 8002452:	0002      	movs	r2, r0
 8002454:	000b      	movs	r3, r1
 8002456:	21a8      	movs	r1, #168	@ 0xa8
 8002458:	1909      	adds	r1, r1, r4
 800245a:	19c9      	adds	r1, r1, r7
 800245c:	600a      	str	r2, [r1, #0]
 800245e:	604b      	str	r3, [r1, #4]

			int quadrant_order[4][2] = {{1,1}, {0,1}, {1,0}, {0,0}};
 8002460:	2310      	movs	r3, #16
 8002462:	0025      	movs	r5, r4
 8002464:	191b      	adds	r3, r3, r4
 8002466:	19db      	adds	r3, r3, r7
 8002468:	4aaf      	ldr	r2, [pc, #700]	@ (8002728 <process_and_send_lines+0x3b0>)
 800246a:	ca13      	ldmia	r2!, {r0, r1, r4}
 800246c:	c313      	stmia	r3!, {r0, r1, r4}
 800246e:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002470:	c313      	stmia	r3!, {r0, r1, r4}
 8002472:	ca03      	ldmia	r2!, {r0, r1}
 8002474:	c303      	stmia	r3!, {r0, r1}

			for (int q = 0; q < 4; ++q) {
 8002476:	2300      	movs	r3, #0
 8002478:	22a4      	movs	r2, #164	@ 0xa4
 800247a:	1952      	adds	r2, r2, r5
 800247c:	19d2      	adds	r2, r2, r7
 800247e:	6013      	str	r3, [r2, #0]
 8002480:	e1f4      	b.n	800286c <process_and_send_lines+0x4f4>
				int quadrant_y = quadrant_order[q][0];
 8002482:	2110      	movs	r1, #16
 8002484:	2420      	movs	r4, #32
 8002486:	190b      	adds	r3, r1, r4
 8002488:	19db      	adds	r3, r3, r7
 800248a:	20a4      	movs	r0, #164	@ 0xa4
 800248c:	1902      	adds	r2, r0, r4
 800248e:	19d2      	adds	r2, r2, r7
 8002490:	6812      	ldr	r2, [r2, #0]
 8002492:	00d2      	lsls	r2, r2, #3
 8002494:	58d3      	ldr	r3, [r2, r3]
 8002496:	677b      	str	r3, [r7, #116]	@ 0x74
				int quadrant_x = quadrant_order[q][1];
 8002498:	190b      	adds	r3, r1, r4
 800249a:	19da      	adds	r2, r3, r7
 800249c:	1903      	adds	r3, r0, r4
 800249e:	19db      	adds	r3, r3, r7
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	00db      	lsls	r3, r3, #3
 80024a4:	18d3      	adds	r3, r2, r3
 80024a6:	3304      	adds	r3, #4
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	673b      	str	r3, [r7, #112]	@ 0x70

				long long sum = 0, sum_sq = 0;
 80024ac:	2200      	movs	r2, #0
 80024ae:	2300      	movs	r3, #0
 80024b0:	2198      	movs	r1, #152	@ 0x98
 80024b2:	1909      	adds	r1, r1, r4
 80024b4:	19c9      	adds	r1, r1, r7
 80024b6:	600a      	str	r2, [r1, #0]
 80024b8:	604b      	str	r3, [r1, #4]
 80024ba:	2200      	movs	r2, #0
 80024bc:	2300      	movs	r3, #0
 80024be:	2190      	movs	r1, #144	@ 0x90
 80024c0:	1909      	adds	r1, r1, r4
 80024c2:	19c9      	adds	r1, r1, r7
 80024c4:	600a      	str	r2, [r1, #0]
 80024c6:	604b      	str	r3, [r1, #4]
				int pixel_count = 0;
 80024c8:	2300      	movs	r3, #0
 80024ca:	228c      	movs	r2, #140	@ 0x8c
 80024cc:	0021      	movs	r1, r4
 80024ce:	1852      	adds	r2, r2, r1
 80024d0:	19d2      	adds	r2, r2, r7
 80024d2:	6013      	str	r3, [r2, #0]
				int valid_quadrant = 1;  // Flag para verificar se todos pixels esto no buffer
 80024d4:	2301      	movs	r3, #1
 80024d6:	2288      	movs	r2, #136	@ 0x88
 80024d8:	1852      	adds	r2, r2, r1
 80024da:	19d2      	adds	r2, r2, r7
 80024dc:	6013      	str	r3, [r2, #0]

				for (int offset_y = 0; offset_y < quadrant_size; ++offset_y) {
 80024de:	2300      	movs	r3, #0
 80024e0:	2284      	movs	r2, #132	@ 0x84
 80024e2:	1852      	adds	r2, r2, r1
 80024e4:	19d2      	adds	r2, r2, r7
 80024e6:	6013      	str	r3, [r2, #0]
 80024e8:	e10b      	b.n	8002702 <process_and_send_lines+0x38a>
					for (int offset_x = 0; offset_x < quadrant_size; ++offset_x) {
 80024ea:	2300      	movs	r3, #0
 80024ec:	2280      	movs	r2, #128	@ 0x80
 80024ee:	2120      	movs	r1, #32
 80024f0:	1852      	adds	r2, r2, r1
 80024f2:	19d2      	adds	r2, r2, r7
 80024f4:	6013      	str	r3, [r2, #0]
 80024f6:	e0ea      	b.n	80026ce <process_and_send_lines+0x356>
						int read_y = window_top_y + (quadrant_y ? (quadrant_size - 1) : 0) + offset_y;
 80024f8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d004      	beq.n	8002508 <process_and_send_lines+0x190>
 80024fe:	2388      	movs	r3, #136	@ 0x88
 8002500:	18fb      	adds	r3, r7, r3
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	3b01      	subs	r3, #1
 8002506:	e000      	b.n	800250a <process_and_send_lines+0x192>
 8002508:	2300      	movs	r3, #0
 800250a:	2280      	movs	r2, #128	@ 0x80
 800250c:	18ba      	adds	r2, r7, r2
 800250e:	6812      	ldr	r2, [r2, #0]
 8002510:	189b      	adds	r3, r3, r2
 8002512:	2284      	movs	r2, #132	@ 0x84
 8002514:	2120      	movs	r1, #32
 8002516:	1852      	adds	r2, r2, r1
 8002518:	19d2      	adds	r2, r2, r7
 800251a:	6812      	ldr	r2, [r2, #0]
 800251c:	18d3      	adds	r3, r2, r3
 800251e:	229c      	movs	r2, #156	@ 0x9c
 8002520:	18ba      	adds	r2, r7, r2
 8002522:	6013      	str	r3, [r2, #0]
						int read_x = window_left_x + (quadrant_x ? (quadrant_size - 1) : 0) + offset_x;
 8002524:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002526:	2b00      	cmp	r3, #0
 8002528:	d004      	beq.n	8002534 <process_and_send_lines+0x1bc>
 800252a:	2388      	movs	r3, #136	@ 0x88
 800252c:	18fb      	adds	r3, r7, r3
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	3b01      	subs	r3, #1
 8002532:	e000      	b.n	8002536 <process_and_send_lines+0x1be>
 8002534:	2300      	movs	r3, #0
 8002536:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8002538:	189b      	adds	r3, r3, r2
 800253a:	2280      	movs	r2, #128	@ 0x80
 800253c:	2120      	movs	r1, #32
 800253e:	1852      	adds	r2, r2, r1
 8002540:	19d2      	adds	r2, r2, r7
 8002542:	6812      	ldr	r2, [r2, #0]
 8002544:	18d3      	adds	r3, r2, r3
 8002546:	2298      	movs	r2, #152	@ 0x98
 8002548:	18ba      	adds	r2, r7, r2
 800254a:	6013      	str	r3, [r2, #0]

						// BORDER_REFLECT_101
						if (read_y < 0) read_y = -read_y;
 800254c:	229c      	movs	r2, #156	@ 0x9c
 800254e:	18bb      	adds	r3, r7, r2
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	2b00      	cmp	r3, #0
 8002554:	da04      	bge.n	8002560 <process_and_send_lines+0x1e8>
 8002556:	18bb      	adds	r3, r7, r2
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	425b      	negs	r3, r3
 800255c:	18ba      	adds	r2, r7, r2
 800255e:	6013      	str	r3, [r2, #0]
						if (read_y >= height) read_y = 2 * height - read_y - 2;
 8002560:	219c      	movs	r1, #156	@ 0x9c
 8002562:	187b      	adds	r3, r7, r1
 8002564:	681a      	ldr	r2, [r3, #0]
 8002566:	2090      	movs	r0, #144	@ 0x90
 8002568:	183b      	adds	r3, r7, r0
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	429a      	cmp	r2, r3
 800256e:	db08      	blt.n	8002582 <process_and_send_lines+0x20a>
 8002570:	183b      	adds	r3, r7, r0
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	005a      	lsls	r2, r3, #1
 8002576:	187b      	adds	r3, r7, r1
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	1ad3      	subs	r3, r2, r3
 800257c:	3b02      	subs	r3, #2
 800257e:	187a      	adds	r2, r7, r1
 8002580:	6013      	str	r3, [r2, #0]
						if (read_x < 0) read_x = -read_x;
 8002582:	2298      	movs	r2, #152	@ 0x98
 8002584:	18bb      	adds	r3, r7, r2
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	2b00      	cmp	r3, #0
 800258a:	da04      	bge.n	8002596 <process_and_send_lines+0x21e>
 800258c:	18bb      	adds	r3, r7, r2
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	425b      	negs	r3, r3
 8002592:	18ba      	adds	r2, r7, r2
 8002594:	6013      	str	r3, [r2, #0]
						if (read_x >= width) read_x = 2 * width - read_x - 2;
 8002596:	2198      	movs	r1, #152	@ 0x98
 8002598:	187b      	adds	r3, r7, r1
 800259a:	681a      	ldr	r2, [r3, #0]
 800259c:	2094      	movs	r0, #148	@ 0x94
 800259e:	183b      	adds	r3, r7, r0
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	429a      	cmp	r2, r3
 80025a4:	db08      	blt.n	80025b8 <process_and_send_lines+0x240>
 80025a6:	183b      	adds	r3, r7, r0
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	005a      	lsls	r2, r3, #1
 80025ac:	187b      	adds	r3, r7, r1
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	1ad3      	subs	r3, r2, r3
 80025b2:	3b02      	subs	r3, #2
 80025b4:	187a      	adds	r2, r7, r1
 80025b6:	6013      	str	r3, [r2, #0]

						// Clamping
						if (read_y < 0) read_y = 0;
 80025b8:	229c      	movs	r2, #156	@ 0x9c
 80025ba:	18bb      	adds	r3, r7, r2
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	da02      	bge.n	80025c8 <process_and_send_lines+0x250>
 80025c2:	2300      	movs	r3, #0
 80025c4:	18ba      	adds	r2, r7, r2
 80025c6:	6013      	str	r3, [r2, #0]
						if (read_y >= height) read_y = height - 1;
 80025c8:	209c      	movs	r0, #156	@ 0x9c
 80025ca:	183b      	adds	r3, r7, r0
 80025cc:	681a      	ldr	r2, [r3, #0]
 80025ce:	2190      	movs	r1, #144	@ 0x90
 80025d0:	187b      	adds	r3, r7, r1
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	429a      	cmp	r2, r3
 80025d6:	db04      	blt.n	80025e2 <process_and_send_lines+0x26a>
 80025d8:	187b      	adds	r3, r7, r1
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	3b01      	subs	r3, #1
 80025de:	183a      	adds	r2, r7, r0
 80025e0:	6013      	str	r3, [r2, #0]
						if (read_x < 0) read_x = 0;
 80025e2:	2298      	movs	r2, #152	@ 0x98
 80025e4:	18bb      	adds	r3, r7, r2
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	da02      	bge.n	80025f2 <process_and_send_lines+0x27a>
 80025ec:	2300      	movs	r3, #0
 80025ee:	18ba      	adds	r2, r7, r2
 80025f0:	6013      	str	r3, [r2, #0]
						if (read_x >= width) read_x = width - 1;
 80025f2:	2098      	movs	r0, #152	@ 0x98
 80025f4:	183b      	adds	r3, r7, r0
 80025f6:	681a      	ldr	r2, [r3, #0]
 80025f8:	2194      	movs	r1, #148	@ 0x94
 80025fa:	187b      	adds	r3, r7, r1
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	429a      	cmp	r2, r3
 8002600:	db04      	blt.n	800260c <process_and_send_lines+0x294>
 8002602:	187b      	adds	r3, r7, r1
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	3b01      	subs	r3, #1
 8002608:	183a      	adds	r2, r7, r0
 800260a:	6013      	str	r3, [r2, #0]

						// Converter coordenada global  buffer
						int buf_y = read_y - start_line + buffer_start_line;
 800260c:	239c      	movs	r3, #156	@ 0x9c
 800260e:	18fb      	adds	r3, r7, r3
 8002610:	681a      	ldr	r2, [r3, #0]
 8002612:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002614:	1ad3      	subs	r3, r2, r3
 8002616:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002618:	18d3      	adds	r3, r2, r3
 800261a:	66fb      	str	r3, [r7, #108]	@ 0x6c

						// Verifica se est no buffer
						if (buf_y >= 0 && buf_y < BUFFER_SIZE) {
 800261c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800261e:	2b00      	cmp	r3, #0
 8002620:	db45      	blt.n	80026ae <process_and_send_lines+0x336>
 8002622:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002624:	2b2d      	cmp	r3, #45	@ 0x2d
 8002626:	dc42      	bgt.n	80026ae <process_and_send_lines+0x336>
							int pixel_value = image_buffer[buf_y][read_x];
 8002628:	4a3e      	ldr	r2, [pc, #248]	@ (8002724 <process_and_send_lines+0x3ac>)
 800262a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800262c:	215a      	movs	r1, #90	@ 0x5a
 800262e:	434b      	muls	r3, r1
 8002630:	18d2      	adds	r2, r2, r3
 8002632:	2398      	movs	r3, #152	@ 0x98
 8002634:	18fb      	adds	r3, r7, r3
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	18d3      	adds	r3, r2, r3
 800263a:	781b      	ldrb	r3, [r3, #0]
 800263c:	66bb      	str	r3, [r7, #104]	@ 0x68
							sum += pixel_value;
 800263e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002640:	61bb      	str	r3, [r7, #24]
 8002642:	17db      	asrs	r3, r3, #31
 8002644:	61fb      	str	r3, [r7, #28]
 8002646:	2498      	movs	r4, #152	@ 0x98
 8002648:	2520      	movs	r5, #32
 800264a:	1963      	adds	r3, r4, r5
 800264c:	19db      	adds	r3, r3, r7
 800264e:	681a      	ldr	r2, [r3, #0]
 8002650:	685b      	ldr	r3, [r3, #4]
 8002652:	69b8      	ldr	r0, [r7, #24]
 8002654:	69f9      	ldr	r1, [r7, #28]
 8002656:	1812      	adds	r2, r2, r0
 8002658:	414b      	adcs	r3, r1
 800265a:	1961      	adds	r1, r4, r5
 800265c:	19c9      	adds	r1, r1, r7
 800265e:	600a      	str	r2, [r1, #0]
 8002660:	604b      	str	r3, [r1, #4]
							sum_sq += (long long)pixel_value * (long long)pixel_value;
 8002662:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002664:	613b      	str	r3, [r7, #16]
 8002666:	17db      	asrs	r3, r3, #31
 8002668:	617b      	str	r3, [r7, #20]
 800266a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800266c:	60bb      	str	r3, [r7, #8]
 800266e:	17db      	asrs	r3, r3, #31
 8002670:	60fb      	str	r3, [r7, #12]
 8002672:	68ba      	ldr	r2, [r7, #8]
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	6938      	ldr	r0, [r7, #16]
 8002678:	6979      	ldr	r1, [r7, #20]
 800267a:	f7fd fe19 	bl	80002b0 <__aeabi_lmul>
 800267e:	0002      	movs	r2, r0
 8002680:	000b      	movs	r3, r1
 8002682:	0010      	movs	r0, r2
 8002684:	0019      	movs	r1, r3
 8002686:	2490      	movs	r4, #144	@ 0x90
 8002688:	1963      	adds	r3, r4, r5
 800268a:	19db      	adds	r3, r3, r7
 800268c:	681a      	ldr	r2, [r3, #0]
 800268e:	685b      	ldr	r3, [r3, #4]
 8002690:	1812      	adds	r2, r2, r0
 8002692:	414b      	adcs	r3, r1
 8002694:	1961      	adds	r1, r4, r5
 8002696:	19c9      	adds	r1, r1, r7
 8002698:	600a      	str	r2, [r1, #0]
 800269a:	604b      	str	r3, [r1, #4]
							pixel_count++;
 800269c:	228c      	movs	r2, #140	@ 0x8c
 800269e:	1953      	adds	r3, r2, r5
 80026a0:	19db      	adds	r3, r3, r7
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	3301      	adds	r3, #1
 80026a6:	1952      	adds	r2, r2, r5
 80026a8:	19d2      	adds	r2, r2, r7
 80026aa:	6013      	str	r3, [r2, #0]
						if (buf_y >= 0 && buf_y < BUFFER_SIZE) {
 80026ac:	e006      	b.n	80026bc <process_and_send_lines+0x344>
						} else {
							// Pixel necessrio no est no buffer - quadrante invlido
							valid_quadrant = 0;
 80026ae:	2300      	movs	r3, #0
 80026b0:	2288      	movs	r2, #136	@ 0x88
 80026b2:	2120      	movs	r1, #32
 80026b4:	1852      	adds	r2, r2, r1
 80026b6:	19d2      	adds	r2, r2, r7
 80026b8:	6013      	str	r3, [r2, #0]
							break;
 80026ba:	e013      	b.n	80026e4 <process_and_send_lines+0x36c>
					for (int offset_x = 0; offset_x < quadrant_size; ++offset_x) {
 80026bc:	2280      	movs	r2, #128	@ 0x80
 80026be:	2120      	movs	r1, #32
 80026c0:	1853      	adds	r3, r2, r1
 80026c2:	19db      	adds	r3, r3, r7
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	3301      	adds	r3, #1
 80026c8:	1852      	adds	r2, r2, r1
 80026ca:	19d2      	adds	r2, r2, r7
 80026cc:	6013      	str	r3, [r2, #0]
 80026ce:	2380      	movs	r3, #128	@ 0x80
 80026d0:	2220      	movs	r2, #32
 80026d2:	189b      	adds	r3, r3, r2
 80026d4:	19db      	adds	r3, r3, r7
 80026d6:	681a      	ldr	r2, [r3, #0]
 80026d8:	2388      	movs	r3, #136	@ 0x88
 80026da:	18fb      	adds	r3, r7, r3
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	429a      	cmp	r2, r3
 80026e0:	da00      	bge.n	80026e4 <process_and_send_lines+0x36c>
 80026e2:	e709      	b.n	80024f8 <process_and_send_lines+0x180>
						}
					}
					if (!valid_quadrant) break;
 80026e4:	2388      	movs	r3, #136	@ 0x88
 80026e6:	2120      	movs	r1, #32
 80026e8:	185b      	adds	r3, r3, r1
 80026ea:	19db      	adds	r3, r3, r7
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d01c      	beq.n	800272c <process_and_send_lines+0x3b4>
				for (int offset_y = 0; offset_y < quadrant_size; ++offset_y) {
 80026f2:	2284      	movs	r2, #132	@ 0x84
 80026f4:	1853      	adds	r3, r2, r1
 80026f6:	19db      	adds	r3, r3, r7
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	3301      	adds	r3, #1
 80026fc:	1852      	adds	r2, r2, r1
 80026fe:	19d2      	adds	r2, r2, r7
 8002700:	6013      	str	r3, [r2, #0]
 8002702:	2384      	movs	r3, #132	@ 0x84
 8002704:	2220      	movs	r2, #32
 8002706:	189b      	adds	r3, r3, r2
 8002708:	19db      	adds	r3, r3, r7
 800270a:	681a      	ldr	r2, [r3, #0]
 800270c:	2388      	movs	r3, #136	@ 0x88
 800270e:	18fb      	adds	r3, r7, r3
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	429a      	cmp	r2, r3
 8002714:	da00      	bge.n	8002718 <process_and_send_lines+0x3a0>
 8002716:	e6e8      	b.n	80024ea <process_and_send_lines+0x172>
 8002718:	e009      	b.n	800272e <process_and_send_lines+0x3b6>
 800271a:	46c0      	nop			@ (mov r8, r8)
 800271c:	8800759c 	.word	0x8800759c
 8002720:	7e37e43c 	.word	0x7e37e43c
 8002724:	2000010c 	.word	0x2000010c
 8002728:	08005974 	.word	0x08005974
					if (!valid_quadrant) break;
 800272c:	46c0      	nop			@ (mov r8, r8)
				}

				// S considera quadrante se todos os pixels estavam disponveis
				if (valid_quadrant && pixel_count > 1) {
 800272e:	2388      	movs	r3, #136	@ 0x88
 8002730:	2220      	movs	r2, #32
 8002732:	189b      	adds	r3, r3, r2
 8002734:	19db      	adds	r3, r3, r7
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	2b00      	cmp	r3, #0
 800273a:	d100      	bne.n	800273e <process_and_send_lines+0x3c6>
 800273c:	e08d      	b.n	800285a <process_and_send_lines+0x4e2>
 800273e:	268c      	movs	r6, #140	@ 0x8c
 8002740:	18b3      	adds	r3, r6, r2
 8002742:	19db      	adds	r3, r3, r7
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	2b01      	cmp	r3, #1
 8002748:	dc00      	bgt.n	800274c <process_and_send_lines+0x3d4>
 800274a:	e086      	b.n	800285a <process_and_send_lines+0x4e2>
					double mean = (double)sum / (double)pixel_count;
 800274c:	2398      	movs	r3, #152	@ 0x98
 800274e:	189b      	adds	r3, r3, r2
 8002750:	19da      	adds	r2, r3, r7
 8002752:	6810      	ldr	r0, [r2, #0]
 8002754:	6851      	ldr	r1, [r2, #4]
 8002756:	f7fd fdd9 	bl	800030c <__aeabi_l2d>
 800275a:	0004      	movs	r4, r0
 800275c:	000d      	movs	r5, r1
 800275e:	2220      	movs	r2, #32
 8002760:	18b3      	adds	r3, r6, r2
 8002762:	19da      	adds	r2, r3, r7
 8002764:	6810      	ldr	r0, [r2, #0]
 8002766:	f7ff fd35 	bl	80021d4 <__aeabi_i2d>
 800276a:	0002      	movs	r2, r0
 800276c:	000b      	movs	r3, r1
 800276e:	0020      	movs	r0, r4
 8002770:	0029      	movs	r1, r5
 8002772:	f7fe f9a7 	bl	8000ac4 <__aeabi_ddiv>
 8002776:	0002      	movs	r2, r0
 8002778:	000b      	movs	r3, r1
 800277a:	663a      	str	r2, [r7, #96]	@ 0x60
 800277c:	667b      	str	r3, [r7, #100]	@ 0x64
					double variance = ((double)sum_sq - (double)sum * sum / pixel_count) / pixel_count;
 800277e:	2290      	movs	r2, #144	@ 0x90
 8002780:	2420      	movs	r4, #32
 8002782:	1913      	adds	r3, r2, r4
 8002784:	19da      	adds	r2, r3, r7
 8002786:	6810      	ldr	r0, [r2, #0]
 8002788:	6851      	ldr	r1, [r2, #4]
 800278a:	f7fd fdbf 	bl	800030c <__aeabi_l2d>
 800278e:	6038      	str	r0, [r7, #0]
 8002790:	6079      	str	r1, [r7, #4]
 8002792:	2398      	movs	r3, #152	@ 0x98
 8002794:	191b      	adds	r3, r3, r4
 8002796:	19da      	adds	r2, r3, r7
 8002798:	6810      	ldr	r0, [r2, #0]
 800279a:	6851      	ldr	r1, [r2, #4]
 800279c:	f7fd fdb6 	bl	800030c <__aeabi_l2d>
 80027a0:	0004      	movs	r4, r0
 80027a2:	000d      	movs	r5, r1
 80027a4:	2398      	movs	r3, #152	@ 0x98
 80027a6:	2220      	movs	r2, #32
 80027a8:	1899      	adds	r1, r3, r2
 80027aa:	19cb      	adds	r3, r1, r7
 80027ac:	6818      	ldr	r0, [r3, #0]
 80027ae:	6859      	ldr	r1, [r3, #4]
 80027b0:	f7fd fdac 	bl	800030c <__aeabi_l2d>
 80027b4:	0002      	movs	r2, r0
 80027b6:	000b      	movs	r3, r1
 80027b8:	0020      	movs	r0, r4
 80027ba:	0029      	movs	r1, r5
 80027bc:	f7fe fdbc 	bl	8001338 <__aeabi_dmul>
 80027c0:	0002      	movs	r2, r0
 80027c2:	000b      	movs	r3, r1
 80027c4:	0014      	movs	r4, r2
 80027c6:	001d      	movs	r5, r3
 80027c8:	2320      	movs	r3, #32
 80027ca:	18f2      	adds	r2, r6, r3
 80027cc:	19d3      	adds	r3, r2, r7
 80027ce:	6818      	ldr	r0, [r3, #0]
 80027d0:	f7ff fd00 	bl	80021d4 <__aeabi_i2d>
 80027d4:	0002      	movs	r2, r0
 80027d6:	000b      	movs	r3, r1
 80027d8:	0020      	movs	r0, r4
 80027da:	0029      	movs	r1, r5
 80027dc:	f7fe f972 	bl	8000ac4 <__aeabi_ddiv>
 80027e0:	0002      	movs	r2, r0
 80027e2:	000b      	movs	r3, r1
 80027e4:	6838      	ldr	r0, [r7, #0]
 80027e6:	6879      	ldr	r1, [r7, #4]
 80027e8:	f7ff f88c 	bl	8001904 <__aeabi_dsub>
 80027ec:	0002      	movs	r2, r0
 80027ee:	000b      	movs	r3, r1
 80027f0:	0014      	movs	r4, r2
 80027f2:	001d      	movs	r5, r3
 80027f4:	2320      	movs	r3, #32
 80027f6:	18f2      	adds	r2, r6, r3
 80027f8:	19d3      	adds	r3, r2, r7
 80027fa:	6818      	ldr	r0, [r3, #0]
 80027fc:	f7ff fcea 	bl	80021d4 <__aeabi_i2d>
 8002800:	0002      	movs	r2, r0
 8002802:	000b      	movs	r3, r1
 8002804:	0020      	movs	r0, r4
 8002806:	0029      	movs	r1, r5
 8002808:	f7fe f95c 	bl	8000ac4 <__aeabi_ddiv>
 800280c:	0002      	movs	r2, r0
 800280e:	000b      	movs	r3, r1
 8002810:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002812:	65fb      	str	r3, [r7, #92]	@ 0x5c
					double std_dev = sqrt(variance);
 8002814:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002816:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002818:	0010      	movs	r0, r2
 800281a:	0019      	movs	r1, r3
 800281c:	f002 ff8a 	bl	8005734 <sqrt>
 8002820:	0002      	movs	r2, r0
 8002822:	000b      	movs	r3, r1
 8002824:	653a      	str	r2, [r7, #80]	@ 0x50
 8002826:	657b      	str	r3, [r7, #84]	@ 0x54

					if (std_dev < best_std_dev) {
 8002828:	24b0      	movs	r4, #176	@ 0xb0
 800282a:	2520      	movs	r5, #32
 800282c:	1963      	adds	r3, r4, r5
 800282e:	19db      	adds	r3, r3, r7
 8002830:	681a      	ldr	r2, [r3, #0]
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8002836:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002838:	f7fd fd12 	bl	8000260 <__aeabi_dcmplt>
 800283c:	1e03      	subs	r3, r0, #0
 800283e:	d00c      	beq.n	800285a <process_and_send_lines+0x4e2>
						best_std_dev = std_dev;
 8002840:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8002842:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002844:	1961      	adds	r1, r4, r5
 8002846:	19c9      	adds	r1, r1, r7
 8002848:	600a      	str	r2, [r1, #0]
 800284a:	604b      	str	r3, [r1, #4]
						best_mean = mean;
 800284c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800284e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002850:	21a8      	movs	r1, #168	@ 0xa8
 8002852:	1949      	adds	r1, r1, r5
 8002854:	19c9      	adds	r1, r1, r7
 8002856:	600a      	str	r2, [r1, #0]
 8002858:	604b      	str	r3, [r1, #4]
			for (int q = 0; q < 4; ++q) {
 800285a:	22a4      	movs	r2, #164	@ 0xa4
 800285c:	2120      	movs	r1, #32
 800285e:	1853      	adds	r3, r2, r1
 8002860:	19db      	adds	r3, r3, r7
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	3301      	adds	r3, #1
 8002866:	1852      	adds	r2, r2, r1
 8002868:	19d2      	adds	r2, r2, r7
 800286a:	6013      	str	r3, [r2, #0]
 800286c:	23a4      	movs	r3, #164	@ 0xa4
 800286e:	2420      	movs	r4, #32
 8002870:	191b      	adds	r3, r3, r4
 8002872:	19db      	adds	r3, r3, r7
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	2b03      	cmp	r3, #3
 8002878:	dc00      	bgt.n	800287c <process_and_send_lines+0x504>
 800287a:	e602      	b.n	8002482 <process_and_send_lines+0x10a>
					}
				}
			}

			int filtered_value = (int)(best_mean);
 800287c:	23a8      	movs	r3, #168	@ 0xa8
 800287e:	191b      	adds	r3, r3, r4
 8002880:	19db      	adds	r3, r3, r7
 8002882:	6818      	ldr	r0, [r3, #0]
 8002884:	6859      	ldr	r1, [r3, #4]
 8002886:	f7ff fc69 	bl	800215c <__aeabi_d2iz>
 800288a:	0003      	movs	r3, r0
 800288c:	67bb      	str	r3, [r7, #120]	@ 0x78
			printf("%d", filtered_value);
 800288e:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8002890:	4b1f      	ldr	r3, [pc, #124]	@ (8002910 <process_and_send_lines+0x598>)
 8002892:	0011      	movs	r1, r2
 8002894:	0018      	movs	r0, r3
 8002896:	f002 f813 	bl	80048c0 <iprintf>
			if (pixel_x < width - 1) printf(" ");
 800289a:	2394      	movs	r3, #148	@ 0x94
 800289c:	18fb      	adds	r3, r7, r3
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	3b01      	subs	r3, #1
 80028a2:	22b8      	movs	r2, #184	@ 0xb8
 80028a4:	1912      	adds	r2, r2, r4
 80028a6:	19d2      	adds	r2, r2, r7
 80028a8:	6812      	ldr	r2, [r2, #0]
 80028aa:	429a      	cmp	r2, r3
 80028ac:	da02      	bge.n	80028b4 <process_and_send_lines+0x53c>
 80028ae:	2020      	movs	r0, #32
 80028b0:	f002 f816 	bl	80048e0 <putchar>
		for (int pixel_x = 0; pixel_x < width; ++pixel_x) {
 80028b4:	22b8      	movs	r2, #184	@ 0xb8
 80028b6:	2120      	movs	r1, #32
 80028b8:	1853      	adds	r3, r2, r1
 80028ba:	19db      	adds	r3, r3, r7
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	3301      	adds	r3, #1
 80028c0:	1852      	adds	r2, r2, r1
 80028c2:	19d2      	adds	r2, r2, r7
 80028c4:	6013      	str	r3, [r2, #0]
 80028c6:	23b8      	movs	r3, #184	@ 0xb8
 80028c8:	2420      	movs	r4, #32
 80028ca:	191b      	adds	r3, r3, r4
 80028cc:	19db      	adds	r3, r3, r7
 80028ce:	681a      	ldr	r2, [r3, #0]
 80028d0:	2394      	movs	r3, #148	@ 0x94
 80028d2:	18fb      	adds	r3, r7, r3
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	429a      	cmp	r2, r3
 80028d8:	da00      	bge.n	80028dc <process_and_send_lines+0x564>
 80028da:	e582      	b.n	80023e2 <process_and_send_lines+0x6a>
		}
		printf("\n");
 80028dc:	200a      	movs	r0, #10
 80028de:	f001 ffff 	bl	80048e0 <putchar>
	for (int pixel_y = start_line; pixel_y <= end_line; ++pixel_y) {
 80028e2:	22bc      	movs	r2, #188	@ 0xbc
 80028e4:	1913      	adds	r3, r2, r4
 80028e6:	19db      	adds	r3, r3, r7
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	3301      	adds	r3, #1
 80028ec:	1912      	adds	r2, r2, r4
 80028ee:	19d2      	adds	r2, r2, r7
 80028f0:	6013      	str	r3, [r2, #0]
 80028f2:	23bc      	movs	r3, #188	@ 0xbc
 80028f4:	2220      	movs	r2, #32
 80028f6:	189b      	adds	r3, r3, r2
 80028f8:	19db      	adds	r3, r3, r7
 80028fa:	681a      	ldr	r2, [r3, #0]
 80028fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028fe:	429a      	cmp	r2, r3
 8002900:	dc00      	bgt.n	8002904 <process_and_send_lines+0x58c>
 8002902:	e55c      	b.n	80023be <process_and_send_lines+0x46>
	}
}
 8002904:	46c0      	nop			@ (mov r8, r8)
 8002906:	46c0      	nop			@ (mov r8, r8)
 8002908:	46bd      	mov	sp, r7
 800290a:	b039      	add	sp, #228	@ 0xe4
 800290c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800290e:	46c0      	nop			@ (mov r8, r8)
 8002910:	08005970 	.word	0x08005970

08002914 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8002914:	b580      	push	{r7, lr}
 8002916:	b086      	sub	sp, #24
 8002918:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800291a:	f000 fad1 	bl	8002ec0 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800291e:	f000 f87b 	bl	8002a18 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8002922:	f000 f8f3 	bl	8002b0c <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8002926:	f000 f8c1 	bl	8002aac <MX_USART2_UART_Init>
	while (1) {
#ifdef STREAMING_MODE
		// ===== MODO STREAMING: Duas fases com buffer 46x90 =====

		// Limpa o buffer antes de processar nova imagem
		for (int i = 0; i < BUFFER_SIZE; i++) {
 800292a:	2300      	movs	r3, #0
 800292c:	617b      	str	r3, [r7, #20]
 800292e:	e014      	b.n	800295a <main+0x46>
			for (int j = 0; j < IMG_SIZE; j++) {
 8002930:	2300      	movs	r3, #0
 8002932:	613b      	str	r3, [r7, #16]
 8002934:	e00b      	b.n	800294e <main+0x3a>
				image_buffer[i][j] = 0;
 8002936:	4a33      	ldr	r2, [pc, #204]	@ (8002a04 <main+0xf0>)
 8002938:	697b      	ldr	r3, [r7, #20]
 800293a:	215a      	movs	r1, #90	@ 0x5a
 800293c:	434b      	muls	r3, r1
 800293e:	18d2      	adds	r2, r2, r3
 8002940:	693b      	ldr	r3, [r7, #16]
 8002942:	18d3      	adds	r3, r2, r3
 8002944:	2200      	movs	r2, #0
 8002946:	701a      	strb	r2, [r3, #0]
			for (int j = 0; j < IMG_SIZE; j++) {
 8002948:	693b      	ldr	r3, [r7, #16]
 800294a:	3301      	adds	r3, #1
 800294c:	613b      	str	r3, [r7, #16]
 800294e:	693b      	ldr	r3, [r7, #16]
 8002950:	2b59      	cmp	r3, #89	@ 0x59
 8002952:	ddf0      	ble.n	8002936 <main+0x22>
		for (int i = 0; i < BUFFER_SIZE; i++) {
 8002954:	697b      	ldr	r3, [r7, #20]
 8002956:	3301      	adds	r3, #1
 8002958:	617b      	str	r3, [r7, #20]
 800295a:	697b      	ldr	r3, [r7, #20]
 800295c:	2b2d      	cmp	r3, #45	@ 0x2d
 800295e:	dde7      	ble.n	8002930 <main+0x1c>
			}
		}

		// FASE 1: Recebe linhas 0-45 (primeiras 46 linhas)
		for (int i = 0; i < BUFFER_SIZE; i++) {
 8002960:	2300      	movs	r3, #0
 8002962:	60fb      	str	r3, [r7, #12]
 8002964:	e013      	b.n	800298e <main+0x7a>
			if (!receive_line_uart(image_buffer[i])) {
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	225a      	movs	r2, #90	@ 0x5a
 800296a:	435a      	muls	r2, r3
 800296c:	4b25      	ldr	r3, [pc, #148]	@ (8002a04 <main+0xf0>)
 800296e:	18d3      	adds	r3, r2, r3
 8002970:	0018      	movs	r0, r3
 8002972:	f7ff fc9f 	bl	80022b4 <receive_line_uart>
 8002976:	1e03      	subs	r3, r0, #0
 8002978:	d106      	bne.n	8002988 <main+0x74>
				printf("ERROR: Failed to receive line %d\n", i);
 800297a:	68fa      	ldr	r2, [r7, #12]
 800297c:	4b22      	ldr	r3, [pc, #136]	@ (8002a08 <main+0xf4>)
 800297e:	0011      	movs	r1, r2
 8002980:	0018      	movs	r0, r3
 8002982:	f001 ff9d 	bl	80048c0 <iprintf>
				break;
 8002986:	e005      	b.n	8002994 <main+0x80>
		for (int i = 0; i < BUFFER_SIZE; i++) {
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	3301      	adds	r3, #1
 800298c:	60fb      	str	r3, [r7, #12]
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	2b2d      	cmp	r3, #45	@ 0x2d
 8002992:	dde8      	ble.n	8002966 <main+0x52>
			}
		}

		// Envia cabealho PGM
		printf("P2\n");
 8002994:	4b1d      	ldr	r3, [pc, #116]	@ (8002a0c <main+0xf8>)
 8002996:	0018      	movs	r0, r3
 8002998:	f002 f802 	bl	80049a0 <puts>
		printf("%d %d\n", IMG_SIZE, IMG_SIZE);
 800299c:	4b1c      	ldr	r3, [pc, #112]	@ (8002a10 <main+0xfc>)
 800299e:	225a      	movs	r2, #90	@ 0x5a
 80029a0:	215a      	movs	r1, #90	@ 0x5a
 80029a2:	0018      	movs	r0, r3
 80029a4:	f001 ff8c 	bl	80048c0 <iprintf>
		printf("%d\n", MAX_PIXEL_VALUE);
 80029a8:	4b1a      	ldr	r3, [pc, #104]	@ (8002a14 <main+0x100>)
 80029aa:	21ff      	movs	r1, #255	@ 0xff
 80029ac:	0018      	movs	r0, r3
 80029ae:	f001 ff87 	bl	80048c0 <iprintf>

		// FASE 1: Processa e envia linhas 0-44 (45 linhas)
		// Buffer tem linhas 0-45, ento linha 44 tem contexto completo (linha 45 disponvel)
		process_and_send_lines(0, 44, 0);
 80029b2:	2200      	movs	r2, #0
 80029b4:	212c      	movs	r1, #44	@ 0x2c
 80029b6:	2000      	movs	r0, #0
 80029b8:	f7ff fcde 	bl	8002378 <process_and_send_lines>

		// FASE 2: Recebe linhas 44-89 (ltimas 46 linhas, sobrescreve buffer)
		for (int i = 0; i < BUFFER_SIZE; i++) {
 80029bc:	2300      	movs	r3, #0
 80029be:	60bb      	str	r3, [r7, #8]
 80029c0:	e016      	b.n	80029f0 <main+0xdc>
			int global_line = 44 + i;  // Linhas 44 at 89
 80029c2:	68bb      	ldr	r3, [r7, #8]
 80029c4:	332c      	adds	r3, #44	@ 0x2c
 80029c6:	607b      	str	r3, [r7, #4]
			if (!receive_line_uart(image_buffer[i])) {
 80029c8:	68bb      	ldr	r3, [r7, #8]
 80029ca:	225a      	movs	r2, #90	@ 0x5a
 80029cc:	435a      	muls	r2, r3
 80029ce:	4b0d      	ldr	r3, [pc, #52]	@ (8002a04 <main+0xf0>)
 80029d0:	18d3      	adds	r3, r2, r3
 80029d2:	0018      	movs	r0, r3
 80029d4:	f7ff fc6e 	bl	80022b4 <receive_line_uart>
 80029d8:	1e03      	subs	r3, r0, #0
 80029da:	d106      	bne.n	80029ea <main+0xd6>
				printf("ERROR: Failed to receive line %d\n", global_line);
 80029dc:	687a      	ldr	r2, [r7, #4]
 80029de:	4b0a      	ldr	r3, [pc, #40]	@ (8002a08 <main+0xf4>)
 80029e0:	0011      	movs	r1, r2
 80029e2:	0018      	movs	r0, r3
 80029e4:	f001 ff6c 	bl	80048c0 <iprintf>
				break;
 80029e8:	e005      	b.n	80029f6 <main+0xe2>
		for (int i = 0; i < BUFFER_SIZE; i++) {
 80029ea:	68bb      	ldr	r3, [r7, #8]
 80029ec:	3301      	adds	r3, #1
 80029ee:	60bb      	str	r3, [r7, #8]
 80029f0:	68bb      	ldr	r3, [r7, #8]
 80029f2:	2b2d      	cmp	r3, #45	@ 0x2d
 80029f4:	dde5      	ble.n	80029c2 <main+0xae>

		// FASE 2: Processa e envia linhas 45-89 (45 linhas)
		// buffer[0] = linha 44 global (contexto para linha 45)
		// buffer[1] = linha 45 global  comea processamento aqui
		// buffer[45] = linha 89 global
		process_and_send_lines(45, 89, 1);
 80029f6:	2201      	movs	r2, #1
 80029f8:	2159      	movs	r1, #89	@ 0x59
 80029fa:	202d      	movs	r0, #45	@ 0x2d
 80029fc:	f7ff fcbc 	bl	8002378 <process_and_send_lines>
		for (int i = 0; i < BUFFER_SIZE; i++) {
 8002a00:	e793      	b.n	800292a <main+0x16>
 8002a02:	46c0      	nop			@ (mov r8, r8)
 8002a04:	2000010c 	.word	0x2000010c
 8002a08:	08005994 	.word	0x08005994
 8002a0c:	08005960 	.word	0x08005960
 8002a10:	08005964 	.word	0x08005964
 8002a14:	080059b8 	.word	0x080059b8

08002a18 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002a18:	b590      	push	{r4, r7, lr}
 8002a1a:	b091      	sub	sp, #68	@ 0x44
 8002a1c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002a1e:	2410      	movs	r4, #16
 8002a20:	193b      	adds	r3, r7, r4
 8002a22:	0018      	movs	r0, r3
 8002a24:	2330      	movs	r3, #48	@ 0x30
 8002a26:	001a      	movs	r2, r3
 8002a28:	2100      	movs	r1, #0
 8002a2a:	f001 ffc3 	bl	80049b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002a2e:	003b      	movs	r3, r7
 8002a30:	0018      	movs	r0, r3
 8002a32:	2310      	movs	r3, #16
 8002a34:	001a      	movs	r2, r3
 8002a36:	2100      	movs	r1, #0
 8002a38:	f001 ffbc 	bl	80049b4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002a3c:	0021      	movs	r1, r4
 8002a3e:	187b      	adds	r3, r7, r1
 8002a40:	2202      	movs	r2, #2
 8002a42:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002a44:	187b      	adds	r3, r7, r1
 8002a46:	2201      	movs	r2, #1
 8002a48:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002a4a:	187b      	adds	r3, r7, r1
 8002a4c:	2210      	movs	r2, #16
 8002a4e:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002a50:	187b      	adds	r3, r7, r1
 8002a52:	2202      	movs	r2, #2
 8002a54:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002a56:	187b      	adds	r3, r7, r1
 8002a58:	2200      	movs	r2, #0
 8002a5a:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8002a5c:	187b      	adds	r3, r7, r1
 8002a5e:	22a0      	movs	r2, #160	@ 0xa0
 8002a60:	0392      	lsls	r2, r2, #14
 8002a62:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8002a64:	187b      	adds	r3, r7, r1
 8002a66:	2200      	movs	r2, #0
 8002a68:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002a6a:	187b      	adds	r3, r7, r1
 8002a6c:	0018      	movs	r0, r3
 8002a6e:	f000 fccd 	bl	800340c <HAL_RCC_OscConfig>
 8002a72:	1e03      	subs	r3, r0, #0
 8002a74:	d001      	beq.n	8002a7a <SystemClock_Config+0x62>
  {
    Error_Handler();
 8002a76:	f000 f8c9 	bl	8002c0c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002a7a:	003b      	movs	r3, r7
 8002a7c:	2207      	movs	r2, #7
 8002a7e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002a80:	003b      	movs	r3, r7
 8002a82:	2202      	movs	r2, #2
 8002a84:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002a86:	003b      	movs	r3, r7
 8002a88:	2200      	movs	r2, #0
 8002a8a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002a8c:	003b      	movs	r3, r7
 8002a8e:	2200      	movs	r2, #0
 8002a90:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002a92:	003b      	movs	r3, r7
 8002a94:	2101      	movs	r1, #1
 8002a96:	0018      	movs	r0, r3
 8002a98:	f000 ffd2 	bl	8003a40 <HAL_RCC_ClockConfig>
 8002a9c:	1e03      	subs	r3, r0, #0
 8002a9e:	d001      	beq.n	8002aa4 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8002aa0:	f000 f8b4 	bl	8002c0c <Error_Handler>
  }
}
 8002aa4:	46c0      	nop			@ (mov r8, r8)
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	b011      	add	sp, #68	@ 0x44
 8002aaa:	bd90      	pop	{r4, r7, pc}

08002aac <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002ab0:	4b14      	ldr	r3, [pc, #80]	@ (8002b04 <MX_USART2_UART_Init+0x58>)
 8002ab2:	4a15      	ldr	r2, [pc, #84]	@ (8002b08 <MX_USART2_UART_Init+0x5c>)
 8002ab4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8002ab6:	4b13      	ldr	r3, [pc, #76]	@ (8002b04 <MX_USART2_UART_Init+0x58>)
 8002ab8:	2296      	movs	r2, #150	@ 0x96
 8002aba:	0212      	lsls	r2, r2, #8
 8002abc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002abe:	4b11      	ldr	r3, [pc, #68]	@ (8002b04 <MX_USART2_UART_Init+0x58>)
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002ac4:	4b0f      	ldr	r3, [pc, #60]	@ (8002b04 <MX_USART2_UART_Init+0x58>)
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002aca:	4b0e      	ldr	r3, [pc, #56]	@ (8002b04 <MX_USART2_UART_Init+0x58>)
 8002acc:	2200      	movs	r2, #0
 8002ace:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002ad0:	4b0c      	ldr	r3, [pc, #48]	@ (8002b04 <MX_USART2_UART_Init+0x58>)
 8002ad2:	220c      	movs	r2, #12
 8002ad4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ad6:	4b0b      	ldr	r3, [pc, #44]	@ (8002b04 <MX_USART2_UART_Init+0x58>)
 8002ad8:	2200      	movs	r2, #0
 8002ada:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002adc:	4b09      	ldr	r3, [pc, #36]	@ (8002b04 <MX_USART2_UART_Init+0x58>)
 8002ade:	2200      	movs	r2, #0
 8002ae0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002ae2:	4b08      	ldr	r3, [pc, #32]	@ (8002b04 <MX_USART2_UART_Init+0x58>)
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002ae8:	4b06      	ldr	r3, [pc, #24]	@ (8002b04 <MX_USART2_UART_Init+0x58>)
 8002aea:	2200      	movs	r2, #0
 8002aec:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002aee:	4b05      	ldr	r3, [pc, #20]	@ (8002b04 <MX_USART2_UART_Init+0x58>)
 8002af0:	0018      	movs	r0, r3
 8002af2:	f001 f8e9 	bl	8003cc8 <HAL_UART_Init>
 8002af6:	1e03      	subs	r3, r0, #0
 8002af8:	d001      	beq.n	8002afe <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002afa:	f000 f887 	bl	8002c0c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002afe:	46c0      	nop			@ (mov r8, r8)
 8002b00:	46bd      	mov	sp, r7
 8002b02:	bd80      	pop	{r7, pc}
 8002b04:	20000084 	.word	0x20000084
 8002b08:	40004400 	.word	0x40004400

08002b0c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002b0c:	b590      	push	{r4, r7, lr}
 8002b0e:	b089      	sub	sp, #36	@ 0x24
 8002b10:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b12:	240c      	movs	r4, #12
 8002b14:	193b      	adds	r3, r7, r4
 8002b16:	0018      	movs	r0, r3
 8002b18:	2314      	movs	r3, #20
 8002b1a:	001a      	movs	r2, r3
 8002b1c:	2100      	movs	r1, #0
 8002b1e:	f001 ff49 	bl	80049b4 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b22:	4b2d      	ldr	r3, [pc, #180]	@ (8002bd8 <MX_GPIO_Init+0xcc>)
 8002b24:	695a      	ldr	r2, [r3, #20]
 8002b26:	4b2c      	ldr	r3, [pc, #176]	@ (8002bd8 <MX_GPIO_Init+0xcc>)
 8002b28:	2180      	movs	r1, #128	@ 0x80
 8002b2a:	0309      	lsls	r1, r1, #12
 8002b2c:	430a      	orrs	r2, r1
 8002b2e:	615a      	str	r2, [r3, #20]
 8002b30:	4b29      	ldr	r3, [pc, #164]	@ (8002bd8 <MX_GPIO_Init+0xcc>)
 8002b32:	695a      	ldr	r2, [r3, #20]
 8002b34:	2380      	movs	r3, #128	@ 0x80
 8002b36:	031b      	lsls	r3, r3, #12
 8002b38:	4013      	ands	r3, r2
 8002b3a:	60bb      	str	r3, [r7, #8]
 8002b3c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002b3e:	4b26      	ldr	r3, [pc, #152]	@ (8002bd8 <MX_GPIO_Init+0xcc>)
 8002b40:	695a      	ldr	r2, [r3, #20]
 8002b42:	4b25      	ldr	r3, [pc, #148]	@ (8002bd8 <MX_GPIO_Init+0xcc>)
 8002b44:	2180      	movs	r1, #128	@ 0x80
 8002b46:	03c9      	lsls	r1, r1, #15
 8002b48:	430a      	orrs	r2, r1
 8002b4a:	615a      	str	r2, [r3, #20]
 8002b4c:	4b22      	ldr	r3, [pc, #136]	@ (8002bd8 <MX_GPIO_Init+0xcc>)
 8002b4e:	695a      	ldr	r2, [r3, #20]
 8002b50:	2380      	movs	r3, #128	@ 0x80
 8002b52:	03db      	lsls	r3, r3, #15
 8002b54:	4013      	ands	r3, r2
 8002b56:	607b      	str	r3, [r7, #4]
 8002b58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b5a:	4b1f      	ldr	r3, [pc, #124]	@ (8002bd8 <MX_GPIO_Init+0xcc>)
 8002b5c:	695a      	ldr	r2, [r3, #20]
 8002b5e:	4b1e      	ldr	r3, [pc, #120]	@ (8002bd8 <MX_GPIO_Init+0xcc>)
 8002b60:	2180      	movs	r1, #128	@ 0x80
 8002b62:	0289      	lsls	r1, r1, #10
 8002b64:	430a      	orrs	r2, r1
 8002b66:	615a      	str	r2, [r3, #20]
 8002b68:	4b1b      	ldr	r3, [pc, #108]	@ (8002bd8 <MX_GPIO_Init+0xcc>)
 8002b6a:	695a      	ldr	r2, [r3, #20]
 8002b6c:	2380      	movs	r3, #128	@ 0x80
 8002b6e:	029b      	lsls	r3, r3, #10
 8002b70:	4013      	ands	r3, r2
 8002b72:	603b      	str	r3, [r7, #0]
 8002b74:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002b76:	2390      	movs	r3, #144	@ 0x90
 8002b78:	05db      	lsls	r3, r3, #23
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	2120      	movs	r1, #32
 8002b7e:	0018      	movs	r0, r3
 8002b80:	f000 fc26 	bl	80033d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002b84:	193b      	adds	r3, r7, r4
 8002b86:	2280      	movs	r2, #128	@ 0x80
 8002b88:	0192      	lsls	r2, r2, #6
 8002b8a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002b8c:	193b      	adds	r3, r7, r4
 8002b8e:	2284      	movs	r2, #132	@ 0x84
 8002b90:	0392      	lsls	r2, r2, #14
 8002b92:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b94:	193b      	adds	r3, r7, r4
 8002b96:	2200      	movs	r2, #0
 8002b98:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002b9a:	193b      	adds	r3, r7, r4
 8002b9c:	4a0f      	ldr	r2, [pc, #60]	@ (8002bdc <MX_GPIO_Init+0xd0>)
 8002b9e:	0019      	movs	r1, r3
 8002ba0:	0010      	movs	r0, r2
 8002ba2:	f000 faa5 	bl	80030f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8002ba6:	0021      	movs	r1, r4
 8002ba8:	187b      	adds	r3, r7, r1
 8002baa:	2220      	movs	r2, #32
 8002bac:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002bae:	187b      	adds	r3, r7, r1
 8002bb0:	2201      	movs	r2, #1
 8002bb2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bb4:	187b      	adds	r3, r7, r1
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bba:	187b      	adds	r3, r7, r1
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002bc0:	187a      	adds	r2, r7, r1
 8002bc2:	2390      	movs	r3, #144	@ 0x90
 8002bc4:	05db      	lsls	r3, r3, #23
 8002bc6:	0011      	movs	r1, r2
 8002bc8:	0018      	movs	r0, r3
 8002bca:	f000 fa91 	bl	80030f0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002bce:	46c0      	nop			@ (mov r8, r8)
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	b009      	add	sp, #36	@ 0x24
 8002bd4:	bd90      	pop	{r4, r7, pc}
 8002bd6:	46c0      	nop			@ (mov r8, r8)
 8002bd8:	40021000 	.word	0x40021000
 8002bdc:	48000800 	.word	0x48000800

08002be0 <__io_putchar>:
 * @brief Redireciona a funo printf da biblioteca C para a UART.
 * @param ch Caractere a ser enviado.
 * @return Caractere enviado.
 */
int __io_putchar(int ch)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b084      	sub	sp, #16
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
  // Usa um buffer de 8 bits para o caractere
  uint8_t data = (uint8_t)ch;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	b2da      	uxtb	r2, r3
 8002bec:	210f      	movs	r1, #15
 8002bee:	187b      	adds	r3, r7, r1
 8002bf0:	701a      	strb	r2, [r3, #0]

  // Transmite o caractere via UART2 (huart2)
  // O ltimo parmetro (100)  o timeout em ms.
  HAL_UART_Transmit(&huart2, &data, 1, 100);
 8002bf2:	1879      	adds	r1, r7, r1
 8002bf4:	4804      	ldr	r0, [pc, #16]	@ (8002c08 <__io_putchar+0x28>)
 8002bf6:	2364      	movs	r3, #100	@ 0x64
 8002bf8:	2201      	movs	r2, #1
 8002bfa:	f001 f8b9 	bl	8003d70 <HAL_UART_Transmit>

  return ch;
 8002bfe:	687b      	ldr	r3, [r7, #4]
}
 8002c00:	0018      	movs	r0, r3
 8002c02:	46bd      	mov	sp, r7
 8002c04:	b004      	add	sp, #16
 8002c06:	bd80      	pop	{r7, pc}
 8002c08:	20000084 	.word	0x20000084

08002c0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002c10:	b672      	cpsid	i
}
 8002c12:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002c14:	46c0      	nop			@ (mov r8, r8)
 8002c16:	e7fd      	b.n	8002c14 <Error_Handler+0x8>

08002c18 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b082      	sub	sp, #8
 8002c1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c1e:	4b0f      	ldr	r3, [pc, #60]	@ (8002c5c <HAL_MspInit+0x44>)
 8002c20:	699a      	ldr	r2, [r3, #24]
 8002c22:	4b0e      	ldr	r3, [pc, #56]	@ (8002c5c <HAL_MspInit+0x44>)
 8002c24:	2101      	movs	r1, #1
 8002c26:	430a      	orrs	r2, r1
 8002c28:	619a      	str	r2, [r3, #24]
 8002c2a:	4b0c      	ldr	r3, [pc, #48]	@ (8002c5c <HAL_MspInit+0x44>)
 8002c2c:	699b      	ldr	r3, [r3, #24]
 8002c2e:	2201      	movs	r2, #1
 8002c30:	4013      	ands	r3, r2
 8002c32:	607b      	str	r3, [r7, #4]
 8002c34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c36:	4b09      	ldr	r3, [pc, #36]	@ (8002c5c <HAL_MspInit+0x44>)
 8002c38:	69da      	ldr	r2, [r3, #28]
 8002c3a:	4b08      	ldr	r3, [pc, #32]	@ (8002c5c <HAL_MspInit+0x44>)
 8002c3c:	2180      	movs	r1, #128	@ 0x80
 8002c3e:	0549      	lsls	r1, r1, #21
 8002c40:	430a      	orrs	r2, r1
 8002c42:	61da      	str	r2, [r3, #28]
 8002c44:	4b05      	ldr	r3, [pc, #20]	@ (8002c5c <HAL_MspInit+0x44>)
 8002c46:	69da      	ldr	r2, [r3, #28]
 8002c48:	2380      	movs	r3, #128	@ 0x80
 8002c4a:	055b      	lsls	r3, r3, #21
 8002c4c:	4013      	ands	r3, r2
 8002c4e:	603b      	str	r3, [r7, #0]
 8002c50:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c52:	46c0      	nop			@ (mov r8, r8)
 8002c54:	46bd      	mov	sp, r7
 8002c56:	b002      	add	sp, #8
 8002c58:	bd80      	pop	{r7, pc}
 8002c5a:	46c0      	nop			@ (mov r8, r8)
 8002c5c:	40021000 	.word	0x40021000

08002c60 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002c60:	b590      	push	{r4, r7, lr}
 8002c62:	b08b      	sub	sp, #44	@ 0x2c
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c68:	2414      	movs	r4, #20
 8002c6a:	193b      	adds	r3, r7, r4
 8002c6c:	0018      	movs	r0, r3
 8002c6e:	2314      	movs	r3, #20
 8002c70:	001a      	movs	r2, r3
 8002c72:	2100      	movs	r1, #0
 8002c74:	f001 fe9e 	bl	80049b4 <memset>
  if(huart->Instance==USART2)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4a1c      	ldr	r2, [pc, #112]	@ (8002cf0 <HAL_UART_MspInit+0x90>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d132      	bne.n	8002ce8 <HAL_UART_MspInit+0x88>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002c82:	4b1c      	ldr	r3, [pc, #112]	@ (8002cf4 <HAL_UART_MspInit+0x94>)
 8002c84:	69da      	ldr	r2, [r3, #28]
 8002c86:	4b1b      	ldr	r3, [pc, #108]	@ (8002cf4 <HAL_UART_MspInit+0x94>)
 8002c88:	2180      	movs	r1, #128	@ 0x80
 8002c8a:	0289      	lsls	r1, r1, #10
 8002c8c:	430a      	orrs	r2, r1
 8002c8e:	61da      	str	r2, [r3, #28]
 8002c90:	4b18      	ldr	r3, [pc, #96]	@ (8002cf4 <HAL_UART_MspInit+0x94>)
 8002c92:	69da      	ldr	r2, [r3, #28]
 8002c94:	2380      	movs	r3, #128	@ 0x80
 8002c96:	029b      	lsls	r3, r3, #10
 8002c98:	4013      	ands	r3, r2
 8002c9a:	613b      	str	r3, [r7, #16]
 8002c9c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c9e:	4b15      	ldr	r3, [pc, #84]	@ (8002cf4 <HAL_UART_MspInit+0x94>)
 8002ca0:	695a      	ldr	r2, [r3, #20]
 8002ca2:	4b14      	ldr	r3, [pc, #80]	@ (8002cf4 <HAL_UART_MspInit+0x94>)
 8002ca4:	2180      	movs	r1, #128	@ 0x80
 8002ca6:	0289      	lsls	r1, r1, #10
 8002ca8:	430a      	orrs	r2, r1
 8002caa:	615a      	str	r2, [r3, #20]
 8002cac:	4b11      	ldr	r3, [pc, #68]	@ (8002cf4 <HAL_UART_MspInit+0x94>)
 8002cae:	695a      	ldr	r2, [r3, #20]
 8002cb0:	2380      	movs	r3, #128	@ 0x80
 8002cb2:	029b      	lsls	r3, r3, #10
 8002cb4:	4013      	ands	r3, r2
 8002cb6:	60fb      	str	r3, [r7, #12]
 8002cb8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002cba:	0021      	movs	r1, r4
 8002cbc:	187b      	adds	r3, r7, r1
 8002cbe:	220c      	movs	r2, #12
 8002cc0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cc2:	187b      	adds	r3, r7, r1
 8002cc4:	2202      	movs	r2, #2
 8002cc6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cc8:	187b      	adds	r3, r7, r1
 8002cca:	2200      	movs	r2, #0
 8002ccc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cce:	187b      	adds	r3, r7, r1
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8002cd4:	187b      	adds	r3, r7, r1
 8002cd6:	2201      	movs	r2, #1
 8002cd8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cda:	187a      	adds	r2, r7, r1
 8002cdc:	2390      	movs	r3, #144	@ 0x90
 8002cde:	05db      	lsls	r3, r3, #23
 8002ce0:	0011      	movs	r1, r2
 8002ce2:	0018      	movs	r0, r3
 8002ce4:	f000 fa04 	bl	80030f0 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8002ce8:	46c0      	nop			@ (mov r8, r8)
 8002cea:	46bd      	mov	sp, r7
 8002cec:	b00b      	add	sp, #44	@ 0x2c
 8002cee:	bd90      	pop	{r4, r7, pc}
 8002cf0:	40004400 	.word	0x40004400
 8002cf4:	40021000 	.word	0x40021000

08002cf8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002cfc:	46c0      	nop			@ (mov r8, r8)
 8002cfe:	e7fd      	b.n	8002cfc <NMI_Handler+0x4>

08002d00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d04:	46c0      	nop			@ (mov r8, r8)
 8002d06:	e7fd      	b.n	8002d04 <HardFault_Handler+0x4>

08002d08 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002d0c:	46c0      	nop			@ (mov r8, r8)
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	bd80      	pop	{r7, pc}

08002d12 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002d12:	b580      	push	{r7, lr}
 8002d14:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002d16:	46c0      	nop			@ (mov r8, r8)
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	bd80      	pop	{r7, pc}

08002d1c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002d20:	f000 f916 	bl	8002f50 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002d24:	46c0      	nop			@ (mov r8, r8)
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}

08002d2a <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002d2a:	b580      	push	{r7, lr}
 8002d2c:	b086      	sub	sp, #24
 8002d2e:	af00      	add	r7, sp, #0
 8002d30:	60f8      	str	r0, [r7, #12]
 8002d32:	60b9      	str	r1, [r7, #8]
 8002d34:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d36:	2300      	movs	r3, #0
 8002d38:	617b      	str	r3, [r7, #20]
 8002d3a:	e00a      	b.n	8002d52 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002d3c:	e000      	b.n	8002d40 <_read+0x16>
 8002d3e:	bf00      	nop
 8002d40:	0001      	movs	r1, r0
 8002d42:	68bb      	ldr	r3, [r7, #8]
 8002d44:	1c5a      	adds	r2, r3, #1
 8002d46:	60ba      	str	r2, [r7, #8]
 8002d48:	b2ca      	uxtb	r2, r1
 8002d4a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d4c:	697b      	ldr	r3, [r7, #20]
 8002d4e:	3301      	adds	r3, #1
 8002d50:	617b      	str	r3, [r7, #20]
 8002d52:	697a      	ldr	r2, [r7, #20]
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	429a      	cmp	r2, r3
 8002d58:	dbf0      	blt.n	8002d3c <_read+0x12>
  }

  return len;
 8002d5a:	687b      	ldr	r3, [r7, #4]
}
 8002d5c:	0018      	movs	r0, r3
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	b006      	add	sp, #24
 8002d62:	bd80      	pop	{r7, pc}

08002d64 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b086      	sub	sp, #24
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	60f8      	str	r0, [r7, #12]
 8002d6c:	60b9      	str	r1, [r7, #8]
 8002d6e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d70:	2300      	movs	r3, #0
 8002d72:	617b      	str	r3, [r7, #20]
 8002d74:	e009      	b.n	8002d8a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002d76:	68bb      	ldr	r3, [r7, #8]
 8002d78:	1c5a      	adds	r2, r3, #1
 8002d7a:	60ba      	str	r2, [r7, #8]
 8002d7c:	781b      	ldrb	r3, [r3, #0]
 8002d7e:	0018      	movs	r0, r3
 8002d80:	f7ff ff2e 	bl	8002be0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d84:	697b      	ldr	r3, [r7, #20]
 8002d86:	3301      	adds	r3, #1
 8002d88:	617b      	str	r3, [r7, #20]
 8002d8a:	697a      	ldr	r2, [r7, #20]
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	429a      	cmp	r2, r3
 8002d90:	dbf1      	blt.n	8002d76 <_write+0x12>
  }
  return len;
 8002d92:	687b      	ldr	r3, [r7, #4]
}
 8002d94:	0018      	movs	r0, r3
 8002d96:	46bd      	mov	sp, r7
 8002d98:	b006      	add	sp, #24
 8002d9a:	bd80      	pop	{r7, pc}

08002d9c <_close>:

int _close(int file)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b082      	sub	sp, #8
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002da4:	2301      	movs	r3, #1
 8002da6:	425b      	negs	r3, r3
}
 8002da8:	0018      	movs	r0, r3
 8002daa:	46bd      	mov	sp, r7
 8002dac:	b002      	add	sp, #8
 8002dae:	bd80      	pop	{r7, pc}

08002db0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b082      	sub	sp, #8
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
 8002db8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	2280      	movs	r2, #128	@ 0x80
 8002dbe:	0192      	lsls	r2, r2, #6
 8002dc0:	605a      	str	r2, [r3, #4]
  return 0;
 8002dc2:	2300      	movs	r3, #0
}
 8002dc4:	0018      	movs	r0, r3
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	b002      	add	sp, #8
 8002dca:	bd80      	pop	{r7, pc}

08002dcc <_isatty>:

int _isatty(int file)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b082      	sub	sp, #8
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002dd4:	2301      	movs	r3, #1
}
 8002dd6:	0018      	movs	r0, r3
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	b002      	add	sp, #8
 8002ddc:	bd80      	pop	{r7, pc}

08002dde <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002dde:	b580      	push	{r7, lr}
 8002de0:	b084      	sub	sp, #16
 8002de2:	af00      	add	r7, sp, #0
 8002de4:	60f8      	str	r0, [r7, #12]
 8002de6:	60b9      	str	r1, [r7, #8]
 8002de8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002dea:	2300      	movs	r3, #0
}
 8002dec:	0018      	movs	r0, r3
 8002dee:	46bd      	mov	sp, r7
 8002df0:	b004      	add	sp, #16
 8002df2:	bd80      	pop	{r7, pc}

08002df4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b086      	sub	sp, #24
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002dfc:	4a14      	ldr	r2, [pc, #80]	@ (8002e50 <_sbrk+0x5c>)
 8002dfe:	4b15      	ldr	r3, [pc, #84]	@ (8002e54 <_sbrk+0x60>)
 8002e00:	1ad3      	subs	r3, r2, r3
 8002e02:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002e04:	697b      	ldr	r3, [r7, #20]
 8002e06:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002e08:	4b13      	ldr	r3, [pc, #76]	@ (8002e58 <_sbrk+0x64>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d102      	bne.n	8002e16 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002e10:	4b11      	ldr	r3, [pc, #68]	@ (8002e58 <_sbrk+0x64>)
 8002e12:	4a12      	ldr	r2, [pc, #72]	@ (8002e5c <_sbrk+0x68>)
 8002e14:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002e16:	4b10      	ldr	r3, [pc, #64]	@ (8002e58 <_sbrk+0x64>)
 8002e18:	681a      	ldr	r2, [r3, #0]
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	18d3      	adds	r3, r2, r3
 8002e1e:	693a      	ldr	r2, [r7, #16]
 8002e20:	429a      	cmp	r2, r3
 8002e22:	d207      	bcs.n	8002e34 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002e24:	f001 fdce 	bl	80049c4 <__errno>
 8002e28:	0003      	movs	r3, r0
 8002e2a:	220c      	movs	r2, #12
 8002e2c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002e2e:	2301      	movs	r3, #1
 8002e30:	425b      	negs	r3, r3
 8002e32:	e009      	b.n	8002e48 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002e34:	4b08      	ldr	r3, [pc, #32]	@ (8002e58 <_sbrk+0x64>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002e3a:	4b07      	ldr	r3, [pc, #28]	@ (8002e58 <_sbrk+0x64>)
 8002e3c:	681a      	ldr	r2, [r3, #0]
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	18d2      	adds	r2, r2, r3
 8002e42:	4b05      	ldr	r3, [pc, #20]	@ (8002e58 <_sbrk+0x64>)
 8002e44:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8002e46:	68fb      	ldr	r3, [r7, #12]
}
 8002e48:	0018      	movs	r0, r3
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	b006      	add	sp, #24
 8002e4e:	bd80      	pop	{r7, pc}
 8002e50:	20002000 	.word	0x20002000
 8002e54:	00000400 	.word	0x00000400
 8002e58:	20001138 	.word	0x20001138
 8002e5c:	20001290 	.word	0x20001290

08002e60 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8002e64:	46c0      	nop			@ (mov r8, r8)
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bd80      	pop	{r7, pc}
	...

08002e6c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002e6c:	480d      	ldr	r0, [pc, #52]	@ (8002ea4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002e6e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002e70:	f7ff fff6 	bl	8002e60 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002e74:	480c      	ldr	r0, [pc, #48]	@ (8002ea8 <LoopForever+0x6>)
  ldr r1, =_edata
 8002e76:	490d      	ldr	r1, [pc, #52]	@ (8002eac <LoopForever+0xa>)
  ldr r2, =_sidata
 8002e78:	4a0d      	ldr	r2, [pc, #52]	@ (8002eb0 <LoopForever+0xe>)
  movs r3, #0
 8002e7a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002e7c:	e002      	b.n	8002e84 <LoopCopyDataInit>

08002e7e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002e7e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002e80:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002e82:	3304      	adds	r3, #4

08002e84 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e84:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e86:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e88:	d3f9      	bcc.n	8002e7e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e8a:	4a0a      	ldr	r2, [pc, #40]	@ (8002eb4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002e8c:	4c0a      	ldr	r4, [pc, #40]	@ (8002eb8 <LoopForever+0x16>)
  movs r3, #0
 8002e8e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e90:	e001      	b.n	8002e96 <LoopFillZerobss>

08002e92 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e92:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e94:	3204      	adds	r2, #4

08002e96 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e96:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e98:	d3fb      	bcc.n	8002e92 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002e9a:	f001 fd99 	bl	80049d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002e9e:	f7ff fd39 	bl	8002914 <main>

08002ea2 <LoopForever>:

LoopForever:
    b LoopForever
 8002ea2:	e7fe      	b.n	8002ea2 <LoopForever>
  ldr   r0, =_estack
 8002ea4:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8002ea8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002eac:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8002eb0:	08005a80 	.word	0x08005a80
  ldr r2, =_sbss
 8002eb4:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8002eb8:	2000128c 	.word	0x2000128c

08002ebc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002ebc:	e7fe      	b.n	8002ebc <ADC1_IRQHandler>
	...

08002ec0 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002ec4:	4b07      	ldr	r3, [pc, #28]	@ (8002ee4 <HAL_Init+0x24>)
 8002ec6:	681a      	ldr	r2, [r3, #0]
 8002ec8:	4b06      	ldr	r3, [pc, #24]	@ (8002ee4 <HAL_Init+0x24>)
 8002eca:	2110      	movs	r1, #16
 8002ecc:	430a      	orrs	r2, r1
 8002ece:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8002ed0:	2000      	movs	r0, #0
 8002ed2:	f000 f809 	bl	8002ee8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002ed6:	f7ff fe9f 	bl	8002c18 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002eda:	2300      	movs	r3, #0
}
 8002edc:	0018      	movs	r0, r3
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}
 8002ee2:	46c0      	nop			@ (mov r8, r8)
 8002ee4:	40022000 	.word	0x40022000

08002ee8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ee8:	b590      	push	{r4, r7, lr}
 8002eea:	b083      	sub	sp, #12
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002ef0:	4b14      	ldr	r3, [pc, #80]	@ (8002f44 <HAL_InitTick+0x5c>)
 8002ef2:	681c      	ldr	r4, [r3, #0]
 8002ef4:	4b14      	ldr	r3, [pc, #80]	@ (8002f48 <HAL_InitTick+0x60>)
 8002ef6:	781b      	ldrb	r3, [r3, #0]
 8002ef8:	0019      	movs	r1, r3
 8002efa:	23fa      	movs	r3, #250	@ 0xfa
 8002efc:	0098      	lsls	r0, r3, #2
 8002efe:	f7fd f90d 	bl	800011c <__udivsi3>
 8002f02:	0003      	movs	r3, r0
 8002f04:	0019      	movs	r1, r3
 8002f06:	0020      	movs	r0, r4
 8002f08:	f7fd f908 	bl	800011c <__udivsi3>
 8002f0c:	0003      	movs	r3, r0
 8002f0e:	0018      	movs	r0, r3
 8002f10:	f000 f8e1 	bl	80030d6 <HAL_SYSTICK_Config>
 8002f14:	1e03      	subs	r3, r0, #0
 8002f16:	d001      	beq.n	8002f1c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8002f18:	2301      	movs	r3, #1
 8002f1a:	e00f      	b.n	8002f3c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2b03      	cmp	r3, #3
 8002f20:	d80b      	bhi.n	8002f3a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002f22:	6879      	ldr	r1, [r7, #4]
 8002f24:	2301      	movs	r3, #1
 8002f26:	425b      	negs	r3, r3
 8002f28:	2200      	movs	r2, #0
 8002f2a:	0018      	movs	r0, r3
 8002f2c:	f000 f8be 	bl	80030ac <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002f30:	4b06      	ldr	r3, [pc, #24]	@ (8002f4c <HAL_InitTick+0x64>)
 8002f32:	687a      	ldr	r2, [r7, #4]
 8002f34:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8002f36:	2300      	movs	r3, #0
 8002f38:	e000      	b.n	8002f3c <HAL_InitTick+0x54>
    return HAL_ERROR;
 8002f3a:	2301      	movs	r3, #1
}
 8002f3c:	0018      	movs	r0, r3
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	b003      	add	sp, #12
 8002f42:	bd90      	pop	{r4, r7, pc}
 8002f44:	20000000 	.word	0x20000000
 8002f48:	20000008 	.word	0x20000008
 8002f4c:	20000004 	.word	0x20000004

08002f50 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002f54:	4b05      	ldr	r3, [pc, #20]	@ (8002f6c <HAL_IncTick+0x1c>)
 8002f56:	781b      	ldrb	r3, [r3, #0]
 8002f58:	001a      	movs	r2, r3
 8002f5a:	4b05      	ldr	r3, [pc, #20]	@ (8002f70 <HAL_IncTick+0x20>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	18d2      	adds	r2, r2, r3
 8002f60:	4b03      	ldr	r3, [pc, #12]	@ (8002f70 <HAL_IncTick+0x20>)
 8002f62:	601a      	str	r2, [r3, #0]
}
 8002f64:	46c0      	nop			@ (mov r8, r8)
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bd80      	pop	{r7, pc}
 8002f6a:	46c0      	nop			@ (mov r8, r8)
 8002f6c:	20000008 	.word	0x20000008
 8002f70:	2000113c 	.word	0x2000113c

08002f74 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	af00      	add	r7, sp, #0
  return uwTick;
 8002f78:	4b02      	ldr	r3, [pc, #8]	@ (8002f84 <HAL_GetTick+0x10>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
}
 8002f7c:	0018      	movs	r0, r3
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	bd80      	pop	{r7, pc}
 8002f82:	46c0      	nop			@ (mov r8, r8)
 8002f84:	2000113c 	.word	0x2000113c

08002f88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f88:	b590      	push	{r4, r7, lr}
 8002f8a:	b083      	sub	sp, #12
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	0002      	movs	r2, r0
 8002f90:	6039      	str	r1, [r7, #0]
 8002f92:	1dfb      	adds	r3, r7, #7
 8002f94:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002f96:	1dfb      	adds	r3, r7, #7
 8002f98:	781b      	ldrb	r3, [r3, #0]
 8002f9a:	2b7f      	cmp	r3, #127	@ 0x7f
 8002f9c:	d828      	bhi.n	8002ff0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002f9e:	4a2f      	ldr	r2, [pc, #188]	@ (800305c <__NVIC_SetPriority+0xd4>)
 8002fa0:	1dfb      	adds	r3, r7, #7
 8002fa2:	781b      	ldrb	r3, [r3, #0]
 8002fa4:	b25b      	sxtb	r3, r3
 8002fa6:	089b      	lsrs	r3, r3, #2
 8002fa8:	33c0      	adds	r3, #192	@ 0xc0
 8002faa:	009b      	lsls	r3, r3, #2
 8002fac:	589b      	ldr	r3, [r3, r2]
 8002fae:	1dfa      	adds	r2, r7, #7
 8002fb0:	7812      	ldrb	r2, [r2, #0]
 8002fb2:	0011      	movs	r1, r2
 8002fb4:	2203      	movs	r2, #3
 8002fb6:	400a      	ands	r2, r1
 8002fb8:	00d2      	lsls	r2, r2, #3
 8002fba:	21ff      	movs	r1, #255	@ 0xff
 8002fbc:	4091      	lsls	r1, r2
 8002fbe:	000a      	movs	r2, r1
 8002fc0:	43d2      	mvns	r2, r2
 8002fc2:	401a      	ands	r2, r3
 8002fc4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	019b      	lsls	r3, r3, #6
 8002fca:	22ff      	movs	r2, #255	@ 0xff
 8002fcc:	401a      	ands	r2, r3
 8002fce:	1dfb      	adds	r3, r7, #7
 8002fd0:	781b      	ldrb	r3, [r3, #0]
 8002fd2:	0018      	movs	r0, r3
 8002fd4:	2303      	movs	r3, #3
 8002fd6:	4003      	ands	r3, r0
 8002fd8:	00db      	lsls	r3, r3, #3
 8002fda:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002fdc:	481f      	ldr	r0, [pc, #124]	@ (800305c <__NVIC_SetPriority+0xd4>)
 8002fde:	1dfb      	adds	r3, r7, #7
 8002fe0:	781b      	ldrb	r3, [r3, #0]
 8002fe2:	b25b      	sxtb	r3, r3
 8002fe4:	089b      	lsrs	r3, r3, #2
 8002fe6:	430a      	orrs	r2, r1
 8002fe8:	33c0      	adds	r3, #192	@ 0xc0
 8002fea:	009b      	lsls	r3, r3, #2
 8002fec:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002fee:	e031      	b.n	8003054 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002ff0:	4a1b      	ldr	r2, [pc, #108]	@ (8003060 <__NVIC_SetPriority+0xd8>)
 8002ff2:	1dfb      	adds	r3, r7, #7
 8002ff4:	781b      	ldrb	r3, [r3, #0]
 8002ff6:	0019      	movs	r1, r3
 8002ff8:	230f      	movs	r3, #15
 8002ffa:	400b      	ands	r3, r1
 8002ffc:	3b08      	subs	r3, #8
 8002ffe:	089b      	lsrs	r3, r3, #2
 8003000:	3306      	adds	r3, #6
 8003002:	009b      	lsls	r3, r3, #2
 8003004:	18d3      	adds	r3, r2, r3
 8003006:	3304      	adds	r3, #4
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	1dfa      	adds	r2, r7, #7
 800300c:	7812      	ldrb	r2, [r2, #0]
 800300e:	0011      	movs	r1, r2
 8003010:	2203      	movs	r2, #3
 8003012:	400a      	ands	r2, r1
 8003014:	00d2      	lsls	r2, r2, #3
 8003016:	21ff      	movs	r1, #255	@ 0xff
 8003018:	4091      	lsls	r1, r2
 800301a:	000a      	movs	r2, r1
 800301c:	43d2      	mvns	r2, r2
 800301e:	401a      	ands	r2, r3
 8003020:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	019b      	lsls	r3, r3, #6
 8003026:	22ff      	movs	r2, #255	@ 0xff
 8003028:	401a      	ands	r2, r3
 800302a:	1dfb      	adds	r3, r7, #7
 800302c:	781b      	ldrb	r3, [r3, #0]
 800302e:	0018      	movs	r0, r3
 8003030:	2303      	movs	r3, #3
 8003032:	4003      	ands	r3, r0
 8003034:	00db      	lsls	r3, r3, #3
 8003036:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003038:	4809      	ldr	r0, [pc, #36]	@ (8003060 <__NVIC_SetPriority+0xd8>)
 800303a:	1dfb      	adds	r3, r7, #7
 800303c:	781b      	ldrb	r3, [r3, #0]
 800303e:	001c      	movs	r4, r3
 8003040:	230f      	movs	r3, #15
 8003042:	4023      	ands	r3, r4
 8003044:	3b08      	subs	r3, #8
 8003046:	089b      	lsrs	r3, r3, #2
 8003048:	430a      	orrs	r2, r1
 800304a:	3306      	adds	r3, #6
 800304c:	009b      	lsls	r3, r3, #2
 800304e:	18c3      	adds	r3, r0, r3
 8003050:	3304      	adds	r3, #4
 8003052:	601a      	str	r2, [r3, #0]
}
 8003054:	46c0      	nop			@ (mov r8, r8)
 8003056:	46bd      	mov	sp, r7
 8003058:	b003      	add	sp, #12
 800305a:	bd90      	pop	{r4, r7, pc}
 800305c:	e000e100 	.word	0xe000e100
 8003060:	e000ed00 	.word	0xe000ed00

08003064 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b082      	sub	sp, #8
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	1e5a      	subs	r2, r3, #1
 8003070:	2380      	movs	r3, #128	@ 0x80
 8003072:	045b      	lsls	r3, r3, #17
 8003074:	429a      	cmp	r2, r3
 8003076:	d301      	bcc.n	800307c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003078:	2301      	movs	r3, #1
 800307a:	e010      	b.n	800309e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800307c:	4b0a      	ldr	r3, [pc, #40]	@ (80030a8 <SysTick_Config+0x44>)
 800307e:	687a      	ldr	r2, [r7, #4]
 8003080:	3a01      	subs	r2, #1
 8003082:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003084:	2301      	movs	r3, #1
 8003086:	425b      	negs	r3, r3
 8003088:	2103      	movs	r1, #3
 800308a:	0018      	movs	r0, r3
 800308c:	f7ff ff7c 	bl	8002f88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003090:	4b05      	ldr	r3, [pc, #20]	@ (80030a8 <SysTick_Config+0x44>)
 8003092:	2200      	movs	r2, #0
 8003094:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003096:	4b04      	ldr	r3, [pc, #16]	@ (80030a8 <SysTick_Config+0x44>)
 8003098:	2207      	movs	r2, #7
 800309a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800309c:	2300      	movs	r3, #0
}
 800309e:	0018      	movs	r0, r3
 80030a0:	46bd      	mov	sp, r7
 80030a2:	b002      	add	sp, #8
 80030a4:	bd80      	pop	{r7, pc}
 80030a6:	46c0      	nop			@ (mov r8, r8)
 80030a8:	e000e010 	.word	0xe000e010

080030ac <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b084      	sub	sp, #16
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	60b9      	str	r1, [r7, #8]
 80030b4:	607a      	str	r2, [r7, #4]
 80030b6:	210f      	movs	r1, #15
 80030b8:	187b      	adds	r3, r7, r1
 80030ba:	1c02      	adds	r2, r0, #0
 80030bc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80030be:	68ba      	ldr	r2, [r7, #8]
 80030c0:	187b      	adds	r3, r7, r1
 80030c2:	781b      	ldrb	r3, [r3, #0]
 80030c4:	b25b      	sxtb	r3, r3
 80030c6:	0011      	movs	r1, r2
 80030c8:	0018      	movs	r0, r3
 80030ca:	f7ff ff5d 	bl	8002f88 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 80030ce:	46c0      	nop			@ (mov r8, r8)
 80030d0:	46bd      	mov	sp, r7
 80030d2:	b004      	add	sp, #16
 80030d4:	bd80      	pop	{r7, pc}

080030d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80030d6:	b580      	push	{r7, lr}
 80030d8:	b082      	sub	sp, #8
 80030da:	af00      	add	r7, sp, #0
 80030dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	0018      	movs	r0, r3
 80030e2:	f7ff ffbf 	bl	8003064 <SysTick_Config>
 80030e6:	0003      	movs	r3, r0
}
 80030e8:	0018      	movs	r0, r3
 80030ea:	46bd      	mov	sp, r7
 80030ec:	b002      	add	sp, #8
 80030ee:	bd80      	pop	{r7, pc}

080030f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b086      	sub	sp, #24
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
 80030f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80030fa:	2300      	movs	r3, #0
 80030fc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80030fe:	e14f      	b.n	80033a0 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	2101      	movs	r1, #1
 8003106:	697a      	ldr	r2, [r7, #20]
 8003108:	4091      	lsls	r1, r2
 800310a:	000a      	movs	r2, r1
 800310c:	4013      	ands	r3, r2
 800310e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d100      	bne.n	8003118 <HAL_GPIO_Init+0x28>
 8003116:	e140      	b.n	800339a <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	2203      	movs	r2, #3
 800311e:	4013      	ands	r3, r2
 8003120:	2b01      	cmp	r3, #1
 8003122:	d005      	beq.n	8003130 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	2203      	movs	r2, #3
 800312a:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800312c:	2b02      	cmp	r3, #2
 800312e:	d130      	bne.n	8003192 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	689b      	ldr	r3, [r3, #8]
 8003134:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003136:	697b      	ldr	r3, [r7, #20]
 8003138:	005b      	lsls	r3, r3, #1
 800313a:	2203      	movs	r2, #3
 800313c:	409a      	lsls	r2, r3
 800313e:	0013      	movs	r3, r2
 8003140:	43da      	mvns	r2, r3
 8003142:	693b      	ldr	r3, [r7, #16]
 8003144:	4013      	ands	r3, r2
 8003146:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	68da      	ldr	r2, [r3, #12]
 800314c:	697b      	ldr	r3, [r7, #20]
 800314e:	005b      	lsls	r3, r3, #1
 8003150:	409a      	lsls	r2, r3
 8003152:	0013      	movs	r3, r2
 8003154:	693a      	ldr	r2, [r7, #16]
 8003156:	4313      	orrs	r3, r2
 8003158:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	693a      	ldr	r2, [r7, #16]
 800315e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	685b      	ldr	r3, [r3, #4]
 8003164:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003166:	2201      	movs	r2, #1
 8003168:	697b      	ldr	r3, [r7, #20]
 800316a:	409a      	lsls	r2, r3
 800316c:	0013      	movs	r3, r2
 800316e:	43da      	mvns	r2, r3
 8003170:	693b      	ldr	r3, [r7, #16]
 8003172:	4013      	ands	r3, r2
 8003174:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	685b      	ldr	r3, [r3, #4]
 800317a:	091b      	lsrs	r3, r3, #4
 800317c:	2201      	movs	r2, #1
 800317e:	401a      	ands	r2, r3
 8003180:	697b      	ldr	r3, [r7, #20]
 8003182:	409a      	lsls	r2, r3
 8003184:	0013      	movs	r3, r2
 8003186:	693a      	ldr	r2, [r7, #16]
 8003188:	4313      	orrs	r3, r2
 800318a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	693a      	ldr	r2, [r7, #16]
 8003190:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003192:	683b      	ldr	r3, [r7, #0]
 8003194:	685b      	ldr	r3, [r3, #4]
 8003196:	2203      	movs	r2, #3
 8003198:	4013      	ands	r3, r2
 800319a:	2b03      	cmp	r3, #3
 800319c:	d017      	beq.n	80031ce <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	68db      	ldr	r3, [r3, #12]
 80031a2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80031a4:	697b      	ldr	r3, [r7, #20]
 80031a6:	005b      	lsls	r3, r3, #1
 80031a8:	2203      	movs	r2, #3
 80031aa:	409a      	lsls	r2, r3
 80031ac:	0013      	movs	r3, r2
 80031ae:	43da      	mvns	r2, r3
 80031b0:	693b      	ldr	r3, [r7, #16]
 80031b2:	4013      	ands	r3, r2
 80031b4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	689a      	ldr	r2, [r3, #8]
 80031ba:	697b      	ldr	r3, [r7, #20]
 80031bc:	005b      	lsls	r3, r3, #1
 80031be:	409a      	lsls	r2, r3
 80031c0:	0013      	movs	r3, r2
 80031c2:	693a      	ldr	r2, [r7, #16]
 80031c4:	4313      	orrs	r3, r2
 80031c6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	693a      	ldr	r2, [r7, #16]
 80031cc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	2203      	movs	r2, #3
 80031d4:	4013      	ands	r3, r2
 80031d6:	2b02      	cmp	r3, #2
 80031d8:	d123      	bne.n	8003222 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80031da:	697b      	ldr	r3, [r7, #20]
 80031dc:	08da      	lsrs	r2, r3, #3
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	3208      	adds	r2, #8
 80031e2:	0092      	lsls	r2, r2, #2
 80031e4:	58d3      	ldr	r3, [r2, r3]
 80031e6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80031e8:	697b      	ldr	r3, [r7, #20]
 80031ea:	2207      	movs	r2, #7
 80031ec:	4013      	ands	r3, r2
 80031ee:	009b      	lsls	r3, r3, #2
 80031f0:	220f      	movs	r2, #15
 80031f2:	409a      	lsls	r2, r3
 80031f4:	0013      	movs	r3, r2
 80031f6:	43da      	mvns	r2, r3
 80031f8:	693b      	ldr	r3, [r7, #16]
 80031fa:	4013      	ands	r3, r2
 80031fc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	691a      	ldr	r2, [r3, #16]
 8003202:	697b      	ldr	r3, [r7, #20]
 8003204:	2107      	movs	r1, #7
 8003206:	400b      	ands	r3, r1
 8003208:	009b      	lsls	r3, r3, #2
 800320a:	409a      	lsls	r2, r3
 800320c:	0013      	movs	r3, r2
 800320e:	693a      	ldr	r2, [r7, #16]
 8003210:	4313      	orrs	r3, r2
 8003212:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003214:	697b      	ldr	r3, [r7, #20]
 8003216:	08da      	lsrs	r2, r3, #3
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	3208      	adds	r2, #8
 800321c:	0092      	lsls	r2, r2, #2
 800321e:	6939      	ldr	r1, [r7, #16]
 8003220:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003228:	697b      	ldr	r3, [r7, #20]
 800322a:	005b      	lsls	r3, r3, #1
 800322c:	2203      	movs	r2, #3
 800322e:	409a      	lsls	r2, r3
 8003230:	0013      	movs	r3, r2
 8003232:	43da      	mvns	r2, r3
 8003234:	693b      	ldr	r3, [r7, #16]
 8003236:	4013      	ands	r3, r2
 8003238:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	685b      	ldr	r3, [r3, #4]
 800323e:	2203      	movs	r2, #3
 8003240:	401a      	ands	r2, r3
 8003242:	697b      	ldr	r3, [r7, #20]
 8003244:	005b      	lsls	r3, r3, #1
 8003246:	409a      	lsls	r2, r3
 8003248:	0013      	movs	r3, r2
 800324a:	693a      	ldr	r2, [r7, #16]
 800324c:	4313      	orrs	r3, r2
 800324e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	693a      	ldr	r2, [r7, #16]
 8003254:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	685a      	ldr	r2, [r3, #4]
 800325a:	23c0      	movs	r3, #192	@ 0xc0
 800325c:	029b      	lsls	r3, r3, #10
 800325e:	4013      	ands	r3, r2
 8003260:	d100      	bne.n	8003264 <HAL_GPIO_Init+0x174>
 8003262:	e09a      	b.n	800339a <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003264:	4b54      	ldr	r3, [pc, #336]	@ (80033b8 <HAL_GPIO_Init+0x2c8>)
 8003266:	699a      	ldr	r2, [r3, #24]
 8003268:	4b53      	ldr	r3, [pc, #332]	@ (80033b8 <HAL_GPIO_Init+0x2c8>)
 800326a:	2101      	movs	r1, #1
 800326c:	430a      	orrs	r2, r1
 800326e:	619a      	str	r2, [r3, #24]
 8003270:	4b51      	ldr	r3, [pc, #324]	@ (80033b8 <HAL_GPIO_Init+0x2c8>)
 8003272:	699b      	ldr	r3, [r3, #24]
 8003274:	2201      	movs	r2, #1
 8003276:	4013      	ands	r3, r2
 8003278:	60bb      	str	r3, [r7, #8]
 800327a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800327c:	4a4f      	ldr	r2, [pc, #316]	@ (80033bc <HAL_GPIO_Init+0x2cc>)
 800327e:	697b      	ldr	r3, [r7, #20]
 8003280:	089b      	lsrs	r3, r3, #2
 8003282:	3302      	adds	r3, #2
 8003284:	009b      	lsls	r3, r3, #2
 8003286:	589b      	ldr	r3, [r3, r2]
 8003288:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800328a:	697b      	ldr	r3, [r7, #20]
 800328c:	2203      	movs	r2, #3
 800328e:	4013      	ands	r3, r2
 8003290:	009b      	lsls	r3, r3, #2
 8003292:	220f      	movs	r2, #15
 8003294:	409a      	lsls	r2, r3
 8003296:	0013      	movs	r3, r2
 8003298:	43da      	mvns	r2, r3
 800329a:	693b      	ldr	r3, [r7, #16]
 800329c:	4013      	ands	r3, r2
 800329e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80032a0:	687a      	ldr	r2, [r7, #4]
 80032a2:	2390      	movs	r3, #144	@ 0x90
 80032a4:	05db      	lsls	r3, r3, #23
 80032a6:	429a      	cmp	r2, r3
 80032a8:	d013      	beq.n	80032d2 <HAL_GPIO_Init+0x1e2>
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	4a44      	ldr	r2, [pc, #272]	@ (80033c0 <HAL_GPIO_Init+0x2d0>)
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d00d      	beq.n	80032ce <HAL_GPIO_Init+0x1de>
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	4a43      	ldr	r2, [pc, #268]	@ (80033c4 <HAL_GPIO_Init+0x2d4>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d007      	beq.n	80032ca <HAL_GPIO_Init+0x1da>
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	4a42      	ldr	r2, [pc, #264]	@ (80033c8 <HAL_GPIO_Init+0x2d8>)
 80032be:	4293      	cmp	r3, r2
 80032c0:	d101      	bne.n	80032c6 <HAL_GPIO_Init+0x1d6>
 80032c2:	2303      	movs	r3, #3
 80032c4:	e006      	b.n	80032d4 <HAL_GPIO_Init+0x1e4>
 80032c6:	2305      	movs	r3, #5
 80032c8:	e004      	b.n	80032d4 <HAL_GPIO_Init+0x1e4>
 80032ca:	2302      	movs	r3, #2
 80032cc:	e002      	b.n	80032d4 <HAL_GPIO_Init+0x1e4>
 80032ce:	2301      	movs	r3, #1
 80032d0:	e000      	b.n	80032d4 <HAL_GPIO_Init+0x1e4>
 80032d2:	2300      	movs	r3, #0
 80032d4:	697a      	ldr	r2, [r7, #20]
 80032d6:	2103      	movs	r1, #3
 80032d8:	400a      	ands	r2, r1
 80032da:	0092      	lsls	r2, r2, #2
 80032dc:	4093      	lsls	r3, r2
 80032de:	693a      	ldr	r2, [r7, #16]
 80032e0:	4313      	orrs	r3, r2
 80032e2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80032e4:	4935      	ldr	r1, [pc, #212]	@ (80033bc <HAL_GPIO_Init+0x2cc>)
 80032e6:	697b      	ldr	r3, [r7, #20]
 80032e8:	089b      	lsrs	r3, r3, #2
 80032ea:	3302      	adds	r3, #2
 80032ec:	009b      	lsls	r3, r3, #2
 80032ee:	693a      	ldr	r2, [r7, #16]
 80032f0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80032f2:	4b36      	ldr	r3, [pc, #216]	@ (80033cc <HAL_GPIO_Init+0x2dc>)
 80032f4:	689b      	ldr	r3, [r3, #8]
 80032f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	43da      	mvns	r2, r3
 80032fc:	693b      	ldr	r3, [r7, #16]
 80032fe:	4013      	ands	r3, r2
 8003300:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	685a      	ldr	r2, [r3, #4]
 8003306:	2380      	movs	r3, #128	@ 0x80
 8003308:	035b      	lsls	r3, r3, #13
 800330a:	4013      	ands	r3, r2
 800330c:	d003      	beq.n	8003316 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 800330e:	693a      	ldr	r2, [r7, #16]
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	4313      	orrs	r3, r2
 8003314:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003316:	4b2d      	ldr	r3, [pc, #180]	@ (80033cc <HAL_GPIO_Init+0x2dc>)
 8003318:	693a      	ldr	r2, [r7, #16]
 800331a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 800331c:	4b2b      	ldr	r3, [pc, #172]	@ (80033cc <HAL_GPIO_Init+0x2dc>)
 800331e:	68db      	ldr	r3, [r3, #12]
 8003320:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	43da      	mvns	r2, r3
 8003326:	693b      	ldr	r3, [r7, #16]
 8003328:	4013      	ands	r3, r2
 800332a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	685a      	ldr	r2, [r3, #4]
 8003330:	2380      	movs	r3, #128	@ 0x80
 8003332:	039b      	lsls	r3, r3, #14
 8003334:	4013      	ands	r3, r2
 8003336:	d003      	beq.n	8003340 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8003338:	693a      	ldr	r2, [r7, #16]
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	4313      	orrs	r3, r2
 800333e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003340:	4b22      	ldr	r3, [pc, #136]	@ (80033cc <HAL_GPIO_Init+0x2dc>)
 8003342:	693a      	ldr	r2, [r7, #16]
 8003344:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8003346:	4b21      	ldr	r3, [pc, #132]	@ (80033cc <HAL_GPIO_Init+0x2dc>)
 8003348:	685b      	ldr	r3, [r3, #4]
 800334a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	43da      	mvns	r2, r3
 8003350:	693b      	ldr	r3, [r7, #16]
 8003352:	4013      	ands	r3, r2
 8003354:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	685a      	ldr	r2, [r3, #4]
 800335a:	2380      	movs	r3, #128	@ 0x80
 800335c:	029b      	lsls	r3, r3, #10
 800335e:	4013      	ands	r3, r2
 8003360:	d003      	beq.n	800336a <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8003362:	693a      	ldr	r2, [r7, #16]
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	4313      	orrs	r3, r2
 8003368:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800336a:	4b18      	ldr	r3, [pc, #96]	@ (80033cc <HAL_GPIO_Init+0x2dc>)
 800336c:	693a      	ldr	r2, [r7, #16]
 800336e:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8003370:	4b16      	ldr	r3, [pc, #88]	@ (80033cc <HAL_GPIO_Init+0x2dc>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	43da      	mvns	r2, r3
 800337a:	693b      	ldr	r3, [r7, #16]
 800337c:	4013      	ands	r3, r2
 800337e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	685a      	ldr	r2, [r3, #4]
 8003384:	2380      	movs	r3, #128	@ 0x80
 8003386:	025b      	lsls	r3, r3, #9
 8003388:	4013      	ands	r3, r2
 800338a:	d003      	beq.n	8003394 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 800338c:	693a      	ldr	r2, [r7, #16]
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	4313      	orrs	r3, r2
 8003392:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003394:	4b0d      	ldr	r3, [pc, #52]	@ (80033cc <HAL_GPIO_Init+0x2dc>)
 8003396:	693a      	ldr	r2, [r7, #16]
 8003398:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800339a:	697b      	ldr	r3, [r7, #20]
 800339c:	3301      	adds	r3, #1
 800339e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	681a      	ldr	r2, [r3, #0]
 80033a4:	697b      	ldr	r3, [r7, #20]
 80033a6:	40da      	lsrs	r2, r3
 80033a8:	1e13      	subs	r3, r2, #0
 80033aa:	d000      	beq.n	80033ae <HAL_GPIO_Init+0x2be>
 80033ac:	e6a8      	b.n	8003100 <HAL_GPIO_Init+0x10>
  } 
}
 80033ae:	46c0      	nop			@ (mov r8, r8)
 80033b0:	46c0      	nop			@ (mov r8, r8)
 80033b2:	46bd      	mov	sp, r7
 80033b4:	b006      	add	sp, #24
 80033b6:	bd80      	pop	{r7, pc}
 80033b8:	40021000 	.word	0x40021000
 80033bc:	40010000 	.word	0x40010000
 80033c0:	48000400 	.word	0x48000400
 80033c4:	48000800 	.word	0x48000800
 80033c8:	48000c00 	.word	0x48000c00
 80033cc:	40010400 	.word	0x40010400

080033d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b082      	sub	sp, #8
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
 80033d8:	0008      	movs	r0, r1
 80033da:	0011      	movs	r1, r2
 80033dc:	1cbb      	adds	r3, r7, #2
 80033de:	1c02      	adds	r2, r0, #0
 80033e0:	801a      	strh	r2, [r3, #0]
 80033e2:	1c7b      	adds	r3, r7, #1
 80033e4:	1c0a      	adds	r2, r1, #0
 80033e6:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80033e8:	1c7b      	adds	r3, r7, #1
 80033ea:	781b      	ldrb	r3, [r3, #0]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d004      	beq.n	80033fa <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80033f0:	1cbb      	adds	r3, r7, #2
 80033f2:	881a      	ldrh	r2, [r3, #0]
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80033f8:	e003      	b.n	8003402 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80033fa:	1cbb      	adds	r3, r7, #2
 80033fc:	881a      	ldrh	r2, [r3, #0]
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003402:	46c0      	nop			@ (mov r8, r8)
 8003404:	46bd      	mov	sp, r7
 8003406:	b002      	add	sp, #8
 8003408:	bd80      	pop	{r7, pc}
	...

0800340c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b088      	sub	sp, #32
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2b00      	cmp	r3, #0
 8003418:	d101      	bne.n	800341e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800341a:	2301      	movs	r3, #1
 800341c:	e301      	b.n	8003a22 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	2201      	movs	r2, #1
 8003424:	4013      	ands	r3, r2
 8003426:	d100      	bne.n	800342a <HAL_RCC_OscConfig+0x1e>
 8003428:	e08d      	b.n	8003546 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800342a:	4bc3      	ldr	r3, [pc, #780]	@ (8003738 <HAL_RCC_OscConfig+0x32c>)
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	220c      	movs	r2, #12
 8003430:	4013      	ands	r3, r2
 8003432:	2b04      	cmp	r3, #4
 8003434:	d00e      	beq.n	8003454 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003436:	4bc0      	ldr	r3, [pc, #768]	@ (8003738 <HAL_RCC_OscConfig+0x32c>)
 8003438:	685b      	ldr	r3, [r3, #4]
 800343a:	220c      	movs	r2, #12
 800343c:	4013      	ands	r3, r2
 800343e:	2b08      	cmp	r3, #8
 8003440:	d116      	bne.n	8003470 <HAL_RCC_OscConfig+0x64>
 8003442:	4bbd      	ldr	r3, [pc, #756]	@ (8003738 <HAL_RCC_OscConfig+0x32c>)
 8003444:	685a      	ldr	r2, [r3, #4]
 8003446:	2380      	movs	r3, #128	@ 0x80
 8003448:	025b      	lsls	r3, r3, #9
 800344a:	401a      	ands	r2, r3
 800344c:	2380      	movs	r3, #128	@ 0x80
 800344e:	025b      	lsls	r3, r3, #9
 8003450:	429a      	cmp	r2, r3
 8003452:	d10d      	bne.n	8003470 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003454:	4bb8      	ldr	r3, [pc, #736]	@ (8003738 <HAL_RCC_OscConfig+0x32c>)
 8003456:	681a      	ldr	r2, [r3, #0]
 8003458:	2380      	movs	r3, #128	@ 0x80
 800345a:	029b      	lsls	r3, r3, #10
 800345c:	4013      	ands	r3, r2
 800345e:	d100      	bne.n	8003462 <HAL_RCC_OscConfig+0x56>
 8003460:	e070      	b.n	8003544 <HAL_RCC_OscConfig+0x138>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	2b00      	cmp	r3, #0
 8003468:	d000      	beq.n	800346c <HAL_RCC_OscConfig+0x60>
 800346a:	e06b      	b.n	8003544 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 800346c:	2301      	movs	r3, #1
 800346e:	e2d8      	b.n	8003a22 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	685b      	ldr	r3, [r3, #4]
 8003474:	2b01      	cmp	r3, #1
 8003476:	d107      	bne.n	8003488 <HAL_RCC_OscConfig+0x7c>
 8003478:	4baf      	ldr	r3, [pc, #700]	@ (8003738 <HAL_RCC_OscConfig+0x32c>)
 800347a:	681a      	ldr	r2, [r3, #0]
 800347c:	4bae      	ldr	r3, [pc, #696]	@ (8003738 <HAL_RCC_OscConfig+0x32c>)
 800347e:	2180      	movs	r1, #128	@ 0x80
 8003480:	0249      	lsls	r1, r1, #9
 8003482:	430a      	orrs	r2, r1
 8003484:	601a      	str	r2, [r3, #0]
 8003486:	e02f      	b.n	80034e8 <HAL_RCC_OscConfig+0xdc>
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	2b00      	cmp	r3, #0
 800348e:	d10c      	bne.n	80034aa <HAL_RCC_OscConfig+0x9e>
 8003490:	4ba9      	ldr	r3, [pc, #676]	@ (8003738 <HAL_RCC_OscConfig+0x32c>)
 8003492:	681a      	ldr	r2, [r3, #0]
 8003494:	4ba8      	ldr	r3, [pc, #672]	@ (8003738 <HAL_RCC_OscConfig+0x32c>)
 8003496:	49a9      	ldr	r1, [pc, #676]	@ (800373c <HAL_RCC_OscConfig+0x330>)
 8003498:	400a      	ands	r2, r1
 800349a:	601a      	str	r2, [r3, #0]
 800349c:	4ba6      	ldr	r3, [pc, #664]	@ (8003738 <HAL_RCC_OscConfig+0x32c>)
 800349e:	681a      	ldr	r2, [r3, #0]
 80034a0:	4ba5      	ldr	r3, [pc, #660]	@ (8003738 <HAL_RCC_OscConfig+0x32c>)
 80034a2:	49a7      	ldr	r1, [pc, #668]	@ (8003740 <HAL_RCC_OscConfig+0x334>)
 80034a4:	400a      	ands	r2, r1
 80034a6:	601a      	str	r2, [r3, #0]
 80034a8:	e01e      	b.n	80034e8 <HAL_RCC_OscConfig+0xdc>
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	685b      	ldr	r3, [r3, #4]
 80034ae:	2b05      	cmp	r3, #5
 80034b0:	d10e      	bne.n	80034d0 <HAL_RCC_OscConfig+0xc4>
 80034b2:	4ba1      	ldr	r3, [pc, #644]	@ (8003738 <HAL_RCC_OscConfig+0x32c>)
 80034b4:	681a      	ldr	r2, [r3, #0]
 80034b6:	4ba0      	ldr	r3, [pc, #640]	@ (8003738 <HAL_RCC_OscConfig+0x32c>)
 80034b8:	2180      	movs	r1, #128	@ 0x80
 80034ba:	02c9      	lsls	r1, r1, #11
 80034bc:	430a      	orrs	r2, r1
 80034be:	601a      	str	r2, [r3, #0]
 80034c0:	4b9d      	ldr	r3, [pc, #628]	@ (8003738 <HAL_RCC_OscConfig+0x32c>)
 80034c2:	681a      	ldr	r2, [r3, #0]
 80034c4:	4b9c      	ldr	r3, [pc, #624]	@ (8003738 <HAL_RCC_OscConfig+0x32c>)
 80034c6:	2180      	movs	r1, #128	@ 0x80
 80034c8:	0249      	lsls	r1, r1, #9
 80034ca:	430a      	orrs	r2, r1
 80034cc:	601a      	str	r2, [r3, #0]
 80034ce:	e00b      	b.n	80034e8 <HAL_RCC_OscConfig+0xdc>
 80034d0:	4b99      	ldr	r3, [pc, #612]	@ (8003738 <HAL_RCC_OscConfig+0x32c>)
 80034d2:	681a      	ldr	r2, [r3, #0]
 80034d4:	4b98      	ldr	r3, [pc, #608]	@ (8003738 <HAL_RCC_OscConfig+0x32c>)
 80034d6:	4999      	ldr	r1, [pc, #612]	@ (800373c <HAL_RCC_OscConfig+0x330>)
 80034d8:	400a      	ands	r2, r1
 80034da:	601a      	str	r2, [r3, #0]
 80034dc:	4b96      	ldr	r3, [pc, #600]	@ (8003738 <HAL_RCC_OscConfig+0x32c>)
 80034de:	681a      	ldr	r2, [r3, #0]
 80034e0:	4b95      	ldr	r3, [pc, #596]	@ (8003738 <HAL_RCC_OscConfig+0x32c>)
 80034e2:	4997      	ldr	r1, [pc, #604]	@ (8003740 <HAL_RCC_OscConfig+0x334>)
 80034e4:	400a      	ands	r2, r1
 80034e6:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	685b      	ldr	r3, [r3, #4]
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d014      	beq.n	800351a <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034f0:	f7ff fd40 	bl	8002f74 <HAL_GetTick>
 80034f4:	0003      	movs	r3, r0
 80034f6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034f8:	e008      	b.n	800350c <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80034fa:	f7ff fd3b 	bl	8002f74 <HAL_GetTick>
 80034fe:	0002      	movs	r2, r0
 8003500:	69bb      	ldr	r3, [r7, #24]
 8003502:	1ad3      	subs	r3, r2, r3
 8003504:	2b64      	cmp	r3, #100	@ 0x64
 8003506:	d901      	bls.n	800350c <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8003508:	2303      	movs	r3, #3
 800350a:	e28a      	b.n	8003a22 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800350c:	4b8a      	ldr	r3, [pc, #552]	@ (8003738 <HAL_RCC_OscConfig+0x32c>)
 800350e:	681a      	ldr	r2, [r3, #0]
 8003510:	2380      	movs	r3, #128	@ 0x80
 8003512:	029b      	lsls	r3, r3, #10
 8003514:	4013      	ands	r3, r2
 8003516:	d0f0      	beq.n	80034fa <HAL_RCC_OscConfig+0xee>
 8003518:	e015      	b.n	8003546 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800351a:	f7ff fd2b 	bl	8002f74 <HAL_GetTick>
 800351e:	0003      	movs	r3, r0
 8003520:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003522:	e008      	b.n	8003536 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003524:	f7ff fd26 	bl	8002f74 <HAL_GetTick>
 8003528:	0002      	movs	r2, r0
 800352a:	69bb      	ldr	r3, [r7, #24]
 800352c:	1ad3      	subs	r3, r2, r3
 800352e:	2b64      	cmp	r3, #100	@ 0x64
 8003530:	d901      	bls.n	8003536 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8003532:	2303      	movs	r3, #3
 8003534:	e275      	b.n	8003a22 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003536:	4b80      	ldr	r3, [pc, #512]	@ (8003738 <HAL_RCC_OscConfig+0x32c>)
 8003538:	681a      	ldr	r2, [r3, #0]
 800353a:	2380      	movs	r3, #128	@ 0x80
 800353c:	029b      	lsls	r3, r3, #10
 800353e:	4013      	ands	r3, r2
 8003540:	d1f0      	bne.n	8003524 <HAL_RCC_OscConfig+0x118>
 8003542:	e000      	b.n	8003546 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003544:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	2202      	movs	r2, #2
 800354c:	4013      	ands	r3, r2
 800354e:	d100      	bne.n	8003552 <HAL_RCC_OscConfig+0x146>
 8003550:	e069      	b.n	8003626 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003552:	4b79      	ldr	r3, [pc, #484]	@ (8003738 <HAL_RCC_OscConfig+0x32c>)
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	220c      	movs	r2, #12
 8003558:	4013      	ands	r3, r2
 800355a:	d00b      	beq.n	8003574 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800355c:	4b76      	ldr	r3, [pc, #472]	@ (8003738 <HAL_RCC_OscConfig+0x32c>)
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	220c      	movs	r2, #12
 8003562:	4013      	ands	r3, r2
 8003564:	2b08      	cmp	r3, #8
 8003566:	d11c      	bne.n	80035a2 <HAL_RCC_OscConfig+0x196>
 8003568:	4b73      	ldr	r3, [pc, #460]	@ (8003738 <HAL_RCC_OscConfig+0x32c>)
 800356a:	685a      	ldr	r2, [r3, #4]
 800356c:	2380      	movs	r3, #128	@ 0x80
 800356e:	025b      	lsls	r3, r3, #9
 8003570:	4013      	ands	r3, r2
 8003572:	d116      	bne.n	80035a2 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003574:	4b70      	ldr	r3, [pc, #448]	@ (8003738 <HAL_RCC_OscConfig+0x32c>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	2202      	movs	r2, #2
 800357a:	4013      	ands	r3, r2
 800357c:	d005      	beq.n	800358a <HAL_RCC_OscConfig+0x17e>
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	68db      	ldr	r3, [r3, #12]
 8003582:	2b01      	cmp	r3, #1
 8003584:	d001      	beq.n	800358a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8003586:	2301      	movs	r3, #1
 8003588:	e24b      	b.n	8003a22 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800358a:	4b6b      	ldr	r3, [pc, #428]	@ (8003738 <HAL_RCC_OscConfig+0x32c>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	22f8      	movs	r2, #248	@ 0xf8
 8003590:	4393      	bics	r3, r2
 8003592:	0019      	movs	r1, r3
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	691b      	ldr	r3, [r3, #16]
 8003598:	00da      	lsls	r2, r3, #3
 800359a:	4b67      	ldr	r3, [pc, #412]	@ (8003738 <HAL_RCC_OscConfig+0x32c>)
 800359c:	430a      	orrs	r2, r1
 800359e:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80035a0:	e041      	b.n	8003626 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	68db      	ldr	r3, [r3, #12]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d024      	beq.n	80035f4 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80035aa:	4b63      	ldr	r3, [pc, #396]	@ (8003738 <HAL_RCC_OscConfig+0x32c>)
 80035ac:	681a      	ldr	r2, [r3, #0]
 80035ae:	4b62      	ldr	r3, [pc, #392]	@ (8003738 <HAL_RCC_OscConfig+0x32c>)
 80035b0:	2101      	movs	r1, #1
 80035b2:	430a      	orrs	r2, r1
 80035b4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035b6:	f7ff fcdd 	bl	8002f74 <HAL_GetTick>
 80035ba:	0003      	movs	r3, r0
 80035bc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035be:	e008      	b.n	80035d2 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80035c0:	f7ff fcd8 	bl	8002f74 <HAL_GetTick>
 80035c4:	0002      	movs	r2, r0
 80035c6:	69bb      	ldr	r3, [r7, #24]
 80035c8:	1ad3      	subs	r3, r2, r3
 80035ca:	2b02      	cmp	r3, #2
 80035cc:	d901      	bls.n	80035d2 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 80035ce:	2303      	movs	r3, #3
 80035d0:	e227      	b.n	8003a22 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035d2:	4b59      	ldr	r3, [pc, #356]	@ (8003738 <HAL_RCC_OscConfig+0x32c>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	2202      	movs	r2, #2
 80035d8:	4013      	ands	r3, r2
 80035da:	d0f1      	beq.n	80035c0 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035dc:	4b56      	ldr	r3, [pc, #344]	@ (8003738 <HAL_RCC_OscConfig+0x32c>)
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	22f8      	movs	r2, #248	@ 0xf8
 80035e2:	4393      	bics	r3, r2
 80035e4:	0019      	movs	r1, r3
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	691b      	ldr	r3, [r3, #16]
 80035ea:	00da      	lsls	r2, r3, #3
 80035ec:	4b52      	ldr	r3, [pc, #328]	@ (8003738 <HAL_RCC_OscConfig+0x32c>)
 80035ee:	430a      	orrs	r2, r1
 80035f0:	601a      	str	r2, [r3, #0]
 80035f2:	e018      	b.n	8003626 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80035f4:	4b50      	ldr	r3, [pc, #320]	@ (8003738 <HAL_RCC_OscConfig+0x32c>)
 80035f6:	681a      	ldr	r2, [r3, #0]
 80035f8:	4b4f      	ldr	r3, [pc, #316]	@ (8003738 <HAL_RCC_OscConfig+0x32c>)
 80035fa:	2101      	movs	r1, #1
 80035fc:	438a      	bics	r2, r1
 80035fe:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003600:	f7ff fcb8 	bl	8002f74 <HAL_GetTick>
 8003604:	0003      	movs	r3, r0
 8003606:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003608:	e008      	b.n	800361c <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800360a:	f7ff fcb3 	bl	8002f74 <HAL_GetTick>
 800360e:	0002      	movs	r2, r0
 8003610:	69bb      	ldr	r3, [r7, #24]
 8003612:	1ad3      	subs	r3, r2, r3
 8003614:	2b02      	cmp	r3, #2
 8003616:	d901      	bls.n	800361c <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8003618:	2303      	movs	r3, #3
 800361a:	e202      	b.n	8003a22 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800361c:	4b46      	ldr	r3, [pc, #280]	@ (8003738 <HAL_RCC_OscConfig+0x32c>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	2202      	movs	r2, #2
 8003622:	4013      	ands	r3, r2
 8003624:	d1f1      	bne.n	800360a <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	2208      	movs	r2, #8
 800362c:	4013      	ands	r3, r2
 800362e:	d036      	beq.n	800369e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	69db      	ldr	r3, [r3, #28]
 8003634:	2b00      	cmp	r3, #0
 8003636:	d019      	beq.n	800366c <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003638:	4b3f      	ldr	r3, [pc, #252]	@ (8003738 <HAL_RCC_OscConfig+0x32c>)
 800363a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800363c:	4b3e      	ldr	r3, [pc, #248]	@ (8003738 <HAL_RCC_OscConfig+0x32c>)
 800363e:	2101      	movs	r1, #1
 8003640:	430a      	orrs	r2, r1
 8003642:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003644:	f7ff fc96 	bl	8002f74 <HAL_GetTick>
 8003648:	0003      	movs	r3, r0
 800364a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800364c:	e008      	b.n	8003660 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800364e:	f7ff fc91 	bl	8002f74 <HAL_GetTick>
 8003652:	0002      	movs	r2, r0
 8003654:	69bb      	ldr	r3, [r7, #24]
 8003656:	1ad3      	subs	r3, r2, r3
 8003658:	2b02      	cmp	r3, #2
 800365a:	d901      	bls.n	8003660 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 800365c:	2303      	movs	r3, #3
 800365e:	e1e0      	b.n	8003a22 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003660:	4b35      	ldr	r3, [pc, #212]	@ (8003738 <HAL_RCC_OscConfig+0x32c>)
 8003662:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003664:	2202      	movs	r2, #2
 8003666:	4013      	ands	r3, r2
 8003668:	d0f1      	beq.n	800364e <HAL_RCC_OscConfig+0x242>
 800366a:	e018      	b.n	800369e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800366c:	4b32      	ldr	r3, [pc, #200]	@ (8003738 <HAL_RCC_OscConfig+0x32c>)
 800366e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003670:	4b31      	ldr	r3, [pc, #196]	@ (8003738 <HAL_RCC_OscConfig+0x32c>)
 8003672:	2101      	movs	r1, #1
 8003674:	438a      	bics	r2, r1
 8003676:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003678:	f7ff fc7c 	bl	8002f74 <HAL_GetTick>
 800367c:	0003      	movs	r3, r0
 800367e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003680:	e008      	b.n	8003694 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003682:	f7ff fc77 	bl	8002f74 <HAL_GetTick>
 8003686:	0002      	movs	r2, r0
 8003688:	69bb      	ldr	r3, [r7, #24]
 800368a:	1ad3      	subs	r3, r2, r3
 800368c:	2b02      	cmp	r3, #2
 800368e:	d901      	bls.n	8003694 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8003690:	2303      	movs	r3, #3
 8003692:	e1c6      	b.n	8003a22 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003694:	4b28      	ldr	r3, [pc, #160]	@ (8003738 <HAL_RCC_OscConfig+0x32c>)
 8003696:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003698:	2202      	movs	r2, #2
 800369a:	4013      	ands	r3, r2
 800369c:	d1f1      	bne.n	8003682 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	2204      	movs	r2, #4
 80036a4:	4013      	ands	r3, r2
 80036a6:	d100      	bne.n	80036aa <HAL_RCC_OscConfig+0x29e>
 80036a8:	e0b4      	b.n	8003814 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 80036aa:	201f      	movs	r0, #31
 80036ac:	183b      	adds	r3, r7, r0
 80036ae:	2200      	movs	r2, #0
 80036b0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80036b2:	4b21      	ldr	r3, [pc, #132]	@ (8003738 <HAL_RCC_OscConfig+0x32c>)
 80036b4:	69da      	ldr	r2, [r3, #28]
 80036b6:	2380      	movs	r3, #128	@ 0x80
 80036b8:	055b      	lsls	r3, r3, #21
 80036ba:	4013      	ands	r3, r2
 80036bc:	d110      	bne.n	80036e0 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036be:	4b1e      	ldr	r3, [pc, #120]	@ (8003738 <HAL_RCC_OscConfig+0x32c>)
 80036c0:	69da      	ldr	r2, [r3, #28]
 80036c2:	4b1d      	ldr	r3, [pc, #116]	@ (8003738 <HAL_RCC_OscConfig+0x32c>)
 80036c4:	2180      	movs	r1, #128	@ 0x80
 80036c6:	0549      	lsls	r1, r1, #21
 80036c8:	430a      	orrs	r2, r1
 80036ca:	61da      	str	r2, [r3, #28]
 80036cc:	4b1a      	ldr	r3, [pc, #104]	@ (8003738 <HAL_RCC_OscConfig+0x32c>)
 80036ce:	69da      	ldr	r2, [r3, #28]
 80036d0:	2380      	movs	r3, #128	@ 0x80
 80036d2:	055b      	lsls	r3, r3, #21
 80036d4:	4013      	ands	r3, r2
 80036d6:	60fb      	str	r3, [r7, #12]
 80036d8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80036da:	183b      	adds	r3, r7, r0
 80036dc:	2201      	movs	r2, #1
 80036de:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036e0:	4b18      	ldr	r3, [pc, #96]	@ (8003744 <HAL_RCC_OscConfig+0x338>)
 80036e2:	681a      	ldr	r2, [r3, #0]
 80036e4:	2380      	movs	r3, #128	@ 0x80
 80036e6:	005b      	lsls	r3, r3, #1
 80036e8:	4013      	ands	r3, r2
 80036ea:	d11a      	bne.n	8003722 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80036ec:	4b15      	ldr	r3, [pc, #84]	@ (8003744 <HAL_RCC_OscConfig+0x338>)
 80036ee:	681a      	ldr	r2, [r3, #0]
 80036f0:	4b14      	ldr	r3, [pc, #80]	@ (8003744 <HAL_RCC_OscConfig+0x338>)
 80036f2:	2180      	movs	r1, #128	@ 0x80
 80036f4:	0049      	lsls	r1, r1, #1
 80036f6:	430a      	orrs	r2, r1
 80036f8:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80036fa:	f7ff fc3b 	bl	8002f74 <HAL_GetTick>
 80036fe:	0003      	movs	r3, r0
 8003700:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003702:	e008      	b.n	8003716 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003704:	f7ff fc36 	bl	8002f74 <HAL_GetTick>
 8003708:	0002      	movs	r2, r0
 800370a:	69bb      	ldr	r3, [r7, #24]
 800370c:	1ad3      	subs	r3, r2, r3
 800370e:	2b64      	cmp	r3, #100	@ 0x64
 8003710:	d901      	bls.n	8003716 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8003712:	2303      	movs	r3, #3
 8003714:	e185      	b.n	8003a22 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003716:	4b0b      	ldr	r3, [pc, #44]	@ (8003744 <HAL_RCC_OscConfig+0x338>)
 8003718:	681a      	ldr	r2, [r3, #0]
 800371a:	2380      	movs	r3, #128	@ 0x80
 800371c:	005b      	lsls	r3, r3, #1
 800371e:	4013      	ands	r3, r2
 8003720:	d0f0      	beq.n	8003704 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	689b      	ldr	r3, [r3, #8]
 8003726:	2b01      	cmp	r3, #1
 8003728:	d10e      	bne.n	8003748 <HAL_RCC_OscConfig+0x33c>
 800372a:	4b03      	ldr	r3, [pc, #12]	@ (8003738 <HAL_RCC_OscConfig+0x32c>)
 800372c:	6a1a      	ldr	r2, [r3, #32]
 800372e:	4b02      	ldr	r3, [pc, #8]	@ (8003738 <HAL_RCC_OscConfig+0x32c>)
 8003730:	2101      	movs	r1, #1
 8003732:	430a      	orrs	r2, r1
 8003734:	621a      	str	r2, [r3, #32]
 8003736:	e035      	b.n	80037a4 <HAL_RCC_OscConfig+0x398>
 8003738:	40021000 	.word	0x40021000
 800373c:	fffeffff 	.word	0xfffeffff
 8003740:	fffbffff 	.word	0xfffbffff
 8003744:	40007000 	.word	0x40007000
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	689b      	ldr	r3, [r3, #8]
 800374c:	2b00      	cmp	r3, #0
 800374e:	d10c      	bne.n	800376a <HAL_RCC_OscConfig+0x35e>
 8003750:	4bb6      	ldr	r3, [pc, #728]	@ (8003a2c <HAL_RCC_OscConfig+0x620>)
 8003752:	6a1a      	ldr	r2, [r3, #32]
 8003754:	4bb5      	ldr	r3, [pc, #724]	@ (8003a2c <HAL_RCC_OscConfig+0x620>)
 8003756:	2101      	movs	r1, #1
 8003758:	438a      	bics	r2, r1
 800375a:	621a      	str	r2, [r3, #32]
 800375c:	4bb3      	ldr	r3, [pc, #716]	@ (8003a2c <HAL_RCC_OscConfig+0x620>)
 800375e:	6a1a      	ldr	r2, [r3, #32]
 8003760:	4bb2      	ldr	r3, [pc, #712]	@ (8003a2c <HAL_RCC_OscConfig+0x620>)
 8003762:	2104      	movs	r1, #4
 8003764:	438a      	bics	r2, r1
 8003766:	621a      	str	r2, [r3, #32]
 8003768:	e01c      	b.n	80037a4 <HAL_RCC_OscConfig+0x398>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	689b      	ldr	r3, [r3, #8]
 800376e:	2b05      	cmp	r3, #5
 8003770:	d10c      	bne.n	800378c <HAL_RCC_OscConfig+0x380>
 8003772:	4bae      	ldr	r3, [pc, #696]	@ (8003a2c <HAL_RCC_OscConfig+0x620>)
 8003774:	6a1a      	ldr	r2, [r3, #32]
 8003776:	4bad      	ldr	r3, [pc, #692]	@ (8003a2c <HAL_RCC_OscConfig+0x620>)
 8003778:	2104      	movs	r1, #4
 800377a:	430a      	orrs	r2, r1
 800377c:	621a      	str	r2, [r3, #32]
 800377e:	4bab      	ldr	r3, [pc, #684]	@ (8003a2c <HAL_RCC_OscConfig+0x620>)
 8003780:	6a1a      	ldr	r2, [r3, #32]
 8003782:	4baa      	ldr	r3, [pc, #680]	@ (8003a2c <HAL_RCC_OscConfig+0x620>)
 8003784:	2101      	movs	r1, #1
 8003786:	430a      	orrs	r2, r1
 8003788:	621a      	str	r2, [r3, #32]
 800378a:	e00b      	b.n	80037a4 <HAL_RCC_OscConfig+0x398>
 800378c:	4ba7      	ldr	r3, [pc, #668]	@ (8003a2c <HAL_RCC_OscConfig+0x620>)
 800378e:	6a1a      	ldr	r2, [r3, #32]
 8003790:	4ba6      	ldr	r3, [pc, #664]	@ (8003a2c <HAL_RCC_OscConfig+0x620>)
 8003792:	2101      	movs	r1, #1
 8003794:	438a      	bics	r2, r1
 8003796:	621a      	str	r2, [r3, #32]
 8003798:	4ba4      	ldr	r3, [pc, #656]	@ (8003a2c <HAL_RCC_OscConfig+0x620>)
 800379a:	6a1a      	ldr	r2, [r3, #32]
 800379c:	4ba3      	ldr	r3, [pc, #652]	@ (8003a2c <HAL_RCC_OscConfig+0x620>)
 800379e:	2104      	movs	r1, #4
 80037a0:	438a      	bics	r2, r1
 80037a2:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	689b      	ldr	r3, [r3, #8]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d014      	beq.n	80037d6 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037ac:	f7ff fbe2 	bl	8002f74 <HAL_GetTick>
 80037b0:	0003      	movs	r3, r0
 80037b2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037b4:	e009      	b.n	80037ca <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80037b6:	f7ff fbdd 	bl	8002f74 <HAL_GetTick>
 80037ba:	0002      	movs	r2, r0
 80037bc:	69bb      	ldr	r3, [r7, #24]
 80037be:	1ad3      	subs	r3, r2, r3
 80037c0:	4a9b      	ldr	r2, [pc, #620]	@ (8003a30 <HAL_RCC_OscConfig+0x624>)
 80037c2:	4293      	cmp	r3, r2
 80037c4:	d901      	bls.n	80037ca <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 80037c6:	2303      	movs	r3, #3
 80037c8:	e12b      	b.n	8003a22 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037ca:	4b98      	ldr	r3, [pc, #608]	@ (8003a2c <HAL_RCC_OscConfig+0x620>)
 80037cc:	6a1b      	ldr	r3, [r3, #32]
 80037ce:	2202      	movs	r2, #2
 80037d0:	4013      	ands	r3, r2
 80037d2:	d0f0      	beq.n	80037b6 <HAL_RCC_OscConfig+0x3aa>
 80037d4:	e013      	b.n	80037fe <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037d6:	f7ff fbcd 	bl	8002f74 <HAL_GetTick>
 80037da:	0003      	movs	r3, r0
 80037dc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037de:	e009      	b.n	80037f4 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80037e0:	f7ff fbc8 	bl	8002f74 <HAL_GetTick>
 80037e4:	0002      	movs	r2, r0
 80037e6:	69bb      	ldr	r3, [r7, #24]
 80037e8:	1ad3      	subs	r3, r2, r3
 80037ea:	4a91      	ldr	r2, [pc, #580]	@ (8003a30 <HAL_RCC_OscConfig+0x624>)
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d901      	bls.n	80037f4 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 80037f0:	2303      	movs	r3, #3
 80037f2:	e116      	b.n	8003a22 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037f4:	4b8d      	ldr	r3, [pc, #564]	@ (8003a2c <HAL_RCC_OscConfig+0x620>)
 80037f6:	6a1b      	ldr	r3, [r3, #32]
 80037f8:	2202      	movs	r2, #2
 80037fa:	4013      	ands	r3, r2
 80037fc:	d1f0      	bne.n	80037e0 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80037fe:	231f      	movs	r3, #31
 8003800:	18fb      	adds	r3, r7, r3
 8003802:	781b      	ldrb	r3, [r3, #0]
 8003804:	2b01      	cmp	r3, #1
 8003806:	d105      	bne.n	8003814 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003808:	4b88      	ldr	r3, [pc, #544]	@ (8003a2c <HAL_RCC_OscConfig+0x620>)
 800380a:	69da      	ldr	r2, [r3, #28]
 800380c:	4b87      	ldr	r3, [pc, #540]	@ (8003a2c <HAL_RCC_OscConfig+0x620>)
 800380e:	4989      	ldr	r1, [pc, #548]	@ (8003a34 <HAL_RCC_OscConfig+0x628>)
 8003810:	400a      	ands	r2, r1
 8003812:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	2210      	movs	r2, #16
 800381a:	4013      	ands	r3, r2
 800381c:	d063      	beq.n	80038e6 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	695b      	ldr	r3, [r3, #20]
 8003822:	2b01      	cmp	r3, #1
 8003824:	d12a      	bne.n	800387c <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8003826:	4b81      	ldr	r3, [pc, #516]	@ (8003a2c <HAL_RCC_OscConfig+0x620>)
 8003828:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800382a:	4b80      	ldr	r3, [pc, #512]	@ (8003a2c <HAL_RCC_OscConfig+0x620>)
 800382c:	2104      	movs	r1, #4
 800382e:	430a      	orrs	r2, r1
 8003830:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8003832:	4b7e      	ldr	r3, [pc, #504]	@ (8003a2c <HAL_RCC_OscConfig+0x620>)
 8003834:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003836:	4b7d      	ldr	r3, [pc, #500]	@ (8003a2c <HAL_RCC_OscConfig+0x620>)
 8003838:	2101      	movs	r1, #1
 800383a:	430a      	orrs	r2, r1
 800383c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800383e:	f7ff fb99 	bl	8002f74 <HAL_GetTick>
 8003842:	0003      	movs	r3, r0
 8003844:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003846:	e008      	b.n	800385a <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003848:	f7ff fb94 	bl	8002f74 <HAL_GetTick>
 800384c:	0002      	movs	r2, r0
 800384e:	69bb      	ldr	r3, [r7, #24]
 8003850:	1ad3      	subs	r3, r2, r3
 8003852:	2b02      	cmp	r3, #2
 8003854:	d901      	bls.n	800385a <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8003856:	2303      	movs	r3, #3
 8003858:	e0e3      	b.n	8003a22 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800385a:	4b74      	ldr	r3, [pc, #464]	@ (8003a2c <HAL_RCC_OscConfig+0x620>)
 800385c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800385e:	2202      	movs	r2, #2
 8003860:	4013      	ands	r3, r2
 8003862:	d0f1      	beq.n	8003848 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003864:	4b71      	ldr	r3, [pc, #452]	@ (8003a2c <HAL_RCC_OscConfig+0x620>)
 8003866:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003868:	22f8      	movs	r2, #248	@ 0xf8
 800386a:	4393      	bics	r3, r2
 800386c:	0019      	movs	r1, r3
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	699b      	ldr	r3, [r3, #24]
 8003872:	00da      	lsls	r2, r3, #3
 8003874:	4b6d      	ldr	r3, [pc, #436]	@ (8003a2c <HAL_RCC_OscConfig+0x620>)
 8003876:	430a      	orrs	r2, r1
 8003878:	635a      	str	r2, [r3, #52]	@ 0x34
 800387a:	e034      	b.n	80038e6 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	695b      	ldr	r3, [r3, #20]
 8003880:	3305      	adds	r3, #5
 8003882:	d111      	bne.n	80038a8 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8003884:	4b69      	ldr	r3, [pc, #420]	@ (8003a2c <HAL_RCC_OscConfig+0x620>)
 8003886:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003888:	4b68      	ldr	r3, [pc, #416]	@ (8003a2c <HAL_RCC_OscConfig+0x620>)
 800388a:	2104      	movs	r1, #4
 800388c:	438a      	bics	r2, r1
 800388e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003890:	4b66      	ldr	r3, [pc, #408]	@ (8003a2c <HAL_RCC_OscConfig+0x620>)
 8003892:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003894:	22f8      	movs	r2, #248	@ 0xf8
 8003896:	4393      	bics	r3, r2
 8003898:	0019      	movs	r1, r3
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	699b      	ldr	r3, [r3, #24]
 800389e:	00da      	lsls	r2, r3, #3
 80038a0:	4b62      	ldr	r3, [pc, #392]	@ (8003a2c <HAL_RCC_OscConfig+0x620>)
 80038a2:	430a      	orrs	r2, r1
 80038a4:	635a      	str	r2, [r3, #52]	@ 0x34
 80038a6:	e01e      	b.n	80038e6 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80038a8:	4b60      	ldr	r3, [pc, #384]	@ (8003a2c <HAL_RCC_OscConfig+0x620>)
 80038aa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80038ac:	4b5f      	ldr	r3, [pc, #380]	@ (8003a2c <HAL_RCC_OscConfig+0x620>)
 80038ae:	2104      	movs	r1, #4
 80038b0:	430a      	orrs	r2, r1
 80038b2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80038b4:	4b5d      	ldr	r3, [pc, #372]	@ (8003a2c <HAL_RCC_OscConfig+0x620>)
 80038b6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80038b8:	4b5c      	ldr	r3, [pc, #368]	@ (8003a2c <HAL_RCC_OscConfig+0x620>)
 80038ba:	2101      	movs	r1, #1
 80038bc:	438a      	bics	r2, r1
 80038be:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038c0:	f7ff fb58 	bl	8002f74 <HAL_GetTick>
 80038c4:	0003      	movs	r3, r0
 80038c6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80038c8:	e008      	b.n	80038dc <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80038ca:	f7ff fb53 	bl	8002f74 <HAL_GetTick>
 80038ce:	0002      	movs	r2, r0
 80038d0:	69bb      	ldr	r3, [r7, #24]
 80038d2:	1ad3      	subs	r3, r2, r3
 80038d4:	2b02      	cmp	r3, #2
 80038d6:	d901      	bls.n	80038dc <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 80038d8:	2303      	movs	r3, #3
 80038da:	e0a2      	b.n	8003a22 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80038dc:	4b53      	ldr	r3, [pc, #332]	@ (8003a2c <HAL_RCC_OscConfig+0x620>)
 80038de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038e0:	2202      	movs	r2, #2
 80038e2:	4013      	ands	r3, r2
 80038e4:	d1f1      	bne.n	80038ca <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6a1b      	ldr	r3, [r3, #32]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d100      	bne.n	80038f0 <HAL_RCC_OscConfig+0x4e4>
 80038ee:	e097      	b.n	8003a20 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80038f0:	4b4e      	ldr	r3, [pc, #312]	@ (8003a2c <HAL_RCC_OscConfig+0x620>)
 80038f2:	685b      	ldr	r3, [r3, #4]
 80038f4:	220c      	movs	r2, #12
 80038f6:	4013      	ands	r3, r2
 80038f8:	2b08      	cmp	r3, #8
 80038fa:	d100      	bne.n	80038fe <HAL_RCC_OscConfig+0x4f2>
 80038fc:	e06b      	b.n	80039d6 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6a1b      	ldr	r3, [r3, #32]
 8003902:	2b02      	cmp	r3, #2
 8003904:	d14c      	bne.n	80039a0 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003906:	4b49      	ldr	r3, [pc, #292]	@ (8003a2c <HAL_RCC_OscConfig+0x620>)
 8003908:	681a      	ldr	r2, [r3, #0]
 800390a:	4b48      	ldr	r3, [pc, #288]	@ (8003a2c <HAL_RCC_OscConfig+0x620>)
 800390c:	494a      	ldr	r1, [pc, #296]	@ (8003a38 <HAL_RCC_OscConfig+0x62c>)
 800390e:	400a      	ands	r2, r1
 8003910:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003912:	f7ff fb2f 	bl	8002f74 <HAL_GetTick>
 8003916:	0003      	movs	r3, r0
 8003918:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800391a:	e008      	b.n	800392e <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800391c:	f7ff fb2a 	bl	8002f74 <HAL_GetTick>
 8003920:	0002      	movs	r2, r0
 8003922:	69bb      	ldr	r3, [r7, #24]
 8003924:	1ad3      	subs	r3, r2, r3
 8003926:	2b02      	cmp	r3, #2
 8003928:	d901      	bls.n	800392e <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 800392a:	2303      	movs	r3, #3
 800392c:	e079      	b.n	8003a22 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800392e:	4b3f      	ldr	r3, [pc, #252]	@ (8003a2c <HAL_RCC_OscConfig+0x620>)
 8003930:	681a      	ldr	r2, [r3, #0]
 8003932:	2380      	movs	r3, #128	@ 0x80
 8003934:	049b      	lsls	r3, r3, #18
 8003936:	4013      	ands	r3, r2
 8003938:	d1f0      	bne.n	800391c <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800393a:	4b3c      	ldr	r3, [pc, #240]	@ (8003a2c <HAL_RCC_OscConfig+0x620>)
 800393c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800393e:	220f      	movs	r2, #15
 8003940:	4393      	bics	r3, r2
 8003942:	0019      	movs	r1, r3
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003948:	4b38      	ldr	r3, [pc, #224]	@ (8003a2c <HAL_RCC_OscConfig+0x620>)
 800394a:	430a      	orrs	r2, r1
 800394c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800394e:	4b37      	ldr	r3, [pc, #220]	@ (8003a2c <HAL_RCC_OscConfig+0x620>)
 8003950:	685b      	ldr	r3, [r3, #4]
 8003952:	4a3a      	ldr	r2, [pc, #232]	@ (8003a3c <HAL_RCC_OscConfig+0x630>)
 8003954:	4013      	ands	r3, r2
 8003956:	0019      	movs	r1, r3
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003960:	431a      	orrs	r2, r3
 8003962:	4b32      	ldr	r3, [pc, #200]	@ (8003a2c <HAL_RCC_OscConfig+0x620>)
 8003964:	430a      	orrs	r2, r1
 8003966:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003968:	4b30      	ldr	r3, [pc, #192]	@ (8003a2c <HAL_RCC_OscConfig+0x620>)
 800396a:	681a      	ldr	r2, [r3, #0]
 800396c:	4b2f      	ldr	r3, [pc, #188]	@ (8003a2c <HAL_RCC_OscConfig+0x620>)
 800396e:	2180      	movs	r1, #128	@ 0x80
 8003970:	0449      	lsls	r1, r1, #17
 8003972:	430a      	orrs	r2, r1
 8003974:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003976:	f7ff fafd 	bl	8002f74 <HAL_GetTick>
 800397a:	0003      	movs	r3, r0
 800397c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800397e:	e008      	b.n	8003992 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003980:	f7ff faf8 	bl	8002f74 <HAL_GetTick>
 8003984:	0002      	movs	r2, r0
 8003986:	69bb      	ldr	r3, [r7, #24]
 8003988:	1ad3      	subs	r3, r2, r3
 800398a:	2b02      	cmp	r3, #2
 800398c:	d901      	bls.n	8003992 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 800398e:	2303      	movs	r3, #3
 8003990:	e047      	b.n	8003a22 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003992:	4b26      	ldr	r3, [pc, #152]	@ (8003a2c <HAL_RCC_OscConfig+0x620>)
 8003994:	681a      	ldr	r2, [r3, #0]
 8003996:	2380      	movs	r3, #128	@ 0x80
 8003998:	049b      	lsls	r3, r3, #18
 800399a:	4013      	ands	r3, r2
 800399c:	d0f0      	beq.n	8003980 <HAL_RCC_OscConfig+0x574>
 800399e:	e03f      	b.n	8003a20 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039a0:	4b22      	ldr	r3, [pc, #136]	@ (8003a2c <HAL_RCC_OscConfig+0x620>)
 80039a2:	681a      	ldr	r2, [r3, #0]
 80039a4:	4b21      	ldr	r3, [pc, #132]	@ (8003a2c <HAL_RCC_OscConfig+0x620>)
 80039a6:	4924      	ldr	r1, [pc, #144]	@ (8003a38 <HAL_RCC_OscConfig+0x62c>)
 80039a8:	400a      	ands	r2, r1
 80039aa:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039ac:	f7ff fae2 	bl	8002f74 <HAL_GetTick>
 80039b0:	0003      	movs	r3, r0
 80039b2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80039b4:	e008      	b.n	80039c8 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80039b6:	f7ff fadd 	bl	8002f74 <HAL_GetTick>
 80039ba:	0002      	movs	r2, r0
 80039bc:	69bb      	ldr	r3, [r7, #24]
 80039be:	1ad3      	subs	r3, r2, r3
 80039c0:	2b02      	cmp	r3, #2
 80039c2:	d901      	bls.n	80039c8 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 80039c4:	2303      	movs	r3, #3
 80039c6:	e02c      	b.n	8003a22 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80039c8:	4b18      	ldr	r3, [pc, #96]	@ (8003a2c <HAL_RCC_OscConfig+0x620>)
 80039ca:	681a      	ldr	r2, [r3, #0]
 80039cc:	2380      	movs	r3, #128	@ 0x80
 80039ce:	049b      	lsls	r3, r3, #18
 80039d0:	4013      	ands	r3, r2
 80039d2:	d1f0      	bne.n	80039b6 <HAL_RCC_OscConfig+0x5aa>
 80039d4:	e024      	b.n	8003a20 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6a1b      	ldr	r3, [r3, #32]
 80039da:	2b01      	cmp	r3, #1
 80039dc:	d101      	bne.n	80039e2 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 80039de:	2301      	movs	r3, #1
 80039e0:	e01f      	b.n	8003a22 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80039e2:	4b12      	ldr	r3, [pc, #72]	@ (8003a2c <HAL_RCC_OscConfig+0x620>)
 80039e4:	685b      	ldr	r3, [r3, #4]
 80039e6:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80039e8:	4b10      	ldr	r3, [pc, #64]	@ (8003a2c <HAL_RCC_OscConfig+0x620>)
 80039ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039ec:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80039ee:	697a      	ldr	r2, [r7, #20]
 80039f0:	2380      	movs	r3, #128	@ 0x80
 80039f2:	025b      	lsls	r3, r3, #9
 80039f4:	401a      	ands	r2, r3
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039fa:	429a      	cmp	r2, r3
 80039fc:	d10e      	bne.n	8003a1c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80039fe:	693b      	ldr	r3, [r7, #16]
 8003a00:	220f      	movs	r2, #15
 8003a02:	401a      	ands	r2, r3
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a08:	429a      	cmp	r2, r3
 8003a0a:	d107      	bne.n	8003a1c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8003a0c:	697a      	ldr	r2, [r7, #20]
 8003a0e:	23f0      	movs	r3, #240	@ 0xf0
 8003a10:	039b      	lsls	r3, r3, #14
 8003a12:	401a      	ands	r2, r3
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003a18:	429a      	cmp	r2, r3
 8003a1a:	d001      	beq.n	8003a20 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	e000      	b.n	8003a22 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8003a20:	2300      	movs	r3, #0
}
 8003a22:	0018      	movs	r0, r3
 8003a24:	46bd      	mov	sp, r7
 8003a26:	b008      	add	sp, #32
 8003a28:	bd80      	pop	{r7, pc}
 8003a2a:	46c0      	nop			@ (mov r8, r8)
 8003a2c:	40021000 	.word	0x40021000
 8003a30:	00001388 	.word	0x00001388
 8003a34:	efffffff 	.word	0xefffffff
 8003a38:	feffffff 	.word	0xfeffffff
 8003a3c:	ffc2ffff 	.word	0xffc2ffff

08003a40 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	b084      	sub	sp, #16
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
 8003a48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d101      	bne.n	8003a54 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a50:	2301      	movs	r3, #1
 8003a52:	e0b3      	b.n	8003bbc <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003a54:	4b5b      	ldr	r3, [pc, #364]	@ (8003bc4 <HAL_RCC_ClockConfig+0x184>)
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	2201      	movs	r2, #1
 8003a5a:	4013      	ands	r3, r2
 8003a5c:	683a      	ldr	r2, [r7, #0]
 8003a5e:	429a      	cmp	r2, r3
 8003a60:	d911      	bls.n	8003a86 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a62:	4b58      	ldr	r3, [pc, #352]	@ (8003bc4 <HAL_RCC_ClockConfig+0x184>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	2201      	movs	r2, #1
 8003a68:	4393      	bics	r3, r2
 8003a6a:	0019      	movs	r1, r3
 8003a6c:	4b55      	ldr	r3, [pc, #340]	@ (8003bc4 <HAL_RCC_ClockConfig+0x184>)
 8003a6e:	683a      	ldr	r2, [r7, #0]
 8003a70:	430a      	orrs	r2, r1
 8003a72:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a74:	4b53      	ldr	r3, [pc, #332]	@ (8003bc4 <HAL_RCC_ClockConfig+0x184>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	2201      	movs	r2, #1
 8003a7a:	4013      	ands	r3, r2
 8003a7c:	683a      	ldr	r2, [r7, #0]
 8003a7e:	429a      	cmp	r2, r3
 8003a80:	d001      	beq.n	8003a86 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8003a82:	2301      	movs	r3, #1
 8003a84:	e09a      	b.n	8003bbc <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	2202      	movs	r2, #2
 8003a8c:	4013      	ands	r3, r2
 8003a8e:	d015      	beq.n	8003abc <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	2204      	movs	r2, #4
 8003a96:	4013      	ands	r3, r2
 8003a98:	d006      	beq.n	8003aa8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003a9a:	4b4b      	ldr	r3, [pc, #300]	@ (8003bc8 <HAL_RCC_ClockConfig+0x188>)
 8003a9c:	685a      	ldr	r2, [r3, #4]
 8003a9e:	4b4a      	ldr	r3, [pc, #296]	@ (8003bc8 <HAL_RCC_ClockConfig+0x188>)
 8003aa0:	21e0      	movs	r1, #224	@ 0xe0
 8003aa2:	00c9      	lsls	r1, r1, #3
 8003aa4:	430a      	orrs	r2, r1
 8003aa6:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003aa8:	4b47      	ldr	r3, [pc, #284]	@ (8003bc8 <HAL_RCC_ClockConfig+0x188>)
 8003aaa:	685b      	ldr	r3, [r3, #4]
 8003aac:	22f0      	movs	r2, #240	@ 0xf0
 8003aae:	4393      	bics	r3, r2
 8003ab0:	0019      	movs	r1, r3
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	689a      	ldr	r2, [r3, #8]
 8003ab6:	4b44      	ldr	r3, [pc, #272]	@ (8003bc8 <HAL_RCC_ClockConfig+0x188>)
 8003ab8:	430a      	orrs	r2, r1
 8003aba:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	2201      	movs	r2, #1
 8003ac2:	4013      	ands	r3, r2
 8003ac4:	d040      	beq.n	8003b48 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	685b      	ldr	r3, [r3, #4]
 8003aca:	2b01      	cmp	r3, #1
 8003acc:	d107      	bne.n	8003ade <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ace:	4b3e      	ldr	r3, [pc, #248]	@ (8003bc8 <HAL_RCC_ClockConfig+0x188>)
 8003ad0:	681a      	ldr	r2, [r3, #0]
 8003ad2:	2380      	movs	r3, #128	@ 0x80
 8003ad4:	029b      	lsls	r3, r3, #10
 8003ad6:	4013      	ands	r3, r2
 8003ad8:	d114      	bne.n	8003b04 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8003ada:	2301      	movs	r3, #1
 8003adc:	e06e      	b.n	8003bbc <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	685b      	ldr	r3, [r3, #4]
 8003ae2:	2b02      	cmp	r3, #2
 8003ae4:	d107      	bne.n	8003af6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ae6:	4b38      	ldr	r3, [pc, #224]	@ (8003bc8 <HAL_RCC_ClockConfig+0x188>)
 8003ae8:	681a      	ldr	r2, [r3, #0]
 8003aea:	2380      	movs	r3, #128	@ 0x80
 8003aec:	049b      	lsls	r3, r3, #18
 8003aee:	4013      	ands	r3, r2
 8003af0:	d108      	bne.n	8003b04 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8003af2:	2301      	movs	r3, #1
 8003af4:	e062      	b.n	8003bbc <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003af6:	4b34      	ldr	r3, [pc, #208]	@ (8003bc8 <HAL_RCC_ClockConfig+0x188>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	2202      	movs	r2, #2
 8003afc:	4013      	ands	r3, r2
 8003afe:	d101      	bne.n	8003b04 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8003b00:	2301      	movs	r3, #1
 8003b02:	e05b      	b.n	8003bbc <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003b04:	4b30      	ldr	r3, [pc, #192]	@ (8003bc8 <HAL_RCC_ClockConfig+0x188>)
 8003b06:	685b      	ldr	r3, [r3, #4]
 8003b08:	2203      	movs	r2, #3
 8003b0a:	4393      	bics	r3, r2
 8003b0c:	0019      	movs	r1, r3
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	685a      	ldr	r2, [r3, #4]
 8003b12:	4b2d      	ldr	r3, [pc, #180]	@ (8003bc8 <HAL_RCC_ClockConfig+0x188>)
 8003b14:	430a      	orrs	r2, r1
 8003b16:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003b18:	f7ff fa2c 	bl	8002f74 <HAL_GetTick>
 8003b1c:	0003      	movs	r3, r0
 8003b1e:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b20:	e009      	b.n	8003b36 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b22:	f7ff fa27 	bl	8002f74 <HAL_GetTick>
 8003b26:	0002      	movs	r2, r0
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	1ad3      	subs	r3, r2, r3
 8003b2c:	4a27      	ldr	r2, [pc, #156]	@ (8003bcc <HAL_RCC_ClockConfig+0x18c>)
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d901      	bls.n	8003b36 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8003b32:	2303      	movs	r3, #3
 8003b34:	e042      	b.n	8003bbc <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b36:	4b24      	ldr	r3, [pc, #144]	@ (8003bc8 <HAL_RCC_ClockConfig+0x188>)
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	220c      	movs	r2, #12
 8003b3c:	401a      	ands	r2, r3
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	685b      	ldr	r3, [r3, #4]
 8003b42:	009b      	lsls	r3, r3, #2
 8003b44:	429a      	cmp	r2, r3
 8003b46:	d1ec      	bne.n	8003b22 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003b48:	4b1e      	ldr	r3, [pc, #120]	@ (8003bc4 <HAL_RCC_ClockConfig+0x184>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	2201      	movs	r2, #1
 8003b4e:	4013      	ands	r3, r2
 8003b50:	683a      	ldr	r2, [r7, #0]
 8003b52:	429a      	cmp	r2, r3
 8003b54:	d211      	bcs.n	8003b7a <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b56:	4b1b      	ldr	r3, [pc, #108]	@ (8003bc4 <HAL_RCC_ClockConfig+0x184>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	2201      	movs	r2, #1
 8003b5c:	4393      	bics	r3, r2
 8003b5e:	0019      	movs	r1, r3
 8003b60:	4b18      	ldr	r3, [pc, #96]	@ (8003bc4 <HAL_RCC_ClockConfig+0x184>)
 8003b62:	683a      	ldr	r2, [r7, #0]
 8003b64:	430a      	orrs	r2, r1
 8003b66:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b68:	4b16      	ldr	r3, [pc, #88]	@ (8003bc4 <HAL_RCC_ClockConfig+0x184>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	2201      	movs	r2, #1
 8003b6e:	4013      	ands	r3, r2
 8003b70:	683a      	ldr	r2, [r7, #0]
 8003b72:	429a      	cmp	r2, r3
 8003b74:	d001      	beq.n	8003b7a <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8003b76:	2301      	movs	r3, #1
 8003b78:	e020      	b.n	8003bbc <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	2204      	movs	r2, #4
 8003b80:	4013      	ands	r3, r2
 8003b82:	d009      	beq.n	8003b98 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003b84:	4b10      	ldr	r3, [pc, #64]	@ (8003bc8 <HAL_RCC_ClockConfig+0x188>)
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	4a11      	ldr	r2, [pc, #68]	@ (8003bd0 <HAL_RCC_ClockConfig+0x190>)
 8003b8a:	4013      	ands	r3, r2
 8003b8c:	0019      	movs	r1, r3
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	68da      	ldr	r2, [r3, #12]
 8003b92:	4b0d      	ldr	r3, [pc, #52]	@ (8003bc8 <HAL_RCC_ClockConfig+0x188>)
 8003b94:	430a      	orrs	r2, r1
 8003b96:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003b98:	f000 f820 	bl	8003bdc <HAL_RCC_GetSysClockFreq>
 8003b9c:	0001      	movs	r1, r0
 8003b9e:	4b0a      	ldr	r3, [pc, #40]	@ (8003bc8 <HAL_RCC_ClockConfig+0x188>)
 8003ba0:	685b      	ldr	r3, [r3, #4]
 8003ba2:	091b      	lsrs	r3, r3, #4
 8003ba4:	220f      	movs	r2, #15
 8003ba6:	4013      	ands	r3, r2
 8003ba8:	4a0a      	ldr	r2, [pc, #40]	@ (8003bd4 <HAL_RCC_ClockConfig+0x194>)
 8003baa:	5cd3      	ldrb	r3, [r2, r3]
 8003bac:	000a      	movs	r2, r1
 8003bae:	40da      	lsrs	r2, r3
 8003bb0:	4b09      	ldr	r3, [pc, #36]	@ (8003bd8 <HAL_RCC_ClockConfig+0x198>)
 8003bb2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8003bb4:	2000      	movs	r0, #0
 8003bb6:	f7ff f997 	bl	8002ee8 <HAL_InitTick>
  
  return HAL_OK;
 8003bba:	2300      	movs	r3, #0
}
 8003bbc:	0018      	movs	r0, r3
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	b004      	add	sp, #16
 8003bc2:	bd80      	pop	{r7, pc}
 8003bc4:	40022000 	.word	0x40022000
 8003bc8:	40021000 	.word	0x40021000
 8003bcc:	00001388 	.word	0x00001388
 8003bd0:	fffff8ff 	.word	0xfffff8ff
 8003bd4:	080059fc 	.word	0x080059fc
 8003bd8:	20000000 	.word	0x20000000

08003bdc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b086      	sub	sp, #24
 8003be0:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003be2:	2300      	movs	r3, #0
 8003be4:	60fb      	str	r3, [r7, #12]
 8003be6:	2300      	movs	r3, #0
 8003be8:	60bb      	str	r3, [r7, #8]
 8003bea:	2300      	movs	r3, #0
 8003bec:	617b      	str	r3, [r7, #20]
 8003bee:	2300      	movs	r3, #0
 8003bf0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8003bf6:	4b20      	ldr	r3, [pc, #128]	@ (8003c78 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003bf8:	685b      	ldr	r3, [r3, #4]
 8003bfa:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	220c      	movs	r2, #12
 8003c00:	4013      	ands	r3, r2
 8003c02:	2b04      	cmp	r3, #4
 8003c04:	d002      	beq.n	8003c0c <HAL_RCC_GetSysClockFreq+0x30>
 8003c06:	2b08      	cmp	r3, #8
 8003c08:	d003      	beq.n	8003c12 <HAL_RCC_GetSysClockFreq+0x36>
 8003c0a:	e02c      	b.n	8003c66 <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003c0c:	4b1b      	ldr	r3, [pc, #108]	@ (8003c7c <HAL_RCC_GetSysClockFreq+0xa0>)
 8003c0e:	613b      	str	r3, [r7, #16]
      break;
 8003c10:	e02c      	b.n	8003c6c <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	0c9b      	lsrs	r3, r3, #18
 8003c16:	220f      	movs	r2, #15
 8003c18:	4013      	ands	r3, r2
 8003c1a:	4a19      	ldr	r2, [pc, #100]	@ (8003c80 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003c1c:	5cd3      	ldrb	r3, [r2, r3]
 8003c1e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8003c20:	4b15      	ldr	r3, [pc, #84]	@ (8003c78 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003c22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c24:	220f      	movs	r2, #15
 8003c26:	4013      	ands	r3, r2
 8003c28:	4a16      	ldr	r2, [pc, #88]	@ (8003c84 <HAL_RCC_GetSysClockFreq+0xa8>)
 8003c2a:	5cd3      	ldrb	r3, [r2, r3]
 8003c2c:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003c2e:	68fa      	ldr	r2, [r7, #12]
 8003c30:	2380      	movs	r3, #128	@ 0x80
 8003c32:	025b      	lsls	r3, r3, #9
 8003c34:	4013      	ands	r3, r2
 8003c36:	d009      	beq.n	8003c4c <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003c38:	68b9      	ldr	r1, [r7, #8]
 8003c3a:	4810      	ldr	r0, [pc, #64]	@ (8003c7c <HAL_RCC_GetSysClockFreq+0xa0>)
 8003c3c:	f7fc fa6e 	bl	800011c <__udivsi3>
 8003c40:	0003      	movs	r3, r0
 8003c42:	001a      	movs	r2, r3
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	4353      	muls	r3, r2
 8003c48:	617b      	str	r3, [r7, #20]
 8003c4a:	e009      	b.n	8003c60 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003c4c:	6879      	ldr	r1, [r7, #4]
 8003c4e:	000a      	movs	r2, r1
 8003c50:	0152      	lsls	r2, r2, #5
 8003c52:	1a52      	subs	r2, r2, r1
 8003c54:	0193      	lsls	r3, r2, #6
 8003c56:	1a9b      	subs	r3, r3, r2
 8003c58:	00db      	lsls	r3, r3, #3
 8003c5a:	185b      	adds	r3, r3, r1
 8003c5c:	021b      	lsls	r3, r3, #8
 8003c5e:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8003c60:	697b      	ldr	r3, [r7, #20]
 8003c62:	613b      	str	r3, [r7, #16]
      break;
 8003c64:	e002      	b.n	8003c6c <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003c66:	4b05      	ldr	r3, [pc, #20]	@ (8003c7c <HAL_RCC_GetSysClockFreq+0xa0>)
 8003c68:	613b      	str	r3, [r7, #16]
      break;
 8003c6a:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8003c6c:	693b      	ldr	r3, [r7, #16]
}
 8003c6e:	0018      	movs	r0, r3
 8003c70:	46bd      	mov	sp, r7
 8003c72:	b006      	add	sp, #24
 8003c74:	bd80      	pop	{r7, pc}
 8003c76:	46c0      	nop			@ (mov r8, r8)
 8003c78:	40021000 	.word	0x40021000
 8003c7c:	007a1200 	.word	0x007a1200
 8003c80:	08005a14 	.word	0x08005a14
 8003c84:	08005a24 	.word	0x08005a24

08003c88 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c8c:	4b02      	ldr	r3, [pc, #8]	@ (8003c98 <HAL_RCC_GetHCLKFreq+0x10>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
}
 8003c90:	0018      	movs	r0, r3
 8003c92:	46bd      	mov	sp, r7
 8003c94:	bd80      	pop	{r7, pc}
 8003c96:	46c0      	nop			@ (mov r8, r8)
 8003c98:	20000000 	.word	0x20000000

08003c9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8003ca0:	f7ff fff2 	bl	8003c88 <HAL_RCC_GetHCLKFreq>
 8003ca4:	0001      	movs	r1, r0
 8003ca6:	4b06      	ldr	r3, [pc, #24]	@ (8003cc0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003ca8:	685b      	ldr	r3, [r3, #4]
 8003caa:	0a1b      	lsrs	r3, r3, #8
 8003cac:	2207      	movs	r2, #7
 8003cae:	4013      	ands	r3, r2
 8003cb0:	4a04      	ldr	r2, [pc, #16]	@ (8003cc4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003cb2:	5cd3      	ldrb	r3, [r2, r3]
 8003cb4:	40d9      	lsrs	r1, r3
 8003cb6:	000b      	movs	r3, r1
}    
 8003cb8:	0018      	movs	r0, r3
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	bd80      	pop	{r7, pc}
 8003cbe:	46c0      	nop			@ (mov r8, r8)
 8003cc0:	40021000 	.word	0x40021000
 8003cc4:	08005a0c 	.word	0x08005a0c

08003cc8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b082      	sub	sp, #8
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d101      	bne.n	8003cda <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	e044      	b.n	8003d64 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d107      	bne.n	8003cf2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2278      	movs	r2, #120	@ 0x78
 8003ce6:	2100      	movs	r1, #0
 8003ce8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	0018      	movs	r0, r3
 8003cee:	f7fe ffb7 	bl	8002c60 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2224      	movs	r2, #36	@ 0x24
 8003cf6:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	681a      	ldr	r2, [r3, #0]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	2101      	movs	r1, #1
 8003d04:	438a      	bics	r2, r1
 8003d06:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d003      	beq.n	8003d18 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	0018      	movs	r0, r3
 8003d14:	f000 fae0 	bl	80042d8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	0018      	movs	r0, r3
 8003d1c:	f000 f99c 	bl	8004058 <UART_SetConfig>
 8003d20:	0003      	movs	r3, r0
 8003d22:	2b01      	cmp	r3, #1
 8003d24:	d101      	bne.n	8003d2a <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8003d26:	2301      	movs	r3, #1
 8003d28:	e01c      	b.n	8003d64 <HAL_UART_Init+0x9c>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	685a      	ldr	r2, [r3, #4]
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	490d      	ldr	r1, [pc, #52]	@ (8003d6c <HAL_UART_Init+0xa4>)
 8003d36:	400a      	ands	r2, r1
 8003d38:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	689a      	ldr	r2, [r3, #8]
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	2108      	movs	r1, #8
 8003d46:	438a      	bics	r2, r1
 8003d48:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	681a      	ldr	r2, [r3, #0]
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	2101      	movs	r1, #1
 8003d56:	430a      	orrs	r2, r1
 8003d58:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	0018      	movs	r0, r3
 8003d5e:	f000 fb6f 	bl	8004440 <UART_CheckIdleState>
 8003d62:	0003      	movs	r3, r0
}
 8003d64:	0018      	movs	r0, r3
 8003d66:	46bd      	mov	sp, r7
 8003d68:	b002      	add	sp, #8
 8003d6a:	bd80      	pop	{r7, pc}
 8003d6c:	fffff7ff 	.word	0xfffff7ff

08003d70 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b08a      	sub	sp, #40	@ 0x28
 8003d74:	af02      	add	r7, sp, #8
 8003d76:	60f8      	str	r0, [r7, #12]
 8003d78:	60b9      	str	r1, [r7, #8]
 8003d7a:	603b      	str	r3, [r7, #0]
 8003d7c:	1dbb      	adds	r3, r7, #6
 8003d7e:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003d84:	2b20      	cmp	r3, #32
 8003d86:	d000      	beq.n	8003d8a <HAL_UART_Transmit+0x1a>
 8003d88:	e08c      	b.n	8003ea4 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d8a:	68bb      	ldr	r3, [r7, #8]
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d003      	beq.n	8003d98 <HAL_UART_Transmit+0x28>
 8003d90:	1dbb      	adds	r3, r7, #6
 8003d92:	881b      	ldrh	r3, [r3, #0]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d101      	bne.n	8003d9c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8003d98:	2301      	movs	r3, #1
 8003d9a:	e084      	b.n	8003ea6 <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	689a      	ldr	r2, [r3, #8]
 8003da0:	2380      	movs	r3, #128	@ 0x80
 8003da2:	015b      	lsls	r3, r3, #5
 8003da4:	429a      	cmp	r2, r3
 8003da6:	d109      	bne.n	8003dbc <HAL_UART_Transmit+0x4c>
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	691b      	ldr	r3, [r3, #16]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d105      	bne.n	8003dbc <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003db0:	68bb      	ldr	r3, [r7, #8]
 8003db2:	2201      	movs	r2, #1
 8003db4:	4013      	ands	r3, r2
 8003db6:	d001      	beq.n	8003dbc <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8003db8:	2301      	movs	r3, #1
 8003dba:	e074      	b.n	8003ea6 <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	2284      	movs	r2, #132	@ 0x84
 8003dc0:	2100      	movs	r1, #0
 8003dc2:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	2221      	movs	r2, #33	@ 0x21
 8003dc8:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003dca:	f7ff f8d3 	bl	8002f74 <HAL_GetTick>
 8003dce:	0003      	movs	r3, r0
 8003dd0:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	1dba      	adds	r2, r7, #6
 8003dd6:	2150      	movs	r1, #80	@ 0x50
 8003dd8:	8812      	ldrh	r2, [r2, #0]
 8003dda:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	1dba      	adds	r2, r7, #6
 8003de0:	2152      	movs	r1, #82	@ 0x52
 8003de2:	8812      	ldrh	r2, [r2, #0]
 8003de4:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	689a      	ldr	r2, [r3, #8]
 8003dea:	2380      	movs	r3, #128	@ 0x80
 8003dec:	015b      	lsls	r3, r3, #5
 8003dee:	429a      	cmp	r2, r3
 8003df0:	d108      	bne.n	8003e04 <HAL_UART_Transmit+0x94>
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	691b      	ldr	r3, [r3, #16]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d104      	bne.n	8003e04 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003dfe:	68bb      	ldr	r3, [r7, #8]
 8003e00:	61bb      	str	r3, [r7, #24]
 8003e02:	e003      	b.n	8003e0c <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8003e04:	68bb      	ldr	r3, [r7, #8]
 8003e06:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003e08:	2300      	movs	r3, #0
 8003e0a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003e0c:	e02f      	b.n	8003e6e <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003e0e:	697a      	ldr	r2, [r7, #20]
 8003e10:	68f8      	ldr	r0, [r7, #12]
 8003e12:	683b      	ldr	r3, [r7, #0]
 8003e14:	9300      	str	r3, [sp, #0]
 8003e16:	0013      	movs	r3, r2
 8003e18:	2200      	movs	r2, #0
 8003e1a:	2180      	movs	r1, #128	@ 0x80
 8003e1c:	f000 fbb8 	bl	8004590 <UART_WaitOnFlagUntilTimeout>
 8003e20:	1e03      	subs	r3, r0, #0
 8003e22:	d004      	beq.n	8003e2e <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	2220      	movs	r2, #32
 8003e28:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8003e2a:	2303      	movs	r3, #3
 8003e2c:	e03b      	b.n	8003ea6 <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8003e2e:	69fb      	ldr	r3, [r7, #28]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d10b      	bne.n	8003e4c <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003e34:	69bb      	ldr	r3, [r7, #24]
 8003e36:	881a      	ldrh	r2, [r3, #0]
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	05d2      	lsls	r2, r2, #23
 8003e3e:	0dd2      	lsrs	r2, r2, #23
 8003e40:	b292      	uxth	r2, r2
 8003e42:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003e44:	69bb      	ldr	r3, [r7, #24]
 8003e46:	3302      	adds	r3, #2
 8003e48:	61bb      	str	r3, [r7, #24]
 8003e4a:	e007      	b.n	8003e5c <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003e4c:	69fb      	ldr	r3, [r7, #28]
 8003e4e:	781a      	ldrb	r2, [r3, #0]
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003e56:	69fb      	ldr	r3, [r7, #28]
 8003e58:	3301      	adds	r3, #1
 8003e5a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	2252      	movs	r2, #82	@ 0x52
 8003e60:	5a9b      	ldrh	r3, [r3, r2]
 8003e62:	b29b      	uxth	r3, r3
 8003e64:	3b01      	subs	r3, #1
 8003e66:	b299      	uxth	r1, r3
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	2252      	movs	r2, #82	@ 0x52
 8003e6c:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	2252      	movs	r2, #82	@ 0x52
 8003e72:	5a9b      	ldrh	r3, [r3, r2]
 8003e74:	b29b      	uxth	r3, r3
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d1c9      	bne.n	8003e0e <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003e7a:	697a      	ldr	r2, [r7, #20]
 8003e7c:	68f8      	ldr	r0, [r7, #12]
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	9300      	str	r3, [sp, #0]
 8003e82:	0013      	movs	r3, r2
 8003e84:	2200      	movs	r2, #0
 8003e86:	2140      	movs	r1, #64	@ 0x40
 8003e88:	f000 fb82 	bl	8004590 <UART_WaitOnFlagUntilTimeout>
 8003e8c:	1e03      	subs	r3, r0, #0
 8003e8e:	d004      	beq.n	8003e9a <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	2220      	movs	r2, #32
 8003e94:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8003e96:	2303      	movs	r3, #3
 8003e98:	e005      	b.n	8003ea6 <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	2220      	movs	r2, #32
 8003e9e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	e000      	b.n	8003ea6 <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8003ea4:	2302      	movs	r3, #2
  }
}
 8003ea6:	0018      	movs	r0, r3
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	b008      	add	sp, #32
 8003eac:	bd80      	pop	{r7, pc}
	...

08003eb0 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b08a      	sub	sp, #40	@ 0x28
 8003eb4:	af02      	add	r7, sp, #8
 8003eb6:	60f8      	str	r0, [r7, #12]
 8003eb8:	60b9      	str	r1, [r7, #8]
 8003eba:	603b      	str	r3, [r7, #0]
 8003ebc:	1dbb      	adds	r3, r7, #6
 8003ebe:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	2280      	movs	r2, #128	@ 0x80
 8003ec4:	589b      	ldr	r3, [r3, r2]
 8003ec6:	2b20      	cmp	r3, #32
 8003ec8:	d000      	beq.n	8003ecc <HAL_UART_Receive+0x1c>
 8003eca:	e0bd      	b.n	8004048 <HAL_UART_Receive+0x198>
  {
    if ((pData == NULL) || (Size == 0U))
 8003ecc:	68bb      	ldr	r3, [r7, #8]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d003      	beq.n	8003eda <HAL_UART_Receive+0x2a>
 8003ed2:	1dbb      	adds	r3, r7, #6
 8003ed4:	881b      	ldrh	r3, [r3, #0]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d101      	bne.n	8003ede <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 8003eda:	2301      	movs	r3, #1
 8003edc:	e0b5      	b.n	800404a <HAL_UART_Receive+0x19a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	689a      	ldr	r2, [r3, #8]
 8003ee2:	2380      	movs	r3, #128	@ 0x80
 8003ee4:	015b      	lsls	r3, r3, #5
 8003ee6:	429a      	cmp	r2, r3
 8003ee8:	d109      	bne.n	8003efe <HAL_UART_Receive+0x4e>
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	691b      	ldr	r3, [r3, #16]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d105      	bne.n	8003efe <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003ef2:	68bb      	ldr	r3, [r7, #8]
 8003ef4:	2201      	movs	r2, #1
 8003ef6:	4013      	ands	r3, r2
 8003ef8:	d001      	beq.n	8003efe <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 8003efa:	2301      	movs	r3, #1
 8003efc:	e0a5      	b.n	800404a <HAL_UART_Receive+0x19a>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	2284      	movs	r2, #132	@ 0x84
 8003f02:	2100      	movs	r1, #0
 8003f04:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	2280      	movs	r2, #128	@ 0x80
 8003f0a:	2122      	movs	r1, #34	@ 0x22
 8003f0c:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	2200      	movs	r2, #0
 8003f12:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003f14:	f7ff f82e 	bl	8002f74 <HAL_GetTick>
 8003f18:	0003      	movs	r3, r0
 8003f1a:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	1dba      	adds	r2, r7, #6
 8003f20:	2158      	movs	r1, #88	@ 0x58
 8003f22:	8812      	ldrh	r2, [r2, #0]
 8003f24:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	1dba      	adds	r2, r7, #6
 8003f2a:	215a      	movs	r1, #90	@ 0x5a
 8003f2c:	8812      	ldrh	r2, [r2, #0]
 8003f2e:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	689a      	ldr	r2, [r3, #8]
 8003f34:	2380      	movs	r3, #128	@ 0x80
 8003f36:	015b      	lsls	r3, r3, #5
 8003f38:	429a      	cmp	r2, r3
 8003f3a:	d10d      	bne.n	8003f58 <HAL_UART_Receive+0xa8>
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	691b      	ldr	r3, [r3, #16]
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d104      	bne.n	8003f4e <HAL_UART_Receive+0x9e>
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	225c      	movs	r2, #92	@ 0x5c
 8003f48:	4942      	ldr	r1, [pc, #264]	@ (8004054 <HAL_UART_Receive+0x1a4>)
 8003f4a:	5299      	strh	r1, [r3, r2]
 8003f4c:	e01a      	b.n	8003f84 <HAL_UART_Receive+0xd4>
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	225c      	movs	r2, #92	@ 0x5c
 8003f52:	21ff      	movs	r1, #255	@ 0xff
 8003f54:	5299      	strh	r1, [r3, r2]
 8003f56:	e015      	b.n	8003f84 <HAL_UART_Receive+0xd4>
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	689b      	ldr	r3, [r3, #8]
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d10d      	bne.n	8003f7c <HAL_UART_Receive+0xcc>
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	691b      	ldr	r3, [r3, #16]
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d104      	bne.n	8003f72 <HAL_UART_Receive+0xc2>
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	225c      	movs	r2, #92	@ 0x5c
 8003f6c:	21ff      	movs	r1, #255	@ 0xff
 8003f6e:	5299      	strh	r1, [r3, r2]
 8003f70:	e008      	b.n	8003f84 <HAL_UART_Receive+0xd4>
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	225c      	movs	r2, #92	@ 0x5c
 8003f76:	217f      	movs	r1, #127	@ 0x7f
 8003f78:	5299      	strh	r1, [r3, r2]
 8003f7a:	e003      	b.n	8003f84 <HAL_UART_Receive+0xd4>
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	225c      	movs	r2, #92	@ 0x5c
 8003f80:	2100      	movs	r1, #0
 8003f82:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8003f84:	2312      	movs	r3, #18
 8003f86:	18fb      	adds	r3, r7, r3
 8003f88:	68fa      	ldr	r2, [r7, #12]
 8003f8a:	215c      	movs	r1, #92	@ 0x5c
 8003f8c:	5a52      	ldrh	r2, [r2, r1]
 8003f8e:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	689a      	ldr	r2, [r3, #8]
 8003f94:	2380      	movs	r3, #128	@ 0x80
 8003f96:	015b      	lsls	r3, r3, #5
 8003f98:	429a      	cmp	r2, r3
 8003f9a:	d108      	bne.n	8003fae <HAL_UART_Receive+0xfe>
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	691b      	ldr	r3, [r3, #16]
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d104      	bne.n	8003fae <HAL_UART_Receive+0xfe>
    {
      pdata8bits  = NULL;
 8003fa4:	2300      	movs	r3, #0
 8003fa6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003fa8:	68bb      	ldr	r3, [r7, #8]
 8003faa:	61bb      	str	r3, [r7, #24]
 8003fac:	e003      	b.n	8003fb6 <HAL_UART_Receive+0x106>
    }
    else
    {
      pdata8bits  = pData;
 8003fae:	68bb      	ldr	r3, [r7, #8]
 8003fb0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8003fb6:	e03b      	b.n	8004030 <HAL_UART_Receive+0x180>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003fb8:	697a      	ldr	r2, [r7, #20]
 8003fba:	68f8      	ldr	r0, [r7, #12]
 8003fbc:	683b      	ldr	r3, [r7, #0]
 8003fbe:	9300      	str	r3, [sp, #0]
 8003fc0:	0013      	movs	r3, r2
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	2120      	movs	r1, #32
 8003fc6:	f000 fae3 	bl	8004590 <UART_WaitOnFlagUntilTimeout>
 8003fca:	1e03      	subs	r3, r0, #0
 8003fcc:	d005      	beq.n	8003fda <HAL_UART_Receive+0x12a>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	2280      	movs	r2, #128	@ 0x80
 8003fd2:	2120      	movs	r1, #32
 8003fd4:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003fd6:	2303      	movs	r3, #3
 8003fd8:	e037      	b.n	800404a <HAL_UART_Receive+0x19a>
      }
      if (pdata8bits == NULL)
 8003fda:	69fb      	ldr	r3, [r7, #28]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d10e      	bne.n	8003ffe <HAL_UART_Receive+0x14e>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8003fe6:	b29b      	uxth	r3, r3
 8003fe8:	2212      	movs	r2, #18
 8003fea:	18ba      	adds	r2, r7, r2
 8003fec:	8812      	ldrh	r2, [r2, #0]
 8003fee:	4013      	ands	r3, r2
 8003ff0:	b29a      	uxth	r2, r3
 8003ff2:	69bb      	ldr	r3, [r7, #24]
 8003ff4:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003ff6:	69bb      	ldr	r3, [r7, #24]
 8003ff8:	3302      	adds	r3, #2
 8003ffa:	61bb      	str	r3, [r7, #24]
 8003ffc:	e00f      	b.n	800401e <HAL_UART_Receive+0x16e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8004004:	b29b      	uxth	r3, r3
 8004006:	b2db      	uxtb	r3, r3
 8004008:	2212      	movs	r2, #18
 800400a:	18ba      	adds	r2, r7, r2
 800400c:	8812      	ldrh	r2, [r2, #0]
 800400e:	b2d2      	uxtb	r2, r2
 8004010:	4013      	ands	r3, r2
 8004012:	b2da      	uxtb	r2, r3
 8004014:	69fb      	ldr	r3, [r7, #28]
 8004016:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8004018:	69fb      	ldr	r3, [r7, #28]
 800401a:	3301      	adds	r3, #1
 800401c:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	225a      	movs	r2, #90	@ 0x5a
 8004022:	5a9b      	ldrh	r3, [r3, r2]
 8004024:	b29b      	uxth	r3, r3
 8004026:	3b01      	subs	r3, #1
 8004028:	b299      	uxth	r1, r3
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	225a      	movs	r2, #90	@ 0x5a
 800402e:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	225a      	movs	r2, #90	@ 0x5a
 8004034:	5a9b      	ldrh	r3, [r3, r2]
 8004036:	b29b      	uxth	r3, r3
 8004038:	2b00      	cmp	r3, #0
 800403a:	d1bd      	bne.n	8003fb8 <HAL_UART_Receive+0x108>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	2280      	movs	r2, #128	@ 0x80
 8004040:	2120      	movs	r1, #32
 8004042:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8004044:	2300      	movs	r3, #0
 8004046:	e000      	b.n	800404a <HAL_UART_Receive+0x19a>
  }
  else
  {
    return HAL_BUSY;
 8004048:	2302      	movs	r3, #2
  }
}
 800404a:	0018      	movs	r0, r3
 800404c:	46bd      	mov	sp, r7
 800404e:	b008      	add	sp, #32
 8004050:	bd80      	pop	{r7, pc}
 8004052:	46c0      	nop			@ (mov r8, r8)
 8004054:	000001ff 	.word	0x000001ff

08004058 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b088      	sub	sp, #32
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004060:	231e      	movs	r3, #30
 8004062:	18fb      	adds	r3, r7, r3
 8004064:	2200      	movs	r2, #0
 8004066:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	689a      	ldr	r2, [r3, #8]
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	691b      	ldr	r3, [r3, #16]
 8004070:	431a      	orrs	r2, r3
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	695b      	ldr	r3, [r3, #20]
 8004076:	431a      	orrs	r2, r3
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	69db      	ldr	r3, [r3, #28]
 800407c:	4313      	orrs	r3, r2
 800407e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	4a8d      	ldr	r2, [pc, #564]	@ (80042bc <UART_SetConfig+0x264>)
 8004088:	4013      	ands	r3, r2
 800408a:	0019      	movs	r1, r3
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	697a      	ldr	r2, [r7, #20]
 8004092:	430a      	orrs	r2, r1
 8004094:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	4a88      	ldr	r2, [pc, #544]	@ (80042c0 <UART_SetConfig+0x268>)
 800409e:	4013      	ands	r3, r2
 80040a0:	0019      	movs	r1, r3
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	68da      	ldr	r2, [r3, #12]
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	430a      	orrs	r2, r1
 80040ac:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	699b      	ldr	r3, [r3, #24]
 80040b2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6a1b      	ldr	r3, [r3, #32]
 80040b8:	697a      	ldr	r2, [r7, #20]
 80040ba:	4313      	orrs	r3, r2
 80040bc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	689b      	ldr	r3, [r3, #8]
 80040c4:	4a7f      	ldr	r2, [pc, #508]	@ (80042c4 <UART_SetConfig+0x26c>)
 80040c6:	4013      	ands	r3, r2
 80040c8:	0019      	movs	r1, r3
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	697a      	ldr	r2, [r7, #20]
 80040d0:	430a      	orrs	r2, r1
 80040d2:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	4a7b      	ldr	r2, [pc, #492]	@ (80042c8 <UART_SetConfig+0x270>)
 80040da:	4293      	cmp	r3, r2
 80040dc:	d127      	bne.n	800412e <UART_SetConfig+0xd6>
 80040de:	4b7b      	ldr	r3, [pc, #492]	@ (80042cc <UART_SetConfig+0x274>)
 80040e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040e2:	2203      	movs	r2, #3
 80040e4:	4013      	ands	r3, r2
 80040e6:	2b03      	cmp	r3, #3
 80040e8:	d00d      	beq.n	8004106 <UART_SetConfig+0xae>
 80040ea:	d81b      	bhi.n	8004124 <UART_SetConfig+0xcc>
 80040ec:	2b02      	cmp	r3, #2
 80040ee:	d014      	beq.n	800411a <UART_SetConfig+0xc2>
 80040f0:	d818      	bhi.n	8004124 <UART_SetConfig+0xcc>
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d002      	beq.n	80040fc <UART_SetConfig+0xa4>
 80040f6:	2b01      	cmp	r3, #1
 80040f8:	d00a      	beq.n	8004110 <UART_SetConfig+0xb8>
 80040fa:	e013      	b.n	8004124 <UART_SetConfig+0xcc>
 80040fc:	231f      	movs	r3, #31
 80040fe:	18fb      	adds	r3, r7, r3
 8004100:	2200      	movs	r2, #0
 8004102:	701a      	strb	r2, [r3, #0]
 8004104:	e021      	b.n	800414a <UART_SetConfig+0xf2>
 8004106:	231f      	movs	r3, #31
 8004108:	18fb      	adds	r3, r7, r3
 800410a:	2202      	movs	r2, #2
 800410c:	701a      	strb	r2, [r3, #0]
 800410e:	e01c      	b.n	800414a <UART_SetConfig+0xf2>
 8004110:	231f      	movs	r3, #31
 8004112:	18fb      	adds	r3, r7, r3
 8004114:	2204      	movs	r2, #4
 8004116:	701a      	strb	r2, [r3, #0]
 8004118:	e017      	b.n	800414a <UART_SetConfig+0xf2>
 800411a:	231f      	movs	r3, #31
 800411c:	18fb      	adds	r3, r7, r3
 800411e:	2208      	movs	r2, #8
 8004120:	701a      	strb	r2, [r3, #0]
 8004122:	e012      	b.n	800414a <UART_SetConfig+0xf2>
 8004124:	231f      	movs	r3, #31
 8004126:	18fb      	adds	r3, r7, r3
 8004128:	2210      	movs	r2, #16
 800412a:	701a      	strb	r2, [r3, #0]
 800412c:	e00d      	b.n	800414a <UART_SetConfig+0xf2>
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	4a67      	ldr	r2, [pc, #412]	@ (80042d0 <UART_SetConfig+0x278>)
 8004134:	4293      	cmp	r3, r2
 8004136:	d104      	bne.n	8004142 <UART_SetConfig+0xea>
 8004138:	231f      	movs	r3, #31
 800413a:	18fb      	adds	r3, r7, r3
 800413c:	2200      	movs	r2, #0
 800413e:	701a      	strb	r2, [r3, #0]
 8004140:	e003      	b.n	800414a <UART_SetConfig+0xf2>
 8004142:	231f      	movs	r3, #31
 8004144:	18fb      	adds	r3, r7, r3
 8004146:	2210      	movs	r2, #16
 8004148:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	69da      	ldr	r2, [r3, #28]
 800414e:	2380      	movs	r3, #128	@ 0x80
 8004150:	021b      	lsls	r3, r3, #8
 8004152:	429a      	cmp	r2, r3
 8004154:	d15c      	bne.n	8004210 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 8004156:	231f      	movs	r3, #31
 8004158:	18fb      	adds	r3, r7, r3
 800415a:	781b      	ldrb	r3, [r3, #0]
 800415c:	2b08      	cmp	r3, #8
 800415e:	d015      	beq.n	800418c <UART_SetConfig+0x134>
 8004160:	dc18      	bgt.n	8004194 <UART_SetConfig+0x13c>
 8004162:	2b04      	cmp	r3, #4
 8004164:	d00d      	beq.n	8004182 <UART_SetConfig+0x12a>
 8004166:	dc15      	bgt.n	8004194 <UART_SetConfig+0x13c>
 8004168:	2b00      	cmp	r3, #0
 800416a:	d002      	beq.n	8004172 <UART_SetConfig+0x11a>
 800416c:	2b02      	cmp	r3, #2
 800416e:	d005      	beq.n	800417c <UART_SetConfig+0x124>
 8004170:	e010      	b.n	8004194 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004172:	f7ff fd93 	bl	8003c9c <HAL_RCC_GetPCLK1Freq>
 8004176:	0003      	movs	r3, r0
 8004178:	61bb      	str	r3, [r7, #24]
        break;
 800417a:	e012      	b.n	80041a2 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800417c:	4b55      	ldr	r3, [pc, #340]	@ (80042d4 <UART_SetConfig+0x27c>)
 800417e:	61bb      	str	r3, [r7, #24]
        break;
 8004180:	e00f      	b.n	80041a2 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004182:	f7ff fd2b 	bl	8003bdc <HAL_RCC_GetSysClockFreq>
 8004186:	0003      	movs	r3, r0
 8004188:	61bb      	str	r3, [r7, #24]
        break;
 800418a:	e00a      	b.n	80041a2 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800418c:	2380      	movs	r3, #128	@ 0x80
 800418e:	021b      	lsls	r3, r3, #8
 8004190:	61bb      	str	r3, [r7, #24]
        break;
 8004192:	e006      	b.n	80041a2 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8004194:	2300      	movs	r3, #0
 8004196:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004198:	231e      	movs	r3, #30
 800419a:	18fb      	adds	r3, r7, r3
 800419c:	2201      	movs	r2, #1
 800419e:	701a      	strb	r2, [r3, #0]
        break;
 80041a0:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80041a2:	69bb      	ldr	r3, [r7, #24]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d100      	bne.n	80041aa <UART_SetConfig+0x152>
 80041a8:	e07a      	b.n	80042a0 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80041aa:	69bb      	ldr	r3, [r7, #24]
 80041ac:	005a      	lsls	r2, r3, #1
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	685b      	ldr	r3, [r3, #4]
 80041b2:	085b      	lsrs	r3, r3, #1
 80041b4:	18d2      	adds	r2, r2, r3
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	685b      	ldr	r3, [r3, #4]
 80041ba:	0019      	movs	r1, r3
 80041bc:	0010      	movs	r0, r2
 80041be:	f7fb ffad 	bl	800011c <__udivsi3>
 80041c2:	0003      	movs	r3, r0
 80041c4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80041c6:	693b      	ldr	r3, [r7, #16]
 80041c8:	2b0f      	cmp	r3, #15
 80041ca:	d91c      	bls.n	8004206 <UART_SetConfig+0x1ae>
 80041cc:	693a      	ldr	r2, [r7, #16]
 80041ce:	2380      	movs	r3, #128	@ 0x80
 80041d0:	025b      	lsls	r3, r3, #9
 80041d2:	429a      	cmp	r2, r3
 80041d4:	d217      	bcs.n	8004206 <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80041d6:	693b      	ldr	r3, [r7, #16]
 80041d8:	b29a      	uxth	r2, r3
 80041da:	200e      	movs	r0, #14
 80041dc:	183b      	adds	r3, r7, r0
 80041de:	210f      	movs	r1, #15
 80041e0:	438a      	bics	r2, r1
 80041e2:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80041e4:	693b      	ldr	r3, [r7, #16]
 80041e6:	085b      	lsrs	r3, r3, #1
 80041e8:	b29b      	uxth	r3, r3
 80041ea:	2207      	movs	r2, #7
 80041ec:	4013      	ands	r3, r2
 80041ee:	b299      	uxth	r1, r3
 80041f0:	183b      	adds	r3, r7, r0
 80041f2:	183a      	adds	r2, r7, r0
 80041f4:	8812      	ldrh	r2, [r2, #0]
 80041f6:	430a      	orrs	r2, r1
 80041f8:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	183a      	adds	r2, r7, r0
 8004200:	8812      	ldrh	r2, [r2, #0]
 8004202:	60da      	str	r2, [r3, #12]
 8004204:	e04c      	b.n	80042a0 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8004206:	231e      	movs	r3, #30
 8004208:	18fb      	adds	r3, r7, r3
 800420a:	2201      	movs	r2, #1
 800420c:	701a      	strb	r2, [r3, #0]
 800420e:	e047      	b.n	80042a0 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004210:	231f      	movs	r3, #31
 8004212:	18fb      	adds	r3, r7, r3
 8004214:	781b      	ldrb	r3, [r3, #0]
 8004216:	2b08      	cmp	r3, #8
 8004218:	d015      	beq.n	8004246 <UART_SetConfig+0x1ee>
 800421a:	dc18      	bgt.n	800424e <UART_SetConfig+0x1f6>
 800421c:	2b04      	cmp	r3, #4
 800421e:	d00d      	beq.n	800423c <UART_SetConfig+0x1e4>
 8004220:	dc15      	bgt.n	800424e <UART_SetConfig+0x1f6>
 8004222:	2b00      	cmp	r3, #0
 8004224:	d002      	beq.n	800422c <UART_SetConfig+0x1d4>
 8004226:	2b02      	cmp	r3, #2
 8004228:	d005      	beq.n	8004236 <UART_SetConfig+0x1de>
 800422a:	e010      	b.n	800424e <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800422c:	f7ff fd36 	bl	8003c9c <HAL_RCC_GetPCLK1Freq>
 8004230:	0003      	movs	r3, r0
 8004232:	61bb      	str	r3, [r7, #24]
        break;
 8004234:	e012      	b.n	800425c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004236:	4b27      	ldr	r3, [pc, #156]	@ (80042d4 <UART_SetConfig+0x27c>)
 8004238:	61bb      	str	r3, [r7, #24]
        break;
 800423a:	e00f      	b.n	800425c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800423c:	f7ff fcce 	bl	8003bdc <HAL_RCC_GetSysClockFreq>
 8004240:	0003      	movs	r3, r0
 8004242:	61bb      	str	r3, [r7, #24]
        break;
 8004244:	e00a      	b.n	800425c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004246:	2380      	movs	r3, #128	@ 0x80
 8004248:	021b      	lsls	r3, r3, #8
 800424a:	61bb      	str	r3, [r7, #24]
        break;
 800424c:	e006      	b.n	800425c <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 800424e:	2300      	movs	r3, #0
 8004250:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004252:	231e      	movs	r3, #30
 8004254:	18fb      	adds	r3, r7, r3
 8004256:	2201      	movs	r2, #1
 8004258:	701a      	strb	r2, [r3, #0]
        break;
 800425a:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 800425c:	69bb      	ldr	r3, [r7, #24]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d01e      	beq.n	80042a0 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	685b      	ldr	r3, [r3, #4]
 8004266:	085a      	lsrs	r2, r3, #1
 8004268:	69bb      	ldr	r3, [r7, #24]
 800426a:	18d2      	adds	r2, r2, r3
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	685b      	ldr	r3, [r3, #4]
 8004270:	0019      	movs	r1, r3
 8004272:	0010      	movs	r0, r2
 8004274:	f7fb ff52 	bl	800011c <__udivsi3>
 8004278:	0003      	movs	r3, r0
 800427a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800427c:	693b      	ldr	r3, [r7, #16]
 800427e:	2b0f      	cmp	r3, #15
 8004280:	d90a      	bls.n	8004298 <UART_SetConfig+0x240>
 8004282:	693a      	ldr	r2, [r7, #16]
 8004284:	2380      	movs	r3, #128	@ 0x80
 8004286:	025b      	lsls	r3, r3, #9
 8004288:	429a      	cmp	r2, r3
 800428a:	d205      	bcs.n	8004298 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800428c:	693b      	ldr	r3, [r7, #16]
 800428e:	b29a      	uxth	r2, r3
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	60da      	str	r2, [r3, #12]
 8004296:	e003      	b.n	80042a0 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8004298:	231e      	movs	r3, #30
 800429a:	18fb      	adds	r3, r7, r3
 800429c:	2201      	movs	r2, #1
 800429e:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2200      	movs	r2, #0
 80042a4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2200      	movs	r2, #0
 80042aa:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80042ac:	231e      	movs	r3, #30
 80042ae:	18fb      	adds	r3, r7, r3
 80042b0:	781b      	ldrb	r3, [r3, #0]
}
 80042b2:	0018      	movs	r0, r3
 80042b4:	46bd      	mov	sp, r7
 80042b6:	b008      	add	sp, #32
 80042b8:	bd80      	pop	{r7, pc}
 80042ba:	46c0      	nop			@ (mov r8, r8)
 80042bc:	ffff69f3 	.word	0xffff69f3
 80042c0:	ffffcfff 	.word	0xffffcfff
 80042c4:	fffff4ff 	.word	0xfffff4ff
 80042c8:	40013800 	.word	0x40013800
 80042cc:	40021000 	.word	0x40021000
 80042d0:	40004400 	.word	0x40004400
 80042d4:	007a1200 	.word	0x007a1200

080042d8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	b082      	sub	sp, #8
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042e4:	2208      	movs	r2, #8
 80042e6:	4013      	ands	r3, r2
 80042e8:	d00b      	beq.n	8004302 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	685b      	ldr	r3, [r3, #4]
 80042f0:	4a4a      	ldr	r2, [pc, #296]	@ (800441c <UART_AdvFeatureConfig+0x144>)
 80042f2:	4013      	ands	r3, r2
 80042f4:	0019      	movs	r1, r3
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	430a      	orrs	r2, r1
 8004300:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004306:	2201      	movs	r2, #1
 8004308:	4013      	ands	r3, r2
 800430a:	d00b      	beq.n	8004324 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	685b      	ldr	r3, [r3, #4]
 8004312:	4a43      	ldr	r2, [pc, #268]	@ (8004420 <UART_AdvFeatureConfig+0x148>)
 8004314:	4013      	ands	r3, r2
 8004316:	0019      	movs	r1, r3
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	430a      	orrs	r2, r1
 8004322:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004328:	2202      	movs	r2, #2
 800432a:	4013      	ands	r3, r2
 800432c:	d00b      	beq.n	8004346 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	685b      	ldr	r3, [r3, #4]
 8004334:	4a3b      	ldr	r2, [pc, #236]	@ (8004424 <UART_AdvFeatureConfig+0x14c>)
 8004336:	4013      	ands	r3, r2
 8004338:	0019      	movs	r1, r3
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	430a      	orrs	r2, r1
 8004344:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800434a:	2204      	movs	r2, #4
 800434c:	4013      	ands	r3, r2
 800434e:	d00b      	beq.n	8004368 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	685b      	ldr	r3, [r3, #4]
 8004356:	4a34      	ldr	r2, [pc, #208]	@ (8004428 <UART_AdvFeatureConfig+0x150>)
 8004358:	4013      	ands	r3, r2
 800435a:	0019      	movs	r1, r3
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	430a      	orrs	r2, r1
 8004366:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800436c:	2210      	movs	r2, #16
 800436e:	4013      	ands	r3, r2
 8004370:	d00b      	beq.n	800438a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	689b      	ldr	r3, [r3, #8]
 8004378:	4a2c      	ldr	r2, [pc, #176]	@ (800442c <UART_AdvFeatureConfig+0x154>)
 800437a:	4013      	ands	r3, r2
 800437c:	0019      	movs	r1, r3
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	430a      	orrs	r2, r1
 8004388:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800438e:	2220      	movs	r2, #32
 8004390:	4013      	ands	r3, r2
 8004392:	d00b      	beq.n	80043ac <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	689b      	ldr	r3, [r3, #8]
 800439a:	4a25      	ldr	r2, [pc, #148]	@ (8004430 <UART_AdvFeatureConfig+0x158>)
 800439c:	4013      	ands	r3, r2
 800439e:	0019      	movs	r1, r3
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	430a      	orrs	r2, r1
 80043aa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043b0:	2240      	movs	r2, #64	@ 0x40
 80043b2:	4013      	ands	r3, r2
 80043b4:	d01d      	beq.n	80043f2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	4a1d      	ldr	r2, [pc, #116]	@ (8004434 <UART_AdvFeatureConfig+0x15c>)
 80043be:	4013      	ands	r3, r2
 80043c0:	0019      	movs	r1, r3
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	430a      	orrs	r2, r1
 80043cc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80043d2:	2380      	movs	r3, #128	@ 0x80
 80043d4:	035b      	lsls	r3, r3, #13
 80043d6:	429a      	cmp	r2, r3
 80043d8:	d10b      	bne.n	80043f2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	685b      	ldr	r3, [r3, #4]
 80043e0:	4a15      	ldr	r2, [pc, #84]	@ (8004438 <UART_AdvFeatureConfig+0x160>)
 80043e2:	4013      	ands	r3, r2
 80043e4:	0019      	movs	r1, r3
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	430a      	orrs	r2, r1
 80043f0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043f6:	2280      	movs	r2, #128	@ 0x80
 80043f8:	4013      	ands	r3, r2
 80043fa:	d00b      	beq.n	8004414 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	685b      	ldr	r3, [r3, #4]
 8004402:	4a0e      	ldr	r2, [pc, #56]	@ (800443c <UART_AdvFeatureConfig+0x164>)
 8004404:	4013      	ands	r3, r2
 8004406:	0019      	movs	r1, r3
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	430a      	orrs	r2, r1
 8004412:	605a      	str	r2, [r3, #4]
  }
}
 8004414:	46c0      	nop			@ (mov r8, r8)
 8004416:	46bd      	mov	sp, r7
 8004418:	b002      	add	sp, #8
 800441a:	bd80      	pop	{r7, pc}
 800441c:	ffff7fff 	.word	0xffff7fff
 8004420:	fffdffff 	.word	0xfffdffff
 8004424:	fffeffff 	.word	0xfffeffff
 8004428:	fffbffff 	.word	0xfffbffff
 800442c:	ffffefff 	.word	0xffffefff
 8004430:	ffffdfff 	.word	0xffffdfff
 8004434:	ffefffff 	.word	0xffefffff
 8004438:	ff9fffff 	.word	0xff9fffff
 800443c:	fff7ffff 	.word	0xfff7ffff

08004440 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004440:	b580      	push	{r7, lr}
 8004442:	b092      	sub	sp, #72	@ 0x48
 8004444:	af02      	add	r7, sp, #8
 8004446:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2284      	movs	r2, #132	@ 0x84
 800444c:	2100      	movs	r1, #0
 800444e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004450:	f7fe fd90 	bl	8002f74 <HAL_GetTick>
 8004454:	0003      	movs	r3, r0
 8004456:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	2208      	movs	r2, #8
 8004460:	4013      	ands	r3, r2
 8004462:	2b08      	cmp	r3, #8
 8004464:	d12c      	bne.n	80044c0 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004466:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004468:	2280      	movs	r2, #128	@ 0x80
 800446a:	0391      	lsls	r1, r2, #14
 800446c:	6878      	ldr	r0, [r7, #4]
 800446e:	4a46      	ldr	r2, [pc, #280]	@ (8004588 <UART_CheckIdleState+0x148>)
 8004470:	9200      	str	r2, [sp, #0]
 8004472:	2200      	movs	r2, #0
 8004474:	f000 f88c 	bl	8004590 <UART_WaitOnFlagUntilTimeout>
 8004478:	1e03      	subs	r3, r0, #0
 800447a:	d021      	beq.n	80044c0 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800447c:	f3ef 8310 	mrs	r3, PRIMASK
 8004480:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8004482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004484:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004486:	2301      	movs	r3, #1
 8004488:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800448a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800448c:	f383 8810 	msr	PRIMASK, r3
}
 8004490:	46c0      	nop			@ (mov r8, r8)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	681a      	ldr	r2, [r3, #0]
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	2180      	movs	r1, #128	@ 0x80
 800449e:	438a      	bics	r2, r1
 80044a0:	601a      	str	r2, [r3, #0]
 80044a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044a8:	f383 8810 	msr	PRIMASK, r3
}
 80044ac:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	2220      	movs	r2, #32
 80044b2:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2278      	movs	r2, #120	@ 0x78
 80044b8:	2100      	movs	r1, #0
 80044ba:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80044bc:	2303      	movs	r3, #3
 80044be:	e05f      	b.n	8004580 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	2204      	movs	r2, #4
 80044c8:	4013      	ands	r3, r2
 80044ca:	2b04      	cmp	r3, #4
 80044cc:	d146      	bne.n	800455c <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80044ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80044d0:	2280      	movs	r2, #128	@ 0x80
 80044d2:	03d1      	lsls	r1, r2, #15
 80044d4:	6878      	ldr	r0, [r7, #4]
 80044d6:	4a2c      	ldr	r2, [pc, #176]	@ (8004588 <UART_CheckIdleState+0x148>)
 80044d8:	9200      	str	r2, [sp, #0]
 80044da:	2200      	movs	r2, #0
 80044dc:	f000 f858 	bl	8004590 <UART_WaitOnFlagUntilTimeout>
 80044e0:	1e03      	subs	r3, r0, #0
 80044e2:	d03b      	beq.n	800455c <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80044e4:	f3ef 8310 	mrs	r3, PRIMASK
 80044e8:	60fb      	str	r3, [r7, #12]
  return(result);
 80044ea:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80044ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80044ee:	2301      	movs	r3, #1
 80044f0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044f2:	693b      	ldr	r3, [r7, #16]
 80044f4:	f383 8810 	msr	PRIMASK, r3
}
 80044f8:	46c0      	nop			@ (mov r8, r8)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	681a      	ldr	r2, [r3, #0]
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	4921      	ldr	r1, [pc, #132]	@ (800458c <UART_CheckIdleState+0x14c>)
 8004506:	400a      	ands	r2, r1
 8004508:	601a      	str	r2, [r3, #0]
 800450a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800450c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800450e:	697b      	ldr	r3, [r7, #20]
 8004510:	f383 8810 	msr	PRIMASK, r3
}
 8004514:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004516:	f3ef 8310 	mrs	r3, PRIMASK
 800451a:	61bb      	str	r3, [r7, #24]
  return(result);
 800451c:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800451e:	633b      	str	r3, [r7, #48]	@ 0x30
 8004520:	2301      	movs	r3, #1
 8004522:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004524:	69fb      	ldr	r3, [r7, #28]
 8004526:	f383 8810 	msr	PRIMASK, r3
}
 800452a:	46c0      	nop			@ (mov r8, r8)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	689a      	ldr	r2, [r3, #8]
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	2101      	movs	r1, #1
 8004538:	438a      	bics	r2, r1
 800453a:	609a      	str	r2, [r3, #8]
 800453c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800453e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004540:	6a3b      	ldr	r3, [r7, #32]
 8004542:	f383 8810 	msr	PRIMASK, r3
}
 8004546:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2280      	movs	r2, #128	@ 0x80
 800454c:	2120      	movs	r1, #32
 800454e:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2278      	movs	r2, #120	@ 0x78
 8004554:	2100      	movs	r1, #0
 8004556:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004558:	2303      	movs	r3, #3
 800455a:	e011      	b.n	8004580 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2220      	movs	r2, #32
 8004560:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2280      	movs	r2, #128	@ 0x80
 8004566:	2120      	movs	r1, #32
 8004568:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2200      	movs	r2, #0
 800456e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2200      	movs	r2, #0
 8004574:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2278      	movs	r2, #120	@ 0x78
 800457a:	2100      	movs	r1, #0
 800457c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800457e:	2300      	movs	r3, #0
}
 8004580:	0018      	movs	r0, r3
 8004582:	46bd      	mov	sp, r7
 8004584:	b010      	add	sp, #64	@ 0x40
 8004586:	bd80      	pop	{r7, pc}
 8004588:	01ffffff 	.word	0x01ffffff
 800458c:	fffffedf 	.word	0xfffffedf

08004590 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b084      	sub	sp, #16
 8004594:	af00      	add	r7, sp, #0
 8004596:	60f8      	str	r0, [r7, #12]
 8004598:	60b9      	str	r1, [r7, #8]
 800459a:	603b      	str	r3, [r7, #0]
 800459c:	1dfb      	adds	r3, r7, #7
 800459e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80045a0:	e051      	b.n	8004646 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045a2:	69bb      	ldr	r3, [r7, #24]
 80045a4:	3301      	adds	r3, #1
 80045a6:	d04e      	beq.n	8004646 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045a8:	f7fe fce4 	bl	8002f74 <HAL_GetTick>
 80045ac:	0002      	movs	r2, r0
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	1ad3      	subs	r3, r2, r3
 80045b2:	69ba      	ldr	r2, [r7, #24]
 80045b4:	429a      	cmp	r2, r3
 80045b6:	d302      	bcc.n	80045be <UART_WaitOnFlagUntilTimeout+0x2e>
 80045b8:	69bb      	ldr	r3, [r7, #24]
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d101      	bne.n	80045c2 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80045be:	2303      	movs	r3, #3
 80045c0:	e051      	b.n	8004666 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	2204      	movs	r2, #4
 80045ca:	4013      	ands	r3, r2
 80045cc:	d03b      	beq.n	8004646 <UART_WaitOnFlagUntilTimeout+0xb6>
 80045ce:	68bb      	ldr	r3, [r7, #8]
 80045d0:	2b80      	cmp	r3, #128	@ 0x80
 80045d2:	d038      	beq.n	8004646 <UART_WaitOnFlagUntilTimeout+0xb6>
 80045d4:	68bb      	ldr	r3, [r7, #8]
 80045d6:	2b40      	cmp	r3, #64	@ 0x40
 80045d8:	d035      	beq.n	8004646 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	69db      	ldr	r3, [r3, #28]
 80045e0:	2208      	movs	r2, #8
 80045e2:	4013      	ands	r3, r2
 80045e4:	2b08      	cmp	r3, #8
 80045e6:	d111      	bne.n	800460c <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	2208      	movs	r2, #8
 80045ee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	0018      	movs	r0, r3
 80045f4:	f000 f83c 	bl	8004670 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	2284      	movs	r2, #132	@ 0x84
 80045fc:	2108      	movs	r1, #8
 80045fe:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	2278      	movs	r2, #120	@ 0x78
 8004604:	2100      	movs	r1, #0
 8004606:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8004608:	2301      	movs	r3, #1
 800460a:	e02c      	b.n	8004666 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	69da      	ldr	r2, [r3, #28]
 8004612:	2380      	movs	r3, #128	@ 0x80
 8004614:	011b      	lsls	r3, r3, #4
 8004616:	401a      	ands	r2, r3
 8004618:	2380      	movs	r3, #128	@ 0x80
 800461a:	011b      	lsls	r3, r3, #4
 800461c:	429a      	cmp	r2, r3
 800461e:	d112      	bne.n	8004646 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	2280      	movs	r2, #128	@ 0x80
 8004626:	0112      	lsls	r2, r2, #4
 8004628:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	0018      	movs	r0, r3
 800462e:	f000 f81f 	bl	8004670 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	2284      	movs	r2, #132	@ 0x84
 8004636:	2120      	movs	r1, #32
 8004638:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	2278      	movs	r2, #120	@ 0x78
 800463e:	2100      	movs	r1, #0
 8004640:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004642:	2303      	movs	r3, #3
 8004644:	e00f      	b.n	8004666 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	69db      	ldr	r3, [r3, #28]
 800464c:	68ba      	ldr	r2, [r7, #8]
 800464e:	4013      	ands	r3, r2
 8004650:	68ba      	ldr	r2, [r7, #8]
 8004652:	1ad3      	subs	r3, r2, r3
 8004654:	425a      	negs	r2, r3
 8004656:	4153      	adcs	r3, r2
 8004658:	b2db      	uxtb	r3, r3
 800465a:	001a      	movs	r2, r3
 800465c:	1dfb      	adds	r3, r7, #7
 800465e:	781b      	ldrb	r3, [r3, #0]
 8004660:	429a      	cmp	r2, r3
 8004662:	d09e      	beq.n	80045a2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004664:	2300      	movs	r3, #0
}
 8004666:	0018      	movs	r0, r3
 8004668:	46bd      	mov	sp, r7
 800466a:	b004      	add	sp, #16
 800466c:	bd80      	pop	{r7, pc}
	...

08004670 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b08e      	sub	sp, #56	@ 0x38
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004678:	f3ef 8310 	mrs	r3, PRIMASK
 800467c:	617b      	str	r3, [r7, #20]
  return(result);
 800467e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004680:	637b      	str	r3, [r7, #52]	@ 0x34
 8004682:	2301      	movs	r3, #1
 8004684:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004686:	69bb      	ldr	r3, [r7, #24]
 8004688:	f383 8810 	msr	PRIMASK, r3
}
 800468c:	46c0      	nop			@ (mov r8, r8)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	681a      	ldr	r2, [r3, #0]
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	4926      	ldr	r1, [pc, #152]	@ (8004734 <UART_EndRxTransfer+0xc4>)
 800469a:	400a      	ands	r2, r1
 800469c:	601a      	str	r2, [r3, #0]
 800469e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046a0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046a2:	69fb      	ldr	r3, [r7, #28]
 80046a4:	f383 8810 	msr	PRIMASK, r3
}
 80046a8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80046aa:	f3ef 8310 	mrs	r3, PRIMASK
 80046ae:	623b      	str	r3, [r7, #32]
  return(result);
 80046b0:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046b2:	633b      	str	r3, [r7, #48]	@ 0x30
 80046b4:	2301      	movs	r3, #1
 80046b6:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046ba:	f383 8810 	msr	PRIMASK, r3
}
 80046be:	46c0      	nop			@ (mov r8, r8)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	689a      	ldr	r2, [r3, #8]
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	2101      	movs	r1, #1
 80046cc:	438a      	bics	r2, r1
 80046ce:	609a      	str	r2, [r3, #8]
 80046d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046d6:	f383 8810 	msr	PRIMASK, r3
}
 80046da:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80046e0:	2b01      	cmp	r3, #1
 80046e2:	d118      	bne.n	8004716 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80046e4:	f3ef 8310 	mrs	r3, PRIMASK
 80046e8:	60bb      	str	r3, [r7, #8]
  return(result);
 80046ea:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80046ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80046ee:	2301      	movs	r3, #1
 80046f0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	f383 8810 	msr	PRIMASK, r3
}
 80046f8:	46c0      	nop			@ (mov r8, r8)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	681a      	ldr	r2, [r3, #0]
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	2110      	movs	r1, #16
 8004706:	438a      	bics	r2, r1
 8004708:	601a      	str	r2, [r3, #0]
 800470a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800470c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800470e:	693b      	ldr	r3, [r7, #16]
 8004710:	f383 8810 	msr	PRIMASK, r3
}
 8004714:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	2280      	movs	r2, #128	@ 0x80
 800471a:	2120      	movs	r1, #32
 800471c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2200      	movs	r2, #0
 8004722:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2200      	movs	r2, #0
 8004728:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800472a:	46c0      	nop			@ (mov r8, r8)
 800472c:	46bd      	mov	sp, r7
 800472e:	b00e      	add	sp, #56	@ 0x38
 8004730:	bd80      	pop	{r7, pc}
 8004732:	46c0      	nop			@ (mov r8, r8)
 8004734:	fffffedf 	.word	0xfffffedf

08004738 <std>:
 8004738:	2300      	movs	r3, #0
 800473a:	b510      	push	{r4, lr}
 800473c:	0004      	movs	r4, r0
 800473e:	6003      	str	r3, [r0, #0]
 8004740:	6043      	str	r3, [r0, #4]
 8004742:	6083      	str	r3, [r0, #8]
 8004744:	8181      	strh	r1, [r0, #12]
 8004746:	6643      	str	r3, [r0, #100]	@ 0x64
 8004748:	81c2      	strh	r2, [r0, #14]
 800474a:	6103      	str	r3, [r0, #16]
 800474c:	6143      	str	r3, [r0, #20]
 800474e:	6183      	str	r3, [r0, #24]
 8004750:	0019      	movs	r1, r3
 8004752:	2208      	movs	r2, #8
 8004754:	305c      	adds	r0, #92	@ 0x5c
 8004756:	f000 f92d 	bl	80049b4 <memset>
 800475a:	4b0b      	ldr	r3, [pc, #44]	@ (8004788 <std+0x50>)
 800475c:	6224      	str	r4, [r4, #32]
 800475e:	6263      	str	r3, [r4, #36]	@ 0x24
 8004760:	4b0a      	ldr	r3, [pc, #40]	@ (800478c <std+0x54>)
 8004762:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004764:	4b0a      	ldr	r3, [pc, #40]	@ (8004790 <std+0x58>)
 8004766:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004768:	4b0a      	ldr	r3, [pc, #40]	@ (8004794 <std+0x5c>)
 800476a:	6323      	str	r3, [r4, #48]	@ 0x30
 800476c:	4b0a      	ldr	r3, [pc, #40]	@ (8004798 <std+0x60>)
 800476e:	429c      	cmp	r4, r3
 8004770:	d005      	beq.n	800477e <std+0x46>
 8004772:	4b0a      	ldr	r3, [pc, #40]	@ (800479c <std+0x64>)
 8004774:	429c      	cmp	r4, r3
 8004776:	d002      	beq.n	800477e <std+0x46>
 8004778:	4b09      	ldr	r3, [pc, #36]	@ (80047a0 <std+0x68>)
 800477a:	429c      	cmp	r4, r3
 800477c:	d103      	bne.n	8004786 <std+0x4e>
 800477e:	0020      	movs	r0, r4
 8004780:	3058      	adds	r0, #88	@ 0x58
 8004782:	f000 f949 	bl	8004a18 <__retarget_lock_init_recursive>
 8004786:	bd10      	pop	{r4, pc}
 8004788:	08005265 	.word	0x08005265
 800478c:	0800528d 	.word	0x0800528d
 8004790:	080052c5 	.word	0x080052c5
 8004794:	080052f1 	.word	0x080052f1
 8004798:	20001140 	.word	0x20001140
 800479c:	200011a8 	.word	0x200011a8
 80047a0:	20001210 	.word	0x20001210

080047a4 <stdio_exit_handler>:
 80047a4:	b510      	push	{r4, lr}
 80047a6:	4a03      	ldr	r2, [pc, #12]	@ (80047b4 <stdio_exit_handler+0x10>)
 80047a8:	4903      	ldr	r1, [pc, #12]	@ (80047b8 <stdio_exit_handler+0x14>)
 80047aa:	4804      	ldr	r0, [pc, #16]	@ (80047bc <stdio_exit_handler+0x18>)
 80047ac:	f000 f86c 	bl	8004888 <_fwalk_sglue>
 80047b0:	bd10      	pop	{r4, pc}
 80047b2:	46c0      	nop			@ (mov r8, r8)
 80047b4:	2000000c 	.word	0x2000000c
 80047b8:	080051ed 	.word	0x080051ed
 80047bc:	2000001c 	.word	0x2000001c

080047c0 <cleanup_stdio>:
 80047c0:	6841      	ldr	r1, [r0, #4]
 80047c2:	4b0b      	ldr	r3, [pc, #44]	@ (80047f0 <cleanup_stdio+0x30>)
 80047c4:	b510      	push	{r4, lr}
 80047c6:	0004      	movs	r4, r0
 80047c8:	4299      	cmp	r1, r3
 80047ca:	d001      	beq.n	80047d0 <cleanup_stdio+0x10>
 80047cc:	f000 fd0e 	bl	80051ec <_fflush_r>
 80047d0:	68a1      	ldr	r1, [r4, #8]
 80047d2:	4b08      	ldr	r3, [pc, #32]	@ (80047f4 <cleanup_stdio+0x34>)
 80047d4:	4299      	cmp	r1, r3
 80047d6:	d002      	beq.n	80047de <cleanup_stdio+0x1e>
 80047d8:	0020      	movs	r0, r4
 80047da:	f000 fd07 	bl	80051ec <_fflush_r>
 80047de:	68e1      	ldr	r1, [r4, #12]
 80047e0:	4b05      	ldr	r3, [pc, #20]	@ (80047f8 <cleanup_stdio+0x38>)
 80047e2:	4299      	cmp	r1, r3
 80047e4:	d002      	beq.n	80047ec <cleanup_stdio+0x2c>
 80047e6:	0020      	movs	r0, r4
 80047e8:	f000 fd00 	bl	80051ec <_fflush_r>
 80047ec:	bd10      	pop	{r4, pc}
 80047ee:	46c0      	nop			@ (mov r8, r8)
 80047f0:	20001140 	.word	0x20001140
 80047f4:	200011a8 	.word	0x200011a8
 80047f8:	20001210 	.word	0x20001210

080047fc <global_stdio_init.part.0>:
 80047fc:	b510      	push	{r4, lr}
 80047fe:	4b09      	ldr	r3, [pc, #36]	@ (8004824 <global_stdio_init.part.0+0x28>)
 8004800:	4a09      	ldr	r2, [pc, #36]	@ (8004828 <global_stdio_init.part.0+0x2c>)
 8004802:	2104      	movs	r1, #4
 8004804:	601a      	str	r2, [r3, #0]
 8004806:	4809      	ldr	r0, [pc, #36]	@ (800482c <global_stdio_init.part.0+0x30>)
 8004808:	2200      	movs	r2, #0
 800480a:	f7ff ff95 	bl	8004738 <std>
 800480e:	2201      	movs	r2, #1
 8004810:	2109      	movs	r1, #9
 8004812:	4807      	ldr	r0, [pc, #28]	@ (8004830 <global_stdio_init.part.0+0x34>)
 8004814:	f7ff ff90 	bl	8004738 <std>
 8004818:	2202      	movs	r2, #2
 800481a:	2112      	movs	r1, #18
 800481c:	4805      	ldr	r0, [pc, #20]	@ (8004834 <global_stdio_init.part.0+0x38>)
 800481e:	f7ff ff8b 	bl	8004738 <std>
 8004822:	bd10      	pop	{r4, pc}
 8004824:	20001278 	.word	0x20001278
 8004828:	080047a5 	.word	0x080047a5
 800482c:	20001140 	.word	0x20001140
 8004830:	200011a8 	.word	0x200011a8
 8004834:	20001210 	.word	0x20001210

08004838 <__sfp_lock_acquire>:
 8004838:	b510      	push	{r4, lr}
 800483a:	4802      	ldr	r0, [pc, #8]	@ (8004844 <__sfp_lock_acquire+0xc>)
 800483c:	f000 f8ed 	bl	8004a1a <__retarget_lock_acquire_recursive>
 8004840:	bd10      	pop	{r4, pc}
 8004842:	46c0      	nop			@ (mov r8, r8)
 8004844:	2000127d 	.word	0x2000127d

08004848 <__sfp_lock_release>:
 8004848:	b510      	push	{r4, lr}
 800484a:	4802      	ldr	r0, [pc, #8]	@ (8004854 <__sfp_lock_release+0xc>)
 800484c:	f000 f8e6 	bl	8004a1c <__retarget_lock_release_recursive>
 8004850:	bd10      	pop	{r4, pc}
 8004852:	46c0      	nop			@ (mov r8, r8)
 8004854:	2000127d 	.word	0x2000127d

08004858 <__sinit>:
 8004858:	b510      	push	{r4, lr}
 800485a:	0004      	movs	r4, r0
 800485c:	f7ff ffec 	bl	8004838 <__sfp_lock_acquire>
 8004860:	6a23      	ldr	r3, [r4, #32]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d002      	beq.n	800486c <__sinit+0x14>
 8004866:	f7ff ffef 	bl	8004848 <__sfp_lock_release>
 800486a:	bd10      	pop	{r4, pc}
 800486c:	4b04      	ldr	r3, [pc, #16]	@ (8004880 <__sinit+0x28>)
 800486e:	6223      	str	r3, [r4, #32]
 8004870:	4b04      	ldr	r3, [pc, #16]	@ (8004884 <__sinit+0x2c>)
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	2b00      	cmp	r3, #0
 8004876:	d1f6      	bne.n	8004866 <__sinit+0xe>
 8004878:	f7ff ffc0 	bl	80047fc <global_stdio_init.part.0>
 800487c:	e7f3      	b.n	8004866 <__sinit+0xe>
 800487e:	46c0      	nop			@ (mov r8, r8)
 8004880:	080047c1 	.word	0x080047c1
 8004884:	20001278 	.word	0x20001278

08004888 <_fwalk_sglue>:
 8004888:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800488a:	0014      	movs	r4, r2
 800488c:	2600      	movs	r6, #0
 800488e:	9000      	str	r0, [sp, #0]
 8004890:	9101      	str	r1, [sp, #4]
 8004892:	68a5      	ldr	r5, [r4, #8]
 8004894:	6867      	ldr	r7, [r4, #4]
 8004896:	3f01      	subs	r7, #1
 8004898:	d504      	bpl.n	80048a4 <_fwalk_sglue+0x1c>
 800489a:	6824      	ldr	r4, [r4, #0]
 800489c:	2c00      	cmp	r4, #0
 800489e:	d1f8      	bne.n	8004892 <_fwalk_sglue+0xa>
 80048a0:	0030      	movs	r0, r6
 80048a2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80048a4:	89ab      	ldrh	r3, [r5, #12]
 80048a6:	2b01      	cmp	r3, #1
 80048a8:	d908      	bls.n	80048bc <_fwalk_sglue+0x34>
 80048aa:	220e      	movs	r2, #14
 80048ac:	5eab      	ldrsh	r3, [r5, r2]
 80048ae:	3301      	adds	r3, #1
 80048b0:	d004      	beq.n	80048bc <_fwalk_sglue+0x34>
 80048b2:	0029      	movs	r1, r5
 80048b4:	9800      	ldr	r0, [sp, #0]
 80048b6:	9b01      	ldr	r3, [sp, #4]
 80048b8:	4798      	blx	r3
 80048ba:	4306      	orrs	r6, r0
 80048bc:	3568      	adds	r5, #104	@ 0x68
 80048be:	e7ea      	b.n	8004896 <_fwalk_sglue+0xe>

080048c0 <iprintf>:
 80048c0:	b40f      	push	{r0, r1, r2, r3}
 80048c2:	b507      	push	{r0, r1, r2, lr}
 80048c4:	4905      	ldr	r1, [pc, #20]	@ (80048dc <iprintf+0x1c>)
 80048c6:	ab04      	add	r3, sp, #16
 80048c8:	6808      	ldr	r0, [r1, #0]
 80048ca:	cb04      	ldmia	r3!, {r2}
 80048cc:	6881      	ldr	r1, [r0, #8]
 80048ce:	9301      	str	r3, [sp, #4]
 80048d0:	f000 f8cc 	bl	8004a6c <_vfiprintf_r>
 80048d4:	b003      	add	sp, #12
 80048d6:	bc08      	pop	{r3}
 80048d8:	b004      	add	sp, #16
 80048da:	4718      	bx	r3
 80048dc:	20000018 	.word	0x20000018

080048e0 <putchar>:
 80048e0:	b510      	push	{r4, lr}
 80048e2:	4b03      	ldr	r3, [pc, #12]	@ (80048f0 <putchar+0x10>)
 80048e4:	0001      	movs	r1, r0
 80048e6:	6818      	ldr	r0, [r3, #0]
 80048e8:	6882      	ldr	r2, [r0, #8]
 80048ea:	f000 fe12 	bl	8005512 <_putc_r>
 80048ee:	bd10      	pop	{r4, pc}
 80048f0:	20000018 	.word	0x20000018

080048f4 <_puts_r>:
 80048f4:	6a03      	ldr	r3, [r0, #32]
 80048f6:	b570      	push	{r4, r5, r6, lr}
 80048f8:	0005      	movs	r5, r0
 80048fa:	000e      	movs	r6, r1
 80048fc:	6884      	ldr	r4, [r0, #8]
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d101      	bne.n	8004906 <_puts_r+0x12>
 8004902:	f7ff ffa9 	bl	8004858 <__sinit>
 8004906:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004908:	07db      	lsls	r3, r3, #31
 800490a:	d405      	bmi.n	8004918 <_puts_r+0x24>
 800490c:	89a3      	ldrh	r3, [r4, #12]
 800490e:	059b      	lsls	r3, r3, #22
 8004910:	d402      	bmi.n	8004918 <_puts_r+0x24>
 8004912:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004914:	f000 f881 	bl	8004a1a <__retarget_lock_acquire_recursive>
 8004918:	89a3      	ldrh	r3, [r4, #12]
 800491a:	071b      	lsls	r3, r3, #28
 800491c:	d502      	bpl.n	8004924 <_puts_r+0x30>
 800491e:	6923      	ldr	r3, [r4, #16]
 8004920:	2b00      	cmp	r3, #0
 8004922:	d11f      	bne.n	8004964 <_puts_r+0x70>
 8004924:	0021      	movs	r1, r4
 8004926:	0028      	movs	r0, r5
 8004928:	f000 fd2a 	bl	8005380 <__swsetup_r>
 800492c:	2800      	cmp	r0, #0
 800492e:	d019      	beq.n	8004964 <_puts_r+0x70>
 8004930:	2501      	movs	r5, #1
 8004932:	426d      	negs	r5, r5
 8004934:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004936:	07db      	lsls	r3, r3, #31
 8004938:	d405      	bmi.n	8004946 <_puts_r+0x52>
 800493a:	89a3      	ldrh	r3, [r4, #12]
 800493c:	059b      	lsls	r3, r3, #22
 800493e:	d402      	bmi.n	8004946 <_puts_r+0x52>
 8004940:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004942:	f000 f86b 	bl	8004a1c <__retarget_lock_release_recursive>
 8004946:	0028      	movs	r0, r5
 8004948:	bd70      	pop	{r4, r5, r6, pc}
 800494a:	3601      	adds	r6, #1
 800494c:	60a3      	str	r3, [r4, #8]
 800494e:	2b00      	cmp	r3, #0
 8004950:	da04      	bge.n	800495c <_puts_r+0x68>
 8004952:	69a2      	ldr	r2, [r4, #24]
 8004954:	429a      	cmp	r2, r3
 8004956:	dc16      	bgt.n	8004986 <_puts_r+0x92>
 8004958:	290a      	cmp	r1, #10
 800495a:	d014      	beq.n	8004986 <_puts_r+0x92>
 800495c:	6823      	ldr	r3, [r4, #0]
 800495e:	1c5a      	adds	r2, r3, #1
 8004960:	6022      	str	r2, [r4, #0]
 8004962:	7019      	strb	r1, [r3, #0]
 8004964:	68a3      	ldr	r3, [r4, #8]
 8004966:	7831      	ldrb	r1, [r6, #0]
 8004968:	3b01      	subs	r3, #1
 800496a:	2900      	cmp	r1, #0
 800496c:	d1ed      	bne.n	800494a <_puts_r+0x56>
 800496e:	60a3      	str	r3, [r4, #8]
 8004970:	2b00      	cmp	r3, #0
 8004972:	da0f      	bge.n	8004994 <_puts_r+0xa0>
 8004974:	0022      	movs	r2, r4
 8004976:	0028      	movs	r0, r5
 8004978:	310a      	adds	r1, #10
 800497a:	f000 fcbf 	bl	80052fc <__swbuf_r>
 800497e:	3001      	adds	r0, #1
 8004980:	d0d6      	beq.n	8004930 <_puts_r+0x3c>
 8004982:	250a      	movs	r5, #10
 8004984:	e7d6      	b.n	8004934 <_puts_r+0x40>
 8004986:	0022      	movs	r2, r4
 8004988:	0028      	movs	r0, r5
 800498a:	f000 fcb7 	bl	80052fc <__swbuf_r>
 800498e:	3001      	adds	r0, #1
 8004990:	d1e8      	bne.n	8004964 <_puts_r+0x70>
 8004992:	e7cd      	b.n	8004930 <_puts_r+0x3c>
 8004994:	6823      	ldr	r3, [r4, #0]
 8004996:	1c5a      	adds	r2, r3, #1
 8004998:	6022      	str	r2, [r4, #0]
 800499a:	220a      	movs	r2, #10
 800499c:	701a      	strb	r2, [r3, #0]
 800499e:	e7f0      	b.n	8004982 <_puts_r+0x8e>

080049a0 <puts>:
 80049a0:	b510      	push	{r4, lr}
 80049a2:	4b03      	ldr	r3, [pc, #12]	@ (80049b0 <puts+0x10>)
 80049a4:	0001      	movs	r1, r0
 80049a6:	6818      	ldr	r0, [r3, #0]
 80049a8:	f7ff ffa4 	bl	80048f4 <_puts_r>
 80049ac:	bd10      	pop	{r4, pc}
 80049ae:	46c0      	nop			@ (mov r8, r8)
 80049b0:	20000018 	.word	0x20000018

080049b4 <memset>:
 80049b4:	0003      	movs	r3, r0
 80049b6:	1882      	adds	r2, r0, r2
 80049b8:	4293      	cmp	r3, r2
 80049ba:	d100      	bne.n	80049be <memset+0xa>
 80049bc:	4770      	bx	lr
 80049be:	7019      	strb	r1, [r3, #0]
 80049c0:	3301      	adds	r3, #1
 80049c2:	e7f9      	b.n	80049b8 <memset+0x4>

080049c4 <__errno>:
 80049c4:	4b01      	ldr	r3, [pc, #4]	@ (80049cc <__errno+0x8>)
 80049c6:	6818      	ldr	r0, [r3, #0]
 80049c8:	4770      	bx	lr
 80049ca:	46c0      	nop			@ (mov r8, r8)
 80049cc:	20000018 	.word	0x20000018

080049d0 <__libc_init_array>:
 80049d0:	b570      	push	{r4, r5, r6, lr}
 80049d2:	2600      	movs	r6, #0
 80049d4:	4c0c      	ldr	r4, [pc, #48]	@ (8004a08 <__libc_init_array+0x38>)
 80049d6:	4d0d      	ldr	r5, [pc, #52]	@ (8004a0c <__libc_init_array+0x3c>)
 80049d8:	1b64      	subs	r4, r4, r5
 80049da:	10a4      	asrs	r4, r4, #2
 80049dc:	42a6      	cmp	r6, r4
 80049de:	d109      	bne.n	80049f4 <__libc_init_array+0x24>
 80049e0:	2600      	movs	r6, #0
 80049e2:	f000 ffb1 	bl	8005948 <_init>
 80049e6:	4c0a      	ldr	r4, [pc, #40]	@ (8004a10 <__libc_init_array+0x40>)
 80049e8:	4d0a      	ldr	r5, [pc, #40]	@ (8004a14 <__libc_init_array+0x44>)
 80049ea:	1b64      	subs	r4, r4, r5
 80049ec:	10a4      	asrs	r4, r4, #2
 80049ee:	42a6      	cmp	r6, r4
 80049f0:	d105      	bne.n	80049fe <__libc_init_array+0x2e>
 80049f2:	bd70      	pop	{r4, r5, r6, pc}
 80049f4:	00b3      	lsls	r3, r6, #2
 80049f6:	58eb      	ldr	r3, [r5, r3]
 80049f8:	4798      	blx	r3
 80049fa:	3601      	adds	r6, #1
 80049fc:	e7ee      	b.n	80049dc <__libc_init_array+0xc>
 80049fe:	00b3      	lsls	r3, r6, #2
 8004a00:	58eb      	ldr	r3, [r5, r3]
 8004a02:	4798      	blx	r3
 8004a04:	3601      	adds	r6, #1
 8004a06:	e7f2      	b.n	80049ee <__libc_init_array+0x1e>
 8004a08:	08005a78 	.word	0x08005a78
 8004a0c:	08005a78 	.word	0x08005a78
 8004a10:	08005a7c 	.word	0x08005a7c
 8004a14:	08005a78 	.word	0x08005a78

08004a18 <__retarget_lock_init_recursive>:
 8004a18:	4770      	bx	lr

08004a1a <__retarget_lock_acquire_recursive>:
 8004a1a:	4770      	bx	lr

08004a1c <__retarget_lock_release_recursive>:
 8004a1c:	4770      	bx	lr

08004a1e <__sfputc_r>:
 8004a1e:	6893      	ldr	r3, [r2, #8]
 8004a20:	b510      	push	{r4, lr}
 8004a22:	3b01      	subs	r3, #1
 8004a24:	6093      	str	r3, [r2, #8]
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	da04      	bge.n	8004a34 <__sfputc_r+0x16>
 8004a2a:	6994      	ldr	r4, [r2, #24]
 8004a2c:	42a3      	cmp	r3, r4
 8004a2e:	db07      	blt.n	8004a40 <__sfputc_r+0x22>
 8004a30:	290a      	cmp	r1, #10
 8004a32:	d005      	beq.n	8004a40 <__sfputc_r+0x22>
 8004a34:	6813      	ldr	r3, [r2, #0]
 8004a36:	1c58      	adds	r0, r3, #1
 8004a38:	6010      	str	r0, [r2, #0]
 8004a3a:	7019      	strb	r1, [r3, #0]
 8004a3c:	0008      	movs	r0, r1
 8004a3e:	bd10      	pop	{r4, pc}
 8004a40:	f000 fc5c 	bl	80052fc <__swbuf_r>
 8004a44:	0001      	movs	r1, r0
 8004a46:	e7f9      	b.n	8004a3c <__sfputc_r+0x1e>

08004a48 <__sfputs_r>:
 8004a48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a4a:	0006      	movs	r6, r0
 8004a4c:	000f      	movs	r7, r1
 8004a4e:	0014      	movs	r4, r2
 8004a50:	18d5      	adds	r5, r2, r3
 8004a52:	42ac      	cmp	r4, r5
 8004a54:	d101      	bne.n	8004a5a <__sfputs_r+0x12>
 8004a56:	2000      	movs	r0, #0
 8004a58:	e007      	b.n	8004a6a <__sfputs_r+0x22>
 8004a5a:	7821      	ldrb	r1, [r4, #0]
 8004a5c:	003a      	movs	r2, r7
 8004a5e:	0030      	movs	r0, r6
 8004a60:	f7ff ffdd 	bl	8004a1e <__sfputc_r>
 8004a64:	3401      	adds	r4, #1
 8004a66:	1c43      	adds	r3, r0, #1
 8004a68:	d1f3      	bne.n	8004a52 <__sfputs_r+0xa>
 8004a6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004a6c <_vfiprintf_r>:
 8004a6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004a6e:	b0a1      	sub	sp, #132	@ 0x84
 8004a70:	000f      	movs	r7, r1
 8004a72:	0015      	movs	r5, r2
 8004a74:	001e      	movs	r6, r3
 8004a76:	9003      	str	r0, [sp, #12]
 8004a78:	2800      	cmp	r0, #0
 8004a7a:	d004      	beq.n	8004a86 <_vfiprintf_r+0x1a>
 8004a7c:	6a03      	ldr	r3, [r0, #32]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d101      	bne.n	8004a86 <_vfiprintf_r+0x1a>
 8004a82:	f7ff fee9 	bl	8004858 <__sinit>
 8004a86:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004a88:	07db      	lsls	r3, r3, #31
 8004a8a:	d405      	bmi.n	8004a98 <_vfiprintf_r+0x2c>
 8004a8c:	89bb      	ldrh	r3, [r7, #12]
 8004a8e:	059b      	lsls	r3, r3, #22
 8004a90:	d402      	bmi.n	8004a98 <_vfiprintf_r+0x2c>
 8004a92:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8004a94:	f7ff ffc1 	bl	8004a1a <__retarget_lock_acquire_recursive>
 8004a98:	89bb      	ldrh	r3, [r7, #12]
 8004a9a:	071b      	lsls	r3, r3, #28
 8004a9c:	d502      	bpl.n	8004aa4 <_vfiprintf_r+0x38>
 8004a9e:	693b      	ldr	r3, [r7, #16]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d113      	bne.n	8004acc <_vfiprintf_r+0x60>
 8004aa4:	0039      	movs	r1, r7
 8004aa6:	9803      	ldr	r0, [sp, #12]
 8004aa8:	f000 fc6a 	bl	8005380 <__swsetup_r>
 8004aac:	2800      	cmp	r0, #0
 8004aae:	d00d      	beq.n	8004acc <_vfiprintf_r+0x60>
 8004ab0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004ab2:	07db      	lsls	r3, r3, #31
 8004ab4:	d503      	bpl.n	8004abe <_vfiprintf_r+0x52>
 8004ab6:	2001      	movs	r0, #1
 8004ab8:	4240      	negs	r0, r0
 8004aba:	b021      	add	sp, #132	@ 0x84
 8004abc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004abe:	89bb      	ldrh	r3, [r7, #12]
 8004ac0:	059b      	lsls	r3, r3, #22
 8004ac2:	d4f8      	bmi.n	8004ab6 <_vfiprintf_r+0x4a>
 8004ac4:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8004ac6:	f7ff ffa9 	bl	8004a1c <__retarget_lock_release_recursive>
 8004aca:	e7f4      	b.n	8004ab6 <_vfiprintf_r+0x4a>
 8004acc:	2300      	movs	r3, #0
 8004ace:	ac08      	add	r4, sp, #32
 8004ad0:	6163      	str	r3, [r4, #20]
 8004ad2:	3320      	adds	r3, #32
 8004ad4:	7663      	strb	r3, [r4, #25]
 8004ad6:	3310      	adds	r3, #16
 8004ad8:	76a3      	strb	r3, [r4, #26]
 8004ada:	9607      	str	r6, [sp, #28]
 8004adc:	002e      	movs	r6, r5
 8004ade:	7833      	ldrb	r3, [r6, #0]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d001      	beq.n	8004ae8 <_vfiprintf_r+0x7c>
 8004ae4:	2b25      	cmp	r3, #37	@ 0x25
 8004ae6:	d148      	bne.n	8004b7a <_vfiprintf_r+0x10e>
 8004ae8:	1b73      	subs	r3, r6, r5
 8004aea:	9305      	str	r3, [sp, #20]
 8004aec:	42ae      	cmp	r6, r5
 8004aee:	d00b      	beq.n	8004b08 <_vfiprintf_r+0x9c>
 8004af0:	002a      	movs	r2, r5
 8004af2:	0039      	movs	r1, r7
 8004af4:	9803      	ldr	r0, [sp, #12]
 8004af6:	f7ff ffa7 	bl	8004a48 <__sfputs_r>
 8004afa:	3001      	adds	r0, #1
 8004afc:	d100      	bne.n	8004b00 <_vfiprintf_r+0x94>
 8004afe:	e0ae      	b.n	8004c5e <_vfiprintf_r+0x1f2>
 8004b00:	6963      	ldr	r3, [r4, #20]
 8004b02:	9a05      	ldr	r2, [sp, #20]
 8004b04:	189b      	adds	r3, r3, r2
 8004b06:	6163      	str	r3, [r4, #20]
 8004b08:	7833      	ldrb	r3, [r6, #0]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d100      	bne.n	8004b10 <_vfiprintf_r+0xa4>
 8004b0e:	e0a6      	b.n	8004c5e <_vfiprintf_r+0x1f2>
 8004b10:	2201      	movs	r2, #1
 8004b12:	2300      	movs	r3, #0
 8004b14:	4252      	negs	r2, r2
 8004b16:	6062      	str	r2, [r4, #4]
 8004b18:	a904      	add	r1, sp, #16
 8004b1a:	3254      	adds	r2, #84	@ 0x54
 8004b1c:	1852      	adds	r2, r2, r1
 8004b1e:	1c75      	adds	r5, r6, #1
 8004b20:	6023      	str	r3, [r4, #0]
 8004b22:	60e3      	str	r3, [r4, #12]
 8004b24:	60a3      	str	r3, [r4, #8]
 8004b26:	7013      	strb	r3, [r2, #0]
 8004b28:	65a3      	str	r3, [r4, #88]	@ 0x58
 8004b2a:	4b59      	ldr	r3, [pc, #356]	@ (8004c90 <_vfiprintf_r+0x224>)
 8004b2c:	2205      	movs	r2, #5
 8004b2e:	0018      	movs	r0, r3
 8004b30:	7829      	ldrb	r1, [r5, #0]
 8004b32:	9305      	str	r3, [sp, #20]
 8004b34:	f000 fda8 	bl	8005688 <memchr>
 8004b38:	1c6e      	adds	r6, r5, #1
 8004b3a:	2800      	cmp	r0, #0
 8004b3c:	d11f      	bne.n	8004b7e <_vfiprintf_r+0x112>
 8004b3e:	6822      	ldr	r2, [r4, #0]
 8004b40:	06d3      	lsls	r3, r2, #27
 8004b42:	d504      	bpl.n	8004b4e <_vfiprintf_r+0xe2>
 8004b44:	2353      	movs	r3, #83	@ 0x53
 8004b46:	a904      	add	r1, sp, #16
 8004b48:	185b      	adds	r3, r3, r1
 8004b4a:	2120      	movs	r1, #32
 8004b4c:	7019      	strb	r1, [r3, #0]
 8004b4e:	0713      	lsls	r3, r2, #28
 8004b50:	d504      	bpl.n	8004b5c <_vfiprintf_r+0xf0>
 8004b52:	2353      	movs	r3, #83	@ 0x53
 8004b54:	a904      	add	r1, sp, #16
 8004b56:	185b      	adds	r3, r3, r1
 8004b58:	212b      	movs	r1, #43	@ 0x2b
 8004b5a:	7019      	strb	r1, [r3, #0]
 8004b5c:	782b      	ldrb	r3, [r5, #0]
 8004b5e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004b60:	d016      	beq.n	8004b90 <_vfiprintf_r+0x124>
 8004b62:	002e      	movs	r6, r5
 8004b64:	2100      	movs	r1, #0
 8004b66:	200a      	movs	r0, #10
 8004b68:	68e3      	ldr	r3, [r4, #12]
 8004b6a:	7832      	ldrb	r2, [r6, #0]
 8004b6c:	1c75      	adds	r5, r6, #1
 8004b6e:	3a30      	subs	r2, #48	@ 0x30
 8004b70:	2a09      	cmp	r2, #9
 8004b72:	d950      	bls.n	8004c16 <_vfiprintf_r+0x1aa>
 8004b74:	2900      	cmp	r1, #0
 8004b76:	d111      	bne.n	8004b9c <_vfiprintf_r+0x130>
 8004b78:	e017      	b.n	8004baa <_vfiprintf_r+0x13e>
 8004b7a:	3601      	adds	r6, #1
 8004b7c:	e7af      	b.n	8004ade <_vfiprintf_r+0x72>
 8004b7e:	9b05      	ldr	r3, [sp, #20]
 8004b80:	6822      	ldr	r2, [r4, #0]
 8004b82:	1ac0      	subs	r0, r0, r3
 8004b84:	2301      	movs	r3, #1
 8004b86:	4083      	lsls	r3, r0
 8004b88:	4313      	orrs	r3, r2
 8004b8a:	0035      	movs	r5, r6
 8004b8c:	6023      	str	r3, [r4, #0]
 8004b8e:	e7cc      	b.n	8004b2a <_vfiprintf_r+0xbe>
 8004b90:	9b07      	ldr	r3, [sp, #28]
 8004b92:	1d19      	adds	r1, r3, #4
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	9107      	str	r1, [sp, #28]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	db01      	blt.n	8004ba0 <_vfiprintf_r+0x134>
 8004b9c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004b9e:	e004      	b.n	8004baa <_vfiprintf_r+0x13e>
 8004ba0:	425b      	negs	r3, r3
 8004ba2:	60e3      	str	r3, [r4, #12]
 8004ba4:	2302      	movs	r3, #2
 8004ba6:	4313      	orrs	r3, r2
 8004ba8:	6023      	str	r3, [r4, #0]
 8004baa:	7833      	ldrb	r3, [r6, #0]
 8004bac:	2b2e      	cmp	r3, #46	@ 0x2e
 8004bae:	d10c      	bne.n	8004bca <_vfiprintf_r+0x15e>
 8004bb0:	7873      	ldrb	r3, [r6, #1]
 8004bb2:	2b2a      	cmp	r3, #42	@ 0x2a
 8004bb4:	d134      	bne.n	8004c20 <_vfiprintf_r+0x1b4>
 8004bb6:	9b07      	ldr	r3, [sp, #28]
 8004bb8:	3602      	adds	r6, #2
 8004bba:	1d1a      	adds	r2, r3, #4
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	9207      	str	r2, [sp, #28]
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	da01      	bge.n	8004bc8 <_vfiprintf_r+0x15c>
 8004bc4:	2301      	movs	r3, #1
 8004bc6:	425b      	negs	r3, r3
 8004bc8:	9309      	str	r3, [sp, #36]	@ 0x24
 8004bca:	4d32      	ldr	r5, [pc, #200]	@ (8004c94 <_vfiprintf_r+0x228>)
 8004bcc:	2203      	movs	r2, #3
 8004bce:	0028      	movs	r0, r5
 8004bd0:	7831      	ldrb	r1, [r6, #0]
 8004bd2:	f000 fd59 	bl	8005688 <memchr>
 8004bd6:	2800      	cmp	r0, #0
 8004bd8:	d006      	beq.n	8004be8 <_vfiprintf_r+0x17c>
 8004bda:	2340      	movs	r3, #64	@ 0x40
 8004bdc:	1b40      	subs	r0, r0, r5
 8004bde:	4083      	lsls	r3, r0
 8004be0:	6822      	ldr	r2, [r4, #0]
 8004be2:	3601      	adds	r6, #1
 8004be4:	4313      	orrs	r3, r2
 8004be6:	6023      	str	r3, [r4, #0]
 8004be8:	7831      	ldrb	r1, [r6, #0]
 8004bea:	2206      	movs	r2, #6
 8004bec:	482a      	ldr	r0, [pc, #168]	@ (8004c98 <_vfiprintf_r+0x22c>)
 8004bee:	1c75      	adds	r5, r6, #1
 8004bf0:	7621      	strb	r1, [r4, #24]
 8004bf2:	f000 fd49 	bl	8005688 <memchr>
 8004bf6:	2800      	cmp	r0, #0
 8004bf8:	d040      	beq.n	8004c7c <_vfiprintf_r+0x210>
 8004bfa:	4b28      	ldr	r3, [pc, #160]	@ (8004c9c <_vfiprintf_r+0x230>)
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d122      	bne.n	8004c46 <_vfiprintf_r+0x1da>
 8004c00:	2207      	movs	r2, #7
 8004c02:	9b07      	ldr	r3, [sp, #28]
 8004c04:	3307      	adds	r3, #7
 8004c06:	4393      	bics	r3, r2
 8004c08:	3308      	adds	r3, #8
 8004c0a:	9307      	str	r3, [sp, #28]
 8004c0c:	6963      	ldr	r3, [r4, #20]
 8004c0e:	9a04      	ldr	r2, [sp, #16]
 8004c10:	189b      	adds	r3, r3, r2
 8004c12:	6163      	str	r3, [r4, #20]
 8004c14:	e762      	b.n	8004adc <_vfiprintf_r+0x70>
 8004c16:	4343      	muls	r3, r0
 8004c18:	002e      	movs	r6, r5
 8004c1a:	2101      	movs	r1, #1
 8004c1c:	189b      	adds	r3, r3, r2
 8004c1e:	e7a4      	b.n	8004b6a <_vfiprintf_r+0xfe>
 8004c20:	2300      	movs	r3, #0
 8004c22:	200a      	movs	r0, #10
 8004c24:	0019      	movs	r1, r3
 8004c26:	3601      	adds	r6, #1
 8004c28:	6063      	str	r3, [r4, #4]
 8004c2a:	7832      	ldrb	r2, [r6, #0]
 8004c2c:	1c75      	adds	r5, r6, #1
 8004c2e:	3a30      	subs	r2, #48	@ 0x30
 8004c30:	2a09      	cmp	r2, #9
 8004c32:	d903      	bls.n	8004c3c <_vfiprintf_r+0x1d0>
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d0c8      	beq.n	8004bca <_vfiprintf_r+0x15e>
 8004c38:	9109      	str	r1, [sp, #36]	@ 0x24
 8004c3a:	e7c6      	b.n	8004bca <_vfiprintf_r+0x15e>
 8004c3c:	4341      	muls	r1, r0
 8004c3e:	002e      	movs	r6, r5
 8004c40:	2301      	movs	r3, #1
 8004c42:	1889      	adds	r1, r1, r2
 8004c44:	e7f1      	b.n	8004c2a <_vfiprintf_r+0x1be>
 8004c46:	aa07      	add	r2, sp, #28
 8004c48:	9200      	str	r2, [sp, #0]
 8004c4a:	0021      	movs	r1, r4
 8004c4c:	003a      	movs	r2, r7
 8004c4e:	4b14      	ldr	r3, [pc, #80]	@ (8004ca0 <_vfiprintf_r+0x234>)
 8004c50:	9803      	ldr	r0, [sp, #12]
 8004c52:	e000      	b.n	8004c56 <_vfiprintf_r+0x1ea>
 8004c54:	bf00      	nop
 8004c56:	9004      	str	r0, [sp, #16]
 8004c58:	9b04      	ldr	r3, [sp, #16]
 8004c5a:	3301      	adds	r3, #1
 8004c5c:	d1d6      	bne.n	8004c0c <_vfiprintf_r+0x1a0>
 8004c5e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004c60:	07db      	lsls	r3, r3, #31
 8004c62:	d405      	bmi.n	8004c70 <_vfiprintf_r+0x204>
 8004c64:	89bb      	ldrh	r3, [r7, #12]
 8004c66:	059b      	lsls	r3, r3, #22
 8004c68:	d402      	bmi.n	8004c70 <_vfiprintf_r+0x204>
 8004c6a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8004c6c:	f7ff fed6 	bl	8004a1c <__retarget_lock_release_recursive>
 8004c70:	89bb      	ldrh	r3, [r7, #12]
 8004c72:	065b      	lsls	r3, r3, #25
 8004c74:	d500      	bpl.n	8004c78 <_vfiprintf_r+0x20c>
 8004c76:	e71e      	b.n	8004ab6 <_vfiprintf_r+0x4a>
 8004c78:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8004c7a:	e71e      	b.n	8004aba <_vfiprintf_r+0x4e>
 8004c7c:	aa07      	add	r2, sp, #28
 8004c7e:	9200      	str	r2, [sp, #0]
 8004c80:	0021      	movs	r1, r4
 8004c82:	003a      	movs	r2, r7
 8004c84:	4b06      	ldr	r3, [pc, #24]	@ (8004ca0 <_vfiprintf_r+0x234>)
 8004c86:	9803      	ldr	r0, [sp, #12]
 8004c88:	f000 f91e 	bl	8004ec8 <_printf_i>
 8004c8c:	e7e3      	b.n	8004c56 <_vfiprintf_r+0x1ea>
 8004c8e:	46c0      	nop			@ (mov r8, r8)
 8004c90:	08005a34 	.word	0x08005a34
 8004c94:	08005a3a 	.word	0x08005a3a
 8004c98:	08005a3e 	.word	0x08005a3e
 8004c9c:	00000000 	.word	0x00000000
 8004ca0:	08004a49 	.word	0x08004a49

08004ca4 <sbrk_aligned>:
 8004ca4:	b570      	push	{r4, r5, r6, lr}
 8004ca6:	4e0f      	ldr	r6, [pc, #60]	@ (8004ce4 <sbrk_aligned+0x40>)
 8004ca8:	000d      	movs	r5, r1
 8004caa:	6831      	ldr	r1, [r6, #0]
 8004cac:	0004      	movs	r4, r0
 8004cae:	2900      	cmp	r1, #0
 8004cb0:	d102      	bne.n	8004cb8 <sbrk_aligned+0x14>
 8004cb2:	f000 fc9f 	bl	80055f4 <_sbrk_r>
 8004cb6:	6030      	str	r0, [r6, #0]
 8004cb8:	0029      	movs	r1, r5
 8004cba:	0020      	movs	r0, r4
 8004cbc:	f000 fc9a 	bl	80055f4 <_sbrk_r>
 8004cc0:	1c43      	adds	r3, r0, #1
 8004cc2:	d103      	bne.n	8004ccc <sbrk_aligned+0x28>
 8004cc4:	2501      	movs	r5, #1
 8004cc6:	426d      	negs	r5, r5
 8004cc8:	0028      	movs	r0, r5
 8004cca:	bd70      	pop	{r4, r5, r6, pc}
 8004ccc:	2303      	movs	r3, #3
 8004cce:	1cc5      	adds	r5, r0, #3
 8004cd0:	439d      	bics	r5, r3
 8004cd2:	42a8      	cmp	r0, r5
 8004cd4:	d0f8      	beq.n	8004cc8 <sbrk_aligned+0x24>
 8004cd6:	1a29      	subs	r1, r5, r0
 8004cd8:	0020      	movs	r0, r4
 8004cda:	f000 fc8b 	bl	80055f4 <_sbrk_r>
 8004cde:	3001      	adds	r0, #1
 8004ce0:	d1f2      	bne.n	8004cc8 <sbrk_aligned+0x24>
 8004ce2:	e7ef      	b.n	8004cc4 <sbrk_aligned+0x20>
 8004ce4:	20001280 	.word	0x20001280

08004ce8 <_malloc_r>:
 8004ce8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004cea:	2203      	movs	r2, #3
 8004cec:	1ccb      	adds	r3, r1, #3
 8004cee:	4393      	bics	r3, r2
 8004cf0:	3308      	adds	r3, #8
 8004cf2:	0005      	movs	r5, r0
 8004cf4:	001f      	movs	r7, r3
 8004cf6:	2b0c      	cmp	r3, #12
 8004cf8:	d234      	bcs.n	8004d64 <_malloc_r+0x7c>
 8004cfa:	270c      	movs	r7, #12
 8004cfc:	42b9      	cmp	r1, r7
 8004cfe:	d833      	bhi.n	8004d68 <_malloc_r+0x80>
 8004d00:	0028      	movs	r0, r5
 8004d02:	f000 fa9f 	bl	8005244 <__malloc_lock>
 8004d06:	4e37      	ldr	r6, [pc, #220]	@ (8004de4 <_malloc_r+0xfc>)
 8004d08:	6833      	ldr	r3, [r6, #0]
 8004d0a:	001c      	movs	r4, r3
 8004d0c:	2c00      	cmp	r4, #0
 8004d0e:	d12f      	bne.n	8004d70 <_malloc_r+0x88>
 8004d10:	0039      	movs	r1, r7
 8004d12:	0028      	movs	r0, r5
 8004d14:	f7ff ffc6 	bl	8004ca4 <sbrk_aligned>
 8004d18:	0004      	movs	r4, r0
 8004d1a:	1c43      	adds	r3, r0, #1
 8004d1c:	d15f      	bne.n	8004dde <_malloc_r+0xf6>
 8004d1e:	6834      	ldr	r4, [r6, #0]
 8004d20:	9400      	str	r4, [sp, #0]
 8004d22:	9b00      	ldr	r3, [sp, #0]
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d14a      	bne.n	8004dbe <_malloc_r+0xd6>
 8004d28:	2c00      	cmp	r4, #0
 8004d2a:	d052      	beq.n	8004dd2 <_malloc_r+0xea>
 8004d2c:	6823      	ldr	r3, [r4, #0]
 8004d2e:	0028      	movs	r0, r5
 8004d30:	18e3      	adds	r3, r4, r3
 8004d32:	9900      	ldr	r1, [sp, #0]
 8004d34:	9301      	str	r3, [sp, #4]
 8004d36:	f000 fc5d 	bl	80055f4 <_sbrk_r>
 8004d3a:	9b01      	ldr	r3, [sp, #4]
 8004d3c:	4283      	cmp	r3, r0
 8004d3e:	d148      	bne.n	8004dd2 <_malloc_r+0xea>
 8004d40:	6823      	ldr	r3, [r4, #0]
 8004d42:	0028      	movs	r0, r5
 8004d44:	1aff      	subs	r7, r7, r3
 8004d46:	0039      	movs	r1, r7
 8004d48:	f7ff ffac 	bl	8004ca4 <sbrk_aligned>
 8004d4c:	3001      	adds	r0, #1
 8004d4e:	d040      	beq.n	8004dd2 <_malloc_r+0xea>
 8004d50:	6823      	ldr	r3, [r4, #0]
 8004d52:	19db      	adds	r3, r3, r7
 8004d54:	6023      	str	r3, [r4, #0]
 8004d56:	6833      	ldr	r3, [r6, #0]
 8004d58:	685a      	ldr	r2, [r3, #4]
 8004d5a:	2a00      	cmp	r2, #0
 8004d5c:	d133      	bne.n	8004dc6 <_malloc_r+0xde>
 8004d5e:	9b00      	ldr	r3, [sp, #0]
 8004d60:	6033      	str	r3, [r6, #0]
 8004d62:	e019      	b.n	8004d98 <_malloc_r+0xb0>
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	dac9      	bge.n	8004cfc <_malloc_r+0x14>
 8004d68:	230c      	movs	r3, #12
 8004d6a:	602b      	str	r3, [r5, #0]
 8004d6c:	2000      	movs	r0, #0
 8004d6e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004d70:	6821      	ldr	r1, [r4, #0]
 8004d72:	1bc9      	subs	r1, r1, r7
 8004d74:	d420      	bmi.n	8004db8 <_malloc_r+0xd0>
 8004d76:	290b      	cmp	r1, #11
 8004d78:	d90a      	bls.n	8004d90 <_malloc_r+0xa8>
 8004d7a:	19e2      	adds	r2, r4, r7
 8004d7c:	6027      	str	r7, [r4, #0]
 8004d7e:	42a3      	cmp	r3, r4
 8004d80:	d104      	bne.n	8004d8c <_malloc_r+0xa4>
 8004d82:	6032      	str	r2, [r6, #0]
 8004d84:	6863      	ldr	r3, [r4, #4]
 8004d86:	6011      	str	r1, [r2, #0]
 8004d88:	6053      	str	r3, [r2, #4]
 8004d8a:	e005      	b.n	8004d98 <_malloc_r+0xb0>
 8004d8c:	605a      	str	r2, [r3, #4]
 8004d8e:	e7f9      	b.n	8004d84 <_malloc_r+0x9c>
 8004d90:	6862      	ldr	r2, [r4, #4]
 8004d92:	42a3      	cmp	r3, r4
 8004d94:	d10e      	bne.n	8004db4 <_malloc_r+0xcc>
 8004d96:	6032      	str	r2, [r6, #0]
 8004d98:	0028      	movs	r0, r5
 8004d9a:	f000 fa5b 	bl	8005254 <__malloc_unlock>
 8004d9e:	0020      	movs	r0, r4
 8004da0:	2207      	movs	r2, #7
 8004da2:	300b      	adds	r0, #11
 8004da4:	1d23      	adds	r3, r4, #4
 8004da6:	4390      	bics	r0, r2
 8004da8:	1ac2      	subs	r2, r0, r3
 8004daa:	4298      	cmp	r0, r3
 8004dac:	d0df      	beq.n	8004d6e <_malloc_r+0x86>
 8004dae:	1a1b      	subs	r3, r3, r0
 8004db0:	50a3      	str	r3, [r4, r2]
 8004db2:	e7dc      	b.n	8004d6e <_malloc_r+0x86>
 8004db4:	605a      	str	r2, [r3, #4]
 8004db6:	e7ef      	b.n	8004d98 <_malloc_r+0xb0>
 8004db8:	0023      	movs	r3, r4
 8004dba:	6864      	ldr	r4, [r4, #4]
 8004dbc:	e7a6      	b.n	8004d0c <_malloc_r+0x24>
 8004dbe:	9c00      	ldr	r4, [sp, #0]
 8004dc0:	6863      	ldr	r3, [r4, #4]
 8004dc2:	9300      	str	r3, [sp, #0]
 8004dc4:	e7ad      	b.n	8004d22 <_malloc_r+0x3a>
 8004dc6:	001a      	movs	r2, r3
 8004dc8:	685b      	ldr	r3, [r3, #4]
 8004dca:	42a3      	cmp	r3, r4
 8004dcc:	d1fb      	bne.n	8004dc6 <_malloc_r+0xde>
 8004dce:	2300      	movs	r3, #0
 8004dd0:	e7da      	b.n	8004d88 <_malloc_r+0xa0>
 8004dd2:	230c      	movs	r3, #12
 8004dd4:	0028      	movs	r0, r5
 8004dd6:	602b      	str	r3, [r5, #0]
 8004dd8:	f000 fa3c 	bl	8005254 <__malloc_unlock>
 8004ddc:	e7c6      	b.n	8004d6c <_malloc_r+0x84>
 8004dde:	6007      	str	r7, [r0, #0]
 8004de0:	e7da      	b.n	8004d98 <_malloc_r+0xb0>
 8004de2:	46c0      	nop			@ (mov r8, r8)
 8004de4:	20001284 	.word	0x20001284

08004de8 <_printf_common>:
 8004de8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004dea:	0016      	movs	r6, r2
 8004dec:	9301      	str	r3, [sp, #4]
 8004dee:	688a      	ldr	r2, [r1, #8]
 8004df0:	690b      	ldr	r3, [r1, #16]
 8004df2:	000c      	movs	r4, r1
 8004df4:	9000      	str	r0, [sp, #0]
 8004df6:	4293      	cmp	r3, r2
 8004df8:	da00      	bge.n	8004dfc <_printf_common+0x14>
 8004dfa:	0013      	movs	r3, r2
 8004dfc:	0022      	movs	r2, r4
 8004dfe:	6033      	str	r3, [r6, #0]
 8004e00:	3243      	adds	r2, #67	@ 0x43
 8004e02:	7812      	ldrb	r2, [r2, #0]
 8004e04:	2a00      	cmp	r2, #0
 8004e06:	d001      	beq.n	8004e0c <_printf_common+0x24>
 8004e08:	3301      	adds	r3, #1
 8004e0a:	6033      	str	r3, [r6, #0]
 8004e0c:	6823      	ldr	r3, [r4, #0]
 8004e0e:	069b      	lsls	r3, r3, #26
 8004e10:	d502      	bpl.n	8004e18 <_printf_common+0x30>
 8004e12:	6833      	ldr	r3, [r6, #0]
 8004e14:	3302      	adds	r3, #2
 8004e16:	6033      	str	r3, [r6, #0]
 8004e18:	6822      	ldr	r2, [r4, #0]
 8004e1a:	2306      	movs	r3, #6
 8004e1c:	0015      	movs	r5, r2
 8004e1e:	401d      	ands	r5, r3
 8004e20:	421a      	tst	r2, r3
 8004e22:	d027      	beq.n	8004e74 <_printf_common+0x8c>
 8004e24:	0023      	movs	r3, r4
 8004e26:	3343      	adds	r3, #67	@ 0x43
 8004e28:	781b      	ldrb	r3, [r3, #0]
 8004e2a:	1e5a      	subs	r2, r3, #1
 8004e2c:	4193      	sbcs	r3, r2
 8004e2e:	6822      	ldr	r2, [r4, #0]
 8004e30:	0692      	lsls	r2, r2, #26
 8004e32:	d430      	bmi.n	8004e96 <_printf_common+0xae>
 8004e34:	0022      	movs	r2, r4
 8004e36:	9901      	ldr	r1, [sp, #4]
 8004e38:	9800      	ldr	r0, [sp, #0]
 8004e3a:	9d08      	ldr	r5, [sp, #32]
 8004e3c:	3243      	adds	r2, #67	@ 0x43
 8004e3e:	47a8      	blx	r5
 8004e40:	3001      	adds	r0, #1
 8004e42:	d025      	beq.n	8004e90 <_printf_common+0xa8>
 8004e44:	2206      	movs	r2, #6
 8004e46:	6823      	ldr	r3, [r4, #0]
 8004e48:	2500      	movs	r5, #0
 8004e4a:	4013      	ands	r3, r2
 8004e4c:	2b04      	cmp	r3, #4
 8004e4e:	d105      	bne.n	8004e5c <_printf_common+0x74>
 8004e50:	6833      	ldr	r3, [r6, #0]
 8004e52:	68e5      	ldr	r5, [r4, #12]
 8004e54:	1aed      	subs	r5, r5, r3
 8004e56:	43eb      	mvns	r3, r5
 8004e58:	17db      	asrs	r3, r3, #31
 8004e5a:	401d      	ands	r5, r3
 8004e5c:	68a3      	ldr	r3, [r4, #8]
 8004e5e:	6922      	ldr	r2, [r4, #16]
 8004e60:	4293      	cmp	r3, r2
 8004e62:	dd01      	ble.n	8004e68 <_printf_common+0x80>
 8004e64:	1a9b      	subs	r3, r3, r2
 8004e66:	18ed      	adds	r5, r5, r3
 8004e68:	2600      	movs	r6, #0
 8004e6a:	42b5      	cmp	r5, r6
 8004e6c:	d120      	bne.n	8004eb0 <_printf_common+0xc8>
 8004e6e:	2000      	movs	r0, #0
 8004e70:	e010      	b.n	8004e94 <_printf_common+0xac>
 8004e72:	3501      	adds	r5, #1
 8004e74:	68e3      	ldr	r3, [r4, #12]
 8004e76:	6832      	ldr	r2, [r6, #0]
 8004e78:	1a9b      	subs	r3, r3, r2
 8004e7a:	42ab      	cmp	r3, r5
 8004e7c:	ddd2      	ble.n	8004e24 <_printf_common+0x3c>
 8004e7e:	0022      	movs	r2, r4
 8004e80:	2301      	movs	r3, #1
 8004e82:	9901      	ldr	r1, [sp, #4]
 8004e84:	9800      	ldr	r0, [sp, #0]
 8004e86:	9f08      	ldr	r7, [sp, #32]
 8004e88:	3219      	adds	r2, #25
 8004e8a:	47b8      	blx	r7
 8004e8c:	3001      	adds	r0, #1
 8004e8e:	d1f0      	bne.n	8004e72 <_printf_common+0x8a>
 8004e90:	2001      	movs	r0, #1
 8004e92:	4240      	negs	r0, r0
 8004e94:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004e96:	2030      	movs	r0, #48	@ 0x30
 8004e98:	18e1      	adds	r1, r4, r3
 8004e9a:	3143      	adds	r1, #67	@ 0x43
 8004e9c:	7008      	strb	r0, [r1, #0]
 8004e9e:	0021      	movs	r1, r4
 8004ea0:	1c5a      	adds	r2, r3, #1
 8004ea2:	3145      	adds	r1, #69	@ 0x45
 8004ea4:	7809      	ldrb	r1, [r1, #0]
 8004ea6:	18a2      	adds	r2, r4, r2
 8004ea8:	3243      	adds	r2, #67	@ 0x43
 8004eaa:	3302      	adds	r3, #2
 8004eac:	7011      	strb	r1, [r2, #0]
 8004eae:	e7c1      	b.n	8004e34 <_printf_common+0x4c>
 8004eb0:	0022      	movs	r2, r4
 8004eb2:	2301      	movs	r3, #1
 8004eb4:	9901      	ldr	r1, [sp, #4]
 8004eb6:	9800      	ldr	r0, [sp, #0]
 8004eb8:	9f08      	ldr	r7, [sp, #32]
 8004eba:	321a      	adds	r2, #26
 8004ebc:	47b8      	blx	r7
 8004ebe:	3001      	adds	r0, #1
 8004ec0:	d0e6      	beq.n	8004e90 <_printf_common+0xa8>
 8004ec2:	3601      	adds	r6, #1
 8004ec4:	e7d1      	b.n	8004e6a <_printf_common+0x82>
	...

08004ec8 <_printf_i>:
 8004ec8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004eca:	b08b      	sub	sp, #44	@ 0x2c
 8004ecc:	9206      	str	r2, [sp, #24]
 8004ece:	000a      	movs	r2, r1
 8004ed0:	3243      	adds	r2, #67	@ 0x43
 8004ed2:	9307      	str	r3, [sp, #28]
 8004ed4:	9005      	str	r0, [sp, #20]
 8004ed6:	9203      	str	r2, [sp, #12]
 8004ed8:	7e0a      	ldrb	r2, [r1, #24]
 8004eda:	000c      	movs	r4, r1
 8004edc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004ede:	2a78      	cmp	r2, #120	@ 0x78
 8004ee0:	d809      	bhi.n	8004ef6 <_printf_i+0x2e>
 8004ee2:	2a62      	cmp	r2, #98	@ 0x62
 8004ee4:	d80b      	bhi.n	8004efe <_printf_i+0x36>
 8004ee6:	2a00      	cmp	r2, #0
 8004ee8:	d100      	bne.n	8004eec <_printf_i+0x24>
 8004eea:	e0ba      	b.n	8005062 <_printf_i+0x19a>
 8004eec:	497a      	ldr	r1, [pc, #488]	@ (80050d8 <_printf_i+0x210>)
 8004eee:	9104      	str	r1, [sp, #16]
 8004ef0:	2a58      	cmp	r2, #88	@ 0x58
 8004ef2:	d100      	bne.n	8004ef6 <_printf_i+0x2e>
 8004ef4:	e08e      	b.n	8005014 <_printf_i+0x14c>
 8004ef6:	0025      	movs	r5, r4
 8004ef8:	3542      	adds	r5, #66	@ 0x42
 8004efa:	702a      	strb	r2, [r5, #0]
 8004efc:	e022      	b.n	8004f44 <_printf_i+0x7c>
 8004efe:	0010      	movs	r0, r2
 8004f00:	3863      	subs	r0, #99	@ 0x63
 8004f02:	2815      	cmp	r0, #21
 8004f04:	d8f7      	bhi.n	8004ef6 <_printf_i+0x2e>
 8004f06:	f7fb f8ff 	bl	8000108 <__gnu_thumb1_case_shi>
 8004f0a:	0016      	.short	0x0016
 8004f0c:	fff6001f 	.word	0xfff6001f
 8004f10:	fff6fff6 	.word	0xfff6fff6
 8004f14:	001ffff6 	.word	0x001ffff6
 8004f18:	fff6fff6 	.word	0xfff6fff6
 8004f1c:	fff6fff6 	.word	0xfff6fff6
 8004f20:	0036009f 	.word	0x0036009f
 8004f24:	fff6007e 	.word	0xfff6007e
 8004f28:	00b0fff6 	.word	0x00b0fff6
 8004f2c:	0036fff6 	.word	0x0036fff6
 8004f30:	fff6fff6 	.word	0xfff6fff6
 8004f34:	0082      	.short	0x0082
 8004f36:	0025      	movs	r5, r4
 8004f38:	681a      	ldr	r2, [r3, #0]
 8004f3a:	3542      	adds	r5, #66	@ 0x42
 8004f3c:	1d11      	adds	r1, r2, #4
 8004f3e:	6019      	str	r1, [r3, #0]
 8004f40:	6813      	ldr	r3, [r2, #0]
 8004f42:	702b      	strb	r3, [r5, #0]
 8004f44:	2301      	movs	r3, #1
 8004f46:	e09e      	b.n	8005086 <_printf_i+0x1be>
 8004f48:	6818      	ldr	r0, [r3, #0]
 8004f4a:	6809      	ldr	r1, [r1, #0]
 8004f4c:	1d02      	adds	r2, r0, #4
 8004f4e:	060d      	lsls	r5, r1, #24
 8004f50:	d50b      	bpl.n	8004f6a <_printf_i+0xa2>
 8004f52:	6806      	ldr	r6, [r0, #0]
 8004f54:	601a      	str	r2, [r3, #0]
 8004f56:	2e00      	cmp	r6, #0
 8004f58:	da03      	bge.n	8004f62 <_printf_i+0x9a>
 8004f5a:	232d      	movs	r3, #45	@ 0x2d
 8004f5c:	9a03      	ldr	r2, [sp, #12]
 8004f5e:	4276      	negs	r6, r6
 8004f60:	7013      	strb	r3, [r2, #0]
 8004f62:	4b5d      	ldr	r3, [pc, #372]	@ (80050d8 <_printf_i+0x210>)
 8004f64:	270a      	movs	r7, #10
 8004f66:	9304      	str	r3, [sp, #16]
 8004f68:	e018      	b.n	8004f9c <_printf_i+0xd4>
 8004f6a:	6806      	ldr	r6, [r0, #0]
 8004f6c:	601a      	str	r2, [r3, #0]
 8004f6e:	0649      	lsls	r1, r1, #25
 8004f70:	d5f1      	bpl.n	8004f56 <_printf_i+0x8e>
 8004f72:	b236      	sxth	r6, r6
 8004f74:	e7ef      	b.n	8004f56 <_printf_i+0x8e>
 8004f76:	6808      	ldr	r0, [r1, #0]
 8004f78:	6819      	ldr	r1, [r3, #0]
 8004f7a:	c940      	ldmia	r1!, {r6}
 8004f7c:	0605      	lsls	r5, r0, #24
 8004f7e:	d402      	bmi.n	8004f86 <_printf_i+0xbe>
 8004f80:	0640      	lsls	r0, r0, #25
 8004f82:	d500      	bpl.n	8004f86 <_printf_i+0xbe>
 8004f84:	b2b6      	uxth	r6, r6
 8004f86:	6019      	str	r1, [r3, #0]
 8004f88:	4b53      	ldr	r3, [pc, #332]	@ (80050d8 <_printf_i+0x210>)
 8004f8a:	270a      	movs	r7, #10
 8004f8c:	9304      	str	r3, [sp, #16]
 8004f8e:	2a6f      	cmp	r2, #111	@ 0x6f
 8004f90:	d100      	bne.n	8004f94 <_printf_i+0xcc>
 8004f92:	3f02      	subs	r7, #2
 8004f94:	0023      	movs	r3, r4
 8004f96:	2200      	movs	r2, #0
 8004f98:	3343      	adds	r3, #67	@ 0x43
 8004f9a:	701a      	strb	r2, [r3, #0]
 8004f9c:	6863      	ldr	r3, [r4, #4]
 8004f9e:	60a3      	str	r3, [r4, #8]
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	db06      	blt.n	8004fb2 <_printf_i+0xea>
 8004fa4:	2104      	movs	r1, #4
 8004fa6:	6822      	ldr	r2, [r4, #0]
 8004fa8:	9d03      	ldr	r5, [sp, #12]
 8004faa:	438a      	bics	r2, r1
 8004fac:	6022      	str	r2, [r4, #0]
 8004fae:	4333      	orrs	r3, r6
 8004fb0:	d00c      	beq.n	8004fcc <_printf_i+0x104>
 8004fb2:	9d03      	ldr	r5, [sp, #12]
 8004fb4:	0030      	movs	r0, r6
 8004fb6:	0039      	movs	r1, r7
 8004fb8:	f7fb f936 	bl	8000228 <__aeabi_uidivmod>
 8004fbc:	9b04      	ldr	r3, [sp, #16]
 8004fbe:	3d01      	subs	r5, #1
 8004fc0:	5c5b      	ldrb	r3, [r3, r1]
 8004fc2:	702b      	strb	r3, [r5, #0]
 8004fc4:	0033      	movs	r3, r6
 8004fc6:	0006      	movs	r6, r0
 8004fc8:	429f      	cmp	r7, r3
 8004fca:	d9f3      	bls.n	8004fb4 <_printf_i+0xec>
 8004fcc:	2f08      	cmp	r7, #8
 8004fce:	d109      	bne.n	8004fe4 <_printf_i+0x11c>
 8004fd0:	6823      	ldr	r3, [r4, #0]
 8004fd2:	07db      	lsls	r3, r3, #31
 8004fd4:	d506      	bpl.n	8004fe4 <_printf_i+0x11c>
 8004fd6:	6862      	ldr	r2, [r4, #4]
 8004fd8:	6923      	ldr	r3, [r4, #16]
 8004fda:	429a      	cmp	r2, r3
 8004fdc:	dc02      	bgt.n	8004fe4 <_printf_i+0x11c>
 8004fde:	2330      	movs	r3, #48	@ 0x30
 8004fe0:	3d01      	subs	r5, #1
 8004fe2:	702b      	strb	r3, [r5, #0]
 8004fe4:	9b03      	ldr	r3, [sp, #12]
 8004fe6:	1b5b      	subs	r3, r3, r5
 8004fe8:	6123      	str	r3, [r4, #16]
 8004fea:	9b07      	ldr	r3, [sp, #28]
 8004fec:	0021      	movs	r1, r4
 8004fee:	9300      	str	r3, [sp, #0]
 8004ff0:	9805      	ldr	r0, [sp, #20]
 8004ff2:	9b06      	ldr	r3, [sp, #24]
 8004ff4:	aa09      	add	r2, sp, #36	@ 0x24
 8004ff6:	f7ff fef7 	bl	8004de8 <_printf_common>
 8004ffa:	3001      	adds	r0, #1
 8004ffc:	d148      	bne.n	8005090 <_printf_i+0x1c8>
 8004ffe:	2001      	movs	r0, #1
 8005000:	4240      	negs	r0, r0
 8005002:	b00b      	add	sp, #44	@ 0x2c
 8005004:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005006:	2220      	movs	r2, #32
 8005008:	6809      	ldr	r1, [r1, #0]
 800500a:	430a      	orrs	r2, r1
 800500c:	6022      	str	r2, [r4, #0]
 800500e:	2278      	movs	r2, #120	@ 0x78
 8005010:	4932      	ldr	r1, [pc, #200]	@ (80050dc <_printf_i+0x214>)
 8005012:	9104      	str	r1, [sp, #16]
 8005014:	0021      	movs	r1, r4
 8005016:	3145      	adds	r1, #69	@ 0x45
 8005018:	700a      	strb	r2, [r1, #0]
 800501a:	6819      	ldr	r1, [r3, #0]
 800501c:	6822      	ldr	r2, [r4, #0]
 800501e:	c940      	ldmia	r1!, {r6}
 8005020:	0610      	lsls	r0, r2, #24
 8005022:	d402      	bmi.n	800502a <_printf_i+0x162>
 8005024:	0650      	lsls	r0, r2, #25
 8005026:	d500      	bpl.n	800502a <_printf_i+0x162>
 8005028:	b2b6      	uxth	r6, r6
 800502a:	6019      	str	r1, [r3, #0]
 800502c:	07d3      	lsls	r3, r2, #31
 800502e:	d502      	bpl.n	8005036 <_printf_i+0x16e>
 8005030:	2320      	movs	r3, #32
 8005032:	4313      	orrs	r3, r2
 8005034:	6023      	str	r3, [r4, #0]
 8005036:	2e00      	cmp	r6, #0
 8005038:	d001      	beq.n	800503e <_printf_i+0x176>
 800503a:	2710      	movs	r7, #16
 800503c:	e7aa      	b.n	8004f94 <_printf_i+0xcc>
 800503e:	2220      	movs	r2, #32
 8005040:	6823      	ldr	r3, [r4, #0]
 8005042:	4393      	bics	r3, r2
 8005044:	6023      	str	r3, [r4, #0]
 8005046:	e7f8      	b.n	800503a <_printf_i+0x172>
 8005048:	681a      	ldr	r2, [r3, #0]
 800504a:	680d      	ldr	r5, [r1, #0]
 800504c:	1d10      	adds	r0, r2, #4
 800504e:	6949      	ldr	r1, [r1, #20]
 8005050:	6018      	str	r0, [r3, #0]
 8005052:	6813      	ldr	r3, [r2, #0]
 8005054:	062e      	lsls	r6, r5, #24
 8005056:	d501      	bpl.n	800505c <_printf_i+0x194>
 8005058:	6019      	str	r1, [r3, #0]
 800505a:	e002      	b.n	8005062 <_printf_i+0x19a>
 800505c:	066d      	lsls	r5, r5, #25
 800505e:	d5fb      	bpl.n	8005058 <_printf_i+0x190>
 8005060:	8019      	strh	r1, [r3, #0]
 8005062:	2300      	movs	r3, #0
 8005064:	9d03      	ldr	r5, [sp, #12]
 8005066:	6123      	str	r3, [r4, #16]
 8005068:	e7bf      	b.n	8004fea <_printf_i+0x122>
 800506a:	681a      	ldr	r2, [r3, #0]
 800506c:	1d11      	adds	r1, r2, #4
 800506e:	6019      	str	r1, [r3, #0]
 8005070:	6815      	ldr	r5, [r2, #0]
 8005072:	2100      	movs	r1, #0
 8005074:	0028      	movs	r0, r5
 8005076:	6862      	ldr	r2, [r4, #4]
 8005078:	f000 fb06 	bl	8005688 <memchr>
 800507c:	2800      	cmp	r0, #0
 800507e:	d001      	beq.n	8005084 <_printf_i+0x1bc>
 8005080:	1b40      	subs	r0, r0, r5
 8005082:	6060      	str	r0, [r4, #4]
 8005084:	6863      	ldr	r3, [r4, #4]
 8005086:	6123      	str	r3, [r4, #16]
 8005088:	2300      	movs	r3, #0
 800508a:	9a03      	ldr	r2, [sp, #12]
 800508c:	7013      	strb	r3, [r2, #0]
 800508e:	e7ac      	b.n	8004fea <_printf_i+0x122>
 8005090:	002a      	movs	r2, r5
 8005092:	6923      	ldr	r3, [r4, #16]
 8005094:	9906      	ldr	r1, [sp, #24]
 8005096:	9805      	ldr	r0, [sp, #20]
 8005098:	9d07      	ldr	r5, [sp, #28]
 800509a:	47a8      	blx	r5
 800509c:	3001      	adds	r0, #1
 800509e:	d0ae      	beq.n	8004ffe <_printf_i+0x136>
 80050a0:	6823      	ldr	r3, [r4, #0]
 80050a2:	079b      	lsls	r3, r3, #30
 80050a4:	d415      	bmi.n	80050d2 <_printf_i+0x20a>
 80050a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80050a8:	68e0      	ldr	r0, [r4, #12]
 80050aa:	4298      	cmp	r0, r3
 80050ac:	daa9      	bge.n	8005002 <_printf_i+0x13a>
 80050ae:	0018      	movs	r0, r3
 80050b0:	e7a7      	b.n	8005002 <_printf_i+0x13a>
 80050b2:	0022      	movs	r2, r4
 80050b4:	2301      	movs	r3, #1
 80050b6:	9906      	ldr	r1, [sp, #24]
 80050b8:	9805      	ldr	r0, [sp, #20]
 80050ba:	9e07      	ldr	r6, [sp, #28]
 80050bc:	3219      	adds	r2, #25
 80050be:	47b0      	blx	r6
 80050c0:	3001      	adds	r0, #1
 80050c2:	d09c      	beq.n	8004ffe <_printf_i+0x136>
 80050c4:	3501      	adds	r5, #1
 80050c6:	68e3      	ldr	r3, [r4, #12]
 80050c8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80050ca:	1a9b      	subs	r3, r3, r2
 80050cc:	42ab      	cmp	r3, r5
 80050ce:	dcf0      	bgt.n	80050b2 <_printf_i+0x1ea>
 80050d0:	e7e9      	b.n	80050a6 <_printf_i+0x1de>
 80050d2:	2500      	movs	r5, #0
 80050d4:	e7f7      	b.n	80050c6 <_printf_i+0x1fe>
 80050d6:	46c0      	nop			@ (mov r8, r8)
 80050d8:	08005a45 	.word	0x08005a45
 80050dc:	08005a56 	.word	0x08005a56

080050e0 <__sflush_r>:
 80050e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80050e2:	220c      	movs	r2, #12
 80050e4:	5e8b      	ldrsh	r3, [r1, r2]
 80050e6:	0005      	movs	r5, r0
 80050e8:	000c      	movs	r4, r1
 80050ea:	071a      	lsls	r2, r3, #28
 80050ec:	d456      	bmi.n	800519c <__sflush_r+0xbc>
 80050ee:	684a      	ldr	r2, [r1, #4]
 80050f0:	2a00      	cmp	r2, #0
 80050f2:	dc02      	bgt.n	80050fa <__sflush_r+0x1a>
 80050f4:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 80050f6:	2a00      	cmp	r2, #0
 80050f8:	dd4e      	ble.n	8005198 <__sflush_r+0xb8>
 80050fa:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 80050fc:	2f00      	cmp	r7, #0
 80050fe:	d04b      	beq.n	8005198 <__sflush_r+0xb8>
 8005100:	2200      	movs	r2, #0
 8005102:	2080      	movs	r0, #128	@ 0x80
 8005104:	682e      	ldr	r6, [r5, #0]
 8005106:	602a      	str	r2, [r5, #0]
 8005108:	001a      	movs	r2, r3
 800510a:	0140      	lsls	r0, r0, #5
 800510c:	6a21      	ldr	r1, [r4, #32]
 800510e:	4002      	ands	r2, r0
 8005110:	4203      	tst	r3, r0
 8005112:	d033      	beq.n	800517c <__sflush_r+0x9c>
 8005114:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005116:	89a3      	ldrh	r3, [r4, #12]
 8005118:	075b      	lsls	r3, r3, #29
 800511a:	d506      	bpl.n	800512a <__sflush_r+0x4a>
 800511c:	6863      	ldr	r3, [r4, #4]
 800511e:	1ad2      	subs	r2, r2, r3
 8005120:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005122:	2b00      	cmp	r3, #0
 8005124:	d001      	beq.n	800512a <__sflush_r+0x4a>
 8005126:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005128:	1ad2      	subs	r2, r2, r3
 800512a:	2300      	movs	r3, #0
 800512c:	0028      	movs	r0, r5
 800512e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8005130:	6a21      	ldr	r1, [r4, #32]
 8005132:	47b8      	blx	r7
 8005134:	89a2      	ldrh	r2, [r4, #12]
 8005136:	1c43      	adds	r3, r0, #1
 8005138:	d106      	bne.n	8005148 <__sflush_r+0x68>
 800513a:	6829      	ldr	r1, [r5, #0]
 800513c:	291d      	cmp	r1, #29
 800513e:	d846      	bhi.n	80051ce <__sflush_r+0xee>
 8005140:	4b29      	ldr	r3, [pc, #164]	@ (80051e8 <__sflush_r+0x108>)
 8005142:	40cb      	lsrs	r3, r1
 8005144:	07db      	lsls	r3, r3, #31
 8005146:	d542      	bpl.n	80051ce <__sflush_r+0xee>
 8005148:	2300      	movs	r3, #0
 800514a:	6063      	str	r3, [r4, #4]
 800514c:	6923      	ldr	r3, [r4, #16]
 800514e:	6023      	str	r3, [r4, #0]
 8005150:	04d2      	lsls	r2, r2, #19
 8005152:	d505      	bpl.n	8005160 <__sflush_r+0x80>
 8005154:	1c43      	adds	r3, r0, #1
 8005156:	d102      	bne.n	800515e <__sflush_r+0x7e>
 8005158:	682b      	ldr	r3, [r5, #0]
 800515a:	2b00      	cmp	r3, #0
 800515c:	d100      	bne.n	8005160 <__sflush_r+0x80>
 800515e:	6560      	str	r0, [r4, #84]	@ 0x54
 8005160:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005162:	602e      	str	r6, [r5, #0]
 8005164:	2900      	cmp	r1, #0
 8005166:	d017      	beq.n	8005198 <__sflush_r+0xb8>
 8005168:	0023      	movs	r3, r4
 800516a:	3344      	adds	r3, #68	@ 0x44
 800516c:	4299      	cmp	r1, r3
 800516e:	d002      	beq.n	8005176 <__sflush_r+0x96>
 8005170:	0028      	movs	r0, r5
 8005172:	f000 fa95 	bl	80056a0 <_free_r>
 8005176:	2300      	movs	r3, #0
 8005178:	6363      	str	r3, [r4, #52]	@ 0x34
 800517a:	e00d      	b.n	8005198 <__sflush_r+0xb8>
 800517c:	2301      	movs	r3, #1
 800517e:	0028      	movs	r0, r5
 8005180:	47b8      	blx	r7
 8005182:	0002      	movs	r2, r0
 8005184:	1c43      	adds	r3, r0, #1
 8005186:	d1c6      	bne.n	8005116 <__sflush_r+0x36>
 8005188:	682b      	ldr	r3, [r5, #0]
 800518a:	2b00      	cmp	r3, #0
 800518c:	d0c3      	beq.n	8005116 <__sflush_r+0x36>
 800518e:	2b1d      	cmp	r3, #29
 8005190:	d001      	beq.n	8005196 <__sflush_r+0xb6>
 8005192:	2b16      	cmp	r3, #22
 8005194:	d11a      	bne.n	80051cc <__sflush_r+0xec>
 8005196:	602e      	str	r6, [r5, #0]
 8005198:	2000      	movs	r0, #0
 800519a:	e01e      	b.n	80051da <__sflush_r+0xfa>
 800519c:	690e      	ldr	r6, [r1, #16]
 800519e:	2e00      	cmp	r6, #0
 80051a0:	d0fa      	beq.n	8005198 <__sflush_r+0xb8>
 80051a2:	680f      	ldr	r7, [r1, #0]
 80051a4:	600e      	str	r6, [r1, #0]
 80051a6:	1bba      	subs	r2, r7, r6
 80051a8:	9201      	str	r2, [sp, #4]
 80051aa:	2200      	movs	r2, #0
 80051ac:	079b      	lsls	r3, r3, #30
 80051ae:	d100      	bne.n	80051b2 <__sflush_r+0xd2>
 80051b0:	694a      	ldr	r2, [r1, #20]
 80051b2:	60a2      	str	r2, [r4, #8]
 80051b4:	9b01      	ldr	r3, [sp, #4]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	ddee      	ble.n	8005198 <__sflush_r+0xb8>
 80051ba:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80051bc:	0032      	movs	r2, r6
 80051be:	001f      	movs	r7, r3
 80051c0:	0028      	movs	r0, r5
 80051c2:	9b01      	ldr	r3, [sp, #4]
 80051c4:	6a21      	ldr	r1, [r4, #32]
 80051c6:	47b8      	blx	r7
 80051c8:	2800      	cmp	r0, #0
 80051ca:	dc07      	bgt.n	80051dc <__sflush_r+0xfc>
 80051cc:	89a2      	ldrh	r2, [r4, #12]
 80051ce:	2340      	movs	r3, #64	@ 0x40
 80051d0:	2001      	movs	r0, #1
 80051d2:	4313      	orrs	r3, r2
 80051d4:	b21b      	sxth	r3, r3
 80051d6:	81a3      	strh	r3, [r4, #12]
 80051d8:	4240      	negs	r0, r0
 80051da:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80051dc:	9b01      	ldr	r3, [sp, #4]
 80051de:	1836      	adds	r6, r6, r0
 80051e0:	1a1b      	subs	r3, r3, r0
 80051e2:	9301      	str	r3, [sp, #4]
 80051e4:	e7e6      	b.n	80051b4 <__sflush_r+0xd4>
 80051e6:	46c0      	nop			@ (mov r8, r8)
 80051e8:	20400001 	.word	0x20400001

080051ec <_fflush_r>:
 80051ec:	690b      	ldr	r3, [r1, #16]
 80051ee:	b570      	push	{r4, r5, r6, lr}
 80051f0:	0005      	movs	r5, r0
 80051f2:	000c      	movs	r4, r1
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d102      	bne.n	80051fe <_fflush_r+0x12>
 80051f8:	2500      	movs	r5, #0
 80051fa:	0028      	movs	r0, r5
 80051fc:	bd70      	pop	{r4, r5, r6, pc}
 80051fe:	2800      	cmp	r0, #0
 8005200:	d004      	beq.n	800520c <_fflush_r+0x20>
 8005202:	6a03      	ldr	r3, [r0, #32]
 8005204:	2b00      	cmp	r3, #0
 8005206:	d101      	bne.n	800520c <_fflush_r+0x20>
 8005208:	f7ff fb26 	bl	8004858 <__sinit>
 800520c:	220c      	movs	r2, #12
 800520e:	5ea3      	ldrsh	r3, [r4, r2]
 8005210:	2b00      	cmp	r3, #0
 8005212:	d0f1      	beq.n	80051f8 <_fflush_r+0xc>
 8005214:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005216:	07d2      	lsls	r2, r2, #31
 8005218:	d404      	bmi.n	8005224 <_fflush_r+0x38>
 800521a:	059b      	lsls	r3, r3, #22
 800521c:	d402      	bmi.n	8005224 <_fflush_r+0x38>
 800521e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005220:	f7ff fbfb 	bl	8004a1a <__retarget_lock_acquire_recursive>
 8005224:	0028      	movs	r0, r5
 8005226:	0021      	movs	r1, r4
 8005228:	f7ff ff5a 	bl	80050e0 <__sflush_r>
 800522c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800522e:	0005      	movs	r5, r0
 8005230:	07db      	lsls	r3, r3, #31
 8005232:	d4e2      	bmi.n	80051fa <_fflush_r+0xe>
 8005234:	89a3      	ldrh	r3, [r4, #12]
 8005236:	059b      	lsls	r3, r3, #22
 8005238:	d4df      	bmi.n	80051fa <_fflush_r+0xe>
 800523a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800523c:	f7ff fbee 	bl	8004a1c <__retarget_lock_release_recursive>
 8005240:	e7db      	b.n	80051fa <_fflush_r+0xe>
	...

08005244 <__malloc_lock>:
 8005244:	b510      	push	{r4, lr}
 8005246:	4802      	ldr	r0, [pc, #8]	@ (8005250 <__malloc_lock+0xc>)
 8005248:	f7ff fbe7 	bl	8004a1a <__retarget_lock_acquire_recursive>
 800524c:	bd10      	pop	{r4, pc}
 800524e:	46c0      	nop			@ (mov r8, r8)
 8005250:	2000127c 	.word	0x2000127c

08005254 <__malloc_unlock>:
 8005254:	b510      	push	{r4, lr}
 8005256:	4802      	ldr	r0, [pc, #8]	@ (8005260 <__malloc_unlock+0xc>)
 8005258:	f7ff fbe0 	bl	8004a1c <__retarget_lock_release_recursive>
 800525c:	bd10      	pop	{r4, pc}
 800525e:	46c0      	nop			@ (mov r8, r8)
 8005260:	2000127c 	.word	0x2000127c

08005264 <__sread>:
 8005264:	b570      	push	{r4, r5, r6, lr}
 8005266:	000c      	movs	r4, r1
 8005268:	250e      	movs	r5, #14
 800526a:	5f49      	ldrsh	r1, [r1, r5]
 800526c:	f000 f9ae 	bl	80055cc <_read_r>
 8005270:	2800      	cmp	r0, #0
 8005272:	db03      	blt.n	800527c <__sread+0x18>
 8005274:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8005276:	181b      	adds	r3, r3, r0
 8005278:	6563      	str	r3, [r4, #84]	@ 0x54
 800527a:	bd70      	pop	{r4, r5, r6, pc}
 800527c:	89a3      	ldrh	r3, [r4, #12]
 800527e:	4a02      	ldr	r2, [pc, #8]	@ (8005288 <__sread+0x24>)
 8005280:	4013      	ands	r3, r2
 8005282:	81a3      	strh	r3, [r4, #12]
 8005284:	e7f9      	b.n	800527a <__sread+0x16>
 8005286:	46c0      	nop			@ (mov r8, r8)
 8005288:	ffffefff 	.word	0xffffefff

0800528c <__swrite>:
 800528c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800528e:	001f      	movs	r7, r3
 8005290:	898b      	ldrh	r3, [r1, #12]
 8005292:	0005      	movs	r5, r0
 8005294:	000c      	movs	r4, r1
 8005296:	0016      	movs	r6, r2
 8005298:	05db      	lsls	r3, r3, #23
 800529a:	d505      	bpl.n	80052a8 <__swrite+0x1c>
 800529c:	230e      	movs	r3, #14
 800529e:	5ec9      	ldrsh	r1, [r1, r3]
 80052a0:	2200      	movs	r2, #0
 80052a2:	2302      	movs	r3, #2
 80052a4:	f000 f97e 	bl	80055a4 <_lseek_r>
 80052a8:	89a3      	ldrh	r3, [r4, #12]
 80052aa:	4a05      	ldr	r2, [pc, #20]	@ (80052c0 <__swrite+0x34>)
 80052ac:	0028      	movs	r0, r5
 80052ae:	4013      	ands	r3, r2
 80052b0:	81a3      	strh	r3, [r4, #12]
 80052b2:	0032      	movs	r2, r6
 80052b4:	230e      	movs	r3, #14
 80052b6:	5ee1      	ldrsh	r1, [r4, r3]
 80052b8:	003b      	movs	r3, r7
 80052ba:	f000 f9ad 	bl	8005618 <_write_r>
 80052be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80052c0:	ffffefff 	.word	0xffffefff

080052c4 <__sseek>:
 80052c4:	b570      	push	{r4, r5, r6, lr}
 80052c6:	000c      	movs	r4, r1
 80052c8:	250e      	movs	r5, #14
 80052ca:	5f49      	ldrsh	r1, [r1, r5]
 80052cc:	f000 f96a 	bl	80055a4 <_lseek_r>
 80052d0:	89a3      	ldrh	r3, [r4, #12]
 80052d2:	1c42      	adds	r2, r0, #1
 80052d4:	d103      	bne.n	80052de <__sseek+0x1a>
 80052d6:	4a05      	ldr	r2, [pc, #20]	@ (80052ec <__sseek+0x28>)
 80052d8:	4013      	ands	r3, r2
 80052da:	81a3      	strh	r3, [r4, #12]
 80052dc:	bd70      	pop	{r4, r5, r6, pc}
 80052de:	2280      	movs	r2, #128	@ 0x80
 80052e0:	0152      	lsls	r2, r2, #5
 80052e2:	4313      	orrs	r3, r2
 80052e4:	81a3      	strh	r3, [r4, #12]
 80052e6:	6560      	str	r0, [r4, #84]	@ 0x54
 80052e8:	e7f8      	b.n	80052dc <__sseek+0x18>
 80052ea:	46c0      	nop			@ (mov r8, r8)
 80052ec:	ffffefff 	.word	0xffffefff

080052f0 <__sclose>:
 80052f0:	b510      	push	{r4, lr}
 80052f2:	230e      	movs	r3, #14
 80052f4:	5ec9      	ldrsh	r1, [r1, r3]
 80052f6:	f000 f9a3 	bl	8005640 <_close_r>
 80052fa:	bd10      	pop	{r4, pc}

080052fc <__swbuf_r>:
 80052fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052fe:	0006      	movs	r6, r0
 8005300:	000d      	movs	r5, r1
 8005302:	0014      	movs	r4, r2
 8005304:	2800      	cmp	r0, #0
 8005306:	d004      	beq.n	8005312 <__swbuf_r+0x16>
 8005308:	6a03      	ldr	r3, [r0, #32]
 800530a:	2b00      	cmp	r3, #0
 800530c:	d101      	bne.n	8005312 <__swbuf_r+0x16>
 800530e:	f7ff faa3 	bl	8004858 <__sinit>
 8005312:	69a3      	ldr	r3, [r4, #24]
 8005314:	60a3      	str	r3, [r4, #8]
 8005316:	89a3      	ldrh	r3, [r4, #12]
 8005318:	071b      	lsls	r3, r3, #28
 800531a:	d502      	bpl.n	8005322 <__swbuf_r+0x26>
 800531c:	6923      	ldr	r3, [r4, #16]
 800531e:	2b00      	cmp	r3, #0
 8005320:	d109      	bne.n	8005336 <__swbuf_r+0x3a>
 8005322:	0021      	movs	r1, r4
 8005324:	0030      	movs	r0, r6
 8005326:	f000 f82b 	bl	8005380 <__swsetup_r>
 800532a:	2800      	cmp	r0, #0
 800532c:	d003      	beq.n	8005336 <__swbuf_r+0x3a>
 800532e:	2501      	movs	r5, #1
 8005330:	426d      	negs	r5, r5
 8005332:	0028      	movs	r0, r5
 8005334:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005336:	6923      	ldr	r3, [r4, #16]
 8005338:	6820      	ldr	r0, [r4, #0]
 800533a:	b2ef      	uxtb	r7, r5
 800533c:	1ac0      	subs	r0, r0, r3
 800533e:	6963      	ldr	r3, [r4, #20]
 8005340:	b2ed      	uxtb	r5, r5
 8005342:	4283      	cmp	r3, r0
 8005344:	dc05      	bgt.n	8005352 <__swbuf_r+0x56>
 8005346:	0021      	movs	r1, r4
 8005348:	0030      	movs	r0, r6
 800534a:	f7ff ff4f 	bl	80051ec <_fflush_r>
 800534e:	2800      	cmp	r0, #0
 8005350:	d1ed      	bne.n	800532e <__swbuf_r+0x32>
 8005352:	68a3      	ldr	r3, [r4, #8]
 8005354:	3001      	adds	r0, #1
 8005356:	3b01      	subs	r3, #1
 8005358:	60a3      	str	r3, [r4, #8]
 800535a:	6823      	ldr	r3, [r4, #0]
 800535c:	1c5a      	adds	r2, r3, #1
 800535e:	6022      	str	r2, [r4, #0]
 8005360:	701f      	strb	r7, [r3, #0]
 8005362:	6963      	ldr	r3, [r4, #20]
 8005364:	4283      	cmp	r3, r0
 8005366:	d004      	beq.n	8005372 <__swbuf_r+0x76>
 8005368:	89a3      	ldrh	r3, [r4, #12]
 800536a:	07db      	lsls	r3, r3, #31
 800536c:	d5e1      	bpl.n	8005332 <__swbuf_r+0x36>
 800536e:	2d0a      	cmp	r5, #10
 8005370:	d1df      	bne.n	8005332 <__swbuf_r+0x36>
 8005372:	0021      	movs	r1, r4
 8005374:	0030      	movs	r0, r6
 8005376:	f7ff ff39 	bl	80051ec <_fflush_r>
 800537a:	2800      	cmp	r0, #0
 800537c:	d0d9      	beq.n	8005332 <__swbuf_r+0x36>
 800537e:	e7d6      	b.n	800532e <__swbuf_r+0x32>

08005380 <__swsetup_r>:
 8005380:	4b2d      	ldr	r3, [pc, #180]	@ (8005438 <__swsetup_r+0xb8>)
 8005382:	b570      	push	{r4, r5, r6, lr}
 8005384:	0005      	movs	r5, r0
 8005386:	6818      	ldr	r0, [r3, #0]
 8005388:	000c      	movs	r4, r1
 800538a:	2800      	cmp	r0, #0
 800538c:	d004      	beq.n	8005398 <__swsetup_r+0x18>
 800538e:	6a03      	ldr	r3, [r0, #32]
 8005390:	2b00      	cmp	r3, #0
 8005392:	d101      	bne.n	8005398 <__swsetup_r+0x18>
 8005394:	f7ff fa60 	bl	8004858 <__sinit>
 8005398:	220c      	movs	r2, #12
 800539a:	5ea3      	ldrsh	r3, [r4, r2]
 800539c:	071a      	lsls	r2, r3, #28
 800539e:	d423      	bmi.n	80053e8 <__swsetup_r+0x68>
 80053a0:	06da      	lsls	r2, r3, #27
 80053a2:	d407      	bmi.n	80053b4 <__swsetup_r+0x34>
 80053a4:	2209      	movs	r2, #9
 80053a6:	602a      	str	r2, [r5, #0]
 80053a8:	2240      	movs	r2, #64	@ 0x40
 80053aa:	2001      	movs	r0, #1
 80053ac:	4313      	orrs	r3, r2
 80053ae:	81a3      	strh	r3, [r4, #12]
 80053b0:	4240      	negs	r0, r0
 80053b2:	e03a      	b.n	800542a <__swsetup_r+0xaa>
 80053b4:	075b      	lsls	r3, r3, #29
 80053b6:	d513      	bpl.n	80053e0 <__swsetup_r+0x60>
 80053b8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80053ba:	2900      	cmp	r1, #0
 80053bc:	d008      	beq.n	80053d0 <__swsetup_r+0x50>
 80053be:	0023      	movs	r3, r4
 80053c0:	3344      	adds	r3, #68	@ 0x44
 80053c2:	4299      	cmp	r1, r3
 80053c4:	d002      	beq.n	80053cc <__swsetup_r+0x4c>
 80053c6:	0028      	movs	r0, r5
 80053c8:	f000 f96a 	bl	80056a0 <_free_r>
 80053cc:	2300      	movs	r3, #0
 80053ce:	6363      	str	r3, [r4, #52]	@ 0x34
 80053d0:	2224      	movs	r2, #36	@ 0x24
 80053d2:	89a3      	ldrh	r3, [r4, #12]
 80053d4:	4393      	bics	r3, r2
 80053d6:	81a3      	strh	r3, [r4, #12]
 80053d8:	2300      	movs	r3, #0
 80053da:	6063      	str	r3, [r4, #4]
 80053dc:	6923      	ldr	r3, [r4, #16]
 80053de:	6023      	str	r3, [r4, #0]
 80053e0:	2308      	movs	r3, #8
 80053e2:	89a2      	ldrh	r2, [r4, #12]
 80053e4:	4313      	orrs	r3, r2
 80053e6:	81a3      	strh	r3, [r4, #12]
 80053e8:	6923      	ldr	r3, [r4, #16]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d10b      	bne.n	8005406 <__swsetup_r+0x86>
 80053ee:	21a0      	movs	r1, #160	@ 0xa0
 80053f0:	2280      	movs	r2, #128	@ 0x80
 80053f2:	89a3      	ldrh	r3, [r4, #12]
 80053f4:	0089      	lsls	r1, r1, #2
 80053f6:	0092      	lsls	r2, r2, #2
 80053f8:	400b      	ands	r3, r1
 80053fa:	4293      	cmp	r3, r2
 80053fc:	d003      	beq.n	8005406 <__swsetup_r+0x86>
 80053fe:	0021      	movs	r1, r4
 8005400:	0028      	movs	r0, r5
 8005402:	f000 f845 	bl	8005490 <__smakebuf_r>
 8005406:	220c      	movs	r2, #12
 8005408:	5ea3      	ldrsh	r3, [r4, r2]
 800540a:	2101      	movs	r1, #1
 800540c:	001a      	movs	r2, r3
 800540e:	400a      	ands	r2, r1
 8005410:	420b      	tst	r3, r1
 8005412:	d00b      	beq.n	800542c <__swsetup_r+0xac>
 8005414:	2200      	movs	r2, #0
 8005416:	60a2      	str	r2, [r4, #8]
 8005418:	6962      	ldr	r2, [r4, #20]
 800541a:	4252      	negs	r2, r2
 800541c:	61a2      	str	r2, [r4, #24]
 800541e:	2000      	movs	r0, #0
 8005420:	6922      	ldr	r2, [r4, #16]
 8005422:	4282      	cmp	r2, r0
 8005424:	d101      	bne.n	800542a <__swsetup_r+0xaa>
 8005426:	061a      	lsls	r2, r3, #24
 8005428:	d4be      	bmi.n	80053a8 <__swsetup_r+0x28>
 800542a:	bd70      	pop	{r4, r5, r6, pc}
 800542c:	0799      	lsls	r1, r3, #30
 800542e:	d400      	bmi.n	8005432 <__swsetup_r+0xb2>
 8005430:	6962      	ldr	r2, [r4, #20]
 8005432:	60a2      	str	r2, [r4, #8]
 8005434:	e7f3      	b.n	800541e <__swsetup_r+0x9e>
 8005436:	46c0      	nop			@ (mov r8, r8)
 8005438:	20000018 	.word	0x20000018

0800543c <__swhatbuf_r>:
 800543c:	b570      	push	{r4, r5, r6, lr}
 800543e:	000e      	movs	r6, r1
 8005440:	001d      	movs	r5, r3
 8005442:	230e      	movs	r3, #14
 8005444:	5ec9      	ldrsh	r1, [r1, r3]
 8005446:	0014      	movs	r4, r2
 8005448:	b096      	sub	sp, #88	@ 0x58
 800544a:	2900      	cmp	r1, #0
 800544c:	da0c      	bge.n	8005468 <__swhatbuf_r+0x2c>
 800544e:	89b2      	ldrh	r2, [r6, #12]
 8005450:	2380      	movs	r3, #128	@ 0x80
 8005452:	0011      	movs	r1, r2
 8005454:	4019      	ands	r1, r3
 8005456:	421a      	tst	r2, r3
 8005458:	d114      	bne.n	8005484 <__swhatbuf_r+0x48>
 800545a:	2380      	movs	r3, #128	@ 0x80
 800545c:	00db      	lsls	r3, r3, #3
 800545e:	2000      	movs	r0, #0
 8005460:	6029      	str	r1, [r5, #0]
 8005462:	6023      	str	r3, [r4, #0]
 8005464:	b016      	add	sp, #88	@ 0x58
 8005466:	bd70      	pop	{r4, r5, r6, pc}
 8005468:	466a      	mov	r2, sp
 800546a:	f000 f8fb 	bl	8005664 <_fstat_r>
 800546e:	2800      	cmp	r0, #0
 8005470:	dbed      	blt.n	800544e <__swhatbuf_r+0x12>
 8005472:	23f0      	movs	r3, #240	@ 0xf0
 8005474:	9901      	ldr	r1, [sp, #4]
 8005476:	021b      	lsls	r3, r3, #8
 8005478:	4019      	ands	r1, r3
 800547a:	4b04      	ldr	r3, [pc, #16]	@ (800548c <__swhatbuf_r+0x50>)
 800547c:	18c9      	adds	r1, r1, r3
 800547e:	424b      	negs	r3, r1
 8005480:	4159      	adcs	r1, r3
 8005482:	e7ea      	b.n	800545a <__swhatbuf_r+0x1e>
 8005484:	2100      	movs	r1, #0
 8005486:	2340      	movs	r3, #64	@ 0x40
 8005488:	e7e9      	b.n	800545e <__swhatbuf_r+0x22>
 800548a:	46c0      	nop			@ (mov r8, r8)
 800548c:	ffffe000 	.word	0xffffe000

08005490 <__smakebuf_r>:
 8005490:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005492:	2602      	movs	r6, #2
 8005494:	898b      	ldrh	r3, [r1, #12]
 8005496:	0005      	movs	r5, r0
 8005498:	000c      	movs	r4, r1
 800549a:	b085      	sub	sp, #20
 800549c:	4233      	tst	r3, r6
 800549e:	d007      	beq.n	80054b0 <__smakebuf_r+0x20>
 80054a0:	0023      	movs	r3, r4
 80054a2:	3347      	adds	r3, #71	@ 0x47
 80054a4:	6023      	str	r3, [r4, #0]
 80054a6:	6123      	str	r3, [r4, #16]
 80054a8:	2301      	movs	r3, #1
 80054aa:	6163      	str	r3, [r4, #20]
 80054ac:	b005      	add	sp, #20
 80054ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80054b0:	ab03      	add	r3, sp, #12
 80054b2:	aa02      	add	r2, sp, #8
 80054b4:	f7ff ffc2 	bl	800543c <__swhatbuf_r>
 80054b8:	9f02      	ldr	r7, [sp, #8]
 80054ba:	9001      	str	r0, [sp, #4]
 80054bc:	0039      	movs	r1, r7
 80054be:	0028      	movs	r0, r5
 80054c0:	f7ff fc12 	bl	8004ce8 <_malloc_r>
 80054c4:	2800      	cmp	r0, #0
 80054c6:	d108      	bne.n	80054da <__smakebuf_r+0x4a>
 80054c8:	220c      	movs	r2, #12
 80054ca:	5ea3      	ldrsh	r3, [r4, r2]
 80054cc:	059a      	lsls	r2, r3, #22
 80054ce:	d4ed      	bmi.n	80054ac <__smakebuf_r+0x1c>
 80054d0:	2203      	movs	r2, #3
 80054d2:	4393      	bics	r3, r2
 80054d4:	431e      	orrs	r6, r3
 80054d6:	81a6      	strh	r6, [r4, #12]
 80054d8:	e7e2      	b.n	80054a0 <__smakebuf_r+0x10>
 80054da:	2380      	movs	r3, #128	@ 0x80
 80054dc:	89a2      	ldrh	r2, [r4, #12]
 80054de:	6020      	str	r0, [r4, #0]
 80054e0:	4313      	orrs	r3, r2
 80054e2:	81a3      	strh	r3, [r4, #12]
 80054e4:	9b03      	ldr	r3, [sp, #12]
 80054e6:	6120      	str	r0, [r4, #16]
 80054e8:	6167      	str	r7, [r4, #20]
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d00c      	beq.n	8005508 <__smakebuf_r+0x78>
 80054ee:	0028      	movs	r0, r5
 80054f0:	230e      	movs	r3, #14
 80054f2:	5ee1      	ldrsh	r1, [r4, r3]
 80054f4:	f000 f844 	bl	8005580 <_isatty_r>
 80054f8:	2800      	cmp	r0, #0
 80054fa:	d005      	beq.n	8005508 <__smakebuf_r+0x78>
 80054fc:	2303      	movs	r3, #3
 80054fe:	89a2      	ldrh	r2, [r4, #12]
 8005500:	439a      	bics	r2, r3
 8005502:	3b02      	subs	r3, #2
 8005504:	4313      	orrs	r3, r2
 8005506:	81a3      	strh	r3, [r4, #12]
 8005508:	89a3      	ldrh	r3, [r4, #12]
 800550a:	9a01      	ldr	r2, [sp, #4]
 800550c:	4313      	orrs	r3, r2
 800550e:	81a3      	strh	r3, [r4, #12]
 8005510:	e7cc      	b.n	80054ac <__smakebuf_r+0x1c>

08005512 <_putc_r>:
 8005512:	b570      	push	{r4, r5, r6, lr}
 8005514:	0006      	movs	r6, r0
 8005516:	000d      	movs	r5, r1
 8005518:	0014      	movs	r4, r2
 800551a:	2800      	cmp	r0, #0
 800551c:	d004      	beq.n	8005528 <_putc_r+0x16>
 800551e:	6a03      	ldr	r3, [r0, #32]
 8005520:	2b00      	cmp	r3, #0
 8005522:	d101      	bne.n	8005528 <_putc_r+0x16>
 8005524:	f7ff f998 	bl	8004858 <__sinit>
 8005528:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800552a:	07db      	lsls	r3, r3, #31
 800552c:	d405      	bmi.n	800553a <_putc_r+0x28>
 800552e:	89a3      	ldrh	r3, [r4, #12]
 8005530:	059b      	lsls	r3, r3, #22
 8005532:	d402      	bmi.n	800553a <_putc_r+0x28>
 8005534:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005536:	f7ff fa70 	bl	8004a1a <__retarget_lock_acquire_recursive>
 800553a:	68a3      	ldr	r3, [r4, #8]
 800553c:	3b01      	subs	r3, #1
 800553e:	60a3      	str	r3, [r4, #8]
 8005540:	2b00      	cmp	r3, #0
 8005542:	da05      	bge.n	8005550 <_putc_r+0x3e>
 8005544:	69a2      	ldr	r2, [r4, #24]
 8005546:	4293      	cmp	r3, r2
 8005548:	db12      	blt.n	8005570 <_putc_r+0x5e>
 800554a:	b2eb      	uxtb	r3, r5
 800554c:	2b0a      	cmp	r3, #10
 800554e:	d00f      	beq.n	8005570 <_putc_r+0x5e>
 8005550:	6823      	ldr	r3, [r4, #0]
 8005552:	1c5a      	adds	r2, r3, #1
 8005554:	6022      	str	r2, [r4, #0]
 8005556:	701d      	strb	r5, [r3, #0]
 8005558:	b2ed      	uxtb	r5, r5
 800555a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800555c:	07db      	lsls	r3, r3, #31
 800555e:	d405      	bmi.n	800556c <_putc_r+0x5a>
 8005560:	89a3      	ldrh	r3, [r4, #12]
 8005562:	059b      	lsls	r3, r3, #22
 8005564:	d402      	bmi.n	800556c <_putc_r+0x5a>
 8005566:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005568:	f7ff fa58 	bl	8004a1c <__retarget_lock_release_recursive>
 800556c:	0028      	movs	r0, r5
 800556e:	bd70      	pop	{r4, r5, r6, pc}
 8005570:	0029      	movs	r1, r5
 8005572:	0022      	movs	r2, r4
 8005574:	0030      	movs	r0, r6
 8005576:	f7ff fec1 	bl	80052fc <__swbuf_r>
 800557a:	0005      	movs	r5, r0
 800557c:	e7ed      	b.n	800555a <_putc_r+0x48>
	...

08005580 <_isatty_r>:
 8005580:	2300      	movs	r3, #0
 8005582:	b570      	push	{r4, r5, r6, lr}
 8005584:	4d06      	ldr	r5, [pc, #24]	@ (80055a0 <_isatty_r+0x20>)
 8005586:	0004      	movs	r4, r0
 8005588:	0008      	movs	r0, r1
 800558a:	602b      	str	r3, [r5, #0]
 800558c:	f7fd fc1e 	bl	8002dcc <_isatty>
 8005590:	1c43      	adds	r3, r0, #1
 8005592:	d103      	bne.n	800559c <_isatty_r+0x1c>
 8005594:	682b      	ldr	r3, [r5, #0]
 8005596:	2b00      	cmp	r3, #0
 8005598:	d000      	beq.n	800559c <_isatty_r+0x1c>
 800559a:	6023      	str	r3, [r4, #0]
 800559c:	bd70      	pop	{r4, r5, r6, pc}
 800559e:	46c0      	nop			@ (mov r8, r8)
 80055a0:	20001288 	.word	0x20001288

080055a4 <_lseek_r>:
 80055a4:	b570      	push	{r4, r5, r6, lr}
 80055a6:	0004      	movs	r4, r0
 80055a8:	0008      	movs	r0, r1
 80055aa:	0011      	movs	r1, r2
 80055ac:	001a      	movs	r2, r3
 80055ae:	2300      	movs	r3, #0
 80055b0:	4d05      	ldr	r5, [pc, #20]	@ (80055c8 <_lseek_r+0x24>)
 80055b2:	602b      	str	r3, [r5, #0]
 80055b4:	f7fd fc13 	bl	8002dde <_lseek>
 80055b8:	1c43      	adds	r3, r0, #1
 80055ba:	d103      	bne.n	80055c4 <_lseek_r+0x20>
 80055bc:	682b      	ldr	r3, [r5, #0]
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d000      	beq.n	80055c4 <_lseek_r+0x20>
 80055c2:	6023      	str	r3, [r4, #0]
 80055c4:	bd70      	pop	{r4, r5, r6, pc}
 80055c6:	46c0      	nop			@ (mov r8, r8)
 80055c8:	20001288 	.word	0x20001288

080055cc <_read_r>:
 80055cc:	b570      	push	{r4, r5, r6, lr}
 80055ce:	0004      	movs	r4, r0
 80055d0:	0008      	movs	r0, r1
 80055d2:	0011      	movs	r1, r2
 80055d4:	001a      	movs	r2, r3
 80055d6:	2300      	movs	r3, #0
 80055d8:	4d05      	ldr	r5, [pc, #20]	@ (80055f0 <_read_r+0x24>)
 80055da:	602b      	str	r3, [r5, #0]
 80055dc:	f7fd fba5 	bl	8002d2a <_read>
 80055e0:	1c43      	adds	r3, r0, #1
 80055e2:	d103      	bne.n	80055ec <_read_r+0x20>
 80055e4:	682b      	ldr	r3, [r5, #0]
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d000      	beq.n	80055ec <_read_r+0x20>
 80055ea:	6023      	str	r3, [r4, #0]
 80055ec:	bd70      	pop	{r4, r5, r6, pc}
 80055ee:	46c0      	nop			@ (mov r8, r8)
 80055f0:	20001288 	.word	0x20001288

080055f4 <_sbrk_r>:
 80055f4:	2300      	movs	r3, #0
 80055f6:	b570      	push	{r4, r5, r6, lr}
 80055f8:	4d06      	ldr	r5, [pc, #24]	@ (8005614 <_sbrk_r+0x20>)
 80055fa:	0004      	movs	r4, r0
 80055fc:	0008      	movs	r0, r1
 80055fe:	602b      	str	r3, [r5, #0]
 8005600:	f7fd fbf8 	bl	8002df4 <_sbrk>
 8005604:	1c43      	adds	r3, r0, #1
 8005606:	d103      	bne.n	8005610 <_sbrk_r+0x1c>
 8005608:	682b      	ldr	r3, [r5, #0]
 800560a:	2b00      	cmp	r3, #0
 800560c:	d000      	beq.n	8005610 <_sbrk_r+0x1c>
 800560e:	6023      	str	r3, [r4, #0]
 8005610:	bd70      	pop	{r4, r5, r6, pc}
 8005612:	46c0      	nop			@ (mov r8, r8)
 8005614:	20001288 	.word	0x20001288

08005618 <_write_r>:
 8005618:	b570      	push	{r4, r5, r6, lr}
 800561a:	0004      	movs	r4, r0
 800561c:	0008      	movs	r0, r1
 800561e:	0011      	movs	r1, r2
 8005620:	001a      	movs	r2, r3
 8005622:	2300      	movs	r3, #0
 8005624:	4d05      	ldr	r5, [pc, #20]	@ (800563c <_write_r+0x24>)
 8005626:	602b      	str	r3, [r5, #0]
 8005628:	f7fd fb9c 	bl	8002d64 <_write>
 800562c:	1c43      	adds	r3, r0, #1
 800562e:	d103      	bne.n	8005638 <_write_r+0x20>
 8005630:	682b      	ldr	r3, [r5, #0]
 8005632:	2b00      	cmp	r3, #0
 8005634:	d000      	beq.n	8005638 <_write_r+0x20>
 8005636:	6023      	str	r3, [r4, #0]
 8005638:	bd70      	pop	{r4, r5, r6, pc}
 800563a:	46c0      	nop			@ (mov r8, r8)
 800563c:	20001288 	.word	0x20001288

08005640 <_close_r>:
 8005640:	2300      	movs	r3, #0
 8005642:	b570      	push	{r4, r5, r6, lr}
 8005644:	4d06      	ldr	r5, [pc, #24]	@ (8005660 <_close_r+0x20>)
 8005646:	0004      	movs	r4, r0
 8005648:	0008      	movs	r0, r1
 800564a:	602b      	str	r3, [r5, #0]
 800564c:	f7fd fba6 	bl	8002d9c <_close>
 8005650:	1c43      	adds	r3, r0, #1
 8005652:	d103      	bne.n	800565c <_close_r+0x1c>
 8005654:	682b      	ldr	r3, [r5, #0]
 8005656:	2b00      	cmp	r3, #0
 8005658:	d000      	beq.n	800565c <_close_r+0x1c>
 800565a:	6023      	str	r3, [r4, #0]
 800565c:	bd70      	pop	{r4, r5, r6, pc}
 800565e:	46c0      	nop			@ (mov r8, r8)
 8005660:	20001288 	.word	0x20001288

08005664 <_fstat_r>:
 8005664:	2300      	movs	r3, #0
 8005666:	b570      	push	{r4, r5, r6, lr}
 8005668:	4d06      	ldr	r5, [pc, #24]	@ (8005684 <_fstat_r+0x20>)
 800566a:	0004      	movs	r4, r0
 800566c:	0008      	movs	r0, r1
 800566e:	0011      	movs	r1, r2
 8005670:	602b      	str	r3, [r5, #0]
 8005672:	f7fd fb9d 	bl	8002db0 <_fstat>
 8005676:	1c43      	adds	r3, r0, #1
 8005678:	d103      	bne.n	8005682 <_fstat_r+0x1e>
 800567a:	682b      	ldr	r3, [r5, #0]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d000      	beq.n	8005682 <_fstat_r+0x1e>
 8005680:	6023      	str	r3, [r4, #0]
 8005682:	bd70      	pop	{r4, r5, r6, pc}
 8005684:	20001288 	.word	0x20001288

08005688 <memchr>:
 8005688:	b2c9      	uxtb	r1, r1
 800568a:	1882      	adds	r2, r0, r2
 800568c:	4290      	cmp	r0, r2
 800568e:	d101      	bne.n	8005694 <memchr+0xc>
 8005690:	2000      	movs	r0, #0
 8005692:	4770      	bx	lr
 8005694:	7803      	ldrb	r3, [r0, #0]
 8005696:	428b      	cmp	r3, r1
 8005698:	d0fb      	beq.n	8005692 <memchr+0xa>
 800569a:	3001      	adds	r0, #1
 800569c:	e7f6      	b.n	800568c <memchr+0x4>
	...

080056a0 <_free_r>:
 80056a0:	b570      	push	{r4, r5, r6, lr}
 80056a2:	0005      	movs	r5, r0
 80056a4:	1e0c      	subs	r4, r1, #0
 80056a6:	d010      	beq.n	80056ca <_free_r+0x2a>
 80056a8:	3c04      	subs	r4, #4
 80056aa:	6823      	ldr	r3, [r4, #0]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	da00      	bge.n	80056b2 <_free_r+0x12>
 80056b0:	18e4      	adds	r4, r4, r3
 80056b2:	0028      	movs	r0, r5
 80056b4:	f7ff fdc6 	bl	8005244 <__malloc_lock>
 80056b8:	4a1d      	ldr	r2, [pc, #116]	@ (8005730 <_free_r+0x90>)
 80056ba:	6813      	ldr	r3, [r2, #0]
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d105      	bne.n	80056cc <_free_r+0x2c>
 80056c0:	6063      	str	r3, [r4, #4]
 80056c2:	6014      	str	r4, [r2, #0]
 80056c4:	0028      	movs	r0, r5
 80056c6:	f7ff fdc5 	bl	8005254 <__malloc_unlock>
 80056ca:	bd70      	pop	{r4, r5, r6, pc}
 80056cc:	42a3      	cmp	r3, r4
 80056ce:	d908      	bls.n	80056e2 <_free_r+0x42>
 80056d0:	6820      	ldr	r0, [r4, #0]
 80056d2:	1821      	adds	r1, r4, r0
 80056d4:	428b      	cmp	r3, r1
 80056d6:	d1f3      	bne.n	80056c0 <_free_r+0x20>
 80056d8:	6819      	ldr	r1, [r3, #0]
 80056da:	685b      	ldr	r3, [r3, #4]
 80056dc:	1809      	adds	r1, r1, r0
 80056de:	6021      	str	r1, [r4, #0]
 80056e0:	e7ee      	b.n	80056c0 <_free_r+0x20>
 80056e2:	001a      	movs	r2, r3
 80056e4:	685b      	ldr	r3, [r3, #4]
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d001      	beq.n	80056ee <_free_r+0x4e>
 80056ea:	42a3      	cmp	r3, r4
 80056ec:	d9f9      	bls.n	80056e2 <_free_r+0x42>
 80056ee:	6811      	ldr	r1, [r2, #0]
 80056f0:	1850      	adds	r0, r2, r1
 80056f2:	42a0      	cmp	r0, r4
 80056f4:	d10b      	bne.n	800570e <_free_r+0x6e>
 80056f6:	6820      	ldr	r0, [r4, #0]
 80056f8:	1809      	adds	r1, r1, r0
 80056fa:	1850      	adds	r0, r2, r1
 80056fc:	6011      	str	r1, [r2, #0]
 80056fe:	4283      	cmp	r3, r0
 8005700:	d1e0      	bne.n	80056c4 <_free_r+0x24>
 8005702:	6818      	ldr	r0, [r3, #0]
 8005704:	685b      	ldr	r3, [r3, #4]
 8005706:	1841      	adds	r1, r0, r1
 8005708:	6011      	str	r1, [r2, #0]
 800570a:	6053      	str	r3, [r2, #4]
 800570c:	e7da      	b.n	80056c4 <_free_r+0x24>
 800570e:	42a0      	cmp	r0, r4
 8005710:	d902      	bls.n	8005718 <_free_r+0x78>
 8005712:	230c      	movs	r3, #12
 8005714:	602b      	str	r3, [r5, #0]
 8005716:	e7d5      	b.n	80056c4 <_free_r+0x24>
 8005718:	6820      	ldr	r0, [r4, #0]
 800571a:	1821      	adds	r1, r4, r0
 800571c:	428b      	cmp	r3, r1
 800571e:	d103      	bne.n	8005728 <_free_r+0x88>
 8005720:	6819      	ldr	r1, [r3, #0]
 8005722:	685b      	ldr	r3, [r3, #4]
 8005724:	1809      	adds	r1, r1, r0
 8005726:	6021      	str	r1, [r4, #0]
 8005728:	6063      	str	r3, [r4, #4]
 800572a:	6054      	str	r4, [r2, #4]
 800572c:	e7ca      	b.n	80056c4 <_free_r+0x24>
 800572e:	46c0      	nop			@ (mov r8, r8)
 8005730:	20001284 	.word	0x20001284

08005734 <sqrt>:
 8005734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005736:	0004      	movs	r4, r0
 8005738:	000d      	movs	r5, r1
 800573a:	f000 f821 	bl	8005780 <__ieee754_sqrt>
 800573e:	0022      	movs	r2, r4
 8005740:	0006      	movs	r6, r0
 8005742:	000f      	movs	r7, r1
 8005744:	002b      	movs	r3, r5
 8005746:	0020      	movs	r0, r4
 8005748:	0029      	movs	r1, r5
 800574a:	f7fc fce5 	bl	8002118 <__aeabi_dcmpun>
 800574e:	2800      	cmp	r0, #0
 8005750:	d113      	bne.n	800577a <sqrt+0x46>
 8005752:	2200      	movs	r2, #0
 8005754:	2300      	movs	r3, #0
 8005756:	0020      	movs	r0, r4
 8005758:	0029      	movs	r1, r5
 800575a:	f7fa fd81 	bl	8000260 <__aeabi_dcmplt>
 800575e:	2800      	cmp	r0, #0
 8005760:	d00b      	beq.n	800577a <sqrt+0x46>
 8005762:	f7ff f92f 	bl	80049c4 <__errno>
 8005766:	2321      	movs	r3, #33	@ 0x21
 8005768:	2200      	movs	r2, #0
 800576a:	6003      	str	r3, [r0, #0]
 800576c:	2300      	movs	r3, #0
 800576e:	0010      	movs	r0, r2
 8005770:	0019      	movs	r1, r3
 8005772:	f7fb f9a7 	bl	8000ac4 <__aeabi_ddiv>
 8005776:	0006      	movs	r6, r0
 8005778:	000f      	movs	r7, r1
 800577a:	0030      	movs	r0, r6
 800577c:	0039      	movs	r1, r7
 800577e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005780 <__ieee754_sqrt>:
 8005780:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005782:	000a      	movs	r2, r1
 8005784:	000d      	movs	r5, r1
 8005786:	496b      	ldr	r1, [pc, #428]	@ (8005934 <__ieee754_sqrt+0x1b4>)
 8005788:	0004      	movs	r4, r0
 800578a:	0003      	movs	r3, r0
 800578c:	0008      	movs	r0, r1
 800578e:	b087      	sub	sp, #28
 8005790:	4028      	ands	r0, r5
 8005792:	4288      	cmp	r0, r1
 8005794:	d111      	bne.n	80057ba <__ieee754_sqrt+0x3a>
 8005796:	0022      	movs	r2, r4
 8005798:	002b      	movs	r3, r5
 800579a:	0020      	movs	r0, r4
 800579c:	0029      	movs	r1, r5
 800579e:	f7fb fdcb 	bl	8001338 <__aeabi_dmul>
 80057a2:	0002      	movs	r2, r0
 80057a4:	000b      	movs	r3, r1
 80057a6:	0020      	movs	r0, r4
 80057a8:	0029      	movs	r1, r5
 80057aa:	f7fa fdc5 	bl	8000338 <__aeabi_dadd>
 80057ae:	0004      	movs	r4, r0
 80057b0:	000d      	movs	r5, r1
 80057b2:	0020      	movs	r0, r4
 80057b4:	0029      	movs	r1, r5
 80057b6:	b007      	add	sp, #28
 80057b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80057ba:	2d00      	cmp	r5, #0
 80057bc:	dc11      	bgt.n	80057e2 <__ieee754_sqrt+0x62>
 80057be:	0069      	lsls	r1, r5, #1
 80057c0:	0849      	lsrs	r1, r1, #1
 80057c2:	4321      	orrs	r1, r4
 80057c4:	d0f5      	beq.n	80057b2 <__ieee754_sqrt+0x32>
 80057c6:	2000      	movs	r0, #0
 80057c8:	4285      	cmp	r5, r0
 80057ca:	d010      	beq.n	80057ee <__ieee754_sqrt+0x6e>
 80057cc:	0022      	movs	r2, r4
 80057ce:	002b      	movs	r3, r5
 80057d0:	0020      	movs	r0, r4
 80057d2:	0029      	movs	r1, r5
 80057d4:	f7fc f896 	bl	8001904 <__aeabi_dsub>
 80057d8:	0002      	movs	r2, r0
 80057da:	000b      	movs	r3, r1
 80057dc:	f7fb f972 	bl	8000ac4 <__aeabi_ddiv>
 80057e0:	e7e5      	b.n	80057ae <__ieee754_sqrt+0x2e>
 80057e2:	1528      	asrs	r0, r5, #20
 80057e4:	d115      	bne.n	8005812 <__ieee754_sqrt+0x92>
 80057e6:	2480      	movs	r4, #128	@ 0x80
 80057e8:	2100      	movs	r1, #0
 80057ea:	0364      	lsls	r4, r4, #13
 80057ec:	e007      	b.n	80057fe <__ieee754_sqrt+0x7e>
 80057ee:	0ada      	lsrs	r2, r3, #11
 80057f0:	3815      	subs	r0, #21
 80057f2:	055b      	lsls	r3, r3, #21
 80057f4:	2a00      	cmp	r2, #0
 80057f6:	d0fa      	beq.n	80057ee <__ieee754_sqrt+0x6e>
 80057f8:	e7f5      	b.n	80057e6 <__ieee754_sqrt+0x66>
 80057fa:	0052      	lsls	r2, r2, #1
 80057fc:	3101      	adds	r1, #1
 80057fe:	4222      	tst	r2, r4
 8005800:	d0fb      	beq.n	80057fa <__ieee754_sqrt+0x7a>
 8005802:	1e4c      	subs	r4, r1, #1
 8005804:	1b00      	subs	r0, r0, r4
 8005806:	2420      	movs	r4, #32
 8005808:	001d      	movs	r5, r3
 800580a:	1a64      	subs	r4, r4, r1
 800580c:	40e5      	lsrs	r5, r4
 800580e:	408b      	lsls	r3, r1
 8005810:	432a      	orrs	r2, r5
 8005812:	4949      	ldr	r1, [pc, #292]	@ (8005938 <__ieee754_sqrt+0x1b8>)
 8005814:	0312      	lsls	r2, r2, #12
 8005816:	1844      	adds	r4, r0, r1
 8005818:	2180      	movs	r1, #128	@ 0x80
 800581a:	0b12      	lsrs	r2, r2, #12
 800581c:	0349      	lsls	r1, r1, #13
 800581e:	4311      	orrs	r1, r2
 8005820:	07c0      	lsls	r0, r0, #31
 8005822:	d403      	bmi.n	800582c <__ieee754_sqrt+0xac>
 8005824:	0fda      	lsrs	r2, r3, #31
 8005826:	0049      	lsls	r1, r1, #1
 8005828:	1851      	adds	r1, r2, r1
 800582a:	005b      	lsls	r3, r3, #1
 800582c:	2500      	movs	r5, #0
 800582e:	1062      	asrs	r2, r4, #1
 8005830:	0049      	lsls	r1, r1, #1
 8005832:	2480      	movs	r4, #128	@ 0x80
 8005834:	9205      	str	r2, [sp, #20]
 8005836:	0fda      	lsrs	r2, r3, #31
 8005838:	1852      	adds	r2, r2, r1
 800583a:	2016      	movs	r0, #22
 800583c:	0029      	movs	r1, r5
 800583e:	005b      	lsls	r3, r3, #1
 8005840:	03a4      	lsls	r4, r4, #14
 8005842:	190e      	adds	r6, r1, r4
 8005844:	4296      	cmp	r6, r2
 8005846:	dc02      	bgt.n	800584e <__ieee754_sqrt+0xce>
 8005848:	1931      	adds	r1, r6, r4
 800584a:	1b92      	subs	r2, r2, r6
 800584c:	192d      	adds	r5, r5, r4
 800584e:	0fde      	lsrs	r6, r3, #31
 8005850:	0052      	lsls	r2, r2, #1
 8005852:	3801      	subs	r0, #1
 8005854:	1992      	adds	r2, r2, r6
 8005856:	005b      	lsls	r3, r3, #1
 8005858:	0864      	lsrs	r4, r4, #1
 800585a:	2800      	cmp	r0, #0
 800585c:	d1f1      	bne.n	8005842 <__ieee754_sqrt+0xc2>
 800585e:	2620      	movs	r6, #32
 8005860:	2780      	movs	r7, #128	@ 0x80
 8005862:	0004      	movs	r4, r0
 8005864:	9604      	str	r6, [sp, #16]
 8005866:	063f      	lsls	r7, r7, #24
 8005868:	183e      	adds	r6, r7, r0
 800586a:	46b4      	mov	ip, r6
 800586c:	428a      	cmp	r2, r1
 800586e:	dc02      	bgt.n	8005876 <__ieee754_sqrt+0xf6>
 8005870:	d114      	bne.n	800589c <__ieee754_sqrt+0x11c>
 8005872:	429e      	cmp	r6, r3
 8005874:	d812      	bhi.n	800589c <__ieee754_sqrt+0x11c>
 8005876:	4660      	mov	r0, ip
 8005878:	4666      	mov	r6, ip
 800587a:	19c0      	adds	r0, r0, r7
 800587c:	9100      	str	r1, [sp, #0]
 800587e:	2e00      	cmp	r6, #0
 8005880:	da03      	bge.n	800588a <__ieee754_sqrt+0x10a>
 8005882:	43c6      	mvns	r6, r0
 8005884:	0ff6      	lsrs	r6, r6, #31
 8005886:	198e      	adds	r6, r1, r6
 8005888:	9600      	str	r6, [sp, #0]
 800588a:	1a52      	subs	r2, r2, r1
 800588c:	4563      	cmp	r3, ip
 800588e:	4189      	sbcs	r1, r1
 8005890:	4249      	negs	r1, r1
 8005892:	1a52      	subs	r2, r2, r1
 8005894:	4661      	mov	r1, ip
 8005896:	1a5b      	subs	r3, r3, r1
 8005898:	9900      	ldr	r1, [sp, #0]
 800589a:	19e4      	adds	r4, r4, r7
 800589c:	0fde      	lsrs	r6, r3, #31
 800589e:	0052      	lsls	r2, r2, #1
 80058a0:	1992      	adds	r2, r2, r6
 80058a2:	9e04      	ldr	r6, [sp, #16]
 80058a4:	005b      	lsls	r3, r3, #1
 80058a6:	3e01      	subs	r6, #1
 80058a8:	087f      	lsrs	r7, r7, #1
 80058aa:	9604      	str	r6, [sp, #16]
 80058ac:	2e00      	cmp	r6, #0
 80058ae:	d1db      	bne.n	8005868 <__ieee754_sqrt+0xe8>
 80058b0:	431a      	orrs	r2, r3
 80058b2:	d01f      	beq.n	80058f4 <__ieee754_sqrt+0x174>
 80058b4:	4e21      	ldr	r6, [pc, #132]	@ (800593c <__ieee754_sqrt+0x1bc>)
 80058b6:	4f22      	ldr	r7, [pc, #136]	@ (8005940 <__ieee754_sqrt+0x1c0>)
 80058b8:	6830      	ldr	r0, [r6, #0]
 80058ba:	6871      	ldr	r1, [r6, #4]
 80058bc:	683a      	ldr	r2, [r7, #0]
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	9200      	str	r2, [sp, #0]
 80058c2:	9301      	str	r3, [sp, #4]
 80058c4:	6832      	ldr	r2, [r6, #0]
 80058c6:	6873      	ldr	r3, [r6, #4]
 80058c8:	9202      	str	r2, [sp, #8]
 80058ca:	9303      	str	r3, [sp, #12]
 80058cc:	9a00      	ldr	r2, [sp, #0]
 80058ce:	9b01      	ldr	r3, [sp, #4]
 80058d0:	f7fc f818 	bl	8001904 <__aeabi_dsub>
 80058d4:	0002      	movs	r2, r0
 80058d6:	000b      	movs	r3, r1
 80058d8:	9802      	ldr	r0, [sp, #8]
 80058da:	9903      	ldr	r1, [sp, #12]
 80058dc:	f7fa fcca 	bl	8000274 <__aeabi_dcmple>
 80058e0:	2800      	cmp	r0, #0
 80058e2:	d007      	beq.n	80058f4 <__ieee754_sqrt+0x174>
 80058e4:	6830      	ldr	r0, [r6, #0]
 80058e6:	6871      	ldr	r1, [r6, #4]
 80058e8:	683a      	ldr	r2, [r7, #0]
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	1c67      	adds	r7, r4, #1
 80058ee:	d10c      	bne.n	800590a <__ieee754_sqrt+0x18a>
 80058f0:	9c04      	ldr	r4, [sp, #16]
 80058f2:	3501      	adds	r5, #1
 80058f4:	4a13      	ldr	r2, [pc, #76]	@ (8005944 <__ieee754_sqrt+0x1c4>)
 80058f6:	106b      	asrs	r3, r5, #1
 80058f8:	189b      	adds	r3, r3, r2
 80058fa:	9a05      	ldr	r2, [sp, #20]
 80058fc:	07ed      	lsls	r5, r5, #31
 80058fe:	0864      	lsrs	r4, r4, #1
 8005900:	0512      	lsls	r2, r2, #20
 8005902:	4325      	orrs	r5, r4
 8005904:	0028      	movs	r0, r5
 8005906:	18d1      	adds	r1, r2, r3
 8005908:	e751      	b.n	80057ae <__ieee754_sqrt+0x2e>
 800590a:	f7fa fd15 	bl	8000338 <__aeabi_dadd>
 800590e:	6877      	ldr	r7, [r6, #4]
 8005910:	6836      	ldr	r6, [r6, #0]
 8005912:	0002      	movs	r2, r0
 8005914:	000b      	movs	r3, r1
 8005916:	0030      	movs	r0, r6
 8005918:	0039      	movs	r1, r7
 800591a:	f7fa fca1 	bl	8000260 <__aeabi_dcmplt>
 800591e:	2800      	cmp	r0, #0
 8005920:	d004      	beq.n	800592c <__ieee754_sqrt+0x1ac>
 8005922:	3402      	adds	r4, #2
 8005924:	4263      	negs	r3, r4
 8005926:	4163      	adcs	r3, r4
 8005928:	18ed      	adds	r5, r5, r3
 800592a:	e7e3      	b.n	80058f4 <__ieee754_sqrt+0x174>
 800592c:	2301      	movs	r3, #1
 800592e:	3401      	adds	r4, #1
 8005930:	439c      	bics	r4, r3
 8005932:	e7df      	b.n	80058f4 <__ieee754_sqrt+0x174>
 8005934:	7ff00000 	.word	0x7ff00000
 8005938:	fffffc01 	.word	0xfffffc01
 800593c:	08005a70 	.word	0x08005a70
 8005940:	08005a68 	.word	0x08005a68
 8005944:	3fe00000 	.word	0x3fe00000

08005948 <_init>:
 8005948:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800594a:	46c0      	nop			@ (mov r8, r8)
 800594c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800594e:	bc08      	pop	{r3}
 8005950:	469e      	mov	lr, r3
 8005952:	4770      	bx	lr

08005954 <_fini>:
 8005954:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005956:	46c0      	nop			@ (mov r8, r8)
 8005958:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800595a:	bc08      	pop	{r3}
 800595c:	469e      	mov	lr, r3
 800595e:	4770      	bx	lr
