#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Aug 30 13:15:22 2024
# Process ID: 10369
# Current directory: /home/student/zschab/Desktop/Projekt_UEC2/fpga
# Command line: vivado -mode tcl -source scripts/generate_bitstream.tcl
# Log file: /home/student/zschab/Desktop/Projekt_UEC2/fpga/vivado.log
# Journal file: /home/student/zschab/Desktop/Projekt_UEC2/fpga/vivado.jou
# Running On: cadence36, OS: Linux, CPU Frequency: 3896.289 MHz, CPU Physical cores: 4, Host memory: 16720 MB
#-----------------------------------------------------------
source scripts/generate_bitstream.tcl
# source scripts/project_details.tcl
## set project_name vga_project
## set top_module top_vga_basys3
## set target xc7a35tcpg236-1
## set xdc_files {
##     constraints/top_vga_basys3.xdc
##     constraints/clk_wiz_0.xdc
##     constraints/clk_wiz_0_late.xdc
## }
## set sv_files {
##     ../rtl/vga_pkg.sv 
##     ../rtl/state_pkg.sv
##     ../rtl/vga_if.sv
##     ../rtl/vga_timing.sv
##     ../rtl/draw_bg.sv
##     ../rtl/draw_rect.sv
##     ../rtl/draw_rect_ctl.sv
##     ../rtl/top_vga.sv
##     ../rtl/draw_mouse.sv
##     ../rtl/keyboard.sv
##     ../rtl/image_rom.sv
##     ../rtl/draw_buttons.sv
##     ../rtl/draw_player1.sv
##     ../rtl/draw_player2.sv
##     ../rtl/draw_player_ctl.sv
##     rtl/top_vga_basys3.sv
##     rtl/clk_wiz_0_clk_wiz.v
##     rtl/clk_wiz_0.v
## }
## set verilog_files {
##     rtl/clk_wiz_0_clk_wiz.v
##     rtl/clk_wiz_0.v
##  }
## set vhdl_files {
##     ../rtl/MouseCtl.vhd
##     ../rtl/MouseDisplay.vhd
##     ../rtl/Ps2Interface.vhd
##  }
## set mem_files {
##     ../rtl/mine.dat
##  
##  }
# proc create_new_project {project_name target top_module} {
#     file mkdir build
#     create_project ${project_name} build -part ${target} -force
# 
#     # read files from the variables provided by the project_details.tcl
#     if {[info exists ::xdc_files]}     {read_xdc ${::xdc_files}}
#     if {[info exists ::sv_files]}      {read_verilog -sv ${::sv_files}}
#     if {[info exists ::verilog_files]} {read_verilog ${::verilog_files}}
#     if {[info exists ::vhdl_files]}    {read_vhdl ${::vhdl_files}}
#     if {[info exists ::mem_files]}     {read_mem ${::mem_files}}
# 
#     set_property top ${top_module} [current_fileset]
#     update_compile_order -fileset sources_1
# }
# proc generate_bitstream {} {
#     # Run synthesis
#     reset_run synth_1
#     launch_runs synth_1 -jobs 8
#     wait_on_run synth_1
# 
#     # Run implemenatation up to bitstream generation
#     launch_runs impl_1 -to_step write_bitstream -jobs 8
#     wait_on_run impl_1
# }
# create_new_project $project_name $target $top_module
WARNING: [filemgmt 56-12] File '/home/student/zschab/Desktop/Projekt_UEC2/fpga/rtl/clk_wiz_0_clk_wiz.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/student/zschab/Desktop/Projekt_UEC2/fpga/rtl/clk_wiz_0.v' cannot be added to the project because it already exists in the project, skipping this file
# generate_bitstream
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Fri Aug 30 13:15:38 2024] Launched synth_1...
Run output will be captured here: /home/student/zschab/Desktop/Projekt_UEC2/fpga/build/vga_project.runs/synth_1/runme.log
[Fri Aug 30 13:15:38 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log top_vga_basys3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_vga_basys3.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top_vga_basys3.tcl -notrace
Command: synth_design -top top_vga_basys3 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11617
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2717.816 ; gain = 0.000 ; free physical = 949 ; free virtual = 11245
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_vga_basys3' [/home/student/zschab/Desktop/Projekt_UEC2/fpga/rtl/top_vga_basys3.sv:17]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/student/zschab/Desktop/Projekt_UEC2/fpga/rtl/clk_wiz_0.v:71]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [/home/student/zschab/Desktop/Projekt_UEC2/fpga/rtl/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55204]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55204]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:63510]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 25 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:63510]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'BUFGCE' [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1093]
INFO: [Synth 8-6155] done synthesizing module 'BUFGCE' (4#1) [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1093]
INFO: [Synth 8-6157] synthesizing module 'BUFH' [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1319]
INFO: [Synth 8-6155] done synthesizing module 'BUFH' (5#1) [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1319]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (6#1) [/home/student/zschab/Desktop/Projekt_UEC2/fpga/rtl/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (7#1) [/home/student/zschab/Desktop/Projekt_UEC2/fpga/rtl/clk_wiz_0.v:71]
WARNING: [Synth 8-7071] port 'locked' of module 'clk_wiz_0' is unconnected for instance 'u_clk' [/home/student/zschab/Desktop/Projekt_UEC2/fpga/rtl/top_vga_basys3.sv:46]
WARNING: [Synth 8-7023] instance 'u_clk' of module 'clk_wiz_0' has 4 connections declared, but only 3 given [/home/student/zschab/Desktop/Projekt_UEC2/fpga/rtl/top_vga_basys3.sv:46]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:74749]
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (8#1) [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:74749]
INFO: [Synth 8-6157] synthesizing module 'top_vga' [/home/student/zschab/Desktop/Projekt_UEC2/rtl/top_vga.sv:1]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/zschab/Desktop/Projekt_UEC2/rtl/vga_if.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (8#1) [/home/student/zschab/Desktop/Projekt_UEC2/rtl/vga_if.sv:12]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/zschab/Desktop/Projekt_UEC2/rtl/vga_if.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (8#1) [/home/student/zschab/Desktop/Projekt_UEC2/rtl/vga_if.sv:12]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/zschab/Desktop/Projekt_UEC2/rtl/vga_if.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (8#1) [/home/student/zschab/Desktop/Projekt_UEC2/rtl/vga_if.sv:12]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/zschab/Desktop/Projekt_UEC2/rtl/vga_if.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (8#1) [/home/student/zschab/Desktop/Projekt_UEC2/rtl/vga_if.sv:12]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/zschab/Desktop/Projekt_UEC2/rtl/vga_if.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (8#1) [/home/student/zschab/Desktop/Projekt_UEC2/rtl/vga_if.sv:12]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/zschab/Desktop/Projekt_UEC2/rtl/vga_if.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (8#1) [/home/student/zschab/Desktop/Projekt_UEC2/rtl/vga_if.sv:12]
INFO: [Synth 8-6157] synthesizing module 'vga_timing' [/home/student/zschab/Desktop/Projekt_UEC2/rtl/vga_timing.sv:13]
WARNING: [Synth 8-3848] Net vga_out\.rgb in module/entity vga_timing does not have driver. [/home/student/zschab/Desktop/Projekt_UEC2/rtl/vga_timing.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'vga_timing' (9#1) [/home/student/zschab/Desktop/Projekt_UEC2/rtl/vga_timing.sv:13]
INFO: [Synth 8-6157] synthesizing module 'draw_bg' [/home/student/zschab/Desktop/Projekt_UEC2/rtl/draw_bg.sv:13]
WARNING: [Synth 8-3848] Net rgb_out in module/entity draw_bg does not have driver. [/home/student/zschab/Desktop/Projekt_UEC2/rtl/draw_bg.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'draw_bg' (10#1) [/home/student/zschab/Desktop/Projekt_UEC2/rtl/draw_bg.sv:13]
INFO: [Synth 8-6157] synthesizing module 'draw_buttons' [/home/student/zschab/Desktop/Projekt_UEC2/rtl/draw_buttons.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'draw_buttons' (11#1) [/home/student/zschab/Desktop/Projekt_UEC2/rtl/draw_buttons.sv:9]
WARNING: [Synth 8-689] width (2) of port connection 'button_pressed' does not match port width (1) of module 'draw_buttons' [/home/student/zschab/Desktop/Projekt_UEC2/rtl/top_vga.sv:74]
INFO: [Synth 8-6157] synthesizing module 'draw_rect' [/home/student/zschab/Desktop/Projekt_UEC2/rtl/draw_rect.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'draw_rect' (12#1) [/home/student/zschab/Desktop/Projekt_UEC2/rtl/draw_rect.sv:9]
INFO: [Synth 8-6157] synthesizing module 'image_rom' [/home/student/zschab/Desktop/Projekt_UEC2/rtl/image_rom.sv:9]
INFO: [Synth 8-3876] $readmem data file 'mine.dat' is read successfully [/home/student/zschab/Desktop/Projekt_UEC2/rtl/image_rom.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'image_rom' (13#1) [/home/student/zschab/Desktop/Projekt_UEC2/rtl/image_rom.sv:9]
INFO: [Synth 8-6157] synthesizing module 'draw_rect_ctl' [/home/student/zschab/Desktop/Projekt_UEC2/rtl/draw_rect_ctl.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'draw_rect_ctl' (14#1) [/home/student/zschab/Desktop/Projekt_UEC2/rtl/draw_rect_ctl.sv:10]
WARNING: [Synth 8-689] width (2) of port connection 'button_pressed' does not match port width (1) of module 'draw_rect_ctl' [/home/student/zschab/Desktop/Projekt_UEC2/rtl/top_vga.sv:100]
INFO: [Synth 8-638] synthesizing module 'MouseCtl' [/home/student/zschab/Desktop/Projekt_UEC2/rtl/MouseCtl.vhd:207]
INFO: [Synth 8-3491] module 'Ps2Interface' declared at '/home/student/zschab/Desktop/Projekt_UEC2/rtl/Ps2Interface.vhd:152' bound to instance 'Inst_Ps2Interface' of component 'Ps2Interface' [/home/student/zschab/Desktop/Projekt_UEC2/rtl/MouseCtl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'Ps2Interface' [/home/student/zschab/Desktop/Projekt_UEC2/rtl/Ps2Interface.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'Ps2Interface' (15#1) [/home/student/zschab/Desktop/Projekt_UEC2/rtl/Ps2Interface.vhd:180]
WARNING: [Synth 8-6014] Unused sequential element set_x.inc_reg was removed.  [/home/student/zschab/Desktop/Projekt_UEC2/rtl/MouseCtl.vhd:450]
WARNING: [Synth 8-6014] Unused sequential element set_x.x_inter_reg was removed.  [/home/student/zschab/Desktop/Projekt_UEC2/rtl/MouseCtl.vhd:456]
WARNING: [Synth 8-6014] Unused sequential element set_y.inc_reg was removed.  [/home/student/zschab/Desktop/Projekt_UEC2/rtl/MouseCtl.vhd:514]
WARNING: [Synth 8-6014] Unused sequential element set_y.y_inter_reg was removed.  [/home/student/zschab/Desktop/Projekt_UEC2/rtl/MouseCtl.vhd:520]
INFO: [Synth 8-256] done synthesizing module 'MouseCtl' (16#1) [/home/student/zschab/Desktop/Projekt_UEC2/rtl/MouseCtl.vhd:207]
WARNING: [Synth 8-7071] port 'setx' of module 'MouseCtl' is unconnected for instance 'u_mouse_ctl' [/home/student/zschab/Desktop/Projekt_UEC2/rtl/top_vga.sv:104]
WARNING: [Synth 8-7071] port 'sety' of module 'MouseCtl' is unconnected for instance 'u_mouse_ctl' [/home/student/zschab/Desktop/Projekt_UEC2/rtl/top_vga.sv:104]
WARNING: [Synth 8-7071] port 'setmax_x' of module 'MouseCtl' is unconnected for instance 'u_mouse_ctl' [/home/student/zschab/Desktop/Projekt_UEC2/rtl/top_vga.sv:104]
WARNING: [Synth 8-7071] port 'setmax_y' of module 'MouseCtl' is unconnected for instance 'u_mouse_ctl' [/home/student/zschab/Desktop/Projekt_UEC2/rtl/top_vga.sv:104]
WARNING: [Synth 8-7023] instance 'u_mouse_ctl' of module 'MouseCtl' has 16 connections declared, but only 12 given [/home/student/zschab/Desktop/Projekt_UEC2/rtl/top_vga.sv:104]
INFO: [Synth 8-6157] synthesizing module 'draw_player_ctl' [/home/student/zschab/Desktop/Projekt_UEC2/rtl/draw_player_ctl.sv:11]
WARNING: [Synth 8-87] always_comb on 'state_nxt_reg' did not result in combinational logic [/home/student/zschab/Desktop/Projekt_UEC2/rtl/draw_player_ctl.sv:58]
WARNING: [Synth 8-87] always_comb on 'xpos_nxt2_reg' did not result in combinational logic [/home/student/zschab/Desktop/Projekt_UEC2/rtl/draw_player_ctl.sv:79]
WARNING: [Synth 8-87] always_comb on 'ypos_nxt2_reg' did not result in combinational logic [/home/student/zschab/Desktop/Projekt_UEC2/rtl/draw_player_ctl.sv:109]
INFO: [Synth 8-6155] done synthesizing module 'draw_player_ctl' (17#1) [/home/student/zschab/Desktop/Projekt_UEC2/rtl/draw_player_ctl.sv:11]
WARNING: [Synth 8-689] width (2) of port connection 'button_pressed' does not match port width (1) of module 'draw_player_ctl' [/home/student/zschab/Desktop/Projekt_UEC2/rtl/top_vga.sv:130]
INFO: [Synth 8-6157] synthesizing module 'draw_player1' [/home/student/zschab/Desktop/Projekt_UEC2/rtl/draw_player1.sv:12]
INFO: [Synth 8-155] case statement is not full and has no default [/home/student/zschab/Desktop/Projekt_UEC2/rtl/draw_player1.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'draw_player1' (18#1) [/home/student/zschab/Desktop/Projekt_UEC2/rtl/draw_player1.sv:12]
INFO: [Synth 8-6157] synthesizing module 'draw_player2' [/home/student/zschab/Desktop/Projekt_UEC2/rtl/draw_player2.sv:12]
INFO: [Synth 8-155] case statement is not full and has no default [/home/student/zschab/Desktop/Projekt_UEC2/rtl/draw_player2.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'draw_player2' (19#1) [/home/student/zschab/Desktop/Projekt_UEC2/rtl/draw_player2.sv:12]
WARNING: [Synth 8-3848] Net tx in module/entity top_vga does not have driver. [/home/student/zschab/Desktop/Projekt_UEC2/rtl/top_vga.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'top_vga' (20#1) [/home/student/zschab/Desktop/Projekt_UEC2/rtl/top_vga.sv:1]
WARNING: [Synth 8-7071] port 'rx' of module 'top_vga' is unconnected for instance 'u_top_vga' [/home/student/zschab/Desktop/Projekt_UEC2/fpga/rtl/top_vga_basys3.sv:81]
WARNING: [Synth 8-7071] port 'xpos' of module 'top_vga' is unconnected for instance 'u_top_vga' [/home/student/zschab/Desktop/Projekt_UEC2/fpga/rtl/top_vga_basys3.sv:81]
WARNING: [Synth 8-7071] port 'ypos' of module 'top_vga' is unconnected for instance 'u_top_vga' [/home/student/zschab/Desktop/Projekt_UEC2/fpga/rtl/top_vga_basys3.sv:81]
WARNING: [Synth 8-7071] port 'tx' of module 'top_vga' is unconnected for instance 'u_top_vga' [/home/student/zschab/Desktop/Projekt_UEC2/fpga/rtl/top_vga_basys3.sv:81]
WARNING: [Synth 8-7023] instance 'u_top_vga' of module 'top_vga' has 14 connections declared, but only 10 given [/home/student/zschab/Desktop/Projekt_UEC2/fpga/rtl/top_vga_basys3.sv:81]
INFO: [Synth 8-6155] done synthesizing module 'top_vga_basys3' (21#1) [/home/student/zschab/Desktop/Projekt_UEC2/fpga/rtl/top_vga_basys3.sv:17]
WARNING: [Synth 8-7129] Port xpos_player2[11] in module draw_player2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port xpos_player2[10] in module draw_player2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port xpos_player2[9] in module draw_player2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port xpos_player2[8] in module draw_player2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port xpos_player2[7] in module draw_player2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port xpos_player2[6] in module draw_player2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port xpos_player2[5] in module draw_player2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port xpos_player2[4] in module draw_player2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port xpos_player2[3] in module draw_player2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port xpos_player2[2] in module draw_player2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port xpos_player2[1] in module draw_player2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port xpos_player2[0] in module draw_player2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ypos_player1[11] in module draw_buttons is either unconnected or has no load
WARNING: [Synth 8-7129] Port ypos_player1[10] in module draw_buttons is either unconnected or has no load
WARNING: [Synth 8-7129] Port ypos_player1[9] in module draw_buttons is either unconnected or has no load
WARNING: [Synth 8-7129] Port ypos_player1[8] in module draw_buttons is either unconnected or has no load
WARNING: [Synth 8-7129] Port ypos_player1[7] in module draw_buttons is either unconnected or has no load
WARNING: [Synth 8-7129] Port ypos_player1[6] in module draw_buttons is either unconnected or has no load
WARNING: [Synth 8-7129] Port ypos_player1[5] in module draw_buttons is either unconnected or has no load
WARNING: [Synth 8-7129] Port ypos_player1[4] in module draw_buttons is either unconnected or has no load
WARNING: [Synth 8-7129] Port ypos_player1[3] in module draw_buttons is either unconnected or has no load
WARNING: [Synth 8-7129] Port ypos_player1[2] in module draw_buttons is either unconnected or has no load
WARNING: [Synth 8-7129] Port ypos_player1[1] in module draw_buttons is either unconnected or has no load
WARNING: [Synth 8-7129] Port ypos_player1[0] in module draw_buttons is either unconnected or has no load
WARNING: [Synth 8-7129] Port xpos_player2[11] in module draw_buttons is either unconnected or has no load
WARNING: [Synth 8-7129] Port xpos_player2[10] in module draw_buttons is either unconnected or has no load
WARNING: [Synth 8-7129] Port xpos_player2[9] in module draw_buttons is either unconnected or has no load
WARNING: [Synth 8-7129] Port xpos_player2[8] in module draw_buttons is either unconnected or has no load
WARNING: [Synth 8-7129] Port xpos_player2[7] in module draw_buttons is either unconnected or has no load
WARNING: [Synth 8-7129] Port xpos_player2[6] in module draw_buttons is either unconnected or has no load
WARNING: [Synth 8-7129] Port xpos_player2[5] in module draw_buttons is either unconnected or has no load
WARNING: [Synth 8-7129] Port xpos_player2[4] in module draw_buttons is either unconnected or has no load
WARNING: [Synth 8-7129] Port xpos_player2[3] in module draw_buttons is either unconnected or has no load
WARNING: [Synth 8-7129] Port xpos_player2[2] in module draw_buttons is either unconnected or has no load
WARNING: [Synth 8-7129] Port xpos_player2[1] in module draw_buttons is either unconnected or has no load
WARNING: [Synth 8-7129] Port xpos_player2[0] in module draw_buttons is either unconnected or has no load
WARNING: [Synth 8-7129] Port ypos_player2[11] in module draw_buttons is either unconnected or has no load
WARNING: [Synth 8-7129] Port ypos_player2[10] in module draw_buttons is either unconnected or has no load
WARNING: [Synth 8-7129] Port ypos_player2[9] in module draw_buttons is either unconnected or has no load
WARNING: [Synth 8-7129] Port ypos_player2[8] in module draw_buttons is either unconnected or has no load
WARNING: [Synth 8-7129] Port ypos_player2[7] in module draw_buttons is either unconnected or has no load
WARNING: [Synth 8-7129] Port ypos_player2[6] in module draw_buttons is either unconnected or has no load
WARNING: [Synth 8-7129] Port ypos_player2[5] in module draw_buttons is either unconnected or has no load
WARNING: [Synth 8-7129] Port ypos_player2[4] in module draw_buttons is either unconnected or has no load
WARNING: [Synth 8-7129] Port ypos_player2[3] in module draw_buttons is either unconnected or has no load
WARNING: [Synth 8-7129] Port ypos_player2[2] in module draw_buttons is either unconnected or has no load
WARNING: [Synth 8-7129] Port ypos_player2[1] in module draw_buttons is either unconnected or has no load
WARNING: [Synth 8-7129] Port ypos_player2[0] in module draw_buttons is either unconnected or has no load
WARNING: [Synth 8-7129] Port rgb_out[11] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port rgb_out[10] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port rgb_out[9] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port rgb_out[8] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port rgb_out[7] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port rgb_out[6] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port rgb_out[5] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port rgb_out[4] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port rgb_out[3] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port rgb_out[2] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port rgb_out[1] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port rgb_out[0] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[11] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[10] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[9] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[8] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[7] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[6] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[5] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[4] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[3] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[2] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[1] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[0] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[11] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[10] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[9] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[8] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[7] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[6] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[5] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[4] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[3] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[2] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[1] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[0] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx in module top_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port xpos in module top_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port ypos in module top_vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx in module top_vga is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2717.816 ; gain = 0.000 ; free physical = 1602 ; free virtual = 11899
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2717.816 ; gain = 0.000 ; free physical = 1601 ; free virtual = 11897
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2717.816 ; gain = 0.000 ; free physical = 1601 ; free virtual = 11897
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2717.816 ; gain = 0.000 ; free physical = 1588 ; free virtual = 11884
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'u_clk/inst/clkout1_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'u_clk/inst/clkout2_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/student/zschab/Desktop/Projekt_UEC2/fpga/constraints/top_vga_basys3.xdc]
Finished Parsing XDC File [/home/student/zschab/Desktop/Projekt_UEC2/fpga/constraints/top_vga_basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/student/zschab/Desktop/Projekt_UEC2/fpga/constraints/top_vga_basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_vga_basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_vga_basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/student/zschab/Desktop/Projekt_UEC2/fpga/constraints/clk_wiz_0.xdc]
Finished Parsing XDC File [/home/student/zschab/Desktop/Projekt_UEC2/fpga/constraints/clk_wiz_0.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/student/zschab/Desktop/Projekt_UEC2/fpga/constraints/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_vga_basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_vga_basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/student/zschab/Desktop/Projekt_UEC2/fpga/constraints/clk_wiz_0_late.xdc]
Finished Parsing XDC File [/home/student/zschab/Desktop/Projekt_UEC2/fpga/constraints/clk_wiz_0_late.xdc]
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2781.727 ; gain = 0.000 ; free physical = 1500 ; free virtual = 11796
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  BUFGCE => BUFGCTRL: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2781.727 ; gain = 0.000 ; free physical = 1500 ; free virtual = 11796
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2781.727 ; gain = 63.910 ; free physical = 1585 ; free virtual = 11882
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2781.727 ; gain = 63.910 ; free physical = 1585 ; free virtual = 11882
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2781.727 ; gain = 63.910 ; free physical = 1585 ; free virtual = 11882
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'draw_rect_ctl'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Ps2Interface'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'MouseCtl'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'draw_player_ctl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                 ELEVATE |                               01 |                               01
                    FALL |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'draw_rect_ctl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                00000000000000001 |                            00000
            rx_down_edge |                00000000000000010 |                            00011
                rx_clk_l |                00000000000000100 |                            00010
                rx_clk_h |                00000000000001000 |                            00001
         rx_error_parity |                00000000000010000 |                            00100
           rx_data_ready |                00000000000100000 |                            00101
          tx_force_clk_l |                00000000001000000 |                            00110
      tx_bring_data_down |                00000000010000000 |                            00111
          tx_release_clk |                00000000100000000 |                            01000
 tx_first_wait_down_edge |                00000001000000000 |                            01001
                tx_clk_l |                00000010000000000 |                            01010
         tx_wait_up_edge |                00000100000000000 |                            01011
tx_wait_up_edge_before_ack |                00001000000000000 |                            01101
             tx_wait_ack |                00010000000000000 |                            01110
         tx_received_ack |                00100000000000000 |                            01111
         tx_error_no_ack |                01000000000000000 |                            10000
                tx_clk_h |                10000000000000000 |                            01100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Ps2Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset | 0000000000000000000000000000000000001 |                           000000
          reset_wait_ack | 0000000000000000000000000000000000010 |                           000001
reset_wait_bat_completion | 0000000000000000000000000000000000100 |                           000010
           reset_wait_id | 0000000000000000000000000000000001000 |                           000011
reset_set_sample_rate_200 | 0000000000000000000000000000000010000 |                           000100
reset_set_sample_rate_200_wait_ack | 0000000000000000000000000000000100000 |                           000101
reset_send_sample_rate_200 | 0000000000000000000000000000001000000 |                           000110
reset_send_sample_rate_200_wait_ack | 0000000000000000000000000000010000000 |                           000111
reset_set_sample_rate_100 | 0000000000000000000000000000100000000 |                           001000
reset_set_sample_rate_100_wait_ack | 0000000000000000000000000001000000000 |                           001001
reset_send_sample_rate_100 | 0000000000000000000000000010000000000 |                           001010
reset_send_sample_rate_100_wait_ack | 0000000000000000000000000100000000000 |                           001011
reset_set_sample_rate_80 | 0000000000000000000000001000000000000 |                           001100
reset_set_sample_rate_80_wait_ack | 0000000000000000000000010000000000000 |                           001101
reset_send_sample_rate_80 | 0000000000000000000000100000000000000 |                           001110
reset_send_sample_rate_80_wait_ack | 0000000000000000000001000000000000000 |                           001111
           reset_read_id | 0000000000000000000010000000000000000 |                           010000
  reset_read_id_wait_ack | 0000000000000000000100000000000000000 |                           010001
   reset_read_id_wait_id | 0000000000000000001000000000000000000 |                           010010
    reset_set_resolution | 0000000000000000010000000000000000000 |                           010011
reset_set_resolution_wait_ack | 0000000000000000100000000000000000000 |                           010100
   reset_send_resolution | 0000000000000001000000000000000000000 |                           010101
reset_send_resolution_wait_ack | 0000000000000010000000000000000000000 |                           010110
reset_set_sample_rate_40 | 0000000000000100000000000000000000000 |                           010111
reset_set_sample_rate_40_wait_ack | 0000000000001000000000000000000000000 |                           011000
reset_send_sample_rate_40 | 0000000000010000000000000000000000000 |                           011001
reset_send_sample_rate_40_wait_ack | 0000000000100000000000000000000000000 |                           011010
  reset_enable_reporting | 0000000001000000000000000000000000000 |                           011011
reset_enable_reporting_wait_ack | 0000000010000000000000000000000000000 |                           011100
             read_byte_1 | 0000000100000000000000000000000000000 |                           011101
             read_byte_2 | 0000001000000000000000000000000000000 |                           011110
             read_byte_3 | 0000010000000000000000000000000000000 |                           011111
             read_byte_4 | 0000100000000000000000000000000000000 |                           100000
          mark_new_event | 0001000000000000000000000000000000000 |                           100100
           check_read_id | 0010000000000000000000000000000000000 |                           100001
  check_read_id_wait_ack | 0100000000000000000000000000000000000 |                           100010
   check_read_id_wait_id | 1000000000000000000000000000000000000 |                           100011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'MouseCtl'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_state_nxt_reg' [/home/student/zschab/Desktop/Projekt_UEC2/rtl/draw_player_ctl.sv:58]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_state_nxt_reg' [/home/student/zschab/Desktop/Projekt_UEC2/rtl/draw_player_ctl.sv:58]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                  RIGHT2 |                              001 |                              011
                   LEFT2 |                              010 |                              100
                  RIGHT1 |                              011 |                              001
                   LEFT1 |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'draw_player_ctl'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_state_nxt_reg' [/home/student/zschab/Desktop/Projekt_UEC2/rtl/draw_player_ctl.sv:58]
WARNING: [Synth 8-327] inferring latch for variable 'xpos_nxt2_reg' [/home/student/zschab/Desktop/Projekt_UEC2/rtl/draw_player_ctl.sv:79]
WARNING: [Synth 8-327] inferring latch for variable 'ypos_nxt2_reg' [/home/student/zschab/Desktop/Projekt_UEC2/rtl/draw_player_ctl.sv:109]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2781.727 ; gain = 63.910 ; free physical = 1548 ; free virtual = 11846
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 32    
	   3 Input   32 Bit       Adders := 20    
	   2 Input   26 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 1     
	   3 Input   14 Bit       Adders := 14    
	   2 Input   13 Bit       Adders := 10    
	   2 Input   12 Bit       Adders := 8     
	   2 Input   11 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 1     
	   3 Input    7 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 3     
+---Registers : 
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 16    
	               11 Bit    Registers := 14    
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 61    
+---Multipliers : 
	              32x32  Multipliers := 24    
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	  37 Input   37 Bit        Muxes := 1     
	   2 Input   37 Bit        Muxes := 69    
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	  17 Input   17 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 18    
	   2 Input   12 Bit        Muxes := 33    
	  14 Input   12 Bit        Muxes := 1     
	   3 Input   12 Bit        Muxes := 3     
	   6 Input   12 Bit        Muxes := 2     
	   5 Input   12 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 2     
	  37 Input    8 Bit        Muxes := 3     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	  37 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	  34 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 5     
	   5 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 22    
	   3 Input    1 Bit        Muxes := 3     
	  17 Input    1 Bit        Muxes := 4     
	  37 Input    1 Bit        Muxes := 20    
	   6 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP rgb_nxt5, operation Mode is: A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: (A:0x1fffe)*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is: (PCIN>>17)+(A:0x7fff)*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
WARNING: [Synth 8-7129] Port xpos_player2[11] in module draw_player2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port xpos_player2[10] in module draw_player2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port xpos_player2[9] in module draw_player2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port xpos_player2[8] in module draw_player2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port xpos_player2[7] in module draw_player2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port xpos_player2[6] in module draw_player2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port xpos_player2[5] in module draw_player2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port xpos_player2[4] in module draw_player2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port xpos_player2[3] in module draw_player2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port xpos_player2[2] in module draw_player2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port xpos_player2[1] in module draw_player2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port xpos_player2[0] in module draw_player2 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 2781.727 ; gain = 63.910 ; free physical = 1529 ; free virtual = 11835
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 119, Available = 90. Use report_utilization command for details.
DSP Report: Generating DSP rgb_nxt5, operation Mode is (post resource management): A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt4, operation Mode is (post resource management): A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is (post resource management): A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is (post resource management): A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is (post resource management): A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt5, operation Mode is (post resource management): A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is (post resource management): A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is (post resource management): A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt4, operation Mode is (post resource management): A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is (post resource management): A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is (post resource management): A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is (post resource management): A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt5, operation Mode is (post resource management): A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is (post resource management): A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is (post resource management): A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is (post resource management): A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt4, operation Mode is (post resource management): A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is (post resource management): A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is (post resource management): A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is (post resource management): A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt5, operation Mode is (post resource management): A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is (post resource management): A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is (post resource management): A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is (post resource management): A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt4, operation Mode is (post resource management): A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is (post resource management): A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is (post resource management): A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is (post resource management): A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt5, operation Mode is (post resource management): A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is (post resource management): A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is (post resource management): A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is (post resource management): A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt4, operation Mode is (post resource management): A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is (post resource management): A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is (post resource management): A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is (post resource management): A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt5, operation Mode is (post resource management): A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt5, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: operator rgb_nxt5 is absorbed into DSP rgb_nxt5.
DSP Report: Generating DSP rgb_nxt4, operation Mode is (post resource management): A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is (post resource management): A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is (post resource management): A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is (post resource management): A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is (post resource management): A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is (post resource management): A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is (post resource management): A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is (post resource management): A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: Generating DSP rgb_nxt4, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
DSP Report: operator rgb_nxt4 is absorbed into DSP rgb_nxt4.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+---------------------+---------------+----------------+
|Module Name | RTL Object          | Depth x Width | Implemented As | 
+------------+---------------------+---------------+----------------+
|top_vga     | u_image_rom/rgb_reg | 16384x8       | Block RAM      | 
+------------+---------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping             | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|draw_bg      | A*B                     | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | A*B                     | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | (PCIN>>17)+A*B          | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | (PCIN>>17)+A*B          | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | (PCIN>>17)+A*B          | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | A*B                     | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | (PCIN>>17)+A*B          | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | (PCIN>>17)+A*B          | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | A*B                     | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | (PCIN>>17)+A*B          | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | (PCIN>>17)+A*B          | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | A*B                     | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | (PCIN>>17)+A*B          | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | (PCIN>>17)+A*B          | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | A*B                     | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | A*B                     | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | (PCIN>>17)+A*B          | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | (PCIN>>17)+A*B          | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | (PCIN>>17)+A*B          | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | A*B                     | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | (PCIN>>17)+A*B          | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | (PCIN>>17)+A*B          | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | A*B                     | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | (PCIN>>17)+A*B          | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | (PCIN>>17)+A*B          | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | A*B                     | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | (PCIN>>17)+A*B          | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | (PCIN>>17)+A*B          | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | A*B                     | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | A*B                     | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | (PCIN>>17)+A*B          | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | (PCIN>>17)+A*B          | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | (PCIN>>17)+A*B          | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | A*B                     | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | (PCIN>>17)+A*B          | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | (PCIN>>17)+A*B          | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | A*B                     | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | (PCIN>>17)+A*B          | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | (PCIN>>17)+A*B          | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | A*B                     | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | (PCIN>>17)+A*B          | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | (PCIN>>17)+A*B          | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | A*B                     | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | A*B                     | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | (PCIN>>17)+A*B          | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | (PCIN>>17)+A*B          | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | (PCIN>>17)+A*B          | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | A*B                     | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | (PCIN>>17)+A*B          | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | (PCIN>>17)+A*B          | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | A*B                     | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | (PCIN>>17)+A*B          | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | (PCIN>>17)+A*B          | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | A*B                     | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | (PCIN>>17)+A*B          | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | (PCIN>>17)+A*B          | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | A*B                     | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | A*B                     | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | (PCIN>>17)+A*B          | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | (PCIN>>17)+A*B          | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | (PCIN>>17)+A*B          | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | A*B                     | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | (PCIN>>17)+A*B          | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | (PCIN>>17)+A*B          | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | A*B                     | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | (PCIN>>17)+A*B          | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | (PCIN>>17)+A*B          | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | A*B                     | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | (PCIN>>17)+A*B          | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | (PCIN>>17)+A*B          | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | (A:0x1fffe)*B           | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_bg      | (PCIN>>17)+(A:0x7fff)*B | 15     | 12     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_player1 | A*B                     | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_player1 | A*B                     | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_player1 | (PCIN>>17)+A*B          | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_player1 | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_player1 | (PCIN>>17)+A*B          | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_player1 | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_player1 | (PCIN>>17)+A*B          | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_player1 | A*B                     | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_player1 | (PCIN>>17)+A*B          | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_player1 | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_player1 | (PCIN>>17)+A*B          | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_player2 | A*B                     | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_player2 | A*B                     | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_player2 | (PCIN>>17)+A*B          | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_player2 | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_player2 | (PCIN>>17)+A*B          | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_player2 | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_player2 | (PCIN>>17)+A*B          | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_player2 | A*B                     | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_player2 | (PCIN>>17)+A*B          | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_player2 | A*B                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_player2 | (PCIN>>17)+A*B          | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 2781.727 ; gain = 63.910 ; free physical = 1381 ; free virtual = 11687
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 2781.727 ; gain = 63.910 ; free physical = 1362 ; free virtual = 11667
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (u_top_vga/u_draw_player_ctl/ypos_nxt2_reg[11]) is unused and will be removed from module top_vga_basys3.
WARNING: [Synth 8-3332] Sequential element (u_top_vga/u_draw_player_ctl/ypos_nxt2_reg[10]) is unused and will be removed from module top_vga_basys3.
WARNING: [Synth 8-3332] Sequential element (u_top_vga/u_draw_player_ctl/ypos_nxt2_reg[9]) is unused and will be removed from module top_vga_basys3.
WARNING: [Synth 8-3332] Sequential element (u_top_vga/u_draw_player_ctl/ypos_nxt2_reg[8]) is unused and will be removed from module top_vga_basys3.
WARNING: [Synth 8-3332] Sequential element (u_top_vga/u_draw_player_ctl/ypos_nxt2_reg[7]) is unused and will be removed from module top_vga_basys3.
WARNING: [Synth 8-3332] Sequential element (u_top_vga/u_draw_player_ctl/ypos_nxt2_reg[6]) is unused and will be removed from module top_vga_basys3.
WARNING: [Synth 8-3332] Sequential element (u_top_vga/u_draw_player_ctl/ypos_nxt2_reg[5]) is unused and will be removed from module top_vga_basys3.
WARNING: [Synth 8-3332] Sequential element (u_top_vga/u_draw_player_ctl/ypos_nxt2_reg[4]) is unused and will be removed from module top_vga_basys3.
WARNING: [Synth 8-3332] Sequential element (u_top_vga/u_draw_player_ctl/ypos_nxt2_reg[3]) is unused and will be removed from module top_vga_basys3.
WARNING: [Synth 8-3332] Sequential element (u_top_vga/u_draw_player_ctl/ypos_nxt2_reg[2]) is unused and will be removed from module top_vga_basys3.
WARNING: [Synth 8-3332] Sequential element (u_top_vga/u_draw_player_ctl/ypos_nxt2_reg[1]) is unused and will be removed from module top_vga_basys3.
WARNING: [Synth 8-3332] Sequential element (u_top_vga/u_draw_player_ctl/ypos_nxt2_reg[0]) is unused and will be removed from module top_vga_basys3.
INFO: [Synth 8-7052] The timing for the instance u_top_vga/u_image_rom/rgb_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_vga/u_image_rom/rgb_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_vga/u_image_rom/rgb_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_vga/u_image_rom/rgb_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:59 ; elapsed = 00:01:04 . Memory (MB): peak = 2781.727 ; gain = 63.910 ; free physical = 1330 ; free virtual = 11636
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:02 ; elapsed = 00:01:07 . Memory (MB): peak = 2781.727 ; gain = 63.910 ; free physical = 1344 ; free virtual = 11650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:02 ; elapsed = 00:01:07 . Memory (MB): peak = 2781.727 ; gain = 63.910 ; free physical = 1344 ; free virtual = 11650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:04 ; elapsed = 00:01:09 . Memory (MB): peak = 2781.727 ; gain = 63.910 ; free physical = 1343 ; free virtual = 11649
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:04 ; elapsed = 00:01:09 . Memory (MB): peak = 2781.727 ; gain = 63.910 ; free physical = 1343 ; free virtual = 11649
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:01:09 . Memory (MB): peak = 2781.727 ; gain = 63.910 ; free physical = 1339 ; free virtual = 11645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:01:09 . Memory (MB): peak = 2781.727 ; gain = 63.910 ; free physical = 1348 ; free virtual = 11654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+---------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+---------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_vga_basys3 | u_top_vga/u_draw_player2/vga_out\.hsync_reg | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_vga_basys3 | u_top_vga/u_draw_player2/vga_out\.vsync_reg | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+---------------+---------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |BUFGCE     |     2|
|3     |BUFH       |     2|
|4     |CARRY4     |  1319|
|5     |DSP48E1    |    69|
|6     |LUT1       |   266|
|7     |LUT2       |  1985|
|8     |LUT3       |  1174|
|9     |LUT4       |  1426|
|10    |LUT5       |   744|
|11    |LUT6       |  1091|
|12    |MMCME2_ADV |     1|
|13    |ODDR       |     2|
|14    |RAMB36E1   |     4|
|18    |SRL16E     |     2|
|19    |FDCE       |    56|
|20    |FDPE       |     4|
|21    |FDRE       |   394|
|22    |FDSE       |     3|
|23    |LD         |    15|
|24    |IBUF       |     2|
|25    |IOBUF      |     2|
|26    |OBUF       |    15|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:01:09 . Memory (MB): peak = 2781.727 ; gain = 63.910 ; free physical = 1348 ; free virtual = 11654
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 107 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:02 ; elapsed = 00:01:07 . Memory (MB): peak = 2781.727 ; gain = 0.000 ; free physical = 1412 ; free virtual = 11718
Synthesis Optimization Complete : Time (s): cpu = 00:01:04 ; elapsed = 00:01:10 . Memory (MB): peak = 2781.727 ; gain = 63.910 ; free physical = 1412 ; free virtual = 11718
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2781.727 ; gain = 0.000 ; free physical = 1491 ; free virtual = 11797
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'u_clk/inst/clkout1_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'u_clk/inst/clkout2_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 1414 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2796.727 ; gain = 0.000 ; free physical = 1441 ; free virtual = 11747
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  BUFGCE => BUFGCTRL: 2 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  LD => LDCE: 15 instances

Synth Design complete, checksum: 53eac656
INFO: [Common 17-83] Releasing license: Synthesis
90 Infos, 148 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:14 ; elapsed = 00:01:15 . Memory (MB): peak = 2796.727 ; gain = 79.031 ; free physical = 1669 ; free virtual = 11975
INFO: [Common 17-1381] The checkpoint '/home/student/zschab/Desktop/Projekt_UEC2/fpga/build/vga_project.runs/synth_1/top_vga_basys3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_vga_basys3_utilization_synth.rpt -pb top_vga_basys3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Aug 30 13:17:10 2024...
[Fri Aug 30 13:17:20 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:01:31 ; elapsed = 00:01:42 . Memory (MB): peak = 2724.812 ; gain = 0.000 ; free physical = 2532 ; free virtual = 12827
[Fri Aug 30 13:17:20 2024] Launched impl_1...
Run output will be captured here: /home/student/zschab/Desktop/Projekt_UEC2/fpga/build/vga_project.runs/impl_1/runme.log
[Fri Aug 30 13:17:20 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top_vga_basys3.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_vga_basys3.tcl -notrace


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top_vga_basys3.tcl -notrace
Command: link_design -top top_vga_basys3 -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2717.820 ; gain = 0.000 ; free physical = 1962 ; free virtual = 12260
INFO: [Netlist 29-17] Analyzing 1397 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/student/zschab/Desktop/Projekt_UEC2/fpga/constraints/top_vga_basys3.xdc]
Finished Parsing XDC File [/home/student/zschab/Desktop/Projekt_UEC2/fpga/constraints/top_vga_basys3.xdc]
Parsing XDC File [/home/student/zschab/Desktop/Projekt_UEC2/fpga/constraints/clk_wiz_0.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/student/zschab/Desktop/Projekt_UEC2/fpga/constraints/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/student/zschab/Desktop/Projekt_UEC2/fpga/constraints/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2866.570 ; gain = 92.844 ; free physical = 1452 ; free virtual = 11748
Finished Parsing XDC File [/home/student/zschab/Desktop/Projekt_UEC2/fpga/constraints/clk_wiz_0.xdc]
Parsing XDC File [/home/student/zschab/Desktop/Projekt_UEC2/fpga/constraints/clk_wiz_0_late.xdc]
Finished Parsing XDC File [/home/student/zschab/Desktop/Projekt_UEC2/fpga/constraints/clk_wiz_0_late.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2866.574 ; gain = 0.000 ; free physical = 1478 ; free virtual = 11774
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2866.574 ; gain = 148.871 ; free physical = 1478 ; free virtual = 11774
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2930.602 ; gain = 64.027 ; free physical = 1464 ; free virtual = 11760

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1d73b2954

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2930.602 ; gain = 0.000 ; free physical = 1442 ; free virtual = 11738

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_4510 into driver instance u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_2424, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_4539 into driver instance u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_4535, which resulted in an inversion of 77 pins
INFO: [Opt 31-1287] Pulled Inverter u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_4793 into driver instance u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_2578, which resulted in an inversion of 123 pins
INFO: [Opt 31-1287] Pulled Inverter u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_4879 into driver instance u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_2855, which resulted in an inversion of 125 pins
INFO: [Opt 31-1287] Pulled Inverter u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_4890 into driver instance u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_4679, which resulted in an inversion of 76 pins
INFO: [Opt 31-1287] Pulled Inverter u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_inv_i_1 into driver instance u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_inv_i_2, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_inv_i_1 into driver instance u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_inv_i_2, which resulted in an inversion of 1 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 153e3eee8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3143.570 ; gain = 0.004 ; free physical = 1230 ; free virtual = 11528
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 75 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1bfc1e976

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.84 . Memory (MB): peak = 3143.570 ; gain = 0.004 ; free physical = 1230 ; free virtual = 11527
INFO: [Opt 31-389] Phase Constant propagation created 423 cells and removed 1011 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 21cf22214

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3143.570 ; gain = 0.004 ; free physical = 1229 ; free virtual = 11526
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1fd469d53

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3143.570 ; gain = 0.004 ; free physical = 1227 ; free virtual = 11524
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1fd469d53

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3143.570 ; gain = 0.004 ; free physical = 1227 ; free virtual = 11524
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 21cf22214

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3143.570 ; gain = 0.004 ; free physical = 1227 ; free virtual = 11525
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              75  |                                              1  |
|  Constant propagation         |             423  |            1011  |                                              0  |
|  Sweep                        |               0  |               1  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3143.570 ; gain = 0.000 ; free physical = 1226 ; free virtual = 11523
Ending Logic Optimization Task | Checksum: 1553bea66

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3143.570 ; gain = 0.004 ; free physical = 1227 ; free virtual = 11524

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 1553bea66

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 1216 ; free virtual = 11514
Ending Power Optimization Task | Checksum: 1553bea66

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3413.473 ; gain = 269.902 ; free physical = 1222 ; free virtual = 11520

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1553bea66

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 1222 ; free virtual = 11520

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 1222 ; free virtual = 11520
Ending Netlist Obfuscation Task | Checksum: 1553bea66

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 1222 ; free virtual = 11520
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3413.473 ; gain = 546.898 ; free physical = 1222 ; free virtual = 11520
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 1198 ; free virtual = 11498
INFO: [Common 17-1381] The checkpoint '/home/student/zschab/Desktop/Projekt_UEC2/fpga/build/vga_project.runs/impl_1/top_vga_basys3_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_vga_basys3_drc_opted.rpt -pb top_vga_basys3_drc_opted.pb -rpx top_vga_basys3_drc_opted.rpx
Command: report_drc -file top_vga_basys3_drc_opted.rpt -pb top_vga_basys3_drc_opted.pb -rpx top_vga_basys3_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home_local/Xilinx/Vivado/2021.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/student/zschab/Desktop/Projekt_UEC2/fpga/build/vga_project.runs/impl_1/top_vga_basys3_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 1131 ; free virtual = 11431
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c7539b5a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 1131 ; free virtual = 11431
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 1131 ; free virtual = 11431

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f9d8a5f6

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 1162 ; free virtual = 11462

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1120e5d03

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 1180 ; free virtual = 11480

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1120e5d03

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 1181 ; free virtual = 11480
Phase 1 Placer Initialization | Checksum: 1120e5d03

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 1181 ; free virtual = 11480

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b3362932

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 1173 ; free virtual = 11473

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c9401518

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 1174 ; free virtual = 11474

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c9401518

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 1174 ; free virtual = 11473

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 386 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 175 nets or LUTs. Breaked 0 LUT, combined 175 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 1152 ; free virtual = 11452

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            175  |                   175  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            175  |                   175  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 18f89223c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 1152 ; free virtual = 11452
Phase 2.4 Global Placement Core | Checksum: 2215be1e8

Time (s): cpu = 00:00:33 ; elapsed = 00:00:10 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 1150 ; free virtual = 11450
Phase 2 Global Placement | Checksum: 2215be1e8

Time (s): cpu = 00:00:33 ; elapsed = 00:00:10 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 1149 ; free virtual = 11449

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1baa6d5f6

Time (s): cpu = 00:00:34 ; elapsed = 00:00:10 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 1150 ; free virtual = 11449

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17c3d0b28

Time (s): cpu = 00:00:37 ; elapsed = 00:00:11 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 1133 ; free virtual = 11433

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e78110db

Time (s): cpu = 00:00:37 ; elapsed = 00:00:11 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 1134 ; free virtual = 11434

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ad3313b5

Time (s): cpu = 00:00:37 ; elapsed = 00:00:11 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 1147 ; free virtual = 11447

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 17094f47c

Time (s): cpu = 00:00:38 ; elapsed = 00:00:12 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 1146 ; free virtual = 11446

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1b017ffb4

Time (s): cpu = 00:00:39 ; elapsed = 00:00:13 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 1147 ; free virtual = 11447

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 231724038

Time (s): cpu = 00:00:39 ; elapsed = 00:00:13 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 1147 ; free virtual = 11447
Phase 3 Detail Placement | Checksum: 231724038

Time (s): cpu = 00:00:39 ; elapsed = 00:00:13 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 1147 ; free virtual = 11447

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 127c807cc

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.239 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: ff43dfcd

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 1132 ; free virtual = 11432
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 17a0f82f0

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 1132 ; free virtual = 11432
Phase 4.1.1.1 BUFG Insertion | Checksum: 127c807cc

Time (s): cpu = 00:00:44 ; elapsed = 00:00:14 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 1133 ; free virtual = 11433

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.593. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: e106f57a

Time (s): cpu = 00:00:45 ; elapsed = 00:00:15 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 1134 ; free virtual = 11433

Time (s): cpu = 00:00:45 ; elapsed = 00:00:15 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 1134 ; free virtual = 11433
Phase 4.1 Post Commit Optimization | Checksum: e106f57a

Time (s): cpu = 00:00:45 ; elapsed = 00:00:15 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 1134 ; free virtual = 11434

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e106f57a

Time (s): cpu = 00:00:45 ; elapsed = 00:00:15 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 1134 ; free virtual = 11434

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: e106f57a

Time (s): cpu = 00:00:45 ; elapsed = 00:00:15 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 1134 ; free virtual = 11434
Phase 4.3 Placer Reporting | Checksum: e106f57a

Time (s): cpu = 00:00:45 ; elapsed = 00:00:15 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 1134 ; free virtual = 11434

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 1134 ; free virtual = 11434

Time (s): cpu = 00:00:45 ; elapsed = 00:00:15 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 1134 ; free virtual = 11434
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1325f0317

Time (s): cpu = 00:00:45 ; elapsed = 00:00:15 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 1134 ; free virtual = 11434
Ending Placer Task | Checksum: 9289e0a5

Time (s): cpu = 00:00:45 ; elapsed = 00:00:15 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 1134 ; free virtual = 11434
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:16 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 1150 ; free virtual = 11449
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 1130 ; free virtual = 11445
INFO: [Common 17-1381] The checkpoint '/home/student/zschab/Desktop/Projekt_UEC2/fpga/build/vga_project.runs/impl_1/top_vga_basys3_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_vga_basys3_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 1125 ; free virtual = 11428
INFO: [runtcl-4] Executing : report_utilization -file top_vga_basys3_utilization_placed.rpt -pb top_vga_basys3_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_vga_basys3_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 1144 ; free virtual = 11447
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 1095 ; free virtual = 11412
INFO: [Common 17-1381] The checkpoint '/home/student/zschab/Desktop/Projekt_UEC2/fpga/build/vga_project.runs/impl_1/top_vga_basys3_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: b77162f ConstDB: 0 ShapeSum: 8712ca76 RouteDB: 0
Post Restoration Checksum: NetGraph: 4e8853bc NumContArr: 7126436b Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: bfae9727

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 1008 ; free virtual = 11311

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: bfae9727

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 1008 ; free virtual = 11312

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: bfae9727

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 975 ; free virtual = 11279

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: bfae9727

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 975 ; free virtual = 11279
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 12760891a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 957 ; free virtual = 11262
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.707  | TNS=0.000  | WHS=-0.094 | THS=-5.609 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00294985 %
  Global Horizontal Routing Utilization  = 0.00351379 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 9638
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9616
  Number of Partially Routed Nets     = 22
  Number of Node Overlaps             = 31

Phase 2 Router Initialization | Checksum: c9481390

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 952 ; free virtual = 11258

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: c9481390

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 952 ; free virtual = 11258
Phase 3 Initial Routing | Checksum: e9c39202

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 951 ; free virtual = 11257

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1996
 Number of Nodes with overlaps = 822
 Number of Nodes with overlaps = 285
 Number of Nodes with overlaps = 114
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.057  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 199deb5dd

Time (s): cpu = 00:00:56 ; elapsed = 00:00:27 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 942 ; free virtual = 11249

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.057  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 195f7e66a

Time (s): cpu = 00:00:56 ; elapsed = 00:00:27 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 943 ; free virtual = 11249
Phase 4 Rip-up And Reroute | Checksum: 195f7e66a

Time (s): cpu = 00:00:56 ; elapsed = 00:00:28 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 943 ; free virtual = 11249

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 195f7e66a

Time (s): cpu = 00:00:56 ; elapsed = 00:00:28 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 943 ; free virtual = 11249

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 195f7e66a

Time (s): cpu = 00:00:56 ; elapsed = 00:00:28 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 943 ; free virtual = 11249
Phase 5 Delay and Skew Optimization | Checksum: 195f7e66a

Time (s): cpu = 00:00:56 ; elapsed = 00:00:28 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 943 ; free virtual = 11249

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d5e7241b

Time (s): cpu = 00:00:57 ; elapsed = 00:00:28 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 944 ; free virtual = 11250
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.057  | TNS=0.000  | WHS=0.041  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 10e57fc37

Time (s): cpu = 00:00:57 ; elapsed = 00:00:28 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 944 ; free virtual = 11250
Phase 6 Post Hold Fix | Checksum: 10e57fc37

Time (s): cpu = 00:00:57 ; elapsed = 00:00:28 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 944 ; free virtual = 11250

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.27481 %
  Global Horizontal Routing Utilization  = 3.38404 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1346831fe

Time (s): cpu = 00:00:57 ; elapsed = 00:00:28 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 944 ; free virtual = 11250

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1346831fe

Time (s): cpu = 00:00:57 ; elapsed = 00:00:28 . Memory (MB): peak = 3413.473 ; gain = 0.000 ; free physical = 943 ; free virtual = 11249

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1138f48a5

Time (s): cpu = 00:00:58 ; elapsed = 00:00:29 . Memory (MB): peak = 3440.988 ; gain = 27.516 ; free physical = 944 ; free virtual = 11250

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.057  | TNS=0.000  | WHS=0.041  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1138f48a5

Time (s): cpu = 00:00:59 ; elapsed = 00:00:29 . Memory (MB): peak = 3440.988 ; gain = 27.516 ; free physical = 943 ; free virtual = 11249
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:59 ; elapsed = 00:00:29 . Memory (MB): peak = 3440.988 ; gain = 27.516 ; free physical = 982 ; free virtual = 11288

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:06 ; elapsed = 00:00:31 . Memory (MB): peak = 3440.988 ; gain = 27.516 ; free physical = 984 ; free virtual = 11290
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3440.988 ; gain = 0.000 ; free physical = 960 ; free virtual = 11283
INFO: [Common 17-1381] The checkpoint '/home/student/zschab/Desktop/Projekt_UEC2/fpga/build/vga_project.runs/impl_1/top_vga_basys3_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_vga_basys3_drc_routed.rpt -pb top_vga_basys3_drc_routed.pb -rpx top_vga_basys3_drc_routed.rpx
Command: report_drc -file top_vga_basys3_drc_routed.rpt -pb top_vga_basys3_drc_routed.pb -rpx top_vga_basys3_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/student/zschab/Desktop/Projekt_UEC2/fpga/build/vga_project.runs/impl_1/top_vga_basys3_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_vga_basys3_methodology_drc_routed.rpt -pb top_vga_basys3_methodology_drc_routed.pb -rpx top_vga_basys3_methodology_drc_routed.rpx
Command: report_methodology -file top_vga_basys3_methodology_drc_routed.rpt -pb top_vga_basys3_methodology_drc_routed.pb -rpx top_vga_basys3_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/student/zschab/Desktop/Projekt_UEC2/fpga/build/vga_project.runs/impl_1/top_vga_basys3_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_vga_basys3_power_routed.rpt -pb top_vga_basys3_power_summary_routed.pb -rpx top_vga_basys3_power_routed.rpx
Command: report_power -file top_vga_basys3_power_routed.rpt -pb top_vga_basys3_power_summary_routed.pb -rpx top_vga_basys3_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
112 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_vga_basys3_route_status.rpt -pb top_vga_basys3_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_vga_basys3_timing_summary_routed.rpt -pb top_vga_basys3_timing_summary_routed.pb -rpx top_vga_basys3_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_vga_basys3_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_vga_basys3_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_vga_basys3_bus_skew_routed.rpt -pb top_vga_basys3_bus_skew_routed.pb -rpx top_vga_basys3_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force top_vga_basys3.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4 input u_top_vga/u_draw_bg/rgb_nxt4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4 input u_top_vga/u_draw_bg/rgb_nxt4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__0 input u_top_vga/u_draw_bg/rgb_nxt4__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__0 input u_top_vga/u_draw_bg/rgb_nxt4__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__1 input u_top_vga/u_draw_bg/rgb_nxt4__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__1 input u_top_vga/u_draw_bg/rgb_nxt4__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__10 input u_top_vga/u_draw_bg/rgb_nxt4__10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__10 input u_top_vga/u_draw_bg/rgb_nxt4__10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__11 input u_top_vga/u_draw_bg/rgb_nxt4__11/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__11 input u_top_vga/u_draw_bg/rgb_nxt4__11/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__12 input u_top_vga/u_draw_bg/rgb_nxt4__12/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__12 input u_top_vga/u_draw_bg/rgb_nxt4__12/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__13 input u_top_vga/u_draw_bg/rgb_nxt4__13/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__13 input u_top_vga/u_draw_bg/rgb_nxt4__13/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__14 input u_top_vga/u_draw_bg/rgb_nxt4__14/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__14 input u_top_vga/u_draw_bg/rgb_nxt4__14/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__15 input u_top_vga/u_draw_bg/rgb_nxt4__15/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__15 input u_top_vga/u_draw_bg/rgb_nxt4__15/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__16 input u_top_vga/u_draw_bg/rgb_nxt4__16/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__16 input u_top_vga/u_draw_bg/rgb_nxt4__16/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__17 input u_top_vga/u_draw_bg/rgb_nxt4__17/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__17 input u_top_vga/u_draw_bg/rgb_nxt4__17/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__18 input u_top_vga/u_draw_bg/rgb_nxt4__18/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__18 input u_top_vga/u_draw_bg/rgb_nxt4__18/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__19 input u_top_vga/u_draw_bg/rgb_nxt4__19/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__19 input u_top_vga/u_draw_bg/rgb_nxt4__19/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__2 input u_top_vga/u_draw_bg/rgb_nxt4__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__2 input u_top_vga/u_draw_bg/rgb_nxt4__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__20 input u_top_vga/u_draw_bg/rgb_nxt4__20/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__20 input u_top_vga/u_draw_bg/rgb_nxt4__20/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__21 input u_top_vga/u_draw_bg/rgb_nxt4__21/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__21 input u_top_vga/u_draw_bg/rgb_nxt4__21/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__22 input u_top_vga/u_draw_bg/rgb_nxt4__22/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__22 input u_top_vga/u_draw_bg/rgb_nxt4__22/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__23 input u_top_vga/u_draw_bg/rgb_nxt4__23/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__23 input u_top_vga/u_draw_bg/rgb_nxt4__23/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__24 input u_top_vga/u_draw_bg/rgb_nxt4__24/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__24 input u_top_vga/u_draw_bg/rgb_nxt4__24/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__25 input u_top_vga/u_draw_bg/rgb_nxt4__25/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__25 input u_top_vga/u_draw_bg/rgb_nxt4__25/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__26 input u_top_vga/u_draw_bg/rgb_nxt4__26/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__26 input u_top_vga/u_draw_bg/rgb_nxt4__26/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__27 input u_top_vga/u_draw_bg/rgb_nxt4__27/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__27 input u_top_vga/u_draw_bg/rgb_nxt4__27/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__28 input u_top_vga/u_draw_bg/rgb_nxt4__28/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__28 input u_top_vga/u_draw_bg/rgb_nxt4__28/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__3 input u_top_vga/u_draw_bg/rgb_nxt4__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__3 input u_top_vga/u_draw_bg/rgb_nxt4__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__4 input u_top_vga/u_draw_bg/rgb_nxt4__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__4 input u_top_vga/u_draw_bg/rgb_nxt4__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__5 input u_top_vga/u_draw_bg/rgb_nxt4__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__5 input u_top_vga/u_draw_bg/rgb_nxt4__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__6 input u_top_vga/u_draw_bg/rgb_nxt4__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__6 input u_top_vga/u_draw_bg/rgb_nxt4__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__7 input u_top_vga/u_draw_bg/rgb_nxt4__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__7 input u_top_vga/u_draw_bg/rgb_nxt4__7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__8 input u_top_vga/u_draw_bg/rgb_nxt4__8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__8 input u_top_vga/u_draw_bg/rgb_nxt4__8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__9 input u_top_vga/u_draw_bg/rgb_nxt4__9/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__9 input u_top_vga/u_draw_bg/rgb_nxt4__9/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5 input u_top_vga/u_draw_bg/rgb_nxt5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5 input u_top_vga/u_draw_bg/rgb_nxt5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__0 input u_top_vga/u_draw_bg/rgb_nxt5__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__0 input u_top_vga/u_draw_bg/rgb_nxt5__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__1 input u_top_vga/u_draw_bg/rgb_nxt5__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__1 input u_top_vga/u_draw_bg/rgb_nxt5__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__10 input u_top_vga/u_draw_bg/rgb_nxt5__10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__10 input u_top_vga/u_draw_bg/rgb_nxt5__10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__11 input u_top_vga/u_draw_bg/rgb_nxt5__11/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__11 input u_top_vga/u_draw_bg/rgb_nxt5__11/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__12 input u_top_vga/u_draw_bg/rgb_nxt5__12/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__12 input u_top_vga/u_draw_bg/rgb_nxt5__12/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__13 input u_top_vga/u_draw_bg/rgb_nxt5__13/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__13 input u_top_vga/u_draw_bg/rgb_nxt5__13/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__14 input u_top_vga/u_draw_bg/rgb_nxt5__14/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__14 input u_top_vga/u_draw_bg/rgb_nxt5__14/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__15 input u_top_vga/u_draw_bg/rgb_nxt5__15/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__15 input u_top_vga/u_draw_bg/rgb_nxt5__15/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__16 input u_top_vga/u_draw_bg/rgb_nxt5__16/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__16 input u_top_vga/u_draw_bg/rgb_nxt5__16/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__17 input u_top_vga/u_draw_bg/rgb_nxt5__17/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__17 input u_top_vga/u_draw_bg/rgb_nxt5__17/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__18 input u_top_vga/u_draw_bg/rgb_nxt5__18/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__18 input u_top_vga/u_draw_bg/rgb_nxt5__18/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__19 input u_top_vga/u_draw_bg/rgb_nxt5__19/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__19 input u_top_vga/u_draw_bg/rgb_nxt5__19/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__2 input u_top_vga/u_draw_bg/rgb_nxt5__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__2 input u_top_vga/u_draw_bg/rgb_nxt5__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__20 input u_top_vga/u_draw_bg/rgb_nxt5__20/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__20 input u_top_vga/u_draw_bg/rgb_nxt5__20/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__21 input u_top_vga/u_draw_bg/rgb_nxt5__21/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__21 input u_top_vga/u_draw_bg/rgb_nxt5__21/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__22 input u_top_vga/u_draw_bg/rgb_nxt5__22/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__22 input u_top_vga/u_draw_bg/rgb_nxt5__22/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__23 input u_top_vga/u_draw_bg/rgb_nxt5__23/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__23 input u_top_vga/u_draw_bg/rgb_nxt5__23/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__24 input u_top_vga/u_draw_bg/rgb_nxt5__24/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__24 input u_top_vga/u_draw_bg/rgb_nxt5__24/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__25 input u_top_vga/u_draw_bg/rgb_nxt5__25/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__25 input u_top_vga/u_draw_bg/rgb_nxt5__25/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4 output u_top_vga/u_draw_bg/rgb_nxt4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__0 output u_top_vga/u_draw_bg/rgb_nxt4__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__1 output u_top_vga/u_draw_bg/rgb_nxt4__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__10 output u_top_vga/u_draw_bg/rgb_nxt4__10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__11 output u_top_vga/u_draw_bg/rgb_nxt4__11/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__12 output u_top_vga/u_draw_bg/rgb_nxt4__12/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__13 output u_top_vga/u_draw_bg/rgb_nxt4__13/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__14 output u_top_vga/u_draw_bg/rgb_nxt4__14/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__15 output u_top_vga/u_draw_bg/rgb_nxt4__15/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__16 output u_top_vga/u_draw_bg/rgb_nxt4__16/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__17 output u_top_vga/u_draw_bg/rgb_nxt4__17/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__18 output u_top_vga/u_draw_bg/rgb_nxt4__18/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__19 output u_top_vga/u_draw_bg/rgb_nxt4__19/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__2 output u_top_vga/u_draw_bg/rgb_nxt4__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__20 output u_top_vga/u_draw_bg/rgb_nxt4__20/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__21 output u_top_vga/u_draw_bg/rgb_nxt4__21/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__22 output u_top_vga/u_draw_bg/rgb_nxt4__22/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__23 output u_top_vga/u_draw_bg/rgb_nxt4__23/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__24 output u_top_vga/u_draw_bg/rgb_nxt4__24/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__25 output u_top_vga/u_draw_bg/rgb_nxt4__25/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__26 output u_top_vga/u_draw_bg/rgb_nxt4__26/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__27 output u_top_vga/u_draw_bg/rgb_nxt4__27/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__28 output u_top_vga/u_draw_bg/rgb_nxt4__28/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__3 output u_top_vga/u_draw_bg/rgb_nxt4__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__4 output u_top_vga/u_draw_bg/rgb_nxt4__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__5 output u_top_vga/u_draw_bg/rgb_nxt4__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__6 output u_top_vga/u_draw_bg/rgb_nxt4__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__7 output u_top_vga/u_draw_bg/rgb_nxt4__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__8 output u_top_vga/u_draw_bg/rgb_nxt4__8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__9 output u_top_vga/u_draw_bg/rgb_nxt4__9/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5 output u_top_vga/u_draw_bg/rgb_nxt5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__0 output u_top_vga/u_draw_bg/rgb_nxt5__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__1 output u_top_vga/u_draw_bg/rgb_nxt5__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__10 output u_top_vga/u_draw_bg/rgb_nxt5__10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__11 output u_top_vga/u_draw_bg/rgb_nxt5__11/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__12 output u_top_vga/u_draw_bg/rgb_nxt5__12/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__13 output u_top_vga/u_draw_bg/rgb_nxt5__13/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__14 output u_top_vga/u_draw_bg/rgb_nxt5__14/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__15 output u_top_vga/u_draw_bg/rgb_nxt5__15/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__16 output u_top_vga/u_draw_bg/rgb_nxt5__16/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__17 output u_top_vga/u_draw_bg/rgb_nxt5__17/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__18 output u_top_vga/u_draw_bg/rgb_nxt5__18/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__19 output u_top_vga/u_draw_bg/rgb_nxt5__19/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__2 output u_top_vga/u_draw_bg/rgb_nxt5__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__20 output u_top_vga/u_draw_bg/rgb_nxt5__20/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__21 output u_top_vga/u_draw_bg/rgb_nxt5__21/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__22 output u_top_vga/u_draw_bg/rgb_nxt5__22/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__23 output u_top_vga/u_draw_bg/rgb_nxt5__23/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__24 output u_top_vga/u_draw_bg/rgb_nxt5__24/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__25 output u_top_vga/u_draw_bg/rgb_nxt5__25/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__3 output u_top_vga/u_draw_bg/rgb_nxt5__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__4 output u_top_vga/u_draw_bg/rgb_nxt5__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__5 output u_top_vga/u_draw_bg/rgb_nxt5__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__6 output u_top_vga/u_draw_bg/rgb_nxt5__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__7 output u_top_vga/u_draw_bg/rgb_nxt5__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__8 output u_top_vga/u_draw_bg/rgb_nxt5__8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__9 output u_top_vga/u_draw_bg/rgb_nxt5__9/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_player1/rgb_nxt4 output u_top_vga/u_draw_player1/rgb_nxt4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_player1/rgb_nxt4__0 output u_top_vga/u_draw_player1/rgb_nxt4__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_player1/rgb_nxt4__1 output u_top_vga/u_draw_player1/rgb_nxt4__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_player1/rgb_nxt4__2 output u_top_vga/u_draw_player1/rgb_nxt4__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_player1/rgb_nxt4__3 output u_top_vga/u_draw_player1/rgb_nxt4__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_player1/rgb_nxt4__4 output u_top_vga/u_draw_player1/rgb_nxt4__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_player2/rgb_nxt4 output u_top_vga/u_draw_player2/rgb_nxt4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_player2/rgb_nxt4__0 output u_top_vga/u_draw_player2/rgb_nxt4__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_player2/rgb_nxt4__1 output u_top_vga/u_draw_player2/rgb_nxt4__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_player2/rgb_nxt4__2 output u_top_vga/u_draw_player2/rgb_nxt4__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_player2/rgb_nxt4__3 output u_top_vga/u_draw_player2/rgb_nxt4__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_draw_player2/rgb_nxt4__4 output u_top_vga/u_draw_player2/rgb_nxt4__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4 multiplier stage u_top_vga/u_draw_bg/rgb_nxt4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__0 multiplier stage u_top_vga/u_draw_bg/rgb_nxt4__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__1 multiplier stage u_top_vga/u_draw_bg/rgb_nxt4__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__10 multiplier stage u_top_vga/u_draw_bg/rgb_nxt4__10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__11 multiplier stage u_top_vga/u_draw_bg/rgb_nxt4__11/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__12 multiplier stage u_top_vga/u_draw_bg/rgb_nxt4__12/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__13 multiplier stage u_top_vga/u_draw_bg/rgb_nxt4__13/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__14 multiplier stage u_top_vga/u_draw_bg/rgb_nxt4__14/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__15 multiplier stage u_top_vga/u_draw_bg/rgb_nxt4__15/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__16 multiplier stage u_top_vga/u_draw_bg/rgb_nxt4__16/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__17 multiplier stage u_top_vga/u_draw_bg/rgb_nxt4__17/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__18 multiplier stage u_top_vga/u_draw_bg/rgb_nxt4__18/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__19 multiplier stage u_top_vga/u_draw_bg/rgb_nxt4__19/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__2 multiplier stage u_top_vga/u_draw_bg/rgb_nxt4__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__20 multiplier stage u_top_vga/u_draw_bg/rgb_nxt4__20/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__21 multiplier stage u_top_vga/u_draw_bg/rgb_nxt4__21/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__22 multiplier stage u_top_vga/u_draw_bg/rgb_nxt4__22/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__23 multiplier stage u_top_vga/u_draw_bg/rgb_nxt4__23/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__24 multiplier stage u_top_vga/u_draw_bg/rgb_nxt4__24/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__25 multiplier stage u_top_vga/u_draw_bg/rgb_nxt4__25/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__26 multiplier stage u_top_vga/u_draw_bg/rgb_nxt4__26/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__27 multiplier stage u_top_vga/u_draw_bg/rgb_nxt4__27/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__28 multiplier stage u_top_vga/u_draw_bg/rgb_nxt4__28/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__3 multiplier stage u_top_vga/u_draw_bg/rgb_nxt4__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__4 multiplier stage u_top_vga/u_draw_bg/rgb_nxt4__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__5 multiplier stage u_top_vga/u_draw_bg/rgb_nxt4__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__6 multiplier stage u_top_vga/u_draw_bg/rgb_nxt4__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__7 multiplier stage u_top_vga/u_draw_bg/rgb_nxt4__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__8 multiplier stage u_top_vga/u_draw_bg/rgb_nxt4__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt4__9 multiplier stage u_top_vga/u_draw_bg/rgb_nxt4__9/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5 multiplier stage u_top_vga/u_draw_bg/rgb_nxt5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__0 multiplier stage u_top_vga/u_draw_bg/rgb_nxt5__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__1 multiplier stage u_top_vga/u_draw_bg/rgb_nxt5__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__10 multiplier stage u_top_vga/u_draw_bg/rgb_nxt5__10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__11 multiplier stage u_top_vga/u_draw_bg/rgb_nxt5__11/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__12 multiplier stage u_top_vga/u_draw_bg/rgb_nxt5__12/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__13 multiplier stage u_top_vga/u_draw_bg/rgb_nxt5__13/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__14 multiplier stage u_top_vga/u_draw_bg/rgb_nxt5__14/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__15 multiplier stage u_top_vga/u_draw_bg/rgb_nxt5__15/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__16 multiplier stage u_top_vga/u_draw_bg/rgb_nxt5__16/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__17 multiplier stage u_top_vga/u_draw_bg/rgb_nxt5__17/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__18 multiplier stage u_top_vga/u_draw_bg/rgb_nxt5__18/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__19 multiplier stage u_top_vga/u_draw_bg/rgb_nxt5__19/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__2 multiplier stage u_top_vga/u_draw_bg/rgb_nxt5__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__20 multiplier stage u_top_vga/u_draw_bg/rgb_nxt5__20/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__21 multiplier stage u_top_vga/u_draw_bg/rgb_nxt5__21/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__22 multiplier stage u_top_vga/u_draw_bg/rgb_nxt5__22/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__23 multiplier stage u_top_vga/u_draw_bg/rgb_nxt5__23/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__24 multiplier stage u_top_vga/u_draw_bg/rgb_nxt5__24/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__25 multiplier stage u_top_vga/u_draw_bg/rgb_nxt5__25/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__3 multiplier stage u_top_vga/u_draw_bg/rgb_nxt5__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__4 multiplier stage u_top_vga/u_draw_bg/rgb_nxt5__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__5 multiplier stage u_top_vga/u_draw_bg/rgb_nxt5__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__6 multiplier stage u_top_vga/u_draw_bg/rgb_nxt5__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__7 multiplier stage u_top_vga/u_draw_bg/rgb_nxt5__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__8 multiplier stage u_top_vga/u_draw_bg/rgb_nxt5__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_bg/rgb_nxt5__9 multiplier stage u_top_vga/u_draw_bg/rgb_nxt5__9/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_player1/rgb_nxt4 multiplier stage u_top_vga/u_draw_player1/rgb_nxt4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_player1/rgb_nxt4__0 multiplier stage u_top_vga/u_draw_player1/rgb_nxt4__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_player1/rgb_nxt4__1 multiplier stage u_top_vga/u_draw_player1/rgb_nxt4__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_player1/rgb_nxt4__2 multiplier stage u_top_vga/u_draw_player1/rgb_nxt4__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_player1/rgb_nxt4__3 multiplier stage u_top_vga/u_draw_player1/rgb_nxt4__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_player1/rgb_nxt4__4 multiplier stage u_top_vga/u_draw_player1/rgb_nxt4__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_player2/rgb_nxt4 multiplier stage u_top_vga/u_draw_player2/rgb_nxt4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_player2/rgb_nxt4__0 multiplier stage u_top_vga/u_draw_player2/rgb_nxt4__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_player2/rgb_nxt4__1 multiplier stage u_top_vga/u_draw_player2/rgb_nxt4__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_player2/rgb_nxt4__2 multiplier stage u_top_vga/u_draw_player2/rgb_nxt4__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_player2/rgb_nxt4__3 multiplier stage u_top_vga/u_draw_player2/rgb_nxt4__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_draw_player2/rgb_nxt4__4 multiplier stage u_top_vga/u_draw_player2/rgb_nxt4__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_draw_player_ctl/xpos_nxt2__0 is a gated clock net sourced by a combinational pin u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_2/O, cell u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_mouse_ctl/left_reg_1[0] is a gated clock net sourced by a combinational pin u_top_vga/u_mouse_ctl/FSM_sequential_state_nxt_reg[2]_i_2/O, cell u_top_vga/u_mouse_ctl/FSM_sequential_state_nxt_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 278 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_vga_basys3.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 240 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3735.875 ; gain = 248.180 ; free physical = 923 ; free virtual = 11240
INFO: [Common 17-206] Exiting Vivado at Fri Aug 30 13:19:27 2024...
[Fri Aug 30 13:19:27 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:03:32 ; elapsed = 00:02:07 . Memory (MB): peak = 2724.812 ; gain = 0.000 ; free physical = 2512 ; free virtual = 12829
# exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug 30 13:19:27 2024...
