INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/samm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/samm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
ERROR: [VRFC 10-1412] syntax error near begin [/home/steve/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd:70]
INFO: [VRFC 10-3070] VHDL file '/home/steve/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd' ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/samm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
WARNING: [VRFC 10-3608] overwriting existing secondary unit 'behavioral' [/home/steve/Final_project/Final_project.srcs/sim_1/new/testbench.vhd:17]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/samm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/samm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/samm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_T.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE'
WARNING: [VRFC 10-3608] overwriting existing secondary unit 'behavioral' [/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_T.vhd:27]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_L.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE'
WARNING: [VRFC 10-3608] overwriting existing secondary unit 'behavioral' [/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_L.vhd:27]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_T.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_T'
ERROR: [VRFC 10-3518] mismatch on label ; expected 'pe_t' [/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_T.vhd:25]
ERROR: [VRFC 10-3782] unit 'pe_t' ignored due to previous errors [/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_T.vhd:13]
INFO: [VRFC 10-3070] VHDL file '/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_T.vhd' ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_T.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_T'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_L.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_L'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_L.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_L'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_T.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_T'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_L.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_L'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_T.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_T'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_L.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_L'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/samm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_T.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_T'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_T.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_T'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_L.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_L'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_L.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_L'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_T.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_T'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_L.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_L'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_L.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_L'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_L.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_L'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_T.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_T'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_L.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_L'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_T.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_T'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_L.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_L'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_T.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_T'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_L.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_L'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_L.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_L'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/samm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_T.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_T'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_L.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_L'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/samm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_L.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_L'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/samm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_T.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_T'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_L.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_L'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_L.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_L'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/MAC2Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MAC2Reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/MAC2Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MAC2Reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/MAC2Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MAC2Reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/MAC2Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MAC2Reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/MAC2Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MAC2Reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/MAC2Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MAC2Reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/MAC2Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MAC2Reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/MAC2Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MAC2Reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/MAC2Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MAC2Reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/MAC2Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MAC2Reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
ERROR: [VRFC 10-1412] syntax error near begin [/home/steve/Final_project/Final_project.srcs/sim_1/new/testbench.vhd:54]
INFO: [VRFC 10-3070] VHDL file '/home/steve/Final_project/Final_project.srcs/sim_1/new/testbench.vhd' ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/control_MM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_MM'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/control_MM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_MM'
ERROR: [VRFC 10-2989] 'b3_en' is not declared [/home/steve/Final_project/Final_project.srcs/sources_1/new/control_MM.vhd:132]
ERROR: [VRFC 10-3095] actual of formal out port 'to_b_en' cannot be an expression [/home/steve/Final_project/Final_project.srcs/sources_1/new/control_MM.vhd:132]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [/home/steve/Final_project/Final_project.srcs/sources_1/new/control_MM.vhd:32]
INFO: [VRFC 10-3070] VHDL file '/home/steve/Final_project/Final_project.srcs/sources_1/new/control_MM.vhd' ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/control_MM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_MM'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/control_MM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_MM'
ERROR: [VRFC 10-2989] 'a_en' is not declared [/home/steve/Final_project/Final_project.srcs/sources_1/new/control_MM.vhd:119]
ERROR: [VRFC 10-3095] actual of formal out port 'to_a_en' cannot be an expression [/home/steve/Final_project/Final_project.srcs/sources_1/new/control_MM.vhd:119]
ERROR: [VRFC 10-2989] 'a_en' is not declared [/home/steve/Final_project/Final_project.srcs/sources_1/new/control_MM.vhd:121]
ERROR: [VRFC 10-3095] actual of formal out port 'to_a_en' cannot be an expression [/home/steve/Final_project/Final_project.srcs/sources_1/new/control_MM.vhd:121]
ERROR: [VRFC 10-2989] 'a_en' is not declared [/home/steve/Final_project/Final_project.srcs/sources_1/new/control_MM.vhd:123]
ERROR: [VRFC 10-3095] actual of formal out port 'to_a_en' cannot be an expression [/home/steve/Final_project/Final_project.srcs/sources_1/new/control_MM.vhd:123]
ERROR: [VRFC 10-2989] 'a_en' is not declared [/home/steve/Final_project/Final_project.srcs/sources_1/new/control_MM.vhd:125]
ERROR: [VRFC 10-3095] actual of formal out port 'to_a_en' cannot be an expression [/home/steve/Final_project/Final_project.srcs/sources_1/new/control_MM.vhd:125]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [/home/steve/Final_project/Final_project.srcs/sources_1/new/control_MM.vhd:32]
INFO: [VRFC 10-3070] VHDL file '/home/steve/Final_project/Final_project.srcs/sources_1/new/control_MM.vhd' ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/control_MM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_MM'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/control_MM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_MM'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/MAC2Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MAC2Reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/control_MM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_MM'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
ERROR: [VRFC 10-719] formal port/generic <c11_en> is not declared in <control_mm> [/home/steve/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd:99]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [/home/steve/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd:17]
INFO: [VRFC 10-3070] VHDL file '/home/steve/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd' ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/MAC2Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MAC2Reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
ERROR: [VRFC 10-3202] cannot read from 'out' object 'c_en' ; use 'buffer' or 'inout' [/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd:76]
ERROR: [VRFC 10-3031] 'c_en' with mode 'out' cannot be read [/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd:74]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd:32]
INFO: [VRFC 10-3070] VHDL file '/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd' ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/steve/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/PE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/samm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/PE_T.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_T'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/PE_L.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_L'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/MAC2Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MAC2Reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ramBlock'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/control_MM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_MM'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/4delay.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayFour'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/delayThree.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayThree'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/delayTwo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayTwo'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/delayOne.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayOne'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/delayFive.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayFive'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/delaySix.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delaySix'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/delayControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayControl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sim_1/new/reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/control_MM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_MM'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/control_MM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_MM'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/MAC2Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MAC2Reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/control_MM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_MM'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/delayControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayControl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/control_MM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_MM'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/control_MM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_MM'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/control_MM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_MM'
ERROR: [VRFC 10-3341] formal 'c11' is already associated [/home/crexiz/Final_project/Final_project.srcs/sources_1/new/control_MM.vhd:248]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [/home/crexiz/Final_project/Final_project.srcs/sources_1/new/control_MM.vhd:49]
INFO: [VRFC 10-3070] VHDL file '/home/crexiz/Final_project/Final_project.srcs/sources_1/new/control_MM.vhd' ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/control_MM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_MM'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/control_MM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_MM'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/delayControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayControl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/4delay.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayFour'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/delayThree.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayThree'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/delayTwo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayTwo'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/delayOne.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayOne'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/delayFive.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayFive'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/delaySix.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delaySix'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/4delay.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayFour'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/delayThree.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayThree'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/delayTwo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayTwo'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/delayOne.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayOne'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/delayFive.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayFive'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/delaySix.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delaySix'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/delayControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayControl'
ERROR: [VRFC 10-1412] syntax error near if [/home/crexiz/Final_project/Final_project.srcs/sources_1/new/delayControl.vhd:343]
INFO: [VRFC 10-3070] VHDL file '/home/crexiz/Final_project/Final_project.srcs/sources_1/new/delayControl.vhd' ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/delayControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayControl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/delayControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayControl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/delayControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayControl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/delayControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayControl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/delayControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayControl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/delayControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayControl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/delayControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayControl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/delayControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayControl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/delayOne.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayOne'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/delayControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayControl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/delayControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayControl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/delayOne.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayOne'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/delayControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayControl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/delayControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayControl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/delayControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayControl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/delayControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayControl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/delayControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayControl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project/Final_project.srcs/sources_1/new/delayControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayControl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working/Final_project.srcs/sources_1/new/PE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working/Final_project.srcs/sources_1/new/samm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working/Final_project.srcs/sources_1/new/PE_T.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_T'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working/Final_project.srcs/sources_1/new/PE_L.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_L'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working/Final_project.srcs/sources_1/new/reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working/Final_project.srcs/sources_1/new/MAC2Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MAC2Reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working/Final_project.srcs/sources_1/new/ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ramBlock'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working/Final_project.srcs/sources_1/new/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working/Final_project.srcs/sources_1/new/control_MM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_MM'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working/Final_project.srcs/sources_1/new/4delay.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayFour'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working/Final_project.srcs/sources_1/new/delayThree.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayThree'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working/Final_project.srcs/sources_1/new/delayTwo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayTwo'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working/Final_project.srcs/sources_1/new/delayOne.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayOne'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working/Final_project.srcs/sources_1/new/delayFive.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayFive'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working/Final_project.srcs/sources_1/new/delaySix.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delaySix'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working/Final_project.srcs/sources_1/new/delayControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayControl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working/Final_project.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working/Final_project.srcs/sim_1/new/reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working2/Final_project.srcs/sources_1/new/PE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working2/Final_project.srcs/sources_1/new/samm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working2/Final_project.srcs/sources_1/new/PE_T.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_T'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working2/Final_project.srcs/sources_1/new/PE_L.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_L'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working2/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working2/Final_project.srcs/sources_1/new/reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working2/Final_project.srcs/sources_1/new/MAC2Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MAC2Reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working2/Final_project.srcs/sources_1/new/ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ramBlock'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working2/Final_project.srcs/sources_1/new/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working2/Final_project.srcs/sources_1/new/control_MM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_MM'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working2/Final_project.srcs/sources_1/new/4delay.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayFour'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working2/Final_project.srcs/sources_1/new/delayThree.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayThree'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working2/Final_project.srcs/sources_1/new/delayTwo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayTwo'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working2/Final_project.srcs/sources_1/new/delayOne.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayOne'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working2/Final_project.srcs/sources_1/new/delayFive.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayFive'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working2/Final_project.srcs/sources_1/new/delaySix.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delaySix'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working2/Final_project.srcs/sources_1/new/delayControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayControl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working2/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working2/Final_project.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working2/Final_project.srcs/sim_1/new/reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working3/Final_project.srcs/sources_1/new/PE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working3/Final_project.srcs/sources_1/new/samm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working3/Final_project.srcs/sources_1/new/PE_T.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_T'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working3/Final_project.srcs/sources_1/new/PE_L.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_L'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working3/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working3/Final_project.srcs/sources_1/new/reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working3/Final_project.srcs/sources_1/new/MAC2Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MAC2Reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working3/Final_project.srcs/sources_1/new/ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ramBlock'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working3/Final_project.srcs/sources_1/new/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working3/Final_project.srcs/sources_1/new/control_MM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_MM'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working3/Final_project.srcs/sources_1/new/4delay.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayFour'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working3/Final_project.srcs/sources_1/new/delayThree.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayThree'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working3/Final_project.srcs/sources_1/new/delayTwo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayTwo'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working3/Final_project.srcs/sources_1/new/delayOne.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayOne'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working3/Final_project.srcs/sources_1/new/delayFive.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayFive'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working3/Final_project.srcs/sources_1/new/delaySix.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delaySix'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working3/Final_project.srcs/sources_1/new/delayControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayControl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working3/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working3/Final_project.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working3/Final_project.srcs/sim_1/new/reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working3/Final_project.srcs/sources_1/new/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working3/Final_project.srcs/sources_1/new/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working3/Final_project.srcs/sources_1/new/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working3/Final_project.srcs/sources_1/new/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working3/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working3/Final_project.srcs/sources_1/new/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working3/Final_project.srcs/sources_1/new/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working3/Final_project.srcs/sources_1/new/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working3/Final_project.srcs/sources_1/new/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working3/Final_project.srcs/sources_1/new/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working3/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working3/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working3/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working3/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working3/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working3/Final_project.srcs/sources_1/new/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working3/Final_project.srcs/sources_1/new/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working3/Final_project.srcs/sources_1/new/delayControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayControl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working3/Final_project.srcs/sources_1/new/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working3/Final_project.srcs/sources_1/new/control_MM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_MM'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working3/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working3/Final_project.srcs/sources_1/new/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/Final_project working3/Final_project.srcs/sources_1/new/control_MM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_MM'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/VHDL_FINAL_WORKING/Final_project.srcs/sources_1/new/PE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/VHDL_FINAL_WORKING/Final_project.srcs/sources_1/new/PE_T.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_T'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/VHDL_FINAL_WORKING/Final_project.srcs/sources_1/new/PE_L.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_L'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/VHDL_FINAL_WORKING/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/VHDL_FINAL_WORKING/Final_project.srcs/sources_1/new/reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/VHDL_FINAL_WORKING/Final_project.srcs/sources_1/new/MAC2Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MAC2Reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/VHDL_FINAL_WORKING/Final_project.srcs/sources_1/new/ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ramBlock'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/VHDL_FINAL_WORKING/Final_project.srcs/sources_1/new/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/VHDL_FINAL_WORKING/Final_project.srcs/sources_1/new/control_MM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_MM'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/VHDL_FINAL_WORKING/Final_project.srcs/sources_1/new/4delay.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayFour'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/VHDL_FINAL_WORKING/Final_project.srcs/sources_1/new/delayThree.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayThree'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/VHDL_FINAL_WORKING/Final_project.srcs/sources_1/new/delayTwo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayTwo'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/VHDL_FINAL_WORKING/Final_project.srcs/sources_1/new/delayOne.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayOne'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/VHDL_FINAL_WORKING/Final_project.srcs/sources_1/new/delayFive.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayFive'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/VHDL_FINAL_WORKING/Final_project.srcs/sources_1/new/delaySix.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delaySix'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/VHDL_FINAL_WORKING/Final_project.srcs/sources_1/new/delayControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayControl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/VHDL_FINAL_WORKING/Final_project.srcs/sim_1/new/samm_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'samm_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/VHDL_FINAL_WORKING/Final_project.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/VHDL_FINAL_WORKING/Final_project.srcs/sim_1/new/reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/VHDL_FINAL_WORKING/Final_project.srcs/sources_1/new/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/VHDL_FINAL_WORKING/Final_project.srcs/sources_1/new/control_MM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_MM'
ERROR: [VRFC 10-2989] 'ram' is not declared [/home/crexiz/VHDL_FINAL_WORKING/Final_project.srcs/sources_1/new/control_MM.vhd:259]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [/home/crexiz/VHDL_FINAL_WORKING/Final_project.srcs/sources_1/new/control_MM.vhd:61]
INFO: [VRFC 10-3070] VHDL file '/home/crexiz/VHDL_FINAL_WORKING/Final_project.srcs/sources_1/new/control_MM.vhd' ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/VHDL_FINAL_WORKING/Final_project.srcs/sources_1/new/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/VHDL_FINAL_WORKING/Final_project.srcs/sources_1/new/control_MM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_MM'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/VHDL_FINAL_WORKING/Final_project.srcs/sources_1/new/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/VHDL_FINAL_WORKING/Final_project.srcs/sources_1/new/MAC2Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MAC2Reg'
ERROR: [VRFC 10-2989] 'r1_en' is not declared [/home/crexiz/VHDL_FINAL_WORKING/Final_project.srcs/sources_1/new/MAC2Reg.vhd:276]
ERROR: [VRFC 10-3095] actual of formal out port 'reg_en_sim' cannot be an expression [/home/crexiz/VHDL_FINAL_WORKING/Final_project.srcs/sources_1/new/MAC2Reg.vhd:276]
ERROR: [VRFC 10-2989] 'r1_out' is not declared [/home/crexiz/VHDL_FINAL_WORKING/Final_project.srcs/sources_1/new/MAC2Reg.vhd:277]
ERROR: [VRFC 10-3095] actual of formal out port 'reg_sim' cannot be an expression [/home/crexiz/VHDL_FINAL_WORKING/Final_project.srcs/sources_1/new/MAC2Reg.vhd:277]
ERROR: [VRFC 10-2989] 'r2_out' is not declared [/home/crexiz/VHDL_FINAL_WORKING/Final_project.srcs/sources_1/new/MAC2Reg.vhd:306]
ERROR: [VRFC 10-3095] actual of formal out port 'reg_sim' cannot be an expression [/home/crexiz/VHDL_FINAL_WORKING/Final_project.srcs/sources_1/new/MAC2Reg.vhd:306]
ERROR: [VRFC 10-2989] 'r2_en' is not declared [/home/crexiz/VHDL_FINAL_WORKING/Final_project.srcs/sources_1/new/MAC2Reg.vhd:307]
ERROR: [VRFC 10-3095] actual of formal out port 'reg_en_sim' cannot be an expression [/home/crexiz/VHDL_FINAL_WORKING/Final_project.srcs/sources_1/new/MAC2Reg.vhd:307]
ERROR: [VRFC 10-2989] 'r3_out' is not declared [/home/crexiz/VHDL_FINAL_WORKING/Final_project.srcs/sources_1/new/MAC2Reg.vhd:333]
ERROR: [VRFC 10-3095] actual of formal out port 'reg_sim' cannot be an expression [/home/crexiz/VHDL_FINAL_WORKING/Final_project.srcs/sources_1/new/MAC2Reg.vhd:333]
ERROR: [VRFC 10-2989] 'r3_en' is not declared [/home/crexiz/VHDL_FINAL_WORKING/Final_project.srcs/sources_1/new/MAC2Reg.vhd:334]
ERROR: [VRFC 10-3095] actual of formal out port 'reg_en_sim' cannot be an expression [/home/crexiz/VHDL_FINAL_WORKING/Final_project.srcs/sources_1/new/MAC2Reg.vhd:334]
ERROR: [VRFC 10-2989] 'r4_out' is not declared [/home/crexiz/VHDL_FINAL_WORKING/Final_project.srcs/sources_1/new/MAC2Reg.vhd:347]
ERROR: [VRFC 10-3095] actual of formal out port 'reg_sim' cannot be an expression [/home/crexiz/VHDL_FINAL_WORKING/Final_project.srcs/sources_1/new/MAC2Reg.vhd:347]
ERROR: [VRFC 10-2989] 'r4_en' is not declared [/home/crexiz/VHDL_FINAL_WORKING/Final_project.srcs/sources_1/new/MAC2Reg.vhd:348]
ERROR: [VRFC 10-3095] actual of formal out port 'reg_en_sim' cannot be an expression [/home/crexiz/VHDL_FINAL_WORKING/Final_project.srcs/sources_1/new/MAC2Reg.vhd:348]
ERROR: [VRFC 10-2989] 'r5_out' is not declared [/home/crexiz/VHDL_FINAL_WORKING/Final_project.srcs/sources_1/new/MAC2Reg.vhd:359]
ERROR: [VRFC 10-3095] actual of formal out port 'reg_sim' cannot be an expression [/home/crexiz/VHDL_FINAL_WORKING/Final_project.srcs/sources_1/new/MAC2Reg.vhd:359]
ERROR: [VRFC 10-2989] 'r5_en' is not declared [/home/crexiz/VHDL_FINAL_WORKING/Final_project.srcs/sources_1/new/MAC2Reg.vhd:360]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/VHDL_FINAL_WORKING/Final_project.srcs/sources_1/new/MAC2Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MAC2Reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/VHDL_FINAL_WORKING/Final_project.srcs/sources_1/new/reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/VHDL_FINAL_WORKING/Final_project.srcs/sources_1/new/MAC2Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MAC2Reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/VHDL_FINAL_WORKING/Final_project.srcs/sources_1/new/delayControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayControl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/VHDL_FINAL_WORKING/Final_project.srcs/sources_1/new/PE_TL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PE_TL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/VHDL_FINAL_WORKING/Final_project.srcs/sources_1/new/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/VHDL_FINAL_WORKING/Final_project.srcs/sources_1/new/delayTwo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayTwo'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crexiz/VHDL_FINAL_WORKING/Final_project.srcs/sources_1/new/delayOne.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayOne'
