--********************************************************************************************************************--
--! @file
--! @brief File Description
--! Copyright&copy - YOUR COMPANY NAME
--********************************************************************************************************************--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;


--! Entity/Package Description
entity tmds_encoder is
   port (
        clock           : in std_logic;
        i_data_in         : in std_logic_vector(7 downto 0);
        i_data_enable     : in std_logic;
        o_data_out        : out std_logic_vector(9 downto 0)
   );
end entity tmds_encoder;

architecture Behavioral of tmds_encoder is
    
    signal s_num_ones_din   : integer range 0 to 8 := 0;

begin
    
   ---------------------------------------------------------------------------------------------------
   --! count the number of ones in data in
   ---------------------------------------------------------------------------------------------------
    count_ones_din : process(clock)
        variable temp : Integer rnage 0 to 8 := 0;
    begin
        if(rising_edge(clock)) then
            for i in 0 to 7 loop
                if(i_data_in(i) = '1') then
                    temp := temp + 1;
                end if;
            end loop;
            s_num_ones_din <= temp; 
        end if;
    end process;

    

end architecture Behavioral;