  There are 1 top level modules (timescale -9 / -9).
  and gate test.i1 has delay #(1.6, 1.6).
  There are 0 instances in test (timescale: -8 / -9).
  All instances processed.
