Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx_Vivado_SDK_Win_2014.4_1119_1/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 0e3b714b421f42dda390ef23b1141d07 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_16bit_behav xil_defaultlib.tb_16bit xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.partial16bit
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.Highspeed4to2compressor
Compiling module xil_defaultlib.Dualstagecompressor
Compiling module xil_defaultlib.exactcompressor
Compiling module xil_defaultlib.finaladder
Compiling module xil_defaultlib.BIT16MULTIPLIER
Compiling module xil_defaultlib.tb_16bit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_16bit_behav
