<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="multicore_multicycle_ip" solutionName="solution1" date="2022-07-13T09:14:37.408+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'multicycle_pipeline_ip' consists of the following:&#x9;'load' operation ('i_to_e.rv2', compute.cpp:18) on local variable 'rv2' [264]  (0 ns)&#xA;&#x9;'select' operation ('shift.V', compute.cpp:37) [1314]  (1.22 ns)&#xA;&#x9;'ashr' operation ('result', compute.cpp:60) [1328]  (0 ns)&#xA;&#x9;'select' operation ('result', compute.cpp:59) [1330]  (4.42 ns)&#xA;&#x9;'select' operation ('result', compute.cpp:45) [1333]  (0 ns)&#xA;&#x9;'select' operation ('result', compute.cpp:45) [1334]  (0.993 ns)&#xA;&#x9;'select' operation ('result', compute.cpp:45) [1336]  (0 ns)&#xA;&#x9;'select' operation ('result', compute.cpp:45) [1338]  (0.698 ns)&#xA;&#x9;'select' operation ('result', compute.cpp:45) [1339]  (4.42 ns)&#xA;&#x9;'select' operation ('result', compute.cpp:45) [1340]  (0.978 ns)&#xA;&#x9;'select' operation ('select_ln63', execute.cpp:63) [1377]  (0.698 ns)&#xA;&#x9;'select' operation ('select_ln61', execute.cpp:61) [1378]  (0.978 ns)&#xA;&#x9;'select' operation ('e_to_m.value', execute.cpp:121->multicycle_pipeline_ip.cpp:125) [1379]  (0.698 ns)&#xA;&#xA;&#xA;Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html" projectName="multicore_multicycle_ip" solutionName="solution1" date="2022-07-13T09:14:35.889+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (15.098ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).&#xA;Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html" projectName="multicore_multicycle_ip" solutionName="solution1" date="2022-07-13T09:14:35.886+0200" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
