{"related:zpJ6BIBlP2YJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5":[{"title":"The prospects for multivalued logic: A technology and applications view","url":"https://ieeexplore.ieee.org/abstract/document/1675860/","authors":["KC Smith"],"year":1981,"numCitations":390,"pdf":"http://www.eecg.toronto.edu/~pagiamt/kcsmith/01675860.pdf","citationUrl":"http://scholar.google.com/scholar?cites=7367719115906781902&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:zpJ6BIBlP2YJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=7367719115906781902&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org","p":1,"exp":1596887756964},{"title":"Multiple-valued logic? Its status and its future","url":"https://www.computer.org/csdl/trans/tc/1984/12/01676392.pdf","authors":["SL Hurst"],"year":1984,"numCitations":584,"citationUrl":"http://scholar.google.com/scholar?cites=14048118856517365170&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:si0vfavx9MIJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=14048118856517365170&hl=en&as_sdt=0,5","publication":"computer.org"},{"title":"A multiple valued logic: a tutorial and appreciation","url":"https://ieeexplore.ieee.org/abstract/document/48/","authors":["KC Smith"],"year":1988,"numCitations":261,"pdf":"https://www.eecg.utoronto.ca/~pagiamt/kcsmith/kcsmith-multiple-valued-logic-tutorial-and-appreciation-1988.pdf","citationUrl":"http://scholar.google.com/scholar?cites=4234023079324697538&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:wkP0zY5FwjoJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=4234023079324697538&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Comparison of binary and multivalued ICs according to VLSI criteria","url":"https://ieeexplore.ieee.org/abstract/document/49/","authors":["D Etiemble","D Etiemble M Israel"],"year":1988,"numCitations":104,"citationUrl":"http://scholar.google.com/scholar?cites=2461082175204008400&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:0KEU8DKFJyIJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=2461082175204008400&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org"},{"title":"A 200 MHz pipelined multiplier using 1.5 V-supply multiple-valued MOS current-mode circuits with dual-rail source-coupled logic","url":"https://ieeexplore.ieee.org/abstract/document/475711/","authors":["T Hanyu","T Hanyu M Kameyama"],"year":1995,"numCitations":151,"citationUrl":"http://scholar.google.com/scholar?cites=12291411704781679110&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:BiqXo9Ldk6oJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=12291411704781679110&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Current-mode CMOS multiple-valued logic circuits","url":"https://ieeexplore.ieee.org/abstract/document/272112/","authors":["KW Current"],"year":1994,"numCitations":220,"citationUrl":"http://scholar.google.com/scholar?cites=9257011112214363859&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:035hkY-Cd4AJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=9257011112214363859&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Low power dissipation MOS ternary logic family","url":"https://ieeexplore.ieee.org/abstract/document/1052216/","authors":["PC Balla","PC Balla A Antoniou"],"year":1984,"numCitations":153,"pdf":"https://pdfs.semanticscholar.org/d0e3/6418560c65817638bbb44e7253b866eb309e.pdf","citationUrl":"http://scholar.google.com/scholar?cites=4625421981048402152&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:6HCsBMnMMEAJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=4625421981048402152&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Design and implementation of quaternary NMOS integrated circuits for pipelined image processing","url":"https://ieeexplore.ieee.org/abstract/document/1052666/","authors":["M Kameyama","M Kameyama T Hanyu…"],"year":1987,"numCitations":71,"citationUrl":"http://scholar.google.com/scholar?cites=7506781625101101867&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:K6uUih1yLWgJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=7506781625101101867&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org"},{"title":"The development of multiple-valued logic as related to computer science","url":"https://ieeexplore.ieee.org/abstract/document/6323304/","authors":["G Epstein","G Epstein G Frieder","G Epstein G Frieder DC Rine"],"year":1974,"numCitations":100,"citationUrl":"http://scholar.google.com/scholar?cites=17300678186770244121&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:GSLK3yVbGPAJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=17300678186770244121&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Realization of quaternary logic circuits by n-channel MOS devices","url":"https://ieeexplore.ieee.org/abstract/document/1052493/","authors":["Y Yasuda","Y Yasuda Y Tokuda","Y Yasuda Y Tokuda S Zaima","Y Yasuda Y Tokuda S Zaima K Pak…"],"year":1986,"numCitations":96,"pdf":"http://algos.inesc-id.pt/projectos/projects/projects/qfpga/ref26.pdf","citationUrl":"http://scholar.google.com/scholar?cites=14195118068503052190&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:nn_aoaww_8QJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=14195118068503052190&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org"}]}