Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr  8 00:10:02 2025
| Host         : DESKTOP-7ORFPJ0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hdmi_transmitter_top_timing_summary_routed.rpt -pb hdmi_transmitter_top_timing_summary_routed.pb -rpx hdmi_transmitter_top_timing_summary_routed.rpx -warn_on_violation
| Design       : hdmi_transmitter_top
| Device       : 7k70t-fbg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.878        0.000                      0                   65        0.205        0.000                      0                   65        4.650        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
sysclk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysclk              6.878        0.000                      0                   65        0.205        0.000                      0                   65        4.650        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sysclk                      
(none)                      sysclk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :            0  Failing Endpoints,  Worst Slack        6.878ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.878ns  (required time - arrival time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        2.694ns  (logic 0.946ns (35.112%)  route 1.748ns (64.888%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.724ns = ( 14.724 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.439     5.073    clk_100MHz_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.269     5.342 r  count_reg[15]/Q
                         net (fo=3, routed)           0.683     6.025    count_reg[15]
    SLICE_X2Y126         LUT2 (Prop_lut2_I1_O)        0.053     6.078 r  count[0]_i_25/O
                         net (fo=1, routed)           0.000     6.078    count[0]_i_25_n_0
    SLICE_X2Y126         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.294 r  count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.294    count_reg[0]_i_13_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.354 r  count_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.354    count_reg[0]_i_6_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.414 r  count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.414    count1
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     6.549 r  count_reg[0]_i_3/O[0]
                         net (fo=2, routed)           0.236     6.785    count_reg[0]_i_3_n_7
    SLICE_X0Y129         LUT2 (Prop_lut2_I0_O)        0.153     6.938 r  count[0]_i_1/O
                         net (fo=32, routed)          0.829     7.767    count[0]_i_1_n_0
    SLICE_X1Y123         FDRE                                         r  count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    D23                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.325    14.724    clk_100MHz_IBUF_BUFG
    SLICE_X1Y123         FDRE                                         r  count_reg[0]/C
                         clock pessimism              0.324    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X1Y123         FDRE (Setup_fdre_C_R)       -0.367    14.646    count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -7.767    
  -------------------------------------------------------------------
                         slack                                  6.878    

Slack (MET) :             6.878ns  (required time - arrival time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        2.694ns  (logic 0.946ns (35.112%)  route 1.748ns (64.888%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.724ns = ( 14.724 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.439     5.073    clk_100MHz_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.269     5.342 r  count_reg[15]/Q
                         net (fo=3, routed)           0.683     6.025    count_reg[15]
    SLICE_X2Y126         LUT2 (Prop_lut2_I1_O)        0.053     6.078 r  count[0]_i_25/O
                         net (fo=1, routed)           0.000     6.078    count[0]_i_25_n_0
    SLICE_X2Y126         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.294 r  count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.294    count_reg[0]_i_13_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.354 r  count_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.354    count_reg[0]_i_6_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.414 r  count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.414    count1
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     6.549 r  count_reg[0]_i_3/O[0]
                         net (fo=2, routed)           0.236     6.785    count_reg[0]_i_3_n_7
    SLICE_X0Y129         LUT2 (Prop_lut2_I0_O)        0.153     6.938 r  count[0]_i_1/O
                         net (fo=32, routed)          0.829     7.767    count[0]_i_1_n_0
    SLICE_X1Y123         FDRE                                         r  count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    D23                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.325    14.724    clk_100MHz_IBUF_BUFG
    SLICE_X1Y123         FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.324    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X1Y123         FDRE (Setup_fdre_C_R)       -0.367    14.646    count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -7.767    
  -------------------------------------------------------------------
                         slack                                  6.878    

Slack (MET) :             6.878ns  (required time - arrival time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        2.694ns  (logic 0.946ns (35.112%)  route 1.748ns (64.888%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.724ns = ( 14.724 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.439     5.073    clk_100MHz_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.269     5.342 r  count_reg[15]/Q
                         net (fo=3, routed)           0.683     6.025    count_reg[15]
    SLICE_X2Y126         LUT2 (Prop_lut2_I1_O)        0.053     6.078 r  count[0]_i_25/O
                         net (fo=1, routed)           0.000     6.078    count[0]_i_25_n_0
    SLICE_X2Y126         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.294 r  count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.294    count_reg[0]_i_13_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.354 r  count_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.354    count_reg[0]_i_6_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.414 r  count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.414    count1
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     6.549 r  count_reg[0]_i_3/O[0]
                         net (fo=2, routed)           0.236     6.785    count_reg[0]_i_3_n_7
    SLICE_X0Y129         LUT2 (Prop_lut2_I0_O)        0.153     6.938 r  count[0]_i_1/O
                         net (fo=32, routed)          0.829     7.767    count[0]_i_1_n_0
    SLICE_X1Y123         FDRE                                         r  count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    D23                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.325    14.724    clk_100MHz_IBUF_BUFG
    SLICE_X1Y123         FDRE                                         r  count_reg[2]/C
                         clock pessimism              0.324    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X1Y123         FDRE (Setup_fdre_C_R)       -0.367    14.646    count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -7.767    
  -------------------------------------------------------------------
                         slack                                  6.878    

Slack (MET) :             6.878ns  (required time - arrival time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        2.694ns  (logic 0.946ns (35.112%)  route 1.748ns (64.888%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.724ns = ( 14.724 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.439     5.073    clk_100MHz_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.269     5.342 r  count_reg[15]/Q
                         net (fo=3, routed)           0.683     6.025    count_reg[15]
    SLICE_X2Y126         LUT2 (Prop_lut2_I1_O)        0.053     6.078 r  count[0]_i_25/O
                         net (fo=1, routed)           0.000     6.078    count[0]_i_25_n_0
    SLICE_X2Y126         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.294 r  count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.294    count_reg[0]_i_13_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.354 r  count_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.354    count_reg[0]_i_6_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.414 r  count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.414    count1
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     6.549 r  count_reg[0]_i_3/O[0]
                         net (fo=2, routed)           0.236     6.785    count_reg[0]_i_3_n_7
    SLICE_X0Y129         LUT2 (Prop_lut2_I0_O)        0.153     6.938 r  count[0]_i_1/O
                         net (fo=32, routed)          0.829     7.767    count[0]_i_1_n_0
    SLICE_X1Y123         FDRE                                         r  count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    D23                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.325    14.724    clk_100MHz_IBUF_BUFG
    SLICE_X1Y123         FDRE                                         r  count_reg[3]/C
                         clock pessimism              0.324    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X1Y123         FDRE (Setup_fdre_C_R)       -0.367    14.646    count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -7.767    
  -------------------------------------------------------------------
                         slack                                  6.878    

Slack (MET) :             6.977ns  (required time - arrival time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        2.594ns  (logic 0.946ns (36.471%)  route 1.648ns (63.529%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.722ns = ( 14.722 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.439     5.073    clk_100MHz_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.269     5.342 r  count_reg[15]/Q
                         net (fo=3, routed)           0.683     6.025    count_reg[15]
    SLICE_X2Y126         LUT2 (Prop_lut2_I1_O)        0.053     6.078 r  count[0]_i_25/O
                         net (fo=1, routed)           0.000     6.078    count[0]_i_25_n_0
    SLICE_X2Y126         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.294 r  count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.294    count_reg[0]_i_13_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.354 r  count_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.354    count_reg[0]_i_6_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.414 r  count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.414    count1
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     6.549 r  count_reg[0]_i_3/O[0]
                         net (fo=2, routed)           0.236     6.785    count_reg[0]_i_3_n_7
    SLICE_X0Y129         LUT2 (Prop_lut2_I0_O)        0.153     6.938 r  count[0]_i_1/O
                         net (fo=32, routed)          0.728     7.667    count[0]_i_1_n_0
    SLICE_X1Y124         FDRE                                         r  count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    D23                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.323    14.722    clk_100MHz_IBUF_BUFG
    SLICE_X1Y124         FDRE                                         r  count_reg[4]/C
                         clock pessimism              0.324    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X1Y124         FDRE (Setup_fdre_C_R)       -0.367    14.644    count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -7.667    
  -------------------------------------------------------------------
                         slack                                  6.977    

Slack (MET) :             6.977ns  (required time - arrival time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        2.594ns  (logic 0.946ns (36.471%)  route 1.648ns (63.529%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.722ns = ( 14.722 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.439     5.073    clk_100MHz_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.269     5.342 r  count_reg[15]/Q
                         net (fo=3, routed)           0.683     6.025    count_reg[15]
    SLICE_X2Y126         LUT2 (Prop_lut2_I1_O)        0.053     6.078 r  count[0]_i_25/O
                         net (fo=1, routed)           0.000     6.078    count[0]_i_25_n_0
    SLICE_X2Y126         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.294 r  count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.294    count_reg[0]_i_13_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.354 r  count_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.354    count_reg[0]_i_6_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.414 r  count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.414    count1
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     6.549 r  count_reg[0]_i_3/O[0]
                         net (fo=2, routed)           0.236     6.785    count_reg[0]_i_3_n_7
    SLICE_X0Y129         LUT2 (Prop_lut2_I0_O)        0.153     6.938 r  count[0]_i_1/O
                         net (fo=32, routed)          0.728     7.667    count[0]_i_1_n_0
    SLICE_X1Y124         FDRE                                         r  count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    D23                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.323    14.722    clk_100MHz_IBUF_BUFG
    SLICE_X1Y124         FDRE                                         r  count_reg[5]/C
                         clock pessimism              0.324    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X1Y124         FDRE (Setup_fdre_C_R)       -0.367    14.644    count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -7.667    
  -------------------------------------------------------------------
                         slack                                  6.977    

Slack (MET) :             6.977ns  (required time - arrival time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        2.594ns  (logic 0.946ns (36.471%)  route 1.648ns (63.529%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.722ns = ( 14.722 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.439     5.073    clk_100MHz_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.269     5.342 r  count_reg[15]/Q
                         net (fo=3, routed)           0.683     6.025    count_reg[15]
    SLICE_X2Y126         LUT2 (Prop_lut2_I1_O)        0.053     6.078 r  count[0]_i_25/O
                         net (fo=1, routed)           0.000     6.078    count[0]_i_25_n_0
    SLICE_X2Y126         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.294 r  count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.294    count_reg[0]_i_13_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.354 r  count_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.354    count_reg[0]_i_6_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.414 r  count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.414    count1
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     6.549 r  count_reg[0]_i_3/O[0]
                         net (fo=2, routed)           0.236     6.785    count_reg[0]_i_3_n_7
    SLICE_X0Y129         LUT2 (Prop_lut2_I0_O)        0.153     6.938 r  count[0]_i_1/O
                         net (fo=32, routed)          0.728     7.667    count[0]_i_1_n_0
    SLICE_X1Y124         FDRE                                         r  count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    D23                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.323    14.722    clk_100MHz_IBUF_BUFG
    SLICE_X1Y124         FDRE                                         r  count_reg[6]/C
                         clock pessimism              0.324    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X1Y124         FDRE (Setup_fdre_C_R)       -0.367    14.644    count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -7.667    
  -------------------------------------------------------------------
                         slack                                  6.977    

Slack (MET) :             6.977ns  (required time - arrival time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        2.594ns  (logic 0.946ns (36.471%)  route 1.648ns (63.529%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.722ns = ( 14.722 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.439     5.073    clk_100MHz_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.269     5.342 r  count_reg[15]/Q
                         net (fo=3, routed)           0.683     6.025    count_reg[15]
    SLICE_X2Y126         LUT2 (Prop_lut2_I1_O)        0.053     6.078 r  count[0]_i_25/O
                         net (fo=1, routed)           0.000     6.078    count[0]_i_25_n_0
    SLICE_X2Y126         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.294 r  count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.294    count_reg[0]_i_13_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.354 r  count_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.354    count_reg[0]_i_6_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.414 r  count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.414    count1
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     6.549 r  count_reg[0]_i_3/O[0]
                         net (fo=2, routed)           0.236     6.785    count_reg[0]_i_3_n_7
    SLICE_X0Y129         LUT2 (Prop_lut2_I0_O)        0.153     6.938 r  count[0]_i_1/O
                         net (fo=32, routed)          0.728     7.667    count[0]_i_1_n_0
    SLICE_X1Y124         FDRE                                         r  count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    D23                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.323    14.722    clk_100MHz_IBUF_BUFG
    SLICE_X1Y124         FDRE                                         r  count_reg[7]/C
                         clock pessimism              0.324    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X1Y124         FDRE (Setup_fdre_C_R)       -0.367    14.644    count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -7.667    
  -------------------------------------------------------------------
                         slack                                  6.977    

Slack (MET) :             7.098ns  (required time - arrival time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        2.485ns  (logic 0.946ns (38.066%)  route 1.539ns (61.934%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.728ns = ( 14.728 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.439     5.073    clk_100MHz_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.269     5.342 r  count_reg[15]/Q
                         net (fo=3, routed)           0.683     6.025    count_reg[15]
    SLICE_X2Y126         LUT2 (Prop_lut2_I1_O)        0.053     6.078 r  count[0]_i_25/O
                         net (fo=1, routed)           0.000     6.078    count[0]_i_25_n_0
    SLICE_X2Y126         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.294 r  count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.294    count_reg[0]_i_13_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.354 r  count_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.354    count_reg[0]_i_6_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.414 r  count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.414    count1
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     6.549 r  count_reg[0]_i_3/O[0]
                         net (fo=2, routed)           0.236     6.785    count_reg[0]_i_3_n_7
    SLICE_X0Y129         LUT2 (Prop_lut2_I0_O)        0.153     6.938 r  count[0]_i_1/O
                         net (fo=32, routed)          0.620     7.558    count[0]_i_1_n_0
    SLICE_X1Y130         FDRE                                         r  count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    D23                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.329    14.728    clk_100MHz_IBUF_BUFG
    SLICE_X1Y130         FDRE                                         r  count_reg[28]/C
                         clock pessimism              0.331    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X1Y130         FDRE (Setup_fdre_C_R)       -0.367    14.657    count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -7.558    
  -------------------------------------------------------------------
                         slack                                  7.098    

Slack (MET) :             7.098ns  (required time - arrival time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        2.485ns  (logic 0.946ns (38.066%)  route 1.539ns (61.934%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.728ns = ( 14.728 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.439     5.073    clk_100MHz_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.269     5.342 r  count_reg[15]/Q
                         net (fo=3, routed)           0.683     6.025    count_reg[15]
    SLICE_X2Y126         LUT2 (Prop_lut2_I1_O)        0.053     6.078 r  count[0]_i_25/O
                         net (fo=1, routed)           0.000     6.078    count[0]_i_25_n_0
    SLICE_X2Y126         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.294 r  count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.294    count_reg[0]_i_13_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.354 r  count_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.354    count_reg[0]_i_6_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.414 r  count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.414    count1
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     6.549 r  count_reg[0]_i_3/O[0]
                         net (fo=2, routed)           0.236     6.785    count_reg[0]_i_3_n_7
    SLICE_X0Y129         LUT2 (Prop_lut2_I0_O)        0.153     6.938 r  count[0]_i_1/O
                         net (fo=32, routed)          0.620     7.558    count[0]_i_1_n_0
    SLICE_X1Y130         FDRE                                         r  count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    D23                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.329    14.728    clk_100MHz_IBUF_BUFG
    SLICE_X1Y130         FDRE                                         r  count_reg[29]/C
                         clock pessimism              0.331    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X1Y130         FDRE (Setup_fdre_C_R)       -0.367    14.657    count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -7.558    
  -------------------------------------------------------------------
                         slack                                  7.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.177ns (64.168%)  route 0.099ns (35.832%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.554     1.736    clk_100MHz_IBUF_BUFG
    SLICE_X1Y124         FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.100     1.836 r  count_reg[7]/Q
                         net (fo=1, routed)           0.099     1.935    count_reg_n_0_[7]
    SLICE_X1Y124         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.012 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.012    count_reg[4]_i_1_n_4
    SLICE_X1Y124         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.758     2.204    clk_100MHz_IBUF_BUFG
    SLICE_X1Y124         FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.468     1.736    
    SLICE_X1Y124         FDRE (Hold_fdre_C_D)         0.071     1.807    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.177ns (64.168%)  route 0.099ns (35.832%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.555     1.737    clk_100MHz_IBUF_BUFG
    SLICE_X1Y123         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.100     1.837 r  count_reg[3]/Q
                         net (fo=1, routed)           0.099     1.936    count_reg_n_0_[3]
    SLICE_X1Y123         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.013 r  count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     2.013    count_reg[0]_i_2_n_4
    SLICE_X1Y123         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.759     2.205    clk_100MHz_IBUF_BUFG
    SLICE_X1Y123         FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.468     1.737    
    SLICE_X1Y123         FDRE (Hold_fdre_C_D)         0.071     1.808    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.183ns (64.931%)  route 0.099ns (35.069%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.554     1.736    clk_100MHz_IBUF_BUFG
    SLICE_X1Y124         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.100     1.836 r  count_reg[4]/Q
                         net (fo=1, routed)           0.099     1.935    count_reg_n_0_[4]
    SLICE_X1Y124         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.018 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.018    count_reg[4]_i_1_n_7
    SLICE_X1Y124         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.758     2.204    clk_100MHz_IBUF_BUFG
    SLICE_X1Y124         FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.468     1.736    
    SLICE_X1Y124         FDRE (Hold_fdre_C_D)         0.071     1.807    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.179ns (63.043%)  route 0.105ns (36.957%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.554     1.736    clk_100MHz_IBUF_BUFG
    SLICE_X1Y124         FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.100     1.836 r  count_reg[6]/Q
                         net (fo=1, routed)           0.105     1.941    count_reg_n_0_[6]
    SLICE_X1Y124         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     2.020 r  count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.020    count_reg[4]_i_1_n_5
    SLICE_X1Y124         FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.758     2.204    clk_100MHz_IBUF_BUFG
    SLICE_X1Y124         FDRE                                         r  count_reg[6]/C
                         clock pessimism             -0.468     1.736    
    SLICE_X1Y124         FDRE (Hold_fdre_C_D)         0.071     1.807    count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.179ns (63.043%)  route 0.105ns (36.957%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.555     1.737    clk_100MHz_IBUF_BUFG
    SLICE_X1Y123         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.100     1.837 r  count_reg[2]/Q
                         net (fo=1, routed)           0.105     1.942    count_reg_n_0_[2]
    SLICE_X1Y123         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     2.021 r  count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.021    count_reg[0]_i_2_n_5
    SLICE_X1Y123         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.759     2.205    clk_100MHz_IBUF_BUFG
    SLICE_X1Y123         FDRE                                         r  count_reg[2]/C
                         clock pessimism             -0.468     1.737    
    SLICE_X1Y123         FDRE (Hold_fdre_C_D)         0.071     1.808    count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.177ns (61.680%)  route 0.110ns (38.320%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.557     1.739    clk_100MHz_IBUF_BUFG
    SLICE_X1Y128         FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDRE (Prop_fdre_C_Q)         0.100     1.839 r  count_reg[23]/Q
                         net (fo=3, routed)           0.110     1.949    count_reg[23]
    SLICE_X1Y128         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.026 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.026    count_reg[20]_i_1_n_4
    SLICE_X1Y128         FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.762     2.208    clk_100MHz_IBUF_BUFG
    SLICE_X1Y128         FDRE                                         r  count_reg[23]/C
                         clock pessimism             -0.469     1.739    
    SLICE_X1Y128         FDRE (Hold_fdre_C_D)         0.071     1.810    count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.177ns (61.680%)  route 0.110ns (38.320%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.740    clk_100MHz_IBUF_BUFG
    SLICE_X1Y129         FDRE                                         r  count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDRE (Prop_fdre_C_Q)         0.100     1.840 r  count_reg[27]/Q
                         net (fo=3, routed)           0.110     1.950    count_reg[27]
    SLICE_X1Y129         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.027 r  count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.027    count_reg[24]_i_1_n_4
    SLICE_X1Y129         FDRE                                         r  count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.763     2.209    clk_100MHz_IBUF_BUFG
    SLICE_X1Y129         FDRE                                         r  count_reg[27]/C
                         clock pessimism             -0.469     1.740    
    SLICE_X1Y129         FDRE (Hold_fdre_C_D)         0.071     1.811    count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.177ns (61.601%)  route 0.110ns (38.399%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.554     1.736    clk_100MHz_IBUF_BUFG
    SLICE_X1Y125         FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.100     1.836 r  count_reg[11]/Q
                         net (fo=2, routed)           0.110     1.947    count_reg[11]
    SLICE_X1Y125         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.024 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.024    count_reg[8]_i_1_n_4
    SLICE_X1Y125         FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.758     2.204    clk_100MHz_IBUF_BUFG
    SLICE_X1Y125         FDRE                                         r  count_reg[11]/C
                         clock pessimism             -0.468     1.736    
    SLICE_X1Y125         FDRE (Hold_fdre_C_D)         0.071     1.807    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.177ns (61.601%)  route 0.110ns (38.399%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.556     1.738    clk_100MHz_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.100     1.838 r  count_reg[19]/Q
                         net (fo=3, routed)           0.110     1.949    count_reg[19]
    SLICE_X1Y127         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.026 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.026    count_reg[16]_i_1_n_4
    SLICE_X1Y127         FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.761     2.207    clk_100MHz_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  count_reg[19]/C
                         clock pessimism             -0.469     1.738    
    SLICE_X1Y127         FDRE (Hold_fdre_C_D)         0.071     1.809    count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.177ns (61.601%)  route 0.110ns (38.399%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.555     1.737    clk_100MHz_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.100     1.837 r  count_reg[15]/Q
                         net (fo=3, routed)           0.110     1.948    count_reg[15]
    SLICE_X1Y126         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.025 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.025    count_reg[12]_i_1_n_4
    SLICE_X1Y126         FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.759     2.205    clk_100MHz_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  count_reg[15]/C
                         clock pessimism             -0.468     1.737    
    SLICE_X1Y126         FDRE (Hold_fdre_C_D)         0.071     1.808    count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         10.000      8.400      BUFGCTRL_X0Y0  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y123   count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y125   count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y125   count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y126   count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y126   count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y126   count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y126   count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y127   count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y127   count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y123   count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y123   count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y125   count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y125   count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y125   count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y125   count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y126   count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y126   count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y126   count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y126   count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y123   count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y123   count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y125   count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y125   count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y125   count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y125   count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y126   count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y126   count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y126   count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y126   count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch1
                            (input port)
  Destination:            out2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.312ns  (logic 5.128ns (61.692%)  route 3.184ns (38.308%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E11                                               0.000     0.000 r  switch1 (IN)
                         net (fo=0)                   0.000     0.000    switch1
    E11                  IBUF (Prop_ibuf_I_O)         1.687     1.687 r  switch1_IBUF_inst/O
                         net (fo=1, routed)           0.999     2.685    switch1_IBUF
    SLICE_X0Y163         LUT2 (Prop_lut2_I1_O)        0.053     2.738 r  out2_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.186     4.924    out2_OBUF
    E17                  OBUF (Prop_obuf_I_O)         3.388     8.312 r  out2_OBUF_inst/O
                         net (fo=0)                   0.000     8.312    out2
    E17                                                               r  out2 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch2
                            (input port)
  Destination:            out2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.977ns  (logic 1.846ns (62.025%)  route 1.130ns (37.975%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E12                                               0.000     0.000 r  switch2 (IN)
                         net (fo=0)                   0.000     0.000    switch2
    E12                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  switch2_IBUF_inst/O
                         net (fo=1, routed)           0.352     0.768    switch2_IBUF
    SLICE_X0Y163         LUT2 (Prop_lut2_I0_O)        0.028     0.796 r  out2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.779     1.575    out2_OBUF
    E17                  OBUF (Prop_obuf_I_O)         1.402     2.977 r  out2_OBUF_inst/O
                         net (fo=0)                   0.000     2.977    out2
    E17                                                               r  out2 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysclk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out1_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.809ns  (logic 3.660ns (76.094%)  route 1.150ns (23.906%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.443     5.077    clk_100MHz_IBUF_BUFG
    SLICE_X0Y129         FDRE                                         r  out1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.269     5.346 r  out1_reg/Q
                         net (fo=2, routed)           1.150     6.496    out1_OBUF
    E16                  OBUF (Prop_obuf_I_O)         3.391     9.886 r  out1_OBUF_inst/O
                         net (fo=0)                   0.000     9.886    out1
    E16                                                               r  out1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out1_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.782ns  (logic 1.505ns (84.417%)  route 0.278ns (15.583%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.740    clk_100MHz_IBUF_BUFG
    SLICE_X0Y129         FDRE                                         r  out1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.100     1.840 r  out1_reg/Q
                         net (fo=2, routed)           0.278     2.118    out1_OBUF
    E16                  OBUF (Prop_obuf_I_O)         1.405     3.523 r  out1_OBUF_inst/O
                         net (fo=0)                   0.000     3.523    out1
    E16                                                               r  out1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sysclk

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.230ns  (logic 1.792ns (42.370%)  route 2.438ns (57.630%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A10                  IBUF (Prop_ibuf_I_O)         1.739     1.739 r  rst_IBUF_inst/O
                         net (fo=2, routed)           1.609     3.348    rst_IBUF
    SLICE_X0Y129         LUT2 (Prop_lut2_I1_O)        0.053     3.401 r  count[0]_i_1/O
                         net (fo=32, routed)          0.829     4.230    count[0]_i_1_n_0
    SLICE_X1Y123         FDRE                                         r  count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.325     4.724    clk_100MHz_IBUF_BUFG
    SLICE_X1Y123         FDRE                                         r  count_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.230ns  (logic 1.792ns (42.370%)  route 2.438ns (57.630%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A10                  IBUF (Prop_ibuf_I_O)         1.739     1.739 r  rst_IBUF_inst/O
                         net (fo=2, routed)           1.609     3.348    rst_IBUF
    SLICE_X0Y129         LUT2 (Prop_lut2_I1_O)        0.053     3.401 r  count[0]_i_1/O
                         net (fo=32, routed)          0.829     4.230    count[0]_i_1_n_0
    SLICE_X1Y123         FDRE                                         r  count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.325     4.724    clk_100MHz_IBUF_BUFG
    SLICE_X1Y123         FDRE                                         r  count_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.230ns  (logic 1.792ns (42.370%)  route 2.438ns (57.630%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A10                  IBUF (Prop_ibuf_I_O)         1.739     1.739 r  rst_IBUF_inst/O
                         net (fo=2, routed)           1.609     3.348    rst_IBUF
    SLICE_X0Y129         LUT2 (Prop_lut2_I1_O)        0.053     3.401 r  count[0]_i_1/O
                         net (fo=32, routed)          0.829     4.230    count[0]_i_1_n_0
    SLICE_X1Y123         FDRE                                         r  count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.325     4.724    clk_100MHz_IBUF_BUFG
    SLICE_X1Y123         FDRE                                         r  count_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.230ns  (logic 1.792ns (42.370%)  route 2.438ns (57.630%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A10                  IBUF (Prop_ibuf_I_O)         1.739     1.739 r  rst_IBUF_inst/O
                         net (fo=2, routed)           1.609     3.348    rst_IBUF
    SLICE_X0Y129         LUT2 (Prop_lut2_I1_O)        0.053     3.401 r  count[0]_i_1/O
                         net (fo=32, routed)          0.829     4.230    count[0]_i_1_n_0
    SLICE_X1Y123         FDRE                                         r  count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.325     4.724    clk_100MHz_IBUF_BUFG
    SLICE_X1Y123         FDRE                                         r  count_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.130ns  (logic 1.792ns (43.400%)  route 2.337ns (56.600%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.722ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A10                  IBUF (Prop_ibuf_I_O)         1.739     1.739 r  rst_IBUF_inst/O
                         net (fo=2, routed)           1.609     3.348    rst_IBUF
    SLICE_X0Y129         LUT2 (Prop_lut2_I1_O)        0.053     3.401 r  count[0]_i_1/O
                         net (fo=32, routed)          0.728     4.130    count[0]_i_1_n_0
    SLICE_X1Y124         FDRE                                         r  count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.323     4.722    clk_100MHz_IBUF_BUFG
    SLICE_X1Y124         FDRE                                         r  count_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.130ns  (logic 1.792ns (43.400%)  route 2.337ns (56.600%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.722ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A10                  IBUF (Prop_ibuf_I_O)         1.739     1.739 r  rst_IBUF_inst/O
                         net (fo=2, routed)           1.609     3.348    rst_IBUF
    SLICE_X0Y129         LUT2 (Prop_lut2_I1_O)        0.053     3.401 r  count[0]_i_1/O
                         net (fo=32, routed)          0.728     4.130    count[0]_i_1_n_0
    SLICE_X1Y124         FDRE                                         r  count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.323     4.722    clk_100MHz_IBUF_BUFG
    SLICE_X1Y124         FDRE                                         r  count_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.130ns  (logic 1.792ns (43.400%)  route 2.337ns (56.600%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.722ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A10                  IBUF (Prop_ibuf_I_O)         1.739     1.739 r  rst_IBUF_inst/O
                         net (fo=2, routed)           1.609     3.348    rst_IBUF
    SLICE_X0Y129         LUT2 (Prop_lut2_I1_O)        0.053     3.401 r  count[0]_i_1/O
                         net (fo=32, routed)          0.728     4.130    count[0]_i_1_n_0
    SLICE_X1Y124         FDRE                                         r  count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.323     4.722    clk_100MHz_IBUF_BUFG
    SLICE_X1Y124         FDRE                                         r  count_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.130ns  (logic 1.792ns (43.400%)  route 2.337ns (56.600%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.722ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A10                  IBUF (Prop_ibuf_I_O)         1.739     1.739 r  rst_IBUF_inst/O
                         net (fo=2, routed)           1.609     3.348    rst_IBUF
    SLICE_X0Y129         LUT2 (Prop_lut2_I1_O)        0.053     3.401 r  count[0]_i_1/O
                         net (fo=32, routed)          0.728     4.130    count[0]_i_1_n_0
    SLICE_X1Y124         FDRE                                         r  count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.323     4.722    clk_100MHz_IBUF_BUFG
    SLICE_X1Y124         FDRE                                         r  count_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.021ns  (logic 1.792ns (44.573%)  route 2.229ns (55.427%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.728ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A10                  IBUF (Prop_ibuf_I_O)         1.739     1.739 r  rst_IBUF_inst/O
                         net (fo=2, routed)           1.609     3.348    rst_IBUF
    SLICE_X0Y129         LUT2 (Prop_lut2_I1_O)        0.053     3.401 r  count[0]_i_1/O
                         net (fo=32, routed)          0.620     4.021    count[0]_i_1_n_0
    SLICE_X1Y130         FDRE                                         r  count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.329     4.728    clk_100MHz_IBUF_BUFG
    SLICE_X1Y130         FDRE                                         r  count_reg[28]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.021ns  (logic 1.792ns (44.573%)  route 2.229ns (55.427%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.728ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A10                  IBUF (Prop_ibuf_I_O)         1.739     1.739 r  rst_IBUF_inst/O
                         net (fo=2, routed)           1.609     3.348    rst_IBUF
    SLICE_X0Y129         LUT2 (Prop_lut2_I1_O)        0.053     3.401 r  count[0]_i_1/O
                         net (fo=32, routed)          0.620     4.021    count[0]_i_1_n_0
    SLICE_X1Y130         FDRE                                         r  count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.329     4.728    clk_100MHz_IBUF_BUFG
    SLICE_X1Y130         FDRE                                         r  count_reg[29]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            out1_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.162ns  (logic 0.498ns (42.844%)  route 0.664ns (57.156%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A10                  IBUF (Prop_ibuf_I_O)         0.470     0.470 f  rst_IBUF_inst/O
                         net (fo=2, routed)           0.664     1.134    rst_IBUF
    SLICE_X0Y129         LUT3 (Prop_lut3_I2_O)        0.028     1.162 r  out1_i_1/O
                         net (fo=1, routed)           0.000     1.162    out1_i_1_n_0
    SLICE_X0Y129         FDRE                                         r  out1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.763     2.209    clk_100MHz_IBUF_BUFG
    SLICE_X0Y129         FDRE                                         r  out1_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.325ns  (logic 0.498ns (37.591%)  route 0.827ns (62.409%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A10                  IBUF (Prop_ibuf_I_O)         0.470     0.470 r  rst_IBUF_inst/O
                         net (fo=2, routed)           0.710     1.180    rst_IBUF
    SLICE_X0Y129         LUT2 (Prop_lut2_I1_O)        0.028     1.208 r  count[0]_i_1/O
                         net (fo=32, routed)          0.117     1.325    count[0]_i_1_n_0
    SLICE_X1Y128         FDRE                                         r  count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.762     2.208    clk_100MHz_IBUF_BUFG
    SLICE_X1Y128         FDRE                                         r  count_reg[20]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.325ns  (logic 0.498ns (37.591%)  route 0.827ns (62.409%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A10                  IBUF (Prop_ibuf_I_O)         0.470     0.470 r  rst_IBUF_inst/O
                         net (fo=2, routed)           0.710     1.180    rst_IBUF
    SLICE_X0Y129         LUT2 (Prop_lut2_I1_O)        0.028     1.208 r  count[0]_i_1/O
                         net (fo=32, routed)          0.117     1.325    count[0]_i_1_n_0
    SLICE_X1Y128         FDRE                                         r  count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.762     2.208    clk_100MHz_IBUF_BUFG
    SLICE_X1Y128         FDRE                                         r  count_reg[21]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.325ns  (logic 0.498ns (37.591%)  route 0.827ns (62.409%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A10                  IBUF (Prop_ibuf_I_O)         0.470     0.470 r  rst_IBUF_inst/O
                         net (fo=2, routed)           0.710     1.180    rst_IBUF
    SLICE_X0Y129         LUT2 (Prop_lut2_I1_O)        0.028     1.208 r  count[0]_i_1/O
                         net (fo=32, routed)          0.117     1.325    count[0]_i_1_n_0
    SLICE_X1Y128         FDRE                                         r  count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.762     2.208    clk_100MHz_IBUF_BUFG
    SLICE_X1Y128         FDRE                                         r  count_reg[22]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.325ns  (logic 0.498ns (37.591%)  route 0.827ns (62.409%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A10                  IBUF (Prop_ibuf_I_O)         0.470     0.470 r  rst_IBUF_inst/O
                         net (fo=2, routed)           0.710     1.180    rst_IBUF
    SLICE_X0Y129         LUT2 (Prop_lut2_I1_O)        0.028     1.208 r  count[0]_i_1/O
                         net (fo=32, routed)          0.117     1.325    count[0]_i_1_n_0
    SLICE_X1Y128         FDRE                                         r  count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.762     2.208    clk_100MHz_IBUF_BUFG
    SLICE_X1Y128         FDRE                                         r  count_reg[23]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.376ns  (logic 0.498ns (36.193%)  route 0.878ns (63.807%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A10                  IBUF (Prop_ibuf_I_O)         0.470     0.470 r  rst_IBUF_inst/O
                         net (fo=2, routed)           0.710     1.180    rst_IBUF
    SLICE_X0Y129         LUT2 (Prop_lut2_I1_O)        0.028     1.208 r  count[0]_i_1/O
                         net (fo=32, routed)          0.168     1.376    count[0]_i_1_n_0
    SLICE_X1Y127         FDRE                                         r  count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.761     2.207    clk_100MHz_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  count_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.376ns  (logic 0.498ns (36.193%)  route 0.878ns (63.807%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A10                  IBUF (Prop_ibuf_I_O)         0.470     0.470 r  rst_IBUF_inst/O
                         net (fo=2, routed)           0.710     1.180    rst_IBUF
    SLICE_X0Y129         LUT2 (Prop_lut2_I1_O)        0.028     1.208 r  count[0]_i_1/O
                         net (fo=32, routed)          0.168     1.376    count[0]_i_1_n_0
    SLICE_X1Y127         FDRE                                         r  count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.761     2.207    clk_100MHz_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  count_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.376ns  (logic 0.498ns (36.193%)  route 0.878ns (63.807%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A10                  IBUF (Prop_ibuf_I_O)         0.470     0.470 r  rst_IBUF_inst/O
                         net (fo=2, routed)           0.710     1.180    rst_IBUF
    SLICE_X0Y129         LUT2 (Prop_lut2_I1_O)        0.028     1.208 r  count[0]_i_1/O
                         net (fo=32, routed)          0.168     1.376    count[0]_i_1_n_0
    SLICE_X1Y127         FDRE                                         r  count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.761     2.207    clk_100MHz_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  count_reg[18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.376ns  (logic 0.498ns (36.193%)  route 0.878ns (63.807%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A10                  IBUF (Prop_ibuf_I_O)         0.470     0.470 r  rst_IBUF_inst/O
                         net (fo=2, routed)           0.710     1.180    rst_IBUF
    SLICE_X0Y129         LUT2 (Prop_lut2_I1_O)        0.028     1.208 r  count[0]_i_1/O
                         net (fo=32, routed)          0.168     1.376    count[0]_i_1_n_0
    SLICE_X1Y127         FDRE                                         r  count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.761     2.207    clk_100MHz_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  count_reg[19]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.427ns  (logic 0.498ns (34.894%)  route 0.929ns (65.106%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A10                  IBUF (Prop_ibuf_I_O)         0.470     0.470 r  rst_IBUF_inst/O
                         net (fo=2, routed)           0.710     1.180    rst_IBUF
    SLICE_X0Y129         LUT2 (Prop_lut2_I1_O)        0.028     1.208 r  count[0]_i_1/O
                         net (fo=32, routed)          0.219     1.427    count[0]_i_1_n_0
    SLICE_X1Y126         FDRE                                         r  count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.759     2.205    clk_100MHz_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  count_reg[12]/C





