//input WE, input [31:0] A, input [31:0] WD, 
//output reg [31:0] RD
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000	//0
0000000000000000000000000000000010000000000000000000000000000000000000000000000000000000011111111	//1
0000000000000000000000000000000100000000000000000000000000000000000000000000000001111111100000000	//2
0000000000000000000000000000000110000000000000000000000000000000000000000000000001111111111111111	//3
1000000000000000000000000000000001100110011001100000000000000000000000000000000000000000000000000	//4
1000000000000000000000000000000000011001100110011000000000000000011001100110011000000000000000000	//5
0000000000000000000000000000000000000000000000000000000000000000000110011001100110000000000000000	//6
0000000000000000000000000000000000000000000000000000000000000000000110011001100110000000000000000	//7
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000