http://www.ics.uci.edu/~eli/courses/cs153-f09/p6.txt
project -> 2 
design -> 4 
processor -> 1 
vhdl -> 3 
determines -> 1 
bit -> 1 
unsigned -> 2 
value -> 2 
prime -> 4 
your -> 3 
top -> 1 
level -> 1 
entity -> 6 
similar -> 1 
following -> 1 
port -> 1 
clck -> 1 
std_logic -> 4 
rst -> 1 
downto -> 1 
is_prime -> 1 
done -> 1 
end -> 1 
of -> 1 
course -> 1 
turn -> 1 
decomposed -> 1 
controller -> 2 
datapath -> 2 
you -> 2 
may -> 2 
assume -> 1 
input -> 1 
will -> 2 
change -> 1 
computation -> 1 
need -> 1 
also -> 2 
testbench -> 2 
verify -> 1 
there -> 1 
requirement -> 1 
exhaustive -> 1 
however -> 1 
demo -> 1 
ta -> 2 
provide -> 2 
able -> 1 
demonstrate -> 1 
operation -> 1 
div -> 1 
mod -> 1 
complete -> 1 
report -> 3 
attach -> 1 
source -> 1 
files -> 2 
include -> 1 
name -> 1 
description -> 2 
attached -> 1 
special -> 1 
notes -> 1 
comments -> 1 
tested -> 1 
contain -> 1 
drawing -> 1 
fsm -> 1 
information -> 1 
tools -> 1 
lab -> 1 
setup -> 1 
things -> 1 
related -> 1 
make -> 1 
sure -> 1 
seek -> 1 
help -> 1 
get -> 1 
started -> 1 
