

================================================================
== Vivado HLS Report for 'acg_top'
================================================================
* Date:           Sun Jul 21 12:31:55 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       arbitrary_clock_gen_1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.371|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    412|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|      68|    104|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|      33|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     101|    516|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+------------------------+---------+-------+----+-----+
    |         Instance         |         Module         | BRAM_18K| DSP48E| FF | LUT |
    +--------------------------+------------------------+---------+-------+----+-----+
    |acg_top_AXILiteS_s_axi_U  |acg_top_AXILiteS_s_axi  |        0|      0|  68|  104|
    +--------------------------+------------------------+---------+-------+----+-----+
    |Total                     |                        |        0|      0|  68|  104|
    +--------------------------+------------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |p_Val2_1_fu_126_p2  |     +    |      0|  0|  32|          32|          32|
    |p_Val2_2_fu_120_p2  |     +    |      0|  0|  32|          32|          32|
    |p_Val2_3_fu_78_p2   |     +    |      0|  0|  39|          32|          32|
    |p_Val2_4_fu_108_p2  |     +    |      0|  0|  32|          32|          32|
    |p_Val2_5_fu_90_p2   |     +    |      0|  0|  32|          32|          32|
    |p_Val2_6_fu_96_p2   |     +    |      0|  0|  39|          32|          32|
    |p_Val2_7_fu_72_p2   |     +    |      0|  0|  39|          32|          32|
    |p_Val2_s_fu_132_p2  |     +    |      0|  0|  39|          32|          32|
    |tmp1_fu_102_p2      |     +    |      0|  0|  32|          32|          32|
    |tmp2_fu_114_p2      |     +    |      0|  0|  32|          32|          32|
    |tmp_fu_84_p2        |     +    |      0|  0|  32|          32|          32|
    |tmp_7_fu_62_p2      |     -    |      0|  0|  32|          32|          32|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0| 412|         384|         384|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |accumulator_V_0  |  32|   0|   32|          0|
    |ap_CS_fsm        |   1|   0|    1|          0|
    +-----------------+----+----+-----+-----------+
    |Total            |  33|   0|   33|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   | Source Object|    C Type    |
+------------------------+-----+-----+--------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    5|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    5|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|     s_axi    |   AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_none |    acg_top   | return value |
|ap_rst_n                |  in |    1| ap_ctrl_none |    acg_top   | return value |
|ap_return               | out |    8| ap_ctrl_none |    acg_top   | return value |
+------------------------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.37>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 0), !map !47"   --->   Operation 2 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %inc_V), !map !53"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @acg_top_str) nounwind"   --->   Operation 4 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %inc_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [HLS/acg_top.cpp:8]   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [HLS/acg_top.cpp:9]   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 0, [1 x i8]* @p_str1) nounwind" [HLS/acg_top.cpp:10]   --->   Operation 8 'speclatency' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%inc_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %inc_V)" [HLS/acg_top.cpp:16]   --->   Operation 9 'read' 'inc_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%r_V = shl i32 %inc_V_read, 1" [HLS/acg_top.cpp:17]   --->   Operation 10 'shl' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%r_V_1 = shl i32 %inc_V_read, 2" [HLS/acg_top.cpp:18]   --->   Operation 11 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%r_V_2 = shl i32 %inc_V_read, 3" [HLS/acg_top.cpp:19]   --->   Operation 12 'shl' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_7 = sub i32 %r_V_2, %inc_V_read" [HLS/acg_top.cpp:23]   --->   Operation 13 'sub' 'tmp_7' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%accumulator_V_0_load = load i32* @accumulator_V_0, align 16" [HLS/acg_top.cpp:25]   --->   Operation 14 'load' 'accumulator_V_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (2.55ns)   --->   "%p_Val2_7 = add i32 %inc_V_read, %accumulator_V_0_load" [HLS/acg_top.cpp:25]   --->   Operation 15 'add' 'p_Val2_7' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (2.55ns)   --->   "%p_Val2_3 = add i32 %r_V, %accumulator_V_0_load" [HLS/acg_top.cpp:26]   --->   Operation 16 'add' 'p_Val2_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i32 %inc_V_read, %r_V" [HLS/acg_top.cpp:27]   --->   Operation 17 'add' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 18 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%p_Val2_5 = add i32 %accumulator_V_0_load, %tmp" [HLS/acg_top.cpp:27]   --->   Operation 18 'add' 'p_Val2_5' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 19 [1/1] (2.55ns)   --->   "%p_Val2_6 = add i32 %r_V_1, %accumulator_V_0_load" [HLS/acg_top.cpp:28]   --->   Operation 19 'add' 'p_Val2_6' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i32 %inc_V_read, %r_V_1" [HLS/acg_top.cpp:29]   --->   Operation 20 'add' 'tmp1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 21 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%p_Val2_4 = add i32 %accumulator_V_0_load, %tmp1" [HLS/acg_top.cpp:29]   --->   Operation 21 'add' 'p_Val2_4' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i32 %r_V, %r_V_1" [HLS/acg_top.cpp:30]   --->   Operation 22 'add' 'tmp2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 23 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%p_Val2_2 = add i32 %accumulator_V_0_load, %tmp2" [HLS/acg_top.cpp:30]   --->   Operation 23 'add' 'p_Val2_2' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 24 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%p_Val2_1 = add i32 %tmp_7, %accumulator_V_0_load" [HLS/acg_top.cpp:31]   --->   Operation 24 'add' 'p_Val2_1' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 25 [1/1] (2.55ns)   --->   "%p_Val2_s = add i32 %r_V_2, %accumulator_V_0_load" [HLS/acg_top.cpp:32]   --->   Operation 25 'add' 'p_Val2_s' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "store i32 %p_Val2_s, i32* @accumulator_V_0, align 16" [HLS/acg_top.cpp:32]   --->   Operation 26 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [HLS/acg_top.cpp:32]   --->   Operation 27 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_1, i32 31)" [HLS/acg_top.cpp:31]   --->   Operation 28 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_2, i32 31)" [HLS/acg_top.cpp:30]   --->   Operation 29 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_4, i32 31)" [HLS/acg_top.cpp:29]   --->   Operation 30 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_6, i32 31)" [HLS/acg_top.cpp:28]   --->   Operation 31 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_5, i32 31)" [HLS/acg_top.cpp:27]   --->   Operation 32 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_3, i32 31)" [HLS/acg_top.cpp:26]   --->   Operation 33 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_7, i32 31)" [HLS/acg_top.cpp:25]   --->   Operation 34 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_Result_s = call i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1(i1 %tmp_4, i1 %tmp_5, i1 %tmp_6, i1 %tmp_8, i1 %tmp_9, i1 %tmp_10, i1 %tmp_11, i1 %tmp_12)" [HLS/acg_top.cpp:41]   --->   Operation 35 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "ret i8 %p_Result_s" [HLS/acg_top.cpp:43]   --->   Operation 36 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ inc_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ accumulator_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_2           (specbitsmap   ) [ 00]
StgValue_3           (specbitsmap   ) [ 00]
StgValue_4           (spectopmodule ) [ 00]
StgValue_5           (specinterface ) [ 00]
StgValue_6           (specinterface ) [ 00]
StgValue_7           (specinterface ) [ 00]
StgValue_8           (speclatency   ) [ 00]
inc_V_read           (read          ) [ 00]
r_V                  (shl           ) [ 00]
r_V_1                (shl           ) [ 00]
r_V_2                (shl           ) [ 00]
tmp_7                (sub           ) [ 00]
accumulator_V_0_load (load          ) [ 00]
p_Val2_7             (add           ) [ 00]
p_Val2_3             (add           ) [ 00]
tmp                  (add           ) [ 00]
p_Val2_5             (add           ) [ 00]
p_Val2_6             (add           ) [ 00]
tmp1                 (add           ) [ 00]
p_Val2_4             (add           ) [ 00]
tmp2                 (add           ) [ 00]
p_Val2_2             (add           ) [ 00]
p_Val2_1             (add           ) [ 00]
p_Val2_s             (add           ) [ 00]
StgValue_26          (store         ) [ 00]
tmp_4                (bitselect     ) [ 00]
tmp_5                (bitselect     ) [ 00]
tmp_6                (bitselect     ) [ 00]
tmp_8                (bitselect     ) [ 00]
tmp_9                (bitselect     ) [ 00]
tmp_10               (bitselect     ) [ 00]
tmp_11               (bitselect     ) [ 00]
tmp_12               (bitselect     ) [ 00]
p_Result_s           (bitconcatenate) [ 00]
StgValue_36          (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inc_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inc_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="accumulator_V_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accumulator_V_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="acg_top_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLatency"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="inc_V_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inc_V_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="r_V_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="r_V_1_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="3" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="r_V_2_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="3" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_2/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="tmp_7_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="accumulator_V_0_load_load_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accumulator_V_0_load/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="p_Val2_7_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_7/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_Val2_3_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_3/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_Val2_5_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_5/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="p_Val2_6_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_6/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp1_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_Val2_4_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_4/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp2_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_Val2_2_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_2/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_Val2_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_Val2_s_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="StgValue_26_store_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_26/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_4_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="0" index="2" bw="6" slack="0"/>
<pin id="148" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_5_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="0" index="2" bw="6" slack="0"/>
<pin id="156" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_6_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="6" slack="0"/>
<pin id="164" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_8_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="0" index="2" bw="6" slack="0"/>
<pin id="172" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_9_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="0" index="2" bw="6" slack="0"/>
<pin id="180" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_10_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="6" slack="0"/>
<pin id="188" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_11_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="0" index="2" bw="6" slack="0"/>
<pin id="196" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_12_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="6" slack="0"/>
<pin id="204" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="p_Result_s_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="1" slack="0"/>
<pin id="212" dir="0" index="3" bw="1" slack="0"/>
<pin id="213" dir="0" index="4" bw="1" slack="0"/>
<pin id="214" dir="0" index="5" bw="1" slack="0"/>
<pin id="215" dir="0" index="6" bw="1" slack="0"/>
<pin id="216" dir="0" index="7" bw="1" slack="0"/>
<pin id="217" dir="0" index="8" bw="1" slack="0"/>
<pin id="218" dir="1" index="9" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="24" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="38" pin="2"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="26" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="38" pin="2"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="28" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="38" pin="2"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="30" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="56" pin="2"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="38" pin="2"/><net_sink comp="62" pin=1"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="38" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="68" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="44" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="68" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="38" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="44" pin="2"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="68" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="84" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="50" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="68" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="38" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="50" pin="2"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="68" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="102" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="44" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="50" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="68" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="114" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="62" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="68" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="56" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="68" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="132" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="2" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="32" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="132" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="34" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="157"><net_src comp="32" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="126" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="34" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="165"><net_src comp="32" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="120" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="34" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="173"><net_src comp="32" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="108" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="34" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="181"><net_src comp="32" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="96" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="34" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="189"><net_src comp="32" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="90" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="34" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="197"><net_src comp="32" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="78" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="34" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="205"><net_src comp="32" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="72" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="34" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="219"><net_src comp="36" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="220"><net_src comp="144" pin="3"/><net_sink comp="208" pin=1"/></net>

<net id="221"><net_src comp="152" pin="3"/><net_sink comp="208" pin=2"/></net>

<net id="222"><net_src comp="160" pin="3"/><net_sink comp="208" pin=3"/></net>

<net id="223"><net_src comp="168" pin="3"/><net_sink comp="208" pin=4"/></net>

<net id="224"><net_src comp="176" pin="3"/><net_sink comp="208" pin=5"/></net>

<net id="225"><net_src comp="184" pin="3"/><net_sink comp="208" pin=6"/></net>

<net id="226"><net_src comp="192" pin="3"/><net_sink comp="208" pin=7"/></net>

<net id="227"><net_src comp="200" pin="3"/><net_sink comp="208" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: accumulator_V_0 | {1 }
 - Input state : 
	Port: acg_top : inc_V | {1 }
	Port: acg_top : accumulator_V_0 | {1 }
  - Chain level:
	State 1
		p_Val2_7 : 1
		p_Val2_5 : 1
		p_Val2_4 : 1
		p_Val2_2 : 1
		p_Val2_1 : 1
		StgValue_26 : 1
		tmp_4 : 1
		tmp_5 : 2
		tmp_6 : 2
		tmp_8 : 2
		tmp_9 : 1
		tmp_10 : 2
		tmp_11 : 1
		tmp_12 : 2
		p_Result_s : 3
		StgValue_36 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |     p_Val2_7_fu_72    |    0    |    39   |
|          |     p_Val2_3_fu_78    |    0    |    39   |
|          |       tmp_fu_84       |    0    |    32   |
|          |     p_Val2_5_fu_90    |    0    |    32   |
|          |     p_Val2_6_fu_96    |    0    |    39   |
|    add   |      tmp1_fu_102      |    0    |    32   |
|          |    p_Val2_4_fu_108    |    0    |    32   |
|          |      tmp2_fu_114      |    0    |    32   |
|          |    p_Val2_2_fu_120    |    0    |    32   |
|          |    p_Val2_1_fu_126    |    0    |    32   |
|          |    p_Val2_s_fu_132    |    0    |    39   |
|----------|-----------------------|---------|---------|
|    sub   |      tmp_7_fu_62      |    0    |    32   |
|----------|-----------------------|---------|---------|
|   read   | inc_V_read_read_fu_38 |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |       r_V_fu_44       |    0    |    0    |
|    shl   |      r_V_1_fu_50      |    0    |    0    |
|          |      r_V_2_fu_56      |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |      tmp_4_fu_144     |    0    |    0    |
|          |      tmp_5_fu_152     |    0    |    0    |
|          |      tmp_6_fu_160     |    0    |    0    |
| bitselect|      tmp_8_fu_168     |    0    |    0    |
|          |      tmp_9_fu_176     |    0    |    0    |
|          |     tmp_10_fu_184     |    0    |    0    |
|          |     tmp_11_fu_192     |    0    |    0    |
|          |     tmp_12_fu_200     |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|   p_Result_s_fu_208   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   412   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   412  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   412  |
+-----------+--------+--------+
