[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 50000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2577507 heartbeat IPC: 3.88 cumulative IPC: 3.88 (Simulation time: 00 hr 04 min 21 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5128643 heartbeat IPC: 3.92 cumulative IPC: 3.9 (Simulation time: 00 hr 08 min 25 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 7678862 heartbeat IPC: 3.921 cumulative IPC: 3.907 (Simulation time: 00 hr 12 min 22 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 10187197 heartbeat IPC: 3.987 cumulative IPC: 3.926 (Simulation time: 00 hr 16 min 19 sec)
Warmup finished CPU 0 instructions: 50000001 cycles: 12690615 cumulative IPC: 3.94 (Simulation time: 00 hr 20 min 31 sec)
Warmup complete CPU 0 instructions: 50000001 cycles: 12690615 cumulative IPC: 3.94 (Simulation time: 00 hr 20 min 31 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 12690617 heartbeat IPC: 3.995 cumulative IPC: 5 (Simulation time: 00 hr 20 min 31 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 17311053 heartbeat IPC: 2.164 cumulative IPC: 2.164 (Simulation time: 00 hr 26 min 24 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 22292134 heartbeat IPC: 2.008 cumulative IPC: 2.083 (Simulation time: 00 hr 32 min 35 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 27290078 heartbeat IPC: 2.001 cumulative IPC: 2.055 (Simulation time: 00 hr 38 min 30 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 32328652 heartbeat IPC: 1.985 cumulative IPC: 2.037 (Simulation time: 00 hr 44 min 23 sec)
Heartbeat CPU 0 instructions: 100000018 cycles: 37358601 heartbeat IPC: 1.988 cumulative IPC: 2.027 (Simulation time: 00 hr 50 min 27 sec)
Heartbeat CPU 0 instructions: 110000018 cycles: 42385659 heartbeat IPC: 1.989 cumulative IPC: 2.021 (Simulation time: 00 hr 56 min 32 sec)
Heartbeat CPU 0 instructions: 120000019 cycles: 47423919 heartbeat IPC: 1.985 cumulative IPC: 2.015 (Simulation time: 01 hr 02 min 21 sec)
Heartbeat CPU 0 instructions: 130000023 cycles: 52454628 heartbeat IPC: 1.988 cumulative IPC: 2.012 (Simulation time: 01 hr 07 min 59 sec)
Heartbeat CPU 0 instructions: 140000026 cycles: 57493485 heartbeat IPC: 1.985 cumulative IPC: 2.009 (Simulation time: 01 hr 14 min 00 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 49841083 cumulative IPC: 2.006 (Simulation time: 01 hr 19 min 33 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 49841083 cumulative IPC: 2.006 (Simulation time: 01 hr 19 min 33 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ./traces/456.hmmer-88B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.006 instructions: 100000004 cycles: 49841083
CPU 0 Branch Prediction Accuracy: 99.39% MPKI: 0.27 Average ROB Occupancy at Mispredict: 106.6
Branch type MPKI
BRANCH_DIRECT_JUMP: 4e-05
BRANCH_INDIRECT: 0.00048
BRANCH_CONDITIONAL: 0.2694
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 6e-05
BRANCH_RETURN: 2e-05

cpu0->cpu0_STLB TOTAL        ACCESS:       6803 HIT:       6798 MISS:          5 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:       6803 HIT:       6798 MISS:          5 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 687.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     670502 HIT:     270275 MISS:     400227 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     137322 HIT:     127616 MISS:       9706 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     266225 HIT:       5184 MISS:     261041 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     266945 HIT:     137475 MISS:     129470 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:         10 HIT:          0 MISS:         10 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 45.22 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   19825990 HIT:   19825982 MISS:          8 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   19825990 HIT:   19825982 MISS:          8 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 219.5 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   44777350 HIT:   42613726 MISS:    2163624 MSHR_MERGE:    1760075
cpu0->cpu0_L1D LOAD         ACCESS:   31882051 HIT:   31736573 MISS:     145478 MSHR_MERGE:       8164
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12895289 HIT:   10877153 MISS:    2018136 MSHR_MERGE:    1751911
cpu0->cpu0_L1D TRANSLATION  ACCESS:         10 HIT:          0 MISS:         10 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 52.24 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   18450606 HIT:   18450606 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   18450606 HIT:   18450606 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   42675868 HIT:   42664437 MISS:      11431 MSHR_MERGE:       4628
cpu0->cpu0_DTLB LOAD         ACCESS:   42675868 HIT:   42664437 MISS:      11431 MSHR_MERGE:       4628
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.515 cycles
cpu0->LLC TOTAL        ACCESS:     532217 HIT:     466223 MISS:      65994 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:       9706 HIT:       8289 MISS:       1417 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     261041 HIT:     196640 MISS:      64401 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     261460 HIT:     261293 MISS:        167 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:         10 HIT:          1 MISS:          9 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 203.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:          9
  ROW_BUFFER_MISS:      65818
  AVG DBUS CONGESTED CYCLE: 7.386
Channel 0 WQ ROW_BUFFER_HIT:       2389
  ROW_BUFFER_MISS:      62590
  FULL:          0
Channel 0 REFRESHES ISSUED:       4153
