{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620935750404 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620935750404 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 13 15:55:50 2021 " "Processing started: Thu May 13 15:55:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620935750404 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620935750404 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador -c Processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620935750404 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620935751242 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620935751242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/auxiliardejumpc/auxjumpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/auxiliardejumpc/auxjumpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AuxJumpC-main " "Found design unit 1: AuxJumpC-main" {  } { { "Componentes/AuxiliarDeJumpC/AuxJumpC.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/AuxiliarDeJumpC/AuxJumpC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761924 ""} { "Info" "ISGN_ENTITY_NAME" "1 AuxJumpC " "Found entity 1: AuxJumpC" {  } { { "Componentes/AuxiliarDeJumpC/AuxJumpC.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/AuxiliarDeJumpC/AuxJumpC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620935761924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/bancoderegistradores/bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/bancoderegistradores/bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BancoRegistradores-main " "Found design unit 1: BancoRegistradores-main" {  } { { "Componentes/BancodeRegistradores/BancoRegistradores.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/BancodeRegistradores/BancoRegistradores.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761927 ""} { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistradores " "Found entity 1: BancoRegistradores" {  } { { "Componentes/BancodeRegistradores/BancoRegistradores.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/BancodeRegistradores/BancoRegistradores.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620935761927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/controle/unidadedecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/controle/unidadedecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeDeControle-main " "Found design unit 1: UnidadeDeControle-main" {  } { { "Componentes/Controle/UnidadeDeControle.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Controle/UnidadeDeControle.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761931 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeDeControle " "Found entity 1: UnidadeDeControle" {  } { { "Componentes/Controle/UnidadeDeControle.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Controle/UnidadeDeControle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620935761931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/divisaobits/divisaobits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/divisaobits/divisaobits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Divisaobits-main " "Found design unit 1: Divisaobits-main" {  } { { "Componentes/Divisaobits/Divisaobits.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Divisaobits/Divisaobits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761934 ""} { "Info" "ISGN_ENTITY_NAME" "1 Divisaobits " "Found entity 1: Divisaobits" {  } { { "Componentes/Divisaobits/Divisaobits.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Divisaobits/Divisaobits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620935761934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/extensores/extensor_4_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/extensores/extensor_4_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Extensor_4_8-Behavior " "Found design unit 1: Extensor_4_8-Behavior" {  } { { "Componentes/Extensores/Extensor_4_8.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Extensores/Extensor_4_8.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761939 ""} { "Info" "ISGN_ENTITY_NAME" "1 Extensor_4_8 " "Found entity 1: Extensor_4_8" {  } { { "Componentes/Extensores/Extensor_4_8.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Extensores/Extensor_4_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620935761939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/extensores/extensor_2_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/extensores/extensor_2_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Extensor_2_8-Behavior " "Found design unit 1: Extensor_2_8-Behavior" {  } { { "Componentes/Extensores/Extensor_2_8.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Extensores/Extensor_2_8.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761945 ""} { "Info" "ISGN_ENTITY_NAME" "1 Extensor_2_8 " "Found entity 1: Extensor_2_8" {  } { { "Componentes/Extensores/Extensor_2_8.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Extensores/Extensor_2_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620935761945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/memorias/memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/memorias/memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-main " "Found design unit 1: memoriaROM-main" {  } { { "Componentes/memorias/memoriaROM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/memorias/memoriaROM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761948 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "Componentes/memorias/memoriaROM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/memorias/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620935761948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/memorias/memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/memorias/memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-main " "Found design unit 1: memoriaRAM-main" {  } { { "Componentes/memorias/memoriaRAM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/memorias/memoriaRAM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761953 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "Componentes/memorias/memoriaRAM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/memorias/memoriaRAM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620935761953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/multiplexador/mult2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/multiplexador/mult2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult2x1-logic " "Found design unit 1: mult2x1-logic" {  } { { "Componentes/Multiplexador/mult2x1.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Multiplexador/mult2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761956 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult2x1 " "Found entity 1: mult2x1" {  } { { "Componentes/Multiplexador/mult2x1.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Multiplexador/mult2x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620935761956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/multiplicador/multiplicador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/multiplicador/multiplicador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplicador-main " "Found design unit 1: multiplicador-main" {  } { { "Componentes/Multiplicador/Multiplicador.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Multiplicador/Multiplicador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761959 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplicador " "Found entity 1: multiplicador" {  } { { "Componentes/Multiplicador/Multiplicador.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Multiplicador/Multiplicador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620935761959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/pcesomadorpc/somador_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/pcesomadorpc/somador_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somador_pc-behavior " "Found design unit 1: Somador_pc-behavior" {  } { { "Componentes/PCeSomadorPC/Somador_pc.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PCeSomadorPC/Somador_pc.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761962 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somador_pc " "Found entity 1: Somador_pc" {  } { { "Componentes/PCeSomadorPC/Somador_pc.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PCeSomadorPC/Somador_pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620935761962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/pcesomadorpc/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/pcesomadorpc/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pc-behavior " "Found design unit 1: Pc-behavior" {  } { { "Componentes/PCeSomadorPC/Pc.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PCeSomadorPC/Pc.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761964 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pc " "Found entity 1: Pc" {  } { { "Componentes/PCeSomadorPC/Pc.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PCeSomadorPC/Pc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620935761964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/portaslogicas/p_xor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/portaslogicas/p_xor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p_xor-behavior " "Found design unit 1: p_xor-behavior" {  } { { "Componentes/PortasLogicas/p_xor.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PortasLogicas/p_xor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761967 ""} { "Info" "ISGN_ENTITY_NAME" "1 p_xor " "Found entity 1: p_xor" {  } { { "Componentes/PortasLogicas/p_xor.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PortasLogicas/p_xor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620935761967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/portaslogicas/p_or.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/portaslogicas/p_or.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p_or-behavior " "Found design unit 1: p_or-behavior" {  } { { "Componentes/PortasLogicas/p_or.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PortasLogicas/p_or.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761970 ""} { "Info" "ISGN_ENTITY_NAME" "1 p_or " "Found entity 1: p_or" {  } { { "Componentes/PortasLogicas/p_or.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PortasLogicas/p_or.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620935761970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/portaslogicas/p_not.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/portaslogicas/p_not.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p_not-behavior " "Found design unit 1: p_not-behavior" {  } { { "Componentes/PortasLogicas/p_not.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PortasLogicas/p_not.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761972 ""} { "Info" "ISGN_ENTITY_NAME" "1 p_not " "Found entity 1: p_not" {  } { { "Componentes/PortasLogicas/p_not.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PortasLogicas/p_not.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620935761972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/portaslogicas/p_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/portaslogicas/p_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p_and-behavior " "Found design unit 1: p_and-behavior" {  } { { "Componentes/PortasLogicas/p_and.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PortasLogicas/p_and.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761975 ""} { "Info" "ISGN_ENTITY_NAME" "1 p_and " "Found entity 1: p_and" {  } { { "Componentes/PortasLogicas/p_and.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PortasLogicas/p_and.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620935761975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/somador/somador8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/somador/somador8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador8bits-main " "Found design unit 1: somador8bits-main" {  } { { "Componentes/Somador/somador8bits.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Somador/somador8bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761978 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador8bits " "Found entity 1: somador8bits" {  } { { "Componentes/Somador/somador8bits.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Somador/somador8bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620935761978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/somador/somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/somador/somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-main " "Found design unit 1: somador-main" {  } { { "Componentes/Somador/somador.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Somador/somador.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761980 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "Componentes/Somador/somador.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Somador/somador.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620935761980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/subtrator/subtrator_8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/subtrator/subtrator_8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subtrator_8b-main " "Found design unit 1: Subtrator_8b-main" {  } { { "Componentes/Subtrator/Subtrator_8b.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Subtrator/Subtrator_8b.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761983 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subtrator_8b " "Found entity 1: Subtrator_8b" {  } { { "Componentes/Subtrator/Subtrator_8b.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Subtrator/Subtrator_8b.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620935761983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/ula/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/ula/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-main " "Found design unit 1: ULA-main" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761986 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620935761986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processador-main " "Found design unit 1: processador-main" {  } { { "processador.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/processador.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761989 ""} { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/processador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620935761989 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processador " "Elaborating entity \"processador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620935762069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pc Pc:ProgramCounter " "Elaborating entity \"Pc\" for hierarchy \"Pc:ProgramCounter\"" {  } { { "processador.vhd" "ProgramCounter" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/processador.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620935762075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador_pc Somador_pc:SomaPC " "Elaborating entity \"Somador_pc\" for hierarchy \"Somador_pc:SomaPC\"" {  } { { "processador.vhd" "SomaPC" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/processador.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620935762077 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_port Somador_pc.vhd(17) " "VHDL Process Statement warning at Somador_pc.vhd(17): signal \"in_port\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/PCeSomadorPC/Somador_pc.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PCeSomadorPC/Somador_pc.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620935762078 "|processador|Somador_pc:SomaPC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:ROM " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:ROM\"" {  } { { "processador.vhd" "ROM" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/processador.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620935762078 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memoriaROM memoriaROM.vhd(45) " "VHDL Process Statement warning at memoriaROM.vhd(45): signal \"memoriaROM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/memorias/memoriaROM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/memorias/memoriaROM.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620935762079 "|processador|memoriaROM:ROM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_data memoriaROM.vhd(45) " "VHDL Process Statement warning at memoriaROM.vhd(45): signal \"in_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/memorias/memoriaROM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/memorias/memoriaROM.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620935762079 "|processador|memoriaROM:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisaobits Divisaobits:Divisao " "Elaborating entity \"Divisaobits\" for hierarchy \"Divisaobits:Divisao\"" {  } { { "processador.vhd" "Divisao" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/processador.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620935762080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistradores BancoRegistradores:Registradores " "Elaborating entity \"BancoRegistradores\" for hierarchy \"BancoRegistradores:Registradores\"" {  } { { "processador.vhd" "Registradores" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/processador.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620935762082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeDeControle UnidadeDeControle:Controle " "Elaborating entity \"UnidadeDeControle\" for hierarchy \"UnidadeDeControle:Controle\"" {  } { { "processador.vhd" "Controle" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/processador.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620935762083 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Op_code UnidadeDeControle.vhd(25) " "VHDL Process Statement warning at UnidadeDeControle.vhd(25): signal \"Op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/Controle/UnidadeDeControle.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Controle/UnidadeDeControle.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620935762084 "|processador|UnidadeDeControle:Controle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extensor_4_8 Extensor_4_8:Extensor4p8 " "Elaborating entity \"Extensor_4_8\" for hierarchy \"Extensor_4_8:Extensor4p8\"" {  } { { "processador.vhd" "Extensor4p8" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/processador.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620935762085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extensor_2_8 Extensor_2_8:Extensor2p8 " "Elaborating entity \"Extensor_2_8\" for hierarchy \"Extensor_2_8:Extensor2p8\"" {  } { { "processador.vhd" "Extensor2p8" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/processador.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620935762086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult2x1 mult2x1:Mult2 " "Elaborating entity \"mult2x1\" for hierarchy \"mult2x1:Mult2\"" {  } { { "processador.vhd" "Mult2" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/processador.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620935762088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ALU " "Elaborating entity \"ULA\" for hierarchy \"ULA:ALU\"" {  } { { "processador.vhd" "ALU" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/processador.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620935762090 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "overflowSub ULA.vhd(52) " "Verilog HDL or VHDL warning at ULA.vhd(52): object \"overflowSub\" assigned a value but never read" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620935762091 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "somadorOut ULA.vhd(69) " "VHDL Process Statement warning at ULA.vhd(69): signal \"somadorOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620935762091 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "overflowSoma ULA.vhd(70) " "VHDL Process Statement warning at ULA.vhd(70): signal \"overflowSoma\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620935762091 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "subtratorOut ULA.vhd(72) " "VHDL Process Statement warning at ULA.vhd(72): signal \"subtratorOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620935762091 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_B ULA.vhd(74) " "VHDL Process Statement warning at ULA.vhd(74): signal \"in_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620935762091 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_B ULA.vhd(76) " "VHDL Process Statement warning at ULA.vhd(76): signal \"in_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620935762091 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resultcondition ULA.vhd(78) " "VHDL Process Statement warning at ULA.vhd(78): signal \"resultcondition\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620935762091 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resultcondition ULA.vhd(85) " "VHDL Process Statement warning at ULA.vhd(85): signal \"resultcondition\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620935762091 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "somadorOut ULA.vhd(92) " "VHDL Process Statement warning at ULA.vhd(92): signal \"somadorOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620935762092 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "overflowSoma ULA.vhd(93) " "VHDL Process Statement warning at ULA.vhd(93): signal \"overflowSoma\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620935762092 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multiOut ULA.vhd(95) " "VHDL Process Statement warning at ULA.vhd(95): signal \"multiOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620935762092 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multiOut ULA.vhd(96) " "VHDL Process Statement warning at ULA.vhd(96): signal \"multiOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620935762092 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_A ULA.vhd(102) " "VHDL Process Statement warning at ULA.vhd(102): signal \"in_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620935762092 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_B ULA.vhd(102) " "VHDL Process Statement warning at ULA.vhd(102): signal \"in_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620935762092 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_A ULA.vhd(104) " "VHDL Process Statement warning at ULA.vhd(104): signal \"in_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620935762092 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_B ULA.vhd(104) " "VHDL Process Statement warning at ULA.vhd(104): signal \"in_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620935762092 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_A ULA.vhd(106) " "VHDL Process Statement warning at ULA.vhd(106): signal \"in_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620935762092 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_B ULA.vhd(108) " "VHDL Process Statement warning at ULA.vhd(108): signal \"in_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620935762092 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_B ULA.vhd(110) " "VHDL Process Statement warning at ULA.vhd(110): signal \"in_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620935762092 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_A ULA.vhd(112) " "VHDL Process Statement warning at ULA.vhd(112): signal \"in_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620935762092 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_B ULA.vhd(112) " "VHDL Process Statement warning at ULA.vhd(112): signal \"in_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620935762092 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "overflow ULA.vhd(64) " "VHDL Process Statement warning at ULA.vhd(64): inferring latch(es) for signal or variable \"overflow\", which holds its previous value in one or more paths through the process" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620935762092 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero ULA.vhd(64) " "VHDL Process Statement warning at ULA.vhd(64): inferring latch(es) for signal or variable \"zero\", which holds its previous value in one or more paths through the process" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620935762092 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "condition ULA.vhd(64) " "VHDL Process Statement warning at ULA.vhd(64): inferring latch(es) for signal or variable \"condition\", which holds its previous value in one or more paths through the process" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620935762093 "|processador|ULA:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "condition ULA.vhd(64) " "Inferred latch for \"condition\" at ULA.vhd(64)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620935762093 "|processador|ULA:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero ULA.vhd(64) " "Inferred latch for \"zero\" at ULA.vhd(64)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620935762093 "|processador|ULA:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow ULA.vhd(64) " "Inferred latch for \"overflow\" at ULA.vhd(64)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620935762093 "|processador|ULA:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AuxJumpC ULA:ALU\|AuxJumpC:aux " "Elaborating entity \"AuxJumpC\" for hierarchy \"ULA:ALU\|AuxJumpC:aux\"" {  } { { "Componentes/ULA/ULA.vhd" "aux" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620935762093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador8bits ULA:ALU\|somador8bits:soma " "Elaborating entity \"somador8bits\" for hierarchy \"ULA:ALU\|somador8bits:soma\"" {  } { { "Componentes/ULA/ULA.vhd" "soma" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620935762095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador ULA:ALU\|somador8bits:soma\|somador:sum0 " "Elaborating entity \"somador\" for hierarchy \"ULA:ALU\|somador8bits:soma\|somador:sum0\"" {  } { { "Componentes/Somador/somador8bits.vhd" "sum0" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Somador/somador8bits.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620935762096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_xor ULA:ALU\|somador8bits:soma\|somador:sum0\|p_xor:sum " "Elaborating entity \"p_xor\" for hierarchy \"ULA:ALU\|somador8bits:soma\|somador:sum0\|p_xor:sum\"" {  } { { "Componentes/Somador/somador.vhd" "sum" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Somador/somador.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620935762098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_not ULA:ALU\|somador8bits:soma\|somador:sum0\|p_xor:sum\|p_not:n_A " "Elaborating entity \"p_not\" for hierarchy \"ULA:ALU\|somador8bits:soma\|somador:sum0\|p_xor:sum\|p_not:n_A\"" {  } { { "Componentes/PortasLogicas/p_xor.vhd" "n_A" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PortasLogicas/p_xor.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620935762099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_and ULA:ALU\|somador8bits:soma\|somador:sum0\|p_xor:sum\|p_and:p_an " "Elaborating entity \"p_and\" for hierarchy \"ULA:ALU\|somador8bits:soma\|somador:sum0\|p_xor:sum\|p_and:p_an\"" {  } { { "Componentes/PortasLogicas/p_xor.vhd" "p_an" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PortasLogicas/p_xor.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620935762101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_or ULA:ALU\|somador8bits:soma\|somador:sum0\|p_xor:sum\|p_or:p_o " "Elaborating entity \"p_or\" for hierarchy \"ULA:ALU\|somador8bits:soma\|somador:sum0\|p_xor:sum\|p_or:p_o\"" {  } { { "Componentes/PortasLogicas/p_xor.vhd" "p_o" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PortasLogicas/p_xor.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620935762103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtrator_8b ULA:ALU\|Subtrator_8b:sub " "Elaborating entity \"Subtrator_8b\" for hierarchy \"ULA:ALU\|Subtrator_8b:sub\"" {  } { { "Componentes/ULA/ULA.vhd" "sub" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620935762164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicador ULA:ALU\|multiplicador:multi " "Elaborating entity \"multiplicador\" for hierarchy \"ULA:ALU\|multiplicador:multi\"" {  } { { "Componentes/ULA/ULA.vhd" "multi" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620935762236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:RAM " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:RAM\"" {  } { { "processador.vhd" "RAM" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/processador.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620935762239 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memoriaRAM:RAM\|memoriaRAM " "RAM logic \"memoriaRAM:RAM\|memoriaRAM\" is uninferred due to inappropriate RAM size" {  } { { "Componentes/memorias/memoriaRAM.vhd" "memoriaRAM" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/memorias/memoriaRAM.vhd" 19 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1620935763035 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "BancoRegistradores:Registradores\|registradores " "RAM logic \"BancoRegistradores:Registradores\|registradores\" is uninferred due to inappropriate RAM size" {  } { { "Componentes/BancodeRegistradores/BancoRegistradores.vhd" "registradores" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/BancodeRegistradores/BancoRegistradores.vhd" 19 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1620935763035 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1620935763035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ALU\|overflow " "Latch ULA:ALU\|overflow has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Pc:ProgramCounter\|out_port\[4\] " "Ports D and ENA on the latch are fed by the same signal Pc:ProgramCounter\|out_port\[4\]" {  } { { "Componentes/PCeSomadorPC/Pc.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PCeSomadorPC/Pc.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620935763500 ""}  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620935763500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ALU\|zero " "Latch ULA:ALU\|zero has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Pc:ProgramCounter\|out_port\[7\] " "Ports D and ENA on the latch are fed by the same signal Pc:ProgramCounter\|out_port\[7\]" {  } { { "Componentes/PCeSomadorPC/Pc.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PCeSomadorPC/Pc.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620935763500 ""}  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620935763500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ALU\|condition " "Latch ULA:ALU\|condition has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Pc:ProgramCounter\|out_port\[7\] " "Ports D and ENA on the latch are fed by the same signal Pc:ProgramCounter\|out_port\[7\]" {  } { { "Componentes/PCeSomadorPC/Pc.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PCeSomadorPC/Pc.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620935763500 ""}  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620935763500 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1620935763851 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620935764471 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620935765036 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620935765036 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "270 " "Implemented 270 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620935765562 ""} { "Info" "ICUT_CUT_TM_OPINS" "71 " "Implemented 71 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620935765562 ""} { "Info" "ICUT_CUT_TM_LCELLS" "197 " "Implemented 197 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620935765562 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1620935765562 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620935765562 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4867 " "Peak virtual memory: 4867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620935765583 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 13 15:56:05 2021 " "Processing ended: Thu May 13 15:56:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620935765583 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620935765583 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620935765583 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620935765583 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620935750404 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620935750404 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 13 15:55:50 2021 " "Processing started: Thu May 13 15:55:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620935750404 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620935750404 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador -c Processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620935750404 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620935751242 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620935751242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/auxiliardejumpc/auxjumpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/auxiliardejumpc/auxjumpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AuxJumpC-main " "Found design unit 1: AuxJumpC-main" {  } { { "Componentes/AuxiliarDeJumpC/AuxJumpC.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/AuxiliarDeJumpC/AuxJumpC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761924 ""} { "Info" "ISGN_ENTITY_NAME" "1 AuxJumpC " "Found entity 1: AuxJumpC" {  } { { "Componentes/AuxiliarDeJumpC/AuxJumpC.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/AuxiliarDeJumpC/AuxJumpC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620935761924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/bancoderegistradores/bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/bancoderegistradores/bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BancoRegistradores-main " "Found design unit 1: BancoRegistradores-main" {  } { { "Componentes/BancodeRegistradores/BancoRegistradores.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/BancodeRegistradores/BancoRegistradores.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761927 ""} { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistradores " "Found entity 1: BancoRegistradores" {  } { { "Componentes/BancodeRegistradores/BancoRegistradores.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/BancodeRegistradores/BancoRegistradores.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620935761927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/controle/unidadedecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/controle/unidadedecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeDeControle-main " "Found design unit 1: UnidadeDeControle-main" {  } { { "Componentes/Controle/UnidadeDeControle.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Controle/UnidadeDeControle.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761931 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeDeControle " "Found entity 1: UnidadeDeControle" {  } { { "Componentes/Controle/UnidadeDeControle.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Controle/UnidadeDeControle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620935761931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/divisaobits/divisaobits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/divisaobits/divisaobits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Divisaobits-main " "Found design unit 1: Divisaobits-main" {  } { { "Componentes/Divisaobits/Divisaobits.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Divisaobits/Divisaobits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761934 ""} { "Info" "ISGN_ENTITY_NAME" "1 Divisaobits " "Found entity 1: Divisaobits" {  } { { "Componentes/Divisaobits/Divisaobits.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Divisaobits/Divisaobits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620935761934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/extensores/extensor_4_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/extensores/extensor_4_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Extensor_4_8-Behavior " "Found design unit 1: Extensor_4_8-Behavior" {  } { { "Componentes/Extensores/Extensor_4_8.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Extensores/Extensor_4_8.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761939 ""} { "Info" "ISGN_ENTITY_NAME" "1 Extensor_4_8 " "Found entity 1: Extensor_4_8" {  } { { "Componentes/Extensores/Extensor_4_8.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Extensores/Extensor_4_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620935761939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/extensores/extensor_2_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/extensores/extensor_2_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Extensor_2_8-Behavior " "Found design unit 1: Extensor_2_8-Behavior" {  } { { "Componentes/Extensores/Extensor_2_8.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Extensores/Extensor_2_8.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761945 ""} { "Info" "ISGN_ENTITY_NAME" "1 Extensor_2_8 " "Found entity 1: Extensor_2_8" {  } { { "Componentes/Extensores/Extensor_2_8.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Extensores/Extensor_2_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620935761945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/memorias/memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/memorias/memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-main " "Found design unit 1: memoriaROM-main" {  } { { "Componentes/memorias/memoriaROM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/memorias/memoriaROM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761948 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "Componentes/memorias/memoriaROM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/memorias/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620935761948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/memorias/memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/memorias/memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-main " "Found design unit 1: memoriaRAM-main" {  } { { "Componentes/memorias/memoriaRAM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/memorias/memoriaRAM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761953 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "Componentes/memorias/memoriaRAM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/memorias/memoriaRAM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620935761953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/multiplexador/mult2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/multiplexador/mult2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult2x1-logic " "Found design unit 1: mult2x1-logic" {  } { { "Componentes/Multiplexador/mult2x1.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Multiplexador/mult2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761956 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult2x1 " "Found entity 1: mult2x1" {  } { { "Componentes/Multiplexador/mult2x1.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Multiplexador/mult2x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620935761956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/multiplicador/multiplicador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/multiplicador/multiplicador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplicador-main " "Found design unit 1: multiplicador-main" {  } { { "Componentes/Multiplicador/Multiplicador.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Multiplicador/Multiplicador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761959 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplicador " "Found entity 1: multiplicador" {  } { { "Componentes/Multiplicador/Multiplicador.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Multiplicador/Multiplicador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620935761959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/pcesomadorpc/somador_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/pcesomadorpc/somador_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somador_pc-behavior " "Found design unit 1: Somador_pc-behavior" {  } { { "Componentes/PCeSomadorPC/Somador_pc.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PCeSomadorPC/Somador_pc.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761962 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somador_pc " "Found entity 1: Somador_pc" {  } { { "Componentes/PCeSomadorPC/Somador_pc.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PCeSomadorPC/Somador_pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620935761962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/pcesomadorpc/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/pcesomadorpc/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pc-behavior " "Found design unit 1: Pc-behavior" {  } { { "Componentes/PCeSomadorPC/Pc.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PCeSomadorPC/Pc.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761964 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pc " "Found entity 1: Pc" {  } { { "Componentes/PCeSomadorPC/Pc.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PCeSomadorPC/Pc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620935761964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/portaslogicas/p_xor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/portaslogicas/p_xor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p_xor-behavior " "Found design unit 1: p_xor-behavior" {  } { { "Componentes/PortasLogicas/p_xor.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PortasLogicas/p_xor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761967 ""} { "Info" "ISGN_ENTITY_NAME" "1 p_xor " "Found entity 1: p_xor" {  } { { "Componentes/PortasLogicas/p_xor.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PortasLogicas/p_xor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620935761967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/portaslogicas/p_or.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/portaslogicas/p_or.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p_or-behavior " "Found design unit 1: p_or-behavior" {  } { { "Componentes/PortasLogicas/p_or.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PortasLogicas/p_or.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761970 ""} { "Info" "ISGN_ENTITY_NAME" "1 p_or " "Found entity 1: p_or" {  } { { "Componentes/PortasLogicas/p_or.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PortasLogicas/p_or.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620935761970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/portaslogicas/p_not.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/portaslogicas/p_not.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p_not-behavior " "Found design unit 1: p_not-behavior" {  } { { "Componentes/PortasLogicas/p_not.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PortasLogicas/p_not.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761972 ""} { "Info" "ISGN_ENTITY_NAME" "1 p_not " "Found entity 1: p_not" {  } { { "Componentes/PortasLogicas/p_not.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PortasLogicas/p_not.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620935761972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/portaslogicas/p_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/portaslogicas/p_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p_and-behavior " "Found design unit 1: p_and-behavior" {  } { { "Componentes/PortasLogicas/p_and.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PortasLogicas/p_and.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761975 ""} { "Info" "ISGN_ENTITY_NAME" "1 p_and " "Found entity 1: p_and" {  } { { "Componentes/PortasLogicas/p_and.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PortasLogicas/p_and.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620935761975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/somador/somador8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/somador/somador8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador8bits-main " "Found design unit 1: somador8bits-main" {  } { { "Componentes/Somador/somador8bits.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Somador/somador8bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761978 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador8bits " "Found entity 1: somador8bits" {  } { { "Componentes/Somador/somador8bits.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Somador/somador8bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620935761978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/somador/somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/somador/somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-main " "Found design unit 1: somador-main" {  } { { "Componentes/Somador/somador.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Somador/somador.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761980 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "Componentes/Somador/somador.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Somador/somador.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620935761980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/subtrator/subtrator_8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/subtrator/subtrator_8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subtrator_8b-main " "Found design unit 1: Subtrator_8b-main" {  } { { "Componentes/Subtrator/Subtrator_8b.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Subtrator/Subtrator_8b.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761983 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subtrator_8b " "Found entity 1: Subtrator_8b" {  } { { "Componentes/Subtrator/Subtrator_8b.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Subtrator/Subtrator_8b.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620935761983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/ula/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/ula/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-main " "Found design unit 1: ULA-main" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761986 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620935761986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processador-main " "Found design unit 1: processador-main" {  } { { "processador.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/processador.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761989 ""} { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/processador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620935761989 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processador " "Elaborating entity \"processador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620935762069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pc Pc:ProgramCounter " "Elaborating entity \"Pc\" for hierarchy \"Pc:ProgramCounter\"" {  } { { "processador.vhd" "ProgramCounter" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/processador.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620935762075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador_pc Somador_pc:SomaPC " "Elaborating entity \"Somador_pc\" for hierarchy \"Somador_pc:SomaPC\"" {  } { { "processador.vhd" "SomaPC" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/processador.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620935762077 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_port Somador_pc.vhd(17) " "VHDL Process Statement warning at Somador_pc.vhd(17): signal \"in_port\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/PCeSomadorPC/Somador_pc.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PCeSomadorPC/Somador_pc.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620935762078 "|processador|Somador_pc:SomaPC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:ROM " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:ROM\"" {  } { { "processador.vhd" "ROM" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/processador.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620935762078 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memoriaROM memoriaROM.vhd(45) " "VHDL Process Statement warning at memoriaROM.vhd(45): signal \"memoriaROM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/memorias/memoriaROM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/memorias/memoriaROM.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620935762079 "|processador|memoriaROM:ROM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_data memoriaROM.vhd(45) " "VHDL Process Statement warning at memoriaROM.vhd(45): signal \"in_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/memorias/memoriaROM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/memorias/memoriaROM.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620935762079 "|processador|memoriaROM:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisaobits Divisaobits:Divisao " "Elaborating entity \"Divisaobits\" for hierarchy \"Divisaobits:Divisao\"" {  } { { "processador.vhd" "Divisao" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/processador.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620935762080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistradores BancoRegistradores:Registradores " "Elaborating entity \"BancoRegistradores\" for hierarchy \"BancoRegistradores:Registradores\"" {  } { { "processador.vhd" "Registradores" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/processador.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620935762082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeDeControle UnidadeDeControle:Controle " "Elaborating entity \"UnidadeDeControle\" for hierarchy \"UnidadeDeControle:Controle\"" {  } { { "processador.vhd" "Controle" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/processador.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620935762083 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Op_code UnidadeDeControle.vhd(25) " "VHDL Process Statement warning at UnidadeDeControle.vhd(25): signal \"Op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/Controle/UnidadeDeControle.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Controle/UnidadeDeControle.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620935762084 "|processador|UnidadeDeControle:Controle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extensor_4_8 Extensor_4_8:Extensor4p8 " "Elaborating entity \"Extensor_4_8\" for hierarchy \"Extensor_4_8:Extensor4p8\"" {  } { { "processador.vhd" "Extensor4p8" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/processador.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620935762085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extensor_2_8 Extensor_2_8:Extensor2p8 " "Elaborating entity \"Extensor_2_8\" for hierarchy \"Extensor_2_8:Extensor2p8\"" {  } { { "processador.vhd" "Extensor2p8" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/processador.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620935762086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult2x1 mult2x1:Mult2 " "Elaborating entity \"mult2x1\" for hierarchy \"mult2x1:Mult2\"" {  } { { "processador.vhd" "Mult2" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/processador.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620935762088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ALU " "Elaborating entity \"ULA\" for hierarchy \"ULA:ALU\"" {  } { { "processador.vhd" "ALU" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/processador.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620935762090 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "overflowSub ULA.vhd(52) " "Verilog HDL or VHDL warning at ULA.vhd(52): object \"overflowSub\" assigned a value but never read" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620935762091 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "somadorOut ULA.vhd(69) " "VHDL Process Statement warning at ULA.vhd(69): signal \"somadorOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620935762091 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "overflowSoma ULA.vhd(70) " "VHDL Process Statement warning at ULA.vhd(70): signal \"overflowSoma\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620935762091 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "subtratorOut ULA.vhd(72) " "VHDL Process Statement warning at ULA.vhd(72): signal \"subtratorOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620935762091 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_B ULA.vhd(74) " "VHDL Process Statement warning at ULA.vhd(74): signal \"in_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620935762091 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_B ULA.vhd(76) " "VHDL Process Statement warning at ULA.vhd(76): signal \"in_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620935762091 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resultcondition ULA.vhd(78) " "VHDL Process Statement warning at ULA.vhd(78): signal \"resultcondition\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620935762091 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resultcondition ULA.vhd(85) " "VHDL Process Statement warning at ULA.vhd(85): signal \"resultcondition\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620935762091 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "somadorOut ULA.vhd(92) " "VHDL Process Statement warning at ULA.vhd(92): signal \"somadorOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620935762092 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "overflowSoma ULA.vhd(93) " "VHDL Process Statement warning at ULA.vhd(93): signal \"overflowSoma\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620935762092 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multiOut ULA.vhd(95) " "VHDL Process Statement warning at ULA.vhd(95): signal \"multiOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620935762092 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multiOut ULA.vhd(96) " "VHDL Process Statement warning at ULA.vhd(96): signal \"multiOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620935762092 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_A ULA.vhd(102) " "VHDL Process Statement warning at ULA.vhd(102): signal \"in_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620935762092 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_B ULA.vhd(102) " "VHDL Process Statement warning at ULA.vhd(102): signal \"in_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620935762092 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_A ULA.vhd(104) " "VHDL Process Statement warning at ULA.vhd(104): signal \"in_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620935762092 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_B ULA.vhd(104) " "VHDL Process Statement warning at ULA.vhd(104): signal \"in_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620935762092 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_A ULA.vhd(106) " "VHDL Process Statement warning at ULA.vhd(106): signal \"in_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620935762092 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_B ULA.vhd(108) " "VHDL Process Statement warning at ULA.vhd(108): signal \"in_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620935762092 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_B ULA.vhd(110) " "VHDL Process Statement warning at ULA.vhd(110): signal \"in_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620935762092 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_A ULA.vhd(112) " "VHDL Process Statement warning at ULA.vhd(112): signal \"in_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620935762092 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_B ULA.vhd(112) " "VHDL Process Statement warning at ULA.vhd(112): signal \"in_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620935762092 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "overflow ULA.vhd(64) " "VHDL Process Statement warning at ULA.vhd(64): inferring latch(es) for signal or variable \"overflow\", which holds its previous value in one or more paths through the process" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620935762092 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero ULA.vhd(64) " "VHDL Process Statement warning at ULA.vhd(64): inferring latch(es) for signal or variable \"zero\", which holds its previous value in one or more paths through the process" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620935762092 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "condition ULA.vhd(64) " "VHDL Process Statement warning at ULA.vhd(64): inferring latch(es) for signal or variable \"condition\", which holds its previous value in one or more paths through the process" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620935762093 "|processador|ULA:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "condition ULA.vhd(64) " "Inferred latch for \"condition\" at ULA.vhd(64)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620935762093 "|processador|ULA:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero ULA.vhd(64) " "Inferred latch for \"zero\" at ULA.vhd(64)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620935762093 "|processador|ULA:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow ULA.vhd(64) " "Inferred latch for \"overflow\" at ULA.vhd(64)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620935762093 "|processador|ULA:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AuxJumpC ULA:ALU\|AuxJumpC:aux " "Elaborating entity \"AuxJumpC\" for hierarchy \"ULA:ALU\|AuxJumpC:aux\"" {  } { { "Componentes/ULA/ULA.vhd" "aux" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620935762093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador8bits ULA:ALU\|somador8bits:soma " "Elaborating entity \"somador8bits\" for hierarchy \"ULA:ALU\|somador8bits:soma\"" {  } { { "Componentes/ULA/ULA.vhd" "soma" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620935762095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador ULA:ALU\|somador8bits:soma\|somador:sum0 " "Elaborating entity \"somador\" for hierarchy \"ULA:ALU\|somador8bits:soma\|somador:sum0\"" {  } { { "Componentes/Somador/somador8bits.vhd" "sum0" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Somador/somador8bits.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620935762096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_xor ULA:ALU\|somador8bits:soma\|somador:sum0\|p_xor:sum " "Elaborating entity \"p_xor\" for hierarchy \"ULA:ALU\|somador8bits:soma\|somador:sum0\|p_xor:sum\"" {  } { { "Componentes/Somador/somador.vhd" "sum" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Somador/somador.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620935762098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_not ULA:ALU\|somador8bits:soma\|somador:sum0\|p_xor:sum\|p_not:n_A " "Elaborating entity \"p_not\" for hierarchy \"ULA:ALU\|somador8bits:soma\|somador:sum0\|p_xor:sum\|p_not:n_A\"" {  } { { "Componentes/PortasLogicas/p_xor.vhd" "n_A" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PortasLogicas/p_xor.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620935762099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_and ULA:ALU\|somador8bits:soma\|somador:sum0\|p_xor:sum\|p_and:p_an " "Elaborating entity \"p_and\" for hierarchy \"ULA:ALU\|somador8bits:soma\|somador:sum0\|p_xor:sum\|p_and:p_an\"" {  } { { "Componentes/PortasLogicas/p_xor.vhd" "p_an" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PortasLogicas/p_xor.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620935762101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_or ULA:ALU\|somador8bits:soma\|somador:sum0\|p_xor:sum\|p_or:p_o " "Elaborating entity \"p_or\" for hierarchy \"ULA:ALU\|somador8bits:soma\|somador:sum0\|p_xor:sum\|p_or:p_o\"" {  } { { "Componentes/PortasLogicas/p_xor.vhd" "p_o" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PortasLogicas/p_xor.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620935762103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtrator_8b ULA:ALU\|Subtrator_8b:sub " "Elaborating entity \"Subtrator_8b\" for hierarchy \"ULA:ALU\|Subtrator_8b:sub\"" {  } { { "Componentes/ULA/ULA.vhd" "sub" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620935762164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicador ULA:ALU\|multiplicador:multi " "Elaborating entity \"multiplicador\" for hierarchy \"ULA:ALU\|multiplicador:multi\"" {  } { { "Componentes/ULA/ULA.vhd" "multi" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620935762236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:RAM " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:RAM\"" {  } { { "processador.vhd" "RAM" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/processador.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620935762239 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memoriaRAM:RAM\|memoriaRAM " "RAM logic \"memoriaRAM:RAM\|memoriaRAM\" is uninferred due to inappropriate RAM size" {  } { { "Componentes/memorias/memoriaRAM.vhd" "memoriaRAM" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/memorias/memoriaRAM.vhd" 19 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1620935763035 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "BancoRegistradores:Registradores\|registradores " "RAM logic \"BancoRegistradores:Registradores\|registradores\" is uninferred due to inappropriate RAM size" {  } { { "Componentes/BancodeRegistradores/BancoRegistradores.vhd" "registradores" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/BancodeRegistradores/BancoRegistradores.vhd" 19 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1620935763035 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1620935763035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ALU\|overflow " "Latch ULA:ALU\|overflow has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Pc:ProgramCounter\|out_port\[4\] " "Ports D and ENA on the latch are fed by the same signal Pc:ProgramCounter\|out_port\[4\]" {  } { { "Componentes/PCeSomadorPC/Pc.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PCeSomadorPC/Pc.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620935763500 ""}  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620935763500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ALU\|zero " "Latch ULA:ALU\|zero has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Pc:ProgramCounter\|out_port\[7\] " "Ports D and ENA on the latch are fed by the same signal Pc:ProgramCounter\|out_port\[7\]" {  } { { "Componentes/PCeSomadorPC/Pc.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PCeSomadorPC/Pc.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620935763500 ""}  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620935763500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ALU\|condition " "Latch ULA:ALU\|condition has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Pc:ProgramCounter\|out_port\[7\] " "Ports D and ENA on the latch are fed by the same signal Pc:ProgramCounter\|out_port\[7\]" {  } { { "Componentes/PCeSomadorPC/Pc.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PCeSomadorPC/Pc.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620935763500 ""}  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620935763500 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1620935763851 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620935764471 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620935765036 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620935765036 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "270 " "Implemented 270 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620935765562 ""} { "Info" "ICUT_CUT_TM_OPINS" "71 " "Implemented 71 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620935765562 ""} { "Info" "ICUT_CUT_TM_LCELLS" "197 " "Implemented 197 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620935765562 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1620935765562 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620935765562 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4867 " "Peak virtual memory: 4867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620935765583 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 13 15:56:05 2021 " "Processing ended: Thu May 13 15:56:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620935765583 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620935765583 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620935765583 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620935765583 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Design Software" 0 -1 1620935750404 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620935750404 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 13 15:55:50 2021 " "Processing started: Thu May 13 15:55:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620935750404 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1620935750404 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador -c Processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1620935750404 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1620935751242 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 1 0 "Analysis & Synthesis" 0 -1 1620935751242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/auxiliardejumpc/auxjumpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/auxiliardejumpc/auxjumpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AuxJumpC-main " "Found design unit 1: AuxJumpC-main" {  } { { "Componentes/AuxiliarDeJumpC/AuxJumpC.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/AuxiliarDeJumpC/AuxJumpC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761924 ""} { "Info" "ISGN_ENTITY_NAME" "1 AuxJumpC " "Found entity 1: AuxJumpC" {  } { { "Componentes/AuxiliarDeJumpC/AuxJumpC.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/AuxiliarDeJumpC/AuxJumpC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1620935761924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/bancoderegistradores/bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/bancoderegistradores/bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BancoRegistradores-main " "Found design unit 1: BancoRegistradores-main" {  } { { "Componentes/BancodeRegistradores/BancoRegistradores.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/BancodeRegistradores/BancoRegistradores.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761927 ""} { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistradores " "Found entity 1: BancoRegistradores" {  } { { "Componentes/BancodeRegistradores/BancoRegistradores.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/BancodeRegistradores/BancoRegistradores.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1620935761927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/controle/unidadedecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/controle/unidadedecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeDeControle-main " "Found design unit 1: UnidadeDeControle-main" {  } { { "Componentes/Controle/UnidadeDeControle.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Controle/UnidadeDeControle.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761931 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeDeControle " "Found entity 1: UnidadeDeControle" {  } { { "Componentes/Controle/UnidadeDeControle.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Controle/UnidadeDeControle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1620935761931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/divisaobits/divisaobits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/divisaobits/divisaobits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Divisaobits-main " "Found design unit 1: Divisaobits-main" {  } { { "Componentes/Divisaobits/Divisaobits.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Divisaobits/Divisaobits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761934 ""} { "Info" "ISGN_ENTITY_NAME" "1 Divisaobits " "Found entity 1: Divisaobits" {  } { { "Componentes/Divisaobits/Divisaobits.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Divisaobits/Divisaobits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1620935761934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/extensores/extensor_4_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/extensores/extensor_4_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Extensor_4_8-Behavior " "Found design unit 1: Extensor_4_8-Behavior" {  } { { "Componentes/Extensores/Extensor_4_8.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Extensores/Extensor_4_8.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761939 ""} { "Info" "ISGN_ENTITY_NAME" "1 Extensor_4_8 " "Found entity 1: Extensor_4_8" {  } { { "Componentes/Extensores/Extensor_4_8.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Extensores/Extensor_4_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1620935761939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/extensores/extensor_2_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/extensores/extensor_2_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Extensor_2_8-Behavior " "Found design unit 1: Extensor_2_8-Behavior" {  } { { "Componentes/Extensores/Extensor_2_8.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Extensores/Extensor_2_8.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761945 ""} { "Info" "ISGN_ENTITY_NAME" "1 Extensor_2_8 " "Found entity 1: Extensor_2_8" {  } { { "Componentes/Extensores/Extensor_2_8.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Extensores/Extensor_2_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1620935761945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/memorias/memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/memorias/memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-main " "Found design unit 1: memoriaROM-main" {  } { { "Componentes/memorias/memoriaROM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/memorias/memoriaROM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761948 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "Componentes/memorias/memoriaROM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/memorias/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1620935761948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/memorias/memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/memorias/memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-main " "Found design unit 1: memoriaRAM-main" {  } { { "Componentes/memorias/memoriaRAM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/memorias/memoriaRAM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761953 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "Componentes/memorias/memoriaRAM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/memorias/memoriaRAM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1620935761953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/multiplexador/mult2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/multiplexador/mult2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult2x1-logic " "Found design unit 1: mult2x1-logic" {  } { { "Componentes/Multiplexador/mult2x1.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Multiplexador/mult2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761956 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult2x1 " "Found entity 1: mult2x1" {  } { { "Componentes/Multiplexador/mult2x1.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Multiplexador/mult2x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1620935761956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/multiplicador/multiplicador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/multiplicador/multiplicador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplicador-main " "Found design unit 1: multiplicador-main" {  } { { "Componentes/Multiplicador/Multiplicador.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Multiplicador/Multiplicador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761959 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplicador " "Found entity 1: multiplicador" {  } { { "Componentes/Multiplicador/Multiplicador.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Multiplicador/Multiplicador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1620935761959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/pcesomadorpc/somador_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/pcesomadorpc/somador_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somador_pc-behavior " "Found design unit 1: Somador_pc-behavior" {  } { { "Componentes/PCeSomadorPC/Somador_pc.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PCeSomadorPC/Somador_pc.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761962 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somador_pc " "Found entity 1: Somador_pc" {  } { { "Componentes/PCeSomadorPC/Somador_pc.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PCeSomadorPC/Somador_pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1620935761962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/pcesomadorpc/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/pcesomadorpc/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pc-behavior " "Found design unit 1: Pc-behavior" {  } { { "Componentes/PCeSomadorPC/Pc.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PCeSomadorPC/Pc.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761964 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pc " "Found entity 1: Pc" {  } { { "Componentes/PCeSomadorPC/Pc.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PCeSomadorPC/Pc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1620935761964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/portaslogicas/p_xor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/portaslogicas/p_xor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p_xor-behavior " "Found design unit 1: p_xor-behavior" {  } { { "Componentes/PortasLogicas/p_xor.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PortasLogicas/p_xor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761967 ""} { "Info" "ISGN_ENTITY_NAME" "1 p_xor " "Found entity 1: p_xor" {  } { { "Componentes/PortasLogicas/p_xor.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PortasLogicas/p_xor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1620935761967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/portaslogicas/p_or.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/portaslogicas/p_or.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p_or-behavior " "Found design unit 1: p_or-behavior" {  } { { "Componentes/PortasLogicas/p_or.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PortasLogicas/p_or.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761970 ""} { "Info" "ISGN_ENTITY_NAME" "1 p_or " "Found entity 1: p_or" {  } { { "Componentes/PortasLogicas/p_or.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PortasLogicas/p_or.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1620935761970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/portaslogicas/p_not.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/portaslogicas/p_not.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p_not-behavior " "Found design unit 1: p_not-behavior" {  } { { "Componentes/PortasLogicas/p_not.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PortasLogicas/p_not.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761972 ""} { "Info" "ISGN_ENTITY_NAME" "1 p_not " "Found entity 1: p_not" {  } { { "Componentes/PortasLogicas/p_not.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PortasLogicas/p_not.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1620935761972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/portaslogicas/p_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/portaslogicas/p_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p_and-behavior " "Found design unit 1: p_and-behavior" {  } { { "Componentes/PortasLogicas/p_and.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PortasLogicas/p_and.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761975 ""} { "Info" "ISGN_ENTITY_NAME" "1 p_and " "Found entity 1: p_and" {  } { { "Componentes/PortasLogicas/p_and.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PortasLogicas/p_and.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1620935761975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/somador/somador8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/somador/somador8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador8bits-main " "Found design unit 1: somador8bits-main" {  } { { "Componentes/Somador/somador8bits.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Somador/somador8bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761978 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador8bits " "Found entity 1: somador8bits" {  } { { "Componentes/Somador/somador8bits.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Somador/somador8bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1620935761978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/somador/somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/somador/somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-main " "Found design unit 1: somador-main" {  } { { "Componentes/Somador/somador.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Somador/somador.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761980 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "Componentes/Somador/somador.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Somador/somador.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1620935761980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/subtrator/subtrator_8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/subtrator/subtrator_8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subtrator_8b-main " "Found design unit 1: Subtrator_8b-main" {  } { { "Componentes/Subtrator/Subtrator_8b.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Subtrator/Subtrator_8b.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761983 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subtrator_8b " "Found entity 1: Subtrator_8b" {  } { { "Componentes/Subtrator/Subtrator_8b.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Subtrator/Subtrator_8b.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1620935761983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/ula/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/ula/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-main " "Found design unit 1: ULA-main" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761986 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1620935761986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processador-main " "Found design unit 1: processador-main" {  } { { "processador.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/processador.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761989 ""} { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/processador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620935761989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1620935761989 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processador " "Elaborating entity \"processador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 1 0 "Analysis & Synthesis" 0 -1 1620935762069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pc Pc:ProgramCounter " "Elaborating entity \"Pc\" for hierarchy \"Pc:ProgramCounter\"" {  } { { "processador.vhd" "ProgramCounter" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/processador.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1620935762075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador_pc Somador_pc:SomaPC " "Elaborating entity \"Somador_pc\" for hierarchy \"Somador_pc:SomaPC\"" {  } { { "processador.vhd" "SomaPC" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/processador.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1620935762077 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_port Somador_pc.vhd(17) " "VHDL Process Statement warning at Somador_pc.vhd(17): signal \"in_port\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/PCeSomadorPC/Somador_pc.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PCeSomadorPC/Somador_pc.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1620935762078 "|processador|Somador_pc:SomaPC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:ROM " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:ROM\"" {  } { { "processador.vhd" "ROM" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/processador.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1620935762078 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memoriaROM memoriaROM.vhd(45) " "VHDL Process Statement warning at memoriaROM.vhd(45): signal \"memoriaROM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/memorias/memoriaROM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/memorias/memoriaROM.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1620935762079 "|processador|memoriaROM:ROM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_data memoriaROM.vhd(45) " "VHDL Process Statement warning at memoriaROM.vhd(45): signal \"in_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/memorias/memoriaROM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/memorias/memoriaROM.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1620935762079 "|processador|memoriaROM:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisaobits Divisaobits:Divisao " "Elaborating entity \"Divisaobits\" for hierarchy \"Divisaobits:Divisao\"" {  } { { "processador.vhd" "Divisao" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/processador.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1620935762080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistradores BancoRegistradores:Registradores " "Elaborating entity \"BancoRegistradores\" for hierarchy \"BancoRegistradores:Registradores\"" {  } { { "processador.vhd" "Registradores" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/processador.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1620935762082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeDeControle UnidadeDeControle:Controle " "Elaborating entity \"UnidadeDeControle\" for hierarchy \"UnidadeDeControle:Controle\"" {  } { { "processador.vhd" "Controle" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/processador.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1620935762083 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Op_code UnidadeDeControle.vhd(25) " "VHDL Process Statement warning at UnidadeDeControle.vhd(25): signal \"Op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/Controle/UnidadeDeControle.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Controle/UnidadeDeControle.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1620935762084 "|processador|UnidadeDeControle:Controle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extensor_4_8 Extensor_4_8:Extensor4p8 " "Elaborating entity \"Extensor_4_8\" for hierarchy \"Extensor_4_8:Extensor4p8\"" {  } { { "processador.vhd" "Extensor4p8" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/processador.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1620935762085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extensor_2_8 Extensor_2_8:Extensor2p8 " "Elaborating entity \"Extensor_2_8\" for hierarchy \"Extensor_2_8:Extensor2p8\"" {  } { { "processador.vhd" "Extensor2p8" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/processador.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1620935762086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult2x1 mult2x1:Mult2 " "Elaborating entity \"mult2x1\" for hierarchy \"mult2x1:Mult2\"" {  } { { "processador.vhd" "Mult2" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/processador.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1620935762088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ALU " "Elaborating entity \"ULA\" for hierarchy \"ULA:ALU\"" {  } { { "processador.vhd" "ALU" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/processador.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1620935762090 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "overflowSub ULA.vhd(52) " "Verilog HDL or VHDL warning at ULA.vhd(52): object \"overflowSub\" assigned a value but never read" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1620935762091 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "somadorOut ULA.vhd(69) " "VHDL Process Statement warning at ULA.vhd(69): signal \"somadorOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1620935762091 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "overflowSoma ULA.vhd(70) " "VHDL Process Statement warning at ULA.vhd(70): signal \"overflowSoma\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1620935762091 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "subtratorOut ULA.vhd(72) " "VHDL Process Statement warning at ULA.vhd(72): signal \"subtratorOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1620935762091 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_B ULA.vhd(74) " "VHDL Process Statement warning at ULA.vhd(74): signal \"in_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1620935762091 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_B ULA.vhd(76) " "VHDL Process Statement warning at ULA.vhd(76): signal \"in_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1620935762091 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resultcondition ULA.vhd(78) " "VHDL Process Statement warning at ULA.vhd(78): signal \"resultcondition\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1620935762091 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resultcondition ULA.vhd(85) " "VHDL Process Statement warning at ULA.vhd(85): signal \"resultcondition\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1620935762091 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "somadorOut ULA.vhd(92) " "VHDL Process Statement warning at ULA.vhd(92): signal \"somadorOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1620935762092 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "overflowSoma ULA.vhd(93) " "VHDL Process Statement warning at ULA.vhd(93): signal \"overflowSoma\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1620935762092 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multiOut ULA.vhd(95) " "VHDL Process Statement warning at ULA.vhd(95): signal \"multiOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1620935762092 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multiOut ULA.vhd(96) " "VHDL Process Statement warning at ULA.vhd(96): signal \"multiOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1620935762092 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_A ULA.vhd(102) " "VHDL Process Statement warning at ULA.vhd(102): signal \"in_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1620935762092 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_B ULA.vhd(102) " "VHDL Process Statement warning at ULA.vhd(102): signal \"in_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1620935762092 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_A ULA.vhd(104) " "VHDL Process Statement warning at ULA.vhd(104): signal \"in_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1620935762092 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_B ULA.vhd(104) " "VHDL Process Statement warning at ULA.vhd(104): signal \"in_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1620935762092 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_A ULA.vhd(106) " "VHDL Process Statement warning at ULA.vhd(106): signal \"in_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1620935762092 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_B ULA.vhd(108) " "VHDL Process Statement warning at ULA.vhd(108): signal \"in_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1620935762092 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_B ULA.vhd(110) " "VHDL Process Statement warning at ULA.vhd(110): signal \"in_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1620935762092 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_A ULA.vhd(112) " "VHDL Process Statement warning at ULA.vhd(112): signal \"in_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1620935762092 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_B ULA.vhd(112) " "VHDL Process Statement warning at ULA.vhd(112): signal \"in_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1620935762092 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "overflow ULA.vhd(64) " "VHDL Process Statement warning at ULA.vhd(64): inferring latch(es) for signal or variable \"overflow\", which holds its previous value in one or more paths through the process" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 1 0 "Analysis & Synthesis" 0 -1 1620935762092 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero ULA.vhd(64) " "VHDL Process Statement warning at ULA.vhd(64): inferring latch(es) for signal or variable \"zero\", which holds its previous value in one or more paths through the process" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 1 0 "Analysis & Synthesis" 0 -1 1620935762092 "|processador|ULA:ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "condition ULA.vhd(64) " "VHDL Process Statement warning at ULA.vhd(64): inferring latch(es) for signal or variable \"condition\", which holds its previous value in one or more paths through the process" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 1 0 "Analysis & Synthesis" 0 -1 1620935762093 "|processador|ULA:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "condition ULA.vhd(64) " "Inferred latch for \"condition\" at ULA.vhd(64)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1620935762093 "|processador|ULA:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero ULA.vhd(64) " "Inferred latch for \"zero\" at ULA.vhd(64)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1620935762093 "|processador|ULA:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow ULA.vhd(64) " "Inferred latch for \"overflow\" at ULA.vhd(64)" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1620935762093 "|processador|ULA:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AuxJumpC ULA:ALU\|AuxJumpC:aux " "Elaborating entity \"AuxJumpC\" for hierarchy \"ULA:ALU\|AuxJumpC:aux\"" {  } { { "Componentes/ULA/ULA.vhd" "aux" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1620935762093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador8bits ULA:ALU\|somador8bits:soma " "Elaborating entity \"somador8bits\" for hierarchy \"ULA:ALU\|somador8bits:soma\"" {  } { { "Componentes/ULA/ULA.vhd" "soma" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1620935762095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador ULA:ALU\|somador8bits:soma\|somador:sum0 " "Elaborating entity \"somador\" for hierarchy \"ULA:ALU\|somador8bits:soma\|somador:sum0\"" {  } { { "Componentes/Somador/somador8bits.vhd" "sum0" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Somador/somador8bits.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1620935762096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_xor ULA:ALU\|somador8bits:soma\|somador:sum0\|p_xor:sum " "Elaborating entity \"p_xor\" for hierarchy \"ULA:ALU\|somador8bits:soma\|somador:sum0\|p_xor:sum\"" {  } { { "Componentes/Somador/somador.vhd" "sum" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Somador/somador.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1620935762098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_not ULA:ALU\|somador8bits:soma\|somador:sum0\|p_xor:sum\|p_not:n_A " "Elaborating entity \"p_not\" for hierarchy \"ULA:ALU\|somador8bits:soma\|somador:sum0\|p_xor:sum\|p_not:n_A\"" {  } { { "Componentes/PortasLogicas/p_xor.vhd" "n_A" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PortasLogicas/p_xor.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1620935762099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_and ULA:ALU\|somador8bits:soma\|somador:sum0\|p_xor:sum\|p_and:p_an " "Elaborating entity \"p_and\" for hierarchy \"ULA:ALU\|somador8bits:soma\|somador:sum0\|p_xor:sum\|p_and:p_an\"" {  } { { "Componentes/PortasLogicas/p_xor.vhd" "p_an" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PortasLogicas/p_xor.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1620935762101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_or ULA:ALU\|somador8bits:soma\|somador:sum0\|p_xor:sum\|p_or:p_o " "Elaborating entity \"p_or\" for hierarchy \"ULA:ALU\|somador8bits:soma\|somador:sum0\|p_xor:sum\|p_or:p_o\"" {  } { { "Componentes/PortasLogicas/p_xor.vhd" "p_o" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PortasLogicas/p_xor.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1620935762103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtrator_8b ULA:ALU\|Subtrator_8b:sub " "Elaborating entity \"Subtrator_8b\" for hierarchy \"ULA:ALU\|Subtrator_8b:sub\"" {  } { { "Componentes/ULA/ULA.vhd" "sub" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1620935762164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicador ULA:ALU\|multiplicador:multi " "Elaborating entity \"multiplicador\" for hierarchy \"ULA:ALU\|multiplicador:multi\"" {  } { { "Componentes/ULA/ULA.vhd" "multi" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1620935762236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:RAM " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:RAM\"" {  } { { "processador.vhd" "RAM" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/processador.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1620935762239 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memoriaRAM:RAM\|memoriaRAM " "RAM logic \"memoriaRAM:RAM\|memoriaRAM\" is uninferred due to inappropriate RAM size" {  } { { "Componentes/memorias/memoriaRAM.vhd" "memoriaRAM" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/memorias/memoriaRAM.vhd" 19 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1620935763035 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "BancoRegistradores:Registradores\|registradores " "RAM logic \"BancoRegistradores:Registradores\|registradores\" is uninferred due to inappropriate RAM size" {  } { { "Componentes/BancodeRegistradores/BancoRegistradores.vhd" "registradores" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/BancodeRegistradores/BancoRegistradores.vhd" 19 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1620935763035 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 1 0 "Analysis & Synthesis" 0 -1 1620935763035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ALU\|overflow " "Latch ULA:ALU\|overflow has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Pc:ProgramCounter\|out_port\[4\] " "Ports D and ENA on the latch are fed by the same signal Pc:ProgramCounter\|out_port\[4\]" {  } { { "Componentes/PCeSomadorPC/Pc.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PCeSomadorPC/Pc.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620935763500 ""}  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1620935763500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ALU\|zero " "Latch ULA:ALU\|zero has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Pc:ProgramCounter\|out_port\[7\] " "Ports D and ENA on the latch are fed by the same signal Pc:ProgramCounter\|out_port\[7\]" {  } { { "Componentes/PCeSomadorPC/Pc.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PCeSomadorPC/Pc.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620935763500 ""}  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1620935763500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ALU\|condition " "Latch ULA:ALU\|condition has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Pc:ProgramCounter\|out_port\[7\] " "Ports D and ENA on the latch are fed by the same signal Pc:ProgramCounter\|out_port\[7\]" {  } { { "Componentes/PCeSomadorPC/Pc.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PCeSomadorPC/Pc.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620935763500 ""}  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1620935763500 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 1 0 "Analysis & Synthesis" 0 -1 1620935763851 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 1 0 "Analysis & Synthesis" 0 -1 1620935764471 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620935765036 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1620935765036 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "270 " "Implemented 270 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620935765562 ""} { "Info" "ICUT_CUT_TM_OPINS" "71 " "Implemented 71 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620935765562 ""} { "Info" "ICUT_CUT_TM_LCELLS" "197 " "Implemented 197 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620935765562 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1620935765562 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 1 0 "Analysis & Synthesis" 0 -1 1620935765562 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4867 " "Peak virtual memory: 4867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620935765583 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 13 15:56:05 2021 " "Processing ended: Thu May 13 15:56:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620935765583 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620935765583 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620935765583 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Analysis & Synthesis" 0 -1 1620935765583 ""}
