	component t_vga_v1 is
		port (
			clk_clk             : in    std_logic                     := 'X';             -- clk
			reset_reset_n       : in    std_logic                     := 'X';             -- reset_n
			vga_CLK             : out   std_logic;                                        -- CLK
			vga_HS              : out   std_logic;                                        -- HS
			vga_VS              : out   std_logic;                                        -- VS
			vga_R               : out   std_logic_vector(3 downto 0);                     -- R
			vga_G               : out   std_logic_vector(3 downto 0);                     -- G
			vga_B               : out   std_logic_vector(3 downto 0);                     -- B
			sdram_clk_clk       : out   std_logic;                                        -- clk
			sram_DQ             : inout std_logic_vector(15 downto 0) := (others => 'X'); -- DQ
			sram_ADDR           : out   std_logic_vector(17 downto 0);                    -- ADDR
			sram_LB_N           : out   std_logic;                                        -- LB_N
			sram_UB_N           : out   std_logic;                                        -- UB_N
			sram_CE_N           : out   std_logic;                                        -- CE_N
			sram_OE_N           : out   std_logic;                                        -- OE_N
			sram_WE_N           : out   std_logic;                                        -- WE_N
			dram_addr           : out   std_logic_vector(11 downto 0);                    -- addr
			dram_ba             : out   std_logic_vector(1 downto 0);                     -- ba
			dram_cas_n          : out   std_logic;                                        -- cas_n
			dram_cke            : out   std_logic;                                        -- cke
			dram_cs_n           : out   std_logic;                                        -- cs_n
			dram_dq             : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			dram_dqm            : out   std_logic_vector(1 downto 0);                     -- dqm
			dram_ras_n          : out   std_logic;                                        -- ras_n
			dram_we_n           : out   std_logic;                                        -- we_n
			fl_ADDR             : out   std_logic_vector(21 downto 0);                    -- ADDR
			fl_CE_N             : out   std_logic;                                        -- CE_N
			fl_OE_N             : out   std_logic;                                        -- OE_N
			fl_WE_N             : out   std_logic;                                        -- WE_N
			fl_RST_N            : out   std_logic;                                        -- RST_N
			fl_DQ               : inout std_logic_vector(7 downto 0)  := (others => 'X'); -- DQ
			sw_export           : in    std_logic_vector(2 downto 0)  := (others => 'X'); -- export
			led_export          : out   std_logic_vector(3 downto 0);                     -- export
			img1_export         : out   std_logic_vector(7 downto 0);                     -- export
			img2_export         : out   std_logic_vector(7 downto 0);                     -- export
			reset_f_nios_export : out   std_logic;                                        -- export
			clk_f_nios_export   : out   std_logic;                                        -- export
			clk2nios_export     : in    std_logic                     := 'X';             -- export
			data2nios_export    : in    std_logic_vector(15 downto 0) := (others => 'X')  -- export
		);
	end component t_vga_v1;

