{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 09 14:33:17 2013 " "Info: Processing started: Sat Nov 09 14:33:17 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off abc -c abc " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off abc -c abc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "abc EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design abc" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S30F484C3 " "Info: Device EP2S30F484C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C3 " "Info: Device EP2S60F484C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C3ES " "Info: Device EP2S60F484C3ES is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { ~DATA0~ } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "15 15 " "Warning: No exact pin location assignment(s) for 15 pins of 15 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_OUT " "Info: Pin M_OUT not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { M_OUT } } } { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 536 1912 2088 552 "M_OUT" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M_OUT } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_CLK " "Info: Pin M_CLK not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { M_CLK } } } { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 728 1328 1504 744 "M_CLK" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M_CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIN\[11\] " "Info: Pin SIN\[11\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { SIN[11] } } } { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 256 1976 2152 272 "SIN\[11..0\]" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIN[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIN\[10\] " "Info: Pin SIN\[10\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { SIN[10] } } } { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 256 1976 2152 272 "SIN\[11..0\]" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIN[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIN\[9\] " "Info: Pin SIN\[9\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { SIN[9] } } } { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 256 1976 2152 272 "SIN\[11..0\]" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIN[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIN\[8\] " "Info: Pin SIN\[8\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { SIN[8] } } } { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 256 1976 2152 272 "SIN\[11..0\]" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIN[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIN\[7\] " "Info: Pin SIN\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { SIN[7] } } } { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 256 1976 2152 272 "SIN\[11..0\]" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIN[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIN\[6\] " "Info: Pin SIN\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { SIN[6] } } } { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 256 1976 2152 272 "SIN\[11..0\]" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIN[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIN\[5\] " "Info: Pin SIN\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { SIN[5] } } } { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 256 1976 2152 272 "SIN\[11..0\]" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIN[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIN\[4\] " "Info: Pin SIN\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { SIN[4] } } } { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 256 1976 2152 272 "SIN\[11..0\]" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIN[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIN\[3\] " "Info: Pin SIN\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { SIN[3] } } } { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 256 1976 2152 272 "SIN\[11..0\]" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIN[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIN\[2\] " "Info: Pin SIN\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { SIN[2] } } } { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 256 1976 2152 272 "SIN\[11..0\]" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIN[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIN\[1\] " "Info: Pin SIN\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { SIN[1] } } } { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 256 1976 2152 272 "SIN\[11..0\]" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIN[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIN\[0\] " "Info: Pin SIN\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { SIN[0] } } } { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 256 1976 2152 272 "SIN\[11..0\]" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIN[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { CLK } } } { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 224 384 552 240 "CLK" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n4i:auto_generated\|counter_comb_bita5~1  " "Info: Automatically promoted node lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n4i:auto_generated\|counter_comb_bita5~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/cntr_n4i.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_n4i.tdf" 65 2 0 } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n4i:auto_generated|counter_comb_bita5~1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_56i:auto_generated\|counter_comb_bita12~1  " "Info: Automatically promoted node lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_56i:auto_generated\|counter_comb_bita12~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "M_CLK " "Info: Destination node M_CLK" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { M_CLK } } } { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 728 1328 1504 744 "M_CLK" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M_CLK } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/cntr_56i.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_56i.tdf" 107 2 0 } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_56i:auto_generated|counter_comb_bita12~1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "15 unused 3.3V 1 14 0 " "Info: Number of I/O pins in group: 15 (unused VREF, 3.3V VCCIO, 1 input, 14 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 40 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "memory lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_ef61:auto_generated\|ram_block1a11~porta_address_reg5 memory lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_ef61:auto_generated\|q_a\[11\] -1.102 ns " "Info: Slack time is -1.102 ns between source memory \"lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_ef61:auto_generated\|ram_block1a11~porta_address_reg5\" and destination memory \"lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_ef61:auto_generated\|q_a\[11\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.618 ns + Largest memory memory " "Info: + Largest memory to memory requirement is 0.618 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.847 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK\" to destination register is 7.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns CLK 1 CLK Unassigned 19 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 19; CLK Node = 'CLK'" {  } { { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 224 384 552 240 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.836 ns) + CELL(0.712 ns) 4.335 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n4i:auto_generated\|safe_q\[5\] 2 REG Unassigned 2 " "Info: 2: + IC(2.836 ns) + CELL(0.712 ns) = 4.335 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n4i:auto_generated\|safe_q\[5\]'" {  } { { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "3.548 ns" { CLK lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n4i:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_n4i.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_n4i.tdf" 80 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.350 ns) 4.918 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n4i:auto_generated\|counter_comb_bita5~COUT 3 COMB Unassigned 1 " "Info: 3: + IC(0.233 ns) + CELL(0.350 ns) = 4.918 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n4i:auto_generated\|counter_comb_bita5~COUT'" {  } { { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "0.583 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n4i:auto_generated|safe_q[5] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n4i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_n4i.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_n4i.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 5.043 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n4i:auto_generated\|counter_comb_bita5~1 4 COMB Unassigned 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 5.043 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n4i:auto_generated\|counter_comb_bita5~1'" {  } { { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n4i:auto_generated|counter_comb_bita5~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n4i:auto_generated|counter_comb_bita5~1 } "NODE_NAME" } } { "db/cntr_n4i.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_n4i.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.694 ns) + CELL(0.000 ns) 6.737 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n4i:auto_generated\|counter_comb_bita5~1clkctrl 5 COMB Unassigned 89 " "Info: 5: + IC(1.694 ns) + CELL(0.000 ns) = 6.737 ns; Loc. = Unassigned; Fanout = 89; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n4i:auto_generated\|counter_comb_bita5~1clkctrl'" {  } { { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "1.694 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n4i:auto_generated|counter_comb_bita5~1 lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n4i:auto_generated|counter_comb_bita5~1clkctrl } "NODE_NAME" } } { "db/cntr_n4i.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_n4i.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.413 ns) 7.847 ns lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_ef61:auto_generated\|q_a\[11\] 6 MEM Unassigned 1 " "Info: 6: + IC(0.697 ns) + CELL(0.413 ns) = 7.847 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_ef61:auto_generated\|q_a\[11\]'" {  } { { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "1.110 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n4i:auto_generated|counter_comb_bita5~1clkctrl lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_ef61:auto_generated|q_a[11] } "NODE_NAME" } } { "db/altsyncram_ef61.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/altsyncram_ef61.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.387 ns ( 30.42 % ) " "Info: Total cell delay = 2.387 ns ( 30.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.460 ns ( 69.58 % ) " "Info: Total interconnect delay = 5.460 ns ( 69.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 224 384 552 240 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 8.022 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to destination register is 8.022 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns CLK 1 CLK Unassigned 19 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 19; CLK Node = 'CLK'" {  } { { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 224 384 552 240 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.836 ns) + CELL(0.712 ns) 4.335 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n4i:auto_generated\|safe_q\[0\] 2 REG Unassigned 2 " "Info: 2: + IC(2.836 ns) + CELL(0.712 ns) = 4.335 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n4i:auto_generated\|safe_q\[0\]'" {  } { { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "3.548 ns" { CLK lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_n4i.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_n4i.tdf" 80 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.350 ns) 4.918 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n4i:auto_generated\|counter_comb_bita0~COUT 3 COMB Unassigned 2 " "Info: 3: + IC(0.233 ns) + CELL(0.350 ns) = 4.918 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n4i:auto_generated\|counter_comb_bita0~COUT'" {  } { { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "0.583 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n4i:auto_generated|safe_q[0] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n4i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_n4i.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_n4i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 4.953 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n4i:auto_generated\|counter_comb_bita1~COUT 4 COMB Unassigned 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 4.953 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n4i:auto_generated\|counter_comb_bita1~COUT'" {  } { { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n4i:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n4i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_n4i.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_n4i.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 4.988 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n4i:auto_generated\|counter_comb_bita2~COUT 5 COMB Unassigned 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 4.988 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n4i:auto_generated\|counter_comb_bita2~COUT'" {  } { { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n4i:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n4i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_n4i.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_n4i.tdf" 47 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.023 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n4i:auto_generated\|counter_comb_bita3~COUT 6 COMB Unassigned 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 5.023 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n4i:auto_generated\|counter_comb_bita3~COUT'" {  } { { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n4i:auto_generated|counter_comb_bita2~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n4i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_n4i.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_n4i.tdf" 53 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.058 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n4i:auto_generated\|counter_comb_bita4~COUT 7 COMB Unassigned 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 5.058 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n4i:auto_generated\|counter_comb_bita4~COUT'" {  } { { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n4i:auto_generated|counter_comb_bita3~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n4i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_n4i.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_n4i.tdf" 59 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.093 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n4i:auto_generated\|counter_comb_bita5~COUT 8 COMB Unassigned 1 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 5.093 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n4i:auto_generated\|counter_comb_bita5~COUT'" {  } { { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n4i:auto_generated|counter_comb_bita4~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n4i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_n4i.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_n4i.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 5.218 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n4i:auto_generated\|counter_comb_bita5~1 9 COMB Unassigned 1 " "Info: 9: + IC(0.000 ns) + CELL(0.125 ns) = 5.218 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n4i:auto_generated\|counter_comb_bita5~1'" {  } { { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n4i:auto_generated|counter_comb_bita5~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n4i:auto_generated|counter_comb_bita5~1 } "NODE_NAME" } } { "db/cntr_n4i.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_n4i.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.694 ns) + CELL(0.000 ns) 6.912 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n4i:auto_generated\|counter_comb_bita5~1clkctrl 10 COMB Unassigned 89 " "Info: 10: + IC(1.694 ns) + CELL(0.000 ns) = 6.912 ns; Loc. = Unassigned; Fanout = 89; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n4i:auto_generated\|counter_comb_bita5~1clkctrl'" {  } { { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "1.694 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n4i:auto_generated|counter_comb_bita5~1 lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n4i:auto_generated|counter_comb_bita5~1clkctrl } "NODE_NAME" } } { "db/cntr_n4i.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_n4i.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.413 ns) 8.022 ns lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_ef61:auto_generated\|q_a\[11\] 11 MEM Unassigned 1 " "Info: 11: + IC(0.697 ns) + CELL(0.413 ns) = 8.022 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_ef61:auto_generated\|q_a\[11\]'" {  } { { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "1.110 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n4i:auto_generated|counter_comb_bita5~1clkctrl lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_ef61:auto_generated|q_a[11] } "NODE_NAME" } } { "db/altsyncram_ef61.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/altsyncram_ef61.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.562 ns ( 31.94 % ) " "Info: Total cell delay = 2.562 ns ( 31.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.460 ns ( 68.06 % ) " "Info: Total interconnect delay = 5.460 ns ( 68.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 224 384 552 240 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.892 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK\" to source register is 7.892 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns CLK 1 CLK Unassigned 19 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 19; CLK Node = 'CLK'" {  } { { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 224 384 552 240 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.836 ns) + CELL(0.712 ns) 4.335 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n4i:auto_generated\|safe_q\[5\] 2 REG Unassigned 2 " "Info: 2: + IC(2.836 ns) + CELL(0.712 ns) = 4.335 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n4i:auto_generated\|safe_q\[5\]'" {  } { { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "3.548 ns" { CLK lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n4i:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_n4i.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_n4i.tdf" 80 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.350 ns) 4.918 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n4i:auto_generated\|counter_comb_bita5~COUT 3 COMB Unassigned 1 " "Info: 3: + IC(0.233 ns) + CELL(0.350 ns) = 4.918 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n4i:auto_generated\|counter_comb_bita5~COUT'" {  } { { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "0.583 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n4i:auto_generated|safe_q[5] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n4i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_n4i.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_n4i.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 5.043 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n4i:auto_generated\|counter_comb_bita5~1 4 COMB Unassigned 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 5.043 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n4i:auto_generated\|counter_comb_bita5~1'" {  } { { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n4i:auto_generated|counter_comb_bita5~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n4i:auto_generated|counter_comb_bita5~1 } "NODE_NAME" } } { "db/cntr_n4i.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_n4i.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.694 ns) + CELL(0.000 ns) 6.737 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n4i:auto_generated\|counter_comb_bita5~1clkctrl 5 COMB Unassigned 89 " "Info: 5: + IC(1.694 ns) + CELL(0.000 ns) = 6.737 ns; Loc. = Unassigned; Fanout = 89; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n4i:auto_generated\|counter_comb_bita5~1clkctrl'" {  } { { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "1.694 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n4i:auto_generated|counter_comb_bita5~1 lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n4i:auto_generated|counter_comb_bita5~1clkctrl } "NODE_NAME" } } { "db/cntr_n4i.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_n4i.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.458 ns) 7.892 ns lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_ef61:auto_generated\|ram_block1a11~porta_address_reg5 6 MEM Unassigned 1 " "Info: 6: + IC(0.697 ns) + CELL(0.458 ns) = 7.892 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_ef61:auto_generated\|ram_block1a11~porta_address_reg5'" {  } { { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "1.155 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n4i:auto_generated|counter_comb_bita5~1clkctrl lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_ef61:auto_generated|ram_block1a11~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_ef61.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/altsyncram_ef61.tdf" 254 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.432 ns ( 30.82 % ) " "Info: Total cell delay = 2.432 ns ( 30.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.460 ns ( 69.18 % ) " "Info: Total interconnect delay = 5.460 ns ( 69.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 224 384 552 240 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 8.067 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to source register is 8.067 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns CLK 1 CLK Unassigned 19 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 19; CLK Node = 'CLK'" {  } { { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 224 384 552 240 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.836 ns) + CELL(0.712 ns) 4.335 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n4i:auto_generated\|safe_q\[0\] 2 REG Unassigned 2 " "Info: 2: + IC(2.836 ns) + CELL(0.712 ns) = 4.335 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n4i:auto_generated\|safe_q\[0\]'" {  } { { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "3.548 ns" { CLK lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_n4i.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_n4i.tdf" 80 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.350 ns) 4.918 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n4i:auto_generated\|counter_comb_bita0~COUT 3 COMB Unassigned 2 " "Info: 3: + IC(0.233 ns) + CELL(0.350 ns) = 4.918 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n4i:auto_generated\|counter_comb_bita0~COUT'" {  } { { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "0.583 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n4i:auto_generated|safe_q[0] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n4i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_n4i.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_n4i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 4.953 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n4i:auto_generated\|counter_comb_bita1~COUT 4 COMB Unassigned 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 4.953 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n4i:auto_generated\|counter_comb_bita1~COUT'" {  } { { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n4i:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n4i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_n4i.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_n4i.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 4.988 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n4i:auto_generated\|counter_comb_bita2~COUT 5 COMB Unassigned 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 4.988 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n4i:auto_generated\|counter_comb_bita2~COUT'" {  } { { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n4i:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n4i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_n4i.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_n4i.tdf" 47 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.023 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n4i:auto_generated\|counter_comb_bita3~COUT 6 COMB Unassigned 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 5.023 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n4i:auto_generated\|counter_comb_bita3~COUT'" {  } { { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n4i:auto_generated|counter_comb_bita2~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n4i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_n4i.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_n4i.tdf" 53 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.058 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n4i:auto_generated\|counter_comb_bita4~COUT 7 COMB Unassigned 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 5.058 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n4i:auto_generated\|counter_comb_bita4~COUT'" {  } { { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n4i:auto_generated|counter_comb_bita3~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n4i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_n4i.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_n4i.tdf" 59 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.093 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n4i:auto_generated\|counter_comb_bita5~COUT 8 COMB Unassigned 1 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 5.093 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n4i:auto_generated\|counter_comb_bita5~COUT'" {  } { { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n4i:auto_generated|counter_comb_bita4~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n4i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_n4i.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_n4i.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 5.218 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n4i:auto_generated\|counter_comb_bita5~1 9 COMB Unassigned 1 " "Info: 9: + IC(0.000 ns) + CELL(0.125 ns) = 5.218 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n4i:auto_generated\|counter_comb_bita5~1'" {  } { { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n4i:auto_generated|counter_comb_bita5~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n4i:auto_generated|counter_comb_bita5~1 } "NODE_NAME" } } { "db/cntr_n4i.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_n4i.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.694 ns) + CELL(0.000 ns) 6.912 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n4i:auto_generated\|counter_comb_bita5~1clkctrl 10 COMB Unassigned 89 " "Info: 10: + IC(1.694 ns) + CELL(0.000 ns) = 6.912 ns; Loc. = Unassigned; Fanout = 89; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n4i:auto_generated\|counter_comb_bita5~1clkctrl'" {  } { { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "1.694 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n4i:auto_generated|counter_comb_bita5~1 lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n4i:auto_generated|counter_comb_bita5~1clkctrl } "NODE_NAME" } } { "db/cntr_n4i.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_n4i.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.458 ns) 8.067 ns lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_ef61:auto_generated\|ram_block1a11~porta_address_reg5 11 MEM Unassigned 1 " "Info: 11: + IC(0.697 ns) + CELL(0.458 ns) = 8.067 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_ef61:auto_generated\|ram_block1a11~porta_address_reg5'" {  } { { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "1.155 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n4i:auto_generated|counter_comb_bita5~1clkctrl lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_ef61:auto_generated|ram_block1a11~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_ef61.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/altsyncram_ef61.tdf" 254 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.607 ns ( 32.32 % ) " "Info: Total cell delay = 2.607 ns ( 32.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.460 ns ( 67.68 % ) " "Info: Total interconnect delay = 5.460 ns ( 67.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 224 384 552 240 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.140 ns   " "Info:   Micro clock to output delay of source is 0.140 ns" {  } { { "db/altsyncram_ef61.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/altsyncram_ef61.tdf" 254 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns   " "Info:   Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_ef61.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/altsyncram_ef61.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.720 ns - Longest memory memory " "Info: - Longest memory to memory delay is 1.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_ef61:auto_generated\|ram_block1a11~porta_address_reg5 1 MEM Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_ef61:auto_generated\|ram_block1a11~porta_address_reg5'" {  } { { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_ef61:auto_generated|ram_block1a11~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_ef61.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/altsyncram_ef61.tdf" 254 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.720 ns) 1.720 ns lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_ef61:auto_generated\|q_a\[11\] 2 MEM Unassigned 1 " "Info: 2: + IC(0.000 ns) + CELL(1.720 ns) = 1.720 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_ef61:auto_generated\|q_a\[11\]'" {  } { { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "1.720 ns" { lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_ef61:auto_generated|ram_block1a11~porta_address_reg5 lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_ef61:auto_generated|q_a[11] } "NODE_NAME" } } { "db/altsyncram_ef61.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/altsyncram_ef61.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.720 ns ( 100.00 % ) " "Info: Total cell delay = 1.720 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "1.720 ns" { lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_ef61:auto_generated|ram_block1a11~porta_address_reg5 lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_ef61:auto_generated|q_a[11] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "1.720 ns" { lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_ef61:auto_generated|ram_block1a11~porta_address_reg5 lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_ef61:auto_generated|q_a[11] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.720 ns memory memory " "Info: Estimated most critical path is memory to memory delay of 1.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_ef61:auto_generated\|ram_block1a11~porta_address_reg5 1 MEM M4K_X32_Y3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X32_Y3; Fanout = 1; MEM Node = 'lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_ef61:auto_generated\|ram_block1a11~porta_address_reg5'" {  } { { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_ef61:auto_generated|ram_block1a11~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_ef61.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/altsyncram_ef61.tdf" 254 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.720 ns) 1.720 ns lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_ef61:auto_generated\|q_a\[11\] 2 MEM M4K_X32_Y3 1 " "Info: 2: + IC(0.000 ns) + CELL(1.720 ns) = 1.720 ns; Loc. = M4K_X32_Y3; Fanout = 1; MEM Node = 'lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_ef61:auto_generated\|q_a\[11\]'" {  } { { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "1.720 ns" { lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_ef61:auto_generated|ram_block1a11~porta_address_reg5 lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_ef61:auto_generated|q_a[11] } "NODE_NAME" } } { "db/altsyncram_ef61.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/altsyncram_ef61.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.720 ns ( 100.00 % ) " "Info: Total cell delay = 1.720 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "1.720 ns" { lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_ef61:auto_generated|ram_block1a11~porta_address_reg5 lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_ef61:auto_generated|q_a[11] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X27_Y0 X40_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X27_Y0 to location X40_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "14 " "Warning: Found 14 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M_OUT 0 " "Info: Pin \"M_OUT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M_CLK 0 " "Info: Pin \"M_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SIN\[11\] 0 " "Info: Pin \"SIN\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SIN\[10\] 0 " "Info: Pin \"SIN\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SIN\[9\] 0 " "Info: Pin \"SIN\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SIN\[8\] 0 " "Info: Pin \"SIN\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SIN\[7\] 0 " "Info: Pin \"SIN\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SIN\[6\] 0 " "Info: Pin \"SIN\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SIN\[5\] 0 " "Info: Pin \"SIN\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SIN\[4\] 0 " "Info: Pin \"SIN\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SIN\[3\] 0 " "Info: Pin \"SIN\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SIN\[2\] 0 " "Info: Pin \"SIN\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SIN\[1\] 0 " "Info: Pin \"SIN\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SIN\[0\] 0 " "Info: Pin \"SIN\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/MathewsXing/Desktop/abc/abc.fit.smsg " "Info: Generated suppressed messages file C:/Users/MathewsXing/Desktop/abc/abc.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "341 " "Info: Peak virtual memory: 341 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 09 14:33:26 2013 " "Info: Processing ended: Sat Nov 09 14:33:26 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
