#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sun Apr 24 15:57:20 2022
# Process ID: 11040
# Current directory: V:/cpu/cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14196 V:\cpu\cpu\cpu.xpr
# Log file: V:/cpu/cpu/vivado.log
# Journal file: V:/cpu/cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project V:/cpu/cpu/cpu.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'V:/cpu/cpu/cpu.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1210.105 ; gain = 0.000
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_multiplexer.v] -no_script -reset -force -quiet
remove_files  V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_multiplexer.v
close [ open V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v w ]
add_files V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: alu
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1636.609 ; gain = 253.746
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alu' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (1#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1684.828 ; gain = 301.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1703.652 ; gain = 320.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1703.652 ; gain = 320.789
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1703.652 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1798.641 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1859.625 ; gain = 476.762
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 1859.625 ; gain = 649.520
update_compile_order -fileset sources_1
refresh_design
ERROR: [Synth 8-2576] procedural assignment to a non-register wdestReg is not permitted [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:50]
INFO: [Synth 8-2350] module register_file ignored due to previous errors [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
Failed to read verilog 'V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v'
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
CRITICAL WARNING: [Synth 8-976] wbData has already been declared [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:78]
CRITICAL WARNING: [Synth 8-2654] second declaration of wbData ignored [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:78]
INFO: [Synth 8-994] wbData is declared here [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:74]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1927.645 ; gain = 8.684
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (1#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_adder' [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_adder' (2#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (3#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'ifid_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ifid_pipeline_register' (4#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:38]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:35]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (5#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'regrt_multiplexer' [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regrt_multiplexer' (6#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (7#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'immediate_extender' [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'immediate_extender' (8#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'idexe_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'idexe_pipeline_register' (9#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_mux' (10#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (11#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'exmem_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'exmem_pipeline_register' (12#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (13#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'memwb_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memwb_pipeline_register' (14#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'writeback_mux' (15#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (16#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1961.980 ; gain = 43.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1985.848 ; gain = 66.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1985.848 ; gain = 66.887
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1997.438 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2005.504 ; gain = 86.543
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2009.082 ; gain = 3.578
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (1#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_adder' [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_adder' (2#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (3#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'ifid_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ifid_pipeline_register' (4#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:38]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:35]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (5#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'regrt_multiplexer' [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regrt_multiplexer' (6#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (7#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'immediate_extender' [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'immediate_extender' (8#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'idexe_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'idexe_pipeline_register' (9#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_mux' (10#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (11#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'exmem_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'exmem_pipeline_register' (12#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (13#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'memwb_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memwb_pipeline_register' (14#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'writeback_mux' (15#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (16#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2009.082 ; gain = 3.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2026.207 ; gain = 20.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2026.207 ; gain = 20.703
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2038.055 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2038.055 ; gain = 32.551
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory V:/cpu/cpu/cpu.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun Apr 24 17:53:29 2022] Launched synth_1...
Run output will be captured here: V:/cpu/cpu/cpu.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Apr 24 17:54:26 2022] Launched impl_1...
Run output will be captured here: V:/cpu/cpu/cpu.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2038.055 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (1#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_adder' [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_adder' (2#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (3#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'ifid_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ifid_pipeline_register' (4#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:38]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:35]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (5#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'regrt_multiplexer' [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regrt_multiplexer' (6#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (7#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'immediate_extender' [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'immediate_extender' (8#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'idexe_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'idexe_pipeline_register' (9#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_mux' (10#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (11#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'exmem_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'exmem_pipeline_register' (12#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (13#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'memwb_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memwb_pipeline_register' (14#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'wdestReg' does not match port width (5) of module 'memwb_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:133]
INFO: [Synth 8-6157] synthesizing module 'writeback_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'writeback_mux' (15#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (16#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2038.055 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2045.043 ; gain = 6.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2045.043 ; gain = 6.988
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2056.734 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2056.734 ; gain = 18.680
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory V:/cpu/cpu/cpu.runs/synth_1

launch_runs impl_1 -jobs 4
[Sun Apr 24 18:14:27 2022] Launched synth_1...
Run output will be captured here: V:/cpu/cpu/cpu.runs/synth_1/runme.log
[Sun Apr 24 18:14:27 2022] Launched impl_1...
Run output will be captured here: V:/cpu/cpu/cpu.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2056.734 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 2056.734 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 2056.734 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2175.410 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (inverted pins: WCLK) (RAMD32(x2)): 4 instances

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2213.785 ; gain = 157.051
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: datapath
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2331.664 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (1#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_adder' [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_adder' (2#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (3#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'ifid_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ifid_pipeline_register' (4#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:38]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:35]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (5#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'regrt_multiplexer' [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regrt_multiplexer' (6#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (7#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'immediate_extender' [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'immediate_extender' (8#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'idexe_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'idexe_pipeline_register' (9#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_mux' (10#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (11#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'exmem_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'exmem_pipeline_register' (12#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (13#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'memwb_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memwb_pipeline_register' (14#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'wdestReg' does not match port width (5) of module 'memwb_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:133]
INFO: [Synth 8-6157] synthesizing module 'writeback_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'writeback_mux' (15#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (16#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2331.664 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2331.664 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2331.664 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2331.664 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2423.727 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2424.098 ; gain = 92.434
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2424.098 ; gain = 92.434
refresh_design
ERROR: [Synth 8-2715] syntax error near ) [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:39]
Failed to read verilog 'V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v'
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2499.535 ; gain = 40.145
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2499.535 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alu' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (1#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2522.133 ; gain = 22.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2544.945 ; gain = 45.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2544.945 ; gain = 45.410
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2556.324 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2556.324 ; gain = 56.789
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory V:/cpu/cpu/cpu.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun Apr 24 19:21:43 2022] Launched synth_1...
Run output will be captured here: V:/cpu/cpu/cpu.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory V:/cpu/cpu/cpu.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun Apr 24 19:23:02 2022] Launched synth_1...
Run output will be captured here: V:/cpu/cpu/cpu.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Apr 24 19:23:49 2022] Launched impl_1...
Run output will be captured here: V:/cpu/cpu/cpu.runs/impl_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2573.004 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2573.004 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (inverted pins: WCLK) (RAMD32(x2)): 4 instances

place_ports

Starting IO/Clock Placer Task

Phase 1 Add Constraints new method

Phase 1.1 Build CellView Core

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2573.004 ; gain = 0.000

Phase 1.2 Add User PBlocks

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2573.004 ; gain = 0.000

Phase 1.3 Apply User PBlocks

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2573.004 ; gain = 0.000

Phase 1.4 Add terminal Constraints

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2573.004 ; gain = 0.000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2573.004 ; gain = 0.000
ERROR: [Place 30-58] IO placement is infeasible. Number of unplaced IO Ports (136) is greater than number of available sites (100).
The following are banks with available pins: 
 IO Group: 1 with : SioStd: LVCMOS18   VCCO = 1.8 Termination: 0  TermDir:  Out  RangeId: 2 Drv: 12  has only 100 sites available on device, but needs 136 sites.
	Term: dinst_out[0]
	Term: dinst_out[1]
	Term: dinst_out[2]
	Term: dinst_out[3]
	Term: dinst_out[4]
	Term: dinst_out[5]
	Term: dinst_out[6]
	Term: dinst_out[7]
	Term: dinst_out[8]
	Term: dinst_out[9]
	Term: dinst_out[10]
	Term: dinst_out[11]
	Term: dinst_out[12]
	Term: dinst_out[13]
	Term: dinst_out[14]
	Term: dinst_out[15]
	Term: dinst_out[16]
	Term: dinst_out[17]
	Term: dinst_out[18]
	Term: dinst_out[19]
	Term: dinst_out[20]
	Term: dinst_out[21]
	Term: dinst_out[22]
	Term: dinst_out[23]
	Term: dinst_out[24]
	Term: dinst_out[25]
	Term: dinst_out[26]
	Term: dinst_out[27]
	Term: dinst_out[28]
	Term: dinst_out[29]
	Term: dinst_out[30]
	Term: dinst_out[31]
	Term: mqb_out[0]
	Term: mqb_out[1]
	Term: mqb_out[2]
	Term: mqb_out[3]
	Term: mqb_out[4]
	Term: mqb_out[5]
	Term: mqb_out[6]
	Term: mqb_out[7]
	Term: mqb_out[8]
	Term: mqb_out[9]
	Term: mqb_out[10]
	Term: mqb_out[11]
	Term: mqb_out[12]
	Term: mqb_out[13]
	Term: mqb_out[14]
	Term: mqb_out[15]
	Term: mqb_out[16]
	Term: mqb_out[17]
	Term: mqb_out[18]
	Term: mqb_out[19]
	Term: mqb_out[20]
	Term: mqb_out[21]
	Term: mqb_out[22]
	Term: mqb_out[23]
	Term: mqb_out[24]
	Term: mqb_out[25]
	Term: mqb_out[26]
	Term: mqb_out[27]
	Term: mqb_out[28]
	Term: mqb_out[29]
	Term: mqb_out[30]
	Term: mqb_out[31]
	Term: mr_out[0]
	Term: mr_out[1]
	Term: mr_out[2]
	Term: mr_out[3]
	Term: mr_out[4]
	Term: mr_out[5]
	Term: mr_out[6]
	Term: mr_out[7]
	Term: mr_out[8]
	Term: mr_out[9]
	Term: mr_out[10]
	Term: mr_out[11]
	Term: mr_out[12]
	Term: mr_out[13]
	Term: mr_out[14]
	Term: mr_out[15]
	Term: mr_out[16]
	Term: mr_out[17]
	Term: mr_out[18]
	Term: mr_out[19]
	Term: mr_out[20]
	Term: mr_out[21]
	Term: mr_out[22]
	Term: mr_out[23]
	Term: mr_out[24]
	Term: mr_out[25]
	Term: mr_out[26]
	Term: mr_out[27]
	Term: mr_out[28]
	Term: mr_out[29]
	Term: mr_out[30]
	Term: mr_out[31]
	Term: pc[0]
	Term: pc[1]
	Term: pc[2]
	Term: pc[3]
	Term: pc[4]
	Term: pc[5]
	Term: pc[6]
	Term: pc[7]
	Term: pc[8]
	Term: pc[9]
	Term: pc[10]
	Term: pc[11]
	Term: pc[12]
	Term: pc[13]
	Term: pc[14]
	Term: pc[15]
	Term: pc[16]
	Term: pc[17]
	Term: pc[18]
	Term: pc[19]
	Term: pc[20]
	Term: pc[21]
	Term: pc[22]
	Term: pc[23]
	Term: pc[24]
	Term: pc[25]
	Term: pc[26]
	Term: pc[27]
	Term: pc[28]
	Term: pc[29]
	Term: pc[30]
	Term: pc[31]
	Term: mdestReg[0]
	Term: mdestReg[1]
	Term: mdestReg[2]
	Term: mdestReg[3]
	Term: mdestReg[4]
	Term: mm2reg_out
	Term: mwmem_out
	Term: mwreg_out


Resolution: Consider using Xilinx part with greater number of IO pins
ERROR: [Place 30-58] IO placement is infeasible. Number of unplaced IO Ports (136) is greater than number of available sites (100).
The following are banks with available pins: 
 IO Group: 1 with : SioStd: LVCMOS18   VCCO = 1.8 Termination: 0  TermDir:  Out  RangeId: 2 Drv: 12  has only 100 sites available on device, but needs 136 sites.
	Term: dinst_out[0]
	Term: dinst_out[1]
	Term: dinst_out[2]
	Term: dinst_out[3]
	Term: dinst_out[4]
	Term: dinst_out[5]
	Term: dinst_out[6]
	Term: dinst_out[7]
	Term: dinst_out[8]
	Term: dinst_out[9]
	Term: dinst_out[10]
	Term: dinst_out[11]
	Term: dinst_out[12]
	Term: dinst_out[13]
	Term: dinst_out[14]
	Term: dinst_out[15]
	Term: dinst_out[16]
	Term: dinst_out[17]
	Term: dinst_out[18]
	Term: dinst_out[19]
	Term: dinst_out[20]
	Term: dinst_out[21]
	Term: dinst_out[22]
	Term: dinst_out[23]
	Term: dinst_out[24]
	Term: dinst_out[25]
	Term: dinst_out[26]
	Term: dinst_out[27]
	Term: dinst_out[28]
	Term: dinst_out[29]
	Term: dinst_out[30]
	Term: dinst_out[31]
	Term: mqb_out[0]
	Term: mqb_out[1]
	Term: mqb_out[2]
	Term: mqb_out[3]
	Term: mqb_out[4]
	Term: mqb_out[5]
	Term: mqb_out[6]
	Term: mqb_out[7]
	Term: mqb_out[8]
	Term: mqb_out[9]
	Term: mqb_out[10]
	Term: mqb_out[11]
	Term: mqb_out[12]
	Term: mqb_out[13]
	Term: mqb_out[14]
	Term: mqb_out[15]
	Term: mqb_out[16]
	Term: mqb_out[17]
	Term: mqb_out[18]
	Term: mqb_out[19]
	Term: mqb_out[20]
	Term: mqb_out[21]
	Term: mqb_out[22]
	Term: mqb_out[23]
	Term: mqb_out[24]
	Term: mqb_out[25]
	Term: mqb_out[26]
	Term: mqb_out[27]
	Term: mqb_out[28]
	Term: mqb_out[29]
	Term: mqb_out[30]
	Term: mqb_out[31]
	Term: mr_out[0]
	Term: mr_out[1]
	Term: mr_out[2]
	Term: mr_out[3]
	Term: mr_out[4]
	Term: mr_out[5]
	Term: mr_out[6]
	Term: mr_out[7]
	Term: mr_out[8]
	Term: mr_out[9]
	Term: mr_out[10]
	Term: mr_out[11]
	Term: mr_out[12]
	Term: mr_out[13]
	Term: mr_out[14]
	Term: mr_out[15]
	Term: mr_out[16]
	Term: mr_out[17]
	Term: mr_out[18]
	Term: mr_out[19]
	Term: mr_out[20]
	Term: mr_out[21]
	Term: mr_out[22]
	Term: mr_out[23]
	Term: mr_out[24]
	Term: mr_out[25]
	Term: mr_out[26]
	Term: mr_out[27]
	Term: mr_out[28]
	Term: mr_out[29]
	Term: mr_out[30]
	Term: mr_out[31]
	Term: pc[0]
	Term: pc[1]
	Term: pc[2]
	Term: pc[3]
	Term: pc[4]
	Term: pc[5]
	Term: pc[6]
	Term: pc[7]
	Term: pc[8]
	Term: pc[9]
	Term: pc[10]
	Term: pc[11]
	Term: pc[12]
	Term: pc[13]
	Term: pc[14]
	Term: pc[15]
	Term: pc[16]
	Term: pc[17]
	Term: pc[18]
	Term: pc[19]
	Term: pc[20]
	Term: pc[21]
	Term: pc[22]
	Term: pc[23]
	Term: pc[24]
	Term: pc[25]
	Term: pc[26]
	Term: pc[27]
	Term: pc[28]
	Term: pc[29]
	Term: pc[30]
	Term: pc[31]
	Term: mdestReg[0]
	Term: mdestReg[1]
	Term: mdestReg[2]
	Term: mdestReg[3]
	Term: mdestReg[4]
	Term: mm2reg_out
	Term: mwmem_out
	Term: mwreg_out


Resolution: Consider using Xilinx part with greater number of IO pins
ERROR: [Place 30-374] IO placer failed to find a solution
Below is the partial placement that can be analyzed to see if any constraint modifications will make the IO placement problem easier to solve.

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|                                                                     IO Placement : Bank Stats                                                                           |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
| Id | Pins  | Terms |                               Standards                                |                IDelayCtrls               |  VREF  |  VCCO  |   VR   | DCI |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
|  0 |     0 |     0 |                                                                        |                                          |        |        |        |     |
| 13 |     0 |     0 |                                                                        |                                          |        |        |        |     |
| 34 |    50 |     0 |                                                                        |                                          |        |        |        |     |
| 35 |    50 |     0 |                                                                        |                                          |        |        |        |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
|    |   100 |     0 |                                                                        |                                          |        |        |        |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+

IO Placement:
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| BankId |             Terminal | Standard        | Site                 | Pin                  | Attributes           |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+


Phase 2 IO and Clk Clean Up

Phase 2.1 FixIDCReqs

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.257 . Memory (MB): peak = 2573.004 ; gain = 0.000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.262 . Memory (MB): peak = 2573.004 ; gain = 0.000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.264 . Memory (MB): peak = 2573.004 ; gain = 0.000
ERROR: [Common 17-39] 'place_ports' failed due to earlier errors.
reset_run impl_1
launch_runs impl_1 -jobs 4
[Sun Apr 24 19:29:28 2022] Launched impl_1...
Run output will be captured here: V:/cpu/cpu/cpu.runs/impl_1/runme.log
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.2/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.2/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.2/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.2/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
create_project lab_5 V:/lab_5 -part xc7z010clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2573.004 ; gain = 0.000
file mkdir V:/lab_5/lab_5.srcs/sources_1/new
close [ open V:/lab_5/lab_5.srcs/sources_1/new/exmem_pipeline_register.v w ]
add_files V:/lab_5/lab_5.srcs/sources_1/new/exmem_pipeline_register.v
close [ open V:/lab_5/lab_5.srcs/sources_1/new/memwb_pipeline_register.v w ]
add_files V:/lab_5/lab_5.srcs/sources_1/new/memwb_pipeline_register.v
close [ open V:/lab_5/lab_5.srcs/sources_1/new/instruction_memory.v w ]
add_files V:/lab_5/lab_5.srcs/sources_1/new/instruction_memory.v
close [ open V:/lab_5/lab_5.srcs/sources_1/new/data_memory.v w ]
add_files V:/lab_5/lab_5.srcs/sources_1/new/data_memory.v
close [ open V:/lab_5/lab_5.srcs/sources_1/new/immediate_extender.v w ]
add_files V:/lab_5/lab_5.srcs/sources_1/new/immediate_extender.v
close [ open V:/lab_5/lab_5.srcs/sources_1/new/idexe_pipeline_register.v w ]
add_files V:/lab_5/lab_5.srcs/sources_1/new/idexe_pipeline_register.v
close [ open V:/lab_5/lab_5.srcs/sources_1/new/datapath.v w ]
add_files V:/lab_5/lab_5.srcs/sources_1/new/datapath.v
close [ open V:/lab_5/lab_5.srcs/sources_1/new/pc_adder.v w ]
add_files V:/lab_5/lab_5.srcs/sources_1/new/pc_adder.v
close [ open V:/lab_5/lab_5.srcs/sources_1/new/program_counter.v w ]
add_files V:/lab_5/lab_5.srcs/sources_1/new/program_counter.v
close [ open V:/lab_5/lab_5.srcs/sources_1/new/ifid_pipeline_register.v w ]
add_files V:/lab_5/lab_5.srcs/sources_1/new/ifid_pipeline_register.v
close [ open V:/lab_5/lab_5.srcs/sources_1/new/control_unit.v w ]
add_files V:/lab_5/lab_5.srcs/sources_1/new/control_unit.v
close [ open V:/lab_5/lab_5.srcs/sources_1/new/regrt_multiplexer.v w ]
add_files V:/lab_5/lab_5.srcs/sources_1/new/regrt_multiplexer.v
close [ open V:/lab_5/lab_5.srcs/sources_1/new/alu.v w ]
add_files V:/lab_5/lab_5.srcs/sources_1/new/alu.v
close [ open V:/lab_5/lab_5.srcs/sources_1/new/alu_mux.v w ]
add_files V:/lab_5/lab_5.srcs/sources_1/new/alu_mux.v
close [ open V:/lab_5/lab_5.srcs/sources_1/new/writeback_mux.v w ]
add_files V:/lab_5/lab_5.srcs/sources_1/new/writeback_mux.v
close [ open V:/lab_5/lab_5.srcs/sources_1/new/register_file.v w ]
add_files V:/lab_5/lab_5.srcs/sources_1/new/register_file.v
update_compile_order -fileset sources_1
current_project cpu
current_project lab_5
current_project cpu
current_project lab_5
current_project cpu
current_project lab_5
current_project cpu
current_project lab_5
current_project cpu
current_project lab_5
current_project cpu
current_project lab_5
current_project cpu
current_project lab_5
current_project cpu
current_project lab_5
current_project cpu
current_project lab_5
current_project cpu
current_project lab_5
current_project cpu
current_project lab_5
current_project cpu
current_project lab_5
current_project cpu
current_project lab_5
current_project cpu
current_project lab_5
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: datapath
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2573.004 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [V:/lab_5/lab_5.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [V:/lab_5/lab_5.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (1#1) [V:/lab_5/lab_5.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_adder' [V:/lab_5/lab_5.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_adder' (2#1) [V:/lab_5/lab_5.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [V:/lab_5/lab_5.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (3#1) [V:/lab_5/lab_5.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'ifid_pipeline_register' [V:/lab_5/lab_5.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ifid_pipeline_register' (4#1) [V:/lab_5/lab_5.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [V:/lab_5/lab_5.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [V:/lab_5/lab_5.srcs/sources_1/new/control_unit.v:38]
INFO: [Synth 8-155] case statement is not full and has no default [V:/lab_5/lab_5.srcs/sources_1/new/control_unit.v:35]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (5#1) [V:/lab_5/lab_5.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'regrt_multiplexer' [V:/lab_5/lab_5.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regrt_multiplexer' (6#1) [V:/lab_5/lab_5.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [V:/lab_5/lab_5.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (7#1) [V:/lab_5/lab_5.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'immediate_extender' [V:/lab_5/lab_5.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'immediate_extender' (8#1) [V:/lab_5/lab_5.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'idexe_pipeline_register' [V:/lab_5/lab_5.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'idexe_pipeline_register' (9#1) [V:/lab_5/lab_5.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_mux' [V:/lab_5/lab_5.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_mux' (10#1) [V:/lab_5/lab_5.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [V:/lab_5/lab_5.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (11#1) [V:/lab_5/lab_5.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'exmem_pipeline_register' [V:/lab_5/lab_5.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'exmem_pipeline_register' (12#1) [V:/lab_5/lab_5.srcs/sources_1/new/exmem_pipeline_register.v:23]
ERROR: [Synth 8-448] named port connection 'clk' does not exist for instance 'exmem_pipeline_register' of module 'exmem_pipeline_register' [V:/lab_5/lab_5.srcs/sources_1/new/datapath.v:127]
ERROR: [Synth 8-448] named port connection 'ewreg' does not exist for instance 'exmem_pipeline_register' of module 'exmem_pipeline_register' [V:/lab_5/lab_5.srcs/sources_1/new/datapath.v:127]
ERROR: [Synth 8-448] named port connection 'em2reg' does not exist for instance 'exmem_pipeline_register' of module 'exmem_pipeline_register' [V:/lab_5/lab_5.srcs/sources_1/new/datapath.v:127]
ERROR: [Synth 8-448] named port connection 'ewmem' does not exist for instance 'exmem_pipeline_register' of module 'exmem_pipeline_register' [V:/lab_5/lab_5.srcs/sources_1/new/datapath.v:127]
ERROR: [Synth 8-448] named port connection 'edestReg' does not exist for instance 'exmem_pipeline_register' of module 'exmem_pipeline_register' [V:/lab_5/lab_5.srcs/sources_1/new/datapath.v:127]
ERROR: [Synth 8-448] named port connection 'r' does not exist for instance 'exmem_pipeline_register' of module 'exmem_pipeline_register' [V:/lab_5/lab_5.srcs/sources_1/new/datapath.v:127]
ERROR: [Synth 8-448] named port connection 'eqb' does not exist for instance 'exmem_pipeline_register' of module 'exmem_pipeline_register' [V:/lab_5/lab_5.srcs/sources_1/new/datapath.v:127]
ERROR: [Synth 8-448] named port connection 'mwreg' does not exist for instance 'exmem_pipeline_register' of module 'exmem_pipeline_register' [V:/lab_5/lab_5.srcs/sources_1/new/datapath.v:127]
ERROR: [Synth 8-448] named port connection 'mm2reg' does not exist for instance 'exmem_pipeline_register' of module 'exmem_pipeline_register' [V:/lab_5/lab_5.srcs/sources_1/new/datapath.v:127]
ERROR: [Synth 8-448] named port connection 'mwmem' does not exist for instance 'exmem_pipeline_register' of module 'exmem_pipeline_register' [V:/lab_5/lab_5.srcs/sources_1/new/datapath.v:127]
ERROR: [Synth 8-448] named port connection 'mdestReg' does not exist for instance 'exmem_pipeline_register' of module 'exmem_pipeline_register' [V:/lab_5/lab_5.srcs/sources_1/new/datapath.v:127]
ERROR: [Synth 8-448] named port connection 'mr' does not exist for instance 'exmem_pipeline_register' of module 'exmem_pipeline_register' [V:/lab_5/lab_5.srcs/sources_1/new/datapath.v:127]
ERROR: [Synth 8-448] named port connection 'mqb' does not exist for instance 'exmem_pipeline_register' of module 'exmem_pipeline_register' [V:/lab_5/lab_5.srcs/sources_1/new/datapath.v:127]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [V:/lab_5/lab_5.srcs/sources_1/new/data_memory.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'data_memory' [V:/lab_5/lab_5.srcs/sources_1/new/data_memory.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'datapath' [V:/lab_5/lab_5.srcs/sources_1/new/datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2573.004 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
28 Infos, 0 Warnings, 0 Critical Warnings and 16 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: datapath
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2573.004 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [V:/lab_5/lab_5.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [V:/lab_5/lab_5.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (1#1) [V:/lab_5/lab_5.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_adder' [V:/lab_5/lab_5.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_adder' (2#1) [V:/lab_5/lab_5.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [V:/lab_5/lab_5.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (3#1) [V:/lab_5/lab_5.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'ifid_pipeline_register' [V:/lab_5/lab_5.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ifid_pipeline_register' (4#1) [V:/lab_5/lab_5.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [V:/lab_5/lab_5.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [V:/lab_5/lab_5.srcs/sources_1/new/control_unit.v:38]
INFO: [Synth 8-155] case statement is not full and has no default [V:/lab_5/lab_5.srcs/sources_1/new/control_unit.v:35]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (5#1) [V:/lab_5/lab_5.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'regrt_multiplexer' [V:/lab_5/lab_5.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regrt_multiplexer' (6#1) [V:/lab_5/lab_5.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [V:/lab_5/lab_5.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (7#1) [V:/lab_5/lab_5.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'immediate_extender' [V:/lab_5/lab_5.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'immediate_extender' (8#1) [V:/lab_5/lab_5.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'idexe_pipeline_register' [V:/lab_5/lab_5.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'idexe_pipeline_register' (9#1) [V:/lab_5/lab_5.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_mux' [V:/lab_5/lab_5.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_mux' (10#1) [V:/lab_5/lab_5.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [V:/lab_5/lab_5.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (11#1) [V:/lab_5/lab_5.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'exmem_pipeline_register' [V:/lab_5/lab_5.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'exmem_pipeline_register' (12#1) [V:/lab_5/lab_5.srcs/sources_1/new/exmem_pipeline_register.v:23]
ERROR: [Synth 8-448] named port connection 'clk' does not exist for instance 'exmem_pipeline_register' of module 'exmem_pipeline_register' [V:/lab_5/lab_5.srcs/sources_1/new/datapath.v:127]
ERROR: [Synth 8-448] named port connection 'ewreg' does not exist for instance 'exmem_pipeline_register' of module 'exmem_pipeline_register' [V:/lab_5/lab_5.srcs/sources_1/new/datapath.v:127]
ERROR: [Synth 8-448] named port connection 'em2reg' does not exist for instance 'exmem_pipeline_register' of module 'exmem_pipeline_register' [V:/lab_5/lab_5.srcs/sources_1/new/datapath.v:127]
ERROR: [Synth 8-448] named port connection 'ewmem' does not exist for instance 'exmem_pipeline_register' of module 'exmem_pipeline_register' [V:/lab_5/lab_5.srcs/sources_1/new/datapath.v:127]
ERROR: [Synth 8-448] named port connection 'edestReg' does not exist for instance 'exmem_pipeline_register' of module 'exmem_pipeline_register' [V:/lab_5/lab_5.srcs/sources_1/new/datapath.v:127]
ERROR: [Synth 8-448] named port connection 'r' does not exist for instance 'exmem_pipeline_register' of module 'exmem_pipeline_register' [V:/lab_5/lab_5.srcs/sources_1/new/datapath.v:127]
ERROR: [Synth 8-448] named port connection 'eqb' does not exist for instance 'exmem_pipeline_register' of module 'exmem_pipeline_register' [V:/lab_5/lab_5.srcs/sources_1/new/datapath.v:127]
ERROR: [Synth 8-448] named port connection 'mwreg' does not exist for instance 'exmem_pipeline_register' of module 'exmem_pipeline_register' [V:/lab_5/lab_5.srcs/sources_1/new/datapath.v:127]
ERROR: [Synth 8-448] named port connection 'mm2reg' does not exist for instance 'exmem_pipeline_register' of module 'exmem_pipeline_register' [V:/lab_5/lab_5.srcs/sources_1/new/datapath.v:127]
ERROR: [Synth 8-448] named port connection 'mwmem' does not exist for instance 'exmem_pipeline_register' of module 'exmem_pipeline_register' [V:/lab_5/lab_5.srcs/sources_1/new/datapath.v:127]
ERROR: [Synth 8-448] named port connection 'mdestReg' does not exist for instance 'exmem_pipeline_register' of module 'exmem_pipeline_register' [V:/lab_5/lab_5.srcs/sources_1/new/datapath.v:127]
ERROR: [Synth 8-448] named port connection 'mr' does not exist for instance 'exmem_pipeline_register' of module 'exmem_pipeline_register' [V:/lab_5/lab_5.srcs/sources_1/new/datapath.v:127]
ERROR: [Synth 8-448] named port connection 'mqb' does not exist for instance 'exmem_pipeline_register' of module 'exmem_pipeline_register' [V:/lab_5/lab_5.srcs/sources_1/new/datapath.v:127]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [V:/lab_5/lab_5.srcs/sources_1/new/data_memory.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'data_memory' [V:/lab_5/lab_5.srcs/sources_1/new/data_memory.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'datapath' [V:/lab_5/lab_5.srcs/sources_1/new/datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2573.004 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
28 Infos, 0 Warnings, 0 Critical Warnings and 16 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
current_project cpu
current_project lab_5
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: datapath
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2573.004 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [V:/lab_5/lab_5.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [V:/lab_5/lab_5.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (1#1) [V:/lab_5/lab_5.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_adder' [V:/lab_5/lab_5.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_adder' (2#1) [V:/lab_5/lab_5.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [V:/lab_5/lab_5.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (3#1) [V:/lab_5/lab_5.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'ifid_pipeline_register' [V:/lab_5/lab_5.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ifid_pipeline_register' (4#1) [V:/lab_5/lab_5.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [V:/lab_5/lab_5.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [V:/lab_5/lab_5.srcs/sources_1/new/control_unit.v:38]
INFO: [Synth 8-155] case statement is not full and has no default [V:/lab_5/lab_5.srcs/sources_1/new/control_unit.v:35]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (5#1) [V:/lab_5/lab_5.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'regrt_multiplexer' [V:/lab_5/lab_5.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regrt_multiplexer' (6#1) [V:/lab_5/lab_5.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [V:/lab_5/lab_5.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (7#1) [V:/lab_5/lab_5.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'immediate_extender' [V:/lab_5/lab_5.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'immediate_extender' (8#1) [V:/lab_5/lab_5.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'idexe_pipeline_register' [V:/lab_5/lab_5.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'idexe_pipeline_register' (9#1) [V:/lab_5/lab_5.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_mux' [V:/lab_5/lab_5.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_mux' (10#1) [V:/lab_5/lab_5.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [V:/lab_5/lab_5.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (11#1) [V:/lab_5/lab_5.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'exmem_pipeline_register' [V:/lab_5/lab_5.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'exmem_pipeline_register' (12#1) [V:/lab_5/lab_5.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [V:/lab_5/lab_5.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (13#1) [V:/lab_5/lab_5.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'memwb_pipeline_register' [V:/lab_5/lab_5.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memwb_pipeline_register' (14#1) [V:/lab_5/lab_5.srcs/sources_1/new/memwb_pipeline_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'wdestReg' does not match port width (5) of module 'memwb_pipeline_register' [V:/lab_5/lab_5.srcs/sources_1/new/datapath.v:129]
INFO: [Synth 8-6157] synthesizing module 'writeback_mux' [V:/lab_5/lab_5.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'writeback_mux' (15#1) [V:/lab_5/lab_5.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (16#1) [V:/lab_5/lab_5.srcs/sources_1/new/datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2573.004 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2573.004 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2573.004 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2573.004 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2681.414 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2684.902 ; gain = 111.898
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2684.902 ; gain = 111.898
launch_runs impl_1 -jobs 4
[Sun Apr 24 19:45:02 2022] Launched synth_1...
Run output will be captured here: V:/lab_5/lab_5.runs/synth_1/runme.log
[Sun Apr 24 19:45:02 2022] Launched impl_1...
Run output will be captured here: V:/lab_5/lab_5.runs/impl_1/runme.log
close_project
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: datapath
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2740.410 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (1#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_adder' [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_adder' (2#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (3#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'ifid_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ifid_pipeline_register' (4#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:38]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:35]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (5#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'regrt_multiplexer' [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regrt_multiplexer' (6#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (7#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'immediate_extender' [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'immediate_extender' (8#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'idexe_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'idexe_pipeline_register' (9#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_mux' (10#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (11#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'exmem_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'exmem_pipeline_register' (12#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (13#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'memwb_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memwb_pipeline_register' (14#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'wdestReg' does not match port width (5) of module 'memwb_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:129]
INFO: [Synth 8-6157] synthesizing module 'writeback_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'writeback_mux' (15#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (16#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2740.410 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2740.410 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2740.410 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2740.410 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2740.410 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2863.270 ; gain = 122.859
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2863.270 ; gain = 122.859
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
WARNING: [Synth 8-2611] redeclaration of ansi port wwreg is not allowed [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:30]
ERROR: [Synth 8-2531] port wwreg is already defined [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:30]
CRITICAL WARNING: [Synth 8-976] wwreg has already been declared [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:30]
CRITICAL WARNING: [Synth 8-2654] second declaration of wwreg ignored [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:30]
INFO: [Synth 8-994] wwreg is declared here [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:25]
CRITICAL WARNING: [Synth 8-976] mdo has already been declared [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:45]
CRITICAL WARNING: [Synth 8-2654] second declaration of mdo ignored [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:45]
INFO: [Synth 8-994] mdo is declared here [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:36]
INFO: [Synth 8-2350] module datapath ignored due to previous errors [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
Failed to read verilog 'V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v'
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
ERROR: [Synth 8-2715] syntax error near ) [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:30]
Failed to read verilog 'V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v'
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2920.371 ; gain = 5.301
---------------------------------------------------------------------------------
ERROR: [Synth 8-439] module 'datapath' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2939.910 ; gain = 24.840
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2939.934 ; gain = 24.863
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
refresh_design
CRITICAL WARNING: [Synth 8-976] mdo has already been declared [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:42]
CRITICAL WARNING: [Synth 8-2654] second declaration of mdo ignored [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:42]
INFO: [Synth 8-994] mdo is declared here [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:33]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2978.043 ; gain = 37.949
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (1#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_adder' [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_adder' (2#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (3#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'ifid_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ifid_pipeline_register' (4#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:38]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:35]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (5#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'regrt_multiplexer' [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regrt_multiplexer' (6#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (7#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'immediate_extender' [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'immediate_extender' (8#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'idexe_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'idexe_pipeline_register' (9#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_mux' (10#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (11#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'exmem_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'exmem_pipeline_register' (12#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (13#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'memwb_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memwb_pipeline_register' (14#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'wdestReg' does not match port width (5) of module 'memwb_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:132]
INFO: [Synth 8-6157] synthesizing module 'writeback_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'writeback_mux' (15#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (16#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2978.043 ; gain = 37.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2978.043 ; gain = 37.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2978.043 ; gain = 37.949
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2984.797 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2984.797 ; gain = 44.703
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2984.797 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (1#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_adder' [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_adder' (2#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (3#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'ifid_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ifid_pipeline_register' (4#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:38]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:35]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (5#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'regrt_multiplexer' [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regrt_multiplexer' (6#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (7#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'immediate_extender' [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'immediate_extender' (8#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'idexe_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'idexe_pipeline_register' (9#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_mux' (10#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (11#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'exmem_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'exmem_pipeline_register' (12#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (13#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'memwb_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memwb_pipeline_register' (14#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'wdestReg' does not match port width (5) of module 'memwb_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:131]
INFO: [Synth 8-6157] synthesizing module 'writeback_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'writeback_mux' (15#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (16#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2984.797 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2984.797 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2984.797 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 3082.277 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 3082.277 ; gain = 97.480
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory V:/cpu/cpu/cpu.runs/synth_1

launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Apr 24 20:41:33 2022] Launched synth_1...
Run output will be captured here: V:/cpu/cpu/cpu.runs/synth_1/runme.log
[Sun Apr 24 20:41:33 2022] Launched impl_1...
Run output will be captured here: V:/cpu/cpu/cpu.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3082.277 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.150 . Memory (MB): peak = 3083.969 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.152 . Memory (MB): peak = 3083.969 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3083.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (inverted pins: WCLK) (RAMD32(x2)): 4 instances

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
current_design synth_1
current_design rtl_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'V:/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'V:/cpu/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exmem_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_extender
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwb_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regrt_multiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/cpu/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto 0c61ba697d884a8b8f9529095ae3214b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 0c61ba697d884a8b8f9529095ae3214b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'wdestReg' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:103]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'wdestReg' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:131]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.pc_adder
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.ifid_pipeline_register
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.regrt_multiplexer
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.immediate_extender
Compiling module xil_defaultlib.idexe_pipeline_register
Compiling module xil_defaultlib.alu_mux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.exmem_pipeline_register
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.memwb_pipeline_register
Compiling module xil_defaultlib.writeback_mux
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source V:/cpu/cpu/cpu.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 24 20:52:22 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 3117.398 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 3165.297 ; gain = 47.898
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'V:/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'V:/cpu/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exmem_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_extender
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwb_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
ERROR: [VRFC 10-2989] 'memory' is not declared [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:38]
ERROR: [VRFC 10-2989] 'memory' is not declared [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:39]
ERROR: [VRFC 10-2989] 'memory' is not declared [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:40]
ERROR: [VRFC 10-2989] 'memory' is not declared [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:41]
ERROR: [VRFC 10-2989] 'memory' is not declared [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:42]
ERROR: [VRFC 10-2989] 'memory' is not declared [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:43]
ERROR: [VRFC 10-2989] 'memory' is not declared [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:44]
ERROR: [VRFC 10-2989] 'memory' is not declared [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:45]
ERROR: [VRFC 10-2989] 'memory' is not declared [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:46]
ERROR: [VRFC 10-2989] 'memory' is not declared [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:47]
ERROR: [VRFC 10-2865] module 'register_file' ignored due to previous errors [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'V:/cpu/cpu/cpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'V:/cpu/cpu/cpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'V:/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'V:/cpu/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exmem_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_extender
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwb_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
ERROR: [VRFC 10-2989] 'memory' is not declared [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:38]
ERROR: [VRFC 10-2989] 'memory' is not declared [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:39]
ERROR: [VRFC 10-2989] 'memory' is not declared [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:40]
ERROR: [VRFC 10-2989] 'memory' is not declared [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:41]
ERROR: [VRFC 10-2989] 'memory' is not declared [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:42]
ERROR: [VRFC 10-2989] 'memory' is not declared [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:43]
ERROR: [VRFC 10-2989] 'memory' is not declared [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:44]
ERROR: [VRFC 10-2989] 'memory' is not declared [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:45]
ERROR: [VRFC 10-2989] 'memory' is not declared [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:46]
ERROR: [VRFC 10-2989] 'memory' is not declared [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:47]
ERROR: [VRFC 10-2865] module 'register_file' ignored due to previous errors [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'V:/cpu/cpu/cpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'V:/cpu/cpu/cpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3165.746 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
refresh_design
ERROR: [Synth 8-1031] memory is not declared [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:38]
ERROR: [Synth 8-1031] memory is not declared [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:39]
ERROR: [Synth 8-1031] memory is not declared [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:40]
ERROR: [Synth 8-1031] memory is not declared [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:41]
ERROR: [Synth 8-1031] memory is not declared [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:42]
ERROR: [Synth 8-1031] memory is not declared [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:43]
ERROR: [Synth 8-1031] memory is not declared [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:44]
ERROR: [Synth 8-1031] memory is not declared [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:45]
ERROR: [Synth 8-1031] memory is not declared [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:46]
ERROR: [Synth 8-1031] memory is not declared [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:47]
INFO: [Synth 8-2350] module register_file ignored due to previous errors [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
Failed to read verilog 'V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v'
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3208.699 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (1#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_adder' [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_adder' (2#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (3#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'ifid_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ifid_pipeline_register' (4#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:38]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:35]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (5#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'regrt_multiplexer' [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regrt_multiplexer' (6#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (7#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'immediate_extender' [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'immediate_extender' (8#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'idexe_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'idexe_pipeline_register' (9#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_mux' (10#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (11#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'exmem_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'exmem_pipeline_register' (12#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (13#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'memwb_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memwb_pipeline_register' (14#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'wdestReg' does not match port width (5) of module 'memwb_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:131]
INFO: [Synth 8-6157] synthesizing module 'writeback_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'writeback_mux' (15#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (16#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3228.691 ; gain = 19.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3251.504 ; gain = 42.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3251.504 ; gain = 42.805
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 3265.879 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 3265.879 ; gain = 57.180
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'V:/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'V:/cpu/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exmem_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_extender
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwb_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regrt_multiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/cpu/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto 0c61ba697d884a8b8f9529095ae3214b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 0c61ba697d884a8b8f9529095ae3214b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'wdestReg' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:103]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'wdestReg' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:131]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.pc_adder
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.ifid_pipeline_register
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.regrt_multiplexer
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.immediate_extender
Compiling module xil_defaultlib.idexe_pipeline_register
Compiling module xil_defaultlib.alu_mux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.exmem_pipeline_register
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.memwb_pipeline_register
Compiling module xil_defaultlib.writeback_mux
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source V:/cpu/cpu/cpu.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 24 21:07:32 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 3265.879 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 3268.121 ; gain = 2.242
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/datapath/exmem_pipeline_register/mdestReg}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/datapath/memwb_pipeline_register/wwreg}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/datapath/memwb_pipeline_register/wm2reg}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/datapath/memwb_pipeline_register/wdestReg}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/datapath/memwb_pipeline_register/wr}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/datapath/memwb_pipeline_register/wdo}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/datapath/register_file/wdestReg}} {{/testbench/datapath/register_file/wbData}} {{/testbench/datapath/register_file/wwreg}} {{/testbench/datapath/register_file/rs}} {{/testbench/datapath/register_file/rt}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/datapath/memwb_pipeline_register/mwreg}} {{/testbench/datapath/memwb_pipeline_register/mm2reg}} {{/testbench/datapath/memwb_pipeline_register/mdestReg}} {{/testbench/datapath/memwb_pipeline_register/mr}} {{/testbench/datapath/memwb_pipeline_register/mdo}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'V:/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'V:/cpu/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exmem_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_extender
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwb_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regrt_multiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'V:/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/cpu/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto 0c61ba697d884a8b8f9529095ae3214b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 0c61ba697d884a8b8f9529095ae3214b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'wdestReg' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:103]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'wdestReg' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:131]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.pc_adder
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.ifid_pipeline_register
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.regrt_multiplexer
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.immediate_extender
Compiling module xil_defaultlib.idexe_pipeline_register
Compiling module xil_defaultlib.alu_mux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.exmem_pipeline_register
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.memwb_pipeline_register
Compiling module xil_defaultlib.writeback_mux
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source V:/cpu/cpu/cpu.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 24 21:17:01 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 3284.227 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 3284.227 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 3284.227 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'V:/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'V:/cpu/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exmem_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_extender
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwb_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regrt_multiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'V:/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/cpu/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto 0c61ba697d884a8b8f9529095ae3214b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 0c61ba697d884a8b8f9529095ae3214b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.pc_adder
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.ifid_pipeline_register
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.regrt_multiplexer
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.immediate_extender
Compiling module xil_defaultlib.idexe_pipeline_register
Compiling module xil_defaultlib.alu_mux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.exmem_pipeline_register
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.memwb_pipeline_register
Compiling module xil_defaultlib.writeback_mux
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source V:/cpu/cpu/cpu.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 24 21:20:51 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3286.738 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3286.738 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 3286.738 ; gain = 0.000
current_design synth_1
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 4579.613 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4579.613 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory V:/cpu/cpu/cpu.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun Apr 24 21:35:55 2022] Launched synth_1...
Run output will be captured here: V:/cpu/cpu/cpu.runs/synth_1/runme.log
close_design
launch_runs impl_1 -jobs 4
[Sun Apr 24 21:36:46 2022] Launched impl_1...
Run output will be captured here: V:/cpu/cpu/cpu.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4579.613 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (1#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_adder' [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_adder' (2#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (3#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'ifid_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ifid_pipeline_register' (4#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:38]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:35]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (5#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'regrt_multiplexer' [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regrt_multiplexer' (6#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (7#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'immediate_extender' [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'immediate_extender' (8#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'idexe_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'idexe_pipeline_register' (9#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_mux' (10#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (11#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'exmem_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'exmem_pipeline_register' (12#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (13#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'memwb_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memwb_pipeline_register' (14#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'writeback_mux' (15#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (16#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4579.613 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 4579.613 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 4579.613 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.039 . Memory (MB): peak = 4579.613 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 4579.613 ; gain = 0.000
close_design
close_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 4579.613 ; gain = 0.000
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 4579.613 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4579.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

current_design impl_1
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 4579.613 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 4579.613 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 4579.613 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4579.613 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory V:/cpu/cpu/cpu.runs/synth_1

current_design synth_1
close_design
close_design
launch_runs synth_1 -jobs 4
[Sun Apr 24 21:39:42 2022] Launched synth_1...
Run output will be captured here: V:/cpu/cpu/cpu.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Apr 24 21:40:24 2022] Launched impl_1...
Run output will be captured here: V:/cpu/cpu/cpu.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 4579.613 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 4579.613 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 4579.613 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4579.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Apr 24 21:46:36 2022] Launched impl_1...
Run output will be captured here: V:/cpu/cpu/cpu.runs/impl_1/runme.log
set_property SEVERITY
ERROR: [Common 17-163] Missing value for option 'value', please type 'set_property -help' for usage info.
set_property -help
set_property

Description: 
Set property on object(s)

Syntax: 
set_property  [-dict <args>] [-quiet] [-verbose] <name> <value> <objects>...

Usage: 
  Name        Description
  -----------------------
  [-dict]     list of name/value pairs of properties to set
  [-quiet]    Ignore command errors
  [-verbose]  Suspend message limits during command execution
  <name>      Name of property to set. Not valid with -dict option
  <value>     Value of property to set. Not valid with -dict option
  <objects>   Objects to set properties on

Categories: 
Object, PropertyAndParameter, XDC

Description:

  Assigns the defined property <name> and <value> to the specified <objects>.

  This command can be used to define any property on an object in the design.
  Each object has a set of predefined properties that have expected values,
  or a range of values. The set_property command can be used to define the
  values for these properties. To determine the defined set of properties on
  an object, use report_property, list_property, or list_property_values.

  You can also define custom properties for an object, by specifying a unique
  <name> and <value> pair for the object. If an object has custom properties,
  these will also be reported by the report_property and list_property
  commands.

  This command returns nothing if successful, and an error if it fails.

  Note: You can use the get_property command to validate any properties that
  have been set on an object.

Arguments:

  -dict - (Optional) Use this option to specify a dictionary of multiple
  properties (<name> <value> pairs) on an object with a single set_property
  command. Multiple <name> <value> pairs must be enclosed in quotes, "", or
  braces, {}.

    -dict "name1 value1 name2 value2 ... nameN valueN"

  Note: When writing the constraints for a design using either
  save_constraints, save_constraints_as, or write_xdc, the properties
  specified using the -dict option will be written as separate set_property
  commands for each name/value pair. If you don`t want the XDC constraints to
  be expanded in this manner, you can either use the Tcl script driven
  approach in a non-project design, or use a Tcl script as a design source in
  your constraint set. Refer to Vivado Design Suite User Guide: Design Flows
  Overview (UG892) for more information on non-project based design, or refer
  to Vivado Design Suite User Guide: Using Constraints (UG903) for more
  information on using Tcl scripts in constraint sets.

  -quiet - (Optional) Execute the command quietly, returning no messages from
  the command. The command also returns TCL_OK regardless of any errors
  encountered during execution.

  Note: Any errors encountered on the command-line, while launching the
  command, will be returned. Only errors occurring inside the command will be
  trapped.

  -verbose - (Optional) Temporarily override any message limits and return
  all messages from this command.

  Note: Message limits can be defined with the set_msg_config command.

  <name> - (Required) Specifies the name of the property to be assigned to
  the object or objects. The <name> argument is case sensitive and should be
  specified appropriately.

  <value> - (Required) Specifies the value to assign to the <name> on the
  specified object or objects. The value is checked against the property type
  to ensure that the value is valid. If the value is not appropriate for the
  property an error will be returned.

  Note: In some cases the value of a property may include special characters,
  such as the dash character (`-`), which can cause the tool to interpret the
  value as a new argument to the command. In this case, you must use the
  explicit arguments (-name, -value, -objects) instead of the implied
  positional arguments (name, value, objects) as described here. This is
  shown in the Examples section below.

  <objects> - (Required) One or more objects to assign the property to.

Examples:

  Create a user-defined boolean property, TRUTH, for cell objects, and set
  the property on a cell:

    create_property -type bool truth cell  
    set_property truth false [lindex [get_cells] 1]

  Use the -dict option to specify multiple properties at one time on the
  current design:

    set_property -dict "POST_CRC enable POST_CRC_ACTION correct_and_continue" \  
    [current_design]

  The following example sets the TOP property of the current fileset to
  define the top module of the project:

    set_property top fftTop [current_fileset]  
    set_property top_file {C:/Data/sources/fftTop.v} [current_fileset]

  Note: Defining the top module requires the TOP property to be set to the
  desired hierarchical block in the source fileset of the current project. In
  the preceding example TOP is the property name, fftTop is the value, and
  current_fileset is the object. In addition, the TOP_FILE property should be
  defined to point to the data source for the top module.

  This example shows how to set a property value that includes the dash
  character, `-`. The dash can cause the tool to interpret the value as a new
  command argument, rather than part of the value being specified, and will
  cause an error as shown. In this case, you must use the explicit form of
  the positional arguments in the set_property command:

    set_property {XELAB.MORE_OPTIONS} {-pulse_e_style ondetect} \  
       [get_filesets sim_1]  
    ERROR: [Common 17-170] Unknown option `-pulse_e_style ondetect`,   
     please type `set_property -help` for usage info. 
    set_property -name {XELAB.MORE_OPTIONS} -value {-pulse_e_style ondetect}\  
       -objects [get_filesets sim_1]

  The following example sets the internal VREF property value for the
  specified IO Bank:

    set_property internal_vref {0.75} [get_iobanks 0]

  The following example defines a DCI Cascade by setting the DCI_CASCADE
  property for the specified IO Bank:

    set_property DCI_CASCADE {14} [get_iobanks 0 ]

  The following example configures the synth_1 run, setting options for
  Vivado Synthesis 2013, and then launches the synthesis run:

    set_property flow {Vivado Synthesis 2016} \  
       [get_runs synth_1]   
    set_property STEPS.SYNTH_DESIGN.ARGS.GATED_CLOCK_CONVERSION on \  
       [get_runs synth_1]  
    set_property STEPS.SYNTH_DESIGN.ARGS.FSM_EXTRACTION one_hot \  
       [get_runs synth_1]  
    launch_runs synth_1

  This example is the same as the prior example, except that it uses the
  -dict option to set all the properties on the synthesis run in a single
  set_property command:

    set_property -dict [ list flow {Vivado Synthesis 2016} \  
       STEPS.SYNTH_DESIGN.ARGS.GATED_CLOCK_CONVERSION on \  
       STEPS.SYNTH_DESIGN.ARGS.FSM_EXTRACTION \  
       one_hot ] [get_runs synth_1]  
    launch_runs synth_1

See Also:

   *  current_fileset
   *  create_property
   *  create_run
   *  get_cells
   *  get_property
   *  get_runs
   *  launch_runs
   *  list_property
   *  list_property_value
   *  report_property
   *  reset_property
open_hw_manager
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Apr 24 21:49:54 2022] Launched impl_1...
Run output will be captured here: V:/cpu/cpu/cpu.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
ERROR: [Common 17-69] Command failed:  Run'impl_1' is already running and cannot be relaunched.
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: datapath
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4579.613 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (1#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_adder' [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_adder' (2#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (3#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'ifid_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ifid_pipeline_register' (4#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:38]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:35]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (5#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'regrt_multiplexer' [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regrt_multiplexer' (6#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (7#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'immediate_extender' [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'immediate_extender' (8#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'idexe_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'idexe_pipeline_register' (9#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_mux' (10#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (11#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'exmem_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'exmem_pipeline_register' (12#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (13#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'memwb_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memwb_pipeline_register' (14#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'writeback_mux' (15#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (16#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 4579.613 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 4579.613 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 4579.613 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 4579.613 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4579.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 4579.613 ; gain = 0.000
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 4579.613 ; gain = 0.000
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Apr 24 22:01:32 2022] Launched impl_1...
Run output will be captured here: V:/cpu/cpu/cpu.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Apr 24 22:06:14 2022] Launched impl_1...
Run output will be captured here: V:/cpu/cpu/cpu.runs/impl_1/runme.log
current_design impl_1
current_design rtl_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 24 22:28:05 2022...
