{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706026683696 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706026683696 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 23 17:18:03 2024 " "Processing started: Tue Jan 23 17:18:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706026683696 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706026683696 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706026683696 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1706026683944 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1706026683944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/testbench/cpu_xy_register_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/testbench/cpu_xy_register_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_xy_register_tb-testbench " "Found design unit 1: CPU_xy_register_tb-testbench" {  } { { "../testbench/CPU_xy_register_tb.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/testbench/CPU_xy_register_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706026691233 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_xy_register_tb " "Found entity 1: CPU_xy_register_tb" {  } { { "../testbench/CPU_xy_register_tb.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/testbench/CPU_xy_register_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706026691233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706026691233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/testbench/cpu_ac_register_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/testbench/cpu_ac_register_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPUACRegister_tb-testbench " "Found design unit 1: CPUACRegister_tb-testbench" {  } { { "../testbench/CPU_ac_register_tb.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/testbench/CPU_ac_register_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706026691234 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPUACRegister_tb " "Found entity 1: CPUACRegister_tb" {  } { { "../testbench/CPU_ac_register_tb.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/testbench/CPU_ac_register_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706026691234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706026691234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_xy_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_xy_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_xy_register-Behavioral " "Found design unit 1: CPU_xy_register-Behavioral" {  } { { "../CPU_xy_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_xy_register.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706026691235 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_xy_register " "Found entity 1: CPU_xy_register" {  } { { "../CPU_xy_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_xy_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706026691235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706026691235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_stack_pointer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_stack_pointer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_stack_pointer-Behavioral " "Found design unit 1: CPU_stack_pointer-Behavioral" {  } { { "../CPU_stack_pointer.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_stack_pointer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706026691236 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_stack_pointer " "Found entity 1: CPU_stack_pointer" {  } { { "../CPU_stack_pointer.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_stack_pointer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706026691236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706026691236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_random_control_logic_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_random_control_logic_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_random_control_logic_test-Dataflow " "Found design unit 1: CPU_random_control_logic_test-Dataflow" {  } { { "../CPU_random_control_logic_test.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_random_control_logic_test.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706026691238 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_random_control_logic_test " "Found entity 1: CPU_random_control_logic_test" {  } { { "../CPU_random_control_logic_test.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_random_control_logic_test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706026691238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706026691238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_program_counter_low.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_program_counter_low.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_program_counter_low-Behavioral " "Found design unit 1: CPU_program_counter_low-Behavioral" {  } { { "../CPU_program_counter_low.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_program_counter_low.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706026691239 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_program_counter_low " "Found entity 1: CPU_program_counter_low" {  } { { "../CPU_program_counter_low.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_program_counter_low.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706026691239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706026691239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_program_counter_high.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_program_counter_high.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_program_counter_high-Behavioral " "Found design unit 1: CPU_program_counter_high-Behavioral" {  } { { "../CPU_program_counter_high.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_program_counter_high.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706026691240 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_program_counter_high " "Found entity 1: CPU_program_counter_high" {  } { { "../CPU_program_counter_high.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_program_counter_high.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706026691240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706026691240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_p_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_p_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_p_register-Behavioral " "Found design unit 1: CPU_p_register-Behavioral" {  } { { "../CPU_p_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_p_register.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706026691241 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_p_register " "Found entity 1: CPU_p_register" {  } { { "../CPU_p_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_p_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706026691241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706026691241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_input_data_latch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_input_data_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_input_data_latch-Behavioral " "Found design unit 1: CPU_input_data_latch-Behavioral" {  } { { "../CPU_input_data_latch.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_input_data_latch.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706026691242 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_input_data_latch " "Found entity 1: CPU_input_data_latch" {  } { { "../CPU_input_data_latch.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_input_data_latch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706026691242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706026691242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_data_output_register_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_data_output_register_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_data_output_register_buffer-Behavioral " "Found design unit 1: CPU_data_output_register_buffer-Behavioral" {  } { { "../CPU_data_output_register_buffer.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_data_output_register_buffer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706026691243 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_data_output_register_buffer " "Found entity 1: CPU_data_output_register_buffer" {  } { { "../CPU_data_output_register_buffer.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_data_output_register_buffer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706026691243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706026691243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_clock_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_clock_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_clock_generator-Behavioral " "Found design unit 1: CPU_clock_generator-Behavioral" {  } { { "../CPU_clock_generator.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_clock_generator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706026691244 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_clock_generator " "Found entity 1: CPU_clock_generator" {  } { { "../CPU_clock_generator.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_clock_generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706026691244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706026691244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_b_input_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_b_input_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_b_input_register-Behavioral " "Found design unit 1: CPU_b_input_register-Behavioral" {  } { { "../CPU_b_input_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_b_input_register.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706026691245 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_b_input_register " "Found entity 1: CPU_b_input_register" {  } { { "../CPU_b_input_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_b_input_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706026691245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706026691245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_ALU-Behavioral " "Found design unit 1: CPU_ALU-Behavioral" {  } { { "../CPU_ALU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_ALU.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706026691247 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_ALU " "Found entity 1: CPU_ALU" {  } { { "../CPU_ALU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706026691247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706026691247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_address_bus_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_address_bus_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_address_bus_register-Behavioral " "Found design unit 1: CPU_address_bus_register-Behavioral" {  } { { "../CPU_address_bus_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_address_bus_register.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706026691248 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_address_bus_register " "Found entity 1: CPU_address_bus_register" {  } { { "../CPU_address_bus_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_address_bus_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706026691248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706026691248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_adder_hold_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_adder_hold_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_adder_hold_register-Behavioral " "Found design unit 1: CPU_adder_hold_register-Behavioral" {  } { { "../CPU_adder_hold_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_adder_hold_register.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706026691249 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_adder_hold_register " "Found entity 1: CPU_adder_hold_register" {  } { { "../CPU_adder_hold_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_adder_hold_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706026691249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706026691249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_ac_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_ac_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_ac_register-Behavioral " "Found design unit 1: CPU_ac_register-Behavioral" {  } { { "../CPU_ac_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_ac_register.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706026691250 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_ac_register " "Found entity 1: CPU_ac_register" {  } { { "../CPU_ac_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_ac_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706026691250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706026691250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_a_input_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_a_input_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_a_input_register-Behavioral " "Found design unit 1: CPU_a_input_register-Behavioral" {  } { { "../CPU_a_input_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_a_input_register.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706026691251 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_a_input_register " "Found entity 1: CPU_a_input_register" {  } { { "../CPU_a_input_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_a_input_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706026691251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706026691251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-Behavioral " "Found design unit 1: CPU-Behavioral" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706026691252 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706026691252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706026691252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/testbench/cpu_clock_generator_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/testbench/cpu_clock_generator_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_clock_generator_tb-testbench " "Found design unit 1: CPU_clock_generator_tb-testbench" {  } { { "../testbench/CPU_clock_generator_tb.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/testbench/CPU_clock_generator_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706026691253 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_clock_generator_tb " "Found entity 1: CPU_clock_generator_tb" {  } { { "../testbench/CPU_clock_generator_tb.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/testbench/CPU_clock_generator_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706026691253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706026691253 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "b_phi1 CPU_clock_generator_tb.vhd(47) " "VHDL error at CPU_clock_generator_tb.vhd(47): object \"b_phi1\" is used but not declared" {  } { { "../testbench/CPU_clock_generator_tb.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/testbench/CPU_clock_generator_tb.vhd" 47 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1706026691256 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706026691327 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan 23 17:18:11 2024 " "Processing ended: Tue Jan 23 17:18:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706026691327 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706026691327 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706026691327 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706026691327 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706026691913 ""}
