timescale 1ns / 1ps



module OneReg(input clk,input S,input sh,input [31:0] in,input rst, output reg[31:0] Q );
 wire [1:0] Sl;
 assign  SL= {S,sh};
 wire[31:0] out; 
genvar i;  
generate 
for (i=0;i<=31;i=i+1)
begin
    onebitReg mod1 (in[i],S,clk,rst,out[i]);
    end 
   endgenerate 


 always @(*)
 begin
 case(SL)
 2'b01: Q={1'b0,Q[31:1]};
 default: Q=out;
 endcase
 end
endmodule