Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 22 16:22:52 2024
| Host         : Brandons-XPS-15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Pong_timing_summary_routed.rpt -pb Pong_timing_summary_routed.pb -rpx Pong_timing_summary_routed.rpx -warn_on_violation
| Design       : Pong
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.173        0.000                      0                  394        0.188        0.000                      0                  394        3.000        0.000                       0                   163  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                  ------------       ----------      --------------
datapath/video/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0                   {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0                   {0.000 20.000}     40.000          25.000          
sys_clk_pin                            {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
datapath/video/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                        34.160        0.000                      0                   60        0.222        0.000                      0                   60       19.363        0.000                       0                    22  
  clkfbout_clk_wiz_0                                                                                                                                                                    37.845        0.000                       0                     3  
sys_clk_pin                                  5.173        0.000                      0                  334        0.188        0.000                      0                  334        4.500        0.000                       0                   137  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  datapath/video/clk_wiz_0/inst/clk_in1
  To Clock:  datapath/video/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         datapath/video/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { datapath/video/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.160ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.160ns  (required time - arrival time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 1.185ns (24.515%)  route 3.649ns (75.485%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 41.376 - 39.725 ) 
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         2.106     2.106    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.770     1.770    datapath/video/vga/Column_Counter/CLK
    SLICE_X11Y110        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y110        FDRE (Prop_fdre_C_Q)         0.456     2.226 r  datapath/video/vga/Column_Counter/processQ_reg[3]/Q
                         net (fo=13, routed)          1.165     3.391    datapath/video/vga/Column_Counter/column_s[3]
    SLICE_X11Y110        LUT5 (Prop_lut5_I3_O)        0.154     3.545 r  datapath/video/vga/Column_Counter/processQ[9]_i_5__0/O
                         net (fo=6, routed)           0.700     4.246    datapath/video/vga/Column_Counter/processQ[9]_i_5__0_n_0
    SLICE_X10Y110        LUT6 (Prop_lut6_I2_O)        0.327     4.573 r  datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.972     5.544    datapath/video/vga/Row_Counter/processQ_reg[0]_1
    SLICE_X10Y108        LUT5 (Prop_lut5_I0_O)        0.124     5.668 r  datapath/video/vga/Row_Counter/processQ[9]_i_6/O
                         net (fo=1, routed)           0.286     5.955    datapath/video/vga/Row_Counter/processQ[9]_i_6_n_0
    SLICE_X10Y108        LUT6 (Prop_lut6_I4_O)        0.124     6.079 r  datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.525     6.604    datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X8Y107         FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.972    41.697    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.060 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.634    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.651    41.376    datapath/video/vga/Row_Counter/CLK
    SLICE_X8Y107         FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[0]/C
                         clock pessimism              0.075    41.451    
                         clock uncertainty           -0.164    41.288    
    SLICE_X8Y107         FDRE (Setup_fdre_C_R)       -0.524    40.764    datapath/video/vga/Row_Counter/processQ_reg[0]
  -------------------------------------------------------------------
                         required time                         40.764    
                         arrival time                          -6.604    
  -------------------------------------------------------------------
                         slack                                 34.160    

Slack (MET) :             34.160ns  (required time - arrival time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 1.185ns (24.515%)  route 3.649ns (75.485%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 41.376 - 39.725 ) 
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         2.106     2.106    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.770     1.770    datapath/video/vga/Column_Counter/CLK
    SLICE_X11Y110        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y110        FDRE (Prop_fdre_C_Q)         0.456     2.226 r  datapath/video/vga/Column_Counter/processQ_reg[3]/Q
                         net (fo=13, routed)          1.165     3.391    datapath/video/vga/Column_Counter/column_s[3]
    SLICE_X11Y110        LUT5 (Prop_lut5_I3_O)        0.154     3.545 r  datapath/video/vga/Column_Counter/processQ[9]_i_5__0/O
                         net (fo=6, routed)           0.700     4.246    datapath/video/vga/Column_Counter/processQ[9]_i_5__0_n_0
    SLICE_X10Y110        LUT6 (Prop_lut6_I2_O)        0.327     4.573 r  datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.972     5.544    datapath/video/vga/Row_Counter/processQ_reg[0]_1
    SLICE_X10Y108        LUT5 (Prop_lut5_I0_O)        0.124     5.668 r  datapath/video/vga/Row_Counter/processQ[9]_i_6/O
                         net (fo=1, routed)           0.286     5.955    datapath/video/vga/Row_Counter/processQ[9]_i_6_n_0
    SLICE_X10Y108        LUT6 (Prop_lut6_I4_O)        0.124     6.079 r  datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.525     6.604    datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X8Y107         FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.972    41.697    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.060 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.634    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.651    41.376    datapath/video/vga/Row_Counter/CLK
    SLICE_X8Y107         FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[8]/C
                         clock pessimism              0.075    41.451    
                         clock uncertainty           -0.164    41.288    
    SLICE_X8Y107         FDRE (Setup_fdre_C_R)       -0.524    40.764    datapath/video/vga/Row_Counter/processQ_reg[8]
  -------------------------------------------------------------------
                         required time                         40.764    
                         arrival time                          -6.604    
  -------------------------------------------------------------------
                         slack                                 34.160    

Slack (MET) :             34.160ns  (required time - arrival time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 1.185ns (24.515%)  route 3.649ns (75.485%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 41.376 - 39.725 ) 
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         2.106     2.106    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.770     1.770    datapath/video/vga/Column_Counter/CLK
    SLICE_X11Y110        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y110        FDRE (Prop_fdre_C_Q)         0.456     2.226 r  datapath/video/vga/Column_Counter/processQ_reg[3]/Q
                         net (fo=13, routed)          1.165     3.391    datapath/video/vga/Column_Counter/column_s[3]
    SLICE_X11Y110        LUT5 (Prop_lut5_I3_O)        0.154     3.545 r  datapath/video/vga/Column_Counter/processQ[9]_i_5__0/O
                         net (fo=6, routed)           0.700     4.246    datapath/video/vga/Column_Counter/processQ[9]_i_5__0_n_0
    SLICE_X10Y110        LUT6 (Prop_lut6_I2_O)        0.327     4.573 r  datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.972     5.544    datapath/video/vga/Row_Counter/processQ_reg[0]_1
    SLICE_X10Y108        LUT5 (Prop_lut5_I0_O)        0.124     5.668 r  datapath/video/vga/Row_Counter/processQ[9]_i_6/O
                         net (fo=1, routed)           0.286     5.955    datapath/video/vga/Row_Counter/processQ[9]_i_6_n_0
    SLICE_X10Y108        LUT6 (Prop_lut6_I4_O)        0.124     6.079 r  datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.525     6.604    datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X8Y107         FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.972    41.697    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.060 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.634    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.651    41.376    datapath/video/vga/Row_Counter/CLK
    SLICE_X8Y107         FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[9]/C
                         clock pessimism              0.075    41.451    
                         clock uncertainty           -0.164    41.288    
    SLICE_X8Y107         FDRE (Setup_fdre_C_R)       -0.524    40.764    datapath/video/vga/Row_Counter/processQ_reg[9]
  -------------------------------------------------------------------
                         required time                         40.764    
                         arrival time                          -6.604    
  -------------------------------------------------------------------
                         slack                                 34.160    

Slack (MET) :             34.307ns  (required time - arrival time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 1.185ns (25.286%)  route 3.501ns (74.714%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 41.376 - 39.725 ) 
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         2.106     2.106    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.770     1.770    datapath/video/vga/Column_Counter/CLK
    SLICE_X11Y110        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y110        FDRE (Prop_fdre_C_Q)         0.456     2.226 r  datapath/video/vga/Column_Counter/processQ_reg[3]/Q
                         net (fo=13, routed)          1.165     3.391    datapath/video/vga/Column_Counter/column_s[3]
    SLICE_X11Y110        LUT5 (Prop_lut5_I3_O)        0.154     3.545 r  datapath/video/vga/Column_Counter/processQ[9]_i_5__0/O
                         net (fo=6, routed)           0.700     4.246    datapath/video/vga/Column_Counter/processQ[9]_i_5__0_n_0
    SLICE_X10Y110        LUT6 (Prop_lut6_I2_O)        0.327     4.573 r  datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.972     5.544    datapath/video/vga/Row_Counter/processQ_reg[0]_1
    SLICE_X10Y108        LUT5 (Prop_lut5_I0_O)        0.124     5.668 r  datapath/video/vga/Row_Counter/processQ[9]_i_6/O
                         net (fo=1, routed)           0.286     5.955    datapath/video/vga/Row_Counter/processQ[9]_i_6_n_0
    SLICE_X10Y108        LUT6 (Prop_lut6_I4_O)        0.124     6.079 r  datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.378     6.457    datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X8Y108         FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.972    41.697    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.060 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.634    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.651    41.376    datapath/video/vga/Row_Counter/CLK
    SLICE_X8Y108         FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[7]/C
                         clock pessimism              0.075    41.451    
                         clock uncertainty           -0.164    41.288    
    SLICE_X8Y108         FDRE (Setup_fdre_C_R)       -0.524    40.764    datapath/video/vga/Row_Counter/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                         40.764    
                         arrival time                          -6.457    
  -------------------------------------------------------------------
                         slack                                 34.307    

Slack (MET) :             34.340ns  (required time - arrival time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.185ns (25.382%)  route 3.484ns (74.618%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 41.377 - 39.725 ) 
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         2.106     2.106    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.770     1.770    datapath/video/vga/Column_Counter/CLK
    SLICE_X11Y110        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y110        FDRE (Prop_fdre_C_Q)         0.456     2.226 r  datapath/video/vga/Column_Counter/processQ_reg[3]/Q
                         net (fo=13, routed)          1.165     3.391    datapath/video/vga/Column_Counter/column_s[3]
    SLICE_X11Y110        LUT5 (Prop_lut5_I3_O)        0.154     3.545 r  datapath/video/vga/Column_Counter/processQ[9]_i_5__0/O
                         net (fo=6, routed)           0.700     4.246    datapath/video/vga/Column_Counter/processQ[9]_i_5__0_n_0
    SLICE_X10Y110        LUT6 (Prop_lut6_I2_O)        0.327     4.573 r  datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.972     5.544    datapath/video/vga/Row_Counter/processQ_reg[0]_1
    SLICE_X10Y108        LUT5 (Prop_lut5_I0_O)        0.124     5.668 r  datapath/video/vga/Row_Counter/processQ[9]_i_6/O
                         net (fo=1, routed)           0.286     5.955    datapath/video/vga/Row_Counter/processQ[9]_i_6_n_0
    SLICE_X10Y108        LUT6 (Prop_lut6_I4_O)        0.124     6.079 r  datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.360     6.439    datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X10Y107        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.972    41.697    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.060 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.634    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.652    41.377    datapath/video/vga/Row_Counter/CLK
    SLICE_X10Y107        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[1]/C
                         clock pessimism              0.089    41.466    
                         clock uncertainty           -0.164    41.303    
    SLICE_X10Y107        FDRE (Setup_fdre_C_R)       -0.524    40.779    datapath/video/vga/Row_Counter/processQ_reg[1]
  -------------------------------------------------------------------
                         required time                         40.779    
                         arrival time                          -6.439    
  -------------------------------------------------------------------
                         slack                                 34.340    

Slack (MET) :             34.340ns  (required time - arrival time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.185ns (25.382%)  route 3.484ns (74.618%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 41.377 - 39.725 ) 
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         2.106     2.106    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.770     1.770    datapath/video/vga/Column_Counter/CLK
    SLICE_X11Y110        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y110        FDRE (Prop_fdre_C_Q)         0.456     2.226 r  datapath/video/vga/Column_Counter/processQ_reg[3]/Q
                         net (fo=13, routed)          1.165     3.391    datapath/video/vga/Column_Counter/column_s[3]
    SLICE_X11Y110        LUT5 (Prop_lut5_I3_O)        0.154     3.545 r  datapath/video/vga/Column_Counter/processQ[9]_i_5__0/O
                         net (fo=6, routed)           0.700     4.246    datapath/video/vga/Column_Counter/processQ[9]_i_5__0_n_0
    SLICE_X10Y110        LUT6 (Prop_lut6_I2_O)        0.327     4.573 r  datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.972     5.544    datapath/video/vga/Row_Counter/processQ_reg[0]_1
    SLICE_X10Y108        LUT5 (Prop_lut5_I0_O)        0.124     5.668 r  datapath/video/vga/Row_Counter/processQ[9]_i_6/O
                         net (fo=1, routed)           0.286     5.955    datapath/video/vga/Row_Counter/processQ[9]_i_6_n_0
    SLICE_X10Y108        LUT6 (Prop_lut6_I4_O)        0.124     6.079 r  datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.360     6.439    datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X10Y107        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.972    41.697    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.060 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.634    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.652    41.377    datapath/video/vga/Row_Counter/CLK
    SLICE_X10Y107        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[6]/C
                         clock pessimism              0.089    41.466    
                         clock uncertainty           -0.164    41.303    
    SLICE_X10Y107        FDRE (Setup_fdre_C_R)       -0.524    40.779    datapath/video/vga/Row_Counter/processQ_reg[6]
  -------------------------------------------------------------------
                         required time                         40.779    
                         arrival time                          -6.439    
  -------------------------------------------------------------------
                         slack                                 34.340    

Slack (MET) :             34.402ns  (required time - arrival time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 1.185ns (25.286%)  route 3.501ns (74.714%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 41.376 - 39.725 ) 
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         2.106     2.106    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.770     1.770    datapath/video/vga/Column_Counter/CLK
    SLICE_X11Y110        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y110        FDRE (Prop_fdre_C_Q)         0.456     2.226 r  datapath/video/vga/Column_Counter/processQ_reg[3]/Q
                         net (fo=13, routed)          1.165     3.391    datapath/video/vga/Column_Counter/column_s[3]
    SLICE_X11Y110        LUT5 (Prop_lut5_I3_O)        0.154     3.545 r  datapath/video/vga/Column_Counter/processQ[9]_i_5__0/O
                         net (fo=6, routed)           0.700     4.246    datapath/video/vga/Column_Counter/processQ[9]_i_5__0_n_0
    SLICE_X10Y110        LUT6 (Prop_lut6_I2_O)        0.327     4.573 r  datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.972     5.544    datapath/video/vga/Row_Counter/processQ_reg[0]_1
    SLICE_X10Y108        LUT5 (Prop_lut5_I0_O)        0.124     5.668 r  datapath/video/vga/Row_Counter/processQ[9]_i_6/O
                         net (fo=1, routed)           0.286     5.955    datapath/video/vga/Row_Counter/processQ[9]_i_6_n_0
    SLICE_X10Y108        LUT6 (Prop_lut6_I4_O)        0.124     6.079 r  datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.378     6.457    datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X9Y108         FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.972    41.697    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.060 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.634    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.651    41.376    datapath/video/vga/Row_Counter/CLK
    SLICE_X9Y108         FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[2]/C
                         clock pessimism              0.075    41.451    
                         clock uncertainty           -0.164    41.288    
    SLICE_X9Y108         FDRE (Setup_fdre_C_R)       -0.429    40.859    datapath/video/vga/Row_Counter/processQ_reg[2]
  -------------------------------------------------------------------
                         required time                         40.859    
                         arrival time                          -6.457    
  -------------------------------------------------------------------
                         slack                                 34.402    

Slack (MET) :             34.402ns  (required time - arrival time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 1.185ns (25.286%)  route 3.501ns (74.714%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 41.376 - 39.725 ) 
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         2.106     2.106    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.770     1.770    datapath/video/vga/Column_Counter/CLK
    SLICE_X11Y110        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y110        FDRE (Prop_fdre_C_Q)         0.456     2.226 r  datapath/video/vga/Column_Counter/processQ_reg[3]/Q
                         net (fo=13, routed)          1.165     3.391    datapath/video/vga/Column_Counter/column_s[3]
    SLICE_X11Y110        LUT5 (Prop_lut5_I3_O)        0.154     3.545 r  datapath/video/vga/Column_Counter/processQ[9]_i_5__0/O
                         net (fo=6, routed)           0.700     4.246    datapath/video/vga/Column_Counter/processQ[9]_i_5__0_n_0
    SLICE_X10Y110        LUT6 (Prop_lut6_I2_O)        0.327     4.573 r  datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.972     5.544    datapath/video/vga/Row_Counter/processQ_reg[0]_1
    SLICE_X10Y108        LUT5 (Prop_lut5_I0_O)        0.124     5.668 r  datapath/video/vga/Row_Counter/processQ[9]_i_6/O
                         net (fo=1, routed)           0.286     5.955    datapath/video/vga/Row_Counter/processQ[9]_i_6_n_0
    SLICE_X10Y108        LUT6 (Prop_lut6_I4_O)        0.124     6.079 r  datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.378     6.457    datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X9Y108         FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.972    41.697    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.060 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.634    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.651    41.376    datapath/video/vga/Row_Counter/CLK
    SLICE_X9Y108         FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[3]/C
                         clock pessimism              0.075    41.451    
                         clock uncertainty           -0.164    41.288    
    SLICE_X9Y108         FDRE (Setup_fdre_C_R)       -0.429    40.859    datapath/video/vga/Row_Counter/processQ_reg[3]
  -------------------------------------------------------------------
                         required time                         40.859    
                         arrival time                          -6.457    
  -------------------------------------------------------------------
                         slack                                 34.402    

Slack (MET) :             34.402ns  (required time - arrival time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 1.185ns (25.286%)  route 3.501ns (74.714%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 41.376 - 39.725 ) 
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         2.106     2.106    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.770     1.770    datapath/video/vga/Column_Counter/CLK
    SLICE_X11Y110        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y110        FDRE (Prop_fdre_C_Q)         0.456     2.226 r  datapath/video/vga/Column_Counter/processQ_reg[3]/Q
                         net (fo=13, routed)          1.165     3.391    datapath/video/vga/Column_Counter/column_s[3]
    SLICE_X11Y110        LUT5 (Prop_lut5_I3_O)        0.154     3.545 r  datapath/video/vga/Column_Counter/processQ[9]_i_5__0/O
                         net (fo=6, routed)           0.700     4.246    datapath/video/vga/Column_Counter/processQ[9]_i_5__0_n_0
    SLICE_X10Y110        LUT6 (Prop_lut6_I2_O)        0.327     4.573 r  datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.972     5.544    datapath/video/vga/Row_Counter/processQ_reg[0]_1
    SLICE_X10Y108        LUT5 (Prop_lut5_I0_O)        0.124     5.668 r  datapath/video/vga/Row_Counter/processQ[9]_i_6/O
                         net (fo=1, routed)           0.286     5.955    datapath/video/vga/Row_Counter/processQ[9]_i_6_n_0
    SLICE_X10Y108        LUT6 (Prop_lut6_I4_O)        0.124     6.079 r  datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.378     6.457    datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X9Y108         FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.972    41.697    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.060 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.634    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.651    41.376    datapath/video/vga/Row_Counter/CLK
    SLICE_X9Y108         FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[4]/C
                         clock pessimism              0.075    41.451    
                         clock uncertainty           -0.164    41.288    
    SLICE_X9Y108         FDRE (Setup_fdre_C_R)       -0.429    40.859    datapath/video/vga/Row_Counter/processQ_reg[4]
  -------------------------------------------------------------------
                         required time                         40.859    
                         arrival time                          -6.457    
  -------------------------------------------------------------------
                         slack                                 34.402    

Slack (MET) :             34.402ns  (required time - arrival time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 1.185ns (25.286%)  route 3.501ns (74.714%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 41.376 - 39.725 ) 
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         2.106     2.106    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.770     1.770    datapath/video/vga/Column_Counter/CLK
    SLICE_X11Y110        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y110        FDRE (Prop_fdre_C_Q)         0.456     2.226 r  datapath/video/vga/Column_Counter/processQ_reg[3]/Q
                         net (fo=13, routed)          1.165     3.391    datapath/video/vga/Column_Counter/column_s[3]
    SLICE_X11Y110        LUT5 (Prop_lut5_I3_O)        0.154     3.545 r  datapath/video/vga/Column_Counter/processQ[9]_i_5__0/O
                         net (fo=6, routed)           0.700     4.246    datapath/video/vga/Column_Counter/processQ[9]_i_5__0_n_0
    SLICE_X10Y110        LUT6 (Prop_lut6_I2_O)        0.327     4.573 r  datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           0.972     5.544    datapath/video/vga/Row_Counter/processQ_reg[0]_1
    SLICE_X10Y108        LUT5 (Prop_lut5_I0_O)        0.124     5.668 r  datapath/video/vga/Row_Counter/processQ[9]_i_6/O
                         net (fo=1, routed)           0.286     5.955    datapath/video/vga/Row_Counter/processQ[9]_i_6_n_0
    SLICE_X10Y108        LUT6 (Prop_lut6_I4_O)        0.124     6.079 r  datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.378     6.457    datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X9Y108         FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.972    41.697    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.060 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.634    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.651    41.376    datapath/video/vga/Row_Counter/CLK
    SLICE_X9Y108         FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[5]/C
                         clock pessimism              0.075    41.451    
                         clock uncertainty           -0.164    41.288    
    SLICE_X9Y108         FDRE (Setup_fdre_C_R)       -0.429    40.859    datapath/video/vga/Row_Counter/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                         40.859    
                         arrival time                          -6.457    
  -------------------------------------------------------------------
                         slack                                 34.402    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 datapath/video/vga/Row_Counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.810%)  route 0.172ns (45.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.745     0.745    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.626     0.626    datapath/video/vga/Row_Counter/CLK
    SLICE_X10Y107        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y107        FDRE (Prop_fdre_C_Q)         0.164     0.790 r  datapath/video/vga/Row_Counter/processQ_reg[6]/Q
                         net (fo=20, routed)          0.172     0.962    datapath/video/vga/Row_Counter/row_s[6]
    SLICE_X8Y107         LUT6 (Prop_lut6_I4_O)        0.045     1.007 r  datapath/video/vga/Row_Counter/processQ[9]_i_3/O
                         net (fo=1, routed)           0.000     1.007    datapath/video/vga/Row_Counter/p_0_in[9]
    SLICE_X8Y107         FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.022     1.022    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.898     0.898    datapath/video/vga/Row_Counter/CLK
    SLICE_X8Y107         FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[9]/C
                         clock pessimism             -0.234     0.664    
    SLICE_X8Y107         FDRE (Hold_fdre_C_D)         0.121     0.785    datapath/video/vga/Row_Counter/processQ_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Column_Counter/processQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.991%)  route 0.146ns (44.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.745     0.745    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.626     0.626    datapath/video/vga/Column_Counter/CLK
    SLICE_X9Y109         FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.141     0.767 r  datapath/video/vga/Column_Counter/processQ_reg[5]/Q
                         net (fo=16, routed)          0.146     0.913    datapath/video/vga/Column_Counter/column_s[5]
    SLICE_X9Y109         LUT6 (Prop_lut6_I0_O)        0.045     0.958 r  datapath/video/vga/Column_Counter/processQ[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.958    datapath/video/vga/Column_Counter/p_0_in__0[5]
    SLICE_X9Y109         FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.022     1.022    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.898     0.898    datapath/video/vga/Column_Counter/CLK
    SLICE_X9Y109         FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[5]/C
                         clock pessimism             -0.272     0.626    
    SLICE_X9Y109         FDRE (Hold_fdre_C_D)         0.092     0.718    datapath/video/vga/Column_Counter/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Column_Counter/processQ_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.207ns (48.277%)  route 0.222ns (51.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.745     0.745    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.625     0.625    datapath/video/vga/Column_Counter/CLK
    SLICE_X10Y111        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.164     0.789 r  datapath/video/vga/Column_Counter/processQ_reg[7]/Q
                         net (fo=13, routed)          0.222     1.010    datapath/video/vga/Column_Counter/column_s[7]
    SLICE_X10Y111        LUT5 (Prop_lut5_I1_O)        0.043     1.053 r  datapath/video/vga/Column_Counter/processQ[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.053    datapath/video/vga/Column_Counter/p_0_in__0[8]
    SLICE_X10Y111        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.022     1.022    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.897     0.897    datapath/video/vga/Column_Counter/CLK
    SLICE_X10Y111        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[8]/C
                         clock pessimism             -0.272     0.625    
    SLICE_X10Y111        FDRE (Hold_fdre_C_D)         0.131     0.756    datapath/video/vga/Column_Counter/processQ_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 datapath/video/vga/Row_Counter/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.614%)  route 0.205ns (52.386%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.745     0.745    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.626     0.626    datapath/video/vga/Row_Counter/CLK
    SLICE_X9Y108         FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDRE (Prop_fdre_C_Q)         0.141     0.767 r  datapath/video/vga/Row_Counter/processQ_reg[5]/Q
                         net (fo=19, routed)          0.205     0.971    datapath/video/vga/Row_Counter/row_s[5]
    SLICE_X9Y108         LUT6 (Prop_lut6_I0_O)        0.045     1.016 r  datapath/video/vga/Row_Counter/processQ[5]_i_1/O
                         net (fo=1, routed)           0.000     1.016    datapath/video/vga/Row_Counter/p_0_in[5]
    SLICE_X9Y108         FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.022     1.022    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.898     0.898    datapath/video/vga/Row_Counter/CLK
    SLICE_X9Y108         FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[5]/C
                         clock pessimism             -0.272     0.626    
    SLICE_X9Y108         FDRE (Hold_fdre_C_D)         0.092     0.718    datapath/video/vga/Row_Counter/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 datapath/video/vga/Row_Counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.209ns (45.151%)  route 0.254ns (54.849%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.745     0.745    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.626     0.626    datapath/video/vga/Row_Counter/CLK
    SLICE_X8Y107         FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.164     0.790 r  datapath/video/vga/Row_Counter/processQ_reg[0]/Q
                         net (fo=23, routed)          0.254     1.043    datapath/video/vga/Row_Counter/Q[0]
    SLICE_X10Y107        LUT2 (Prop_lut2_I0_O)        0.045     1.088 r  datapath/video/vga/Row_Counter/processQ[1]_i_1__0/O
                         net (fo=2, routed)           0.000     1.088    datapath/video/vga/Row_Counter/p_0_in[1]
    SLICE_X10Y107        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.022     1.022    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.898     0.898    datapath/video/vga/Row_Counter/CLK
    SLICE_X10Y107        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[1]/C
                         clock pessimism             -0.234     0.664    
    SLICE_X10Y107        FDRE (Hold_fdre_C_D)         0.120     0.784    datapath/video/vga/Row_Counter/processQ_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.784    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Column_Counter/processQ_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.365%)  route 0.191ns (50.635%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.745     0.745    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.625     0.625    datapath/video/vga/Column_Counter/CLK
    SLICE_X9Y110         FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y110         FDRE (Prop_fdre_C_Q)         0.141     0.766 r  datapath/video/vga/Column_Counter/processQ_reg[1]/Q
                         net (fo=17, routed)          0.135     0.900    datapath/video/vga/Column_Counter/Q[0]
    SLICE_X8Y110         LUT2 (Prop_lut2_I0_O)        0.045     0.945 r  datapath/video/vga/Column_Counter/processQ[1]_i_1/O
                         net (fo=1, routed)           0.056     1.001    datapath/video/vga/Column_Counter/p_0_in__0[1]
    SLICE_X9Y110         FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.022     1.022    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.897     0.897    datapath/video/vga/Column_Counter/CLK
    SLICE_X9Y110         FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[1]/C
                         clock pessimism             -0.272     0.625    
    SLICE_X9Y110         FDRE (Hold_fdre_C_D)         0.070     0.695    datapath/video/vga/Column_Counter/processQ_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Column_Counter/processQ_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.410%)  route 0.215ns (53.590%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.745     0.745    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.626     0.626    datapath/video/vga/Column_Counter/CLK
    SLICE_X9Y109         FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.141     0.767 f  datapath/video/vga/Column_Counter/processQ_reg[0]/Q
                         net (fo=17, routed)          0.215     0.981    datapath/video/vga/Column_Counter/column_s[0]
    SLICE_X9Y109         LUT1 (Prop_lut1_I0_O)        0.045     1.026 r  datapath/video/vga/Column_Counter/processQ[0]_i_1/O
                         net (fo=1, routed)           0.000     1.026    datapath/video/vga/Column_Counter/p_0_in__0[0]
    SLICE_X9Y109         FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.022     1.022    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.898     0.898    datapath/video/vga/Column_Counter/CLK
    SLICE_X9Y109         FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[0]/C
                         clock pessimism             -0.272     0.626    
    SLICE_X9Y109         FDRE (Hold_fdre_C_D)         0.091     0.717    datapath/video/vga/Column_Counter/processQ_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           1.026    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Column_Counter/processQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.209ns (48.517%)  route 0.222ns (51.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.745     0.745    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.625     0.625    datapath/video/vga/Column_Counter/CLK
    SLICE_X10Y111        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.164     0.789 r  datapath/video/vga/Column_Counter/processQ_reg[7]/Q
                         net (fo=13, routed)          0.222     1.010    datapath/video/vga/Column_Counter/column_s[7]
    SLICE_X10Y111        LUT6 (Prop_lut6_I4_O)        0.045     1.055 r  datapath/video/vga/Column_Counter/processQ[9]_i_3__0/O
                         net (fo=1, routed)           0.000     1.055    datapath/video/vga/Column_Counter/p_0_in__0[9]
    SLICE_X10Y111        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.022     1.022    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.897     0.897    datapath/video/vga/Column_Counter/CLK
    SLICE_X10Y111        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[9]/C
                         clock pessimism             -0.272     0.625    
    SLICE_X10Y111        FDRE (Hold_fdre_C_D)         0.121     0.746    datapath/video/vga/Column_Counter/processQ_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Column_Counter/processQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.209ns (48.517%)  route 0.222ns (51.483%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.745     0.745    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.625     0.625    datapath/video/vga/Column_Counter/CLK
    SLICE_X10Y111        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.164     0.789 r  datapath/video/vga/Column_Counter/processQ_reg[7]/Q
                         net (fo=13, routed)          0.222     1.010    datapath/video/vga/Column_Counter/column_s[7]
    SLICE_X10Y111        LUT4 (Prop_lut4_I0_O)        0.045     1.055 r  datapath/video/vga/Column_Counter/processQ[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.055    datapath/video/vga/Column_Counter/p_0_in__0[7]
    SLICE_X10Y111        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.022     1.022    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.897     0.897    datapath/video/vga/Column_Counter/CLK
    SLICE_X10Y111        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[7]/C
                         clock pessimism             -0.272     0.625    
    SLICE_X10Y111        FDRE (Hold_fdre_C_D)         0.120     0.745    datapath/video/vga/Column_Counter/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 datapath/video/vga/Row_Counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.291%)  route 0.216ns (53.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.745     0.745    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.626     0.626    datapath/video/vga/Row_Counter/CLK
    SLICE_X9Y108         FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDRE (Prop_fdre_C_Q)         0.141     0.767 r  datapath/video/vga/Row_Counter/processQ_reg[2]/Q
                         net (fo=27, routed)          0.216     0.982    datapath/video/vga/Row_Counter/row_s[2]
    SLICE_X9Y108         LUT3 (Prop_lut3_I0_O)        0.045     1.027 r  datapath/video/vga/Row_Counter/processQ[2]_i_1__2/O
                         net (fo=1, routed)           0.000     1.027    datapath/video/vga/Row_Counter/processQ[2]_i_1__2_n_0
    SLICE_X9Y108         FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.022     1.022    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.898     0.898    datapath/video/vga/Row_Counter/CLK
    SLICE_X9Y108         FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[2]/C
                         clock pessimism             -0.272     0.626    
    SLICE_X9Y108         FDRE (Hold_fdre_C_D)         0.091     0.717    datapath/video/vga/Row_Counter/processQ_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.311    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y1    datapath/video/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X8Y107     datapath/video/vga/Row_Counter/processQ_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X10Y107    datapath/video/vga/Row_Counter/processQ_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X9Y108     datapath/video/vga/Row_Counter/processQ_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X9Y108     datapath/video/vga/Row_Counter/processQ_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X9Y108     datapath/video/vga/Row_Counter/processQ_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X9Y108     datapath/video/vga/Row_Counter/processQ_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X10Y107    datapath/video/vga/Row_Counter/processQ_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X8Y108     datapath/video/vga/Row_Counter/processQ_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X10Y107    datapath/video/vga/Row_Counter/processQ_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X10Y107    datapath/video/vga/Row_Counter/processQ_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y109     datapath/video/vga/Column_Counter/processQ_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y110     datapath/video/vga/Column_Counter/processQ_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y110     datapath/video/vga/Column_Counter/processQ_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y110     datapath/video/vga/Column_Counter/processQ_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y110     datapath/video/vga/Column_Counter/processQ_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X11Y110    datapath/video/vga/Column_Counter/processQ_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X11Y110    datapath/video/vga/Column_Counter/processQ_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y109     datapath/video/vga/Column_Counter/processQ_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y107     datapath/video/vga/Row_Counter/processQ_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X10Y107    datapath/video/vga/Row_Counter/processQ_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X10Y107    datapath/video/vga/Row_Counter/processQ_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y108     datapath/video/vga/Row_Counter/processQ_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y108     datapath/video/vga/Row_Counter/processQ_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y108     datapath/video/vga/Row_Counter/processQ_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y108     datapath/video/vga/Row_Counter/processQ_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X10Y107    datapath/video/vga/Row_Counter/processQ_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X10Y107    datapath/video/vga/Row_Counter/processQ_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y108     datapath/video/vga/Row_Counter/processQ_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    datapath/video/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.173ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.173ns  (required time - arrival time)
  Source:                 datapath/NES_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/NES_counter/processQ_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 1.251ns (28.842%)  route 3.086ns (71.158%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.231ns = ( 15.231 - 10.000 ) 
    Source Clock Delay      (SCD):    5.535ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.850     5.535    datapath/NES_counter/clk
    SLICE_X2Y108         FDRE                                         r  datapath/NES_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDRE (Prop_fdre_C_Q)         0.478     6.013 f  datapath/NES_counter/processQ_reg[2]/Q
                         net (fo=8, routed)           1.235     7.248    datapath/NES_counter/processQ_reg_n_0_[2]
    SLICE_X2Y107         LUT6 (Prop_lut6_I0_O)        0.295     7.543 f  datapath/NES_counter/FSM_onehot_state_NESController[18]_i_11/O
                         net (fo=1, routed)           0.452     7.995    datapath/NES_counter/FSM_onehot_state_NESController[18]_i_11_n_0
    SLICE_X2Y107         LUT5 (Prop_lut5_I4_O)        0.150     8.145 r  datapath/NES_counter/FSM_onehot_state_NESController[18]_i_5/O
                         net (fo=2, routed)           0.662     8.807    control_unit/NES_Controller_Left/processQ_reg[0]
    SLICE_X3Y107         LUT3 (Prop_lut3_I1_O)        0.328     9.135 r  control_unit/NES_Controller_Left/processQ[9]_i_1__1/O
                         net (fo=10, routed)          0.737     9.872    datapath/NES_counter/SR[0]
    SLICE_X0Y107         FDRE                                         r  datapath/NES_counter/processQ_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.731    15.231    datapath/NES_counter/clk
    SLICE_X0Y107         FDRE                                         r  datapath/NES_counter/processQ_reg[4]/C
                         clock pessimism              0.279    15.510    
                         clock uncertainty           -0.035    15.475    
    SLICE_X0Y107         FDRE (Setup_fdre_C_R)       -0.429    15.046    datapath/NES_counter/processQ_reg[4]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -9.872    
  -------------------------------------------------------------------
                         slack                                  5.173    

Slack (MET) :             5.173ns  (required time - arrival time)
  Source:                 datapath/NES_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/NES_counter/processQ_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 1.251ns (28.842%)  route 3.086ns (71.158%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.231ns = ( 15.231 - 10.000 ) 
    Source Clock Delay      (SCD):    5.535ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.850     5.535    datapath/NES_counter/clk
    SLICE_X2Y108         FDRE                                         r  datapath/NES_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDRE (Prop_fdre_C_Q)         0.478     6.013 f  datapath/NES_counter/processQ_reg[2]/Q
                         net (fo=8, routed)           1.235     7.248    datapath/NES_counter/processQ_reg_n_0_[2]
    SLICE_X2Y107         LUT6 (Prop_lut6_I0_O)        0.295     7.543 f  datapath/NES_counter/FSM_onehot_state_NESController[18]_i_11/O
                         net (fo=1, routed)           0.452     7.995    datapath/NES_counter/FSM_onehot_state_NESController[18]_i_11_n_0
    SLICE_X2Y107         LUT5 (Prop_lut5_I4_O)        0.150     8.145 r  datapath/NES_counter/FSM_onehot_state_NESController[18]_i_5/O
                         net (fo=2, routed)           0.662     8.807    control_unit/NES_Controller_Left/processQ_reg[0]
    SLICE_X3Y107         LUT3 (Prop_lut3_I1_O)        0.328     9.135 r  control_unit/NES_Controller_Left/processQ[9]_i_1__1/O
                         net (fo=10, routed)          0.737     9.872    datapath/NES_counter/SR[0]
    SLICE_X0Y107         FDRE                                         r  datapath/NES_counter/processQ_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.731    15.231    datapath/NES_counter/clk
    SLICE_X0Y107         FDRE                                         r  datapath/NES_counter/processQ_reg[7]/C
                         clock pessimism              0.279    15.510    
                         clock uncertainty           -0.035    15.475    
    SLICE_X0Y107         FDRE (Setup_fdre_C_R)       -0.429    15.046    datapath/NES_counter/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -9.872    
  -------------------------------------------------------------------
                         slack                                  5.173    

Slack (MET) :             5.173ns  (required time - arrival time)
  Source:                 datapath/NES_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/NES_counter/processQ_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 1.251ns (28.842%)  route 3.086ns (71.158%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.231ns = ( 15.231 - 10.000 ) 
    Source Clock Delay      (SCD):    5.535ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.850     5.535    datapath/NES_counter/clk
    SLICE_X2Y108         FDRE                                         r  datapath/NES_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDRE (Prop_fdre_C_Q)         0.478     6.013 f  datapath/NES_counter/processQ_reg[2]/Q
                         net (fo=8, routed)           1.235     7.248    datapath/NES_counter/processQ_reg_n_0_[2]
    SLICE_X2Y107         LUT6 (Prop_lut6_I0_O)        0.295     7.543 f  datapath/NES_counter/FSM_onehot_state_NESController[18]_i_11/O
                         net (fo=1, routed)           0.452     7.995    datapath/NES_counter/FSM_onehot_state_NESController[18]_i_11_n_0
    SLICE_X2Y107         LUT5 (Prop_lut5_I4_O)        0.150     8.145 r  datapath/NES_counter/FSM_onehot_state_NESController[18]_i_5/O
                         net (fo=2, routed)           0.662     8.807    control_unit/NES_Controller_Left/processQ_reg[0]
    SLICE_X3Y107         LUT3 (Prop_lut3_I1_O)        0.328     9.135 r  control_unit/NES_Controller_Left/processQ[9]_i_1__1/O
                         net (fo=10, routed)          0.737     9.872    datapath/NES_counter/SR[0]
    SLICE_X0Y107         FDRE                                         r  datapath/NES_counter/processQ_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.731    15.231    datapath/NES_counter/clk
    SLICE_X0Y107         FDRE                                         r  datapath/NES_counter/processQ_reg[8]/C
                         clock pessimism              0.279    15.510    
                         clock uncertainty           -0.035    15.475    
    SLICE_X0Y107         FDRE (Setup_fdre_C_R)       -0.429    15.046    datapath/NES_counter/processQ_reg[8]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -9.872    
  -------------------------------------------------------------------
                         slack                                  5.173    

Slack (MET) :             5.173ns  (required time - arrival time)
  Source:                 datapath/NES_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/NES_counter/processQ_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 1.251ns (28.842%)  route 3.086ns (71.158%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.231ns = ( 15.231 - 10.000 ) 
    Source Clock Delay      (SCD):    5.535ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.850     5.535    datapath/NES_counter/clk
    SLICE_X2Y108         FDRE                                         r  datapath/NES_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDRE (Prop_fdre_C_Q)         0.478     6.013 f  datapath/NES_counter/processQ_reg[2]/Q
                         net (fo=8, routed)           1.235     7.248    datapath/NES_counter/processQ_reg_n_0_[2]
    SLICE_X2Y107         LUT6 (Prop_lut6_I0_O)        0.295     7.543 f  datapath/NES_counter/FSM_onehot_state_NESController[18]_i_11/O
                         net (fo=1, routed)           0.452     7.995    datapath/NES_counter/FSM_onehot_state_NESController[18]_i_11_n_0
    SLICE_X2Y107         LUT5 (Prop_lut5_I4_O)        0.150     8.145 r  datapath/NES_counter/FSM_onehot_state_NESController[18]_i_5/O
                         net (fo=2, routed)           0.662     8.807    control_unit/NES_Controller_Left/processQ_reg[0]
    SLICE_X3Y107         LUT3 (Prop_lut3_I1_O)        0.328     9.135 r  control_unit/NES_Controller_Left/processQ[9]_i_1__1/O
                         net (fo=10, routed)          0.737     9.872    datapath/NES_counter/SR[0]
    SLICE_X0Y107         FDRE                                         r  datapath/NES_counter/processQ_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.731    15.231    datapath/NES_counter/clk
    SLICE_X0Y107         FDRE                                         r  datapath/NES_counter/processQ_reg[9]/C
                         clock pessimism              0.279    15.510    
                         clock uncertainty           -0.035    15.475    
    SLICE_X0Y107         FDRE (Setup_fdre_C_R)       -0.429    15.046    datapath/NES_counter/processQ_reg[9]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -9.872    
  -------------------------------------------------------------------
                         slack                                  5.173    

Slack (MET) :             5.185ns  (required time - arrival time)
  Source:                 datapath/NES_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/NES_counter/processQ_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 1.251ns (29.400%)  route 3.004ns (70.600%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.231ns = ( 15.231 - 10.000 ) 
    Source Clock Delay      (SCD):    5.535ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.850     5.535    datapath/NES_counter/clk
    SLICE_X2Y108         FDRE                                         r  datapath/NES_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDRE (Prop_fdre_C_Q)         0.478     6.013 f  datapath/NES_counter/processQ_reg[2]/Q
                         net (fo=8, routed)           1.235     7.248    datapath/NES_counter/processQ_reg_n_0_[2]
    SLICE_X2Y107         LUT6 (Prop_lut6_I0_O)        0.295     7.543 f  datapath/NES_counter/FSM_onehot_state_NESController[18]_i_11/O
                         net (fo=1, routed)           0.452     7.995    datapath/NES_counter/FSM_onehot_state_NESController[18]_i_11_n_0
    SLICE_X2Y107         LUT5 (Prop_lut5_I4_O)        0.150     8.145 r  datapath/NES_counter/FSM_onehot_state_NESController[18]_i_5/O
                         net (fo=2, routed)           0.662     8.807    control_unit/NES_Controller_Left/processQ_reg[0]
    SLICE_X3Y107         LUT3 (Prop_lut3_I1_O)        0.328     9.135 r  control_unit/NES_Controller_Left/processQ[9]_i_1__1/O
                         net (fo=10, routed)          0.655     9.790    datapath/NES_counter/SR[0]
    SLICE_X2Y108         FDRE                                         r  datapath/NES_counter/processQ_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.731    15.231    datapath/NES_counter/clk
    SLICE_X2Y108         FDRE                                         r  datapath/NES_counter/processQ_reg[1]/C
                         clock pessimism              0.304    15.535    
                         clock uncertainty           -0.035    15.500    
    SLICE_X2Y108         FDRE (Setup_fdre_C_R)       -0.524    14.976    datapath/NES_counter/processQ_reg[1]
  -------------------------------------------------------------------
                         required time                         14.976    
                         arrival time                          -9.790    
  -------------------------------------------------------------------
                         slack                                  5.185    

Slack (MET) :             5.185ns  (required time - arrival time)
  Source:                 datapath/NES_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/NES_counter/processQ_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 1.251ns (29.400%)  route 3.004ns (70.600%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.231ns = ( 15.231 - 10.000 ) 
    Source Clock Delay      (SCD):    5.535ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.850     5.535    datapath/NES_counter/clk
    SLICE_X2Y108         FDRE                                         r  datapath/NES_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDRE (Prop_fdre_C_Q)         0.478     6.013 f  datapath/NES_counter/processQ_reg[2]/Q
                         net (fo=8, routed)           1.235     7.248    datapath/NES_counter/processQ_reg_n_0_[2]
    SLICE_X2Y107         LUT6 (Prop_lut6_I0_O)        0.295     7.543 f  datapath/NES_counter/FSM_onehot_state_NESController[18]_i_11/O
                         net (fo=1, routed)           0.452     7.995    datapath/NES_counter/FSM_onehot_state_NESController[18]_i_11_n_0
    SLICE_X2Y107         LUT5 (Prop_lut5_I4_O)        0.150     8.145 r  datapath/NES_counter/FSM_onehot_state_NESController[18]_i_5/O
                         net (fo=2, routed)           0.662     8.807    control_unit/NES_Controller_Left/processQ_reg[0]
    SLICE_X3Y107         LUT3 (Prop_lut3_I1_O)        0.328     9.135 r  control_unit/NES_Controller_Left/processQ[9]_i_1__1/O
                         net (fo=10, routed)          0.655     9.790    datapath/NES_counter/SR[0]
    SLICE_X2Y108         FDRE                                         r  datapath/NES_counter/processQ_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.731    15.231    datapath/NES_counter/clk
    SLICE_X2Y108         FDRE                                         r  datapath/NES_counter/processQ_reg[2]/C
                         clock pessimism              0.304    15.535    
                         clock uncertainty           -0.035    15.500    
    SLICE_X2Y108         FDRE (Setup_fdre_C_R)       -0.524    14.976    datapath/NES_counter/processQ_reg[2]
  -------------------------------------------------------------------
                         required time                         14.976    
                         arrival time                          -9.790    
  -------------------------------------------------------------------
                         slack                                  5.185    

Slack (MET) :             5.185ns  (required time - arrival time)
  Source:                 datapath/NES_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/NES_counter/processQ_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 1.251ns (29.400%)  route 3.004ns (70.600%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.231ns = ( 15.231 - 10.000 ) 
    Source Clock Delay      (SCD):    5.535ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.850     5.535    datapath/NES_counter/clk
    SLICE_X2Y108         FDRE                                         r  datapath/NES_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDRE (Prop_fdre_C_Q)         0.478     6.013 f  datapath/NES_counter/processQ_reg[2]/Q
                         net (fo=8, routed)           1.235     7.248    datapath/NES_counter/processQ_reg_n_0_[2]
    SLICE_X2Y107         LUT6 (Prop_lut6_I0_O)        0.295     7.543 f  datapath/NES_counter/FSM_onehot_state_NESController[18]_i_11/O
                         net (fo=1, routed)           0.452     7.995    datapath/NES_counter/FSM_onehot_state_NESController[18]_i_11_n_0
    SLICE_X2Y107         LUT5 (Prop_lut5_I4_O)        0.150     8.145 r  datapath/NES_counter/FSM_onehot_state_NESController[18]_i_5/O
                         net (fo=2, routed)           0.662     8.807    control_unit/NES_Controller_Left/processQ_reg[0]
    SLICE_X3Y107         LUT3 (Prop_lut3_I1_O)        0.328     9.135 r  control_unit/NES_Controller_Left/processQ[9]_i_1__1/O
                         net (fo=10, routed)          0.655     9.790    datapath/NES_counter/SR[0]
    SLICE_X2Y108         FDRE                                         r  datapath/NES_counter/processQ_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.731    15.231    datapath/NES_counter/clk
    SLICE_X2Y108         FDRE                                         r  datapath/NES_counter/processQ_reg[5]/C
                         clock pessimism              0.304    15.535    
                         clock uncertainty           -0.035    15.500    
    SLICE_X2Y108         FDRE (Setup_fdre_C_R)       -0.524    14.976    datapath/NES_counter/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                         14.976    
                         arrival time                          -9.790    
  -------------------------------------------------------------------
                         slack                                  5.185    

Slack (MET) :             5.185ns  (required time - arrival time)
  Source:                 datapath/NES_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/NES_counter/processQ_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 1.251ns (29.400%)  route 3.004ns (70.600%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.231ns = ( 15.231 - 10.000 ) 
    Source Clock Delay      (SCD):    5.535ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.850     5.535    datapath/NES_counter/clk
    SLICE_X2Y108         FDRE                                         r  datapath/NES_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDRE (Prop_fdre_C_Q)         0.478     6.013 f  datapath/NES_counter/processQ_reg[2]/Q
                         net (fo=8, routed)           1.235     7.248    datapath/NES_counter/processQ_reg_n_0_[2]
    SLICE_X2Y107         LUT6 (Prop_lut6_I0_O)        0.295     7.543 f  datapath/NES_counter/FSM_onehot_state_NESController[18]_i_11/O
                         net (fo=1, routed)           0.452     7.995    datapath/NES_counter/FSM_onehot_state_NESController[18]_i_11_n_0
    SLICE_X2Y107         LUT5 (Prop_lut5_I4_O)        0.150     8.145 r  datapath/NES_counter/FSM_onehot_state_NESController[18]_i_5/O
                         net (fo=2, routed)           0.662     8.807    control_unit/NES_Controller_Left/processQ_reg[0]
    SLICE_X3Y107         LUT3 (Prop_lut3_I1_O)        0.328     9.135 r  control_unit/NES_Controller_Left/processQ[9]_i_1__1/O
                         net (fo=10, routed)          0.655     9.790    datapath/NES_counter/SR[0]
    SLICE_X2Y108         FDRE                                         r  datapath/NES_counter/processQ_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.731    15.231    datapath/NES_counter/clk
    SLICE_X2Y108         FDRE                                         r  datapath/NES_counter/processQ_reg[6]/C
                         clock pessimism              0.304    15.535    
                         clock uncertainty           -0.035    15.500    
    SLICE_X2Y108         FDRE (Setup_fdre_C_R)       -0.524    14.976    datapath/NES_counter/processQ_reg[6]
  -------------------------------------------------------------------
                         required time                         14.976    
                         arrival time                          -9.790    
  -------------------------------------------------------------------
                         slack                                  5.185    

Slack (MET) :             5.188ns  (required time - arrival time)
  Source:                 datapath/NES_delay_counter_right/processQ_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/NES_delay_counter_right/processQ_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.402ns  (logic 0.952ns (21.627%)  route 3.450ns (78.373%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 15.399 - 10.000 ) 
    Source Clock Delay      (SCD):    5.537ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.852     5.537    datapath/NES_delay_counter_right/clk
    SLICE_X0Y102         FDRE                                         r  datapath/NES_delay_counter_right/processQ_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.993 r  datapath/NES_delay_counter_right/processQ_reg[13]/Q
                         net (fo=3, routed)           1.061     7.054    datapath/NES_delay_counter_right/processQ_reg_n_0_[13]
    SLICE_X1Y102         LUT4 (Prop_lut4_I1_O)        0.124     7.178 f  datapath/NES_delay_counter_right/FSM_onehot_state_NESController[18]_i_7__0/O
                         net (fo=1, routed)           0.573     7.751    datapath/NES_delay_counter_right/FSM_onehot_state_NESController[18]_i_7__0_n_0
    SLICE_X1Y102         LUT6 (Prop_lut6_I0_O)        0.124     7.875 f  datapath/NES_delay_counter_right/FSM_onehot_state_NESController[18]_i_5__0/O
                         net (fo=1, routed)           0.433     8.308    datapath/NES_delay_counter_right/FSM_onehot_state_NESController[18]_i_5__0_n_0
    SLICE_X1Y102         LUT6 (Prop_lut6_I5_O)        0.124     8.432 r  datapath/NES_delay_counter_right/FSM_onehot_state_NESController[18]_i_2__0/O
                         net (fo=2, routed)           0.413     8.845    datapath/NES_delay_counter_right/processQ_reg[18]_0
    SLICE_X1Y104         LUT2 (Prop_lut2_I0_O)        0.124     8.969 r  datapath/NES_delay_counter_right/processQ[0]_i_1__4/O
                         net (fo=21, routed)          0.970     9.939    datapath/NES_delay_counter_right/processQ[0]_i_1__4_n_0
    SLICE_X0Y99          FDRE                                         r  datapath/NES_delay_counter_right/processQ_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.899    15.399    datapath/NES_delay_counter_right/clk
    SLICE_X0Y99          FDRE                                         r  datapath/NES_delay_counter_right/processQ_reg[0]/C
                         clock pessimism              0.193    15.592    
                         clock uncertainty           -0.035    15.556    
    SLICE_X0Y99          FDRE (Setup_fdre_C_R)       -0.429    15.127    datapath/NES_delay_counter_right/processQ_reg[0]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -9.939    
  -------------------------------------------------------------------
                         slack                                  5.188    

Slack (MET) :             5.188ns  (required time - arrival time)
  Source:                 datapath/NES_delay_counter_right/processQ_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/NES_delay_counter_right/processQ_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.402ns  (logic 0.952ns (21.627%)  route 3.450ns (78.373%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 15.399 - 10.000 ) 
    Source Clock Delay      (SCD):    5.537ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.852     5.537    datapath/NES_delay_counter_right/clk
    SLICE_X0Y102         FDRE                                         r  datapath/NES_delay_counter_right/processQ_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.993 r  datapath/NES_delay_counter_right/processQ_reg[13]/Q
                         net (fo=3, routed)           1.061     7.054    datapath/NES_delay_counter_right/processQ_reg_n_0_[13]
    SLICE_X1Y102         LUT4 (Prop_lut4_I1_O)        0.124     7.178 f  datapath/NES_delay_counter_right/FSM_onehot_state_NESController[18]_i_7__0/O
                         net (fo=1, routed)           0.573     7.751    datapath/NES_delay_counter_right/FSM_onehot_state_NESController[18]_i_7__0_n_0
    SLICE_X1Y102         LUT6 (Prop_lut6_I0_O)        0.124     7.875 f  datapath/NES_delay_counter_right/FSM_onehot_state_NESController[18]_i_5__0/O
                         net (fo=1, routed)           0.433     8.308    datapath/NES_delay_counter_right/FSM_onehot_state_NESController[18]_i_5__0_n_0
    SLICE_X1Y102         LUT6 (Prop_lut6_I5_O)        0.124     8.432 r  datapath/NES_delay_counter_right/FSM_onehot_state_NESController[18]_i_2__0/O
                         net (fo=2, routed)           0.413     8.845    datapath/NES_delay_counter_right/processQ_reg[18]_0
    SLICE_X1Y104         LUT2 (Prop_lut2_I0_O)        0.124     8.969 r  datapath/NES_delay_counter_right/processQ[0]_i_1__4/O
                         net (fo=21, routed)          0.970     9.939    datapath/NES_delay_counter_right/processQ[0]_i_1__4_n_0
    SLICE_X0Y99          FDRE                                         r  datapath/NES_delay_counter_right/processQ_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.899    15.399    datapath/NES_delay_counter_right/clk
    SLICE_X0Y99          FDRE                                         r  datapath/NES_delay_counter_right/processQ_reg[1]/C
                         clock pessimism              0.193    15.592    
                         clock uncertainty           -0.035    15.556    
    SLICE_X0Y99          FDRE (Setup_fdre_C_R)       -0.429    15.127    datapath/NES_delay_counter_right/processQ_reg[1]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -9.939    
  -------------------------------------------------------------------
                         slack                                  5.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.148ns (66.495%)  route 0.075ns (33.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.655     1.600    control_unit/NES_Controller_Right/clk
    SLICE_X2Y104         FDRE                                         r  control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDRE (Prop_fdre_C_Q)         0.148     1.748 r  control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[6]/Q
                         net (fo=2, routed)           0.075     1.822    control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[6]
    SLICE_X3Y104         FDRE                                         r  control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.929     2.122    control_unit/NES_Controller_Right/clk
    SLICE_X3Y104         FDRE                                         r  control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[7]/C
                         clock pessimism             -0.509     1.613    
    SLICE_X3Y104         FDRE (Hold_fdre_C_D)         0.022     1.635    control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 datapath/NES_counter_right/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/NES_counter_right/processQ_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.470%)  route 0.138ns (42.530%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.656     1.601    datapath/NES_counter_right/clk
    SLICE_X3Y102         FDRE                                         r  datapath/NES_counter_right/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141     1.742 r  datapath/NES_counter_right/processQ_reg[3]/Q
                         net (fo=8, routed)           0.138     1.879    datapath/NES_counter_right/processQ_reg_n_0_[3]
    SLICE_X2Y102         LUT5 (Prop_lut5_I4_O)        0.045     1.924 r  datapath/NES_counter_right/processQ[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.924    datapath/NES_counter_right/p_0_in__2[4]
    SLICE_X2Y102         FDRE                                         r  datapath/NES_counter_right/processQ_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.930     2.123    datapath/NES_counter_right/clk
    SLICE_X2Y102         FDRE                                         r  datapath/NES_counter_right/processQ_reg[4]/C
                         clock pessimism             -0.509     1.614    
    SLICE_X2Y102         FDRE (Hold_fdre_C_D)         0.121     1.735    datapath/NES_counter_right/processQ_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.942%)  route 0.119ns (42.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.651     1.596    control_unit/NES_Controller_Left/clk
    SLICE_X2Y113         FDRE                                         r  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDRE (Prop_fdre_C_Q)         0.164     1.760 r  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]/Q
                         net (fo=2, routed)           0.119     1.879    control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[12]
    SLICE_X3Y112         FDRE                                         r  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.925     2.118    control_unit/NES_Controller_Left/clk
    SLICE_X3Y112         FDRE                                         r  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[13]/C
                         clock pessimism             -0.506     1.612    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.070     1.682    control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 datapath/NES_wire_Left_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/old_NES_Left_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.187ns (55.815%)  route 0.148ns (44.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.651     1.596    datapath/clk
    SLICE_X4Y112         FDRE                                         r  datapath/NES_wire_Left_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDRE (Prop_fdre_C_Q)         0.141     1.737 f  datapath/NES_wire_Left_reg[2]/Q
                         net (fo=3, routed)           0.148     1.885    datapath/NES_wire_Left__0[2]
    SLICE_X5Y112         LUT1 (Prop_lut1_I0_O)        0.046     1.931 r  datapath/old_NES_Left[2]_i_1/O
                         net (fo=1, routed)           0.000     1.931    datapath/NES_activity_Left2[2]
    SLICE_X5Y112         FDRE                                         r  datapath/old_NES_Left_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.924     2.117    datapath/clk
    SLICE_X5Y112         FDRE                                         r  datapath/old_NES_Left_reg[2]/C
                         clock pessimism             -0.508     1.609    
    SLICE_X5Y112         FDRE (Hold_fdre_C_D)         0.107     1.716    datapath/old_NES_Left_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 datapath/NES_counter_right/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/NES_counter_right/processQ_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.840%)  route 0.166ns (47.160%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.655     1.600    datapath/NES_counter_right/clk
    SLICE_X4Y102         FDRE                                         r  datapath/NES_counter_right/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141     1.741 r  datapath/NES_counter_right/processQ_reg[6]/Q
                         net (fo=6, routed)           0.166     1.907    datapath/NES_counter_right/processQ_reg_n_0_[6]
    SLICE_X3Y102         LUT5 (Prop_lut5_I3_O)        0.045     1.952 r  datapath/NES_counter_right/processQ[8]_i_1__2/O
                         net (fo=1, routed)           0.000     1.952    datapath/NES_counter_right/p_0_in__2[8]
    SLICE_X3Y102         FDRE                                         r  datapath/NES_counter_right/processQ_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.930     2.123    datapath/NES_counter_right/clk
    SLICE_X3Y102         FDRE                                         r  datapath/NES_counter_right/processQ_reg[8]/C
                         clock pessimism             -0.482     1.641    
    SLICE_X3Y102         FDRE (Hold_fdre_C_D)         0.092     1.733    datapath/NES_counter_right/processQ_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 datapath/NES_counter_right/processQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/NES_counter_right/processQ_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.656     1.601    datapath/NES_counter_right/clk
    SLICE_X2Y102         FDRE                                         r  datapath/NES_counter_right/processQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.164     1.765 r  datapath/NES_counter_right/processQ_reg[1]/Q
                         net (fo=9, routed)           0.116     1.881    datapath/NES_counter_right/processQ_reg_n_0_[1]
    SLICE_X3Y102         LUT4 (Prop_lut4_I2_O)        0.045     1.926 r  datapath/NES_counter_right/processQ[3]_i_1__2/O
                         net (fo=1, routed)           0.000     1.926    datapath/NES_counter_right/p_0_in__2[3]
    SLICE_X3Y102         FDRE                                         r  datapath/NES_counter_right/processQ_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.930     2.123    datapath/NES_counter_right/clk
    SLICE_X3Y102         FDRE                                         r  datapath/NES_counter_right/processQ_reg[3]/C
                         clock pessimism             -0.509     1.614    
    SLICE_X3Y102         FDRE (Hold_fdre_C_D)         0.091     1.705    datapath/NES_counter_right/processQ_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 datapath/NES_counter_right/processQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/NES_counter_right/processQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.040%)  route 0.171ns (47.960%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.656     1.601    datapath/NES_counter_right/clk
    SLICE_X3Y102         FDRE                                         r  datapath/NES_counter_right/processQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141     1.742 r  datapath/NES_counter_right/processQ_reg[8]/Q
                         net (fo=4, routed)           0.171     1.913    datapath/NES_counter_right/processQ_reg_n_0_[8]
    SLICE_X2Y102         LUT6 (Prop_lut6_I5_O)        0.045     1.958 r  datapath/NES_counter_right/processQ[9]_i_3__2/O
                         net (fo=1, routed)           0.000     1.958    datapath/NES_counter_right/p_0_in__2[9]
    SLICE_X2Y102         FDRE                                         r  datapath/NES_counter_right/processQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.930     2.123    datapath/NES_counter_right/clk
    SLICE_X2Y102         FDRE                                         r  datapath/NES_counter_right/processQ_reg[9]/C
                         clock pessimism             -0.509     1.614    
    SLICE_X2Y102         FDRE (Hold_fdre_C_D)         0.121     1.735    datapath/NES_counter_right/processQ_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 datapath/leftPaddle_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/leftPaddle_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.314%)  route 0.144ns (43.686%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.652     1.597    datapath/clk
    SLICE_X4Y110         FDSE                                         r  datapath/leftPaddle_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDSE (Prop_fdse_C_Q)         0.141     1.738 r  datapath/leftPaddle_reg[6]/Q
                         net (fo=13, routed)          0.144     1.882    datapath/leftPaddle[6]
    SLICE_X5Y110         LUT6 (Prop_lut6_I1_O)        0.045     1.927 r  datapath/leftPaddle[9]_i_2/O
                         net (fo=1, routed)           0.000     1.927    datapath/p_2_in[9]
    SLICE_X5Y110         FDRE                                         r  datapath/leftPaddle_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.926     2.119    datapath/clk
    SLICE_X5Y110         FDRE                                         r  datapath/leftPaddle_reg[9]/C
                         clock pessimism             -0.509     1.610    
    SLICE_X5Y110         FDRE (Hold_fdre_C_D)         0.091     1.701    datapath/leftPaddle_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.162%)  route 0.132ns (50.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.655     1.600    control_unit/NES_Controller_Right/clk
    SLICE_X3Y104         FDRE                                         r  control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.128     1.728 r  control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[7]/Q
                         net (fo=2, routed)           0.132     1.860    control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[7]
    SLICE_X3Y103         FDRE                                         r  control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.929     2.122    control_unit/NES_Controller_Right/clk
    SLICE_X3Y103         FDRE                                         r  control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[8]/C
                         clock pessimism             -0.506     1.616    
    SLICE_X3Y103         FDRE (Hold_fdre_C_D)         0.018     1.634    control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 datapath/NES_wire_Left_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/NES_activity_Left_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.683%)  route 0.148ns (44.317%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.651     1.596    datapath/clk
    SLICE_X4Y112         FDRE                                         r  datapath/NES_wire_Left_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDRE (Prop_fdre_C_Q)         0.141     1.737 f  datapath/NES_wire_Left_reg[2]/Q
                         net (fo=3, routed)           0.148     1.885    datapath/NES_wire_Left__0[2]
    SLICE_X5Y112         LUT3 (Prop_lut3_I0_O)        0.045     1.930 r  datapath/NES_activity_Left[2]_i_1/O
                         net (fo=1, routed)           0.000     1.930    datapath/NES_activity_Left[2]_i_1_n_0
    SLICE_X5Y112         FDRE                                         r  datapath/NES_activity_Left_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.924     2.117    datapath/clk
    SLICE_X5Y112         FDRE                                         r  datapath/NES_activity_Left_reg[2]/C
                         clock pessimism             -0.508     1.609    
    SLICE_X5Y112         FDRE (Hold_fdre_C_D)         0.091     1.700    datapath/NES_activity_Left_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y110   control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y113   control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y113   control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y113   control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y112   control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y112   control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y112   control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y112   control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y103   control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[10]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y110   control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y112   control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y112   control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112   control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112   control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y103   control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y103   control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y103   control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y103   control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y103   control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[14]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y110   control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y112   control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y112   control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112   control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112   control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y103   control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y103   control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y103   control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y103   control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y103   control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[14]/C



