INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yohku/Documents/ULB/Digital_Archi/AES_FPGA/src/Board/AES_Board.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESBoard'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yohku/Documents/ULB/Digital_Archi/AES_FPGA/src/test_benches/AES_Board_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESBoard_tb'
