* ******************************************************************************

* iCEcube Packer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Oct 31 2024 19:51:08

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: E:\programas\iCEcube2\sbt_backend\bin\win32\opt\packer.exe  E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev  C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis_2  --package  TQ144  --outdir  C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt\sbt\outputs\packer  --translator  E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_2_pl.sdc  --dst_sdc_file  C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_2_pk.sdc  --devicename  iCE40HX4K  

***** Device Info *****
Chip: iCE40HX4K
Package: TQ144
Size: 24 X 20

***** Design Utilization Info *****
Design: anda_plis_2
Used Logic Cell: 930/3520
Used Logic Tile: 208/440
Used IO Cell:    29/176
Used Bram Cell For iCE40: 16/20
Used PLL For iCE40: 0/2
Ram Cascading Used: 1
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: clk_c_g
Clock Source: clk 
Clock Driver: clk_ibuf_gb_io (ICE_GB_IO)
Driver Position: (25, 11, 0)
Fanout to FF: 353
Fanout to Tile: 143


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . 
   ----------------------------------------------------
21|                                                     
20|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
19|   0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
18|   0 0 0 0 3 0 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0   
17|   0 0 0 0 0 0 0 0 2 1 0 0 4 0 1 0 0 0 0 5 0 0 0 0   
16|   0 0 0 0 1 0 0 0 1 1 1 2 8 1 0 4 4 0 1 6 0 0 0 0   
15|   0 2 1 0 4 3 6 4 4 7 8 5 1 7 1 2 1 1 2 2 0 0 0 0   
14|   1 8 8 0 8 4 8 6 5 7 4 5 5 8 6 5 1 1 6 3 0 0 0 0   
13|   5 8 6 0 8 1 5 8 6 4 6 6 6 5 5 5 7 2 3 3 0 0 0 0   
12|   7 6 5 0 3 7 6 4 5 5 7 8 8 5 7 8 6 7 0 3 0 0 0 0   
11|   8 8 3 0 4 6 6 5 6 4 6 7 7 6 3 8 5 6 2 4 0 0 0 0   
10|   0 5 8 0 8 1 2 3 1 3 4 8 6 6 8 7 8 4 5 4 0 0 0 0   
 9|   0 0 2 0 1 0 1 8 2 5 7 4 4 2 7 3 7 8 7 1 0 0 0 0   
 8|   0 0 6 0 0 1 4 2 1 1 4 2 4 1 8 4 8 8 1 1 0 0 0 0   
 7|   0 0 0 0 0 3 4 7 4 7 5 3 3 1 5 5 7 7 1 0 0 0 0 0   
 6|   1 0 0 0 0 8 8 5 5 4 6 7 8 1 2 8 4 8 2 1 0 0 0 0   
 5|   0 0 0 0 0 6 4 8 8 1 3 3 2 0 1 7 8 1 0 0 0 0 0 0   
 4|   0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0   
 3|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0   
 2|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 0|                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 4.47

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
19|     0  0  0  0  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
18|     0  0  0  0  8  0  0  0  0  0  3  0  0  0  3  0  0  0  0  0  0  0  0  0    
17|     0  0  0  0  0  0  0  0  2  1  0  0 10  0  1  0  0  0  0 12  0  0  0  0    
16|     0  0  0  0  3  0  0  0  1  1  1  2 15  4  0  9  9  0  2 14  0  0  0  0    
15|     0  2  4  0  9  8 14 12 16 19 19 13  4 14  4  8  1  4  6  4  0  0  0  0    
14|     3 12  9  0 17 13 17 16 16 17 12 16  5 23  6 12  3  1 14 10  0  0  0  0    
13|     5 10 12  0 16  1 15 19 17 12  9 11 18 15 15  5 11  6  8  9  0  0  0  0    
12|    15 15 16  0  5 18 18 16 17 17 11 22 16 10 13 20 18 17  0  8  0  0  0  0    
11|    12  9  5  0  8  4 18 15 19 15 17 20 12 17  6 16 15 17  3 11  0  0  0  0    
10|     0  6 16  0 10  4  8  7  4 10  5 15 17 17 16 18 24 12  8 13  0  0  0  0    
 9|     0  0  4  0  2  0  4 15  4 14 18 14 15  7 16  4 15 20 14  3  0  0  0  0    
 8|     0  0 12  0  0  1 13  6  2  1 14  6  6  3  8  5 16 24  2  1  0  0  0  0    
 7|     0  0  0  0  0  5  7 16  8 15 12  8  6  3 11 11 11 15  1  0  0  0  0  0    
 6|     1  0  0  0  0 16 16 12 12 12 14 17 17  4  3 24 10 16  3  3  0  0  0  0    
 5|     0  0  0  0  0 12  5 14 16  2  4  7  7  0  1  8 16  2  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  3  0  0  0  1  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  3  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input nets per logic tile: 24
Average number of input nets per logic tile: 10.20

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
19|     0  0  0  0  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
18|     0  0  0  0 12  0  0  0  0  0  3  0  0  0  3  0  0  0  0  0  0  0  0  0    
17|     0  0  0  0  0  0  0  0  2  1  0  0 10  0  1  0  0  0  0 20  0  0  0  0    
16|     0  0  0  0  3  0  0  0  1  1  1  2 15  4  0 14 13  0  2 24  0  0  0  0    
15|     0  2  4  0 10  8 18 14 16 26 28 19  4 16  4  8  1  4  8  4  0  0  0  0    
14|     3 18 13  0 17 14 25 21 19 28 15 18  5 23  6 12  3  1 14 10  0  0  0  0    
13|    10 17 15  0 17  1 18 29 20 15 15 15 20 19 19  5 21  8 12 11  0  0  0  0    
12|    23 16 17  0  6 25 21 16 19 18 20 28 16 17 22 29 24 26  0 10  0  0  0  0    
11|    23 15  5  0 10  7 20 17 22 16 21 27 23 22  6 26 15 22  4 14  0  0  0  0    
10|     0  6 16  0 20  4  8  8  4 10  8 26 23 22 16 28 24 16 11 16  0  0  0  0    
 9|     0  0  4  0  2  0  4 21  5 18 24 16 15  7 16  6 18 24 19  3  0  0  0  0    
 8|     0  0 16  0  0  1 13  8  2  1 16  6 12  3  8  8 16 24  2  1  0  0  0  0    
 7|     0  0  0  0  0  5  7 28  8 28 13 10  6  3 11 11 16 17  1  0  0  0  0  0    
 6|     1  0  0  0  0 16 16 13 12 16 24 26 18  4  4 24 10 16  4  3  0  0  0  0    
 5|     0  0  0  0  0 12  8 16 16  2  6  8  7  0  1 14 16  2  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  3  0  0  0  1  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  3  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input pins per logic tile: 29
Average number of input pins per logic tile: 12.70

***** Run Time Info *****
Run Time:  1
