#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun Feb  4 18:49:51 2018
# Process ID: 3012
# Current directory: /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.2
# Command line: vivado
# Log file: /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.2/vivado.log
# Journal file: /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.2/vivado.jou
#-----------------------------------------------------------
start_gui
create_project video_synth_2017_2 /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.2/video_synth_2017_2 -part xc7a50tcsg324-1
create_bd_design -srcset sim_1 "design_synth"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:sim_clk_gen:1.0 sim_clk_gen_0
endgroup
make_wrapper -files [get_files /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.2/video_synth_2017_2/video_synth_2017_2.srcs/sim_1/bd/design_synth/design_synth.bd] -top
add_files -fileset sim_1 -norecurse /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.2/video_synth_2017_2/video_synth_2017_2.srcs/sim_1/bd/design_synth/hdl/design_synth_wrapper.v
generate_target all [get_files  /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.2/video_synth_2017_2/video_synth_2017_2.srcs/sim_1/bd/design_synth/design_synth.bd]
export_ip_user_files -of_objects [get_files /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.2/video_synth_2017_2/video_synth_2017_2.srcs/sim_1/bd/design_synth/design_synth.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.2/video_synth_2017_2/video_synth_2017_2.srcs/sim_1/bd/design_synth/design_synth.bd] -directory /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.2/video_synth_2017_2/video_synth_2017_2.ip_user_files/sim_scripts -ip_user_files_dir /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.2/video_synth_2017_2/video_synth_2017_2.ip_user_files -ipstatic_source_dir /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.2/video_synth_2017_2/video_synth_2017_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.2/video_synth_2017_2/video_synth_2017_2.cache/compile_simlib/modelsim} {questa=/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.2/video_synth_2017_2/video_synth_2017_2.cache/compile_simlib/questa} {ies=/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.2/video_synth_2017_2/video_synth_2017_2.cache/compile_simlib/ies} {vcs=/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.2/video_synth_2017_2/video_synth_2017_2.cache/compile_simlib/vcs} {riviera=/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.2/video_synth_2017_2/video_synth_2017_2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
source design_synth_wrapper.tcl
close_sim
open_bd_design {/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.2/video_synth_2017_2/video_synth_2017_2.srcs/sim_1/bd/design_synth/design_synth.bd}
copy_bd_objs /  [get_bd_cells {sim_clk_gen_0}]
set_property location {1 115 -69} [get_bd_cells sim_clk_gen_0]
set_property location {1 110 32} [get_bd_cells sim_clk_gen_1]
set_property -dict [list CONFIG.FREQ_HZ {40000000}] [get_bd_cells sim_clk_gen_1]
set_property location {1 108 64} [get_bd_cells sim_clk_gen_1]
set_property name sim_clk_gen_sys [get_bd_cells sim_clk_gen_0]
set_property name sim_clk_gen_pix [get_bd_cells sim_clk_gen_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_tc:6.1 v_tc_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_tpg:7.0 v_tpg_0
endgroup
set_property location {2.5 621 -20} [get_bd_cells v_tpg_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_axi4s_vid_out:4.0 v_axi4s_vid_out_0
endgroup
startgroup
set_property -dict [list CONFIG.HAS_AXI4_LITE {false} CONFIG.VIDEO_MODE {800x600p} CONFIG.enable_detection {false} CONFIG.vertical_blank_generation {false} CONFIG.horizontal_blank_generation {false} CONFIG.GEN_F0_VSYNC_VSTART {600} CONFIG.GEN_F1_VSYNC_VSTART {600} CONFIG.GEN_HACTIVE_SIZE {800} CONFIG.GEN_HSYNC_END {968} CONFIG.GEN_HFRAME_SIZE {1056} CONFIG.GEN_F0_VSYNC_HSTART {800} CONFIG.GEN_F1_VSYNC_HSTART {800} CONFIG.GEN_F0_VSYNC_HEND {800} CONFIG.GEN_F1_VSYNC_HEND {800} CONFIG.GEN_F0_VFRAME_SIZE {628} CONFIG.GEN_F1_VFRAME_SIZE {628} CONFIG.GEN_F0_VSYNC_VEND {604} CONFIG.GEN_F1_VSYNC_VEND {604} CONFIG.GEN_F0_VBLANK_HEND {800} CONFIG.GEN_F1_VBLANK_HEND {800} CONFIG.GEN_HSYNC_START {840} CONFIG.GEN_VACTIVE_SIZE {600} CONFIG.GEN_F0_VBLANK_HSTART {800} CONFIG.GEN_F1_VBLANK_HSTART {800}] [get_bd_cells v_tc_0]
endgroup
set_property location {3 536 2} [get_bd_cells v_axi4s_vid_out_0]
startgroup
set_property -dict [list CONFIG.SOLID_COLOR {0} CONFIG.RAMP {0} CONFIG.DISPLAY_PORT {0} CONFIG.COLOR_SWEEP {0} CONFIG.ZONE_PLATE {0}] [get_bd_cells v_tpg_0]
endgroup
set_property location {2 369 72} [get_bd_cells v_axi4s_vid_out_0]
set_property location {3 565 29} [get_bd_cells v_axi4s_vid_out_0]
set_property location {2 350 57} [get_bd_cells v_tc_0]
connect_bd_net [get_bd_pins sim_clk_gen_pix/clk] [get_bd_pins v_tc_0/clk]
connect_bd_intf_net [get_bd_intf_pins v_tc_0/vtiming_out] [get_bd_intf_pins v_axi4s_vid_out_0/vtiming_in]
set_property location {2 401 -178} [get_bd_cells v_tpg_0]
connect_bd_net [get_bd_pins sim_clk_gen_sys/clk] [get_bd_pins v_tpg_0/ap_clk]
connect_bd_intf_net [get_bd_intf_pins v_tpg_0/m_axis_video] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/vtg_ce] [get_bd_pins v_tc_0/gen_clken]
regenerate_bd_layout
connect_bd_net [get_bd_pins sim_clk_gen_sys/clk] [get_bd_pins v_axi4s_vid_out_0/aclk]
connect_bd_net [get_bd_pins sim_clk_gen_sys/sync_rst] [get_bd_pins v_tpg_0/ap_rst_n]
connect_bd_net [get_bd_pins sim_clk_gen_sys/sync_rst] [get_bd_pins v_axi4s_vid_out_0/aresetn]
save_bd_design
regenerate_bd_layout
delete_bd_objs [get_bd_nets sim_clk_gen_sys_sync_rst]
connect_bd_net [get_bd_pins sim_clk_gen_pix/sync_rst] [get_bd_pins v_axi4s_vid_out_0/aresetn]
connect_bd_net [get_bd_pins sim_clk_gen_sys/sync_rst] [get_bd_pins v_tc_0/resetn]
connect_bd_net [get_bd_pins sim_clk_gen_sys/sync_rst] [get_bd_pins v_tpg_0/ap_rst_n]
regenerate_bd_layout
validate_bd_design
validate_bd_design -force
delete_bd_objs [get_bd_nets sim_clk_gen_sys_sync_rst]
connect_bd_net [get_bd_pins sim_clk_gen_pix/sync_rst] [get_bd_pins v_tc_0/resetn]
connect_bd_net [get_bd_pins sim_clk_gen_sys/sync_rst] [get_bd_pins v_tpg_0/ap_rst_n]
regenerate_bd_layout
validate_bd_design
validate_bd_design -force
validate_bd_design -force
validate_bd_design -force
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins v_axi4s_vid_out_0/vtg_hblank]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins v_axi4s_vid_out_0/vtg_vblank]
save_bd_design
validate_bd_design
startgroup
make_bd_pins_external  [get_bd_pins v_axi4s_vid_out_0/vid_hsync]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins v_axi4s_vid_out_0/vid_vsync]
endgroup
save_bd_design
regenerate_bd_layout
startgroup
make_bd_pins_external  [get_bd_pins v_axi4s_vid_out_0/locked]
endgroup
save_bd_design
make_wrapper -files [get_files /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.2/video_synth_2017_2/video_synth_2017_2.srcs/sim_1/bd/design_synth/design_synth.bd] -top
set_property location {2 415 207} [get_bd_cells v_tpg_0]
save_bd_design
generate_target Simulation [get_files /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.2/video_synth_2017_2/video_synth_2017_2.srcs/sim_1/bd/design_synth/design_synth.bd]
export_ip_user_files -of_objects [get_files /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.2/video_synth_2017_2/video_synth_2017_2.srcs/sim_1/bd/design_synth/design_synth.bd] -no_script -force -quiet
generate_target Simulation [get_files /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.2/video_synth_2017_2/video_synth_2017_2.srcs/sim_1/bd/design_synth/design_synth.bd]
export_ip_user_files -of_objects [get_files /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado.2/video_synth_2017_2/video_synth_2017_2.srcs/sim_1/bd/design_synth/design_synth.bd] -no_script -force -quiet
launch_simulation
