<stg><name>conv2Dfixp</name>


<trans_list>

<trans id="105" from="1" to="2">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="2" to="3">
<condition id="33">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="3" to="4">
<condition id="35">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="3" to="2">
<condition id="53">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="4" to="5">
<condition id="36">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="4" to="3">
<condition id="51">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="5" to="6">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="6" to="7">
<condition id="40">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="6" to="4">
<condition id="49">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="7" to="8">
<condition id="42">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="7" to="9">
<condition id="43">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="8" to="9">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="9" to="6">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([784 x i16]* %in_V), !map !33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([784 x i16]* %out_V), !map !39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([9 x i16]* %kernel_V), !map !43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @conv2Dfixp_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit:0  %i = phi i5 [ 0, %0 ], [ %i_1, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="5">
<![CDATA[
.loopexit:1  %i_cast = zext i5 %i to i6

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:2  %exitcond1 = icmp eq i5 %i, -4

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:4  %i_1 = add i5 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:5  br i1 %exitcond1, label %5, label %.preheader26.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader26.preheader:0  %p_shl = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="11" op_0_bw="10">
<![CDATA[
.preheader26.preheader:1  %p_shl_cast = zext i10 %p_shl to i11

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader26.preheader:2  %p_shl9 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl9"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="11" op_0_bw="7">
<![CDATA[
.preheader26.preheader:3  %p_shl9_cast = zext i7 %p_shl9 to i11

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader26.preheader:4  %tmp_1 = sub i11 %p_shl_cast, %p_shl9_cast

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
.preheader26.preheader:5  br label %.preheader26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader26:0  %j = phi i5 [ 0, %.preheader26.preheader ], [ %j_1, %.preheader26.loopexit ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="5">
<![CDATA[
.preheader26:1  %j_cast = zext i5 %j to i6

]]></Node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader26:2  %exitcond2 = icmp eq i5 %j, -4

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader26:3  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader26:4  %j_1 = add i5 %j, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader26:5  br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="11" op_0_bw="5">
<![CDATA[
.preheader.preheader:0  %tmp_3_cast = zext i5 %j to i11

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1  %tmp_4 = add i11 %tmp_1, %tmp_3_cast

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:2  %tmp_4_cast = sext i11 %tmp_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:3  %tmp_5 = zext i32 %tmp_4_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:4  %out_V_addr = getelementptr [784 x i16]* %out_V, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="out_V_addr"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:5  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader:0  %m = phi i2 [ 0, %.preheader.preheader ], [ %m_1, %.preheader.loopexit ]

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:1  %exitcond3 = icmp eq i2 %m, -1

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:3  %m_1 = add i2 %m, 1

]]></Node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond3, label %.preheader26.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %tmp1 = add i2 %m, -1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
.preheader26.loopexit:0  br label %.preheader26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="48" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %mm = sub i2 -2, %m

]]></Node>
<StgValue><ssdm name="mm"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="2">
<![CDATA[
:2  %tmp1_cast = sext i2 %tmp1 to i6

]]></Node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %ii = add i6 %i_cast, %tmp1_cast

]]></Node>
<StgValue><ssdm name="ii"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
:4  %tmp = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %ii, i32 5)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %rev = xor i1 %tmp, true

]]></Node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:6  %tmp_2 = icmp slt i6 %ii, 28

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="6">
<![CDATA[
:7  %tmp_6_cast = sext i6 %ii to i8

]]></Node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
:8  %p_shl1 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %ii, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9  %tmp_7 = sub i8 %p_shl1, %tmp_6_cast

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="8">
<![CDATA[
:10  %tmp_7_cast = sext i8 %tmp_7 to i9

]]></Node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="2">
<![CDATA[
:11  %tmp_9_cast5 = zext i2 %mm to i5

]]></Node>
<StgValue><ssdm name="tmp_9_cast5"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:12  %p_shl2 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %mm, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="4">
<![CDATA[
:13  %p_shl2_cast = zext i4 %p_shl2 to i5

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:14  %tmp_3 = sub i5 %p_shl2_cast, %tmp_9_cast5

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15  %tmp3 = and i1 %tmp_2, %rev

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0  %n = phi i2 [ 0, %1 ], [ %n_1, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %exitcond = icmp eq i2 %n, -1

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %n_1 = add i2 %n, 1

]]></Node>
<StgValue><ssdm name="n_1"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %.preheader.loopexit, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %tmp2 = add i2 %n, -1

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
.preheader.loopexit:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="71" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %nn = sub i2 -2, %n

]]></Node>
<StgValue><ssdm name="nn"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="2">
<![CDATA[
:2  %tmp2_cast = sext i2 %tmp2 to i6

]]></Node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %jj = add i6 %tmp2_cast, %j_cast

]]></Node>
<StgValue><ssdm name="jj"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
:4  %tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %jj, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %rev4 = xor i1 %tmp_6, true

]]></Node>
<StgValue><ssdm name="rev4"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:6  %tmp_8 = icmp slt i6 %jj, 28

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %tmp4 = and i1 %tmp_8, %rev4

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %or_cond2 = and i1 %tmp4, %tmp3

]]></Node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %or_cond2, label %4, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="6">
<![CDATA[
:0  %tmp_14_cast = zext i6 %jj to i9

]]></Node>
<StgValue><ssdm name="tmp_14_cast"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %tmp_9 = add i9 %tmp_7_cast, %tmp_14_cast

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="9">
<![CDATA[
:2  %tmp_15_cast = sext i9 %tmp_9 to i32

]]></Node>
<StgValue><ssdm name="tmp_15_cast"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_s = zext i32 %tmp_15_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="2">
<![CDATA[
:4  %tmp_17_cast = zext i2 %nn to i5

]]></Node>
<StgValue><ssdm name="tmp_17_cast"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %tmp_10 = add i5 %tmp_3, %tmp_17_cast

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="5">
<![CDATA[
:6  %tmp_18_cast = sext i5 %tmp_10 to i32

]]></Node>
<StgValue><ssdm name="tmp_18_cast"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="32">
<![CDATA[
:7  %tmp_11 = zext i32 %tmp_18_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %in_V_addr = getelementptr [784 x i16]* %in_V, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="in_V_addr"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="10">
<![CDATA[
:9  %in_V_load = load i16* %in_V_addr, align 2

]]></Node>
<StgValue><ssdm name="in_V_load"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %kernel_V_addr = getelementptr [9 x i16]* %kernel_V, i64 0, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="kernel_V_addr"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="4">
<![CDATA[
:12  %kernel_V_load = load i16* %kernel_V_addr, align 2

]]></Node>
<StgValue><ssdm name="kernel_V_load"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="10">
<![CDATA[
:15  %p_Val2_s = load i16* %out_V_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="93" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="10">
<![CDATA[
:9  %in_V_load = load i16* %in_V_addr, align 2

]]></Node>
<StgValue><ssdm name="in_V_load"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="4">
<![CDATA[
:12  %kernel_V_load = load i16* %kernel_V_addr, align 2

]]></Node>
<StgValue><ssdm name="kernel_V_load"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="10">
<![CDATA[
:15  %p_Val2_s = load i16* %out_V_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="96" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="28" op_0_bw="16">
<![CDATA[
:10  %OP1_V = sext i16 %in_V_load to i28

]]></Node>
<StgValue><ssdm name="OP1_V"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="28" op_0_bw="16">
<![CDATA[
:13  %OP2_V = sext i16 %kernel_V_load to i28

]]></Node>
<StgValue><ssdm name="OP2_V"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:14  %p_Val2_1 = mul i28 %OP1_V, %OP2_V

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
:16  %tmp_12 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %p_Val2_s, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:17  %p_Val2_2 = add i28 %tmp_12, %p_Val2_1

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
:18  %tmp_13 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_2, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:19  store i16 %tmp_13, i16* %out_V_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
:20  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="121" name="in_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="in_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="122" name="out_V" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="123" name="kernel_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="kernel_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="125" from="_ssdm_op_SpecBitsMap" to="StgValue_10" fromId="124" toId="10">
</dataflow>
<dataflow id="126" from="in_V" to="StgValue_10" fromId="121" toId="10">
</dataflow>
<dataflow id="127" from="_ssdm_op_SpecBitsMap" to="StgValue_11" fromId="124" toId="11">
</dataflow>
<dataflow id="128" from="out_V" to="StgValue_11" fromId="122" toId="11">
</dataflow>
<dataflow id="129" from="_ssdm_op_SpecBitsMap" to="StgValue_12" fromId="124" toId="12">
</dataflow>
<dataflow id="130" from="kernel_V" to="StgValue_12" fromId="123" toId="12">
</dataflow>
<dataflow id="132" from="_ssdm_op_SpecTopModule" to="StgValue_13" fromId="131" toId="13">
</dataflow>
<dataflow id="134" from="conv2Dfixp_str" to="StgValue_13" fromId="133" toId="13">
</dataflow>
<dataflow id="136" from="StgValue_135" to="i" fromId="135" toId="15">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="137" from="StgValue_14" to="i" fromId="14" toId="15">
</dataflow>
<dataflow id="138" from="i_1" to="i" fromId="19" toId="15">
<BackEdge/>
<condition id="64">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="139" from="StgValue_40" to="i" fromId="40" toId="15">
<BackEdge/>
</dataflow>
<dataflow id="140" from="i" to="i_cast" fromId="15" toId="16">
</dataflow>
<dataflow id="141" from="i" to="exitcond1" fromId="15" toId="17">
</dataflow>
<dataflow id="143" from="StgValue_142" to="exitcond1" fromId="142" toId="17">
</dataflow>
<dataflow id="145" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="144" toId="18">
</dataflow>
<dataflow id="147" from="StgValue_146" to="empty" fromId="146" toId="18">
</dataflow>
<dataflow id="148" from="StgValue_146" to="empty" fromId="146" toId="18">
</dataflow>
<dataflow id="149" from="StgValue_146" to="empty" fromId="146" toId="18">
</dataflow>
<dataflow id="150" from="i" to="i_1" fromId="15" toId="19">
</dataflow>
<dataflow id="152" from="StgValue_151" to="i_1" fromId="151" toId="19">
</dataflow>
<dataflow id="153" from="exitcond1" to="StgValue_20" fromId="17" toId="20">
</dataflow>
<dataflow id="155" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="p_shl" fromId="154" toId="21">
</dataflow>
<dataflow id="156" from="i" to="p_shl" fromId="15" toId="21">
</dataflow>
<dataflow id="157" from="StgValue_135" to="p_shl" fromId="135" toId="21">
</dataflow>
<dataflow id="158" from="p_shl" to="p_shl_cast" fromId="21" toId="22">
</dataflow>
<dataflow id="160" from="_ssdm_op_BitConcatenate.i7.i5.i2" to="p_shl9" fromId="159" toId="23">
</dataflow>
<dataflow id="161" from="i" to="p_shl9" fromId="15" toId="23">
</dataflow>
<dataflow id="163" from="StgValue_162" to="p_shl9" fromId="162" toId="23">
</dataflow>
<dataflow id="164" from="p_shl9" to="p_shl9_cast" fromId="23" toId="24">
</dataflow>
<dataflow id="165" from="p_shl_cast" to="tmp_1" fromId="22" toId="25">
</dataflow>
<dataflow id="166" from="p_shl9_cast" to="tmp_1" fromId="24" toId="25">
</dataflow>
<dataflow id="167" from="StgValue_135" to="j" fromId="135" toId="28">
<condition id="65">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="168" from="StgValue_26" to="j" fromId="26" toId="28">
</dataflow>
<dataflow id="169" from="j_1" to="j" fromId="32" toId="28">
<BackEdge/>
<condition id="66">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="170" from="StgValue_47" to="j" fromId="47" toId="28">
<BackEdge/>
</dataflow>
<dataflow id="171" from="j" to="j_cast" fromId="28" toId="29">
</dataflow>
<dataflow id="172" from="j" to="exitcond2" fromId="28" toId="30">
</dataflow>
<dataflow id="173" from="StgValue_142" to="exitcond2" fromId="142" toId="30">
</dataflow>
<dataflow id="174" from="_ssdm_op_SpecLoopTripCount" to="empty_4" fromId="144" toId="31">
</dataflow>
<dataflow id="175" from="StgValue_146" to="empty_4" fromId="146" toId="31">
</dataflow>
<dataflow id="176" from="StgValue_146" to="empty_4" fromId="146" toId="31">
</dataflow>
<dataflow id="177" from="StgValue_146" to="empty_4" fromId="146" toId="31">
</dataflow>
<dataflow id="178" from="j" to="j_1" fromId="28" toId="32">
</dataflow>
<dataflow id="179" from="StgValue_151" to="j_1" fromId="151" toId="32">
</dataflow>
<dataflow id="180" from="exitcond2" to="StgValue_33" fromId="30" toId="33">
</dataflow>
<dataflow id="181" from="j" to="tmp_3_cast" fromId="28" toId="34">
</dataflow>
<dataflow id="182" from="tmp_1" to="tmp_4" fromId="25" toId="35">
</dataflow>
<dataflow id="183" from="tmp_3_cast" to="tmp_4" fromId="34" toId="35">
</dataflow>
<dataflow id="184" from="tmp_4" to="tmp_4_cast" fromId="35" toId="36">
</dataflow>
<dataflow id="185" from="tmp_4_cast" to="tmp_5" fromId="36" toId="37">
</dataflow>
<dataflow id="186" from="out_V" to="out_V_addr" fromId="122" toId="38">
</dataflow>
<dataflow id="188" from="StgValue_187" to="out_V_addr" fromId="187" toId="38">
</dataflow>
<dataflow id="189" from="tmp_5" to="out_V_addr" fromId="37" toId="38">
</dataflow>
<dataflow id="190" from="StgValue_162" to="m" fromId="162" toId="41">
<condition id="67">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="191" from="StgValue_39" to="m" fromId="39" toId="41">
</dataflow>
<dataflow id="192" from="m_1" to="m" fromId="44" toId="41">
<BackEdge/>
<condition id="68">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="193" from="StgValue_70" to="m" fromId="70" toId="41">
<BackEdge/>
</dataflow>
<dataflow id="194" from="m" to="exitcond3" fromId="41" toId="42">
</dataflow>
<dataflow id="196" from="StgValue_195" to="exitcond3" fromId="195" toId="42">
</dataflow>
<dataflow id="197" from="_ssdm_op_SpecLoopTripCount" to="empty_5" fromId="144" toId="43">
</dataflow>
<dataflow id="199" from="StgValue_198" to="empty_5" fromId="198" toId="43">
</dataflow>
<dataflow id="200" from="StgValue_198" to="empty_5" fromId="198" toId="43">
</dataflow>
<dataflow id="201" from="StgValue_198" to="empty_5" fromId="198" toId="43">
</dataflow>
<dataflow id="202" from="m" to="m_1" fromId="41" toId="44">
</dataflow>
<dataflow id="204" from="StgValue_203" to="m_1" fromId="203" toId="44">
</dataflow>
<dataflow id="205" from="exitcond3" to="StgValue_45" fromId="42" toId="45">
</dataflow>
<dataflow id="206" from="m" to="tmp1" fromId="41" toId="46">
</dataflow>
<dataflow id="207" from="StgValue_195" to="tmp1" fromId="195" toId="46">
</dataflow>
<dataflow id="209" from="StgValue_208" to="mm" fromId="208" toId="48">
</dataflow>
<dataflow id="210" from="m" to="mm" fromId="41" toId="48">
</dataflow>
<dataflow id="211" from="tmp1" to="tmp1_cast" fromId="46" toId="49">
</dataflow>
<dataflow id="212" from="i_cast" to="ii" fromId="16" toId="50">
</dataflow>
<dataflow id="213" from="tmp1_cast" to="ii" fromId="49" toId="50">
</dataflow>
<dataflow id="215" from="_ssdm_op_BitSelect.i1.i6.i32" to="tmp" fromId="214" toId="51">
</dataflow>
<dataflow id="216" from="ii" to="tmp" fromId="50" toId="51">
</dataflow>
<dataflow id="218" from="StgValue_217" to="tmp" fromId="217" toId="51">
</dataflow>
<dataflow id="219" from="tmp" to="rev" fromId="51" toId="52">
</dataflow>
<dataflow id="221" from="StgValue_220" to="rev" fromId="220" toId="52">
</dataflow>
<dataflow id="222" from="ii" to="tmp_2" fromId="50" toId="53">
</dataflow>
<dataflow id="224" from="StgValue_223" to="tmp_2" fromId="223" toId="53">
</dataflow>
<dataflow id="225" from="ii" to="tmp_6_cast" fromId="50" toId="54">
</dataflow>
<dataflow id="227" from="_ssdm_op_BitConcatenate.i8.i6.i2" to="p_shl1" fromId="226" toId="55">
</dataflow>
<dataflow id="228" from="ii" to="p_shl1" fromId="50" toId="55">
</dataflow>
<dataflow id="229" from="StgValue_162" to="p_shl1" fromId="162" toId="55">
</dataflow>
<dataflow id="230" from="p_shl1" to="tmp_7" fromId="55" toId="56">
</dataflow>
<dataflow id="231" from="tmp_6_cast" to="tmp_7" fromId="54" toId="56">
</dataflow>
<dataflow id="232" from="tmp_7" to="tmp_7_cast" fromId="56" toId="57">
</dataflow>
<dataflow id="233" from="mm" to="tmp_9_cast5" fromId="48" toId="58">
</dataflow>
<dataflow id="235" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="p_shl2" fromId="234" toId="59">
</dataflow>
<dataflow id="236" from="mm" to="p_shl2" fromId="48" toId="59">
</dataflow>
<dataflow id="237" from="StgValue_162" to="p_shl2" fromId="162" toId="59">
</dataflow>
<dataflow id="238" from="p_shl2" to="p_shl2_cast" fromId="59" toId="60">
</dataflow>
<dataflow id="239" from="p_shl2_cast" to="tmp_3" fromId="60" toId="61">
</dataflow>
<dataflow id="240" from="tmp_9_cast5" to="tmp_3" fromId="58" toId="61">
</dataflow>
<dataflow id="241" from="tmp_2" to="tmp3" fromId="53" toId="62">
</dataflow>
<dataflow id="242" from="rev" to="tmp3" fromId="52" toId="62">
</dataflow>
<dataflow id="243" from="StgValue_162" to="n" fromId="162" toId="64">
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="244" from="StgValue_63" to="n" fromId="63" toId="64">
</dataflow>
<dataflow id="245" from="n_1" to="n" fromId="67" toId="64">
<BackEdge/>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="246" from="StgValue_104" to="n" fromId="104" toId="64">
<BackEdge/>
</dataflow>
<dataflow id="247" from="n" to="exitcond" fromId="64" toId="65">
</dataflow>
<dataflow id="248" from="StgValue_195" to="exitcond" fromId="195" toId="65">
</dataflow>
<dataflow id="249" from="_ssdm_op_SpecLoopTripCount" to="empty_6" fromId="144" toId="66">
</dataflow>
<dataflow id="250" from="StgValue_198" to="empty_6" fromId="198" toId="66">
</dataflow>
<dataflow id="251" from="StgValue_198" to="empty_6" fromId="198" toId="66">
</dataflow>
<dataflow id="252" from="StgValue_198" to="empty_6" fromId="198" toId="66">
</dataflow>
<dataflow id="253" from="n" to="n_1" fromId="64" toId="67">
</dataflow>
<dataflow id="254" from="StgValue_203" to="n_1" fromId="203" toId="67">
</dataflow>
<dataflow id="255" from="exitcond" to="StgValue_68" fromId="65" toId="68">
</dataflow>
<dataflow id="256" from="n" to="tmp2" fromId="64" toId="69">
</dataflow>
<dataflow id="257" from="StgValue_195" to="tmp2" fromId="195" toId="69">
</dataflow>
<dataflow id="258" from="StgValue_208" to="nn" fromId="208" toId="71">
</dataflow>
<dataflow id="259" from="n" to="nn" fromId="64" toId="71">
</dataflow>
<dataflow id="260" from="tmp2" to="tmp2_cast" fromId="69" toId="72">
</dataflow>
<dataflow id="261" from="tmp2_cast" to="jj" fromId="72" toId="73">
</dataflow>
<dataflow id="262" from="j_cast" to="jj" fromId="29" toId="73">
</dataflow>
<dataflow id="263" from="_ssdm_op_BitSelect.i1.i6.i32" to="tmp_6" fromId="214" toId="74">
</dataflow>
<dataflow id="264" from="jj" to="tmp_6" fromId="73" toId="74">
</dataflow>
<dataflow id="265" from="StgValue_217" to="tmp_6" fromId="217" toId="74">
</dataflow>
<dataflow id="266" from="tmp_6" to="rev4" fromId="74" toId="75">
</dataflow>
<dataflow id="267" from="StgValue_220" to="rev4" fromId="220" toId="75">
</dataflow>
<dataflow id="268" from="jj" to="tmp_8" fromId="73" toId="76">
</dataflow>
<dataflow id="269" from="StgValue_223" to="tmp_8" fromId="223" toId="76">
</dataflow>
<dataflow id="270" from="tmp_8" to="tmp4" fromId="76" toId="77">
</dataflow>
<dataflow id="271" from="rev4" to="tmp4" fromId="75" toId="77">
</dataflow>
<dataflow id="272" from="tmp4" to="or_cond2" fromId="77" toId="78">
</dataflow>
<dataflow id="273" from="tmp3" to="or_cond2" fromId="62" toId="78">
</dataflow>
<dataflow id="274" from="or_cond2" to="StgValue_79" fromId="78" toId="79">
</dataflow>
<dataflow id="275" from="jj" to="tmp_14_cast" fromId="73" toId="80">
</dataflow>
<dataflow id="276" from="tmp_7_cast" to="tmp_9" fromId="57" toId="81">
</dataflow>
<dataflow id="277" from="tmp_14_cast" to="tmp_9" fromId="80" toId="81">
</dataflow>
<dataflow id="278" from="tmp_9" to="tmp_15_cast" fromId="81" toId="82">
</dataflow>
<dataflow id="279" from="tmp_15_cast" to="tmp_s" fromId="82" toId="83">
</dataflow>
<dataflow id="280" from="nn" to="tmp_17_cast" fromId="71" toId="84">
</dataflow>
<dataflow id="281" from="tmp_3" to="tmp_10" fromId="61" toId="85">
</dataflow>
<dataflow id="282" from="tmp_17_cast" to="tmp_10" fromId="84" toId="85">
</dataflow>
<dataflow id="283" from="tmp_10" to="tmp_18_cast" fromId="85" toId="86">
</dataflow>
<dataflow id="284" from="tmp_18_cast" to="tmp_11" fromId="86" toId="87">
</dataflow>
<dataflow id="285" from="in_V" to="in_V_addr" fromId="121" toId="88">
</dataflow>
<dataflow id="286" from="StgValue_187" to="in_V_addr" fromId="187" toId="88">
</dataflow>
<dataflow id="287" from="tmp_s" to="in_V_addr" fromId="83" toId="88">
</dataflow>
<dataflow id="288" from="in_V_addr" to="in_V_load" fromId="88" toId="89">
</dataflow>
<dataflow id="289" from="kernel_V" to="kernel_V_addr" fromId="123" toId="90">
</dataflow>
<dataflow id="290" from="StgValue_187" to="kernel_V_addr" fromId="187" toId="90">
</dataflow>
<dataflow id="291" from="tmp_11" to="kernel_V_addr" fromId="87" toId="90">
</dataflow>
<dataflow id="292" from="kernel_V_addr" to="kernel_V_load" fromId="90" toId="91">
</dataflow>
<dataflow id="293" from="out_V_addr" to="p_Val2_s" fromId="38" toId="92">
</dataflow>
<dataflow id="294" from="in_V_addr" to="in_V_load" fromId="88" toId="93">
</dataflow>
<dataflow id="295" from="kernel_V_addr" to="kernel_V_load" fromId="90" toId="94">
</dataflow>
<dataflow id="296" from="out_V_addr" to="p_Val2_s" fromId="38" toId="95">
</dataflow>
<dataflow id="297" from="in_V_load" to="OP1_V" fromId="93" toId="96">
</dataflow>
<dataflow id="298" from="kernel_V_load" to="OP2_V" fromId="94" toId="97">
</dataflow>
<dataflow id="299" from="OP1_V" to="p_Val2_1" fromId="96" toId="98">
</dataflow>
<dataflow id="300" from="OP2_V" to="p_Val2_1" fromId="97" toId="98">
</dataflow>
<dataflow id="302" from="_ssdm_op_BitConcatenate.i28.i16.i12" to="tmp_12" fromId="301" toId="99">
</dataflow>
<dataflow id="303" from="p_Val2_s" to="tmp_12" fromId="95" toId="99">
</dataflow>
<dataflow id="305" from="StgValue_304" to="tmp_12" fromId="304" toId="99">
</dataflow>
<dataflow id="306" from="tmp_12" to="p_Val2_2" fromId="99" toId="100">
</dataflow>
<dataflow id="307" from="p_Val2_1" to="p_Val2_2" fromId="98" toId="100">
</dataflow>
<dataflow id="309" from="_ssdm_op_PartSelect.i16.i28.i32.i32" to="tmp_13" fromId="308" toId="101">
</dataflow>
<dataflow id="310" from="p_Val2_2" to="tmp_13" fromId="100" toId="101">
</dataflow>
<dataflow id="312" from="StgValue_311" to="tmp_13" fromId="311" toId="101">
</dataflow>
<dataflow id="314" from="StgValue_313" to="tmp_13" fromId="313" toId="101">
</dataflow>
<dataflow id="315" from="tmp_13" to="StgValue_102" fromId="101" toId="102">
</dataflow>
<dataflow id="316" from="out_V_addr" to="StgValue_102" fromId="38" toId="102">
</dataflow>
<dataflow id="317" from="exitcond1" to="StgValue_2" fromId="17" toId="2">
</dataflow>
<dataflow id="318" from="exitcond2" to="StgValue_3" fromId="30" toId="3">
</dataflow>
<dataflow id="319" from="exitcond3" to="StgValue_4" fromId="42" toId="4">
</dataflow>
<dataflow id="320" from="exitcond" to="StgValue_6" fromId="65" toId="6">
</dataflow>
<dataflow id="321" from="or_cond2" to="StgValue_7" fromId="78" toId="7">
</dataflow>
<dataflow id="322" from="or_cond2" to="StgValue_9" fromId="78" toId="9">
</dataflow>
</dataflows>


</stg>
