// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dense_ss_ap_fixed_ap_fixed_16_4_5_3_0_config17_s_HH_
#define _dense_ss_ap_fixed_ap_fixed_16_4_5_3_0_config17_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s.h"
#include "dense_ss_ap_fixed_ap_fixed_16_4_5_3_0_config17_s_w17_V.h"

namespace ap_rtl {

struct dense_ss_ap_fixed_ap_fixed_16_4_5_3_0_config17_s : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<16> > data_V_V_dout;
    sc_in< sc_logic > data_V_V_empty_n;
    sc_out< sc_logic > data_V_V_read;
    sc_out< sc_lv<16> > res_V_V_din;
    sc_in< sc_logic > res_V_V_full_n;
    sc_out< sc_logic > res_V_V_write;


    // Module declarations
    dense_ss_ap_fixed_ap_fixed_16_4_5_3_0_config17_s(sc_module_name name);
    SC_HAS_PROCESS(dense_ss_ap_fixed_ap_fixed_16_4_5_3_0_config17_s);

    ~dense_ss_ap_fixed_ap_fixed_16_4_5_3_0_config17_s();

    sc_trace_file* mVcdFile;

    dense_ss_ap_fixed_ap_fixed_16_4_5_3_0_config17_s_w17_V* w17_V_U;
    product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s* grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_240;
    product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s* grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_246;
    product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s* grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_252;
    product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s* grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_258;
    product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s* grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_264;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_lv<14> > w17_V_address0;
    sc_signal< sc_logic > w17_V_ce0;
    sc_signal< sc_lv<6> > w17_V_q0;
    sc_signal< sc_lv<14> > w17_V_address1;
    sc_signal< sc_logic > w17_V_ce1;
    sc_signal< sc_lv<6> > w17_V_q1;
    sc_signal< sc_lv<14> > w17_V_address2;
    sc_signal< sc_logic > w17_V_ce2;
    sc_signal< sc_lv<6> > w17_V_q2;
    sc_signal< sc_lv<14> > w17_V_address3;
    sc_signal< sc_logic > w17_V_ce3;
    sc_signal< sc_lv<6> > w17_V_q3;
    sc_signal< sc_lv<14> > w17_V_address4;
    sc_signal< sc_logic > w17_V_ce4;
    sc_signal< sc_lv<6> > w17_V_q4;
    sc_signal< sc_logic > data_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln389_reg_369;
    sc_signal< sc_logic > res_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<16> > tmp_V_16_reg_164;
    sc_signal< sc_lv<16> > tmp_V_15_reg_177;
    sc_signal< sc_lv<16> > tmp_V_14_reg_190;
    sc_signal< sc_lv<16> > tmp_V_13_reg_203;
    sc_signal< sc_lv<16> > tmp_V_reg_216;
    sc_signal< sc_lv<12> > i_in_0_reg_229;
    sc_signal< sc_lv<1> > icmp_ln389_fu_270_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln389_reg_369_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln389_reg_369_pp0_iter2_reg;
    sc_signal< sc_lv<12> > i_in_fu_276_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<16> > tmp_V_18_reg_403;
    sc_signal< sc_lv<6> > w17_V_load_reg_412;
    sc_signal< sc_lv<6> > w17_V_load_1_reg_417;
    sc_signal< sc_lv<6> > w17_V_load_2_reg_422;
    sc_signal< sc_lv<6> > w17_V_load_3_reg_427;
    sc_signal< sc_lv<6> > w17_V_load_4_reg_432;
    sc_signal< sc_lv<16> > acc_0_V_fu_339_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<16> > acc_1_V_fu_345_p2;
    sc_signal< sc_lv<16> > acc_2_V_fu_351_p2;
    sc_signal< sc_lv<16> > acc_3_V_fu_357_p2;
    sc_signal< sc_lv<16> > acc_4_V_fu_363_p2;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<16> > grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_240_ap_return;
    sc_signal< sc_logic > grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_240_ap_ce;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0_ignore_call8;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1_ignore_call8;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2_ignore_call8;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3_ignore_call8;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp51;
    sc_signal< sc_lv<16> > grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_246_ap_return;
    sc_signal< sc_logic > grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_246_ap_ce;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0_ignore_call14;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1_ignore_call14;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2_ignore_call14;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3_ignore_call14;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp52;
    sc_signal< sc_lv<16> > grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_252_ap_return;
    sc_signal< sc_logic > grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_252_ap_ce;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0_ignore_call20;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1_ignore_call20;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2_ignore_call20;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3_ignore_call20;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp53;
    sc_signal< sc_lv<16> > grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_258_ap_return;
    sc_signal< sc_logic > grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_258_ap_ce;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0_ignore_call26;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1_ignore_call26;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2_ignore_call26;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3_ignore_call26;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp54;
    sc_signal< sc_lv<16> > grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_264_ap_return;
    sc_signal< sc_logic > grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_264_ap_ce;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0_ignore_call32;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1_ignore_call32;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2_ignore_call32;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3_ignore_call32;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp55;
    sc_signal< sc_lv<64> > zext_ln399_fu_290_p1;
    sc_signal< sc_lv<64> > zext_ln399_1_fu_301_p1;
    sc_signal< sc_lv<64> > zext_ln399_2_fu_312_p1;
    sc_signal< sc_lv<64> > zext_ln399_3_fu_323_p1;
    sc_signal< sc_lv<64> > zext_ln399_4_fu_334_p1;
    sc_signal< sc_lv<13> > zext_ln389_1_fu_286_p1;
    sc_signal< sc_lv<13> > add_ln398_fu_295_p2;
    sc_signal< sc_lv<13> > add_ln398_1_fu_306_p2;
    sc_signal< sc_lv<14> > zext_ln389_fu_282_p1;
    sc_signal< sc_lv<14> > add_ln398_2_fu_317_p2;
    sc_signal< sc_lv<14> > add_ln398_3_fu_328_p2;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_state1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage0;
    static const sc_lv<7> ap_ST_fsm_state6;
    static const sc_lv<7> ap_ST_fsm_state7;
    static const sc_lv<7> ap_ST_fsm_state8;
    static const sc_lv<7> ap_ST_fsm_state9;
    static const sc_lv<7> ap_ST_fsm_state10;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<16> ap_const_lv16_FEBD;
    static const sc_lv<16> ap_const_lv16_FCE1;
    static const sc_lv<16> ap_const_lv16_FF96;
    static const sc_lv<16> ap_const_lv16_28;
    static const sc_lv<16> ap_const_lv16_FD66;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<12> ap_const_lv12_900;
    static const sc_lv<12> ap_const_lv12_1;
    static const sc_lv<13> ap_const_lv13_900;
    static const sc_lv<13> ap_const_lv13_1200;
    static const sc_lv<14> ap_const_lv14_1B00;
    static const sc_lv<14> ap_const_lv14_2400;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_acc_0_V_fu_339_p2();
    void thread_acc_1_V_fu_345_p2();
    void thread_acc_2_V_fu_351_p2();
    void thread_acc_3_V_fu_357_p2();
    void thread_acc_4_V_fu_363_p2();
    void thread_add_ln398_1_fu_306_p2();
    void thread_add_ln398_2_fu_317_p2();
    void thread_add_ln398_3_fu_328_p2();
    void thread_add_ln398_fu_295_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp51();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp52();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp53();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp54();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp55();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter0_ignore_call14();
    void thread_ap_block_state2_pp0_stage0_iter0_ignore_call20();
    void thread_ap_block_state2_pp0_stage0_iter0_ignore_call26();
    void thread_ap_block_state2_pp0_stage0_iter0_ignore_call32();
    void thread_ap_block_state2_pp0_stage0_iter0_ignore_call8();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter1_ignore_call14();
    void thread_ap_block_state3_pp0_stage0_iter1_ignore_call20();
    void thread_ap_block_state3_pp0_stage0_iter1_ignore_call26();
    void thread_ap_block_state3_pp0_stage0_iter1_ignore_call32();
    void thread_ap_block_state3_pp0_stage0_iter1_ignore_call8();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter2_ignore_call14();
    void thread_ap_block_state4_pp0_stage0_iter2_ignore_call20();
    void thread_ap_block_state4_pp0_stage0_iter2_ignore_call26();
    void thread_ap_block_state4_pp0_stage0_iter2_ignore_call32();
    void thread_ap_block_state4_pp0_stage0_iter2_ignore_call8();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state5_pp0_stage0_iter3_ignore_call14();
    void thread_ap_block_state5_pp0_stage0_iter3_ignore_call20();
    void thread_ap_block_state5_pp0_stage0_iter3_ignore_call26();
    void thread_ap_block_state5_pp0_stage0_iter3_ignore_call32();
    void thread_ap_block_state5_pp0_stage0_iter3_ignore_call8();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_data_V_V_blk_n();
    void thread_data_V_V_read();
    void thread_grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_240_ap_ce();
    void thread_grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_246_ap_ce();
    void thread_grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_252_ap_ce();
    void thread_grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_258_ap_ce();
    void thread_grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_264_ap_ce();
    void thread_i_in_fu_276_p2();
    void thread_icmp_ln389_fu_270_p2();
    void thread_internal_ap_ready();
    void thread_real_start();
    void thread_res_V_V_blk_n();
    void thread_res_V_V_din();
    void thread_res_V_V_write();
    void thread_start_out();
    void thread_start_write();
    void thread_w17_V_address0();
    void thread_w17_V_address1();
    void thread_w17_V_address2();
    void thread_w17_V_address3();
    void thread_w17_V_address4();
    void thread_w17_V_ce0();
    void thread_w17_V_ce1();
    void thread_w17_V_ce2();
    void thread_w17_V_ce3();
    void thread_w17_V_ce4();
    void thread_zext_ln389_1_fu_286_p1();
    void thread_zext_ln389_fu_282_p1();
    void thread_zext_ln399_1_fu_301_p1();
    void thread_zext_ln399_2_fu_312_p1();
    void thread_zext_ln399_3_fu_323_p1();
    void thread_zext_ln399_4_fu_334_p1();
    void thread_zext_ln399_fu_290_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
