// -------------------------------------------------------------
// 
// File Name: F:\FileFolder\DVB\dvbs2_tx_new\hdlsrc\dvbs2hdlTransmitter\dvbs2hdlTransmitterCore\dvbs2hdlTransmitterCore_For_Each_Subsystem.v
// Created: 2024-01-10 13:49:59
// 
// Generated by MATLAB 23.2, HDL Coder 23.2, and Simulink 23.2
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: dvbs2hdlTransmitterCore_For_Each_Subsystem
// Source Path: dvbs2hdlTransmitterCore/DVB-S2 Tx/PL Frame Generator/PL Header Generator/PL Header Bits Generator/PLSC 
// Generator/Bi Orthogonal Coding (32,6)/Integer to Bit Convertor/For Each Subsyste
// Hierarchy Level: 9
// Model version: 4.5
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module dvbs2hdlTransmitterCore_For_Each_Subsystem
          (In1,
           Out1_0,
           Out1_1);


  input   [15:0] In1;  // uint16
  output  [7:0] Out1_0;  // uint8
  output  [7:0] Out1_1;  // uint8


  wire [7:0] Extract_Bits2_out1;  // uint8
  wire [7:0] Extract_Bits3_out1;  // uint8


  assign Extract_Bits2_out1 = In1[15:8];



  assign Out1_0 = Extract_Bits2_out1;

  assign Extract_Bits3_out1 = In1[7:0];



  assign Out1_1 = Extract_Bits3_out1;

endmodule  // dvbs2hdlTransmitterCore_For_Each_Subsystem

