#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001c1e81b43f0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001c1e82316a0_0 .net "PC", 31 0, v000001c1e8228c50_0;  1 drivers
v000001c1e82311a0_0 .var "clk", 0 0;
v000001c1e8231ec0_0 .net "clkout", 0 0, L_000001c1e8232e00;  1 drivers
v000001c1e8231740_0 .net "cycles_consumed", 31 0, v000001c1e8232280_0;  1 drivers
v000001c1e82325a0_0 .var "rst", 0 0;
S_000001c1e81562a0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001c1e81b43f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001c1e81cf560 .param/l "RType" 0 4 2, C4<000000>;
P_000001c1e81cf598 .param/l "add" 0 4 5, C4<100000>;
P_000001c1e81cf5d0 .param/l "addi" 0 4 8, C4<001000>;
P_000001c1e81cf608 .param/l "addu" 0 4 5, C4<100001>;
P_000001c1e81cf640 .param/l "and_" 0 4 5, C4<100100>;
P_000001c1e81cf678 .param/l "andi" 0 4 8, C4<001100>;
P_000001c1e81cf6b0 .param/l "beq" 0 4 10, C4<000100>;
P_000001c1e81cf6e8 .param/l "bne" 0 4 10, C4<000101>;
P_000001c1e81cf720 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001c1e81cf758 .param/l "j" 0 4 12, C4<000010>;
P_000001c1e81cf790 .param/l "jal" 0 4 12, C4<000011>;
P_000001c1e81cf7c8 .param/l "jr" 0 4 6, C4<001000>;
P_000001c1e81cf800 .param/l "lw" 0 4 8, C4<100011>;
P_000001c1e81cf838 .param/l "nor_" 0 4 5, C4<100111>;
P_000001c1e81cf870 .param/l "or_" 0 4 5, C4<100101>;
P_000001c1e81cf8a8 .param/l "ori" 0 4 8, C4<001101>;
P_000001c1e81cf8e0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001c1e81cf918 .param/l "sll" 0 4 6, C4<000000>;
P_000001c1e81cf950 .param/l "slt" 0 4 5, C4<101010>;
P_000001c1e81cf988 .param/l "slti" 0 4 8, C4<101010>;
P_000001c1e81cf9c0 .param/l "srl" 0 4 6, C4<000010>;
P_000001c1e81cf9f8 .param/l "sub" 0 4 5, C4<100010>;
P_000001c1e81cfa30 .param/l "subu" 0 4 5, C4<100011>;
P_000001c1e81cfa68 .param/l "sw" 0 4 8, C4<101011>;
P_000001c1e81cfaa0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001c1e81cfad8 .param/l "xori" 0 4 8, C4<001110>;
L_000001c1e8233340 .functor NOT 1, v000001c1e82325a0_0, C4<0>, C4<0>, C4<0>;
L_000001c1e8233500 .functor NOT 1, v000001c1e82325a0_0, C4<0>, C4<0>, C4<0>;
L_000001c1e82339d0 .functor NOT 1, v000001c1e82325a0_0, C4<0>, C4<0>, C4<0>;
L_000001c1e82333b0 .functor NOT 1, v000001c1e82325a0_0, C4<0>, C4<0>, C4<0>;
L_000001c1e8233b20 .functor NOT 1, v000001c1e82325a0_0, C4<0>, C4<0>, C4<0>;
L_000001c1e8233880 .functor NOT 1, v000001c1e82325a0_0, C4<0>, C4<0>, C4<0>;
L_000001c1e82335e0 .functor NOT 1, v000001c1e82325a0_0, C4<0>, C4<0>, C4<0>;
L_000001c1e8232cb0 .functor NOT 1, v000001c1e82325a0_0, C4<0>, C4<0>, C4<0>;
L_000001c1e8232e00 .functor OR 1, v000001c1e82311a0_0, v000001c1e81bacd0_0, C4<0>, C4<0>;
L_000001c1e82336c0 .functor OR 1, L_000001c1e827c450, L_000001c1e827bd70, C4<0>, C4<0>;
L_000001c1e8233570 .functor AND 1, L_000001c1e827c090, L_000001c1e827bf50, C4<1>, C4<1>;
L_000001c1e8232d90 .functor NOT 1, v000001c1e82325a0_0, C4<0>, C4<0>, C4<0>;
L_000001c1e82337a0 .functor OR 1, L_000001c1e827c310, L_000001c1e827c3b0, C4<0>, C4<0>;
L_000001c1e8233490 .functor OR 1, L_000001c1e82337a0, L_000001c1e827d490, C4<0>, C4<0>;
L_000001c1e8233110 .functor OR 1, L_000001c1e827da30, L_000001c1e828f230, C4<0>, C4<0>;
L_000001c1e8232fc0 .functor AND 1, L_000001c1e827d7b0, L_000001c1e8233110, C4<1>, C4<1>;
L_000001c1e8233ab0 .functor OR 1, L_000001c1e828dcf0, L_000001c1e828eab0, C4<0>, C4<0>;
L_000001c1e8232ee0 .functor AND 1, L_000001c1e828f190, L_000001c1e8233ab0, C4<1>, C4<1>;
L_000001c1e82330a0 .functor NOT 1, L_000001c1e8232e00, C4<0>, C4<0>, C4<0>;
v000001c1e8228e30_0 .net "ALUOp", 3 0, v000001c1e81ba0f0_0;  1 drivers
v000001c1e8228ed0_0 .net "ALUResult", 31 0, v000001c1e8228890_0;  1 drivers
v000001c1e8228f70_0 .net "ALUSrc", 0 0, v000001c1e81ba190_0;  1 drivers
v000001c1e81ebd40_0 .net "ALUin2", 31 0, L_000001c1e828e3d0;  1 drivers
v000001c1e81ed320_0 .net "MemReadEn", 0 0, v000001c1e81bab90_0;  1 drivers
v000001c1e81ec920_0 .net "MemWriteEn", 0 0, v000001c1e81bb270_0;  1 drivers
v000001c1e81ecce0_0 .net "MemtoReg", 0 0, v000001c1e81bb310_0;  1 drivers
v000001c1e81ecec0_0 .net "PC", 31 0, v000001c1e8228c50_0;  alias, 1 drivers
v000001c1e81ed5a0_0 .net "PCPlus1", 31 0, L_000001c1e827dad0;  1 drivers
v000001c1e81ed460_0 .net "PCsrc", 0 0, v000001c1e8229470_0;  1 drivers
v000001c1e81ec100_0 .net "RegDst", 0 0, v000001c1e81ba550_0;  1 drivers
v000001c1e81ec9c0_0 .net "RegWriteEn", 0 0, v000001c1e81baa50_0;  1 drivers
v000001c1e81ecf60_0 .net "WriteRegister", 4 0, L_000001c1e827c1d0;  1 drivers
v000001c1e81ed640_0 .net *"_ivl_0", 0 0, L_000001c1e8233340;  1 drivers
L_000001c1e8233cc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c1e81ed6e0_0 .net/2u *"_ivl_10", 4 0, L_000001c1e8233cc0;  1 drivers
L_000001c1e82340b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c1e81ed000_0 .net *"_ivl_101", 15 0, L_000001c1e82340b0;  1 drivers
v000001c1e81ed780_0 .net *"_ivl_102", 31 0, L_000001c1e827c950;  1 drivers
L_000001c1e82340f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c1e81ecc40_0 .net *"_ivl_105", 25 0, L_000001c1e82340f8;  1 drivers
L_000001c1e8234140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c1e81ecd80_0 .net/2u *"_ivl_106", 31 0, L_000001c1e8234140;  1 drivers
v000001c1e81ebde0_0 .net *"_ivl_108", 0 0, L_000001c1e827c090;  1 drivers
L_000001c1e8234188 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001c1e81ecba0_0 .net/2u *"_ivl_110", 5 0, L_000001c1e8234188;  1 drivers
v000001c1e81ebe80_0 .net *"_ivl_112", 0 0, L_000001c1e827bf50;  1 drivers
v000001c1e81ed3c0_0 .net *"_ivl_115", 0 0, L_000001c1e8233570;  1 drivers
v000001c1e81ebfc0_0 .net *"_ivl_116", 47 0, L_000001c1e827cd10;  1 drivers
L_000001c1e82341d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c1e81ed820_0 .net *"_ivl_119", 15 0, L_000001c1e82341d0;  1 drivers
L_000001c1e8233d08 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001c1e81ebf20_0 .net/2u *"_ivl_12", 5 0, L_000001c1e8233d08;  1 drivers
v000001c1e81ec6a0_0 .net *"_ivl_120", 47 0, L_000001c1e827be10;  1 drivers
L_000001c1e8234218 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c1e81ece20_0 .net *"_ivl_123", 15 0, L_000001c1e8234218;  1 drivers
v000001c1e81ec060_0 .net *"_ivl_125", 0 0, L_000001c1e827cf90;  1 drivers
v000001c1e81ed1e0_0 .net *"_ivl_126", 31 0, L_000001c1e827bcd0;  1 drivers
v000001c1e81edaa0_0 .net *"_ivl_128", 47 0, L_000001c1e827c130;  1 drivers
v000001c1e81ed0a0_0 .net *"_ivl_130", 47 0, L_000001c1e827d3f0;  1 drivers
v000001c1e81ed960_0 .net *"_ivl_132", 47 0, L_000001c1e827ca90;  1 drivers
v000001c1e81ec4c0_0 .net *"_ivl_134", 47 0, L_000001c1e827c9f0;  1 drivers
v000001c1e81ed8c0_0 .net *"_ivl_14", 0 0, L_000001c1e8230e80;  1 drivers
v000001c1e81ed140_0 .net *"_ivl_140", 0 0, L_000001c1e8232d90;  1 drivers
L_000001c1e82342a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c1e81ec420_0 .net/2u *"_ivl_142", 31 0, L_000001c1e82342a8;  1 drivers
L_000001c1e8234380 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001c1e81ec560_0 .net/2u *"_ivl_146", 5 0, L_000001c1e8234380;  1 drivers
v000001c1e81ed280_0 .net *"_ivl_148", 0 0, L_000001c1e827c310;  1 drivers
L_000001c1e82343c8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001c1e81ed500_0 .net/2u *"_ivl_150", 5 0, L_000001c1e82343c8;  1 drivers
v000001c1e81eda00_0 .net *"_ivl_152", 0 0, L_000001c1e827c3b0;  1 drivers
v000001c1e81ebc00_0 .net *"_ivl_155", 0 0, L_000001c1e82337a0;  1 drivers
L_000001c1e8234410 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001c1e81ec1a0_0 .net/2u *"_ivl_156", 5 0, L_000001c1e8234410;  1 drivers
v000001c1e81ebca0_0 .net *"_ivl_158", 0 0, L_000001c1e827d490;  1 drivers
L_000001c1e8233d50 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001c1e81eca60_0 .net/2u *"_ivl_16", 4 0, L_000001c1e8233d50;  1 drivers
v000001c1e81ec600_0 .net *"_ivl_161", 0 0, L_000001c1e8233490;  1 drivers
L_000001c1e8234458 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c1e81ec240_0 .net/2u *"_ivl_162", 15 0, L_000001c1e8234458;  1 drivers
v000001c1e81ec740_0 .net *"_ivl_164", 31 0, L_000001c1e827ce50;  1 drivers
v000001c1e81ec7e0_0 .net *"_ivl_167", 0 0, L_000001c1e827cef0;  1 drivers
v000001c1e81ec2e0_0 .net *"_ivl_168", 15 0, L_000001c1e827d030;  1 drivers
v000001c1e81ec380_0 .net *"_ivl_170", 31 0, L_000001c1e827d990;  1 drivers
v000001c1e81ec880_0 .net *"_ivl_174", 31 0, L_000001c1e827d710;  1 drivers
L_000001c1e82344a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c1e81ecb00_0 .net *"_ivl_177", 25 0, L_000001c1e82344a0;  1 drivers
L_000001c1e82344e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c1e822f4b0_0 .net/2u *"_ivl_178", 31 0, L_000001c1e82344e8;  1 drivers
v000001c1e822f230_0 .net *"_ivl_180", 0 0, L_000001c1e827d7b0;  1 drivers
L_000001c1e8234530 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001c1e822ff50_0 .net/2u *"_ivl_182", 5 0, L_000001c1e8234530;  1 drivers
v000001c1e82308b0_0 .net *"_ivl_184", 0 0, L_000001c1e827da30;  1 drivers
L_000001c1e8234578 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001c1e8230090_0 .net/2u *"_ivl_186", 5 0, L_000001c1e8234578;  1 drivers
v000001c1e8230130_0 .net *"_ivl_188", 0 0, L_000001c1e828f230;  1 drivers
v000001c1e822f2d0_0 .net *"_ivl_19", 4 0, L_000001c1e8232780;  1 drivers
v000001c1e82301d0_0 .net *"_ivl_191", 0 0, L_000001c1e8233110;  1 drivers
v000001c1e822ee70_0 .net *"_ivl_193", 0 0, L_000001c1e8232fc0;  1 drivers
L_000001c1e82345c0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001c1e82303b0_0 .net/2u *"_ivl_194", 5 0, L_000001c1e82345c0;  1 drivers
v000001c1e822f0f0_0 .net *"_ivl_196", 0 0, L_000001c1e828faf0;  1 drivers
L_000001c1e8234608 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c1e8230a90_0 .net/2u *"_ivl_198", 31 0, L_000001c1e8234608;  1 drivers
L_000001c1e8233c78 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001c1e822ec90_0 .net/2u *"_ivl_2", 5 0, L_000001c1e8233c78;  1 drivers
v000001c1e822f550_0 .net *"_ivl_20", 4 0, L_000001c1e82321e0;  1 drivers
v000001c1e822f5f0_0 .net *"_ivl_200", 31 0, L_000001c1e828f2d0;  1 drivers
v000001c1e8230310_0 .net *"_ivl_204", 31 0, L_000001c1e828fb90;  1 drivers
L_000001c1e8234650 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c1e82306d0_0 .net *"_ivl_207", 25 0, L_000001c1e8234650;  1 drivers
L_000001c1e8234698 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c1e822f730_0 .net/2u *"_ivl_208", 31 0, L_000001c1e8234698;  1 drivers
v000001c1e822f910_0 .net *"_ivl_210", 0 0, L_000001c1e828f190;  1 drivers
L_000001c1e82346e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001c1e8230950_0 .net/2u *"_ivl_212", 5 0, L_000001c1e82346e0;  1 drivers
v000001c1e822ed30_0 .net *"_ivl_214", 0 0, L_000001c1e828dcf0;  1 drivers
L_000001c1e8234728 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001c1e822fd70_0 .net/2u *"_ivl_216", 5 0, L_000001c1e8234728;  1 drivers
v000001c1e82304f0_0 .net *"_ivl_218", 0 0, L_000001c1e828eab0;  1 drivers
v000001c1e822f9b0_0 .net *"_ivl_221", 0 0, L_000001c1e8233ab0;  1 drivers
v000001c1e822efb0_0 .net *"_ivl_223", 0 0, L_000001c1e8232ee0;  1 drivers
L_000001c1e8234770 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001c1e822f050_0 .net/2u *"_ivl_224", 5 0, L_000001c1e8234770;  1 drivers
v000001c1e822fa50_0 .net *"_ivl_226", 0 0, L_000001c1e828f370;  1 drivers
v000001c1e82309f0_0 .net *"_ivl_228", 31 0, L_000001c1e828ef10;  1 drivers
v000001c1e8230630_0 .net *"_ivl_24", 0 0, L_000001c1e82339d0;  1 drivers
L_000001c1e8233d98 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c1e822f190_0 .net/2u *"_ivl_26", 4 0, L_000001c1e8233d98;  1 drivers
v000001c1e8230270_0 .net *"_ivl_29", 4 0, L_000001c1e8230f20;  1 drivers
v000001c1e8230770_0 .net *"_ivl_32", 0 0, L_000001c1e82333b0;  1 drivers
L_000001c1e8233de0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c1e8230810_0 .net/2u *"_ivl_34", 4 0, L_000001c1e8233de0;  1 drivers
v000001c1e8230450_0 .net *"_ivl_37", 4 0, L_000001c1e82326e0;  1 drivers
v000001c1e8230b30_0 .net *"_ivl_40", 0 0, L_000001c1e8233b20;  1 drivers
L_000001c1e8233e28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c1e822edd0_0 .net/2u *"_ivl_42", 15 0, L_000001c1e8233e28;  1 drivers
v000001c1e822f7d0_0 .net *"_ivl_45", 15 0, L_000001c1e827d0d0;  1 drivers
v000001c1e822f370_0 .net *"_ivl_48", 0 0, L_000001c1e8233880;  1 drivers
v000001c1e822feb0_0 .net *"_ivl_5", 5 0, L_000001c1e8231f60;  1 drivers
L_000001c1e8233e70 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c1e822f410_0 .net/2u *"_ivl_50", 36 0, L_000001c1e8233e70;  1 drivers
L_000001c1e8233eb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c1e822fe10_0 .net/2u *"_ivl_52", 31 0, L_000001c1e8233eb8;  1 drivers
v000001c1e822ef10_0 .net *"_ivl_55", 4 0, L_000001c1e827d2b0;  1 drivers
v000001c1e822f690_0 .net *"_ivl_56", 36 0, L_000001c1e827c810;  1 drivers
v000001c1e822f870_0 .net *"_ivl_58", 36 0, L_000001c1e827beb0;  1 drivers
v000001c1e8230590_0 .net *"_ivl_62", 0 0, L_000001c1e82335e0;  1 drivers
L_000001c1e8233f00 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001c1e822fc30_0 .net/2u *"_ivl_64", 5 0, L_000001c1e8233f00;  1 drivers
v000001c1e822faf0_0 .net *"_ivl_67", 5 0, L_000001c1e827bff0;  1 drivers
v000001c1e822fb90_0 .net *"_ivl_70", 0 0, L_000001c1e8232cb0;  1 drivers
L_000001c1e8233f48 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c1e822fcd0_0 .net/2u *"_ivl_72", 57 0, L_000001c1e8233f48;  1 drivers
L_000001c1e8233f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c1e822fff0_0 .net/2u *"_ivl_74", 31 0, L_000001c1e8233f90;  1 drivers
v000001c1e8232000_0 .net *"_ivl_77", 25 0, L_000001c1e827c4f0;  1 drivers
v000001c1e8232640_0 .net *"_ivl_78", 57 0, L_000001c1e827d850;  1 drivers
v000001c1e8231d80_0 .net *"_ivl_8", 0 0, L_000001c1e8233500;  1 drivers
v000001c1e8231a60_0 .net *"_ivl_80", 57 0, L_000001c1e827d170;  1 drivers
L_000001c1e8233fd8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c1e8231880_0 .net/2u *"_ivl_84", 31 0, L_000001c1e8233fd8;  1 drivers
L_000001c1e8234020 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001c1e8231e20_0 .net/2u *"_ivl_88", 5 0, L_000001c1e8234020;  1 drivers
v000001c1e8231060_0 .net *"_ivl_90", 0 0, L_000001c1e827c450;  1 drivers
L_000001c1e8234068 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001c1e8231240_0 .net/2u *"_ivl_92", 5 0, L_000001c1e8234068;  1 drivers
v000001c1e8232820_0 .net *"_ivl_94", 0 0, L_000001c1e827bd70;  1 drivers
v000001c1e82328c0_0 .net *"_ivl_97", 0 0, L_000001c1e82336c0;  1 drivers
v000001c1e8232aa0_0 .net *"_ivl_98", 47 0, L_000001c1e827d5d0;  1 drivers
v000001c1e8230fc0_0 .net "adderResult", 31 0, L_000001c1e827cb30;  1 drivers
v000001c1e8231920_0 .net "address", 31 0, L_000001c1e827c8b0;  1 drivers
v000001c1e8231b00_0 .net "clk", 0 0, L_000001c1e8232e00;  alias, 1 drivers
v000001c1e8232280_0 .var "cycles_consumed", 31 0;
v000001c1e8231100_0 .net "extImm", 31 0, L_000001c1e827d530;  1 drivers
v000001c1e8232320_0 .net "funct", 5 0, L_000001c1e827d210;  1 drivers
v000001c1e82323c0_0 .net "hlt", 0 0, v000001c1e81bacd0_0;  1 drivers
v000001c1e8232140_0 .net "imm", 15 0, L_000001c1e827c770;  1 drivers
v000001c1e8232b40_0 .net "immediate", 31 0, L_000001c1e828f0f0;  1 drivers
v000001c1e8230ca0_0 .net "input_clk", 0 0, v000001c1e82311a0_0;  1 drivers
v000001c1e82312e0_0 .net "instruction", 31 0, L_000001c1e827db70;  1 drivers
v000001c1e8232960_0 .net "memoryReadData", 31 0, v000001c1e8228bb0_0;  1 drivers
v000001c1e8230d40_0 .net "nextPC", 31 0, L_000001c1e827cbd0;  1 drivers
v000001c1e8231380_0 .net "opcode", 5 0, L_000001c1e82317e0;  1 drivers
v000001c1e8232500_0 .net "rd", 4 0, L_000001c1e8231ce0;  1 drivers
v000001c1e82319c0_0 .net "readData1", 31 0, L_000001c1e8233650;  1 drivers
v000001c1e8231600_0 .net "readData1_w", 31 0, L_000001c1e828e1f0;  1 drivers
v000001c1e8232a00_0 .net "readData2", 31 0, L_000001c1e8232e70;  1 drivers
v000001c1e82320a0_0 .net "rs", 4 0, L_000001c1e8232460;  1 drivers
v000001c1e8231420_0 .net "rst", 0 0, v000001c1e82325a0_0;  1 drivers
v000001c1e8231ba0_0 .net "rt", 4 0, L_000001c1e827c6d0;  1 drivers
v000001c1e8230de0_0 .net "shamt", 31 0, L_000001c1e827cdb0;  1 drivers
v000001c1e8231560_0 .net "wire_instruction", 31 0, L_000001c1e8233960;  1 drivers
v000001c1e82314c0_0 .net "writeData", 31 0, L_000001c1e828f7d0;  1 drivers
v000001c1e8231c40_0 .net "zero", 0 0, L_000001c1e828e790;  1 drivers
L_000001c1e8231f60 .part L_000001c1e827db70, 26, 6;
L_000001c1e82317e0 .functor MUXZ 6, L_000001c1e8231f60, L_000001c1e8233c78, L_000001c1e8233340, C4<>;
L_000001c1e8230e80 .cmp/eq 6, L_000001c1e82317e0, L_000001c1e8233d08;
L_000001c1e8232780 .part L_000001c1e827db70, 11, 5;
L_000001c1e82321e0 .functor MUXZ 5, L_000001c1e8232780, L_000001c1e8233d50, L_000001c1e8230e80, C4<>;
L_000001c1e8231ce0 .functor MUXZ 5, L_000001c1e82321e0, L_000001c1e8233cc0, L_000001c1e8233500, C4<>;
L_000001c1e8230f20 .part L_000001c1e827db70, 21, 5;
L_000001c1e8232460 .functor MUXZ 5, L_000001c1e8230f20, L_000001c1e8233d98, L_000001c1e82339d0, C4<>;
L_000001c1e82326e0 .part L_000001c1e827db70, 16, 5;
L_000001c1e827c6d0 .functor MUXZ 5, L_000001c1e82326e0, L_000001c1e8233de0, L_000001c1e82333b0, C4<>;
L_000001c1e827d0d0 .part L_000001c1e827db70, 0, 16;
L_000001c1e827c770 .functor MUXZ 16, L_000001c1e827d0d0, L_000001c1e8233e28, L_000001c1e8233b20, C4<>;
L_000001c1e827d2b0 .part L_000001c1e827db70, 6, 5;
L_000001c1e827c810 .concat [ 5 32 0 0], L_000001c1e827d2b0, L_000001c1e8233eb8;
L_000001c1e827beb0 .functor MUXZ 37, L_000001c1e827c810, L_000001c1e8233e70, L_000001c1e8233880, C4<>;
L_000001c1e827cdb0 .part L_000001c1e827beb0, 0, 32;
L_000001c1e827bff0 .part L_000001c1e827db70, 0, 6;
L_000001c1e827d210 .functor MUXZ 6, L_000001c1e827bff0, L_000001c1e8233f00, L_000001c1e82335e0, C4<>;
L_000001c1e827c4f0 .part L_000001c1e827db70, 0, 26;
L_000001c1e827d850 .concat [ 26 32 0 0], L_000001c1e827c4f0, L_000001c1e8233f90;
L_000001c1e827d170 .functor MUXZ 58, L_000001c1e827d850, L_000001c1e8233f48, L_000001c1e8232cb0, C4<>;
L_000001c1e827c8b0 .part L_000001c1e827d170, 0, 32;
L_000001c1e827dad0 .arith/sum 32, v000001c1e8228c50_0, L_000001c1e8233fd8;
L_000001c1e827c450 .cmp/eq 6, L_000001c1e82317e0, L_000001c1e8234020;
L_000001c1e827bd70 .cmp/eq 6, L_000001c1e82317e0, L_000001c1e8234068;
L_000001c1e827d5d0 .concat [ 32 16 0 0], L_000001c1e827c8b0, L_000001c1e82340b0;
L_000001c1e827c950 .concat [ 6 26 0 0], L_000001c1e82317e0, L_000001c1e82340f8;
L_000001c1e827c090 .cmp/eq 32, L_000001c1e827c950, L_000001c1e8234140;
L_000001c1e827bf50 .cmp/eq 6, L_000001c1e827d210, L_000001c1e8234188;
L_000001c1e827cd10 .concat [ 32 16 0 0], L_000001c1e8233650, L_000001c1e82341d0;
L_000001c1e827be10 .concat [ 32 16 0 0], v000001c1e8228c50_0, L_000001c1e8234218;
L_000001c1e827cf90 .part L_000001c1e827c770, 15, 1;
LS_000001c1e827bcd0_0_0 .concat [ 1 1 1 1], L_000001c1e827cf90, L_000001c1e827cf90, L_000001c1e827cf90, L_000001c1e827cf90;
LS_000001c1e827bcd0_0_4 .concat [ 1 1 1 1], L_000001c1e827cf90, L_000001c1e827cf90, L_000001c1e827cf90, L_000001c1e827cf90;
LS_000001c1e827bcd0_0_8 .concat [ 1 1 1 1], L_000001c1e827cf90, L_000001c1e827cf90, L_000001c1e827cf90, L_000001c1e827cf90;
LS_000001c1e827bcd0_0_12 .concat [ 1 1 1 1], L_000001c1e827cf90, L_000001c1e827cf90, L_000001c1e827cf90, L_000001c1e827cf90;
LS_000001c1e827bcd0_0_16 .concat [ 1 1 1 1], L_000001c1e827cf90, L_000001c1e827cf90, L_000001c1e827cf90, L_000001c1e827cf90;
LS_000001c1e827bcd0_0_20 .concat [ 1 1 1 1], L_000001c1e827cf90, L_000001c1e827cf90, L_000001c1e827cf90, L_000001c1e827cf90;
LS_000001c1e827bcd0_0_24 .concat [ 1 1 1 1], L_000001c1e827cf90, L_000001c1e827cf90, L_000001c1e827cf90, L_000001c1e827cf90;
LS_000001c1e827bcd0_0_28 .concat [ 1 1 1 1], L_000001c1e827cf90, L_000001c1e827cf90, L_000001c1e827cf90, L_000001c1e827cf90;
LS_000001c1e827bcd0_1_0 .concat [ 4 4 4 4], LS_000001c1e827bcd0_0_0, LS_000001c1e827bcd0_0_4, LS_000001c1e827bcd0_0_8, LS_000001c1e827bcd0_0_12;
LS_000001c1e827bcd0_1_4 .concat [ 4 4 4 4], LS_000001c1e827bcd0_0_16, LS_000001c1e827bcd0_0_20, LS_000001c1e827bcd0_0_24, LS_000001c1e827bcd0_0_28;
L_000001c1e827bcd0 .concat [ 16 16 0 0], LS_000001c1e827bcd0_1_0, LS_000001c1e827bcd0_1_4;
L_000001c1e827c130 .concat [ 16 32 0 0], L_000001c1e827c770, L_000001c1e827bcd0;
L_000001c1e827d3f0 .arith/sum 48, L_000001c1e827be10, L_000001c1e827c130;
L_000001c1e827ca90 .functor MUXZ 48, L_000001c1e827d3f0, L_000001c1e827cd10, L_000001c1e8233570, C4<>;
L_000001c1e827c9f0 .functor MUXZ 48, L_000001c1e827ca90, L_000001c1e827d5d0, L_000001c1e82336c0, C4<>;
L_000001c1e827cb30 .part L_000001c1e827c9f0, 0, 32;
L_000001c1e827cbd0 .functor MUXZ 32, L_000001c1e827dad0, L_000001c1e827cb30, v000001c1e8229470_0, C4<>;
L_000001c1e827db70 .functor MUXZ 32, L_000001c1e8233960, L_000001c1e82342a8, L_000001c1e8232d90, C4<>;
L_000001c1e827c310 .cmp/eq 6, L_000001c1e82317e0, L_000001c1e8234380;
L_000001c1e827c3b0 .cmp/eq 6, L_000001c1e82317e0, L_000001c1e82343c8;
L_000001c1e827d490 .cmp/eq 6, L_000001c1e82317e0, L_000001c1e8234410;
L_000001c1e827ce50 .concat [ 16 16 0 0], L_000001c1e827c770, L_000001c1e8234458;
L_000001c1e827cef0 .part L_000001c1e827c770, 15, 1;
LS_000001c1e827d030_0_0 .concat [ 1 1 1 1], L_000001c1e827cef0, L_000001c1e827cef0, L_000001c1e827cef0, L_000001c1e827cef0;
LS_000001c1e827d030_0_4 .concat [ 1 1 1 1], L_000001c1e827cef0, L_000001c1e827cef0, L_000001c1e827cef0, L_000001c1e827cef0;
LS_000001c1e827d030_0_8 .concat [ 1 1 1 1], L_000001c1e827cef0, L_000001c1e827cef0, L_000001c1e827cef0, L_000001c1e827cef0;
LS_000001c1e827d030_0_12 .concat [ 1 1 1 1], L_000001c1e827cef0, L_000001c1e827cef0, L_000001c1e827cef0, L_000001c1e827cef0;
L_000001c1e827d030 .concat [ 4 4 4 4], LS_000001c1e827d030_0_0, LS_000001c1e827d030_0_4, LS_000001c1e827d030_0_8, LS_000001c1e827d030_0_12;
L_000001c1e827d990 .concat [ 16 16 0 0], L_000001c1e827c770, L_000001c1e827d030;
L_000001c1e827d530 .functor MUXZ 32, L_000001c1e827d990, L_000001c1e827ce50, L_000001c1e8233490, C4<>;
L_000001c1e827d710 .concat [ 6 26 0 0], L_000001c1e82317e0, L_000001c1e82344a0;
L_000001c1e827d7b0 .cmp/eq 32, L_000001c1e827d710, L_000001c1e82344e8;
L_000001c1e827da30 .cmp/eq 6, L_000001c1e827d210, L_000001c1e8234530;
L_000001c1e828f230 .cmp/eq 6, L_000001c1e827d210, L_000001c1e8234578;
L_000001c1e828faf0 .cmp/eq 6, L_000001c1e82317e0, L_000001c1e82345c0;
L_000001c1e828f2d0 .functor MUXZ 32, L_000001c1e827d530, L_000001c1e8234608, L_000001c1e828faf0, C4<>;
L_000001c1e828f0f0 .functor MUXZ 32, L_000001c1e828f2d0, L_000001c1e827cdb0, L_000001c1e8232fc0, C4<>;
L_000001c1e828fb90 .concat [ 6 26 0 0], L_000001c1e82317e0, L_000001c1e8234650;
L_000001c1e828f190 .cmp/eq 32, L_000001c1e828fb90, L_000001c1e8234698;
L_000001c1e828dcf0 .cmp/eq 6, L_000001c1e827d210, L_000001c1e82346e0;
L_000001c1e828eab0 .cmp/eq 6, L_000001c1e827d210, L_000001c1e8234728;
L_000001c1e828f370 .cmp/eq 6, L_000001c1e82317e0, L_000001c1e8234770;
L_000001c1e828ef10 .functor MUXZ 32, L_000001c1e8233650, v000001c1e8228c50_0, L_000001c1e828f370, C4<>;
L_000001c1e828e1f0 .functor MUXZ 32, L_000001c1e828ef10, L_000001c1e8232e70, L_000001c1e8232ee0, C4<>;
S_000001c1e8156430 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001c1e81562a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001c1e81c43d0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001c1e8233420 .functor NOT 1, v000001c1e81ba190_0, C4<0>, C4<0>, C4<0>;
v000001c1e81b9c90_0 .net *"_ivl_0", 0 0, L_000001c1e8233420;  1 drivers
v000001c1e81b9a10_0 .net "in1", 31 0, L_000001c1e8232e70;  alias, 1 drivers
v000001c1e81b9e70_0 .net "in2", 31 0, L_000001c1e828f0f0;  alias, 1 drivers
v000001c1e81b9b50_0 .net "out", 31 0, L_000001c1e828e3d0;  alias, 1 drivers
v000001c1e81b9fb0_0 .net "s", 0 0, v000001c1e81ba190_0;  alias, 1 drivers
L_000001c1e828e3d0 .functor MUXZ 32, L_000001c1e828f0f0, L_000001c1e8232e70, L_000001c1e8233420, C4<>;
S_000001c1e80e69c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001c1e81562a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001c1e82280a0 .param/l "RType" 0 4 2, C4<000000>;
P_000001c1e82280d8 .param/l "add" 0 4 5, C4<100000>;
P_000001c1e8228110 .param/l "addi" 0 4 8, C4<001000>;
P_000001c1e8228148 .param/l "addu" 0 4 5, C4<100001>;
P_000001c1e8228180 .param/l "and_" 0 4 5, C4<100100>;
P_000001c1e82281b8 .param/l "andi" 0 4 8, C4<001100>;
P_000001c1e82281f0 .param/l "beq" 0 4 10, C4<000100>;
P_000001c1e8228228 .param/l "bne" 0 4 10, C4<000101>;
P_000001c1e8228260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001c1e8228298 .param/l "j" 0 4 12, C4<000010>;
P_000001c1e82282d0 .param/l "jal" 0 4 12, C4<000011>;
P_000001c1e8228308 .param/l "jr" 0 4 6, C4<001000>;
P_000001c1e8228340 .param/l "lw" 0 4 8, C4<100011>;
P_000001c1e8228378 .param/l "nor_" 0 4 5, C4<100111>;
P_000001c1e82283b0 .param/l "or_" 0 4 5, C4<100101>;
P_000001c1e82283e8 .param/l "ori" 0 4 8, C4<001101>;
P_000001c1e8228420 .param/l "sgt" 0 4 6, C4<101011>;
P_000001c1e8228458 .param/l "sll" 0 4 6, C4<000000>;
P_000001c1e8228490 .param/l "slt" 0 4 5, C4<101010>;
P_000001c1e82284c8 .param/l "slti" 0 4 8, C4<101010>;
P_000001c1e8228500 .param/l "srl" 0 4 6, C4<000010>;
P_000001c1e8228538 .param/l "sub" 0 4 5, C4<100010>;
P_000001c1e8228570 .param/l "subu" 0 4 5, C4<100011>;
P_000001c1e82285a8 .param/l "sw" 0 4 8, C4<101011>;
P_000001c1e82285e0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001c1e8228618 .param/l "xori" 0 4 8, C4<001110>;
v000001c1e81ba0f0_0 .var "ALUOp", 3 0;
v000001c1e81ba190_0 .var "ALUSrc", 0 0;
v000001c1e81bab90_0 .var "MemReadEn", 0 0;
v000001c1e81bb270_0 .var "MemWriteEn", 0 0;
v000001c1e81bb310_0 .var "MemtoReg", 0 0;
v000001c1e81ba550_0 .var "RegDst", 0 0;
v000001c1e81baa50_0 .var "RegWriteEn", 0 0;
v000001c1e81b9bf0_0 .net "funct", 5 0, L_000001c1e827d210;  alias, 1 drivers
v000001c1e81bacd0_0 .var "hlt", 0 0;
v000001c1e81ba730_0 .net "opcode", 5 0, L_000001c1e82317e0;  alias, 1 drivers
v000001c1e81b9f10_0 .net "rst", 0 0, v000001c1e82325a0_0;  alias, 1 drivers
E_000001c1e81c3590 .event anyedge, v000001c1e81b9f10_0, v000001c1e81ba730_0, v000001c1e81b9bf0_0;
S_000001c1e80e6b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001c1e81562a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001c1e81c4010 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001c1e8233960 .functor BUFZ 32, L_000001c1e827d670, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c1e81baff0_0 .net "Data_Out", 31 0, L_000001c1e8233960;  alias, 1 drivers
v000001c1e81bb3b0 .array "InstMem", 0 1023, 31 0;
v000001c1e81ba230_0 .net *"_ivl_0", 31 0, L_000001c1e827d670;  1 drivers
v000001c1e81b9d30_0 .net *"_ivl_3", 9 0, L_000001c1e827d8f0;  1 drivers
v000001c1e81ba2d0_0 .net *"_ivl_4", 11 0, L_000001c1e827c630;  1 drivers
L_000001c1e8234260 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c1e81b9dd0_0 .net *"_ivl_7", 1 0, L_000001c1e8234260;  1 drivers
v000001c1e81ba050_0 .net "addr", 31 0, v000001c1e8228c50_0;  alias, 1 drivers
v000001c1e81bad70_0 .var/i "i", 31 0;
L_000001c1e827d670 .array/port v000001c1e81bb3b0, L_000001c1e827c630;
L_000001c1e827d8f0 .part v000001c1e8228c50_0, 0, 10;
L_000001c1e827c630 .concat [ 10 2 0 0], L_000001c1e827d8f0, L_000001c1e8234260;
S_000001c1e8154950 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001c1e81562a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001c1e8233650 .functor BUFZ 32, L_000001c1e827d350, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c1e8232e70 .functor BUFZ 32, L_000001c1e827c270, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c1e81ba7d0_0 .net *"_ivl_0", 31 0, L_000001c1e827d350;  1 drivers
v000001c1e81ba870_0 .net *"_ivl_10", 6 0, L_000001c1e827cc70;  1 drivers
L_000001c1e8234338 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c1e8198790_0 .net *"_ivl_13", 1 0, L_000001c1e8234338;  1 drivers
v000001c1e8197ed0_0 .net *"_ivl_2", 6 0, L_000001c1e827c590;  1 drivers
L_000001c1e82342f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c1e822a0f0_0 .net *"_ivl_5", 1 0, L_000001c1e82342f0;  1 drivers
v000001c1e822a050_0 .net *"_ivl_8", 31 0, L_000001c1e827c270;  1 drivers
v000001c1e82290b0_0 .net "clk", 0 0, L_000001c1e8232e00;  alias, 1 drivers
v000001c1e8228750_0 .var/i "i", 31 0;
v000001c1e8229ab0_0 .net "readData1", 31 0, L_000001c1e8233650;  alias, 1 drivers
v000001c1e822a190_0 .net "readData2", 31 0, L_000001c1e8232e70;  alias, 1 drivers
v000001c1e8229bf0_0 .net "readRegister1", 4 0, L_000001c1e8232460;  alias, 1 drivers
v000001c1e822a2d0_0 .net "readRegister2", 4 0, L_000001c1e827c6d0;  alias, 1 drivers
v000001c1e82286b0 .array "registers", 31 0, 31 0;
v000001c1e822a4b0_0 .net "rst", 0 0, v000001c1e82325a0_0;  alias, 1 drivers
v000001c1e8229d30_0 .net "we", 0 0, v000001c1e81baa50_0;  alias, 1 drivers
v000001c1e822a230_0 .net "writeData", 31 0, L_000001c1e828f7d0;  alias, 1 drivers
v000001c1e8229330_0 .net "writeRegister", 4 0, L_000001c1e827c1d0;  alias, 1 drivers
E_000001c1e81c4310/0 .event negedge, v000001c1e81b9f10_0;
E_000001c1e81c4310/1 .event posedge, v000001c1e82290b0_0;
E_000001c1e81c4310 .event/or E_000001c1e81c4310/0, E_000001c1e81c4310/1;
L_000001c1e827d350 .array/port v000001c1e82286b0, L_000001c1e827c590;
L_000001c1e827c590 .concat [ 5 2 0 0], L_000001c1e8232460, L_000001c1e82342f0;
L_000001c1e827c270 .array/port v000001c1e82286b0, L_000001c1e827cc70;
L_000001c1e827cc70 .concat [ 5 2 0 0], L_000001c1e827c6d0, L_000001c1e8234338;
S_000001c1e8154ae0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001c1e8154950;
 .timescale 0 0;
v000001c1e81ba5f0_0 .var/i "i", 31 0;
S_000001c1e813eda0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001c1e81562a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001c1e81c4350 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001c1e8233a40 .functor NOT 1, v000001c1e81ba550_0, C4<0>, C4<0>, C4<0>;
v000001c1e822a370_0 .net *"_ivl_0", 0 0, L_000001c1e8233a40;  1 drivers
v000001c1e82293d0_0 .net "in1", 4 0, L_000001c1e827c6d0;  alias, 1 drivers
v000001c1e8229010_0 .net "in2", 4 0, L_000001c1e8231ce0;  alias, 1 drivers
v000001c1e8229150_0 .net "out", 4 0, L_000001c1e827c1d0;  alias, 1 drivers
v000001c1e8228a70_0 .net "s", 0 0, v000001c1e81ba550_0;  alias, 1 drivers
L_000001c1e827c1d0 .functor MUXZ 5, L_000001c1e8231ce0, L_000001c1e827c6d0, L_000001c1e8233a40, C4<>;
S_000001c1e813ef30 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001c1e81562a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001c1e81c4410 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001c1e8233730 .functor NOT 1, v000001c1e81bb310_0, C4<0>, C4<0>, C4<0>;
v000001c1e822a410_0 .net *"_ivl_0", 0 0, L_000001c1e8233730;  1 drivers
v000001c1e8229290_0 .net "in1", 31 0, v000001c1e8228890_0;  alias, 1 drivers
v000001c1e82295b0_0 .net "in2", 31 0, v000001c1e8228bb0_0;  alias, 1 drivers
v000001c1e8229970_0 .net "out", 31 0, L_000001c1e828f7d0;  alias, 1 drivers
v000001c1e8229830_0 .net "s", 0 0, v000001c1e81bb310_0;  alias, 1 drivers
L_000001c1e828f7d0 .functor MUXZ 32, v000001c1e8228bb0_0, v000001c1e8228890_0, L_000001c1e8233730, C4<>;
S_000001c1e8184790 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001c1e81562a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001c1e8184920 .param/l "ADD" 0 9 12, C4<0000>;
P_000001c1e8184958 .param/l "AND" 0 9 12, C4<0010>;
P_000001c1e8184990 .param/l "NOR" 0 9 12, C4<0101>;
P_000001c1e81849c8 .param/l "OR" 0 9 12, C4<0011>;
P_000001c1e8184a00 .param/l "SGT" 0 9 12, C4<0111>;
P_000001c1e8184a38 .param/l "SLL" 0 9 12, C4<1000>;
P_000001c1e8184a70 .param/l "SLT" 0 9 12, C4<0110>;
P_000001c1e8184aa8 .param/l "SRL" 0 9 12, C4<1001>;
P_000001c1e8184ae0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001c1e8184b18 .param/l "XOR" 0 9 12, C4<0100>;
P_000001c1e8184b50 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001c1e8184b88 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001c1e82347b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c1e82298d0_0 .net/2u *"_ivl_0", 31 0, L_000001c1e82347b8;  1 drivers
v000001c1e8229dd0_0 .net "opSel", 3 0, v000001c1e81ba0f0_0;  alias, 1 drivers
v000001c1e8229790_0 .net "operand1", 31 0, L_000001c1e828e1f0;  alias, 1 drivers
v000001c1e82287f0_0 .net "operand2", 31 0, L_000001c1e828e3d0;  alias, 1 drivers
v000001c1e8228890_0 .var "result", 31 0;
v000001c1e822a550_0 .net "zero", 0 0, L_000001c1e828e790;  alias, 1 drivers
E_000001c1e81c4450 .event anyedge, v000001c1e81ba0f0_0, v000001c1e8229790_0, v000001c1e81b9b50_0;
L_000001c1e828e790 .cmp/eq 32, v000001c1e8228890_0, L_000001c1e82347b8;
S_000001c1e816fe40 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001c1e81562a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001c1e822a670 .param/l "RType" 0 4 2, C4<000000>;
P_000001c1e822a6a8 .param/l "add" 0 4 5, C4<100000>;
P_000001c1e822a6e0 .param/l "addi" 0 4 8, C4<001000>;
P_000001c1e822a718 .param/l "addu" 0 4 5, C4<100001>;
P_000001c1e822a750 .param/l "and_" 0 4 5, C4<100100>;
P_000001c1e822a788 .param/l "andi" 0 4 8, C4<001100>;
P_000001c1e822a7c0 .param/l "beq" 0 4 10, C4<000100>;
P_000001c1e822a7f8 .param/l "bne" 0 4 10, C4<000101>;
P_000001c1e822a830 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001c1e822a868 .param/l "j" 0 4 12, C4<000010>;
P_000001c1e822a8a0 .param/l "jal" 0 4 12, C4<000011>;
P_000001c1e822a8d8 .param/l "jr" 0 4 6, C4<001000>;
P_000001c1e822a910 .param/l "lw" 0 4 8, C4<100011>;
P_000001c1e822a948 .param/l "nor_" 0 4 5, C4<100111>;
P_000001c1e822a980 .param/l "or_" 0 4 5, C4<100101>;
P_000001c1e822a9b8 .param/l "ori" 0 4 8, C4<001101>;
P_000001c1e822a9f0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001c1e822aa28 .param/l "sll" 0 4 6, C4<000000>;
P_000001c1e822aa60 .param/l "slt" 0 4 5, C4<101010>;
P_000001c1e822aa98 .param/l "slti" 0 4 8, C4<101010>;
P_000001c1e822aad0 .param/l "srl" 0 4 6, C4<000010>;
P_000001c1e822ab08 .param/l "sub" 0 4 5, C4<100010>;
P_000001c1e822ab40 .param/l "subu" 0 4 5, C4<100011>;
P_000001c1e822ab78 .param/l "sw" 0 4 8, C4<101011>;
P_000001c1e822abb0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001c1e822abe8 .param/l "xori" 0 4 8, C4<001110>;
v000001c1e8229470_0 .var "PCsrc", 0 0;
v000001c1e82291f0_0 .net "funct", 5 0, L_000001c1e827d210;  alias, 1 drivers
v000001c1e8229510_0 .net "opcode", 5 0, L_000001c1e82317e0;  alias, 1 drivers
v000001c1e8229c90_0 .net "operand1", 31 0, L_000001c1e8233650;  alias, 1 drivers
v000001c1e8229a10_0 .net "operand2", 31 0, L_000001c1e828e3d0;  alias, 1 drivers
v000001c1e8229650_0 .net "rst", 0 0, v000001c1e82325a0_0;  alias, 1 drivers
E_000001c1e81c44d0/0 .event anyedge, v000001c1e81b9f10_0, v000001c1e81ba730_0, v000001c1e8229ab0_0, v000001c1e81b9b50_0;
E_000001c1e81c44d0/1 .event anyedge, v000001c1e81b9bf0_0;
E_000001c1e81c44d0 .event/or E_000001c1e81c44d0/0, E_000001c1e81c44d0/1;
S_000001c1e816ffd0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001c1e81562a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001c1e8229fb0 .array "DataMem", 0 1023, 31 0;
v000001c1e8228930_0 .net "address", 31 0, v000001c1e8228890_0;  alias, 1 drivers
v000001c1e82296f0_0 .net "clock", 0 0, L_000001c1e82330a0;  1 drivers
v000001c1e8229b50_0 .net "data", 31 0, L_000001c1e8232e70;  alias, 1 drivers
v000001c1e82289d0_0 .var/i "i", 31 0;
v000001c1e8228bb0_0 .var "q", 31 0;
v000001c1e8229f10_0 .net "rden", 0 0, v000001c1e81bab90_0;  alias, 1 drivers
v000001c1e8229e70_0 .net "wren", 0 0, v000001c1e81bb270_0;  alias, 1 drivers
E_000001c1e81c4490 .event posedge, v000001c1e82296f0_0;
S_000001c1e8168be0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001c1e81562a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001c1e81c3610 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001c1e8228b10_0 .net "PCin", 31 0, L_000001c1e827cbd0;  alias, 1 drivers
v000001c1e8228c50_0 .var "PCout", 31 0;
v000001c1e8228cf0_0 .net "clk", 0 0, L_000001c1e8232e00;  alias, 1 drivers
v000001c1e8228d90_0 .net "rst", 0 0, v000001c1e82325a0_0;  alias, 1 drivers
    .scope S_000001c1e816fe40;
T_0 ;
    %wait E_000001c1e81c44d0;
    %load/vec4 v000001c1e8229650_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1e8229470_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001c1e8229510_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001c1e8229c90_0;
    %load/vec4 v000001c1e8229a10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001c1e8229510_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001c1e8229c90_0;
    %load/vec4 v000001c1e8229a10_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001c1e8229510_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001c1e8229510_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001c1e8229510_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001c1e82291f0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001c1e8229470_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001c1e8168be0;
T_1 ;
    %wait E_000001c1e81c4310;
    %load/vec4 v000001c1e8228d90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001c1e8228c50_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001c1e8228b10_0;
    %assign/vec4 v000001c1e8228c50_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001c1e80e6b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c1e81bad70_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001c1e81bad70_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c1e81bad70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1e81bb3b0, 0, 4;
    %load/vec4 v000001c1e81bad70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c1e81bad70_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537395214, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1e81bb3b0, 0, 4;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1e81bb3b0, 0, 4;
    %pushi/vec4 537526272, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1e81bb3b0, 0, 4;
    %pushi/vec4 19421226, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1e81bb3b0, 0, 4;
    %pushi/vec4 291504149, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1e81bb3b0, 0, 4;
    %pushi/vec4 18898976, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1e81bb3b0, 0, 4;
    %pushi/vec4 2374828032, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1e81bb3b0, 0, 4;
    %pushi/vec4 537788416, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1e81bb3b0, 0, 4;
    %pushi/vec4 537853952, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1e81bb3b0, 0, 4;
    %pushi/vec4 30064682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1e81bb3b0, 0, 4;
    %pushi/vec4 318767112, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1e81bb3b0, 0, 4;
    %pushi/vec4 29411360, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1e81bb3b0, 0, 4;
    %pushi/vec4 2402287630, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1e81bb3b0, 0, 4;
    %pushi/vec4 296747011, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1e81bb3b0, 0, 4;
    %pushi/vec4 567148545, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1e81bb3b0, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1e81bb3b0, 0, 4;
    %pushi/vec4 537853953, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1e81bb3b0, 0, 4;
    %pushi/vec4 201326615, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1e81bb3b0, 0, 4;
    %pushi/vec4 299892738, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1e81bb3b0, 0, 4;
    %pushi/vec4 201326615, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1e81bb3b0, 0, 4;
    %pushi/vec4 21022752, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1e81bb3b0, 0, 4;
    %pushi/vec4 2938961934, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1e81bb3b0, 0, 4;
    %pushi/vec4 558497793, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1e81bb3b0, 0, 4;
    %pushi/vec4 556335105, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1e81bb3b0, 0, 4;
    %pushi/vec4 201326595, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1e81bb3b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1e81bb3b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1e81bb3b0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1e81bb3b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1e81bb3b0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001c1e80e69c0;
T_3 ;
    %wait E_000001c1e81c3590;
    %load/vec4 v000001c1e81b9f10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001c1e81bacd0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001c1e81ba0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c1e81ba190_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c1e81baa50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c1e81bb270_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c1e81bb310_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c1e81bab90_0, 0;
    %assign/vec4 v000001c1e81ba550_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001c1e81bacd0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001c1e81ba0f0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001c1e81ba190_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001c1e81baa50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001c1e81bb270_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001c1e81bb310_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001c1e81bab90_0, 0, 1;
    %store/vec4 v000001c1e81ba550_0, 0, 1;
    %load/vec4 v000001c1e81ba730_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c1e81bacd0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c1e81ba550_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c1e81baa50_0, 0;
    %load/vec4 v000001c1e81b9bf0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c1e81ba0f0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c1e81ba0f0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c1e81ba0f0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c1e81ba0f0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001c1e81ba0f0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001c1e81ba0f0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001c1e81ba0f0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001c1e81ba0f0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001c1e81ba0f0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001c1e81ba0f0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c1e81ba190_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001c1e81ba0f0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c1e81ba190_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001c1e81ba0f0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c1e81ba0f0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c1e81baa50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c1e81ba550_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c1e81ba190_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c1e81baa50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1e81ba550_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c1e81ba190_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001c1e81ba0f0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c1e81baa50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c1e81ba190_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001c1e81ba0f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c1e81baa50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c1e81ba190_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001c1e81ba0f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c1e81baa50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c1e81ba190_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001c1e81ba0f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c1e81baa50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c1e81ba190_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c1e81bab90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c1e81baa50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c1e81ba190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c1e81bb310_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c1e81bb270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c1e81ba190_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c1e81ba0f0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c1e81ba0f0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001c1e8154950;
T_4 ;
    %wait E_000001c1e81c4310;
    %fork t_1, S_000001c1e8154ae0;
    %jmp t_0;
    .scope S_000001c1e8154ae0;
t_1 ;
    %load/vec4 v000001c1e822a4b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c1e81ba5f0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001c1e81ba5f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c1e81ba5f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1e82286b0, 0, 4;
    %load/vec4 v000001c1e81ba5f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c1e81ba5f0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001c1e8229d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001c1e822a230_0;
    %load/vec4 v000001c1e8229330_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1e82286b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1e82286b0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001c1e8154950;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001c1e8154950;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c1e8228750_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001c1e8228750_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001c1e8228750_0;
    %ix/getv/s 4, v000001c1e8228750_0;
    %load/vec4a v000001c1e82286b0, 4;
    %ix/getv/s 4, v000001c1e8228750_0;
    %load/vec4a v000001c1e82286b0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001c1e8228750_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c1e8228750_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001c1e8184790;
T_6 ;
    %wait E_000001c1e81c4450;
    %load/vec4 v000001c1e8229dd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001c1e8228890_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001c1e8229790_0;
    %load/vec4 v000001c1e82287f0_0;
    %add;
    %assign/vec4 v000001c1e8228890_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001c1e8229790_0;
    %load/vec4 v000001c1e82287f0_0;
    %sub;
    %assign/vec4 v000001c1e8228890_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001c1e8229790_0;
    %load/vec4 v000001c1e82287f0_0;
    %and;
    %assign/vec4 v000001c1e8228890_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001c1e8229790_0;
    %load/vec4 v000001c1e82287f0_0;
    %or;
    %assign/vec4 v000001c1e8228890_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001c1e8229790_0;
    %load/vec4 v000001c1e82287f0_0;
    %xor;
    %assign/vec4 v000001c1e8228890_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001c1e8229790_0;
    %load/vec4 v000001c1e82287f0_0;
    %or;
    %inv;
    %assign/vec4 v000001c1e8228890_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001c1e8229790_0;
    %load/vec4 v000001c1e82287f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001c1e8228890_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001c1e82287f0_0;
    %load/vec4 v000001c1e8229790_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001c1e8228890_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001c1e8229790_0;
    %ix/getv 4, v000001c1e82287f0_0;
    %shiftl 4;
    %assign/vec4 v000001c1e8228890_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001c1e8229790_0;
    %ix/getv 4, v000001c1e82287f0_0;
    %shiftr 4;
    %assign/vec4 v000001c1e8228890_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001c1e816ffd0;
T_7 ;
    %wait E_000001c1e81c4490;
    %load/vec4 v000001c1e8229f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001c1e8228930_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001c1e8229fb0, 4;
    %assign/vec4 v000001c1e8228bb0_0, 0;
T_7.0 ;
    %load/vec4 v000001c1e8229e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001c1e8229b50_0;
    %ix/getv 3, v000001c1e8228930_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1e8229fb0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001c1e816ffd0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c1e82289d0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001c1e82289d0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c1e82289d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1e8229fb0, 0, 4;
    %load/vec4 v000001c1e82289d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c1e82289d0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1e8229fb0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1e8229fb0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1e8229fb0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1e8229fb0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1e8229fb0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1e8229fb0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1e8229fb0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1e8229fb0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1e8229fb0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1e8229fb0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1e8229fb0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1e8229fb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1e8229fb0, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1e8229fb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1e8229fb0, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001c1e816ffd0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c1e82289d0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001c1e82289d0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001c1e82289d0_0;
    %load/vec4a v000001c1e8229fb0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001c1e82289d0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001c1e82289d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c1e82289d0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001c1e81562a0;
T_10 ;
    %wait E_000001c1e81c4310;
    %load/vec4 v000001c1e8231420_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1e8232280_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001c1e8232280_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001c1e8232280_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001c1e81b43f0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1e82311a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1e82325a0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001c1e81b43f0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001c1e82311a0_0;
    %inv;
    %assign/vec4 v000001c1e82311a0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001c1e81b43f0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./RemoveDuplicates/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1e82325a0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1e82325a0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001c1e8231740_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
