

================================================================
== Vivado HLS Report for 'kernel'
================================================================
* Date:           Wed Nov 18 11:04:03 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        benchmark.prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|     6.121|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  512|  512|  512|  512|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  232|  232|        29|          -|          -|     8|    no    |
        | + Loop 1.1  |   24|   24|         3|          -|          -|     8|    no    |
        |- Loop 2     |  124|  124|        31|          -|          -|     4|    no    |
        | + Loop 2.1  |   12|   12|         3|          -|          -|     4|    no    |
        | + Loop 2.2  |   12|   12|         3|          -|          -|     4|    no    |
        |- Loop 3     |  152|  152|        19|          -|          -|     8|    no    |
        | + Loop 3.1  |   16|   16|         2|          -|          -|     8|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     36|       0|   1119|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|      36|     40|    -|
|Memory           |       14|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    669|    -|
|Register         |        -|      -|     483|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       14|     36|     519|   1828|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        3|     10|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+----------------------+---------+-------+----+----+-----+
    |        Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT| URAM|
    +------------------------+----------------------+---------+-------+----+----+-----+
    |kernel_control_s_axi_U  |kernel_control_s_axi  |        0|      0|  36|  40|    0|
    +------------------------+----------------------+---------+-------+----+----+-----+
    |Total                   |                      |        0|      0|  36|  40|    0|
    +------------------------+----------------------+---------+-------+----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |     Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |A_0_0_V_U  |kernel_A_0_0_V  |        1|  0|   0|    0|    16|   32|     1|          512|
    |A_0_1_V_U  |kernel_A_0_0_V  |        1|  0|   0|    0|    16|   32|     1|          512|
    |A_1_0_V_U  |kernel_A_0_0_V  |        1|  0|   0|    0|    16|   32|     1|          512|
    |A_1_1_V_U  |kernel_A_0_0_V  |        1|  0|   0|    0|    16|   32|     1|          512|
    |B_0_0_V_U  |kernel_A_0_0_V  |        1|  0|   0|    0|    16|   32|     1|          512|
    |B_0_1_V_U  |kernel_A_0_0_V  |        1|  0|   0|    0|    16|   32|     1|          512|
    |B_1_0_V_U  |kernel_A_0_0_V  |        1|  0|   0|    0|    16|   32|     1|          512|
    |B_1_1_V_U  |kernel_A_0_0_V  |        1|  0|   0|    0|    16|   32|     1|          512|
    |tmp_0_V_U  |kernel_tmp_0_V  |        1|  0|   0|    0|     4|   32|     1|          128|
    |tmp_1_V_U  |kernel_tmp_0_V  |        1|  0|   0|    0|     4|   32|     1|          128|
    |x_0_V_U    |kernel_tmp_0_V  |        1|  0|   0|    0|     4|   32|     1|          128|
    |x_1_V_U    |kernel_tmp_0_V  |        1|  0|   0|    0|     4|   32|     1|          128|
    |y_0_V_U    |kernel_tmp_0_V  |        1|  0|   0|    0|     4|   32|     1|          128|
    |y_1_V_U    |kernel_tmp_0_V  |        1|  0|   0|    0|     4|   32|     1|          128|
    +-----------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                |       14|  0|   0|    0|   152|  448|    14|         4864|
    +-----------+----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |mul_ln209_10_fu_1065_p2    |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_11_fu_1071_p2    |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_1_fu_992_p2      |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_2_fu_939_p2      |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_3_fu_945_p2      |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_4_fu_951_p2      |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_5_fu_957_p2      |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_6_fu_1101_p2     |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_7_fu_1106_p2     |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_8_fu_1053_p2     |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_9_fu_1059_p2     |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_fu_987_p2        |     *    |      3|  0|  20|          32|          32|
    |add_ln209_1_fu_1111_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln209_fu_997_p2        |     +    |      0|  0|  39|          32|          32|
    |add_ln215_1_fu_1028_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln215_fu_920_p2        |     +    |      0|  0|  15|           6|           6|
    |add_ln321_1_fu_1254_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln321_2_fu_815_p2      |     +    |      0|  0|  15|           8|           8|
    |add_ln321_3_fu_844_p2      |     +    |      0|  0|  15|           6|           6|
    |add_ln321_fu_1231_p2       |     +    |      0|  0|  15|           8|           8|
    |add_ln46_fu_1047_p2        |     +    |      0|  0|  12|           4|           2|
    |add_ln52_1_fu_1041_p2      |     +    |      0|  0|  12|           4|           2|
    |add_ln52_fu_933_p2         |     +    |      0|  0|  12|           4|           2|
    |add_ln700_1_fu_969_p2      |     +    |      0|  0|  32|          32|          32|
    |add_ln700_2_fu_975_p2      |     +    |      0|  0|  32|          32|          32|
    |add_ln700_3_fu_981_p2      |     +    |      0|  0|  32|          32|          32|
    |add_ln700_4_fu_1077_p2     |     +    |      0|  0|  32|          32|          32|
    |add_ln700_5_fu_1083_p2     |     +    |      0|  0|  32|          32|          32|
    |add_ln700_6_fu_1089_p2     |     +    |      0|  0|  32|          32|          32|
    |add_ln700_7_fu_1095_p2     |     +    |      0|  0|  32|          32|          32|
    |add_ln700_fu_963_p2        |     +    |      0|  0|  32|          32|          32|
    |i0_1_fu_744_p2             |     +    |      0|  0|  12|           4|           1|
    |i0_fu_1122_p2              |     +    |      0|  0|  12|           4|           1|
    |j0_1_fu_1221_p2            |     +    |      0|  0|  12|           4|           1|
    |j0_fu_805_p2               |     +    |      0|  0|  12|           4|           1|
    |and_ln321_1_fu_1280_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln321_fu_1276_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln32_fu_738_p2        |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln38_fu_799_p2        |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln46_fu_860_p2        |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln52_1_fu_1002_p2     |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln52_fu_894_p2        |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln67_fu_1116_p2       |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln73_fu_1215_p2       |   icmp   |      0|  0|  11|           4|           5|
    |A_int_V_d0                 |  select  |      0|  0|  32|           1|          32|
    |B_int_V_d0                 |  select  |      0|  0|  32|           1|          32|
    |select_ln321_3_fu_1284_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln321_4_fu_1292_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln321_6_fu_1308_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln321_7_fu_1316_p3  |  select  |      0|  0|  32|           1|          32|
    |tmp_int_V_d0               |  select  |      0|  0|  32|           1|          32|
    |x_int_V_d0                 |  select  |      0|  0|  32|           1|          32|
    |y_int_V_d0                 |  select  |      0|  0|  32|           1|          32|
    |xor_ln321_fu_1209_p2       |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |     36|  0|1119|         812|        1081|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |A_0_0_V_address0    |   21|          4|    4|         16|
    |A_0_1_V_address0    |   21|          4|    4|         16|
    |A_1_0_V_address0    |   21|          4|    4|         16|
    |A_1_1_V_address0    |   21|          4|    4|         16|
    |A_int_V_address0    |   15|          3|    6|         18|
    |B_0_0_V_address0    |   21|          4|    4|         16|
    |B_0_1_V_address0    |   21|          4|    4|         16|
    |B_1_0_V_address0    |   21|          4|    4|         16|
    |B_1_1_V_address0    |   21|          4|    4|         16|
    |B_int_V_address0    |   15|          3|    6|         18|
    |ap_NS_fsm           |  117|         25|    1|         25|
    |i011_0_reg_715      |    9|          2|    4|          8|
    |i0_0_reg_658        |    9|          2|    4|          8|
    |i_0_0_reg_681       |    9|          2|    4|          8|
    |j012_0_reg_727      |    9|          2|    4|          8|
    |j0_0_reg_670        |    9|          2|    4|          8|
    |j_0_0_0_reg_693     |    9|          2|    4|          8|
    |j_0_1_0_reg_704     |    9|          2|    4|          8|
    |tmp_0_V_address0    |   27|          5|    2|         10|
    |tmp_0_V_d0          |   21|          4|   32|        128|
    |tmp_1_V_address0    |   21|          4|    2|          8|
    |tmp_1_V_d0          |   21|          4|   32|        128|
    |tmp_int_V_address0  |   15|          3|    3|          9|
    |x_0_V_address0      |   27|          5|    2|         10|
    |x_1_V_address0      |   27|          5|    2|         10|
    |x_int_V_address0    |   15|          3|    3|          9|
    |y_0_V_address0      |   27|          5|    2|         10|
    |y_0_V_d0            |   27|          5|   32|        160|
    |y_1_V_address0      |   21|          4|    2|          8|
    |y_1_V_d0            |   27|          5|   32|        160|
    |y_int_V_address0    |   15|          3|    3|          9|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  669|        132|  222|        904|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |B_0_0_V_addr_1_reg_1442  |   4|   0|    4|          0|
    |B_0_1_V_addr_1_reg_1447  |   4|   0|    4|          0|
    |B_1_0_V_addr_1_reg_1452  |   4|   0|    4|          0|
    |B_1_1_V_addr_1_reg_1457  |   4|   0|    4|          0|
    |B_int_V_addr_reg_1428    |   6|   0|    6|          0|
    |add_ln321_3_reg_1437     |   6|   0|    6|          0|
    |add_ln321_reg_1691       |   8|   0|    8|          0|
    |add_ln46_reg_1593        |   4|   0|    4|          0|
    |add_ln52_1_reg_1588      |   4|   0|    4|          0|
    |add_ln52_reg_1520        |   4|   0|    4|          0|
    |add_ln700_1_reg_1535     |  32|   0|   32|          0|
    |add_ln700_3_reg_1540     |  32|   0|   32|          0|
    |add_ln700_5_reg_1598     |  32|   0|   32|          0|
    |add_ln700_7_reg_1603     |  32|   0|   32|          0|
    |alpha_V_reg_1342         |  32|   0|   32|          0|
    |ap_CS_fsm                |  24|   0|   24|          0|
    |beta_V_reg_1348          |  32|   0|   32|          0|
    |i011_0_reg_715           |   4|   0|    4|          0|
    |i0_0_reg_658             |   4|   0|    4|          0|
    |i0_1_reg_1357            |   4|   0|    4|          0|
    |i0_reg_1621              |   4|   0|    4|          0|
    |i_0_0_reg_681            |   4|   0|    4|          0|
    |j012_0_reg_727           |   4|   0|    4|          0|
    |j0_0_reg_670             |   4|   0|    4|          0|
    |j0_1_reg_1686            |   4|   0|    4|          0|
    |j0_reg_1418              |   4|   0|    4|          0|
    |j_0_0_0_reg_693          |   4|   0|    4|          0|
    |j_0_1_0_reg_704          |   4|   0|    4|          0|
    |lshr_ln321_2_reg_1626    |   3|   0|    3|          0|
    |mul_ln209_1_reg_1550     |  32|   0|   32|          0|
    |mul_ln209_6_reg_1608     |  32|   0|   32|          0|
    |mul_ln209_7_reg_1613     |  32|   0|   32|          0|
    |mul_ln209_reg_1545       |  32|   0|   32|          0|
    |tmp_0_V_addr_1_reg_1477  |   2|   0|    2|          0|
    |tmp_1_V_addr_2_reg_1525  |   2|   0|    2|          0|
    |trunc_ln321_1_reg_1666   |   1|   0|    1|          0|
    |trunc_ln321_2_reg_1696   |   1|   0|    1|          0|
    |trunc_ln321_3_reg_1433   |   1|   0|    1|          0|
    |trunc_ln321_reg_1378     |   1|   0|    1|          0|
    |xor_ln321_reg_1678       |   1|   0|    1|          0|
    |y_0_V_addr_1_reg_1405    |   2|   0|    2|          0|
    |y_0_V_addr_reg_1482      |   2|   0|    2|          0|
    |y_1_V_addr_1_reg_1410    |   2|   0|    2|          0|
    |y_1_V_addr_reg_1530      |   2|   0|    2|          0|
    |zext_ln321_1_reg_1465    |   3|   0|   64|         61|
    |zext_ln321_3_reg_1373    |   4|   0|    8|          4|
    |zext_ln321_4_reg_1390    |   3|   0|    6|          3|
    |zext_ln321_5_reg_1471    |   3|   0|    6|          3|
    |zext_ln321_6_reg_1661    |   4|   0|    8|          4|
    |zext_ln321_7_reg_1673    |   3|   0|    6|          3|
    |zext_ln321_reg_1382      |   3|   0|   64|         61|
    |zext_ln35_reg_1362       |   4|   0|   64|         60|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 483|   0|  682|        199|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |  return void |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |  return void |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |  return void |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |  return void |
|ap_clk                 |  in |    1| ap_ctrl_hs |    kernel    | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |    kernel    | return value |
|interrupt              | out |    1| ap_ctrl_hs |    kernel    | return value |
|alpha_int_V_address0   | out |    1|  ap_memory |  alpha_int_V |     array    |
|alpha_int_V_ce0        | out |    1|  ap_memory |  alpha_int_V |     array    |
|alpha_int_V_q0         |  in |   32|  ap_memory |  alpha_int_V |     array    |
|beta_int_V_address0    | out |    1|  ap_memory |  beta_int_V  |     array    |
|beta_int_V_ce0         | out |    1|  ap_memory |  beta_int_V  |     array    |
|beta_int_V_q0          |  in |   32|  ap_memory |  beta_int_V  |     array    |
|tmp_int_V_address0     | out |    3|  ap_memory |   tmp_int_V  |     array    |
|tmp_int_V_ce0          | out |    1|  ap_memory |   tmp_int_V  |     array    |
|tmp_int_V_we0          | out |    1|  ap_memory |   tmp_int_V  |     array    |
|tmp_int_V_d0           | out |   32|  ap_memory |   tmp_int_V  |     array    |
|tmp_int_V_q0           |  in |   32|  ap_memory |   tmp_int_V  |     array    |
|A_int_V_address0       | out |    6|  ap_memory |    A_int_V   |     array    |
|A_int_V_ce0            | out |    1|  ap_memory |    A_int_V   |     array    |
|A_int_V_we0            | out |    1|  ap_memory |    A_int_V   |     array    |
|A_int_V_d0             | out |   32|  ap_memory |    A_int_V   |     array    |
|A_int_V_q0             |  in |   32|  ap_memory |    A_int_V   |     array    |
|B_int_V_address0       | out |    6|  ap_memory |    B_int_V   |     array    |
|B_int_V_ce0            | out |    1|  ap_memory |    B_int_V   |     array    |
|B_int_V_we0            | out |    1|  ap_memory |    B_int_V   |     array    |
|B_int_V_d0             | out |   32|  ap_memory |    B_int_V   |     array    |
|B_int_V_q0             |  in |   32|  ap_memory |    B_int_V   |     array    |
|x_int_V_address0       | out |    3|  ap_memory |    x_int_V   |     array    |
|x_int_V_ce0            | out |    1|  ap_memory |    x_int_V   |     array    |
|x_int_V_we0            | out |    1|  ap_memory |    x_int_V   |     array    |
|x_int_V_d0             | out |   32|  ap_memory |    x_int_V   |     array    |
|x_int_V_q0             |  in |   32|  ap_memory |    x_int_V   |     array    |
|y_int_V_address0       | out |    3|  ap_memory |    y_int_V   |     array    |
|y_int_V_ce0            | out |    1|  ap_memory |    y_int_V   |     array    |
|y_int_V_we0            | out |    1|  ap_memory |    y_int_V   |     array    |
|y_int_V_d0             | out |   32|  ap_memory |    y_int_V   |     array    |
|y_int_V_q0             |  in |   32|  ap_memory |    y_int_V   |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

