$date
	Tue Mar 26 10:27:54 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module and_1_bit_tb $end
$var wire 1 ! test_s $end
$var reg 1 " clk $end
$var reg 2 # i_b [1:0] $end
$var reg 1 $ test_a $end
$var reg 1 % test_b $end
$var integer 32 & i [31:0] $end
$scope module UUT $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 ! s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
x%
x$
bx #
0"
x!
$end
#50000
1"
#100000
0!
0"
b1 &
0%
0$
b0 #
#150000
1"
#200000
0"
b10 &
1%
b1 #
#250000
1"
#300000
0"
b11 &
0%
1$
b10 #
#350000
1"
#400000
1!
0"
b100 &
1%
b11 #
#450000
1"
#500000
0"
#550000
1"
#600000
0"
#650000
1"
#700000
0"
#750000
1"
#800000
0"
#850000
1"
#900000
0"
#950000
1"
#1000000
0"
#1050000
1"
#1100000
0"
#1150000
1"
#1200000
0"
#1250000
1"
#1300000
0"
#1350000
1"
#1400000
0"
