
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 7.45

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: duty_reg[7]$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input18/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.13    0.26    0.21    0.41 ^ input18/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net19 (net)
                  0.26    0.00    0.41 ^ duty_reg[7]$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.41   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ duty_reg[7]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.05    0.05   library removal time
                                  0.05   data required time
-----------------------------------------------------------------------------
                                  0.05   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)


Startpoint: counter[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.04    0.12    0.41    0.41 v counter[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         counter[1] (net)
                  0.12    0.00    0.41 v _117_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.03    0.13    0.10    0.52 ^ _117_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _073_ (net)
                  0.13    0.00    0.52 ^ _153_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.01    0.06    0.05    0.57 v _153_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _001_ (net)
                  0.06    0.00    0.57 v counter[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.57   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input18/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.13    0.26    0.21    0.41 ^ input18/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net19 (net)
                  0.26    0.00    0.41 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    16    0.20    0.20    0.24    0.66 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net1 (net)
                  0.20    0.00    0.66 ^ counter[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.66   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ counter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.10   10.10   library recovery time
                                 10.10   data required time
-----------------------------------------------------------------------------
                                 10.10   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  9.44   slack (MET)


Startpoint: counter[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.04    0.18    0.49    0.49 ^ counter[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         counter[2] (net)
                  0.18    0.00    0.49 ^ _119_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     4    0.05    0.20    0.16    0.65 v _119_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _079_ (net)
                  0.20    0.00    0.65 v _205_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.19    0.44    1.09 ^ _205_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _081_ (net)
                  0.19    0.00    1.09 ^ _140_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     2    0.03    0.16    0.28    1.36 ^ _140_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _033_ (net)
                  0.16    0.00    1.36 ^ _146_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     8    0.14    0.28    0.27    1.64 ^ _146_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _039_ (net)
                  0.28    0.00    1.64 ^ _147_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.03    0.20    0.15    1.79 v _147_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _040_ (net)
                  0.20    0.00    1.79 v _148_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     6    0.08    0.37    0.27    2.06 ^ _148_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _041_ (net)
                  0.37    0.00    2.06 ^ _155_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.02    0.09    0.21    2.27 ^ _155_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _046_ (net)
                  0.09    0.00    2.27 ^ _156_/C (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.01    0.18    0.13    2.40 v _156_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _002_ (net)
                  0.18    0.00    2.40 v counter[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.40   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ counter[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.15    9.85   library setup time
                                  9.85   data required time
-----------------------------------------------------------------------------
                                  9.85   data required time
                                 -2.40   data arrival time
-----------------------------------------------------------------------------
                                  7.45   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input18/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.13    0.26    0.21    0.41 ^ input18/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net19 (net)
                  0.26    0.00    0.41 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    16    0.20    0.20    0.24    0.66 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net1 (net)
                  0.20    0.00    0.66 ^ counter[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.66   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ counter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.10   10.10   library recovery time
                                 10.10   data required time
-----------------------------------------------------------------------------
                                 10.10   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  9.44   slack (MET)


Startpoint: counter[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.04    0.18    0.49    0.49 ^ counter[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         counter[2] (net)
                  0.18    0.00    0.49 ^ _119_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     4    0.05    0.20    0.16    0.65 v _119_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _079_ (net)
                  0.20    0.00    0.65 v _205_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.19    0.44    1.09 ^ _205_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _081_ (net)
                  0.19    0.00    1.09 ^ _140_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     2    0.03    0.16    0.28    1.36 ^ _140_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _033_ (net)
                  0.16    0.00    1.36 ^ _146_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     8    0.14    0.28    0.27    1.64 ^ _146_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _039_ (net)
                  0.28    0.00    1.64 ^ _147_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.03    0.20    0.15    1.79 v _147_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _040_ (net)
                  0.20    0.00    1.79 v _148_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     6    0.08    0.37    0.27    2.06 ^ _148_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _041_ (net)
                  0.37    0.00    2.06 ^ _155_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.02    0.09    0.21    2.27 ^ _155_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _046_ (net)
                  0.09    0.00    2.27 ^ _156_/C (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.01    0.18    0.13    2.40 v _156_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _002_ (net)
                  0.18    0.00    2.40 v counter[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.40   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ counter[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.15    9.85   library setup time
                                  9.85   data required time
-----------------------------------------------------------------------------
                                  9.85   data required time
                                 -2.40   data arrival time
-----------------------------------------------------------------------------
                                  7.45   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
2.425309896469116

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8662

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.2749263048171997

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.29190000891685486

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9419

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counter[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ counter[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.49    0.49 ^ counter[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.16    0.65 v _119_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.44    1.09 ^ _205_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.28    1.36 ^ _140_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.27    1.64 ^ _146_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
   0.15    1.79 v _147_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.27    2.06 ^ _148_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
   0.21    2.27 ^ _155_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
   0.13    2.40 v _156_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
   0.00    2.40 v counter[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           2.40   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ counter[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
  -0.15    9.85   library setup time
           9.85   data required time
---------------------------------------------------------
           9.85   data required time
          -2.40   data arrival time
---------------------------------------------------------
           7.45   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ counter[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.41    0.41 v counter[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.10    0.52 ^ _117_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.05    0.57 v _153_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
   0.00    0.57 v counter[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.57   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ counter[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.04    0.04   library hold time
           0.04   data required time
---------------------------------------------------------
           0.04   data required time
          -0.57   data arrival time
---------------------------------------------------------
           0.53   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.4002

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
7.4478

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
310.299142

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.83e-03   7.79e-04   1.51e-08   5.60e-03  38.8%
Combinational          5.75e-03   3.10e-03   2.72e-08   8.85e-03  61.2%
Clock                  0.00e+00   0.00e+00   8.83e-09   8.83e-09   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.06e-02   3.88e-03   5.11e-08   1.45e-02 100.0%
                          73.2%      26.8%       0.0%
