v {xschem version=3.4.8RC file_version=1.3}
G {}
K {}
V {}
S {}
F {}
E {}
N 1450 -500 1600 -500 {lab=sample_en}
N 1450 -440 1600 -440 {lab=rst_latch}
N 1450 -380 1600 -380 {lab=done}
N 1450 -320 1600 -320 {lab=dout[7:0]}
N 1450 -260 1600 -260 {lab=dac_in[7:0]}
N -1600 -400 -1450 -400 {lab=start}
N -1600 -300 -1450 -300 {lab=comp_out_n}
N -1600 -200 -1450 -200 {lab=comp_out_n}
N -1600 -100 -1450 -100 {lab=vdd}
N -1600 0 -1450 0 {lab=comp_done}
N -1600 100 -1450 100 {lab=vss}
C {title.sym} 0 650 0 0 {name=l1 author="Berkah Saluyu"}
C {opin.sym} 1600 -500 0 0 {name=p1 lab=sample_en}
C {lab_wire.sym} 1450 -500 0 0 {name=l_p1_in lab=sample_en}
C {opin.sym} 1600 -440 0 0 {name=p2 lab=rst_latch}
C {lab_wire.sym} 1450 -440 0 0 {name=l_p2_in lab=rst_latch}
C {opin.sym} 1600 -380 0 0 {name=p3 lab=done}
C {lab_wire.sym} 1450 -380 0 0 {name=l_p3_in lab=done}
C {opin.sym} 1600 -320 0 0 {name=p4 lab=dout[7:0]}
C {lab_wire.sym} 1450 -320 0 0 {name=l_dout_p_7 lab=dout[7:0]}
C {opin.sym} 1600 -260 0 0 {name=p5 lab=dac_in[7:0]}
C {lab_wire.sym} 1450 -260 0 0 {name=l_p13_in lab=dac_in[7:0]}
C {ipin.sym} -1600 -400 0 0 {name=p6 lab=start}
C {lab_wire.sym} -1450 -400 2 0 {name=l_p12_out lab=start}
C {ipin.sym} -1600 -300 0 0 {name=p7 lab=comp_out_n}
C {lab_wire.sym} -1450 -300 2 0 {name=l_p21_out lab=comp_out_n}
C {ipin.sym} -1600 -200 0 0 {name=p8 lab=comp_out_n}
C {lab_wire.sym} -1450 -200 2 0 {name=l_p22_out lab=comp_out_n}
C {iopin.sym} -1600 -100 0 0 {name=p9 lab=vdd}
C {lab_wire.sym} -1450 -100 2 0 {name=l_p23_out lab=vdd}
C {ipin.sym} -1600 0 0 0 {name=p10 lab=comp_done}
C {lab_wire.sym} -1450 0 2 0 {name=l_p24_out lab=comp_done}
C {iopin.sym} -1600 100 0 0 {name=p11 lab=vss}
C {lab_wire.sym} -1450 100 2 0 {name=l_p25_out lab=vss}
C {sar_adc/blocks/async_sar/async_inverter.sym} -1400 -400 0 0 {name=x_inv_rst}
C {lab_wire.sym} -1550 -400 0 0 {name=l_rst_in lab=start}
C {lab_wire.sym} -1250 -400 2 0 {name=l_rst_out lab=rst_n}
C {sar_adc/blocks/async_sar/async_inverter.sym} -1400 -500 0 0 {name=x_inv_se}
C {lab_wire.sym} -1550 -500 0 0 {name=l_sein lab=rst_n}
C {lab_wire.sym} -1250 -500 2 0 {name=l_seout lab=sample_en}
C {sar_adc/blocks/async_sar/shift_reg_8bit.sym} -800 -200 0 0 {name=x_shift}
C {lab_wire.sym} -950 -280 0 0 {name=l_sh_sin lab=q_n[7]}
C {lab_wire.sym} -950 -260 0 0 {name=l_sh_clk lab=comp_done}
C {lab_wire.sym} -950 -240 0 0 {name=l_sh_rst lab=rst_n}
C {lab_wire.sym} -650 -280 2 0 {name=l_sh_q0 lab=q0}
C {lab_wire.sym} -650 -260 2 0 {name=l_sh_q1 lab=q1}
C {lab_wire.sym} -650 -240 2 0 {name=l_sh_q2 lab=q2}
C {lab_wire.sym} -650 -220 2 0 {name=l_sh_q3 lab=q3}
C {lab_wire.sym} -650 -200 2 0 {name=l_sh_q4 lab=q4}
C {lab_wire.sym} -650 -180 2 0 {name=l_sh_q5 lab=q5}
C {lab_wire.sym} -650 -160 2 0 {name=l_sh_q6 lab=q6}
C {lab_wire.sym} -650 -140 2 0 {name=l_sh_q7 lab=q7}
C {lab_wire.sym} -650 -120 2 0 {name=l_sh_done lab=done}
N -1050 300 -1050 300 {lab=cd_buf1}
N -750 300 -750 300 {lab=cd_buf2}
N -450 300 -450 300 {lab=cd_buf3}
C {sar_adc/blocks/async_sar/async_inverter.sym} -1200 300 0 0 {name=x_inv_cd_b1}
C {lab_wire.sym} -1350 300 0 0 {name=l_cdb1_in lab=comp_done}
C {sar_adc/blocks/async_sar/async_inverter.sym} -900 300 0 0 {name=x_inv_cd_b2}
C {sar_adc/blocks/async_sar/async_inverter.sym} -600 300 0 0 {name=x_inv_cd_b3}
C {sar_adc/blocks/async_sar/async_inverter.sym} -300 300 0 0 {name=x_inv_cd_b4}
C {lab_wire.sym} -150 300 2 0 {name=l_cdb4_out lab=comp_done_reg}
C {sar_adc/blocks/async_sar/delay_line.sym} -800 0 0 0 {name=x_delay}
C {lab_wire.sym} -950 0 0 0 {name=l_dl_in lab=comp_done}
C {lab_wire.sym} -650 0 2 0 {name=l_dl_out lab=comp_done_dly}
C {sar_adc/blocks/async_sar/async_nor2.sym} -400 0 0 0 {name=x_nor_rst}
C {lab_wire.sym} -550 -20 0 0 {name=l_nor1 lab=start}
C {lab_wire.sym} -550 20 0 0 {name=l_nor2 lab=comp_done_dly}
C {lab_wire.sym} -250 0 2 0 {name=l_nor_out lab=nor_rst_out}
C {sar_adc/blocks/async_sar/async_buf_strong.sym} -100 0 0 0 {name=x_buf_rst}
C {lab_wire.sym} 50 0 2 0 {name=l_bufout lab=rst_latch}
C {sar_adc/blocks/async_sar/bit_reg.sym} 0 -500 0 0 {name=x_bit_reg_0}
C {lab_wire.sym} -150 -530 0 0 {name=l_br_co_0 lab=comp_out_n}
C {lab_wire.sym} 150 -530 2 0 {name=l_br_bo_0 lab=dout[7]}
C {lab_wire.sym} -150 -510 0 0 {name=l_br_en_0 lab=q0}
C {lab_wire.sym} -150 -490 0 0 {name=l_br_rst_0 lab=rst_n}
C {lab_wire.sym} -150 -470 0 0 {name=l_br_clk_0 lab=comp_done_reg}
C {sar_adc/blocks/async_sar/bit_reg.sym} 0 -380 0 0 {name=x_bit_reg_1}
C {lab_wire.sym} -150 -410 0 0 {name=l_br_co_1 lab=comp_out_n}
C {lab_wire.sym} 150 -410 2 0 {name=l_br_bo_1 lab=dout[6]}
C {lab_wire.sym} -150 -390 0 0 {name=l_br_en_1 lab=q1}
C {lab_wire.sym} -150 -370 0 0 {name=l_br_rst_1 lab=rst_n}
C {lab_wire.sym} -150 -350 0 0 {name=l_br_clk_1 lab=comp_done_reg}
C {sar_adc/blocks/async_sar/bit_reg.sym} 0 -260 0 0 {name=x_bit_reg_2}
C {lab_wire.sym} -150 -290 0 0 {name=l_br_co_2 lab=comp_out_n}
C {lab_wire.sym} 150 -290 2 0 {name=l_br_bo_2 lab=dout[5]}
C {lab_wire.sym} -150 -270 0 0 {name=l_br_en_2 lab=q2}
C {lab_wire.sym} -150 -250 0 0 {name=l_br_rst_2 lab=rst_n}
C {lab_wire.sym} -150 -230 0 0 {name=l_br_clk_2 lab=comp_done_reg}
C {sar_adc/blocks/async_sar/bit_reg.sym} 0 -140 0 0 {name=x_bit_reg_3}
C {lab_wire.sym} -150 -170 0 0 {name=l_br_co_3 lab=comp_out_n}
C {lab_wire.sym} 150 -170 2 0 {name=l_br_bo_3 lab=dout[4]}
C {lab_wire.sym} -150 -150 0 0 {name=l_br_en_3 lab=q3}
C {lab_wire.sym} -150 -130 0 0 {name=l_br_rst_3 lab=rst_n}
C {lab_wire.sym} -150 -110 0 0 {name=l_br_clk_3 lab=comp_done_reg}
C {sar_adc/blocks/async_sar/bit_reg.sym} 0 -20 0 0 {name=x_bit_reg_4}
C {lab_wire.sym} -150 -50 0 0 {name=l_br_co_4 lab=comp_out_n}
C {lab_wire.sym} 150 -50 2 0 {name=l_br_bo_4 lab=dout[3]}
C {lab_wire.sym} -150 -30 0 0 {name=l_br_en_4 lab=q4}
C {lab_wire.sym} -150 -10 0 0 {name=l_br_rst_4 lab=rst_n}
C {lab_wire.sym} -150 10 0 0 {name=l_br_clk_4 lab=comp_done_reg}
C {sar_adc/blocks/async_sar/bit_reg.sym} 0 100 0 0 {name=x_bit_reg_5}
C {lab_wire.sym} -150 70 0 0 {name=l_br_co_5 lab=comp_out_n}
C {lab_wire.sym} 150 70 2 0 {name=l_br_bo_5 lab=dout[2]}
C {lab_wire.sym} -150 90 0 0 {name=l_br_en_5 lab=q5}
C {lab_wire.sym} -150 110 0 0 {name=l_br_rst_5 lab=rst_n}
C {lab_wire.sym} -150 130 0 0 {name=l_br_clk_5 lab=comp_done_reg}
C {sar_adc/blocks/async_sar/bit_reg.sym} 0 220 0 0 {name=x_bit_reg_6}
C {lab_wire.sym} -150 190 0 0 {name=l_br_co_6 lab=comp_out_n}
C {lab_wire.sym} 150 190 2 0 {name=l_br_bo_6 lab=dout[1]}
C {lab_wire.sym} -150 210 0 0 {name=l_br_en_6 lab=q6}
C {lab_wire.sym} -150 230 0 0 {name=l_br_rst_6 lab=rst_n}
C {lab_wire.sym} -150 250 0 0 {name=l_br_clk_6 lab=comp_done_reg}
C {sar_adc/blocks/async_sar/bit_reg.sym} 0 340 0 0 {name=x_bit_reg_7}
C {lab_wire.sym} -150 310 0 0 {name=l_br_co_7 lab=comp_out_n}
C {lab_wire.sym} 150 310 2 0 {name=l_br_bo_7 lab=dout[0]}
C {lab_wire.sym} -150 330 0 0 {name=l_br_en_7 lab=q7}
C {lab_wire.sym} -150 350 0 0 {name=l_br_rst_7 lab=rst_n}
C {lab_wire.sym} -150 370 0 0 {name=l_br_clk_7 lab=comp_done_reg}
C {sar_adc/blocks/async_sar/async_inverter.sym} 400 -500 0 0 {name=x_inv_dout_0}
C {lab_wire.sym} 250 -500 0 0 {name=l_idout_in_0 lab=dout[0]}
C {lab_wire.sym} 550 -500 2 0 {name=l_idout_out_0 lab=dout_n[0]}
C {sar_adc/blocks/async_sar/async_inverter.sym} 400 -440 0 0 {name=x_inv_q_0}
C {lab_wire.sym} 250 -440 0 0 {name=l_iq_in_0 lab=q7}
C {lab_wire.sym} 550 -440 2 0 {name=l_iq_out_0 lab=q_n[0]}
C {sar_adc/blocks/async_sar/async_nand2.sym} 800 -470 0 0 {name=x_nand_dac_0}
C {lab_wire.sym} 650 -480 0 0 {name=l_ndac1_0 lab=dout_n[0]}
C {lab_wire.sym} 650 -460 0 0 {name=l_ndac2_0 lab=q_n[0]}
C {lab_wire.sym} 950 -480 2 0 {name=l_ndac_out_0 lab=dac_in[0]}
C {sar_adc/blocks/async_sar/async_inverter.sym} 400 -380 0 0 {name=x_inv_dout_1}
C {lab_wire.sym} 250 -380 0 0 {name=l_idout_in_1 lab=dout[1]}
C {lab_wire.sym} 550 -380 2 0 {name=l_idout_out_1 lab=dout_n[1]}
C {sar_adc/blocks/async_sar/async_inverter.sym} 400 -320 0 0 {name=x_inv_q_1}
C {lab_wire.sym} 250 -320 0 0 {name=l_iq_in_1 lab=q6}
C {lab_wire.sym} 550 -320 2 0 {name=l_iq_out_1 lab=q_n[1]}
C {sar_adc/blocks/async_sar/async_nand2.sym} 800 -350 0 0 {name=x_nand_dac_1}
C {lab_wire.sym} 650 -360 0 0 {name=l_ndac1_1 lab=dout_n[1]}
C {lab_wire.sym} 650 -340 0 0 {name=l_ndac2_1 lab=q_n[1]}
C {lab_wire.sym} 950 -360 2 0 {name=l_ndac_out_1 lab=dac_in[1]}
C {sar_adc/blocks/async_sar/async_inverter.sym} 400 -260 0 0 {name=x_inv_dout_2}
C {lab_wire.sym} 250 -260 0 0 {name=l_idout_in_2 lab=dout[2]}
C {lab_wire.sym} 550 -260 2 0 {name=l_idout_out_2 lab=dout_n[2]}
C {sar_adc/blocks/async_sar/async_inverter.sym} 400 -200 0 0 {name=x_inv_q_2}
C {lab_wire.sym} 250 -200 0 0 {name=l_iq_in_2 lab=q5}
C {lab_wire.sym} 550 -200 2 0 {name=l_iq_out_2 lab=q_n[2]}
C {sar_adc/blocks/async_sar/async_nand2.sym} 800 -230 0 0 {name=x_nand_dac_2}
C {lab_wire.sym} 650 -240 0 0 {name=l_ndac1_2 lab=dout_n[2]}
C {lab_wire.sym} 650 -220 0 0 {name=l_ndac2_2 lab=q_n[2]}
C {lab_wire.sym} 950 -240 2 0 {name=l_ndac_out_2 lab=dac_in[2]}
C {sar_adc/blocks/async_sar/async_inverter.sym} 400 -140 0 0 {name=x_inv_dout_3}
C {lab_wire.sym} 250 -140 0 0 {name=l_idout_in_3 lab=dout[3]}
C {lab_wire.sym} 550 -140 2 0 {name=l_idout_out_3 lab=dout_n[3]}
C {sar_adc/blocks/async_sar/async_inverter.sym} 400 -80 0 0 {name=x_inv_q_3}
C {lab_wire.sym} 250 -80 0 0 {name=l_iq_in_3 lab=q4}
C {lab_wire.sym} 550 -80 2 0 {name=l_iq_out_3 lab=q_n[3]}
C {sar_adc/blocks/async_sar/async_nand2.sym} 800 -110 0 0 {name=x_nand_dac_3}
C {lab_wire.sym} 650 -120 0 0 {name=l_ndac1_3 lab=dout_n[3]}
C {lab_wire.sym} 650 -100 0 0 {name=l_ndac2_3 lab=q_n[3]}
C {lab_wire.sym} 950 -120 2 0 {name=l_ndac_out_3 lab=dac_in[3]}
C {sar_adc/blocks/async_sar/async_inverter.sym} 400 -20 0 0 {name=x_inv_dout_4}
C {lab_wire.sym} 250 -20 0 0 {name=l_idout_in_4 lab=dout[4]}
C {lab_wire.sym} 550 -20 2 0 {name=l_idout_out_4 lab=dout_n[4]}
C {sar_adc/blocks/async_sar/async_inverter.sym} 400 40 0 0 {name=x_inv_q_4}
C {lab_wire.sym} 250 40 0 0 {name=l_iq_in_4 lab=q3}
C {lab_wire.sym} 550 40 2 0 {name=l_iq_out_4 lab=q_n[4]}
C {sar_adc/blocks/async_sar/async_nand2.sym} 800 10 0 0 {name=x_nand_dac_4}
C {lab_wire.sym} 650 0 0 0 {name=l_ndac1_4 lab=dout_n[4]}
C {lab_wire.sym} 650 20 0 0 {name=l_ndac2_4 lab=q_n[4]}
C {lab_wire.sym} 950 0 2 0 {name=l_ndac_out_4 lab=dac_in[4]}
C {sar_adc/blocks/async_sar/async_inverter.sym} 400 100 0 0 {name=x_inv_dout_5}
C {lab_wire.sym} 250 100 0 0 {name=l_idout_in_5 lab=dout[5]}
C {lab_wire.sym} 550 100 2 0 {name=l_idout_out_5 lab=dout_n[5]}
C {sar_adc/blocks/async_sar/async_inverter.sym} 400 160 0 0 {name=x_inv_q_5}
C {lab_wire.sym} 250 160 0 0 {name=l_iq_in_5 lab=q2}
C {lab_wire.sym} 550 160 2 0 {name=l_iq_out_5 lab=q_n[5]}
C {sar_adc/blocks/async_sar/async_nand2.sym} 800 130 0 0 {name=x_nand_dac_5}
C {lab_wire.sym} 650 120 0 0 {name=l_ndac1_5 lab=dout_n[5]}
C {lab_wire.sym} 650 140 0 0 {name=l_ndac2_5 lab=q_n[5]}
C {lab_wire.sym} 950 120 2 0 {name=l_ndac_out_5 lab=dac_in[5]}
C {sar_adc/blocks/async_sar/async_inverter.sym} 400 220 0 0 {name=x_inv_dout_6}
C {lab_wire.sym} 250 220 0 0 {name=l_idout_in_6 lab=dout[6]}
C {lab_wire.sym} 550 220 2 0 {name=l_idout_out_6 lab=dout_n[6]}
C {sar_adc/blocks/async_sar/async_inverter.sym} 400 280 0 0 {name=x_inv_q_6}
C {lab_wire.sym} 250 280 0 0 {name=l_iq_in_6 lab=q1}
C {lab_wire.sym} 550 280 2 0 {name=l_iq_out_6 lab=q_n[6]}
C {sar_adc/blocks/async_sar/async_nand2.sym} 800 250 0 0 {name=x_nand_dac_6}
C {lab_wire.sym} 650 240 0 0 {name=l_ndac1_6 lab=dout_n[6]}
C {lab_wire.sym} 650 260 0 0 {name=l_ndac2_6 lab=q_n[6]}
C {lab_wire.sym} 950 240 2 0 {name=l_ndac_out_6 lab=dac_in[6]}
C {sar_adc/blocks/async_sar/async_inverter.sym} 400 340 0 0 {name=x_inv_dout_7}
C {lab_wire.sym} 250 340 0 0 {name=l_idout_in_7 lab=dout[7]}
C {lab_wire.sym} 550 340 2 0 {name=l_idout_out_7 lab=dout_n[7]}
C {sar_adc/blocks/async_sar/async_inverter.sym} 400 400 0 0 {name=x_inv_q_7}
C {lab_wire.sym} 250 400 0 0 {name=l_iq_in_7 lab=q0}
C {lab_wire.sym} 550 400 2 0 {name=l_iq_out_7 lab=q_n[7]}
C {sar_adc/blocks/async_sar/async_nand2.sym} 800 370 0 0 {name=x_nand_dac_7}
C {lab_wire.sym} 650 360 0 0 {name=l_ndac1_7 lab=dout_n[7]}
C {lab_wire.sym} 650 380 0 0 {name=l_ndac2_7 lab=q_n[7]}
C {lab_wire.sym} 950 360 2 0 {name=l_ndac_out_7 lab=dac_in[7]}
