\hypertarget{union_a_d_c___c_t_r_l_b___type}{}\doxysection{ADC\+\_\+\+CTRLB\+\_\+\+Type Union Reference}
\label{union_a_d_c___c_t_r_l_b___type}\index{ADC\_CTRLB\_Type@{ADC\_CTRLB\_Type}}
\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint16\_t \mbox{\hyperlink{union_a_d_c___c_t_r_l_b___type_a9a7b59025926eaaaefd10048abf5bdd1}{DIFFMODE}}:1\\
\>uint16\_t \mbox{\hyperlink{union_a_d_c___c_t_r_l_b___type_a8a7540f76cb3eeb2321d1409d0c3c03c}{LEFTADJ}}:1\\
\>uint16\_t \mbox{\hyperlink{union_a_d_c___c_t_r_l_b___type_a44b8503d6efe5e11f487f946e984e2d0}{FREERUN}}:1\\
\>uint16\_t \mbox{\hyperlink{union_a_d_c___c_t_r_l_b___type_a74e341c6437af3f7322190a824f6d405}{CORREN}}:1\\
\>uint16\_t \mbox{\hyperlink{union_a_d_c___c_t_r_l_b___type_ad64b1db54266a0e14a5ec8fd6be0d6c2}{RESSEL}}:2\\
\>uint16\_t \mbox{\hyperlink{union_a_d_c___c_t_r_l_b___type_abfa612597ed064127491b0d56fa09e2e}{\_\_pad0\_\_}}:2\\
\>uint16\_t \mbox{\hyperlink{union_a_d_c___c_t_r_l_b___type_a97c6ee330675db63f2ec489bb4d4d0d0}{PRESCALER}}:3\\
\>uint16\_t \mbox{\hyperlink{union_a_d_c___c_t_r_l_b___type_ae3d05f9fbf4751bdc7d14003413df9a7}{\_\_pad1\_\_}}:5\\
\} \mbox{\hyperlink{union_a_d_c___c_t_r_l_b___type_aa960d804a92920c6b2715402ae683dbc}{bit}}\\

\end{tabbing}\item 
uint16\+\_\+t \mbox{\hyperlink{union_a_d_c___c_t_r_l_b___type_a7020fc772ae348a720bef9811b9b706f}{reg}}
\end{DoxyCompactItemize}


\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{union_a_d_c___c_t_r_l_b___type_abfa612597ed064127491b0d56fa09e2e}\label{union_a_d_c___c_t_r_l_b___type_abfa612597ed064127491b0d56fa09e2e}} 
\index{ADC\_CTRLB\_Type@{ADC\_CTRLB\_Type}!\_\_pad0\_\_@{\_\_pad0\_\_}}
\index{\_\_pad0\_\_@{\_\_pad0\_\_}!ADC\_CTRLB\_Type@{ADC\_CTRLB\_Type}}
\doxysubsubsection{\texorpdfstring{\_\_pad0\_\_}{\_\_pad0\_\_}}
{\footnotesize\ttfamily uint16\+\_\+t ADC\+\_\+\+CTRLB\+\_\+\+Type\+::\+\_\+\+\_\+pad0\+\_\+\+\_\+}

bit\+: 6.. 7 Reserved ~\newline
 \mbox{\Hypertarget{union_a_d_c___c_t_r_l_b___type_ae3d05f9fbf4751bdc7d14003413df9a7}\label{union_a_d_c___c_t_r_l_b___type_ae3d05f9fbf4751bdc7d14003413df9a7}} 
\index{ADC\_CTRLB\_Type@{ADC\_CTRLB\_Type}!\_\_pad1\_\_@{\_\_pad1\_\_}}
\index{\_\_pad1\_\_@{\_\_pad1\_\_}!ADC\_CTRLB\_Type@{ADC\_CTRLB\_Type}}
\doxysubsubsection{\texorpdfstring{\_\_pad1\_\_}{\_\_pad1\_\_}}
{\footnotesize\ttfamily uint16\+\_\+t ADC\+\_\+\+CTRLB\+\_\+\+Type\+::\+\_\+\+\_\+pad1\+\_\+\+\_\+}

bit\+: 11..15 Reserved ~\newline
 \mbox{\Hypertarget{union_a_d_c___c_t_r_l_b___type_aa960d804a92920c6b2715402ae683dbc}\label{union_a_d_c___c_t_r_l_b___type_aa960d804a92920c6b2715402ae683dbc}} 
\index{ADC\_CTRLB\_Type@{ADC\_CTRLB\_Type}!bit@{bit}}
\index{bit@{bit}!ADC\_CTRLB\_Type@{ADC\_CTRLB\_Type}}
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily struct  \{ ... \}  ADC\+\_\+\+CTRLB\+\_\+\+Type\+::bit}

Structure used for bit access ~\newline
 \mbox{\Hypertarget{union_a_d_c___c_t_r_l_b___type_a74e341c6437af3f7322190a824f6d405}\label{union_a_d_c___c_t_r_l_b___type_a74e341c6437af3f7322190a824f6d405}} 
\index{ADC\_CTRLB\_Type@{ADC\_CTRLB\_Type}!CORREN@{CORREN}}
\index{CORREN@{CORREN}!ADC\_CTRLB\_Type@{ADC\_CTRLB\_Type}}
\doxysubsubsection{\texorpdfstring{CORREN}{CORREN}}
{\footnotesize\ttfamily uint16\+\_\+t ADC\+\_\+\+CTRLB\+\_\+\+Type\+::\+CORREN}

bit\+: 3 Digital Correction Logic Enabled ~\newline
 \mbox{\Hypertarget{union_a_d_c___c_t_r_l_b___type_a9a7b59025926eaaaefd10048abf5bdd1}\label{union_a_d_c___c_t_r_l_b___type_a9a7b59025926eaaaefd10048abf5bdd1}} 
\index{ADC\_CTRLB\_Type@{ADC\_CTRLB\_Type}!DIFFMODE@{DIFFMODE}}
\index{DIFFMODE@{DIFFMODE}!ADC\_CTRLB\_Type@{ADC\_CTRLB\_Type}}
\doxysubsubsection{\texorpdfstring{DIFFMODE}{DIFFMODE}}
{\footnotesize\ttfamily uint16\+\_\+t ADC\+\_\+\+CTRLB\+\_\+\+Type\+::\+DIFFMODE}

bit\+: 0 Differential Mode ~\newline
 \mbox{\Hypertarget{union_a_d_c___c_t_r_l_b___type_a44b8503d6efe5e11f487f946e984e2d0}\label{union_a_d_c___c_t_r_l_b___type_a44b8503d6efe5e11f487f946e984e2d0}} 
\index{ADC\_CTRLB\_Type@{ADC\_CTRLB\_Type}!FREERUN@{FREERUN}}
\index{FREERUN@{FREERUN}!ADC\_CTRLB\_Type@{ADC\_CTRLB\_Type}}
\doxysubsubsection{\texorpdfstring{FREERUN}{FREERUN}}
{\footnotesize\ttfamily uint16\+\_\+t ADC\+\_\+\+CTRLB\+\_\+\+Type\+::\+FREERUN}

bit\+: 2 Free Running Mode ~\newline
 \mbox{\Hypertarget{union_a_d_c___c_t_r_l_b___type_a8a7540f76cb3eeb2321d1409d0c3c03c}\label{union_a_d_c___c_t_r_l_b___type_a8a7540f76cb3eeb2321d1409d0c3c03c}} 
\index{ADC\_CTRLB\_Type@{ADC\_CTRLB\_Type}!LEFTADJ@{LEFTADJ}}
\index{LEFTADJ@{LEFTADJ}!ADC\_CTRLB\_Type@{ADC\_CTRLB\_Type}}
\doxysubsubsection{\texorpdfstring{LEFTADJ}{LEFTADJ}}
{\footnotesize\ttfamily uint16\+\_\+t ADC\+\_\+\+CTRLB\+\_\+\+Type\+::\+LEFTADJ}

bit\+: 1 Left Adjusted Result ~\newline
 \mbox{\Hypertarget{union_a_d_c___c_t_r_l_b___type_a97c6ee330675db63f2ec489bb4d4d0d0}\label{union_a_d_c___c_t_r_l_b___type_a97c6ee330675db63f2ec489bb4d4d0d0}} 
\index{ADC\_CTRLB\_Type@{ADC\_CTRLB\_Type}!PRESCALER@{PRESCALER}}
\index{PRESCALER@{PRESCALER}!ADC\_CTRLB\_Type@{ADC\_CTRLB\_Type}}
\doxysubsubsection{\texorpdfstring{PRESCALER}{PRESCALER}}
{\footnotesize\ttfamily uint16\+\_\+t ADC\+\_\+\+CTRLB\+\_\+\+Type\+::\+PRESCALER}

bit\+: 8..10 Prescaler Configuration ~\newline
 \mbox{\Hypertarget{union_a_d_c___c_t_r_l_b___type_a7020fc772ae348a720bef9811b9b706f}\label{union_a_d_c___c_t_r_l_b___type_a7020fc772ae348a720bef9811b9b706f}} 
\index{ADC\_CTRLB\_Type@{ADC\_CTRLB\_Type}!reg@{reg}}
\index{reg@{reg}!ADC\_CTRLB\_Type@{ADC\_CTRLB\_Type}}
\doxysubsubsection{\texorpdfstring{reg}{reg}}
{\footnotesize\ttfamily uint16\+\_\+t ADC\+\_\+\+CTRLB\+\_\+\+Type\+::reg}

Type used for register access ~\newline
 \mbox{\Hypertarget{union_a_d_c___c_t_r_l_b___type_ad64b1db54266a0e14a5ec8fd6be0d6c2}\label{union_a_d_c___c_t_r_l_b___type_ad64b1db54266a0e14a5ec8fd6be0d6c2}} 
\index{ADC\_CTRLB\_Type@{ADC\_CTRLB\_Type}!RESSEL@{RESSEL}}
\index{RESSEL@{RESSEL}!ADC\_CTRLB\_Type@{ADC\_CTRLB\_Type}}
\doxysubsubsection{\texorpdfstring{RESSEL}{RESSEL}}
{\footnotesize\ttfamily uint16\+\_\+t ADC\+\_\+\+CTRLB\+\_\+\+Type\+::\+RESSEL}

bit\+: 4.. 5 Conversion Result Resolution ~\newline
 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+ASF/sam0/utils/cmsis/samd20/include/component/\mbox{\hyperlink{utils_2cmsis_2samd20_2include_2component_2adc_8h}{adc.\+h}}\end{DoxyCompactItemize}
