// Seed: 2168432422
module module_0 (
    input  wand  id_0,
    output tri1  id_1,
    input  uwire id_2,
    output wor   id_3
);
  logic id_5;
endmodule
module module_1 #(
    parameter id_1 = 32'd36,
    parameter id_3 = 32'd5,
    parameter id_6 = 32'd46
) (
    output wire id_0,
    input wire _id_1,
    input tri0 id_2,
    input supply0 _id_3,
    input wire id_4,
    output tri1 id_5,
    input wire _id_6,
    input tri0 id_7,
    output wor id_8,
    input tri0 id_9,
    input supply1 id_10,
    input wor id_11,
    input supply1 id_12,
    input wand id_13
);
  logic id_15 = id_12;
  assign id_15 = -1 ? id_11 : id_3;
  wire id_16;
  wire id_17;
  logic [id_6  ==  1 'd0 : 1] id_18;
  ;
  wire [id_1  +  -1 : id_3] id_19;
  module_0 modCall_1 (
      id_9,
      id_0,
      id_11,
      id_8
  );
  assign modCall_1.id_0 = 0;
endmodule
