# 7-stage-sequential-four-issue-superscalar-MIPS-processor-design
7-stage sequential four-issue superscalar MIPS processor design
