// Generated by CIRCT firtool-1.75.0
module TLDebugModuleInnerAsync(	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1870:9]
  input  [2:0]  auto_dmiXing_in_a_mem_0_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [8:0]  auto_dmiXing_in_a_mem_0_address,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [31:0] auto_dmiXing_in_a_mem_0_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_dmiXing_in_a_ridx,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_dmiXing_in_a_widx,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_dmiXing_in_a_safe_ridx_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_dmiXing_in_a_safe_widx_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_dmiXing_in_a_safe_source_reset_n,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_dmiXing_in_a_safe_sink_reset_n,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [2:0]  auto_dmiXing_in_d_mem_0_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [1:0]  auto_dmiXing_in_d_mem_0_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_dmiXing_in_d_mem_0_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [31:0] auto_dmiXing_in_d_mem_0_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_dmiXing_in_d_ridx,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_dmiXing_in_d_widx,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_dmiXing_in_d_safe_ridx_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_dmiXing_in_d_safe_widx_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_dmiXing_in_d_safe_source_reset_n,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_dmiXing_in_d_safe_sink_reset_n,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_dmInner_sb2tlOpt_out_a_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_dmInner_sb2tlOpt_out_a_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [2:0]  auto_dmInner_sb2tlOpt_out_a_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [3:0]  auto_dmInner_sb2tlOpt_out_a_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [31:0] auto_dmInner_sb2tlOpt_out_a_bits_address,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [7:0]  auto_dmInner_sb2tlOpt_out_a_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_dmInner_sb2tlOpt_out_d_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_dmInner_sb2tlOpt_out_d_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [2:0]  auto_dmInner_sb2tlOpt_out_d_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [1:0]  auto_dmInner_sb2tlOpt_out_d_bits_param,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [3:0]  auto_dmInner_sb2tlOpt_out_d_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_dmInner_sb2tlOpt_out_d_bits_sink,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_dmInner_sb2tlOpt_out_d_bits_denied,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [7:0]  auto_dmInner_sb2tlOpt_out_d_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_dmInner_sb2tlOpt_out_d_bits_corrupt,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_dmInner_tl_in_a_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_dmInner_tl_in_a_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [2:0]  auto_dmInner_tl_in_a_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [2:0]  auto_dmInner_tl_in_a_bits_param,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [1:0]  auto_dmInner_tl_in_a_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [10:0] auto_dmInner_tl_in_a_bits_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [11:0] auto_dmInner_tl_in_a_bits_address,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [7:0]  auto_dmInner_tl_in_a_bits_mask,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [63:0] auto_dmInner_tl_in_a_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_dmInner_tl_in_a_bits_corrupt,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_dmInner_tl_in_d_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_dmInner_tl_in_d_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [2:0]  auto_dmInner_tl_in_d_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [1:0]  auto_dmInner_tl_in_d_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [10:0] auto_dmInner_tl_in_d_bits_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [63:0] auto_dmInner_tl_in_d_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         io_debug_clock,	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1876:16]
  input         io_debug_reset,	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1876:16]
  input         io_tl_clock,	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1876:16]
  input         io_tl_reset,	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1876:16]
  input         io_dmactive,	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1876:16]
  input         io_innerCtrl_mem_0_resumereq,	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1876:16]
  input  [9:0]  io_innerCtrl_mem_0_hartsel,	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1876:16]
  input         io_innerCtrl_mem_0_ackhavereset,	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1876:16]
  input         io_innerCtrl_mem_0_hrmask_0,	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1876:16]
  output        io_innerCtrl_ridx,	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1876:16]
  input         io_innerCtrl_widx,	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1876:16]
  output        io_innerCtrl_safe_ridx_valid,	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1876:16]
  input         io_innerCtrl_safe_widx_valid,	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1876:16]
  input         io_innerCtrl_safe_source_reset_n,	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1876:16]
  output        io_innerCtrl_safe_sink_reset_n,	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1876:16]
  output        io_hgDebugInt_0,	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1876:16]
  input         io_hartIsInReset_0	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1876:16]
);

  wire        _dmactive_synced_dmInner_io_innerCtrl_sink_io_deq_valid;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:211:22]
  wire        _dmactive_synced_dmInner_io_innerCtrl_sink_io_deq_bits_resumereq;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:211:22]
  wire [9:0]  _dmactive_synced_dmInner_io_innerCtrl_sink_io_deq_bits_hartsel;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:211:22]
  wire        _dmactive_synced_dmInner_io_innerCtrl_sink_io_deq_bits_ackhavereset;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:211:22]
  wire        _dmactive_synced_dmInner_io_innerCtrl_sink_io_deq_bits_hrmask_0;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:211:22]
  wire        _dmactive_synced_dmactive_synced_dmactiveSync_io_q;	// @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala:45:23]
  wire        _dmiXing_auto_out_a_valid;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1857:27]
  wire [2:0]  _dmiXing_auto_out_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1857:27]
  wire [2:0]  _dmiXing_auto_out_a_bits_param;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1857:27]
  wire [1:0]  _dmiXing_auto_out_a_bits_size;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1857:27]
  wire        _dmiXing_auto_out_a_bits_source;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1857:27]
  wire [8:0]  _dmiXing_auto_out_a_bits_address;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1857:27]
  wire [3:0]  _dmiXing_auto_out_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1857:27]
  wire [31:0] _dmiXing_auto_out_a_bits_data;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1857:27]
  wire        _dmiXing_auto_out_a_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1857:27]
  wire        _dmiXing_auto_out_d_ready;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1857:27]
  wire        _dmInner_auto_dmi_in_a_ready;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1856:27]
  wire        _dmInner_auto_dmi_in_d_valid;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1856:27]
  wire [2:0]  _dmInner_auto_dmi_in_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1856:27]
  wire [1:0]  _dmInner_auto_dmi_in_d_bits_size;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1856:27]
  wire        _dmInner_auto_dmi_in_d_bits_source;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1856:27]
  wire [31:0] _dmInner_auto_dmi_in_d_bits_data;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1856:27]
  TLDebugModuleInner dmInner (	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1856:27]
    .clock                            (io_debug_clock),
    .reset                            (io_debug_reset),
    .auto_sb2tlOpt_out_a_ready        (auto_dmInner_sb2tlOpt_out_a_ready),
    .auto_sb2tlOpt_out_a_valid        (auto_dmInner_sb2tlOpt_out_a_valid),
    .auto_sb2tlOpt_out_a_bits_opcode  (auto_dmInner_sb2tlOpt_out_a_bits_opcode),
    .auto_sb2tlOpt_out_a_bits_size    (auto_dmInner_sb2tlOpt_out_a_bits_size),
    .auto_sb2tlOpt_out_a_bits_address (auto_dmInner_sb2tlOpt_out_a_bits_address),
    .auto_sb2tlOpt_out_a_bits_data    (auto_dmInner_sb2tlOpt_out_a_bits_data),
    .auto_sb2tlOpt_out_d_ready        (auto_dmInner_sb2tlOpt_out_d_ready),
    .auto_sb2tlOpt_out_d_valid        (auto_dmInner_sb2tlOpt_out_d_valid),
    .auto_sb2tlOpt_out_d_bits_opcode  (auto_dmInner_sb2tlOpt_out_d_bits_opcode),
    .auto_sb2tlOpt_out_d_bits_param   (auto_dmInner_sb2tlOpt_out_d_bits_param),
    .auto_sb2tlOpt_out_d_bits_size    (auto_dmInner_sb2tlOpt_out_d_bits_size),
    .auto_sb2tlOpt_out_d_bits_sink    (auto_dmInner_sb2tlOpt_out_d_bits_sink),
    .auto_sb2tlOpt_out_d_bits_denied  (auto_dmInner_sb2tlOpt_out_d_bits_denied),
    .auto_sb2tlOpt_out_d_bits_data    (auto_dmInner_sb2tlOpt_out_d_bits_data),
    .auto_sb2tlOpt_out_d_bits_corrupt (auto_dmInner_sb2tlOpt_out_d_bits_corrupt),
    .auto_tl_in_a_ready               (auto_dmInner_tl_in_a_ready),
    .auto_tl_in_a_valid               (auto_dmInner_tl_in_a_valid),
    .auto_tl_in_a_bits_opcode         (auto_dmInner_tl_in_a_bits_opcode),
    .auto_tl_in_a_bits_param          (auto_dmInner_tl_in_a_bits_param),
    .auto_tl_in_a_bits_size           (auto_dmInner_tl_in_a_bits_size),
    .auto_tl_in_a_bits_source         (auto_dmInner_tl_in_a_bits_source),
    .auto_tl_in_a_bits_address        (auto_dmInner_tl_in_a_bits_address),
    .auto_tl_in_a_bits_mask           (auto_dmInner_tl_in_a_bits_mask),
    .auto_tl_in_a_bits_data           (auto_dmInner_tl_in_a_bits_data),
    .auto_tl_in_a_bits_corrupt        (auto_dmInner_tl_in_a_bits_corrupt),
    .auto_tl_in_d_ready               (auto_dmInner_tl_in_d_ready),
    .auto_tl_in_d_valid               (auto_dmInner_tl_in_d_valid),
    .auto_tl_in_d_bits_opcode         (auto_dmInner_tl_in_d_bits_opcode),
    .auto_tl_in_d_bits_size           (auto_dmInner_tl_in_d_bits_size),
    .auto_tl_in_d_bits_source         (auto_dmInner_tl_in_d_bits_source),
    .auto_tl_in_d_bits_data           (auto_dmInner_tl_in_d_bits_data),
    .auto_dmi_in_a_ready              (_dmInner_auto_dmi_in_a_ready),
    .auto_dmi_in_a_valid              (_dmiXing_auto_out_a_valid),	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1857:27]
    .auto_dmi_in_a_bits_opcode        (_dmiXing_auto_out_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1857:27]
    .auto_dmi_in_a_bits_param         (_dmiXing_auto_out_a_bits_param),	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1857:27]
    .auto_dmi_in_a_bits_size          (_dmiXing_auto_out_a_bits_size),	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1857:27]
    .auto_dmi_in_a_bits_source        (_dmiXing_auto_out_a_bits_source),	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1857:27]
    .auto_dmi_in_a_bits_address       (_dmiXing_auto_out_a_bits_address),	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1857:27]
    .auto_dmi_in_a_bits_mask          (_dmiXing_auto_out_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1857:27]
    .auto_dmi_in_a_bits_data          (_dmiXing_auto_out_a_bits_data),	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1857:27]
    .auto_dmi_in_a_bits_corrupt       (_dmiXing_auto_out_a_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1857:27]
    .auto_dmi_in_d_ready              (_dmiXing_auto_out_d_ready),	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1857:27]
    .auto_dmi_in_d_valid              (_dmInner_auto_dmi_in_d_valid),
    .auto_dmi_in_d_bits_opcode        (_dmInner_auto_dmi_in_d_bits_opcode),
    .auto_dmi_in_d_bits_size          (_dmInner_auto_dmi_in_d_bits_size),
    .auto_dmi_in_d_bits_source        (_dmInner_auto_dmi_in_d_bits_source),
    .auto_dmi_in_d_bits_data          (_dmInner_auto_dmi_in_d_bits_data),
    .io_dmactive                      (_dmactive_synced_dmactive_synced_dmactiveSync_io_q),	// @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala:45:23]
    .io_innerCtrl_valid               (_dmactive_synced_dmInner_io_innerCtrl_sink_io_deq_valid),	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:211:22]
    .io_innerCtrl_bits_resumereq      (_dmactive_synced_dmInner_io_innerCtrl_sink_io_deq_bits_resumereq),	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:211:22]
    .io_innerCtrl_bits_hartsel        (_dmactive_synced_dmInner_io_innerCtrl_sink_io_deq_bits_hartsel),	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:211:22]
    .io_innerCtrl_bits_ackhavereset   (_dmactive_synced_dmInner_io_innerCtrl_sink_io_deq_bits_ackhavereset),	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:211:22]
    .io_innerCtrl_bits_hrmask_0       (_dmactive_synced_dmInner_io_innerCtrl_sink_io_deq_bits_hrmask_0),	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:211:22]
    .io_hgDebugInt_0                  (io_hgDebugInt_0),
    .io_hartIsInReset_0               (io_hartIsInReset_0),
    .io_tl_clock                      (io_tl_clock),
    .io_tl_reset                      (io_tl_reset)
  );	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1856:27]
  TLAsyncCrossingSink_a9d32s1k1z2u dmiXing (	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1857:27]
    .clock                         (io_debug_clock),
    .reset                         (io_debug_reset),
    .auto_in_a_mem_0_opcode        (auto_dmiXing_in_a_mem_0_opcode),
    .auto_in_a_mem_0_address       (auto_dmiXing_in_a_mem_0_address),
    .auto_in_a_mem_0_data          (auto_dmiXing_in_a_mem_0_data),
    .auto_in_a_ridx                (auto_dmiXing_in_a_ridx),
    .auto_in_a_widx                (auto_dmiXing_in_a_widx),
    .auto_in_a_safe_ridx_valid     (auto_dmiXing_in_a_safe_ridx_valid),
    .auto_in_a_safe_widx_valid     (auto_dmiXing_in_a_safe_widx_valid),
    .auto_in_a_safe_source_reset_n (auto_dmiXing_in_a_safe_source_reset_n),
    .auto_in_a_safe_sink_reset_n   (auto_dmiXing_in_a_safe_sink_reset_n),
    .auto_in_d_mem_0_opcode        (auto_dmiXing_in_d_mem_0_opcode),
    .auto_in_d_mem_0_size          (auto_dmiXing_in_d_mem_0_size),
    .auto_in_d_mem_0_source        (auto_dmiXing_in_d_mem_0_source),
    .auto_in_d_mem_0_data          (auto_dmiXing_in_d_mem_0_data),
    .auto_in_d_ridx                (auto_dmiXing_in_d_ridx),
    .auto_in_d_widx                (auto_dmiXing_in_d_widx),
    .auto_in_d_safe_ridx_valid     (auto_dmiXing_in_d_safe_ridx_valid),
    .auto_in_d_safe_widx_valid     (auto_dmiXing_in_d_safe_widx_valid),
    .auto_in_d_safe_source_reset_n (auto_dmiXing_in_d_safe_source_reset_n),
    .auto_in_d_safe_sink_reset_n   (auto_dmiXing_in_d_safe_sink_reset_n),
    .auto_out_a_ready              (_dmInner_auto_dmi_in_a_ready),	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1856:27]
    .auto_out_a_valid              (_dmiXing_auto_out_a_valid),
    .auto_out_a_bits_opcode        (_dmiXing_auto_out_a_bits_opcode),
    .auto_out_a_bits_param         (_dmiXing_auto_out_a_bits_param),
    .auto_out_a_bits_size          (_dmiXing_auto_out_a_bits_size),
    .auto_out_a_bits_source        (_dmiXing_auto_out_a_bits_source),
    .auto_out_a_bits_address       (_dmiXing_auto_out_a_bits_address),
    .auto_out_a_bits_mask          (_dmiXing_auto_out_a_bits_mask),
    .auto_out_a_bits_data          (_dmiXing_auto_out_a_bits_data),
    .auto_out_a_bits_corrupt       (_dmiXing_auto_out_a_bits_corrupt),
    .auto_out_d_ready              (_dmiXing_auto_out_d_ready),
    .auto_out_d_valid              (_dmInner_auto_dmi_in_d_valid),	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1856:27]
    .auto_out_d_bits_opcode        (_dmInner_auto_dmi_in_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1856:27]
    .auto_out_d_bits_size          (_dmInner_auto_dmi_in_d_bits_size),	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1856:27]
    .auto_out_d_bits_source        (_dmInner_auto_dmi_in_d_bits_source),	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1856:27]
    .auto_out_d_bits_data          (_dmInner_auto_dmi_in_d_bits_data)	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1856:27]
  );	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1857:27]
  AsyncResetSynchronizerShiftReg_w1_d3_i0 dmactive_synced_dmactive_synced_dmactiveSync (	// @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala:45:23]
    .clock (io_debug_clock),
    .reset (io_debug_reset),
    .io_d  (io_dmactive),
    .io_q  (_dmactive_synced_dmactive_synced_dmactiveSync_io_q)
  );	// @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala:45:23]
  AsyncQueueSink_DebugInternalBundle dmactive_synced_dmInner_io_innerCtrl_sink (	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:211:22]
    .clock                        (io_debug_clock),
    .reset                        (io_debug_reset),
    .io_deq_valid                 (_dmactive_synced_dmInner_io_innerCtrl_sink_io_deq_valid),
    .io_deq_bits_resumereq        (_dmactive_synced_dmInner_io_innerCtrl_sink_io_deq_bits_resumereq),
    .io_deq_bits_hartsel          (_dmactive_synced_dmInner_io_innerCtrl_sink_io_deq_bits_hartsel),
    .io_deq_bits_ackhavereset     (_dmactive_synced_dmInner_io_innerCtrl_sink_io_deq_bits_ackhavereset),
    .io_deq_bits_hrmask_0         (_dmactive_synced_dmInner_io_innerCtrl_sink_io_deq_bits_hrmask_0),
    .io_async_mem_0_resumereq     (io_innerCtrl_mem_0_resumereq),
    .io_async_mem_0_hartsel       (io_innerCtrl_mem_0_hartsel),
    .io_async_mem_0_ackhavereset  (io_innerCtrl_mem_0_ackhavereset),
    .io_async_mem_0_hrmask_0      (io_innerCtrl_mem_0_hrmask_0),
    .io_async_ridx                (io_innerCtrl_ridx),
    .io_async_widx                (io_innerCtrl_widx),
    .io_async_safe_ridx_valid     (io_innerCtrl_safe_ridx_valid),
    .io_async_safe_widx_valid     (io_innerCtrl_safe_widx_valid),
    .io_async_safe_source_reset_n (io_innerCtrl_safe_source_reset_n),
    .io_async_safe_sink_reset_n   (io_innerCtrl_safe_sink_reset_n)
  );	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:211:22]
endmodule

