// Seed: 1500096336
module module_0 (
    output wire id_0,
    output tri0 id_1
);
  supply0 id_3;
  assign module_2.id_2 = 0;
  always @(posedge id_3 or posedge 1) $display(1'b0);
  assign module_1.type_5 = 0;
endmodule
module module_1 (
    output wand id_0,
    output supply1 id_1,
    input wand id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_1,
      id_0
  );
endmodule
module module_2 (
    input wire id_0,
    input tri1 id_1,
    output wire id_2,
    output tri id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply0 id_6,
    input supply0 id_7,
    input supply1 id_8,
    input tri1 id_9,
    input supply1 id_10,
    input uwire id_11,
    input wire id_12,
    output logic id_13,
    input uwire id_14,
    input uwire id_15,
    input wor id_16
);
  initial begin : LABEL_0
    id_13 <= 1;
    if (1) begin : LABEL_0
      wait (1);
      disable id_18;
    end
  end
  module_0 modCall_1 (
      id_3,
      id_2
  );
endmodule
