
---------- Begin Simulation Statistics ----------
final_tick                               2541846217500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 213729                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   213728                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.62                       # Real time elapsed on the host
host_tick_rate                              603155454                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4194208                       # Number of instructions simulated
sim_ops                                       4194208                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011836                       # Number of seconds simulated
sim_ticks                                 11836372500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.075442                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  384988                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               854097                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2400                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             77889                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            804775                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52842                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278662                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           225820                       # Number of indirect misses.
system.cpu.branchPred.lookups                  977717                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   64553                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26815                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4194208                       # Number of instructions committed
system.cpu.committedOps                       4194208                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.640861                       # CPI: cycles per instruction
system.cpu.discardedOps                        189936                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   606170                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1450924                       # DTB hits
system.cpu.dtb.data_misses                       7673                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   404870                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       848545                       # DTB read hits
system.cpu.dtb.read_misses                       6824                       # DTB read misses
system.cpu.dtb.write_accesses                  201300                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602379                       # DTB write hits
system.cpu.dtb.write_misses                       849                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18034                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3378584                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1030009                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           661321                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16717781                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177278                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  967193                       # ITB accesses
system.cpu.itb.fetch_acv                          753                       # ITB acv
system.cpu.itb.fetch_hits                      960106                       # ITB hits
system.cpu.itb.fetch_misses                      7087                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4217     69.36%     79.21% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.00% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.07% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.74%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6080                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14423                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2433     47.43%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2680     52.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5130                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2420     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2420     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4857                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10929007000     92.30%     92.30% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9027500      0.08%     92.38% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17810000      0.15%     92.53% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               884722500      7.47%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11840567000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994657                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902985                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946784                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591837                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743590                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8000006500     67.56%     67.56% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3840560500     32.44%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23658945                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85386      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540449     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838880     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592322     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104843      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4194208                       # Class of committed instruction
system.cpu.quiesceCycles                        13800                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6941164                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          438                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155622                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312849                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541846217500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541846217500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22904455                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22904455                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22904455                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22904455                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117458.743590                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117458.743590                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117458.743590                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117458.743590                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13141489                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13141489                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13141489                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13141489                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67392.251282                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67392.251282                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67392.251282                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67392.251282                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22554958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22554958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117473.739583                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117473.739583                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12941992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12941992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67406.208333                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67406.208333                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541846217500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.269039                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539426792000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.269039                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204315                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204315                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541846217500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128128                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34855                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86578                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34168                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29019                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29019                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87168                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40853                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260852                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260852                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208596                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209012                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11115776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11115776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6691008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6691441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17818481                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157455                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002794                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052789                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157015     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     440      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157455                       # Request fanout histogram
system.membus.reqLayer0.occupancy              353500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820964037                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375845750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541846217500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          462153000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541846217500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541846217500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541846217500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541846217500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541846217500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541846217500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541846217500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541846217500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541846217500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541846217500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541846217500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541846217500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541846217500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541846217500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541846217500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541846217500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541846217500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541846217500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541846217500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541846217500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541846217500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541846217500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541846217500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541846217500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541846217500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541846217500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541846217500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541846217500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5574784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4471552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10046336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5574784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5574784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230720                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87106                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69868                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156974                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34855                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34855                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470987543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         377780608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             848768151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470987543                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470987543                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188463146                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188463146                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188463146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470987543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        377780608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1037231297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118966.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77206.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69362.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000124324500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7326                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7326                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406551                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111723                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156974                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121217                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156974                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121217                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10406                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2251                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5727                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2011238750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  732840000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4759388750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13722.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32472.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103908                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80313                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.51                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156974                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121217                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134082                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81284                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    209.041681                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.304770                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   226.087381                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34489     42.43%     42.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24120     29.67%     72.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9828     12.09%     84.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4699      5.78%     89.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2359      2.90%     92.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1417      1.74%     94.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          938      1.15%     95.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          590      0.73%     96.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2844      3.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81284                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7326                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.005597                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.385746                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.732966                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1294     17.66%     17.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5551     75.77%     93.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           282      3.85%     97.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            96      1.31%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            40      0.55%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            23      0.31%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           12      0.16%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           10      0.14%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           10      0.14%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7326                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7326                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.235599                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.220291                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.737800                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6566     89.63%     89.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               89      1.21%     90.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              442      6.03%     96.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              169      2.31%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               55      0.75%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7326                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9380352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  665984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7612288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10046336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7757888                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       792.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       643.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    848.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    655.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11836367500                       # Total gap between requests
system.mem_ctrls.avgGap                      42547.63                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4941184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4439168                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7612288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417457629.015984416008                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 375044634.663196027279                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 643126768.779877543449                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87106                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69868                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121217                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2512697000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2246691750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290734345750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28846.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32156.23                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2398461.81                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313745880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166740915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           559440420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308924820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     934252800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5186438550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        177639840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7647183225                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.074904                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    410063500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    395200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11031109000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            266657580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            141731865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           487055100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          311952420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     934252800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5106886500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        244631040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7493167305                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.062816                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    584291000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    395200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10856881500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541846217500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1003455                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11829172500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541846217500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1646871                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1646871                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1646871                       # number of overall hits
system.cpu.icache.overall_hits::total         1646871                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87169                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87169                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87169                       # number of overall misses
system.cpu.icache.overall_misses::total         87169                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5363756500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5363756500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5363756500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5363756500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1734040                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1734040                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1734040                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1734040                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050269                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050269                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050269                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050269                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61532.844245                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61532.844245                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61532.844245                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61532.844245                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86578                       # number of writebacks
system.cpu.icache.writebacks::total             86578                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87169                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87169                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87169                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87169                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5276588500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5276588500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5276588500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5276588500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050269                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050269                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050269                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050269                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60532.855717                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60532.855717                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60532.855717                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60532.855717                       # average overall mshr miss latency
system.cpu.icache.replacements                  86578                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1646871                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1646871                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87169                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87169                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5363756500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5363756500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1734040                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1734040                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050269                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050269                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61532.844245                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61532.844245                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87169                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87169                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5276588500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5276588500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050269                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050269                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60532.855717                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60532.855717                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541846217500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.810086                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1669464                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86656                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.265417                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.810086                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995723                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995723                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          388                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3555248                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3555248                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541846217500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1311775                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1311775                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1311775                       # number of overall hits
system.cpu.dcache.overall_hits::total         1311775                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105661                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105661                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105661                       # number of overall misses
system.cpu.dcache.overall_misses::total        105661                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6774178500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6774178500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6774178500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6774178500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1417436                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1417436                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1417436                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1417436                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074544                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074544                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074544                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074544                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64112.382998                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64112.382998                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64112.382998                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64112.382998                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34679                       # number of writebacks
system.cpu.dcache.writebacks::total             34679                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36677                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36677                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36677                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36677                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68984                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68984                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68984                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68984                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4394448500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4394448500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4394448500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4394448500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21612000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21612000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048668                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048668                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048668                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048668                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63702.430998                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63702.430998                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63702.430998                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63702.430998                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104405.797101                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104405.797101                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68844                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       781193                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          781193                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49153                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49153                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3291465500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3291465500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       830346                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       830346                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059196                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059196                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66963.674649                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66963.674649                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9202                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9202                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39951                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39951                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2669621500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2669621500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21612000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21612000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048114                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048114                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66822.394934                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66822.394934                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200111.111111                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200111.111111                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530582                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530582                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56508                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56508                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3482713000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3482713000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587090                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587090                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096251                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096251                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61632.211368                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61632.211368                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27475                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27475                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29033                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29033                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1724827000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1724827000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049452                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049452                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59409.189543                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59409.189543                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10286                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10286                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          901                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          901                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63630000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63630000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080540                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080540                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70621.531632                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70621.531632                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          901                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          901                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62729000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62729000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080540                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080540                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69621.531632                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69621.531632                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541846217500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.479193                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1373432                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68844                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.949916                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.479193                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978984                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978984                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          743                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2949354                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2949354                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2739373498500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 293497                       # Simulator instruction rate (inst/s)
host_mem_usage                                 742784                       # Number of bytes of host memory used
host_op_rate                                   293497                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   304.62                       # Real time elapsed on the host
host_tick_rate                              641041642                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    89404208                       # Number of instructions simulated
sim_ops                                      89404208                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.195272                       # Number of seconds simulated
sim_ticks                                195272366000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             65.199304                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 6042277                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9267395                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3389                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            208888                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           9008030                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             383508                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2241419                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1857911                       # Number of indirect misses.
system.cpu.branchPred.lookups                10024931                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  429058                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        83554                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    84468791                       # Number of instructions committed
system.cpu.committedOps                      84468791                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.617119                       # CPI: cycles per instruction
system.cpu.discardedOps                        639193                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 17049128                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     32052748                       # DTB hits
system.cpu.dtb.data_misses                      34886                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3632493                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      8634705                       # DTB read hits
system.cpu.dtb.read_misses                       8740                       # DTB read misses
system.cpu.dtb.write_accesses                13416635                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                    23418043                       # DTB write hits
system.cpu.dtb.write_misses                     26146                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4112                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           47653263                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           8998343                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         23806631                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       286519721                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.216585                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                12127782                       # ITB accesses
system.cpu.itb.fetch_acv                           88                       # ITB acv
system.cpu.itb.fetch_hits                    12126609                       # ITB hits
system.cpu.itb.fetch_misses                      1173                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   129      0.20%      0.20% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.01%      0.21% # number of callpals executed
system.cpu.kern.callpal::swpipl                 54457     85.36%     85.57% # number of callpals executed
system.cpu.kern.callpal::rdps                    1042      1.63%     87.21% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     87.21% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     87.21% # number of callpals executed
system.cpu.kern.callpal::rti                     8042     12.61%     99.82% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      0.09%     99.91% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.00%     99.92% # number of callpals executed
system.cpu.kern.callpal::rdunique                  53      0.08%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  63797                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      88749                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      359                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    29523     46.99%     46.99% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     127      0.20%     47.19% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     200      0.32%     47.51% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   32975     52.49%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                62825                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     28230     49.71%     49.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      127      0.22%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      200      0.35%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    28231     49.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 56788                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             179549210500     91.95%     91.95% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               223936500      0.11%     92.06% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               218036000      0.11%     92.17% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             15283783000      7.83%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         195274966000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.956204                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.856133                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.903908                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                6504                      
system.cpu.kern.mode_good::user                  6504                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              8171                       # number of protection mode switches
system.cpu.kern.mode_switch::user                6504                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.795986                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.886405                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       116648263500     59.74%     59.74% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          78626702500     40.26%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      129                       # number of times the context was actually changed
system.cpu.numCycles                        390002450                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       359                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             7026392      8.32%      8.32% # Class of committed instruction
system.cpu.op_class_0::IntAlu                44675753     52.89%     61.21% # Class of committed instruction
system.cpu.op_class_0::IntMult                  61178      0.07%     61.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  3266      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    50      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    22      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::MemRead                8708381     10.31%     71.59% # Class of committed instruction
system.cpu.op_class_0::MemWrite              23428412     27.74%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               628      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              685      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::IprAccess               564023      0.67%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 84468791                       # Class of committed instruction
system.cpu.quiesceCycles                       542282                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       103482729                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                 11354112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1381                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1391                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          814                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2875720                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5750760                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 197527281000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 197527281000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       177780                       # number of demand (read+write) misses
system.iocache.demand_misses::total            177780                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       177780                       # number of overall misses
system.iocache.overall_misses::total           177780                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  20982600680                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  20982600680                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  20982600680                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  20982600680                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       177780                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          177780                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       177780                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         177780                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118025.653504                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118025.653504                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118025.653504                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118025.653504                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1556                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   40                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    38.900000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         177408                       # number of writebacks
system.iocache.writebacks::total               177408                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       177780                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       177780                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       177780                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       177780                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide  12083649119                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  12083649119                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide  12083649119                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  12083649119                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67969.676673                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67969.676673                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67969.676673                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67969.676673                       # average overall mshr miss latency
system.iocache.replacements                    177780                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          372                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              372                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     43907381                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     43907381                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 118030.594086                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118030.594086                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     25307381                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     25307381                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 68030.594086                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68030.594086                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  20938693299                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  20938693299                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118025.643145                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118025.643145                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide  12058341738                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  12058341738                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67969.548938                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67969.548938                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 197527281000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 177780                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               177780                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1600020                       # Number of tag accesses
system.iocache.tags.data_accesses             1600020                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 197527281000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1518                       # Transaction distribution
system.membus.trans_dist::ReadResp            1016516                       # Transaction distribution
system.membus.trans_dist::WriteReq               2378                       # Transaction distribution
system.membus.trans_dist::WriteResp              2378                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1893843                       # Transaction distribution
system.membus.trans_dist::WritebackClean       412659                       # Transaction distribution
system.membus.trans_dist::CleanEvict           568534                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               29                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1682631                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1682631                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         412660                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        602339                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        177408                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1237979                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1237979                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      6853804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      6861598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8455145                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     52820416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     52820416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8691                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    256065024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    256073715                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               320248755                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              380                       # Total snoops (count)
system.membus.snoopTraffic                      24320                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2878963                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000281                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016771                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2878153     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     810      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2878963                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7364000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         15485880303                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1984881                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        12073104750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              6.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 197527281000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2172527250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 197527281000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 197527281000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 197527281000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 197527281000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 197527281000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 197527281000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 197527281000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 197527281000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 197527281000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 197527281000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 197527281000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 197527281000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 197527281000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 197527281000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 197527281000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 197527281000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 197527281000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 197527281000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 197527281000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 197527281000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 197527281000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 197527281000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 197527281000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 197527281000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 197527281000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 197527281000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 197527281000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 197527281000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       26410240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      146213184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          172623936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     26410240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      26410240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    121205952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       121205952                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          412660                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2284581                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2697249                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1893843                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1893843                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         135248220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         748765363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           2622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             884016205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    135248220                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        135248220                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      620702020                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            620702020                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      620702020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        135248220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        748765363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          2622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1504718225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2303267.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    324206.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2277397.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000168774500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       142621                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       142621                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7232240                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2167422                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2697249                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2306323                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2697249                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2306323                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  95638                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3056                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            180620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            146539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            168034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            167288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            153503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            203283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            141456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            145685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            147475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            141268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           153663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           179851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           164464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           177897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           152257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           178328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            154613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            120667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            154421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            167486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            130429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            190913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            124637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            129059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            131519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            122628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           129602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           143665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           139125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           188064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           125443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           150995                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  25524588750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13008055000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             74304795000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9811.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28561.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       657                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2272474                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2002727                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.95                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2697249                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2306323                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2550995                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   48839                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1777                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 127795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 131784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 132546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 132621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 132201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 133991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 133847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 135602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 138030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 141485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 139632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 140543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 141547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 141981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 143549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 144418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2197                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       629675                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    498.530906                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   302.526316                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   407.840215                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       149394     23.73%     23.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       116048     18.43%     42.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        56682      9.00%     51.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        37991      6.03%     57.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22109      3.51%     60.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18165      2.88%     63.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        14997      2.38%     65.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12596      2.00%     67.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       201693     32.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       629675                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       142621                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.241430                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.210530                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31         129012     90.46%     90.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         11144      7.81%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1195      0.84%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          656      0.46%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          533      0.37%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            5      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           48      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           18      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            8      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        142621                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       142621                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.149557                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.138230                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.670428                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        136144     95.46%     95.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          5475      3.84%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           908      0.64%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            52      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            21      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        142621                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              166503104                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6120832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               147409024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               172623936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            147604672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       852.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       754.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    884.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    755.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  195272366000                       # Total gap between requests
system.mem_ctrls.avgGap                      39026.59                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     20749184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    145753408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    147409024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 106257656.549314305186                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 746410825.994703173637                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 2621.978780141375                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 754889322.127637863159                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       412660                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2284581                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2306323                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  11108005750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  63195895000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       894250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4850827507500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26918.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27661.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    111781.25                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2103273.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2259852840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1201113705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9248077860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5904242820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15414556560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      76734484140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10368215520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       121130543445                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        620.315849                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  25769358750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6520540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 162988040750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2236412220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1188654720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9327988740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6119249400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15414556560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      77458502700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9758544480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       121503908820                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        622.227872                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  24112379250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6520540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 164645094750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 197527281000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1890                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1890                       # Transaction distribution
system.iobus.trans_dist::WriteReq              179786                       # Transaction distribution
system.iobus.trans_dist::WriteResp             179786                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1132                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5716                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7792                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  363352                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4528                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3215                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8691                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11365779                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1126000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               108500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           178152000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5414000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           926542680                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.5                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5564500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              518500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               46500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 718                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           359                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     795544.568245                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    288234.903750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          359    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        25000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             359                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    197241680500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    285600500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 197527281000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     24258462                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         24258462                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     24258462                       # number of overall hits
system.cpu.icache.overall_hits::total        24258462                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       412660                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         412660                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       412660                       # number of overall misses
system.cpu.icache.overall_misses::total        412660                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  24220657000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  24220657000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  24220657000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  24220657000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     24671122                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     24671122                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     24671122                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     24671122                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016726                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016726                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016726                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016726                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58693.978093                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58693.978093                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58693.978093                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58693.978093                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       412659                       # number of writebacks
system.cpu.icache.writebacks::total            412659                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       412660                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       412660                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       412660                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       412660                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  23807997000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  23807997000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  23807997000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  23807997000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016726                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016726                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016726                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016726                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57693.978093                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57693.978093                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57693.978093                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57693.978093                       # average overall mshr miss latency
system.cpu.icache.replacements                 412659                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     24258462                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        24258462                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       412660                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        412660                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  24220657000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  24220657000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     24671122                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     24671122                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016726                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016726                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58693.978093                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58693.978093                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       412660                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       412660                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  23807997000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  23807997000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016726                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016726                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57693.978093                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57693.978093                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 197527281000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999940                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            24506695                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            412659                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             59.387279                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999940                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          291                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           48                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          49754904                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         49754904                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 197527281000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     27591483                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         27591483                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     27591483                       # number of overall hits
system.cpu.dcache.overall_hits::total        27591483                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4145272                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4145272                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4145272                       # number of overall misses
system.cpu.dcache.overall_misses::total       4145272                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 254756973500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 254756973500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 254756973500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 254756973500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     31736755                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31736755                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     31736755                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31736755                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.130614                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.130614                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.130614                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.130614                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61457.239356                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61457.239356                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61457.239356                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61457.239356                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1716435                       # number of writebacks
system.cpu.dcache.writebacks::total           1716435                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1865884                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1865884                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1865884                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1865884                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2279388                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2279388                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2279388                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2279388                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3896                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3896                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 134753714500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 134753714500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 134753714500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 134753714500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    255124000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    255124000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.071822                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.071822                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.071822                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.071822                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59118.374976                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59118.374976                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59118.374976                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59118.374976                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 65483.572895                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 65483.572895                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2284597                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7657013                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7657013                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       798594                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        798594                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  48655913500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  48655913500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      8455607                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8455607                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.094445                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.094445                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60926.971027                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60926.971027                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       201864                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       201864                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       596730                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       596730                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1518                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1518                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  35633826500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  35633826500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    255124000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    255124000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.070572                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.070572                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59715.158447                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59715.158447                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168065.876153                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168065.876153                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     19934470                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       19934470                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3346678                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3346678                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 206101060000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 206101060000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     23281148                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     23281148                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.143751                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.143751                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61583.773521                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61583.773521                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1664020                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1664020                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1682658                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1682658                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2378                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2378                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  99119888000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  99119888000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.072276                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072276                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58906.734464                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58906.734464                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       103248                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       103248                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         5251                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5251                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    398961000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    398961000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108499                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108499                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.048397                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.048397                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75978.099410                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75978.099410                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data           12                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           12                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         5239                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5239                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    393076000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    393076000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.048286                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.048286                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75028.822294                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75028.822294                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108402                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108402                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108402                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108402                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 197527281000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            29695321                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2284597                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.998057                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          210                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          737                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          66191909                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         66191909                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3096634417000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 537116                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743808                       # Number of bytes of host memory used
host_op_rate                                   537116                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1470.11                       # Real time elapsed on the host
host_tick_rate                              243017228                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   789617117                       # Number of instructions simulated
sim_ops                                     789617117                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.357261                       # Number of seconds simulated
sim_ticks                                357260918500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             79.230962                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                20554208                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             25942141                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              21131                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           2609707                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          40927759                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             251425                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1342338                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1090913                       # Number of indirect misses.
system.cpu.branchPred.lookups                43875926                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  699481                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        71390                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   700212909                       # Number of instructions committed
system.cpu.committedOps                     700212909                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.020435                       # CPI: cycles per instruction
system.cpu.discardedOps                       6902427                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                124153312                       # DTB accesses
system.cpu.dtb.data_acv                             1                       # DTB access violations
system.cpu.dtb.data_hits                    127211084                       # DTB hits
system.cpu.dtb.data_misses                      41194                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 99198939                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                    100148864                       # DTB read hits
system.cpu.dtb.read_misses                      32601                       # DTB read misses
system.cpu.dtb.write_accesses                24954373                       # DTB write accesses
system.cpu.dtb.write_acv                            1                       # DTB write access violations
system.cpu.dtb.write_hits                    27062220                       # DTB write hits
system.cpu.dtb.write_misses                      8593                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              173982                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          569644252                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         105060767                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         28283980                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       191809756                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.979974                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               101378133                       # ITB accesses
system.cpu.itb.fetch_acv                         4340                       # ITB acv
system.cpu.itb.fetch_hits                   101356751                       # ITB hits
system.cpu.itb.fetch_misses                     21382                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   854      1.79%      1.79% # number of callpals executed
system.cpu.kern.callpal::tbi                        5      0.01%      1.80% # number of callpals executed
system.cpu.kern.callpal::swpipl                 17396     36.51%     38.31% # number of callpals executed
system.cpu.kern.callpal::rdps                    1338      2.81%     41.12% # number of callpals executed
system.cpu.kern.callpal::rti                     2855      5.99%     47.11% # number of callpals executed
system.cpu.kern.callpal::callsys                  993      2.08%     49.19% # number of callpals executed
system.cpu.kern.callpal::imb                        5      0.01%     49.20% # number of callpals executed
system.cpu.kern.callpal::rdunique               24204     50.80%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  47650                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      88580                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8320     40.36%     40.36% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     365      1.77%     42.13% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   11931     57.87%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                20616                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8320     48.93%     48.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      365      2.15%     51.07% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8320     48.93%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 17005                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             348205695500     97.72%     97.72% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               514618000      0.14%     97.86% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              7624801500      2.14%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         356345115000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.697343                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.824845                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2825                      
system.cpu.kern.mode_good::user                  2825                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              3709                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2825                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.761661                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.864708                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32120610000      9.01%      9.01% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         324224402000     90.99%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      854                       # number of times the context was actually changed
system.cpu.numCycles                        714521837                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            25620511      3.66%      3.66% # Class of committed instruction
system.cpu.op_class_0::IntAlu               548100584     78.28%     81.94% # Class of committed instruction
system.cpu.op_class_0::IntMult                  85776      0.01%     81.95% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     81.95% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 81092      0.01%     81.96% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 20934      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  6978      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::MemRead               98715287     14.10%     96.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              27013341      3.86%     99.92% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             29118      0.00%     99.92% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            28894      0.00%     99.93% # Class of committed instruction
system.cpu.op_class_0::IprAccess               510394      0.07%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                700212909                       # Class of committed instruction
system.cpu.tickCycles                       522712081                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           48                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1796057                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3592115                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 357260918500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 357260918500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 357260918500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 357260918500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1323564                       # Transaction distribution
system.membus.trans_dist::WriteReq                365                       # Transaction distribution
system.membus.trans_dist::WriteResp               365                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       720631                       # Transaction distribution
system.membus.trans_dist::WritebackClean       591965                       # Transaction distribution
system.membus.trans_dist::CleanEvict           483461                       # Transaction distribution
system.membus.trans_dist::ReadExReq            472493                       # Transaction distribution
system.membus.trans_dist::ReadExResp           472493                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         591965                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        731600                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1775895                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1775895                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          730                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      3612276                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      3613008                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5388903                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     75771520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     75771520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    123182272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    123185192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               198956712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1796423                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000027                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005169                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1796375    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      48      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1796423                       # Request fanout histogram
system.membus.reqLayer0.occupancy              912500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          9206596000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.6                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         6415633500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.8                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 357260918500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3132938749                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 357260918500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 357260918500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 357260918500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 357260918500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 357260918500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 357260918500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 357260918500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 357260918500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 357260918500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 357260918500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 357260918500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 357260918500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 357260918500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 357260918500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 357260918500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 357260918500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 357260918500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 357260918500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 357260918500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 357260918500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 357260918500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 357260918500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 357260918500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 357260918500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 357260918500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 357260918500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 357260918500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 357260918500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       37885760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       77061888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          114947648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     37885760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      37885760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     46120384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        46120384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          591965                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1204092                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1796057                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       720631                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             720631                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         106045072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         215701981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             321747054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    106045072                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        106045072                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      129094400                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            129094400                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      129094400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        106045072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        215701981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            450841454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1297909.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    523196.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1175838.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000866408500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        78155                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        78155                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4708723                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1220943                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1796057                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1312579                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1796057                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1312579                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  97023                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 14670                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            137496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            141350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            121774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             71627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             98717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            133788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             92125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             96039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            105515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            103714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            91472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            92183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           115766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           109471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           108773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            79224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             87376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            117600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            102633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             57326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             84890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            114233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             70677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             81982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             81594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             85491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            59692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            49073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            92971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            76026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            79242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            57106                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  19584648750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8495170000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             51441536250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11526.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30276.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1279477                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  989293                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.22                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1796057                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1312579                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1601580                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   94124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  21436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  71980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  78387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  79509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  79050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  79028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  79658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  78878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  78890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  78972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  79223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  78627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  78581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  78417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  78190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  78163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  78156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       728185                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    263.401987                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   168.203004                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   274.035739                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       262610     36.06%     36.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       202294     27.78%     63.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        95079     13.06%     76.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        46249      6.35%     83.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        28550      3.92%     87.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        19531      2.68%     89.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        19988      2.74%     92.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13489      1.85%     94.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        40395      5.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       728185                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        78155                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.739275                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.874516                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.758756                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          10006     12.80%     12.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         60055     76.84%     89.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          4807      6.15%     95.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          1701      2.18%     97.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           790      1.01%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           399      0.51%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          181      0.23%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           92      0.12%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           82      0.10%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           18      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           12      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         78155                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        78155                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.606897                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.579422                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.976787                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            55156     70.57%     70.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1263      1.62%     72.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            19744     25.26%     97.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1403      1.80%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              483      0.62%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               96      0.12%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               10      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         78155                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              108738176                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6209472                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                83066368                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               114947648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             84005056                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       304.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       232.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    321.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    235.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  357260153000                       # Total gap between requests
system.mem_ctrls.avgGap                     114925.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     33484544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     75253632                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     83066368                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 93725740.113384380937                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 210640537.778273642063                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 232508969.491439044476                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       591965                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1204092                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1312579                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  16703261250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  34738275000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8547337340000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28216.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28850.18                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6511865.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2595168660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1379380035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5755682520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3033837900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     28202141760.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     120851974560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      35418108960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       197236294395                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        552.079123                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  90962415750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11929840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 254368662750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2604007980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1384082040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6375420240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3741262740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     28202141760.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     125546950560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      31464444960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       199318310280                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        557.906841                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  80607328500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11929840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 264723750000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 357260918500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 365                       # Transaction distribution
system.iobus.trans_dist::WriteResp                365                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          730                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          730                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     730                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2920                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2920                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2920                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               912500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              365000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    357260918500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 357260918500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    102689324                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        102689324                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    102689324                       # number of overall hits
system.cpu.icache.overall_hits::total       102689324                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       591964                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         591964                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       591964                       # number of overall misses
system.cpu.icache.overall_misses::total        591964                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  36103146500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  36103146500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  36103146500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  36103146500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    103281288                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    103281288                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    103281288                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    103281288                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005732                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005732                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005732                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005732                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60988.753539                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60988.753539                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60988.753539                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60988.753539                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       591965                       # number of writebacks
system.cpu.icache.writebacks::total            591965                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       591964                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       591964                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       591964                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       591964                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  35511181500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  35511181500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  35511181500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  35511181500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005732                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005732                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005732                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005732                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59988.751850                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59988.751850                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59988.751850                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59988.751850                       # average overall mshr miss latency
system.cpu.icache.replacements                 591965                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    102689324                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       102689324                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       591964                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        591964                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  36103146500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  36103146500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    103281288                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    103281288                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005732                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005732                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60988.753539                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60988.753539                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       591964                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       591964                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  35511181500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  35511181500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005732                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005732                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59988.751850                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59988.751850                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 357260918500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           103475640                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            592477                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            174.649210                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          167                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          319                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           26                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         207154541                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        207154541                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 357260918500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    124385295                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        124385295                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    124385295                       # number of overall hits
system.cpu.dcache.overall_hits::total       124385295                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1757206                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1757206                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1757206                       # number of overall misses
system.cpu.dcache.overall_misses::total       1757206                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 107424885500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 107424885500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 107424885500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 107424885500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    126142501                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    126142501                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    126142501                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    126142501                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013930                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013930                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013930                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013930                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61133.916854                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61133.916854                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61133.916854                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61133.916854                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       720631                       # number of writebacks
system.cpu.dcache.writebacks::total            720631                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       558415                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       558415                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       558415                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       558415                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1198791                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1198791                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1198791                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1198791                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          365                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          365                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  72177872000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  72177872000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  72177872000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  72177872000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009503                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009503                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009503                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009503                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60208.887120                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60208.887120                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60208.887120                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60208.887120                       # average overall mshr miss latency
system.cpu.dcache.replacements                1204092                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     98364815                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        98364815                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       828651                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        828651                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  51796100000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  51796100000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     99193466                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     99193466                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008354                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008354                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62506.531700                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62506.531700                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       102343                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       102343                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       726308                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       726308                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  44817028500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  44817028500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007322                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007322                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61705.266223                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61705.266223                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     26020480                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       26020480                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       928555                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       928555                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  55628785500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  55628785500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     26949035                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     26949035                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.034456                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.034456                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59908.982774                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59908.982774                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       456072                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       456072                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       472483                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       472483                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          365                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          365                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  27360843500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  27360843500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.017532                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.017532                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57908.630575                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57908.630575                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        75533                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        75533                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         5302                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5302                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    390376500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    390376500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        80835                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        80835                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.065590                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.065590                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 73628.159185                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 73628.159185                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         5302                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5302                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    385074500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    385074500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.065590                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.065590                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 72628.159185                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72628.159185                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        80761                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        80761                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        80761                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        80761                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 357260918500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           126166542                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1205116                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            104.692446                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          148                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          303                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          547                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         253812286                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        253812286                       # Number of data accesses

---------- End Simulation Statistics   ----------
