// Seed: 1461875404
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  output supply0 id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_6 = 1;
  wire id_9;
  parameter id_10 = -1;
  assign id_6 = id_3;
endmodule
module module_1 #(
    parameter id_0 = 32'd15,
    parameter id_3 = 32'd96,
    parameter id_4 = 32'd25
) (
    output supply0 _id_0,
    output tri id_1,
    input wor id_2,
    input wire _id_3,
    output tri _id_4
);
  logic [  id_0 : -1] id_6;
  wire  [id_3 : id_3] \id_7 ;
  assign id_6 = 1;
  logic [1 : id_4] id_8;
  wire  [  -1 : 1] id_9;
  module_0 modCall_1 (
      id_6,
      \id_7 ,
      \id_7 ,
      id_6,
      \id_7 ,
      id_6,
      id_8,
      id_8
  );
endmodule
