
*** Running vivado
    with args -log riscv_soc.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source riscv_soc.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source riscv_soc.tcl -notrace
Command: synth_design -top riscv_soc -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 39612 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 564.738 ; gain = 185.594
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'riscv_soc' [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/chip/riscv_soc.v:8]
	Parameter IRAM_DW bound to: 32 - type: integer 
	Parameter IRAM_DEPTH bound to: 2048 - type: integer 
	Parameter DRAM_DW bound to: 32 - type: integer 
	Parameter DRAM_DEPTH bound to: 2048 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'riscv_core' [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/riscv_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'mux2' [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/mux2.v:8]
	Parameter DW bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (1#1) [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/mux2.v:8]
INFO: [Synth 8-6157] synthesizing module 'pc' [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/pc.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pc' (2#1) [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/pc.v:8]
INFO: [Synth 8-6157] synthesizing module 'alu_add' [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/alu_add.v:8]
INFO: [Synth 8-6155] done synthesizing module 'alu_add' (3#1) [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/alu_add.v:8]
INFO: [Synth 8-6157] synthesizing module 'if_id' [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/if_id.v:9]
INFO: [Synth 8-6157] synthesizing module 'dff' [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/dff.v:8]
	Parameter DW bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff' (4#1) [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/dff.v:8]
INFO: [Synth 8-6155] done synthesizing module 'if_id' (5#1) [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/if_id.v:9]
INFO: [Synth 8-6157] synthesizing module 'main_ctrl' [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/main_ctrl.v:11]
INFO: [Synth 8-6155] done synthesizing module 'main_ctrl' (6#1) [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/main_ctrl.v:11]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/mux2.v:8]
	Parameter DW bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (6#1) [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/mux2.v:8]
INFO: [Synth 8-6157] synthesizing module 'regs' [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/regs.v:8]
INFO: [Synth 8-6155] done synthesizing module 'regs' (7#1) [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/regs.v:8]
INFO: [Synth 8-6157] synthesizing module 'imm_gen' [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/imm_gen.v:11]
INFO: [Synth 8-6155] done synthesizing module 'imm_gen' (8#1) [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/imm_gen.v:11]
INFO: [Synth 8-6157] synthesizing module 'or_gate' [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/or_gate.v:8]
INFO: [Synth 8-6155] done synthesizing module 'or_gate' (9#1) [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/or_gate.v:8]
INFO: [Synth 8-6157] synthesizing module 'id_ex' [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/id_ex.v:8]
INFO: [Synth 8-6157] synthesizing module 'dff__parameterized0' [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/dff.v:8]
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff__parameterized0' (9#1) [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/dff.v:8]
INFO: [Synth 8-6157] synthesizing module 'dff__parameterized1' [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/dff.v:8]
	Parameter DW bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff__parameterized1' (9#1) [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/dff.v:8]
INFO: [Synth 8-6157] synthesizing module 'dff__parameterized2' [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/dff.v:8]
	Parameter DW bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff__parameterized2' (9#1) [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/dff.v:8]
INFO: [Synth 8-6155] done synthesizing module 'id_ex' (10#1) [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/id_ex.v:8]
INFO: [Synth 8-6157] synthesizing module 'mux3' [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/mux3.v:8]
INFO: [Synth 8-6155] done synthesizing module 'mux3' (11#1) [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/mux3.v:8]
INFO: [Synth 8-6157] synthesizing module 'alu_ex' [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/alu_ex.v:11]
INFO: [Synth 8-6155] done synthesizing module 'alu_ex' (12#1) [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/alu_ex.v:11]
INFO: [Synth 8-6157] synthesizing module 'alu_ctrl' [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/alu_ctrl.v:11]
INFO: [Synth 8-226] default block is never used [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/alu_ctrl.v:22]
INFO: [Synth 8-226] default block is never used [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/alu_ctrl.v:79]
INFO: [Synth 8-6155] done synthesizing module 'alu_ctrl' (13#1) [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/alu_ctrl.v:11]
INFO: [Synth 8-6157] synthesizing module 'ex_mem' [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/ex_mem.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ex_mem' (14#1) [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/ex_mem.v:8]
INFO: [Synth 8-6157] synthesizing module 'mem_wb' [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/mem_wb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'mem_wb' (15#1) [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/mem_wb.v:8]
INFO: [Synth 8-6157] synthesizing module 'jump_ctrl_unit' [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/jump_ctrl_unit.v:8]
INFO: [Synth 8-6155] done synthesizing module 'jump_ctrl_unit' (16#1) [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/jump_ctrl_unit.v:8]
INFO: [Synth 8-6157] synthesizing module 'Hazard_Detection_Forwarding_unit' [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/Hazard_Detection_Forwarding_unit.v:8]
INFO: [Synth 8-6155] done synthesizing module 'Hazard_Detection_Forwarding_unit' (17#1) [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/Hazard_Detection_Forwarding_unit.v:8]
INFO: [Synth 8-6155] done synthesizing module 'riscv_core' (18#1) [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/riscv_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'iram' [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:9]
	Parameter DW bound to: 32 - type: integer 
	Parameter MEM_DEPTH bound to: 2048 - type: integer 
WARNING: [Synth 8-2898] ignoring malformed $readmem task [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:22]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
WARNING: [Synth 8-3848] Net mem in module/entity iram does not have driver. [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:18]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'iram' (19#1) [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/iram.v:9]
INFO: [Synth 8-6157] synthesizing module 'dram' [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/dram.v:11]
	Parameter DW bound to: 32 - type: integer 
	Parameter MEM_DEPTH bound to: 2048 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dual_ram' [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/dual_ram.v:8]
	Parameter DW bound to: 32 - type: integer 
	Parameter MEM_DEPTH bound to: 2048 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dual_ram' (20#1) [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/dual_ram.v:8]
INFO: [Synth 8-6155] done synthesizing module 'dram' (21#1) [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/wrap/dram.v:11]
INFO: [Synth 8-6155] done synthesizing module 'riscv_soc' (22#1) [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/chip/riscv_soc.v:8]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 643.910 ; gain = 264.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 643.910 ; gain = 264.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 643.910 ; gain = 264.766
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Synth 8-5587] ROM size for "memtoreg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "regwrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memread" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memwrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "aluop" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "alusrc" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "pc_rs1_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/alu_ex.v:81]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/alu_ex.v:76]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 794.270 ; gain = 415.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |alu_ex__GB0             |           1|     19909|
|2     |datapath__25_alu_ex__GD |           1|      4647|
|3     |riscv_core__GC0         |           1|      2356|
|4     |muxpart__19_iram        |           1|     65504|
|5     |dram                    |           1|       767|
+------+------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 9     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 11    
	                5 Bit    Registers := 6     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Multipliers : 
	                32x32  Multipliers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 31    
	   6 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 10    
	   4 Input      5 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 35    
	  10 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module alu_ex 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 7     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 2     
Module mux2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module pc 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module alu_add__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module dff__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module dff 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module main_ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 6     
Module mux2__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module regs 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module imm_gen 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
Module dff__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module dff__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module dff__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module dff__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module dff__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module dff__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module dff__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module dff__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module dff__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module dff__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mux3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mux2__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module alu_add 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module alu_ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   8 Input      5 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module dff__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module dff__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module dff__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module dff__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module dff__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module dff__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module dff__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Hazard_Detection_Forwarding_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module dual_ram 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module dram 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/alu_ex.v:72]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.srcs/sources_1/imports/riscv_core/alu_ex.v:70]
DSP Report: Generating DSP ALU_result0, operation Mode is: A*B.
DSP Report: operator ALU_result0 is absorbed into DSP ALU_result0.
DSP Report: operator ALU_result0 is absorbed into DSP ALU_result0.
DSP Report: Generating DSP ALU_result0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALU_result0 is absorbed into DSP ALU_result0.
DSP Report: operator ALU_result0 is absorbed into DSP ALU_result0.
DSP Report: Generating DSP ALU_result0, operation Mode is: A*B.
DSP Report: operator ALU_result0 is absorbed into DSP ALU_result0.
DSP Report: operator ALU_result0 is absorbed into DSP ALU_result0.
DSP Report: Generating DSP ALU_result0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALU_result0 is absorbed into DSP ALU_result0.
DSP Report: operator ALU_result0 is absorbed into DSP ALU_result0.
DSP Report: Generating DSP ALU_result3, operation Mode is: A*B.
DSP Report: operator ALU_result3 is absorbed into DSP ALU_result3.
DSP Report: operator ALU_result3 is absorbed into DSP ALU_result3.
DSP Report: Generating DSP ALU_result3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALU_result3 is absorbed into DSP ALU_result3.
DSP Report: operator ALU_result3 is absorbed into DSP ALU_result3.
DSP Report: Generating DSP ALU_result3, operation Mode is: A*B.
DSP Report: operator ALU_result3 is absorbed into DSP ALU_result3.
DSP Report: operator ALU_result3 is absorbed into DSP ALU_result3.
DSP Report: Generating DSP ALU_result3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALU_result3 is absorbed into DSP ALU_result3.
DSP Report: operator ALU_result3 is absorbed into DSP ALU_result3.
DSP Report: Generating DSP ALU_result3, operation Mode is: A*B.
DSP Report: operator ALU_result3 is absorbed into DSP ALU_result3.
DSP Report: operator ALU_result3 is absorbed into DSP ALU_result3.
DSP Report: Generating DSP ALU_result3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALU_result3 is absorbed into DSP ALU_result3.
DSP Report: operator ALU_result3 is absorbed into DSP ALU_result3.
DSP Report: Generating DSP ALU_result3, operation Mode is: A*B.
DSP Report: operator ALU_result3 is absorbed into DSP ALU_result3.
DSP Report: operator ALU_result3 is absorbed into DSP ALU_result3.
DSP Report: Generating DSP ALU_result3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALU_result3 is absorbed into DSP ALU_result3.
DSP Report: operator ALU_result3 is absorbed into DSP ALU_result3.
INFO: [Synth 8-5546] ROM "u_main_ctrl/pc_rs1_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "u_main_ctrl/alusrc" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "u_main_ctrl/aluop" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "u_main_ctrl/memwrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_main_ctrl/memread" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_main_ctrl/regwrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "u_main_ctrl/memtoreg" is below threshold of ROM address width. It will be mapped to LUTs
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 983.949 ; gain = 604.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|riscv_soc   | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|riscv_soc   | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|riscv_soc   | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|riscv_soc   | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu_ex      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu_ex      | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu_ex      | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu_ex      | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu_ex      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu_ex      | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu_ex      | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu_ex      | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 983.949 ; gain = 604.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 983.949 ; gain = 604.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 983.949 ; gain = 604.805
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 983.949 ; gain = 604.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 983.949 ; gain = 604.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 983.949 ; gain = 604.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 983.949 ; gain = 604.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 983.949 ; gain = 604.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 983.949 ; gain = 604.805
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2049 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 983.949 ; gain = 604.805
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 983.949 ; gain = 604.805
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1069.238 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
80 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 1069.238 ; gain = 713.977
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1069.238 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/vivado_project/RISCV_vivado_20250403/RISCV_vivado_20250403.runs/synth_1/riscv_soc.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file riscv_soc_utilization_synth.rpt -pb riscv_soc_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr  8 15:06:08 2025...
