#ifndef __SOC_PCIEPHY_INTERFACE_H__
#define __SOC_PCIEPHY_INTERFACE_H__ 
#ifdef __cplusplus
    #if __cplusplus
        extern "C" {
    #endif
#endif
#define SOC_PCIEPHY_sc_pciephy_ctrl0_ADDR(base) ((base) + (0x000))
#define SOC_PCIEPHY_sc_pciephy_ctrl1_ADDR(base) ((base) + (0x004))
#define SOC_PCIEPHY_sc_pciephy_ctrl2_ADDR(base) ((base) + (0x008))
#define SOC_PCIEPHY_sc_pciephy_ctrl3_ADDR(base) ((base) + (0x00C))
#define SOC_PCIEPHY_sc_pciephy_ctrl16_ADDR(base) ((base) + (0x040))
#define SOC_PCIEPHY_sc_pciephy_ctrl17_ADDR(base) ((base) + (0x044))
#define SOC_PCIEPHY_sc_pciephy_ctrl18_ADDR(base) ((base) + (0x048))
#define SOC_PCIEPHY_sc_pciephy_ctrl20_ADDR(base) ((base) + (0x050))
#define SOC_PCIEPHY_sc_pciephy_ctrl21_ADDR(base) ((base) + (0x054))
#define SOC_PCIEPHY_sc_pciephy_ctrl22_ADDR(base) ((base) + (0x058))
#define SOC_PCIEPHY_sc_pciephy_ctrl32_ADDR(base) ((base) + (0x0080))
#define SOC_PCIEPHY_sc_pciephy_ctrl33_ADDR(base) ((base) + (0x0084))
#define SOC_PCIEPHY_sc_pciephy_ctrl34_ADDR(base) ((base) + (0x0088))
#define SOC_PCIEPHY_sc_pciephy_ctrl35_ADDR(base) ((base) + (0x008C))
#define SOC_PCIEPHY_sc_pciephy_ctrl36_ADDR(base) ((base) + (0x0090))
#define SOC_PCIEPHY_sc_pciephy_ctrl37_ADDR(base) ((base) + (0x0094))
#define SOC_PCIEPHY_sc_pciephy_ctrl38_ADDR(base) ((base) + (0x0098))
#define SOC_PCIEPHY_sc_pciephy_ctrl39_ADDR(base) ((base) + (0x009C))
#define SOC_PCIEPHY_sc_pciephy_ctrl40_ADDR(base) ((base) + (0x00A0))
#define SOC_PCIEPHY_sc_pciephy_ctrl41_ADDR(base) ((base) + (0x00A4))
#define SOC_PCIEPHY_sc_pciephy_ctrl48_ADDR(base) ((base) + (0x00C0))
#define SOC_PCIEPHY_sc_pciephy_ctrl49_ADDR(base) ((base) + (0x00C4))
#define SOC_PCIEPHY_sc_pciephy_ctrl50_ADDR(base) ((base) + (0x00C8))
#define SOC_PCIEPHY_sc_pciephy_ctrl51_ADDR(base) ((base) + (0x00CC))
#define SOC_PCIEPHY_sc_pciephy_ctrl64_ADDR(base) ((base) + (0x0100))
#define SOC_PCIEPHY_sc_pciephy_ctrl65_ADDR(base) ((base) + (0x0104))
#define SOC_PCIEPHY_sc_pciephy_ctrl66_ADDR(base) ((base) + (0x0108))
#define SOC_PCIEPHY_sc_pciephy_ctrl67_ADDR(base) ((base) + (0x010C))
#define SOC_PCIEPHY_sc_pciephy_ctrl68_ADDR(base) ((base) + (0x0110))
#define SOC_PCIEPHY_sc_pciephy_ctrl69_ADDR(base) ((base) + (0x0114))
#define SOC_PCIEPHY_sc_pciephy_ctrl70_ADDR(base) ((base) + (0x0118))
#define SOC_PCIEPHY_sc_pciephy_ctrl71_ADDR(base) ((base) + (0x011C))
#define SOC_PCIEPHY_sc_pciephy_ctrl72_ADDR(base) ((base) + (0x0120))
#define SOC_PCIEPHY_sc_pciephy_ctrl73_ADDR(base) ((base) + (0x0124))
#define SOC_PCIEPHY_sc_pciephy_ctrl74_ADDR(base) ((base) + (0x0128))
#define SOC_PCIEPHY_sc_pciephy_ctrl75_ADDR(base) ((base) + (0x012C))
#define SOC_PCIEPHY_sc_pciephy_ctrl76_ADDR(base) ((base) + (0x0130))
#define SOC_PCIEPHY_sc_pciephy_ctrl77_ADDR(base) ((base) + (0x0134))
#define SOC_PCIEPHY_sc_pciephy_ctrl78_ADDR(base) ((base) + (0x0138))
#define SOC_PCIEPHY_sc_pciephy_ctrl79_ADDR(base) ((base) + (0x013C))
#define SOC_PCIEPHY_sc_pciephy_ctrl80_ADDR(base) ((base) + (0x0140))
#define SOC_PCIEPHY_sc_pciephy_ctrl81_ADDR(base) ((base) + (0x0144))
#define SOC_PCIEPHY_sc_pciephy_ctrl82_ADDR(base) ((base) + (0x0148))
#define SOC_PCIEPHY_sc_pciephy_ctrl83_ADDR(base) ((base) + (0x014C))
#define SOC_PCIEPHY_sc_pciephy_ctrl84_ADDR(base) ((base) + (0x0150))
#define SOC_PCIEPHY_sc_pciephy_ctrl85_ADDR(base) ((base) + (0x0154))
#define SOC_PCIEPHY_sc_pciephy_ctrl86_ADDR(base) ((base) + (0x0158))
#define SOC_PCIEPHY_sc_pciephy_stat0_ADDR(base) ((base) + (0x0400))
#define SOC_PCIEPHY_sc_pciephy_stat16_ADDR(base) ((base) + (0x0440))
#define SOC_PCIEPHY_sc_pciephy_stat32_ADDR(base) ((base) + (0x0480))
#define SOC_PCIEPHY_sc_pciephy_stat33_ADDR(base) ((base) + (0x0484))
#define SOC_PCIEPHY_sc_pciephy_stat34_ADDR(base) ((base) + (0x0488))
#define SOC_PCIEPHY_sc_pciephy_stat35_ADDR(base) ((base) + (0x048C))
#define SOC_PCIEPHY_sc_pciephy_stat36_ADDR(base) ((base) + (0x0490))
#define SOC_PCIEPHY_sc_pciephy_stat37_ADDR(base) ((base) + (0x0494))
#define SOC_PCIEPHY_sc_pciephy_stat38_ADDR(base) ((base) + (0x0498))
#define SOC_PCIEPHY_sc_pciephy_stat39_ADDR(base) ((base) + (0x049C))
#define SOC_PCIEPHY_sc_pciephy_stat48_ADDR(base) ((base) + (0x04C0))
#define SOC_PCIEPHY_sc_pciephy_stat49_ADDR(base) ((base) + (0x04C4))
#define SOC_PCIEPHY_sc_pciephy_stat50_ADDR(base) ((base) + (0x04C8))
#define SOC_PCIEPHY_sc_pciephy_stat51_ADDR(base) ((base) + (0x04CC))
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int pipe_tx2rx_loopbk : 1;
        unsigned int pipe_pclkreq_n_cfg_1 : 1;
        unsigned int pipe_pclkreq_n_cfg : 1;
        unsigned int pipe_pclkreq_n_sel : 1;
        unsigned int reserved_0 : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_2 : 1;
        unsigned int pipe_pclkreq_n_sel_1 : 1;
        unsigned int reserved_3 : 1;
        unsigned int reserved_4 : 1;
        unsigned int pipe_clkreq_n_cfg : 1;
        unsigned int pipe_clkreq_n_sel : 1;
        unsigned int reserved_5 : 2;
        unsigned int phy_ref_use_cio_pad : 1;
        unsigned int reserved_6 : 1;
        unsigned int phy_res_ack_in_cfg : 1;
        unsigned int phy_res_ack_in_sel : 1;
        unsigned int phy_res_req_in : 1;
        unsigned int phy_rtune_req : 1;
        unsigned int phy_test_burnin : 1;
        unsigned int reserved_7 : 1;
        unsigned int phy_test_powerdown : 1;
        unsigned int reserved_8 : 9;
    } reg;
} SOC_PCIEPHY_sc_pciephy_ctrl0_UNION;
#endif
#define SOC_PCIEPHY_sc_pciephy_ctrl0_pipe_tx2rx_loopbk_START (0)
#define SOC_PCIEPHY_sc_pciephy_ctrl0_pipe_tx2rx_loopbk_END (0)
#define SOC_PCIEPHY_sc_pciephy_ctrl0_pipe_pclkreq_n_cfg_1_START (1)
#define SOC_PCIEPHY_sc_pciephy_ctrl0_pipe_pclkreq_n_cfg_1_END (1)
#define SOC_PCIEPHY_sc_pciephy_ctrl0_pipe_pclkreq_n_cfg_START (2)
#define SOC_PCIEPHY_sc_pciephy_ctrl0_pipe_pclkreq_n_cfg_END (2)
#define SOC_PCIEPHY_sc_pciephy_ctrl0_pipe_pclkreq_n_sel_START (3)
#define SOC_PCIEPHY_sc_pciephy_ctrl0_pipe_pclkreq_n_sel_END (3)
#define SOC_PCIEPHY_sc_pciephy_ctrl0_pipe_pclkreq_n_sel_1_START (7)
#define SOC_PCIEPHY_sc_pciephy_ctrl0_pipe_pclkreq_n_sel_1_END (7)
#define SOC_PCIEPHY_sc_pciephy_ctrl0_pipe_clkreq_n_cfg_START (10)
#define SOC_PCIEPHY_sc_pciephy_ctrl0_pipe_clkreq_n_cfg_END (10)
#define SOC_PCIEPHY_sc_pciephy_ctrl0_pipe_clkreq_n_sel_START (11)
#define SOC_PCIEPHY_sc_pciephy_ctrl0_pipe_clkreq_n_sel_END (11)
#define SOC_PCIEPHY_sc_pciephy_ctrl0_phy_ref_use_cio_pad_START (14)
#define SOC_PCIEPHY_sc_pciephy_ctrl0_phy_ref_use_cio_pad_END (14)
#define SOC_PCIEPHY_sc_pciephy_ctrl0_phy_res_ack_in_cfg_START (16)
#define SOC_PCIEPHY_sc_pciephy_ctrl0_phy_res_ack_in_cfg_END (16)
#define SOC_PCIEPHY_sc_pciephy_ctrl0_phy_res_ack_in_sel_START (17)
#define SOC_PCIEPHY_sc_pciephy_ctrl0_phy_res_ack_in_sel_END (17)
#define SOC_PCIEPHY_sc_pciephy_ctrl0_phy_res_req_in_START (18)
#define SOC_PCIEPHY_sc_pciephy_ctrl0_phy_res_req_in_END (18)
#define SOC_PCIEPHY_sc_pciephy_ctrl0_phy_rtune_req_START (19)
#define SOC_PCIEPHY_sc_pciephy_ctrl0_phy_rtune_req_END (19)
#define SOC_PCIEPHY_sc_pciephy_ctrl0_phy_test_burnin_START (20)
#define SOC_PCIEPHY_sc_pciephy_ctrl0_phy_test_burnin_END (20)
#define SOC_PCIEPHY_sc_pciephy_ctrl0_phy_test_powerdown_START (22)
#define SOC_PCIEPHY_sc_pciephy_ctrl0_phy_test_powerdown_END (22)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 7;
        unsigned int reserved_1 : 1;
        unsigned int phy_ref_use_pad : 1;
        unsigned int reserved_2 : 1;
        unsigned int reserved_3 : 6;
        unsigned int phy_reset : 1;
        unsigned int phy_reset_sel : 1;
        unsigned int pipe_reset_n_cfg : 1;
        unsigned int pipe_reset_sel : 1;
        unsigned int reserved_4 : 12;
    } reg;
} SOC_PCIEPHY_sc_pciephy_ctrl1_UNION;
#endif
#define SOC_PCIEPHY_sc_pciephy_ctrl1_phy_ref_use_pad_START (8)
#define SOC_PCIEPHY_sc_pciephy_ctrl1_phy_ref_use_pad_END (8)
#define SOC_PCIEPHY_sc_pciephy_ctrl1_phy_reset_START (16)
#define SOC_PCIEPHY_sc_pciephy_ctrl1_phy_reset_END (16)
#define SOC_PCIEPHY_sc_pciephy_ctrl1_phy_reset_sel_START (17)
#define SOC_PCIEPHY_sc_pciephy_ctrl1_phy_reset_sel_END (17)
#define SOC_PCIEPHY_sc_pciephy_ctrl1_pipe_reset_n_cfg_START (18)
#define SOC_PCIEPHY_sc_pciephy_ctrl1_pipe_reset_n_cfg_END (18)
#define SOC_PCIEPHY_sc_pciephy_ctrl1_pipe_reset_sel_START (19)
#define SOC_PCIEPHY_sc_pciephy_ctrl1_pipe_reset_sel_END (19)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0: 3;
        unsigned int reserved_1: 5;
        unsigned int reserved_2: 3;
        unsigned int reserved_3: 6;
        unsigned int reserved_4: 6;
        unsigned int reserved_5: 1;
        unsigned int reserved_6: 6;
        unsigned int reserved_7: 2;
    } reg;
} SOC_PCIEPHY_sc_pciephy_ctrl2_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0: 7;
        unsigned int reserved_1: 7;
        unsigned int reserved_2: 5;
        unsigned int reserved_3: 5;
        unsigned int reserved_4: 3;
        unsigned int reserved_5: 1;
        unsigned int reserved_6: 1;
        unsigned int reserved_7: 3;
    } reg;
} SOC_PCIEPHY_sc_pciephy_ctrl3_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int pciepll_en : 1;
        unsigned int pciepll_bp : 1;
        unsigned int pciepll_refdiv : 6;
        unsigned int pciepll_fbdiv : 12;
        unsigned int pciepll_postdiv1 : 3;
        unsigned int pciepll_postdiv2 : 3;
        unsigned int reserved_0 : 1;
        unsigned int reserved_1 : 5;
    } reg;
} SOC_PCIEPHY_sc_pciephy_ctrl16_UNION;
#endif
#define SOC_PCIEPHY_sc_pciephy_ctrl16_pciepll_en_START (0)
#define SOC_PCIEPHY_sc_pciephy_ctrl16_pciepll_en_END (0)
#define SOC_PCIEPHY_sc_pciephy_ctrl16_pciepll_bp_START (1)
#define SOC_PCIEPHY_sc_pciephy_ctrl16_pciepll_bp_END (1)
#define SOC_PCIEPHY_sc_pciephy_ctrl16_pciepll_refdiv_START (2)
#define SOC_PCIEPHY_sc_pciephy_ctrl16_pciepll_refdiv_END (7)
#define SOC_PCIEPHY_sc_pciephy_ctrl16_pciepll_fbdiv_START (8)
#define SOC_PCIEPHY_sc_pciephy_ctrl16_pciepll_fbdiv_END (19)
#define SOC_PCIEPHY_sc_pciephy_ctrl16_pciepll_postdiv1_START (20)
#define SOC_PCIEPHY_sc_pciephy_ctrl16_pciepll_postdiv1_END (22)
#define SOC_PCIEPHY_sc_pciephy_ctrl16_pciepll_postdiv2_START (23)
#define SOC_PCIEPHY_sc_pciephy_ctrl16_pciepll_postdiv2_END (25)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int pciepll_fracdiv : 24;
        unsigned int pciepll_int_mod : 1;
        unsigned int pciepll_cfg_vld : 1;
        unsigned int gt_clk_pciepll : 1;
        unsigned int pciepll_sel : 1;
        unsigned int reserved : 4;
    } reg;
} SOC_PCIEPHY_sc_pciephy_ctrl17_UNION;
#endif
#define SOC_PCIEPHY_sc_pciephy_ctrl17_pciepll_fracdiv_START (0)
#define SOC_PCIEPHY_sc_pciephy_ctrl17_pciepll_fracdiv_END (23)
#define SOC_PCIEPHY_sc_pciephy_ctrl17_pciepll_int_mod_START (24)
#define SOC_PCIEPHY_sc_pciephy_ctrl17_pciepll_int_mod_END (24)
#define SOC_PCIEPHY_sc_pciephy_ctrl17_pciepll_cfg_vld_START (25)
#define SOC_PCIEPHY_sc_pciephy_ctrl17_pciepll_cfg_vld_END (25)
#define SOC_PCIEPHY_sc_pciephy_ctrl17_gt_clk_pciepll_START (26)
#define SOC_PCIEPHY_sc_pciephy_ctrl17_gt_clk_pciepll_END (26)
#define SOC_PCIEPHY_sc_pciephy_ctrl17_pciepll_sel_START (27)
#define SOC_PCIEPHY_sc_pciephy_ctrl17_pciepll_sel_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int pciepll_ssc_reset : 1;
        unsigned int pciepll_ssc_disable : 1;
        unsigned int pciepll_ssc_downspread : 1;
        unsigned int pciepll_ssc_spread : 3;
        unsigned int pciepll_ssc_divval : 4;
        unsigned int reserved : 22;
    } reg;
} SOC_PCIEPHY_sc_pciephy_ctrl18_UNION;
#endif
#define SOC_PCIEPHY_sc_pciephy_ctrl18_pciepll_ssc_reset_START (0)
#define SOC_PCIEPHY_sc_pciephy_ctrl18_pciepll_ssc_reset_END (0)
#define SOC_PCIEPHY_sc_pciephy_ctrl18_pciepll_ssc_disable_START (1)
#define SOC_PCIEPHY_sc_pciephy_ctrl18_pciepll_ssc_disable_END (1)
#define SOC_PCIEPHY_sc_pciephy_ctrl18_pciepll_ssc_downspread_START (2)
#define SOC_PCIEPHY_sc_pciephy_ctrl18_pciepll_ssc_downspread_END (2)
#define SOC_PCIEPHY_sc_pciephy_ctrl18_pciepll_ssc_spread_START (3)
#define SOC_PCIEPHY_sc_pciephy_ctrl18_pciepll_ssc_spread_END (5)
#define SOC_PCIEPHY_sc_pciephy_ctrl18_pciepll_ssc_divval_START (6)
#define SOC_PCIEPHY_sc_pciephy_ctrl18_pciepll_ssc_divval_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int pciepll1_en : 1;
        unsigned int pciepll1_bp : 1;
        unsigned int pciepll1_refdiv : 6;
        unsigned int pciepll1_fbdiv : 12;
        unsigned int pciepll1_postdiv1 : 3;
        unsigned int pciepll1_postdiv2 : 3;
        unsigned int reserved_0 : 1;
        unsigned int reserved_1 : 5;
    } reg;
} SOC_PCIEPHY_sc_pciephy_ctrl20_UNION;
#endif
#define SOC_PCIEPHY_sc_pciephy_ctrl20_pciepll1_en_START (0)
#define SOC_PCIEPHY_sc_pciephy_ctrl20_pciepll1_en_END (0)
#define SOC_PCIEPHY_sc_pciephy_ctrl20_pciepll1_bp_START (1)
#define SOC_PCIEPHY_sc_pciephy_ctrl20_pciepll1_bp_END (1)
#define SOC_PCIEPHY_sc_pciephy_ctrl20_pciepll1_refdiv_START (2)
#define SOC_PCIEPHY_sc_pciephy_ctrl20_pciepll1_refdiv_END (7)
#define SOC_PCIEPHY_sc_pciephy_ctrl20_pciepll1_fbdiv_START (8)
#define SOC_PCIEPHY_sc_pciephy_ctrl20_pciepll1_fbdiv_END (19)
#define SOC_PCIEPHY_sc_pciephy_ctrl20_pciepll1_postdiv1_START (20)
#define SOC_PCIEPHY_sc_pciephy_ctrl20_pciepll1_postdiv1_END (22)
#define SOC_PCIEPHY_sc_pciephy_ctrl20_pciepll1_postdiv2_START (23)
#define SOC_PCIEPHY_sc_pciephy_ctrl20_pciepll1_postdiv2_END (25)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int pciepll1_fracdiv : 24;
        unsigned int pciepll1_int_mod : 1;
        unsigned int pciepll1_cfg_vld : 1;
        unsigned int gt_clk_pciepll1 : 1;
        unsigned int dll_disable : 1;
        unsigned int reserved : 4;
    } reg;
} SOC_PCIEPHY_sc_pciephy_ctrl21_UNION;
#endif
#define SOC_PCIEPHY_sc_pciephy_ctrl21_pciepll1_fracdiv_START (0)
#define SOC_PCIEPHY_sc_pciephy_ctrl21_pciepll1_fracdiv_END (23)
#define SOC_PCIEPHY_sc_pciephy_ctrl21_pciepll1_int_mod_START (24)
#define SOC_PCIEPHY_sc_pciephy_ctrl21_pciepll1_int_mod_END (24)
#define SOC_PCIEPHY_sc_pciephy_ctrl21_pciepll1_cfg_vld_START (25)
#define SOC_PCIEPHY_sc_pciephy_ctrl21_pciepll1_cfg_vld_END (25)
#define SOC_PCIEPHY_sc_pciephy_ctrl21_gt_clk_pciepll1_START (26)
#define SOC_PCIEPHY_sc_pciephy_ctrl21_gt_clk_pciepll1_END (26)
#define SOC_PCIEPHY_sc_pciephy_ctrl21_dll_disable_START (27)
#define SOC_PCIEPHY_sc_pciephy_ctrl21_dll_disable_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int pciepll1_ssc_reset : 1;
        unsigned int pciepll1_ssc_disable : 1;
        unsigned int pciepll1_ssc_downspread : 1;
        unsigned int pciepll1_ssc_spread : 3;
        unsigned int pciepll1_ssc_divval : 4;
        unsigned int reserved : 22;
    } reg;
} SOC_PCIEPHY_sc_pciephy_ctrl22_UNION;
#endif
#define SOC_PCIEPHY_sc_pciephy_ctrl22_pciepll1_ssc_reset_START (0)
#define SOC_PCIEPHY_sc_pciephy_ctrl22_pciepll1_ssc_reset_END (0)
#define SOC_PCIEPHY_sc_pciephy_ctrl22_pciepll1_ssc_disable_START (1)
#define SOC_PCIEPHY_sc_pciephy_ctrl22_pciepll1_ssc_disable_END (1)
#define SOC_PCIEPHY_sc_pciephy_ctrl22_pciepll1_ssc_downspread_START (2)
#define SOC_PCIEPHY_sc_pciephy_ctrl22_pciepll1_ssc_downspread_END (2)
#define SOC_PCIEPHY_sc_pciephy_ctrl22_pciepll1_ssc_spread_START (3)
#define SOC_PCIEPHY_sc_pciephy_ctrl22_pciepll1_ssc_spread_END (5)
#define SOC_PCIEPHY_sc_pciephy_ctrl22_pciepll1_ssc_divval_START (6)
#define SOC_PCIEPHY_sc_pciephy_ctrl22_pciepll1_ssc_divval_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int ext_pclk_req : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_PCIEPHY_sc_pciephy_ctrl32_UNION;
#endif
#define SOC_PCIEPHY_sc_pciephy_ctrl32_ext_pclk_req_START (0)
#define SOC_PCIEPHY_sc_pciephy_ctrl32_ext_pclk_req_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int pg_mode_en : 1;
        unsigned int phy0_ana_pwr_en : 1;
        unsigned int phy0_pcs_pwr_stable : 1;
        unsigned int phy0_pma_pwr_stable : 1;
        unsigned int upcs_pwr_stable : 1;
        unsigned int reserved : 27;
    } reg;
} SOC_PCIEPHY_sc_pciephy_ctrl33_UNION;
#endif
#define SOC_PCIEPHY_sc_pciephy_ctrl33_pg_mode_en_START (0)
#define SOC_PCIEPHY_sc_pciephy_ctrl33_pg_mode_en_END (0)
#define SOC_PCIEPHY_sc_pciephy_ctrl33_phy0_ana_pwr_en_START (1)
#define SOC_PCIEPHY_sc_pciephy_ctrl33_phy0_ana_pwr_en_END (1)
#define SOC_PCIEPHY_sc_pciephy_ctrl33_phy0_pcs_pwr_stable_START (2)
#define SOC_PCIEPHY_sc_pciephy_ctrl33_phy0_pcs_pwr_stable_END (2)
#define SOC_PCIEPHY_sc_pciephy_ctrl33_phy0_pma_pwr_stable_START (3)
#define SOC_PCIEPHY_sc_pciephy_ctrl33_phy0_pma_pwr_stable_END (3)
#define SOC_PCIEPHY_sc_pciephy_ctrl33_upcs_pwr_stable_START (4)
#define SOC_PCIEPHY_sc_pciephy_ctrl33_upcs_pwr_stable_END (4)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int phy0_mplla_force_en : 1;
        unsigned int phy0_mplla_ssc_en : 1;
        unsigned int phy0_mpllb_force_en : 1;
        unsigned int phy0_mpllb_ssc_en : 1;
        unsigned int reserved : 28;
    } reg;
} SOC_PCIEPHY_sc_pciephy_ctrl34_UNION;
#endif
#define SOC_PCIEPHY_sc_pciephy_ctrl34_phy0_mplla_force_en_START (0)
#define SOC_PCIEPHY_sc_pciephy_ctrl34_phy0_mplla_force_en_END (0)
#define SOC_PCIEPHY_sc_pciephy_ctrl34_phy0_mplla_ssc_en_START (1)
#define SOC_PCIEPHY_sc_pciephy_ctrl34_phy0_mplla_ssc_en_END (1)
#define SOC_PCIEPHY_sc_pciephy_ctrl34_phy0_mpllb_force_en_START (2)
#define SOC_PCIEPHY_sc_pciephy_ctrl34_phy0_mpllb_force_en_END (2)
#define SOC_PCIEPHY_sc_pciephy_ctrl34_phy0_mpllb_ssc_en_START (3)
#define SOC_PCIEPHY_sc_pciephy_ctrl34_phy0_mpllb_ssc_en_END (3)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int phy0_ref_repeat_clk_en : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_PCIEPHY_sc_pciephy_ctrl35_UNION;
#endif
#define SOC_PCIEPHY_sc_pciephy_ctrl35_phy0_ref_repeat_clk_en_START (0)
#define SOC_PCIEPHY_sc_pciephy_ctrl35_phy0_ref_repeat_clk_en_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int phy0_test_flyover_en : 1;
        unsigned int phy0_test_stop_clk_en : 1;
        unsigned int phy_test_tx_ref_clk_en : 1;
        unsigned int reserved : 29;
    } reg;
} SOC_PCIEPHY_sc_pciephy_ctrl36_UNION;
#endif
#define SOC_PCIEPHY_sc_pciephy_ctrl36_phy0_test_flyover_en_START (0)
#define SOC_PCIEPHY_sc_pciephy_ctrl36_phy0_test_flyover_en_END (0)
#define SOC_PCIEPHY_sc_pciephy_ctrl36_phy0_test_stop_clk_en_START (1)
#define SOC_PCIEPHY_sc_pciephy_ctrl36_phy0_test_stop_clk_en_END (1)
#define SOC_PCIEPHY_sc_pciephy_ctrl36_phy_test_tx_ref_clk_en_START (2)
#define SOC_PCIEPHY_sc_pciephy_ctrl36_phy_test_tx_ref_clk_en_END (2)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int phy_ext_ctrl_sel : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_PCIEPHY_sc_pciephy_ctrl37_UNION;
#endif
#define SOC_PCIEPHY_sc_pciephy_ctrl37_phy_ext_ctrl_sel_START (0)
#define SOC_PCIEPHY_sc_pciephy_ctrl37_phy_ext_ctrl_sel_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int phy_lane0_power_present : 1;
        unsigned int phy_lane0_prx2tx_par_lb_en : 1;
        unsigned int phy_rx0_term_acdc : 1;
        unsigned int phy_tx0_flyover_data_m : 1;
        unsigned int phy_tx0_flyover_data_p : 1;
        unsigned int reserved : 27;
    } reg;
} SOC_PCIEPHY_sc_pciephy_ctrl38_UNION;
#endif
#define SOC_PCIEPHY_sc_pciephy_ctrl38_phy_lane0_power_present_START (0)
#define SOC_PCIEPHY_sc_pciephy_ctrl38_phy_lane0_power_present_END (0)
#define SOC_PCIEPHY_sc_pciephy_ctrl38_phy_lane0_prx2tx_par_lb_en_START (1)
#define SOC_PCIEPHY_sc_pciephy_ctrl38_phy_lane0_prx2tx_par_lb_en_END (1)
#define SOC_PCIEPHY_sc_pciephy_ctrl38_phy_rx0_term_acdc_START (2)
#define SOC_PCIEPHY_sc_pciephy_ctrl38_phy_rx0_term_acdc_END (2)
#define SOC_PCIEPHY_sc_pciephy_ctrl38_phy_tx0_flyover_data_m_START (3)
#define SOC_PCIEPHY_sc_pciephy_ctrl38_phy_tx0_flyover_data_m_END (3)
#define SOC_PCIEPHY_sc_pciephy_ctrl38_phy_tx0_flyover_data_p_START (4)
#define SOC_PCIEPHY_sc_pciephy_ctrl38_phy_tx0_flyover_data_p_END (4)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int pipe_lane0_link_num : 4;
        unsigned int pipe_lane0_phy_src_sel : 2;
        unsigned int pipe_lane0_protocol : 2;
        unsigned int pipe_rx0_eq_training : 1;
        unsigned int pipe_rx0_sris_mode_en : 1;
        unsigned int pipe_rx0_termination : 1;
        unsigned int pipe_tx0_ones_zeros : 1;
        unsigned int pipe_tx0_pattern : 2;
        unsigned int reserved : 2;
        unsigned int upcs_pipe_config : 16;
    } reg;
} SOC_PCIEPHY_sc_pciephy_ctrl39_UNION;
#endif
#define SOC_PCIEPHY_sc_pciephy_ctrl39_pipe_lane0_link_num_START (0)
#define SOC_PCIEPHY_sc_pciephy_ctrl39_pipe_lane0_link_num_END (3)
#define SOC_PCIEPHY_sc_pciephy_ctrl39_pipe_lane0_phy_src_sel_START (4)
#define SOC_PCIEPHY_sc_pciephy_ctrl39_pipe_lane0_phy_src_sel_END (5)
#define SOC_PCIEPHY_sc_pciephy_ctrl39_pipe_lane0_protocol_START (6)
#define SOC_PCIEPHY_sc_pciephy_ctrl39_pipe_lane0_protocol_END (7)
#define SOC_PCIEPHY_sc_pciephy_ctrl39_pipe_rx0_eq_training_START (8)
#define SOC_PCIEPHY_sc_pciephy_ctrl39_pipe_rx0_eq_training_END (8)
#define SOC_PCIEPHY_sc_pciephy_ctrl39_pipe_rx0_sris_mode_en_START (9)
#define SOC_PCIEPHY_sc_pciephy_ctrl39_pipe_rx0_sris_mode_en_END (9)
#define SOC_PCIEPHY_sc_pciephy_ctrl39_pipe_rx0_termination_START (10)
#define SOC_PCIEPHY_sc_pciephy_ctrl39_pipe_rx0_termination_END (10)
#define SOC_PCIEPHY_sc_pciephy_ctrl39_pipe_tx0_ones_zeros_START (11)
#define SOC_PCIEPHY_sc_pciephy_ctrl39_pipe_tx0_ones_zeros_END (11)
#define SOC_PCIEPHY_sc_pciephy_ctrl39_pipe_tx0_pattern_START (12)
#define SOC_PCIEPHY_sc_pciephy_ctrl39_pipe_tx0_pattern_END (13)
#define SOC_PCIEPHY_sc_pciephy_ctrl39_upcs_pipe_config_START (16)
#define SOC_PCIEPHY_sc_pciephy_ctrl39_upcs_pipe_config_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int phy0_sram_bypass : 1;
        unsigned int reserved_0 : 3;
        unsigned int phy0_sram_ext_ld_done : 1;
        unsigned int reserved_1 : 27;
    } reg;
} SOC_PCIEPHY_sc_pciephy_ctrl40_UNION;
#endif
#define SOC_PCIEPHY_sc_pciephy_ctrl40_phy0_sram_bypass_START (0)
#define SOC_PCIEPHY_sc_pciephy_ctrl40_phy0_sram_bypass_END (0)
#define SOC_PCIEPHY_sc_pciephy_ctrl40_phy0_sram_ext_ld_done_START (4)
#define SOC_PCIEPHY_sc_pciephy_ctrl40_phy0_sram_ext_ld_done_END (4)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int phy0_sram_mem_ctrl_s : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_PCIEPHY_sc_pciephy_ctrl41_UNION;
#endif
#define SOC_PCIEPHY_sc_pciephy_ctrl41_phy0_sram_mem_ctrl_s_START (0)
#define SOC_PCIEPHY_sc_pciephy_ctrl41_phy0_sram_mem_ctrl_s_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int phy_cr_para_sel : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_PCIEPHY_sc_pciephy_ctrl48_UNION;
#endif
#define SOC_PCIEPHY_sc_pciephy_ctrl48_phy_cr_para_sel_START (0)
#define SOC_PCIEPHY_sc_pciephy_ctrl48_phy_cr_para_sel_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 32;
    } reg;
} SOC_PCIEPHY_sc_pciephy_ctrl49_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 32;
    } reg;
} SOC_PCIEPHY_sc_pciephy_ctrl50_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 32;
    } reg;
} SOC_PCIEPHY_sc_pciephy_ctrl51_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int protocol0_ext_bs_rx_bigswing : 1;
        unsigned int reserved_0 : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_2 : 1;
        unsigned int reserved_3 : 4;
        unsigned int protocol0_ext_bs_rx_level : 5;
        unsigned int reserved_4 : 3;
        unsigned int protocol0_ext_bs_tx_lowswing : 1;
        unsigned int reserved_5 : 1;
        unsigned int reserved_6 : 1;
        unsigned int reserved_7 : 1;
        unsigned int reserved_8 : 12;
    } reg;
} SOC_PCIEPHY_sc_pciephy_ctrl64_UNION;
#endif
#define SOC_PCIEPHY_sc_pciephy_ctrl64_protocol0_ext_bs_rx_bigswing_START (0)
#define SOC_PCIEPHY_sc_pciephy_ctrl64_protocol0_ext_bs_rx_bigswing_END (0)
#define SOC_PCIEPHY_sc_pciephy_ctrl64_protocol0_ext_bs_rx_level_START (8)
#define SOC_PCIEPHY_sc_pciephy_ctrl64_protocol0_ext_bs_rx_level_END (12)
#define SOC_PCIEPHY_sc_pciephy_ctrl64_protocol0_ext_bs_tx_lowswing_START (16)
#define SOC_PCIEPHY_sc_pciephy_ctrl64_protocol0_ext_bs_tx_lowswing_END (16)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int prototol0_ext_mplla_bandwidth : 16;
        unsigned int prototol0_ext_mplla_div10_clk_en : 1;
        unsigned int prototol0_ext_mplla_div16p5_clk_en : 1;
        unsigned int prototol0_ext_mplla_div8_clk_en : 1;
        unsigned int prototol0_ext_mplla_div_clk_en : 1;
        unsigned int prototol0_ext_mplla_div_multiplier : 8;
        unsigned int reserved : 4;
    } reg;
} SOC_PCIEPHY_sc_pciephy_ctrl65_UNION;
#endif
#define SOC_PCIEPHY_sc_pciephy_ctrl65_prototol0_ext_mplla_bandwidth_START (0)
#define SOC_PCIEPHY_sc_pciephy_ctrl65_prototol0_ext_mplla_bandwidth_END (15)
#define SOC_PCIEPHY_sc_pciephy_ctrl65_prototol0_ext_mplla_div10_clk_en_START (16)
#define SOC_PCIEPHY_sc_pciephy_ctrl65_prototol0_ext_mplla_div10_clk_en_END (16)
#define SOC_PCIEPHY_sc_pciephy_ctrl65_prototol0_ext_mplla_div16p5_clk_en_START (17)
#define SOC_PCIEPHY_sc_pciephy_ctrl65_prototol0_ext_mplla_div16p5_clk_en_END (17)
#define SOC_PCIEPHY_sc_pciephy_ctrl65_prototol0_ext_mplla_div8_clk_en_START (18)
#define SOC_PCIEPHY_sc_pciephy_ctrl65_prototol0_ext_mplla_div8_clk_en_END (18)
#define SOC_PCIEPHY_sc_pciephy_ctrl65_prototol0_ext_mplla_div_clk_en_START (19)
#define SOC_PCIEPHY_sc_pciephy_ctrl65_prototol0_ext_mplla_div_clk_en_END (19)
#define SOC_PCIEPHY_sc_pciephy_ctrl65_prototol0_ext_mplla_div_multiplier_START (20)
#define SOC_PCIEPHY_sc_pciephy_ctrl65_prototol0_ext_mplla_div_multiplier_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int protocol0_ext_mplla_fracn_ctrl : 11;
        unsigned int protocol0_ext_mplla_multiplier : 8;
        unsigned int protocol0_ext_mplla_ssc_clk_sel : 3;
        unsigned int reserved : 10;
    } reg;
} SOC_PCIEPHY_sc_pciephy_ctrl66_UNION;
#endif
#define SOC_PCIEPHY_sc_pciephy_ctrl66_protocol0_ext_mplla_fracn_ctrl_START (0)
#define SOC_PCIEPHY_sc_pciephy_ctrl66_protocol0_ext_mplla_fracn_ctrl_END (10)
#define SOC_PCIEPHY_sc_pciephy_ctrl66_protocol0_ext_mplla_multiplier_START (11)
#define SOC_PCIEPHY_sc_pciephy_ctrl66_protocol0_ext_mplla_multiplier_END (18)
#define SOC_PCIEPHY_sc_pciephy_ctrl66_protocol0_ext_mplla_ssc_clk_sel_START (19)
#define SOC_PCIEPHY_sc_pciephy_ctrl66_protocol0_ext_mplla_ssc_clk_sel_END (21)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int protocol0_ext_mplla_ssc_freq_cnt_init : 12;
        unsigned int protocol0_ext_mplla_ssc_freq_cnt_ovrd_en : 1;
        unsigned int protocol0_ext_mplla_ssc_freq_cnt_peak : 8;
        unsigned int protocol0_ext_mplla_ssc_range : 3;
        unsigned int protocol0_ext_mplla_tx_clk_div : 3;
        unsigned int protocol0_ext_mplla_word_div2_en : 1;
        unsigned int reserved : 4;
    } reg;
} SOC_PCIEPHY_sc_pciephy_ctrl67_UNION;
#endif
#define SOC_PCIEPHY_sc_pciephy_ctrl67_protocol0_ext_mplla_ssc_freq_cnt_init_START (0)
#define SOC_PCIEPHY_sc_pciephy_ctrl67_protocol0_ext_mplla_ssc_freq_cnt_init_END (11)
#define SOC_PCIEPHY_sc_pciephy_ctrl67_protocol0_ext_mplla_ssc_freq_cnt_ovrd_en_START (12)
#define SOC_PCIEPHY_sc_pciephy_ctrl67_protocol0_ext_mplla_ssc_freq_cnt_ovrd_en_END (12)
#define SOC_PCIEPHY_sc_pciephy_ctrl67_protocol0_ext_mplla_ssc_freq_cnt_peak_START (13)
#define SOC_PCIEPHY_sc_pciephy_ctrl67_protocol0_ext_mplla_ssc_freq_cnt_peak_END (20)
#define SOC_PCIEPHY_sc_pciephy_ctrl67_protocol0_ext_mplla_ssc_range_START (21)
#define SOC_PCIEPHY_sc_pciephy_ctrl67_protocol0_ext_mplla_ssc_range_END (23)
#define SOC_PCIEPHY_sc_pciephy_ctrl67_protocol0_ext_mplla_tx_clk_div_START (24)
#define SOC_PCIEPHY_sc_pciephy_ctrl67_protocol0_ext_mplla_tx_clk_div_END (26)
#define SOC_PCIEPHY_sc_pciephy_ctrl67_protocol0_ext_mplla_word_div2_en_START (27)
#define SOC_PCIEPHY_sc_pciephy_ctrl67_protocol0_ext_mplla_word_div2_en_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int prototol0_ext_mpllb_bandwidth : 16;
        unsigned int prototol0_ext_mpllb_div10_clk_en : 1;
        unsigned int reserved_0 : 1;
        unsigned int prototol0_ext_mpllb_div8_clk_en : 1;
        unsigned int prototol0_ext_mpllb_div_clk_en : 1;
        unsigned int prototol0_ext_mpllb_div_multiplier : 8;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_PCIEPHY_sc_pciephy_ctrl68_UNION;
#endif
#define SOC_PCIEPHY_sc_pciephy_ctrl68_prototol0_ext_mpllb_bandwidth_START (0)
#define SOC_PCIEPHY_sc_pciephy_ctrl68_prototol0_ext_mpllb_bandwidth_END (15)
#define SOC_PCIEPHY_sc_pciephy_ctrl68_prototol0_ext_mpllb_div10_clk_en_START (16)
#define SOC_PCIEPHY_sc_pciephy_ctrl68_prototol0_ext_mpllb_div10_clk_en_END (16)
#define SOC_PCIEPHY_sc_pciephy_ctrl68_prototol0_ext_mpllb_div8_clk_en_START (18)
#define SOC_PCIEPHY_sc_pciephy_ctrl68_prototol0_ext_mpllb_div8_clk_en_END (18)
#define SOC_PCIEPHY_sc_pciephy_ctrl68_prototol0_ext_mpllb_div_clk_en_START (19)
#define SOC_PCIEPHY_sc_pciephy_ctrl68_prototol0_ext_mpllb_div_clk_en_END (19)
#define SOC_PCIEPHY_sc_pciephy_ctrl68_prototol0_ext_mpllb_div_multiplier_START (20)
#define SOC_PCIEPHY_sc_pciephy_ctrl68_prototol0_ext_mpllb_div_multiplier_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int protocol0_ext_mpllb_fracn_ctrl : 11;
        unsigned int protocol0_ext_mpllb_multiplier : 8;
        unsigned int protocol0_ext_mpllb_ssc_clk_sel : 3;
        unsigned int reserved : 10;
    } reg;
} SOC_PCIEPHY_sc_pciephy_ctrl69_UNION;
#endif
#define SOC_PCIEPHY_sc_pciephy_ctrl69_protocol0_ext_mpllb_fracn_ctrl_START (0)
#define SOC_PCIEPHY_sc_pciephy_ctrl69_protocol0_ext_mpllb_fracn_ctrl_END (10)
#define SOC_PCIEPHY_sc_pciephy_ctrl69_protocol0_ext_mpllb_multiplier_START (11)
#define SOC_PCIEPHY_sc_pciephy_ctrl69_protocol0_ext_mpllb_multiplier_END (18)
#define SOC_PCIEPHY_sc_pciephy_ctrl69_protocol0_ext_mpllb_ssc_clk_sel_START (19)
#define SOC_PCIEPHY_sc_pciephy_ctrl69_protocol0_ext_mpllb_ssc_clk_sel_END (21)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int protocol0_ext_mpllb_ssc_freq_cnt_init : 12;
        unsigned int protocol0_ext_mpllb_ssc_freq_cnt_ovrd_en : 1;
        unsigned int protocol0_ext_mpllb_ssc_freq_cnt_peak : 8;
        unsigned int protocol0_ext_mpllb_ssc_range : 3;
        unsigned int protocol0_ext_mpllb_tx_clk_div : 3;
        unsigned int protocol0_ext_mpllb_word_div2_en : 1;
        unsigned int reserved : 4;
    } reg;
} SOC_PCIEPHY_sc_pciephy_ctrl70_UNION;
#endif
#define SOC_PCIEPHY_sc_pciephy_ctrl70_protocol0_ext_mpllb_ssc_freq_cnt_init_START (0)
#define SOC_PCIEPHY_sc_pciephy_ctrl70_protocol0_ext_mpllb_ssc_freq_cnt_init_END (11)
#define SOC_PCIEPHY_sc_pciephy_ctrl70_protocol0_ext_mpllb_ssc_freq_cnt_ovrd_en_START (12)
#define SOC_PCIEPHY_sc_pciephy_ctrl70_protocol0_ext_mpllb_ssc_freq_cnt_ovrd_en_END (12)
#define SOC_PCIEPHY_sc_pciephy_ctrl70_protocol0_ext_mpllb_ssc_freq_cnt_peak_START (13)
#define SOC_PCIEPHY_sc_pciephy_ctrl70_protocol0_ext_mpllb_ssc_freq_cnt_peak_END (20)
#define SOC_PCIEPHY_sc_pciephy_ctrl70_protocol0_ext_mpllb_ssc_range_START (21)
#define SOC_PCIEPHY_sc_pciephy_ctrl70_protocol0_ext_mpllb_ssc_range_END (23)
#define SOC_PCIEPHY_sc_pciephy_ctrl70_protocol0_ext_mpllb_tx_clk_div_START (24)
#define SOC_PCIEPHY_sc_pciephy_ctrl70_protocol0_ext_mpllb_tx_clk_div_END (26)
#define SOC_PCIEPHY_sc_pciephy_ctrl70_protocol0_ext_mpllb_word_div2_en_START (27)
#define SOC_PCIEPHY_sc_pciephy_ctrl70_protocol0_ext_mpllb_word_div2_en_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int protocol0_ext_ref_clk_div2_en : 1;
        unsigned int protocol0_ext_ref_clk_mplla_div2_en : 1;
        unsigned int protocol0_ext_ref_clk_mpllb_div_en : 1;
        unsigned int protocol0_ext_ref_range : 3;
        unsigned int reserved : 26;
    } reg;
} SOC_PCIEPHY_sc_pciephy_ctrl71_UNION;
#endif
#define SOC_PCIEPHY_sc_pciephy_ctrl71_protocol0_ext_ref_clk_div2_en_START (0)
#define SOC_PCIEPHY_sc_pciephy_ctrl71_protocol0_ext_ref_clk_div2_en_END (0)
#define SOC_PCIEPHY_sc_pciephy_ctrl71_protocol0_ext_ref_clk_mplla_div2_en_START (1)
#define SOC_PCIEPHY_sc_pciephy_ctrl71_protocol0_ext_ref_clk_mplla_div2_en_END (1)
#define SOC_PCIEPHY_sc_pciephy_ctrl71_protocol0_ext_ref_clk_mpllb_div_en_START (2)
#define SOC_PCIEPHY_sc_pciephy_ctrl71_protocol0_ext_ref_clk_mpllb_div_en_END (2)
#define SOC_PCIEPHY_sc_pciephy_ctrl71_protocol0_ext_ref_range_START (3)
#define SOC_PCIEPHY_sc_pciephy_ctrl71_protocol0_ext_ref_range_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int protocol0_ext_rx_adapt_afe_en_g1 : 1;
        unsigned int protocol0_ext_rx_adapt_afe_en_g2 : 1;
        unsigned int protocol0_ext_rx_adapt_afe_en_g3 : 1;
        unsigned int protocol0_ext_rx_adapt_afe_en_g4 : 1;
        unsigned int protocol0_ext_rx_adapt_afe_en_g5 : 1;
        unsigned int protocol0_ext_rx_adapt_afe_en_g6 : 1;
        unsigned int protocol0_ext_rx_adapt_afe_en_g7 : 1;
        unsigned int protocol0_ext_rx_adapt_afe_en_g8 : 1;
        unsigned int reserved : 24;
    } reg;
} SOC_PCIEPHY_sc_pciephy_ctrl72_UNION;
#endif
#define SOC_PCIEPHY_sc_pciephy_ctrl72_protocol0_ext_rx_adapt_afe_en_g1_START (0)
#define SOC_PCIEPHY_sc_pciephy_ctrl72_protocol0_ext_rx_adapt_afe_en_g1_END (0)
#define SOC_PCIEPHY_sc_pciephy_ctrl72_protocol0_ext_rx_adapt_afe_en_g2_START (1)
#define SOC_PCIEPHY_sc_pciephy_ctrl72_protocol0_ext_rx_adapt_afe_en_g2_END (1)
#define SOC_PCIEPHY_sc_pciephy_ctrl72_protocol0_ext_rx_adapt_afe_en_g3_START (2)
#define SOC_PCIEPHY_sc_pciephy_ctrl72_protocol0_ext_rx_adapt_afe_en_g3_END (2)
#define SOC_PCIEPHY_sc_pciephy_ctrl72_protocol0_ext_rx_adapt_afe_en_g4_START (3)
#define SOC_PCIEPHY_sc_pciephy_ctrl72_protocol0_ext_rx_adapt_afe_en_g4_END (3)
#define SOC_PCIEPHY_sc_pciephy_ctrl72_protocol0_ext_rx_adapt_afe_en_g5_START (4)
#define SOC_PCIEPHY_sc_pciephy_ctrl72_protocol0_ext_rx_adapt_afe_en_g5_END (4)
#define SOC_PCIEPHY_sc_pciephy_ctrl72_protocol0_ext_rx_adapt_afe_en_g6_START (5)
#define SOC_PCIEPHY_sc_pciephy_ctrl72_protocol0_ext_rx_adapt_afe_en_g6_END (5)
#define SOC_PCIEPHY_sc_pciephy_ctrl72_protocol0_ext_rx_adapt_afe_en_g7_START (6)
#define SOC_PCIEPHY_sc_pciephy_ctrl72_protocol0_ext_rx_adapt_afe_en_g7_END (6)
#define SOC_PCIEPHY_sc_pciephy_ctrl72_protocol0_ext_rx_adapt_afe_en_g8_START (7)
#define SOC_PCIEPHY_sc_pciephy_ctrl72_protocol0_ext_rx_adapt_afe_en_g8_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int protocol0_ext_rx_eq_afe_gain_g1 : 4;
        unsigned int protocol0_ext_rx_eq_afe_gain_g2 : 4;
        unsigned int protocol0_ext_rx_eq_afe_gain_g3 : 4;
        unsigned int protocol0_ext_rx_eq_afe_gain_g4 : 4;
        unsigned int protocol0_ext_rx_eq_att_gain_g1 : 3;
        unsigned int protocol0_ext_rx_eq_att_gain_g2 : 3;
        unsigned int protocol0_ext_rx_eq_att_gain_g3 : 3;
        unsigned int protocol0_ext_rx_eq_att_gain_g4 : 3;
        unsigned int reserved : 4;
    } reg;
} SOC_PCIEPHY_sc_pciephy_ctrl73_UNION;
#endif
#define SOC_PCIEPHY_sc_pciephy_ctrl73_protocol0_ext_rx_eq_afe_gain_g1_START (0)
#define SOC_PCIEPHY_sc_pciephy_ctrl73_protocol0_ext_rx_eq_afe_gain_g1_END (3)
#define SOC_PCIEPHY_sc_pciephy_ctrl73_protocol0_ext_rx_eq_afe_gain_g2_START (4)
#define SOC_PCIEPHY_sc_pciephy_ctrl73_protocol0_ext_rx_eq_afe_gain_g2_END (7)
#define SOC_PCIEPHY_sc_pciephy_ctrl73_protocol0_ext_rx_eq_afe_gain_g3_START (8)
#define SOC_PCIEPHY_sc_pciephy_ctrl73_protocol0_ext_rx_eq_afe_gain_g3_END (11)
#define SOC_PCIEPHY_sc_pciephy_ctrl73_protocol0_ext_rx_eq_afe_gain_g4_START (12)
#define SOC_PCIEPHY_sc_pciephy_ctrl73_protocol0_ext_rx_eq_afe_gain_g4_END (15)
#define SOC_PCIEPHY_sc_pciephy_ctrl73_protocol0_ext_rx_eq_att_gain_g1_START (16)
#define SOC_PCIEPHY_sc_pciephy_ctrl73_protocol0_ext_rx_eq_att_gain_g1_END (18)
#define SOC_PCIEPHY_sc_pciephy_ctrl73_protocol0_ext_rx_eq_att_gain_g2_START (19)
#define SOC_PCIEPHY_sc_pciephy_ctrl73_protocol0_ext_rx_eq_att_gain_g2_END (21)
#define SOC_PCIEPHY_sc_pciephy_ctrl73_protocol0_ext_rx_eq_att_gain_g3_START (22)
#define SOC_PCIEPHY_sc_pciephy_ctrl73_protocol0_ext_rx_eq_att_gain_g3_END (24)
#define SOC_PCIEPHY_sc_pciephy_ctrl73_protocol0_ext_rx_eq_att_gain_g4_START (25)
#define SOC_PCIEPHY_sc_pciephy_ctrl73_protocol0_ext_rx_eq_att_gain_g4_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int protocol0_ext_rx_eq_ctle_boost_g1 : 5;
        unsigned int protocol0_ext_rx_eq_ctle_boost_g2 : 5;
        unsigned int protocol0_ext_rx_eq_ctle_boost_g3 : 5;
        unsigned int protocol0_ext_rx_eq_ctle_boost_g4 : 5;
        unsigned int reserved : 12;
    } reg;
} SOC_PCIEPHY_sc_pciephy_ctrl74_UNION;
#endif
#define SOC_PCIEPHY_sc_pciephy_ctrl74_protocol0_ext_rx_eq_ctle_boost_g1_START (0)
#define SOC_PCIEPHY_sc_pciephy_ctrl74_protocol0_ext_rx_eq_ctle_boost_g1_END (4)
#define SOC_PCIEPHY_sc_pciephy_ctrl74_protocol0_ext_rx_eq_ctle_boost_g2_START (5)
#define SOC_PCIEPHY_sc_pciephy_ctrl74_protocol0_ext_rx_eq_ctle_boost_g2_END (9)
#define SOC_PCIEPHY_sc_pciephy_ctrl74_protocol0_ext_rx_eq_ctle_boost_g3_START (10)
#define SOC_PCIEPHY_sc_pciephy_ctrl74_protocol0_ext_rx_eq_ctle_boost_g3_END (14)
#define SOC_PCIEPHY_sc_pciephy_ctrl74_protocol0_ext_rx_eq_ctle_boost_g4_START (15)
#define SOC_PCIEPHY_sc_pciephy_ctrl74_protocol0_ext_rx_eq_ctle_boost_g4_END (19)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int protocol0_ext_rx_eq_delta_iq_g1 : 4;
        unsigned int protocol0_ext_rx_eq_delta_iq_g2 : 4;
        unsigned int protocol0_ext_rx_eq_delta_iq_g3 : 4;
        unsigned int protocol0_ext_rx_eq_delta_iq_g4 : 4;
        unsigned int reserved : 16;
    } reg;
} SOC_PCIEPHY_sc_pciephy_ctrl75_UNION;
#endif
#define SOC_PCIEPHY_sc_pciephy_ctrl75_protocol0_ext_rx_eq_delta_iq_g1_START (0)
#define SOC_PCIEPHY_sc_pciephy_ctrl75_protocol0_ext_rx_eq_delta_iq_g1_END (3)
#define SOC_PCIEPHY_sc_pciephy_ctrl75_protocol0_ext_rx_eq_delta_iq_g2_START (4)
#define SOC_PCIEPHY_sc_pciephy_ctrl75_protocol0_ext_rx_eq_delta_iq_g2_END (7)
#define SOC_PCIEPHY_sc_pciephy_ctrl75_protocol0_ext_rx_eq_delta_iq_g3_START (8)
#define SOC_PCIEPHY_sc_pciephy_ctrl75_protocol0_ext_rx_eq_delta_iq_g3_END (11)
#define SOC_PCIEPHY_sc_pciephy_ctrl75_protocol0_ext_rx_eq_delta_iq_g4_START (12)
#define SOC_PCIEPHY_sc_pciephy_ctrl75_protocol0_ext_rx_eq_delta_iq_g4_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int protocol0_ext_rx_eq_dfe_tap1_g1 : 8;
        unsigned int protocol0_ext_rx_eq_dfe_tap1_g2 : 8;
        unsigned int protocol0_ext_rx_eq_dfe_tap1_g3 : 8;
        unsigned int protocol0_ext_rx_eq_dfe_tap1_g4 : 8;
    } reg;
} SOC_PCIEPHY_sc_pciephy_ctrl76_UNION;
#endif
#define SOC_PCIEPHY_sc_pciephy_ctrl76_protocol0_ext_rx_eq_dfe_tap1_g1_START (0)
#define SOC_PCIEPHY_sc_pciephy_ctrl76_protocol0_ext_rx_eq_dfe_tap1_g1_END (7)
#define SOC_PCIEPHY_sc_pciephy_ctrl76_protocol0_ext_rx_eq_dfe_tap1_g2_START (8)
#define SOC_PCIEPHY_sc_pciephy_ctrl76_protocol0_ext_rx_eq_dfe_tap1_g2_END (15)
#define SOC_PCIEPHY_sc_pciephy_ctrl76_protocol0_ext_rx_eq_dfe_tap1_g3_START (16)
#define SOC_PCIEPHY_sc_pciephy_ctrl76_protocol0_ext_rx_eq_dfe_tap1_g3_END (23)
#define SOC_PCIEPHY_sc_pciephy_ctrl76_protocol0_ext_rx_eq_dfe_tap1_g4_START (24)
#define SOC_PCIEPHY_sc_pciephy_ctrl76_protocol0_ext_rx_eq_dfe_tap1_g4_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int protocol0_ext_rx_los_lfps_en : 1;
        unsigned int protocol0_ext_rx_los_pwr_up_cnt : 11;
        unsigned int protocol0_ext_rx_los_threshold : 3;
        unsigned int reserved : 17;
    } reg;
} SOC_PCIEPHY_sc_pciephy_ctrl77_UNION;
#endif
#define SOC_PCIEPHY_sc_pciephy_ctrl77_protocol0_ext_rx_los_lfps_en_START (0)
#define SOC_PCIEPHY_sc_pciephy_ctrl77_protocol0_ext_rx_los_lfps_en_END (0)
#define SOC_PCIEPHY_sc_pciephy_ctrl77_protocol0_ext_rx_los_pwr_up_cnt_START (1)
#define SOC_PCIEPHY_sc_pciephy_ctrl77_protocol0_ext_rx_los_pwr_up_cnt_END (11)
#define SOC_PCIEPHY_sc_pciephy_ctrl77_protocol0_ext_rx_los_threshold_START (12)
#define SOC_PCIEPHY_sc_pciephy_ctrl77_protocol0_ext_rx_los_threshold_END (14)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int protocol0_ext_rx_ref_ld_val_g1 : 6;
        unsigned int protocol0_ext_rx_ref_ld_val_g2 : 6;
        unsigned int protocol0_ext_rx_ref_ld_val_g3 : 6;
        unsigned int protocol0_ext_rx_ref_ld_val_g4 : 6;
        unsigned int reserved : 8;
    } reg;
} SOC_PCIEPHY_sc_pciephy_ctrl78_UNION;
#endif
#define SOC_PCIEPHY_sc_pciephy_ctrl78_protocol0_ext_rx_ref_ld_val_g1_START (0)
#define SOC_PCIEPHY_sc_pciephy_ctrl78_protocol0_ext_rx_ref_ld_val_g1_END (5)
#define SOC_PCIEPHY_sc_pciephy_ctrl78_protocol0_ext_rx_ref_ld_val_g2_START (6)
#define SOC_PCIEPHY_sc_pciephy_ctrl78_protocol0_ext_rx_ref_ld_val_g2_END (11)
#define SOC_PCIEPHY_sc_pciephy_ctrl78_protocol0_ext_rx_ref_ld_val_g3_START (12)
#define SOC_PCIEPHY_sc_pciephy_ctrl78_protocol0_ext_rx_ref_ld_val_g3_END (17)
#define SOC_PCIEPHY_sc_pciephy_ctrl78_protocol0_ext_rx_ref_ld_val_g4_START (18)
#define SOC_PCIEPHY_sc_pciephy_ctrl78_protocol0_ext_rx_ref_ld_val_g4_END (23)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int protocol0_ext_rx_term_ctrl : 3;
        unsigned int reserved : 29;
    } reg;
} SOC_PCIEPHY_sc_pciephy_ctrl79_UNION;
#endif
#define SOC_PCIEPHY_sc_pciephy_ctrl79_protocol0_ext_rx_term_ctrl_START (0)
#define SOC_PCIEPHY_sc_pciephy_ctrl79_protocol0_ext_rx_term_ctrl_END (2)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int protocol0_ext_rx_vco_ld_val_g1 : 13;
        unsigned int protocol0_ext_rx_vco_ld_val_g2 : 13;
        unsigned int reserved : 6;
    } reg;
} SOC_PCIEPHY_sc_pciephy_ctrl80_UNION;
#endif
#define SOC_PCIEPHY_sc_pciephy_ctrl80_protocol0_ext_rx_vco_ld_val_g1_START (0)
#define SOC_PCIEPHY_sc_pciephy_ctrl80_protocol0_ext_rx_vco_ld_val_g1_END (12)
#define SOC_PCIEPHY_sc_pciephy_ctrl80_protocol0_ext_rx_vco_ld_val_g2_START (13)
#define SOC_PCIEPHY_sc_pciephy_ctrl80_protocol0_ext_rx_vco_ld_val_g2_END (25)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int protocol0_ext_rx_vco_ld_val_g3 : 13;
        unsigned int protocol0_ext_rx_vco_ld_val_g4 : 13;
        unsigned int reserved : 6;
    } reg;
} SOC_PCIEPHY_sc_pciephy_ctrl81_UNION;
#endif
#define SOC_PCIEPHY_sc_pciephy_ctrl81_protocol0_ext_rx_vco_ld_val_g3_START (0)
#define SOC_PCIEPHY_sc_pciephy_ctrl81_protocol0_ext_rx_vco_ld_val_g3_END (12)
#define SOC_PCIEPHY_sc_pciephy_ctrl81_protocol0_ext_rx_vco_ld_val_g4_START (13)
#define SOC_PCIEPHY_sc_pciephy_ctrl81_protocol0_ext_rx_vco_ld_val_g4_END (25)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int protocol0_ext_rx_vref_ctrl : 5;
        unsigned int reserved : 27;
    } reg;
} SOC_PCIEPHY_sc_pciephy_ctrl82_UNION;
#endif
#define SOC_PCIEPHY_sc_pciephy_ctrl82_protocol0_ext_rx_vref_ctrl_START (0)
#define SOC_PCIEPHY_sc_pciephy_ctrl82_protocol0_ext_rx_vref_ctrl_END (4)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int protocol0_ext_tx_eq_main_g1 : 5;
        unsigned int protocol0_ext_tx_eq_main_g2 : 5;
        unsigned int protocol0_ext_tx_eq_main_g3 : 5;
        unsigned int reserved_0 : 5;
        unsigned int protocol0_ext_tx_eq_ovrd_g1 : 1;
        unsigned int protocol0_ext_tx_eq_ovrd_g2 : 1;
        unsigned int protocol0_ext_tx_eq_ovrd_g3 : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_2 : 8;
    } reg;
} SOC_PCIEPHY_sc_pciephy_ctrl83_UNION;
#endif
#define SOC_PCIEPHY_sc_pciephy_ctrl83_protocol0_ext_tx_eq_main_g1_START (0)
#define SOC_PCIEPHY_sc_pciephy_ctrl83_protocol0_ext_tx_eq_main_g1_END (4)
#define SOC_PCIEPHY_sc_pciephy_ctrl83_protocol0_ext_tx_eq_main_g2_START (5)
#define SOC_PCIEPHY_sc_pciephy_ctrl83_protocol0_ext_tx_eq_main_g2_END (9)
#define SOC_PCIEPHY_sc_pciephy_ctrl83_protocol0_ext_tx_eq_main_g3_START (10)
#define SOC_PCIEPHY_sc_pciephy_ctrl83_protocol0_ext_tx_eq_main_g3_END (14)
#define SOC_PCIEPHY_sc_pciephy_ctrl83_protocol0_ext_tx_eq_ovrd_g1_START (20)
#define SOC_PCIEPHY_sc_pciephy_ctrl83_protocol0_ext_tx_eq_ovrd_g1_END (20)
#define SOC_PCIEPHY_sc_pciephy_ctrl83_protocol0_ext_tx_eq_ovrd_g2_START (21)
#define SOC_PCIEPHY_sc_pciephy_ctrl83_protocol0_ext_tx_eq_ovrd_g2_END (21)
#define SOC_PCIEPHY_sc_pciephy_ctrl83_protocol0_ext_tx_eq_ovrd_g3_START (22)
#define SOC_PCIEPHY_sc_pciephy_ctrl83_protocol0_ext_tx_eq_ovrd_g3_END (22)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int protocol0_ext_tx_eq_post_g1 : 4;
        unsigned int protocol0_ext_tx_eq_post_g2 : 4;
        unsigned int protocol0_ext_tx_eq_post_g3 : 4;
        unsigned int reserved_0 : 4;
        unsigned int reserved_1 : 16;
    } reg;
} SOC_PCIEPHY_sc_pciephy_ctrl84_UNION;
#endif
#define SOC_PCIEPHY_sc_pciephy_ctrl84_protocol0_ext_tx_eq_post_g1_START (0)
#define SOC_PCIEPHY_sc_pciephy_ctrl84_protocol0_ext_tx_eq_post_g1_END (3)
#define SOC_PCIEPHY_sc_pciephy_ctrl84_protocol0_ext_tx_eq_post_g2_START (4)
#define SOC_PCIEPHY_sc_pciephy_ctrl84_protocol0_ext_tx_eq_post_g2_END (7)
#define SOC_PCIEPHY_sc_pciephy_ctrl84_protocol0_ext_tx_eq_post_g3_START (8)
#define SOC_PCIEPHY_sc_pciephy_ctrl84_protocol0_ext_tx_eq_post_g3_END (11)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int protocol0_ext_tx_eq_pre_g1 : 4;
        unsigned int protocol0_ext_tx_eq_pre_g2 : 4;
        unsigned int protocol0_ext_tx_eq_pre_g3 : 4;
        unsigned int reserved_0 : 4;
        unsigned int reserved_1 : 16;
    } reg;
} SOC_PCIEPHY_sc_pciephy_ctrl85_UNION;
#endif
#define SOC_PCIEPHY_sc_pciephy_ctrl85_protocol0_ext_tx_eq_pre_g1_START (0)
#define SOC_PCIEPHY_sc_pciephy_ctrl85_protocol0_ext_tx_eq_pre_g1_END (3)
#define SOC_PCIEPHY_sc_pciephy_ctrl85_protocol0_ext_tx_eq_pre_g2_START (4)
#define SOC_PCIEPHY_sc_pciephy_ctrl85_protocol0_ext_tx_eq_pre_g2_END (7)
#define SOC_PCIEPHY_sc_pciephy_ctrl85_protocol0_ext_tx_eq_pre_g3_START (8)
#define SOC_PCIEPHY_sc_pciephy_ctrl85_protocol0_ext_tx_eq_pre_g3_END (11)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int protocol0_ext_tx_iboost_lvl : 4;
        unsigned int protocol0_ext_tx_term_ctrl : 3;
        unsigned int protocol0_ext_tx_vboost_lvl : 3;
        unsigned int reserved : 22;
    } reg;
} SOC_PCIEPHY_sc_pciephy_ctrl86_UNION;
#endif
#define SOC_PCIEPHY_sc_pciephy_ctrl86_protocol0_ext_tx_iboost_lvl_START (0)
#define SOC_PCIEPHY_sc_pciephy_ctrl86_protocol0_ext_tx_iboost_lvl_END (3)
#define SOC_PCIEPHY_sc_pciephy_ctrl86_protocol0_ext_tx_term_ctrl_START (4)
#define SOC_PCIEPHY_sc_pciephy_ctrl86_protocol0_ext_tx_term_ctrl_END (6)
#define SOC_PCIEPHY_sc_pciephy_ctrl86_protocol0_ext_tx_vboost_lvl_START (7)
#define SOC_PCIEPHY_sc_pciephy_ctrl86_protocol0_ext_tx_vboost_lvl_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 32;
    } reg;
} SOC_PCIEPHY_sc_pciephy_stat0_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int pll_lock : 1;
        unsigned int pll_en_stat : 1;
        unsigned int pll_bypass_stat : 1;
        unsigned int pll_gt_stat : 1;
        unsigned int reserved : 28;
    } reg;
} SOC_PCIEPHY_sc_pciephy_stat16_UNION;
#endif
#define SOC_PCIEPHY_sc_pciephy_stat16_pll_lock_START (0)
#define SOC_PCIEPHY_sc_pciephy_stat16_pll_lock_END (0)
#define SOC_PCIEPHY_sc_pciephy_stat16_pll_en_stat_START (1)
#define SOC_PCIEPHY_sc_pciephy_stat16_pll_en_stat_END (1)
#define SOC_PCIEPHY_sc_pciephy_stat16_pll_bypass_stat_START (2)
#define SOC_PCIEPHY_sc_pciephy_stat16_pll_bypass_stat_END (2)
#define SOC_PCIEPHY_sc_pciephy_stat16_pll_gt_stat_START (3)
#define SOC_PCIEPHY_sc_pciephy_stat16_pll_gt_stat_END (3)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int phy0_ana_pwr_stable : 1;
        unsigned int phy0_pcs_pwr_en : 1;
        unsigned int phy0_pma_pwr_en : 1;
        unsigned int upcs_pwr_en : 1;
        unsigned int reserved : 28;
    } reg;
} SOC_PCIEPHY_sc_pciephy_stat32_UNION;
#endif
#define SOC_PCIEPHY_sc_pciephy_stat32_phy0_ana_pwr_stable_START (0)
#define SOC_PCIEPHY_sc_pciephy_stat32_phy0_ana_pwr_stable_END (0)
#define SOC_PCIEPHY_sc_pciephy_stat32_phy0_pcs_pwr_en_START (1)
#define SOC_PCIEPHY_sc_pciephy_stat32_phy0_pcs_pwr_en_END (1)
#define SOC_PCIEPHY_sc_pciephy_stat32_phy0_pma_pwr_en_START (2)
#define SOC_PCIEPHY_sc_pciephy_stat32_phy0_pma_pwr_en_END (2)
#define SOC_PCIEPHY_sc_pciephy_stat32_upcs_pwr_en_START (3)
#define SOC_PCIEPHY_sc_pciephy_stat32_upcs_pwr_en_END (3)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int phy0_dtb_out : 2;
        unsigned int reserved : 30;
    } reg;
} SOC_PCIEPHY_sc_pciephy_stat33_UNION;
#endif
#define SOC_PCIEPHY_sc_pciephy_stat33_phy0_dtb_out_START (0)
#define SOC_PCIEPHY_sc_pciephy_stat33_phy0_dtb_out_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int phy0_mplla_state : 1;
        unsigned int phy0_mpllb_state : 1;
        unsigned int reserved : 30;
    } reg;
} SOC_PCIEPHY_sc_pciephy_stat34_UNION;
#endif
#define SOC_PCIEPHY_sc_pciephy_stat34_phy0_mplla_state_START (0)
#define SOC_PCIEPHY_sc_pciephy_stat34_phy0_mplla_state_END (0)
#define SOC_PCIEPHY_sc_pciephy_stat34_phy0_mpllb_state_START (1)
#define SOC_PCIEPHY_sc_pciephy_stat34_phy0_mpllb_state_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int phy_rx0_flyover_data_m : 1;
        unsigned int phy_rx0_flyover_data_p : 1;
        unsigned int reserved : 30;
    } reg;
} SOC_PCIEPHY_sc_pciephy_stat35_UNION;
#endif
#define SOC_PCIEPHY_sc_pciephy_stat35_phy_rx0_flyover_data_m_START (0)
#define SOC_PCIEPHY_sc_pciephy_stat35_phy_rx0_flyover_data_m_END (0)
#define SOC_PCIEPHY_sc_pciephy_stat35_phy_rx0_flyover_data_p_START (1)
#define SOC_PCIEPHY_sc_pciephy_stat35_phy_rx0_flyover_data_p_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int pipe_lane0_databuswidth : 2;
        unsigned int pipe_lane0_power_present : 1;
        unsigned int reserved : 29;
    } reg;
} SOC_PCIEPHY_sc_pciephy_stat36_UNION;
#endif
#define SOC_PCIEPHY_sc_pciephy_stat36_pipe_lane0_databuswidth_START (0)
#define SOC_PCIEPHY_sc_pciephy_stat36_pipe_lane0_databuswidth_END (1)
#define SOC_PCIEPHY_sc_pciephy_stat36_pipe_lane0_power_present_START (2)
#define SOC_PCIEPHY_sc_pciephy_stat36_pipe_lane0_power_present_END (2)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int pipe_rx0_align_detect : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_PCIEPHY_sc_pciephy_stat37_UNION;
#endif
#define SOC_PCIEPHY_sc_pciephy_stat37_pipe_rx0_align_detect_START (0)
#define SOC_PCIEPHY_sc_pciephy_stat37_pipe_rx0_align_detect_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int pipe_rx0_ebuff_location : 9;
        unsigned int reserved : 23;
    } reg;
} SOC_PCIEPHY_sc_pciephy_stat38_UNION;
#endif
#define SOC_PCIEPHY_sc_pciephy_stat38_pipe_rx0_ebuff_location_START (0)
#define SOC_PCIEPHY_sc_pciephy_stat38_pipe_rx0_ebuff_location_END (8)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int phy0_sram_init_done : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_PCIEPHY_sc_pciephy_stat39_UNION;
#endif
#define SOC_PCIEPHY_sc_pciephy_stat39_phy0_sram_init_done_START (0)
#define SOC_PCIEPHY_sc_pciephy_stat39_phy0_sram_init_done_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 32;
    } reg;
} SOC_PCIEPHY_sc_pciephy_stat48_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 32;
    } reg;
} SOC_PCIEPHY_sc_pciephy_stat49_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 32;
    } reg;
} SOC_PCIEPHY_sc_pciephy_stat50_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 32;
    } reg;
} SOC_PCIEPHY_sc_pciephy_stat51_UNION;
#endif
#ifdef __cplusplus
    #if __cplusplus
        }
    #endif
#endif
#endif
