
CSI4141-PROJECT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000042a0  080001f4  080001f4  000011f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ec  08004494  08004494  00005494  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004580  08004580  00006090  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004580  08004580  00005580  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004588  08004588  00006090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004588  08004588  00005588  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800458c  0800458c  0000558c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000090  20000000  08004590  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002bc  20000090  08004620  00006090  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000034c  08004620  0000634c  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  00006090  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ce76  00000000  00000000  000060c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f34  00000000  00000000  00012f3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b48  00000000  00000000  00014e70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000088e  00000000  00000000  000159b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028f79  00000000  00000000  00016246  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e378  00000000  00000000  0003f1bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010057f  00000000  00000000  0004d537  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014dab6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000034f8  00000000  00000000  0014dafc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  00150ff4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f4 <__do_global_dtors_aux>:
 80001f4:	b510      	push	{r4, lr}
 80001f6:	4c05      	ldr	r4, [pc, #20]	@ (800020c <__do_global_dtors_aux+0x18>)
 80001f8:	7823      	ldrb	r3, [r4, #0]
 80001fa:	b933      	cbnz	r3, 800020a <__do_global_dtors_aux+0x16>
 80001fc:	4b04      	ldr	r3, [pc, #16]	@ (8000210 <__do_global_dtors_aux+0x1c>)
 80001fe:	b113      	cbz	r3, 8000206 <__do_global_dtors_aux+0x12>
 8000200:	4804      	ldr	r0, [pc, #16]	@ (8000214 <__do_global_dtors_aux+0x20>)
 8000202:	f3af 8000 	nop.w
 8000206:	2301      	movs	r3, #1
 8000208:	7023      	strb	r3, [r4, #0]
 800020a:	bd10      	pop	{r4, pc}
 800020c:	20000090 	.word	0x20000090
 8000210:	00000000 	.word	0x00000000
 8000214:	0800447c 	.word	0x0800447c

08000218 <frame_dummy>:
 8000218:	b508      	push	{r3, lr}
 800021a:	4b03      	ldr	r3, [pc, #12]	@ (8000228 <frame_dummy+0x10>)
 800021c:	b11b      	cbz	r3, 8000226 <frame_dummy+0xe>
 800021e:	4903      	ldr	r1, [pc, #12]	@ (800022c <frame_dummy+0x14>)
 8000220:	4803      	ldr	r0, [pc, #12]	@ (8000230 <frame_dummy+0x18>)
 8000222:	f3af 8000 	nop.w
 8000226:	bd08      	pop	{r3, pc}
 8000228:	00000000 	.word	0x00000000
 800022c:	20000094 	.word	0x20000094
 8000230:	0800447c 	.word	0x0800447c

08000234 <__aeabi_uldivmod>:
 8000234:	b953      	cbnz	r3, 800024c <__aeabi_uldivmod+0x18>
 8000236:	b94a      	cbnz	r2, 800024c <__aeabi_uldivmod+0x18>
 8000238:	2900      	cmp	r1, #0
 800023a:	bf08      	it	eq
 800023c:	2800      	cmpeq	r0, #0
 800023e:	bf1c      	itt	ne
 8000240:	f04f 31ff 	movne.w	r1, #4294967295
 8000244:	f04f 30ff 	movne.w	r0, #4294967295
 8000248:	f000 b9b0 	b.w	80005ac <__aeabi_idiv0>
 800024c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000250:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000254:	f000 f806 	bl	8000264 <__udivmoddi4>
 8000258:	f8dd e004 	ldr.w	lr, [sp, #4]
 800025c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000260:	b004      	add	sp, #16
 8000262:	4770      	bx	lr

08000264 <__udivmoddi4>:
 8000264:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000268:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800026a:	4688      	mov	r8, r1
 800026c:	4604      	mov	r4, r0
 800026e:	468e      	mov	lr, r1
 8000270:	2b00      	cmp	r3, #0
 8000272:	d14a      	bne.n	800030a <__udivmoddi4+0xa6>
 8000274:	428a      	cmp	r2, r1
 8000276:	4617      	mov	r7, r2
 8000278:	d95f      	bls.n	800033a <__udivmoddi4+0xd6>
 800027a:	fab2 f682 	clz	r6, r2
 800027e:	b14e      	cbz	r6, 8000294 <__udivmoddi4+0x30>
 8000280:	f1c6 0320 	rsb	r3, r6, #32
 8000284:	fa01 fe06 	lsl.w	lr, r1, r6
 8000288:	40b7      	lsls	r7, r6
 800028a:	40b4      	lsls	r4, r6
 800028c:	fa20 f303 	lsr.w	r3, r0, r3
 8000290:	ea43 0e0e 	orr.w	lr, r3, lr
 8000294:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000298:	fa1f fc87 	uxth.w	ip, r7
 800029c:	0c23      	lsrs	r3, r4, #16
 800029e:	fbbe f1f8 	udiv	r1, lr, r8
 80002a2:	fb08 ee11 	mls	lr, r8, r1, lr
 80002a6:	fb01 f20c 	mul.w	r2, r1, ip
 80002aa:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 80002ae:	429a      	cmp	r2, r3
 80002b0:	d907      	bls.n	80002c2 <__udivmoddi4+0x5e>
 80002b2:	18fb      	adds	r3, r7, r3
 80002b4:	f101 30ff 	add.w	r0, r1, #4294967295
 80002b8:	d202      	bcs.n	80002c0 <__udivmoddi4+0x5c>
 80002ba:	429a      	cmp	r2, r3
 80002bc:	f200 8154 	bhi.w	8000568 <__udivmoddi4+0x304>
 80002c0:	4601      	mov	r1, r0
 80002c2:	1a9b      	subs	r3, r3, r2
 80002c4:	b2a2      	uxth	r2, r4
 80002c6:	fbb3 f0f8 	udiv	r0, r3, r8
 80002ca:	fb08 3310 	mls	r3, r8, r0, r3
 80002ce:	fb00 fc0c 	mul.w	ip, r0, ip
 80002d2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80002d6:	4594      	cmp	ip, r2
 80002d8:	d90b      	bls.n	80002f2 <__udivmoddi4+0x8e>
 80002da:	18ba      	adds	r2, r7, r2
 80002dc:	f100 33ff 	add.w	r3, r0, #4294967295
 80002e0:	bf2c      	ite	cs
 80002e2:	2401      	movcs	r4, #1
 80002e4:	2400      	movcc	r4, #0
 80002e6:	4594      	cmp	ip, r2
 80002e8:	d902      	bls.n	80002f0 <__udivmoddi4+0x8c>
 80002ea:	2c00      	cmp	r4, #0
 80002ec:	f000 813f 	beq.w	800056e <__udivmoddi4+0x30a>
 80002f0:	4618      	mov	r0, r3
 80002f2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002f6:	eba2 020c 	sub.w	r2, r2, ip
 80002fa:	2100      	movs	r1, #0
 80002fc:	b11d      	cbz	r5, 8000306 <__udivmoddi4+0xa2>
 80002fe:	40f2      	lsrs	r2, r6
 8000300:	2300      	movs	r3, #0
 8000302:	e9c5 2300 	strd	r2, r3, [r5]
 8000306:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800030a:	428b      	cmp	r3, r1
 800030c:	d905      	bls.n	800031a <__udivmoddi4+0xb6>
 800030e:	b10d      	cbz	r5, 8000314 <__udivmoddi4+0xb0>
 8000310:	e9c5 0100 	strd	r0, r1, [r5]
 8000314:	2100      	movs	r1, #0
 8000316:	4608      	mov	r0, r1
 8000318:	e7f5      	b.n	8000306 <__udivmoddi4+0xa2>
 800031a:	fab3 f183 	clz	r1, r3
 800031e:	2900      	cmp	r1, #0
 8000320:	d14e      	bne.n	80003c0 <__udivmoddi4+0x15c>
 8000322:	4543      	cmp	r3, r8
 8000324:	f0c0 8112 	bcc.w	800054c <__udivmoddi4+0x2e8>
 8000328:	4282      	cmp	r2, r0
 800032a:	f240 810f 	bls.w	800054c <__udivmoddi4+0x2e8>
 800032e:	4608      	mov	r0, r1
 8000330:	2d00      	cmp	r5, #0
 8000332:	d0e8      	beq.n	8000306 <__udivmoddi4+0xa2>
 8000334:	e9c5 4e00 	strd	r4, lr, [r5]
 8000338:	e7e5      	b.n	8000306 <__udivmoddi4+0xa2>
 800033a:	2a00      	cmp	r2, #0
 800033c:	f000 80ac 	beq.w	8000498 <__udivmoddi4+0x234>
 8000340:	fab2 f682 	clz	r6, r2
 8000344:	2e00      	cmp	r6, #0
 8000346:	f040 80bb 	bne.w	80004c0 <__udivmoddi4+0x25c>
 800034a:	1a8b      	subs	r3, r1, r2
 800034c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000350:	b2bc      	uxth	r4, r7
 8000352:	2101      	movs	r1, #1
 8000354:	0c02      	lsrs	r2, r0, #16
 8000356:	b280      	uxth	r0, r0
 8000358:	fbb3 fcfe 	udiv	ip, r3, lr
 800035c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000360:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8000364:	fb04 f20c 	mul.w	r2, r4, ip
 8000368:	429a      	cmp	r2, r3
 800036a:	d90e      	bls.n	800038a <__udivmoddi4+0x126>
 800036c:	18fb      	adds	r3, r7, r3
 800036e:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000372:	bf2c      	ite	cs
 8000374:	f04f 0901 	movcs.w	r9, #1
 8000378:	f04f 0900 	movcc.w	r9, #0
 800037c:	429a      	cmp	r2, r3
 800037e:	d903      	bls.n	8000388 <__udivmoddi4+0x124>
 8000380:	f1b9 0f00 	cmp.w	r9, #0
 8000384:	f000 80ec 	beq.w	8000560 <__udivmoddi4+0x2fc>
 8000388:	46c4      	mov	ip, r8
 800038a:	1a9b      	subs	r3, r3, r2
 800038c:	fbb3 f8fe 	udiv	r8, r3, lr
 8000390:	fb0e 3318 	mls	r3, lr, r8, r3
 8000394:	fb04 f408 	mul.w	r4, r4, r8
 8000398:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 800039c:	4294      	cmp	r4, r2
 800039e:	d90b      	bls.n	80003b8 <__udivmoddi4+0x154>
 80003a0:	18ba      	adds	r2, r7, r2
 80003a2:	f108 33ff 	add.w	r3, r8, #4294967295
 80003a6:	bf2c      	ite	cs
 80003a8:	2001      	movcs	r0, #1
 80003aa:	2000      	movcc	r0, #0
 80003ac:	4294      	cmp	r4, r2
 80003ae:	d902      	bls.n	80003b6 <__udivmoddi4+0x152>
 80003b0:	2800      	cmp	r0, #0
 80003b2:	f000 80d1 	beq.w	8000558 <__udivmoddi4+0x2f4>
 80003b6:	4698      	mov	r8, r3
 80003b8:	1b12      	subs	r2, r2, r4
 80003ba:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 80003be:	e79d      	b.n	80002fc <__udivmoddi4+0x98>
 80003c0:	f1c1 0620 	rsb	r6, r1, #32
 80003c4:	408b      	lsls	r3, r1
 80003c6:	fa08 f401 	lsl.w	r4, r8, r1
 80003ca:	fa00 f901 	lsl.w	r9, r0, r1
 80003ce:	fa22 f706 	lsr.w	r7, r2, r6
 80003d2:	fa28 f806 	lsr.w	r8, r8, r6
 80003d6:	408a      	lsls	r2, r1
 80003d8:	431f      	orrs	r7, r3
 80003da:	fa20 f306 	lsr.w	r3, r0, r6
 80003de:	0c38      	lsrs	r0, r7, #16
 80003e0:	4323      	orrs	r3, r4
 80003e2:	fa1f fc87 	uxth.w	ip, r7
 80003e6:	0c1c      	lsrs	r4, r3, #16
 80003e8:	fbb8 fef0 	udiv	lr, r8, r0
 80003ec:	fb00 881e 	mls	r8, r0, lr, r8
 80003f0:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 80003f4:	fb0e f80c 	mul.w	r8, lr, ip
 80003f8:	45a0      	cmp	r8, r4
 80003fa:	d90e      	bls.n	800041a <__udivmoddi4+0x1b6>
 80003fc:	193c      	adds	r4, r7, r4
 80003fe:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000402:	bf2c      	ite	cs
 8000404:	f04f 0b01 	movcs.w	fp, #1
 8000408:	f04f 0b00 	movcc.w	fp, #0
 800040c:	45a0      	cmp	r8, r4
 800040e:	d903      	bls.n	8000418 <__udivmoddi4+0x1b4>
 8000410:	f1bb 0f00 	cmp.w	fp, #0
 8000414:	f000 80b8 	beq.w	8000588 <__udivmoddi4+0x324>
 8000418:	46d6      	mov	lr, sl
 800041a:	eba4 0408 	sub.w	r4, r4, r8
 800041e:	fa1f f883 	uxth.w	r8, r3
 8000422:	fbb4 f3f0 	udiv	r3, r4, r0
 8000426:	fb00 4413 	mls	r4, r0, r3, r4
 800042a:	fb03 fc0c 	mul.w	ip, r3, ip
 800042e:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000432:	45a4      	cmp	ip, r4
 8000434:	d90e      	bls.n	8000454 <__udivmoddi4+0x1f0>
 8000436:	193c      	adds	r4, r7, r4
 8000438:	f103 30ff 	add.w	r0, r3, #4294967295
 800043c:	bf2c      	ite	cs
 800043e:	f04f 0801 	movcs.w	r8, #1
 8000442:	f04f 0800 	movcc.w	r8, #0
 8000446:	45a4      	cmp	ip, r4
 8000448:	d903      	bls.n	8000452 <__udivmoddi4+0x1ee>
 800044a:	f1b8 0f00 	cmp.w	r8, #0
 800044e:	f000 809f 	beq.w	8000590 <__udivmoddi4+0x32c>
 8000452:	4603      	mov	r3, r0
 8000454:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000458:	eba4 040c 	sub.w	r4, r4, ip
 800045c:	fba0 ec02 	umull	lr, ip, r0, r2
 8000460:	4564      	cmp	r4, ip
 8000462:	4673      	mov	r3, lr
 8000464:	46e0      	mov	r8, ip
 8000466:	d302      	bcc.n	800046e <__udivmoddi4+0x20a>
 8000468:	d107      	bne.n	800047a <__udivmoddi4+0x216>
 800046a:	45f1      	cmp	r9, lr
 800046c:	d205      	bcs.n	800047a <__udivmoddi4+0x216>
 800046e:	ebbe 0302 	subs.w	r3, lr, r2
 8000472:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000476:	3801      	subs	r0, #1
 8000478:	46e0      	mov	r8, ip
 800047a:	b15d      	cbz	r5, 8000494 <__udivmoddi4+0x230>
 800047c:	ebb9 0203 	subs.w	r2, r9, r3
 8000480:	eb64 0408 	sbc.w	r4, r4, r8
 8000484:	fa04 f606 	lsl.w	r6, r4, r6
 8000488:	fa22 f301 	lsr.w	r3, r2, r1
 800048c:	40cc      	lsrs	r4, r1
 800048e:	431e      	orrs	r6, r3
 8000490:	e9c5 6400 	strd	r6, r4, [r5]
 8000494:	2100      	movs	r1, #0
 8000496:	e736      	b.n	8000306 <__udivmoddi4+0xa2>
 8000498:	fbb1 fcf2 	udiv	ip, r1, r2
 800049c:	0c01      	lsrs	r1, r0, #16
 800049e:	4614      	mov	r4, r2
 80004a0:	b280      	uxth	r0, r0
 80004a2:	4696      	mov	lr, r2
 80004a4:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 80004a8:	2620      	movs	r6, #32
 80004aa:	4690      	mov	r8, r2
 80004ac:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 80004b0:	4610      	mov	r0, r2
 80004b2:	fbb1 f1f2 	udiv	r1, r1, r2
 80004b6:	eba3 0308 	sub.w	r3, r3, r8
 80004ba:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004be:	e74b      	b.n	8000358 <__udivmoddi4+0xf4>
 80004c0:	40b7      	lsls	r7, r6
 80004c2:	f1c6 0320 	rsb	r3, r6, #32
 80004c6:	fa01 f206 	lsl.w	r2, r1, r6
 80004ca:	fa21 f803 	lsr.w	r8, r1, r3
 80004ce:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004d2:	fa20 f303 	lsr.w	r3, r0, r3
 80004d6:	b2bc      	uxth	r4, r7
 80004d8:	40b0      	lsls	r0, r6
 80004da:	4313      	orrs	r3, r2
 80004dc:	0c02      	lsrs	r2, r0, #16
 80004de:	0c19      	lsrs	r1, r3, #16
 80004e0:	b280      	uxth	r0, r0
 80004e2:	fbb8 f9fe 	udiv	r9, r8, lr
 80004e6:	fb0e 8819 	mls	r8, lr, r9, r8
 80004ea:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 80004ee:	fb09 f804 	mul.w	r8, r9, r4
 80004f2:	4588      	cmp	r8, r1
 80004f4:	d951      	bls.n	800059a <__udivmoddi4+0x336>
 80004f6:	1879      	adds	r1, r7, r1
 80004f8:	f109 3cff 	add.w	ip, r9, #4294967295
 80004fc:	bf2c      	ite	cs
 80004fe:	f04f 0a01 	movcs.w	sl, #1
 8000502:	f04f 0a00 	movcc.w	sl, #0
 8000506:	4588      	cmp	r8, r1
 8000508:	d902      	bls.n	8000510 <__udivmoddi4+0x2ac>
 800050a:	f1ba 0f00 	cmp.w	sl, #0
 800050e:	d031      	beq.n	8000574 <__udivmoddi4+0x310>
 8000510:	eba1 0108 	sub.w	r1, r1, r8
 8000514:	fbb1 f9fe 	udiv	r9, r1, lr
 8000518:	fb09 f804 	mul.w	r8, r9, r4
 800051c:	fb0e 1119 	mls	r1, lr, r9, r1
 8000520:	b29b      	uxth	r3, r3
 8000522:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000526:	4543      	cmp	r3, r8
 8000528:	d235      	bcs.n	8000596 <__udivmoddi4+0x332>
 800052a:	18fb      	adds	r3, r7, r3
 800052c:	f109 31ff 	add.w	r1, r9, #4294967295
 8000530:	bf2c      	ite	cs
 8000532:	f04f 0a01 	movcs.w	sl, #1
 8000536:	f04f 0a00 	movcc.w	sl, #0
 800053a:	4543      	cmp	r3, r8
 800053c:	d2bb      	bcs.n	80004b6 <__udivmoddi4+0x252>
 800053e:	f1ba 0f00 	cmp.w	sl, #0
 8000542:	d1b8      	bne.n	80004b6 <__udivmoddi4+0x252>
 8000544:	f1a9 0102 	sub.w	r1, r9, #2
 8000548:	443b      	add	r3, r7
 800054a:	e7b4      	b.n	80004b6 <__udivmoddi4+0x252>
 800054c:	1a84      	subs	r4, r0, r2
 800054e:	eb68 0203 	sbc.w	r2, r8, r3
 8000552:	2001      	movs	r0, #1
 8000554:	4696      	mov	lr, r2
 8000556:	e6eb      	b.n	8000330 <__udivmoddi4+0xcc>
 8000558:	443a      	add	r2, r7
 800055a:	f1a8 0802 	sub.w	r8, r8, #2
 800055e:	e72b      	b.n	80003b8 <__udivmoddi4+0x154>
 8000560:	f1ac 0c02 	sub.w	ip, ip, #2
 8000564:	443b      	add	r3, r7
 8000566:	e710      	b.n	800038a <__udivmoddi4+0x126>
 8000568:	3902      	subs	r1, #2
 800056a:	443b      	add	r3, r7
 800056c:	e6a9      	b.n	80002c2 <__udivmoddi4+0x5e>
 800056e:	443a      	add	r2, r7
 8000570:	3802      	subs	r0, #2
 8000572:	e6be      	b.n	80002f2 <__udivmoddi4+0x8e>
 8000574:	eba7 0808 	sub.w	r8, r7, r8
 8000578:	f1a9 0c02 	sub.w	ip, r9, #2
 800057c:	4441      	add	r1, r8
 800057e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000582:	fb09 f804 	mul.w	r8, r9, r4
 8000586:	e7c9      	b.n	800051c <__udivmoddi4+0x2b8>
 8000588:	f1ae 0e02 	sub.w	lr, lr, #2
 800058c:	443c      	add	r4, r7
 800058e:	e744      	b.n	800041a <__udivmoddi4+0x1b6>
 8000590:	3b02      	subs	r3, #2
 8000592:	443c      	add	r4, r7
 8000594:	e75e      	b.n	8000454 <__udivmoddi4+0x1f0>
 8000596:	4649      	mov	r1, r9
 8000598:	e78d      	b.n	80004b6 <__udivmoddi4+0x252>
 800059a:	eba1 0108 	sub.w	r1, r1, r8
 800059e:	46cc      	mov	ip, r9
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7b8      	b.n	800051c <__udivmoddi4+0x2b8>
 80005aa:	bf00      	nop

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005b4:	f000 fdd2 	bl	800115c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005b8:	f000 f84e 	bl	8000658 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005bc:	f000 f8b0 	bl	8000720 <MX_GPIO_Init>
  MX_ICACHE_Init();
 80005c0:	f000 f89b 	bl	80006fa <MX_ICACHE_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 80005c4:	2000      	movs	r0, #0
 80005c6:	f000 fadd 	bl	8000b84 <BSP_LED_Init>
  BSP_LED_Init(LED_BLUE);
 80005ca:	2001      	movs	r0, #1
 80005cc:	f000 fada 	bl	8000b84 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 80005d0:	2002      	movs	r0, #2
 80005d2:	f000 fad7 	bl	8000b84 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 80005d6:	2101      	movs	r1, #1
 80005d8:	2000      	movs	r0, #0
 80005da:	f000 fb65 	bl	8000ca8 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 80005de:	4b1b      	ldr	r3, [pc, #108]	@ (800064c <main+0x9c>)
 80005e0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80005e4:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 80005e6:	4b19      	ldr	r3, [pc, #100]	@ (800064c <main+0x9c>)
 80005e8:	2200      	movs	r2, #0
 80005ea:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 80005ec:	4b17      	ldr	r3, [pc, #92]	@ (800064c <main+0x9c>)
 80005ee:	2200      	movs	r2, #0
 80005f0:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 80005f2:	4b16      	ldr	r3, [pc, #88]	@ (800064c <main+0x9c>)
 80005f4:	2200      	movs	r2, #0
 80005f6:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 80005f8:	4b14      	ldr	r3, [pc, #80]	@ (800064c <main+0x9c>)
 80005fa:	2200      	movs	r2, #0
 80005fc:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 80005fe:	4913      	ldr	r1, [pc, #76]	@ (800064c <main+0x9c>)
 8000600:	2000      	movs	r0, #0
 8000602:	f000 fc01 	bl	8000e08 <BSP_COM_Init>
 8000606:	4603      	mov	r3, r0
 8000608:	2b00      	cmp	r3, #0
 800060a:	d001      	beq.n	8000610 <main+0x60>
  {
    Error_Handler();
 800060c:	f000 f8cc 	bl	80007a8 <Error_Handler>
  }

  /* USER CODE BEGIN BSP */

  /* -- Sample board code to send message over COM1 port ---- */
  printf("Welcome to STM32 world !\n\r");
 8000610:	480f      	ldr	r0, [pc, #60]	@ (8000650 <main+0xa0>)
 8000612:	f003 f8b5 	bl	8003780 <iprintf>

  /* -- Sample board code to switch on leds ---- */
  BSP_LED_On(LED_GREEN);
 8000616:	2000      	movs	r0, #0
 8000618:	f000 fb12 	bl	8000c40 <BSP_LED_On>
  BSP_LED_On(LED_BLUE);
 800061c:	2001      	movs	r0, #1
 800061e:	f000 fb0f 	bl	8000c40 <BSP_LED_On>
  BSP_LED_On(LED_RED);
 8000622:	2002      	movs	r0, #2
 8000624:	f000 fb0c 	bl	8000c40 <BSP_LED_On>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

    /* -- Sample board code for User push-button in interrupt mode ---- */
    if (BspButtonState == BUTTON_PRESSED)
 8000628:	4b0a      	ldr	r3, [pc, #40]	@ (8000654 <main+0xa4>)
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	2b01      	cmp	r3, #1
 800062e:	d1fb      	bne.n	8000628 <main+0x78>
    {
      /* Update button state */
      BspButtonState = BUTTON_RELEASED;
 8000630:	4b08      	ldr	r3, [pc, #32]	@ (8000654 <main+0xa4>)
 8000632:	2200      	movs	r2, #0
 8000634:	601a      	str	r2, [r3, #0]
      /* -- Sample board code to toggle leds ---- */
      BSP_LED_Toggle(LED_GREEN);
 8000636:	2000      	movs	r0, #0
 8000638:	f000 fb1c 	bl	8000c74 <BSP_LED_Toggle>
      BSP_LED_Toggle(LED_BLUE);
 800063c:	2001      	movs	r0, #1
 800063e:	f000 fb19 	bl	8000c74 <BSP_LED_Toggle>
      BSP_LED_Toggle(LED_RED);
 8000642:	2002      	movs	r0, #2
 8000644:	f000 fb16 	bl	8000c74 <BSP_LED_Toggle>
    if (BspButtonState == BUTTON_PRESSED)
 8000648:	e7ee      	b.n	8000628 <main+0x78>
 800064a:	bf00      	nop
 800064c:	200000ac 	.word	0x200000ac
 8000650:	08004494 	.word	0x08004494
 8000654:	200000bc 	.word	0x200000bc

08000658 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b098      	sub	sp, #96	@ 0x60
 800065c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800065e:	f107 0318 	add.w	r3, r7, #24
 8000662:	2248      	movs	r2, #72	@ 0x48
 8000664:	2100      	movs	r1, #0
 8000666:	4618      	mov	r0, r3
 8000668:	f003 f8df 	bl	800382a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800066c:	1d3b      	adds	r3, r7, #4
 800066e:	2200      	movs	r2, #0
 8000670:	601a      	str	r2, [r3, #0]
 8000672:	605a      	str	r2, [r3, #4]
 8000674:	609a      	str	r2, [r3, #8]
 8000676:	60da      	str	r2, [r3, #12]
 8000678:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE0) != HAL_OK)
 800067a:	2000      	movs	r0, #0
 800067c:	f001 f96c 	bl	8001958 <HAL_PWREx_ControlVoltageScaling>
 8000680:	4603      	mov	r3, r0
 8000682:	2b00      	cmp	r3, #0
 8000684:	d001      	beq.n	800068a <SystemClock_Config+0x32>
  {
    Error_Handler();
 8000686:	f000 f88f 	bl	80007a8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800068a:	2310      	movs	r3, #16
 800068c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800068e:	2301      	movs	r3, #1
 8000690:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000692:	2300      	movs	r3, #0
 8000694:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000696:	2360      	movs	r3, #96	@ 0x60
 8000698:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800069a:	2302      	movs	r3, #2
 800069c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800069e:	2301      	movs	r3, #1
 80006a0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLM = 1;
 80006a2:	2301      	movs	r3, #1
 80006a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLN = 55;
 80006a6:	2337      	movs	r3, #55	@ 0x37
 80006a8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80006aa:	2307      	movs	r3, #7
 80006ac:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006ae:	2302      	movs	r3, #2
 80006b0:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006b2:	2302      	movs	r3, #2
 80006b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006b6:	f107 0318 	add.w	r3, r7, #24
 80006ba:	4618      	mov	r0, r3
 80006bc:	f001 f9dc 	bl	8001a78 <HAL_RCC_OscConfig>
 80006c0:	4603      	mov	r3, r0
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d001      	beq.n	80006ca <SystemClock_Config+0x72>
  {
    Error_Handler();
 80006c6:	f000 f86f 	bl	80007a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006ca:	230f      	movs	r3, #15
 80006cc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006ce:	2303      	movs	r3, #3
 80006d0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006d2:	2300      	movs	r3, #0
 80006d4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006d6:	2300      	movs	r3, #0
 80006d8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006da:	2300      	movs	r3, #0
 80006dc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80006de:	1d3b      	adds	r3, r7, #4
 80006e0:	2105      	movs	r1, #5
 80006e2:	4618      	mov	r0, r3
 80006e4:	f001 fe9e 	bl	8002424 <HAL_RCC_ClockConfig>
 80006e8:	4603      	mov	r3, r0
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d001      	beq.n	80006f2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80006ee:	f000 f85b 	bl	80007a8 <Error_Handler>
  }
}
 80006f2:	bf00      	nop
 80006f4:	3760      	adds	r7, #96	@ 0x60
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bd80      	pop	{r7, pc}

080006fa <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 80006fa:	b580      	push	{r7, lr}
 80006fc:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 80006fe:	2000      	movs	r0, #0
 8000700:	f001 f8ec 	bl	80018dc <HAL_ICACHE_ConfigAssociativityMode>
 8000704:	4603      	mov	r3, r0
 8000706:	2b00      	cmp	r3, #0
 8000708:	d001      	beq.n	800070e <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 800070a:	f000 f84d 	bl	80007a8 <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 800070e:	f001 f905 	bl	800191c <HAL_ICACHE_Enable>
 8000712:	4603      	mov	r3, r0
 8000714:	2b00      	cmp	r3, #0
 8000716:	d001      	beq.n	800071c <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 8000718:	f000 f846 	bl	80007a8 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 800071c:	bf00      	nop
 800071e:	bd80      	pop	{r7, pc}

08000720 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000720:	b480      	push	{r7}
 8000722:	b085      	sub	sp, #20
 8000724:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000726:	4b15      	ldr	r3, [pc, #84]	@ (800077c <MX_GPIO_Init+0x5c>)
 8000728:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800072a:	4a14      	ldr	r2, [pc, #80]	@ (800077c <MX_GPIO_Init+0x5c>)
 800072c:	f043 0304 	orr.w	r3, r3, #4
 8000730:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000732:	4b12      	ldr	r3, [pc, #72]	@ (800077c <MX_GPIO_Init+0x5c>)
 8000734:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000736:	f003 0304 	and.w	r3, r3, #4
 800073a:	60fb      	str	r3, [r7, #12]
 800073c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800073e:	4b0f      	ldr	r3, [pc, #60]	@ (800077c <MX_GPIO_Init+0x5c>)
 8000740:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000742:	4a0e      	ldr	r2, [pc, #56]	@ (800077c <MX_GPIO_Init+0x5c>)
 8000744:	f043 0301 	orr.w	r3, r3, #1
 8000748:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800074a:	4b0c      	ldr	r3, [pc, #48]	@ (800077c <MX_GPIO_Init+0x5c>)
 800074c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800074e:	f003 0301 	and.w	r3, r3, #1
 8000752:	60bb      	str	r3, [r7, #8]
 8000754:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000756:	4b09      	ldr	r3, [pc, #36]	@ (800077c <MX_GPIO_Init+0x5c>)
 8000758:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800075a:	4a08      	ldr	r2, [pc, #32]	@ (800077c <MX_GPIO_Init+0x5c>)
 800075c:	f043 0302 	orr.w	r3, r3, #2
 8000760:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000762:	4b06      	ldr	r3, [pc, #24]	@ (800077c <MX_GPIO_Init+0x5c>)
 8000764:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000766:	f003 0302 	and.w	r3, r3, #2
 800076a:	607b      	str	r3, [r7, #4]
 800076c:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800076e:	bf00      	nop
 8000770:	3714      	adds	r7, #20
 8000772:	46bd      	mov	sp, r7
 8000774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000778:	4770      	bx	lr
 800077a:	bf00      	nop
 800077c:	40021000 	.word	0x40021000

08000780 <BSP_PB_Callback>:
  * @brief BSP Push Button callback
  * @param Button Specifies the pressed button
  * @retval None
  */
void BSP_PB_Callback(Button_TypeDef Button)
{
 8000780:	b480      	push	{r7}
 8000782:	b083      	sub	sp, #12
 8000784:	af00      	add	r7, sp, #0
 8000786:	4603      	mov	r3, r0
 8000788:	71fb      	strb	r3, [r7, #7]
  if (Button == BUTTON_USER)
 800078a:	79fb      	ldrb	r3, [r7, #7]
 800078c:	2b00      	cmp	r3, #0
 800078e:	d102      	bne.n	8000796 <BSP_PB_Callback+0x16>
  {
    BspButtonState = BUTTON_PRESSED;
 8000790:	4b04      	ldr	r3, [pc, #16]	@ (80007a4 <BSP_PB_Callback+0x24>)
 8000792:	2201      	movs	r2, #1
 8000794:	601a      	str	r2, [r3, #0]
  }
}
 8000796:	bf00      	nop
 8000798:	370c      	adds	r7, #12
 800079a:	46bd      	mov	sp, r7
 800079c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a0:	4770      	bx	lr
 80007a2:	bf00      	nop
 80007a4:	200000bc 	.word	0x200000bc

080007a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007a8:	b480      	push	{r7}
 80007aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007ac:	b672      	cpsid	i
}
 80007ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007b0:	bf00      	nop
 80007b2:	e7fd      	b.n	80007b0 <Error_Handler+0x8>

080007b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007b4:	b480      	push	{r7}
 80007b6:	b083      	sub	sp, #12
 80007b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007ba:	4b0f      	ldr	r3, [pc, #60]	@ (80007f8 <HAL_MspInit+0x44>)
 80007bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80007be:	4a0e      	ldr	r2, [pc, #56]	@ (80007f8 <HAL_MspInit+0x44>)
 80007c0:	f043 0301 	orr.w	r3, r3, #1
 80007c4:	6613      	str	r3, [r2, #96]	@ 0x60
 80007c6:	4b0c      	ldr	r3, [pc, #48]	@ (80007f8 <HAL_MspInit+0x44>)
 80007c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80007ca:	f003 0301 	and.w	r3, r3, #1
 80007ce:	607b      	str	r3, [r7, #4]
 80007d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007d2:	4b09      	ldr	r3, [pc, #36]	@ (80007f8 <HAL_MspInit+0x44>)
 80007d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80007d6:	4a08      	ldr	r2, [pc, #32]	@ (80007f8 <HAL_MspInit+0x44>)
 80007d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007dc:	6593      	str	r3, [r2, #88]	@ 0x58
 80007de:	4b06      	ldr	r3, [pc, #24]	@ (80007f8 <HAL_MspInit+0x44>)
 80007e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80007e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007e6:	603b      	str	r3, [r7, #0]
 80007e8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007ea:	bf00      	nop
 80007ec:	370c      	adds	r7, #12
 80007ee:	46bd      	mov	sp, r7
 80007f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f4:	4770      	bx	lr
 80007f6:	bf00      	nop
 80007f8:	40021000 	.word	0x40021000

080007fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007fc:	b480      	push	{r7}
 80007fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000800:	bf00      	nop
 8000802:	e7fd      	b.n	8000800 <NMI_Handler+0x4>

08000804 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000804:	b480      	push	{r7}
 8000806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000808:	bf00      	nop
 800080a:	e7fd      	b.n	8000808 <HardFault_Handler+0x4>

0800080c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800080c:	b480      	push	{r7}
 800080e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000810:	bf00      	nop
 8000812:	e7fd      	b.n	8000810 <MemManage_Handler+0x4>

08000814 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000814:	b480      	push	{r7}
 8000816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000818:	bf00      	nop
 800081a:	e7fd      	b.n	8000818 <BusFault_Handler+0x4>

0800081c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800081c:	b480      	push	{r7}
 800081e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000820:	bf00      	nop
 8000822:	e7fd      	b.n	8000820 <UsageFault_Handler+0x4>

08000824 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000824:	b480      	push	{r7}
 8000826:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000828:	bf00      	nop
 800082a:	46bd      	mov	sp, r7
 800082c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000830:	4770      	bx	lr

08000832 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000832:	b480      	push	{r7}
 8000834:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000836:	bf00      	nop
 8000838:	46bd      	mov	sp, r7
 800083a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083e:	4770      	bx	lr

08000840 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000840:	b480      	push	{r7}
 8000842:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000844:	bf00      	nop
 8000846:	46bd      	mov	sp, r7
 8000848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084c:	4770      	bx	lr

0800084e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800084e:	b580      	push	{r7, lr}
 8000850:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000852:	f000 fcd9 	bl	8001208 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000856:	bf00      	nop
 8000858:	bd80      	pop	{r7, pc}

0800085a <EXTI13_IRQHandler>:

/**
  * @brief This function handles EXTI line13 interrupt.
  */
void EXTI13_IRQHandler(void)
{
 800085a:	b580      	push	{r7, lr}
 800085c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI13_IRQn 0 */

  /* USER CODE END EXTI13_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 800085e:	2000      	movs	r0, #0
 8000860:	f000 fabc 	bl	8000ddc <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI13_IRQn 1 */

  /* USER CODE END EXTI13_IRQn 1 */
}
 8000864:	bf00      	nop
 8000866:	bd80      	pop	{r7, pc}

08000868 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b086      	sub	sp, #24
 800086c:	af00      	add	r7, sp, #0
 800086e:	60f8      	str	r0, [r7, #12]
 8000870:	60b9      	str	r1, [r7, #8]
 8000872:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000874:	2300      	movs	r3, #0
 8000876:	617b      	str	r3, [r7, #20]
 8000878:	e00a      	b.n	8000890 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800087a:	f3af 8000 	nop.w
 800087e:	4601      	mov	r1, r0
 8000880:	68bb      	ldr	r3, [r7, #8]
 8000882:	1c5a      	adds	r2, r3, #1
 8000884:	60ba      	str	r2, [r7, #8]
 8000886:	b2ca      	uxtb	r2, r1
 8000888:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800088a:	697b      	ldr	r3, [r7, #20]
 800088c:	3301      	adds	r3, #1
 800088e:	617b      	str	r3, [r7, #20]
 8000890:	697a      	ldr	r2, [r7, #20]
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	429a      	cmp	r2, r3
 8000896:	dbf0      	blt.n	800087a <_read+0x12>
  }

  return len;
 8000898:	687b      	ldr	r3, [r7, #4]
}
 800089a:	4618      	mov	r0, r3
 800089c:	3718      	adds	r7, #24
 800089e:	46bd      	mov	sp, r7
 80008a0:	bd80      	pop	{r7, pc}

080008a2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80008a2:	b580      	push	{r7, lr}
 80008a4:	b086      	sub	sp, #24
 80008a6:	af00      	add	r7, sp, #0
 80008a8:	60f8      	str	r0, [r7, #12]
 80008aa:	60b9      	str	r1, [r7, #8]
 80008ac:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008ae:	2300      	movs	r3, #0
 80008b0:	617b      	str	r3, [r7, #20]
 80008b2:	e009      	b.n	80008c8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80008b4:	68bb      	ldr	r3, [r7, #8]
 80008b6:	1c5a      	adds	r2, r3, #1
 80008b8:	60ba      	str	r2, [r7, #8]
 80008ba:	781b      	ldrb	r3, [r3, #0]
 80008bc:	4618      	mov	r0, r3
 80008be:	f000 faf7 	bl	8000eb0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008c2:	697b      	ldr	r3, [r7, #20]
 80008c4:	3301      	adds	r3, #1
 80008c6:	617b      	str	r3, [r7, #20]
 80008c8:	697a      	ldr	r2, [r7, #20]
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	429a      	cmp	r2, r3
 80008ce:	dbf1      	blt.n	80008b4 <_write+0x12>
  }
  return len;
 80008d0:	687b      	ldr	r3, [r7, #4]
}
 80008d2:	4618      	mov	r0, r3
 80008d4:	3718      	adds	r7, #24
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd80      	pop	{r7, pc}

080008da <_close>:

int _close(int file)
{
 80008da:	b480      	push	{r7}
 80008dc:	b083      	sub	sp, #12
 80008de:	af00      	add	r7, sp, #0
 80008e0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80008e2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80008e6:	4618      	mov	r0, r3
 80008e8:	370c      	adds	r7, #12
 80008ea:	46bd      	mov	sp, r7
 80008ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f0:	4770      	bx	lr

080008f2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80008f2:	b480      	push	{r7}
 80008f4:	b083      	sub	sp, #12
 80008f6:	af00      	add	r7, sp, #0
 80008f8:	6078      	str	r0, [r7, #4]
 80008fa:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80008fc:	683b      	ldr	r3, [r7, #0]
 80008fe:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000902:	605a      	str	r2, [r3, #4]
  return 0;
 8000904:	2300      	movs	r3, #0
}
 8000906:	4618      	mov	r0, r3
 8000908:	370c      	adds	r7, #12
 800090a:	46bd      	mov	sp, r7
 800090c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000910:	4770      	bx	lr

08000912 <_isatty>:

int _isatty(int file)
{
 8000912:	b480      	push	{r7}
 8000914:	b083      	sub	sp, #12
 8000916:	af00      	add	r7, sp, #0
 8000918:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800091a:	2301      	movs	r3, #1
}
 800091c:	4618      	mov	r0, r3
 800091e:	370c      	adds	r7, #12
 8000920:	46bd      	mov	sp, r7
 8000922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000926:	4770      	bx	lr

08000928 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000928:	b480      	push	{r7}
 800092a:	b085      	sub	sp, #20
 800092c:	af00      	add	r7, sp, #0
 800092e:	60f8      	str	r0, [r7, #12]
 8000930:	60b9      	str	r1, [r7, #8]
 8000932:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000934:	2300      	movs	r3, #0
}
 8000936:	4618      	mov	r0, r3
 8000938:	3714      	adds	r7, #20
 800093a:	46bd      	mov	sp, r7
 800093c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000940:	4770      	bx	lr
	...

08000944 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b086      	sub	sp, #24
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800094c:	4a14      	ldr	r2, [pc, #80]	@ (80009a0 <_sbrk+0x5c>)
 800094e:	4b15      	ldr	r3, [pc, #84]	@ (80009a4 <_sbrk+0x60>)
 8000950:	1ad3      	subs	r3, r2, r3
 8000952:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000954:	697b      	ldr	r3, [r7, #20]
 8000956:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000958:	4b13      	ldr	r3, [pc, #76]	@ (80009a8 <_sbrk+0x64>)
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	2b00      	cmp	r3, #0
 800095e:	d102      	bne.n	8000966 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000960:	4b11      	ldr	r3, [pc, #68]	@ (80009a8 <_sbrk+0x64>)
 8000962:	4a12      	ldr	r2, [pc, #72]	@ (80009ac <_sbrk+0x68>)
 8000964:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000966:	4b10      	ldr	r3, [pc, #64]	@ (80009a8 <_sbrk+0x64>)
 8000968:	681a      	ldr	r2, [r3, #0]
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	4413      	add	r3, r2
 800096e:	693a      	ldr	r2, [r7, #16]
 8000970:	429a      	cmp	r2, r3
 8000972:	d207      	bcs.n	8000984 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000974:	f002 ffa8 	bl	80038c8 <__errno>
 8000978:	4603      	mov	r3, r0
 800097a:	220c      	movs	r2, #12
 800097c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800097e:	f04f 33ff 	mov.w	r3, #4294967295
 8000982:	e009      	b.n	8000998 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000984:	4b08      	ldr	r3, [pc, #32]	@ (80009a8 <_sbrk+0x64>)
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800098a:	4b07      	ldr	r3, [pc, #28]	@ (80009a8 <_sbrk+0x64>)
 800098c:	681a      	ldr	r2, [r3, #0]
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	4413      	add	r3, r2
 8000992:	4a05      	ldr	r2, [pc, #20]	@ (80009a8 <_sbrk+0x64>)
 8000994:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000996:	68fb      	ldr	r3, [r7, #12]
}
 8000998:	4618      	mov	r0, r3
 800099a:	3718      	adds	r7, #24
 800099c:	46bd      	mov	sp, r7
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	20030000 	.word	0x20030000
 80009a4:	00000400 	.word	0x00000400
 80009a8:	200000c0 	.word	0x200000c0
 80009ac:	20000350 	.word	0x20000350

080009b0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80009b0:	b480      	push	{r7}
 80009b2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80009b4:	4b06      	ldr	r3, [pc, #24]	@ (80009d0 <SystemInit+0x20>)
 80009b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80009ba:	4a05      	ldr	r2, [pc, #20]	@ (80009d0 <SystemInit+0x20>)
 80009bc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80009c0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80009c4:	bf00      	nop
 80009c6:	46bd      	mov	sp, r7
 80009c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009cc:	4770      	bx	lr
 80009ce:	bf00      	nop
 80009d0:	e000ed00 	.word	0xe000ed00

080009d4 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  *
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 80009d4:	b480      	push	{r7}
 80009d6:	b087      	sub	sp, #28
 80009d8:	af00      	add	r7, sp, #0
  uint32_t tmp, msirange, pllvco, pllsource, pllm, pllr;

  /* Get MSI Range frequency--------------------------------------------------*/
  if((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
 80009da:	4b4f      	ldr	r3, [pc, #316]	@ (8000b18 <SystemCoreClockUpdate+0x144>)
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	f003 0308 	and.w	r3, r3, #8
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d107      	bne.n	80009f6 <SystemCoreClockUpdate+0x22>
  { /* MSISRANGE from RCC_CSR applies */
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 80009e6:	4b4c      	ldr	r3, [pc, #304]	@ (8000b18 <SystemCoreClockUpdate+0x144>)
 80009e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80009ec:	0a1b      	lsrs	r3, r3, #8
 80009ee:	f003 030f 	and.w	r3, r3, #15
 80009f2:	617b      	str	r3, [r7, #20]
 80009f4:	e005      	b.n	8000a02 <SystemCoreClockUpdate+0x2e>
  }
  else
  { /* MSIRANGE from RCC_CR applies */
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 80009f6:	4b48      	ldr	r3, [pc, #288]	@ (8000b18 <SystemCoreClockUpdate+0x144>)
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	091b      	lsrs	r3, r3, #4
 80009fc:	f003 030f 	and.w	r3, r3, #15
 8000a00:	617b      	str	r3, [r7, #20]
  }
  /*MSI frequency range in HZ*/
  msirange = MSIRangeTable[msirange];
 8000a02:	4a46      	ldr	r2, [pc, #280]	@ (8000b1c <SystemCoreClockUpdate+0x148>)
 8000a04:	697b      	ldr	r3, [r7, #20]
 8000a06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a0a:	617b      	str	r3, [r7, #20]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000a0c:	4b42      	ldr	r3, [pc, #264]	@ (8000b18 <SystemCoreClockUpdate+0x144>)
 8000a0e:	689b      	ldr	r3, [r3, #8]
 8000a10:	f003 030c 	and.w	r3, r3, #12
 8000a14:	2b0c      	cmp	r3, #12
 8000a16:	d866      	bhi.n	8000ae6 <SystemCoreClockUpdate+0x112>
 8000a18:	a201      	add	r2, pc, #4	@ (adr r2, 8000a20 <SystemCoreClockUpdate+0x4c>)
 8000a1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a1e:	bf00      	nop
 8000a20:	08000a55 	.word	0x08000a55
 8000a24:	08000ae7 	.word	0x08000ae7
 8000a28:	08000ae7 	.word	0x08000ae7
 8000a2c:	08000ae7 	.word	0x08000ae7
 8000a30:	08000a5d 	.word	0x08000a5d
 8000a34:	08000ae7 	.word	0x08000ae7
 8000a38:	08000ae7 	.word	0x08000ae7
 8000a3c:	08000ae7 	.word	0x08000ae7
 8000a40:	08000a65 	.word	0x08000a65
 8000a44:	08000ae7 	.word	0x08000ae7
 8000a48:	08000ae7 	.word	0x08000ae7
 8000a4c:	08000ae7 	.word	0x08000ae7
 8000a50:	08000a6d 	.word	0x08000a6d
  {
    case 0x00:  /* MSI used as system clock source */
      SystemCoreClock = msirange;
 8000a54:	4a32      	ldr	r2, [pc, #200]	@ (8000b20 <SystemCoreClockUpdate+0x14c>)
 8000a56:	697b      	ldr	r3, [r7, #20]
 8000a58:	6013      	str	r3, [r2, #0]
      break;
 8000a5a:	e048      	b.n	8000aee <SystemCoreClockUpdate+0x11a>

    case 0x04:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8000a5c:	4b30      	ldr	r3, [pc, #192]	@ (8000b20 <SystemCoreClockUpdate+0x14c>)
 8000a5e:	4a31      	ldr	r2, [pc, #196]	@ (8000b24 <SystemCoreClockUpdate+0x150>)
 8000a60:	601a      	str	r2, [r3, #0]
      break;
 8000a62:	e044      	b.n	8000aee <SystemCoreClockUpdate+0x11a>

    case 0x08:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8000a64:	4b2e      	ldr	r3, [pc, #184]	@ (8000b20 <SystemCoreClockUpdate+0x14c>)
 8000a66:	4a30      	ldr	r2, [pc, #192]	@ (8000b28 <SystemCoreClockUpdate+0x154>)
 8000a68:	601a      	str	r2, [r3, #0]
      break;
 8000a6a:	e040      	b.n	8000aee <SystemCoreClockUpdate+0x11a>

    case 0x0C:  /* PLL used as system clock  source */
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLR
         */
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8000a6c:	4b2a      	ldr	r3, [pc, #168]	@ (8000b18 <SystemCoreClockUpdate+0x144>)
 8000a6e:	68db      	ldr	r3, [r3, #12]
 8000a70:	f003 0303 	and.w	r3, r3, #3
 8000a74:	60fb      	str	r3, [r7, #12]
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 8000a76:	4b28      	ldr	r3, [pc, #160]	@ (8000b18 <SystemCoreClockUpdate+0x144>)
 8000a78:	68db      	ldr	r3, [r3, #12]
 8000a7a:	091b      	lsrs	r3, r3, #4
 8000a7c:	f003 030f 	and.w	r3, r3, #15
 8000a80:	3301      	adds	r3, #1
 8000a82:	60bb      	str	r3, [r7, #8]

      switch (pllsource)
 8000a84:	68fb      	ldr	r3, [r7, #12]
 8000a86:	2b02      	cmp	r3, #2
 8000a88:	d003      	beq.n	8000a92 <SystemCoreClockUpdate+0xbe>
 8000a8a:	68fb      	ldr	r3, [r7, #12]
 8000a8c:	2b03      	cmp	r3, #3
 8000a8e:	d006      	beq.n	8000a9e <SystemCoreClockUpdate+0xca>
 8000a90:	e00b      	b.n	8000aaa <SystemCoreClockUpdate+0xd6>
      {
        case 0x02:  /* HSI used as PLL clock source */
          pllvco = (HSI_VALUE / pllm);
 8000a92:	4a24      	ldr	r2, [pc, #144]	@ (8000b24 <SystemCoreClockUpdate+0x150>)
 8000a94:	68bb      	ldr	r3, [r7, #8]
 8000a96:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a9a:	613b      	str	r3, [r7, #16]
          break;
 8000a9c:	e00b      	b.n	8000ab6 <SystemCoreClockUpdate+0xe2>

        case 0x03:  /* HSE used as PLL clock source */
          pllvco = (HSE_VALUE / pllm);
 8000a9e:	4a22      	ldr	r2, [pc, #136]	@ (8000b28 <SystemCoreClockUpdate+0x154>)
 8000aa0:	68bb      	ldr	r3, [r7, #8]
 8000aa2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000aa6:	613b      	str	r3, [r7, #16]
          break;
 8000aa8:	e005      	b.n	8000ab6 <SystemCoreClockUpdate+0xe2>

        default:    /* MSI used as PLL clock source */
          pllvco = (msirange / pllm);
 8000aaa:	697a      	ldr	r2, [r7, #20]
 8000aac:	68bb      	ldr	r3, [r7, #8]
 8000aae:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ab2:	613b      	str	r3, [r7, #16]
          break;
 8000ab4:	bf00      	nop
      }
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 8000ab6:	4b18      	ldr	r3, [pc, #96]	@ (8000b18 <SystemCoreClockUpdate+0x144>)
 8000ab8:	68db      	ldr	r3, [r3, #12]
 8000aba:	0a1b      	lsrs	r3, r3, #8
 8000abc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8000ac0:	693b      	ldr	r3, [r7, #16]
 8000ac2:	fb02 f303 	mul.w	r3, r2, r3
 8000ac6:	613b      	str	r3, [r7, #16]
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 8000ac8:	4b13      	ldr	r3, [pc, #76]	@ (8000b18 <SystemCoreClockUpdate+0x144>)
 8000aca:	68db      	ldr	r3, [r3, #12]
 8000acc:	0e5b      	lsrs	r3, r3, #25
 8000ace:	f003 0303 	and.w	r3, r3, #3
 8000ad2:	3301      	adds	r3, #1
 8000ad4:	005b      	lsls	r3, r3, #1
 8000ad6:	607b      	str	r3, [r7, #4]
      SystemCoreClock = pllvco/pllr;
 8000ad8:	693a      	ldr	r2, [r7, #16]
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ae0:	4a0f      	ldr	r2, [pc, #60]	@ (8000b20 <SystemCoreClockUpdate+0x14c>)
 8000ae2:	6013      	str	r3, [r2, #0]
      break;
 8000ae4:	e003      	b.n	8000aee <SystemCoreClockUpdate+0x11a>

    default:
      SystemCoreClock = msirange;
 8000ae6:	4a0e      	ldr	r2, [pc, #56]	@ (8000b20 <SystemCoreClockUpdate+0x14c>)
 8000ae8:	697b      	ldr	r3, [r7, #20]
 8000aea:	6013      	str	r3, [r2, #0]
      break;
 8000aec:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 8000aee:	4b0a      	ldr	r3, [pc, #40]	@ (8000b18 <SystemCoreClockUpdate+0x144>)
 8000af0:	689b      	ldr	r3, [r3, #8]
 8000af2:	091b      	lsrs	r3, r3, #4
 8000af4:	f003 030f 	and.w	r3, r3, #15
 8000af8:	4a0c      	ldr	r2, [pc, #48]	@ (8000b2c <SystemCoreClockUpdate+0x158>)
 8000afa:	5cd3      	ldrb	r3, [r2, r3]
 8000afc:	603b      	str	r3, [r7, #0]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 8000afe:	4b08      	ldr	r3, [pc, #32]	@ (8000b20 <SystemCoreClockUpdate+0x14c>)
 8000b00:	681a      	ldr	r2, [r3, #0]
 8000b02:	683b      	ldr	r3, [r7, #0]
 8000b04:	fa22 f303 	lsr.w	r3, r2, r3
 8000b08:	4a05      	ldr	r2, [pc, #20]	@ (8000b20 <SystemCoreClockUpdate+0x14c>)
 8000b0a:	6013      	str	r3, [r2, #0]
}
 8000b0c:	bf00      	nop
 8000b0e:	371c      	adds	r7, #28
 8000b10:	46bd      	mov	sp, r7
 8000b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b16:	4770      	bx	lr
 8000b18:	40021000 	.word	0x40021000
 8000b1c:	080044f4 	.word	0x080044f4
 8000b20:	20000000 	.word	0x20000000
 8000b24:	00f42400 	.word	0x00f42400
 8000b28:	007a1200 	.word	0x007a1200
 8000b2c:	080044dc 	.word	0x080044dc

08000b30 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8000b30:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000b68 <LoopForever+0x2>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000b34:	f7ff ff3c 	bl	80009b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000b38:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000b3a:	e003      	b.n	8000b44 <LoopCopyDataInit>

08000b3c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000b3c:	4b0b      	ldr	r3, [pc, #44]	@ (8000b6c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000b3e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000b40:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000b42:	3104      	adds	r1, #4

08000b44 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000b44:	480a      	ldr	r0, [pc, #40]	@ (8000b70 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000b46:	4b0b      	ldr	r3, [pc, #44]	@ (8000b74 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000b48:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000b4a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000b4c:	d3f6      	bcc.n	8000b3c <CopyDataInit>
	ldr	r2, =_sbss
 8000b4e:	4a0a      	ldr	r2, [pc, #40]	@ (8000b78 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000b50:	e002      	b.n	8000b58 <LoopFillZerobss>

08000b52 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000b52:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000b54:	f842 3b04 	str.w	r3, [r2], #4

08000b58 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000b58:	4b08      	ldr	r3, [pc, #32]	@ (8000b7c <LoopForever+0x16>)
	cmp	r2, r3
 8000b5a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000b5c:	d3f9      	bcc.n	8000b52 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000b5e:	f002 feb9 	bl	80038d4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000b62:	f7ff fd25 	bl	80005b0 <main>

08000b66 <LoopForever>:

LoopForever:
    b LoopForever
 8000b66:	e7fe      	b.n	8000b66 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8000b68:	20030000 	.word	0x20030000
	ldr	r3, =_sidata
 8000b6c:	08004590 	.word	0x08004590
	ldr	r0, =_sdata
 8000b70:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000b74:	20000090 	.word	0x20000090
	ldr	r2, =_sbss
 8000b78:	20000090 	.word	0x20000090
	ldr	r3, = _ebss
 8000b7c:	2000034c 	.word	0x2000034c

08000b80 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000b80:	e7fe      	b.n	8000b80 <ADC1_2_IRQHandler>
	...

08000b84 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP error code
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b08a      	sub	sp, #40	@ 0x28
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef GPIO_Init;

  /* Enable the GPIO_LED Clock */
  if (Led == LED1)
 8000b8e:	79fb      	ldrb	r3, [r7, #7]
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d10c      	bne.n	8000bae <BSP_LED_Init+0x2a>
  {
    LED1_GPIO_CLK_ENABLE();
 8000b94:	4b27      	ldr	r3, [pc, #156]	@ (8000c34 <BSP_LED_Init+0xb0>)
 8000b96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b98:	4a26      	ldr	r2, [pc, #152]	@ (8000c34 <BSP_LED_Init+0xb0>)
 8000b9a:	f043 0304 	orr.w	r3, r3, #4
 8000b9e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ba0:	4b24      	ldr	r3, [pc, #144]	@ (8000c34 <BSP_LED_Init+0xb0>)
 8000ba2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ba4:	f003 0304 	and.w	r3, r3, #4
 8000ba8:	613b      	str	r3, [r7, #16]
 8000baa:	693b      	ldr	r3, [r7, #16]
 8000bac:	e01b      	b.n	8000be6 <BSP_LED_Init+0x62>
  }
  else if (Led == LED2)
 8000bae:	79fb      	ldrb	r3, [r7, #7]
 8000bb0:	2b01      	cmp	r3, #1
 8000bb2:	d10c      	bne.n	8000bce <BSP_LED_Init+0x4a>
  {
    LED2_GPIO_CLK_ENABLE();
 8000bb4:	4b1f      	ldr	r3, [pc, #124]	@ (8000c34 <BSP_LED_Init+0xb0>)
 8000bb6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bb8:	4a1e      	ldr	r2, [pc, #120]	@ (8000c34 <BSP_LED_Init+0xb0>)
 8000bba:	f043 0302 	orr.w	r3, r3, #2
 8000bbe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bc0:	4b1c      	ldr	r3, [pc, #112]	@ (8000c34 <BSP_LED_Init+0xb0>)
 8000bc2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bc4:	f003 0302 	and.w	r3, r3, #2
 8000bc8:	60fb      	str	r3, [r7, #12]
 8000bca:	68fb      	ldr	r3, [r7, #12]
 8000bcc:	e00b      	b.n	8000be6 <BSP_LED_Init+0x62>
  }
  else /* Led = LED3 */
  {
    LED3_GPIO_CLK_ENABLE();
 8000bce:	4b19      	ldr	r3, [pc, #100]	@ (8000c34 <BSP_LED_Init+0xb0>)
 8000bd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bd2:	4a18      	ldr	r2, [pc, #96]	@ (8000c34 <BSP_LED_Init+0xb0>)
 8000bd4:	f043 0301 	orr.w	r3, r3, #1
 8000bd8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bda:	4b16      	ldr	r3, [pc, #88]	@ (8000c34 <BSP_LED_Init+0xb0>)
 8000bdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bde:	f003 0301 	and.w	r3, r3, #1
 8000be2:	60bb      	str	r3, [r7, #8]
 8000be4:	68bb      	ldr	r3, [r7, #8]
  }

  /* configure the GPIO_LED pin */
  GPIO_Init.Pin   = LED_PIN[Led];
 8000be6:	79fb      	ldrb	r3, [r7, #7]
 8000be8:	4a13      	ldr	r2, [pc, #76]	@ (8000c38 <BSP_LED_Init+0xb4>)
 8000bea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000bee:	617b      	str	r3, [r7, #20]
  GPIO_Init.Mode  = GPIO_MODE_OUTPUT_PP;
 8000bf0:	2301      	movs	r3, #1
 8000bf2:	61bb      	str	r3, [r7, #24]
  GPIO_Init.Pull  = GPIO_PULLUP;
 8000bf4:	2301      	movs	r3, #1
 8000bf6:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bf8:	2303      	movs	r3, #3
 8000bfa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_PORT[Led], &GPIO_Init);
 8000bfc:	79fb      	ldrb	r3, [r7, #7]
 8000bfe:	4a0f      	ldr	r2, [pc, #60]	@ (8000c3c <BSP_LED_Init+0xb8>)
 8000c00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c04:	f107 0214 	add.w	r2, r7, #20
 8000c08:	4611      	mov	r1, r2
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	f000 fcb4 	bl	8001578 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8000c10:	79fb      	ldrb	r3, [r7, #7]
 8000c12:	4a0a      	ldr	r2, [pc, #40]	@ (8000c3c <BSP_LED_Init+0xb8>)
 8000c14:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000c18:	79fb      	ldrb	r3, [r7, #7]
 8000c1a:	4a07      	ldr	r2, [pc, #28]	@ (8000c38 <BSP_LED_Init+0xb4>)
 8000c1c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000c20:	2200      	movs	r2, #0
 8000c22:	4619      	mov	r1, r3
 8000c24:	f000 fe28 	bl	8001878 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8000c28:	2300      	movs	r3, #0
}
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	3728      	adds	r7, #40	@ 0x28
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	40021000 	.word	0x40021000
 8000c38:	20000004 	.word	0x20000004
 8000c3c:	2000000c 	.word	0x2000000c

08000c40 <BSP_LED_On>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP error code
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b082      	sub	sp, #8
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	4603      	mov	r3, r0
 8000c48:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 8000c4a:	79fb      	ldrb	r3, [r7, #7]
 8000c4c:	4a07      	ldr	r2, [pc, #28]	@ (8000c6c <BSP_LED_On+0x2c>)
 8000c4e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000c52:	79fb      	ldrb	r3, [r7, #7]
 8000c54:	4a06      	ldr	r2, [pc, #24]	@ (8000c70 <BSP_LED_On+0x30>)
 8000c56:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000c5a:	2201      	movs	r2, #1
 8000c5c:	4619      	mov	r1, r3
 8000c5e:	f000 fe0b 	bl	8001878 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8000c62:	2300      	movs	r3, #0
}
 8000c64:	4618      	mov	r0, r3
 8000c66:	3708      	adds	r7, #8
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	bd80      	pop	{r7, pc}
 8000c6c:	2000000c 	.word	0x2000000c
 8000c70:	20000004 	.word	0x20000004

08000c74 <BSP_LED_Toggle>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP error code
  */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b082      	sub	sp, #8
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 8000c7e:	79fb      	ldrb	r3, [r7, #7]
 8000c80:	4a07      	ldr	r2, [pc, #28]	@ (8000ca0 <BSP_LED_Toggle+0x2c>)
 8000c82:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000c86:	79fb      	ldrb	r3, [r7, #7]
 8000c88:	4906      	ldr	r1, [pc, #24]	@ (8000ca4 <BSP_LED_Toggle+0x30>)
 8000c8a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000c8e:	4619      	mov	r1, r3
 8000c90:	4610      	mov	r0, r2
 8000c92:	f000 fe09 	bl	80018a8 <HAL_GPIO_TogglePin>
  return BSP_ERROR_NONE;
 8000c96:	2300      	movs	r3, #0
}
 8000c98:	4618      	mov	r0, r3
 8000c9a:	3708      	adds	r7, #8
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	bd80      	pop	{r7, pc}
 8000ca0:	2000000c 	.word	0x2000000c
 8000ca4:	20000004 	.word	0x20000004

08000ca8 <BSP_PB_Init>:
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability
  * @retval BSP error code
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b08c      	sub	sp, #48	@ 0x30
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	4603      	mov	r3, r0
 8000cb0:	460a      	mov	r2, r1
 8000cb2:	71fb      	strb	r3, [r7, #7]
 8000cb4:	4613      	mov	r3, r2
 8000cb6:	71bb      	strb	r3, [r7, #6]
  int32_t               status = BSP_ERROR_NONE;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef      GPIO_Init;
  uint32_t              BSP_BUTTON_IT_PRIO[BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
 8000cbc:	230f      	movs	r3, #15
 8000cbe:	617b      	str	r3, [r7, #20]
  uint32_t              BUTTON_EXTI_LINE[BUTTONn]   = {BUTTON_USER_EXTI_LINE};
 8000cc0:	4b3f      	ldr	r3, [pc, #252]	@ (8000dc0 <BSP_PB_Init+0x118>)
 8000cc2:	613b      	str	r3, [r7, #16]
  BSP_EXTI_LineCallback ButtonCallback[BUTTONn]     = {BUTTON_USER_EXTI_Callback};
 8000cc4:	4b3f      	ldr	r3, [pc, #252]	@ (8000dc4 <BSP_PB_Init+0x11c>)
 8000cc6:	60fb      	str	r3, [r7, #12]

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8000cc8:	4b3f      	ldr	r3, [pc, #252]	@ (8000dc8 <BSP_PB_Init+0x120>)
 8000cca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ccc:	4a3e      	ldr	r2, [pc, #248]	@ (8000dc8 <BSP_PB_Init+0x120>)
 8000cce:	f043 0304 	orr.w	r3, r3, #4
 8000cd2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000cd4:	4b3c      	ldr	r3, [pc, #240]	@ (8000dc8 <BSP_PB_Init+0x120>)
 8000cd6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cd8:	f003 0304 	and.w	r3, r3, #4
 8000cdc:	60bb      	str	r3, [r7, #8]
 8000cde:	68bb      	ldr	r3, [r7, #8]

  GPIO_Init.Pin   = BUTTON_PIN[Button];
 8000ce0:	79fb      	ldrb	r3, [r7, #7]
 8000ce2:	4a3a      	ldr	r2, [pc, #232]	@ (8000dcc <BSP_PB_Init+0x124>)
 8000ce4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ce8:	61bb      	str	r3, [r7, #24]
  GPIO_Init.Pull  = GPIO_NOPULL;
 8000cea:	2300      	movs	r3, #0
 8000cec:	623b      	str	r3, [r7, #32]
  GPIO_Init.Speed = GPIO_SPEED_FREQ_HIGH;
 8000cee:	2302      	movs	r3, #2
 8000cf0:	627b      	str	r3, [r7, #36]	@ 0x24

  if (ButtonMode == BUTTON_MODE_GPIO)
 8000cf2:	79bb      	ldrb	r3, [r7, #6]
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d10b      	bne.n	8000d10 <BSP_PB_Init+0x68>
  {
    /* Configure Button pin as input */
    GPIO_Init.Mode = GPIO_MODE_INPUT;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_Init);
 8000cfc:	79fb      	ldrb	r3, [r7, #7]
 8000cfe:	4a34      	ldr	r2, [pc, #208]	@ (8000dd0 <BSP_PB_Init+0x128>)
 8000d00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d04:	f107 0218 	add.w	r2, r7, #24
 8000d08:	4611      	mov	r1, r2
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	f000 fc34 	bl	8001578 <HAL_GPIO_Init>
  }

  if (ButtonMode == BUTTON_MODE_EXTI)
 8000d10:	79bb      	ldrb	r3, [r7, #6]
 8000d12:	2b01      	cmp	r3, #1
 8000d14:	d14f      	bne.n	8000db6 <BSP_PB_Init+0x10e>
  {
    /* Configure Button pin as input with External interrupt */
    GPIO_Init.Mode = GPIO_MODE_IT_RISING;
 8000d16:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000d1a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_Init);
 8000d1c:	79fb      	ldrb	r3, [r7, #7]
 8000d1e:	4a2c      	ldr	r2, [pc, #176]	@ (8000dd0 <BSP_PB_Init+0x128>)
 8000d20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d24:	f107 0218 	add.w	r2, r7, #24
 8000d28:	4611      	mov	r1, r2
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	f000 fc24 	bl	8001578 <HAL_GPIO_Init>

    if (HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]) == HAL_OK)
 8000d30:	79fa      	ldrb	r2, [r7, #7]
 8000d32:	4613      	mov	r3, r2
 8000d34:	005b      	lsls	r3, r3, #1
 8000d36:	4413      	add	r3, r2
 8000d38:	009b      	lsls	r3, r3, #2
 8000d3a:	4a26      	ldr	r2, [pc, #152]	@ (8000dd4 <BSP_PB_Init+0x12c>)
 8000d3c:	441a      	add	r2, r3
 8000d3e:	79fb      	ldrb	r3, [r7, #7]
 8000d40:	009b      	lsls	r3, r3, #2
 8000d42:	3330      	adds	r3, #48	@ 0x30
 8000d44:	443b      	add	r3, r7
 8000d46:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8000d4a:	4619      	mov	r1, r3
 8000d4c:	4610      	mov	r0, r2
 8000d4e:	f000 fbb6 	bl	80014be <HAL_EXTI_GetHandle>
 8000d52:	4603      	mov	r3, r0
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d12b      	bne.n	8000db0 <BSP_PB_Init+0x108>
    {
      if (HAL_EXTI_RegisterCallback(&hpb_exti[Button], HAL_EXTI_RISING_CB_ID, ButtonCallback[Button]) == HAL_OK)
 8000d58:	79fa      	ldrb	r2, [r7, #7]
 8000d5a:	4613      	mov	r3, r2
 8000d5c:	005b      	lsls	r3, r3, #1
 8000d5e:	4413      	add	r3, r2
 8000d60:	009b      	lsls	r3, r3, #2
 8000d62:	4a1c      	ldr	r2, [pc, #112]	@ (8000dd4 <BSP_PB_Init+0x12c>)
 8000d64:	1898      	adds	r0, r3, r2
 8000d66:	79fb      	ldrb	r3, [r7, #7]
 8000d68:	009b      	lsls	r3, r3, #2
 8000d6a:	3330      	adds	r3, #48	@ 0x30
 8000d6c:	443b      	add	r3, r7
 8000d6e:	f853 3c24 	ldr.w	r3, [r3, #-36]
 8000d72:	461a      	mov	r2, r3
 8000d74:	2101      	movs	r1, #1
 8000d76:	f000 fb76 	bl	8001466 <HAL_EXTI_RegisterCallback>
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d113      	bne.n	8000da8 <BSP_PB_Init+0x100>
      {
        /* Enable and set Button EXTI Interrupt to the lowest priority */
        HAL_NVIC_SetPriority(BUTTON_IRQn[Button], BSP_BUTTON_IT_PRIO[Button], 0x00);
 8000d80:	79fb      	ldrb	r3, [r7, #7]
 8000d82:	4a15      	ldr	r2, [pc, #84]	@ (8000dd8 <BSP_PB_Init+0x130>)
 8000d84:	56d0      	ldrsb	r0, [r2, r3]
 8000d86:	79fb      	ldrb	r3, [r7, #7]
 8000d88:	009b      	lsls	r3, r3, #2
 8000d8a:	3330      	adds	r3, #48	@ 0x30
 8000d8c:	443b      	add	r3, r7
 8000d8e:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8000d92:	2200      	movs	r2, #0
 8000d94:	4619      	mov	r1, r3
 8000d96:	f000 fb32 	bl	80013fe <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(BUTTON_IRQn[Button]);
 8000d9a:	79fb      	ldrb	r3, [r7, #7]
 8000d9c:	4a0e      	ldr	r2, [pc, #56]	@ (8000dd8 <BSP_PB_Init+0x130>)
 8000d9e:	56d3      	ldrsb	r3, [r2, r3]
 8000da0:	4618      	mov	r0, r3
 8000da2:	f000 fb46 	bl	8001432 <HAL_NVIC_EnableIRQ>
 8000da6:	e006      	b.n	8000db6 <BSP_PB_Init+0x10e>
      }
      else
      {
        status = BSP_ERROR_PERIPH_FAILURE;
 8000da8:	f06f 0303 	mvn.w	r3, #3
 8000dac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000dae:	e002      	b.n	8000db6 <BSP_PB_Init+0x10e>
      }
    }
    else
    {
      status = BSP_ERROR_PERIPH_FAILURE;
 8000db0:	f06f 0303 	mvn.w	r3, #3
 8000db4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }

  return status;
 8000db6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8000db8:	4618      	mov	r0, r3
 8000dba:	3730      	adds	r7, #48	@ 0x30
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bd80      	pop	{r7, pc}
 8000dc0:	0600000d 	.word	0x0600000d
 8000dc4:	08000fad 	.word	0x08000fad
 8000dc8:	40021000 	.word	0x40021000
 8000dcc:	20000018 	.word	0x20000018
 8000dd0:	2000001c 	.word	0x2000001c
 8000dd4:	200001ec 	.word	0x200001ec
 8000dd8:	20000020 	.word	0x20000020

08000ddc <BSP_PB_IRQHandler>:
  *   This parameter should be:
  *     @arg BUTTON_USER
  * @retval None.
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b082      	sub	sp, #8
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	4603      	mov	r3, r0
 8000de4:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8000de6:	79fa      	ldrb	r2, [r7, #7]
 8000de8:	4613      	mov	r3, r2
 8000dea:	005b      	lsls	r3, r3, #1
 8000dec:	4413      	add	r3, r2
 8000dee:	009b      	lsls	r3, r3, #2
 8000df0:	4a04      	ldr	r2, [pc, #16]	@ (8000e04 <BSP_PB_IRQHandler+0x28>)
 8000df2:	4413      	add	r3, r2
 8000df4:	4618      	mov	r0, r3
 8000df6:	f000 fb77 	bl	80014e8 <HAL_EXTI_IRQHandler>
}
 8000dfa:	bf00      	nop
 8000dfc:	3708      	adds	r7, #8
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	200001ec 	.word	0x200001ec

08000e08 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a COM_InitTypeDef structure that contains the
  *                configuration information for the specified COM peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b084      	sub	sp, #16
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	4603      	mov	r3, r0
 8000e10:	6039      	str	r1, [r7, #0]
 8000e12:	71fb      	strb	r3, [r7, #7]
  int32_t status = BSP_ERROR_NONE;
 8000e14:	2300      	movs	r3, #0
 8000e16:	60fb      	str	r3, [r7, #12]

  if (COM_Init == NULL)
 8000e18:	683b      	ldr	r3, [r7, #0]
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d103      	bne.n	8000e26 <BSP_COM_Init+0x1e>
  {
    status = BSP_ERROR_WRONG_PARAM;
 8000e1e:	f06f 0301 	mvn.w	r3, #1
 8000e22:	60fb      	str	r3, [r7, #12]
 8000e24:	e03a      	b.n	8000e9c <BSP_COM_Init+0x94>
  }
  else
  {
    /* Initialize COM instance */
    hcom_uart[COM].Instance = COM_UART[COM];
 8000e26:	79fa      	ldrb	r2, [r7, #7]
 8000e28:	79fb      	ldrb	r3, [r7, #7]
 8000e2a:	491f      	ldr	r1, [pc, #124]	@ (8000ea8 <BSP_COM_Init+0xa0>)
 8000e2c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000e30:	491e      	ldr	r1, [pc, #120]	@ (8000eac <BSP_COM_Init+0xa4>)
 8000e32:	2094      	movs	r0, #148	@ 0x94
 8000e34:	fb00 f303 	mul.w	r3, r0, r3
 8000e38:	440b      	add	r3, r1
 8000e3a:	601a      	str	r2, [r3, #0]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    UART_MspInit(&hcom_uart[COM]);
 8000e3c:	79fb      	ldrb	r3, [r7, #7]
 8000e3e:	2294      	movs	r2, #148	@ 0x94
 8000e40:	fb02 f303 	mul.w	r3, r2, r3
 8000e44:	4a19      	ldr	r2, [pc, #100]	@ (8000eac <BSP_COM_Init+0xa4>)
 8000e46:	4413      	add	r3, r2
 8000e48:	4618      	mov	r0, r3
 8000e4a:	f000 f8b7 	bl	8000fbc <UART_MspInit>
        status = BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if (status == BSP_ERROR_NONE)
 8000e4e:	68fb      	ldr	r3, [r7, #12]
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d123      	bne.n	8000e9c <BSP_COM_Init+0x94>
    {
      if (COM == COM1)
 8000e54:	79fb      	ldrb	r3, [r7, #7]
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d110      	bne.n	8000e7c <BSP_COM_Init+0x74>
      {
        if (MX_LPUART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8000e5a:	79fb      	ldrb	r3, [r7, #7]
 8000e5c:	2294      	movs	r2, #148	@ 0x94
 8000e5e:	fb02 f303 	mul.w	r3, r2, r3
 8000e62:	4a12      	ldr	r2, [pc, #72]	@ (8000eac <BSP_COM_Init+0xa4>)
 8000e64:	4413      	add	r3, r2
 8000e66:	6839      	ldr	r1, [r7, #0]
 8000e68:	4618      	mov	r0, r3
 8000e6a:	f000 f83d 	bl	8000ee8 <MX_LPUART1_Init>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d013      	beq.n	8000e9c <BSP_COM_Init+0x94>
        {
          status = BSP_ERROR_PERIPH_FAILURE;
 8000e74:	f06f 0303 	mvn.w	r3, #3
 8000e78:	60fb      	str	r3, [r7, #12]
 8000e7a:	e00f      	b.n	8000e9c <BSP_COM_Init+0x94>
        }
      }
      else /* COM = COM2 */
      {
        if (MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8000e7c:	79fb      	ldrb	r3, [r7, #7]
 8000e7e:	2294      	movs	r2, #148	@ 0x94
 8000e80:	fb02 f303 	mul.w	r3, r2, r3
 8000e84:	4a09      	ldr	r2, [pc, #36]	@ (8000eac <BSP_COM_Init+0xa4>)
 8000e86:	4413      	add	r3, r2
 8000e88:	6839      	ldr	r1, [r7, #0]
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	f000 f85d 	bl	8000f4a <MX_USART3_Init>
 8000e90:	4603      	mov	r3, r0
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d002      	beq.n	8000e9c <BSP_COM_Init+0x94>
        {
          status = BSP_ERROR_PERIPH_FAILURE;
 8000e96:	f06f 0303 	mvn.w	r3, #3
 8000e9a:	60fb      	str	r3, [r7, #12]
        }
      }
    }
  }

  return status;
 8000e9c:	68fb      	ldr	r3, [r7, #12]
}
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	3710      	adds	r7, #16
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	20000024 	.word	0x20000024
 8000eac:	200000c4 	.word	0x200000c4

08000eb0 <__io_putchar>:
#if defined(__ARMCC_VERSION) || defined(__ICCARM__)
int fputc(int ch, __attribute__((unused))FILE *f)
#elif __GNUC__
int __io_putchar(int ch)
#endif
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b082      	sub	sp, #8
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
  (void) HAL_UART_Transmit(&hcom_uart[COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 8000eb8:	4b09      	ldr	r3, [pc, #36]	@ (8000ee0 <__io_putchar+0x30>)
 8000eba:	781b      	ldrb	r3, [r3, #0]
 8000ebc:	461a      	mov	r2, r3
 8000ebe:	2394      	movs	r3, #148	@ 0x94
 8000ec0:	fb02 f303 	mul.w	r3, r2, r3
 8000ec4:	4a07      	ldr	r2, [pc, #28]	@ (8000ee4 <__io_putchar+0x34>)
 8000ec6:	1898      	adds	r0, r3, r2
 8000ec8:	1d39      	adds	r1, r7, #4
 8000eca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ece:	2201      	movs	r2, #1
 8000ed0:	f001 fde6 	bl	8002aa0 <HAL_UART_Transmit>
  return ch;
 8000ed4:	687b      	ldr	r3, [r7, #4]
}
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	3708      	adds	r7, #8
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	200001f8 	.word	0x200001f8
 8000ee4:	200000c4 	.word	0x200000c4

08000ee8 <MX_LPUART1_Init>:
  * @param  huart UART handle.
  * @param  MXInit UART initialization structure.
  * @retval HAL status.
  */
__weak HAL_StatusTypeDef MX_LPUART1_Init(UART_HandleTypeDef* huart, MX_UART_InitTypeDef *MXInit)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b082      	sub	sp, #8
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
 8000ef0:	6039      	str	r1, [r7, #0]
  /* UART configuration */
  huart->Init.BaudRate       = MXInit->BaudRate;
 8000ef2:	683b      	ldr	r3, [r7, #0]
 8000ef4:	681a      	ldr	r2, [r3, #0]
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	605a      	str	r2, [r3, #4]
  huart->Init.WordLength     = (uint32_t) MXInit->WordLength;
 8000efa:	683b      	ldr	r3, [r7, #0]
 8000efc:	685a      	ldr	r2, [r3, #4]
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits       = (uint32_t) MXInit->StopBits;
 8000f02:	683b      	ldr	r3, [r7, #0]
 8000f04:	891b      	ldrh	r3, [r3, #8]
 8000f06:	461a      	mov	r2, r3
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	60da      	str	r2, [r3, #12]
  huart->Init.Parity         = (uint32_t) MXInit->Parity;
 8000f0c:	683b      	ldr	r3, [r7, #0]
 8000f0e:	895b      	ldrh	r3, [r3, #10]
 8000f10:	461a      	mov	r2, r3
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	611a      	str	r2, [r3, #16]
  huart->Init.Mode           = UART_MODE_TX_RX;
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	220c      	movs	r2, #12
 8000f1a:	615a      	str	r2, [r3, #20]
  huart->Init.HwFlowCtl      = (uint32_t) MXInit->HwFlowCtl;
 8000f1c:	683b      	ldr	r3, [r7, #0]
 8000f1e:	899b      	ldrh	r3, [r3, #12]
 8000f20:	461a      	mov	r2, r3
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling   = UART_OVERSAMPLING_8;
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000f2c:	61da      	str	r2, [r3, #28]
  huart->Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	2200      	movs	r2, #0
 8000f32:	621a      	str	r2, [r3, #32]
  huart->Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	2200      	movs	r2, #0
 8000f38:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_UART_Init(huart);
 8000f3a:	6878      	ldr	r0, [r7, #4]
 8000f3c:	f001 fd56 	bl	80029ec <HAL_UART_Init>
 8000f40:	4603      	mov	r3, r0
}
 8000f42:	4618      	mov	r0, r3
 8000f44:	3708      	adds	r7, #8
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}

08000f4a <MX_USART3_Init>:
  * @param  huart UART handle.
  * @param  MXInit UART initialization structure.
  * @retval HAL status.
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef* huart, MX_UART_InitTypeDef *MXInit)
{
 8000f4a:	b580      	push	{r7, lr}
 8000f4c:	b082      	sub	sp, #8
 8000f4e:	af00      	add	r7, sp, #0
 8000f50:	6078      	str	r0, [r7, #4]
 8000f52:	6039      	str	r1, [r7, #0]
  /* UART configuration */
  huart->Init.BaudRate       = MXInit->BaudRate;
 8000f54:	683b      	ldr	r3, [r7, #0]
 8000f56:	681a      	ldr	r2, [r3, #0]
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	605a      	str	r2, [r3, #4]
  huart->Init.WordLength     = (uint32_t) MXInit->WordLength;
 8000f5c:	683b      	ldr	r3, [r7, #0]
 8000f5e:	685a      	ldr	r2, [r3, #4]
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits       = (uint32_t) MXInit->StopBits;
 8000f64:	683b      	ldr	r3, [r7, #0]
 8000f66:	891b      	ldrh	r3, [r3, #8]
 8000f68:	461a      	mov	r2, r3
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	60da      	str	r2, [r3, #12]
  huart->Init.Parity         = (uint32_t) MXInit->Parity;
 8000f6e:	683b      	ldr	r3, [r7, #0]
 8000f70:	895b      	ldrh	r3, [r3, #10]
 8000f72:	461a      	mov	r2, r3
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	611a      	str	r2, [r3, #16]
  huart->Init.Mode           = UART_MODE_TX_RX;
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	220c      	movs	r2, #12
 8000f7c:	615a      	str	r2, [r3, #20]
  huart->Init.HwFlowCtl      = (uint32_t) MXInit->HwFlowCtl;
 8000f7e:	683b      	ldr	r3, [r7, #0]
 8000f80:	899b      	ldrh	r3, [r3, #12]
 8000f82:	461a      	mov	r2, r3
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling   = UART_OVERSAMPLING_8;
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000f8e:	61da      	str	r2, [r3, #28]
  huart->Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	2200      	movs	r2, #0
 8000f94:	621a      	str	r2, [r3, #32]
  huart->Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	2200      	movs	r2, #0
 8000f9a:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_UART_Init(huart);
 8000f9c:	6878      	ldr	r0, [r7, #4]
 8000f9e:	f001 fd25 	bl	80029ec <HAL_UART_Init>
 8000fa2:	4603      	mov	r3, r0
}
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	3708      	adds	r7, #8
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd80      	pop	{r7, pc}

08000fac <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  User EXTI line detection callbacks.
  * @retval None
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8000fb0:	2000      	movs	r0, #0
 8000fb2:	f7ff fbe5 	bl	8000780 <BSP_PB_Callback>
}
 8000fb6:	bf00      	nop
 8000fb8:	bd80      	pop	{r7, pc}
	...

08000fbc <UART_MspInit>:
  * @brief  Initialize UART MSP.
  * @param  huart UART handle.
  * @retval None.
  */
static void UART_MspInit(UART_HandleTypeDef *huart)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b098      	sub	sp, #96	@ 0x60
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_Init;
  GPIO_TypeDef    *COM_TX_PORT[COMn] = {COM1_TX_GPIO_PORT, COM2_TX_GPIO_PORT};
 8000fc4:	4a60      	ldr	r2, [pc, #384]	@ (8001148 <UART_MspInit+0x18c>)
 8000fc6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000fca:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000fce:	e883 0003 	stmia.w	r3, {r0, r1}
  GPIO_TypeDef    *COM_RX_PORT[COMn] = {COM1_RX_GPIO_PORT, COM2_RX_GPIO_PORT};
 8000fd2:	4a5d      	ldr	r2, [pc, #372]	@ (8001148 <UART_MspInit+0x18c>)
 8000fd4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000fd8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000fdc:	e883 0003 	stmia.w	r3, {r0, r1}
  uint16_t         COM_TX_PIN[COMn]  = {COM1_TX_PIN, COM2_TX_PIN};
 8000fe0:	4b5a      	ldr	r3, [pc, #360]	@ (800114c <UART_MspInit+0x190>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	637b      	str	r3, [r7, #52]	@ 0x34
  uint16_t         COM_RX_PIN[COMn]  = {COM1_RX_PIN, COM2_RX_PIN};
 8000fe6:	4b5a      	ldr	r3, [pc, #360]	@ (8001150 <UART_MspInit+0x194>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	633b      	str	r3, [r7, #48]	@ 0x30
  uint8_t          COM_TX_AF[COMn]   = {COM1_TX_AF, COM2_TX_AF};
 8000fec:	f44f 63e1 	mov.w	r3, #1800	@ 0x708
 8000ff0:	85bb      	strh	r3, [r7, #44]	@ 0x2c
  uint8_t          COM_RX_AF[COMn]   = {COM1_RX_AF, COM2_RX_AF};
 8000ff2:	f44f 63e1 	mov.w	r3, #1800	@ 0x708
 8000ff6:	853b      	strh	r3, [r7, #40]	@ 0x28
  COM_TypeDef      COM;

  /* Get COM according instance */
  COM = (huart->Instance == COM1_UART) ? COM1 : COM2;
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	4a55      	ldr	r2, [pc, #340]	@ (8001154 <UART_MspInit+0x198>)
 8000ffe:	4293      	cmp	r3, r2
 8001000:	bf14      	ite	ne
 8001002:	2301      	movne	r3, #1
 8001004:	2300      	moveq	r3, #0
 8001006:	b2db      	uxtb	r3, r3
 8001008:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

  /* Enable COM and GPIO clocks */
  if (COM == COM1)
 800100c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8001010:	2b00      	cmp	r3, #0
 8001012:	d132      	bne.n	800107a <UART_MspInit+0xbe>
  {
    /* Enable VddIO2 for GPIOG */
    __HAL_RCC_PWR_CLK_ENABLE();
 8001014:	4b50      	ldr	r3, [pc, #320]	@ (8001158 <UART_MspInit+0x19c>)
 8001016:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001018:	4a4f      	ldr	r2, [pc, #316]	@ (8001158 <UART_MspInit+0x19c>)
 800101a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800101e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001020:	4b4d      	ldr	r3, [pc, #308]	@ (8001158 <UART_MspInit+0x19c>)
 8001022:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001024:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001028:	627b      	str	r3, [r7, #36]	@ 0x24
 800102a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    HAL_PWREx_EnableVddIO2();
 800102c:	f000 fcf0 	bl	8001a10 <HAL_PWREx_EnableVddIO2>
    COM1_TX_GPIO_CLK_ENABLE();
 8001030:	4b49      	ldr	r3, [pc, #292]	@ (8001158 <UART_MspInit+0x19c>)
 8001032:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001034:	4a48      	ldr	r2, [pc, #288]	@ (8001158 <UART_MspInit+0x19c>)
 8001036:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800103a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800103c:	4b46      	ldr	r3, [pc, #280]	@ (8001158 <UART_MspInit+0x19c>)
 800103e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001040:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001044:	623b      	str	r3, [r7, #32]
 8001046:	6a3b      	ldr	r3, [r7, #32]
    COM1_RX_GPIO_CLK_ENABLE();
 8001048:	4b43      	ldr	r3, [pc, #268]	@ (8001158 <UART_MspInit+0x19c>)
 800104a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800104c:	4a42      	ldr	r2, [pc, #264]	@ (8001158 <UART_MspInit+0x19c>)
 800104e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001052:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001054:	4b40      	ldr	r3, [pc, #256]	@ (8001158 <UART_MspInit+0x19c>)
 8001056:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001058:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800105c:	61fb      	str	r3, [r7, #28]
 800105e:	69fb      	ldr	r3, [r7, #28]
    COM1_CLK_ENABLE();
 8001060:	4b3d      	ldr	r3, [pc, #244]	@ (8001158 <UART_MspInit+0x19c>)
 8001062:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001064:	4a3c      	ldr	r2, [pc, #240]	@ (8001158 <UART_MspInit+0x19c>)
 8001066:	f043 0301 	orr.w	r3, r3, #1
 800106a:	65d3      	str	r3, [r2, #92]	@ 0x5c
 800106c:	4b3a      	ldr	r3, [pc, #232]	@ (8001158 <UART_MspInit+0x19c>)
 800106e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001070:	f003 0301 	and.w	r3, r3, #1
 8001074:	61bb      	str	r3, [r7, #24]
 8001076:	69bb      	ldr	r3, [r7, #24]
 8001078:	e023      	b.n	80010c2 <UART_MspInit+0x106>
  }
  else /* COM = COM2 */
  {
    COM2_TX_GPIO_CLK_ENABLE();
 800107a:	4b37      	ldr	r3, [pc, #220]	@ (8001158 <UART_MspInit+0x19c>)
 800107c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800107e:	4a36      	ldr	r2, [pc, #216]	@ (8001158 <UART_MspInit+0x19c>)
 8001080:	f043 0308 	orr.w	r3, r3, #8
 8001084:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001086:	4b34      	ldr	r3, [pc, #208]	@ (8001158 <UART_MspInit+0x19c>)
 8001088:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800108a:	f003 0308 	and.w	r3, r3, #8
 800108e:	617b      	str	r3, [r7, #20]
 8001090:	697b      	ldr	r3, [r7, #20]
    COM2_RX_GPIO_CLK_ENABLE();
 8001092:	4b31      	ldr	r3, [pc, #196]	@ (8001158 <UART_MspInit+0x19c>)
 8001094:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001096:	4a30      	ldr	r2, [pc, #192]	@ (8001158 <UART_MspInit+0x19c>)
 8001098:	f043 0308 	orr.w	r3, r3, #8
 800109c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800109e:	4b2e      	ldr	r3, [pc, #184]	@ (8001158 <UART_MspInit+0x19c>)
 80010a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010a2:	f003 0308 	and.w	r3, r3, #8
 80010a6:	613b      	str	r3, [r7, #16]
 80010a8:	693b      	ldr	r3, [r7, #16]
    COM2_CLK_ENABLE();
 80010aa:	4b2b      	ldr	r3, [pc, #172]	@ (8001158 <UART_MspInit+0x19c>)
 80010ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010ae:	4a2a      	ldr	r2, [pc, #168]	@ (8001158 <UART_MspInit+0x19c>)
 80010b0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80010b4:	6593      	str	r3, [r2, #88]	@ 0x58
 80010b6:	4b28      	ldr	r3, [pc, #160]	@ (8001158 <UART_MspInit+0x19c>)
 80010b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010ba:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80010be:	60fb      	str	r3, [r7, #12]
 80010c0:	68fb      	ldr	r3, [r7, #12]
  }

  /* Configure COM Tx as alternate function */
  GPIO_Init.Pin       = COM_TX_PIN[COM];
 80010c2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80010c6:	005b      	lsls	r3, r3, #1
 80010c8:	3360      	adds	r3, #96	@ 0x60
 80010ca:	443b      	add	r3, r7
 80010cc:	f833 3c2c 	ldrh.w	r3, [r3, #-44]
 80010d0:	64bb      	str	r3, [r7, #72]	@ 0x48
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 80010d2:	2302      	movs	r3, #2
 80010d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_HIGH;
 80010d6:	2302      	movs	r3, #2
 80010d8:	657b      	str	r3, [r7, #84]	@ 0x54
  GPIO_Init.Pull      = GPIO_PULLUP;
 80010da:	2301      	movs	r3, #1
 80010dc:	653b      	str	r3, [r7, #80]	@ 0x50
  GPIO_Init.Alternate = COM_TX_AF[COM];
 80010de:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80010e2:	3360      	adds	r3, #96	@ 0x60
 80010e4:	443b      	add	r3, r7
 80010e6:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 80010ea:	65bb      	str	r3, [r7, #88]	@ 0x58
  HAL_GPIO_Init(COM_TX_PORT[COM], &GPIO_Init);
 80010ec:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80010f0:	009b      	lsls	r3, r3, #2
 80010f2:	3360      	adds	r3, #96	@ 0x60
 80010f4:	443b      	add	r3, r7
 80010f6:	f853 3c20 	ldr.w	r3, [r3, #-32]
 80010fa:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 80010fe:	4611      	mov	r1, r2
 8001100:	4618      	mov	r0, r3
 8001102:	f000 fa39 	bl	8001578 <HAL_GPIO_Init>

  /* Configure COM Rx as alternate function */
  GPIO_Init.Pin       = COM_RX_PIN[COM];
 8001106:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800110a:	005b      	lsls	r3, r3, #1
 800110c:	3360      	adds	r3, #96	@ 0x60
 800110e:	443b      	add	r3, r7
 8001110:	f833 3c30 	ldrh.w	r3, [r3, #-48]
 8001114:	64bb      	str	r3, [r7, #72]	@ 0x48
  GPIO_Init.Alternate = COM_RX_AF[COM];
 8001116:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800111a:	3360      	adds	r3, #96	@ 0x60
 800111c:	443b      	add	r3, r7
 800111e:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 8001122:	65bb      	str	r3, [r7, #88]	@ 0x58
  HAL_GPIO_Init(COM_RX_PORT[COM], &GPIO_Init);
 8001124:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8001128:	009b      	lsls	r3, r3, #2
 800112a:	3360      	adds	r3, #96	@ 0x60
 800112c:	443b      	add	r3, r7
 800112e:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8001132:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 8001136:	4611      	mov	r1, r2
 8001138:	4618      	mov	r0, r3
 800113a:	f000 fa1d 	bl	8001578 <HAL_GPIO_Init>
}
 800113e:	bf00      	nop
 8001140:	3760      	adds	r7, #96	@ 0x60
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	080044cc 	.word	0x080044cc
 800114c:	080044d4 	.word	0x080044d4
 8001150:	080044d8 	.word	0x080044d8
 8001154:	40008000 	.word	0x40008000
 8001158:	40021000 	.word	0x40021000

0800115c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b082      	sub	sp, #8
 8001160:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001162:	2300      	movs	r3, #0
 8001164:	71fb      	strb	r3, [r7, #7]

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8001166:	2004      	movs	r0, #4
 8001168:	f000 f93e 	bl	80013e8 <HAL_NVIC_SetPriorityGrouping>

  /* Insure time base clock coherency */
  SystemCoreClockUpdate();
 800116c:	f7ff fc32 	bl	80009d4 <SystemCoreClockUpdate>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001170:	2000      	movs	r0, #0
 8001172:	f000 f80d 	bl	8001190 <HAL_InitTick>
 8001176:	4603      	mov	r3, r0
 8001178:	2b00      	cmp	r3, #0
 800117a:	d002      	beq.n	8001182 <HAL_Init+0x26>
  {
    status = HAL_ERROR;
 800117c:	2301      	movs	r3, #1
 800117e:	71fb      	strb	r3, [r7, #7]
 8001180:	e001      	b.n	8001186 <HAL_Init+0x2a>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001182:	f7ff fb17 	bl	80007b4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001186:	79fb      	ldrb	r3, [r7, #7]
}
 8001188:	4618      	mov	r0, r3
 800118a:	3708      	adds	r7, #8
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}

08001190 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b084      	sub	sp, #16
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001198:	2300      	movs	r3, #0
 800119a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800119c:	4b17      	ldr	r3, [pc, #92]	@ (80011fc <HAL_InitTick+0x6c>)
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d023      	beq.n	80011ec <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80011a4:	4b16      	ldr	r3, [pc, #88]	@ (8001200 <HAL_InitTick+0x70>)
 80011a6:	681a      	ldr	r2, [r3, #0]
 80011a8:	4b14      	ldr	r3, [pc, #80]	@ (80011fc <HAL_InitTick+0x6c>)
 80011aa:	781b      	ldrb	r3, [r3, #0]
 80011ac:	4619      	mov	r1, r3
 80011ae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80011b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80011ba:	4618      	mov	r0, r3
 80011bc:	f000 f947 	bl	800144e <HAL_SYSTICK_Config>
 80011c0:	4603      	mov	r3, r0
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d10f      	bne.n	80011e6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	2b07      	cmp	r3, #7
 80011ca:	d809      	bhi.n	80011e0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011cc:	2200      	movs	r2, #0
 80011ce:	6879      	ldr	r1, [r7, #4]
 80011d0:	f04f 30ff 	mov.w	r0, #4294967295
 80011d4:	f000 f913 	bl	80013fe <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80011d8:	4a0a      	ldr	r2, [pc, #40]	@ (8001204 <HAL_InitTick+0x74>)
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	6013      	str	r3, [r2, #0]
 80011de:	e007      	b.n	80011f0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80011e0:	2301      	movs	r3, #1
 80011e2:	73fb      	strb	r3, [r7, #15]
 80011e4:	e004      	b.n	80011f0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80011e6:	2301      	movs	r3, #1
 80011e8:	73fb      	strb	r3, [r7, #15]
 80011ea:	e001      	b.n	80011f0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80011ec:	2301      	movs	r3, #1
 80011ee:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80011f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80011f2:	4618      	mov	r0, r3
 80011f4:	3710      	adds	r7, #16
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	20000030 	.word	0x20000030
 8001200:	20000000 	.word	0x20000000
 8001204:	2000002c 	.word	0x2000002c

08001208 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800120c:	4b06      	ldr	r3, [pc, #24]	@ (8001228 <HAL_IncTick+0x20>)
 800120e:	781b      	ldrb	r3, [r3, #0]
 8001210:	461a      	mov	r2, r3
 8001212:	4b06      	ldr	r3, [pc, #24]	@ (800122c <HAL_IncTick+0x24>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	4413      	add	r3, r2
 8001218:	4a04      	ldr	r2, [pc, #16]	@ (800122c <HAL_IncTick+0x24>)
 800121a:	6013      	str	r3, [r2, #0]
}
 800121c:	bf00      	nop
 800121e:	46bd      	mov	sp, r7
 8001220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001224:	4770      	bx	lr
 8001226:	bf00      	nop
 8001228:	20000030 	.word	0x20000030
 800122c:	200001fc 	.word	0x200001fc

08001230 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001230:	b480      	push	{r7}
 8001232:	af00      	add	r7, sp, #0
  return uwTick;
 8001234:	4b03      	ldr	r3, [pc, #12]	@ (8001244 <HAL_GetTick+0x14>)
 8001236:	681b      	ldr	r3, [r3, #0]
}
 8001238:	4618      	mov	r0, r3
 800123a:	46bd      	mov	sp, r7
 800123c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001240:	4770      	bx	lr
 8001242:	bf00      	nop
 8001244:	200001fc 	.word	0x200001fc

08001248 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001248:	b480      	push	{r7}
 800124a:	b085      	sub	sp, #20
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	f003 0307 	and.w	r3, r3, #7
 8001256:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001258:	4b0c      	ldr	r3, [pc, #48]	@ (800128c <__NVIC_SetPriorityGrouping+0x44>)
 800125a:	68db      	ldr	r3, [r3, #12]
 800125c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800125e:	68ba      	ldr	r2, [r7, #8]
 8001260:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001264:	4013      	ands	r3, r2
 8001266:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800126c:	68bb      	ldr	r3, [r7, #8]
 800126e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001270:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001274:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001278:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800127a:	4a04      	ldr	r2, [pc, #16]	@ (800128c <__NVIC_SetPriorityGrouping+0x44>)
 800127c:	68bb      	ldr	r3, [r7, #8]
 800127e:	60d3      	str	r3, [r2, #12]
}
 8001280:	bf00      	nop
 8001282:	3714      	adds	r7, #20
 8001284:	46bd      	mov	sp, r7
 8001286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128a:	4770      	bx	lr
 800128c:	e000ed00 	.word	0xe000ed00

08001290 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001290:	b480      	push	{r7}
 8001292:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001294:	4b04      	ldr	r3, [pc, #16]	@ (80012a8 <__NVIC_GetPriorityGrouping+0x18>)
 8001296:	68db      	ldr	r3, [r3, #12]
 8001298:	0a1b      	lsrs	r3, r3, #8
 800129a:	f003 0307 	and.w	r3, r3, #7
}
 800129e:	4618      	mov	r0, r3
 80012a0:	46bd      	mov	sp, r7
 80012a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a6:	4770      	bx	lr
 80012a8:	e000ed00 	.word	0xe000ed00

080012ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012ac:	b480      	push	{r7}
 80012ae:	b083      	sub	sp, #12
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	4603      	mov	r3, r0
 80012b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	db0b      	blt.n	80012d6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80012be:	79fb      	ldrb	r3, [r7, #7]
 80012c0:	f003 021f 	and.w	r2, r3, #31
 80012c4:	4907      	ldr	r1, [pc, #28]	@ (80012e4 <__NVIC_EnableIRQ+0x38>)
 80012c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ca:	095b      	lsrs	r3, r3, #5
 80012cc:	2001      	movs	r0, #1
 80012ce:	fa00 f202 	lsl.w	r2, r0, r2
 80012d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80012d6:	bf00      	nop
 80012d8:	370c      	adds	r7, #12
 80012da:	46bd      	mov	sp, r7
 80012dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e0:	4770      	bx	lr
 80012e2:	bf00      	nop
 80012e4:	e000e100 	.word	0xe000e100

080012e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012e8:	b480      	push	{r7}
 80012ea:	b083      	sub	sp, #12
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	4603      	mov	r3, r0
 80012f0:	6039      	str	r1, [r7, #0]
 80012f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	db0a      	blt.n	8001312 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	b2da      	uxtb	r2, r3
 8001300:	490c      	ldr	r1, [pc, #48]	@ (8001334 <__NVIC_SetPriority+0x4c>)
 8001302:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001306:	0152      	lsls	r2, r2, #5
 8001308:	b2d2      	uxtb	r2, r2
 800130a:	440b      	add	r3, r1
 800130c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001310:	e00a      	b.n	8001328 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001312:	683b      	ldr	r3, [r7, #0]
 8001314:	b2da      	uxtb	r2, r3
 8001316:	4908      	ldr	r1, [pc, #32]	@ (8001338 <__NVIC_SetPriority+0x50>)
 8001318:	79fb      	ldrb	r3, [r7, #7]
 800131a:	f003 030f 	and.w	r3, r3, #15
 800131e:	3b04      	subs	r3, #4
 8001320:	0152      	lsls	r2, r2, #5
 8001322:	b2d2      	uxtb	r2, r2
 8001324:	440b      	add	r3, r1
 8001326:	761a      	strb	r2, [r3, #24]
}
 8001328:	bf00      	nop
 800132a:	370c      	adds	r7, #12
 800132c:	46bd      	mov	sp, r7
 800132e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001332:	4770      	bx	lr
 8001334:	e000e100 	.word	0xe000e100
 8001338:	e000ed00 	.word	0xe000ed00

0800133c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800133c:	b480      	push	{r7}
 800133e:	b089      	sub	sp, #36	@ 0x24
 8001340:	af00      	add	r7, sp, #0
 8001342:	60f8      	str	r0, [r7, #12]
 8001344:	60b9      	str	r1, [r7, #8]
 8001346:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	f003 0307 	and.w	r3, r3, #7
 800134e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001350:	69fb      	ldr	r3, [r7, #28]
 8001352:	f1c3 0307 	rsb	r3, r3, #7
 8001356:	2b03      	cmp	r3, #3
 8001358:	bf28      	it	cs
 800135a:	2303      	movcs	r3, #3
 800135c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800135e:	69fb      	ldr	r3, [r7, #28]
 8001360:	3303      	adds	r3, #3
 8001362:	2b06      	cmp	r3, #6
 8001364:	d902      	bls.n	800136c <NVIC_EncodePriority+0x30>
 8001366:	69fb      	ldr	r3, [r7, #28]
 8001368:	3b04      	subs	r3, #4
 800136a:	e000      	b.n	800136e <NVIC_EncodePriority+0x32>
 800136c:	2300      	movs	r3, #0
 800136e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001370:	f04f 32ff 	mov.w	r2, #4294967295
 8001374:	69bb      	ldr	r3, [r7, #24]
 8001376:	fa02 f303 	lsl.w	r3, r2, r3
 800137a:	43da      	mvns	r2, r3
 800137c:	68bb      	ldr	r3, [r7, #8]
 800137e:	401a      	ands	r2, r3
 8001380:	697b      	ldr	r3, [r7, #20]
 8001382:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001384:	f04f 31ff 	mov.w	r1, #4294967295
 8001388:	697b      	ldr	r3, [r7, #20]
 800138a:	fa01 f303 	lsl.w	r3, r1, r3
 800138e:	43d9      	mvns	r1, r3
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001394:	4313      	orrs	r3, r2
         );
}
 8001396:	4618      	mov	r0, r3
 8001398:	3724      	adds	r7, #36	@ 0x24
 800139a:	46bd      	mov	sp, r7
 800139c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a0:	4770      	bx	lr
	...

080013a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b082      	sub	sp, #8
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	3b01      	subs	r3, #1
 80013b0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80013b4:	d301      	bcc.n	80013ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80013b6:	2301      	movs	r3, #1
 80013b8:	e00f      	b.n	80013da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013ba:	4a0a      	ldr	r2, [pc, #40]	@ (80013e4 <SysTick_Config+0x40>)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	3b01      	subs	r3, #1
 80013c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80013c2:	2107      	movs	r1, #7
 80013c4:	f04f 30ff 	mov.w	r0, #4294967295
 80013c8:	f7ff ff8e 	bl	80012e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013cc:	4b05      	ldr	r3, [pc, #20]	@ (80013e4 <SysTick_Config+0x40>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013d2:	4b04      	ldr	r3, [pc, #16]	@ (80013e4 <SysTick_Config+0x40>)
 80013d4:	2207      	movs	r2, #7
 80013d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013d8:	2300      	movs	r3, #0
}
 80013da:	4618      	mov	r0, r3
 80013dc:	3708      	adds	r7, #8
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	e000e010 	.word	0xe000e010

080013e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b082      	sub	sp, #8
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80013f0:	6878      	ldr	r0, [r7, #4]
 80013f2:	f7ff ff29 	bl	8001248 <__NVIC_SetPriorityGrouping>
}
 80013f6:	bf00      	nop
 80013f8:	3708      	adds	r7, #8
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}

080013fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 7
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013fe:	b580      	push	{r7, lr}
 8001400:	b086      	sub	sp, #24
 8001402:	af00      	add	r7, sp, #0
 8001404:	4603      	mov	r3, r0
 8001406:	60b9      	str	r1, [r7, #8]
 8001408:	607a      	str	r2, [r7, #4]
 800140a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800140c:	f7ff ff40 	bl	8001290 <__NVIC_GetPriorityGrouping>
 8001410:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001412:	687a      	ldr	r2, [r7, #4]
 8001414:	68b9      	ldr	r1, [r7, #8]
 8001416:	6978      	ldr	r0, [r7, #20]
 8001418:	f7ff ff90 	bl	800133c <NVIC_EncodePriority>
 800141c:	4602      	mov	r2, r0
 800141e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001422:	4611      	mov	r1, r2
 8001424:	4618      	mov	r0, r3
 8001426:	f7ff ff5f 	bl	80012e8 <__NVIC_SetPriority>
}
 800142a:	bf00      	nop
 800142c:	3718      	adds	r7, #24
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}

08001432 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001432:	b580      	push	{r7, lr}
 8001434:	b082      	sub	sp, #8
 8001436:	af00      	add	r7, sp, #0
 8001438:	4603      	mov	r3, r0
 800143a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800143c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001440:	4618      	mov	r0, r3
 8001442:	f7ff ff33 	bl	80012ac <__NVIC_EnableIRQ>
}
 8001446:	bf00      	nop
 8001448:	3708      	adds	r7, #8
 800144a:	46bd      	mov	sp, r7
 800144c:	bd80      	pop	{r7, pc}

0800144e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800144e:	b580      	push	{r7, lr}
 8001450:	b082      	sub	sp, #8
 8001452:	af00      	add	r7, sp, #0
 8001454:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001456:	6878      	ldr	r0, [r7, #4]
 8001458:	f7ff ffa4 	bl	80013a4 <SysTick_Config>
 800145c:	4603      	mov	r3, r0
}
 800145e:	4618      	mov	r0, r3
 8001460:	3708      	adds	r7, #8
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}

08001466 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8001466:	b480      	push	{r7}
 8001468:	b087      	sub	sp, #28
 800146a:	af00      	add	r7, sp, #0
 800146c:	60f8      	str	r0, [r7, #12]
 800146e:	460b      	mov	r3, r1
 8001470:	607a      	str	r2, [r7, #4]
 8001472:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8001474:	2300      	movs	r3, #0
 8001476:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 8001478:	7afb      	ldrb	r3, [r7, #11]
 800147a:	2b02      	cmp	r3, #2
 800147c:	d011      	beq.n	80014a2 <HAL_EXTI_RegisterCallback+0x3c>
 800147e:	2b02      	cmp	r3, #2
 8001480:	dc13      	bgt.n	80014aa <HAL_EXTI_RegisterCallback+0x44>
 8001482:	2b00      	cmp	r3, #0
 8001484:	d002      	beq.n	800148c <HAL_EXTI_RegisterCallback+0x26>
 8001486:	2b01      	cmp	r3, #1
 8001488:	d007      	beq.n	800149a <HAL_EXTI_RegisterCallback+0x34>
 800148a:	e00e      	b.n	80014aa <HAL_EXTI_RegisterCallback+0x44>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	687a      	ldr	r2, [r7, #4]
 8001490:	605a      	str	r2, [r3, #4]
      hexti->FallingCallback = pPendingCbfn;
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	687a      	ldr	r2, [r7, #4]
 8001496:	609a      	str	r2, [r3, #8]
      break;
 8001498:	e00a      	b.n	80014b0 <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_RISING_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	687a      	ldr	r2, [r7, #4]
 800149e:	605a      	str	r2, [r3, #4]
      break;
 80014a0:	e006      	b.n	80014b0 <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_FALLING_CB_ID:
      hexti->FallingCallback = pPendingCbfn;
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	687a      	ldr	r2, [r7, #4]
 80014a6:	609a      	str	r2, [r3, #8]
      break;
 80014a8:	e002      	b.n	80014b0 <HAL_EXTI_RegisterCallback+0x4a>

    default:
      status = HAL_ERROR;
 80014aa:	2301      	movs	r3, #1
 80014ac:	75fb      	strb	r3, [r7, #23]
      break;
 80014ae:	bf00      	nop
  }

  return status;
 80014b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80014b2:	4618      	mov	r0, r3
 80014b4:	371c      	adds	r7, #28
 80014b6:	46bd      	mov	sp, r7
 80014b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014bc:	4770      	bx	lr

080014be <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 80014be:	b480      	push	{r7}
 80014c0:	b083      	sub	sp, #12
 80014c2:	af00      	add	r7, sp, #0
 80014c4:	6078      	str	r0, [r7, #4]
 80014c6:	6039      	str	r1, [r7, #0]
  /* Check null pointer */
  if(hexti == NULL)
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d101      	bne.n	80014d2 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 80014ce:	2301      	movs	r3, #1
 80014d0:	e003      	b.n	80014da <HAL_EXTI_GetHandle+0x1c>

  /* Check parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Store line number as handle private field */
  hexti->Line = ExtiLine;
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	683a      	ldr	r2, [r7, #0]
 80014d6:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80014d8:	2300      	movs	r3, #0
}
 80014da:	4618      	mov	r0, r3
 80014dc:	370c      	adds	r7, #12
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr
	...

080014e8 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b086      	sub	sp, #24
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	0c1b      	lsrs	r3, r3, #16
 80014f6:	f003 0301 	and.w	r3, r3, #1
 80014fa:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f003 031f 	and.w	r3, r3, #31
 8001504:	2201      	movs	r2, #1
 8001506:	fa02 f303 	lsl.w	r3, r2, r3
 800150a:	613b      	str	r3, [r7, #16]

  /* Get rising edge pending bit  */
  regaddr = (&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
 800150c:	697b      	ldr	r3, [r7, #20]
 800150e:	015a      	lsls	r2, r3, #5
 8001510:	4b17      	ldr	r3, [pc, #92]	@ (8001570 <HAL_EXTI_IRQHandler+0x88>)
 8001512:	4413      	add	r3, r2
 8001514:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	693a      	ldr	r2, [r7, #16]
 800151c:	4013      	ands	r3, r2
 800151e:	60bb      	str	r3, [r7, #8]

  if(regval != 0U)
 8001520:	68bb      	ldr	r3, [r7, #8]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d009      	beq.n	800153a <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	693a      	ldr	r2, [r7, #16]
 800152a:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if(hexti->RisingCallback != NULL)
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	685b      	ldr	r3, [r3, #4]
 8001530:	2b00      	cmp	r3, #0
 8001532:	d002      	beq.n	800153a <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->RisingCallback();
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	685b      	ldr	r3, [r3, #4]
 8001538:	4798      	blx	r3
    }
  }

  /* Get falling edge pending bit  */
  regaddr = (&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
 800153a:	697b      	ldr	r3, [r7, #20]
 800153c:	015a      	lsls	r2, r3, #5
 800153e:	4b0d      	ldr	r3, [pc, #52]	@ (8001574 <HAL_EXTI_IRQHandler+0x8c>)
 8001540:	4413      	add	r3, r2
 8001542:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	693a      	ldr	r2, [r7, #16]
 800154a:	4013      	ands	r3, r2
 800154c:	60bb      	str	r3, [r7, #8]

  if(regval != 0U)
 800154e:	68bb      	ldr	r3, [r7, #8]
 8001550:	2b00      	cmp	r3, #0
 8001552:	d009      	beq.n	8001568 <HAL_EXTI_IRQHandler+0x80>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	693a      	ldr	r2, [r7, #16]
 8001558:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if(hexti->FallingCallback != NULL)
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	689b      	ldr	r3, [r3, #8]
 800155e:	2b00      	cmp	r3, #0
 8001560:	d002      	beq.n	8001568 <HAL_EXTI_IRQHandler+0x80>
    {
      hexti->FallingCallback();
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	689b      	ldr	r3, [r3, #8]
 8001566:	4798      	blx	r3
    }
  }
}
 8001568:	bf00      	nop
 800156a:	3718      	adds	r7, #24
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}
 8001570:	4002f40c 	.word	0x4002f40c
 8001574:	4002f410 	.word	0x4002f410

08001578 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001578:	b480      	push	{r7}
 800157a:	b087      	sub	sp, #28
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
 8001580:	6039      	str	r1, [r7, #0]
  uint32_t position = 0U;
 8001582:	2300      	movs	r3, #0
 8001584:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001586:	e158      	b.n	800183a <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	681a      	ldr	r2, [r3, #0]
 800158c:	2101      	movs	r1, #1
 800158e:	697b      	ldr	r3, [r7, #20]
 8001590:	fa01 f303 	lsl.w	r3, r1, r3
 8001594:	4013      	ands	r3, r2
 8001596:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	2b00      	cmp	r3, #0
 800159c:	f000 814a 	beq.w	8001834 <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	685b      	ldr	r3, [r3, #4]
 80015a4:	f003 0303 	and.w	r3, r3, #3
 80015a8:	2b01      	cmp	r3, #1
 80015aa:	d005      	beq.n	80015b8 <HAL_GPIO_Init+0x40>
 80015ac:	683b      	ldr	r3, [r7, #0]
 80015ae:	685b      	ldr	r3, [r3, #4]
 80015b0:	f003 0303 	and.w	r3, r3, #3
 80015b4:	2b02      	cmp	r3, #2
 80015b6:	d130      	bne.n	800161a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	689b      	ldr	r3, [r3, #8]
 80015bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80015be:	697b      	ldr	r3, [r7, #20]
 80015c0:	005b      	lsls	r3, r3, #1
 80015c2:	2203      	movs	r2, #3
 80015c4:	fa02 f303 	lsl.w	r3, r2, r3
 80015c8:	43db      	mvns	r3, r3
 80015ca:	693a      	ldr	r2, [r7, #16]
 80015cc:	4013      	ands	r3, r2
 80015ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80015d0:	683b      	ldr	r3, [r7, #0]
 80015d2:	68da      	ldr	r2, [r3, #12]
 80015d4:	697b      	ldr	r3, [r7, #20]
 80015d6:	005b      	lsls	r3, r3, #1
 80015d8:	fa02 f303 	lsl.w	r3, r2, r3
 80015dc:	693a      	ldr	r2, [r7, #16]
 80015de:	4313      	orrs	r3, r2
 80015e0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	693a      	ldr	r2, [r7, #16]
 80015e6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	685b      	ldr	r3, [r3, #4]
 80015ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80015ee:	2201      	movs	r2, #1
 80015f0:	697b      	ldr	r3, [r7, #20]
 80015f2:	fa02 f303 	lsl.w	r3, r2, r3
 80015f6:	43db      	mvns	r3, r3
 80015f8:	693a      	ldr	r2, [r7, #16]
 80015fa:	4013      	ands	r3, r2
 80015fc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	685b      	ldr	r3, [r3, #4]
 8001602:	091b      	lsrs	r3, r3, #4
 8001604:	f003 0201 	and.w	r2, r3, #1
 8001608:	697b      	ldr	r3, [r7, #20]
 800160a:	fa02 f303 	lsl.w	r3, r2, r3
 800160e:	693a      	ldr	r2, [r7, #16]
 8001610:	4313      	orrs	r3, r2
 8001612:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	693a      	ldr	r2, [r7, #16]
 8001618:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800161a:	683b      	ldr	r3, [r7, #0]
 800161c:	685b      	ldr	r3, [r3, #4]
 800161e:	f003 0303 	and.w	r3, r3, #3
 8001622:	2b03      	cmp	r3, #3
 8001624:	d017      	beq.n	8001656 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	68db      	ldr	r3, [r3, #12]
 800162a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800162c:	697b      	ldr	r3, [r7, #20]
 800162e:	005b      	lsls	r3, r3, #1
 8001630:	2203      	movs	r2, #3
 8001632:	fa02 f303 	lsl.w	r3, r2, r3
 8001636:	43db      	mvns	r3, r3
 8001638:	693a      	ldr	r2, [r7, #16]
 800163a:	4013      	ands	r3, r2
 800163c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800163e:	683b      	ldr	r3, [r7, #0]
 8001640:	689a      	ldr	r2, [r3, #8]
 8001642:	697b      	ldr	r3, [r7, #20]
 8001644:	005b      	lsls	r3, r3, #1
 8001646:	fa02 f303 	lsl.w	r3, r2, r3
 800164a:	693a      	ldr	r2, [r7, #16]
 800164c:	4313      	orrs	r3, r2
 800164e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	693a      	ldr	r2, [r7, #16]
 8001654:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001656:	683b      	ldr	r3, [r7, #0]
 8001658:	685b      	ldr	r3, [r3, #4]
 800165a:	f003 0303 	and.w	r3, r3, #3
 800165e:	2b02      	cmp	r3, #2
 8001660:	d123      	bne.n	80016aa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001662:	697b      	ldr	r3, [r7, #20]
 8001664:	08da      	lsrs	r2, r3, #3
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	3208      	adds	r2, #8
 800166a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800166e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << ((position & 0x07U) * 4U)) ;
 8001670:	697b      	ldr	r3, [r7, #20]
 8001672:	f003 0307 	and.w	r3, r3, #7
 8001676:	009b      	lsls	r3, r3, #2
 8001678:	220f      	movs	r2, #15
 800167a:	fa02 f303 	lsl.w	r3, r2, r3
 800167e:	43db      	mvns	r3, r3
 8001680:	693a      	ldr	r2, [r7, #16]
 8001682:	4013      	ands	r3, r2
 8001684:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001686:	683b      	ldr	r3, [r7, #0]
 8001688:	691a      	ldr	r2, [r3, #16]
 800168a:	697b      	ldr	r3, [r7, #20]
 800168c:	f003 0307 	and.w	r3, r3, #7
 8001690:	009b      	lsls	r3, r3, #2
 8001692:	fa02 f303 	lsl.w	r3, r2, r3
 8001696:	693a      	ldr	r2, [r7, #16]
 8001698:	4313      	orrs	r3, r2
 800169a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800169c:	697b      	ldr	r3, [r7, #20]
 800169e:	08da      	lsrs	r2, r3, #3
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	3208      	adds	r2, #8
 80016a4:	6939      	ldr	r1, [r7, #16]
 80016a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80016b0:	697b      	ldr	r3, [r7, #20]
 80016b2:	005b      	lsls	r3, r3, #1
 80016b4:	2203      	movs	r2, #3
 80016b6:	fa02 f303 	lsl.w	r3, r2, r3
 80016ba:	43db      	mvns	r3, r3
 80016bc:	693a      	ldr	r2, [r7, #16]
 80016be:	4013      	ands	r3, r2
 80016c0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80016c2:	683b      	ldr	r3, [r7, #0]
 80016c4:	685b      	ldr	r3, [r3, #4]
 80016c6:	f003 0203 	and.w	r2, r3, #3
 80016ca:	697b      	ldr	r3, [r7, #20]
 80016cc:	005b      	lsls	r3, r3, #1
 80016ce:	fa02 f303 	lsl.w	r3, r2, r3
 80016d2:	693a      	ldr	r2, [r7, #16]
 80016d4:	4313      	orrs	r3, r2
 80016d6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	693a      	ldr	r2, [r7, #16]
 80016dc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	685b      	ldr	r3, [r3, #4]
 80016e2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	f000 80a4 	beq.w	8001834 <HAL_GPIO_Init+0x2bc>
      {
        temp = EXTI->EXTICR[position >> 2U];
 80016ec:	4a5a      	ldr	r2, [pc, #360]	@ (8001858 <HAL_GPIO_Init+0x2e0>)
 80016ee:	697b      	ldr	r3, [r7, #20]
 80016f0:	089b      	lsrs	r3, r3, #2
 80016f2:	3318      	adds	r3, #24
 80016f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016f8:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (8U * (position & 0x03U)));
 80016fa:	697b      	ldr	r3, [r7, #20]
 80016fc:	f003 0303 	and.w	r3, r3, #3
 8001700:	00db      	lsls	r3, r3, #3
 8001702:	220f      	movs	r2, #15
 8001704:	fa02 f303 	lsl.w	r3, r2, r3
 8001708:	43db      	mvns	r3, r3
 800170a:	693a      	ldr	r2, [r7, #16]
 800170c:	4013      	ands	r3, r2
 800170e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	4a52      	ldr	r2, [pc, #328]	@ (800185c <HAL_GPIO_Init+0x2e4>)
 8001714:	4293      	cmp	r3, r2
 8001716:	d025      	beq.n	8001764 <HAL_GPIO_Init+0x1ec>
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	4a51      	ldr	r2, [pc, #324]	@ (8001860 <HAL_GPIO_Init+0x2e8>)
 800171c:	4293      	cmp	r3, r2
 800171e:	d01f      	beq.n	8001760 <HAL_GPIO_Init+0x1e8>
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	4a50      	ldr	r2, [pc, #320]	@ (8001864 <HAL_GPIO_Init+0x2ec>)
 8001724:	4293      	cmp	r3, r2
 8001726:	d019      	beq.n	800175c <HAL_GPIO_Init+0x1e4>
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	4a4f      	ldr	r2, [pc, #316]	@ (8001868 <HAL_GPIO_Init+0x2f0>)
 800172c:	4293      	cmp	r3, r2
 800172e:	d013      	beq.n	8001758 <HAL_GPIO_Init+0x1e0>
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	4a4e      	ldr	r2, [pc, #312]	@ (800186c <HAL_GPIO_Init+0x2f4>)
 8001734:	4293      	cmp	r3, r2
 8001736:	d00d      	beq.n	8001754 <HAL_GPIO_Init+0x1dc>
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	4a4d      	ldr	r2, [pc, #308]	@ (8001870 <HAL_GPIO_Init+0x2f8>)
 800173c:	4293      	cmp	r3, r2
 800173e:	d007      	beq.n	8001750 <HAL_GPIO_Init+0x1d8>
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	4a4c      	ldr	r2, [pc, #304]	@ (8001874 <HAL_GPIO_Init+0x2fc>)
 8001744:	4293      	cmp	r3, r2
 8001746:	d101      	bne.n	800174c <HAL_GPIO_Init+0x1d4>
 8001748:	2306      	movs	r3, #6
 800174a:	e00c      	b.n	8001766 <HAL_GPIO_Init+0x1ee>
 800174c:	2307      	movs	r3, #7
 800174e:	e00a      	b.n	8001766 <HAL_GPIO_Init+0x1ee>
 8001750:	2305      	movs	r3, #5
 8001752:	e008      	b.n	8001766 <HAL_GPIO_Init+0x1ee>
 8001754:	2304      	movs	r3, #4
 8001756:	e006      	b.n	8001766 <HAL_GPIO_Init+0x1ee>
 8001758:	2303      	movs	r3, #3
 800175a:	e004      	b.n	8001766 <HAL_GPIO_Init+0x1ee>
 800175c:	2302      	movs	r3, #2
 800175e:	e002      	b.n	8001766 <HAL_GPIO_Init+0x1ee>
 8001760:	2301      	movs	r3, #1
 8001762:	e000      	b.n	8001766 <HAL_GPIO_Init+0x1ee>
 8001764:	2300      	movs	r3, #0
 8001766:	697a      	ldr	r2, [r7, #20]
 8001768:	f002 0203 	and.w	r2, r2, #3
 800176c:	00d2      	lsls	r2, r2, #3
 800176e:	4093      	lsls	r3, r2
 8001770:	693a      	ldr	r2, [r7, #16]
 8001772:	4313      	orrs	r3, r2
 8001774:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2U] = temp;
 8001776:	4938      	ldr	r1, [pc, #224]	@ (8001858 <HAL_GPIO_Init+0x2e0>)
 8001778:	697b      	ldr	r3, [r7, #20]
 800177a:	089b      	lsrs	r3, r3, #2
 800177c:	3318      	adds	r3, #24
 800177e:	693a      	ldr	r2, [r7, #16]
 8001780:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001784:	4b34      	ldr	r3, [pc, #208]	@ (8001858 <HAL_GPIO_Init+0x2e0>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	43db      	mvns	r3, r3
 800178e:	693a      	ldr	r2, [r7, #16]
 8001790:	4013      	ands	r3, r2
 8001792:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800179c:	2b00      	cmp	r3, #0
 800179e:	d003      	beq.n	80017a8 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80017a0:	693a      	ldr	r2, [r7, #16]
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	4313      	orrs	r3, r2
 80017a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80017a8:	4a2b      	ldr	r2, [pc, #172]	@ (8001858 <HAL_GPIO_Init+0x2e0>)
 80017aa:	693b      	ldr	r3, [r7, #16]
 80017ac:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80017ae:	4b2a      	ldr	r3, [pc, #168]	@ (8001858 <HAL_GPIO_Init+0x2e0>)
 80017b0:	685b      	ldr	r3, [r3, #4]
 80017b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	43db      	mvns	r3, r3
 80017b8:	693a      	ldr	r2, [r7, #16]
 80017ba:	4013      	ands	r3, r2
 80017bc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	685b      	ldr	r3, [r3, #4]
 80017c2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d003      	beq.n	80017d2 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 80017ca:	693a      	ldr	r2, [r7, #16]
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	4313      	orrs	r3, r2
 80017d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80017d2:	4a21      	ldr	r2, [pc, #132]	@ (8001858 <HAL_GPIO_Init+0x2e0>)
 80017d4:	693b      	ldr	r3, [r7, #16]
 80017d6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80017d8:	4b1f      	ldr	r3, [pc, #124]	@ (8001858 <HAL_GPIO_Init+0x2e0>)
 80017da:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80017de:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	43db      	mvns	r3, r3
 80017e4:	693a      	ldr	r2, [r7, #16]
 80017e6:	4013      	ands	r3, r2
 80017e8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	685b      	ldr	r3, [r3, #4]
 80017ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d003      	beq.n	80017fe <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80017f6:	693a      	ldr	r2, [r7, #16]
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	4313      	orrs	r3, r2
 80017fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80017fe:	4a16      	ldr	r2, [pc, #88]	@ (8001858 <HAL_GPIO_Init+0x2e0>)
 8001800:	693b      	ldr	r3, [r7, #16]
 8001802:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        temp = EXTI->IMR1;
 8001806:	4b14      	ldr	r3, [pc, #80]	@ (8001858 <HAL_GPIO_Init+0x2e0>)
 8001808:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800180c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	43db      	mvns	r3, r3
 8001812:	693a      	ldr	r2, [r7, #16]
 8001814:	4013      	ands	r3, r2
 8001816:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	685b      	ldr	r3, [r3, #4]
 800181c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001820:	2b00      	cmp	r3, #0
 8001822:	d003      	beq.n	800182c <HAL_GPIO_Init+0x2b4>
        {
          temp |= iocurrent;
 8001824:	693a      	ldr	r2, [r7, #16]
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	4313      	orrs	r3, r2
 800182a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800182c:	4a0a      	ldr	r2, [pc, #40]	@ (8001858 <HAL_GPIO_Init+0x2e0>)
 800182e:	693b      	ldr	r3, [r7, #16]
 8001830:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8001834:	697b      	ldr	r3, [r7, #20]
 8001836:	3301      	adds	r3, #1
 8001838:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800183a:	683b      	ldr	r3, [r7, #0]
 800183c:	681a      	ldr	r2, [r3, #0]
 800183e:	697b      	ldr	r3, [r7, #20]
 8001840:	fa22 f303 	lsr.w	r3, r2, r3
 8001844:	2b00      	cmp	r3, #0
 8001846:	f47f ae9f 	bne.w	8001588 <HAL_GPIO_Init+0x10>
  }
}
 800184a:	bf00      	nop
 800184c:	bf00      	nop
 800184e:	371c      	adds	r7, #28
 8001850:	46bd      	mov	sp, r7
 8001852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001856:	4770      	bx	lr
 8001858:	4002f400 	.word	0x4002f400
 800185c:	42020000 	.word	0x42020000
 8001860:	42020400 	.word	0x42020400
 8001864:	42020800 	.word	0x42020800
 8001868:	42020c00 	.word	0x42020c00
 800186c:	42021000 	.word	0x42021000
 8001870:	42021400 	.word	0x42021400
 8001874:	42021800 	.word	0x42021800

08001878 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001878:	b480      	push	{r7}
 800187a:	b083      	sub	sp, #12
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
 8001880:	460b      	mov	r3, r1
 8001882:	807b      	strh	r3, [r7, #2]
 8001884:	4613      	mov	r3, r2
 8001886:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001888:	787b      	ldrb	r3, [r7, #1]
 800188a:	2b00      	cmp	r3, #0
 800188c:	d003      	beq.n	8001896 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800188e:	887a      	ldrh	r2, [r7, #2]
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001894:	e002      	b.n	800189c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001896:	887a      	ldrh	r2, [r7, #2]
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800189c:	bf00      	nop
 800189e:	370c      	adds	r7, #12
 80018a0:	46bd      	mov	sp, r7
 80018a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a6:	4770      	bx	lr

080018a8 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80018a8:	b480      	push	{r7}
 80018aa:	b085      	sub	sp, #20
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
 80018b0:	460b      	mov	r3, r1
 80018b2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	695b      	ldr	r3, [r3, #20]
 80018b8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80018ba:	887a      	ldrh	r2, [r7, #2]
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	4013      	ands	r3, r2
 80018c0:	041a      	lsls	r2, r3, #16
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	43d9      	mvns	r1, r3
 80018c6:	887b      	ldrh	r3, [r7, #2]
 80018c8:	400b      	ands	r3, r1
 80018ca:	431a      	orrs	r2, r3
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	619a      	str	r2, [r3, #24]
}
 80018d0:	bf00      	nop
 80018d2:	3714      	adds	r7, #20
 80018d4:	46bd      	mov	sp, r7
 80018d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018da:	4770      	bx	lr

080018dc <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 80018dc:	b480      	push	{r7}
 80018de:	b085      	sub	sp, #20
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80018e4:	2300      	movs	r3, #0
 80018e6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 80018e8:	4b0b      	ldr	r3, [pc, #44]	@ (8001918 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f003 0301 	and.w	r3, r3, #1
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d002      	beq.n	80018fa <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 80018f4:	2301      	movs	r3, #1
 80018f6:	73fb      	strb	r3, [r7, #15]
 80018f8:	e007      	b.n	800190a <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 80018fa:	4b07      	ldr	r3, [pc, #28]	@ (8001918 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f023 0204 	bic.w	r2, r3, #4
 8001902:	4905      	ldr	r1, [pc, #20]	@ (8001918 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	4313      	orrs	r3, r2
 8001908:	600b      	str	r3, [r1, #0]
  }

  return status;
 800190a:	7bfb      	ldrb	r3, [r7, #15]
}
 800190c:	4618      	mov	r0, r3
 800190e:	3714      	adds	r7, #20
 8001910:	46bd      	mov	sp, r7
 8001912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001916:	4770      	bx	lr
 8001918:	40030400 	.word	0x40030400

0800191c <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 800191c:	b480      	push	{r7}
 800191e:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8001920:	4b05      	ldr	r3, [pc, #20]	@ (8001938 <HAL_ICACHE_Enable+0x1c>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4a04      	ldr	r2, [pc, #16]	@ (8001938 <HAL_ICACHE_Enable+0x1c>)
 8001926:	f043 0301 	orr.w	r3, r3, #1
 800192a:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800192c:	2300      	movs	r3, #0
}
 800192e:	4618      	mov	r0, r3
 8001930:	46bd      	mov	sp, r7
 8001932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001936:	4770      	bx	lr
 8001938:	40030400 	.word	0x40030400

0800193c <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE0, PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800193c:	b480      	push	{r7}
 800193e:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8001940:	4b04      	ldr	r3, [pc, #16]	@ (8001954 <HAL_PWREx_GetVoltageRange+0x18>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8001948:	4618      	mov	r0, r3
 800194a:	46bd      	mov	sp, r7
 800194c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001950:	4770      	bx	lr
 8001952:	bf00      	nop
 8001954:	40007000 	.word	0x40007000

08001958 <HAL_PWREx_ControlVoltageScaling>:
  * @note  The VOS shall NOT be changed in LP Mode of if LP mode is asked.
  * @note  The function shall not be called in Low-power run mode (meaningless and misleading).
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b084      	sub	sp, #16
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  uint32_t vos_old = READ_BIT(PWR->CR1, PWR_CR1_VOS);
 8001960:	4b27      	ldr	r3, [pc, #156]	@ (8001a00 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001968:	60bb      	str	r3, [r7, #8]

  /* VOS shall not be changed in LP Mode            */
  /* or if LP Mode is asked but not yet established */
  if (HAL_PWREx_SMPS_GetEffectiveMode() == PWR_SMPS_LOW_POWER)
 800196a:	f000 f861 	bl	8001a30 <HAL_PWREx_SMPS_GetEffectiveMode>
 800196e:	4603      	mov	r3, r0
 8001970:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001974:	d101      	bne.n	800197a <HAL_PWREx_ControlVoltageScaling+0x22>
  {
    return HAL_ERROR;
 8001976:	2301      	movs	r3, #1
 8001978:	e03e      	b.n	80019f8 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }
  if (READ_BIT(PWR->CR4, PWR_CR4_SMPSLPEN) == PWR_CR4_SMPSLPEN)
 800197a:	4b21      	ldr	r3, [pc, #132]	@ (8001a00 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800197c:	68db      	ldr	r3, [r3, #12]
 800197e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001982:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001986:	d101      	bne.n	800198c <HAL_PWREx_ControlVoltageScaling+0x34>
  {
    return HAL_ERROR;
 8001988:	2301      	movs	r3, #1
 800198a:	e035      	b.n	80019f8 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 800198c:	68ba      	ldr	r2, [r7, #8]
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	429a      	cmp	r2, r3
 8001992:	d101      	bne.n	8001998 <HAL_PWREx_ControlVoltageScaling+0x40>
  {
    return HAL_OK;
 8001994:	2300      	movs	r3, #0
 8001996:	e02f      	b.n	80019f8 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001998:	4b19      	ldr	r3, [pc, #100]	@ (8001a00 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 80019a0:	4917      	ldr	r1, [pc, #92]	@ (8001a00 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	4313      	orrs	r3, r2
 80019a6:	600b      	str	r3, [r1, #0]

  /* Wait until VOSF is cleared */
  /* and at least one iteration loop */
  wait_loop_index = ((PWR_VOSF_SETTING_DELAY_VALUE * (SystemCoreClock / 100000U)) / 10U) + 1U;
 80019a8:	4b16      	ldr	r3, [pc, #88]	@ (8001a04 <HAL_PWREx_ControlVoltageScaling+0xac>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	095b      	lsrs	r3, r3, #5
 80019ae:	4a16      	ldr	r2, [pc, #88]	@ (8001a08 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 80019b0:	fba2 2303 	umull	r2, r3, r2, r3
 80019b4:	09db      	lsrs	r3, r3, #7
 80019b6:	2232      	movs	r2, #50	@ 0x32
 80019b8:	fb02 f303 	mul.w	r3, r2, r3
 80019bc:	4a13      	ldr	r2, [pc, #76]	@ (8001a0c <HAL_PWREx_ControlVoltageScaling+0xb4>)
 80019be:	fba2 2303 	umull	r2, r3, r2, r3
 80019c2:	08db      	lsrs	r3, r3, #3
 80019c4:	3301      	adds	r3, #1
 80019c6:	60fb      	str	r3, [r7, #12]

  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80019c8:	e002      	b.n	80019d0 <HAL_PWREx_ControlVoltageScaling+0x78>
  {
    wait_loop_index--;
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	3b01      	subs	r3, #1
 80019ce:	60fb      	str	r3, [r7, #12]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80019d0:	4b0b      	ldr	r3, [pc, #44]	@ (8001a00 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80019d2:	695b      	ldr	r3, [r3, #20]
 80019d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80019d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80019dc:	d102      	bne.n	80019e4 <HAL_PWREx_ControlVoltageScaling+0x8c>
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d1f2      	bne.n	80019ca <HAL_PWREx_ControlVoltageScaling+0x72>
  }

  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80019e4:	4b06      	ldr	r3, [pc, #24]	@ (8001a00 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80019e6:	695b      	ldr	r3, [r3, #20]
 80019e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80019ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80019f0:	d101      	bne.n	80019f6 <HAL_PWREx_ControlVoltageScaling+0x9e>
  {
    return HAL_TIMEOUT;
 80019f2:	2303      	movs	r3, #3
 80019f4:	e000      	b.n	80019f8 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  return HAL_OK;
 80019f6:	2300      	movs	r3, #0
}
 80019f8:	4618      	mov	r0, r3
 80019fa:	3710      	adds	r7, #16
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bd80      	pop	{r7, pc}
 8001a00:	40007000 	.word	0x40007000
 8001a04:	20000000 	.word	0x20000000
 8001a08:	0a7c5ac5 	.word	0x0a7c5ac5
 8001a0c:	cccccccd 	.word	0xcccccccd

08001a10 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8001a14:	4b05      	ldr	r3, [pc, #20]	@ (8001a2c <HAL_PWREx_EnableVddIO2+0x1c>)
 8001a16:	685b      	ldr	r3, [r3, #4]
 8001a18:	4a04      	ldr	r2, [pc, #16]	@ (8001a2c <HAL_PWREx_EnableVddIO2+0x1c>)
 8001a1a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001a1e:	6053      	str	r3, [r2, #4]
}
 8001a20:	bf00      	nop
 8001a22:	46bd      	mov	sp, r7
 8001a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a28:	4770      	bx	lr
 8001a2a:	bf00      	nop
 8001a2c:	40007000 	.word	0x40007000

08001a30 <HAL_PWREx_SMPS_GetEffectiveMode>:
  *         @arg @ref PWR_SMPS_HIGH_POWER    SMPS step down converter in high-power mode (default)
  *         @arg @ref PWR_SMPS_LOW_POWER     SMPS step down converter in low-power mode
  *         @arg @ref PWR_SMPS_BYPASS        SMPS step down converter in bypass mode
  */
uint32_t HAL_PWREx_SMPS_GetEffectiveMode(void)
{
 8001a30:	b480      	push	{r7}
 8001a32:	b083      	sub	sp, #12
 8001a34:	af00      	add	r7, sp, #0
  uint32_t mode;
  uint32_t pwr_sr1;

  pwr_sr1 = READ_REG(PWR->SR1);
 8001a36:	4b0f      	ldr	r3, [pc, #60]	@ (8001a74 <HAL_PWREx_SMPS_GetEffectiveMode+0x44>)
 8001a38:	691b      	ldr	r3, [r3, #16]
 8001a3a:	603b      	str	r3, [r7, #0]
  if (READ_BIT(pwr_sr1, PWR_SR1_SMPSBYPRDY) != 0U)
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d003      	beq.n	8001a4e <HAL_PWREx_SMPS_GetEffectiveMode+0x1e>
  {
    mode = PWR_SMPS_BYPASS;
 8001a46:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a4a:	607b      	str	r3, [r7, #4]
 8001a4c:	e00a      	b.n	8001a64 <HAL_PWREx_SMPS_GetEffectiveMode+0x34>
  }
  else if (READ_BIT(pwr_sr1, PWR_SR1_SMPSHPRDY) == 0U)
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d103      	bne.n	8001a60 <HAL_PWREx_SMPS_GetEffectiveMode+0x30>
  {
    mode = PWR_SMPS_LOW_POWER;
 8001a58:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001a5c:	607b      	str	r3, [r7, #4]
 8001a5e:	e001      	b.n	8001a64 <HAL_PWREx_SMPS_GetEffectiveMode+0x34>
  }
  else
  {
    mode = PWR_SMPS_HIGH_POWER;
 8001a60:	2300      	movs	r3, #0
 8001a62:	607b      	str	r3, [r7, #4]
  }

  return mode;
 8001a64:	687b      	ldr	r3, [r7, #4]
}
 8001a66:	4618      	mov	r0, r3
 8001a68:	370c      	adds	r7, #12
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a70:	4770      	bx	lr
 8001a72:	bf00      	nop
 8001a74:	40007000 	.word	0x40007000

08001a78 <HAL_RCC_OscConfig>:
  *         and is updated by this function in case of simple MSI range update when MSI
  *         used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b088      	sub	sp, #32
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d102      	bne.n	8001a8c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001a86:	2301      	movs	r3, #1
 8001a88:	f000 bcc2 	b.w	8002410 <HAL_RCC_OscConfig+0x998>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a8c:	4b99      	ldr	r3, [pc, #612]	@ (8001cf4 <HAL_RCC_OscConfig+0x27c>)
 8001a8e:	689b      	ldr	r3, [r3, #8]
 8001a90:	f003 030c 	and.w	r3, r3, #12
 8001a94:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001a96:	4b97      	ldr	r3, [pc, #604]	@ (8001cf4 <HAL_RCC_OscConfig+0x27c>)
 8001a98:	68db      	ldr	r3, [r3, #12]
 8001a9a:	f003 0303 	and.w	r3, r3, #3
 8001a9e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f003 0310 	and.w	r3, r3, #16
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	f000 80e9 	beq.w	8001c80 <HAL_RCC_OscConfig+0x208>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8001aae:	69bb      	ldr	r3, [r7, #24]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d006      	beq.n	8001ac2 <HAL_RCC_OscConfig+0x4a>
 8001ab4:	69bb      	ldr	r3, [r7, #24]
 8001ab6:	2b0c      	cmp	r3, #12
 8001ab8:	f040 8083 	bne.w	8001bc2 <HAL_RCC_OscConfig+0x14a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001abc:	697b      	ldr	r3, [r7, #20]
 8001abe:	2b01      	cmp	r3, #1
 8001ac0:	d17f      	bne.n	8001bc2 <HAL_RCC_OscConfig+0x14a>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001ac2:	4b8c      	ldr	r3, [pc, #560]	@ (8001cf4 <HAL_RCC_OscConfig+0x27c>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f003 0302 	and.w	r3, r3, #2
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d006      	beq.n	8001adc <HAL_RCC_OscConfig+0x64>
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	69db      	ldr	r3, [r3, #28]
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d102      	bne.n	8001adc <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	f000 bc9a 	b.w	8002410 <HAL_RCC_OscConfig+0x998>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001ae0:	4b84      	ldr	r3, [pc, #528]	@ (8001cf4 <HAL_RCC_OscConfig+0x27c>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f003 0308 	and.w	r3, r3, #8
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d004      	beq.n	8001af6 <HAL_RCC_OscConfig+0x7e>
 8001aec:	4b81      	ldr	r3, [pc, #516]	@ (8001cf4 <HAL_RCC_OscConfig+0x27c>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001af4:	e005      	b.n	8001b02 <HAL_RCC_OscConfig+0x8a>
 8001af6:	4b7f      	ldr	r3, [pc, #508]	@ (8001cf4 <HAL_RCC_OscConfig+0x27c>)
 8001af8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001afc:	091b      	lsrs	r3, r3, #4
 8001afe:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001b02:	4293      	cmp	r3, r2
 8001b04:	d224      	bcs.n	8001b50 <HAL_RCC_OscConfig+0xd8>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	f000 fe9c 	bl	8002848 <RCC_SetFlashLatencyFromMSIRange>
 8001b10:	4603      	mov	r3, r0
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d002      	beq.n	8001b1c <HAL_RCC_OscConfig+0xa4>
          {
            return HAL_ERROR;
 8001b16:	2301      	movs	r3, #1
 8001b18:	f000 bc7a 	b.w	8002410 <HAL_RCC_OscConfig+0x998>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001b1c:	4b75      	ldr	r3, [pc, #468]	@ (8001cf4 <HAL_RCC_OscConfig+0x27c>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4a74      	ldr	r2, [pc, #464]	@ (8001cf4 <HAL_RCC_OscConfig+0x27c>)
 8001b22:	f043 0308 	orr.w	r3, r3, #8
 8001b26:	6013      	str	r3, [r2, #0]
 8001b28:	4b72      	ldr	r3, [pc, #456]	@ (8001cf4 <HAL_RCC_OscConfig+0x27c>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b34:	496f      	ldr	r1, [pc, #444]	@ (8001cf4 <HAL_RCC_OscConfig+0x27c>)
 8001b36:	4313      	orrs	r3, r2
 8001b38:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001b3a:	4b6e      	ldr	r3, [pc, #440]	@ (8001cf4 <HAL_RCC_OscConfig+0x27c>)
 8001b3c:	685b      	ldr	r3, [r3, #4]
 8001b3e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	6a1b      	ldr	r3, [r3, #32]
 8001b46:	021b      	lsls	r3, r3, #8
 8001b48:	496a      	ldr	r1, [pc, #424]	@ (8001cf4 <HAL_RCC_OscConfig+0x27c>)
 8001b4a:	4313      	orrs	r3, r2
 8001b4c:	604b      	str	r3, [r1, #4]
 8001b4e:	e026      	b.n	8001b9e <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001b50:	4b68      	ldr	r3, [pc, #416]	@ (8001cf4 <HAL_RCC_OscConfig+0x27c>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	4a67      	ldr	r2, [pc, #412]	@ (8001cf4 <HAL_RCC_OscConfig+0x27c>)
 8001b56:	f043 0308 	orr.w	r3, r3, #8
 8001b5a:	6013      	str	r3, [r2, #0]
 8001b5c:	4b65      	ldr	r3, [pc, #404]	@ (8001cf4 <HAL_RCC_OscConfig+0x27c>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b68:	4962      	ldr	r1, [pc, #392]	@ (8001cf4 <HAL_RCC_OscConfig+0x27c>)
 8001b6a:	4313      	orrs	r3, r2
 8001b6c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001b6e:	4b61      	ldr	r3, [pc, #388]	@ (8001cf4 <HAL_RCC_OscConfig+0x27c>)
 8001b70:	685b      	ldr	r3, [r3, #4]
 8001b72:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	6a1b      	ldr	r3, [r3, #32]
 8001b7a:	021b      	lsls	r3, r3, #8
 8001b7c:	495d      	ldr	r1, [pc, #372]	@ (8001cf4 <HAL_RCC_OscConfig+0x27c>)
 8001b7e:	4313      	orrs	r3, r2
 8001b80:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8001b82:	69bb      	ldr	r3, [r7, #24]
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d10a      	bne.n	8001b9e <HAL_RCC_OscConfig+0x126>
          {
            if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	f000 fe5b 	bl	8002848 <RCC_SetFlashLatencyFromMSIRange>
 8001b92:	4603      	mov	r3, r0
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d002      	beq.n	8001b9e <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 8001b98:	2301      	movs	r3, #1
 8001b9a:	f000 bc39 	b.w	8002410 <HAL_RCC_OscConfig+0x998>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8001b9e:	f000 fe17 	bl	80027d0 <HAL_RCC_GetHCLKFreq>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	4a54      	ldr	r2, [pc, #336]	@ (8001cf8 <HAL_RCC_OscConfig+0x280>)
 8001ba6:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001ba8:	4b54      	ldr	r3, [pc, #336]	@ (8001cfc <HAL_RCC_OscConfig+0x284>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4618      	mov	r0, r3
 8001bae:	f7ff faef 	bl	8001190 <HAL_InitTick>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	73fb      	strb	r3, [r7, #15]
        if (status != HAL_OK)
 8001bb6:	7bfb      	ldrb	r3, [r7, #15]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d060      	beq.n	8001c7e <HAL_RCC_OscConfig+0x206>
        {
          return status;
 8001bbc:	7bfb      	ldrb	r3, [r7, #15]
 8001bbe:	f000 bc27 	b.w	8002410 <HAL_RCC_OscConfig+0x998>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	69db      	ldr	r3, [r3, #28]
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d039      	beq.n	8001c3e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001bca:	4b4a      	ldr	r3, [pc, #296]	@ (8001cf4 <HAL_RCC_OscConfig+0x27c>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	4a49      	ldr	r2, [pc, #292]	@ (8001cf4 <HAL_RCC_OscConfig+0x27c>)
 8001bd0:	f043 0301 	orr.w	r3, r3, #1
 8001bd4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001bd6:	f7ff fb2b 	bl	8001230 <HAL_GetTick>
 8001bda:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001bdc:	e00f      	b.n	8001bfe <HAL_RCC_OscConfig+0x186>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001bde:	f7ff fb27 	bl	8001230 <HAL_GetTick>
 8001be2:	4602      	mov	r2, r0
 8001be4:	693b      	ldr	r3, [r7, #16]
 8001be6:	1ad3      	subs	r3, r2, r3
 8001be8:	2b02      	cmp	r3, #2
 8001bea:	d908      	bls.n	8001bfe <HAL_RCC_OscConfig+0x186>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001bec:	4b41      	ldr	r3, [pc, #260]	@ (8001cf4 <HAL_RCC_OscConfig+0x27c>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f003 0302 	and.w	r3, r3, #2
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d102      	bne.n	8001bfe <HAL_RCC_OscConfig+0x186>
            {
              return HAL_TIMEOUT;
 8001bf8:	2303      	movs	r3, #3
 8001bfa:	f000 bc09 	b.w	8002410 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001bfe:	4b3d      	ldr	r3, [pc, #244]	@ (8001cf4 <HAL_RCC_OscConfig+0x27c>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f003 0302 	and.w	r3, r3, #2
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d0e9      	beq.n	8001bde <HAL_RCC_OscConfig+0x166>
            }
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001c0a:	4b3a      	ldr	r3, [pc, #232]	@ (8001cf4 <HAL_RCC_OscConfig+0x27c>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4a39      	ldr	r2, [pc, #228]	@ (8001cf4 <HAL_RCC_OscConfig+0x27c>)
 8001c10:	f043 0308 	orr.w	r3, r3, #8
 8001c14:	6013      	str	r3, [r2, #0]
 8001c16:	4b37      	ldr	r3, [pc, #220]	@ (8001cf4 <HAL_RCC_OscConfig+0x27c>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c22:	4934      	ldr	r1, [pc, #208]	@ (8001cf4 <HAL_RCC_OscConfig+0x27c>)
 8001c24:	4313      	orrs	r3, r2
 8001c26:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001c28:	4b32      	ldr	r3, [pc, #200]	@ (8001cf4 <HAL_RCC_OscConfig+0x27c>)
 8001c2a:	685b      	ldr	r3, [r3, #4]
 8001c2c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	6a1b      	ldr	r3, [r3, #32]
 8001c34:	021b      	lsls	r3, r3, #8
 8001c36:	492f      	ldr	r1, [pc, #188]	@ (8001cf4 <HAL_RCC_OscConfig+0x27c>)
 8001c38:	4313      	orrs	r3, r2
 8001c3a:	604b      	str	r3, [r1, #4]
 8001c3c:	e020      	b.n	8001c80 <HAL_RCC_OscConfig+0x208>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001c3e:	4b2d      	ldr	r3, [pc, #180]	@ (8001cf4 <HAL_RCC_OscConfig+0x27c>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	4a2c      	ldr	r2, [pc, #176]	@ (8001cf4 <HAL_RCC_OscConfig+0x27c>)
 8001c44:	f023 0301 	bic.w	r3, r3, #1
 8001c48:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001c4a:	f7ff faf1 	bl	8001230 <HAL_GetTick>
 8001c4e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001c50:	e00e      	b.n	8001c70 <HAL_RCC_OscConfig+0x1f8>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001c52:	f7ff faed 	bl	8001230 <HAL_GetTick>
 8001c56:	4602      	mov	r2, r0
 8001c58:	693b      	ldr	r3, [r7, #16]
 8001c5a:	1ad3      	subs	r3, r2, r3
 8001c5c:	2b02      	cmp	r3, #2
 8001c5e:	d907      	bls.n	8001c70 <HAL_RCC_OscConfig+0x1f8>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001c60:	4b24      	ldr	r3, [pc, #144]	@ (8001cf4 <HAL_RCC_OscConfig+0x27c>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	f003 0302 	and.w	r3, r3, #2
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d001      	beq.n	8001c70 <HAL_RCC_OscConfig+0x1f8>
            {
              return HAL_TIMEOUT;
 8001c6c:	2303      	movs	r3, #3
 8001c6e:	e3cf      	b.n	8002410 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001c70:	4b20      	ldr	r3, [pc, #128]	@ (8001cf4 <HAL_RCC_OscConfig+0x27c>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f003 0302 	and.w	r3, r3, #2
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d1ea      	bne.n	8001c52 <HAL_RCC_OscConfig+0x1da>
 8001c7c:	e000      	b.n	8001c80 <HAL_RCC_OscConfig+0x208>
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001c7e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f003 0301 	and.w	r3, r3, #1
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d07e      	beq.n	8001d8a <HAL_RCC_OscConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8001c8c:	69bb      	ldr	r3, [r7, #24]
 8001c8e:	2b08      	cmp	r3, #8
 8001c90:	d005      	beq.n	8001c9e <HAL_RCC_OscConfig+0x226>
 8001c92:	69bb      	ldr	r3, [r7, #24]
 8001c94:	2b0c      	cmp	r3, #12
 8001c96:	d10e      	bne.n	8001cb6 <HAL_RCC_OscConfig+0x23e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001c98:	697b      	ldr	r3, [r7, #20]
 8001c9a:	2b03      	cmp	r3, #3
 8001c9c:	d10b      	bne.n	8001cb6 <HAL_RCC_OscConfig+0x23e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c9e:	4b15      	ldr	r3, [pc, #84]	@ (8001cf4 <HAL_RCC_OscConfig+0x27c>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d06e      	beq.n	8001d88 <HAL_RCC_OscConfig+0x310>
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d16a      	bne.n	8001d88 <HAL_RCC_OscConfig+0x310>
      {
        return HAL_ERROR;
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	e3ac      	b.n	8002410 <HAL_RCC_OscConfig+0x998>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	685b      	ldr	r3, [r3, #4]
 8001cba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001cbe:	d106      	bne.n	8001cce <HAL_RCC_OscConfig+0x256>
 8001cc0:	4b0c      	ldr	r3, [pc, #48]	@ (8001cf4 <HAL_RCC_OscConfig+0x27c>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	4a0b      	ldr	r2, [pc, #44]	@ (8001cf4 <HAL_RCC_OscConfig+0x27c>)
 8001cc6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001cca:	6013      	str	r3, [r2, #0]
 8001ccc:	e024      	b.n	8001d18 <HAL_RCC_OscConfig+0x2a0>
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001cd6:	d113      	bne.n	8001d00 <HAL_RCC_OscConfig+0x288>
 8001cd8:	4b06      	ldr	r3, [pc, #24]	@ (8001cf4 <HAL_RCC_OscConfig+0x27c>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	4a05      	ldr	r2, [pc, #20]	@ (8001cf4 <HAL_RCC_OscConfig+0x27c>)
 8001cde:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ce2:	6013      	str	r3, [r2, #0]
 8001ce4:	4b03      	ldr	r3, [pc, #12]	@ (8001cf4 <HAL_RCC_OscConfig+0x27c>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4a02      	ldr	r2, [pc, #8]	@ (8001cf4 <HAL_RCC_OscConfig+0x27c>)
 8001cea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001cee:	6013      	str	r3, [r2, #0]
 8001cf0:	e012      	b.n	8001d18 <HAL_RCC_OscConfig+0x2a0>
 8001cf2:	bf00      	nop
 8001cf4:	40021000 	.word	0x40021000
 8001cf8:	20000000 	.word	0x20000000
 8001cfc:	2000002c 	.word	0x2000002c
 8001d00:	4b8b      	ldr	r3, [pc, #556]	@ (8001f30 <HAL_RCC_OscConfig+0x4b8>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	4a8a      	ldr	r2, [pc, #552]	@ (8001f30 <HAL_RCC_OscConfig+0x4b8>)
 8001d06:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d0a:	6013      	str	r3, [r2, #0]
 8001d0c:	4b88      	ldr	r3, [pc, #544]	@ (8001f30 <HAL_RCC_OscConfig+0x4b8>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4a87      	ldr	r2, [pc, #540]	@ (8001f30 <HAL_RCC_OscConfig+0x4b8>)
 8001d12:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d16:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	685b      	ldr	r3, [r3, #4]
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d019      	beq.n	8001d54 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d20:	f7ff fa86 	bl	8001230 <HAL_GetTick>
 8001d24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d26:	e00e      	b.n	8001d46 <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d28:	f7ff fa82 	bl	8001230 <HAL_GetTick>
 8001d2c:	4602      	mov	r2, r0
 8001d2e:	693b      	ldr	r3, [r7, #16]
 8001d30:	1ad3      	subs	r3, r2, r3
 8001d32:	2b64      	cmp	r3, #100	@ 0x64
 8001d34:	d907      	bls.n	8001d46 <HAL_RCC_OscConfig+0x2ce>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d36:	4b7e      	ldr	r3, [pc, #504]	@ (8001f30 <HAL_RCC_OscConfig+0x4b8>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d101      	bne.n	8001d46 <HAL_RCC_OscConfig+0x2ce>
            {
              return HAL_TIMEOUT;
 8001d42:	2303      	movs	r3, #3
 8001d44:	e364      	b.n	8002410 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d46:	4b7a      	ldr	r3, [pc, #488]	@ (8001f30 <HAL_RCC_OscConfig+0x4b8>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d0ea      	beq.n	8001d28 <HAL_RCC_OscConfig+0x2b0>
 8001d52:	e01a      	b.n	8001d8a <HAL_RCC_OscConfig+0x312>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d54:	f7ff fa6c 	bl	8001230 <HAL_GetTick>
 8001d58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001d5a:	e00e      	b.n	8001d7a <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d5c:	f7ff fa68 	bl	8001230 <HAL_GetTick>
 8001d60:	4602      	mov	r2, r0
 8001d62:	693b      	ldr	r3, [r7, #16]
 8001d64:	1ad3      	subs	r3, r2, r3
 8001d66:	2b64      	cmp	r3, #100	@ 0x64
 8001d68:	d907      	bls.n	8001d7a <HAL_RCC_OscConfig+0x302>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001d6a:	4b71      	ldr	r3, [pc, #452]	@ (8001f30 <HAL_RCC_OscConfig+0x4b8>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d001      	beq.n	8001d7a <HAL_RCC_OscConfig+0x302>
            {
              return HAL_TIMEOUT;
 8001d76:	2303      	movs	r3, #3
 8001d78:	e34a      	b.n	8002410 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001d7a:	4b6d      	ldr	r3, [pc, #436]	@ (8001f30 <HAL_RCC_OscConfig+0x4b8>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d1ea      	bne.n	8001d5c <HAL_RCC_OscConfig+0x2e4>
 8001d86:	e000      	b.n	8001d8a <HAL_RCC_OscConfig+0x312>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d88:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f003 0302 	and.w	r3, r3, #2
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d06c      	beq.n	8001e70 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8001d96:	69bb      	ldr	r3, [r7, #24]
 8001d98:	2b04      	cmp	r3, #4
 8001d9a:	d005      	beq.n	8001da8 <HAL_RCC_OscConfig+0x330>
 8001d9c:	69bb      	ldr	r3, [r7, #24]
 8001d9e:	2b0c      	cmp	r3, #12
 8001da0:	d119      	bne.n	8001dd6 <HAL_RCC_OscConfig+0x35e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001da2:	697b      	ldr	r3, [r7, #20]
 8001da4:	2b02      	cmp	r3, #2
 8001da6:	d116      	bne.n	8001dd6 <HAL_RCC_OscConfig+0x35e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001da8:	4b61      	ldr	r3, [pc, #388]	@ (8001f30 <HAL_RCC_OscConfig+0x4b8>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d005      	beq.n	8001dc0 <HAL_RCC_OscConfig+0x348>
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	68db      	ldr	r3, [r3, #12]
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d101      	bne.n	8001dc0 <HAL_RCC_OscConfig+0x348>
      {
        return HAL_ERROR;
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	e327      	b.n	8002410 <HAL_RCC_OscConfig+0x998>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dc0:	4b5b      	ldr	r3, [pc, #364]	@ (8001f30 <HAL_RCC_OscConfig+0x4b8>)
 8001dc2:	685b      	ldr	r3, [r3, #4]
 8001dc4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	691b      	ldr	r3, [r3, #16]
 8001dcc:	061b      	lsls	r3, r3, #24
 8001dce:	4958      	ldr	r1, [pc, #352]	@ (8001f30 <HAL_RCC_OscConfig+0x4b8>)
 8001dd0:	4313      	orrs	r3, r2
 8001dd2:	604b      	str	r3, [r1, #4]
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001dd4:	e04c      	b.n	8001e70 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	68db      	ldr	r3, [r3, #12]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d029      	beq.n	8001e32 <HAL_RCC_OscConfig+0x3ba>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001dde:	4b54      	ldr	r3, [pc, #336]	@ (8001f30 <HAL_RCC_OscConfig+0x4b8>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4a53      	ldr	r2, [pc, #332]	@ (8001f30 <HAL_RCC_OscConfig+0x4b8>)
 8001de4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001de8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dea:	f7ff fa21 	bl	8001230 <HAL_GetTick>
 8001dee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001df0:	e00e      	b.n	8001e10 <HAL_RCC_OscConfig+0x398>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001df2:	f7ff fa1d 	bl	8001230 <HAL_GetTick>
 8001df6:	4602      	mov	r2, r0
 8001df8:	693b      	ldr	r3, [r7, #16]
 8001dfa:	1ad3      	subs	r3, r2, r3
 8001dfc:	2b02      	cmp	r3, #2
 8001dfe:	d907      	bls.n	8001e10 <HAL_RCC_OscConfig+0x398>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e00:	4b4b      	ldr	r3, [pc, #300]	@ (8001f30 <HAL_RCC_OscConfig+0x4b8>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d101      	bne.n	8001e10 <HAL_RCC_OscConfig+0x398>
            {
              return HAL_TIMEOUT;
 8001e0c:	2303      	movs	r3, #3
 8001e0e:	e2ff      	b.n	8002410 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e10:	4b47      	ldr	r3, [pc, #284]	@ (8001f30 <HAL_RCC_OscConfig+0x4b8>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d0ea      	beq.n	8001df2 <HAL_RCC_OscConfig+0x37a>
            }
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e1c:	4b44      	ldr	r3, [pc, #272]	@ (8001f30 <HAL_RCC_OscConfig+0x4b8>)
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	691b      	ldr	r3, [r3, #16]
 8001e28:	061b      	lsls	r3, r3, #24
 8001e2a:	4941      	ldr	r1, [pc, #260]	@ (8001f30 <HAL_RCC_OscConfig+0x4b8>)
 8001e2c:	4313      	orrs	r3, r2
 8001e2e:	604b      	str	r3, [r1, #4]
 8001e30:	e01e      	b.n	8001e70 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e32:	4b3f      	ldr	r3, [pc, #252]	@ (8001f30 <HAL_RCC_OscConfig+0x4b8>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	4a3e      	ldr	r2, [pc, #248]	@ (8001f30 <HAL_RCC_OscConfig+0x4b8>)
 8001e38:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001e3c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e3e:	f7ff f9f7 	bl	8001230 <HAL_GetTick>
 8001e42:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001e44:	e00e      	b.n	8001e64 <HAL_RCC_OscConfig+0x3ec>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e46:	f7ff f9f3 	bl	8001230 <HAL_GetTick>
 8001e4a:	4602      	mov	r2, r0
 8001e4c:	693b      	ldr	r3, [r7, #16]
 8001e4e:	1ad3      	subs	r3, r2, r3
 8001e50:	2b02      	cmp	r3, #2
 8001e52:	d907      	bls.n	8001e64 <HAL_RCC_OscConfig+0x3ec>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001e54:	4b36      	ldr	r3, [pc, #216]	@ (8001f30 <HAL_RCC_OscConfig+0x4b8>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d001      	beq.n	8001e64 <HAL_RCC_OscConfig+0x3ec>
            {
              return HAL_TIMEOUT;
 8001e60:	2303      	movs	r3, #3
 8001e62:	e2d5      	b.n	8002410 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001e64:	4b32      	ldr	r3, [pc, #200]	@ (8001f30 <HAL_RCC_OscConfig+0x4b8>)
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d1ea      	bne.n	8001e46 <HAL_RCC_OscConfig+0x3ce>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f003 0308 	and.w	r3, r3, #8
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d062      	beq.n	8001f42 <HAL_RCC_OscConfig+0x4ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	695b      	ldr	r3, [r3, #20]
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d038      	beq.n	8001ef6 <HAL_RCC_OscConfig+0x47e>
    {
      /* Apply prescaler value */
      if (RCC_OscInitStruct->LSIDiv == RCC_LSI_DIV1)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	699b      	ldr	r3, [r3, #24]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d108      	bne.n	8001e9e <HAL_RCC_OscConfig+0x426>
      {
        CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 8001e8c:	4b28      	ldr	r3, [pc, #160]	@ (8001f30 <HAL_RCC_OscConfig+0x4b8>)
 8001e8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001e92:	4a27      	ldr	r2, [pc, #156]	@ (8001f30 <HAL_RCC_OscConfig+0x4b8>)
 8001e94:	f023 0310 	bic.w	r3, r3, #16
 8001e98:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8001e9c:	e007      	b.n	8001eae <HAL_RCC_OscConfig+0x436>
      }
      else
      {
        SET_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 8001e9e:	4b24      	ldr	r3, [pc, #144]	@ (8001f30 <HAL_RCC_OscConfig+0x4b8>)
 8001ea0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001ea4:	4a22      	ldr	r2, [pc, #136]	@ (8001f30 <HAL_RCC_OscConfig+0x4b8>)
 8001ea6:	f043 0310 	orr.w	r3, r3, #16
 8001eaa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001eae:	4b20      	ldr	r3, [pc, #128]	@ (8001f30 <HAL_RCC_OscConfig+0x4b8>)
 8001eb0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001eb4:	4a1e      	ldr	r2, [pc, #120]	@ (8001f30 <HAL_RCC_OscConfig+0x4b8>)
 8001eb6:	f043 0301 	orr.w	r3, r3, #1
 8001eba:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ebe:	f7ff f9b7 	bl	8001230 <HAL_GetTick>
 8001ec2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001ec4:	e00f      	b.n	8001ee6 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ec6:	f7ff f9b3 	bl	8001230 <HAL_GetTick>
 8001eca:	4602      	mov	r2, r0
 8001ecc:	693b      	ldr	r3, [r7, #16]
 8001ece:	1ad3      	subs	r3, r2, r3
 8001ed0:	2b07      	cmp	r3, #7
 8001ed2:	d908      	bls.n	8001ee6 <HAL_RCC_OscConfig+0x46e>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001ed4:	4b16      	ldr	r3, [pc, #88]	@ (8001f30 <HAL_RCC_OscConfig+0x4b8>)
 8001ed6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001eda:	f003 0302 	and.w	r3, r3, #2
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d101      	bne.n	8001ee6 <HAL_RCC_OscConfig+0x46e>
          {
            return HAL_TIMEOUT;
 8001ee2:	2303      	movs	r3, #3
 8001ee4:	e294      	b.n	8002410 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001ee6:	4b12      	ldr	r3, [pc, #72]	@ (8001f30 <HAL_RCC_OscConfig+0x4b8>)
 8001ee8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001eec:	f003 0302 	and.w	r3, r3, #2
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d0e8      	beq.n	8001ec6 <HAL_RCC_OscConfig+0x44e>
 8001ef4:	e025      	b.n	8001f42 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ef6:	4b0e      	ldr	r3, [pc, #56]	@ (8001f30 <HAL_RCC_OscConfig+0x4b8>)
 8001ef8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001efc:	4a0c      	ldr	r2, [pc, #48]	@ (8001f30 <HAL_RCC_OscConfig+0x4b8>)
 8001efe:	f023 0301 	bic.w	r3, r3, #1
 8001f02:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f06:	f7ff f993 	bl	8001230 <HAL_GetTick>
 8001f0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001f0c:	e012      	b.n	8001f34 <HAL_RCC_OscConfig+0x4bc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f0e:	f7ff f98f 	bl	8001230 <HAL_GetTick>
 8001f12:	4602      	mov	r2, r0
 8001f14:	693b      	ldr	r3, [r7, #16]
 8001f16:	1ad3      	subs	r3, r2, r3
 8001f18:	2b07      	cmp	r3, #7
 8001f1a:	d90b      	bls.n	8001f34 <HAL_RCC_OscConfig+0x4bc>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001f1c:	4b04      	ldr	r3, [pc, #16]	@ (8001f30 <HAL_RCC_OscConfig+0x4b8>)
 8001f1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001f22:	f003 0302 	and.w	r3, r3, #2
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d004      	beq.n	8001f34 <HAL_RCC_OscConfig+0x4bc>
          {
            return HAL_TIMEOUT;
 8001f2a:	2303      	movs	r3, #3
 8001f2c:	e270      	b.n	8002410 <HAL_RCC_OscConfig+0x998>
 8001f2e:	bf00      	nop
 8001f30:	40021000 	.word	0x40021000
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001f34:	4ba8      	ldr	r3, [pc, #672]	@ (80021d8 <HAL_RCC_OscConfig+0x760>)
 8001f36:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001f3a:	f003 0302 	and.w	r3, r3, #2
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d1e5      	bne.n	8001f0e <HAL_RCC_OscConfig+0x496>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f003 0304 	and.w	r3, r3, #4
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	f000 812d 	beq.w	80021aa <HAL_RCC_OscConfig+0x732>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f50:	2300      	movs	r3, #0
 8001f52:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001f54:	4ba0      	ldr	r3, [pc, #640]	@ (80021d8 <HAL_RCC_OscConfig+0x760>)
 8001f56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d10d      	bne.n	8001f7c <HAL_RCC_OscConfig+0x504>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f60:	4b9d      	ldr	r3, [pc, #628]	@ (80021d8 <HAL_RCC_OscConfig+0x760>)
 8001f62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f64:	4a9c      	ldr	r2, [pc, #624]	@ (80021d8 <HAL_RCC_OscConfig+0x760>)
 8001f66:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f6a:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f6c:	4b9a      	ldr	r3, [pc, #616]	@ (80021d8 <HAL_RCC_OscConfig+0x760>)
 8001f6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f74:	60bb      	str	r3, [r7, #8]
 8001f76:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f78:	2301      	movs	r3, #1
 8001f7a:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f7c:	4b97      	ldr	r3, [pc, #604]	@ (80021dc <HAL_RCC_OscConfig+0x764>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d11e      	bne.n	8001fc6 <HAL_RCC_OscConfig+0x54e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001f88:	4b94      	ldr	r3, [pc, #592]	@ (80021dc <HAL_RCC_OscConfig+0x764>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	4a93      	ldr	r2, [pc, #588]	@ (80021dc <HAL_RCC_OscConfig+0x764>)
 8001f8e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f92:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f94:	f7ff f94c 	bl	8001230 <HAL_GetTick>
 8001f98:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f9a:	e00e      	b.n	8001fba <HAL_RCC_OscConfig+0x542>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f9c:	f7ff f948 	bl	8001230 <HAL_GetTick>
 8001fa0:	4602      	mov	r2, r0
 8001fa2:	693b      	ldr	r3, [r7, #16]
 8001fa4:	1ad3      	subs	r3, r2, r3
 8001fa6:	2b02      	cmp	r3, #2
 8001fa8:	d907      	bls.n	8001fba <HAL_RCC_OscConfig+0x542>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001faa:	4b8c      	ldr	r3, [pc, #560]	@ (80021dc <HAL_RCC_OscConfig+0x764>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d101      	bne.n	8001fba <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8001fb6:	2303      	movs	r3, #3
 8001fb8:	e22a      	b.n	8002410 <HAL_RCC_OscConfig+0x998>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001fba:	4b88      	ldr	r3, [pc, #544]	@ (80021dc <HAL_RCC_OscConfig+0x764>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d0ea      	beq.n	8001f9c <HAL_RCC_OscConfig+0x524>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	689b      	ldr	r3, [r3, #8]
 8001fca:	f003 0301 	and.w	r3, r3, #1
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d01f      	beq.n	8002012 <HAL_RCC_OscConfig+0x59a>
    {
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	689b      	ldr	r3, [r3, #8]
 8001fd6:	f003 0304 	and.w	r3, r3, #4
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d010      	beq.n	8002000 <HAL_RCC_OscConfig+0x588>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001fde:	4b7e      	ldr	r3, [pc, #504]	@ (80021d8 <HAL_RCC_OscConfig+0x760>)
 8001fe0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fe4:	4a7c      	ldr	r2, [pc, #496]	@ (80021d8 <HAL_RCC_OscConfig+0x760>)
 8001fe6:	f043 0304 	orr.w	r3, r3, #4
 8001fea:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001fee:	4b7a      	ldr	r3, [pc, #488]	@ (80021d8 <HAL_RCC_OscConfig+0x760>)
 8001ff0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ff4:	4a78      	ldr	r2, [pc, #480]	@ (80021d8 <HAL_RCC_OscConfig+0x760>)
 8001ff6:	f043 0301 	orr.w	r3, r3, #1
 8001ffa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001ffe:	e018      	b.n	8002032 <HAL_RCC_OscConfig+0x5ba>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002000:	4b75      	ldr	r3, [pc, #468]	@ (80021d8 <HAL_RCC_OscConfig+0x760>)
 8002002:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002006:	4a74      	ldr	r2, [pc, #464]	@ (80021d8 <HAL_RCC_OscConfig+0x760>)
 8002008:	f043 0301 	orr.w	r3, r3, #1
 800200c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002010:	e00f      	b.n	8002032 <HAL_RCC_OscConfig+0x5ba>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002012:	4b71      	ldr	r3, [pc, #452]	@ (80021d8 <HAL_RCC_OscConfig+0x760>)
 8002014:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002018:	4a6f      	ldr	r2, [pc, #444]	@ (80021d8 <HAL_RCC_OscConfig+0x760>)
 800201a:	f023 0301 	bic.w	r3, r3, #1
 800201e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8002022:	4b6d      	ldr	r3, [pc, #436]	@ (80021d8 <HAL_RCC_OscConfig+0x760>)
 8002024:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002028:	4a6b      	ldr	r2, [pc, #428]	@ (80021d8 <HAL_RCC_OscConfig+0x760>)
 800202a:	f023 0304 	bic.w	r3, r3, #4
 800202e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    }

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	689b      	ldr	r3, [r3, #8]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d068      	beq.n	800210c <HAL_RCC_OscConfig+0x694>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800203a:	f7ff f8f9 	bl	8001230 <HAL_GetTick>
 800203e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002040:	e011      	b.n	8002066 <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002042:	f7ff f8f5 	bl	8001230 <HAL_GetTick>
 8002046:	4602      	mov	r2, r0
 8002048:	693b      	ldr	r3, [r7, #16]
 800204a:	1ad3      	subs	r3, r2, r3
 800204c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002050:	4293      	cmp	r3, r2
 8002052:	d908      	bls.n	8002066 <HAL_RCC_OscConfig+0x5ee>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002054:	4b60      	ldr	r3, [pc, #384]	@ (80021d8 <HAL_RCC_OscConfig+0x760>)
 8002056:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800205a:	f003 0302 	and.w	r3, r3, #2
 800205e:	2b00      	cmp	r3, #0
 8002060:	d101      	bne.n	8002066 <HAL_RCC_OscConfig+0x5ee>
          {
            return HAL_TIMEOUT;
 8002062:	2303      	movs	r3, #3
 8002064:	e1d4      	b.n	8002410 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002066:	4b5c      	ldr	r3, [pc, #368]	@ (80021d8 <HAL_RCC_OscConfig+0x760>)
 8002068:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800206c:	f003 0302 	and.w	r3, r3, #2
 8002070:	2b00      	cmp	r3, #0
 8002072:	d0e6      	beq.n	8002042 <HAL_RCC_OscConfig+0x5ca>
          }
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	689b      	ldr	r3, [r3, #8]
 8002078:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800207c:	2b00      	cmp	r3, #0
 800207e:	d022      	beq.n	80020c6 <HAL_RCC_OscConfig+0x64e>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002080:	4b55      	ldr	r3, [pc, #340]	@ (80021d8 <HAL_RCC_OscConfig+0x760>)
 8002082:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002086:	4a54      	ldr	r2, [pc, #336]	@ (80021d8 <HAL_RCC_OscConfig+0x760>)
 8002088:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800208c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8002090:	e011      	b.n	80020b6 <HAL_RCC_OscConfig+0x63e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002092:	f7ff f8cd 	bl	8001230 <HAL_GetTick>
 8002096:	4602      	mov	r2, r0
 8002098:	693b      	ldr	r3, [r7, #16]
 800209a:	1ad3      	subs	r3, r2, r3
 800209c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020a0:	4293      	cmp	r3, r2
 80020a2:	d908      	bls.n	80020b6 <HAL_RCC_OscConfig+0x63e>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80020a4:	4b4c      	ldr	r3, [pc, #304]	@ (80021d8 <HAL_RCC_OscConfig+0x760>)
 80020a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020aa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d101      	bne.n	80020b6 <HAL_RCC_OscConfig+0x63e>
            {
              return HAL_TIMEOUT;
 80020b2:	2303      	movs	r3, #3
 80020b4:	e1ac      	b.n	8002410 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80020b6:	4b48      	ldr	r3, [pc, #288]	@ (80021d8 <HAL_RCC_OscConfig+0x760>)
 80020b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d0e6      	beq.n	8002092 <HAL_RCC_OscConfig+0x61a>
 80020c4:	e068      	b.n	8002198 <HAL_RCC_OscConfig+0x720>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80020c6:	4b44      	ldr	r3, [pc, #272]	@ (80021d8 <HAL_RCC_OscConfig+0x760>)
 80020c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020cc:	4a42      	ldr	r2, [pc, #264]	@ (80021d8 <HAL_RCC_OscConfig+0x760>)
 80020ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80020d2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80020d6:	e011      	b.n	80020fc <HAL_RCC_OscConfig+0x684>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020d8:	f7ff f8aa 	bl	8001230 <HAL_GetTick>
 80020dc:	4602      	mov	r2, r0
 80020de:	693b      	ldr	r3, [r7, #16]
 80020e0:	1ad3      	subs	r3, r2, r3
 80020e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d908      	bls.n	80020fc <HAL_RCC_OscConfig+0x684>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80020ea:	4b3b      	ldr	r3, [pc, #236]	@ (80021d8 <HAL_RCC_OscConfig+0x760>)
 80020ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020f0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d001      	beq.n	80020fc <HAL_RCC_OscConfig+0x684>
            {
              return HAL_TIMEOUT;
 80020f8:	2303      	movs	r3, #3
 80020fa:	e189      	b.n	8002410 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80020fc:	4b36      	ldr	r3, [pc, #216]	@ (80021d8 <HAL_RCC_OscConfig+0x760>)
 80020fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002102:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002106:	2b00      	cmp	r3, #0
 8002108:	d1e6      	bne.n	80020d8 <HAL_RCC_OscConfig+0x660>
 800210a:	e045      	b.n	8002198 <HAL_RCC_OscConfig+0x720>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800210c:	f7ff f890 	bl	8001230 <HAL_GetTick>
 8002110:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002112:	e011      	b.n	8002138 <HAL_RCC_OscConfig+0x6c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002114:	f7ff f88c 	bl	8001230 <HAL_GetTick>
 8002118:	4602      	mov	r2, r0
 800211a:	693b      	ldr	r3, [r7, #16]
 800211c:	1ad3      	subs	r3, r2, r3
 800211e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002122:	4293      	cmp	r3, r2
 8002124:	d908      	bls.n	8002138 <HAL_RCC_OscConfig+0x6c0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002126:	4b2c      	ldr	r3, [pc, #176]	@ (80021d8 <HAL_RCC_OscConfig+0x760>)
 8002128:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800212c:	f003 0302 	and.w	r3, r3, #2
 8002130:	2b00      	cmp	r3, #0
 8002132:	d001      	beq.n	8002138 <HAL_RCC_OscConfig+0x6c0>
          {
            return HAL_TIMEOUT;
 8002134:	2303      	movs	r3, #3
 8002136:	e16b      	b.n	8002410 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002138:	4b27      	ldr	r3, [pc, #156]	@ (80021d8 <HAL_RCC_OscConfig+0x760>)
 800213a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800213e:	f003 0302 	and.w	r3, r3, #2
 8002142:	2b00      	cmp	r3, #0
 8002144:	d1e6      	bne.n	8002114 <HAL_RCC_OscConfig+0x69c>
          }
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 8002146:	4b24      	ldr	r3, [pc, #144]	@ (80021d8 <HAL_RCC_OscConfig+0x760>)
 8002148:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800214c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002150:	2b00      	cmp	r3, #0
 8002152:	d021      	beq.n	8002198 <HAL_RCC_OscConfig+0x720>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002154:	4b20      	ldr	r3, [pc, #128]	@ (80021d8 <HAL_RCC_OscConfig+0x760>)
 8002156:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800215a:	4a1f      	ldr	r2, [pc, #124]	@ (80021d8 <HAL_RCC_OscConfig+0x760>)
 800215c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002160:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002164:	e011      	b.n	800218a <HAL_RCC_OscConfig+0x712>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002166:	f7ff f863 	bl	8001230 <HAL_GetTick>
 800216a:	4602      	mov	r2, r0
 800216c:	693b      	ldr	r3, [r7, #16]
 800216e:	1ad3      	subs	r3, r2, r3
 8002170:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002174:	4293      	cmp	r3, r2
 8002176:	d908      	bls.n	800218a <HAL_RCC_OscConfig+0x712>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002178:	4b17      	ldr	r3, [pc, #92]	@ (80021d8 <HAL_RCC_OscConfig+0x760>)
 800217a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800217e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002182:	2b00      	cmp	r3, #0
 8002184:	d001      	beq.n	800218a <HAL_RCC_OscConfig+0x712>
            {
              return HAL_TIMEOUT;
 8002186:	2303      	movs	r3, #3
 8002188:	e142      	b.n	8002410 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800218a:	4b13      	ldr	r3, [pc, #76]	@ (80021d8 <HAL_RCC_OscConfig+0x760>)
 800218c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002190:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002194:	2b00      	cmp	r3, #0
 8002196:	d1e6      	bne.n	8002166 <HAL_RCC_OscConfig+0x6ee>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002198:	7ffb      	ldrb	r3, [r7, #31]
 800219a:	2b01      	cmp	r3, #1
 800219c:	d105      	bne.n	80021aa <HAL_RCC_OscConfig+0x732>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800219e:	4b0e      	ldr	r3, [pc, #56]	@ (80021d8 <HAL_RCC_OscConfig+0x760>)
 80021a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021a2:	4a0d      	ldr	r2, [pc, #52]	@ (80021d8 <HAL_RCC_OscConfig+0x760>)
 80021a4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80021a8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f003 0320 	and.w	r3, r3, #32
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d04f      	beq.n	8002256 <HAL_RCC_OscConfig+0x7de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d028      	beq.n	8002210 <HAL_RCC_OscConfig+0x798>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80021be:	4b06      	ldr	r3, [pc, #24]	@ (80021d8 <HAL_RCC_OscConfig+0x760>)
 80021c0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80021c4:	4a04      	ldr	r2, [pc, #16]	@ (80021d8 <HAL_RCC_OscConfig+0x760>)
 80021c6:	f043 0301 	orr.w	r3, r3, #1
 80021ca:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021ce:	f7ff f82f 	bl	8001230 <HAL_GetTick>
 80021d2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80021d4:	e014      	b.n	8002200 <HAL_RCC_OscConfig+0x788>
 80021d6:	bf00      	nop
 80021d8:	40021000 	.word	0x40021000
 80021dc:	40007000 	.word	0x40007000
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80021e0:	f7ff f826 	bl	8001230 <HAL_GetTick>
 80021e4:	4602      	mov	r2, r0
 80021e6:	693b      	ldr	r3, [r7, #16]
 80021e8:	1ad3      	subs	r3, r2, r3
 80021ea:	2b02      	cmp	r3, #2
 80021ec:	d908      	bls.n	8002200 <HAL_RCC_OscConfig+0x788>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80021ee:	4b8a      	ldr	r3, [pc, #552]	@ (8002418 <HAL_RCC_OscConfig+0x9a0>)
 80021f0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80021f4:	f003 0302 	and.w	r3, r3, #2
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d101      	bne.n	8002200 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80021fc:	2303      	movs	r3, #3
 80021fe:	e107      	b.n	8002410 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002200:	4b85      	ldr	r3, [pc, #532]	@ (8002418 <HAL_RCC_OscConfig+0x9a0>)
 8002202:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002206:	f003 0302 	and.w	r3, r3, #2
 800220a:	2b00      	cmp	r3, #0
 800220c:	d0e8      	beq.n	80021e0 <HAL_RCC_OscConfig+0x768>
 800220e:	e022      	b.n	8002256 <HAL_RCC_OscConfig+0x7de>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002210:	4b81      	ldr	r3, [pc, #516]	@ (8002418 <HAL_RCC_OscConfig+0x9a0>)
 8002212:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002216:	4a80      	ldr	r2, [pc, #512]	@ (8002418 <HAL_RCC_OscConfig+0x9a0>)
 8002218:	f023 0301 	bic.w	r3, r3, #1
 800221c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002220:	f7ff f806 	bl	8001230 <HAL_GetTick>
 8002224:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002226:	e00f      	b.n	8002248 <HAL_RCC_OscConfig+0x7d0>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002228:	f7ff f802 	bl	8001230 <HAL_GetTick>
 800222c:	4602      	mov	r2, r0
 800222e:	693b      	ldr	r3, [r7, #16]
 8002230:	1ad3      	subs	r3, r2, r3
 8002232:	2b02      	cmp	r3, #2
 8002234:	d908      	bls.n	8002248 <HAL_RCC_OscConfig+0x7d0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002236:	4b78      	ldr	r3, [pc, #480]	@ (8002418 <HAL_RCC_OscConfig+0x9a0>)
 8002238:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800223c:	f003 0302 	and.w	r3, r3, #2
 8002240:	2b00      	cmp	r3, #0
 8002242:	d001      	beq.n	8002248 <HAL_RCC_OscConfig+0x7d0>
          {
            return HAL_TIMEOUT;
 8002244:	2303      	movs	r3, #3
 8002246:	e0e3      	b.n	8002410 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002248:	4b73      	ldr	r3, [pc, #460]	@ (8002418 <HAL_RCC_OscConfig+0x9a0>)
 800224a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800224e:	f003 0302 	and.w	r3, r3, #2
 8002252:	2b00      	cmp	r3, #0
 8002254:	d1e8      	bne.n	8002228 <HAL_RCC_OscConfig+0x7b0>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800225a:	2b00      	cmp	r3, #0
 800225c:	f000 80d7 	beq.w	800240e <HAL_RCC_OscConfig+0x996>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002260:	4b6d      	ldr	r3, [pc, #436]	@ (8002418 <HAL_RCC_OscConfig+0x9a0>)
 8002262:	689b      	ldr	r3, [r3, #8]
 8002264:	f003 030c 	and.w	r3, r3, #12
 8002268:	2b0c      	cmp	r3, #12
 800226a:	f000 8091 	beq.w	8002390 <HAL_RCC_OscConfig+0x918>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002272:	2b02      	cmp	r3, #2
 8002274:	d166      	bne.n	8002344 <HAL_RCC_OscConfig+0x8cc>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002276:	4b68      	ldr	r3, [pc, #416]	@ (8002418 <HAL_RCC_OscConfig+0x9a0>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	4a67      	ldr	r2, [pc, #412]	@ (8002418 <HAL_RCC_OscConfig+0x9a0>)
 800227c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002280:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002282:	f7fe ffd5 	bl	8001230 <HAL_GetTick>
 8002286:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002288:	e00e      	b.n	80022a8 <HAL_RCC_OscConfig+0x830>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800228a:	f7fe ffd1 	bl	8001230 <HAL_GetTick>
 800228e:	4602      	mov	r2, r0
 8002290:	693b      	ldr	r3, [r7, #16]
 8002292:	1ad3      	subs	r3, r2, r3
 8002294:	2b02      	cmp	r3, #2
 8002296:	d907      	bls.n	80022a8 <HAL_RCC_OscConfig+0x830>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002298:	4b5f      	ldr	r3, [pc, #380]	@ (8002418 <HAL_RCC_OscConfig+0x9a0>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d001      	beq.n	80022a8 <HAL_RCC_OscConfig+0x830>
            {
              return HAL_TIMEOUT;
 80022a4:	2303      	movs	r3, #3
 80022a6:	e0b3      	b.n	8002410 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80022a8:	4b5b      	ldr	r3, [pc, #364]	@ (8002418 <HAL_RCC_OscConfig+0x9a0>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d1ea      	bne.n	800228a <HAL_RCC_OscConfig+0x812>
            }
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80022b4:	4b58      	ldr	r3, [pc, #352]	@ (8002418 <HAL_RCC_OscConfig+0x9a0>)
 80022b6:	68da      	ldr	r2, [r3, #12]
 80022b8:	4b58      	ldr	r3, [pc, #352]	@ (800241c <HAL_RCC_OscConfig+0x9a4>)
 80022ba:	4013      	ands	r3, r2
 80022bc:	687a      	ldr	r2, [r7, #4]
 80022be:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 80022c0:	687a      	ldr	r2, [r7, #4]
 80022c2:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80022c4:	3a01      	subs	r2, #1
 80022c6:	0112      	lsls	r2, r2, #4
 80022c8:	4311      	orrs	r1, r2
 80022ca:	687a      	ldr	r2, [r7, #4]
 80022cc:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80022ce:	0212      	lsls	r2, r2, #8
 80022d0:	4311      	orrs	r1, r2
 80022d2:	687a      	ldr	r2, [r7, #4]
 80022d4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80022d6:	0852      	lsrs	r2, r2, #1
 80022d8:	3a01      	subs	r2, #1
 80022da:	0552      	lsls	r2, r2, #21
 80022dc:	4311      	orrs	r1, r2
 80022de:	687a      	ldr	r2, [r7, #4]
 80022e0:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80022e2:	0852      	lsrs	r2, r2, #1
 80022e4:	3a01      	subs	r2, #1
 80022e6:	0652      	lsls	r2, r2, #25
 80022e8:	4311      	orrs	r1, r2
 80022ea:	687a      	ldr	r2, [r7, #4]
 80022ec:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80022ee:	06d2      	lsls	r2, r2, #27
 80022f0:	430a      	orrs	r2, r1
 80022f2:	4949      	ldr	r1, [pc, #292]	@ (8002418 <HAL_RCC_OscConfig+0x9a0>)
 80022f4:	4313      	orrs	r3, r2
 80022f6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80022f8:	4b47      	ldr	r3, [pc, #284]	@ (8002418 <HAL_RCC_OscConfig+0x9a0>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4a46      	ldr	r2, [pc, #280]	@ (8002418 <HAL_RCC_OscConfig+0x9a0>)
 80022fe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002302:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002304:	4b44      	ldr	r3, [pc, #272]	@ (8002418 <HAL_RCC_OscConfig+0x9a0>)
 8002306:	68db      	ldr	r3, [r3, #12]
 8002308:	4a43      	ldr	r2, [pc, #268]	@ (8002418 <HAL_RCC_OscConfig+0x9a0>)
 800230a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800230e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002310:	f7fe ff8e 	bl	8001230 <HAL_GetTick>
 8002314:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002316:	e00e      	b.n	8002336 <HAL_RCC_OscConfig+0x8be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002318:	f7fe ff8a 	bl	8001230 <HAL_GetTick>
 800231c:	4602      	mov	r2, r0
 800231e:	693b      	ldr	r3, [r7, #16]
 8002320:	1ad3      	subs	r3, r2, r3
 8002322:	2b02      	cmp	r3, #2
 8002324:	d907      	bls.n	8002336 <HAL_RCC_OscConfig+0x8be>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002326:	4b3c      	ldr	r3, [pc, #240]	@ (8002418 <HAL_RCC_OscConfig+0x9a0>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800232e:	2b00      	cmp	r3, #0
 8002330:	d101      	bne.n	8002336 <HAL_RCC_OscConfig+0x8be>
            {
              return HAL_TIMEOUT;
 8002332:	2303      	movs	r3, #3
 8002334:	e06c      	b.n	8002410 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002336:	4b38      	ldr	r3, [pc, #224]	@ (8002418 <HAL_RCC_OscConfig+0x9a0>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800233e:	2b00      	cmp	r3, #0
 8002340:	d0ea      	beq.n	8002318 <HAL_RCC_OscConfig+0x8a0>
 8002342:	e064      	b.n	800240e <HAL_RCC_OscConfig+0x996>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002344:	4b34      	ldr	r3, [pc, #208]	@ (8002418 <HAL_RCC_OscConfig+0x9a0>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4a33      	ldr	r2, [pc, #204]	@ (8002418 <HAL_RCC_OscConfig+0x9a0>)
 800234a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800234e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002350:	f7fe ff6e 	bl	8001230 <HAL_GetTick>
 8002354:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002356:	e00e      	b.n	8002376 <HAL_RCC_OscConfig+0x8fe>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002358:	f7fe ff6a 	bl	8001230 <HAL_GetTick>
 800235c:	4602      	mov	r2, r0
 800235e:	693b      	ldr	r3, [r7, #16]
 8002360:	1ad3      	subs	r3, r2, r3
 8002362:	2b02      	cmp	r3, #2
 8002364:	d907      	bls.n	8002376 <HAL_RCC_OscConfig+0x8fe>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002366:	4b2c      	ldr	r3, [pc, #176]	@ (8002418 <HAL_RCC_OscConfig+0x9a0>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800236e:	2b00      	cmp	r3, #0
 8002370:	d001      	beq.n	8002376 <HAL_RCC_OscConfig+0x8fe>
            {
              return HAL_TIMEOUT;
 8002372:	2303      	movs	r3, #3
 8002374:	e04c      	b.n	8002410 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002376:	4b28      	ldr	r3, [pc, #160]	@ (8002418 <HAL_RCC_OscConfig+0x9a0>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800237e:	2b00      	cmp	r3, #0
 8002380:	d1ea      	bne.n	8002358 <HAL_RCC_OscConfig+0x8e0>
            }
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002382:	4b25      	ldr	r3, [pc, #148]	@ (8002418 <HAL_RCC_OscConfig+0x9a0>)
 8002384:	68da      	ldr	r2, [r3, #12]
 8002386:	4924      	ldr	r1, [pc, #144]	@ (8002418 <HAL_RCC_OscConfig+0x9a0>)
 8002388:	4b25      	ldr	r3, [pc, #148]	@ (8002420 <HAL_RCC_OscConfig+0x9a8>)
 800238a:	4013      	ands	r3, r2
 800238c:	60cb      	str	r3, [r1, #12]
 800238e:	e03e      	b.n	800240e <HAL_RCC_OscConfig+0x996>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_OFF)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002394:	2b01      	cmp	r3, #1
 8002396:	d101      	bne.n	800239c <HAL_RCC_OscConfig+0x924>
      {
        return HAL_ERROR;
 8002398:	2301      	movs	r3, #1
 800239a:	e039      	b.n	8002410 <HAL_RCC_OscConfig+0x998>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 800239c:	4b1e      	ldr	r3, [pc, #120]	@ (8002418 <HAL_RCC_OscConfig+0x9a0>)
 800239e:	68db      	ldr	r3, [r3, #12]
 80023a0:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80023a2:	697b      	ldr	r3, [r7, #20]
 80023a4:	f003 0203 	and.w	r2, r3, #3
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023ac:	429a      	cmp	r2, r3
 80023ae:	d12c      	bne.n	800240a <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80023b0:	697b      	ldr	r3, [r7, #20]
 80023b2:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80023ba:	3b01      	subs	r3, #1
 80023bc:	011b      	lsls	r3, r3, #4
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80023be:	429a      	cmp	r2, r3
 80023c0:	d123      	bne.n	800240a <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80023c2:	697b      	ldr	r3, [r7, #20]
 80023c4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80023cc:	021b      	lsls	r3, r3, #8
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80023ce:	429a      	cmp	r2, r3
 80023d0:	d11b      	bne.n	800240a <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80023d2:	697b      	ldr	r3, [r7, #20]
 80023d4:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023dc:	06db      	lsls	r3, r3, #27
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80023de:	429a      	cmp	r2, r3
 80023e0:	d113      	bne.n	800240a <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80023e2:	697b      	ldr	r3, [r7, #20]
 80023e4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ec:	085b      	lsrs	r3, r3, #1
 80023ee:	3b01      	subs	r3, #1
 80023f0:	055b      	lsls	r3, r3, #21
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80023f2:	429a      	cmp	r2, r3
 80023f4:	d109      	bne.n	800240a <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80023f6:	697b      	ldr	r3, [r7, #20]
 80023f8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002400:	085b      	lsrs	r3, r3, #1
 8002402:	3b01      	subs	r3, #1
 8002404:	065b      	lsls	r3, r3, #25
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002406:	429a      	cmp	r2, r3
 8002408:	d001      	beq.n	800240e <HAL_RCC_OscConfig+0x996>
        {
          return HAL_ERROR;
 800240a:	2301      	movs	r3, #1
 800240c:	e000      	b.n	8002410 <HAL_RCC_OscConfig+0x998>
        }
      }
    }
  }

  return HAL_OK;
 800240e:	2300      	movs	r3, #0
}
 8002410:	4618      	mov	r0, r3
 8002412:	3720      	adds	r7, #32
 8002414:	46bd      	mov	sp, r7
 8002416:	bd80      	pop	{r7, pc}
 8002418:	40021000 	.word	0x40021000
 800241c:	019f800c 	.word	0x019f800c
 8002420:	feeefffc 	.word	0xfeeefffc

08002424 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b086      	sub	sp, #24
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
 800242c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800242e:	2300      	movs	r3, #0
 8002430:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	2b00      	cmp	r3, #0
 8002436:	d101      	bne.n	800243c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002438:	2301      	movs	r3, #1
 800243a:	e11c      	b.n	8002676 <HAL_RCC_ClockConfig+0x252>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800243c:	4b90      	ldr	r3, [pc, #576]	@ (8002680 <HAL_RCC_ClockConfig+0x25c>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f003 030f 	and.w	r3, r3, #15
 8002444:	683a      	ldr	r2, [r7, #0]
 8002446:	429a      	cmp	r2, r3
 8002448:	d910      	bls.n	800246c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800244a:	4b8d      	ldr	r3, [pc, #564]	@ (8002680 <HAL_RCC_ClockConfig+0x25c>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f023 020f 	bic.w	r2, r3, #15
 8002452:	498b      	ldr	r1, [pc, #556]	@ (8002680 <HAL_RCC_ClockConfig+0x25c>)
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	4313      	orrs	r3, r2
 8002458:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800245a:	4b89      	ldr	r3, [pc, #548]	@ (8002680 <HAL_RCC_ClockConfig+0x25c>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f003 030f 	and.w	r3, r3, #15
 8002462:	683a      	ldr	r2, [r7, #0]
 8002464:	429a      	cmp	r2, r3
 8002466:	d001      	beq.n	800246c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002468:	2301      	movs	r3, #1
 800246a:	e104      	b.n	8002676 <HAL_RCC_ClockConfig+0x252>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f003 0302 	and.w	r3, r3, #2
 8002474:	2b00      	cmp	r3, #0
 8002476:	d010      	beq.n	800249a <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	689a      	ldr	r2, [r3, #8]
 800247c:	4b81      	ldr	r3, [pc, #516]	@ (8002684 <HAL_RCC_ClockConfig+0x260>)
 800247e:	689b      	ldr	r3, [r3, #8]
 8002480:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002484:	429a      	cmp	r2, r3
 8002486:	d908      	bls.n	800249a <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002488:	4b7e      	ldr	r3, [pc, #504]	@ (8002684 <HAL_RCC_ClockConfig+0x260>)
 800248a:	689b      	ldr	r3, [r3, #8]
 800248c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	689b      	ldr	r3, [r3, #8]
 8002494:	497b      	ldr	r1, [pc, #492]	@ (8002684 <HAL_RCC_ClockConfig+0x260>)
 8002496:	4313      	orrs	r3, r2
 8002498:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f003 0301 	and.w	r3, r3, #1
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	f000 8085 	beq.w	80025b2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	2b03      	cmp	r3, #3
 80024ae:	d11f      	bne.n	80024f0 <HAL_RCC_ClockConfig+0xcc>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80024b0:	4b74      	ldr	r3, [pc, #464]	@ (8002684 <HAL_RCC_ClockConfig+0x260>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d101      	bne.n	80024c0 <HAL_RCC_ClockConfig+0x9c>
      {
        return HAL_ERROR;
 80024bc:	2301      	movs	r3, #1
 80024be:	e0da      	b.n	8002676 <HAL_RCC_ClockConfig+0x252>
      }

      /* Transition state management when selecting PLL as SYSCLK source and */
      /* target frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80024c0:	f000 fa26 	bl	8002910 <RCC_GetSysClockFreqFromPLLSource>
 80024c4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if (pllfreq > 80000000U)
 80024c6:	693b      	ldr	r3, [r7, #16]
 80024c8:	4a6f      	ldr	r2, [pc, #444]	@ (8002688 <HAL_RCC_ClockConfig+0x264>)
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d947      	bls.n	800255e <HAL_RCC_ClockConfig+0x13a>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80024ce:	4b6d      	ldr	r3, [pc, #436]	@ (8002684 <HAL_RCC_ClockConfig+0x260>)
 80024d0:	689b      	ldr	r3, [r3, #8]
 80024d2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d141      	bne.n	800255e <HAL_RCC_ClockConfig+0x13a>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80024da:	4b6a      	ldr	r3, [pc, #424]	@ (8002684 <HAL_RCC_ClockConfig+0x260>)
 80024dc:	689b      	ldr	r3, [r3, #8]
 80024de:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80024e2:	4a68      	ldr	r2, [pc, #416]	@ (8002684 <HAL_RCC_ClockConfig+0x260>)
 80024e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80024e8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80024ea:	2380      	movs	r3, #128	@ 0x80
 80024ec:	617b      	str	r3, [r7, #20]
 80024ee:	e036      	b.n	800255e <HAL_RCC_ClockConfig+0x13a>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	685b      	ldr	r3, [r3, #4]
 80024f4:	2b02      	cmp	r3, #2
 80024f6:	d107      	bne.n	8002508 <HAL_RCC_ClockConfig+0xe4>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80024f8:	4b62      	ldr	r3, [pc, #392]	@ (8002684 <HAL_RCC_ClockConfig+0x260>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002500:	2b00      	cmp	r3, #0
 8002502:	d115      	bne.n	8002530 <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 8002504:	2301      	movs	r3, #1
 8002506:	e0b6      	b.n	8002676 <HAL_RCC_ClockConfig+0x252>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	2b00      	cmp	r3, #0
 800250e:	d107      	bne.n	8002520 <HAL_RCC_ClockConfig+0xfc>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002510:	4b5c      	ldr	r3, [pc, #368]	@ (8002684 <HAL_RCC_ClockConfig+0x260>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f003 0302 	and.w	r3, r3, #2
 8002518:	2b00      	cmp	r3, #0
 800251a:	d109      	bne.n	8002530 <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 800251c:	2301      	movs	r3, #1
 800251e:	e0aa      	b.n	8002676 <HAL_RCC_ClockConfig+0x252>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002520:	4b58      	ldr	r3, [pc, #352]	@ (8002684 <HAL_RCC_ClockConfig+0x260>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002528:	2b00      	cmp	r3, #0
 800252a:	d101      	bne.n	8002530 <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 800252c:	2301      	movs	r3, #1
 800252e:	e0a2      	b.n	8002676 <HAL_RCC_ClockConfig+0x252>
        }
      }

      /* Transition state management when when going down from PLL used as */
      /* SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002530:	f000 f8b0 	bl	8002694 <HAL_RCC_GetSysClockFreq>
 8002534:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if (pllfreq > 80000000U)
 8002536:	693b      	ldr	r3, [r7, #16]
 8002538:	4a53      	ldr	r2, [pc, #332]	@ (8002688 <HAL_RCC_ClockConfig+0x264>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d90f      	bls.n	800255e <HAL_RCC_ClockConfig+0x13a>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800253e:	4b51      	ldr	r3, [pc, #324]	@ (8002684 <HAL_RCC_ClockConfig+0x260>)
 8002540:	689b      	ldr	r3, [r3, #8]
 8002542:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002546:	2b00      	cmp	r3, #0
 8002548:	d109      	bne.n	800255e <HAL_RCC_ClockConfig+0x13a>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800254a:	4b4e      	ldr	r3, [pc, #312]	@ (8002684 <HAL_RCC_ClockConfig+0x260>)
 800254c:	689b      	ldr	r3, [r3, #8]
 800254e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002552:	4a4c      	ldr	r2, [pc, #304]	@ (8002684 <HAL_RCC_ClockConfig+0x260>)
 8002554:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002558:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800255a:	2380      	movs	r3, #128	@ 0x80
 800255c:	617b      	str	r3, [r7, #20]
        }
      }
    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800255e:	4b49      	ldr	r3, [pc, #292]	@ (8002684 <HAL_RCC_ClockConfig+0x260>)
 8002560:	689b      	ldr	r3, [r3, #8]
 8002562:	f023 0203 	bic.w	r2, r3, #3
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	4946      	ldr	r1, [pc, #280]	@ (8002684 <HAL_RCC_ClockConfig+0x260>)
 800256c:	4313      	orrs	r3, r2
 800256e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002570:	f7fe fe5e 	bl	8001230 <HAL_GetTick>
 8002574:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002576:	e013      	b.n	80025a0 <HAL_RCC_ClockConfig+0x17c>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002578:	f7fe fe5a 	bl	8001230 <HAL_GetTick>
 800257c:	4602      	mov	r2, r0
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	1ad3      	subs	r3, r2, r3
 8002582:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002586:	4293      	cmp	r3, r2
 8002588:	d90a      	bls.n	80025a0 <HAL_RCC_ClockConfig+0x17c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800258a:	4b3e      	ldr	r3, [pc, #248]	@ (8002684 <HAL_RCC_ClockConfig+0x260>)
 800258c:	689b      	ldr	r3, [r3, #8]
 800258e:	f003 020c 	and.w	r2, r3, #12
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	009b      	lsls	r3, r3, #2
 8002598:	429a      	cmp	r2, r3
 800259a:	d001      	beq.n	80025a0 <HAL_RCC_ClockConfig+0x17c>
        {
          return HAL_TIMEOUT;
 800259c:	2303      	movs	r3, #3
 800259e:	e06a      	b.n	8002676 <HAL_RCC_ClockConfig+0x252>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025a0:	4b38      	ldr	r3, [pc, #224]	@ (8002684 <HAL_RCC_ClockConfig+0x260>)
 80025a2:	689b      	ldr	r3, [r3, #8]
 80025a4:	f003 020c 	and.w	r2, r3, #12
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	009b      	lsls	r3, r3, #2
 80025ae:	429a      	cmp	r2, r3
 80025b0:	d1e2      	bne.n	8002578 <HAL_RCC_ClockConfig+0x154>
      }
    }
  }

  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 80025b2:	697b      	ldr	r3, [r7, #20]
 80025b4:	2b80      	cmp	r3, #128	@ 0x80
 80025b6:	d105      	bne.n	80025c4 <HAL_RCC_ClockConfig+0x1a0>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80025b8:	4b32      	ldr	r3, [pc, #200]	@ (8002684 <HAL_RCC_ClockConfig+0x260>)
 80025ba:	689b      	ldr	r3, [r3, #8]
 80025bc:	4a31      	ldr	r2, [pc, #196]	@ (8002684 <HAL_RCC_ClockConfig+0x260>)
 80025be:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80025c2:	6093      	str	r3, [r2, #8]
  }

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f003 0302 	and.w	r3, r3, #2
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d010      	beq.n	80025f2 <HAL_RCC_ClockConfig+0x1ce>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	689a      	ldr	r2, [r3, #8]
 80025d4:	4b2b      	ldr	r3, [pc, #172]	@ (8002684 <HAL_RCC_ClockConfig+0x260>)
 80025d6:	689b      	ldr	r3, [r3, #8]
 80025d8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80025dc:	429a      	cmp	r2, r3
 80025de:	d208      	bcs.n	80025f2 <HAL_RCC_ClockConfig+0x1ce>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025e0:	4b28      	ldr	r3, [pc, #160]	@ (8002684 <HAL_RCC_ClockConfig+0x260>)
 80025e2:	689b      	ldr	r3, [r3, #8]
 80025e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	689b      	ldr	r3, [r3, #8]
 80025ec:	4925      	ldr	r1, [pc, #148]	@ (8002684 <HAL_RCC_ClockConfig+0x260>)
 80025ee:	4313      	orrs	r3, r2
 80025f0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80025f2:	4b23      	ldr	r3, [pc, #140]	@ (8002680 <HAL_RCC_ClockConfig+0x25c>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f003 030f 	and.w	r3, r3, #15
 80025fa:	683a      	ldr	r2, [r7, #0]
 80025fc:	429a      	cmp	r2, r3
 80025fe:	d210      	bcs.n	8002622 <HAL_RCC_ClockConfig+0x1fe>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002600:	4b1f      	ldr	r3, [pc, #124]	@ (8002680 <HAL_RCC_ClockConfig+0x25c>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f023 020f 	bic.w	r2, r3, #15
 8002608:	491d      	ldr	r1, [pc, #116]	@ (8002680 <HAL_RCC_ClockConfig+0x25c>)
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	4313      	orrs	r3, r2
 800260e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002610:	4b1b      	ldr	r3, [pc, #108]	@ (8002680 <HAL_RCC_ClockConfig+0x25c>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f003 030f 	and.w	r3, r3, #15
 8002618:	683a      	ldr	r2, [r7, #0]
 800261a:	429a      	cmp	r2, r3
 800261c:	d001      	beq.n	8002622 <HAL_RCC_ClockConfig+0x1fe>
    {
      return HAL_ERROR;
 800261e:	2301      	movs	r3, #1
 8002620:	e029      	b.n	8002676 <HAL_RCC_ClockConfig+0x252>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f003 0304 	and.w	r3, r3, #4
 800262a:	2b00      	cmp	r3, #0
 800262c:	d008      	beq.n	8002640 <HAL_RCC_ClockConfig+0x21c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800262e:	4b15      	ldr	r3, [pc, #84]	@ (8002684 <HAL_RCC_ClockConfig+0x260>)
 8002630:	689b      	ldr	r3, [r3, #8]
 8002632:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	68db      	ldr	r3, [r3, #12]
 800263a:	4912      	ldr	r1, [pc, #72]	@ (8002684 <HAL_RCC_ClockConfig+0x260>)
 800263c:	4313      	orrs	r3, r2
 800263e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f003 0308 	and.w	r3, r3, #8
 8002648:	2b00      	cmp	r3, #0
 800264a:	d009      	beq.n	8002660 <HAL_RCC_ClockConfig+0x23c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800264c:	4b0d      	ldr	r3, [pc, #52]	@ (8002684 <HAL_RCC_ClockConfig+0x260>)
 800264e:	689b      	ldr	r3, [r3, #8]
 8002650:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	691b      	ldr	r3, [r3, #16]
 8002658:	00db      	lsls	r3, r3, #3
 800265a:	490a      	ldr	r1, [pc, #40]	@ (8002684 <HAL_RCC_ClockConfig+0x260>)
 800265c:	4313      	orrs	r3, r2
 800265e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002660:	f000 f8b6 	bl	80027d0 <HAL_RCC_GetHCLKFreq>
 8002664:	4603      	mov	r3, r0
 8002666:	4a09      	ldr	r2, [pc, #36]	@ (800268c <HAL_RCC_ClockConfig+0x268>)
 8002668:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800266a:	4b09      	ldr	r3, [pc, #36]	@ (8002690 <HAL_RCC_ClockConfig+0x26c>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	4618      	mov	r0, r3
 8002670:	f7fe fd8e 	bl	8001190 <HAL_InitTick>
 8002674:	4603      	mov	r3, r0
}
 8002676:	4618      	mov	r0, r3
 8002678:	3718      	adds	r7, #24
 800267a:	46bd      	mov	sp, r7
 800267c:	bd80      	pop	{r7, pc}
 800267e:	bf00      	nop
 8002680:	40022000 	.word	0x40022000
 8002684:	40021000 	.word	0x40021000
 8002688:	04c4b400 	.word	0x04c4b400
 800268c:	20000000 	.word	0x20000000
 8002690:	2000002c 	.word	0x2000002c

08002694 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002694:	b480      	push	{r7}
 8002696:	b089      	sub	sp, #36	@ 0x24
 8002698:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800269a:	2300      	movs	r3, #0
 800269c:	61fb      	str	r3, [r7, #28]
 800269e:	2300      	movs	r3, #0
 80026a0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80026a2:	4b47      	ldr	r3, [pc, #284]	@ (80027c0 <HAL_RCC_GetSysClockFreq+0x12c>)
 80026a4:	689b      	ldr	r3, [r3, #8]
 80026a6:	f003 030c 	and.w	r3, r3, #12
 80026aa:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80026ac:	4b44      	ldr	r3, [pc, #272]	@ (80027c0 <HAL_RCC_GetSysClockFreq+0x12c>)
 80026ae:	68db      	ldr	r3, [r3, #12]
 80026b0:	f003 0303 	and.w	r3, r3, #3
 80026b4:	60fb      	str	r3, [r7, #12]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80026b6:	693b      	ldr	r3, [r7, #16]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d005      	beq.n	80026c8 <HAL_RCC_GetSysClockFreq+0x34>
 80026bc:	693b      	ldr	r3, [r7, #16]
 80026be:	2b0c      	cmp	r3, #12
 80026c0:	d121      	bne.n	8002706 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	2b01      	cmp	r3, #1
 80026c6:	d11e      	bne.n	8002706 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80026c8:	4b3d      	ldr	r3, [pc, #244]	@ (80027c0 <HAL_RCC_GetSysClockFreq+0x12c>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f003 0308 	and.w	r3, r3, #8
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d107      	bne.n	80026e4 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80026d4:	4b3a      	ldr	r3, [pc, #232]	@ (80027c0 <HAL_RCC_GetSysClockFreq+0x12c>)
 80026d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80026da:	0a1b      	lsrs	r3, r3, #8
 80026dc:	f003 030f 	and.w	r3, r3, #15
 80026e0:	61fb      	str	r3, [r7, #28]
 80026e2:	e005      	b.n	80026f0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80026e4:	4b36      	ldr	r3, [pc, #216]	@ (80027c0 <HAL_RCC_GetSysClockFreq+0x12c>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	091b      	lsrs	r3, r3, #4
 80026ea:	f003 030f 	and.w	r3, r3, #15
 80026ee:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in Hz*/
    msirange = MSIRangeTable[msirange];
 80026f0:	4a34      	ldr	r2, [pc, #208]	@ (80027c4 <HAL_RCC_GetSysClockFreq+0x130>)
 80026f2:	69fb      	ldr	r3, [r7, #28]
 80026f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026f8:	61fb      	str	r3, [r7, #28]

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80026fa:	693b      	ldr	r3, [r7, #16]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d10d      	bne.n	800271c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002700:	69fb      	ldr	r3, [r7, #28]
 8002702:	61bb      	str	r3, [r7, #24]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002704:	e00a      	b.n	800271c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002706:	693b      	ldr	r3, [r7, #16]
 8002708:	2b04      	cmp	r3, #4
 800270a:	d102      	bne.n	8002712 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800270c:	4b2e      	ldr	r3, [pc, #184]	@ (80027c8 <HAL_RCC_GetSysClockFreq+0x134>)
 800270e:	61bb      	str	r3, [r7, #24]
 8002710:	e004      	b.n	800271c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002712:	693b      	ldr	r3, [r7, #16]
 8002714:	2b08      	cmp	r3, #8
 8002716:	d101      	bne.n	800271c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002718:	4b2c      	ldr	r3, [pc, #176]	@ (80027cc <HAL_RCC_GetSysClockFreq+0x138>)
 800271a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800271c:	693b      	ldr	r3, [r7, #16]
 800271e:	2b0c      	cmp	r3, #12
 8002720:	d146      	bne.n	80027b0 <HAL_RCC_GetSysClockFreq+0x11c>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8002722:	4b27      	ldr	r3, [pc, #156]	@ (80027c0 <HAL_RCC_GetSysClockFreq+0x12c>)
 8002724:	68db      	ldr	r3, [r3, #12]
 8002726:	f003 0303 	and.w	r3, r3, #3
 800272a:	60bb      	str	r3, [r7, #8]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800272c:	4b24      	ldr	r3, [pc, #144]	@ (80027c0 <HAL_RCC_GetSysClockFreq+0x12c>)
 800272e:	68db      	ldr	r3, [r3, #12]
 8002730:	091b      	lsrs	r3, r3, #4
 8002732:	f003 030f 	and.w	r3, r3, #15
 8002736:	3301      	adds	r3, #1
 8002738:	607b      	str	r3, [r7, #4]

    switch (pllsource)
 800273a:	68bb      	ldr	r3, [r7, #8]
 800273c:	2b02      	cmp	r3, #2
 800273e:	d003      	beq.n	8002748 <HAL_RCC_GetSysClockFreq+0xb4>
 8002740:	68bb      	ldr	r3, [r7, #8]
 8002742:	2b03      	cmp	r3, #3
 8002744:	d00d      	beq.n	8002762 <HAL_RCC_GetSysClockFreq+0xce>
 8002746:	e019      	b.n	800277c <HAL_RCC_GetSysClockFreq+0xe8>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002748:	4a1f      	ldr	r2, [pc, #124]	@ (80027c8 <HAL_RCC_GetSysClockFreq+0x134>)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002750:	4a1b      	ldr	r2, [pc, #108]	@ (80027c0 <HAL_RCC_GetSysClockFreq+0x12c>)
 8002752:	68d2      	ldr	r2, [r2, #12]
 8002754:	0a12      	lsrs	r2, r2, #8
 8002756:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800275a:	fb02 f303 	mul.w	r3, r2, r3
 800275e:	617b      	str	r3, [r7, #20]
        break;
 8002760:	e019      	b.n	8002796 <HAL_RCC_GetSysClockFreq+0x102>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002762:	4a1a      	ldr	r2, [pc, #104]	@ (80027cc <HAL_RCC_GetSysClockFreq+0x138>)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	fbb2 f3f3 	udiv	r3, r2, r3
 800276a:	4a15      	ldr	r2, [pc, #84]	@ (80027c0 <HAL_RCC_GetSysClockFreq+0x12c>)
 800276c:	68d2      	ldr	r2, [r2, #12]
 800276e:	0a12      	lsrs	r2, r2, #8
 8002770:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002774:	fb02 f303 	mul.w	r3, r2, r3
 8002778:	617b      	str	r3, [r7, #20]
        break;
 800277a:	e00c      	b.n	8002796 <HAL_RCC_GetSysClockFreq+0x102>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = (msirange / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800277c:	69fa      	ldr	r2, [r7, #28]
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	fbb2 f3f3 	udiv	r3, r2, r3
 8002784:	4a0e      	ldr	r2, [pc, #56]	@ (80027c0 <HAL_RCC_GetSysClockFreq+0x12c>)
 8002786:	68d2      	ldr	r2, [r2, #12]
 8002788:	0a12      	lsrs	r2, r2, #8
 800278a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800278e:	fb02 f303 	mul.w	r3, r2, r3
 8002792:	617b      	str	r3, [r7, #20]
        break;
 8002794:	bf00      	nop
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 8002796:	4b0a      	ldr	r3, [pc, #40]	@ (80027c0 <HAL_RCC_GetSysClockFreq+0x12c>)
 8002798:	68db      	ldr	r3, [r3, #12]
 800279a:	0e5b      	lsrs	r3, r3, #25
 800279c:	f003 0303 	and.w	r3, r3, #3
 80027a0:	3301      	adds	r3, #1
 80027a2:	005b      	lsls	r3, r3, #1
 80027a4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80027a6:	697a      	ldr	r2, [r7, #20]
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80027ae:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80027b0:	69bb      	ldr	r3, [r7, #24]
}
 80027b2:	4618      	mov	r0, r3
 80027b4:	3724      	adds	r7, #36	@ 0x24
 80027b6:	46bd      	mov	sp, r7
 80027b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027bc:	4770      	bx	lr
 80027be:	bf00      	nop
 80027c0:	40021000 	.word	0x40021000
 80027c4:	080044f4 	.word	0x080044f4
 80027c8:	00f42400 	.word	0x00f42400
 80027cc:	007a1200 	.word	0x007a1200

080027d0 <HAL_RCC_GetHCLKFreq>:
  * @note   Each time HCLK changes, this function must be called to update the
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	af00      	add	r7, sp, #0
  return (HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]);
 80027d4:	f7ff ff5e 	bl	8002694 <HAL_RCC_GetSysClockFreq>
 80027d8:	4602      	mov	r2, r0
 80027da:	4b05      	ldr	r3, [pc, #20]	@ (80027f0 <HAL_RCC_GetHCLKFreq+0x20>)
 80027dc:	689b      	ldr	r3, [r3, #8]
 80027de:	091b      	lsrs	r3, r3, #4
 80027e0:	f003 030f 	and.w	r3, r3, #15
 80027e4:	4903      	ldr	r1, [pc, #12]	@ (80027f4 <HAL_RCC_GetHCLKFreq+0x24>)
 80027e6:	5ccb      	ldrb	r3, [r1, r3]
 80027e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027ec:	4618      	mov	r0, r3
 80027ee:	bd80      	pop	{r7, pc}
 80027f0:	40021000 	.word	0x40021000
 80027f4:	080044dc 	.word	0x080044dc

080027f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80027fc:	f7ff ffe8 	bl	80027d0 <HAL_RCC_GetHCLKFreq>
 8002800:	4602      	mov	r2, r0
 8002802:	4b05      	ldr	r3, [pc, #20]	@ (8002818 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002804:	689b      	ldr	r3, [r3, #8]
 8002806:	0a1b      	lsrs	r3, r3, #8
 8002808:	f003 0307 	and.w	r3, r3, #7
 800280c:	4903      	ldr	r1, [pc, #12]	@ (800281c <HAL_RCC_GetPCLK1Freq+0x24>)
 800280e:	5ccb      	ldrb	r3, [r1, r3]
 8002810:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002814:	4618      	mov	r0, r3
 8002816:	bd80      	pop	{r7, pc}
 8002818:	40021000 	.word	0x40021000
 800281c:	080044ec 	.word	0x080044ec

08002820 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002824:	f7ff ffd4 	bl	80027d0 <HAL_RCC_GetHCLKFreq>
 8002828:	4602      	mov	r2, r0
 800282a:	4b05      	ldr	r3, [pc, #20]	@ (8002840 <HAL_RCC_GetPCLK2Freq+0x20>)
 800282c:	689b      	ldr	r3, [r3, #8]
 800282e:	0adb      	lsrs	r3, r3, #11
 8002830:	f003 0307 	and.w	r3, r3, #7
 8002834:	4903      	ldr	r1, [pc, #12]	@ (8002844 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002836:	5ccb      	ldrb	r3, [r1, r3]
 8002838:	fa22 f303 	lsr.w	r3, r2, r3
}
 800283c:	4618      	mov	r0, r3
 800283e:	bd80      	pop	{r7, pc}
 8002840:	40021000 	.word	0x40021000
 8002844:	080044ec 	.word	0x080044ec

08002848 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b086      	sub	sp, #24
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002850:	2300      	movs	r3, #0
 8002852:	617b      	str	r3, [r7, #20]
  uint32_t vos;

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002854:	4b2c      	ldr	r3, [pc, #176]	@ (8002908 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8002856:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002858:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800285c:	2b00      	cmp	r3, #0
 800285e:	d003      	beq.n	8002868 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002860:	f7ff f86c 	bl	800193c <HAL_PWREx_GetVoltageRange>
 8002864:	6138      	str	r0, [r7, #16]
 8002866:	e014      	b.n	8002892 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002868:	4b27      	ldr	r3, [pc, #156]	@ (8002908 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 800286a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800286c:	4a26      	ldr	r2, [pc, #152]	@ (8002908 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 800286e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002872:	6593      	str	r3, [r2, #88]	@ 0x58
 8002874:	4b24      	ldr	r3, [pc, #144]	@ (8002908 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8002876:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002878:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800287c:	60fb      	str	r3, [r7, #12]
 800287e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002880:	f7ff f85c 	bl	800193c <HAL_PWREx_GetVoltageRange>
 8002884:	6138      	str	r0, [r7, #16]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002886:	4b20      	ldr	r3, [pc, #128]	@ (8002908 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8002888:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800288a:	4a1f      	ldr	r2, [pc, #124]	@ (8002908 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 800288c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002890:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE0) || (vos == PWR_REGULATOR_VOLTAGE_SCALE1))
 8002892:	693b      	ldr	r3, [r7, #16]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d003      	beq.n	80028a0 <RCC_SetFlashLatencyFromMSIRange+0x58>
 8002898:	693b      	ldr	r3, [r7, #16]
 800289a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800289e:	d10b      	bne.n	80028b8 <RCC_SetFlashLatencyFromMSIRange+0x70>
  {
    if (msirange > RCC_MSIRANGE_8)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2b80      	cmp	r3, #128	@ 0x80
 80028a4:	d919      	bls.n	80028da <RCC_SetFlashLatencyFromMSIRange+0x92>
    {
      /* MSI > 16Mhz */
      if (msirange > RCC_MSIRANGE_10)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2ba0      	cmp	r3, #160	@ 0xa0
 80028aa:	d902      	bls.n	80028b2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80028ac:	2302      	movs	r3, #2
 80028ae:	617b      	str	r3, [r7, #20]
    if (msirange > RCC_MSIRANGE_8)
 80028b0:	e013      	b.n	80028da <RCC_SetFlashLatencyFromMSIRange+0x92>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80028b2:	2301      	movs	r3, #1
 80028b4:	617b      	str	r3, [r7, #20]
    if (msirange > RCC_MSIRANGE_8)
 80028b6:	e010      	b.n	80028da <RCC_SetFlashLatencyFromMSIRange+0x92>
    }
    /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
  }
  else
  {
    if (msirange > RCC_MSIRANGE_8)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	2b80      	cmp	r3, #128	@ 0x80
 80028bc:	d902      	bls.n	80028c4 <RCC_SetFlashLatencyFromMSIRange+0x7c>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80028be:	2303      	movs	r3, #3
 80028c0:	617b      	str	r3, [r7, #20]
 80028c2:	e00a      	b.n	80028da <RCC_SetFlashLatencyFromMSIRange+0x92>
    }
    else
    {
      if (msirange == RCC_MSIRANGE_8)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2b80      	cmp	r3, #128	@ 0x80
 80028c8:	d102      	bne.n	80028d0 <RCC_SetFlashLatencyFromMSIRange+0x88>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80028ca:	2302      	movs	r3, #2
 80028cc:	617b      	str	r3, [r7, #20]
 80028ce:	e004      	b.n	80028da <RCC_SetFlashLatencyFromMSIRange+0x92>
      }
      else if (msirange == RCC_MSIRANGE_7)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2b70      	cmp	r3, #112	@ 0x70
 80028d4:	d101      	bne.n	80028da <RCC_SetFlashLatencyFromMSIRange+0x92>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80028d6:	2301      	movs	r3, #1
 80028d8:	617b      	str	r3, [r7, #20]
        /* MSI < 8Mhz default FLASH_LATENCY_0 0WS */
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80028da:	4b0c      	ldr	r3, [pc, #48]	@ (800290c <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f023 020f 	bic.w	r2, r3, #15
 80028e2:	490a      	ldr	r1, [pc, #40]	@ (800290c <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 80028e4:	697b      	ldr	r3, [r7, #20]
 80028e6:	4313      	orrs	r3, r2
 80028e8:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 80028ea:	4b08      	ldr	r3, [pc, #32]	@ (800290c <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f003 030f 	and.w	r3, r3, #15
 80028f2:	697a      	ldr	r2, [r7, #20]
 80028f4:	429a      	cmp	r2, r3
 80028f6:	d001      	beq.n	80028fc <RCC_SetFlashLatencyFromMSIRange+0xb4>
  {
    return HAL_ERROR;
 80028f8:	2301      	movs	r3, #1
 80028fa:	e000      	b.n	80028fe <RCC_SetFlashLatencyFromMSIRange+0xb6>
  }

  return HAL_OK;
 80028fc:	2300      	movs	r3, #0
}
 80028fe:	4618      	mov	r0, r3
 8002900:	3718      	adds	r7, #24
 8002902:	46bd      	mov	sp, r7
 8002904:	bd80      	pop	{r7, pc}
 8002906:	bf00      	nop
 8002908:	40021000 	.word	0x40021000
 800290c:	40022000 	.word	0x40022000

08002910 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002910:	b480      	push	{r7}
 8002912:	b087      	sub	sp, #28
 8002914:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;    /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002916:	4b31      	ldr	r3, [pc, #196]	@ (80029dc <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8002918:	68db      	ldr	r3, [r3, #12]
 800291a:	f003 0303 	and.w	r3, r3, #3
 800291e:	60fb      	str	r3, [r7, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002920:	4b2e      	ldr	r3, [pc, #184]	@ (80029dc <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8002922:	68db      	ldr	r3, [r3, #12]
 8002924:	091b      	lsrs	r3, r3, #4
 8002926:	f003 030f 	and.w	r3, r3, #15
 800292a:	3301      	adds	r3, #1
 800292c:	60bb      	str	r3, [r7, #8]

  switch (pllsource)
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	2b03      	cmp	r3, #3
 8002932:	d015      	beq.n	8002960 <RCC_GetSysClockFreqFromPLLSource+0x50>
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	2b03      	cmp	r3, #3
 8002938:	d839      	bhi.n	80029ae <RCC_GetSysClockFreqFromPLLSource+0x9e>
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	2b01      	cmp	r3, #1
 800293e:	d01c      	beq.n	800297a <RCC_GetSysClockFreqFromPLLSource+0x6a>
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	2b02      	cmp	r3, #2
 8002944:	d133      	bne.n	80029ae <RCC_GetSysClockFreqFromPLLSource+0x9e>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002946:	4a26      	ldr	r2, [pc, #152]	@ (80029e0 <RCC_GetSysClockFreqFromPLLSource+0xd0>)
 8002948:	68bb      	ldr	r3, [r7, #8]
 800294a:	fbb2 f3f3 	udiv	r3, r2, r3
 800294e:	4a23      	ldr	r2, [pc, #140]	@ (80029dc <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8002950:	68d2      	ldr	r2, [r2, #12]
 8002952:	0a12      	lsrs	r2, r2, #8
 8002954:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002958:	fb02 f303 	mul.w	r3, r2, r3
 800295c:	613b      	str	r3, [r7, #16]
      break;
 800295e:	e029      	b.n	80029b4 <RCC_GetSysClockFreqFromPLLSource+0xa4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002960:	4a20      	ldr	r2, [pc, #128]	@ (80029e4 <RCC_GetSysClockFreqFromPLLSource+0xd4>)
 8002962:	68bb      	ldr	r3, [r7, #8]
 8002964:	fbb2 f3f3 	udiv	r3, r2, r3
 8002968:	4a1c      	ldr	r2, [pc, #112]	@ (80029dc <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 800296a:	68d2      	ldr	r2, [r2, #12]
 800296c:	0a12      	lsrs	r2, r2, #8
 800296e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002972:	fb02 f303 	mul.w	r3, r2, r3
 8002976:	613b      	str	r3, [r7, #16]
      break;
 8002978:	e01c      	b.n	80029b4 <RCC_GetSysClockFreqFromPLLSource+0xa4>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      /* Get MSI range source */
      if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800297a:	4b18      	ldr	r3, [pc, #96]	@ (80029dc <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f003 0308 	and.w	r3, r3, #8
 8002982:	2b00      	cmp	r3, #0
 8002984:	d107      	bne.n	8002996 <RCC_GetSysClockFreqFromPLLSource+0x86>
      { /* MSISRANGE from RCC_CSR applies */
        msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002986:	4b15      	ldr	r3, [pc, #84]	@ (80029dc <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8002988:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800298c:	0a1b      	lsrs	r3, r3, #8
 800298e:	f003 030f 	and.w	r3, r3, #15
 8002992:	617b      	str	r3, [r7, #20]
 8002994:	e005      	b.n	80029a2 <RCC_GetSysClockFreqFromPLLSource+0x92>
      }
      else
      { /* MSIRANGE from RCC_CR applies */
        msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002996:	4b11      	ldr	r3, [pc, #68]	@ (80029dc <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	091b      	lsrs	r3, r3, #4
 800299c:	f003 030f 	and.w	r3, r3, #15
 80029a0:	617b      	str	r3, [r7, #20]
      }
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[msirange];
 80029a2:	4a11      	ldr	r2, [pc, #68]	@ (80029e8 <RCC_GetSysClockFreqFromPLLSource+0xd8>)
 80029a4:	697b      	ldr	r3, [r7, #20]
 80029a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029aa:	613b      	str	r3, [r7, #16]
        break;
 80029ac:	e002      	b.n	80029b4 <RCC_GetSysClockFreqFromPLLSource+0xa4>
    default:
      /* unexpected */
      pllvco = 0;
 80029ae:	2300      	movs	r3, #0
 80029b0:	613b      	str	r3, [r7, #16]
      break;
 80029b2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 80029b4:	4b09      	ldr	r3, [pc, #36]	@ (80029dc <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 80029b6:	68db      	ldr	r3, [r3, #12]
 80029b8:	0e5b      	lsrs	r3, r3, #25
 80029ba:	f003 0303 	and.w	r3, r3, #3
 80029be:	3301      	adds	r3, #1
 80029c0:	005b      	lsls	r3, r3, #1
 80029c2:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80029c4:	693a      	ldr	r2, [r7, #16]
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80029cc:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80029ce:	683b      	ldr	r3, [r7, #0]
}
 80029d0:	4618      	mov	r0, r3
 80029d2:	371c      	adds	r7, #28
 80029d4:	46bd      	mov	sp, r7
 80029d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029da:	4770      	bx	lr
 80029dc:	40021000 	.word	0x40021000
 80029e0:	00f42400 	.word	0x00f42400
 80029e4:	007a1200 	.word	0x007a1200
 80029e8:	080044f4 	.word	0x080044f4

080029ec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b082      	sub	sp, #8
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d101      	bne.n	80029fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80029fa:	2301      	movs	r3, #1
 80029fc:	e042      	b.n	8002a84 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d106      	bne.n	8002a16 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002a10:	6878      	ldr	r0, [r7, #4]
 8002a12:	f000 f83b 	bl	8002a8c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	2224      	movs	r2, #36	@ 0x24
 8002a1a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	681a      	ldr	r2, [r3, #0]
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f022 0201 	bic.w	r2, r2, #1
 8002a2c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d002      	beq.n	8002a3c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002a36:	6878      	ldr	r0, [r7, #4]
 8002a38:	f000 fbc0 	bl	80031bc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002a3c:	6878      	ldr	r0, [r7, #4]
 8002a3e:	f000 f8bd 	bl	8002bbc <UART_SetConfig>
 8002a42:	4603      	mov	r3, r0
 8002a44:	2b01      	cmp	r3, #1
 8002a46:	d101      	bne.n	8002a4c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8002a48:	2301      	movs	r3, #1
 8002a4a:	e01b      	b.n	8002a84 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	685a      	ldr	r2, [r3, #4]
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002a5a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	689a      	ldr	r2, [r3, #8]
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002a6a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	681a      	ldr	r2, [r3, #0]
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f042 0201 	orr.w	r2, r2, #1
 8002a7a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002a7c:	6878      	ldr	r0, [r7, #4]
 8002a7e:	f000 fc3f 	bl	8003300 <UART_CheckIdleState>
 8002a82:	4603      	mov	r3, r0
}
 8002a84:	4618      	mov	r0, r3
 8002a86:	3708      	adds	r7, #8
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bd80      	pop	{r7, pc}

08002a8c <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	b083      	sub	sp, #12
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8002a94:	bf00      	nop
 8002a96:	370c      	adds	r7, #12
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9e:	4770      	bx	lr

08002aa0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b08a      	sub	sp, #40	@ 0x28
 8002aa4:	af02      	add	r7, sp, #8
 8002aa6:	60f8      	str	r0, [r7, #12]
 8002aa8:	60b9      	str	r1, [r7, #8]
 8002aaa:	603b      	str	r3, [r7, #0]
 8002aac:	4613      	mov	r3, r2
 8002aae:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ab6:	2b20      	cmp	r3, #32
 8002ab8:	d17b      	bne.n	8002bb2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8002aba:	68bb      	ldr	r3, [r7, #8]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d002      	beq.n	8002ac6 <HAL_UART_Transmit+0x26>
 8002ac0:	88fb      	ldrh	r3, [r7, #6]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d101      	bne.n	8002aca <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	e074      	b.n	8002bb4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	2200      	movs	r2, #0
 8002ace:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	2221      	movs	r2, #33	@ 0x21
 8002ad6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002ada:	f7fe fba9 	bl	8001230 <HAL_GetTick>
 8002ade:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	88fa      	ldrh	r2, [r7, #6]
 8002ae4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	88fa      	ldrh	r2, [r7, #6]
 8002aec:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	689b      	ldr	r3, [r3, #8]
 8002af4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002af8:	d108      	bne.n	8002b0c <HAL_UART_Transmit+0x6c>
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	691b      	ldr	r3, [r3, #16]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d104      	bne.n	8002b0c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002b02:	2300      	movs	r3, #0
 8002b04:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002b06:	68bb      	ldr	r3, [r7, #8]
 8002b08:	61bb      	str	r3, [r7, #24]
 8002b0a:	e003      	b.n	8002b14 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002b0c:	68bb      	ldr	r3, [r7, #8]
 8002b0e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002b10:	2300      	movs	r3, #0
 8002b12:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002b14:	e030      	b.n	8002b78 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	9300      	str	r3, [sp, #0]
 8002b1a:	697b      	ldr	r3, [r7, #20]
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	2180      	movs	r1, #128	@ 0x80
 8002b20:	68f8      	ldr	r0, [r7, #12]
 8002b22:	f000 fc97 	bl	8003454 <UART_WaitOnFlagUntilTimeout>
 8002b26:	4603      	mov	r3, r0
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d005      	beq.n	8002b38 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	2220      	movs	r2, #32
 8002b30:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8002b34:	2303      	movs	r3, #3
 8002b36:	e03d      	b.n	8002bb4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8002b38:	69fb      	ldr	r3, [r7, #28]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d10b      	bne.n	8002b56 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002b3e:	69bb      	ldr	r3, [r7, #24]
 8002b40:	881b      	ldrh	r3, [r3, #0]
 8002b42:	461a      	mov	r2, r3
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002b4c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002b4e:	69bb      	ldr	r3, [r7, #24]
 8002b50:	3302      	adds	r3, #2
 8002b52:	61bb      	str	r3, [r7, #24]
 8002b54:	e007      	b.n	8002b66 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002b56:	69fb      	ldr	r3, [r7, #28]
 8002b58:	781a      	ldrb	r2, [r3, #0]
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002b60:	69fb      	ldr	r3, [r7, #28]
 8002b62:	3301      	adds	r3, #1
 8002b64:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002b6c:	b29b      	uxth	r3, r3
 8002b6e:	3b01      	subs	r3, #1
 8002b70:	b29a      	uxth	r2, r3
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002b7e:	b29b      	uxth	r3, r3
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d1c8      	bne.n	8002b16 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	9300      	str	r3, [sp, #0]
 8002b88:	697b      	ldr	r3, [r7, #20]
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	2140      	movs	r1, #64	@ 0x40
 8002b8e:	68f8      	ldr	r0, [r7, #12]
 8002b90:	f000 fc60 	bl	8003454 <UART_WaitOnFlagUntilTimeout>
 8002b94:	4603      	mov	r3, r0
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d005      	beq.n	8002ba6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	2220      	movs	r2, #32
 8002b9e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8002ba2:	2303      	movs	r3, #3
 8002ba4:	e006      	b.n	8002bb4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	2220      	movs	r2, #32
 8002baa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8002bae:	2300      	movs	r3, #0
 8002bb0:	e000      	b.n	8002bb4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8002bb2:	2302      	movs	r3, #2
  }
}
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	3720      	adds	r7, #32
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	bd80      	pop	{r7, pc}

08002bbc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002bbc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002bc0:	b08c      	sub	sp, #48	@ 0x30
 8002bc2:	af00      	add	r7, sp, #0
 8002bc4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002bcc:	697b      	ldr	r3, [r7, #20]
 8002bce:	689a      	ldr	r2, [r3, #8]
 8002bd0:	697b      	ldr	r3, [r7, #20]
 8002bd2:	691b      	ldr	r3, [r3, #16]
 8002bd4:	431a      	orrs	r2, r3
 8002bd6:	697b      	ldr	r3, [r7, #20]
 8002bd8:	695b      	ldr	r3, [r3, #20]
 8002bda:	431a      	orrs	r2, r3
 8002bdc:	697b      	ldr	r3, [r7, #20]
 8002bde:	69db      	ldr	r3, [r3, #28]
 8002be0:	4313      	orrs	r3, r2
 8002be2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002be4:	697b      	ldr	r3, [r7, #20]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	681a      	ldr	r2, [r3, #0]
 8002bea:	4baa      	ldr	r3, [pc, #680]	@ (8002e94 <UART_SetConfig+0x2d8>)
 8002bec:	4013      	ands	r3, r2
 8002bee:	697a      	ldr	r2, [r7, #20]
 8002bf0:	6812      	ldr	r2, [r2, #0]
 8002bf2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002bf4:	430b      	orrs	r3, r1
 8002bf6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002bf8:	697b      	ldr	r3, [r7, #20]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002c02:	697b      	ldr	r3, [r7, #20]
 8002c04:	68da      	ldr	r2, [r3, #12]
 8002c06:	697b      	ldr	r3, [r7, #20]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	430a      	orrs	r2, r1
 8002c0c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002c0e:	697b      	ldr	r3, [r7, #20]
 8002c10:	699b      	ldr	r3, [r3, #24]
 8002c12:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002c14:	697b      	ldr	r3, [r7, #20]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4a9f      	ldr	r2, [pc, #636]	@ (8002e98 <UART_SetConfig+0x2dc>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d004      	beq.n	8002c28 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002c1e:	697b      	ldr	r3, [r7, #20]
 8002c20:	6a1b      	ldr	r3, [r3, #32]
 8002c22:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002c24:	4313      	orrs	r3, r2
 8002c26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002c28:	697b      	ldr	r3, [r7, #20]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	689b      	ldr	r3, [r3, #8]
 8002c2e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8002c32:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8002c36:	697a      	ldr	r2, [r7, #20]
 8002c38:	6812      	ldr	r2, [r2, #0]
 8002c3a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002c3c:	430b      	orrs	r3, r1
 8002c3e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002c40:	697b      	ldr	r3, [r7, #20]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c46:	f023 010f 	bic.w	r1, r3, #15
 8002c4a:	697b      	ldr	r3, [r7, #20]
 8002c4c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002c4e:	697b      	ldr	r3, [r7, #20]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	430a      	orrs	r2, r1
 8002c54:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002c56:	697b      	ldr	r3, [r7, #20]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4a90      	ldr	r2, [pc, #576]	@ (8002e9c <UART_SetConfig+0x2e0>)
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	d125      	bne.n	8002cac <UART_SetConfig+0xf0>
 8002c60:	4b8f      	ldr	r3, [pc, #572]	@ (8002ea0 <UART_SetConfig+0x2e4>)
 8002c62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c66:	f003 0303 	and.w	r3, r3, #3
 8002c6a:	2b03      	cmp	r3, #3
 8002c6c:	d81a      	bhi.n	8002ca4 <UART_SetConfig+0xe8>
 8002c6e:	a201      	add	r2, pc, #4	@ (adr r2, 8002c74 <UART_SetConfig+0xb8>)
 8002c70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c74:	08002c85 	.word	0x08002c85
 8002c78:	08002c95 	.word	0x08002c95
 8002c7c:	08002c8d 	.word	0x08002c8d
 8002c80:	08002c9d 	.word	0x08002c9d
 8002c84:	2301      	movs	r3, #1
 8002c86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002c8a:	e116      	b.n	8002eba <UART_SetConfig+0x2fe>
 8002c8c:	2302      	movs	r3, #2
 8002c8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002c92:	e112      	b.n	8002eba <UART_SetConfig+0x2fe>
 8002c94:	2304      	movs	r3, #4
 8002c96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002c9a:	e10e      	b.n	8002eba <UART_SetConfig+0x2fe>
 8002c9c:	2308      	movs	r3, #8
 8002c9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002ca2:	e10a      	b.n	8002eba <UART_SetConfig+0x2fe>
 8002ca4:	2310      	movs	r3, #16
 8002ca6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002caa:	e106      	b.n	8002eba <UART_SetConfig+0x2fe>
 8002cac:	697b      	ldr	r3, [r7, #20]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	4a7c      	ldr	r2, [pc, #496]	@ (8002ea4 <UART_SetConfig+0x2e8>)
 8002cb2:	4293      	cmp	r3, r2
 8002cb4:	d138      	bne.n	8002d28 <UART_SetConfig+0x16c>
 8002cb6:	4b7a      	ldr	r3, [pc, #488]	@ (8002ea0 <UART_SetConfig+0x2e4>)
 8002cb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cbc:	f003 030c 	and.w	r3, r3, #12
 8002cc0:	2b0c      	cmp	r3, #12
 8002cc2:	d82d      	bhi.n	8002d20 <UART_SetConfig+0x164>
 8002cc4:	a201      	add	r2, pc, #4	@ (adr r2, 8002ccc <UART_SetConfig+0x110>)
 8002cc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cca:	bf00      	nop
 8002ccc:	08002d01 	.word	0x08002d01
 8002cd0:	08002d21 	.word	0x08002d21
 8002cd4:	08002d21 	.word	0x08002d21
 8002cd8:	08002d21 	.word	0x08002d21
 8002cdc:	08002d11 	.word	0x08002d11
 8002ce0:	08002d21 	.word	0x08002d21
 8002ce4:	08002d21 	.word	0x08002d21
 8002ce8:	08002d21 	.word	0x08002d21
 8002cec:	08002d09 	.word	0x08002d09
 8002cf0:	08002d21 	.word	0x08002d21
 8002cf4:	08002d21 	.word	0x08002d21
 8002cf8:	08002d21 	.word	0x08002d21
 8002cfc:	08002d19 	.word	0x08002d19
 8002d00:	2300      	movs	r3, #0
 8002d02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002d06:	e0d8      	b.n	8002eba <UART_SetConfig+0x2fe>
 8002d08:	2302      	movs	r3, #2
 8002d0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002d0e:	e0d4      	b.n	8002eba <UART_SetConfig+0x2fe>
 8002d10:	2304      	movs	r3, #4
 8002d12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002d16:	e0d0      	b.n	8002eba <UART_SetConfig+0x2fe>
 8002d18:	2308      	movs	r3, #8
 8002d1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002d1e:	e0cc      	b.n	8002eba <UART_SetConfig+0x2fe>
 8002d20:	2310      	movs	r3, #16
 8002d22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002d26:	e0c8      	b.n	8002eba <UART_SetConfig+0x2fe>
 8002d28:	697b      	ldr	r3, [r7, #20]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a5e      	ldr	r2, [pc, #376]	@ (8002ea8 <UART_SetConfig+0x2ec>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d125      	bne.n	8002d7e <UART_SetConfig+0x1c2>
 8002d32:	4b5b      	ldr	r3, [pc, #364]	@ (8002ea0 <UART_SetConfig+0x2e4>)
 8002d34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d38:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002d3c:	2b30      	cmp	r3, #48	@ 0x30
 8002d3e:	d016      	beq.n	8002d6e <UART_SetConfig+0x1b2>
 8002d40:	2b30      	cmp	r3, #48	@ 0x30
 8002d42:	d818      	bhi.n	8002d76 <UART_SetConfig+0x1ba>
 8002d44:	2b20      	cmp	r3, #32
 8002d46:	d00a      	beq.n	8002d5e <UART_SetConfig+0x1a2>
 8002d48:	2b20      	cmp	r3, #32
 8002d4a:	d814      	bhi.n	8002d76 <UART_SetConfig+0x1ba>
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d002      	beq.n	8002d56 <UART_SetConfig+0x19a>
 8002d50:	2b10      	cmp	r3, #16
 8002d52:	d008      	beq.n	8002d66 <UART_SetConfig+0x1aa>
 8002d54:	e00f      	b.n	8002d76 <UART_SetConfig+0x1ba>
 8002d56:	2300      	movs	r3, #0
 8002d58:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002d5c:	e0ad      	b.n	8002eba <UART_SetConfig+0x2fe>
 8002d5e:	2302      	movs	r3, #2
 8002d60:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002d64:	e0a9      	b.n	8002eba <UART_SetConfig+0x2fe>
 8002d66:	2304      	movs	r3, #4
 8002d68:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002d6c:	e0a5      	b.n	8002eba <UART_SetConfig+0x2fe>
 8002d6e:	2308      	movs	r3, #8
 8002d70:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002d74:	e0a1      	b.n	8002eba <UART_SetConfig+0x2fe>
 8002d76:	2310      	movs	r3, #16
 8002d78:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002d7c:	e09d      	b.n	8002eba <UART_SetConfig+0x2fe>
 8002d7e:	697b      	ldr	r3, [r7, #20]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4a4a      	ldr	r2, [pc, #296]	@ (8002eac <UART_SetConfig+0x2f0>)
 8002d84:	4293      	cmp	r3, r2
 8002d86:	d125      	bne.n	8002dd4 <UART_SetConfig+0x218>
 8002d88:	4b45      	ldr	r3, [pc, #276]	@ (8002ea0 <UART_SetConfig+0x2e4>)
 8002d8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d8e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002d92:	2bc0      	cmp	r3, #192	@ 0xc0
 8002d94:	d016      	beq.n	8002dc4 <UART_SetConfig+0x208>
 8002d96:	2bc0      	cmp	r3, #192	@ 0xc0
 8002d98:	d818      	bhi.n	8002dcc <UART_SetConfig+0x210>
 8002d9a:	2b80      	cmp	r3, #128	@ 0x80
 8002d9c:	d00a      	beq.n	8002db4 <UART_SetConfig+0x1f8>
 8002d9e:	2b80      	cmp	r3, #128	@ 0x80
 8002da0:	d814      	bhi.n	8002dcc <UART_SetConfig+0x210>
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d002      	beq.n	8002dac <UART_SetConfig+0x1f0>
 8002da6:	2b40      	cmp	r3, #64	@ 0x40
 8002da8:	d008      	beq.n	8002dbc <UART_SetConfig+0x200>
 8002daa:	e00f      	b.n	8002dcc <UART_SetConfig+0x210>
 8002dac:	2300      	movs	r3, #0
 8002dae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002db2:	e082      	b.n	8002eba <UART_SetConfig+0x2fe>
 8002db4:	2302      	movs	r3, #2
 8002db6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002dba:	e07e      	b.n	8002eba <UART_SetConfig+0x2fe>
 8002dbc:	2304      	movs	r3, #4
 8002dbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002dc2:	e07a      	b.n	8002eba <UART_SetConfig+0x2fe>
 8002dc4:	2308      	movs	r3, #8
 8002dc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002dca:	e076      	b.n	8002eba <UART_SetConfig+0x2fe>
 8002dcc:	2310      	movs	r3, #16
 8002dce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002dd2:	e072      	b.n	8002eba <UART_SetConfig+0x2fe>
 8002dd4:	697b      	ldr	r3, [r7, #20]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	4a35      	ldr	r2, [pc, #212]	@ (8002eb0 <UART_SetConfig+0x2f4>)
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d12a      	bne.n	8002e34 <UART_SetConfig+0x278>
 8002dde:	4b30      	ldr	r3, [pc, #192]	@ (8002ea0 <UART_SetConfig+0x2e4>)
 8002de0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002de4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002de8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002dec:	d01a      	beq.n	8002e24 <UART_SetConfig+0x268>
 8002dee:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002df2:	d81b      	bhi.n	8002e2c <UART_SetConfig+0x270>
 8002df4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002df8:	d00c      	beq.n	8002e14 <UART_SetConfig+0x258>
 8002dfa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002dfe:	d815      	bhi.n	8002e2c <UART_SetConfig+0x270>
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d003      	beq.n	8002e0c <UART_SetConfig+0x250>
 8002e04:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002e08:	d008      	beq.n	8002e1c <UART_SetConfig+0x260>
 8002e0a:	e00f      	b.n	8002e2c <UART_SetConfig+0x270>
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002e12:	e052      	b.n	8002eba <UART_SetConfig+0x2fe>
 8002e14:	2302      	movs	r3, #2
 8002e16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002e1a:	e04e      	b.n	8002eba <UART_SetConfig+0x2fe>
 8002e1c:	2304      	movs	r3, #4
 8002e1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002e22:	e04a      	b.n	8002eba <UART_SetConfig+0x2fe>
 8002e24:	2308      	movs	r3, #8
 8002e26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002e2a:	e046      	b.n	8002eba <UART_SetConfig+0x2fe>
 8002e2c:	2310      	movs	r3, #16
 8002e2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002e32:	e042      	b.n	8002eba <UART_SetConfig+0x2fe>
 8002e34:	697b      	ldr	r3, [r7, #20]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	4a17      	ldr	r2, [pc, #92]	@ (8002e98 <UART_SetConfig+0x2dc>)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d13a      	bne.n	8002eb4 <UART_SetConfig+0x2f8>
 8002e3e:	4b18      	ldr	r3, [pc, #96]	@ (8002ea0 <UART_SetConfig+0x2e4>)
 8002e40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e44:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002e48:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002e4c:	d01a      	beq.n	8002e84 <UART_SetConfig+0x2c8>
 8002e4e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002e52:	d81b      	bhi.n	8002e8c <UART_SetConfig+0x2d0>
 8002e54:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002e58:	d00c      	beq.n	8002e74 <UART_SetConfig+0x2b8>
 8002e5a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002e5e:	d815      	bhi.n	8002e8c <UART_SetConfig+0x2d0>
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d003      	beq.n	8002e6c <UART_SetConfig+0x2b0>
 8002e64:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e68:	d008      	beq.n	8002e7c <UART_SetConfig+0x2c0>
 8002e6a:	e00f      	b.n	8002e8c <UART_SetConfig+0x2d0>
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002e72:	e022      	b.n	8002eba <UART_SetConfig+0x2fe>
 8002e74:	2302      	movs	r3, #2
 8002e76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002e7a:	e01e      	b.n	8002eba <UART_SetConfig+0x2fe>
 8002e7c:	2304      	movs	r3, #4
 8002e7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002e82:	e01a      	b.n	8002eba <UART_SetConfig+0x2fe>
 8002e84:	2308      	movs	r3, #8
 8002e86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002e8a:	e016      	b.n	8002eba <UART_SetConfig+0x2fe>
 8002e8c:	2310      	movs	r3, #16
 8002e8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002e92:	e012      	b.n	8002eba <UART_SetConfig+0x2fe>
 8002e94:	cfff69f3 	.word	0xcfff69f3
 8002e98:	40008000 	.word	0x40008000
 8002e9c:	40013800 	.word	0x40013800
 8002ea0:	40021000 	.word	0x40021000
 8002ea4:	40004400 	.word	0x40004400
 8002ea8:	40004800 	.word	0x40004800
 8002eac:	40004c00 	.word	0x40004c00
 8002eb0:	40005000 	.word	0x40005000
 8002eb4:	2310      	movs	r3, #16
 8002eb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002eba:	697b      	ldr	r3, [r7, #20]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4ab0      	ldr	r2, [pc, #704]	@ (8003180 <UART_SetConfig+0x5c4>)
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	f040 809b 	bne.w	8002ffc <UART_SetConfig+0x440>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002ec6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002eca:	2b08      	cmp	r3, #8
 8002ecc:	d827      	bhi.n	8002f1e <UART_SetConfig+0x362>
 8002ece:	a201      	add	r2, pc, #4	@ (adr r2, 8002ed4 <UART_SetConfig+0x318>)
 8002ed0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ed4:	08002ef9 	.word	0x08002ef9
 8002ed8:	08002f01 	.word	0x08002f01
 8002edc:	08002f09 	.word	0x08002f09
 8002ee0:	08002f1f 	.word	0x08002f1f
 8002ee4:	08002f0f 	.word	0x08002f0f
 8002ee8:	08002f1f 	.word	0x08002f1f
 8002eec:	08002f1f 	.word	0x08002f1f
 8002ef0:	08002f1f 	.word	0x08002f1f
 8002ef4:	08002f17 	.word	0x08002f17
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002ef8:	f7ff fc7e 	bl	80027f8 <HAL_RCC_GetPCLK1Freq>
 8002efc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002efe:	e014      	b.n	8002f2a <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002f00:	f7ff fc8e 	bl	8002820 <HAL_RCC_GetPCLK2Freq>
 8002f04:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002f06:	e010      	b.n	8002f2a <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002f08:	4b9e      	ldr	r3, [pc, #632]	@ (8003184 <UART_SetConfig+0x5c8>)
 8002f0a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002f0c:	e00d      	b.n	8002f2a <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002f0e:	f7ff fbc1 	bl	8002694 <HAL_RCC_GetSysClockFreq>
 8002f12:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002f14:	e009      	b.n	8002f2a <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002f16:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002f1a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002f1c:	e005      	b.n	8002f2a <UART_SetConfig+0x36e>
      default:
        pclk = 0U;
 8002f1e:	2300      	movs	r3, #0
 8002f20:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002f22:	2301      	movs	r3, #1
 8002f24:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8002f28:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	f000 8130 	beq.w	8003192 <UART_SetConfig+0x5d6>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8002f32:	697b      	ldr	r3, [r7, #20]
 8002f34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f36:	4a94      	ldr	r2, [pc, #592]	@ (8003188 <UART_SetConfig+0x5cc>)
 8002f38:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002f3c:	461a      	mov	r2, r3
 8002f3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f40:	fbb3 f3f2 	udiv	r3, r3, r2
 8002f44:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002f46:	697b      	ldr	r3, [r7, #20]
 8002f48:	685a      	ldr	r2, [r3, #4]
 8002f4a:	4613      	mov	r3, r2
 8002f4c:	005b      	lsls	r3, r3, #1
 8002f4e:	4413      	add	r3, r2
 8002f50:	69ba      	ldr	r2, [r7, #24]
 8002f52:	429a      	cmp	r2, r3
 8002f54:	d305      	bcc.n	8002f62 <UART_SetConfig+0x3a6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002f5c:	69ba      	ldr	r2, [r7, #24]
 8002f5e:	429a      	cmp	r2, r3
 8002f60:	d903      	bls.n	8002f6a <UART_SetConfig+0x3ae>
      {
        ret = HAL_ERROR;
 8002f62:	2301      	movs	r3, #1
 8002f64:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002f68:	e113      	b.n	8003192 <UART_SetConfig+0x5d6>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002f6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	60bb      	str	r3, [r7, #8]
 8002f70:	60fa      	str	r2, [r7, #12]
 8002f72:	697b      	ldr	r3, [r7, #20]
 8002f74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f76:	4a84      	ldr	r2, [pc, #528]	@ (8003188 <UART_SetConfig+0x5cc>)
 8002f78:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002f7c:	b29b      	uxth	r3, r3
 8002f7e:	2200      	movs	r2, #0
 8002f80:	603b      	str	r3, [r7, #0]
 8002f82:	607a      	str	r2, [r7, #4]
 8002f84:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002f88:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002f8c:	f7fd f952 	bl	8000234 <__aeabi_uldivmod>
 8002f90:	4602      	mov	r2, r0
 8002f92:	460b      	mov	r3, r1
 8002f94:	4610      	mov	r0, r2
 8002f96:	4619      	mov	r1, r3
 8002f98:	f04f 0200 	mov.w	r2, #0
 8002f9c:	f04f 0300 	mov.w	r3, #0
 8002fa0:	020b      	lsls	r3, r1, #8
 8002fa2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8002fa6:	0202      	lsls	r2, r0, #8
 8002fa8:	6979      	ldr	r1, [r7, #20]
 8002faa:	6849      	ldr	r1, [r1, #4]
 8002fac:	0849      	lsrs	r1, r1, #1
 8002fae:	2000      	movs	r0, #0
 8002fb0:	460c      	mov	r4, r1
 8002fb2:	4605      	mov	r5, r0
 8002fb4:	eb12 0804 	adds.w	r8, r2, r4
 8002fb8:	eb43 0905 	adc.w	r9, r3, r5
 8002fbc:	697b      	ldr	r3, [r7, #20]
 8002fbe:	685b      	ldr	r3, [r3, #4]
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	469a      	mov	sl, r3
 8002fc4:	4693      	mov	fp, r2
 8002fc6:	4652      	mov	r2, sl
 8002fc8:	465b      	mov	r3, fp
 8002fca:	4640      	mov	r0, r8
 8002fcc:	4649      	mov	r1, r9
 8002fce:	f7fd f931 	bl	8000234 <__aeabi_uldivmod>
 8002fd2:	4602      	mov	r2, r0
 8002fd4:	460b      	mov	r3, r1
 8002fd6:	4613      	mov	r3, r2
 8002fd8:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002fda:	6a3b      	ldr	r3, [r7, #32]
 8002fdc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002fe0:	d308      	bcc.n	8002ff4 <UART_SetConfig+0x438>
 8002fe2:	6a3b      	ldr	r3, [r7, #32]
 8002fe4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002fe8:	d204      	bcs.n	8002ff4 <UART_SetConfig+0x438>
        {
          huart->Instance->BRR = usartdiv;
 8002fea:	697b      	ldr	r3, [r7, #20]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	6a3a      	ldr	r2, [r7, #32]
 8002ff0:	60da      	str	r2, [r3, #12]
 8002ff2:	e0ce      	b.n	8003192 <UART_SetConfig+0x5d6>
        }
        else
        {
          ret = HAL_ERROR;
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002ffa:	e0ca      	b.n	8003192 <UART_SetConfig+0x5d6>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002ffc:	697b      	ldr	r3, [r7, #20]
 8002ffe:	69db      	ldr	r3, [r3, #28]
 8003000:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003004:	d166      	bne.n	80030d4 <UART_SetConfig+0x518>
  {
    switch (clocksource)
 8003006:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800300a:	2b08      	cmp	r3, #8
 800300c:	d827      	bhi.n	800305e <UART_SetConfig+0x4a2>
 800300e:	a201      	add	r2, pc, #4	@ (adr r2, 8003014 <UART_SetConfig+0x458>)
 8003010:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003014:	08003039 	.word	0x08003039
 8003018:	08003041 	.word	0x08003041
 800301c:	08003049 	.word	0x08003049
 8003020:	0800305f 	.word	0x0800305f
 8003024:	0800304f 	.word	0x0800304f
 8003028:	0800305f 	.word	0x0800305f
 800302c:	0800305f 	.word	0x0800305f
 8003030:	0800305f 	.word	0x0800305f
 8003034:	08003057 	.word	0x08003057
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003038:	f7ff fbde 	bl	80027f8 <HAL_RCC_GetPCLK1Freq>
 800303c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800303e:	e014      	b.n	800306a <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003040:	f7ff fbee 	bl	8002820 <HAL_RCC_GetPCLK2Freq>
 8003044:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003046:	e010      	b.n	800306a <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003048:	4b4e      	ldr	r3, [pc, #312]	@ (8003184 <UART_SetConfig+0x5c8>)
 800304a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800304c:	e00d      	b.n	800306a <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800304e:	f7ff fb21 	bl	8002694 <HAL_RCC_GetSysClockFreq>
 8003052:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003054:	e009      	b.n	800306a <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003056:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800305a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800305c:	e005      	b.n	800306a <UART_SetConfig+0x4ae>
      default:
        pclk = 0U;
 800305e:	2300      	movs	r3, #0
 8003060:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003062:	2301      	movs	r3, #1
 8003064:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003068:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800306a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800306c:	2b00      	cmp	r3, #0
 800306e:	f000 8090 	beq.w	8003192 <UART_SetConfig+0x5d6>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003072:	697b      	ldr	r3, [r7, #20]
 8003074:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003076:	4a44      	ldr	r2, [pc, #272]	@ (8003188 <UART_SetConfig+0x5cc>)
 8003078:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800307c:	461a      	mov	r2, r3
 800307e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003080:	fbb3 f3f2 	udiv	r3, r3, r2
 8003084:	005a      	lsls	r2, r3, #1
 8003086:	697b      	ldr	r3, [r7, #20]
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	085b      	lsrs	r3, r3, #1
 800308c:	441a      	add	r2, r3
 800308e:	697b      	ldr	r3, [r7, #20]
 8003090:	685b      	ldr	r3, [r3, #4]
 8003092:	fbb2 f3f3 	udiv	r3, r2, r3
 8003096:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003098:	6a3b      	ldr	r3, [r7, #32]
 800309a:	2b0f      	cmp	r3, #15
 800309c:	d916      	bls.n	80030cc <UART_SetConfig+0x510>
 800309e:	6a3b      	ldr	r3, [r7, #32]
 80030a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80030a4:	d212      	bcs.n	80030cc <UART_SetConfig+0x510>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80030a6:	6a3b      	ldr	r3, [r7, #32]
 80030a8:	b29b      	uxth	r3, r3
 80030aa:	f023 030f 	bic.w	r3, r3, #15
 80030ae:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80030b0:	6a3b      	ldr	r3, [r7, #32]
 80030b2:	085b      	lsrs	r3, r3, #1
 80030b4:	b29b      	uxth	r3, r3
 80030b6:	f003 0307 	and.w	r3, r3, #7
 80030ba:	b29a      	uxth	r2, r3
 80030bc:	8bfb      	ldrh	r3, [r7, #30]
 80030be:	4313      	orrs	r3, r2
 80030c0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80030c2:	697b      	ldr	r3, [r7, #20]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	8bfa      	ldrh	r2, [r7, #30]
 80030c8:	60da      	str	r2, [r3, #12]
 80030ca:	e062      	b.n	8003192 <UART_SetConfig+0x5d6>
      }
      else
      {
        ret = HAL_ERROR;
 80030cc:	2301      	movs	r3, #1
 80030ce:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80030d2:	e05e      	b.n	8003192 <UART_SetConfig+0x5d6>
      }
    }
  }
  else
  {
    switch (clocksource)
 80030d4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80030d8:	2b08      	cmp	r3, #8
 80030da:	d828      	bhi.n	800312e <UART_SetConfig+0x572>
 80030dc:	a201      	add	r2, pc, #4	@ (adr r2, 80030e4 <UART_SetConfig+0x528>)
 80030de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030e2:	bf00      	nop
 80030e4:	08003109 	.word	0x08003109
 80030e8:	08003111 	.word	0x08003111
 80030ec:	08003119 	.word	0x08003119
 80030f0:	0800312f 	.word	0x0800312f
 80030f4:	0800311f 	.word	0x0800311f
 80030f8:	0800312f 	.word	0x0800312f
 80030fc:	0800312f 	.word	0x0800312f
 8003100:	0800312f 	.word	0x0800312f
 8003104:	08003127 	.word	0x08003127
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003108:	f7ff fb76 	bl	80027f8 <HAL_RCC_GetPCLK1Freq>
 800310c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800310e:	e014      	b.n	800313a <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003110:	f7ff fb86 	bl	8002820 <HAL_RCC_GetPCLK2Freq>
 8003114:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003116:	e010      	b.n	800313a <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003118:	4b1a      	ldr	r3, [pc, #104]	@ (8003184 <UART_SetConfig+0x5c8>)
 800311a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800311c:	e00d      	b.n	800313a <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800311e:	f7ff fab9 	bl	8002694 <HAL_RCC_GetSysClockFreq>
 8003122:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003124:	e009      	b.n	800313a <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003126:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800312a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800312c:	e005      	b.n	800313a <UART_SetConfig+0x57e>
      default:
        pclk = 0U;
 800312e:	2300      	movs	r3, #0
 8003130:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003132:	2301      	movs	r3, #1
 8003134:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003138:	bf00      	nop
    }

    if (pclk != 0U)
 800313a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800313c:	2b00      	cmp	r3, #0
 800313e:	d028      	beq.n	8003192 <UART_SetConfig+0x5d6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003140:	697b      	ldr	r3, [r7, #20]
 8003142:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003144:	4a10      	ldr	r2, [pc, #64]	@ (8003188 <UART_SetConfig+0x5cc>)
 8003146:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800314a:	461a      	mov	r2, r3
 800314c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800314e:	fbb3 f2f2 	udiv	r2, r3, r2
 8003152:	697b      	ldr	r3, [r7, #20]
 8003154:	685b      	ldr	r3, [r3, #4]
 8003156:	085b      	lsrs	r3, r3, #1
 8003158:	441a      	add	r2, r3
 800315a:	697b      	ldr	r3, [r7, #20]
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003162:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003164:	6a3b      	ldr	r3, [r7, #32]
 8003166:	2b0f      	cmp	r3, #15
 8003168:	d910      	bls.n	800318c <UART_SetConfig+0x5d0>
 800316a:	6a3b      	ldr	r3, [r7, #32]
 800316c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003170:	d20c      	bcs.n	800318c <UART_SetConfig+0x5d0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003172:	6a3b      	ldr	r3, [r7, #32]
 8003174:	b29a      	uxth	r2, r3
 8003176:	697b      	ldr	r3, [r7, #20]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	60da      	str	r2, [r3, #12]
 800317c:	e009      	b.n	8003192 <UART_SetConfig+0x5d6>
 800317e:	bf00      	nop
 8003180:	40008000 	.word	0x40008000
 8003184:	00f42400 	.word	0x00f42400
 8003188:	08004534 	.word	0x08004534
      }
      else
      {
        ret = HAL_ERROR;
 800318c:	2301      	movs	r3, #1
 800318e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003192:	697b      	ldr	r3, [r7, #20]
 8003194:	2201      	movs	r2, #1
 8003196:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800319a:	697b      	ldr	r3, [r7, #20]
 800319c:	2201      	movs	r2, #1
 800319e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80031a2:	697b      	ldr	r3, [r7, #20]
 80031a4:	2200      	movs	r2, #0
 80031a6:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80031a8:	697b      	ldr	r3, [r7, #20]
 80031aa:	2200      	movs	r2, #0
 80031ac:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80031ae:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80031b2:	4618      	mov	r0, r3
 80031b4:	3730      	adds	r7, #48	@ 0x30
 80031b6:	46bd      	mov	sp, r7
 80031b8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080031bc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80031bc:	b480      	push	{r7}
 80031be:	b083      	sub	sp, #12
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031c8:	f003 0308 	and.w	r3, r3, #8
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d00a      	beq.n	80031e6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	430a      	orrs	r2, r1
 80031e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031ea:	f003 0301 	and.w	r3, r3, #1
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d00a      	beq.n	8003208 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	430a      	orrs	r2, r1
 8003206:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800320c:	f003 0302 	and.w	r3, r3, #2
 8003210:	2b00      	cmp	r3, #0
 8003212:	d00a      	beq.n	800322a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	685b      	ldr	r3, [r3, #4]
 800321a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	430a      	orrs	r2, r1
 8003228:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800322e:	f003 0304 	and.w	r3, r3, #4
 8003232:	2b00      	cmp	r3, #0
 8003234:	d00a      	beq.n	800324c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	430a      	orrs	r2, r1
 800324a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003250:	f003 0310 	and.w	r3, r3, #16
 8003254:	2b00      	cmp	r3, #0
 8003256:	d00a      	beq.n	800326e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	689b      	ldr	r3, [r3, #8]
 800325e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	430a      	orrs	r2, r1
 800326c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003272:	f003 0320 	and.w	r3, r3, #32
 8003276:	2b00      	cmp	r3, #0
 8003278:	d00a      	beq.n	8003290 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	689b      	ldr	r3, [r3, #8]
 8003280:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	430a      	orrs	r2, r1
 800328e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003294:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003298:	2b00      	cmp	r3, #0
 800329a:	d01a      	beq.n	80032d2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	430a      	orrs	r2, r1
 80032b0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032b6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80032ba:	d10a      	bne.n	80032d2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	685b      	ldr	r3, [r3, #4]
 80032c2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	430a      	orrs	r2, r1
 80032d0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d00a      	beq.n	80032f4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	430a      	orrs	r2, r1
 80032f2:	605a      	str	r2, [r3, #4]
  }
}
 80032f4:	bf00      	nop
 80032f6:	370c      	adds	r7, #12
 80032f8:	46bd      	mov	sp, r7
 80032fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fe:	4770      	bx	lr

08003300 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b098      	sub	sp, #96	@ 0x60
 8003304:	af02      	add	r7, sp, #8
 8003306:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2200      	movs	r2, #0
 800330c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003310:	f7fd ff8e 	bl	8001230 <HAL_GetTick>
 8003314:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f003 0308 	and.w	r3, r3, #8
 8003320:	2b08      	cmp	r3, #8
 8003322:	d12f      	bne.n	8003384 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003324:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003328:	9300      	str	r3, [sp, #0]
 800332a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800332c:	2200      	movs	r2, #0
 800332e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003332:	6878      	ldr	r0, [r7, #4]
 8003334:	f000 f88e 	bl	8003454 <UART_WaitOnFlagUntilTimeout>
 8003338:	4603      	mov	r3, r0
 800333a:	2b00      	cmp	r3, #0
 800333c:	d022      	beq.n	8003384 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003344:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003346:	e853 3f00 	ldrex	r3, [r3]
 800334a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800334c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800334e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003352:	653b      	str	r3, [r7, #80]	@ 0x50
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	461a      	mov	r2, r3
 800335a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800335c:	647b      	str	r3, [r7, #68]	@ 0x44
 800335e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003360:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003362:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003364:	e841 2300 	strex	r3, r2, [r1]
 8003368:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800336a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800336c:	2b00      	cmp	r3, #0
 800336e:	d1e6      	bne.n	800333e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2220      	movs	r2, #32
 8003374:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2200      	movs	r2, #0
 800337c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003380:	2303      	movs	r3, #3
 8003382:	e063      	b.n	800344c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f003 0304 	and.w	r3, r3, #4
 800338e:	2b04      	cmp	r3, #4
 8003390:	d149      	bne.n	8003426 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003392:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003396:	9300      	str	r3, [sp, #0]
 8003398:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800339a:	2200      	movs	r2, #0
 800339c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80033a0:	6878      	ldr	r0, [r7, #4]
 80033a2:	f000 f857 	bl	8003454 <UART_WaitOnFlagUntilTimeout>
 80033a6:	4603      	mov	r3, r0
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d03c      	beq.n	8003426 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033b4:	e853 3f00 	ldrex	r3, [r3]
 80033b8:	623b      	str	r3, [r7, #32]
   return(result);
 80033ba:	6a3b      	ldr	r3, [r7, #32]
 80033bc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80033c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	461a      	mov	r2, r3
 80033c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80033ca:	633b      	str	r3, [r7, #48]	@ 0x30
 80033cc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033ce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80033d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80033d2:	e841 2300 	strex	r3, r2, [r1]
 80033d6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80033d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d1e6      	bne.n	80033ac <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	3308      	adds	r3, #8
 80033e4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033e6:	693b      	ldr	r3, [r7, #16]
 80033e8:	e853 3f00 	ldrex	r3, [r3]
 80033ec:	60fb      	str	r3, [r7, #12]
   return(result);
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	f023 0301 	bic.w	r3, r3, #1
 80033f4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	3308      	adds	r3, #8
 80033fc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80033fe:	61fa      	str	r2, [r7, #28]
 8003400:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003402:	69b9      	ldr	r1, [r7, #24]
 8003404:	69fa      	ldr	r2, [r7, #28]
 8003406:	e841 2300 	strex	r3, r2, [r1]
 800340a:	617b      	str	r3, [r7, #20]
   return(result);
 800340c:	697b      	ldr	r3, [r7, #20]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d1e5      	bne.n	80033de <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2220      	movs	r2, #32
 8003416:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2200      	movs	r2, #0
 800341e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003422:	2303      	movs	r3, #3
 8003424:	e012      	b.n	800344c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	2220      	movs	r2, #32
 800342a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	2220      	movs	r2, #32
 8003432:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	2200      	movs	r2, #0
 800343a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2200      	movs	r2, #0
 8003440:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2200      	movs	r2, #0
 8003446:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800344a:	2300      	movs	r3, #0
}
 800344c:	4618      	mov	r0, r3
 800344e:	3758      	adds	r7, #88	@ 0x58
 8003450:	46bd      	mov	sp, r7
 8003452:	bd80      	pop	{r7, pc}

08003454 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	b084      	sub	sp, #16
 8003458:	af00      	add	r7, sp, #0
 800345a:	60f8      	str	r0, [r7, #12]
 800345c:	60b9      	str	r1, [r7, #8]
 800345e:	603b      	str	r3, [r7, #0]
 8003460:	4613      	mov	r3, r2
 8003462:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003464:	e04f      	b.n	8003506 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003466:	69bb      	ldr	r3, [r7, #24]
 8003468:	f1b3 3fff 	cmp.w	r3, #4294967295
 800346c:	d04b      	beq.n	8003506 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800346e:	f7fd fedf 	bl	8001230 <HAL_GetTick>
 8003472:	4602      	mov	r2, r0
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	1ad3      	subs	r3, r2, r3
 8003478:	69ba      	ldr	r2, [r7, #24]
 800347a:	429a      	cmp	r2, r3
 800347c:	d302      	bcc.n	8003484 <UART_WaitOnFlagUntilTimeout+0x30>
 800347e:	69bb      	ldr	r3, [r7, #24]
 8003480:	2b00      	cmp	r3, #0
 8003482:	d101      	bne.n	8003488 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003484:	2303      	movs	r3, #3
 8003486:	e04e      	b.n	8003526 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f003 0304 	and.w	r3, r3, #4
 8003492:	2b00      	cmp	r3, #0
 8003494:	d037      	beq.n	8003506 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003496:	68bb      	ldr	r3, [r7, #8]
 8003498:	2b80      	cmp	r3, #128	@ 0x80
 800349a:	d034      	beq.n	8003506 <UART_WaitOnFlagUntilTimeout+0xb2>
 800349c:	68bb      	ldr	r3, [r7, #8]
 800349e:	2b40      	cmp	r3, #64	@ 0x40
 80034a0:	d031      	beq.n	8003506 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	69db      	ldr	r3, [r3, #28]
 80034a8:	f003 0308 	and.w	r3, r3, #8
 80034ac:	2b08      	cmp	r3, #8
 80034ae:	d110      	bne.n	80034d2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	2208      	movs	r2, #8
 80034b6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80034b8:	68f8      	ldr	r0, [r7, #12]
 80034ba:	f000 f838 	bl	800352e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	2208      	movs	r2, #8
 80034c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	2200      	movs	r2, #0
 80034ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80034ce:	2301      	movs	r3, #1
 80034d0:	e029      	b.n	8003526 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	69db      	ldr	r3, [r3, #28]
 80034d8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80034dc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80034e0:	d111      	bne.n	8003506 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80034ea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80034ec:	68f8      	ldr	r0, [r7, #12]
 80034ee:	f000 f81e 	bl	800352e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	2220      	movs	r2, #32
 80034f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	2200      	movs	r2, #0
 80034fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8003502:	2303      	movs	r3, #3
 8003504:	e00f      	b.n	8003526 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	69da      	ldr	r2, [r3, #28]
 800350c:	68bb      	ldr	r3, [r7, #8]
 800350e:	4013      	ands	r3, r2
 8003510:	68ba      	ldr	r2, [r7, #8]
 8003512:	429a      	cmp	r2, r3
 8003514:	bf0c      	ite	eq
 8003516:	2301      	moveq	r3, #1
 8003518:	2300      	movne	r3, #0
 800351a:	b2db      	uxtb	r3, r3
 800351c:	461a      	mov	r2, r3
 800351e:	79fb      	ldrb	r3, [r7, #7]
 8003520:	429a      	cmp	r2, r3
 8003522:	d0a0      	beq.n	8003466 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003524:	2300      	movs	r3, #0
}
 8003526:	4618      	mov	r0, r3
 8003528:	3710      	adds	r7, #16
 800352a:	46bd      	mov	sp, r7
 800352c:	bd80      	pop	{r7, pc}

0800352e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800352e:	b480      	push	{r7}
 8003530:	b095      	sub	sp, #84	@ 0x54
 8003532:	af00      	add	r7, sp, #0
 8003534:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800353c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800353e:	e853 3f00 	ldrex	r3, [r3]
 8003542:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003544:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003546:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800354a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	461a      	mov	r2, r3
 8003552:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003554:	643b      	str	r3, [r7, #64]	@ 0x40
 8003556:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003558:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800355a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800355c:	e841 2300 	strex	r3, r2, [r1]
 8003560:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003562:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003564:	2b00      	cmp	r3, #0
 8003566:	d1e6      	bne.n	8003536 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	3308      	adds	r3, #8
 800356e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003570:	6a3b      	ldr	r3, [r7, #32]
 8003572:	e853 3f00 	ldrex	r3, [r3]
 8003576:	61fb      	str	r3, [r7, #28]
   return(result);
 8003578:	69fb      	ldr	r3, [r7, #28]
 800357a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800357e:	f023 0301 	bic.w	r3, r3, #1
 8003582:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	3308      	adds	r3, #8
 800358a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800358c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800358e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003590:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003592:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003594:	e841 2300 	strex	r3, r2, [r1]
 8003598:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800359a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800359c:	2b00      	cmp	r3, #0
 800359e:	d1e3      	bne.n	8003568 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80035a4:	2b01      	cmp	r3, #1
 80035a6:	d118      	bne.n	80035da <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	e853 3f00 	ldrex	r3, [r3]
 80035b4:	60bb      	str	r3, [r7, #8]
   return(result);
 80035b6:	68bb      	ldr	r3, [r7, #8]
 80035b8:	f023 0310 	bic.w	r3, r3, #16
 80035bc:	647b      	str	r3, [r7, #68]	@ 0x44
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	461a      	mov	r2, r3
 80035c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80035c6:	61bb      	str	r3, [r7, #24]
 80035c8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035ca:	6979      	ldr	r1, [r7, #20]
 80035cc:	69ba      	ldr	r2, [r7, #24]
 80035ce:	e841 2300 	strex	r3, r2, [r1]
 80035d2:	613b      	str	r3, [r7, #16]
   return(result);
 80035d4:	693b      	ldr	r3, [r7, #16]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d1e6      	bne.n	80035a8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2220      	movs	r2, #32
 80035de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2200      	movs	r2, #0
 80035e6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2200      	movs	r2, #0
 80035ec:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80035ee:	bf00      	nop
 80035f0:	3754      	adds	r7, #84	@ 0x54
 80035f2:	46bd      	mov	sp, r7
 80035f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f8:	4770      	bx	lr
	...

080035fc <std>:
 80035fc:	2300      	movs	r3, #0
 80035fe:	b510      	push	{r4, lr}
 8003600:	4604      	mov	r4, r0
 8003602:	6083      	str	r3, [r0, #8]
 8003604:	8181      	strh	r1, [r0, #12]
 8003606:	4619      	mov	r1, r3
 8003608:	6643      	str	r3, [r0, #100]	@ 0x64
 800360a:	81c2      	strh	r2, [r0, #14]
 800360c:	2208      	movs	r2, #8
 800360e:	6183      	str	r3, [r0, #24]
 8003610:	e9c0 3300 	strd	r3, r3, [r0]
 8003614:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003618:	305c      	adds	r0, #92	@ 0x5c
 800361a:	f000 f906 	bl	800382a <memset>
 800361e:	4b0d      	ldr	r3, [pc, #52]	@ (8003654 <std+0x58>)
 8003620:	6224      	str	r4, [r4, #32]
 8003622:	6263      	str	r3, [r4, #36]	@ 0x24
 8003624:	4b0c      	ldr	r3, [pc, #48]	@ (8003658 <std+0x5c>)
 8003626:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003628:	4b0c      	ldr	r3, [pc, #48]	@ (800365c <std+0x60>)
 800362a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800362c:	4b0c      	ldr	r3, [pc, #48]	@ (8003660 <std+0x64>)
 800362e:	6323      	str	r3, [r4, #48]	@ 0x30
 8003630:	4b0c      	ldr	r3, [pc, #48]	@ (8003664 <std+0x68>)
 8003632:	429c      	cmp	r4, r3
 8003634:	d006      	beq.n	8003644 <std+0x48>
 8003636:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800363a:	4294      	cmp	r4, r2
 800363c:	d002      	beq.n	8003644 <std+0x48>
 800363e:	33d0      	adds	r3, #208	@ 0xd0
 8003640:	429c      	cmp	r4, r3
 8003642:	d105      	bne.n	8003650 <std+0x54>
 8003644:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003648:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800364c:	f000 b966 	b.w	800391c <__retarget_lock_init_recursive>
 8003650:	bd10      	pop	{r4, pc}
 8003652:	bf00      	nop
 8003654:	080037a5 	.word	0x080037a5
 8003658:	080037c7 	.word	0x080037c7
 800365c:	080037ff 	.word	0x080037ff
 8003660:	08003823 	.word	0x08003823
 8003664:	20000200 	.word	0x20000200

08003668 <stdio_exit_handler>:
 8003668:	4a02      	ldr	r2, [pc, #8]	@ (8003674 <stdio_exit_handler+0xc>)
 800366a:	4903      	ldr	r1, [pc, #12]	@ (8003678 <stdio_exit_handler+0x10>)
 800366c:	4803      	ldr	r0, [pc, #12]	@ (800367c <stdio_exit_handler+0x14>)
 800366e:	f000 b869 	b.w	8003744 <_fwalk_sglue>
 8003672:	bf00      	nop
 8003674:	20000034 	.word	0x20000034
 8003678:	080041c1 	.word	0x080041c1
 800367c:	20000044 	.word	0x20000044

08003680 <cleanup_stdio>:
 8003680:	6841      	ldr	r1, [r0, #4]
 8003682:	4b0c      	ldr	r3, [pc, #48]	@ (80036b4 <cleanup_stdio+0x34>)
 8003684:	4299      	cmp	r1, r3
 8003686:	b510      	push	{r4, lr}
 8003688:	4604      	mov	r4, r0
 800368a:	d001      	beq.n	8003690 <cleanup_stdio+0x10>
 800368c:	f000 fd98 	bl	80041c0 <_fflush_r>
 8003690:	68a1      	ldr	r1, [r4, #8]
 8003692:	4b09      	ldr	r3, [pc, #36]	@ (80036b8 <cleanup_stdio+0x38>)
 8003694:	4299      	cmp	r1, r3
 8003696:	d002      	beq.n	800369e <cleanup_stdio+0x1e>
 8003698:	4620      	mov	r0, r4
 800369a:	f000 fd91 	bl	80041c0 <_fflush_r>
 800369e:	68e1      	ldr	r1, [r4, #12]
 80036a0:	4b06      	ldr	r3, [pc, #24]	@ (80036bc <cleanup_stdio+0x3c>)
 80036a2:	4299      	cmp	r1, r3
 80036a4:	d004      	beq.n	80036b0 <cleanup_stdio+0x30>
 80036a6:	4620      	mov	r0, r4
 80036a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80036ac:	f000 bd88 	b.w	80041c0 <_fflush_r>
 80036b0:	bd10      	pop	{r4, pc}
 80036b2:	bf00      	nop
 80036b4:	20000200 	.word	0x20000200
 80036b8:	20000268 	.word	0x20000268
 80036bc:	200002d0 	.word	0x200002d0

080036c0 <global_stdio_init.part.0>:
 80036c0:	b510      	push	{r4, lr}
 80036c2:	4b0b      	ldr	r3, [pc, #44]	@ (80036f0 <global_stdio_init.part.0+0x30>)
 80036c4:	2104      	movs	r1, #4
 80036c6:	4c0b      	ldr	r4, [pc, #44]	@ (80036f4 <global_stdio_init.part.0+0x34>)
 80036c8:	4a0b      	ldr	r2, [pc, #44]	@ (80036f8 <global_stdio_init.part.0+0x38>)
 80036ca:	4620      	mov	r0, r4
 80036cc:	601a      	str	r2, [r3, #0]
 80036ce:	2200      	movs	r2, #0
 80036d0:	f7ff ff94 	bl	80035fc <std>
 80036d4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80036d8:	2201      	movs	r2, #1
 80036da:	2109      	movs	r1, #9
 80036dc:	f7ff ff8e 	bl	80035fc <std>
 80036e0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80036e4:	2202      	movs	r2, #2
 80036e6:	2112      	movs	r1, #18
 80036e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80036ec:	f7ff bf86 	b.w	80035fc <std>
 80036f0:	20000338 	.word	0x20000338
 80036f4:	20000200 	.word	0x20000200
 80036f8:	08003669 	.word	0x08003669

080036fc <__sfp_lock_acquire>:
 80036fc:	4801      	ldr	r0, [pc, #4]	@ (8003704 <__sfp_lock_acquire+0x8>)
 80036fe:	f000 b90e 	b.w	800391e <__retarget_lock_acquire_recursive>
 8003702:	bf00      	nop
 8003704:	20000341 	.word	0x20000341

08003708 <__sfp_lock_release>:
 8003708:	4801      	ldr	r0, [pc, #4]	@ (8003710 <__sfp_lock_release+0x8>)
 800370a:	f000 b909 	b.w	8003920 <__retarget_lock_release_recursive>
 800370e:	bf00      	nop
 8003710:	20000341 	.word	0x20000341

08003714 <__sinit>:
 8003714:	b510      	push	{r4, lr}
 8003716:	4604      	mov	r4, r0
 8003718:	f7ff fff0 	bl	80036fc <__sfp_lock_acquire>
 800371c:	6a23      	ldr	r3, [r4, #32]
 800371e:	b11b      	cbz	r3, 8003728 <__sinit+0x14>
 8003720:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003724:	f7ff bff0 	b.w	8003708 <__sfp_lock_release>
 8003728:	4b04      	ldr	r3, [pc, #16]	@ (800373c <__sinit+0x28>)
 800372a:	6223      	str	r3, [r4, #32]
 800372c:	4b04      	ldr	r3, [pc, #16]	@ (8003740 <__sinit+0x2c>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	2b00      	cmp	r3, #0
 8003732:	d1f5      	bne.n	8003720 <__sinit+0xc>
 8003734:	f7ff ffc4 	bl	80036c0 <global_stdio_init.part.0>
 8003738:	e7f2      	b.n	8003720 <__sinit+0xc>
 800373a:	bf00      	nop
 800373c:	08003681 	.word	0x08003681
 8003740:	20000338 	.word	0x20000338

08003744 <_fwalk_sglue>:
 8003744:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003748:	4607      	mov	r7, r0
 800374a:	4688      	mov	r8, r1
 800374c:	4614      	mov	r4, r2
 800374e:	2600      	movs	r6, #0
 8003750:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003754:	f1b9 0901 	subs.w	r9, r9, #1
 8003758:	d505      	bpl.n	8003766 <_fwalk_sglue+0x22>
 800375a:	6824      	ldr	r4, [r4, #0]
 800375c:	2c00      	cmp	r4, #0
 800375e:	d1f7      	bne.n	8003750 <_fwalk_sglue+0xc>
 8003760:	4630      	mov	r0, r6
 8003762:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003766:	89ab      	ldrh	r3, [r5, #12]
 8003768:	2b01      	cmp	r3, #1
 800376a:	d907      	bls.n	800377c <_fwalk_sglue+0x38>
 800376c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003770:	3301      	adds	r3, #1
 8003772:	d003      	beq.n	800377c <_fwalk_sglue+0x38>
 8003774:	4629      	mov	r1, r5
 8003776:	4638      	mov	r0, r7
 8003778:	47c0      	blx	r8
 800377a:	4306      	orrs	r6, r0
 800377c:	3568      	adds	r5, #104	@ 0x68
 800377e:	e7e9      	b.n	8003754 <_fwalk_sglue+0x10>

08003780 <iprintf>:
 8003780:	b40f      	push	{r0, r1, r2, r3}
 8003782:	b507      	push	{r0, r1, r2, lr}
 8003784:	4906      	ldr	r1, [pc, #24]	@ (80037a0 <iprintf+0x20>)
 8003786:	ab04      	add	r3, sp, #16
 8003788:	6808      	ldr	r0, [r1, #0]
 800378a:	f853 2b04 	ldr.w	r2, [r3], #4
 800378e:	6881      	ldr	r1, [r0, #8]
 8003790:	9301      	str	r3, [sp, #4]
 8003792:	f000 f9e9 	bl	8003b68 <_vfiprintf_r>
 8003796:	b003      	add	sp, #12
 8003798:	f85d eb04 	ldr.w	lr, [sp], #4
 800379c:	b004      	add	sp, #16
 800379e:	4770      	bx	lr
 80037a0:	20000040 	.word	0x20000040

080037a4 <__sread>:
 80037a4:	b510      	push	{r4, lr}
 80037a6:	460c      	mov	r4, r1
 80037a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80037ac:	f000 f868 	bl	8003880 <_read_r>
 80037b0:	2800      	cmp	r0, #0
 80037b2:	bfab      	itete	ge
 80037b4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80037b6:	89a3      	ldrhlt	r3, [r4, #12]
 80037b8:	181b      	addge	r3, r3, r0
 80037ba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80037be:	bfac      	ite	ge
 80037c0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80037c2:	81a3      	strhlt	r3, [r4, #12]
 80037c4:	bd10      	pop	{r4, pc}

080037c6 <__swrite>:
 80037c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80037ca:	461f      	mov	r7, r3
 80037cc:	898b      	ldrh	r3, [r1, #12]
 80037ce:	4605      	mov	r5, r0
 80037d0:	460c      	mov	r4, r1
 80037d2:	05db      	lsls	r3, r3, #23
 80037d4:	4616      	mov	r6, r2
 80037d6:	d505      	bpl.n	80037e4 <__swrite+0x1e>
 80037d8:	2302      	movs	r3, #2
 80037da:	2200      	movs	r2, #0
 80037dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80037e0:	f000 f83c 	bl	800385c <_lseek_r>
 80037e4:	89a3      	ldrh	r3, [r4, #12]
 80037e6:	4632      	mov	r2, r6
 80037e8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80037ec:	4628      	mov	r0, r5
 80037ee:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80037f2:	81a3      	strh	r3, [r4, #12]
 80037f4:	463b      	mov	r3, r7
 80037f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80037fa:	f000 b853 	b.w	80038a4 <_write_r>

080037fe <__sseek>:
 80037fe:	b510      	push	{r4, lr}
 8003800:	460c      	mov	r4, r1
 8003802:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003806:	f000 f829 	bl	800385c <_lseek_r>
 800380a:	1c43      	adds	r3, r0, #1
 800380c:	89a3      	ldrh	r3, [r4, #12]
 800380e:	bf15      	itete	ne
 8003810:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003812:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003816:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800381a:	81a3      	strheq	r3, [r4, #12]
 800381c:	bf18      	it	ne
 800381e:	81a3      	strhne	r3, [r4, #12]
 8003820:	bd10      	pop	{r4, pc}

08003822 <__sclose>:
 8003822:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003826:	f000 b809 	b.w	800383c <_close_r>

0800382a <memset>:
 800382a:	4402      	add	r2, r0
 800382c:	4603      	mov	r3, r0
 800382e:	4293      	cmp	r3, r2
 8003830:	d100      	bne.n	8003834 <memset+0xa>
 8003832:	4770      	bx	lr
 8003834:	f803 1b01 	strb.w	r1, [r3], #1
 8003838:	e7f9      	b.n	800382e <memset+0x4>
	...

0800383c <_close_r>:
 800383c:	b538      	push	{r3, r4, r5, lr}
 800383e:	2300      	movs	r3, #0
 8003840:	4d05      	ldr	r5, [pc, #20]	@ (8003858 <_close_r+0x1c>)
 8003842:	4604      	mov	r4, r0
 8003844:	4608      	mov	r0, r1
 8003846:	602b      	str	r3, [r5, #0]
 8003848:	f7fd f847 	bl	80008da <_close>
 800384c:	1c43      	adds	r3, r0, #1
 800384e:	d102      	bne.n	8003856 <_close_r+0x1a>
 8003850:	682b      	ldr	r3, [r5, #0]
 8003852:	b103      	cbz	r3, 8003856 <_close_r+0x1a>
 8003854:	6023      	str	r3, [r4, #0]
 8003856:	bd38      	pop	{r3, r4, r5, pc}
 8003858:	2000033c 	.word	0x2000033c

0800385c <_lseek_r>:
 800385c:	b538      	push	{r3, r4, r5, lr}
 800385e:	4604      	mov	r4, r0
 8003860:	4d06      	ldr	r5, [pc, #24]	@ (800387c <_lseek_r+0x20>)
 8003862:	4608      	mov	r0, r1
 8003864:	4611      	mov	r1, r2
 8003866:	2200      	movs	r2, #0
 8003868:	602a      	str	r2, [r5, #0]
 800386a:	461a      	mov	r2, r3
 800386c:	f7fd f85c 	bl	8000928 <_lseek>
 8003870:	1c43      	adds	r3, r0, #1
 8003872:	d102      	bne.n	800387a <_lseek_r+0x1e>
 8003874:	682b      	ldr	r3, [r5, #0]
 8003876:	b103      	cbz	r3, 800387a <_lseek_r+0x1e>
 8003878:	6023      	str	r3, [r4, #0]
 800387a:	bd38      	pop	{r3, r4, r5, pc}
 800387c:	2000033c 	.word	0x2000033c

08003880 <_read_r>:
 8003880:	b538      	push	{r3, r4, r5, lr}
 8003882:	4604      	mov	r4, r0
 8003884:	4d06      	ldr	r5, [pc, #24]	@ (80038a0 <_read_r+0x20>)
 8003886:	4608      	mov	r0, r1
 8003888:	4611      	mov	r1, r2
 800388a:	2200      	movs	r2, #0
 800388c:	602a      	str	r2, [r5, #0]
 800388e:	461a      	mov	r2, r3
 8003890:	f7fc ffea 	bl	8000868 <_read>
 8003894:	1c43      	adds	r3, r0, #1
 8003896:	d102      	bne.n	800389e <_read_r+0x1e>
 8003898:	682b      	ldr	r3, [r5, #0]
 800389a:	b103      	cbz	r3, 800389e <_read_r+0x1e>
 800389c:	6023      	str	r3, [r4, #0]
 800389e:	bd38      	pop	{r3, r4, r5, pc}
 80038a0:	2000033c 	.word	0x2000033c

080038a4 <_write_r>:
 80038a4:	b538      	push	{r3, r4, r5, lr}
 80038a6:	4604      	mov	r4, r0
 80038a8:	4d06      	ldr	r5, [pc, #24]	@ (80038c4 <_write_r+0x20>)
 80038aa:	4608      	mov	r0, r1
 80038ac:	4611      	mov	r1, r2
 80038ae:	2200      	movs	r2, #0
 80038b0:	602a      	str	r2, [r5, #0]
 80038b2:	461a      	mov	r2, r3
 80038b4:	f7fc fff5 	bl	80008a2 <_write>
 80038b8:	1c43      	adds	r3, r0, #1
 80038ba:	d102      	bne.n	80038c2 <_write_r+0x1e>
 80038bc:	682b      	ldr	r3, [r5, #0]
 80038be:	b103      	cbz	r3, 80038c2 <_write_r+0x1e>
 80038c0:	6023      	str	r3, [r4, #0]
 80038c2:	bd38      	pop	{r3, r4, r5, pc}
 80038c4:	2000033c 	.word	0x2000033c

080038c8 <__errno>:
 80038c8:	4b01      	ldr	r3, [pc, #4]	@ (80038d0 <__errno+0x8>)
 80038ca:	6818      	ldr	r0, [r3, #0]
 80038cc:	4770      	bx	lr
 80038ce:	bf00      	nop
 80038d0:	20000040 	.word	0x20000040

080038d4 <__libc_init_array>:
 80038d4:	b570      	push	{r4, r5, r6, lr}
 80038d6:	4d0d      	ldr	r5, [pc, #52]	@ (800390c <__libc_init_array+0x38>)
 80038d8:	2600      	movs	r6, #0
 80038da:	4c0d      	ldr	r4, [pc, #52]	@ (8003910 <__libc_init_array+0x3c>)
 80038dc:	1b64      	subs	r4, r4, r5
 80038de:	10a4      	asrs	r4, r4, #2
 80038e0:	42a6      	cmp	r6, r4
 80038e2:	d109      	bne.n	80038f8 <__libc_init_array+0x24>
 80038e4:	4d0b      	ldr	r5, [pc, #44]	@ (8003914 <__libc_init_array+0x40>)
 80038e6:	2600      	movs	r6, #0
 80038e8:	4c0b      	ldr	r4, [pc, #44]	@ (8003918 <__libc_init_array+0x44>)
 80038ea:	f000 fdc7 	bl	800447c <_init>
 80038ee:	1b64      	subs	r4, r4, r5
 80038f0:	10a4      	asrs	r4, r4, #2
 80038f2:	42a6      	cmp	r6, r4
 80038f4:	d105      	bne.n	8003902 <__libc_init_array+0x2e>
 80038f6:	bd70      	pop	{r4, r5, r6, pc}
 80038f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80038fc:	3601      	adds	r6, #1
 80038fe:	4798      	blx	r3
 8003900:	e7ee      	b.n	80038e0 <__libc_init_array+0xc>
 8003902:	f855 3b04 	ldr.w	r3, [r5], #4
 8003906:	3601      	adds	r6, #1
 8003908:	4798      	blx	r3
 800390a:	e7f2      	b.n	80038f2 <__libc_init_array+0x1e>
 800390c:	08004588 	.word	0x08004588
 8003910:	08004588 	.word	0x08004588
 8003914:	08004588 	.word	0x08004588
 8003918:	0800458c 	.word	0x0800458c

0800391c <__retarget_lock_init_recursive>:
 800391c:	4770      	bx	lr

0800391e <__retarget_lock_acquire_recursive>:
 800391e:	4770      	bx	lr

08003920 <__retarget_lock_release_recursive>:
 8003920:	4770      	bx	lr
	...

08003924 <_free_r>:
 8003924:	b538      	push	{r3, r4, r5, lr}
 8003926:	4605      	mov	r5, r0
 8003928:	2900      	cmp	r1, #0
 800392a:	d041      	beq.n	80039b0 <_free_r+0x8c>
 800392c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003930:	1f0c      	subs	r4, r1, #4
 8003932:	2b00      	cmp	r3, #0
 8003934:	bfb8      	it	lt
 8003936:	18e4      	addlt	r4, r4, r3
 8003938:	f000 f8e0 	bl	8003afc <__malloc_lock>
 800393c:	4a1d      	ldr	r2, [pc, #116]	@ (80039b4 <_free_r+0x90>)
 800393e:	6813      	ldr	r3, [r2, #0]
 8003940:	b933      	cbnz	r3, 8003950 <_free_r+0x2c>
 8003942:	6063      	str	r3, [r4, #4]
 8003944:	6014      	str	r4, [r2, #0]
 8003946:	4628      	mov	r0, r5
 8003948:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800394c:	f000 b8dc 	b.w	8003b08 <__malloc_unlock>
 8003950:	42a3      	cmp	r3, r4
 8003952:	d908      	bls.n	8003966 <_free_r+0x42>
 8003954:	6820      	ldr	r0, [r4, #0]
 8003956:	1821      	adds	r1, r4, r0
 8003958:	428b      	cmp	r3, r1
 800395a:	bf01      	itttt	eq
 800395c:	6819      	ldreq	r1, [r3, #0]
 800395e:	685b      	ldreq	r3, [r3, #4]
 8003960:	1809      	addeq	r1, r1, r0
 8003962:	6021      	streq	r1, [r4, #0]
 8003964:	e7ed      	b.n	8003942 <_free_r+0x1e>
 8003966:	461a      	mov	r2, r3
 8003968:	685b      	ldr	r3, [r3, #4]
 800396a:	b10b      	cbz	r3, 8003970 <_free_r+0x4c>
 800396c:	42a3      	cmp	r3, r4
 800396e:	d9fa      	bls.n	8003966 <_free_r+0x42>
 8003970:	6811      	ldr	r1, [r2, #0]
 8003972:	1850      	adds	r0, r2, r1
 8003974:	42a0      	cmp	r0, r4
 8003976:	d10b      	bne.n	8003990 <_free_r+0x6c>
 8003978:	6820      	ldr	r0, [r4, #0]
 800397a:	4401      	add	r1, r0
 800397c:	1850      	adds	r0, r2, r1
 800397e:	6011      	str	r1, [r2, #0]
 8003980:	4283      	cmp	r3, r0
 8003982:	d1e0      	bne.n	8003946 <_free_r+0x22>
 8003984:	6818      	ldr	r0, [r3, #0]
 8003986:	685b      	ldr	r3, [r3, #4]
 8003988:	4408      	add	r0, r1
 800398a:	6053      	str	r3, [r2, #4]
 800398c:	6010      	str	r0, [r2, #0]
 800398e:	e7da      	b.n	8003946 <_free_r+0x22>
 8003990:	d902      	bls.n	8003998 <_free_r+0x74>
 8003992:	230c      	movs	r3, #12
 8003994:	602b      	str	r3, [r5, #0]
 8003996:	e7d6      	b.n	8003946 <_free_r+0x22>
 8003998:	6820      	ldr	r0, [r4, #0]
 800399a:	1821      	adds	r1, r4, r0
 800399c:	428b      	cmp	r3, r1
 800399e:	bf02      	ittt	eq
 80039a0:	6819      	ldreq	r1, [r3, #0]
 80039a2:	685b      	ldreq	r3, [r3, #4]
 80039a4:	1809      	addeq	r1, r1, r0
 80039a6:	6063      	str	r3, [r4, #4]
 80039a8:	bf08      	it	eq
 80039aa:	6021      	streq	r1, [r4, #0]
 80039ac:	6054      	str	r4, [r2, #4]
 80039ae:	e7ca      	b.n	8003946 <_free_r+0x22>
 80039b0:	bd38      	pop	{r3, r4, r5, pc}
 80039b2:	bf00      	nop
 80039b4:	20000348 	.word	0x20000348

080039b8 <sbrk_aligned>:
 80039b8:	b570      	push	{r4, r5, r6, lr}
 80039ba:	4e0f      	ldr	r6, [pc, #60]	@ (80039f8 <sbrk_aligned+0x40>)
 80039bc:	460c      	mov	r4, r1
 80039be:	4605      	mov	r5, r0
 80039c0:	6831      	ldr	r1, [r6, #0]
 80039c2:	b911      	cbnz	r1, 80039ca <sbrk_aligned+0x12>
 80039c4:	f000 fcb8 	bl	8004338 <_sbrk_r>
 80039c8:	6030      	str	r0, [r6, #0]
 80039ca:	4621      	mov	r1, r4
 80039cc:	4628      	mov	r0, r5
 80039ce:	f000 fcb3 	bl	8004338 <_sbrk_r>
 80039d2:	1c43      	adds	r3, r0, #1
 80039d4:	d103      	bne.n	80039de <sbrk_aligned+0x26>
 80039d6:	f04f 34ff 	mov.w	r4, #4294967295
 80039da:	4620      	mov	r0, r4
 80039dc:	bd70      	pop	{r4, r5, r6, pc}
 80039de:	1cc4      	adds	r4, r0, #3
 80039e0:	f024 0403 	bic.w	r4, r4, #3
 80039e4:	42a0      	cmp	r0, r4
 80039e6:	d0f8      	beq.n	80039da <sbrk_aligned+0x22>
 80039e8:	1a21      	subs	r1, r4, r0
 80039ea:	4628      	mov	r0, r5
 80039ec:	f000 fca4 	bl	8004338 <_sbrk_r>
 80039f0:	3001      	adds	r0, #1
 80039f2:	d1f2      	bne.n	80039da <sbrk_aligned+0x22>
 80039f4:	e7ef      	b.n	80039d6 <sbrk_aligned+0x1e>
 80039f6:	bf00      	nop
 80039f8:	20000344 	.word	0x20000344

080039fc <_malloc_r>:
 80039fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003a00:	1ccd      	adds	r5, r1, #3
 8003a02:	4606      	mov	r6, r0
 8003a04:	f025 0503 	bic.w	r5, r5, #3
 8003a08:	3508      	adds	r5, #8
 8003a0a:	2d0c      	cmp	r5, #12
 8003a0c:	bf38      	it	cc
 8003a0e:	250c      	movcc	r5, #12
 8003a10:	2d00      	cmp	r5, #0
 8003a12:	db01      	blt.n	8003a18 <_malloc_r+0x1c>
 8003a14:	42a9      	cmp	r1, r5
 8003a16:	d904      	bls.n	8003a22 <_malloc_r+0x26>
 8003a18:	230c      	movs	r3, #12
 8003a1a:	6033      	str	r3, [r6, #0]
 8003a1c:	2000      	movs	r0, #0
 8003a1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003a22:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003af8 <_malloc_r+0xfc>
 8003a26:	f000 f869 	bl	8003afc <__malloc_lock>
 8003a2a:	f8d8 3000 	ldr.w	r3, [r8]
 8003a2e:	461c      	mov	r4, r3
 8003a30:	bb44      	cbnz	r4, 8003a84 <_malloc_r+0x88>
 8003a32:	4629      	mov	r1, r5
 8003a34:	4630      	mov	r0, r6
 8003a36:	f7ff ffbf 	bl	80039b8 <sbrk_aligned>
 8003a3a:	1c43      	adds	r3, r0, #1
 8003a3c:	4604      	mov	r4, r0
 8003a3e:	d158      	bne.n	8003af2 <_malloc_r+0xf6>
 8003a40:	f8d8 4000 	ldr.w	r4, [r8]
 8003a44:	4627      	mov	r7, r4
 8003a46:	2f00      	cmp	r7, #0
 8003a48:	d143      	bne.n	8003ad2 <_malloc_r+0xd6>
 8003a4a:	2c00      	cmp	r4, #0
 8003a4c:	d04b      	beq.n	8003ae6 <_malloc_r+0xea>
 8003a4e:	6823      	ldr	r3, [r4, #0]
 8003a50:	4639      	mov	r1, r7
 8003a52:	4630      	mov	r0, r6
 8003a54:	eb04 0903 	add.w	r9, r4, r3
 8003a58:	f000 fc6e 	bl	8004338 <_sbrk_r>
 8003a5c:	4581      	cmp	r9, r0
 8003a5e:	d142      	bne.n	8003ae6 <_malloc_r+0xea>
 8003a60:	6821      	ldr	r1, [r4, #0]
 8003a62:	4630      	mov	r0, r6
 8003a64:	1a6d      	subs	r5, r5, r1
 8003a66:	4629      	mov	r1, r5
 8003a68:	f7ff ffa6 	bl	80039b8 <sbrk_aligned>
 8003a6c:	3001      	adds	r0, #1
 8003a6e:	d03a      	beq.n	8003ae6 <_malloc_r+0xea>
 8003a70:	6823      	ldr	r3, [r4, #0]
 8003a72:	442b      	add	r3, r5
 8003a74:	6023      	str	r3, [r4, #0]
 8003a76:	f8d8 3000 	ldr.w	r3, [r8]
 8003a7a:	685a      	ldr	r2, [r3, #4]
 8003a7c:	bb62      	cbnz	r2, 8003ad8 <_malloc_r+0xdc>
 8003a7e:	f8c8 7000 	str.w	r7, [r8]
 8003a82:	e00f      	b.n	8003aa4 <_malloc_r+0xa8>
 8003a84:	6822      	ldr	r2, [r4, #0]
 8003a86:	1b52      	subs	r2, r2, r5
 8003a88:	d420      	bmi.n	8003acc <_malloc_r+0xd0>
 8003a8a:	2a0b      	cmp	r2, #11
 8003a8c:	d917      	bls.n	8003abe <_malloc_r+0xc2>
 8003a8e:	1961      	adds	r1, r4, r5
 8003a90:	42a3      	cmp	r3, r4
 8003a92:	6025      	str	r5, [r4, #0]
 8003a94:	bf18      	it	ne
 8003a96:	6059      	strne	r1, [r3, #4]
 8003a98:	6863      	ldr	r3, [r4, #4]
 8003a9a:	bf08      	it	eq
 8003a9c:	f8c8 1000 	streq.w	r1, [r8]
 8003aa0:	5162      	str	r2, [r4, r5]
 8003aa2:	604b      	str	r3, [r1, #4]
 8003aa4:	4630      	mov	r0, r6
 8003aa6:	f000 f82f 	bl	8003b08 <__malloc_unlock>
 8003aaa:	f104 000b 	add.w	r0, r4, #11
 8003aae:	1d23      	adds	r3, r4, #4
 8003ab0:	f020 0007 	bic.w	r0, r0, #7
 8003ab4:	1ac2      	subs	r2, r0, r3
 8003ab6:	bf1c      	itt	ne
 8003ab8:	1a1b      	subne	r3, r3, r0
 8003aba:	50a3      	strne	r3, [r4, r2]
 8003abc:	e7af      	b.n	8003a1e <_malloc_r+0x22>
 8003abe:	6862      	ldr	r2, [r4, #4]
 8003ac0:	42a3      	cmp	r3, r4
 8003ac2:	bf0c      	ite	eq
 8003ac4:	f8c8 2000 	streq.w	r2, [r8]
 8003ac8:	605a      	strne	r2, [r3, #4]
 8003aca:	e7eb      	b.n	8003aa4 <_malloc_r+0xa8>
 8003acc:	4623      	mov	r3, r4
 8003ace:	6864      	ldr	r4, [r4, #4]
 8003ad0:	e7ae      	b.n	8003a30 <_malloc_r+0x34>
 8003ad2:	463c      	mov	r4, r7
 8003ad4:	687f      	ldr	r7, [r7, #4]
 8003ad6:	e7b6      	b.n	8003a46 <_malloc_r+0x4a>
 8003ad8:	461a      	mov	r2, r3
 8003ada:	685b      	ldr	r3, [r3, #4]
 8003adc:	42a3      	cmp	r3, r4
 8003ade:	d1fb      	bne.n	8003ad8 <_malloc_r+0xdc>
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	6053      	str	r3, [r2, #4]
 8003ae4:	e7de      	b.n	8003aa4 <_malloc_r+0xa8>
 8003ae6:	230c      	movs	r3, #12
 8003ae8:	4630      	mov	r0, r6
 8003aea:	6033      	str	r3, [r6, #0]
 8003aec:	f000 f80c 	bl	8003b08 <__malloc_unlock>
 8003af0:	e794      	b.n	8003a1c <_malloc_r+0x20>
 8003af2:	6005      	str	r5, [r0, #0]
 8003af4:	e7d6      	b.n	8003aa4 <_malloc_r+0xa8>
 8003af6:	bf00      	nop
 8003af8:	20000348 	.word	0x20000348

08003afc <__malloc_lock>:
 8003afc:	4801      	ldr	r0, [pc, #4]	@ (8003b04 <__malloc_lock+0x8>)
 8003afe:	f7ff bf0e 	b.w	800391e <__retarget_lock_acquire_recursive>
 8003b02:	bf00      	nop
 8003b04:	20000340 	.word	0x20000340

08003b08 <__malloc_unlock>:
 8003b08:	4801      	ldr	r0, [pc, #4]	@ (8003b10 <__malloc_unlock+0x8>)
 8003b0a:	f7ff bf09 	b.w	8003920 <__retarget_lock_release_recursive>
 8003b0e:	bf00      	nop
 8003b10:	20000340 	.word	0x20000340

08003b14 <__sfputc_r>:
 8003b14:	6893      	ldr	r3, [r2, #8]
 8003b16:	3b01      	subs	r3, #1
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	b410      	push	{r4}
 8003b1c:	6093      	str	r3, [r2, #8]
 8003b1e:	da08      	bge.n	8003b32 <__sfputc_r+0x1e>
 8003b20:	6994      	ldr	r4, [r2, #24]
 8003b22:	42a3      	cmp	r3, r4
 8003b24:	db01      	blt.n	8003b2a <__sfputc_r+0x16>
 8003b26:	290a      	cmp	r1, #10
 8003b28:	d103      	bne.n	8003b32 <__sfputc_r+0x1e>
 8003b2a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003b2e:	f000 bb6f 	b.w	8004210 <__swbuf_r>
 8003b32:	6813      	ldr	r3, [r2, #0]
 8003b34:	1c58      	adds	r0, r3, #1
 8003b36:	6010      	str	r0, [r2, #0]
 8003b38:	4608      	mov	r0, r1
 8003b3a:	7019      	strb	r1, [r3, #0]
 8003b3c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003b40:	4770      	bx	lr

08003b42 <__sfputs_r>:
 8003b42:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b44:	4606      	mov	r6, r0
 8003b46:	460f      	mov	r7, r1
 8003b48:	4614      	mov	r4, r2
 8003b4a:	18d5      	adds	r5, r2, r3
 8003b4c:	42ac      	cmp	r4, r5
 8003b4e:	d101      	bne.n	8003b54 <__sfputs_r+0x12>
 8003b50:	2000      	movs	r0, #0
 8003b52:	e007      	b.n	8003b64 <__sfputs_r+0x22>
 8003b54:	463a      	mov	r2, r7
 8003b56:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003b5a:	4630      	mov	r0, r6
 8003b5c:	f7ff ffda 	bl	8003b14 <__sfputc_r>
 8003b60:	1c43      	adds	r3, r0, #1
 8003b62:	d1f3      	bne.n	8003b4c <__sfputs_r+0xa>
 8003b64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003b68 <_vfiprintf_r>:
 8003b68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b6c:	460d      	mov	r5, r1
 8003b6e:	b09d      	sub	sp, #116	@ 0x74
 8003b70:	4614      	mov	r4, r2
 8003b72:	4698      	mov	r8, r3
 8003b74:	4606      	mov	r6, r0
 8003b76:	b118      	cbz	r0, 8003b80 <_vfiprintf_r+0x18>
 8003b78:	6a03      	ldr	r3, [r0, #32]
 8003b7a:	b90b      	cbnz	r3, 8003b80 <_vfiprintf_r+0x18>
 8003b7c:	f7ff fdca 	bl	8003714 <__sinit>
 8003b80:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003b82:	07d9      	lsls	r1, r3, #31
 8003b84:	d405      	bmi.n	8003b92 <_vfiprintf_r+0x2a>
 8003b86:	89ab      	ldrh	r3, [r5, #12]
 8003b88:	059a      	lsls	r2, r3, #22
 8003b8a:	d402      	bmi.n	8003b92 <_vfiprintf_r+0x2a>
 8003b8c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003b8e:	f7ff fec6 	bl	800391e <__retarget_lock_acquire_recursive>
 8003b92:	89ab      	ldrh	r3, [r5, #12]
 8003b94:	071b      	lsls	r3, r3, #28
 8003b96:	d501      	bpl.n	8003b9c <_vfiprintf_r+0x34>
 8003b98:	692b      	ldr	r3, [r5, #16]
 8003b9a:	b99b      	cbnz	r3, 8003bc4 <_vfiprintf_r+0x5c>
 8003b9c:	4629      	mov	r1, r5
 8003b9e:	4630      	mov	r0, r6
 8003ba0:	f000 fb74 	bl	800428c <__swsetup_r>
 8003ba4:	b170      	cbz	r0, 8003bc4 <_vfiprintf_r+0x5c>
 8003ba6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003ba8:	07dc      	lsls	r4, r3, #31
 8003baa:	d504      	bpl.n	8003bb6 <_vfiprintf_r+0x4e>
 8003bac:	f04f 30ff 	mov.w	r0, #4294967295
 8003bb0:	b01d      	add	sp, #116	@ 0x74
 8003bb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003bb6:	89ab      	ldrh	r3, [r5, #12]
 8003bb8:	0598      	lsls	r0, r3, #22
 8003bba:	d4f7      	bmi.n	8003bac <_vfiprintf_r+0x44>
 8003bbc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003bbe:	f7ff feaf 	bl	8003920 <__retarget_lock_release_recursive>
 8003bc2:	e7f3      	b.n	8003bac <_vfiprintf_r+0x44>
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	f8cd 800c 	str.w	r8, [sp, #12]
 8003bca:	f04f 0901 	mov.w	r9, #1
 8003bce:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 8003d84 <_vfiprintf_r+0x21c>
 8003bd2:	9309      	str	r3, [sp, #36]	@ 0x24
 8003bd4:	2320      	movs	r3, #32
 8003bd6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003bda:	2330      	movs	r3, #48	@ 0x30
 8003bdc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003be0:	4623      	mov	r3, r4
 8003be2:	469a      	mov	sl, r3
 8003be4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003be8:	b10a      	cbz	r2, 8003bee <_vfiprintf_r+0x86>
 8003bea:	2a25      	cmp	r2, #37	@ 0x25
 8003bec:	d1f9      	bne.n	8003be2 <_vfiprintf_r+0x7a>
 8003bee:	ebba 0b04 	subs.w	fp, sl, r4
 8003bf2:	d00b      	beq.n	8003c0c <_vfiprintf_r+0xa4>
 8003bf4:	465b      	mov	r3, fp
 8003bf6:	4622      	mov	r2, r4
 8003bf8:	4629      	mov	r1, r5
 8003bfa:	4630      	mov	r0, r6
 8003bfc:	f7ff ffa1 	bl	8003b42 <__sfputs_r>
 8003c00:	3001      	adds	r0, #1
 8003c02:	f000 80a7 	beq.w	8003d54 <_vfiprintf_r+0x1ec>
 8003c06:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003c08:	445a      	add	r2, fp
 8003c0a:	9209      	str	r2, [sp, #36]	@ 0x24
 8003c0c:	f89a 3000 	ldrb.w	r3, [sl]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	f000 809f 	beq.w	8003d54 <_vfiprintf_r+0x1ec>
 8003c16:	2300      	movs	r3, #0
 8003c18:	f04f 32ff 	mov.w	r2, #4294967295
 8003c1c:	f10a 0a01 	add.w	sl, sl, #1
 8003c20:	9304      	str	r3, [sp, #16]
 8003c22:	9307      	str	r3, [sp, #28]
 8003c24:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003c28:	931a      	str	r3, [sp, #104]	@ 0x68
 8003c2a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003c2e:	4654      	mov	r4, sl
 8003c30:	2205      	movs	r2, #5
 8003c32:	4854      	ldr	r0, [pc, #336]	@ (8003d84 <_vfiprintf_r+0x21c>)
 8003c34:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003c38:	f000 fb8e 	bl	8004358 <memchr>
 8003c3c:	9a04      	ldr	r2, [sp, #16]
 8003c3e:	b9d8      	cbnz	r0, 8003c78 <_vfiprintf_r+0x110>
 8003c40:	06d1      	lsls	r1, r2, #27
 8003c42:	bf44      	itt	mi
 8003c44:	2320      	movmi	r3, #32
 8003c46:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003c4a:	0713      	lsls	r3, r2, #28
 8003c4c:	bf44      	itt	mi
 8003c4e:	232b      	movmi	r3, #43	@ 0x2b
 8003c50:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003c54:	f89a 3000 	ldrb.w	r3, [sl]
 8003c58:	2b2a      	cmp	r3, #42	@ 0x2a
 8003c5a:	d015      	beq.n	8003c88 <_vfiprintf_r+0x120>
 8003c5c:	9a07      	ldr	r2, [sp, #28]
 8003c5e:	4654      	mov	r4, sl
 8003c60:	2000      	movs	r0, #0
 8003c62:	f04f 0c0a 	mov.w	ip, #10
 8003c66:	4621      	mov	r1, r4
 8003c68:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003c6c:	3b30      	subs	r3, #48	@ 0x30
 8003c6e:	2b09      	cmp	r3, #9
 8003c70:	d94b      	bls.n	8003d0a <_vfiprintf_r+0x1a2>
 8003c72:	b1b0      	cbz	r0, 8003ca2 <_vfiprintf_r+0x13a>
 8003c74:	9207      	str	r2, [sp, #28]
 8003c76:	e014      	b.n	8003ca2 <_vfiprintf_r+0x13a>
 8003c78:	eba0 0308 	sub.w	r3, r0, r8
 8003c7c:	46a2      	mov	sl, r4
 8003c7e:	fa09 f303 	lsl.w	r3, r9, r3
 8003c82:	4313      	orrs	r3, r2
 8003c84:	9304      	str	r3, [sp, #16]
 8003c86:	e7d2      	b.n	8003c2e <_vfiprintf_r+0xc6>
 8003c88:	9b03      	ldr	r3, [sp, #12]
 8003c8a:	1d19      	adds	r1, r3, #4
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	9103      	str	r1, [sp, #12]
 8003c92:	bfbb      	ittet	lt
 8003c94:	425b      	neglt	r3, r3
 8003c96:	f042 0202 	orrlt.w	r2, r2, #2
 8003c9a:	9307      	strge	r3, [sp, #28]
 8003c9c:	9307      	strlt	r3, [sp, #28]
 8003c9e:	bfb8      	it	lt
 8003ca0:	9204      	strlt	r2, [sp, #16]
 8003ca2:	7823      	ldrb	r3, [r4, #0]
 8003ca4:	2b2e      	cmp	r3, #46	@ 0x2e
 8003ca6:	d10a      	bne.n	8003cbe <_vfiprintf_r+0x156>
 8003ca8:	7863      	ldrb	r3, [r4, #1]
 8003caa:	2b2a      	cmp	r3, #42	@ 0x2a
 8003cac:	d132      	bne.n	8003d14 <_vfiprintf_r+0x1ac>
 8003cae:	9b03      	ldr	r3, [sp, #12]
 8003cb0:	3402      	adds	r4, #2
 8003cb2:	1d1a      	adds	r2, r3, #4
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003cba:	9203      	str	r2, [sp, #12]
 8003cbc:	9305      	str	r3, [sp, #20]
 8003cbe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8003d94 <_vfiprintf_r+0x22c>
 8003cc2:	2203      	movs	r2, #3
 8003cc4:	7821      	ldrb	r1, [r4, #0]
 8003cc6:	4650      	mov	r0, sl
 8003cc8:	f000 fb46 	bl	8004358 <memchr>
 8003ccc:	b138      	cbz	r0, 8003cde <_vfiprintf_r+0x176>
 8003cce:	eba0 000a 	sub.w	r0, r0, sl
 8003cd2:	2240      	movs	r2, #64	@ 0x40
 8003cd4:	9b04      	ldr	r3, [sp, #16]
 8003cd6:	3401      	adds	r4, #1
 8003cd8:	4082      	lsls	r2, r0
 8003cda:	4313      	orrs	r3, r2
 8003cdc:	9304      	str	r3, [sp, #16]
 8003cde:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003ce2:	2206      	movs	r2, #6
 8003ce4:	4828      	ldr	r0, [pc, #160]	@ (8003d88 <_vfiprintf_r+0x220>)
 8003ce6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003cea:	f000 fb35 	bl	8004358 <memchr>
 8003cee:	2800      	cmp	r0, #0
 8003cf0:	d03f      	beq.n	8003d72 <_vfiprintf_r+0x20a>
 8003cf2:	4b26      	ldr	r3, [pc, #152]	@ (8003d8c <_vfiprintf_r+0x224>)
 8003cf4:	bb1b      	cbnz	r3, 8003d3e <_vfiprintf_r+0x1d6>
 8003cf6:	9b03      	ldr	r3, [sp, #12]
 8003cf8:	3307      	adds	r3, #7
 8003cfa:	f023 0307 	bic.w	r3, r3, #7
 8003cfe:	3308      	adds	r3, #8
 8003d00:	9303      	str	r3, [sp, #12]
 8003d02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003d04:	443b      	add	r3, r7
 8003d06:	9309      	str	r3, [sp, #36]	@ 0x24
 8003d08:	e76a      	b.n	8003be0 <_vfiprintf_r+0x78>
 8003d0a:	fb0c 3202 	mla	r2, ip, r2, r3
 8003d0e:	460c      	mov	r4, r1
 8003d10:	2001      	movs	r0, #1
 8003d12:	e7a8      	b.n	8003c66 <_vfiprintf_r+0xfe>
 8003d14:	2300      	movs	r3, #0
 8003d16:	3401      	adds	r4, #1
 8003d18:	f04f 0c0a 	mov.w	ip, #10
 8003d1c:	4619      	mov	r1, r3
 8003d1e:	9305      	str	r3, [sp, #20]
 8003d20:	4620      	mov	r0, r4
 8003d22:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003d26:	3a30      	subs	r2, #48	@ 0x30
 8003d28:	2a09      	cmp	r2, #9
 8003d2a:	d903      	bls.n	8003d34 <_vfiprintf_r+0x1cc>
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d0c6      	beq.n	8003cbe <_vfiprintf_r+0x156>
 8003d30:	9105      	str	r1, [sp, #20]
 8003d32:	e7c4      	b.n	8003cbe <_vfiprintf_r+0x156>
 8003d34:	fb0c 2101 	mla	r1, ip, r1, r2
 8003d38:	4604      	mov	r4, r0
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	e7f0      	b.n	8003d20 <_vfiprintf_r+0x1b8>
 8003d3e:	ab03      	add	r3, sp, #12
 8003d40:	462a      	mov	r2, r5
 8003d42:	a904      	add	r1, sp, #16
 8003d44:	4630      	mov	r0, r6
 8003d46:	9300      	str	r3, [sp, #0]
 8003d48:	4b11      	ldr	r3, [pc, #68]	@ (8003d90 <_vfiprintf_r+0x228>)
 8003d4a:	f3af 8000 	nop.w
 8003d4e:	4607      	mov	r7, r0
 8003d50:	1c78      	adds	r0, r7, #1
 8003d52:	d1d6      	bne.n	8003d02 <_vfiprintf_r+0x19a>
 8003d54:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003d56:	07d9      	lsls	r1, r3, #31
 8003d58:	d405      	bmi.n	8003d66 <_vfiprintf_r+0x1fe>
 8003d5a:	89ab      	ldrh	r3, [r5, #12]
 8003d5c:	059a      	lsls	r2, r3, #22
 8003d5e:	d402      	bmi.n	8003d66 <_vfiprintf_r+0x1fe>
 8003d60:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003d62:	f7ff fddd 	bl	8003920 <__retarget_lock_release_recursive>
 8003d66:	89ab      	ldrh	r3, [r5, #12]
 8003d68:	065b      	lsls	r3, r3, #25
 8003d6a:	f53f af1f 	bmi.w	8003bac <_vfiprintf_r+0x44>
 8003d6e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003d70:	e71e      	b.n	8003bb0 <_vfiprintf_r+0x48>
 8003d72:	ab03      	add	r3, sp, #12
 8003d74:	462a      	mov	r2, r5
 8003d76:	a904      	add	r1, sp, #16
 8003d78:	4630      	mov	r0, r6
 8003d7a:	9300      	str	r3, [sp, #0]
 8003d7c:	4b04      	ldr	r3, [pc, #16]	@ (8003d90 <_vfiprintf_r+0x228>)
 8003d7e:	f000 f87d 	bl	8003e7c <_printf_i>
 8003d82:	e7e4      	b.n	8003d4e <_vfiprintf_r+0x1e6>
 8003d84:	0800454c 	.word	0x0800454c
 8003d88:	08004556 	.word	0x08004556
 8003d8c:	00000000 	.word	0x00000000
 8003d90:	08003b43 	.word	0x08003b43
 8003d94:	08004552 	.word	0x08004552

08003d98 <_printf_common>:
 8003d98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003d9c:	4616      	mov	r6, r2
 8003d9e:	4698      	mov	r8, r3
 8003da0:	688a      	ldr	r2, [r1, #8]
 8003da2:	4607      	mov	r7, r0
 8003da4:	690b      	ldr	r3, [r1, #16]
 8003da6:	460c      	mov	r4, r1
 8003da8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003dac:	4293      	cmp	r3, r2
 8003dae:	bfb8      	it	lt
 8003db0:	4613      	movlt	r3, r2
 8003db2:	6033      	str	r3, [r6, #0]
 8003db4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003db8:	b10a      	cbz	r2, 8003dbe <_printf_common+0x26>
 8003dba:	3301      	adds	r3, #1
 8003dbc:	6033      	str	r3, [r6, #0]
 8003dbe:	6823      	ldr	r3, [r4, #0]
 8003dc0:	0699      	lsls	r1, r3, #26
 8003dc2:	bf42      	ittt	mi
 8003dc4:	6833      	ldrmi	r3, [r6, #0]
 8003dc6:	3302      	addmi	r3, #2
 8003dc8:	6033      	strmi	r3, [r6, #0]
 8003dca:	6825      	ldr	r5, [r4, #0]
 8003dcc:	f015 0506 	ands.w	r5, r5, #6
 8003dd0:	d106      	bne.n	8003de0 <_printf_common+0x48>
 8003dd2:	f104 0a19 	add.w	sl, r4, #25
 8003dd6:	68e3      	ldr	r3, [r4, #12]
 8003dd8:	6832      	ldr	r2, [r6, #0]
 8003dda:	1a9b      	subs	r3, r3, r2
 8003ddc:	42ab      	cmp	r3, r5
 8003dde:	dc2b      	bgt.n	8003e38 <_printf_common+0xa0>
 8003de0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003de4:	6822      	ldr	r2, [r4, #0]
 8003de6:	3b00      	subs	r3, #0
 8003de8:	bf18      	it	ne
 8003dea:	2301      	movne	r3, #1
 8003dec:	0692      	lsls	r2, r2, #26
 8003dee:	d430      	bmi.n	8003e52 <_printf_common+0xba>
 8003df0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003df4:	4641      	mov	r1, r8
 8003df6:	4638      	mov	r0, r7
 8003df8:	47c8      	blx	r9
 8003dfa:	3001      	adds	r0, #1
 8003dfc:	d023      	beq.n	8003e46 <_printf_common+0xae>
 8003dfe:	6823      	ldr	r3, [r4, #0]
 8003e00:	341a      	adds	r4, #26
 8003e02:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 8003e06:	f003 0306 	and.w	r3, r3, #6
 8003e0a:	2b04      	cmp	r3, #4
 8003e0c:	bf0a      	itet	eq
 8003e0e:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 8003e12:	2500      	movne	r5, #0
 8003e14:	6833      	ldreq	r3, [r6, #0]
 8003e16:	f04f 0600 	mov.w	r6, #0
 8003e1a:	bf08      	it	eq
 8003e1c:	1aed      	subeq	r5, r5, r3
 8003e1e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003e22:	bf08      	it	eq
 8003e24:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003e28:	4293      	cmp	r3, r2
 8003e2a:	bfc4      	itt	gt
 8003e2c:	1a9b      	subgt	r3, r3, r2
 8003e2e:	18ed      	addgt	r5, r5, r3
 8003e30:	42b5      	cmp	r5, r6
 8003e32:	d11a      	bne.n	8003e6a <_printf_common+0xd2>
 8003e34:	2000      	movs	r0, #0
 8003e36:	e008      	b.n	8003e4a <_printf_common+0xb2>
 8003e38:	2301      	movs	r3, #1
 8003e3a:	4652      	mov	r2, sl
 8003e3c:	4641      	mov	r1, r8
 8003e3e:	4638      	mov	r0, r7
 8003e40:	47c8      	blx	r9
 8003e42:	3001      	adds	r0, #1
 8003e44:	d103      	bne.n	8003e4e <_printf_common+0xb6>
 8003e46:	f04f 30ff 	mov.w	r0, #4294967295
 8003e4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e4e:	3501      	adds	r5, #1
 8003e50:	e7c1      	b.n	8003dd6 <_printf_common+0x3e>
 8003e52:	18e1      	adds	r1, r4, r3
 8003e54:	1c5a      	adds	r2, r3, #1
 8003e56:	2030      	movs	r0, #48	@ 0x30
 8003e58:	3302      	adds	r3, #2
 8003e5a:	4422      	add	r2, r4
 8003e5c:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003e60:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003e64:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003e68:	e7c2      	b.n	8003df0 <_printf_common+0x58>
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	4622      	mov	r2, r4
 8003e6e:	4641      	mov	r1, r8
 8003e70:	4638      	mov	r0, r7
 8003e72:	47c8      	blx	r9
 8003e74:	3001      	adds	r0, #1
 8003e76:	d0e6      	beq.n	8003e46 <_printf_common+0xae>
 8003e78:	3601      	adds	r6, #1
 8003e7a:	e7d9      	b.n	8003e30 <_printf_common+0x98>

08003e7c <_printf_i>:
 8003e7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003e80:	7e0f      	ldrb	r7, [r1, #24]
 8003e82:	4691      	mov	r9, r2
 8003e84:	4680      	mov	r8, r0
 8003e86:	460c      	mov	r4, r1
 8003e88:	2f78      	cmp	r7, #120	@ 0x78
 8003e8a:	469a      	mov	sl, r3
 8003e8c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003e8e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003e92:	d807      	bhi.n	8003ea4 <_printf_i+0x28>
 8003e94:	2f62      	cmp	r7, #98	@ 0x62
 8003e96:	d80a      	bhi.n	8003eae <_printf_i+0x32>
 8003e98:	2f00      	cmp	r7, #0
 8003e9a:	f000 80d1 	beq.w	8004040 <_printf_i+0x1c4>
 8003e9e:	2f58      	cmp	r7, #88	@ 0x58
 8003ea0:	f000 80b8 	beq.w	8004014 <_printf_i+0x198>
 8003ea4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003ea8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003eac:	e03a      	b.n	8003f24 <_printf_i+0xa8>
 8003eae:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003eb2:	2b15      	cmp	r3, #21
 8003eb4:	d8f6      	bhi.n	8003ea4 <_printf_i+0x28>
 8003eb6:	a101      	add	r1, pc, #4	@ (adr r1, 8003ebc <_printf_i+0x40>)
 8003eb8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003ebc:	08003f15 	.word	0x08003f15
 8003ec0:	08003f29 	.word	0x08003f29
 8003ec4:	08003ea5 	.word	0x08003ea5
 8003ec8:	08003ea5 	.word	0x08003ea5
 8003ecc:	08003ea5 	.word	0x08003ea5
 8003ed0:	08003ea5 	.word	0x08003ea5
 8003ed4:	08003f29 	.word	0x08003f29
 8003ed8:	08003ea5 	.word	0x08003ea5
 8003edc:	08003ea5 	.word	0x08003ea5
 8003ee0:	08003ea5 	.word	0x08003ea5
 8003ee4:	08003ea5 	.word	0x08003ea5
 8003ee8:	08004027 	.word	0x08004027
 8003eec:	08003f53 	.word	0x08003f53
 8003ef0:	08003fe1 	.word	0x08003fe1
 8003ef4:	08003ea5 	.word	0x08003ea5
 8003ef8:	08003ea5 	.word	0x08003ea5
 8003efc:	08004049 	.word	0x08004049
 8003f00:	08003ea5 	.word	0x08003ea5
 8003f04:	08003f53 	.word	0x08003f53
 8003f08:	08003ea5 	.word	0x08003ea5
 8003f0c:	08003ea5 	.word	0x08003ea5
 8003f10:	08003fe9 	.word	0x08003fe9
 8003f14:	6833      	ldr	r3, [r6, #0]
 8003f16:	1d1a      	adds	r2, r3, #4
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	6032      	str	r2, [r6, #0]
 8003f1c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003f20:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003f24:	2301      	movs	r3, #1
 8003f26:	e09c      	b.n	8004062 <_printf_i+0x1e6>
 8003f28:	6833      	ldr	r3, [r6, #0]
 8003f2a:	6820      	ldr	r0, [r4, #0]
 8003f2c:	1d19      	adds	r1, r3, #4
 8003f2e:	6031      	str	r1, [r6, #0]
 8003f30:	0606      	lsls	r6, r0, #24
 8003f32:	d501      	bpl.n	8003f38 <_printf_i+0xbc>
 8003f34:	681d      	ldr	r5, [r3, #0]
 8003f36:	e003      	b.n	8003f40 <_printf_i+0xc4>
 8003f38:	0645      	lsls	r5, r0, #25
 8003f3a:	d5fb      	bpl.n	8003f34 <_printf_i+0xb8>
 8003f3c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003f40:	2d00      	cmp	r5, #0
 8003f42:	da03      	bge.n	8003f4c <_printf_i+0xd0>
 8003f44:	232d      	movs	r3, #45	@ 0x2d
 8003f46:	426d      	negs	r5, r5
 8003f48:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003f4c:	4858      	ldr	r0, [pc, #352]	@ (80040b0 <_printf_i+0x234>)
 8003f4e:	230a      	movs	r3, #10
 8003f50:	e011      	b.n	8003f76 <_printf_i+0xfa>
 8003f52:	6821      	ldr	r1, [r4, #0]
 8003f54:	6833      	ldr	r3, [r6, #0]
 8003f56:	0608      	lsls	r0, r1, #24
 8003f58:	f853 5b04 	ldr.w	r5, [r3], #4
 8003f5c:	d402      	bmi.n	8003f64 <_printf_i+0xe8>
 8003f5e:	0649      	lsls	r1, r1, #25
 8003f60:	bf48      	it	mi
 8003f62:	b2ad      	uxthmi	r5, r5
 8003f64:	2f6f      	cmp	r7, #111	@ 0x6f
 8003f66:	6033      	str	r3, [r6, #0]
 8003f68:	4851      	ldr	r0, [pc, #324]	@ (80040b0 <_printf_i+0x234>)
 8003f6a:	bf14      	ite	ne
 8003f6c:	230a      	movne	r3, #10
 8003f6e:	2308      	moveq	r3, #8
 8003f70:	2100      	movs	r1, #0
 8003f72:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003f76:	6866      	ldr	r6, [r4, #4]
 8003f78:	2e00      	cmp	r6, #0
 8003f7a:	60a6      	str	r6, [r4, #8]
 8003f7c:	db05      	blt.n	8003f8a <_printf_i+0x10e>
 8003f7e:	6821      	ldr	r1, [r4, #0]
 8003f80:	432e      	orrs	r6, r5
 8003f82:	f021 0104 	bic.w	r1, r1, #4
 8003f86:	6021      	str	r1, [r4, #0]
 8003f88:	d04b      	beq.n	8004022 <_printf_i+0x1a6>
 8003f8a:	4616      	mov	r6, r2
 8003f8c:	fbb5 f1f3 	udiv	r1, r5, r3
 8003f90:	fb03 5711 	mls	r7, r3, r1, r5
 8003f94:	5dc7      	ldrb	r7, [r0, r7]
 8003f96:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003f9a:	462f      	mov	r7, r5
 8003f9c:	460d      	mov	r5, r1
 8003f9e:	42bb      	cmp	r3, r7
 8003fa0:	d9f4      	bls.n	8003f8c <_printf_i+0x110>
 8003fa2:	2b08      	cmp	r3, #8
 8003fa4:	d10b      	bne.n	8003fbe <_printf_i+0x142>
 8003fa6:	6823      	ldr	r3, [r4, #0]
 8003fa8:	07df      	lsls	r7, r3, #31
 8003faa:	d508      	bpl.n	8003fbe <_printf_i+0x142>
 8003fac:	6923      	ldr	r3, [r4, #16]
 8003fae:	6861      	ldr	r1, [r4, #4]
 8003fb0:	4299      	cmp	r1, r3
 8003fb2:	bfde      	ittt	le
 8003fb4:	2330      	movle	r3, #48	@ 0x30
 8003fb6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003fba:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003fbe:	1b92      	subs	r2, r2, r6
 8003fc0:	6122      	str	r2, [r4, #16]
 8003fc2:	464b      	mov	r3, r9
 8003fc4:	aa03      	add	r2, sp, #12
 8003fc6:	4621      	mov	r1, r4
 8003fc8:	4640      	mov	r0, r8
 8003fca:	f8cd a000 	str.w	sl, [sp]
 8003fce:	f7ff fee3 	bl	8003d98 <_printf_common>
 8003fd2:	3001      	adds	r0, #1
 8003fd4:	d14a      	bne.n	800406c <_printf_i+0x1f0>
 8003fd6:	f04f 30ff 	mov.w	r0, #4294967295
 8003fda:	b004      	add	sp, #16
 8003fdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003fe0:	6823      	ldr	r3, [r4, #0]
 8003fe2:	f043 0320 	orr.w	r3, r3, #32
 8003fe6:	6023      	str	r3, [r4, #0]
 8003fe8:	2778      	movs	r7, #120	@ 0x78
 8003fea:	4832      	ldr	r0, [pc, #200]	@ (80040b4 <_printf_i+0x238>)
 8003fec:	6823      	ldr	r3, [r4, #0]
 8003fee:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003ff2:	061f      	lsls	r7, r3, #24
 8003ff4:	6831      	ldr	r1, [r6, #0]
 8003ff6:	f851 5b04 	ldr.w	r5, [r1], #4
 8003ffa:	d402      	bmi.n	8004002 <_printf_i+0x186>
 8003ffc:	065f      	lsls	r7, r3, #25
 8003ffe:	bf48      	it	mi
 8004000:	b2ad      	uxthmi	r5, r5
 8004002:	6031      	str	r1, [r6, #0]
 8004004:	07d9      	lsls	r1, r3, #31
 8004006:	bf44      	itt	mi
 8004008:	f043 0320 	orrmi.w	r3, r3, #32
 800400c:	6023      	strmi	r3, [r4, #0]
 800400e:	b11d      	cbz	r5, 8004018 <_printf_i+0x19c>
 8004010:	2310      	movs	r3, #16
 8004012:	e7ad      	b.n	8003f70 <_printf_i+0xf4>
 8004014:	4826      	ldr	r0, [pc, #152]	@ (80040b0 <_printf_i+0x234>)
 8004016:	e7e9      	b.n	8003fec <_printf_i+0x170>
 8004018:	6823      	ldr	r3, [r4, #0]
 800401a:	f023 0320 	bic.w	r3, r3, #32
 800401e:	6023      	str	r3, [r4, #0]
 8004020:	e7f6      	b.n	8004010 <_printf_i+0x194>
 8004022:	4616      	mov	r6, r2
 8004024:	e7bd      	b.n	8003fa2 <_printf_i+0x126>
 8004026:	6833      	ldr	r3, [r6, #0]
 8004028:	6825      	ldr	r5, [r4, #0]
 800402a:	1d18      	adds	r0, r3, #4
 800402c:	6961      	ldr	r1, [r4, #20]
 800402e:	6030      	str	r0, [r6, #0]
 8004030:	062e      	lsls	r6, r5, #24
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	d501      	bpl.n	800403a <_printf_i+0x1be>
 8004036:	6019      	str	r1, [r3, #0]
 8004038:	e002      	b.n	8004040 <_printf_i+0x1c4>
 800403a:	0668      	lsls	r0, r5, #25
 800403c:	d5fb      	bpl.n	8004036 <_printf_i+0x1ba>
 800403e:	8019      	strh	r1, [r3, #0]
 8004040:	2300      	movs	r3, #0
 8004042:	4616      	mov	r6, r2
 8004044:	6123      	str	r3, [r4, #16]
 8004046:	e7bc      	b.n	8003fc2 <_printf_i+0x146>
 8004048:	6833      	ldr	r3, [r6, #0]
 800404a:	2100      	movs	r1, #0
 800404c:	1d1a      	adds	r2, r3, #4
 800404e:	6032      	str	r2, [r6, #0]
 8004050:	681e      	ldr	r6, [r3, #0]
 8004052:	6862      	ldr	r2, [r4, #4]
 8004054:	4630      	mov	r0, r6
 8004056:	f000 f97f 	bl	8004358 <memchr>
 800405a:	b108      	cbz	r0, 8004060 <_printf_i+0x1e4>
 800405c:	1b80      	subs	r0, r0, r6
 800405e:	6060      	str	r0, [r4, #4]
 8004060:	6863      	ldr	r3, [r4, #4]
 8004062:	6123      	str	r3, [r4, #16]
 8004064:	2300      	movs	r3, #0
 8004066:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800406a:	e7aa      	b.n	8003fc2 <_printf_i+0x146>
 800406c:	6923      	ldr	r3, [r4, #16]
 800406e:	4632      	mov	r2, r6
 8004070:	4649      	mov	r1, r9
 8004072:	4640      	mov	r0, r8
 8004074:	47d0      	blx	sl
 8004076:	3001      	adds	r0, #1
 8004078:	d0ad      	beq.n	8003fd6 <_printf_i+0x15a>
 800407a:	6823      	ldr	r3, [r4, #0]
 800407c:	079b      	lsls	r3, r3, #30
 800407e:	d413      	bmi.n	80040a8 <_printf_i+0x22c>
 8004080:	68e0      	ldr	r0, [r4, #12]
 8004082:	9b03      	ldr	r3, [sp, #12]
 8004084:	4298      	cmp	r0, r3
 8004086:	bfb8      	it	lt
 8004088:	4618      	movlt	r0, r3
 800408a:	e7a6      	b.n	8003fda <_printf_i+0x15e>
 800408c:	2301      	movs	r3, #1
 800408e:	4632      	mov	r2, r6
 8004090:	4649      	mov	r1, r9
 8004092:	4640      	mov	r0, r8
 8004094:	47d0      	blx	sl
 8004096:	3001      	adds	r0, #1
 8004098:	d09d      	beq.n	8003fd6 <_printf_i+0x15a>
 800409a:	3501      	adds	r5, #1
 800409c:	68e3      	ldr	r3, [r4, #12]
 800409e:	9903      	ldr	r1, [sp, #12]
 80040a0:	1a5b      	subs	r3, r3, r1
 80040a2:	42ab      	cmp	r3, r5
 80040a4:	dcf2      	bgt.n	800408c <_printf_i+0x210>
 80040a6:	e7eb      	b.n	8004080 <_printf_i+0x204>
 80040a8:	2500      	movs	r5, #0
 80040aa:	f104 0619 	add.w	r6, r4, #25
 80040ae:	e7f5      	b.n	800409c <_printf_i+0x220>
 80040b0:	0800455d 	.word	0x0800455d
 80040b4:	0800456e 	.word	0x0800456e

080040b8 <__sflush_r>:
 80040b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80040bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80040c0:	0716      	lsls	r6, r2, #28
 80040c2:	4605      	mov	r5, r0
 80040c4:	460c      	mov	r4, r1
 80040c6:	d454      	bmi.n	8004172 <__sflush_r+0xba>
 80040c8:	684b      	ldr	r3, [r1, #4]
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	dc02      	bgt.n	80040d4 <__sflush_r+0x1c>
 80040ce:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	dd48      	ble.n	8004166 <__sflush_r+0xae>
 80040d4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80040d6:	2e00      	cmp	r6, #0
 80040d8:	d045      	beq.n	8004166 <__sflush_r+0xae>
 80040da:	2300      	movs	r3, #0
 80040dc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80040e0:	682f      	ldr	r7, [r5, #0]
 80040e2:	6a21      	ldr	r1, [r4, #32]
 80040e4:	602b      	str	r3, [r5, #0]
 80040e6:	d030      	beq.n	800414a <__sflush_r+0x92>
 80040e8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80040ea:	89a3      	ldrh	r3, [r4, #12]
 80040ec:	0759      	lsls	r1, r3, #29
 80040ee:	d505      	bpl.n	80040fc <__sflush_r+0x44>
 80040f0:	6863      	ldr	r3, [r4, #4]
 80040f2:	1ad2      	subs	r2, r2, r3
 80040f4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80040f6:	b10b      	cbz	r3, 80040fc <__sflush_r+0x44>
 80040f8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80040fa:	1ad2      	subs	r2, r2, r3
 80040fc:	2300      	movs	r3, #0
 80040fe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004100:	6a21      	ldr	r1, [r4, #32]
 8004102:	4628      	mov	r0, r5
 8004104:	47b0      	blx	r6
 8004106:	1c43      	adds	r3, r0, #1
 8004108:	89a3      	ldrh	r3, [r4, #12]
 800410a:	d106      	bne.n	800411a <__sflush_r+0x62>
 800410c:	6829      	ldr	r1, [r5, #0]
 800410e:	291d      	cmp	r1, #29
 8004110:	d82b      	bhi.n	800416a <__sflush_r+0xb2>
 8004112:	4a2a      	ldr	r2, [pc, #168]	@ (80041bc <__sflush_r+0x104>)
 8004114:	40ca      	lsrs	r2, r1
 8004116:	07d6      	lsls	r6, r2, #31
 8004118:	d527      	bpl.n	800416a <__sflush_r+0xb2>
 800411a:	2200      	movs	r2, #0
 800411c:	04d9      	lsls	r1, r3, #19
 800411e:	6062      	str	r2, [r4, #4]
 8004120:	6922      	ldr	r2, [r4, #16]
 8004122:	6022      	str	r2, [r4, #0]
 8004124:	d504      	bpl.n	8004130 <__sflush_r+0x78>
 8004126:	1c42      	adds	r2, r0, #1
 8004128:	d101      	bne.n	800412e <__sflush_r+0x76>
 800412a:	682b      	ldr	r3, [r5, #0]
 800412c:	b903      	cbnz	r3, 8004130 <__sflush_r+0x78>
 800412e:	6560      	str	r0, [r4, #84]	@ 0x54
 8004130:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004132:	602f      	str	r7, [r5, #0]
 8004134:	b1b9      	cbz	r1, 8004166 <__sflush_r+0xae>
 8004136:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800413a:	4299      	cmp	r1, r3
 800413c:	d002      	beq.n	8004144 <__sflush_r+0x8c>
 800413e:	4628      	mov	r0, r5
 8004140:	f7ff fbf0 	bl	8003924 <_free_r>
 8004144:	2300      	movs	r3, #0
 8004146:	6363      	str	r3, [r4, #52]	@ 0x34
 8004148:	e00d      	b.n	8004166 <__sflush_r+0xae>
 800414a:	2301      	movs	r3, #1
 800414c:	4628      	mov	r0, r5
 800414e:	47b0      	blx	r6
 8004150:	4602      	mov	r2, r0
 8004152:	1c50      	adds	r0, r2, #1
 8004154:	d1c9      	bne.n	80040ea <__sflush_r+0x32>
 8004156:	682b      	ldr	r3, [r5, #0]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d0c6      	beq.n	80040ea <__sflush_r+0x32>
 800415c:	2b1d      	cmp	r3, #29
 800415e:	d001      	beq.n	8004164 <__sflush_r+0xac>
 8004160:	2b16      	cmp	r3, #22
 8004162:	d11d      	bne.n	80041a0 <__sflush_r+0xe8>
 8004164:	602f      	str	r7, [r5, #0]
 8004166:	2000      	movs	r0, #0
 8004168:	e021      	b.n	80041ae <__sflush_r+0xf6>
 800416a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800416e:	b21b      	sxth	r3, r3
 8004170:	e01a      	b.n	80041a8 <__sflush_r+0xf0>
 8004172:	690f      	ldr	r7, [r1, #16]
 8004174:	2f00      	cmp	r7, #0
 8004176:	d0f6      	beq.n	8004166 <__sflush_r+0xae>
 8004178:	0793      	lsls	r3, r2, #30
 800417a:	680e      	ldr	r6, [r1, #0]
 800417c:	600f      	str	r7, [r1, #0]
 800417e:	bf0c      	ite	eq
 8004180:	694b      	ldreq	r3, [r1, #20]
 8004182:	2300      	movne	r3, #0
 8004184:	eba6 0807 	sub.w	r8, r6, r7
 8004188:	608b      	str	r3, [r1, #8]
 800418a:	f1b8 0f00 	cmp.w	r8, #0
 800418e:	ddea      	ble.n	8004166 <__sflush_r+0xae>
 8004190:	4643      	mov	r3, r8
 8004192:	463a      	mov	r2, r7
 8004194:	6a21      	ldr	r1, [r4, #32]
 8004196:	4628      	mov	r0, r5
 8004198:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800419a:	47b0      	blx	r6
 800419c:	2800      	cmp	r0, #0
 800419e:	dc08      	bgt.n	80041b2 <__sflush_r+0xfa>
 80041a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80041a4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80041a8:	f04f 30ff 	mov.w	r0, #4294967295
 80041ac:	81a3      	strh	r3, [r4, #12]
 80041ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80041b2:	4407      	add	r7, r0
 80041b4:	eba8 0800 	sub.w	r8, r8, r0
 80041b8:	e7e7      	b.n	800418a <__sflush_r+0xd2>
 80041ba:	bf00      	nop
 80041bc:	20400001 	.word	0x20400001

080041c0 <_fflush_r>:
 80041c0:	b538      	push	{r3, r4, r5, lr}
 80041c2:	690b      	ldr	r3, [r1, #16]
 80041c4:	4605      	mov	r5, r0
 80041c6:	460c      	mov	r4, r1
 80041c8:	b913      	cbnz	r3, 80041d0 <_fflush_r+0x10>
 80041ca:	2500      	movs	r5, #0
 80041cc:	4628      	mov	r0, r5
 80041ce:	bd38      	pop	{r3, r4, r5, pc}
 80041d0:	b118      	cbz	r0, 80041da <_fflush_r+0x1a>
 80041d2:	6a03      	ldr	r3, [r0, #32]
 80041d4:	b90b      	cbnz	r3, 80041da <_fflush_r+0x1a>
 80041d6:	f7ff fa9d 	bl	8003714 <__sinit>
 80041da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d0f3      	beq.n	80041ca <_fflush_r+0xa>
 80041e2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80041e4:	07d0      	lsls	r0, r2, #31
 80041e6:	d404      	bmi.n	80041f2 <_fflush_r+0x32>
 80041e8:	0599      	lsls	r1, r3, #22
 80041ea:	d402      	bmi.n	80041f2 <_fflush_r+0x32>
 80041ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80041ee:	f7ff fb96 	bl	800391e <__retarget_lock_acquire_recursive>
 80041f2:	4628      	mov	r0, r5
 80041f4:	4621      	mov	r1, r4
 80041f6:	f7ff ff5f 	bl	80040b8 <__sflush_r>
 80041fa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80041fc:	4605      	mov	r5, r0
 80041fe:	07da      	lsls	r2, r3, #31
 8004200:	d4e4      	bmi.n	80041cc <_fflush_r+0xc>
 8004202:	89a3      	ldrh	r3, [r4, #12]
 8004204:	059b      	lsls	r3, r3, #22
 8004206:	d4e1      	bmi.n	80041cc <_fflush_r+0xc>
 8004208:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800420a:	f7ff fb89 	bl	8003920 <__retarget_lock_release_recursive>
 800420e:	e7dd      	b.n	80041cc <_fflush_r+0xc>

08004210 <__swbuf_r>:
 8004210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004212:	460e      	mov	r6, r1
 8004214:	4614      	mov	r4, r2
 8004216:	4605      	mov	r5, r0
 8004218:	b118      	cbz	r0, 8004222 <__swbuf_r+0x12>
 800421a:	6a03      	ldr	r3, [r0, #32]
 800421c:	b90b      	cbnz	r3, 8004222 <__swbuf_r+0x12>
 800421e:	f7ff fa79 	bl	8003714 <__sinit>
 8004222:	69a3      	ldr	r3, [r4, #24]
 8004224:	60a3      	str	r3, [r4, #8]
 8004226:	89a3      	ldrh	r3, [r4, #12]
 8004228:	071a      	lsls	r2, r3, #28
 800422a:	d501      	bpl.n	8004230 <__swbuf_r+0x20>
 800422c:	6923      	ldr	r3, [r4, #16]
 800422e:	b943      	cbnz	r3, 8004242 <__swbuf_r+0x32>
 8004230:	4621      	mov	r1, r4
 8004232:	4628      	mov	r0, r5
 8004234:	f000 f82a 	bl	800428c <__swsetup_r>
 8004238:	b118      	cbz	r0, 8004242 <__swbuf_r+0x32>
 800423a:	f04f 37ff 	mov.w	r7, #4294967295
 800423e:	4638      	mov	r0, r7
 8004240:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004242:	6823      	ldr	r3, [r4, #0]
 8004244:	b2f6      	uxtb	r6, r6
 8004246:	6922      	ldr	r2, [r4, #16]
 8004248:	4637      	mov	r7, r6
 800424a:	1a98      	subs	r0, r3, r2
 800424c:	6963      	ldr	r3, [r4, #20]
 800424e:	4283      	cmp	r3, r0
 8004250:	dc05      	bgt.n	800425e <__swbuf_r+0x4e>
 8004252:	4621      	mov	r1, r4
 8004254:	4628      	mov	r0, r5
 8004256:	f7ff ffb3 	bl	80041c0 <_fflush_r>
 800425a:	2800      	cmp	r0, #0
 800425c:	d1ed      	bne.n	800423a <__swbuf_r+0x2a>
 800425e:	68a3      	ldr	r3, [r4, #8]
 8004260:	3b01      	subs	r3, #1
 8004262:	60a3      	str	r3, [r4, #8]
 8004264:	6823      	ldr	r3, [r4, #0]
 8004266:	1c5a      	adds	r2, r3, #1
 8004268:	6022      	str	r2, [r4, #0]
 800426a:	701e      	strb	r6, [r3, #0]
 800426c:	1c43      	adds	r3, r0, #1
 800426e:	6962      	ldr	r2, [r4, #20]
 8004270:	429a      	cmp	r2, r3
 8004272:	d004      	beq.n	800427e <__swbuf_r+0x6e>
 8004274:	89a3      	ldrh	r3, [r4, #12]
 8004276:	07db      	lsls	r3, r3, #31
 8004278:	d5e1      	bpl.n	800423e <__swbuf_r+0x2e>
 800427a:	2e0a      	cmp	r6, #10
 800427c:	d1df      	bne.n	800423e <__swbuf_r+0x2e>
 800427e:	4621      	mov	r1, r4
 8004280:	4628      	mov	r0, r5
 8004282:	f7ff ff9d 	bl	80041c0 <_fflush_r>
 8004286:	2800      	cmp	r0, #0
 8004288:	d0d9      	beq.n	800423e <__swbuf_r+0x2e>
 800428a:	e7d6      	b.n	800423a <__swbuf_r+0x2a>

0800428c <__swsetup_r>:
 800428c:	b538      	push	{r3, r4, r5, lr}
 800428e:	4b29      	ldr	r3, [pc, #164]	@ (8004334 <__swsetup_r+0xa8>)
 8004290:	4605      	mov	r5, r0
 8004292:	460c      	mov	r4, r1
 8004294:	6818      	ldr	r0, [r3, #0]
 8004296:	b118      	cbz	r0, 80042a0 <__swsetup_r+0x14>
 8004298:	6a03      	ldr	r3, [r0, #32]
 800429a:	b90b      	cbnz	r3, 80042a0 <__swsetup_r+0x14>
 800429c:	f7ff fa3a 	bl	8003714 <__sinit>
 80042a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80042a4:	0719      	lsls	r1, r3, #28
 80042a6:	d422      	bmi.n	80042ee <__swsetup_r+0x62>
 80042a8:	06da      	lsls	r2, r3, #27
 80042aa:	d407      	bmi.n	80042bc <__swsetup_r+0x30>
 80042ac:	2209      	movs	r2, #9
 80042ae:	602a      	str	r2, [r5, #0]
 80042b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80042b4:	f04f 30ff 	mov.w	r0, #4294967295
 80042b8:	81a3      	strh	r3, [r4, #12]
 80042ba:	e033      	b.n	8004324 <__swsetup_r+0x98>
 80042bc:	0758      	lsls	r0, r3, #29
 80042be:	d512      	bpl.n	80042e6 <__swsetup_r+0x5a>
 80042c0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80042c2:	b141      	cbz	r1, 80042d6 <__swsetup_r+0x4a>
 80042c4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80042c8:	4299      	cmp	r1, r3
 80042ca:	d002      	beq.n	80042d2 <__swsetup_r+0x46>
 80042cc:	4628      	mov	r0, r5
 80042ce:	f7ff fb29 	bl	8003924 <_free_r>
 80042d2:	2300      	movs	r3, #0
 80042d4:	6363      	str	r3, [r4, #52]	@ 0x34
 80042d6:	89a3      	ldrh	r3, [r4, #12]
 80042d8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80042dc:	81a3      	strh	r3, [r4, #12]
 80042de:	2300      	movs	r3, #0
 80042e0:	6063      	str	r3, [r4, #4]
 80042e2:	6923      	ldr	r3, [r4, #16]
 80042e4:	6023      	str	r3, [r4, #0]
 80042e6:	89a3      	ldrh	r3, [r4, #12]
 80042e8:	f043 0308 	orr.w	r3, r3, #8
 80042ec:	81a3      	strh	r3, [r4, #12]
 80042ee:	6923      	ldr	r3, [r4, #16]
 80042f0:	b94b      	cbnz	r3, 8004306 <__swsetup_r+0x7a>
 80042f2:	89a3      	ldrh	r3, [r4, #12]
 80042f4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80042f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80042fc:	d003      	beq.n	8004306 <__swsetup_r+0x7a>
 80042fe:	4621      	mov	r1, r4
 8004300:	4628      	mov	r0, r5
 8004302:	f000 f85c 	bl	80043be <__smakebuf_r>
 8004306:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800430a:	f013 0201 	ands.w	r2, r3, #1
 800430e:	d00a      	beq.n	8004326 <__swsetup_r+0x9a>
 8004310:	2200      	movs	r2, #0
 8004312:	60a2      	str	r2, [r4, #8]
 8004314:	6962      	ldr	r2, [r4, #20]
 8004316:	4252      	negs	r2, r2
 8004318:	61a2      	str	r2, [r4, #24]
 800431a:	6922      	ldr	r2, [r4, #16]
 800431c:	b942      	cbnz	r2, 8004330 <__swsetup_r+0xa4>
 800431e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004322:	d1c5      	bne.n	80042b0 <__swsetup_r+0x24>
 8004324:	bd38      	pop	{r3, r4, r5, pc}
 8004326:	0799      	lsls	r1, r3, #30
 8004328:	bf58      	it	pl
 800432a:	6962      	ldrpl	r2, [r4, #20]
 800432c:	60a2      	str	r2, [r4, #8]
 800432e:	e7f4      	b.n	800431a <__swsetup_r+0x8e>
 8004330:	2000      	movs	r0, #0
 8004332:	e7f7      	b.n	8004324 <__swsetup_r+0x98>
 8004334:	20000040 	.word	0x20000040

08004338 <_sbrk_r>:
 8004338:	b538      	push	{r3, r4, r5, lr}
 800433a:	2300      	movs	r3, #0
 800433c:	4d05      	ldr	r5, [pc, #20]	@ (8004354 <_sbrk_r+0x1c>)
 800433e:	4604      	mov	r4, r0
 8004340:	4608      	mov	r0, r1
 8004342:	602b      	str	r3, [r5, #0]
 8004344:	f7fc fafe 	bl	8000944 <_sbrk>
 8004348:	1c43      	adds	r3, r0, #1
 800434a:	d102      	bne.n	8004352 <_sbrk_r+0x1a>
 800434c:	682b      	ldr	r3, [r5, #0]
 800434e:	b103      	cbz	r3, 8004352 <_sbrk_r+0x1a>
 8004350:	6023      	str	r3, [r4, #0]
 8004352:	bd38      	pop	{r3, r4, r5, pc}
 8004354:	2000033c 	.word	0x2000033c

08004358 <memchr>:
 8004358:	b2c9      	uxtb	r1, r1
 800435a:	4603      	mov	r3, r0
 800435c:	4402      	add	r2, r0
 800435e:	b510      	push	{r4, lr}
 8004360:	4293      	cmp	r3, r2
 8004362:	4618      	mov	r0, r3
 8004364:	d101      	bne.n	800436a <memchr+0x12>
 8004366:	2000      	movs	r0, #0
 8004368:	e003      	b.n	8004372 <memchr+0x1a>
 800436a:	7804      	ldrb	r4, [r0, #0]
 800436c:	3301      	adds	r3, #1
 800436e:	428c      	cmp	r4, r1
 8004370:	d1f6      	bne.n	8004360 <memchr+0x8>
 8004372:	bd10      	pop	{r4, pc}

08004374 <__swhatbuf_r>:
 8004374:	b570      	push	{r4, r5, r6, lr}
 8004376:	460c      	mov	r4, r1
 8004378:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800437c:	b096      	sub	sp, #88	@ 0x58
 800437e:	4615      	mov	r5, r2
 8004380:	2900      	cmp	r1, #0
 8004382:	461e      	mov	r6, r3
 8004384:	da0c      	bge.n	80043a0 <__swhatbuf_r+0x2c>
 8004386:	89a3      	ldrh	r3, [r4, #12]
 8004388:	2100      	movs	r1, #0
 800438a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800438e:	bf14      	ite	ne
 8004390:	2340      	movne	r3, #64	@ 0x40
 8004392:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004396:	2000      	movs	r0, #0
 8004398:	6031      	str	r1, [r6, #0]
 800439a:	602b      	str	r3, [r5, #0]
 800439c:	b016      	add	sp, #88	@ 0x58
 800439e:	bd70      	pop	{r4, r5, r6, pc}
 80043a0:	466a      	mov	r2, sp
 80043a2:	f000 f849 	bl	8004438 <_fstat_r>
 80043a6:	2800      	cmp	r0, #0
 80043a8:	dbed      	blt.n	8004386 <__swhatbuf_r+0x12>
 80043aa:	9901      	ldr	r1, [sp, #4]
 80043ac:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80043b0:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80043b4:	4259      	negs	r1, r3
 80043b6:	4159      	adcs	r1, r3
 80043b8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80043bc:	e7eb      	b.n	8004396 <__swhatbuf_r+0x22>

080043be <__smakebuf_r>:
 80043be:	898b      	ldrh	r3, [r1, #12]
 80043c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80043c2:	079d      	lsls	r5, r3, #30
 80043c4:	4606      	mov	r6, r0
 80043c6:	460c      	mov	r4, r1
 80043c8:	d507      	bpl.n	80043da <__smakebuf_r+0x1c>
 80043ca:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80043ce:	6023      	str	r3, [r4, #0]
 80043d0:	6123      	str	r3, [r4, #16]
 80043d2:	2301      	movs	r3, #1
 80043d4:	6163      	str	r3, [r4, #20]
 80043d6:	b003      	add	sp, #12
 80043d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80043da:	ab01      	add	r3, sp, #4
 80043dc:	466a      	mov	r2, sp
 80043de:	f7ff ffc9 	bl	8004374 <__swhatbuf_r>
 80043e2:	9f00      	ldr	r7, [sp, #0]
 80043e4:	4605      	mov	r5, r0
 80043e6:	4630      	mov	r0, r6
 80043e8:	4639      	mov	r1, r7
 80043ea:	f7ff fb07 	bl	80039fc <_malloc_r>
 80043ee:	b948      	cbnz	r0, 8004404 <__smakebuf_r+0x46>
 80043f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80043f4:	059a      	lsls	r2, r3, #22
 80043f6:	d4ee      	bmi.n	80043d6 <__smakebuf_r+0x18>
 80043f8:	f023 0303 	bic.w	r3, r3, #3
 80043fc:	f043 0302 	orr.w	r3, r3, #2
 8004400:	81a3      	strh	r3, [r4, #12]
 8004402:	e7e2      	b.n	80043ca <__smakebuf_r+0xc>
 8004404:	89a3      	ldrh	r3, [r4, #12]
 8004406:	6020      	str	r0, [r4, #0]
 8004408:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800440c:	81a3      	strh	r3, [r4, #12]
 800440e:	9b01      	ldr	r3, [sp, #4]
 8004410:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004414:	b15b      	cbz	r3, 800442e <__smakebuf_r+0x70>
 8004416:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800441a:	4630      	mov	r0, r6
 800441c:	f000 f81e 	bl	800445c <_isatty_r>
 8004420:	b128      	cbz	r0, 800442e <__smakebuf_r+0x70>
 8004422:	89a3      	ldrh	r3, [r4, #12]
 8004424:	f023 0303 	bic.w	r3, r3, #3
 8004428:	f043 0301 	orr.w	r3, r3, #1
 800442c:	81a3      	strh	r3, [r4, #12]
 800442e:	89a3      	ldrh	r3, [r4, #12]
 8004430:	431d      	orrs	r5, r3
 8004432:	81a5      	strh	r5, [r4, #12]
 8004434:	e7cf      	b.n	80043d6 <__smakebuf_r+0x18>
	...

08004438 <_fstat_r>:
 8004438:	b538      	push	{r3, r4, r5, lr}
 800443a:	2300      	movs	r3, #0
 800443c:	4d06      	ldr	r5, [pc, #24]	@ (8004458 <_fstat_r+0x20>)
 800443e:	4604      	mov	r4, r0
 8004440:	4608      	mov	r0, r1
 8004442:	4611      	mov	r1, r2
 8004444:	602b      	str	r3, [r5, #0]
 8004446:	f7fc fa54 	bl	80008f2 <_fstat>
 800444a:	1c43      	adds	r3, r0, #1
 800444c:	d102      	bne.n	8004454 <_fstat_r+0x1c>
 800444e:	682b      	ldr	r3, [r5, #0]
 8004450:	b103      	cbz	r3, 8004454 <_fstat_r+0x1c>
 8004452:	6023      	str	r3, [r4, #0]
 8004454:	bd38      	pop	{r3, r4, r5, pc}
 8004456:	bf00      	nop
 8004458:	2000033c 	.word	0x2000033c

0800445c <_isatty_r>:
 800445c:	b538      	push	{r3, r4, r5, lr}
 800445e:	2300      	movs	r3, #0
 8004460:	4d05      	ldr	r5, [pc, #20]	@ (8004478 <_isatty_r+0x1c>)
 8004462:	4604      	mov	r4, r0
 8004464:	4608      	mov	r0, r1
 8004466:	602b      	str	r3, [r5, #0]
 8004468:	f7fc fa53 	bl	8000912 <_isatty>
 800446c:	1c43      	adds	r3, r0, #1
 800446e:	d102      	bne.n	8004476 <_isatty_r+0x1a>
 8004470:	682b      	ldr	r3, [r5, #0]
 8004472:	b103      	cbz	r3, 8004476 <_isatty_r+0x1a>
 8004474:	6023      	str	r3, [r4, #0]
 8004476:	bd38      	pop	{r3, r4, r5, pc}
 8004478:	2000033c 	.word	0x2000033c

0800447c <_init>:
 800447c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800447e:	bf00      	nop
 8004480:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004482:	bc08      	pop	{r3}
 8004484:	469e      	mov	lr, r3
 8004486:	4770      	bx	lr

08004488 <_fini>:
 8004488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800448a:	bf00      	nop
 800448c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800448e:	bc08      	pop	{r3}
 8004490:	469e      	mov	lr, r3
 8004492:	4770      	bx	lr
