// Seed: 2695100188
module module_0;
  bit id_1;
  always
    if (1) id_1 = id_1 == -1;
    else assume (1);
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    input tri id_2,
    output tri id_3,
    output uwire id_4
);
  wire [1 'd0 : -1] id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 #(
    parameter id_4 = 32'd15
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire _id_4;
  input wire id_3;
  inout logic [7:0] id_2;
  inout wire id_1;
  wire id_14 = (id_2[id_4] == -1);
endmodule
