<sld_project_info>
  <project>
    <hash md5_digest_80b="ac127051749366bcd524"/>
  </project>
  <file_info>
    <file device="EP4CE115F29C7" path="DCOLLIDE_INOUT_MEM.sof" usercode="0xFFFFFFFF"/>
  </file_info>
  <hub_info hub_ir_width="8" ir_width="3" node_addr_width="5" node_count="20"/>
  <node_info>
    <node hpath="jtag_tx:jtag0|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" instance_id="0" mfg_id="110" node_id="8" sld_node_info="0x406E00" version="0">
      <parameters>
        <parameter name="sld_mfg_id" type="dec" value="110"/>
        <parameter name="sld_type_id" type="dec" value="8"/>
        <parameter name="sld_version" type="dec" value="0"/>
        <parameter name="sld_instance_index" type="dec" value="0"/>
        <parameter name="sld_auto_instance_index" type="string" value="YES"/>
        <parameter name="sld_ir_width" type="dec" value="3"/>
        <parameter name="SLD_NODE_INFO" type="dec" value="4222464"/>
      </parameters>
      <inputs>
        <port name="usr_tdo" source="jtag_tx:jtag0|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|tdo"/>
        <port name="usr_ir_out[0]" source="jtag_tx:jtag0|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[0]"/>
        <port name="usr_ir_out[1]" source="jtag_tx:jtag0|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[1]"/>
        <port name="usr_ir_out[2]" source="jtag_tx:jtag0|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[2]"/>
        <port name="jtag.bp.jtag0_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tck" source="jtag.bp.jtag0_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tck"/>
        <port name="jtag.bp.jtag0_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tms" source="jtag.bp.jtag0_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tms"/>
        <port name="jtag.bp.jtag0_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdi" source="jtag.bp.jtag0_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdi"/>
        <port name="jtag.bp.jtag0_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_tlr" source="jtag.bp.jtag0_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_tlr"/>
        <port name="jtag.bp.jtag0_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_rti" source="jtag.bp.jtag0_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_rti"/>
        <port name="jtag.bp.jtag0_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdrs" source="jtag.bp.jtag0_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdrs"/>
        <port name="jtag.bp.jtag0_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cdr" source="jtag.bp.jtag0_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cdr"/>
        <port name="jtag.bp.jtag0_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdr" source="jtag.bp.jtag0_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdr"/>
        <port name="jtag.bp.jtag0_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1dr" source="jtag.bp.jtag0_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1dr"/>
        <port name="jtag.bp.jtag0_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pdr" source="jtag.bp.jtag0_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pdr"/>
        <port name="jtag.bp.jtag0_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2dr" source="jtag.bp.jtag0_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2dr"/>
        <port name="jtag.bp.jtag0_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_udr" source="jtag.bp.jtag0_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_udr"/>
        <port name="jtag.bp.jtag0_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sirs" source="jtag.bp.jtag0_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sirs"/>
        <port name="jtag.bp.jtag0_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cir" source="jtag.bp.jtag0_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cir"/>
        <port name="jtag.bp.jtag0_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sir" source="jtag.bp.jtag0_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sir"/>
        <port name="jtag.bp.jtag0_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1ir" source="jtag.bp.jtag0_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1ir"/>
        <port name="jtag.bp.jtag0_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pir" source="jtag.bp.jtag0_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pir"/>
        <port name="jtag.bp.jtag0_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2ir" source="jtag.bp.jtag0_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2ir"/>
        <port name="jtag.bp.jtag0_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_uir" source="jtag.bp.jtag0_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_uir"/>
        <port name="jtag.bp.jtag0_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_usr1" source="jtag.bp.jtag0_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_usr1"/>
        <port name="jtag.bp.jtag0_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_clr" source="jtag.bp.jtag0_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_clr"/>
        <port name="jtag.bp.jtag0_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ena" source="jtag.bp.jtag0_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ena"/>
        <port name="jtag.bp.jtag0_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_0_" source="jtag.bp.jtag0_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_0_"/>
        <port name="jtag.bp.jtag0_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_1_" source="jtag.bp.jtag0_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_1_"/>
        <port name="jtag.bp.jtag0_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_2_" source="jtag.bp.jtag0_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_2_"/>
      </inputs>
      <outputs>
        <port name="usr_tck"/>
        <port name="usr_tdi"/>
        <port name="usr_ir_in[0]"/>
        <port name="usr_ir_in[1]"/>
        <port name="usr_ir_in[2]"/>
        <port name="usr_virtual_state_cdr"/>
        <port name="usr_virtual_state_sdr"/>
        <port name="usr_virtual_state_e1dr"/>
        <port name="usr_virtual_state_pdr"/>
        <port name="usr_virtual_state_e2dr"/>
        <port name="usr_virtual_state_udr"/>
        <port name="usr_virtual_state_cir"/>
        <port name="usr_virtual_state_uir"/>
        <port name="usr_tms"/>
        <port name="usr_jtag_state_tlr"/>
        <port name="usr_jtag_state_rti"/>
        <port name="usr_jtag_state_sdrs"/>
        <port name="usr_jtag_state_cdr"/>
        <port name="usr_jtag_state_sdr"/>
        <port name="usr_jtag_state_e1dr"/>
        <port name="usr_jtag_state_pdr"/>
        <port name="usr_jtag_state_e2dr"/>
        <port name="usr_jtag_state_udr"/>
        <port name="usr_jtag_state_sirs"/>
        <port name="usr_jtag_state_cir"/>
        <port name="usr_jtag_state_sir"/>
        <port name="usr_jtag_state_e1ir"/>
        <port name="usr_jtag_state_pir"/>
        <port name="usr_jtag_state_e2ir"/>
        <port name="usr_jtag_state_uir"/>
        <port name="jtag.bp.jtag0_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdo"/>
        <port name="jtag.bp.jtag0_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_0_"/>
        <port name="jtag.bp.jtag0_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_1_"/>
        <port name="jtag.bp.jtag0_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_2_"/>
      </outputs>
    </node>
    <node hpath="jtag_debug:jtag1|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" instance_id="1" mfg_id="110" node_id="8" sld_node_info="0x406E01" version="0">
      <parameters>
        <parameter name="sld_mfg_id" type="dec" value="110"/>
        <parameter name="sld_type_id" type="dec" value="8"/>
        <parameter name="sld_version" type="dec" value="0"/>
        <parameter name="sld_instance_index" type="dec" value="0"/>
        <parameter name="sld_auto_instance_index" type="string" value="YES"/>
        <parameter name="sld_ir_width" type="dec" value="3"/>
        <parameter name="SLD_NODE_INFO" type="dec" value="4222464"/>
      </parameters>
      <inputs>
        <port name="usr_tdo" source="jtag_debug:jtag1|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|tdo"/>
        <port name="usr_ir_out[0]" source="jtag_debug:jtag1|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[0]"/>
        <port name="usr_ir_out[1]" source="jtag_debug:jtag1|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[1]"/>
        <port name="usr_ir_out[2]" source="jtag_debug:jtag1|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[2]"/>
        <port name="jtag.bp.jtag1_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tck" source="jtag.bp.jtag1_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tck"/>
        <port name="jtag.bp.jtag1_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tms" source="jtag.bp.jtag1_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tms"/>
        <port name="jtag.bp.jtag1_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdi" source="jtag.bp.jtag1_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdi"/>
        <port name="jtag.bp.jtag1_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_tlr" source="jtag.bp.jtag1_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_tlr"/>
        <port name="jtag.bp.jtag1_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_rti" source="jtag.bp.jtag1_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_rti"/>
        <port name="jtag.bp.jtag1_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdrs" source="jtag.bp.jtag1_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdrs"/>
        <port name="jtag.bp.jtag1_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cdr" source="jtag.bp.jtag1_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cdr"/>
        <port name="jtag.bp.jtag1_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdr" source="jtag.bp.jtag1_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdr"/>
        <port name="jtag.bp.jtag1_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1dr" source="jtag.bp.jtag1_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1dr"/>
        <port name="jtag.bp.jtag1_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pdr" source="jtag.bp.jtag1_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pdr"/>
        <port name="jtag.bp.jtag1_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2dr" source="jtag.bp.jtag1_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2dr"/>
        <port name="jtag.bp.jtag1_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_udr" source="jtag.bp.jtag1_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_udr"/>
        <port name="jtag.bp.jtag1_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sirs" source="jtag.bp.jtag1_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sirs"/>
        <port name="jtag.bp.jtag1_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cir" source="jtag.bp.jtag1_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cir"/>
        <port name="jtag.bp.jtag1_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sir" source="jtag.bp.jtag1_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sir"/>
        <port name="jtag.bp.jtag1_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1ir" source="jtag.bp.jtag1_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1ir"/>
        <port name="jtag.bp.jtag1_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pir" source="jtag.bp.jtag1_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pir"/>
        <port name="jtag.bp.jtag1_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2ir" source="jtag.bp.jtag1_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2ir"/>
        <port name="jtag.bp.jtag1_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_uir" source="jtag.bp.jtag1_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_uir"/>
        <port name="jtag.bp.jtag1_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_usr1" source="jtag.bp.jtag1_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_usr1"/>
        <port name="jtag.bp.jtag1_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_clr" source="jtag.bp.jtag1_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_clr"/>
        <port name="jtag.bp.jtag1_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ena" source="jtag.bp.jtag1_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ena"/>
        <port name="jtag.bp.jtag1_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_0_" source="jtag.bp.jtag1_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_0_"/>
        <port name="jtag.bp.jtag1_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_1_" source="jtag.bp.jtag1_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_1_"/>
        <port name="jtag.bp.jtag1_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_2_" source="jtag.bp.jtag1_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_2_"/>
      </inputs>
      <outputs>
        <port name="usr_tck"/>
        <port name="usr_tdi"/>
        <port name="usr_ir_in[0]"/>
        <port name="usr_ir_in[1]"/>
        <port name="usr_ir_in[2]"/>
        <port name="usr_virtual_state_cdr"/>
        <port name="usr_virtual_state_sdr"/>
        <port name="usr_virtual_state_e1dr"/>
        <port name="usr_virtual_state_pdr"/>
        <port name="usr_virtual_state_e2dr"/>
        <port name="usr_virtual_state_udr"/>
        <port name="usr_virtual_state_cir"/>
        <port name="usr_virtual_state_uir"/>
        <port name="usr_tms"/>
        <port name="usr_jtag_state_tlr"/>
        <port name="usr_jtag_state_rti"/>
        <port name="usr_jtag_state_sdrs"/>
        <port name="usr_jtag_state_cdr"/>
        <port name="usr_jtag_state_sdr"/>
        <port name="usr_jtag_state_e1dr"/>
        <port name="usr_jtag_state_pdr"/>
        <port name="usr_jtag_state_e2dr"/>
        <port name="usr_jtag_state_udr"/>
        <port name="usr_jtag_state_sirs"/>
        <port name="usr_jtag_state_cir"/>
        <port name="usr_jtag_state_sir"/>
        <port name="usr_jtag_state_e1ir"/>
        <port name="usr_jtag_state_pir"/>
        <port name="usr_jtag_state_e2ir"/>
        <port name="usr_jtag_state_uir"/>
        <port name="jtag.bp.jtag1_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdo"/>
        <port name="jtag.bp.jtag1_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_0_"/>
        <port name="jtag.bp.jtag1_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_1_"/>
        <port name="jtag.bp.jtag1_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_2_"/>
      </outputs>
    </node>
    <node hpath="jtag_tx_rdy:jtag2|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" instance_id="2" mfg_id="110" node_id="8" sld_node_info="0x406E02" version="0">
      <parameters>
        <parameter name="sld_mfg_id" type="dec" value="110"/>
        <parameter name="sld_type_id" type="dec" value="8"/>
        <parameter name="sld_version" type="dec" value="0"/>
        <parameter name="sld_instance_index" type="dec" value="0"/>
        <parameter name="sld_auto_instance_index" type="string" value="YES"/>
        <parameter name="sld_ir_width" type="dec" value="3"/>
        <parameter name="SLD_NODE_INFO" type="dec" value="4222464"/>
      </parameters>
      <inputs>
        <port name="usr_tdo" source="jtag_tx_rdy:jtag2|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|tdo"/>
        <port name="usr_ir_out[0]" source="jtag_tx_rdy:jtag2|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[0]"/>
        <port name="usr_ir_out[1]" source="jtag_tx_rdy:jtag2|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[1]"/>
        <port name="usr_ir_out[2]" source="jtag_tx_rdy:jtag2|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[2]"/>
        <port name="jtag.bp.jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tck" source="jtag.bp.jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tck"/>
        <port name="jtag.bp.jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tms" source="jtag.bp.jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tms"/>
        <port name="jtag.bp.jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdi" source="jtag.bp.jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdi"/>
        <port name="jtag.bp.jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_tlr" source="jtag.bp.jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_tlr"/>
        <port name="jtag.bp.jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_rti" source="jtag.bp.jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_rti"/>
        <port name="jtag.bp.jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdrs" source="jtag.bp.jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdrs"/>
        <port name="jtag.bp.jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cdr" source="jtag.bp.jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cdr"/>
        <port name="jtag.bp.jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdr" source="jtag.bp.jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdr"/>
        <port name="jtag.bp.jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1dr" source="jtag.bp.jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1dr"/>
        <port name="jtag.bp.jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pdr" source="jtag.bp.jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pdr"/>
        <port name="jtag.bp.jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2dr" source="jtag.bp.jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2dr"/>
        <port name="jtag.bp.jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_udr" source="jtag.bp.jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_udr"/>
        <port name="jtag.bp.jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sirs" source="jtag.bp.jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sirs"/>
        <port name="jtag.bp.jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cir" source="jtag.bp.jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cir"/>
        <port name="jtag.bp.jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sir" source="jtag.bp.jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sir"/>
        <port name="jtag.bp.jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1ir" source="jtag.bp.jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1ir"/>
        <port name="jtag.bp.jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pir" source="jtag.bp.jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pir"/>
        <port name="jtag.bp.jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2ir" source="jtag.bp.jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2ir"/>
        <port name="jtag.bp.jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_uir" source="jtag.bp.jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_uir"/>
        <port name="jtag.bp.jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_usr1" source="jtag.bp.jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_usr1"/>
        <port name="jtag.bp.jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_clr" source="jtag.bp.jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_clr"/>
        <port name="jtag.bp.jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ena" source="jtag.bp.jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ena"/>
        <port name="jtag.bp.jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_0_" source="jtag.bp.jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_0_"/>
        <port name="jtag.bp.jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_1_" source="jtag.bp.jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_1_"/>
        <port name="jtag.bp.jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_2_" source="jtag.bp.jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_2_"/>
      </inputs>
      <outputs>
        <port name="usr_tck"/>
        <port name="usr_tdi"/>
        <port name="usr_ir_in[0]"/>
        <port name="usr_ir_in[1]"/>
        <port name="usr_ir_in[2]"/>
        <port name="usr_virtual_state_cdr"/>
        <port name="usr_virtual_state_sdr"/>
        <port name="usr_virtual_state_e1dr"/>
        <port name="usr_virtual_state_pdr"/>
        <port name="usr_virtual_state_e2dr"/>
        <port name="usr_virtual_state_udr"/>
        <port name="usr_virtual_state_cir"/>
        <port name="usr_virtual_state_uir"/>
        <port name="usr_tms"/>
        <port name="usr_jtag_state_tlr"/>
        <port name="usr_jtag_state_rti"/>
        <port name="usr_jtag_state_sdrs"/>
        <port name="usr_jtag_state_cdr"/>
        <port name="usr_jtag_state_sdr"/>
        <port name="usr_jtag_state_e1dr"/>
        <port name="usr_jtag_state_pdr"/>
        <port name="usr_jtag_state_e2dr"/>
        <port name="usr_jtag_state_udr"/>
        <port name="usr_jtag_state_sirs"/>
        <port name="usr_jtag_state_cir"/>
        <port name="usr_jtag_state_sir"/>
        <port name="usr_jtag_state_e1ir"/>
        <port name="usr_jtag_state_pir"/>
        <port name="usr_jtag_state_e2ir"/>
        <port name="usr_jtag_state_uir"/>
        <port name="jtag.bp.jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdo"/>
        <port name="jtag.bp.jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_0_"/>
        <port name="jtag.bp.jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_1_"/>
        <port name="jtag.bp.jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_2_"/>
      </outputs>
    </node>
    <node hpath="control_unit:comb_10|jtag_debug:jtag10|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" instance_id="3" mfg_id="110" node_id="8" sld_node_info="0x406E03" version="0">
      <parameters>
        <parameter name="sld_mfg_id" type="dec" value="110"/>
        <parameter name="sld_type_id" type="dec" value="8"/>
        <parameter name="sld_version" type="dec" value="0"/>
        <parameter name="sld_instance_index" type="dec" value="0"/>
        <parameter name="sld_auto_instance_index" type="string" value="YES"/>
        <parameter name="sld_ir_width" type="dec" value="3"/>
        <parameter name="SLD_NODE_INFO" type="dec" value="4222464"/>
      </parameters>
      <inputs>
        <port name="usr_tdo" source="control_unit:comb_10|jtag_debug:jtag10|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|tdo"/>
        <port name="usr_ir_out[0]" source="control_unit:comb_10|jtag_debug:jtag10|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[0]"/>
        <port name="usr_ir_out[1]" source="control_unit:comb_10|jtag_debug:jtag10|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[1]"/>
        <port name="usr_ir_out[2]" source="control_unit:comb_10|jtag_debug:jtag10|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[2]"/>
        <port name="jtag.bp.comb_10_jtag10_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tck" source="jtag.bp.comb_10_jtag10_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tck"/>
        <port name="jtag.bp.comb_10_jtag10_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tms" source="jtag.bp.comb_10_jtag10_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tms"/>
        <port name="jtag.bp.comb_10_jtag10_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdi" source="jtag.bp.comb_10_jtag10_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdi"/>
        <port name="jtag.bp.comb_10_jtag10_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_tlr" source="jtag.bp.comb_10_jtag10_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_tlr"/>
        <port name="jtag.bp.comb_10_jtag10_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_rti" source="jtag.bp.comb_10_jtag10_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_rti"/>
        <port name="jtag.bp.comb_10_jtag10_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdrs" source="jtag.bp.comb_10_jtag10_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdrs"/>
        <port name="jtag.bp.comb_10_jtag10_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cdr" source="jtag.bp.comb_10_jtag10_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cdr"/>
        <port name="jtag.bp.comb_10_jtag10_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdr" source="jtag.bp.comb_10_jtag10_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdr"/>
        <port name="jtag.bp.comb_10_jtag10_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1dr" source="jtag.bp.comb_10_jtag10_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1dr"/>
        <port name="jtag.bp.comb_10_jtag10_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pdr" source="jtag.bp.comb_10_jtag10_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pdr"/>
        <port name="jtag.bp.comb_10_jtag10_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2dr" source="jtag.bp.comb_10_jtag10_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2dr"/>
        <port name="jtag.bp.comb_10_jtag10_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_udr" source="jtag.bp.comb_10_jtag10_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_udr"/>
        <port name="jtag.bp.comb_10_jtag10_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sirs" source="jtag.bp.comb_10_jtag10_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sirs"/>
        <port name="jtag.bp.comb_10_jtag10_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cir" source="jtag.bp.comb_10_jtag10_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cir"/>
        <port name="jtag.bp.comb_10_jtag10_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sir" source="jtag.bp.comb_10_jtag10_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sir"/>
        <port name="jtag.bp.comb_10_jtag10_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1ir" source="jtag.bp.comb_10_jtag10_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1ir"/>
        <port name="jtag.bp.comb_10_jtag10_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pir" source="jtag.bp.comb_10_jtag10_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pir"/>
        <port name="jtag.bp.comb_10_jtag10_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2ir" source="jtag.bp.comb_10_jtag10_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2ir"/>
        <port name="jtag.bp.comb_10_jtag10_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_uir" source="jtag.bp.comb_10_jtag10_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_uir"/>
        <port name="jtag.bp.comb_10_jtag10_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_usr1" source="jtag.bp.comb_10_jtag10_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_usr1"/>
        <port name="jtag.bp.comb_10_jtag10_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_clr" source="jtag.bp.comb_10_jtag10_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_clr"/>
        <port name="jtag.bp.comb_10_jtag10_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ena" source="jtag.bp.comb_10_jtag10_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ena"/>
        <port name="jtag.bp.comb_10_jtag10_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_0_" source="jtag.bp.comb_10_jtag10_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_0_"/>
        <port name="jtag.bp.comb_10_jtag10_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_1_" source="jtag.bp.comb_10_jtag10_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_1_"/>
        <port name="jtag.bp.comb_10_jtag10_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_2_" source="jtag.bp.comb_10_jtag10_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_2_"/>
      </inputs>
      <outputs>
        <port name="usr_tck"/>
        <port name="usr_tdi"/>
        <port name="usr_ir_in[0]"/>
        <port name="usr_ir_in[1]"/>
        <port name="usr_ir_in[2]"/>
        <port name="usr_virtual_state_cdr"/>
        <port name="usr_virtual_state_sdr"/>
        <port name="usr_virtual_state_e1dr"/>
        <port name="usr_virtual_state_pdr"/>
        <port name="usr_virtual_state_e2dr"/>
        <port name="usr_virtual_state_udr"/>
        <port name="usr_virtual_state_cir"/>
        <port name="usr_virtual_state_uir"/>
        <port name="usr_tms"/>
        <port name="usr_jtag_state_tlr"/>
        <port name="usr_jtag_state_rti"/>
        <port name="usr_jtag_state_sdrs"/>
        <port name="usr_jtag_state_cdr"/>
        <port name="usr_jtag_state_sdr"/>
        <port name="usr_jtag_state_e1dr"/>
        <port name="usr_jtag_state_pdr"/>
        <port name="usr_jtag_state_e2dr"/>
        <port name="usr_jtag_state_udr"/>
        <port name="usr_jtag_state_sirs"/>
        <port name="usr_jtag_state_cir"/>
        <port name="usr_jtag_state_sir"/>
        <port name="usr_jtag_state_e1ir"/>
        <port name="usr_jtag_state_pir"/>
        <port name="usr_jtag_state_e2ir"/>
        <port name="usr_jtag_state_uir"/>
        <port name="jtag.bp.comb_10_jtag10_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdo"/>
        <port name="jtag.bp.comb_10_jtag10_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_0_"/>
        <port name="jtag.bp.comb_10_jtag10_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_1_"/>
        <port name="jtag.bp.comb_10_jtag10_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_2_"/>
      </outputs>
    </node>
    <node hpath="ram_sp_sr_sw:memory|jtag_debug:jtag2|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" instance_id="4" mfg_id="110" node_id="8" sld_node_info="0x406E04" version="0">
      <parameters>
        <parameter name="sld_mfg_id" type="dec" value="110"/>
        <parameter name="sld_type_id" type="dec" value="8"/>
        <parameter name="sld_version" type="dec" value="0"/>
        <parameter name="sld_instance_index" type="dec" value="0"/>
        <parameter name="sld_auto_instance_index" type="string" value="YES"/>
        <parameter name="sld_ir_width" type="dec" value="3"/>
        <parameter name="SLD_NODE_INFO" type="dec" value="4222464"/>
      </parameters>
      <inputs>
        <port name="usr_tdo" source="ram_sp_sr_sw:memory|jtag_debug:jtag2|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|tdo"/>
        <port name="usr_ir_out[0]" source="ram_sp_sr_sw:memory|jtag_debug:jtag2|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[0]"/>
        <port name="usr_ir_out[1]" source="ram_sp_sr_sw:memory|jtag_debug:jtag2|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[1]"/>
        <port name="usr_ir_out[2]" source="ram_sp_sr_sw:memory|jtag_debug:jtag2|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[2]"/>
        <port name="jtag.bp.memory_jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tck" source="jtag.bp.memory_jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tck"/>
        <port name="jtag.bp.memory_jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tms" source="jtag.bp.memory_jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tms"/>
        <port name="jtag.bp.memory_jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdi" source="jtag.bp.memory_jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdi"/>
        <port name="jtag.bp.memory_jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_tlr" source="jtag.bp.memory_jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_tlr"/>
        <port name="jtag.bp.memory_jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_rti" source="jtag.bp.memory_jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_rti"/>
        <port name="jtag.bp.memory_jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdrs" source="jtag.bp.memory_jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdrs"/>
        <port name="jtag.bp.memory_jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cdr" source="jtag.bp.memory_jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cdr"/>
        <port name="jtag.bp.memory_jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdr" source="jtag.bp.memory_jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdr"/>
        <port name="jtag.bp.memory_jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1dr" source="jtag.bp.memory_jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1dr"/>
        <port name="jtag.bp.memory_jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pdr" source="jtag.bp.memory_jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pdr"/>
        <port name="jtag.bp.memory_jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2dr" source="jtag.bp.memory_jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2dr"/>
        <port name="jtag.bp.memory_jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_udr" source="jtag.bp.memory_jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_udr"/>
        <port name="jtag.bp.memory_jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sirs" source="jtag.bp.memory_jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sirs"/>
        <port name="jtag.bp.memory_jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cir" source="jtag.bp.memory_jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cir"/>
        <port name="jtag.bp.memory_jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sir" source="jtag.bp.memory_jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sir"/>
        <port name="jtag.bp.memory_jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1ir" source="jtag.bp.memory_jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1ir"/>
        <port name="jtag.bp.memory_jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pir" source="jtag.bp.memory_jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pir"/>
        <port name="jtag.bp.memory_jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2ir" source="jtag.bp.memory_jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2ir"/>
        <port name="jtag.bp.memory_jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_uir" source="jtag.bp.memory_jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_uir"/>
        <port name="jtag.bp.memory_jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_usr1" source="jtag.bp.memory_jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_usr1"/>
        <port name="jtag.bp.memory_jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_clr" source="jtag.bp.memory_jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_clr"/>
        <port name="jtag.bp.memory_jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ena" source="jtag.bp.memory_jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ena"/>
        <port name="jtag.bp.memory_jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_0_" source="jtag.bp.memory_jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_0_"/>
        <port name="jtag.bp.memory_jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_1_" source="jtag.bp.memory_jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_1_"/>
        <port name="jtag.bp.memory_jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_2_" source="jtag.bp.memory_jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_2_"/>
      </inputs>
      <outputs>
        <port name="usr_tck"/>
        <port name="usr_tdi"/>
        <port name="usr_ir_in[0]"/>
        <port name="usr_ir_in[1]"/>
        <port name="usr_ir_in[2]"/>
        <port name="usr_virtual_state_cdr"/>
        <port name="usr_virtual_state_sdr"/>
        <port name="usr_virtual_state_e1dr"/>
        <port name="usr_virtual_state_pdr"/>
        <port name="usr_virtual_state_e2dr"/>
        <port name="usr_virtual_state_udr"/>
        <port name="usr_virtual_state_cir"/>
        <port name="usr_virtual_state_uir"/>
        <port name="usr_tms"/>
        <port name="usr_jtag_state_tlr"/>
        <port name="usr_jtag_state_rti"/>
        <port name="usr_jtag_state_sdrs"/>
        <port name="usr_jtag_state_cdr"/>
        <port name="usr_jtag_state_sdr"/>
        <port name="usr_jtag_state_e1dr"/>
        <port name="usr_jtag_state_pdr"/>
        <port name="usr_jtag_state_e2dr"/>
        <port name="usr_jtag_state_udr"/>
        <port name="usr_jtag_state_sirs"/>
        <port name="usr_jtag_state_cir"/>
        <port name="usr_jtag_state_sir"/>
        <port name="usr_jtag_state_e1ir"/>
        <port name="usr_jtag_state_pir"/>
        <port name="usr_jtag_state_e2ir"/>
        <port name="usr_jtag_state_uir"/>
        <port name="jtag.bp.memory_jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdo"/>
        <port name="jtag.bp.memory_jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_0_"/>
        <port name="jtag.bp.memory_jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_1_"/>
        <port name="jtag.bp.memory_jtag2_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_2_"/>
      </outputs>
    </node>
    <node hpath="ram_sp_sr_sw:memory|jtag_debug:jtag3|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" instance_id="5" mfg_id="110" node_id="8" sld_node_info="0x406E05" version="0">
      <parameters>
        <parameter name="sld_mfg_id" type="dec" value="110"/>
        <parameter name="sld_type_id" type="dec" value="8"/>
        <parameter name="sld_version" type="dec" value="0"/>
        <parameter name="sld_instance_index" type="dec" value="0"/>
        <parameter name="sld_auto_instance_index" type="string" value="YES"/>
        <parameter name="sld_ir_width" type="dec" value="3"/>
        <parameter name="SLD_NODE_INFO" type="dec" value="4222464"/>
      </parameters>
      <inputs>
        <port name="usr_tdo" source="ram_sp_sr_sw:memory|jtag_debug:jtag3|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|tdo"/>
        <port name="usr_ir_out[0]" source="ram_sp_sr_sw:memory|jtag_debug:jtag3|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[0]"/>
        <port name="usr_ir_out[1]" source="ram_sp_sr_sw:memory|jtag_debug:jtag3|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[1]"/>
        <port name="usr_ir_out[2]" source="ram_sp_sr_sw:memory|jtag_debug:jtag3|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[2]"/>
        <port name="jtag.bp.memory_jtag3_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tck" source="jtag.bp.memory_jtag3_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tck"/>
        <port name="jtag.bp.memory_jtag3_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tms" source="jtag.bp.memory_jtag3_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tms"/>
        <port name="jtag.bp.memory_jtag3_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdi" source="jtag.bp.memory_jtag3_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdi"/>
        <port name="jtag.bp.memory_jtag3_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_tlr" source="jtag.bp.memory_jtag3_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_tlr"/>
        <port name="jtag.bp.memory_jtag3_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_rti" source="jtag.bp.memory_jtag3_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_rti"/>
        <port name="jtag.bp.memory_jtag3_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdrs" source="jtag.bp.memory_jtag3_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdrs"/>
        <port name="jtag.bp.memory_jtag3_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cdr" source="jtag.bp.memory_jtag3_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cdr"/>
        <port name="jtag.bp.memory_jtag3_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdr" source="jtag.bp.memory_jtag3_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdr"/>
        <port name="jtag.bp.memory_jtag3_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1dr" source="jtag.bp.memory_jtag3_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1dr"/>
        <port name="jtag.bp.memory_jtag3_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pdr" source="jtag.bp.memory_jtag3_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pdr"/>
        <port name="jtag.bp.memory_jtag3_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2dr" source="jtag.bp.memory_jtag3_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2dr"/>
        <port name="jtag.bp.memory_jtag3_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_udr" source="jtag.bp.memory_jtag3_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_udr"/>
        <port name="jtag.bp.memory_jtag3_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sirs" source="jtag.bp.memory_jtag3_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sirs"/>
        <port name="jtag.bp.memory_jtag3_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cir" source="jtag.bp.memory_jtag3_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cir"/>
        <port name="jtag.bp.memory_jtag3_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sir" source="jtag.bp.memory_jtag3_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sir"/>
        <port name="jtag.bp.memory_jtag3_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1ir" source="jtag.bp.memory_jtag3_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1ir"/>
        <port name="jtag.bp.memory_jtag3_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pir" source="jtag.bp.memory_jtag3_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pir"/>
        <port name="jtag.bp.memory_jtag3_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2ir" source="jtag.bp.memory_jtag3_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2ir"/>
        <port name="jtag.bp.memory_jtag3_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_uir" source="jtag.bp.memory_jtag3_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_uir"/>
        <port name="jtag.bp.memory_jtag3_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_usr1" source="jtag.bp.memory_jtag3_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_usr1"/>
        <port name="jtag.bp.memory_jtag3_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_clr" source="jtag.bp.memory_jtag3_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_clr"/>
        <port name="jtag.bp.memory_jtag3_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ena" source="jtag.bp.memory_jtag3_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ena"/>
        <port name="jtag.bp.memory_jtag3_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_0_" source="jtag.bp.memory_jtag3_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_0_"/>
        <port name="jtag.bp.memory_jtag3_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_1_" source="jtag.bp.memory_jtag3_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_1_"/>
        <port name="jtag.bp.memory_jtag3_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_2_" source="jtag.bp.memory_jtag3_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_2_"/>
      </inputs>
      <outputs>
        <port name="usr_tck"/>
        <port name="usr_tdi"/>
        <port name="usr_ir_in[0]"/>
        <port name="usr_ir_in[1]"/>
        <port name="usr_ir_in[2]"/>
        <port name="usr_virtual_state_cdr"/>
        <port name="usr_virtual_state_sdr"/>
        <port name="usr_virtual_state_e1dr"/>
        <port name="usr_virtual_state_pdr"/>
        <port name="usr_virtual_state_e2dr"/>
        <port name="usr_virtual_state_udr"/>
        <port name="usr_virtual_state_cir"/>
        <port name="usr_virtual_state_uir"/>
        <port name="usr_tms"/>
        <port name="usr_jtag_state_tlr"/>
        <port name="usr_jtag_state_rti"/>
        <port name="usr_jtag_state_sdrs"/>
        <port name="usr_jtag_state_cdr"/>
        <port name="usr_jtag_state_sdr"/>
        <port name="usr_jtag_state_e1dr"/>
        <port name="usr_jtag_state_pdr"/>
        <port name="usr_jtag_state_e2dr"/>
        <port name="usr_jtag_state_udr"/>
        <port name="usr_jtag_state_sirs"/>
        <port name="usr_jtag_state_cir"/>
        <port name="usr_jtag_state_sir"/>
        <port name="usr_jtag_state_e1ir"/>
        <port name="usr_jtag_state_pir"/>
        <port name="usr_jtag_state_e2ir"/>
        <port name="usr_jtag_state_uir"/>
        <port name="jtag.bp.memory_jtag3_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdo"/>
        <port name="jtag.bp.memory_jtag3_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_0_"/>
        <port name="jtag.bp.memory_jtag3_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_1_"/>
        <port name="jtag.bp.memory_jtag3_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_2_"/>
      </outputs>
    </node>
    <node hpath="ram_sp_sr_sw:memory|jtag_debug:jtag4|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" instance_id="6" mfg_id="110" node_id="8" sld_node_info="0x406E06" version="0">
      <parameters>
        <parameter name="sld_mfg_id" type="dec" value="110"/>
        <parameter name="sld_type_id" type="dec" value="8"/>
        <parameter name="sld_version" type="dec" value="0"/>
        <parameter name="sld_instance_index" type="dec" value="0"/>
        <parameter name="sld_auto_instance_index" type="string" value="YES"/>
        <parameter name="sld_ir_width" type="dec" value="3"/>
        <parameter name="SLD_NODE_INFO" type="dec" value="4222464"/>
      </parameters>
      <inputs>
        <port name="usr_tdo" source="ram_sp_sr_sw:memory|jtag_debug:jtag4|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|tdo"/>
        <port name="usr_ir_out[0]" source="ram_sp_sr_sw:memory|jtag_debug:jtag4|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[0]"/>
        <port name="usr_ir_out[1]" source="ram_sp_sr_sw:memory|jtag_debug:jtag4|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[1]"/>
        <port name="usr_ir_out[2]" source="ram_sp_sr_sw:memory|jtag_debug:jtag4|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[2]"/>
        <port name="jtag.bp.memory_jtag4_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tck" source="jtag.bp.memory_jtag4_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tck"/>
        <port name="jtag.bp.memory_jtag4_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tms" source="jtag.bp.memory_jtag4_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tms"/>
        <port name="jtag.bp.memory_jtag4_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdi" source="jtag.bp.memory_jtag4_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdi"/>
        <port name="jtag.bp.memory_jtag4_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_tlr" source="jtag.bp.memory_jtag4_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_tlr"/>
        <port name="jtag.bp.memory_jtag4_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_rti" source="jtag.bp.memory_jtag4_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_rti"/>
        <port name="jtag.bp.memory_jtag4_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdrs" source="jtag.bp.memory_jtag4_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdrs"/>
        <port name="jtag.bp.memory_jtag4_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cdr" source="jtag.bp.memory_jtag4_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cdr"/>
        <port name="jtag.bp.memory_jtag4_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdr" source="jtag.bp.memory_jtag4_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdr"/>
        <port name="jtag.bp.memory_jtag4_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1dr" source="jtag.bp.memory_jtag4_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1dr"/>
        <port name="jtag.bp.memory_jtag4_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pdr" source="jtag.bp.memory_jtag4_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pdr"/>
        <port name="jtag.bp.memory_jtag4_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2dr" source="jtag.bp.memory_jtag4_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2dr"/>
        <port name="jtag.bp.memory_jtag4_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_udr" source="jtag.bp.memory_jtag4_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_udr"/>
        <port name="jtag.bp.memory_jtag4_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sirs" source="jtag.bp.memory_jtag4_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sirs"/>
        <port name="jtag.bp.memory_jtag4_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cir" source="jtag.bp.memory_jtag4_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cir"/>
        <port name="jtag.bp.memory_jtag4_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sir" source="jtag.bp.memory_jtag4_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sir"/>
        <port name="jtag.bp.memory_jtag4_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1ir" source="jtag.bp.memory_jtag4_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1ir"/>
        <port name="jtag.bp.memory_jtag4_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pir" source="jtag.bp.memory_jtag4_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pir"/>
        <port name="jtag.bp.memory_jtag4_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2ir" source="jtag.bp.memory_jtag4_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2ir"/>
        <port name="jtag.bp.memory_jtag4_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_uir" source="jtag.bp.memory_jtag4_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_uir"/>
        <port name="jtag.bp.memory_jtag4_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_usr1" source="jtag.bp.memory_jtag4_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_usr1"/>
        <port name="jtag.bp.memory_jtag4_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_clr" source="jtag.bp.memory_jtag4_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_clr"/>
        <port name="jtag.bp.memory_jtag4_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ena" source="jtag.bp.memory_jtag4_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ena"/>
        <port name="jtag.bp.memory_jtag4_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_0_" source="jtag.bp.memory_jtag4_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_0_"/>
        <port name="jtag.bp.memory_jtag4_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_1_" source="jtag.bp.memory_jtag4_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_1_"/>
        <port name="jtag.bp.memory_jtag4_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_2_" source="jtag.bp.memory_jtag4_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_2_"/>
      </inputs>
      <outputs>
        <port name="usr_tck"/>
        <port name="usr_tdi"/>
        <port name="usr_ir_in[0]"/>
        <port name="usr_ir_in[1]"/>
        <port name="usr_ir_in[2]"/>
        <port name="usr_virtual_state_cdr"/>
        <port name="usr_virtual_state_sdr"/>
        <port name="usr_virtual_state_e1dr"/>
        <port name="usr_virtual_state_pdr"/>
        <port name="usr_virtual_state_e2dr"/>
        <port name="usr_virtual_state_udr"/>
        <port name="usr_virtual_state_cir"/>
        <port name="usr_virtual_state_uir"/>
        <port name="usr_tms"/>
        <port name="usr_jtag_state_tlr"/>
        <port name="usr_jtag_state_rti"/>
        <port name="usr_jtag_state_sdrs"/>
        <port name="usr_jtag_state_cdr"/>
        <port name="usr_jtag_state_sdr"/>
        <port name="usr_jtag_state_e1dr"/>
        <port name="usr_jtag_state_pdr"/>
        <port name="usr_jtag_state_e2dr"/>
        <port name="usr_jtag_state_udr"/>
        <port name="usr_jtag_state_sirs"/>
        <port name="usr_jtag_state_cir"/>
        <port name="usr_jtag_state_sir"/>
        <port name="usr_jtag_state_e1ir"/>
        <port name="usr_jtag_state_pir"/>
        <port name="usr_jtag_state_e2ir"/>
        <port name="usr_jtag_state_uir"/>
        <port name="jtag.bp.memory_jtag4_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdo"/>
        <port name="jtag.bp.memory_jtag4_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_0_"/>
        <port name="jtag.bp.memory_jtag4_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_1_"/>
        <port name="jtag.bp.memory_jtag4_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_2_"/>
      </outputs>
    </node>
    <node hpath="ram_sp_sr_sw:memory|jtag_debug:jtag5|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" instance_id="7" mfg_id="110" node_id="8" sld_node_info="0x406E07" version="0">
      <parameters>
        <parameter name="sld_mfg_id" type="dec" value="110"/>
        <parameter name="sld_type_id" type="dec" value="8"/>
        <parameter name="sld_version" type="dec" value="0"/>
        <parameter name="sld_instance_index" type="dec" value="0"/>
        <parameter name="sld_auto_instance_index" type="string" value="YES"/>
        <parameter name="sld_ir_width" type="dec" value="3"/>
        <parameter name="SLD_NODE_INFO" type="dec" value="4222464"/>
      </parameters>
      <inputs>
        <port name="usr_tdo" source="ram_sp_sr_sw:memory|jtag_debug:jtag5|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|tdo"/>
        <port name="usr_ir_out[0]" source="ram_sp_sr_sw:memory|jtag_debug:jtag5|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[0]"/>
        <port name="usr_ir_out[1]" source="ram_sp_sr_sw:memory|jtag_debug:jtag5|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[1]"/>
        <port name="usr_ir_out[2]" source="ram_sp_sr_sw:memory|jtag_debug:jtag5|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[2]"/>
        <port name="jtag.bp.memory_jtag5_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tck" source="jtag.bp.memory_jtag5_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tck"/>
        <port name="jtag.bp.memory_jtag5_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tms" source="jtag.bp.memory_jtag5_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tms"/>
        <port name="jtag.bp.memory_jtag5_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdi" source="jtag.bp.memory_jtag5_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdi"/>
        <port name="jtag.bp.memory_jtag5_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_tlr" source="jtag.bp.memory_jtag5_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_tlr"/>
        <port name="jtag.bp.memory_jtag5_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_rti" source="jtag.bp.memory_jtag5_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_rti"/>
        <port name="jtag.bp.memory_jtag5_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdrs" source="jtag.bp.memory_jtag5_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdrs"/>
        <port name="jtag.bp.memory_jtag5_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cdr" source="jtag.bp.memory_jtag5_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cdr"/>
        <port name="jtag.bp.memory_jtag5_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdr" source="jtag.bp.memory_jtag5_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdr"/>
        <port name="jtag.bp.memory_jtag5_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1dr" source="jtag.bp.memory_jtag5_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1dr"/>
        <port name="jtag.bp.memory_jtag5_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pdr" source="jtag.bp.memory_jtag5_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pdr"/>
        <port name="jtag.bp.memory_jtag5_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2dr" source="jtag.bp.memory_jtag5_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2dr"/>
        <port name="jtag.bp.memory_jtag5_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_udr" source="jtag.bp.memory_jtag5_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_udr"/>
        <port name="jtag.bp.memory_jtag5_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sirs" source="jtag.bp.memory_jtag5_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sirs"/>
        <port name="jtag.bp.memory_jtag5_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cir" source="jtag.bp.memory_jtag5_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cir"/>
        <port name="jtag.bp.memory_jtag5_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sir" source="jtag.bp.memory_jtag5_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sir"/>
        <port name="jtag.bp.memory_jtag5_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1ir" source="jtag.bp.memory_jtag5_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1ir"/>
        <port name="jtag.bp.memory_jtag5_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pir" source="jtag.bp.memory_jtag5_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pir"/>
        <port name="jtag.bp.memory_jtag5_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2ir" source="jtag.bp.memory_jtag5_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2ir"/>
        <port name="jtag.bp.memory_jtag5_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_uir" source="jtag.bp.memory_jtag5_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_uir"/>
        <port name="jtag.bp.memory_jtag5_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_usr1" source="jtag.bp.memory_jtag5_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_usr1"/>
        <port name="jtag.bp.memory_jtag5_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_clr" source="jtag.bp.memory_jtag5_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_clr"/>
        <port name="jtag.bp.memory_jtag5_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ena" source="jtag.bp.memory_jtag5_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ena"/>
        <port name="jtag.bp.memory_jtag5_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_0_" source="jtag.bp.memory_jtag5_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_0_"/>
        <port name="jtag.bp.memory_jtag5_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_1_" source="jtag.bp.memory_jtag5_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_1_"/>
        <port name="jtag.bp.memory_jtag5_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_2_" source="jtag.bp.memory_jtag5_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_2_"/>
      </inputs>
      <outputs>
        <port name="usr_tck"/>
        <port name="usr_tdi"/>
        <port name="usr_ir_in[0]"/>
        <port name="usr_ir_in[1]"/>
        <port name="usr_ir_in[2]"/>
        <port name="usr_virtual_state_cdr"/>
        <port name="usr_virtual_state_sdr"/>
        <port name="usr_virtual_state_e1dr"/>
        <port name="usr_virtual_state_pdr"/>
        <port name="usr_virtual_state_e2dr"/>
        <port name="usr_virtual_state_udr"/>
        <port name="usr_virtual_state_cir"/>
        <port name="usr_virtual_state_uir"/>
        <port name="usr_tms"/>
        <port name="usr_jtag_state_tlr"/>
        <port name="usr_jtag_state_rti"/>
        <port name="usr_jtag_state_sdrs"/>
        <port name="usr_jtag_state_cdr"/>
        <port name="usr_jtag_state_sdr"/>
        <port name="usr_jtag_state_e1dr"/>
        <port name="usr_jtag_state_pdr"/>
        <port name="usr_jtag_state_e2dr"/>
        <port name="usr_jtag_state_udr"/>
        <port name="usr_jtag_state_sirs"/>
        <port name="usr_jtag_state_cir"/>
        <port name="usr_jtag_state_sir"/>
        <port name="usr_jtag_state_e1ir"/>
        <port name="usr_jtag_state_pir"/>
        <port name="usr_jtag_state_e2ir"/>
        <port name="usr_jtag_state_uir"/>
        <port name="jtag.bp.memory_jtag5_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdo"/>
        <port name="jtag.bp.memory_jtag5_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_0_"/>
        <port name="jtag.bp.memory_jtag5_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_1_"/>
        <port name="jtag.bp.memory_jtag5_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_2_"/>
      </outputs>
    </node>
    <node hpath="ram_sp_sr_sw:memory|jtag_debug:jtag6|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" instance_id="8" mfg_id="110" node_id="8" sld_node_info="0x406E08" version="0">
      <parameters>
        <parameter name="sld_mfg_id" type="dec" value="110"/>
        <parameter name="sld_type_id" type="dec" value="8"/>
        <parameter name="sld_version" type="dec" value="0"/>
        <parameter name="sld_instance_index" type="dec" value="0"/>
        <parameter name="sld_auto_instance_index" type="string" value="YES"/>
        <parameter name="sld_ir_width" type="dec" value="3"/>
        <parameter name="SLD_NODE_INFO" type="dec" value="4222464"/>
      </parameters>
      <inputs>
        <port name="usr_tdo" source="ram_sp_sr_sw:memory|jtag_debug:jtag6|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|tdo"/>
        <port name="usr_ir_out[0]" source="ram_sp_sr_sw:memory|jtag_debug:jtag6|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[0]"/>
        <port name="usr_ir_out[1]" source="ram_sp_sr_sw:memory|jtag_debug:jtag6|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[1]"/>
        <port name="usr_ir_out[2]" source="ram_sp_sr_sw:memory|jtag_debug:jtag6|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[2]"/>
        <port name="jtag.bp.memory_jtag6_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tck" source="jtag.bp.memory_jtag6_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tck"/>
        <port name="jtag.bp.memory_jtag6_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tms" source="jtag.bp.memory_jtag6_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tms"/>
        <port name="jtag.bp.memory_jtag6_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdi" source="jtag.bp.memory_jtag6_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdi"/>
        <port name="jtag.bp.memory_jtag6_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_tlr" source="jtag.bp.memory_jtag6_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_tlr"/>
        <port name="jtag.bp.memory_jtag6_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_rti" source="jtag.bp.memory_jtag6_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_rti"/>
        <port name="jtag.bp.memory_jtag6_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdrs" source="jtag.bp.memory_jtag6_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdrs"/>
        <port name="jtag.bp.memory_jtag6_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cdr" source="jtag.bp.memory_jtag6_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cdr"/>
        <port name="jtag.bp.memory_jtag6_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdr" source="jtag.bp.memory_jtag6_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdr"/>
        <port name="jtag.bp.memory_jtag6_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1dr" source="jtag.bp.memory_jtag6_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1dr"/>
        <port name="jtag.bp.memory_jtag6_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pdr" source="jtag.bp.memory_jtag6_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pdr"/>
        <port name="jtag.bp.memory_jtag6_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2dr" source="jtag.bp.memory_jtag6_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2dr"/>
        <port name="jtag.bp.memory_jtag6_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_udr" source="jtag.bp.memory_jtag6_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_udr"/>
        <port name="jtag.bp.memory_jtag6_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sirs" source="jtag.bp.memory_jtag6_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sirs"/>
        <port name="jtag.bp.memory_jtag6_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cir" source="jtag.bp.memory_jtag6_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cir"/>
        <port name="jtag.bp.memory_jtag6_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sir" source="jtag.bp.memory_jtag6_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sir"/>
        <port name="jtag.bp.memory_jtag6_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1ir" source="jtag.bp.memory_jtag6_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1ir"/>
        <port name="jtag.bp.memory_jtag6_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pir" source="jtag.bp.memory_jtag6_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pir"/>
        <port name="jtag.bp.memory_jtag6_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2ir" source="jtag.bp.memory_jtag6_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2ir"/>
        <port name="jtag.bp.memory_jtag6_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_uir" source="jtag.bp.memory_jtag6_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_uir"/>
        <port name="jtag.bp.memory_jtag6_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_usr1" source="jtag.bp.memory_jtag6_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_usr1"/>
        <port name="jtag.bp.memory_jtag6_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_clr" source="jtag.bp.memory_jtag6_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_clr"/>
        <port name="jtag.bp.memory_jtag6_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ena" source="jtag.bp.memory_jtag6_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ena"/>
        <port name="jtag.bp.memory_jtag6_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_0_" source="jtag.bp.memory_jtag6_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_0_"/>
        <port name="jtag.bp.memory_jtag6_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_1_" source="jtag.bp.memory_jtag6_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_1_"/>
        <port name="jtag.bp.memory_jtag6_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_2_" source="jtag.bp.memory_jtag6_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_2_"/>
      </inputs>
      <outputs>
        <port name="usr_tck"/>
        <port name="usr_tdi"/>
        <port name="usr_ir_in[0]"/>
        <port name="usr_ir_in[1]"/>
        <port name="usr_ir_in[2]"/>
        <port name="usr_virtual_state_cdr"/>
        <port name="usr_virtual_state_sdr"/>
        <port name="usr_virtual_state_e1dr"/>
        <port name="usr_virtual_state_pdr"/>
        <port name="usr_virtual_state_e2dr"/>
        <port name="usr_virtual_state_udr"/>
        <port name="usr_virtual_state_cir"/>
        <port name="usr_virtual_state_uir"/>
        <port name="usr_tms"/>
        <port name="usr_jtag_state_tlr"/>
        <port name="usr_jtag_state_rti"/>
        <port name="usr_jtag_state_sdrs"/>
        <port name="usr_jtag_state_cdr"/>
        <port name="usr_jtag_state_sdr"/>
        <port name="usr_jtag_state_e1dr"/>
        <port name="usr_jtag_state_pdr"/>
        <port name="usr_jtag_state_e2dr"/>
        <port name="usr_jtag_state_udr"/>
        <port name="usr_jtag_state_sirs"/>
        <port name="usr_jtag_state_cir"/>
        <port name="usr_jtag_state_sir"/>
        <port name="usr_jtag_state_e1ir"/>
        <port name="usr_jtag_state_pir"/>
        <port name="usr_jtag_state_e2ir"/>
        <port name="usr_jtag_state_uir"/>
        <port name="jtag.bp.memory_jtag6_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdo"/>
        <port name="jtag.bp.memory_jtag6_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_0_"/>
        <port name="jtag.bp.memory_jtag6_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_1_"/>
        <port name="jtag.bp.memory_jtag6_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_2_"/>
      </outputs>
    </node>
    <node hpath="ram_sp_sr_sw:memory|jtag_debug:jtag7|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" instance_id="9" mfg_id="110" node_id="8" sld_node_info="0x406E09" version="0">
      <parameters>
        <parameter name="sld_mfg_id" type="dec" value="110"/>
        <parameter name="sld_type_id" type="dec" value="8"/>
        <parameter name="sld_version" type="dec" value="0"/>
        <parameter name="sld_instance_index" type="dec" value="0"/>
        <parameter name="sld_auto_instance_index" type="string" value="YES"/>
        <parameter name="sld_ir_width" type="dec" value="3"/>
        <parameter name="SLD_NODE_INFO" type="dec" value="4222464"/>
      </parameters>
      <inputs>
        <port name="usr_tdo" source="ram_sp_sr_sw:memory|jtag_debug:jtag7|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|tdo"/>
        <port name="usr_ir_out[0]" source="ram_sp_sr_sw:memory|jtag_debug:jtag7|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[0]"/>
        <port name="usr_ir_out[1]" source="ram_sp_sr_sw:memory|jtag_debug:jtag7|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[1]"/>
        <port name="usr_ir_out[2]" source="ram_sp_sr_sw:memory|jtag_debug:jtag7|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[2]"/>
        <port name="jtag.bp.memory_jtag7_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tck" source="jtag.bp.memory_jtag7_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tck"/>
        <port name="jtag.bp.memory_jtag7_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tms" source="jtag.bp.memory_jtag7_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tms"/>
        <port name="jtag.bp.memory_jtag7_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdi" source="jtag.bp.memory_jtag7_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdi"/>
        <port name="jtag.bp.memory_jtag7_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_tlr" source="jtag.bp.memory_jtag7_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_tlr"/>
        <port name="jtag.bp.memory_jtag7_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_rti" source="jtag.bp.memory_jtag7_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_rti"/>
        <port name="jtag.bp.memory_jtag7_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdrs" source="jtag.bp.memory_jtag7_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdrs"/>
        <port name="jtag.bp.memory_jtag7_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cdr" source="jtag.bp.memory_jtag7_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cdr"/>
        <port name="jtag.bp.memory_jtag7_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdr" source="jtag.bp.memory_jtag7_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdr"/>
        <port name="jtag.bp.memory_jtag7_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1dr" source="jtag.bp.memory_jtag7_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1dr"/>
        <port name="jtag.bp.memory_jtag7_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pdr" source="jtag.bp.memory_jtag7_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pdr"/>
        <port name="jtag.bp.memory_jtag7_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2dr" source="jtag.bp.memory_jtag7_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2dr"/>
        <port name="jtag.bp.memory_jtag7_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_udr" source="jtag.bp.memory_jtag7_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_udr"/>
        <port name="jtag.bp.memory_jtag7_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sirs" source="jtag.bp.memory_jtag7_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sirs"/>
        <port name="jtag.bp.memory_jtag7_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cir" source="jtag.bp.memory_jtag7_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cir"/>
        <port name="jtag.bp.memory_jtag7_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sir" source="jtag.bp.memory_jtag7_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sir"/>
        <port name="jtag.bp.memory_jtag7_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1ir" source="jtag.bp.memory_jtag7_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1ir"/>
        <port name="jtag.bp.memory_jtag7_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pir" source="jtag.bp.memory_jtag7_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pir"/>
        <port name="jtag.bp.memory_jtag7_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2ir" source="jtag.bp.memory_jtag7_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2ir"/>
        <port name="jtag.bp.memory_jtag7_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_uir" source="jtag.bp.memory_jtag7_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_uir"/>
        <port name="jtag.bp.memory_jtag7_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_usr1" source="jtag.bp.memory_jtag7_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_usr1"/>
        <port name="jtag.bp.memory_jtag7_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_clr" source="jtag.bp.memory_jtag7_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_clr"/>
        <port name="jtag.bp.memory_jtag7_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ena" source="jtag.bp.memory_jtag7_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ena"/>
        <port name="jtag.bp.memory_jtag7_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_0_" source="jtag.bp.memory_jtag7_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_0_"/>
        <port name="jtag.bp.memory_jtag7_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_1_" source="jtag.bp.memory_jtag7_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_1_"/>
        <port name="jtag.bp.memory_jtag7_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_2_" source="jtag.bp.memory_jtag7_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_2_"/>
      </inputs>
      <outputs>
        <port name="usr_tck"/>
        <port name="usr_tdi"/>
        <port name="usr_ir_in[0]"/>
        <port name="usr_ir_in[1]"/>
        <port name="usr_ir_in[2]"/>
        <port name="usr_virtual_state_cdr"/>
        <port name="usr_virtual_state_sdr"/>
        <port name="usr_virtual_state_e1dr"/>
        <port name="usr_virtual_state_pdr"/>
        <port name="usr_virtual_state_e2dr"/>
        <port name="usr_virtual_state_udr"/>
        <port name="usr_virtual_state_cir"/>
        <port name="usr_virtual_state_uir"/>
        <port name="usr_tms"/>
        <port name="usr_jtag_state_tlr"/>
        <port name="usr_jtag_state_rti"/>
        <port name="usr_jtag_state_sdrs"/>
        <port name="usr_jtag_state_cdr"/>
        <port name="usr_jtag_state_sdr"/>
        <port name="usr_jtag_state_e1dr"/>
        <port name="usr_jtag_state_pdr"/>
        <port name="usr_jtag_state_e2dr"/>
        <port name="usr_jtag_state_udr"/>
        <port name="usr_jtag_state_sirs"/>
        <port name="usr_jtag_state_cir"/>
        <port name="usr_jtag_state_sir"/>
        <port name="usr_jtag_state_e1ir"/>
        <port name="usr_jtag_state_pir"/>
        <port name="usr_jtag_state_e2ir"/>
        <port name="usr_jtag_state_uir"/>
        <port name="jtag.bp.memory_jtag7_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdo"/>
        <port name="jtag.bp.memory_jtag7_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_0_"/>
        <port name="jtag.bp.memory_jtag7_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_1_"/>
        <port name="jtag.bp.memory_jtag7_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_2_"/>
      </outputs>
    </node>
    <node hpath="ram_sp_sr_sw:memory|jtag_debug:jtag8|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" instance_id="10" mfg_id="110" node_id="8" sld_node_info="0x406E0A" version="0">
      <parameters>
        <parameter name="sld_mfg_id" type="dec" value="110"/>
        <parameter name="sld_type_id" type="dec" value="8"/>
        <parameter name="sld_version" type="dec" value="0"/>
        <parameter name="sld_instance_index" type="dec" value="0"/>
        <parameter name="sld_auto_instance_index" type="string" value="YES"/>
        <parameter name="sld_ir_width" type="dec" value="3"/>
        <parameter name="SLD_NODE_INFO" type="dec" value="4222464"/>
      </parameters>
      <inputs>
        <port name="usr_tdo" source="ram_sp_sr_sw:memory|jtag_debug:jtag8|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|tdo"/>
        <port name="usr_ir_out[0]" source="ram_sp_sr_sw:memory|jtag_debug:jtag8|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[0]"/>
        <port name="usr_ir_out[1]" source="ram_sp_sr_sw:memory|jtag_debug:jtag8|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[1]"/>
        <port name="usr_ir_out[2]" source="ram_sp_sr_sw:memory|jtag_debug:jtag8|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[2]"/>
        <port name="jtag.bp.memory_jtag8_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tck" source="jtag.bp.memory_jtag8_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tck"/>
        <port name="jtag.bp.memory_jtag8_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tms" source="jtag.bp.memory_jtag8_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tms"/>
        <port name="jtag.bp.memory_jtag8_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdi" source="jtag.bp.memory_jtag8_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdi"/>
        <port name="jtag.bp.memory_jtag8_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_tlr" source="jtag.bp.memory_jtag8_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_tlr"/>
        <port name="jtag.bp.memory_jtag8_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_rti" source="jtag.bp.memory_jtag8_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_rti"/>
        <port name="jtag.bp.memory_jtag8_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdrs" source="jtag.bp.memory_jtag8_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdrs"/>
        <port name="jtag.bp.memory_jtag8_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cdr" source="jtag.bp.memory_jtag8_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cdr"/>
        <port name="jtag.bp.memory_jtag8_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdr" source="jtag.bp.memory_jtag8_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdr"/>
        <port name="jtag.bp.memory_jtag8_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1dr" source="jtag.bp.memory_jtag8_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1dr"/>
        <port name="jtag.bp.memory_jtag8_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pdr" source="jtag.bp.memory_jtag8_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pdr"/>
        <port name="jtag.bp.memory_jtag8_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2dr" source="jtag.bp.memory_jtag8_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2dr"/>
        <port name="jtag.bp.memory_jtag8_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_udr" source="jtag.bp.memory_jtag8_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_udr"/>
        <port name="jtag.bp.memory_jtag8_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sirs" source="jtag.bp.memory_jtag8_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sirs"/>
        <port name="jtag.bp.memory_jtag8_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cir" source="jtag.bp.memory_jtag8_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cir"/>
        <port name="jtag.bp.memory_jtag8_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sir" source="jtag.bp.memory_jtag8_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sir"/>
        <port name="jtag.bp.memory_jtag8_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1ir" source="jtag.bp.memory_jtag8_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1ir"/>
        <port name="jtag.bp.memory_jtag8_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pir" source="jtag.bp.memory_jtag8_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pir"/>
        <port name="jtag.bp.memory_jtag8_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2ir" source="jtag.bp.memory_jtag8_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2ir"/>
        <port name="jtag.bp.memory_jtag8_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_uir" source="jtag.bp.memory_jtag8_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_uir"/>
        <port name="jtag.bp.memory_jtag8_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_usr1" source="jtag.bp.memory_jtag8_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_usr1"/>
        <port name="jtag.bp.memory_jtag8_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_clr" source="jtag.bp.memory_jtag8_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_clr"/>
        <port name="jtag.bp.memory_jtag8_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ena" source="jtag.bp.memory_jtag8_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ena"/>
        <port name="jtag.bp.memory_jtag8_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_0_" source="jtag.bp.memory_jtag8_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_0_"/>
        <port name="jtag.bp.memory_jtag8_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_1_" source="jtag.bp.memory_jtag8_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_1_"/>
        <port name="jtag.bp.memory_jtag8_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_2_" source="jtag.bp.memory_jtag8_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_2_"/>
      </inputs>
      <outputs>
        <port name="usr_tck"/>
        <port name="usr_tdi"/>
        <port name="usr_ir_in[0]"/>
        <port name="usr_ir_in[1]"/>
        <port name="usr_ir_in[2]"/>
        <port name="usr_virtual_state_cdr"/>
        <port name="usr_virtual_state_sdr"/>
        <port name="usr_virtual_state_e1dr"/>
        <port name="usr_virtual_state_pdr"/>
        <port name="usr_virtual_state_e2dr"/>
        <port name="usr_virtual_state_udr"/>
        <port name="usr_virtual_state_cir"/>
        <port name="usr_virtual_state_uir"/>
        <port name="usr_tms"/>
        <port name="usr_jtag_state_tlr"/>
        <port name="usr_jtag_state_rti"/>
        <port name="usr_jtag_state_sdrs"/>
        <port name="usr_jtag_state_cdr"/>
        <port name="usr_jtag_state_sdr"/>
        <port name="usr_jtag_state_e1dr"/>
        <port name="usr_jtag_state_pdr"/>
        <port name="usr_jtag_state_e2dr"/>
        <port name="usr_jtag_state_udr"/>
        <port name="usr_jtag_state_sirs"/>
        <port name="usr_jtag_state_cir"/>
        <port name="usr_jtag_state_sir"/>
        <port name="usr_jtag_state_e1ir"/>
        <port name="usr_jtag_state_pir"/>
        <port name="usr_jtag_state_e2ir"/>
        <port name="usr_jtag_state_uir"/>
        <port name="jtag.bp.memory_jtag8_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdo"/>
        <port name="jtag.bp.memory_jtag8_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_0_"/>
        <port name="jtag.bp.memory_jtag8_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_1_"/>
        <port name="jtag.bp.memory_jtag8_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_2_"/>
      </outputs>
    </node>
    <node hpath="ram_sp_sr_sw:memory|jtag_debug:jtag9|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" instance_id="11" mfg_id="110" node_id="8" sld_node_info="0x406E0B" version="0">
      <parameters>
        <parameter name="sld_mfg_id" type="dec" value="110"/>
        <parameter name="sld_type_id" type="dec" value="8"/>
        <parameter name="sld_version" type="dec" value="0"/>
        <parameter name="sld_instance_index" type="dec" value="0"/>
        <parameter name="sld_auto_instance_index" type="string" value="YES"/>
        <parameter name="sld_ir_width" type="dec" value="3"/>
        <parameter name="SLD_NODE_INFO" type="dec" value="4222464"/>
      </parameters>
      <inputs>
        <port name="usr_tdo" source="ram_sp_sr_sw:memory|jtag_debug:jtag9|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|tdo"/>
        <port name="usr_ir_out[0]" source="ram_sp_sr_sw:memory|jtag_debug:jtag9|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[0]"/>
        <port name="usr_ir_out[1]" source="ram_sp_sr_sw:memory|jtag_debug:jtag9|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[1]"/>
        <port name="usr_ir_out[2]" source="ram_sp_sr_sw:memory|jtag_debug:jtag9|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[2]"/>
        <port name="jtag.bp.memory_jtag9_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tck" source="jtag.bp.memory_jtag9_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tck"/>
        <port name="jtag.bp.memory_jtag9_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tms" source="jtag.bp.memory_jtag9_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tms"/>
        <port name="jtag.bp.memory_jtag9_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdi" source="jtag.bp.memory_jtag9_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdi"/>
        <port name="jtag.bp.memory_jtag9_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_tlr" source="jtag.bp.memory_jtag9_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_tlr"/>
        <port name="jtag.bp.memory_jtag9_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_rti" source="jtag.bp.memory_jtag9_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_rti"/>
        <port name="jtag.bp.memory_jtag9_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdrs" source="jtag.bp.memory_jtag9_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdrs"/>
        <port name="jtag.bp.memory_jtag9_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cdr" source="jtag.bp.memory_jtag9_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cdr"/>
        <port name="jtag.bp.memory_jtag9_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdr" source="jtag.bp.memory_jtag9_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdr"/>
        <port name="jtag.bp.memory_jtag9_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1dr" source="jtag.bp.memory_jtag9_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1dr"/>
        <port name="jtag.bp.memory_jtag9_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pdr" source="jtag.bp.memory_jtag9_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pdr"/>
        <port name="jtag.bp.memory_jtag9_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2dr" source="jtag.bp.memory_jtag9_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2dr"/>
        <port name="jtag.bp.memory_jtag9_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_udr" source="jtag.bp.memory_jtag9_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_udr"/>
        <port name="jtag.bp.memory_jtag9_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sirs" source="jtag.bp.memory_jtag9_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sirs"/>
        <port name="jtag.bp.memory_jtag9_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cir" source="jtag.bp.memory_jtag9_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cir"/>
        <port name="jtag.bp.memory_jtag9_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sir" source="jtag.bp.memory_jtag9_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sir"/>
        <port name="jtag.bp.memory_jtag9_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1ir" source="jtag.bp.memory_jtag9_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1ir"/>
        <port name="jtag.bp.memory_jtag9_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pir" source="jtag.bp.memory_jtag9_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pir"/>
        <port name="jtag.bp.memory_jtag9_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2ir" source="jtag.bp.memory_jtag9_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2ir"/>
        <port name="jtag.bp.memory_jtag9_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_uir" source="jtag.bp.memory_jtag9_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_uir"/>
        <port name="jtag.bp.memory_jtag9_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_usr1" source="jtag.bp.memory_jtag9_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_usr1"/>
        <port name="jtag.bp.memory_jtag9_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_clr" source="jtag.bp.memory_jtag9_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_clr"/>
        <port name="jtag.bp.memory_jtag9_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ena" source="jtag.bp.memory_jtag9_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ena"/>
        <port name="jtag.bp.memory_jtag9_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_0_" source="jtag.bp.memory_jtag9_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_0_"/>
        <port name="jtag.bp.memory_jtag9_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_1_" source="jtag.bp.memory_jtag9_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_1_"/>
        <port name="jtag.bp.memory_jtag9_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_2_" source="jtag.bp.memory_jtag9_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_2_"/>
      </inputs>
      <outputs>
        <port name="usr_tck"/>
        <port name="usr_tdi"/>
        <port name="usr_ir_in[0]"/>
        <port name="usr_ir_in[1]"/>
        <port name="usr_ir_in[2]"/>
        <port name="usr_virtual_state_cdr"/>
        <port name="usr_virtual_state_sdr"/>
        <port name="usr_virtual_state_e1dr"/>
        <port name="usr_virtual_state_pdr"/>
        <port name="usr_virtual_state_e2dr"/>
        <port name="usr_virtual_state_udr"/>
        <port name="usr_virtual_state_cir"/>
        <port name="usr_virtual_state_uir"/>
        <port name="usr_tms"/>
        <port name="usr_jtag_state_tlr"/>
        <port name="usr_jtag_state_rti"/>
        <port name="usr_jtag_state_sdrs"/>
        <port name="usr_jtag_state_cdr"/>
        <port name="usr_jtag_state_sdr"/>
        <port name="usr_jtag_state_e1dr"/>
        <port name="usr_jtag_state_pdr"/>
        <port name="usr_jtag_state_e2dr"/>
        <port name="usr_jtag_state_udr"/>
        <port name="usr_jtag_state_sirs"/>
        <port name="usr_jtag_state_cir"/>
        <port name="usr_jtag_state_sir"/>
        <port name="usr_jtag_state_e1ir"/>
        <port name="usr_jtag_state_pir"/>
        <port name="usr_jtag_state_e2ir"/>
        <port name="usr_jtag_state_uir"/>
        <port name="jtag.bp.memory_jtag9_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdo"/>
        <port name="jtag.bp.memory_jtag9_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_0_"/>
        <port name="jtag.bp.memory_jtag9_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_1_"/>
        <port name="jtag.bp.memory_jtag9_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_2_"/>
      </outputs>
    </node>
    <node hpath="ram_sp_sr_sw:memory|jtag_debug:jtag22|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" instance_id="12" mfg_id="110" node_id="8" sld_node_info="0x406E0C" version="0">
      <parameters>
        <parameter name="sld_mfg_id" type="dec" value="110"/>
        <parameter name="sld_type_id" type="dec" value="8"/>
        <parameter name="sld_version" type="dec" value="0"/>
        <parameter name="sld_instance_index" type="dec" value="0"/>
        <parameter name="sld_auto_instance_index" type="string" value="YES"/>
        <parameter name="sld_ir_width" type="dec" value="3"/>
        <parameter name="SLD_NODE_INFO" type="dec" value="4222464"/>
      </parameters>
      <inputs>
        <port name="usr_tdo" source="ram_sp_sr_sw:memory|jtag_debug:jtag22|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|tdo"/>
        <port name="usr_ir_out[0]" source="ram_sp_sr_sw:memory|jtag_debug:jtag22|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[0]"/>
        <port name="usr_ir_out[1]" source="ram_sp_sr_sw:memory|jtag_debug:jtag22|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[1]"/>
        <port name="usr_ir_out[2]" source="ram_sp_sr_sw:memory|jtag_debug:jtag22|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[2]"/>
        <port name="jtag.bp.memory_jtag22_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tck" source="jtag.bp.memory_jtag22_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tck"/>
        <port name="jtag.bp.memory_jtag22_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tms" source="jtag.bp.memory_jtag22_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tms"/>
        <port name="jtag.bp.memory_jtag22_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdi" source="jtag.bp.memory_jtag22_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdi"/>
        <port name="jtag.bp.memory_jtag22_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_tlr" source="jtag.bp.memory_jtag22_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_tlr"/>
        <port name="jtag.bp.memory_jtag22_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_rti" source="jtag.bp.memory_jtag22_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_rti"/>
        <port name="jtag.bp.memory_jtag22_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdrs" source="jtag.bp.memory_jtag22_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdrs"/>
        <port name="jtag.bp.memory_jtag22_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cdr" source="jtag.bp.memory_jtag22_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cdr"/>
        <port name="jtag.bp.memory_jtag22_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdr" source="jtag.bp.memory_jtag22_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdr"/>
        <port name="jtag.bp.memory_jtag22_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1dr" source="jtag.bp.memory_jtag22_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1dr"/>
        <port name="jtag.bp.memory_jtag22_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pdr" source="jtag.bp.memory_jtag22_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pdr"/>
        <port name="jtag.bp.memory_jtag22_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2dr" source="jtag.bp.memory_jtag22_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2dr"/>
        <port name="jtag.bp.memory_jtag22_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_udr" source="jtag.bp.memory_jtag22_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_udr"/>
        <port name="jtag.bp.memory_jtag22_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sirs" source="jtag.bp.memory_jtag22_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sirs"/>
        <port name="jtag.bp.memory_jtag22_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cir" source="jtag.bp.memory_jtag22_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cir"/>
        <port name="jtag.bp.memory_jtag22_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sir" source="jtag.bp.memory_jtag22_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sir"/>
        <port name="jtag.bp.memory_jtag22_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1ir" source="jtag.bp.memory_jtag22_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1ir"/>
        <port name="jtag.bp.memory_jtag22_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pir" source="jtag.bp.memory_jtag22_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pir"/>
        <port name="jtag.bp.memory_jtag22_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2ir" source="jtag.bp.memory_jtag22_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2ir"/>
        <port name="jtag.bp.memory_jtag22_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_uir" source="jtag.bp.memory_jtag22_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_uir"/>
        <port name="jtag.bp.memory_jtag22_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_usr1" source="jtag.bp.memory_jtag22_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_usr1"/>
        <port name="jtag.bp.memory_jtag22_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_clr" source="jtag.bp.memory_jtag22_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_clr"/>
        <port name="jtag.bp.memory_jtag22_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ena" source="jtag.bp.memory_jtag22_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ena"/>
        <port name="jtag.bp.memory_jtag22_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_0_" source="jtag.bp.memory_jtag22_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_0_"/>
        <port name="jtag.bp.memory_jtag22_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_1_" source="jtag.bp.memory_jtag22_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_1_"/>
        <port name="jtag.bp.memory_jtag22_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_2_" source="jtag.bp.memory_jtag22_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_2_"/>
      </inputs>
      <outputs>
        <port name="usr_tck"/>
        <port name="usr_tdi"/>
        <port name="usr_ir_in[0]"/>
        <port name="usr_ir_in[1]"/>
        <port name="usr_ir_in[2]"/>
        <port name="usr_virtual_state_cdr"/>
        <port name="usr_virtual_state_sdr"/>
        <port name="usr_virtual_state_e1dr"/>
        <port name="usr_virtual_state_pdr"/>
        <port name="usr_virtual_state_e2dr"/>
        <port name="usr_virtual_state_udr"/>
        <port name="usr_virtual_state_cir"/>
        <port name="usr_virtual_state_uir"/>
        <port name="usr_tms"/>
        <port name="usr_jtag_state_tlr"/>
        <port name="usr_jtag_state_rti"/>
        <port name="usr_jtag_state_sdrs"/>
        <port name="usr_jtag_state_cdr"/>
        <port name="usr_jtag_state_sdr"/>
        <port name="usr_jtag_state_e1dr"/>
        <port name="usr_jtag_state_pdr"/>
        <port name="usr_jtag_state_e2dr"/>
        <port name="usr_jtag_state_udr"/>
        <port name="usr_jtag_state_sirs"/>
        <port name="usr_jtag_state_cir"/>
        <port name="usr_jtag_state_sir"/>
        <port name="usr_jtag_state_e1ir"/>
        <port name="usr_jtag_state_pir"/>
        <port name="usr_jtag_state_e2ir"/>
        <port name="usr_jtag_state_uir"/>
        <port name="jtag.bp.memory_jtag22_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdo"/>
        <port name="jtag.bp.memory_jtag22_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_0_"/>
        <port name="jtag.bp.memory_jtag22_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_1_"/>
        <port name="jtag.bp.memory_jtag22_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_2_"/>
      </outputs>
    </node>
    <node hpath="ram_sp_sr_sw:memory|jtag_debug:jtag32|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" instance_id="13" mfg_id="110" node_id="8" sld_node_info="0x406E0D" version="0">
      <parameters>
        <parameter name="sld_mfg_id" type="dec" value="110"/>
        <parameter name="sld_type_id" type="dec" value="8"/>
        <parameter name="sld_version" type="dec" value="0"/>
        <parameter name="sld_instance_index" type="dec" value="0"/>
        <parameter name="sld_auto_instance_index" type="string" value="YES"/>
        <parameter name="sld_ir_width" type="dec" value="3"/>
        <parameter name="SLD_NODE_INFO" type="dec" value="4222464"/>
      </parameters>
      <inputs>
        <port name="usr_tdo" source="ram_sp_sr_sw:memory|jtag_debug:jtag32|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|tdo"/>
        <port name="usr_ir_out[0]" source="ram_sp_sr_sw:memory|jtag_debug:jtag32|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[0]"/>
        <port name="usr_ir_out[1]" source="ram_sp_sr_sw:memory|jtag_debug:jtag32|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[1]"/>
        <port name="usr_ir_out[2]" source="ram_sp_sr_sw:memory|jtag_debug:jtag32|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[2]"/>
        <port name="jtag.bp.memory_jtag32_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tck" source="jtag.bp.memory_jtag32_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tck"/>
        <port name="jtag.bp.memory_jtag32_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tms" source="jtag.bp.memory_jtag32_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tms"/>
        <port name="jtag.bp.memory_jtag32_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdi" source="jtag.bp.memory_jtag32_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdi"/>
        <port name="jtag.bp.memory_jtag32_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_tlr" source="jtag.bp.memory_jtag32_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_tlr"/>
        <port name="jtag.bp.memory_jtag32_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_rti" source="jtag.bp.memory_jtag32_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_rti"/>
        <port name="jtag.bp.memory_jtag32_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdrs" source="jtag.bp.memory_jtag32_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdrs"/>
        <port name="jtag.bp.memory_jtag32_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cdr" source="jtag.bp.memory_jtag32_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cdr"/>
        <port name="jtag.bp.memory_jtag32_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdr" source="jtag.bp.memory_jtag32_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdr"/>
        <port name="jtag.bp.memory_jtag32_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1dr" source="jtag.bp.memory_jtag32_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1dr"/>
        <port name="jtag.bp.memory_jtag32_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pdr" source="jtag.bp.memory_jtag32_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pdr"/>
        <port name="jtag.bp.memory_jtag32_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2dr" source="jtag.bp.memory_jtag32_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2dr"/>
        <port name="jtag.bp.memory_jtag32_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_udr" source="jtag.bp.memory_jtag32_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_udr"/>
        <port name="jtag.bp.memory_jtag32_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sirs" source="jtag.bp.memory_jtag32_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sirs"/>
        <port name="jtag.bp.memory_jtag32_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cir" source="jtag.bp.memory_jtag32_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cir"/>
        <port name="jtag.bp.memory_jtag32_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sir" source="jtag.bp.memory_jtag32_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sir"/>
        <port name="jtag.bp.memory_jtag32_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1ir" source="jtag.bp.memory_jtag32_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1ir"/>
        <port name="jtag.bp.memory_jtag32_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pir" source="jtag.bp.memory_jtag32_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pir"/>
        <port name="jtag.bp.memory_jtag32_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2ir" source="jtag.bp.memory_jtag32_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2ir"/>
        <port name="jtag.bp.memory_jtag32_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_uir" source="jtag.bp.memory_jtag32_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_uir"/>
        <port name="jtag.bp.memory_jtag32_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_usr1" source="jtag.bp.memory_jtag32_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_usr1"/>
        <port name="jtag.bp.memory_jtag32_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_clr" source="jtag.bp.memory_jtag32_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_clr"/>
        <port name="jtag.bp.memory_jtag32_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ena" source="jtag.bp.memory_jtag32_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ena"/>
        <port name="jtag.bp.memory_jtag32_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_0_" source="jtag.bp.memory_jtag32_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_0_"/>
        <port name="jtag.bp.memory_jtag32_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_1_" source="jtag.bp.memory_jtag32_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_1_"/>
        <port name="jtag.bp.memory_jtag32_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_2_" source="jtag.bp.memory_jtag32_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_2_"/>
      </inputs>
      <outputs>
        <port name="usr_tck"/>
        <port name="usr_tdi"/>
        <port name="usr_ir_in[0]"/>
        <port name="usr_ir_in[1]"/>
        <port name="usr_ir_in[2]"/>
        <port name="usr_virtual_state_cdr"/>
        <port name="usr_virtual_state_sdr"/>
        <port name="usr_virtual_state_e1dr"/>
        <port name="usr_virtual_state_pdr"/>
        <port name="usr_virtual_state_e2dr"/>
        <port name="usr_virtual_state_udr"/>
        <port name="usr_virtual_state_cir"/>
        <port name="usr_virtual_state_uir"/>
        <port name="usr_tms"/>
        <port name="usr_jtag_state_tlr"/>
        <port name="usr_jtag_state_rti"/>
        <port name="usr_jtag_state_sdrs"/>
        <port name="usr_jtag_state_cdr"/>
        <port name="usr_jtag_state_sdr"/>
        <port name="usr_jtag_state_e1dr"/>
        <port name="usr_jtag_state_pdr"/>
        <port name="usr_jtag_state_e2dr"/>
        <port name="usr_jtag_state_udr"/>
        <port name="usr_jtag_state_sirs"/>
        <port name="usr_jtag_state_cir"/>
        <port name="usr_jtag_state_sir"/>
        <port name="usr_jtag_state_e1ir"/>
        <port name="usr_jtag_state_pir"/>
        <port name="usr_jtag_state_e2ir"/>
        <port name="usr_jtag_state_uir"/>
        <port name="jtag.bp.memory_jtag32_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdo"/>
        <port name="jtag.bp.memory_jtag32_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_0_"/>
        <port name="jtag.bp.memory_jtag32_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_1_"/>
        <port name="jtag.bp.memory_jtag32_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_2_"/>
      </outputs>
    </node>
    <node hpath="ram_sp_sr_sw:memory|jtag_debug:jtag42|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" instance_id="14" mfg_id="110" node_id="8" sld_node_info="0x406E0E" version="0">
      <parameters>
        <parameter name="sld_mfg_id" type="dec" value="110"/>
        <parameter name="sld_type_id" type="dec" value="8"/>
        <parameter name="sld_version" type="dec" value="0"/>
        <parameter name="sld_instance_index" type="dec" value="0"/>
        <parameter name="sld_auto_instance_index" type="string" value="YES"/>
        <parameter name="sld_ir_width" type="dec" value="3"/>
        <parameter name="SLD_NODE_INFO" type="dec" value="4222464"/>
      </parameters>
      <inputs>
        <port name="usr_tdo" source="ram_sp_sr_sw:memory|jtag_debug:jtag42|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|tdo"/>
        <port name="usr_ir_out[0]" source="ram_sp_sr_sw:memory|jtag_debug:jtag42|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[0]"/>
        <port name="usr_ir_out[1]" source="ram_sp_sr_sw:memory|jtag_debug:jtag42|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[1]"/>
        <port name="usr_ir_out[2]" source="ram_sp_sr_sw:memory|jtag_debug:jtag42|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[2]"/>
        <port name="jtag.bp.memory_jtag42_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tck" source="jtag.bp.memory_jtag42_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tck"/>
        <port name="jtag.bp.memory_jtag42_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tms" source="jtag.bp.memory_jtag42_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tms"/>
        <port name="jtag.bp.memory_jtag42_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdi" source="jtag.bp.memory_jtag42_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdi"/>
        <port name="jtag.bp.memory_jtag42_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_tlr" source="jtag.bp.memory_jtag42_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_tlr"/>
        <port name="jtag.bp.memory_jtag42_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_rti" source="jtag.bp.memory_jtag42_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_rti"/>
        <port name="jtag.bp.memory_jtag42_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdrs" source="jtag.bp.memory_jtag42_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdrs"/>
        <port name="jtag.bp.memory_jtag42_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cdr" source="jtag.bp.memory_jtag42_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cdr"/>
        <port name="jtag.bp.memory_jtag42_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdr" source="jtag.bp.memory_jtag42_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdr"/>
        <port name="jtag.bp.memory_jtag42_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1dr" source="jtag.bp.memory_jtag42_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1dr"/>
        <port name="jtag.bp.memory_jtag42_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pdr" source="jtag.bp.memory_jtag42_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pdr"/>
        <port name="jtag.bp.memory_jtag42_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2dr" source="jtag.bp.memory_jtag42_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2dr"/>
        <port name="jtag.bp.memory_jtag42_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_udr" source="jtag.bp.memory_jtag42_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_udr"/>
        <port name="jtag.bp.memory_jtag42_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sirs" source="jtag.bp.memory_jtag42_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sirs"/>
        <port name="jtag.bp.memory_jtag42_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cir" source="jtag.bp.memory_jtag42_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cir"/>
        <port name="jtag.bp.memory_jtag42_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sir" source="jtag.bp.memory_jtag42_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sir"/>
        <port name="jtag.bp.memory_jtag42_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1ir" source="jtag.bp.memory_jtag42_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1ir"/>
        <port name="jtag.bp.memory_jtag42_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pir" source="jtag.bp.memory_jtag42_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pir"/>
        <port name="jtag.bp.memory_jtag42_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2ir" source="jtag.bp.memory_jtag42_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2ir"/>
        <port name="jtag.bp.memory_jtag42_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_uir" source="jtag.bp.memory_jtag42_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_uir"/>
        <port name="jtag.bp.memory_jtag42_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_usr1" source="jtag.bp.memory_jtag42_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_usr1"/>
        <port name="jtag.bp.memory_jtag42_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_clr" source="jtag.bp.memory_jtag42_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_clr"/>
        <port name="jtag.bp.memory_jtag42_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ena" source="jtag.bp.memory_jtag42_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ena"/>
        <port name="jtag.bp.memory_jtag42_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_0_" source="jtag.bp.memory_jtag42_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_0_"/>
        <port name="jtag.bp.memory_jtag42_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_1_" source="jtag.bp.memory_jtag42_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_1_"/>
        <port name="jtag.bp.memory_jtag42_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_2_" source="jtag.bp.memory_jtag42_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_2_"/>
      </inputs>
      <outputs>
        <port name="usr_tck"/>
        <port name="usr_tdi"/>
        <port name="usr_ir_in[0]"/>
        <port name="usr_ir_in[1]"/>
        <port name="usr_ir_in[2]"/>
        <port name="usr_virtual_state_cdr"/>
        <port name="usr_virtual_state_sdr"/>
        <port name="usr_virtual_state_e1dr"/>
        <port name="usr_virtual_state_pdr"/>
        <port name="usr_virtual_state_e2dr"/>
        <port name="usr_virtual_state_udr"/>
        <port name="usr_virtual_state_cir"/>
        <port name="usr_virtual_state_uir"/>
        <port name="usr_tms"/>
        <port name="usr_jtag_state_tlr"/>
        <port name="usr_jtag_state_rti"/>
        <port name="usr_jtag_state_sdrs"/>
        <port name="usr_jtag_state_cdr"/>
        <port name="usr_jtag_state_sdr"/>
        <port name="usr_jtag_state_e1dr"/>
        <port name="usr_jtag_state_pdr"/>
        <port name="usr_jtag_state_e2dr"/>
        <port name="usr_jtag_state_udr"/>
        <port name="usr_jtag_state_sirs"/>
        <port name="usr_jtag_state_cir"/>
        <port name="usr_jtag_state_sir"/>
        <port name="usr_jtag_state_e1ir"/>
        <port name="usr_jtag_state_pir"/>
        <port name="usr_jtag_state_e2ir"/>
        <port name="usr_jtag_state_uir"/>
        <port name="jtag.bp.memory_jtag42_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdo"/>
        <port name="jtag.bp.memory_jtag42_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_0_"/>
        <port name="jtag.bp.memory_jtag42_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_1_"/>
        <port name="jtag.bp.memory_jtag42_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_2_"/>
      </outputs>
    </node>
    <node hpath="ram_sp_sr_sw:memory|jtag_debug:jtag52|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" instance_id="15" mfg_id="110" node_id="8" sld_node_info="0x406E0F" version="0">
      <parameters>
        <parameter name="sld_mfg_id" type="dec" value="110"/>
        <parameter name="sld_type_id" type="dec" value="8"/>
        <parameter name="sld_version" type="dec" value="0"/>
        <parameter name="sld_instance_index" type="dec" value="0"/>
        <parameter name="sld_auto_instance_index" type="string" value="YES"/>
        <parameter name="sld_ir_width" type="dec" value="3"/>
        <parameter name="SLD_NODE_INFO" type="dec" value="4222464"/>
      </parameters>
      <inputs>
        <port name="usr_tdo" source="ram_sp_sr_sw:memory|jtag_debug:jtag52|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|tdo"/>
        <port name="usr_ir_out[0]" source="ram_sp_sr_sw:memory|jtag_debug:jtag52|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[0]"/>
        <port name="usr_ir_out[1]" source="ram_sp_sr_sw:memory|jtag_debug:jtag52|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[1]"/>
        <port name="usr_ir_out[2]" source="ram_sp_sr_sw:memory|jtag_debug:jtag52|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[2]"/>
        <port name="jtag.bp.memory_jtag52_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tck" source="jtag.bp.memory_jtag52_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tck"/>
        <port name="jtag.bp.memory_jtag52_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tms" source="jtag.bp.memory_jtag52_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tms"/>
        <port name="jtag.bp.memory_jtag52_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdi" source="jtag.bp.memory_jtag52_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdi"/>
        <port name="jtag.bp.memory_jtag52_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_tlr" source="jtag.bp.memory_jtag52_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_tlr"/>
        <port name="jtag.bp.memory_jtag52_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_rti" source="jtag.bp.memory_jtag52_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_rti"/>
        <port name="jtag.bp.memory_jtag52_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdrs" source="jtag.bp.memory_jtag52_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdrs"/>
        <port name="jtag.bp.memory_jtag52_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cdr" source="jtag.bp.memory_jtag52_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cdr"/>
        <port name="jtag.bp.memory_jtag52_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdr" source="jtag.bp.memory_jtag52_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdr"/>
        <port name="jtag.bp.memory_jtag52_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1dr" source="jtag.bp.memory_jtag52_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1dr"/>
        <port name="jtag.bp.memory_jtag52_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pdr" source="jtag.bp.memory_jtag52_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pdr"/>
        <port name="jtag.bp.memory_jtag52_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2dr" source="jtag.bp.memory_jtag52_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2dr"/>
        <port name="jtag.bp.memory_jtag52_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_udr" source="jtag.bp.memory_jtag52_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_udr"/>
        <port name="jtag.bp.memory_jtag52_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sirs" source="jtag.bp.memory_jtag52_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sirs"/>
        <port name="jtag.bp.memory_jtag52_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cir" source="jtag.bp.memory_jtag52_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cir"/>
        <port name="jtag.bp.memory_jtag52_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sir" source="jtag.bp.memory_jtag52_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sir"/>
        <port name="jtag.bp.memory_jtag52_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1ir" source="jtag.bp.memory_jtag52_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1ir"/>
        <port name="jtag.bp.memory_jtag52_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pir" source="jtag.bp.memory_jtag52_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pir"/>
        <port name="jtag.bp.memory_jtag52_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2ir" source="jtag.bp.memory_jtag52_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2ir"/>
        <port name="jtag.bp.memory_jtag52_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_uir" source="jtag.bp.memory_jtag52_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_uir"/>
        <port name="jtag.bp.memory_jtag52_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_usr1" source="jtag.bp.memory_jtag52_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_usr1"/>
        <port name="jtag.bp.memory_jtag52_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_clr" source="jtag.bp.memory_jtag52_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_clr"/>
        <port name="jtag.bp.memory_jtag52_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ena" source="jtag.bp.memory_jtag52_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ena"/>
        <port name="jtag.bp.memory_jtag52_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_0_" source="jtag.bp.memory_jtag52_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_0_"/>
        <port name="jtag.bp.memory_jtag52_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_1_" source="jtag.bp.memory_jtag52_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_1_"/>
        <port name="jtag.bp.memory_jtag52_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_2_" source="jtag.bp.memory_jtag52_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_2_"/>
      </inputs>
      <outputs>
        <port name="usr_tck"/>
        <port name="usr_tdi"/>
        <port name="usr_ir_in[0]"/>
        <port name="usr_ir_in[1]"/>
        <port name="usr_ir_in[2]"/>
        <port name="usr_virtual_state_cdr"/>
        <port name="usr_virtual_state_sdr"/>
        <port name="usr_virtual_state_e1dr"/>
        <port name="usr_virtual_state_pdr"/>
        <port name="usr_virtual_state_e2dr"/>
        <port name="usr_virtual_state_udr"/>
        <port name="usr_virtual_state_cir"/>
        <port name="usr_virtual_state_uir"/>
        <port name="usr_tms"/>
        <port name="usr_jtag_state_tlr"/>
        <port name="usr_jtag_state_rti"/>
        <port name="usr_jtag_state_sdrs"/>
        <port name="usr_jtag_state_cdr"/>
        <port name="usr_jtag_state_sdr"/>
        <port name="usr_jtag_state_e1dr"/>
        <port name="usr_jtag_state_pdr"/>
        <port name="usr_jtag_state_e2dr"/>
        <port name="usr_jtag_state_udr"/>
        <port name="usr_jtag_state_sirs"/>
        <port name="usr_jtag_state_cir"/>
        <port name="usr_jtag_state_sir"/>
        <port name="usr_jtag_state_e1ir"/>
        <port name="usr_jtag_state_pir"/>
        <port name="usr_jtag_state_e2ir"/>
        <port name="usr_jtag_state_uir"/>
        <port name="jtag.bp.memory_jtag52_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdo"/>
        <port name="jtag.bp.memory_jtag52_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_0_"/>
        <port name="jtag.bp.memory_jtag52_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_1_"/>
        <port name="jtag.bp.memory_jtag52_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_2_"/>
      </outputs>
    </node>
    <node hpath="ram_sp_sr_sw:memory|jtag_debug:jtag62|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" instance_id="16" mfg_id="110" node_id="8" sld_node_info="0x406E10" version="0">
      <parameters>
        <parameter name="sld_mfg_id" type="dec" value="110"/>
        <parameter name="sld_type_id" type="dec" value="8"/>
        <parameter name="sld_version" type="dec" value="0"/>
        <parameter name="sld_instance_index" type="dec" value="0"/>
        <parameter name="sld_auto_instance_index" type="string" value="YES"/>
        <parameter name="sld_ir_width" type="dec" value="3"/>
        <parameter name="SLD_NODE_INFO" type="dec" value="4222464"/>
      </parameters>
      <inputs>
        <port name="usr_tdo" source="ram_sp_sr_sw:memory|jtag_debug:jtag62|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|tdo"/>
        <port name="usr_ir_out[0]" source="ram_sp_sr_sw:memory|jtag_debug:jtag62|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[0]"/>
        <port name="usr_ir_out[1]" source="ram_sp_sr_sw:memory|jtag_debug:jtag62|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[1]"/>
        <port name="usr_ir_out[2]" source="ram_sp_sr_sw:memory|jtag_debug:jtag62|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[2]"/>
        <port name="jtag.bp.memory_jtag62_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tck" source="jtag.bp.memory_jtag62_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tck"/>
        <port name="jtag.bp.memory_jtag62_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tms" source="jtag.bp.memory_jtag62_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tms"/>
        <port name="jtag.bp.memory_jtag62_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdi" source="jtag.bp.memory_jtag62_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdi"/>
        <port name="jtag.bp.memory_jtag62_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_tlr" source="jtag.bp.memory_jtag62_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_tlr"/>
        <port name="jtag.bp.memory_jtag62_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_rti" source="jtag.bp.memory_jtag62_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_rti"/>
        <port name="jtag.bp.memory_jtag62_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdrs" source="jtag.bp.memory_jtag62_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdrs"/>
        <port name="jtag.bp.memory_jtag62_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cdr" source="jtag.bp.memory_jtag62_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cdr"/>
        <port name="jtag.bp.memory_jtag62_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdr" source="jtag.bp.memory_jtag62_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdr"/>
        <port name="jtag.bp.memory_jtag62_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1dr" source="jtag.bp.memory_jtag62_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1dr"/>
        <port name="jtag.bp.memory_jtag62_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pdr" source="jtag.bp.memory_jtag62_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pdr"/>
        <port name="jtag.bp.memory_jtag62_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2dr" source="jtag.bp.memory_jtag62_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2dr"/>
        <port name="jtag.bp.memory_jtag62_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_udr" source="jtag.bp.memory_jtag62_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_udr"/>
        <port name="jtag.bp.memory_jtag62_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sirs" source="jtag.bp.memory_jtag62_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sirs"/>
        <port name="jtag.bp.memory_jtag62_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cir" source="jtag.bp.memory_jtag62_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cir"/>
        <port name="jtag.bp.memory_jtag62_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sir" source="jtag.bp.memory_jtag62_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sir"/>
        <port name="jtag.bp.memory_jtag62_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1ir" source="jtag.bp.memory_jtag62_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1ir"/>
        <port name="jtag.bp.memory_jtag62_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pir" source="jtag.bp.memory_jtag62_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pir"/>
        <port name="jtag.bp.memory_jtag62_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2ir" source="jtag.bp.memory_jtag62_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2ir"/>
        <port name="jtag.bp.memory_jtag62_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_uir" source="jtag.bp.memory_jtag62_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_uir"/>
        <port name="jtag.bp.memory_jtag62_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_usr1" source="jtag.bp.memory_jtag62_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_usr1"/>
        <port name="jtag.bp.memory_jtag62_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_clr" source="jtag.bp.memory_jtag62_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_clr"/>
        <port name="jtag.bp.memory_jtag62_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ena" source="jtag.bp.memory_jtag62_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ena"/>
        <port name="jtag.bp.memory_jtag62_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_0_" source="jtag.bp.memory_jtag62_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_0_"/>
        <port name="jtag.bp.memory_jtag62_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_1_" source="jtag.bp.memory_jtag62_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_1_"/>
        <port name="jtag.bp.memory_jtag62_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_2_" source="jtag.bp.memory_jtag62_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_2_"/>
      </inputs>
      <outputs>
        <port name="usr_tck"/>
        <port name="usr_tdi"/>
        <port name="usr_ir_in[0]"/>
        <port name="usr_ir_in[1]"/>
        <port name="usr_ir_in[2]"/>
        <port name="usr_virtual_state_cdr"/>
        <port name="usr_virtual_state_sdr"/>
        <port name="usr_virtual_state_e1dr"/>
        <port name="usr_virtual_state_pdr"/>
        <port name="usr_virtual_state_e2dr"/>
        <port name="usr_virtual_state_udr"/>
        <port name="usr_virtual_state_cir"/>
        <port name="usr_virtual_state_uir"/>
        <port name="usr_tms"/>
        <port name="usr_jtag_state_tlr"/>
        <port name="usr_jtag_state_rti"/>
        <port name="usr_jtag_state_sdrs"/>
        <port name="usr_jtag_state_cdr"/>
        <port name="usr_jtag_state_sdr"/>
        <port name="usr_jtag_state_e1dr"/>
        <port name="usr_jtag_state_pdr"/>
        <port name="usr_jtag_state_e2dr"/>
        <port name="usr_jtag_state_udr"/>
        <port name="usr_jtag_state_sirs"/>
        <port name="usr_jtag_state_cir"/>
        <port name="usr_jtag_state_sir"/>
        <port name="usr_jtag_state_e1ir"/>
        <port name="usr_jtag_state_pir"/>
        <port name="usr_jtag_state_e2ir"/>
        <port name="usr_jtag_state_uir"/>
        <port name="jtag.bp.memory_jtag62_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdo"/>
        <port name="jtag.bp.memory_jtag62_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_0_"/>
        <port name="jtag.bp.memory_jtag62_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_1_"/>
        <port name="jtag.bp.memory_jtag62_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_2_"/>
      </outputs>
    </node>
    <node hpath="ram_sp_sr_sw:memory|jtag_debug:jtag72|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" instance_id="17" mfg_id="110" node_id="8" sld_node_info="0x406E11" version="0">
      <parameters>
        <parameter name="sld_mfg_id" type="dec" value="110"/>
        <parameter name="sld_type_id" type="dec" value="8"/>
        <parameter name="sld_version" type="dec" value="0"/>
        <parameter name="sld_instance_index" type="dec" value="0"/>
        <parameter name="sld_auto_instance_index" type="string" value="YES"/>
        <parameter name="sld_ir_width" type="dec" value="3"/>
        <parameter name="SLD_NODE_INFO" type="dec" value="4222464"/>
      </parameters>
      <inputs>
        <port name="usr_tdo" source="ram_sp_sr_sw:memory|jtag_debug:jtag72|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|tdo"/>
        <port name="usr_ir_out[0]" source="ram_sp_sr_sw:memory|jtag_debug:jtag72|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[0]"/>
        <port name="usr_ir_out[1]" source="ram_sp_sr_sw:memory|jtag_debug:jtag72|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[1]"/>
        <port name="usr_ir_out[2]" source="ram_sp_sr_sw:memory|jtag_debug:jtag72|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[2]"/>
        <port name="jtag.bp.memory_jtag72_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tck" source="jtag.bp.memory_jtag72_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tck"/>
        <port name="jtag.bp.memory_jtag72_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tms" source="jtag.bp.memory_jtag72_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tms"/>
        <port name="jtag.bp.memory_jtag72_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdi" source="jtag.bp.memory_jtag72_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdi"/>
        <port name="jtag.bp.memory_jtag72_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_tlr" source="jtag.bp.memory_jtag72_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_tlr"/>
        <port name="jtag.bp.memory_jtag72_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_rti" source="jtag.bp.memory_jtag72_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_rti"/>
        <port name="jtag.bp.memory_jtag72_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdrs" source="jtag.bp.memory_jtag72_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdrs"/>
        <port name="jtag.bp.memory_jtag72_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cdr" source="jtag.bp.memory_jtag72_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cdr"/>
        <port name="jtag.bp.memory_jtag72_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdr" source="jtag.bp.memory_jtag72_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdr"/>
        <port name="jtag.bp.memory_jtag72_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1dr" source="jtag.bp.memory_jtag72_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1dr"/>
        <port name="jtag.bp.memory_jtag72_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pdr" source="jtag.bp.memory_jtag72_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pdr"/>
        <port name="jtag.bp.memory_jtag72_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2dr" source="jtag.bp.memory_jtag72_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2dr"/>
        <port name="jtag.bp.memory_jtag72_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_udr" source="jtag.bp.memory_jtag72_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_udr"/>
        <port name="jtag.bp.memory_jtag72_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sirs" source="jtag.bp.memory_jtag72_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sirs"/>
        <port name="jtag.bp.memory_jtag72_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cir" source="jtag.bp.memory_jtag72_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cir"/>
        <port name="jtag.bp.memory_jtag72_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sir" source="jtag.bp.memory_jtag72_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sir"/>
        <port name="jtag.bp.memory_jtag72_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1ir" source="jtag.bp.memory_jtag72_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1ir"/>
        <port name="jtag.bp.memory_jtag72_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pir" source="jtag.bp.memory_jtag72_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pir"/>
        <port name="jtag.bp.memory_jtag72_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2ir" source="jtag.bp.memory_jtag72_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2ir"/>
        <port name="jtag.bp.memory_jtag72_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_uir" source="jtag.bp.memory_jtag72_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_uir"/>
        <port name="jtag.bp.memory_jtag72_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_usr1" source="jtag.bp.memory_jtag72_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_usr1"/>
        <port name="jtag.bp.memory_jtag72_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_clr" source="jtag.bp.memory_jtag72_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_clr"/>
        <port name="jtag.bp.memory_jtag72_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ena" source="jtag.bp.memory_jtag72_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ena"/>
        <port name="jtag.bp.memory_jtag72_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_0_" source="jtag.bp.memory_jtag72_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_0_"/>
        <port name="jtag.bp.memory_jtag72_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_1_" source="jtag.bp.memory_jtag72_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_1_"/>
        <port name="jtag.bp.memory_jtag72_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_2_" source="jtag.bp.memory_jtag72_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_2_"/>
      </inputs>
      <outputs>
        <port name="usr_tck"/>
        <port name="usr_tdi"/>
        <port name="usr_ir_in[0]"/>
        <port name="usr_ir_in[1]"/>
        <port name="usr_ir_in[2]"/>
        <port name="usr_virtual_state_cdr"/>
        <port name="usr_virtual_state_sdr"/>
        <port name="usr_virtual_state_e1dr"/>
        <port name="usr_virtual_state_pdr"/>
        <port name="usr_virtual_state_e2dr"/>
        <port name="usr_virtual_state_udr"/>
        <port name="usr_virtual_state_cir"/>
        <port name="usr_virtual_state_uir"/>
        <port name="usr_tms"/>
        <port name="usr_jtag_state_tlr"/>
        <port name="usr_jtag_state_rti"/>
        <port name="usr_jtag_state_sdrs"/>
        <port name="usr_jtag_state_cdr"/>
        <port name="usr_jtag_state_sdr"/>
        <port name="usr_jtag_state_e1dr"/>
        <port name="usr_jtag_state_pdr"/>
        <port name="usr_jtag_state_e2dr"/>
        <port name="usr_jtag_state_udr"/>
        <port name="usr_jtag_state_sirs"/>
        <port name="usr_jtag_state_cir"/>
        <port name="usr_jtag_state_sir"/>
        <port name="usr_jtag_state_e1ir"/>
        <port name="usr_jtag_state_pir"/>
        <port name="usr_jtag_state_e2ir"/>
        <port name="usr_jtag_state_uir"/>
        <port name="jtag.bp.memory_jtag72_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdo"/>
        <port name="jtag.bp.memory_jtag72_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_0_"/>
        <port name="jtag.bp.memory_jtag72_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_1_"/>
        <port name="jtag.bp.memory_jtag72_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_2_"/>
      </outputs>
    </node>
    <node hpath="ram_sp_sr_sw:memory|jtag_debug:jtag82|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" instance_id="18" mfg_id="110" node_id="8" sld_node_info="0x406E12" version="0">
      <parameters>
        <parameter name="sld_mfg_id" type="dec" value="110"/>
        <parameter name="sld_type_id" type="dec" value="8"/>
        <parameter name="sld_version" type="dec" value="0"/>
        <parameter name="sld_instance_index" type="dec" value="0"/>
        <parameter name="sld_auto_instance_index" type="string" value="YES"/>
        <parameter name="sld_ir_width" type="dec" value="3"/>
        <parameter name="SLD_NODE_INFO" type="dec" value="4222464"/>
      </parameters>
      <inputs>
        <port name="usr_tdo" source="ram_sp_sr_sw:memory|jtag_debug:jtag82|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|tdo"/>
        <port name="usr_ir_out[0]" source="ram_sp_sr_sw:memory|jtag_debug:jtag82|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[0]"/>
        <port name="usr_ir_out[1]" source="ram_sp_sr_sw:memory|jtag_debug:jtag82|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[1]"/>
        <port name="usr_ir_out[2]" source="ram_sp_sr_sw:memory|jtag_debug:jtag82|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[2]"/>
        <port name="jtag.bp.memory_jtag82_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tck" source="jtag.bp.memory_jtag82_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tck"/>
        <port name="jtag.bp.memory_jtag82_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tms" source="jtag.bp.memory_jtag82_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tms"/>
        <port name="jtag.bp.memory_jtag82_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdi" source="jtag.bp.memory_jtag82_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdi"/>
        <port name="jtag.bp.memory_jtag82_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_tlr" source="jtag.bp.memory_jtag82_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_tlr"/>
        <port name="jtag.bp.memory_jtag82_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_rti" source="jtag.bp.memory_jtag82_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_rti"/>
        <port name="jtag.bp.memory_jtag82_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdrs" source="jtag.bp.memory_jtag82_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdrs"/>
        <port name="jtag.bp.memory_jtag82_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cdr" source="jtag.bp.memory_jtag82_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cdr"/>
        <port name="jtag.bp.memory_jtag82_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdr" source="jtag.bp.memory_jtag82_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdr"/>
        <port name="jtag.bp.memory_jtag82_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1dr" source="jtag.bp.memory_jtag82_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1dr"/>
        <port name="jtag.bp.memory_jtag82_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pdr" source="jtag.bp.memory_jtag82_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pdr"/>
        <port name="jtag.bp.memory_jtag82_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2dr" source="jtag.bp.memory_jtag82_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2dr"/>
        <port name="jtag.bp.memory_jtag82_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_udr" source="jtag.bp.memory_jtag82_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_udr"/>
        <port name="jtag.bp.memory_jtag82_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sirs" source="jtag.bp.memory_jtag82_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sirs"/>
        <port name="jtag.bp.memory_jtag82_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cir" source="jtag.bp.memory_jtag82_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cir"/>
        <port name="jtag.bp.memory_jtag82_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sir" source="jtag.bp.memory_jtag82_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sir"/>
        <port name="jtag.bp.memory_jtag82_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1ir" source="jtag.bp.memory_jtag82_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1ir"/>
        <port name="jtag.bp.memory_jtag82_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pir" source="jtag.bp.memory_jtag82_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pir"/>
        <port name="jtag.bp.memory_jtag82_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2ir" source="jtag.bp.memory_jtag82_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2ir"/>
        <port name="jtag.bp.memory_jtag82_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_uir" source="jtag.bp.memory_jtag82_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_uir"/>
        <port name="jtag.bp.memory_jtag82_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_usr1" source="jtag.bp.memory_jtag82_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_usr1"/>
        <port name="jtag.bp.memory_jtag82_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_clr" source="jtag.bp.memory_jtag82_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_clr"/>
        <port name="jtag.bp.memory_jtag82_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ena" source="jtag.bp.memory_jtag82_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ena"/>
        <port name="jtag.bp.memory_jtag82_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_0_" source="jtag.bp.memory_jtag82_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_0_"/>
        <port name="jtag.bp.memory_jtag82_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_1_" source="jtag.bp.memory_jtag82_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_1_"/>
        <port name="jtag.bp.memory_jtag82_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_2_" source="jtag.bp.memory_jtag82_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_2_"/>
      </inputs>
      <outputs>
        <port name="usr_tck"/>
        <port name="usr_tdi"/>
        <port name="usr_ir_in[0]"/>
        <port name="usr_ir_in[1]"/>
        <port name="usr_ir_in[2]"/>
        <port name="usr_virtual_state_cdr"/>
        <port name="usr_virtual_state_sdr"/>
        <port name="usr_virtual_state_e1dr"/>
        <port name="usr_virtual_state_pdr"/>
        <port name="usr_virtual_state_e2dr"/>
        <port name="usr_virtual_state_udr"/>
        <port name="usr_virtual_state_cir"/>
        <port name="usr_virtual_state_uir"/>
        <port name="usr_tms"/>
        <port name="usr_jtag_state_tlr"/>
        <port name="usr_jtag_state_rti"/>
        <port name="usr_jtag_state_sdrs"/>
        <port name="usr_jtag_state_cdr"/>
        <port name="usr_jtag_state_sdr"/>
        <port name="usr_jtag_state_e1dr"/>
        <port name="usr_jtag_state_pdr"/>
        <port name="usr_jtag_state_e2dr"/>
        <port name="usr_jtag_state_udr"/>
        <port name="usr_jtag_state_sirs"/>
        <port name="usr_jtag_state_cir"/>
        <port name="usr_jtag_state_sir"/>
        <port name="usr_jtag_state_e1ir"/>
        <port name="usr_jtag_state_pir"/>
        <port name="usr_jtag_state_e2ir"/>
        <port name="usr_jtag_state_uir"/>
        <port name="jtag.bp.memory_jtag82_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdo"/>
        <port name="jtag.bp.memory_jtag82_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_0_"/>
        <port name="jtag.bp.memory_jtag82_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_1_"/>
        <port name="jtag.bp.memory_jtag82_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_2_"/>
      </outputs>
    </node>
    <node hpath="ram_sp_sr_sw:memory|jtag_debug:jtag92|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" instance_id="19" mfg_id="110" node_id="8" sld_node_info="0x406E13" version="0">
      <parameters>
        <parameter name="sld_mfg_id" type="dec" value="110"/>
        <parameter name="sld_type_id" type="dec" value="8"/>
        <parameter name="sld_version" type="dec" value="0"/>
        <parameter name="sld_instance_index" type="dec" value="0"/>
        <parameter name="sld_auto_instance_index" type="string" value="YES"/>
        <parameter name="sld_ir_width" type="dec" value="3"/>
        <parameter name="SLD_NODE_INFO" type="dec" value="4222464"/>
      </parameters>
      <inputs>
        <port name="usr_tdo" source="ram_sp_sr_sw:memory|jtag_debug:jtag92|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|tdo"/>
        <port name="usr_ir_out[0]" source="ram_sp_sr_sw:memory|jtag_debug:jtag92|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[0]"/>
        <port name="usr_ir_out[1]" source="ram_sp_sr_sw:memory|jtag_debug:jtag92|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[1]"/>
        <port name="usr_ir_out[2]" source="ram_sp_sr_sw:memory|jtag_debug:jtag92|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|ir_out[2]"/>
        <port name="jtag.bp.memory_jtag92_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tck" source="jtag.bp.memory_jtag92_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tck"/>
        <port name="jtag.bp.memory_jtag92_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tms" source="jtag.bp.memory_jtag92_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tms"/>
        <port name="jtag.bp.memory_jtag92_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdi" source="jtag.bp.memory_jtag92_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdi"/>
        <port name="jtag.bp.memory_jtag92_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_tlr" source="jtag.bp.memory_jtag92_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_tlr"/>
        <port name="jtag.bp.memory_jtag92_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_rti" source="jtag.bp.memory_jtag92_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_rti"/>
        <port name="jtag.bp.memory_jtag92_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdrs" source="jtag.bp.memory_jtag92_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdrs"/>
        <port name="jtag.bp.memory_jtag92_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cdr" source="jtag.bp.memory_jtag92_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cdr"/>
        <port name="jtag.bp.memory_jtag92_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdr" source="jtag.bp.memory_jtag92_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sdr"/>
        <port name="jtag.bp.memory_jtag92_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1dr" source="jtag.bp.memory_jtag92_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1dr"/>
        <port name="jtag.bp.memory_jtag92_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pdr" source="jtag.bp.memory_jtag92_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pdr"/>
        <port name="jtag.bp.memory_jtag92_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2dr" source="jtag.bp.memory_jtag92_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2dr"/>
        <port name="jtag.bp.memory_jtag92_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_udr" source="jtag.bp.memory_jtag92_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_udr"/>
        <port name="jtag.bp.memory_jtag92_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sirs" source="jtag.bp.memory_jtag92_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sirs"/>
        <port name="jtag.bp.memory_jtag92_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cir" source="jtag.bp.memory_jtag92_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_cir"/>
        <port name="jtag.bp.memory_jtag92_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sir" source="jtag.bp.memory_jtag92_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_sir"/>
        <port name="jtag.bp.memory_jtag92_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1ir" source="jtag.bp.memory_jtag92_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e1ir"/>
        <port name="jtag.bp.memory_jtag92_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pir" source="jtag.bp.memory_jtag92_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_pir"/>
        <port name="jtag.bp.memory_jtag92_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2ir" source="jtag.bp.memory_jtag92_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_e2ir"/>
        <port name="jtag.bp.memory_jtag92_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_uir" source="jtag.bp.memory_jtag92_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_jtag_state_uir"/>
        <port name="jtag.bp.memory_jtag92_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_usr1" source="jtag.bp.memory_jtag92_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_usr1"/>
        <port name="jtag.bp.memory_jtag92_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_clr" source="jtag.bp.memory_jtag92_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_clr"/>
        <port name="jtag.bp.memory_jtag92_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ena" source="jtag.bp.memory_jtag92_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ena"/>
        <port name="jtag.bp.memory_jtag92_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_0_" source="jtag.bp.memory_jtag92_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_0_"/>
        <port name="jtag.bp.memory_jtag92_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_1_" source="jtag.bp.memory_jtag92_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_1_"/>
        <port name="jtag.bp.memory_jtag92_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_2_" source="jtag.bp.memory_jtag92_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_in_2_"/>
      </inputs>
      <outputs>
        <port name="usr_tck"/>
        <port name="usr_tdi"/>
        <port name="usr_ir_in[0]"/>
        <port name="usr_ir_in[1]"/>
        <port name="usr_ir_in[2]"/>
        <port name="usr_virtual_state_cdr"/>
        <port name="usr_virtual_state_sdr"/>
        <port name="usr_virtual_state_e1dr"/>
        <port name="usr_virtual_state_pdr"/>
        <port name="usr_virtual_state_e2dr"/>
        <port name="usr_virtual_state_udr"/>
        <port name="usr_virtual_state_cir"/>
        <port name="usr_virtual_state_uir"/>
        <port name="usr_tms"/>
        <port name="usr_jtag_state_tlr"/>
        <port name="usr_jtag_state_rti"/>
        <port name="usr_jtag_state_sdrs"/>
        <port name="usr_jtag_state_cdr"/>
        <port name="usr_jtag_state_sdr"/>
        <port name="usr_jtag_state_e1dr"/>
        <port name="usr_jtag_state_pdr"/>
        <port name="usr_jtag_state_e2dr"/>
        <port name="usr_jtag_state_udr"/>
        <port name="usr_jtag_state_sirs"/>
        <port name="usr_jtag_state_cir"/>
        <port name="usr_jtag_state_sir"/>
        <port name="usr_jtag_state_e1ir"/>
        <port name="usr_jtag_state_pir"/>
        <port name="usr_jtag_state_e2ir"/>
        <port name="usr_jtag_state_uir"/>
        <port name="jtag.bp.memory_jtag92_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_tdo"/>
        <port name="jtag.bp.memory_jtag92_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_0_"/>
        <port name="jtag.bp.memory_jtag92_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_1_"/>
        <port name="jtag.bp.memory_jtag92_myjtag_inst_sld_virtual_jtag_component_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_ir_out_2_"/>
      </outputs>
    </node>
  </node_info>
  <sld_infos>
    <sld_info hpath="sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:instrumentation_fabric" library="alt_sld_fab" name="instrumentation_fabric">
      <assignment_values>
        <assignment_value text="QSYS_NAME alt_sld_fab HAS_SOPCINFO 1"/>
      </assignment_values>
      <parameters/>
    </sld_info>
  </sld_infos>
</sld_project_info>
