# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../rca_test.srcs/sources_1/new/DD2.v" \
"../../../../rca_test.srcs/sources_1/new/DD3.v" \
"../../../../rca_test.srcs/sources_1/new/DD4.v" \
"../../../../rca_test.srcs/sources_1/new/FF.v" \
"../../../../rca_test.srcs/sources_1/new/full_adder.v" \
"../../../../rca_test.srcs/sources_1/new/rca_test.v" \
"../../../../rca_test.srcs/sim_1/new/tb_rca_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
