-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\fec_ber_hw\awgn_channel_src_Sample_and_Hold.vhd
-- Created: 2022-10-06 15:11:23
-- 
-- Generated by MATLAB 9.9 and HDL Coder 3.17
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: awgn_channel_src_Sample_and_Hold
-- Source Path: fec_ber_hw/AWGN Channel/sample_and_hold/Sample and Hold
-- Hierarchy Level: 2
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY awgn_channel_src_Sample_and_Hold IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb                               :   IN    std_logic;
        In_rsvd                           :   IN    std_logic_vector(7 DOWNTO 0);  -- uint8
        Trigger                           :   IN    std_logic;
        alpha                             :   OUT   std_logic_vector(7 DOWNTO 0)  -- uint8
        );
END awgn_channel_src_Sample_and_Hold;


ARCHITECTURE rtl OF awgn_channel_src_Sample_and_Hold IS

  -- Signals
  SIGNAL enb_gated                        : std_logic;
  SIGNAL Trigger_delayed                  : std_logic;
  SIGNAL Trigger_emulated                 : std_logic;
  SIGNAL In_unsigned                      : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL In_bypass                        : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL In_last_value                    : unsigned(7 DOWNTO 0);  -- uint8

BEGIN
  Trigger_delay_process: PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Trigger_delayed <= '1';
    ELSIF clk'event AND clk = '1' THEN
      IF enb = '1' THEN
        Trigger_delayed <= Trigger;
      END IF;
    END IF;
  END PROCESS Trigger_delay_process;

  Trigger_emulated <= NOT Trigger_delayed AND Trigger;

  enb_gated <= Trigger_emulated AND enb;

  In_unsigned <= unsigned(In_rsvd);

  alpha_bypass_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      In_last_value <= to_unsigned(16#00#, 8);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_gated = '1' THEN
        In_last_value <= In_bypass;
      END IF;
    END IF;
  END PROCESS alpha_bypass_process;


  
  In_bypass <= In_last_value WHEN Trigger_emulated = '0' ELSE
      In_unsigned;

  alpha <= std_logic_vector(In_bypass);

END rtl;

