# Tiny Tapeout project information
project:
  title:        "LISA Microcontroller with TTLC"
  author:       "Ken Pettit"
  discord:      "busy_courgette_50064"
  description:  "8-Bit Microcontroller SOC with Tiny Tapeout Logic Controller"
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     50000000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "8x2"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_lisa"

  # List your project's source files here. Source files must be in ./src and you must list each source file separately, one per line:
  source_files:
    - "tt_um_lisa.v"
    - "RAM32.v"
    - "lisa_core.v"
    - "lisa_dbg.v"
    - "lisa_div.v"
    - "lisa_periph.v"
    - "lisa_io_mux.v"
    - "lisa_qqspi.v"
    - "lisa_qspi_controller.v"
    - "lisa_rx8n.v"
    - "lisa_tx8n.v"
    - "lisa_i2c.v"
    - "debug_ctrl.v"
    - "debug_autobaud.v"
    - "debug_brg.v"
    - "debug_regs.v"
    - "data_cache8.v"
    - "inst_cache.v"
    - "i2c_master_byte_ctrl.v"
    - "i2c_master_bit_ctrl.v"
    - "lisa_uart.v"
    - "fops.v"
    - "lampFPU_div_top.sv"
    - "lampFPU_div.sv"
    - "lampFPU_fractDiv.sv"
    - "lampFPU_utils.v"
    - "mc14500b.v"
    - "ttlc_io.v"
    - "ttlc_inst_cache.v"
    - "shift_reg_io.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "pa[0]/b_div[0]/rx2"
  ui[1]: "pa[1]/b_div[1]/rx2"
  ui[2]: "pa[2]/b_div[2]/rx2"
  ui[3]: "pa[3]/b_div[3]/rx"
  ui[4]: "pa[4]/b_div[4]"
  ui[5]: "pa[5]/b_div[5]"
  ui[6]: "pa[6]/b_div[6]"
  ui[7]: "pa[7]/b_set(autobaud_disable)"

  # Outputs
  uo[0]: "pb[0]/tx2"
  uo[1]: "pb[1]/tx2"
  uo[2]: "pb[2]/tx2"
  uo[3]: "pb[3]"
  uo[4]: "pb[4]/tx"
  uo[5]: "pb[5]"
  uo[6]: "pb[6]"
  uo[7]: "pb[7]/baud_clk"

  # Bidirectional pins
  uio[0]: "ce0/ce_latch"
  uio[1]: "mosi/dq1/ce0_latch"
  uio[2]: "miso/dq2/ce1_latch"
  uio[3]: "sclk"
  uio[4]: "rx  /pc_io[0]/scl/ce1"
  uio[5]: "tx  /pc_io[1]/sda"
  uio[6]: "scl /pc_io[2]/dq2/rx"
  uio[7]: "sda/pc_io[3]/dq3"

# Do not change!
yaml_version: 6
