
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={12,rS,rD,UIMM}                        Premise(F2)
	S3= ICache[addr]={12,rS,rD,UIMM}                            Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F4)
	S7= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F5)
	S8= ALUOut_DMMU2.Out=>ALUOut_WB.In                          Premise(F6)
	S9= ALUOut_MEM.Out=>ALUOut_WB.In                            Premise(F7)
	S10= FU.OutID1=>A_EX.In                                     Premise(F8)
	S11= A_MEM.Out=>A_WB.In                                     Premise(F9)
	S12= LIMMEXT.Out=>B_EX.In                                   Premise(F10)
	S13= B_MEM.Out=>B_WB.In                                     Premise(F11)
	S14= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F12)
	S15= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F13)
	S16= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F14)
	S17= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F15)
	S18= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F16)
	S19= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F17)
	S20= FU.Bub_ID=>CU_ID.Bub                                   Premise(F18)
	S21= FU.Halt_ID=>CU_ID.Halt                                 Premise(F19)
	S22= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F20)
	S23= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F21)
	S24= FU.Bub_IF=>CU_IF.Bub                                   Premise(F22)
	S25= FU.Halt_IF=>CU_IF.Halt                                 Premise(F23)
	S26= ICache.Hit=>CU_IF.ICacheHit                            Premise(F24)
	S27= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F25)
	S28= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F26)
	S29= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F27)
	S30= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F28)
	S31= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F29)
	S32= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F30)
	S33= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F31)
	S34= ICache.Hit=>FU.ICacheHit                               Premise(F32)
	S35= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F33)
	S36= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F34)
	S37= IR_ID.Out=>FU.IR_ID                                    Premise(F35)
	S38= IR_MEM.Out=>FU.IR_MEM                                  Premise(F36)
	S39= IR_WB.Out=>FU.IR_WB                                    Premise(F37)
	S40= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F38)
	S41= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F39)
	S42= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F40)
	S43= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F41)
	S44= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F42)
	S45= GPR.Rdata1=>FU.InID1                                   Premise(F43)
	S46= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F44)
	S47= ALUOut_MEM.Out=>FU.InMEM                               Premise(F45)
	S48= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F46)
	S49= ALUOut_WB.Out=>FU.InWB                                 Premise(F47)
	S50= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F48)
	S51= IR_ID.Out25_21=>GPR.RReg1                              Premise(F49)
	S52= ALUOut_WB.Out=>GPR.WData                               Premise(F50)
	S53= IR_WB.Out20_16=>GPR.WReg                               Premise(F51)
	S54= IMMU.Addr=>IAddrReg.In                                 Premise(F52)
	S55= PC.Out=>ICache.IEA                                     Premise(F53)
	S56= ICache.IEA=addr                                        Path(S5,S55)
	S57= ICache.Hit=ICacheHit(addr)                             ICache-Search(S56)
	S58= ICache.Out={12,rS,rD,UIMM}                             ICache-Search(S56,S3)
	S59= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S57,S26)
	S60= FU.ICacheHit=ICacheHit(addr)                           Path(S57,S34)
	S61= ICache.Out=>ICacheReg.In                               Premise(F54)
	S62= ICacheReg.In={12,rS,rD,UIMM}                           Path(S58,S61)
	S63= PC.Out=>IMMU.IEA                                       Premise(F55)
	S64= IMMU.IEA=addr                                          Path(S5,S63)
	S65= CP0.ASID=>IMMU.PID                                     Premise(F56)
	S66= IMMU.PID=pid                                           Path(S4,S65)
	S67= IMMU.Addr={pid,addr}                                   IMMU-Search(S66,S64)
	S68= IAddrReg.In={pid,addr}                                 Path(S67,S54)
	S69= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S66,S64)
	S70= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S69,S27)
	S71= IR_MEM.Out=>IR_DMMU1.In                                Premise(F57)
	S72= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F58)
	S73= IR_ID.Out=>IR_EX.In                                    Premise(F59)
	S74= ICache.Out=>IR_ID.In                                   Premise(F60)
	S75= IR_ID.In={12,rS,rD,UIMM}                               Path(S58,S74)
	S76= ICache.Out=>IR_IMMU.In                                 Premise(F61)
	S77= IR_IMMU.In={12,rS,rD,UIMM}                             Path(S58,S76)
	S78= IR_DMMU2.Out=>IR_WB.In                                 Premise(F62)
	S79= IR_MEM.Out=>IR_WB.In                                   Premise(F63)
	S80= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F64)
	S81= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F65)
	S82= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F66)
	S83= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F67)
	S84= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F68)
	S85= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F69)
	S86= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F70)
	S87= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F71)
	S88= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F72)
	S89= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F73)
	S90= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F74)
	S91= IR_EX.Out31_26=>CU_EX.Op                               Premise(F75)
	S92= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F76)
	S93= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F77)
	S94= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F78)
	S95= IR_ID.Out31_26=>CU_ID.Op                               Premise(F79)
	S96= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F80)
	S97= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F81)
	S98= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F82)
	S99= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F83)
	S100= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F84)
	S101= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F85)
	S102= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F86)
	S103= IR_WB.Out31_26=>CU_WB.Op                              Premise(F87)
	S104= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F88)
	S105= CtrlA_EX=0                                            Premise(F89)
	S106= CtrlB_EX=0                                            Premise(F90)
	S107= CtrlALUOut_MEM=0                                      Premise(F91)
	S108= CtrlALUOut_DMMU1=0                                    Premise(F92)
	S109= CtrlALUOut_DMMU2=0                                    Premise(F93)
	S110= CtrlALUOut_WB=0                                       Premise(F94)
	S111= CtrlA_MEM=0                                           Premise(F95)
	S112= CtrlA_WB=0                                            Premise(F96)
	S113= CtrlB_MEM=0                                           Premise(F97)
	S114= CtrlB_WB=0                                            Premise(F98)
	S115= CtrlICache=0                                          Premise(F99)
	S116= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S3,S115)
	S117= CtrlIMMU=0                                            Premise(F100)
	S118= CtrlIR_DMMU1=0                                        Premise(F101)
	S119= CtrlIR_DMMU2=0                                        Premise(F102)
	S120= CtrlIR_EX=0                                           Premise(F103)
	S121= CtrlIR_ID=1                                           Premise(F104)
	S122= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Write(S75,S121)
	S123= CtrlIR_IMMU=0                                         Premise(F105)
	S124= CtrlIR_MEM=0                                          Premise(F106)
	S125= CtrlIR_WB=0                                           Premise(F107)
	S126= CtrlGPR=0                                             Premise(F108)
	S127= CtrlIAddrReg=0                                        Premise(F109)
	S128= CtrlPC=0                                              Premise(F110)
	S129= CtrlPCInc=1                                           Premise(F111)
	S130= PC[Out]=addr+4                                        PC-Inc(S1,S128,S129)
	S131= PC[CIA]=addr                                          PC-Inc(S1,S128,S129)
	S132= CtrlIMem=0                                            Premise(F112)
	S133= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S2,S132)
	S134= CtrlICacheReg=0                                       Premise(F113)
	S135= CtrlASIDIn=0                                          Premise(F114)
	S136= CtrlCP0=0                                             Premise(F115)
	S137= CP0[ASID]=pid                                         CP0-Hold(S0,S136)
	S138= CtrlEPCIn=0                                           Premise(F116)
	S139= CtrlExCodeIn=0                                        Premise(F117)
	S140= CtrlIRMux=0                                           Premise(F118)
	S141= GPR[rS]=a                                             Premise(F119)

ID	S142= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S122)
	S143= IR_ID.Out31_26=12                                     IR-Out(S122)
	S144= IR_ID.Out25_21=rS                                     IR-Out(S122)
	S145= IR_ID.Out20_16=rD                                     IR-Out(S122)
	S146= IR_ID.Out15_0=UIMM                                    IR-Out(S122)
	S147= PC.Out=addr+4                                         PC-Out(S130)
	S148= PC.CIA=addr                                           PC-Out(S131)
	S149= PC.CIA31_28=addr[31:28]                               PC-Out(S131)
	S150= CP0.ASID=pid                                          CP0-Read-ASID(S137)
	S151= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F235)
	S152= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F236)
	S153= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F237)
	S154= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F238)
	S155= FU.OutID1=>A_EX.In                                    Premise(F239)
	S156= A_MEM.Out=>A_WB.In                                    Premise(F240)
	S157= LIMMEXT.Out=>B_EX.In                                  Premise(F241)
	S158= B_MEM.Out=>B_WB.In                                    Premise(F242)
	S159= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F243)
	S160= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F244)
	S161= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F245)
	S162= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F246)
	S163= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F247)
	S164= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F248)
	S165= FU.Bub_ID=>CU_ID.Bub                                  Premise(F249)
	S166= FU.Halt_ID=>CU_ID.Halt                                Premise(F250)
	S167= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F251)
	S168= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F252)
	S169= FU.Bub_IF=>CU_IF.Bub                                  Premise(F253)
	S170= FU.Halt_IF=>CU_IF.Halt                                Premise(F254)
	S171= ICache.Hit=>CU_IF.ICacheHit                           Premise(F255)
	S172= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F256)
	S173= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F257)
	S174= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F258)
	S175= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F259)
	S176= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F260)
	S177= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F261)
	S178= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F262)
	S179= ICache.Hit=>FU.ICacheHit                              Premise(F263)
	S180= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F264)
	S181= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F265)
	S182= IR_ID.Out=>FU.IR_ID                                   Premise(F266)
	S183= FU.IR_ID={12,rS,rD,UIMM}                              Path(S142,S182)
	S184= IR_MEM.Out=>FU.IR_MEM                                 Premise(F267)
	S185= IR_WB.Out=>FU.IR_WB                                   Premise(F268)
	S186= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F269)
	S187= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F270)
	S188= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F271)
	S189= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F272)
	S190= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F273)
	S191= GPR.Rdata1=>FU.InID1                                  Premise(F274)
	S192= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F275)
	S193= FU.InID1_RReg=rS                                      Path(S144,S192)
	S194= FU.InID2_RReg=5'b00000                                Premise(F276)
	S195= ALUOut_MEM.Out=>FU.InMEM                              Premise(F277)
	S196= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F278)
	S197= ALUOut_WB.Out=>FU.InWB                                Premise(F279)
	S198= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F280)
	S199= IR_ID.Out25_21=>GPR.RReg1                             Premise(F281)
	S200= GPR.RReg1=rS                                          Path(S144,S199)
	S201= GPR.Rdata1=a                                          GPR-Read(S200,S141)
	S202= FU.InID1=a                                            Path(S201,S191)
	S203= FU.OutID1=FU(a)                                       FU-Forward(S202)
	S204= A_EX.In=FU(a)                                         Path(S203,S155)
	S205= ALUOut_WB.Out=>GPR.WData                              Premise(F282)
	S206= IR_WB.Out20_16=>GPR.WReg                              Premise(F283)
	S207= IMMU.Addr=>IAddrReg.In                                Premise(F284)
	S208= PC.Out=>ICache.IEA                                    Premise(F285)
	S209= ICache.IEA=addr+4                                     Path(S147,S208)
	S210= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S209)
	S211= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S210,S171)
	S212= FU.ICacheHit=ICacheHit(addr+4)                        Path(S210,S179)
	S213= ICache.Out=>ICacheReg.In                              Premise(F286)
	S214= PC.Out=>IMMU.IEA                                      Premise(F287)
	S215= IMMU.IEA=addr+4                                       Path(S147,S214)
	S216= CP0.ASID=>IMMU.PID                                    Premise(F288)
	S217= IMMU.PID=pid                                          Path(S150,S216)
	S218= IMMU.Addr={pid,addr+4}                                IMMU-Search(S217,S215)
	S219= IAddrReg.In={pid,addr+4}                              Path(S218,S207)
	S220= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S217,S215)
	S221= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S220,S172)
	S222= IR_MEM.Out=>IR_DMMU1.In                               Premise(F289)
	S223= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F290)
	S224= IR_ID.Out=>IR_EX.In                                   Premise(F291)
	S225= IR_EX.In={12,rS,rD,UIMM}                              Path(S142,S224)
	S226= ICache.Out=>IR_ID.In                                  Premise(F292)
	S227= ICache.Out=>IR_IMMU.In                                Premise(F293)
	S228= IR_DMMU2.Out=>IR_WB.In                                Premise(F294)
	S229= IR_MEM.Out=>IR_WB.In                                  Premise(F295)
	S230= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F296)
	S231= LIMMEXT.In=UIMM                                       Path(S146,S230)
	S232= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S231)
	S233= B_EX.In={16{0},UIMM}                                  Path(S232,S157)
	S234= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F297)
	S235= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F298)
	S236= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F299)
	S237= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F300)
	S238= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F301)
	S239= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F302)
	S240= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F303)
	S241= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F304)
	S242= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F305)
	S243= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F306)
	S244= IR_EX.Out31_26=>CU_EX.Op                              Premise(F307)
	S245= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F308)
	S246= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F309)
	S247= CU_ID.IRFunc1=rD                                      Path(S145,S246)
	S248= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F310)
	S249= CU_ID.IRFunc2=rS                                      Path(S144,S248)
	S250= IR_ID.Out31_26=>CU_ID.Op                              Premise(F311)
	S251= CU_ID.Op=12                                           Path(S143,S250)
	S252= CU_ID.Func=alu_add                                    CU_ID(S251)
	S253= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F312)
	S254= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F313)
	S255= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F314)
	S256= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F315)
	S257= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F316)
	S258= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F317)
	S259= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F318)
	S260= IR_WB.Out31_26=>CU_WB.Op                              Premise(F319)
	S261= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F320)
	S262= CtrlA_EX=1                                            Premise(F321)
	S263= [A_EX]=FU(a)                                          A_EX-Write(S204,S262)
	S264= CtrlB_EX=1                                            Premise(F322)
	S265= [B_EX]={16{0},UIMM}                                   B_EX-Write(S233,S264)
	S266= CtrlALUOut_MEM=0                                      Premise(F323)
	S267= CtrlALUOut_DMMU1=0                                    Premise(F324)
	S268= CtrlALUOut_DMMU2=0                                    Premise(F325)
	S269= CtrlALUOut_WB=0                                       Premise(F326)
	S270= CtrlA_MEM=0                                           Premise(F327)
	S271= CtrlA_WB=0                                            Premise(F328)
	S272= CtrlB_MEM=0                                           Premise(F329)
	S273= CtrlB_WB=0                                            Premise(F330)
	S274= CtrlICache=0                                          Premise(F331)
	S275= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S116,S274)
	S276= CtrlIMMU=0                                            Premise(F332)
	S277= CtrlIR_DMMU1=0                                        Premise(F333)
	S278= CtrlIR_DMMU2=0                                        Premise(F334)
	S279= CtrlIR_EX=1                                           Premise(F335)
	S280= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Write(S225,S279)
	S281= CtrlIR_ID=0                                           Premise(F336)
	S282= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S122,S281)
	S283= CtrlIR_IMMU=0                                         Premise(F337)
	S284= CtrlIR_MEM=0                                          Premise(F338)
	S285= CtrlIR_WB=0                                           Premise(F339)
	S286= CtrlGPR=0                                             Premise(F340)
	S287= GPR[rS]=a                                             GPR-Hold(S141,S286)
	S288= CtrlIAddrReg=0                                        Premise(F341)
	S289= CtrlPC=0                                              Premise(F342)
	S290= CtrlPCInc=0                                           Premise(F343)
	S291= PC[CIA]=addr                                          PC-Hold(S131,S290)
	S292= PC[Out]=addr+4                                        PC-Hold(S130,S289,S290)
	S293= CtrlIMem=0                                            Premise(F344)
	S294= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S133,S293)
	S295= CtrlICacheReg=0                                       Premise(F345)
	S296= CtrlASIDIn=0                                          Premise(F346)
	S297= CtrlCP0=0                                             Premise(F347)
	S298= CP0[ASID]=pid                                         CP0-Hold(S137,S297)
	S299= CtrlEPCIn=0                                           Premise(F348)
	S300= CtrlExCodeIn=0                                        Premise(F349)
	S301= CtrlIRMux=0                                           Premise(F350)

EX	S302= A_EX.Out=FU(a)                                        A_EX-Out(S263)
	S303= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S263)
	S304= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S263)
	S305= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S265)
	S306= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S265)
	S307= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S265)
	S308= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S280)
	S309= IR_EX.Out31_26=12                                     IR_EX-Out(S280)
	S310= IR_EX.Out25_21=rS                                     IR_EX-Out(S280)
	S311= IR_EX.Out20_16=rD                                     IR_EX-Out(S280)
	S312= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S280)
	S313= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S282)
	S314= IR_ID.Out31_26=12                                     IR-Out(S282)
	S315= IR_ID.Out25_21=rS                                     IR-Out(S282)
	S316= IR_ID.Out20_16=rD                                     IR-Out(S282)
	S317= IR_ID.Out15_0=UIMM                                    IR-Out(S282)
	S318= PC.CIA=addr                                           PC-Out(S291)
	S319= PC.CIA31_28=addr[31:28]                               PC-Out(S291)
	S320= PC.Out=addr+4                                         PC-Out(S292)
	S321= CP0.ASID=pid                                          CP0-Read-ASID(S298)
	S322= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F351)
	S323= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F352)
	S324= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F353)
	S325= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F354)
	S326= FU.OutID1=>A_EX.In                                    Premise(F355)
	S327= A_MEM.Out=>A_WB.In                                    Premise(F356)
	S328= LIMMEXT.Out=>B_EX.In                                  Premise(F357)
	S329= B_MEM.Out=>B_WB.In                                    Premise(F358)
	S330= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F359)
	S331= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F360)
	S332= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F361)
	S333= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F362)
	S334= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F363)
	S335= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F364)
	S336= FU.Bub_ID=>CU_ID.Bub                                  Premise(F365)
	S337= FU.Halt_ID=>CU_ID.Halt                                Premise(F366)
	S338= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F367)
	S339= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F368)
	S340= FU.Bub_IF=>CU_IF.Bub                                  Premise(F369)
	S341= FU.Halt_IF=>CU_IF.Halt                                Premise(F370)
	S342= ICache.Hit=>CU_IF.ICacheHit                           Premise(F371)
	S343= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F372)
	S344= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F373)
	S345= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F374)
	S346= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F375)
	S347= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F376)
	S348= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F377)
	S349= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F378)
	S350= ICache.Hit=>FU.ICacheHit                              Premise(F379)
	S351= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F380)
	S352= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F381)
	S353= IR_ID.Out=>FU.IR_ID                                   Premise(F382)
	S354= FU.IR_ID={12,rS,rD,UIMM}                              Path(S313,S353)
	S355= IR_MEM.Out=>FU.IR_MEM                                 Premise(F383)
	S356= IR_WB.Out=>FU.IR_WB                                   Premise(F384)
	S357= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F385)
	S358= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F386)
	S359= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F387)
	S360= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F388)
	S361= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F389)
	S362= FU.InEX_WReg=rD                                       Path(S311,S361)
	S363= GPR.Rdata1=>FU.InID1                                  Premise(F390)
	S364= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F391)
	S365= FU.InID1_RReg=rS                                      Path(S315,S364)
	S366= ALUOut_MEM.Out=>FU.InMEM                              Premise(F392)
	S367= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F393)
	S368= ALUOut_WB.Out=>FU.InWB                                Premise(F394)
	S369= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F395)
	S370= IR_ID.Out25_21=>GPR.RReg1                             Premise(F396)
	S371= GPR.RReg1=rS                                          Path(S315,S370)
	S372= GPR.Rdata1=a                                          GPR-Read(S371,S287)
	S373= FU.InID1=a                                            Path(S372,S363)
	S374= FU.OutID1=FU(a)                                       FU-Forward(S373)
	S375= A_EX.In=FU(a)                                         Path(S374,S326)
	S376= ALUOut_WB.Out=>GPR.WData                              Premise(F397)
	S377= IR_WB.Out20_16=>GPR.WReg                              Premise(F398)
	S378= IMMU.Addr=>IAddrReg.In                                Premise(F399)
	S379= PC.Out=>ICache.IEA                                    Premise(F400)
	S380= ICache.IEA=addr+4                                     Path(S320,S379)
	S381= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S380)
	S382= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S381,S342)
	S383= FU.ICacheHit=ICacheHit(addr+4)                        Path(S381,S350)
	S384= ICache.Out=>ICacheReg.In                              Premise(F401)
	S385= PC.Out=>IMMU.IEA                                      Premise(F402)
	S386= IMMU.IEA=addr+4                                       Path(S320,S385)
	S387= CP0.ASID=>IMMU.PID                                    Premise(F403)
	S388= IMMU.PID=pid                                          Path(S321,S387)
	S389= IMMU.Addr={pid,addr+4}                                IMMU-Search(S388,S386)
	S390= IAddrReg.In={pid,addr+4}                              Path(S389,S378)
	S391= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S388,S386)
	S392= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S391,S343)
	S393= IR_MEM.Out=>IR_DMMU1.In                               Premise(F404)
	S394= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F405)
	S395= IR_ID.Out=>IR_EX.In                                   Premise(F406)
	S396= IR_EX.In={12,rS,rD,UIMM}                              Path(S313,S395)
	S397= ICache.Out=>IR_ID.In                                  Premise(F407)
	S398= ICache.Out=>IR_IMMU.In                                Premise(F408)
	S399= IR_DMMU2.Out=>IR_WB.In                                Premise(F409)
	S400= IR_MEM.Out=>IR_WB.In                                  Premise(F410)
	S401= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F411)
	S402= LIMMEXT.In=UIMM                                       Path(S317,S401)
	S403= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S402)
	S404= B_EX.In={16{0},UIMM}                                  Path(S403,S328)
	S405= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F412)
	S406= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F413)
	S407= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F414)
	S408= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F415)
	S409= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F416)
	S410= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F417)
	S411= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F418)
	S412= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F419)
	S413= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F420)
	S414= CU_EX.IRFunc1=rD                                      Path(S311,S413)
	S415= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F421)
	S416= CU_EX.IRFunc2=rS                                      Path(S310,S415)
	S417= IR_EX.Out31_26=>CU_EX.Op                              Premise(F422)
	S418= CU_EX.Op=12                                           Path(S309,S417)
	S419= CU_EX.Func=alu_add                                    CU_EX(S418)
	S420= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F423)
	S421= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F424)
	S422= CU_ID.IRFunc1=rD                                      Path(S316,S421)
	S423= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F425)
	S424= CU_ID.IRFunc2=rS                                      Path(S315,S423)
	S425= IR_ID.Out31_26=>CU_ID.Op                              Premise(F426)
	S426= CU_ID.Op=12                                           Path(S314,S425)
	S427= CU_ID.Func=alu_add                                    CU_ID(S426)
	S428= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F427)
	S429= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F428)
	S430= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F429)
	S431= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F430)
	S432= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F431)
	S433= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F432)
	S434= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F433)
	S435= IR_WB.Out31_26=>CU_WB.Op                              Premise(F434)
	S436= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F435)
	S437= CtrlA_EX=0                                            Premise(F436)
	S438= [A_EX]=FU(a)                                          A_EX-Hold(S263,S437)
	S439= CtrlB_EX=0                                            Premise(F437)
	S440= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S265,S439)
	S441= CtrlALUOut_MEM=1                                      Premise(F438)
	S442= CtrlALUOut_DMMU1=0                                    Premise(F439)
	S443= CtrlALUOut_DMMU2=0                                    Premise(F440)
	S444= CtrlALUOut_WB=0                                       Premise(F441)
	S445= CtrlA_MEM=0                                           Premise(F442)
	S446= CtrlA_WB=0                                            Premise(F443)
	S447= CtrlB_MEM=0                                           Premise(F444)
	S448= CtrlB_WB=0                                            Premise(F445)
	S449= CtrlICache=0                                          Premise(F446)
	S450= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S275,S449)
	S451= CtrlIMMU=0                                            Premise(F447)
	S452= CtrlIR_DMMU1=0                                        Premise(F448)
	S453= CtrlIR_DMMU2=0                                        Premise(F449)
	S454= CtrlIR_EX=0                                           Premise(F450)
	S455= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S280,S454)
	S456= CtrlIR_ID=0                                           Premise(F451)
	S457= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S282,S456)
	S458= CtrlIR_IMMU=0                                         Premise(F452)
	S459= CtrlIR_MEM=1                                          Premise(F453)
	S460= CtrlIR_WB=0                                           Premise(F454)
	S461= CtrlGPR=0                                             Premise(F455)
	S462= GPR[rS]=a                                             GPR-Hold(S287,S461)
	S463= CtrlIAddrReg=0                                        Premise(F456)
	S464= CtrlPC=0                                              Premise(F457)
	S465= CtrlPCInc=0                                           Premise(F458)
	S466= PC[CIA]=addr                                          PC-Hold(S291,S465)
	S467= PC[Out]=addr+4                                        PC-Hold(S292,S464,S465)
	S468= CtrlIMem=0                                            Premise(F459)
	S469= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S294,S468)
	S470= CtrlICacheReg=0                                       Premise(F460)
	S471= CtrlASIDIn=0                                          Premise(F461)
	S472= CtrlCP0=0                                             Premise(F462)
	S473= CP0[ASID]=pid                                         CP0-Hold(S298,S472)
	S474= CtrlEPCIn=0                                           Premise(F463)
	S475= CtrlExCodeIn=0                                        Premise(F464)
	S476= CtrlIRMux=0                                           Premise(F465)

MEM	S477= A_EX.Out=FU(a)                                        A_EX-Out(S438)
	S478= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S438)
	S479= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S438)
	S480= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S440)
	S481= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S440)
	S482= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S440)
	S483= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S455)
	S484= IR_EX.Out31_26=12                                     IR_EX-Out(S455)
	S485= IR_EX.Out25_21=rS                                     IR_EX-Out(S455)
	S486= IR_EX.Out20_16=rD                                     IR_EX-Out(S455)
	S487= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S455)
	S488= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S457)
	S489= IR_ID.Out31_26=12                                     IR-Out(S457)
	S490= IR_ID.Out25_21=rS                                     IR-Out(S457)
	S491= IR_ID.Out20_16=rD                                     IR-Out(S457)
	S492= IR_ID.Out15_0=UIMM                                    IR-Out(S457)
	S493= PC.CIA=addr                                           PC-Out(S466)
	S494= PC.CIA31_28=addr[31:28]                               PC-Out(S466)
	S495= PC.Out=addr+4                                         PC-Out(S467)
	S496= CP0.ASID=pid                                          CP0-Read-ASID(S473)
	S497= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F466)
	S498= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F467)
	S499= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F468)
	S500= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F469)
	S501= FU.OutID1=>A_EX.In                                    Premise(F470)
	S502= A_MEM.Out=>A_WB.In                                    Premise(F471)
	S503= LIMMEXT.Out=>B_EX.In                                  Premise(F472)
	S504= B_MEM.Out=>B_WB.In                                    Premise(F473)
	S505= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F474)
	S506= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F475)
	S507= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F476)
	S508= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F477)
	S509= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F478)
	S510= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F479)
	S511= FU.Bub_ID=>CU_ID.Bub                                  Premise(F480)
	S512= FU.Halt_ID=>CU_ID.Halt                                Premise(F481)
	S513= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F482)
	S514= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F483)
	S515= FU.Bub_IF=>CU_IF.Bub                                  Premise(F484)
	S516= FU.Halt_IF=>CU_IF.Halt                                Premise(F485)
	S517= ICache.Hit=>CU_IF.ICacheHit                           Premise(F486)
	S518= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F487)
	S519= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F488)
	S520= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F489)
	S521= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F490)
	S522= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F491)
	S523= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F492)
	S524= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F493)
	S525= ICache.Hit=>FU.ICacheHit                              Premise(F494)
	S526= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F495)
	S527= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F496)
	S528= IR_ID.Out=>FU.IR_ID                                   Premise(F497)
	S529= FU.IR_ID={12,rS,rD,UIMM}                              Path(S488,S528)
	S530= IR_MEM.Out=>FU.IR_MEM                                 Premise(F498)
	S531= IR_WB.Out=>FU.IR_WB                                   Premise(F499)
	S532= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F500)
	S533= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F501)
	S534= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F502)
	S535= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F503)
	S536= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F504)
	S537= FU.InEX_WReg=rD                                       Path(S486,S536)
	S538= GPR.Rdata1=>FU.InID1                                  Premise(F505)
	S539= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F506)
	S540= FU.InID1_RReg=rS                                      Path(S490,S539)
	S541= ALUOut_MEM.Out=>FU.InMEM                              Premise(F507)
	S542= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F508)
	S543= ALUOut_WB.Out=>FU.InWB                                Premise(F509)
	S544= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F510)
	S545= IR_ID.Out25_21=>GPR.RReg1                             Premise(F511)
	S546= GPR.RReg1=rS                                          Path(S490,S545)
	S547= GPR.Rdata1=a                                          GPR-Read(S546,S462)
	S548= FU.InID1=a                                            Path(S547,S538)
	S549= FU.OutID1=FU(a)                                       FU-Forward(S548)
	S550= A_EX.In=FU(a)                                         Path(S549,S501)
	S551= ALUOut_WB.Out=>GPR.WData                              Premise(F512)
	S552= IR_WB.Out20_16=>GPR.WReg                              Premise(F513)
	S553= IMMU.Addr=>IAddrReg.In                                Premise(F514)
	S554= PC.Out=>ICache.IEA                                    Premise(F515)
	S555= ICache.IEA=addr+4                                     Path(S495,S554)
	S556= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S555)
	S557= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S556,S517)
	S558= FU.ICacheHit=ICacheHit(addr+4)                        Path(S556,S525)
	S559= ICache.Out=>ICacheReg.In                              Premise(F516)
	S560= PC.Out=>IMMU.IEA                                      Premise(F517)
	S561= IMMU.IEA=addr+4                                       Path(S495,S560)
	S562= CP0.ASID=>IMMU.PID                                    Premise(F518)
	S563= IMMU.PID=pid                                          Path(S496,S562)
	S564= IMMU.Addr={pid,addr+4}                                IMMU-Search(S563,S561)
	S565= IAddrReg.In={pid,addr+4}                              Path(S564,S553)
	S566= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S563,S561)
	S567= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S566,S518)
	S568= IR_MEM.Out=>IR_DMMU1.In                               Premise(F519)
	S569= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F520)
	S570= IR_ID.Out=>IR_EX.In                                   Premise(F521)
	S571= IR_EX.In={12,rS,rD,UIMM}                              Path(S488,S570)
	S572= ICache.Out=>IR_ID.In                                  Premise(F522)
	S573= ICache.Out=>IR_IMMU.In                                Premise(F523)
	S574= IR_DMMU2.Out=>IR_WB.In                                Premise(F524)
	S575= IR_MEM.Out=>IR_WB.In                                  Premise(F525)
	S576= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F526)
	S577= LIMMEXT.In=UIMM                                       Path(S492,S576)
	S578= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S577)
	S579= B_EX.In={16{0},UIMM}                                  Path(S578,S503)
	S580= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F527)
	S581= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F528)
	S582= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F529)
	S583= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F530)
	S584= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F531)
	S585= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F532)
	S586= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F533)
	S587= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F534)
	S588= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F535)
	S589= CU_EX.IRFunc1=rD                                      Path(S486,S588)
	S590= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F536)
	S591= CU_EX.IRFunc2=rS                                      Path(S485,S590)
	S592= IR_EX.Out31_26=>CU_EX.Op                              Premise(F537)
	S593= CU_EX.Op=12                                           Path(S484,S592)
	S594= CU_EX.Func=alu_add                                    CU_EX(S593)
	S595= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F538)
	S596= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F539)
	S597= CU_ID.IRFunc1=rD                                      Path(S491,S596)
	S598= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F540)
	S599= CU_ID.IRFunc2=rS                                      Path(S490,S598)
	S600= IR_ID.Out31_26=>CU_ID.Op                              Premise(F541)
	S601= CU_ID.Op=12                                           Path(S489,S600)
	S602= CU_ID.Func=alu_add                                    CU_ID(S601)
	S603= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F542)
	S604= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F543)
	S605= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F544)
	S606= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F545)
	S607= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F546)
	S608= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F547)
	S609= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F548)
	S610= IR_WB.Out31_26=>CU_WB.Op                              Premise(F549)
	S611= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F550)
	S612= CtrlA_EX=0                                            Premise(F551)
	S613= [A_EX]=FU(a)                                          A_EX-Hold(S438,S612)
	S614= CtrlB_EX=0                                            Premise(F552)
	S615= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S440,S614)
	S616= CtrlALUOut_MEM=0                                      Premise(F553)
	S617= CtrlALUOut_DMMU1=1                                    Premise(F554)
	S618= CtrlALUOut_DMMU2=0                                    Premise(F555)
	S619= CtrlALUOut_WB=1                                       Premise(F556)
	S620= CtrlA_MEM=0                                           Premise(F557)
	S621= CtrlA_WB=1                                            Premise(F558)
	S622= CtrlB_MEM=0                                           Premise(F559)
	S623= CtrlB_WB=1                                            Premise(F560)
	S624= CtrlICache=0                                          Premise(F561)
	S625= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S450,S624)
	S626= CtrlIMMU=0                                            Premise(F562)
	S627= CtrlIR_DMMU1=1                                        Premise(F563)
	S628= CtrlIR_DMMU2=0                                        Premise(F564)
	S629= CtrlIR_EX=0                                           Premise(F565)
	S630= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S455,S629)
	S631= CtrlIR_ID=0                                           Premise(F566)
	S632= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S457,S631)
	S633= CtrlIR_IMMU=0                                         Premise(F567)
	S634= CtrlIR_MEM=0                                          Premise(F568)
	S635= CtrlIR_WB=1                                           Premise(F569)
	S636= CtrlGPR=0                                             Premise(F570)
	S637= GPR[rS]=a                                             GPR-Hold(S462,S636)
	S638= CtrlIAddrReg=0                                        Premise(F571)
	S639= CtrlPC=0                                              Premise(F572)
	S640= CtrlPCInc=0                                           Premise(F573)
	S641= PC[CIA]=addr                                          PC-Hold(S466,S640)
	S642= PC[Out]=addr+4                                        PC-Hold(S467,S639,S640)
	S643= CtrlIMem=0                                            Premise(F574)
	S644= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S469,S643)
	S645= CtrlICacheReg=0                                       Premise(F575)
	S646= CtrlASIDIn=0                                          Premise(F576)
	S647= CtrlCP0=0                                             Premise(F577)
	S648= CP0[ASID]=pid                                         CP0-Hold(S473,S647)
	S649= CtrlEPCIn=0                                           Premise(F578)
	S650= CtrlExCodeIn=0                                        Premise(F579)
	S651= CtrlIRMux=0                                           Premise(F580)

WB	S652= A_EX.Out=FU(a)                                        A_EX-Out(S613)
	S653= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S613)
	S654= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S613)
	S655= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S615)
	S656= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S615)
	S657= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S615)
	S658= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S630)
	S659= IR_EX.Out31_26=12                                     IR_EX-Out(S630)
	S660= IR_EX.Out25_21=rS                                     IR_EX-Out(S630)
	S661= IR_EX.Out20_16=rD                                     IR_EX-Out(S630)
	S662= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S630)
	S663= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S632)
	S664= IR_ID.Out31_26=12                                     IR-Out(S632)
	S665= IR_ID.Out25_21=rS                                     IR-Out(S632)
	S666= IR_ID.Out20_16=rD                                     IR-Out(S632)
	S667= IR_ID.Out15_0=UIMM                                    IR-Out(S632)
	S668= PC.CIA=addr                                           PC-Out(S641)
	S669= PC.CIA31_28=addr[31:28]                               PC-Out(S641)
	S670= PC.Out=addr+4                                         PC-Out(S642)
	S671= CP0.ASID=pid                                          CP0-Read-ASID(S648)
	S672= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F811)
	S673= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F812)
	S674= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F813)
	S675= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F814)
	S676= FU.OutID1=>A_EX.In                                    Premise(F815)
	S677= A_MEM.Out=>A_WB.In                                    Premise(F816)
	S678= LIMMEXT.Out=>B_EX.In                                  Premise(F817)
	S679= B_MEM.Out=>B_WB.In                                    Premise(F818)
	S680= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F819)
	S681= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F820)
	S682= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F821)
	S683= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F822)
	S684= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F823)
	S685= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F824)
	S686= FU.Bub_ID=>CU_ID.Bub                                  Premise(F825)
	S687= FU.Halt_ID=>CU_ID.Halt                                Premise(F826)
	S688= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F827)
	S689= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F828)
	S690= FU.Bub_IF=>CU_IF.Bub                                  Premise(F829)
	S691= FU.Halt_IF=>CU_IF.Halt                                Premise(F830)
	S692= ICache.Hit=>CU_IF.ICacheHit                           Premise(F831)
	S693= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F832)
	S694= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F833)
	S695= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F834)
	S696= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F835)
	S697= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F836)
	S698= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F837)
	S699= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F838)
	S700= ICache.Hit=>FU.ICacheHit                              Premise(F839)
	S701= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F840)
	S702= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F841)
	S703= IR_ID.Out=>FU.IR_ID                                   Premise(F842)
	S704= FU.IR_ID={12,rS,rD,UIMM}                              Path(S663,S703)
	S705= IR_MEM.Out=>FU.IR_MEM                                 Premise(F843)
	S706= IR_WB.Out=>FU.IR_WB                                   Premise(F844)
	S707= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F845)
	S708= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F846)
	S709= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F847)
	S710= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F848)
	S711= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F849)
	S712= FU.InEX_WReg=rD                                       Path(S661,S711)
	S713= GPR.Rdata1=>FU.InID1                                  Premise(F850)
	S714= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F851)
	S715= FU.InID1_RReg=rS                                      Path(S665,S714)
	S716= ALUOut_MEM.Out=>FU.InMEM                              Premise(F852)
	S717= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F853)
	S718= ALUOut_WB.Out=>FU.InWB                                Premise(F854)
	S719= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F855)
	S720= IR_ID.Out25_21=>GPR.RReg1                             Premise(F856)
	S721= GPR.RReg1=rS                                          Path(S665,S720)
	S722= GPR.Rdata1=a                                          GPR-Read(S721,S637)
	S723= FU.InID1=a                                            Path(S722,S713)
	S724= FU.OutID1=FU(a)                                       FU-Forward(S723)
	S725= A_EX.In=FU(a)                                         Path(S724,S676)
	S726= ALUOut_WB.Out=>GPR.WData                              Premise(F857)
	S727= IR_WB.Out20_16=>GPR.WReg                              Premise(F858)
	S728= IMMU.Addr=>IAddrReg.In                                Premise(F859)
	S729= PC.Out=>ICache.IEA                                    Premise(F860)
	S730= ICache.IEA=addr+4                                     Path(S670,S729)
	S731= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S730)
	S732= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S731,S692)
	S733= FU.ICacheHit=ICacheHit(addr+4)                        Path(S731,S700)
	S734= ICache.Out=>ICacheReg.In                              Premise(F861)
	S735= PC.Out=>IMMU.IEA                                      Premise(F862)
	S736= IMMU.IEA=addr+4                                       Path(S670,S735)
	S737= CP0.ASID=>IMMU.PID                                    Premise(F863)
	S738= IMMU.PID=pid                                          Path(S671,S737)
	S739= IMMU.Addr={pid,addr+4}                                IMMU-Search(S738,S736)
	S740= IAddrReg.In={pid,addr+4}                              Path(S739,S728)
	S741= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S738,S736)
	S742= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S741,S693)
	S743= IR_MEM.Out=>IR_DMMU1.In                               Premise(F864)
	S744= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F865)
	S745= IR_ID.Out=>IR_EX.In                                   Premise(F866)
	S746= IR_EX.In={12,rS,rD,UIMM}                              Path(S663,S745)
	S747= ICache.Out=>IR_ID.In                                  Premise(F867)
	S748= ICache.Out=>IR_IMMU.In                                Premise(F868)
	S749= IR_DMMU2.Out=>IR_WB.In                                Premise(F869)
	S750= IR_MEM.Out=>IR_WB.In                                  Premise(F870)
	S751= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F871)
	S752= LIMMEXT.In=UIMM                                       Path(S667,S751)
	S753= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S752)
	S754= B_EX.In={16{0},UIMM}                                  Path(S753,S678)
	S755= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F872)
	S756= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F873)
	S757= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F874)
	S758= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F875)
	S759= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F876)
	S760= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F877)
	S761= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F878)
	S762= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F879)
	S763= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F880)
	S764= CU_EX.IRFunc1=rD                                      Path(S661,S763)
	S765= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F881)
	S766= CU_EX.IRFunc2=rS                                      Path(S660,S765)
	S767= IR_EX.Out31_26=>CU_EX.Op                              Premise(F882)
	S768= CU_EX.Op=12                                           Path(S659,S767)
	S769= CU_EX.Func=alu_add                                    CU_EX(S768)
	S770= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F883)
	S771= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F884)
	S772= CU_ID.IRFunc1=rD                                      Path(S666,S771)
	S773= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F885)
	S774= CU_ID.IRFunc2=rS                                      Path(S665,S773)
	S775= IR_ID.Out31_26=>CU_ID.Op                              Premise(F886)
	S776= CU_ID.Op=12                                           Path(S664,S775)
	S777= CU_ID.Func=alu_add                                    CU_ID(S776)
	S778= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F887)
	S779= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F888)
	S780= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F889)
	S781= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F890)
	S782= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F891)
	S783= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F892)
	S784= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F893)
	S785= IR_WB.Out31_26=>CU_WB.Op                              Premise(F894)
	S786= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F895)
	S787= CtrlA_EX=0                                            Premise(F896)
	S788= [A_EX]=FU(a)                                          A_EX-Hold(S613,S787)
	S789= CtrlB_EX=0                                            Premise(F897)
	S790= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S615,S789)
	S791= CtrlALUOut_MEM=0                                      Premise(F898)
	S792= CtrlALUOut_DMMU1=0                                    Premise(F899)
	S793= CtrlALUOut_DMMU2=0                                    Premise(F900)
	S794= CtrlALUOut_WB=0                                       Premise(F901)
	S795= CtrlA_MEM=0                                           Premise(F902)
	S796= CtrlA_WB=0                                            Premise(F903)
	S797= CtrlB_MEM=0                                           Premise(F904)
	S798= CtrlB_WB=0                                            Premise(F905)
	S799= CtrlICache=0                                          Premise(F906)
	S800= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S625,S799)
	S801= CtrlIMMU=0                                            Premise(F907)
	S802= CtrlIR_DMMU1=0                                        Premise(F908)
	S803= CtrlIR_DMMU2=0                                        Premise(F909)
	S804= CtrlIR_EX=0                                           Premise(F910)
	S805= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S630,S804)
	S806= CtrlIR_ID=0                                           Premise(F911)
	S807= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S632,S806)
	S808= CtrlIR_IMMU=0                                         Premise(F912)
	S809= CtrlIR_MEM=0                                          Premise(F913)
	S810= CtrlIR_WB=0                                           Premise(F914)
	S811= CtrlGPR=1                                             Premise(F915)
	S812= CtrlIAddrReg=0                                        Premise(F916)
	S813= CtrlPC=0                                              Premise(F917)
	S814= CtrlPCInc=0                                           Premise(F918)
	S815= PC[CIA]=addr                                          PC-Hold(S641,S814)
	S816= PC[Out]=addr+4                                        PC-Hold(S642,S813,S814)
	S817= CtrlIMem=0                                            Premise(F919)
	S818= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S644,S817)
	S819= CtrlICacheReg=0                                       Premise(F920)
	S820= CtrlASIDIn=0                                          Premise(F921)
	S821= CtrlCP0=0                                             Premise(F922)
	S822= CP0[ASID]=pid                                         CP0-Hold(S648,S821)
	S823= CtrlEPCIn=0                                           Premise(F923)
	S824= CtrlExCodeIn=0                                        Premise(F924)
	S825= CtrlIRMux=0                                           Premise(F925)

POST	S788= [A_EX]=FU(a)                                          A_EX-Hold(S613,S787)
	S790= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S615,S789)
	S800= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S625,S799)
	S805= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S630,S804)
	S807= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S632,S806)
	S815= PC[CIA]=addr                                          PC-Hold(S641,S814)
	S816= PC[Out]=addr+4                                        PC-Hold(S642,S813,S814)
	S818= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S644,S817)
	S822= CP0[ASID]=pid                                         CP0-Hold(S648,S821)

