/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* ADC_DMA */
.set ADC_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL2
.set ADC_DMA__DRQ_NUMBER, 10
.set ADC_DMA__NUMBEROF_TDS, 0
.set ADC_DMA__PRIORITY, 2
.set ADC_DMA__TERMIN_EN, 0
.set ADC_DMA__TERMIN_SEL, 0
.set ADC_DMA__TERMOUT0_EN, 1
.set ADC_DMA__TERMOUT0_SEL, 10
.set ADC_DMA__TERMOUT1_EN, 0
.set ADC_DMA__TERMOUT1_SEL, 0

/* BT_GPIO3 */
.set BT_GPIO3__0__INTTYPE, CYREG_PICU5_INTTYPE0
.set BT_GPIO3__0__MASK, 0x01
.set BT_GPIO3__0__PC, CYREG_PRT5_PC0
.set BT_GPIO3__0__PORT, 5
.set BT_GPIO3__0__SHIFT, 0
.set BT_GPIO3__AG, CYREG_PRT5_AG
.set BT_GPIO3__AMUX, CYREG_PRT5_AMUX
.set BT_GPIO3__BIE, CYREG_PRT5_BIE
.set BT_GPIO3__BIT_MASK, CYREG_PRT5_BIT_MASK
.set BT_GPIO3__BYP, CYREG_PRT5_BYP
.set BT_GPIO3__CTL, CYREG_PRT5_CTL
.set BT_GPIO3__DM0, CYREG_PRT5_DM0
.set BT_GPIO3__DM1, CYREG_PRT5_DM1
.set BT_GPIO3__DM2, CYREG_PRT5_DM2
.set BT_GPIO3__DR, CYREG_PRT5_DR
.set BT_GPIO3__INP_DIS, CYREG_PRT5_INP_DIS
.set BT_GPIO3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set BT_GPIO3__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set BT_GPIO3__LCD_EN, CYREG_PRT5_LCD_EN
.set BT_GPIO3__MASK, 0x01
.set BT_GPIO3__PORT, 5
.set BT_GPIO3__PRT, CYREG_PRT5_PRT
.set BT_GPIO3__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set BT_GPIO3__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set BT_GPIO3__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set BT_GPIO3__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set BT_GPIO3__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set BT_GPIO3__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set BT_GPIO3__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set BT_GPIO3__PS, CYREG_PRT5_PS
.set BT_GPIO3__SHIFT, 0
.set BT_GPIO3__SLW, CYREG_PRT5_SLW

/* BT_GPIO4 */
.set BT_GPIO4__0__INTTYPE, CYREG_PICU5_INTTYPE1
.set BT_GPIO4__0__MASK, 0x02
.set BT_GPIO4__0__PC, CYREG_PRT5_PC1
.set BT_GPIO4__0__PORT, 5
.set BT_GPIO4__0__SHIFT, 1
.set BT_GPIO4__AG, CYREG_PRT5_AG
.set BT_GPIO4__AMUX, CYREG_PRT5_AMUX
.set BT_GPIO4__BIE, CYREG_PRT5_BIE
.set BT_GPIO4__BIT_MASK, CYREG_PRT5_BIT_MASK
.set BT_GPIO4__BYP, CYREG_PRT5_BYP
.set BT_GPIO4__CTL, CYREG_PRT5_CTL
.set BT_GPIO4__DM0, CYREG_PRT5_DM0
.set BT_GPIO4__DM1, CYREG_PRT5_DM1
.set BT_GPIO4__DM2, CYREG_PRT5_DM2
.set BT_GPIO4__DR, CYREG_PRT5_DR
.set BT_GPIO4__INP_DIS, CYREG_PRT5_INP_DIS
.set BT_GPIO4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set BT_GPIO4__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set BT_GPIO4__LCD_EN, CYREG_PRT5_LCD_EN
.set BT_GPIO4__MASK, 0x02
.set BT_GPIO4__PORT, 5
.set BT_GPIO4__PRT, CYREG_PRT5_PRT
.set BT_GPIO4__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set BT_GPIO4__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set BT_GPIO4__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set BT_GPIO4__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set BT_GPIO4__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set BT_GPIO4__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set BT_GPIO4__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set BT_GPIO4__PS, CYREG_PRT5_PS
.set BT_GPIO4__SHIFT, 1
.set BT_GPIO4__SLW, CYREG_PRT5_SLW

/* BT_GPIO6 */
.set BT_GPIO6__0__INTTYPE, CYREG_PICU5_INTTYPE2
.set BT_GPIO6__0__MASK, 0x04
.set BT_GPIO6__0__PC, CYREG_PRT5_PC2
.set BT_GPIO6__0__PORT, 5
.set BT_GPIO6__0__SHIFT, 2
.set BT_GPIO6__AG, CYREG_PRT5_AG
.set BT_GPIO6__AMUX, CYREG_PRT5_AMUX
.set BT_GPIO6__BIE, CYREG_PRT5_BIE
.set BT_GPIO6__BIT_MASK, CYREG_PRT5_BIT_MASK
.set BT_GPIO6__BYP, CYREG_PRT5_BYP
.set BT_GPIO6__CTL, CYREG_PRT5_CTL
.set BT_GPIO6__DM0, CYREG_PRT5_DM0
.set BT_GPIO6__DM1, CYREG_PRT5_DM1
.set BT_GPIO6__DM2, CYREG_PRT5_DM2
.set BT_GPIO6__DR, CYREG_PRT5_DR
.set BT_GPIO6__INP_DIS, CYREG_PRT5_INP_DIS
.set BT_GPIO6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set BT_GPIO6__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set BT_GPIO6__LCD_EN, CYREG_PRT5_LCD_EN
.set BT_GPIO6__MASK, 0x04
.set BT_GPIO6__PORT, 5
.set BT_GPIO6__PRT, CYREG_PRT5_PRT
.set BT_GPIO6__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set BT_GPIO6__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set BT_GPIO6__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set BT_GPIO6__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set BT_GPIO6__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set BT_GPIO6__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set BT_GPIO6__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set BT_GPIO6__PS, CYREG_PRT5_PS
.set BT_GPIO6__SHIFT, 2
.set BT_GPIO6__SLW, CYREG_PRT5_SLW

/* BT_GPIO7 */
.set BT_GPIO7__0__INTTYPE, CYREG_PICU5_INTTYPE3
.set BT_GPIO7__0__MASK, 0x08
.set BT_GPIO7__0__PC, CYREG_PRT5_PC3
.set BT_GPIO7__0__PORT, 5
.set BT_GPIO7__0__SHIFT, 3
.set BT_GPIO7__AG, CYREG_PRT5_AG
.set BT_GPIO7__AMUX, CYREG_PRT5_AMUX
.set BT_GPIO7__BIE, CYREG_PRT5_BIE
.set BT_GPIO7__BIT_MASK, CYREG_PRT5_BIT_MASK
.set BT_GPIO7__BYP, CYREG_PRT5_BYP
.set BT_GPIO7__CTL, CYREG_PRT5_CTL
.set BT_GPIO7__DM0, CYREG_PRT5_DM0
.set BT_GPIO7__DM1, CYREG_PRT5_DM1
.set BT_GPIO7__DM2, CYREG_PRT5_DM2
.set BT_GPIO7__DR, CYREG_PRT5_DR
.set BT_GPIO7__INP_DIS, CYREG_PRT5_INP_DIS
.set BT_GPIO7__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set BT_GPIO7__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set BT_GPIO7__LCD_EN, CYREG_PRT5_LCD_EN
.set BT_GPIO7__MASK, 0x08
.set BT_GPIO7__PORT, 5
.set BT_GPIO7__PRT, CYREG_PRT5_PRT
.set BT_GPIO7__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set BT_GPIO7__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set BT_GPIO7__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set BT_GPIO7__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set BT_GPIO7__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set BT_GPIO7__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set BT_GPIO7__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set BT_GPIO7__PS, CYREG_PRT5_PS
.set BT_GPIO7__SHIFT, 3
.set BT_GPIO7__SLW, CYREG_PRT5_SLW

/* BT_RECEIVE_ISR */
.set BT_RECEIVE_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set BT_RECEIVE_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set BT_RECEIVE_ISR__INTC_MASK, 0x01
.set BT_RECEIVE_ISR__INTC_NUMBER, 0
.set BT_RECEIVE_ISR__INTC_PRIOR_NUM, 7
.set BT_RECEIVE_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set BT_RECEIVE_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set BT_RECEIVE_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* BT_RESETn */
.set BT_RESETn__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set BT_RESETn__0__MASK, 0x80
.set BT_RESETn__0__PC, CYREG_PRT1_PC7
.set BT_RESETn__0__PORT, 1
.set BT_RESETn__0__SHIFT, 7
.set BT_RESETn__AG, CYREG_PRT1_AG
.set BT_RESETn__AMUX, CYREG_PRT1_AMUX
.set BT_RESETn__BIE, CYREG_PRT1_BIE
.set BT_RESETn__BIT_MASK, CYREG_PRT1_BIT_MASK
.set BT_RESETn__BYP, CYREG_PRT1_BYP
.set BT_RESETn__CTL, CYREG_PRT1_CTL
.set BT_RESETn__DM0, CYREG_PRT1_DM0
.set BT_RESETn__DM1, CYREG_PRT1_DM1
.set BT_RESETn__DM2, CYREG_PRT1_DM2
.set BT_RESETn__DR, CYREG_PRT1_DR
.set BT_RESETn__INP_DIS, CYREG_PRT1_INP_DIS
.set BT_RESETn__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set BT_RESETn__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set BT_RESETn__LCD_EN, CYREG_PRT1_LCD_EN
.set BT_RESETn__MASK, 0x80
.set BT_RESETn__PORT, 1
.set BT_RESETn__PRT, CYREG_PRT1_PRT
.set BT_RESETn__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set BT_RESETn__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set BT_RESETn__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set BT_RESETn__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set BT_RESETn__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set BT_RESETn__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set BT_RESETn__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set BT_RESETn__PS, CYREG_PRT1_PS
.set BT_RESETn__SHIFT, 7
.set BT_RESETn__SLW, CYREG_PRT1_SLW

/* BT_UART_BUART */
.set BT_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set BT_UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB15_CTL
.set BT_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB15_ST_CTL
.set BT_UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB15_CTL
.set BT_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB15_ST_CTL
.set BT_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set BT_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set BT_UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB15_MSK
.set BT_UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB15_MSK
.set BT_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set BT_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set BT_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set BT_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB15_ST_CTL
.set BT_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB15_ST_CTL
.set BT_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB15_ST
.set BT_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set BT_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set BT_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set BT_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set BT_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set BT_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set BT_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set BT_UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set BT_UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB12_A0
.set BT_UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB12_A1
.set BT_UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set BT_UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB12_D0
.set BT_UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB12_D1
.set BT_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set BT_UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set BT_UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB12_F0
.set BT_UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB12_F1
.set BT_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set BT_UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB00_01_ST
.set BT_UART_BUART_sRX_RxSts__3__MASK, 0x08
.set BT_UART_BUART_sRX_RxSts__3__POS, 3
.set BT_UART_BUART_sRX_RxSts__4__MASK, 0x10
.set BT_UART_BUART_sRX_RxSts__4__POS, 4
.set BT_UART_BUART_sRX_RxSts__5__MASK, 0x20
.set BT_UART_BUART_sRX_RxSts__5__POS, 5
.set BT_UART_BUART_sRX_RxSts__MASK, 0x38
.set BT_UART_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB00_MSK
.set BT_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set BT_UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB00_ST
.set BT_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set BT_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set BT_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set BT_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set BT_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set BT_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set BT_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set BT_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set BT_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB10_A0
.set BT_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB10_A1
.set BT_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set BT_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB10_D0
.set BT_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB10_D1
.set BT_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set BT_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set BT_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB10_F0
.set BT_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB10_F1
.set BT_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set BT_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set BT_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set BT_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set BT_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set BT_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set BT_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set BT_UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set BT_UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB14_A0
.set BT_UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB14_A1
.set BT_UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set BT_UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB14_D0
.set BT_UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB14_D1
.set BT_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set BT_UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set BT_UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB14_F0
.set BT_UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB14_F1
.set BT_UART_BUART_sTX_TxSts__0__MASK, 0x01
.set BT_UART_BUART_sTX_TxSts__0__POS, 0
.set BT_UART_BUART_sTX_TxSts__1__MASK, 0x02
.set BT_UART_BUART_sTX_TxSts__1__POS, 1
.set BT_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set BT_UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set BT_UART_BUART_sTX_TxSts__2__MASK, 0x04
.set BT_UART_BUART_sTX_TxSts__2__POS, 2
.set BT_UART_BUART_sTX_TxSts__3__MASK, 0x08
.set BT_UART_BUART_sTX_TxSts__3__POS, 3
.set BT_UART_BUART_sTX_TxSts__MASK, 0x0F
.set BT_UART_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB13_MSK
.set BT_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set BT_UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB13_ST

/* BT_UART_CTS */
.set BT_UART_CTS__0__INTTYPE, CYREG_PICU6_INTTYPE7
.set BT_UART_CTS__0__MASK, 0x80
.set BT_UART_CTS__0__PC, CYREG_PRT6_PC7
.set BT_UART_CTS__0__PORT, 6
.set BT_UART_CTS__0__SHIFT, 7
.set BT_UART_CTS__AG, CYREG_PRT6_AG
.set BT_UART_CTS__AMUX, CYREG_PRT6_AMUX
.set BT_UART_CTS__BIE, CYREG_PRT6_BIE
.set BT_UART_CTS__BIT_MASK, CYREG_PRT6_BIT_MASK
.set BT_UART_CTS__BYP, CYREG_PRT6_BYP
.set BT_UART_CTS__CTL, CYREG_PRT6_CTL
.set BT_UART_CTS__DM0, CYREG_PRT6_DM0
.set BT_UART_CTS__DM1, CYREG_PRT6_DM1
.set BT_UART_CTS__DM2, CYREG_PRT6_DM2
.set BT_UART_CTS__DR, CYREG_PRT6_DR
.set BT_UART_CTS__INP_DIS, CYREG_PRT6_INP_DIS
.set BT_UART_CTS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set BT_UART_CTS__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set BT_UART_CTS__LCD_EN, CYREG_PRT6_LCD_EN
.set BT_UART_CTS__MASK, 0x80
.set BT_UART_CTS__PORT, 6
.set BT_UART_CTS__PRT, CYREG_PRT6_PRT
.set BT_UART_CTS__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set BT_UART_CTS__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set BT_UART_CTS__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set BT_UART_CTS__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set BT_UART_CTS__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set BT_UART_CTS__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set BT_UART_CTS__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set BT_UART_CTS__PS, CYREG_PRT6_PS
.set BT_UART_CTS__SHIFT, 7
.set BT_UART_CTS__SLW, CYREG_PRT6_SLW

/* BT_UART_IntClock */
.set BT_UART_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set BT_UART_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set BT_UART_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set BT_UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set BT_UART_IntClock__INDEX, 0x01
.set BT_UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set BT_UART_IntClock__PM_ACT_MSK, 0x02
.set BT_UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set BT_UART_IntClock__PM_STBY_MSK, 0x02

/* BT_UART_RTS */
.set BT_UART_RTS__0__INTTYPE, CYREG_PICU6_INTTYPE6
.set BT_UART_RTS__0__MASK, 0x40
.set BT_UART_RTS__0__PC, CYREG_PRT6_PC6
.set BT_UART_RTS__0__PORT, 6
.set BT_UART_RTS__0__SHIFT, 6
.set BT_UART_RTS__AG, CYREG_PRT6_AG
.set BT_UART_RTS__AMUX, CYREG_PRT6_AMUX
.set BT_UART_RTS__BIE, CYREG_PRT6_BIE
.set BT_UART_RTS__BIT_MASK, CYREG_PRT6_BIT_MASK
.set BT_UART_RTS__BYP, CYREG_PRT6_BYP
.set BT_UART_RTS__CTL, CYREG_PRT6_CTL
.set BT_UART_RTS__DM0, CYREG_PRT6_DM0
.set BT_UART_RTS__DM1, CYREG_PRT6_DM1
.set BT_UART_RTS__DM2, CYREG_PRT6_DM2
.set BT_UART_RTS__DR, CYREG_PRT6_DR
.set BT_UART_RTS__INP_DIS, CYREG_PRT6_INP_DIS
.set BT_UART_RTS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set BT_UART_RTS__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set BT_UART_RTS__LCD_EN, CYREG_PRT6_LCD_EN
.set BT_UART_RTS__MASK, 0x40
.set BT_UART_RTS__PORT, 6
.set BT_UART_RTS__PRT, CYREG_PRT6_PRT
.set BT_UART_RTS__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set BT_UART_RTS__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set BT_UART_RTS__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set BT_UART_RTS__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set BT_UART_RTS__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set BT_UART_RTS__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set BT_UART_RTS__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set BT_UART_RTS__PS, CYREG_PRT6_PS
.set BT_UART_RTS__SHIFT, 6
.set BT_UART_RTS__SLW, CYREG_PRT6_SLW

/* BT_UART_RX */
.set BT_UART_RX__0__INTTYPE, CYREG_PICU6_INTTYPE4
.set BT_UART_RX__0__MASK, 0x10
.set BT_UART_RX__0__PC, CYREG_PRT6_PC4
.set BT_UART_RX__0__PORT, 6
.set BT_UART_RX__0__SHIFT, 4
.set BT_UART_RX__AG, CYREG_PRT6_AG
.set BT_UART_RX__AMUX, CYREG_PRT6_AMUX
.set BT_UART_RX__BIE, CYREG_PRT6_BIE
.set BT_UART_RX__BIT_MASK, CYREG_PRT6_BIT_MASK
.set BT_UART_RX__BYP, CYREG_PRT6_BYP
.set BT_UART_RX__CTL, CYREG_PRT6_CTL
.set BT_UART_RX__DM0, CYREG_PRT6_DM0
.set BT_UART_RX__DM1, CYREG_PRT6_DM1
.set BT_UART_RX__DM2, CYREG_PRT6_DM2
.set BT_UART_RX__DR, CYREG_PRT6_DR
.set BT_UART_RX__INP_DIS, CYREG_PRT6_INP_DIS
.set BT_UART_RX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set BT_UART_RX__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set BT_UART_RX__LCD_EN, CYREG_PRT6_LCD_EN
.set BT_UART_RX__MASK, 0x10
.set BT_UART_RX__PORT, 6
.set BT_UART_RX__PRT, CYREG_PRT6_PRT
.set BT_UART_RX__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set BT_UART_RX__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set BT_UART_RX__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set BT_UART_RX__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set BT_UART_RX__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set BT_UART_RX__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set BT_UART_RX__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set BT_UART_RX__PS, CYREG_PRT6_PS
.set BT_UART_RX__SHIFT, 4
.set BT_UART_RX__SLW, CYREG_PRT6_SLW

/* BT_UART_TX */
.set BT_UART_TX__0__INTTYPE, CYREG_PICU6_INTTYPE5
.set BT_UART_TX__0__MASK, 0x20
.set BT_UART_TX__0__PC, CYREG_PRT6_PC5
.set BT_UART_TX__0__PORT, 6
.set BT_UART_TX__0__SHIFT, 5
.set BT_UART_TX__AG, CYREG_PRT6_AG
.set BT_UART_TX__AMUX, CYREG_PRT6_AMUX
.set BT_UART_TX__BIE, CYREG_PRT6_BIE
.set BT_UART_TX__BIT_MASK, CYREG_PRT6_BIT_MASK
.set BT_UART_TX__BYP, CYREG_PRT6_BYP
.set BT_UART_TX__CTL, CYREG_PRT6_CTL
.set BT_UART_TX__DM0, CYREG_PRT6_DM0
.set BT_UART_TX__DM1, CYREG_PRT6_DM1
.set BT_UART_TX__DM2, CYREG_PRT6_DM2
.set BT_UART_TX__DR, CYREG_PRT6_DR
.set BT_UART_TX__INP_DIS, CYREG_PRT6_INP_DIS
.set BT_UART_TX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set BT_UART_TX__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set BT_UART_TX__LCD_EN, CYREG_PRT6_LCD_EN
.set BT_UART_TX__MASK, 0x20
.set BT_UART_TX__PORT, 6
.set BT_UART_TX__PRT, CYREG_PRT6_PRT
.set BT_UART_TX__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set BT_UART_TX__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set BT_UART_TX__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set BT_UART_TX__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set BT_UART_TX__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set BT_UART_TX__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set BT_UART_TX__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set BT_UART_TX__PS, CYREG_PRT6_PS
.set BT_UART_TX__SHIFT, 5
.set BT_UART_TX__SLW, CYREG_PRT6_SLW

/* ECG_ADC */
.set ECG_ADC_DEC__COHER, CYREG_DEC_COHER
.set ECG_ADC_DEC__CR, CYREG_DEC_CR
.set ECG_ADC_DEC__DR1, CYREG_DEC_DR1
.set ECG_ADC_DEC__DR2, CYREG_DEC_DR2
.set ECG_ADC_DEC__DR2H, CYREG_DEC_DR2H
.set ECG_ADC_DEC__GCOR, CYREG_DEC_GCOR
.set ECG_ADC_DEC__GCORH, CYREG_DEC_GCORH
.set ECG_ADC_DEC__GVAL, CYREG_DEC_GVAL
.set ECG_ADC_DEC__OCOR, CYREG_DEC_OCOR
.set ECG_ADC_DEC__OCORH, CYREG_DEC_OCORH
.set ECG_ADC_DEC__OCORM, CYREG_DEC_OCORM
.set ECG_ADC_DEC__OUTSAMP, CYREG_DEC_OUTSAMP
.set ECG_ADC_DEC__OUTSAMPH, CYREG_DEC_OUTSAMPH
.set ECG_ADC_DEC__OUTSAMPM, CYREG_DEC_OUTSAMPM
.set ECG_ADC_DEC__OUTSAMPS, CYREG_DEC_OUTSAMPS
.set ECG_ADC_DEC__PM_ACT_CFG, CYREG_PM_ACT_CFG10
.set ECG_ADC_DEC__PM_ACT_MSK, 0x01
.set ECG_ADC_DEC__PM_STBY_CFG, CYREG_PM_STBY_CFG10
.set ECG_ADC_DEC__PM_STBY_MSK, 0x01
.set ECG_ADC_DEC__SHIFT1, CYREG_DEC_SHIFT1
.set ECG_ADC_DEC__SHIFT2, CYREG_DEC_SHIFT2
.set ECG_ADC_DEC__SR, CYREG_DEC_SR
.set ECG_ADC_DEC__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DEC_M1
.set ECG_ADC_DEC__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DEC_M2
.set ECG_ADC_DEC__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DEC_M3
.set ECG_ADC_DEC__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DEC_M4
.set ECG_ADC_DEC__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DEC_M5
.set ECG_ADC_DEC__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DEC_M6
.set ECG_ADC_DEC__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DEC_M7
.set ECG_ADC_DEC__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DEC_M8
.set ECG_ADC_Delay_Timer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set ECG_ADC_Delay_Timer_TimerUDB_rstSts_stsreg__0__POS, 0
.set ECG_ADC_Delay_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set ECG_ADC_Delay_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set ECG_ADC_Delay_Timer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set ECG_ADC_Delay_Timer_TimerUDB_rstSts_stsreg__2__POS, 2
.set ECG_ADC_Delay_Timer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set ECG_ADC_Delay_Timer_TimerUDB_rstSts_stsreg__3__POS, 3
.set ECG_ADC_Delay_Timer_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set ECG_ADC_Delay_Timer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB11_MSK
.set ECG_ADC_Delay_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set ECG_ADC_Delay_Timer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB11_ST
.set ECG_ADC_Delay_Timer_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set ECG_ADC_Delay_Timer_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set ECG_ADC_Delay_Timer_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set ECG_ADC_Delay_Timer_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set ECG_ADC_Delay_Timer_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set ECG_ADC_Delay_Timer_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set ECG_ADC_Delay_Timer_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set ECG_ADC_Delay_Timer_TimerUDB_sT8_timerdp_u0__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set ECG_ADC_Delay_Timer_TimerUDB_sT8_timerdp_u0__A0_REG, CYREG_B0_UDB11_A0
.set ECG_ADC_Delay_Timer_TimerUDB_sT8_timerdp_u0__A1_REG, CYREG_B0_UDB11_A1
.set ECG_ADC_Delay_Timer_TimerUDB_sT8_timerdp_u0__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set ECG_ADC_Delay_Timer_TimerUDB_sT8_timerdp_u0__D0_REG, CYREG_B0_UDB11_D0
.set ECG_ADC_Delay_Timer_TimerUDB_sT8_timerdp_u0__D1_REG, CYREG_B0_UDB11_D1
.set ECG_ADC_Delay_Timer_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set ECG_ADC_Delay_Timer_TimerUDB_sT8_timerdp_u0__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set ECG_ADC_Delay_Timer_TimerUDB_sT8_timerdp_u0__F0_REG, CYREG_B0_UDB11_F0
.set ECG_ADC_Delay_Timer_TimerUDB_sT8_timerdp_u0__F1_REG, CYREG_B0_UDB11_F1
.set ECG_ADC_DSM__BUF0, CYREG_DSM0_BUF0
.set ECG_ADC_DSM__BUF1, CYREG_DSM0_BUF1
.set ECG_ADC_DSM__BUF2, CYREG_DSM0_BUF2
.set ECG_ADC_DSM__BUF3, CYREG_DSM0_BUF3
.set ECG_ADC_DSM__CLK, CYREG_DSM0_CLK
.set ECG_ADC_DSM__CR0, CYREG_DSM0_CR0
.set ECG_ADC_DSM__CR1, CYREG_DSM0_CR1
.set ECG_ADC_DSM__CR10, CYREG_DSM0_CR10
.set ECG_ADC_DSM__CR11, CYREG_DSM0_CR11
.set ECG_ADC_DSM__CR12, CYREG_DSM0_CR12
.set ECG_ADC_DSM__CR13, CYREG_DSM0_CR13
.set ECG_ADC_DSM__CR14, CYREG_DSM0_CR14
.set ECG_ADC_DSM__CR15, CYREG_DSM0_CR15
.set ECG_ADC_DSM__CR16, CYREG_DSM0_CR16
.set ECG_ADC_DSM__CR17, CYREG_DSM0_CR17
.set ECG_ADC_DSM__CR2, CYREG_DSM0_CR2
.set ECG_ADC_DSM__CR3, CYREG_DSM0_CR3
.set ECG_ADC_DSM__CR4, CYREG_DSM0_CR4
.set ECG_ADC_DSM__CR5, CYREG_DSM0_CR5
.set ECG_ADC_DSM__CR6, CYREG_DSM0_CR6
.set ECG_ADC_DSM__CR7, CYREG_DSM0_CR7
.set ECG_ADC_DSM__CR8, CYREG_DSM0_CR8
.set ECG_ADC_DSM__CR9, CYREG_DSM0_CR9
.set ECG_ADC_DSM__DEM0, CYREG_DSM0_DEM0
.set ECG_ADC_DSM__DEM1, CYREG_DSM0_DEM1
.set ECG_ADC_DSM__MISC, CYREG_DSM0_MISC
.set ECG_ADC_DSM__OUT0, CYREG_DSM0_OUT0
.set ECG_ADC_DSM__OUT1, CYREG_DSM0_OUT1
.set ECG_ADC_DSM__REF0, CYREG_DSM0_REF0
.set ECG_ADC_DSM__REF1, CYREG_DSM0_REF1
.set ECG_ADC_DSM__REF2, CYREG_DSM0_REF2
.set ECG_ADC_DSM__REF3, CYREG_DSM0_REF3
.set ECG_ADC_DSM__RSVD1, CYREG_DSM0_RSVD1
.set ECG_ADC_DSM__SW0, CYREG_DSM0_SW0
.set ECG_ADC_DSM__SW2, CYREG_DSM0_SW2
.set ECG_ADC_DSM__SW3, CYREG_DSM0_SW3
.set ECG_ADC_DSM__SW4, CYREG_DSM0_SW4
.set ECG_ADC_DSM__SW6, CYREG_DSM0_SW6
.set ECG_ADC_DSM__TR0, CYREG_NPUMP_DSM_TR0
.set ECG_ADC_DSM__TST0, CYREG_DSM0_TST0
.set ECG_ADC_DSM__TST1, CYREG_DSM0_TST1
.set ECG_ADC_EOC_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ECG_ADC_EOC_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ECG_ADC_EOC_ISR__INTC_MASK, 0x02
.set ECG_ADC_EOC_ISR__INTC_NUMBER, 1
.set ECG_ADC_EOC_ISR__INTC_PRIOR_NUM, 5
.set ECG_ADC_EOC_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set ECG_ADC_EOC_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ECG_ADC_EOC_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ECG_ADC_Ext_CP_Clk__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ECG_ADC_Ext_CP_Clk__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ECG_ADC_Ext_CP_Clk__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ECG_ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK, 0x07
.set ECG_ADC_Ext_CP_Clk__INDEX, 0x00
.set ECG_ADC_Ext_CP_Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ECG_ADC_Ext_CP_Clk__PM_ACT_MSK, 0x01
.set ECG_ADC_Ext_CP_Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ECG_ADC_Ext_CP_Clk__PM_STBY_MSK, 0x01
.set ECG_ADC_In__0__INTTYPE, CYREG_PICU4_INTTYPE0
.set ECG_ADC_In__0__MASK, 0x01
.set ECG_ADC_In__0__PC, CYREG_PRT4_PC0
.set ECG_ADC_In__0__PORT, 4
.set ECG_ADC_In__0__SHIFT, 0
.set ECG_ADC_In__AG, CYREG_PRT4_AG
.set ECG_ADC_In__AMUX, CYREG_PRT4_AMUX
.set ECG_ADC_In__BIE, CYREG_PRT4_BIE
.set ECG_ADC_In__BIT_MASK, CYREG_PRT4_BIT_MASK
.set ECG_ADC_In__BYP, CYREG_PRT4_BYP
.set ECG_ADC_In__CTL, CYREG_PRT4_CTL
.set ECG_ADC_In__DM0, CYREG_PRT4_DM0
.set ECG_ADC_In__DM1, CYREG_PRT4_DM1
.set ECG_ADC_In__DM2, CYREG_PRT4_DM2
.set ECG_ADC_In__DR, CYREG_PRT4_DR
.set ECG_ADC_In__INP_DIS, CYREG_PRT4_INP_DIS
.set ECG_ADC_In__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set ECG_ADC_In__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set ECG_ADC_In__LCD_EN, CYREG_PRT4_LCD_EN
.set ECG_ADC_In__MASK, 0x01
.set ECG_ADC_In__PORT, 4
.set ECG_ADC_In__PRT, CYREG_PRT4_PRT
.set ECG_ADC_In__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set ECG_ADC_In__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set ECG_ADC_In__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set ECG_ADC_In__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set ECG_ADC_In__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set ECG_ADC_In__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set ECG_ADC_In__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set ECG_ADC_In__PS, CYREG_PRT4_PS
.set ECG_ADC_In__SHIFT, 0
.set ECG_ADC_In__SLW, CYREG_PRT4_SLW
.set ECG_ADC_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ECG_ADC_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ECG_ADC_IRQ__INTC_MASK, 0x20000000
.set ECG_ADC_IRQ__INTC_NUMBER, 29
.set ECG_ADC_IRQ__INTC_PRIOR_NUM, 5
.set ECG_ADC_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_29
.set ECG_ADC_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ECG_ADC_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ECG_ADC_REF_DAC_SET_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ECG_ADC_REF_DAC_SET_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ECG_ADC_REF_DAC_SET_ISR__INTC_MASK, 0x04
.set ECG_ADC_REF_DAC_SET_ISR__INTC_NUMBER, 2
.set ECG_ADC_REF_DAC_SET_ISR__INTC_PRIOR_NUM, 5
.set ECG_ADC_REF_DAC_SET_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set ECG_ADC_REF_DAC_SET_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ECG_ADC_REF_DAC_SET_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ECG_ADC_REF_DAC_viDAC8__CR0, CYREG_DAC0_CR0
.set ECG_ADC_REF_DAC_viDAC8__CR1, CYREG_DAC0_CR1
.set ECG_ADC_REF_DAC_viDAC8__D, CYREG_DAC0_D
.set ECG_ADC_REF_DAC_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set ECG_ADC_REF_DAC_viDAC8__PM_ACT_MSK, 0x01
.set ECG_ADC_REF_DAC_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set ECG_ADC_REF_DAC_viDAC8__PM_STBY_MSK, 0x01
.set ECG_ADC_REF_DAC_viDAC8__STROBE, CYREG_DAC0_STROBE
.set ECG_ADC_REF_DAC_viDAC8__SW0, CYREG_DAC0_SW0
.set ECG_ADC_REF_DAC_viDAC8__SW2, CYREG_DAC0_SW2
.set ECG_ADC_REF_DAC_viDAC8__SW3, CYREG_DAC0_SW3
.set ECG_ADC_REF_DAC_viDAC8__SW4, CYREG_DAC0_SW4
.set ECG_ADC_REF_DAC_viDAC8__TR, CYREG_DAC0_TR
.set ECG_ADC_REF_DAC_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC0_M1
.set ECG_ADC_REF_DAC_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC0_M2
.set ECG_ADC_REF_DAC_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC0_M3
.set ECG_ADC_REF_DAC_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC0_M4
.set ECG_ADC_REF_DAC_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC0_M5
.set ECG_ADC_REF_DAC_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC0_M6
.set ECG_ADC_REF_DAC_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC0_M7
.set ECG_ADC_REF_DAC_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC0_M8
.set ECG_ADC_REF_DAC_viDAC8__TST, CYREG_DAC0_TST
.set ECG_ADC_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ECG_ADC_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ECG_ADC_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ECG_ADC_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ECG_ADC_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ECG_ADC_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ECG_ADC_theACLK__INDEX, 0x00
.set ECG_ADC_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ECG_ADC_theACLK__PM_ACT_MSK, 0x01
.set ECG_ADC_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ECG_ADC_theACLK__PM_STBY_MSK, 0x01

/* ECG_MuxControl_N */
.set ECG_MuxControl_N__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set ECG_MuxControl_N__0__MASK, 0x01
.set ECG_MuxControl_N__0__PC, CYREG_PRT0_PC0
.set ECG_MuxControl_N__0__PORT, 0
.set ECG_MuxControl_N__0__SHIFT, 0
.set ECG_MuxControl_N__1__INTTYPE, CYREG_PICU0_INTTYPE1
.set ECG_MuxControl_N__1__MASK, 0x02
.set ECG_MuxControl_N__1__PC, CYREG_PRT0_PC1
.set ECG_MuxControl_N__1__PORT, 0
.set ECG_MuxControl_N__1__SHIFT, 1
.set ECG_MuxControl_N__2__INTTYPE, CYREG_PICU0_INTTYPE2
.set ECG_MuxControl_N__2__MASK, 0x04
.set ECG_MuxControl_N__2__PC, CYREG_PRT0_PC2
.set ECG_MuxControl_N__2__PORT, 0
.set ECG_MuxControl_N__2__SHIFT, 2
.set ECG_MuxControl_N__AG, CYREG_PRT0_AG
.set ECG_MuxControl_N__AMUX, CYREG_PRT0_AMUX
.set ECG_MuxControl_N__BIE, CYREG_PRT0_BIE
.set ECG_MuxControl_N__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ECG_MuxControl_N__BYP, CYREG_PRT0_BYP
.set ECG_MuxControl_N__CTL, CYREG_PRT0_CTL
.set ECG_MuxControl_N__DM0, CYREG_PRT0_DM0
.set ECG_MuxControl_N__DM1, CYREG_PRT0_DM1
.set ECG_MuxControl_N__DM2, CYREG_PRT0_DM2
.set ECG_MuxControl_N__DR, CYREG_PRT0_DR
.set ECG_MuxControl_N__INP_DIS, CYREG_PRT0_INP_DIS
.set ECG_MuxControl_N__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ECG_MuxControl_N__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ECG_MuxControl_N__LCD_EN, CYREG_PRT0_LCD_EN
.set ECG_MuxControl_N__MASK, 0x07
.set ECG_MuxControl_N__PORT, 0
.set ECG_MuxControl_N__PRT, CYREG_PRT0_PRT
.set ECG_MuxControl_N__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ECG_MuxControl_N__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ECG_MuxControl_N__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ECG_MuxControl_N__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ECG_MuxControl_N__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ECG_MuxControl_N__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ECG_MuxControl_N__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ECG_MuxControl_N__PS, CYREG_PRT0_PS
.set ECG_MuxControl_N__SHIFT, 0
.set ECG_MuxControl_N__SLW, CYREG_PRT0_SLW

/* ECG_MuxControl_P */
.set ECG_MuxControl_P__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set ECG_MuxControl_P__0__MASK, 0x10
.set ECG_MuxControl_P__0__PC, CYREG_PRT0_PC4
.set ECG_MuxControl_P__0__PORT, 0
.set ECG_MuxControl_P__0__SHIFT, 4
.set ECG_MuxControl_P__1__INTTYPE, CYREG_PICU0_INTTYPE5
.set ECG_MuxControl_P__1__MASK, 0x20
.set ECG_MuxControl_P__1__PC, CYREG_PRT0_PC5
.set ECG_MuxControl_P__1__PORT, 0
.set ECG_MuxControl_P__1__SHIFT, 5
.set ECG_MuxControl_P__2__INTTYPE, CYREG_PICU0_INTTYPE6
.set ECG_MuxControl_P__2__MASK, 0x40
.set ECG_MuxControl_P__2__PC, CYREG_PRT0_PC6
.set ECG_MuxControl_P__2__PORT, 0
.set ECG_MuxControl_P__2__SHIFT, 6
.set ECG_MuxControl_P__AG, CYREG_PRT0_AG
.set ECG_MuxControl_P__AMUX, CYREG_PRT0_AMUX
.set ECG_MuxControl_P__BIE, CYREG_PRT0_BIE
.set ECG_MuxControl_P__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ECG_MuxControl_P__BYP, CYREG_PRT0_BYP
.set ECG_MuxControl_P__CTL, CYREG_PRT0_CTL
.set ECG_MuxControl_P__DM0, CYREG_PRT0_DM0
.set ECG_MuxControl_P__DM1, CYREG_PRT0_DM1
.set ECG_MuxControl_P__DM2, CYREG_PRT0_DM2
.set ECG_MuxControl_P__DR, CYREG_PRT0_DR
.set ECG_MuxControl_P__INP_DIS, CYREG_PRT0_INP_DIS
.set ECG_MuxControl_P__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ECG_MuxControl_P__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ECG_MuxControl_P__LCD_EN, CYREG_PRT0_LCD_EN
.set ECG_MuxControl_P__MASK, 0x70
.set ECG_MuxControl_P__PORT, 0
.set ECG_MuxControl_P__PRT, CYREG_PRT0_PRT
.set ECG_MuxControl_P__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ECG_MuxControl_P__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ECG_MuxControl_P__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ECG_MuxControl_P__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ECG_MuxControl_P__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ECG_MuxControl_P__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ECG_MuxControl_P__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ECG_MuxControl_P__PS, CYREG_PRT0_PS
.set ECG_MuxControl_P__SHIFT, 4
.set ECG_MuxControl_P__SLW, CYREG_PRT0_SLW

/* ECG_Mux_N_ENB */
.set ECG_Mux_N_ENB__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set ECG_Mux_N_ENB__0__MASK, 0x08
.set ECG_Mux_N_ENB__0__PC, CYREG_PRT0_PC3
.set ECG_Mux_N_ENB__0__PORT, 0
.set ECG_Mux_N_ENB__0__SHIFT, 3
.set ECG_Mux_N_ENB__AG, CYREG_PRT0_AG
.set ECG_Mux_N_ENB__AMUX, CYREG_PRT0_AMUX
.set ECG_Mux_N_ENB__BIE, CYREG_PRT0_BIE
.set ECG_Mux_N_ENB__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ECG_Mux_N_ENB__BYP, CYREG_PRT0_BYP
.set ECG_Mux_N_ENB__CTL, CYREG_PRT0_CTL
.set ECG_Mux_N_ENB__DM0, CYREG_PRT0_DM0
.set ECG_Mux_N_ENB__DM1, CYREG_PRT0_DM1
.set ECG_Mux_N_ENB__DM2, CYREG_PRT0_DM2
.set ECG_Mux_N_ENB__DR, CYREG_PRT0_DR
.set ECG_Mux_N_ENB__INP_DIS, CYREG_PRT0_INP_DIS
.set ECG_Mux_N_ENB__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ECG_Mux_N_ENB__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ECG_Mux_N_ENB__LCD_EN, CYREG_PRT0_LCD_EN
.set ECG_Mux_N_ENB__MASK, 0x08
.set ECG_Mux_N_ENB__PORT, 0
.set ECG_Mux_N_ENB__PRT, CYREG_PRT0_PRT
.set ECG_Mux_N_ENB__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ECG_Mux_N_ENB__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ECG_Mux_N_ENB__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ECG_Mux_N_ENB__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ECG_Mux_N_ENB__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ECG_Mux_N_ENB__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ECG_Mux_N_ENB__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ECG_Mux_N_ENB__PS, CYREG_PRT0_PS
.set ECG_Mux_N_ENB__SHIFT, 3
.set ECG_Mux_N_ENB__SLW, CYREG_PRT0_SLW

/* ECG_Mux_P_ENB */
.set ECG_Mux_P_ENB__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set ECG_Mux_P_ENB__0__MASK, 0x80
.set ECG_Mux_P_ENB__0__PC, CYREG_PRT0_PC7
.set ECG_Mux_P_ENB__0__PORT, 0
.set ECG_Mux_P_ENB__0__SHIFT, 7
.set ECG_Mux_P_ENB__AG, CYREG_PRT0_AG
.set ECG_Mux_P_ENB__AMUX, CYREG_PRT0_AMUX
.set ECG_Mux_P_ENB__BIE, CYREG_PRT0_BIE
.set ECG_Mux_P_ENB__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ECG_Mux_P_ENB__BYP, CYREG_PRT0_BYP
.set ECG_Mux_P_ENB__CTL, CYREG_PRT0_CTL
.set ECG_Mux_P_ENB__DM0, CYREG_PRT0_DM0
.set ECG_Mux_P_ENB__DM1, CYREG_PRT0_DM1
.set ECG_Mux_P_ENB__DM2, CYREG_PRT0_DM2
.set ECG_Mux_P_ENB__DR, CYREG_PRT0_DR
.set ECG_Mux_P_ENB__INP_DIS, CYREG_PRT0_INP_DIS
.set ECG_Mux_P_ENB__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ECG_Mux_P_ENB__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ECG_Mux_P_ENB__LCD_EN, CYREG_PRT0_LCD_EN
.set ECG_Mux_P_ENB__MASK, 0x80
.set ECG_Mux_P_ENB__PORT, 0
.set ECG_Mux_P_ENB__PRT, CYREG_PRT0_PRT
.set ECG_Mux_P_ENB__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ECG_Mux_P_ENB__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ECG_Mux_P_ENB__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ECG_Mux_P_ENB__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ECG_Mux_P_ENB__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ECG_Mux_P_ENB__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ECG_Mux_P_ENB__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ECG_Mux_P_ENB__PS, CYREG_PRT0_PS
.set ECG_Mux_P_ENB__SHIFT, 7
.set ECG_Mux_P_ENB__SLW, CYREG_PRT0_SLW

/* ECG_REF_ADC_ADC_SAR */
.set ECG_REF_ADC_ADC_SAR__CLK, CYREG_SAR0_CLK
.set ECG_REF_ADC_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set ECG_REF_ADC_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set ECG_REF_ADC_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set ECG_REF_ADC_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set ECG_REF_ADC_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set ECG_REF_ADC_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set ECG_REF_ADC_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set ECG_REF_ADC_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ECG_REF_ADC_ADC_SAR__PM_ACT_MSK, 0x01
.set ECG_REF_ADC_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ECG_REF_ADC_ADC_SAR__PM_STBY_MSK, 0x01
.set ECG_REF_ADC_ADC_SAR__SW0, CYREG_SAR0_SW0
.set ECG_REF_ADC_ADC_SAR__SW2, CYREG_SAR0_SW2
.set ECG_REF_ADC_ADC_SAR__SW3, CYREG_SAR0_SW3
.set ECG_REF_ADC_ADC_SAR__SW4, CYREG_SAR0_SW4
.set ECG_REF_ADC_ADC_SAR__SW6, CYREG_SAR0_SW6
.set ECG_REF_ADC_ADC_SAR__TR0, CYREG_SAR0_TR0
.set ECG_REF_ADC_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set ECG_REF_ADC_ADC_SAR__WRK1, CYREG_SAR0_WRK1

/* ECG_REF_ADC_EOC_ISR */
.set ECG_REF_ADC_EOC_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ECG_REF_ADC_EOC_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ECG_REF_ADC_EOC_ISR__INTC_MASK, 0x08
.set ECG_REF_ADC_EOC_ISR__INTC_NUMBER, 3
.set ECG_REF_ADC_EOC_ISR__INTC_PRIOR_NUM, 5
.set ECG_REF_ADC_EOC_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set ECG_REF_ADC_EOC_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ECG_REF_ADC_EOC_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ECG_REF_ADC_IRQ */
.set ECG_REF_ADC_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ECG_REF_ADC_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ECG_REF_ADC_IRQ__INTC_MASK, 0x10
.set ECG_REF_ADC_IRQ__INTC_NUMBER, 4
.set ECG_REF_ADC_IRQ__INTC_PRIOR_NUM, 5
.set ECG_REF_ADC_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set ECG_REF_ADC_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ECG_REF_ADC_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ECG_REF_ADC_theACLK */
.set ECG_REF_ADC_theACLK__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set ECG_REF_ADC_theACLK__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set ECG_REF_ADC_theACLK__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set ECG_REF_ADC_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ECG_REF_ADC_theACLK__INDEX, 0x02
.set ECG_REF_ADC_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ECG_REF_ADC_theACLK__PM_ACT_MSK, 0x04
.set ECG_REF_ADC_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ECG_REF_ADC_theACLK__PM_STBY_MSK, 0x04

/* ECG_REF_DRIVE */
.set ECG_REF_DRIVE__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set ECG_REF_DRIVE__0__MASK, 0x40
.set ECG_REF_DRIVE__0__PC, CYREG_PRT3_PC6
.set ECG_REF_DRIVE__0__PORT, 3
.set ECG_REF_DRIVE__0__SHIFT, 6
.set ECG_REF_DRIVE__AG, CYREG_PRT3_AG
.set ECG_REF_DRIVE__AMUX, CYREG_PRT3_AMUX
.set ECG_REF_DRIVE__BIE, CYREG_PRT3_BIE
.set ECG_REF_DRIVE__BIT_MASK, CYREG_PRT3_BIT_MASK
.set ECG_REF_DRIVE__BYP, CYREG_PRT3_BYP
.set ECG_REF_DRIVE__CTL, CYREG_PRT3_CTL
.set ECG_REF_DRIVE__DM0, CYREG_PRT3_DM0
.set ECG_REF_DRIVE__DM1, CYREG_PRT3_DM1
.set ECG_REF_DRIVE__DM2, CYREG_PRT3_DM2
.set ECG_REF_DRIVE__DR, CYREG_PRT3_DR
.set ECG_REF_DRIVE__INP_DIS, CYREG_PRT3_INP_DIS
.set ECG_REF_DRIVE__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set ECG_REF_DRIVE__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set ECG_REF_DRIVE__LCD_EN, CYREG_PRT3_LCD_EN
.set ECG_REF_DRIVE__MASK, 0x40
.set ECG_REF_DRIVE__PORT, 3
.set ECG_REF_DRIVE__PRT, CYREG_PRT3_PRT
.set ECG_REF_DRIVE__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set ECG_REF_DRIVE__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set ECG_REF_DRIVE__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set ECG_REF_DRIVE__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set ECG_REF_DRIVE__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set ECG_REF_DRIVE__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set ECG_REF_DRIVE__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set ECG_REF_DRIVE__PS, CYREG_PRT3_PS
.set ECG_REF_DRIVE__SHIFT, 6
.set ECG_REF_DRIVE__SLW, CYREG_PRT3_SLW
.set ECG_REF_DRIVE_DAC_viDAC8__CR0, CYREG_DAC1_CR0
.set ECG_REF_DRIVE_DAC_viDAC8__CR1, CYREG_DAC1_CR1
.set ECG_REF_DRIVE_DAC_viDAC8__D, CYREG_DAC1_D
.set ECG_REF_DRIVE_DAC_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set ECG_REF_DRIVE_DAC_viDAC8__PM_ACT_MSK, 0x02
.set ECG_REF_DRIVE_DAC_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set ECG_REF_DRIVE_DAC_viDAC8__PM_STBY_MSK, 0x02
.set ECG_REF_DRIVE_DAC_viDAC8__STROBE, CYREG_DAC1_STROBE
.set ECG_REF_DRIVE_DAC_viDAC8__SW0, CYREG_DAC1_SW0
.set ECG_REF_DRIVE_DAC_viDAC8__SW2, CYREG_DAC1_SW2
.set ECG_REF_DRIVE_DAC_viDAC8__SW3, CYREG_DAC1_SW3
.set ECG_REF_DRIVE_DAC_viDAC8__SW4, CYREG_DAC1_SW4
.set ECG_REF_DRIVE_DAC_viDAC8__TR, CYREG_DAC1_TR
.set ECG_REF_DRIVE_DAC_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC1_M1
.set ECG_REF_DRIVE_DAC_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC1_M2
.set ECG_REF_DRIVE_DAC_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC1_M3
.set ECG_REF_DRIVE_DAC_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC1_M4
.set ECG_REF_DRIVE_DAC_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC1_M5
.set ECG_REF_DRIVE_DAC_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC1_M6
.set ECG_REF_DRIVE_DAC_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC1_M7
.set ECG_REF_DRIVE_DAC_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC1_M8
.set ECG_REF_DRIVE_DAC_viDAC8__TST, CYREG_DAC1_TST

/* ECG_RL_DRIVE */
.set ECG_RL_DRIVE__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set ECG_RL_DRIVE__0__MASK, 0x80
.set ECG_RL_DRIVE__0__PC, CYREG_PRT3_PC7
.set ECG_RL_DRIVE__0__PORT, 3
.set ECG_RL_DRIVE__0__SHIFT, 7
.set ECG_RL_DRIVE__AG, CYREG_PRT3_AG
.set ECG_RL_DRIVE__AMUX, CYREG_PRT3_AMUX
.set ECG_RL_DRIVE__BIE, CYREG_PRT3_BIE
.set ECG_RL_DRIVE__BIT_MASK, CYREG_PRT3_BIT_MASK
.set ECG_RL_DRIVE__BYP, CYREG_PRT3_BYP
.set ECG_RL_DRIVE__CTL, CYREG_PRT3_CTL
.set ECG_RL_DRIVE__DM0, CYREG_PRT3_DM0
.set ECG_RL_DRIVE__DM1, CYREG_PRT3_DM1
.set ECG_RL_DRIVE__DM2, CYREG_PRT3_DM2
.set ECG_RL_DRIVE__DR, CYREG_PRT3_DR
.set ECG_RL_DRIVE__INP_DIS, CYREG_PRT3_INP_DIS
.set ECG_RL_DRIVE__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set ECG_RL_DRIVE__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set ECG_RL_DRIVE__LCD_EN, CYREG_PRT3_LCD_EN
.set ECG_RL_DRIVE__MASK, 0x80
.set ECG_RL_DRIVE__PORT, 3
.set ECG_RL_DRIVE__PRT, CYREG_PRT3_PRT
.set ECG_RL_DRIVE__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set ECG_RL_DRIVE__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set ECG_RL_DRIVE__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set ECG_RL_DRIVE__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set ECG_RL_DRIVE__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set ECG_RL_DRIVE__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set ECG_RL_DRIVE__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set ECG_RL_DRIVE__PS, CYREG_PRT3_PS
.set ECG_RL_DRIVE__SHIFT, 7
.set ECG_RL_DRIVE__SLW, CYREG_PRT3_SLW
.set ECG_RL_DRIVE_DAC_viDAC8__CR0, CYREG_DAC3_CR0
.set ECG_RL_DRIVE_DAC_viDAC8__CR1, CYREG_DAC3_CR1
.set ECG_RL_DRIVE_DAC_viDAC8__D, CYREG_DAC3_D
.set ECG_RL_DRIVE_DAC_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set ECG_RL_DRIVE_DAC_viDAC8__PM_ACT_MSK, 0x08
.set ECG_RL_DRIVE_DAC_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set ECG_RL_DRIVE_DAC_viDAC8__PM_STBY_MSK, 0x08
.set ECG_RL_DRIVE_DAC_viDAC8__STROBE, CYREG_DAC3_STROBE
.set ECG_RL_DRIVE_DAC_viDAC8__SW0, CYREG_DAC3_SW0
.set ECG_RL_DRIVE_DAC_viDAC8__SW2, CYREG_DAC3_SW2
.set ECG_RL_DRIVE_DAC_viDAC8__SW3, CYREG_DAC3_SW3
.set ECG_RL_DRIVE_DAC_viDAC8__SW4, CYREG_DAC3_SW4
.set ECG_RL_DRIVE_DAC_viDAC8__TR, CYREG_DAC3_TR
.set ECG_RL_DRIVE_DAC_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC3_M1
.set ECG_RL_DRIVE_DAC_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC3_M2
.set ECG_RL_DRIVE_DAC_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC3_M3
.set ECG_RL_DRIVE_DAC_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC3_M4
.set ECG_RL_DRIVE_DAC_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC3_M5
.set ECG_RL_DRIVE_DAC_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC3_M6
.set ECG_RL_DRIVE_DAC_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC3_M7
.set ECG_RL_DRIVE_DAC_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC3_M8
.set ECG_RL_DRIVE_DAC_viDAC8__TST, CYREG_DAC3_TST

/* LED0 */
.set LED0__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set LED0__0__MASK, 0x01
.set LED0__0__PC, CYREG_PRT2_PC0
.set LED0__0__PORT, 2
.set LED0__0__SHIFT, 0
.set LED0__AG, CYREG_PRT2_AG
.set LED0__AMUX, CYREG_PRT2_AMUX
.set LED0__BIE, CYREG_PRT2_BIE
.set LED0__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LED0__BYP, CYREG_PRT2_BYP
.set LED0__CTL, CYREG_PRT2_CTL
.set LED0__DM0, CYREG_PRT2_DM0
.set LED0__DM1, CYREG_PRT2_DM1
.set LED0__DM2, CYREG_PRT2_DM2
.set LED0__DR, CYREG_PRT2_DR
.set LED0__INP_DIS, CYREG_PRT2_INP_DIS
.set LED0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LED0__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LED0__LCD_EN, CYREG_PRT2_LCD_EN
.set LED0__MASK, 0x01
.set LED0__PORT, 2
.set LED0__PRT, CYREG_PRT2_PRT
.set LED0__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LED0__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LED0__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LED0__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LED0__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LED0__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LED0__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LED0__PS, CYREG_PRT2_PS
.set LED0__SHIFT, 0
.set LED0__SLW, CYREG_PRT2_SLW

/* LED1 */
.set LED1__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set LED1__0__MASK, 0x02
.set LED1__0__PC, CYREG_PRT2_PC1
.set LED1__0__PORT, 2
.set LED1__0__SHIFT, 1
.set LED1__AG, CYREG_PRT2_AG
.set LED1__AMUX, CYREG_PRT2_AMUX
.set LED1__BIE, CYREG_PRT2_BIE
.set LED1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LED1__BYP, CYREG_PRT2_BYP
.set LED1__CTL, CYREG_PRT2_CTL
.set LED1__DM0, CYREG_PRT2_DM0
.set LED1__DM1, CYREG_PRT2_DM1
.set LED1__DM2, CYREG_PRT2_DM2
.set LED1__DR, CYREG_PRT2_DR
.set LED1__INP_DIS, CYREG_PRT2_INP_DIS
.set LED1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LED1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LED1__LCD_EN, CYREG_PRT2_LCD_EN
.set LED1__MASK, 0x02
.set LED1__PORT, 2
.set LED1__PRT, CYREG_PRT2_PRT
.set LED1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LED1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LED1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LED1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LED1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LED1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LED1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LED1__PS, CYREG_PRT2_PS
.set LED1__SHIFT, 1
.set LED1__SLW, CYREG_PRT2_SLW

/* PB1 */
.set PB1__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set PB1__0__MASK, 0x04
.set PB1__0__PC, CYREG_PRT2_PC2
.set PB1__0__PORT, 2
.set PB1__0__SHIFT, 2
.set PB1__AG, CYREG_PRT2_AG
.set PB1__AMUX, CYREG_PRT2_AMUX
.set PB1__BIE, CYREG_PRT2_BIE
.set PB1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set PB1__BYP, CYREG_PRT2_BYP
.set PB1__CTL, CYREG_PRT2_CTL
.set PB1__DM0, CYREG_PRT2_DM0
.set PB1__DM1, CYREG_PRT2_DM1
.set PB1__DM2, CYREG_PRT2_DM2
.set PB1__DR, CYREG_PRT2_DR
.set PB1__INP_DIS, CYREG_PRT2_INP_DIS
.set PB1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set PB1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set PB1__LCD_EN, CYREG_PRT2_LCD_EN
.set PB1__MASK, 0x04
.set PB1__PORT, 2
.set PB1__PRT, CYREG_PRT2_PRT
.set PB1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set PB1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set PB1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set PB1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set PB1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set PB1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set PB1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set PB1__PS, CYREG_PRT2_PS
.set PB1__SHIFT, 2
.set PB1__SLW, CYREG_PRT2_SLW

/* Sample_Clock */
.set Sample_Clock__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set Sample_Clock__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set Sample_Clock__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set Sample_Clock__CFG2_SRC_SEL_MASK, 0x07
.set Sample_Clock__INDEX, 0x04
.set Sample_Clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Sample_Clock__PM_ACT_MSK, 0x10
.set Sample_Clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Sample_Clock__PM_STBY_MSK, 0x10

/* Timer_Clock */
.set Timer_Clock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set Timer_Clock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set Timer_Clock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set Timer_Clock__CFG2_SRC_SEL_MASK, 0x07
.set Timer_Clock__INDEX, 0x03
.set Timer_Clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Timer_Clock__PM_ACT_MSK, 0x08
.set Timer_Clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Timer_Clock__PM_STBY_MSK, 0x08

/* USBUART */
.set USBUART_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_arb_int__INTC_MASK, 0x400000
.set USBUART_arb_int__INTC_NUMBER, 22
.set USBUART_arb_int__INTC_PRIOR_NUM, 6
.set USBUART_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USBUART_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_bus_reset__INTC_MASK, 0x800000
.set USBUART_bus_reset__INTC_NUMBER, 23
.set USBUART_bus_reset__INTC_PRIOR_NUM, 6
.set USBUART_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set USBUART_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_Dm__0__INTTYPE, CYREG_PICU15_INTTYPE7
.set USBUART_Dm__0__MASK, 0x80
.set USBUART_Dm__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set USBUART_Dm__0__PORT, 15
.set USBUART_Dm__0__SHIFT, 7
.set USBUART_Dm__AG, CYREG_PRT15_AG
.set USBUART_Dm__AMUX, CYREG_PRT15_AMUX
.set USBUART_Dm__BIE, CYREG_PRT15_BIE
.set USBUART_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_Dm__BYP, CYREG_PRT15_BYP
.set USBUART_Dm__CTL, CYREG_PRT15_CTL
.set USBUART_Dm__DM0, CYREG_PRT15_DM0
.set USBUART_Dm__DM1, CYREG_PRT15_DM1
.set USBUART_Dm__DM2, CYREG_PRT15_DM2
.set USBUART_Dm__DR, CYREG_PRT15_DR
.set USBUART_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_Dm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_Dm__MASK, 0x80
.set USBUART_Dm__PORT, 15
.set USBUART_Dm__PRT, CYREG_PRT15_PRT
.set USBUART_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_Dm__PS, CYREG_PRT15_PS
.set USBUART_Dm__SHIFT, 7
.set USBUART_Dm__SLW, CYREG_PRT15_SLW
.set USBUART_Dp__0__INTTYPE, CYREG_PICU15_INTTYPE6
.set USBUART_Dp__0__MASK, 0x40
.set USBUART_Dp__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set USBUART_Dp__0__PORT, 15
.set USBUART_Dp__0__SHIFT, 6
.set USBUART_Dp__AG, CYREG_PRT15_AG
.set USBUART_Dp__AMUX, CYREG_PRT15_AMUX
.set USBUART_Dp__BIE, CYREG_PRT15_BIE
.set USBUART_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_Dp__BYP, CYREG_PRT15_BYP
.set USBUART_Dp__CTL, CYREG_PRT15_CTL
.set USBUART_Dp__DM0, CYREG_PRT15_DM0
.set USBUART_Dp__DM1, CYREG_PRT15_DM1
.set USBUART_Dp__DM2, CYREG_PRT15_DM2
.set USBUART_Dp__DR, CYREG_PRT15_DR
.set USBUART_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set USBUART_Dp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_Dp__MASK, 0x40
.set USBUART_Dp__PORT, 15
.set USBUART_Dp__PRT, CYREG_PRT15_PRT
.set USBUART_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_Dp__PS, CYREG_PRT15_PS
.set USBUART_Dp__SHIFT, 6
.set USBUART_Dp__SLW, CYREG_PRT15_SLW
.set USBUART_Dp__SNAP, CYREG_PICU_15_SNAP_15
.set USBUART_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_dp_int__INTC_MASK, 0x1000
.set USBUART_dp_int__INTC_NUMBER, 12
.set USBUART_dp_int__INTC_PRIOR_NUM, 6
.set USBUART_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set USBUART_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_0__INTC_MASK, 0x1000000
.set USBUART_ep_0__INTC_NUMBER, 24
.set USBUART_ep_0__INTC_PRIOR_NUM, 6
.set USBUART_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set USBUART_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_1__INTC_MASK, 0x20
.set USBUART_ep_1__INTC_NUMBER, 5
.set USBUART_ep_1__INTC_PRIOR_NUM, 6
.set USBUART_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set USBUART_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_2__INTC_MASK, 0x40
.set USBUART_ep_2__INTC_NUMBER, 6
.set USBUART_ep_2__INTC_PRIOR_NUM, 6
.set USBUART_ep_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set USBUART_ep_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_3__INTC_MASK, 0x80
.set USBUART_ep_3__INTC_NUMBER, 7
.set USBUART_ep_3__INTC_PRIOR_NUM, 7
.set USBUART_ep_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_7
.set USBUART_ep_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USBUART_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USBUART_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USBUART_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USBUART_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USBUART_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USBUART_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USBUART_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USBUART_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USBUART_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USBUART_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USBUART_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USBUART_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USBUART_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USBUART_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USBUART_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USBUART_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USBUART_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USBUART_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USBUART_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USBUART_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USBUART_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USBUART_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USBUART_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USBUART_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USBUART_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USBUART_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USBUART_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USBUART_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USBUART_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USBUART_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USBUART_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USBUART_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USBUART_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USBUART_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USBUART_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USBUART_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USBUART_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USBUART_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USBUART_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USBUART_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USBUART_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USBUART_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USBUART_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USBUART_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USBUART_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USBUART_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USBUART_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USBUART_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USBUART_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USBUART_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USBUART_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USBUART_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USBUART_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USBUART_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USBUART_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USBUART_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USBUART_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USBUART_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USBUART_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USBUART_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USBUART_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USBUART_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USBUART_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USBUART_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USBUART_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USBUART_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USBUART_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USBUART_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USBUART_USB__CR0, CYREG_USB_CR0
.set USBUART_USB__CR1, CYREG_USB_CR1
.set USBUART_USB__CWA, CYREG_USB_CWA
.set USBUART_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USBUART_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USBUART_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USBUART_USB__DYN_RECONFIG, CYREG_USB_DYN_RECONFIG
.set USBUART_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USBUART_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USBUART_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USBUART_USB__EP0_CR, CYREG_USB_EP0_CR
.set USBUART_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USBUART_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USBUART_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USBUART_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USBUART_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USBUART_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USBUART_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USBUART_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USBUART_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USBUART_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USBUART_USB__PM_ACT_MSK, 0x01
.set USBUART_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USBUART_USB__PM_STBY_MSK, 0x01
.set USBUART_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USBUART_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USBUART_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USBUART_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USBUART_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USBUART_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USBUART_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USBUART_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USBUART_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USBUART_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USBUART_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USBUART_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USBUART_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USBUART_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USBUART_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USBUART_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USBUART_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USBUART_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USBUART_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USBUART_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USBUART_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USBUART_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USBUART_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USBUART_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USBUART_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USBUART_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USBUART_USB__SOF0, CYREG_USB_SOF0
.set USBUART_USB__SOF1, CYREG_USB_SOF1
.set USBUART_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN
.set USBUART_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USBUART_USB__USBIO_CR1, CYREG_USB_USBIO_CR1

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 80000000
.set BCLK__BUS_CLK__KHZ, 80000
.set BCLK__BUS_CLK__MHZ, 80
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 16
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E160069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 16
.set CYDEV_CHIP_MEMBER_4D, 12
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 17
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 15
.set CYDEV_CHIP_MEMBER_4I, 21
.set CYDEV_CHIP_MEMBER_4J, 13
.set CYDEV_CHIP_MEMBER_4K, 14
.set CYDEV_CHIP_MEMBER_4L, 20
.set CYDEV_CHIP_MEMBER_4M, 19
.set CYDEV_CHIP_MEMBER_4N, 9
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 18
.set CYDEV_CHIP_MEMBER_4Q, 11
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 22
.set CYDEV_CHIP_MEMBER_FM3, 26
.set CYDEV_CHIP_MEMBER_FM4, 27
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 23
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 24
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 25
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 0
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000001F
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 2
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000400
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
