# ðŸ”¢ 1-Bit Full Adder in Logisim

This project implements a **1-bit full adder** using **basic logic gates** in [Logisim Evolution](https://github.com/reds-heig/logisim-evolution), a graphical tool for designing and simulating digital logic circuits.

---

## ðŸ§  What Is a 1-Bit Full Adder?

A **1-bit full adder** is a combinational digital circuit that performs the addition of three input bits:
- `A` â€“ First input bit
- `B` â€“ Second input bit
- `Cin` â€“ Carry-in (from previous bit)

### It produces two outputs:
- `Sum` â€“ The resulting sum bit
- `Cout` â€“ Carry-out to the next bit

---

## ðŸ“Š Truth Table

| A | B | Cin | Sum | Cout |
|---|---|-----|-----|------|
| 0 | 0 | 0   |  0  |  0   |
| 0 | 0 | 1   |  1  |  0   |
| 0 | 1 | 0   |  1  |  0   |
| 0 | 1 | 1   |  0  |  1   |
| 1 | 0 | 0   |  1  |  0   |
| 1 | 0 | 1   |  0  |  1   |
| 1 | 1 | 0   |  0  |  1   |
| 1 | 1 | 1   |  1  |  1   |

---

## ðŸ§® Boolean Expressions

- **Sum** = `A âŠ• B âŠ• Cin`
- **Cout** = `(A âˆ§ B) âˆ¨ (B âˆ§ Cin) âˆ¨ (A âˆ§ Cin)`

---

## ðŸ› ï¸ How to Simulate

1. Open **Logisim Evolution**.
2. Create a new circuit.
3. Add the following components:
   - 3 input pins: `A`, `B`, and `Cin`
   - 2 XOR gates
   - 3 AND gates
   - 2 OR gates
   - 2 output pins: `Sum`, `Cout`
4. Wire them according to the boolean expressions above.
5. Simulate by toggling input values.

---

## ðŸ“‚ Files Included

- `1bit_full_adder.circ` â€“ Logisim Evolution circuit file
- `README.md` â€“ Project documentation

---

## ðŸ“¸ Screenshot

> ![1-bit full adder circuit](https://github.com/user-attachments/assets/6a9dfd5b-5af1-421b-a0c1-fcdebc0ee2e8)

---

## ðŸ“š References

- [Logisim Evolution GitHub](https://github.com/reds-heig/logisim-evolution)
- Digital Logic Design textbooks

---

## ðŸ“œ License

This project is open-source and free to use under the [MIT License](LICENSE).

---
