Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date              : Sun Aug 10 18:39:08 2025
| Host              : DESKTOP-INFKKCG running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file RGB2YCbCr_timing_summary_routed.rpt -pb RGB2YCbCr_timing_summary_routed.pb -rpx RGB2YCbCr_timing_summary_routed.rpx -warn_on_violation
| Design            : RGB2YCbCr
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                  Violations  
---------  --------  -----------------------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                                 1           
NTCN-11    Warning   CLOCK_DEDICATED_ROUTE net not driven by global clock buffer  1           
TIMING-18  Warning   Missing input or output delay                                47          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (27)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (27)
-------------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.944        0.000                      0                  416        0.012        0.000                      0                  416        1.134        0.000                       0                   216  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
ref_clk  {0.000 1.666}        3.333           300.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ref_clk             1.944        0.000                      0                  378        0.012        0.000                      0                  378        1.134        0.000                       0                   216  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  ref_clk            ref_clk                  2.083        0.000                      0                   38        0.137        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      ref_clk       


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ref_clk                     
(none)                      ref_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ref_clk
  To Clock:  ref_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.944ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.944ns  (required time - arrival time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        1.370ns  (logic 0.480ns (35.038%)  route 0.890ns (64.962%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.892ns = ( 7.225 - 3.333 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    1.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.019ns (routing 1.158ns, distribution 0.861ns)
  Clock Net Delay (Destination): 1.778ns (routing 1.050ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         2.019     5.339    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/s_aclk
    SLICE_X93Y230        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y230        FDPE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     5.418 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/Q
                         net (fo=5, routed)           0.304     5.723    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0
    SLICE_X95Y230        LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.161     5.884 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_full_fb_i_i_3/O
                         net (fo=6, routed)           0.274     6.157    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_reg
    SLICE_X93Y230        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     6.245 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_4/O
                         net (fo=1, routed)           0.123     6.368    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_i_reg_1
    SLICE_X93Y230        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     6.520 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.189     6.709    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_0
    SLICE_X93Y230        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    P10                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     3.628 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.628    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.628 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     5.423    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.447 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.778     7.225    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/s_aclk
    SLICE_X93Y230        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              1.438     8.663    
                         clock uncertainty           -0.035     8.628    
    SLICE_X93Y230        FDPE (Setup_GFF_SLICEM_C_D)
                                                      0.025     8.653    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          8.653    
                         arrival time                          -6.709    
  -------------------------------------------------------------------
                         slack                                  1.944    

Slack (MET) :             2.075ns  (required time - arrival time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.480ns (38.743%)  route 0.759ns (61.257%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.892ns = ( 7.225 - 3.333 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    1.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.019ns (routing 1.158ns, distribution 0.861ns)
  Clock Net Delay (Destination): 1.778ns (routing 1.050ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         2.019     5.339    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/s_aclk
    SLICE_X93Y230        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y230        FDPE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     5.418 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/Q
                         net (fo=5, routed)           0.304     5.723    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0
    SLICE_X95Y230        LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.161     5.884 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_full_fb_i_i_3/O
                         net (fo=6, routed)           0.274     6.157    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_reg
    SLICE_X93Y230        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     6.245 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_4/O
                         net (fo=1, routed)           0.123     6.368    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_i_reg_1
    SLICE_X93Y230        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     6.520 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.058     6.578    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_0
    SLICE_X93Y230        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    P10                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     3.628 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.628    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.628 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     5.423    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.447 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.778     7.225    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/s_aclk
    SLICE_X93Y230        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              1.438     8.663    
                         clock uncertainty           -0.035     8.628    
    SLICE_X93Y230        FDPE (Setup_HFF_SLICEM_C_D)
                                                      0.025     8.653    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.653    
                         arrival time                          -6.578    
  -------------------------------------------------------------------
                         slack                                  2.075    

Slack (MET) :             2.109ns  (required time - arrival time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        1.166ns  (logic 0.416ns (35.692%)  route 0.750ns (64.308%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.882ns = ( 7.215 - 3.333 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    1.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.008ns (routing 1.158ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.768ns (routing 1.050ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         2.008     5.328    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X94Y231        FDCE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y231        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     5.409 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=18, routed)          0.351     5.761    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]_0[2]
    SLICE_X93Y230        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     5.909 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_6/O
                         net (fo=1, routed)           0.089     5.998    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_6_n_0
    SLICE_X93Y230        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     6.088 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_3/O
                         net (fo=2, routed)           0.088     6.176    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_4
    SLICE_X94Y230        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     6.273 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.221     6.494    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb
    SLICE_X94Y229        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    P10                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     3.628 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.628    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.628 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     5.423    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.447 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.768     7.215    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X94Y229        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              1.399     8.613    
                         clock uncertainty           -0.035     8.578    
    SLICE_X94Y229        FDPE (Setup_EFF_SLICEL_C_D)
                                                      0.025     8.603    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.603    
                         arrival time                          -6.494    
  -------------------------------------------------------------------
                         slack                                  2.109    

Slack (MET) :             2.126ns  (required time - arrival time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.236ns (24.026%)  route 0.746ns (75.974%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 7.241 - 3.333 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    1.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.996ns (routing 1.158ns, distribution 0.838ns)
  Clock Net Delay (Destination): 1.794ns (routing 1.050ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.996     5.316    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X94Y229        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y229        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.395 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/Q
                         net (fo=6, routed)           0.218     5.614    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
    SLICE_X94Y230        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     5.771 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_d1[3]_i_1/O
                         net (fo=25, routed)          0.528     6.299    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/WE
    SLICE_X93Y231        RAMD32                                       r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    P10                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     3.628 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.628    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.628 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     5.423    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.447 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.794     7.241    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/WCLK
    SLICE_X93Y231        RAMD32                                       r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMA/CLK
                         clock pessimism              1.399     8.640    
                         clock uncertainty           -0.035     8.605    
    SLICE_X93Y231        RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180     8.425    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMA
  -------------------------------------------------------------------
                         required time                          8.425    
                         arrival time                          -6.299    
  -------------------------------------------------------------------
                         slack                                  2.126    

Slack (MET) :             2.126ns  (required time - arrival time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.236ns (24.026%)  route 0.746ns (75.974%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 7.241 - 3.333 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    1.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.996ns (routing 1.158ns, distribution 0.838ns)
  Clock Net Delay (Destination): 1.794ns (routing 1.050ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.996     5.316    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X94Y229        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y229        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.395 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/Q
                         net (fo=6, routed)           0.218     5.614    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
    SLICE_X94Y230        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     5.771 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_d1[3]_i_1/O
                         net (fo=25, routed)          0.528     6.299    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/WE
    SLICE_X93Y231        RAMD32                                       r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    P10                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     3.628 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.628    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.628 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     5.423    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.447 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.794     7.241    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/WCLK
    SLICE_X93Y231        RAMD32                                       r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMA_D1/CLK
                         clock pessimism              1.399     8.640    
                         clock uncertainty           -0.035     8.605    
    SLICE_X93Y231        RAMD32 (Setup_A6LUT_SLICEM_CLK_WE)
                                                     -0.180     8.425    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          8.425    
                         arrival time                          -6.299    
  -------------------------------------------------------------------
                         slack                                  2.126    

Slack (MET) :             2.126ns  (required time - arrival time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.236ns (24.026%)  route 0.746ns (75.974%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 7.241 - 3.333 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    1.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.996ns (routing 1.158ns, distribution 0.838ns)
  Clock Net Delay (Destination): 1.794ns (routing 1.050ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.996     5.316    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X94Y229        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y229        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.395 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/Q
                         net (fo=6, routed)           0.218     5.614    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
    SLICE_X94Y230        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     5.771 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_d1[3]_i_1/O
                         net (fo=25, routed)          0.528     6.299    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/WE
    SLICE_X93Y231        RAMD32                                       r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    P10                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     3.628 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.628    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.628 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     5.423    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.447 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.794     7.241    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/WCLK
    SLICE_X93Y231        RAMD32                                       r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMB/CLK
                         clock pessimism              1.399     8.640    
                         clock uncertainty           -0.035     8.605    
    SLICE_X93Y231        RAMD32 (Setup_B5LUT_SLICEM_CLK_WE)
                                                     -0.180     8.425    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMB
  -------------------------------------------------------------------
                         required time                          8.425    
                         arrival time                          -6.299    
  -------------------------------------------------------------------
                         slack                                  2.126    

Slack (MET) :             2.126ns  (required time - arrival time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.236ns (24.026%)  route 0.746ns (75.974%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 7.241 - 3.333 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    1.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.996ns (routing 1.158ns, distribution 0.838ns)
  Clock Net Delay (Destination): 1.794ns (routing 1.050ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.996     5.316    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X94Y229        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y229        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.395 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/Q
                         net (fo=6, routed)           0.218     5.614    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
    SLICE_X94Y230        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     5.771 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_d1[3]_i_1/O
                         net (fo=25, routed)          0.528     6.299    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/WE
    SLICE_X93Y231        RAMD32                                       r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    P10                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     3.628 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.628    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.628 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     5.423    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.447 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.794     7.241    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/WCLK
    SLICE_X93Y231        RAMD32                                       r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMB_D1/CLK
                         clock pessimism              1.399     8.640    
                         clock uncertainty           -0.035     8.605    
    SLICE_X93Y231        RAMD32 (Setup_B6LUT_SLICEM_CLK_WE)
                                                     -0.180     8.425    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          8.425    
                         arrival time                          -6.299    
  -------------------------------------------------------------------
                         slack                                  2.126    

Slack (MET) :             2.126ns  (required time - arrival time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.236ns (24.026%)  route 0.746ns (75.974%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 7.241 - 3.333 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    1.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.996ns (routing 1.158ns, distribution 0.838ns)
  Clock Net Delay (Destination): 1.794ns (routing 1.050ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.996     5.316    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X94Y229        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y229        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.395 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/Q
                         net (fo=6, routed)           0.218     5.614    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
    SLICE_X94Y230        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     5.771 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_d1[3]_i_1/O
                         net (fo=25, routed)          0.528     6.299    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/WE
    SLICE_X93Y231        RAMD32                                       r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    P10                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     3.628 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.628    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.628 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     5.423    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.447 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.794     7.241    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/WCLK
    SLICE_X93Y231        RAMD32                                       r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMC/CLK
                         clock pessimism              1.399     8.640    
                         clock uncertainty           -0.035     8.605    
    SLICE_X93Y231        RAMD32 (Setup_C5LUT_SLICEM_CLK_WE)
                                                     -0.180     8.425    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMC
  -------------------------------------------------------------------
                         required time                          8.425    
                         arrival time                          -6.299    
  -------------------------------------------------------------------
                         slack                                  2.126    

Slack (MET) :             2.126ns  (required time - arrival time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.236ns (24.026%)  route 0.746ns (75.974%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 7.241 - 3.333 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    1.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.996ns (routing 1.158ns, distribution 0.838ns)
  Clock Net Delay (Destination): 1.794ns (routing 1.050ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.996     5.316    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X94Y229        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y229        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.395 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/Q
                         net (fo=6, routed)           0.218     5.614    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
    SLICE_X94Y230        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     5.771 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_d1[3]_i_1/O
                         net (fo=25, routed)          0.528     6.299    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/WE
    SLICE_X93Y231        RAMD32                                       r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    P10                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     3.628 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.628    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.628 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     5.423    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.447 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.794     7.241    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/WCLK
    SLICE_X93Y231        RAMD32                                       r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMC_D1/CLK
                         clock pessimism              1.399     8.640    
                         clock uncertainty           -0.035     8.605    
    SLICE_X93Y231        RAMD32 (Setup_C6LUT_SLICEM_CLK_WE)
                                                     -0.180     8.425    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                          8.425    
                         arrival time                          -6.299    
  -------------------------------------------------------------------
                         slack                                  2.126    

Slack (MET) :             2.126ns  (required time - arrival time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMD/WE
                            (rising edge-triggered cell RAMD32 clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.236ns (24.026%)  route 0.746ns (75.974%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 7.241 - 3.333 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    1.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.996ns (routing 1.158ns, distribution 0.838ns)
  Clock Net Delay (Destination): 1.794ns (routing 1.050ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.996     5.316    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X94Y229        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y229        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.395 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/Q
                         net (fo=6, routed)           0.218     5.614    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
    SLICE_X94Y230        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     5.771 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_d1[3]_i_1/O
                         net (fo=25, routed)          0.528     6.299    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/WE
    SLICE_X93Y231        RAMD32                                       r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    P10                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     3.628 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.628    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.628 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     5.423    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.447 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.794     7.241    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/WCLK
    SLICE_X93Y231        RAMD32                                       r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMD/CLK
                         clock pessimism              1.399     8.640    
                         clock uncertainty           -0.035     8.605    
    SLICE_X93Y231        RAMD32 (Setup_D5LUT_SLICEM_CLK_WE)
                                                     -0.180     8.425    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMD
  -------------------------------------------------------------------
                         required time                          8.425    
                         arrival time                          -6.299    
  -------------------------------------------------------------------
                         slack                                  2.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 B_MUL/reg_p_lo_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            B_MUL/p_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.058ns (32.955%)  route 0.118ns (67.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.338ns
    Source Clock Delay      (SCD):    3.887ns
    Clock Pessimism Removal (CPR):    1.349ns
  Clock Net Delay (Source):      1.773ns (routing 1.050ns, distribution 0.723ns)
  Clock Net Delay (Destination): 2.018ns (routing 1.158ns, distribution 0.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.090    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.114 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.773     3.887    B_MUL/axi_clk_IBUF_BUFG
    SLICE_X93Y222        FDRE                                         r  B_MUL/reg_p_lo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y222        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     3.945 r  B_MUL/reg_p_lo_reg[0]/Q
                         net (fo=1, routed)           0.118     4.063    B_MUL/reg_p_lo_reg_n_0_[0]
    SLICE_X91Y223        FDRE                                         r  B_MUL/p_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         2.018     5.338    B_MUL/axi_clk_IBUF_BUFG
    SLICE_X91Y223        FDRE                                         r  B_MUL/p_reg[0]/C
                         clock pessimism             -1.349     3.989    
    SLICE_X91Y223        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     4.051    B_MUL/p_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.051    
                         arrival time                           4.063    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.060ns (34.561%)  route 0.114ns (65.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.308ns
    Source Clock Delay      (SCD):    3.870ns
    Clock Pessimism Removal (CPR):    1.350ns
  Clock Net Delay (Source):      1.756ns (routing 1.050ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.988ns (routing 1.158ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.090    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.114 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.756     3.870    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X96Y230        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y230        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     3.930 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.114     4.044    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X95Y231        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.988     5.308    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X95Y231        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                         clock pessimism             -1.350     3.959    
    SLICE_X95Y231        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     4.021    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.021    
                         arrival time                           4.044    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 G_MUL/p_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            ADDER_TREE_0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.106ns (55.208%)  route 0.086ns (44.792%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.338ns
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    1.349ns
  Clock Net Delay (Source):      1.769ns (routing 1.050ns, distribution 0.719ns)
  Clock Net Delay (Destination): 2.018ns (routing 1.158ns, distribution 0.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.090    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.114 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.769     3.883    G_MUL/axi_clk_IBUF_BUFG
    SLICE_X93Y223        FDRE                                         r  G_MUL/p_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y223        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     3.941 r  G_MUL/p_reg[7]/Q
                         net (fo=1, routed)           0.067     4.008    R_MUL/Q[6]
    SLICE_X92Y223        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     4.030 r  R_MUL/ADDER_TREE_0[8]_i_3/O
                         net (fo=1, routed)           0.009     4.039    R_MUL/ADDER_TREE_0[8]_i_3_n_0
    SLICE_X92Y223        CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.026     4.065 r  R_MUL/ADDER_TREE_0_reg[8]_i_1/O[6]
                         net (fo=1, routed)           0.010     4.075    R_MUL_n_11
    SLICE_X92Y223        FDRE                                         r  ADDER_TREE_0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         2.018     5.338    axi_clk_IBUF_BUFG
    SLICE_X92Y223        FDRE                                         r  ADDER_TREE_0_reg[7]/C
                         clock pessimism             -1.349     3.989    
    SLICE_X92Y223        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     4.049    ADDER_TREE_0_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.049    
                         arrival time                           4.075    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 ADDER_VALID_1_reg/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            ADDER_VALID_2_reg/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.059ns (30.442%)  route 0.135ns (69.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.339ns
    Source Clock Delay      (SCD):    3.887ns
    Clock Pessimism Removal (CPR):    1.349ns
  Clock Net Delay (Source):      1.773ns (routing 1.050ns, distribution 0.723ns)
  Clock Net Delay (Destination): 2.019ns (routing 1.158ns, distribution 0.861ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.090    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.114 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.773     3.887    axi_clk_IBUF_BUFG
    SLICE_X92Y226        FDRE                                         r  ADDER_VALID_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y226        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     3.946 r  ADDER_VALID_1_reg/Q
                         net (fo=5, routed)           0.135     4.081    ADDER_VALID_1
    SLICE_X94Y230        FDRE                                         r  ADDER_VALID_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         2.019     5.339    axi_clk_IBUF_BUFG
    SLICE_X94Y230        FDRE                                         r  ADDER_VALID_2_reg/C
                         clock pessimism             -1.349     3.990    
    SLICE_X94Y230        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     4.050    ADDER_VALID_2_reg
  -------------------------------------------------------------------
                         required time                         -4.050    
                         arrival time                           4.081    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 G_MUL/reg_p_lo_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            G_MUL/p_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.058ns (31.189%)  route 0.128ns (68.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.315ns
    Source Clock Delay      (SCD):    3.877ns
    Clock Pessimism Removal (CPR):    1.350ns
  Clock Net Delay (Source):      1.763ns (routing 1.050ns, distribution 0.713ns)
  Clock Net Delay (Destination): 1.995ns (routing 1.158ns, distribution 0.837ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.090    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.114 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.763     3.877    G_MUL/axi_clk_IBUF_BUFG
    SLICE_X94Y220        FDRE                                         r  G_MUL/reg_p_lo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y220        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     3.935 r  G_MUL/reg_p_lo_reg[2]/Q
                         net (fo=2, routed)           0.128     4.063    G_MUL/reg_p_lo_reg_n_0_[2]
    SLICE_X92Y222        FDRE                                         r  G_MUL/p_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.995     5.315    G_MUL/axi_clk_IBUF_BUFG
    SLICE_X92Y222        FDRE                                         r  G_MUL/p_reg[2]/C
                         clock pessimism             -1.350     3.966    
    SLICE_X92Y222        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     4.026    G_MUL/p_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.026    
                         arrival time                           4.063    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 G_MUL/p_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            ADDER_TREE_0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.106ns (57.924%)  route 0.077ns (42.077%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.312ns
    Source Clock Delay      (SCD):    3.880ns
    Clock Pessimism Removal (CPR):    1.350ns
  Clock Net Delay (Source):      1.766ns (routing 1.050ns, distribution 0.716ns)
  Clock Net Delay (Destination): 1.992ns (routing 1.158ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.090    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.114 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.766     3.880    G_MUL/axi_clk_IBUF_BUFG
    SLICE_X93Y224        FDRE                                         r  G_MUL/p_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y224        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     3.938 r  G_MUL/p_reg[12]/Q
                         net (fo=1, routed)           0.058     3.996    R_MUL/Q[11]
    SLICE_X92Y224        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     4.018 r  R_MUL/ADDER_TREE_0[16]_i_4/O
                         net (fo=1, routed)           0.009     4.027    R_MUL/ADDER_TREE_0[16]_i_4_n_0
    SLICE_X92Y224        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.026     4.053 r  R_MUL/ADDER_TREE_0_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.010     4.063    R_MUL_n_6
    SLICE_X92Y224        FDRE                                         r  ADDER_TREE_0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.992     5.312    axi_clk_IBUF_BUFG
    SLICE_X92Y224        FDRE                                         r  ADDER_TREE_0_reg[12]/C
                         clock pessimism             -1.350     3.963    
    SLICE_X92Y224        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     4.023    ADDER_TREE_0_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.023    
                         arrival time                           4.063    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 G_MUL/p_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            ADDER_TREE_0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.055ns (39.855%)  route 0.083ns (60.145%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.432ns
    Source Clock Delay      (SCD):    2.599ns
    Clock Pessimism Removal (CPR):    0.783ns
  Clock Net Delay (Source):      1.100ns (routing 0.635ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.715ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.302     1.482    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.499 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.100     2.599    G_MUL/axi_clk_IBUF_BUFG
    SLICE_X93Y224        FDRE                                         r  G_MUL/p_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y224        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.637 r  G_MUL/p_reg[15]/Q
                         net (fo=1, routed)           0.076     2.713    R_MUL/Q[14]
    SLICE_X92Y224        CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.017     2.730 r  R_MUL/ADDER_TREE_0_reg[16]_i_1/O[6]
                         net (fo=1, routed)           0.007     2.737    R_MUL_n_3
    SLICE_X92Y224        FDRE                                         r  ADDER_TREE_0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.160    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.179 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.252     3.432    axi_clk_IBUF_BUFG
    SLICE_X92Y224        FDRE                                         r  ADDER_TREE_0_reg[15]/C
                         clock pessimism             -0.783     2.648    
    SLICE_X92Y224        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     2.694    ADDER_TREE_0_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.694    
                         arrival time                           2.737    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 G_MUL/p_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            ADDER_TREE_0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.122ns (58.654%)  route 0.086ns (41.346%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.338ns
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    1.349ns
  Clock Net Delay (Source):      1.769ns (routing 1.050ns, distribution 0.719ns)
  Clock Net Delay (Destination): 2.018ns (routing 1.158ns, distribution 0.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.090    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.114 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.769     3.883    G_MUL/axi_clk_IBUF_BUFG
    SLICE_X93Y223        FDRE                                         r  G_MUL/p_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y223        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     3.941 r  G_MUL/p_reg[7]/Q
                         net (fo=1, routed)           0.067     4.008    R_MUL/Q[6]
    SLICE_X92Y223        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     4.030 r  R_MUL/ADDER_TREE_0[8]_i_3/O
                         net (fo=1, routed)           0.009     4.039    R_MUL/ADDER_TREE_0[8]_i_3_n_0
    SLICE_X92Y223        CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[7])
                                                      0.042     4.081 r  R_MUL/ADDER_TREE_0_reg[8]_i_1/O[7]
                         net (fo=1, routed)           0.010     4.091    R_MUL_n_10
    SLICE_X92Y223        FDRE                                         r  ADDER_TREE_0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         2.018     5.338    axi_clk_IBUF_BUFG
    SLICE_X92Y223        FDRE                                         r  ADDER_TREE_0_reg[8]/C
                         clock pessimism             -1.349     3.989    
    SLICE_X92Y223        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     4.049    ADDER_TREE_0_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.049    
                         arrival time                           4.091    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 ADDER_VALID_0_reg/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            ADDER_VALID_1_reg/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.039ns (38.355%)  route 0.063ns (61.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.437ns
    Source Clock Delay      (SCD):    2.606ns
    Clock Pessimism Removal (CPR):    0.825ns
  Clock Net Delay (Source):      1.107ns (routing 0.635ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.257ns (routing 0.715ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.302     1.482    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.499 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.107     2.606    axi_clk_IBUF_BUFG
    SLICE_X92Y226        FDRE                                         r  ADDER_VALID_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y226        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.645 r  ADDER_VALID_0_reg/Q
                         net (fo=4, routed)           0.063     2.708    ADDER_VALID_0
    SLICE_X92Y226        FDRE                                         r  ADDER_VALID_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.160    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.179 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.257     3.437    axi_clk_IBUF_BUFG
    SLICE_X92Y226        FDRE                                         r  ADDER_VALID_1_reg/C
                         clock pessimism             -0.825     2.612    
    SLICE_X92Y226        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     2.658    ADDER_VALID_1_reg
  -------------------------------------------------------------------
                         required time                         -2.658    
                         arrival time                           2.708    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.060ns (49.617%)  route 0.061ns (50.383%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.428ns
    Source Clock Delay      (SCD):    2.594ns
    Clock Pessimism Removal (CPR):    0.811ns
  Clock Net Delay (Source):      1.095ns (routing 0.635ns, distribution 0.460ns)
  Clock Net Delay (Destination): 1.248ns (routing 0.715ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.302     1.482    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.499 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.095     2.594    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X94Y228        FDCE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y228        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.633 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/Q
                         net (fo=6, routed)           0.054     2.687    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]_0[2]
    SLICE_X94Y229        LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.021     2.708 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gdiff.gcry_1_sym.diff_pntr_pad[3]_i_1/O
                         net (fo=1, routed)           0.007     2.715    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/D[2]
    SLICE_X94Y229        FDCE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.160    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.179 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.248     3.428    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/s_aclk
    SLICE_X94Y229        FDCE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[3]/C
                         clock pessimism             -0.811     2.616    
    SLICE_X94Y229        FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     2.663    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.663    
                         arrival time                           2.715    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ref_clk
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { axi_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         3.333       2.043      BUFGCE_HDIO_X0Y8  axi_clk_IBUF_BUFG_inst/I
Min Period        n/a     RAMD32/CLK  n/a            1.064         3.333       2.269      SLICE_X93Y231     out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         3.333       2.269      SLICE_X93Y231     out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         3.333       2.269      SLICE_X93Y231     out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         3.333       2.269      SLICE_X93Y231     out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         3.333       2.269      SLICE_X93Y231     out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         3.333       2.269      SLICE_X93Y231     out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         3.333       2.269      SLICE_X93Y231     out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         3.333       2.269      SLICE_X93Y231     out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         3.333       2.269      SLICE_X93Y231     out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         1.666       1.134      SLICE_X93Y231     out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         1.666       1.134      SLICE_X93Y231     out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         1.666       1.134      SLICE_X93Y231     out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         1.666       1.134      SLICE_X93Y231     out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         1.666       1.134      SLICE_X93Y231     out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         1.666       1.134      SLICE_X93Y231     out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         1.666       1.134      SLICE_X93Y231     out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         1.666       1.134      SLICE_X93Y231     out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         1.666       1.134      SLICE_X93Y231     out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         1.666       1.134      SLICE_X93Y231     out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         1.666       1.134      SLICE_X93Y231     out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         1.666       1.134      SLICE_X93Y231     out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         1.666       1.134      SLICE_X93Y231     out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         1.666       1.134      SLICE_X93Y231     out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         1.666       1.134      SLICE_X93Y231     out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         1.666       1.134      SLICE_X93Y231     out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         1.666       1.134      SLICE_X93Y231     out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         1.666       1.134      SLICE_X93Y231     out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         1.666       1.134      SLICE_X93Y231     out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         1.666       1.134      SLICE_X93Y231     out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_7/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ref_clk
  To Clock:  ref_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.083ns  (required time - arrival time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[2]/CLR
                            (recovery check against rising-edge clock ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.216ns (19.890%)  route 0.870ns (80.110%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.887ns = ( 7.220 - 3.333 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    1.350ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.979ns (routing 1.158ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.773ns (routing 1.050ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.979     5.299    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X96Y230        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y230        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     5.379 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.326     5.705    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X95Y231        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.136     5.841 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.544     6.385    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/AR[0]
    SLICE_X94Y231        FDCE                                         f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    P10                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     3.628 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.628    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.628 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     5.423    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.447 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.773     7.220    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/s_aclk
    SLICE_X94Y231        FDCE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[2]/C
                         clock pessimism              1.350     8.570    
                         clock uncertainty           -0.035     8.535    
    SLICE_X94Y231        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066     8.469    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[2]
  -------------------------------------------------------------------
                         required time                          8.469    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                  2.083    

Slack (MET) :             2.083ns  (required time - arrival time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.216ns (19.890%)  route 0.870ns (80.110%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.887ns = ( 7.220 - 3.333 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    1.350ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.979ns (routing 1.158ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.773ns (routing 1.050ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.979     5.299    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X96Y230        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y230        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     5.379 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.326     5.705    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X95Y231        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.136     5.841 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.544     6.385    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X94Y231        FDCE                                         f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    P10                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     3.628 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.628    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.628 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     5.423    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.447 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.773     7.220    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X94Y231        FDCE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              1.350     8.570    
                         clock uncertainty           -0.035     8.535    
    SLICE_X94Y231        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066     8.469    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.469    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                  2.083    

Slack (MET) :             2.083ns  (required time - arrival time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.216ns (19.890%)  route 0.870ns (80.110%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.887ns = ( 7.220 - 3.333 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    1.350ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.979ns (routing 1.158ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.773ns (routing 1.050ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.979     5.299    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X96Y230        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y230        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     5.379 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.326     5.705    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X95Y231        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.136     5.841 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.544     6.385    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X94Y231        FDCE                                         f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    P10                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     3.628 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.628    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.628 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     5.423    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.447 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.773     7.220    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X94Y231        FDCE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              1.350     8.570    
                         clock uncertainty           -0.035     8.535    
    SLICE_X94Y231        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066     8.469    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.469    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                  2.083    

Slack (MET) :             2.083ns  (required time - arrival time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.216ns (19.890%)  route 0.870ns (80.110%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.887ns = ( 7.220 - 3.333 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    1.350ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.979ns (routing 1.158ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.773ns (routing 1.050ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.979     5.299    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X96Y230        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y230        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     5.379 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.326     5.705    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X95Y231        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.136     5.841 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.544     6.385    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X94Y231        FDCE                                         f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    P10                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     3.628 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.628    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.628 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     5.423    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.447 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.773     7.220    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X94Y231        FDCE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              1.350     8.570    
                         clock uncertainty           -0.035     8.535    
    SLICE_X94Y231        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066     8.469    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.469    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                  2.083    

Slack (MET) :             2.083ns  (required time - arrival time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.216ns (19.890%)  route 0.870ns (80.110%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.887ns = ( 7.220 - 3.333 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    1.350ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.979ns (routing 1.158ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.773ns (routing 1.050ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.979     5.299    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X96Y230        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y230        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     5.379 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.326     5.705    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X95Y231        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.136     5.841 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.544     6.385    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X94Y231        FDCE                                         f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    P10                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     3.628 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.628    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.628 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     5.423    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.447 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.773     7.220    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X94Y231        FDCE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              1.350     8.570    
                         clock uncertainty           -0.035     8.535    
    SLICE_X94Y231        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066     8.469    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.469    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                  2.083    

Slack (MET) :             2.117ns  (required time - arrival time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.216ns (20.419%)  route 0.842ns (79.581%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.893ns = ( 7.226 - 3.333 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    1.350ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.979ns (routing 1.158ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.779ns (routing 1.050ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.979     5.299    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X96Y230        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y230        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     5.379 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.326     5.705    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X95Y231        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.136     5.841 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.516     6.357    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_0
    SLICE_X93Y230        FDCE                                         f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    P10                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     3.628 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.628    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.628 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     5.423    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.447 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.779     7.226    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X93Y230        FDCE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              1.350     8.576    
                         clock uncertainty           -0.035     8.540    
    SLICE_X93Y230        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     8.474    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.474    
                         arrival time                          -6.357    
  -------------------------------------------------------------------
                         slack                                  2.117    

Slack (MET) :             2.117ns  (required time - arrival time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.216ns (20.419%)  route 0.842ns (79.581%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.893ns = ( 7.226 - 3.333 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    1.350ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.979ns (routing 1.158ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.779ns (routing 1.050ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.979     5.299    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X96Y230        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y230        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     5.379 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.326     5.705    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X95Y231        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.136     5.841 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.516     6.357    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X93Y230        FDCE                                         f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    P10                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     3.628 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.628    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.628 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     5.423    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.447 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.779     7.226    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X93Y230        FDCE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              1.350     8.576    
                         clock uncertainty           -0.035     8.540    
    SLICE_X93Y230        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066     8.474    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.474    
                         arrival time                          -6.357    
  -------------------------------------------------------------------
                         slack                                  2.117    

Slack (MET) :             2.119ns  (required time - arrival time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.216ns (20.477%)  route 0.839ns (79.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.892ns = ( 7.225 - 3.333 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    1.350ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.979ns (routing 1.158ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.778ns (routing 1.050ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.979     5.299    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X96Y230        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y230        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     5.379 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.326     5.705    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X95Y231        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.136     5.841 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.513     6.354    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X93Y230        FDPE                                         f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    P10                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     3.628 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.628    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.628 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     5.423    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.447 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.778     7.225    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/s_aclk
    SLICE_X93Y230        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              1.350     8.575    
                         clock uncertainty           -0.035     8.539    
    SLICE_X93Y230        FDPE (Recov_HFF_SLICEM_C_PRE)
                                                     -0.066     8.473    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.473    
                         arrival time                          -6.354    
  -------------------------------------------------------------------
                         slack                                  2.119    

Slack (MET) :             2.119ns  (required time - arrival time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.216ns (20.477%)  route 0.839ns (79.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.892ns = ( 7.225 - 3.333 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    1.350ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.979ns (routing 1.158ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.778ns (routing 1.050ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.979     5.299    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X96Y230        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y230        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     5.379 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.326     5.705    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X95Y231        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.136     5.841 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.513     6.354    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X93Y230        FDPE                                         f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    P10                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     3.628 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.628    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.628 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     5.423    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.447 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.778     7.225    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/s_aclk
    SLICE_X93Y230        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              1.350     8.575    
                         clock uncertainty           -0.035     8.539    
    SLICE_X93Y230        FDPE (Recov_GFF_SLICEM_C_PRE)
                                                     -0.066     8.473    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          8.473    
                         arrival time                          -6.354    
  -------------------------------------------------------------------
                         slack                                  2.119    

Slack (MET) :             2.119ns  (required time - arrival time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.216ns (20.477%)  route 0.839ns (79.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.892ns = ( 7.225 - 3.333 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    1.350ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.979ns (routing 1.158ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.778ns (routing 1.050ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.979     5.299    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X96Y230        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y230        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     5.379 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.326     5.705    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X95Y231        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.136     5.841 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.513     6.354    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_0
    SLICE_X93Y230        FDCE                                         f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    P10                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     3.628 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.628    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.628 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     5.423    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.447 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.778     7.225    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X93Y230        FDCE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              1.350     8.575    
                         clock uncertainty           -0.035     8.539    
    SLICE_X93Y230        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066     8.473    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.473    
                         arrival time                          -6.354    
  -------------------------------------------------------------------
                         slack                                  2.119    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.039ns (23.970%)  route 0.124ns (76.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.422ns
    Source Clock Delay      (SCD):    2.592ns
    Clock Pessimism Removal (CPR):    0.783ns
  Clock Net Delay (Source):      1.093ns (routing 0.635ns, distribution 0.458ns)
  Clock Net Delay (Destination): 1.242ns (routing 0.715ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.302     1.482    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.499 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.093     2.592    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X96Y230        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y230        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.631 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.124     2.755    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X95Y231        FDPE                                         f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.160    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.179 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.242     3.422    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X95Y231        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.783     2.638    
    SLICE_X95Y231        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.020     2.618    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.618    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.039ns (23.970%)  route 0.124ns (76.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.422ns
    Source Clock Delay      (SCD):    2.592ns
    Clock Pessimism Removal (CPR):    0.783ns
  Clock Net Delay (Source):      1.093ns (routing 0.635ns, distribution 0.458ns)
  Clock Net Delay (Destination): 1.242ns (routing 0.715ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.302     1.482    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.499 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.093     2.592    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X96Y230        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y230        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.631 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.124     2.755    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X95Y231        FDPE                                         f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.160    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.179 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.242     3.422    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X95Y231        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.783     2.638    
    SLICE_X95Y231        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     2.618    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.618    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.039ns (23.970%)  route 0.124ns (76.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.422ns
    Source Clock Delay      (SCD):    2.592ns
    Clock Pessimism Removal (CPR):    0.783ns
  Clock Net Delay (Source):      1.093ns (routing 0.635ns, distribution 0.458ns)
  Clock Net Delay (Destination): 1.242ns (routing 0.715ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.302     1.482    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.499 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.093     2.592    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X96Y230        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y230        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.631 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.124     2.755    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X95Y231        FDPE                                         f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.160    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.179 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.242     3.422    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X95Y231        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.783     2.638    
    SLICE_X95Y231        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     2.618    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -2.618    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/PRE
                            (removal check against rising-edge clock ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.040ns (18.719%)  route 0.174ns (81.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.432ns
    Source Clock Delay      (SCD):    2.593ns
    Clock Pessimism Removal (CPR):    0.783ns
  Clock Net Delay (Source):      1.094ns (routing 0.635ns, distribution 0.459ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.715ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.302     1.482    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.499 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.094     2.593    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X95Y231        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y231        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.633 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.174     2.806    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/out
    SLICE_X94Y229        FDPE                                         f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.160    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.179 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.252     3.432    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/s_aclk
    SLICE_X94Y229        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/C
                         clock pessimism             -0.783     2.648    
    SLICE_X94Y229        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     2.628    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.628    
                         arrival time                           2.806    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.040ns (18.719%)  route 0.174ns (81.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.432ns
    Source Clock Delay      (SCD):    2.593ns
    Clock Pessimism Removal (CPR):    0.783ns
  Clock Net Delay (Source):      1.094ns (routing 0.635ns, distribution 0.459ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.715ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.302     1.482    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.499 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.094     2.593    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X95Y231        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y231        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.633 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.174     2.806    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X94Y229        FDPE                                         f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.160    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.179 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.252     3.432    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X94Y229        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.783     2.648    
    SLICE_X94Y229        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     2.628    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.628    
                         arrival time                           2.806    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.040ns (18.719%)  route 0.174ns (81.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.432ns
    Source Clock Delay      (SCD):    2.593ns
    Clock Pessimism Removal (CPR):    0.783ns
  Clock Net Delay (Source):      1.094ns (routing 0.635ns, distribution 0.459ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.715ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.302     1.482    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.499 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.094     2.593    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X95Y231        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y231        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.633 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.174     2.806    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X94Y229        FDPE                                         f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.160    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.179 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.252     3.432    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X94Y229        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.783     2.648    
    SLICE_X94Y229        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     2.628    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.628    
                         arrival time                           2.806    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.059ns (22.431%)  route 0.204ns (77.569%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.426ns
    Source Clock Delay      (SCD):    2.596ns
    Clock Pessimism Removal (CPR):    0.811ns
  Clock Net Delay (Source):      1.097ns (routing 0.635ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.246ns (routing 0.715ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.302     1.482    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.499 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.097     2.596    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X95Y231        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y231        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.635 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.085     2.719    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/p_0_in[1]
    SLICE_X95Y231        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.020     2.739 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.119     2.859    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X95Y230        FDPE                                         f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.160    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.179 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.246     3.426    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X95Y230        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.811     2.615    
    SLICE_X95Y230        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     2.595    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.595    
                         arrival time                           2.859    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.059ns (22.431%)  route 0.204ns (77.569%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.426ns
    Source Clock Delay      (SCD):    2.596ns
    Clock Pessimism Removal (CPR):    0.811ns
  Clock Net Delay (Source):      1.097ns (routing 0.635ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.246ns (routing 0.715ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.302     1.482    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.499 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.097     2.596    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X95Y231        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y231        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.635 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.085     2.719    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/p_0_in[1]
    SLICE_X95Y231        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.020     2.739 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.119     2.859    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X95Y230        FDPE                                         f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.160    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.179 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.246     3.426    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X95Y230        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.811     2.615    
    SLICE_X95Y230        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     2.595    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.595    
                         arrival time                           2.859    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.059ns (22.431%)  route 0.204ns (77.569%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.422ns
    Source Clock Delay      (SCD):    2.596ns
    Clock Pessimism Removal (CPR):    0.811ns
  Clock Net Delay (Source):      1.097ns (routing 0.635ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.242ns (routing 0.715ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.302     1.482    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.499 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.097     2.596    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X95Y231        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y231        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.635 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.085     2.719    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/p_0_in[1]
    SLICE_X95Y231        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.020     2.739 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.119     2.859    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X95Y230        FDPE                                         f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.160    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.179 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.242     3.422    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X95Y230        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.811     2.611    
    SLICE_X95Y230        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     2.591    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -2.591    
                         arrival time                           2.859    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.059ns (22.431%)  route 0.204ns (77.569%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.422ns
    Source Clock Delay      (SCD):    2.596ns
    Clock Pessimism Removal (CPR):    0.811ns
  Clock Net Delay (Source):      1.097ns (routing 0.635ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.242ns (routing 0.715ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.302     1.482    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.499 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.097     2.596    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X95Y231        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y231        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.635 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.085     2.719    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/p_0_in[1]
    SLICE_X95Y231        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.020     2.739 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.119     2.859    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X95Y230        FDCE                                         f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.160    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.179 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.242     3.422    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X95Y230        FDCE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.811     2.611    
    SLICE_X95Y230        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     2.591    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.591    
                         arrival time                           2.859    
  -------------------------------------------------------------------
                         slack                                  0.268    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ref_clk

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_reset_n
                            (input port)
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.466ns  (logic 0.514ns (20.838%)  route 1.952ns (79.162%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.756ns (routing 1.050ns, distribution 0.706ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  axi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    axi_reset_n_IBUF_inst/I
    T11                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.514     0.514 r  axi_reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.514    axi_reset_n_IBUF_inst/OUT
    T11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.514 r  axi_reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=141, routed)         1.952     2.466    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X96Y230        FDPE                                         f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.090    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.114 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.756     3.870    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X96Y230        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 axi_reset_n
                            (input port)
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.466ns  (logic 0.514ns (20.838%)  route 1.952ns (79.162%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.756ns (routing 1.050ns, distribution 0.706ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  axi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    axi_reset_n_IBUF_inst/I
    T11                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.514     0.514 r  axi_reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.514    axi_reset_n_IBUF_inst/OUT
    T11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.514 r  axi_reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=141, routed)         1.952     2.466    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X96Y230        FDPE                                         f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.090    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.114 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.756     3.870    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X96Y230        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_reset_n
                            (input port)
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.096ns  (logic 0.149ns (13.582%)  route 0.947ns (86.418%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.422ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.243ns (routing 0.715ns, distribution 0.528ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  axi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    axi_reset_n_IBUF_inst/I
    T11                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.149     0.149 r  axi_reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.149    axi_reset_n_IBUF_inst/OUT
    T11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.149 r  axi_reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=141, routed)         0.947     1.096    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X96Y230        FDPE                                         f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.160    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.179 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.243     3.422    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X96Y230        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 axi_reset_n
                            (input port)
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.096ns  (logic 0.149ns (13.582%)  route 0.947ns (86.418%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.422ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.243ns (routing 0.715ns, distribution 0.528ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  axi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    axi_reset_n_IBUF_inst/I
    T11                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.149     0.149 r  axi_reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.149    axi_reset_n_IBUF_inst/OUT
    T11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.149 r  axi_reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=141, routed)         0.947     1.096    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X96Y230        FDPE                                         f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.160    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.179 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.243     3.422    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X96Y230        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ref_clk
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 heightCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            EOF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.671ns  (logic 1.305ns (48.859%)  route 1.366ns (51.141%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.984ns (routing 1.158ns, distribution 0.826ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.984     5.304    axi_clk_IBUF_BUFG
    SLICE_X96Y224        FDRE                                         r  heightCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y224        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     5.380 f  heightCounter_reg[3]/Q
                         net (fo=5, routed)           0.175     5.556    heightCounter_reg_n_0_[3]
    SLICE_X96Y224        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.158     5.714 f  EOF_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.153     5.867    EOF_OBUF_inst_i_2_n_0
    SLICE_X96Y225        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     6.019 r  EOF_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.038     7.057    EOF_OBUF
    M15                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.919     7.976 r  EOF_OBUF_inst/O
                         net (fo=0)                   0.000     7.976    EOF
    M15                                                               r  EOF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 widthCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            EOL
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.661ns  (logic 1.149ns (43.179%)  route 1.512ns (56.821%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.977ns (routing 1.158ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.977     5.297    axi_clk_IBUF_BUFG
    SLICE_X96Y227        FDRE                                         r  widthCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y227        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     5.377 r  widthCounter_reg[2]/Q
                         net (fo=5, routed)           0.277     5.655    widthCounter_reg_n_0_[2]
    SLICE_X96Y227        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053     5.708 f  EOL_OBUF_inst_i_2/O
                         net (fo=6, routed)           0.175     5.882    EOL_OBUF_inst_i_2_n_0
    SLICE_X96Y228        LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.111     5.993 r  EOL_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.060     7.053    EOL_OBUF
    M14                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.905     7.958 r  EOL_OBUF_inst/O
                         net (fo=0)                   0.000     7.958    EOL
    M14                                                               r  EOL (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            s_axis_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.640ns  (logic 1.175ns (44.515%)  route 1.465ns (55.485%))
  Logic Levels:           3  (LUT1=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.996ns (routing 1.158ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.996     5.316    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X94Y229        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y229        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     5.397 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/Q
                         net (fo=6, routed)           0.114     5.511    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    SLICE_X94Y230        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     5.657 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axis_tready_INST_0/O
                         net (fo=1, routed)           0.248     5.905    fifo_ready
    SLICE_X94Y229        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035     5.940 r  s_axis_tready_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.103     7.043    s_axis_tready_OBUF
    K16                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.913     7.956 r  s_axis_tready_OBUF_inst/O
                         net (fo=0)                   0.000     7.956    s_axis_tready
    K16                                                               r  s_axis_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.385ns  (logic 1.143ns (47.919%)  route 1.242ns (52.081%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 1.158ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.976     5.296    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X95Y228        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y228        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     5.377 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=1, routed)           0.150     5.527    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i
    SLICE_X95Y228        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     5.677 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tvalid_INST_0/O
                         net (fo=3, routed)           1.092     6.769    m_axis_tvalid_OBUF
    L16                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.912     7.681 r  m_axis_tvalid_OBUF_inst/O
                         net (fo=0)                   0.000     7.681    m_axis_tvalid
    L16                                                               r  m_axis_tvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.084ns  (logic 0.970ns (46.552%)  route 1.114ns (53.448%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.014ns (routing 1.158ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         2.014     5.334    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X94Y230        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y230        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     5.413 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/Q
                         net (fo=1, routed)           1.114     6.527    m_axis_tdata_OBUF[6]
    P12                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.891     7.419 r  m_axis_tdata_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.419    m_axis_tdata[6]
    P12                                                               r  m_axis_tdata[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.093ns  (logic 0.986ns (47.122%)  route 1.107ns (52.878%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.988ns (routing 1.158ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.988     5.308    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X95Y231        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y231        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     5.387 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/Q
                         net (fo=1, routed)           1.107     6.494    m_axis_tdata_OBUF[1]
    K15                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.907     7.402 r  m_axis_tdata_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.402    m_axis_tdata[1]
    K15                                                               r  m_axis_tdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.064ns  (logic 0.972ns (47.094%)  route 1.092ns (52.906%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 1.158ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.986     5.306    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X94Y232        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y232        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     5.387 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/Q
                         net (fo=1, routed)           1.092     6.479    m_axis_tdata_OBUF[5]
    M13                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.891     7.370 r  m_axis_tdata_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.370    m_axis_tdata[5]
    M13                                                               r  m_axis_tdata[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.040ns  (logic 0.975ns (47.782%)  route 1.065ns (52.218%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.988ns (routing 1.158ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.988     5.308    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X95Y231        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y231        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     5.387 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/Q
                         net (fo=1, routed)           1.065     6.452    m_axis_tdata_OBUF[0]
    L15                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.896     7.348 r  m_axis_tdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.348    m_axis_tdata[0]
    L15                                                               r  m_axis_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.039ns  (logic 0.970ns (47.580%)  route 1.069ns (52.420%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 1.158ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.986     5.306    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X94Y232        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y232        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.385 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/Q
                         net (fo=1, routed)           1.069     6.454    m_axis_tdata_OBUF[4]
    N13                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.891     7.346 r  m_axis_tdata_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.346    m_axis_tdata[4]
    N13                                                               r  m_axis_tdata[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.012ns  (logic 0.970ns (48.217%)  route 1.042ns (51.783%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.003ns (routing 1.158ns, distribution 0.845ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         2.003     5.323    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X94Y231        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y231        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     5.402 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/Q
                         net (fo=1, routed)           1.042     6.444    m_axis_tdata_OBUF[7]
    N12                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.891     7.336 r  m_axis_tdata_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.336    m_axis_tdata[7]
    N12                                                               r  m_axis_tdata[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.866ns  (logic 0.422ns (48.716%)  route 0.444ns (51.284%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.097ns (routing 0.635ns, distribution 0.462ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.302     1.482    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.499 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.097     2.596    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X95Y231        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y231        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.635 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/Q
                         net (fo=1, routed)           0.444     3.079    m_axis_tdata_OBUF[2]
    L13                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.383     3.461 r  m_axis_tdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.461    m_axis_tdata[2]
    L13                                                               r  m_axis_tdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.873ns  (logic 0.422ns (48.350%)  route 0.451ns (51.650%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.097ns (routing 0.635ns, distribution 0.462ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.302     1.482    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.499 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.097     2.596    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X95Y231        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y231        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.635 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/Q
                         net (fo=1, routed)           0.451     3.086    m_axis_tdata_OBUF[3]
    K13                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.383     3.469 r  m_axis_tdata_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.469    m_axis_tdata[3]
    K13                                                               r  m_axis_tdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.867ns  (logic 0.422ns (48.691%)  route 0.445ns (51.309%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.103ns (routing 0.635ns, distribution 0.468ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.302     1.482    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.499 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.103     2.602    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X94Y231        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y231        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.641 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/Q
                         net (fo=1, routed)           0.445     3.086    m_axis_tdata_OBUF[7]
    N12                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.383     3.469 r  m_axis_tdata_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.469    m_axis_tdata[7]
    N12                                                               r  m_axis_tdata[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.882ns  (logic 0.427ns (48.385%)  route 0.455ns (51.615%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.097ns (routing 0.635ns, distribution 0.462ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.302     1.482    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.499 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.097     2.596    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X95Y231        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y231        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.635 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/Q
                         net (fo=1, routed)           0.455     3.090    m_axis_tdata_OBUF[0]
    L15                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.388     3.477 r  m_axis_tdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.477    m_axis_tdata[0]
    L15                                                               r  m_axis_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.879ns  (logic 0.422ns (48.029%)  route 0.457ns (51.971%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.099ns (routing 0.635ns, distribution 0.464ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.302     1.482    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.499 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.099     2.598    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X94Y232        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y232        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.637 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/Q
                         net (fo=1, routed)           0.457     3.094    m_axis_tdata_OBUF[4]
    N13                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.383     3.477 r  m_axis_tdata_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.477    m_axis_tdata[4]
    N13                                                               r  m_axis_tdata[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.881ns  (logic 0.422ns (47.920%)  route 0.459ns (52.080%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.107ns (routing 0.635ns, distribution 0.472ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.302     1.482    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.499 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.107     2.606    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X94Y230        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y230        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.645 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/Q
                         net (fo=1, routed)           0.459     3.104    m_axis_tdata_OBUF[6]
    P12                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.383     3.487 r  m_axis_tdata_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.487    m_axis_tdata[6]
    P12                                                               r  m_axis_tdata[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.894ns  (logic 0.423ns (47.320%)  route 0.471ns (52.680%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.099ns (routing 0.635ns, distribution 0.464ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.302     1.482    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.499 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.099     2.598    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X94Y232        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y232        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.638 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/Q
                         net (fo=1, routed)           0.471     3.109    m_axis_tdata_OBUF[5]
    M13                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.383     3.492 r  m_axis_tdata_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.492    m_axis_tdata[5]
    M13                                                               r  m_axis_tdata[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.911ns  (logic 0.438ns (48.100%)  route 0.473ns (51.900%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.097ns (routing 0.635ns, distribution 0.462ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.302     1.482    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.499 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.097     2.596    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X95Y231        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y231        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.635 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/Q
                         net (fo=1, routed)           0.473     3.108    m_axis_tdata_OBUF[1]
    K15                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.399     3.507 r  m_axis_tdata_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.507    m_axis_tdata[1]
    K15                                                               r  m_axis_tdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 widthCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            EOL
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.953ns  (logic 0.472ns (49.538%)  route 0.481ns (50.462%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.096ns (routing 0.635ns, distribution 0.461ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.302     1.482    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.499 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.096     2.595    axi_clk_IBUF_BUFG
    SLICE_X96Y228        FDRE                                         r  widthCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y228        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.634 f  widthCounter_reg[6]/Q
                         net (fo=6, routed)           0.033     2.666    widthCounter_reg_n_0_[6]
    SLICE_X96Y228        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.036     2.702 r  EOL_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.448     3.150    EOL_OBUF
    M14                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.397     3.547 r  EOL_OBUF_inst/O
                         net (fo=0)                   0.000     3.547    EOL
    M14                                                               r  EOL (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 widthCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            EOF
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 0.485ns (47.425%)  route 0.538ns (52.575%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.096ns (routing 0.635ns, distribution 0.461ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.302     1.482    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.499 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.096     2.595    axi_clk_IBUF_BUFG
    SLICE_X96Y228        FDRE                                         r  widthCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y228        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.634 f  widthCounter_reg[6]/Q
                         net (fo=6, routed)           0.102     2.735    widthCounter_reg_n_0_[6]
    SLICE_X96Y225        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.035     2.770 r  EOF_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.436     3.206    EOF_OBUF
    M15                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.411     3.617 r  EOF_OBUF_inst/O
                         net (fo=0)                   0.000     3.617    EOF
    M15                                                               r  EOF (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ref_clk

Max Delay           266 Endpoints
Min Delay           266 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_axis_tready
                            (input port)
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.033ns  (logic 0.832ns (27.433%)  route 2.201ns (72.567%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=2)
  Clock Path Skew:        3.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.778ns (routing 1.050ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  m_axis_tready (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready_IBUF_inst/I
    V12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.523     0.523 r  m_axis_tready_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.523    m_axis_tready_IBUF_inst/OUT
    V12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.523 r  m_axis_tready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          1.615     2.138    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X95Y230        LUT4 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.069     2.207 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_full_fb_i_i_3/O
                         net (fo=6, routed)           0.274     2.481    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_reg
    SLICE_X93Y230        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     2.569 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_4/O
                         net (fo=1, routed)           0.123     2.692    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_i_reg_1
    SLICE_X93Y230        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     2.844 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.189     3.033    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_0
    SLICE_X93Y230        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.090    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.114 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.778     3.892    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/s_aclk
    SLICE_X93Y230        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C

Slack:                    inf
  Source:                 m_axis_tready
                            (input port)
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.902ns  (logic 0.832ns (28.672%)  route 2.070ns (71.328%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=2)
  Clock Path Skew:        3.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.778ns (routing 1.050ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  m_axis_tready (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready_IBUF_inst/I
    V12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.523     0.523 r  m_axis_tready_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.523    m_axis_tready_IBUF_inst/OUT
    V12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.523 r  m_axis_tready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          1.615     2.138    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X95Y230        LUT4 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.069     2.207 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_full_fb_i_i_3/O
                         net (fo=6, routed)           0.274     2.481    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_reg
    SLICE_X93Y230        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     2.569 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_4/O
                         net (fo=1, routed)           0.123     2.692    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_i_reg_1
    SLICE_X93Y230        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     2.844 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.058     2.902    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_0
    SLICE_X93Y230        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.090    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.114 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.778     3.892    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/s_aclk
    SLICE_X93Y230        FDPE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C

Slack:                    inf
  Source:                 m_axis_tready
                            (input port)
  Destination:            B_MUL/reg_p_hi_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.766ns  (logic 0.619ns (22.373%)  route 2.147ns (77.627%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.766ns (routing 1.050ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  m_axis_tready (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready_IBUF_inst/I
    V12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.523     0.523 r  m_axis_tready_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.523    m_axis_tready_IBUF_inst/OUT
    V12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.523 r  m_axis_tready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          1.531     2.054    B_MUL/m_axis_tready_IBUF
    SLICE_X95Y228        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096     2.150 r  B_MUL/valid_1_i_1/O
                         net (fo=35, routed)          0.616     2.766    B_MUL/E[0]
    SLICE_X93Y220        FDRE                                         r  B_MUL/reg_p_hi_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.090    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.114 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.766     3.880    B_MUL/axi_clk_IBUF_BUFG
    SLICE_X93Y220        FDRE                                         r  B_MUL/reg_p_hi_reg[1]/C

Slack:                    inf
  Source:                 m_axis_tready
                            (input port)
  Destination:            B_MUL/reg_p_hi_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.765ns  (logic 0.619ns (22.381%)  route 2.146ns (77.619%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.766ns (routing 1.050ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  m_axis_tready (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready_IBUF_inst/I
    V12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.523     0.523 r  m_axis_tready_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.523    m_axis_tready_IBUF_inst/OUT
    V12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.523 r  m_axis_tready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          1.531     2.054    B_MUL/m_axis_tready_IBUF
    SLICE_X95Y228        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096     2.150 r  B_MUL/valid_1_i_1/O
                         net (fo=35, routed)          0.615     2.765    B_MUL/E[0]
    SLICE_X93Y220        FDRE                                         r  B_MUL/reg_p_hi_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.090    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.114 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.766     3.880    B_MUL/axi_clk_IBUF_BUFG
    SLICE_X93Y220        FDRE                                         r  B_MUL/reg_p_hi_reg[0]/C

Slack:                    inf
  Source:                 m_axis_tready
                            (input port)
  Destination:            G_MUL/reg_p_hi_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.762ns  (logic 0.619ns (22.406%)  route 2.143ns (77.594%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.765ns (routing 1.050ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  m_axis_tready (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready_IBUF_inst/I
    V12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.523     0.523 r  m_axis_tready_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.523    m_axis_tready_IBUF_inst/OUT
    V12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.523 r  m_axis_tready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          1.531     2.054    B_MUL/m_axis_tready_IBUF
    SLICE_X95Y228        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096     2.150 r  B_MUL/valid_1_i_1/O
                         net (fo=35, routed)          0.612     2.762    G_MUL/E[0]
    SLICE_X94Y220        FDRE                                         r  G_MUL/reg_p_hi_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.090    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.114 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.765     3.879    G_MUL/axi_clk_IBUF_BUFG
    SLICE_X94Y220        FDRE                                         r  G_MUL/reg_p_hi_reg[3]/C

Slack:                    inf
  Source:                 m_axis_tready
                            (input port)
  Destination:            G_MUL/reg_p_lo_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.762ns  (logic 0.619ns (22.406%)  route 2.143ns (77.594%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.765ns (routing 1.050ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  m_axis_tready (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready_IBUF_inst/I
    V12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.523     0.523 r  m_axis_tready_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.523    m_axis_tready_IBUF_inst/OUT
    V12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.523 r  m_axis_tready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          1.531     2.054    B_MUL/m_axis_tready_IBUF
    SLICE_X95Y228        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096     2.150 r  B_MUL/valid_1_i_1/O
                         net (fo=35, routed)          0.612     2.762    G_MUL/E[0]
    SLICE_X94Y220        FDRE                                         r  G_MUL/reg_p_lo_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.090    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.114 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.765     3.879    G_MUL/axi_clk_IBUF_BUFG
    SLICE_X94Y220        FDRE                                         r  G_MUL/reg_p_lo_reg[3]/C

Slack:                    inf
  Source:                 m_axis_tready
                            (input port)
  Destination:            R_MUL/reg_p_lo_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.762ns  (logic 0.619ns (22.406%)  route 2.143ns (77.594%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.765ns (routing 1.050ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  m_axis_tready (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready_IBUF_inst/I
    V12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.523     0.523 r  m_axis_tready_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.523    m_axis_tready_IBUF_inst/OUT
    V12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.523 r  m_axis_tready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          1.531     2.054    B_MUL/m_axis_tready_IBUF
    SLICE_X95Y228        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096     2.150 r  B_MUL/valid_1_i_1/O
                         net (fo=35, routed)          0.612     2.762    R_MUL/valid_1_reg_0[0]
    SLICE_X94Y220        FDRE                                         r  R_MUL/reg_p_lo_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.090    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.114 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.765     3.879    R_MUL/axi_clk_IBUF_BUFG
    SLICE_X94Y220        FDRE                                         r  R_MUL/reg_p_lo_reg[3]/C

Slack:                    inf
  Source:                 m_axis_tready
                            (input port)
  Destination:            G_MUL/reg_p_hi_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.760ns  (logic 0.619ns (22.422%)  route 2.141ns (77.578%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.765ns (routing 1.050ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  m_axis_tready (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready_IBUF_inst/I
    V12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.523     0.523 r  m_axis_tready_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.523    m_axis_tready_IBUF_inst/OUT
    V12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.523 r  m_axis_tready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          1.531     2.054    B_MUL/m_axis_tready_IBUF
    SLICE_X95Y228        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096     2.150 r  B_MUL/valid_1_i_1/O
                         net (fo=35, routed)          0.610     2.760    G_MUL/E[0]
    SLICE_X94Y220        FDRE                                         r  G_MUL/reg_p_hi_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.090    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.114 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.765     3.879    G_MUL/axi_clk_IBUF_BUFG
    SLICE_X94Y220        FDRE                                         r  G_MUL/reg_p_hi_reg[0]/C

Slack:                    inf
  Source:                 m_axis_tready
                            (input port)
  Destination:            G_MUL/reg_p_lo_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.760ns  (logic 0.619ns (22.422%)  route 2.141ns (77.578%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.765ns (routing 1.050ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  m_axis_tready (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready_IBUF_inst/I
    V12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.523     0.523 r  m_axis_tready_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.523    m_axis_tready_IBUF_inst/OUT
    V12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.523 r  m_axis_tready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          1.531     2.054    B_MUL/m_axis_tready_IBUF
    SLICE_X95Y228        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096     2.150 r  B_MUL/valid_1_i_1/O
                         net (fo=35, routed)          0.610     2.760    G_MUL/E[0]
    SLICE_X94Y220        FDRE                                         r  G_MUL/reg_p_lo_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.090    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.114 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.765     3.879    G_MUL/axi_clk_IBUF_BUFG
    SLICE_X94Y220        FDRE                                         r  G_MUL/reg_p_lo_reg[0]/C

Slack:                    inf
  Source:                 m_axis_tready
                            (input port)
  Destination:            R_MUL/reg_p_lo_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.760ns  (logic 0.619ns (22.422%)  route 2.141ns (77.578%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.765ns (routing 1.050ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  m_axis_tready (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready_IBUF_inst/I
    V12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.523     0.523 r  m_axis_tready_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.523    m_axis_tready_IBUF_inst/OUT
    V12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.523 r  m_axis_tready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          1.531     2.054    B_MUL/m_axis_tready_IBUF
    SLICE_X95Y228        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096     2.150 r  B_MUL/valid_1_i_1/O
                         net (fo=35, routed)          0.610     2.760    R_MUL/valid_1_reg_0[0]
    SLICE_X94Y220        FDRE                                         r  R_MUL/reg_p_lo_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.090    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.114 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.765     3.879    R_MUL/axi_clk_IBUF_BUFG
    SLICE_X94Y220        FDRE                                         r  R_MUL/reg_p_lo_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axis_tdata[1]
                            (input port)
  Destination:            B_MUL/reg_p_lo_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.571ns  (logic 0.179ns (31.326%)  route 0.392ns (68.674%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.431ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.251ns (routing 0.715ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K12                                               0.000     0.000 r  s_axis_tdata[1] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tdata_IBUF[1]_inst/I
    K12                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.179     0.179 r  s_axis_tdata_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.179    s_axis_tdata_IBUF[1]_inst/OUT
    K12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.179 r  s_axis_tdata_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=6, routed)           0.392     0.571    B_MUL/s_axis_tdata_IBUF[1]
    SLICE_X93Y224        FDRE                                         r  B_MUL/reg_p_lo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.160    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.179 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.251     3.431    B_MUL/axi_clk_IBUF_BUFG
    SLICE_X93Y224        FDRE                                         r  B_MUL/reg_p_lo_reg[1]/C

Slack:                    inf
  Source:                 s_axis_tdata[16]
                            (input port)
  Destination:            R_MUL/reg_p_lo_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.138ns (23.625%)  route 0.445ns (76.375%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.423ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.243ns (routing 0.715ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 r  s_axis_tdata[16] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tdata_IBUF[16]_inst/I
    T6                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.138     0.138 r  s_axis_tdata_IBUF[16]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.138    s_axis_tdata_IBUF[16]_inst/OUT
    T6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.138 r  s_axis_tdata_IBUF[16]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.445     0.583    R_MUL/s_axis_tdata_IBUF[0]
    SLICE_X95Y222        FDRE                                         r  R_MUL/reg_p_lo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.160    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.179 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.243     3.423    R_MUL/axi_clk_IBUF_BUFG
    SLICE_X95Y222        FDRE                                         r  R_MUL/reg_p_lo_reg[1]/C

Slack:                    inf
  Source:                 s_axis_tdata[2]
                            (input port)
  Destination:            B_MUL/reg_p_lo_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.590ns  (logic 0.180ns (30.529%)  route 0.410ns (69.471%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.257ns (routing 0.715ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M11                                               0.000     0.000 r  s_axis_tdata[2] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tdata_IBUF[2]_inst/I
    M11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  s_axis_tdata_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    s_axis_tdata_IBUF[2]_inst/OUT
    M11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  s_axis_tdata_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           0.410     0.590    B_MUL/s_axis_tdata_IBUF[2]
    SLICE_X93Y222        FDRE                                         r  B_MUL/reg_p_lo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.160    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.179 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.257     3.436    B_MUL/axi_clk_IBUF_BUFG
    SLICE_X93Y222        FDRE                                         r  B_MUL/reg_p_lo_reg[2]/C

Slack:                    inf
  Source:                 s_axis_tdata[5]
                            (input port)
  Destination:            B_MUL/reg_p_hi_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.593ns  (logic 0.180ns (30.348%)  route 0.413ns (69.652%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.431ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.251ns (routing 0.715ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N8                                                0.000     0.000 r  s_axis_tdata[5] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tdata_IBUF[5]_inst/I
    N8                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.180     0.180 r  s_axis_tdata_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    s_axis_tdata_IBUF[5]_inst/OUT
    N8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.180 r  s_axis_tdata_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=6, routed)           0.413     0.593    B_MUL/s_axis_tdata_IBUF[5]
    SLICE_X93Y220        FDRE                                         r  B_MUL/reg_p_hi_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.160    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.179 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.251     3.431    B_MUL/axi_clk_IBUF_BUFG
    SLICE_X93Y220        FDRE                                         r  B_MUL/reg_p_hi_reg[1]/C

Slack:                    inf
  Source:                 s_axis_tdata[13]
                            (input port)
  Destination:            G_MUL/reg_p_hi_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.599ns  (logic 0.156ns (26.101%)  route 0.443ns (73.899%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.423ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.243ns (routing 0.715ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  s_axis_tdata[13] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tdata_IBUF[13]_inst/I
    R10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  s_axis_tdata_IBUF[13]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    s_axis_tdata_IBUF[13]_inst/OUT
    R10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  s_axis_tdata_IBUF[13]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.443     0.599    G_MUL/s_axis_tdata_IBUF[5]
    SLICE_X95Y222        FDRE                                         r  G_MUL/reg_p_hi_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.160    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.179 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.243     3.423    G_MUL/axi_clk_IBUF_BUFG
    SLICE_X95Y222        FDRE                                         r  G_MUL/reg_p_hi_reg[1]/C

Slack:                    inf
  Source:                 s_axis_tdata[4]
                            (input port)
  Destination:            B_MUL/reg_p_hi_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.602ns  (logic 0.179ns (29.748%)  route 0.423ns (70.252%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.431ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.251ns (routing 0.715ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N9                                                0.000     0.000 r  s_axis_tdata[4] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tdata_IBUF[4]_inst/I
    N9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.179     0.179 r  s_axis_tdata_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.179    s_axis_tdata_IBUF[4]_inst/OUT
    N9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.179 r  s_axis_tdata_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=7, routed)           0.423     0.602    B_MUL/s_axis_tdata_IBUF[4]
    SLICE_X93Y220        FDRE                                         r  B_MUL/reg_p_hi_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.160    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.179 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.251     3.431    B_MUL/axi_clk_IBUF_BUFG
    SLICE_X93Y220        FDRE                                         r  B_MUL/reg_p_hi_reg[0]/C

Slack:                    inf
  Source:                 s_axis_tdata[12]
                            (input port)
  Destination:            G_MUL/reg_p_hi_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.158ns (26.042%)  route 0.448ns (73.958%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.252ns (routing 0.715ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  s_axis_tdata[12] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tdata_IBUF[12]_inst/I
    R8                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.158     0.158 r  s_axis_tdata_IBUF[12]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.158    s_axis_tdata_IBUF[12]_inst/OUT
    R8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.158 r  s_axis_tdata_IBUF[12]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.448     0.606    G_MUL/s_axis_tdata_IBUF[4]
    SLICE_X94Y220        FDRE                                         r  G_MUL/reg_p_hi_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.160    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.179 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.252     3.432    G_MUL/axi_clk_IBUF_BUFG
    SLICE_X94Y220        FDRE                                         r  G_MUL/reg_p_hi_reg[0]/C

Slack:                    inf
  Source:                 s_axis_tdata[0]
                            (input port)
  Destination:            B_MUL/reg_p_lo_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.202ns (33.412%)  route 0.403ns (66.588%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        3.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.438ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.259ns (routing 0.715ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L12                                               0.000     0.000 r  s_axis_tdata[0] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tdata_IBUF[0]_inst/I
    L12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.179     0.179 r  s_axis_tdata_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.179    s_axis_tdata_IBUF[0]_inst/OUT
    L12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.179 r  s_axis_tdata_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=7, routed)           0.395     0.575    B_MUL/s_axis_tdata_IBUF[0]
    SLICE_X93Y222        LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.023     0.598 r  B_MUL/reg_p_lo[6]_i_1/O
                         net (fo=1, routed)           0.008     0.606    B_MUL/reg_p_lo[6]_i_1_n_0
    SLICE_X93Y222        FDRE                                         r  B_MUL/reg_p_lo_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.160    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.179 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.259     3.438    B_MUL/axi_clk_IBUF_BUFG
    SLICE_X93Y222        FDRE                                         r  B_MUL/reg_p_lo_reg[6]/C

Slack:                    inf
  Source:                 s_axis_tdata[5]
                            (input port)
  Destination:            B_MUL/reg_p_hi_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.608ns  (logic 0.218ns (35.851%)  route 0.390ns (64.149%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        3.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.248ns (routing 0.715ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N8                                                0.000     0.000 r  s_axis_tdata[5] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tdata_IBUF[5]_inst/I
    N8                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.180     0.180 r  s_axis_tdata_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    s_axis_tdata_IBUF[5]_inst/OUT
    N8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.180 r  s_axis_tdata_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=6, routed)           0.384     0.564    B_MUL/s_axis_tdata_IBUF[5]
    SLICE_X94Y220        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.038     0.602 r  B_MUL/reg_p_hi[6]_i_1/O
                         net (fo=1, routed)           0.006     0.608    B_MUL/reg_p_hi[6]_i_1_n_0
    SLICE_X94Y220        FDRE                                         r  B_MUL/reg_p_hi_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.160    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.179 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.248     3.428    B_MUL/axi_clk_IBUF_BUFG
    SLICE_X94Y220        FDRE                                         r  B_MUL/reg_p_hi_reg[6]/C

Slack:                    inf
  Source:                 s_axis_tdata[5]
                            (input port)
  Destination:            B_MUL/reg_p_hi_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.610ns  (logic 0.219ns (35.897%)  route 0.391ns (64.103%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        3.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.248ns (routing 0.715ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N8                                                0.000     0.000 r  s_axis_tdata[5] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tdata_IBUF[5]_inst/I
    N8                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.180     0.180 r  s_axis_tdata_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    s_axis_tdata_IBUF[5]_inst/OUT
    N8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.180 r  s_axis_tdata_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=6, routed)           0.385     0.565    B_MUL/s_axis_tdata_IBUF[5]
    SLICE_X94Y220        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.039     0.604 r  B_MUL/reg_p_hi[4]_i_1/O
                         net (fo=1, routed)           0.006     0.610    B_MUL/reg_p_hi[4]_i_1_n_0
    SLICE_X94Y220        FDRE                                         r  B_MUL/reg_p_hi_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.160    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.179 r  axi_clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.248     3.428    B_MUL/axi_clk_IBUF_BUFG
    SLICE_X94Y220        FDRE                                         r  B_MUL/reg_p_hi_reg[4]/C





