INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/l/Desktop/6463ADVHDes/code/project_6/project_6.sim/sim_1/synth/timing/find_ndnddn_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module find_ndnddn
INFO: [VRFC 10-311] analyzing module glbl
