Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id BFCF0C20DC2
	for <lists+qemu-devel@lfdr.de>; Thu, 30 Oct 2025 16:16:04 +0100 (CET)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1vEUMw-0001Cl-Hz; Thu, 30 Oct 2025 11:15:20 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <dbarboza@ventanamicro.com>)
 id 1vEUMl-00018I-Nl
 for qemu-devel@nongnu.org; Thu, 30 Oct 2025 11:15:09 -0400
Received: from mail-pl1-x629.google.com ([2607:f8b0:4864:20::629])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <dbarboza@ventanamicro.com>)
 id 1vEUMb-0005GW-Md
 for qemu-devel@nongnu.org; Thu, 30 Oct 2025 11:15:07 -0400
Received: by mail-pl1-x629.google.com with SMTP id
 d9443c01a7336-290d4d421f6so12140455ad.2
 for <qemu-devel@nongnu.org>; Thu, 30 Oct 2025 08:14:51 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=ventanamicro.com; s=google; t=1761837289; x=1762442089; darn=nongnu.org;
 h=content-transfer-encoding:in-reply-to:content-language:from
 :references:cc:to:subject:user-agent:mime-version:date:message-id
 :from:to:cc:subject:date:message-id:reply-to;
 bh=U6mJ0g/+kW+Y8nTHGzBtrH2PgIx+cPR3kGz9k168hFA=;
 b=TMapYF1wkVf4CJic1NlNie8ozlr0PubaZw/wEGKFeqvhK5SpS9qU5sFFLeIsE6Rs35
 FcKW7nIAwacC15/9uSCA0TZI9O+bGHQ0ZVIWK0Ay9/W6es9EDbzCi/aLvcLp8MfcqluL
 9QhTu+6CRcOYsw9S14t9HCbAKLSnhsqfuIt3oq168ygpuPWwpabZkNDK6JDz5aCJbZeJ
 VYqUm8lKx7EF0mIaiENQzMcpWJ/61iqblwIL/MP8AwE7wgIxFOYxqRwQvdBJLiOGRGJe
 /51koXHH6cSHtlmkHX/oXVPT0smPz0/Nd5tE6pI+0n/b5PZyHgaBNlVH8GrXkaV4V1bx
 r/Ew==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1761837289; x=1762442089;
 h=content-transfer-encoding:in-reply-to:content-language:from
 :references:cc:to:subject:user-agent:mime-version:date:message-id
 :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to;
 bh=U6mJ0g/+kW+Y8nTHGzBtrH2PgIx+cPR3kGz9k168hFA=;
 b=eaURnPtBoYN/tdn8HYhSdm5R1XMYKC/4BsBoBv/Y9SPW/ayFnGdzXVyvlMX62H/v0R
 a4aDMbWLg/cO6REVxG+mnOJ+N1xBGcvg9ZvsvstO5mm6sPNG8QNoEerwt8ModbwoM5ob
 KkMydd8ZMMX3MREqaSXkg2NSRyaDW8+/CswNRrCLRXHJE4Cj3bZTm4q2VLoP49rK2exn
 vkhJj8bWJmn0wW1wteZFodHkoZeqGGwJs3yCVdI8Ru8bBDf7j9gRHhQSN4DxJcUrfF5o
 qMX0LMNQxTg4yjJ6Wj07bCLyshE6fjyy1ulbroq3jHbRc1VidzD1MxFNSzH1BpVt2M1V
 W9GA==
X-Forwarded-Encrypted: i=1;
 AJvYcCUat4DHYHHjtUt6JMcqMVh2F0chnJlU2Sl/ox7cph+Rb8p73NPe4hlK2ajRZwOBPHc5/8z2+ESZigq5@nongnu.org
X-Gm-Message-State: AOJu0YyJv/Ildz8ZshJXYnWpxUmMbZ9sVW3BEWSnQlEwiFLwoBQ66s8P
 hKyy0xl+dVz1FXX1MVNBUmunWZSGc7olgYmm81oXLc3ptvgE6JLmHeZnFsEHofUpfck=
X-Gm-Gg: ASbGncsaPkTqT45P96/b+Pvcn0xBX3pOy/nd9wYBEtXiChKeyfoj482qEJIpzMDLaxf
 cd08ltVMIYBCEDCktneOWxOUxIgl0qWDjUPmADT9EVKlMuiK+uzxitI5ZXFcsRbhx04mZ3GrgI2
 O9HYEMvH2yP/VUkLDGPL/spj1W2lwZfjYEzI0LCOsJ0wQbntAGHi4zisvpU7Te49QrhFyEd7V5Y
 9zR+XyomhxSnMsO/Hsc3ja5bEB69yCaJ7b5LxW4d5dMS7DUthHW3OMFViv5V1uqE0bG5sNk8e6R
 vDjyUsoQbC3OH318BDAV9DSzvHpBpxpHnXOwGHTht4+ko7S761ih3zbaZSDpWt9gW3Q7LeF8ihc
 tNGyd/Wbg+nqqobTRLbKyx08+6UVZsE7VsVR3mMSaeA2+HFJItoWoe3DNKtI8eWoLuJpHvlQUWm
 S18pVZfo1shohsXaD2qORTyIk=
X-Google-Smtp-Source: AGHT+IGnE98uTtgnQDrafPBSe7qMC3620rcPUbBNeOeUZYJLKpJrqKEVAVIS7KjZz7J7b/QKglZx9w==
X-Received: by 2002:a17:902:daca:b0:27e:eabd:4b41 with SMTP id
 d9443c01a7336-2951a422c63mr1050225ad.7.1761837288721; 
 Thu, 30 Oct 2025 08:14:48 -0700 (PDT)
Received: from [192.168.68.110] ([187.101.65.79])
 by smtp.gmail.com with ESMTPSA id
 d9443c01a7336-29498d099b6sm188010175ad.33.2025.10.30.08.14.45
 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);
 Thu, 30 Oct 2025 08:14:48 -0700 (PDT)
Message-ID: <14f0ce37-909b-4d04-8a7a-ba9db63e5cda@ventanamicro.com>
Date: Thu, 30 Oct 2025 12:14:44 -0300
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH v3 2/4] target/riscv: Add server platform reference cpu
To: Chao Liu <chao.liu.riscv@isrc.iscas.ac.cn>
Cc: ajones@ventanamicro.com, alistair.francis@wdc.com, liwei1518@gmail.com,
 palmer@dabbelt.com, qemu-devel@nongnu.org, qemu-riscv@nongnu.org,
 wu.fei9@sanechips.com.cn, zhiwei_liu@linux.alibaba.com
References: <20250528200129.1548259-3-dbarboza@ventanamicro.com>
 <ab8161b3-d4e9-4573-b13f-e13b9c6b322e@isrc.iscas.ac.cn>
From: Daniel Henrique Barboza <dbarboza@ventanamicro.com>
Content-Language: en-US
In-Reply-To: <ab8161b3-d4e9-4573-b13f-e13b9c6b322e@isrc.iscas.ac.cn>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=2607:f8b0:4864:20::629;
 envelope-from=dbarboza@ventanamicro.com; helo=mail-pl1-x629.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org



On 10/30/25 12:01 PM, Chao Liu wrote:
> On Wed, May 28, 2025 at 05:01:29PM -0300, Daniel Henrique Barboza wrote:
>> rom: Fei Wu <wu.fei9@sanechips.com.cn>
>>
>> he harts requirements of RISC-V server platform [1] require RVA23 ISA
>> rofile support, plus Sv48, Svadu, H, Sscofmpf etc. This patch provides
>> virt CPU type (rvsp-ref) as compliant as possible.
>>
>> 1] https://github.com/riscv-non-isa/riscv-server-platform/blob/main/server_platform_requirements.adoc
>>
>> igned-off-by: Fei Wu <fei2.wu@intel.com>
>> igned-off-by: Daniel Henrique Barboza <dbarboza@ventanamicro.com>
>> -- 
>> target/riscv/cpu-qom.h |  1 +
>> target/riscv/cpu.c     | 11 +++++++++++
>> 2 files changed, 12 insertions(+)
>>
>> iff --git a/target/riscv/cpu-qom.h b/target/riscv/cpu-qom.h
>> ndex 1ee05eb393..70978fd53c 100644
>> -- a/target/riscv/cpu-qom.h
>> ++ b/target/riscv/cpu-qom.h
>> @ -55,6 +55,7 @@
>> #define TYPE_RISCV_CPU_VEYRON_V1        RISCV_CPU_TYPE_NAME("veyron-v1")
>> #define TYPE_RISCV_CPU_TT_ASCALON       RISCV_CPU_TYPE_NAME("tt-ascalon")
>> #define TYPE_RISCV_CPU_XIANGSHAN_NANHU  RISCV_CPU_TYPE_NAME("xiangshan-nanhu")
>> #define TYPE_RISCV_CPU_RVSP_REF         RISCV_CPU_TYPE_NAME("rvsp-ref")
>> #define TYPE_RISCV_CPU_HOST             RISCV_CPU_TYPE_NAME("host")
>>
>> OBJECT_DECLARE_CPU_TYPE(RISCVCPU, RISCVCPUClass, RISCV_CPU)
>> iff --git a/target/riscv/cpu.c b/target/riscv/cpu.c
>> ndex 4a30cf8444..ec2fbc0e78 100644
>> -- a/target/riscv/cpu.c
>> ++ b/target/riscv/cpu.c
>> @ -3166,6 +3166,17 @@ static const TypeInfo riscv_cpu_type_infos[] = {
>>        .cfg.max_satp_mode = VM_1_10_SV39,
>>    ),
>>
>>    DEFINE_RISCV_CPU(TYPE_RISCV_CPU_RVSP_REF, TYPE_RISCV_VENDOR_CPU,
> 
> I'm not sure the parent type TYPE_RISCV_VENDOR_CPU is right here.
> 
> To be on the safe side, I tested this CPU type using an openEuler image that
> can boot on a virtual machine. This image supports rva23s64, and my command is
> as follows:
> 
> cmd="$QEMU_SYSTEM_RISCV64 \
>    -nographic -machine virt,pflash0=pflash0,pflash1=pflash1,acpi=off \
>    -cpu rvsp-ref \
>    -smp "$vcpu" -m "$memory"G \
>    -blockdev node-name=pflash0,driver=file,read-only=on,filename="$fw1" \
>    -blockdev node-name=pflash1,driver=file,filename="$fw2" \
>    -drive file="$drive",format=qcow2,id=hd0,if=none \
>    -object rng-random,filename=/dev/urandom,id=rng0 \
>    -device virtio-vga \
>    -device virtio-rng-device,rng=rng0 \
>    -device virtio-blk-device,drive=hd0 \
>    -device virtio-net-device,netdev=usernet \
>    -netdev user,id=usernet,hostfwd=tcp::"$ssh_port"-:22 \
>    -device qemu-xhci -usb -device usb-kbd -device usb-tablet"
> 
> This process gets stuck at the initialization stage:
> 
> ```
>      Loading Linux 6.6.0-102.0.0.5.oe2509.riscv64 ...
>      Loading initial ramdisk ...
> ```
> 
> If I use the parameter `-cpu rva23s64`, the system can boot normally.
> 
> I tried changing TYPE_RISCV_VENDOR_CPU to TYPE_RISCV_BARE_CPU and found that
> the system then boots normally.

There is a chance that we're mishandling the .profile property with VENDOR
type CPUs. Maybe worth taking a look.

There's nothing stopping us from declaring the CPU as BARE though. It's
probably a good idea - it gives us a clean CPU without any enabled default
extensions to work on. I believe we can change that for v4.


Thanks,

Daniel

> 
> However, I haven’t conducted an in-depth analysis yet, so the issue might be
> with my system image.
> 
> Thanks,
> Chao
> 
>>        .misa_mxl_max = MXL_RV64,
>>        .profile = &RVA23S64,
>>
>>        /* ISA extensions */
>>        .cfg.ext_zkr = true,
>>        .cfg.ext_svadu = true,
>>
>>        .cfg.max_satp_mode = VM_1_10_SV57,
>>    ),
>>
> 


