// Seed: 1396007609
module module_0 (
    input  tri  id_0
    , id_3,
    output tri1 id_1
);
  assign id_3 = id_0;
  uwire id_4 = id_0;
  wire id_5, id_6;
  wire id_7, id_8;
  assign id_8 = id_6;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input wand id_2,
    input logic id_3,
    output wand id_4,
    input supply1 id_5,
    input tri1 id_6,
    output uwire id_7,
    output logic id_8,
    output wor id_9,
    input tri id_10,
    output uwire id_11,
    input supply0 id_12,
    input supply0 id_13
);
  module_0(
      id_6, id_4
  );
  always @(posedge 1'h0 - 1) begin
    if (id_3) if (id_6) id_8 <= id_3;
  end
  wire id_15;
endmodule
