INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lalith/Documents/Vivado/Computer_Aided_Design_Disasters/Computer_Aided_Design_Disasters.srcs/sources_1/new/check_logic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TRI_STATE
INFO: [VRFC 10-311] analyzing module TWO_MUX_TRI
INFO: [VRFC 10-311] analyzing module check_logic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lalith/Documents/Vivado/Computer_Aided_Design_Disasters/Computer_Aided_Design_Disasters.srcs/sim_1/new/check_logic_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_logic_tb
