<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Mon Feb  7 17:00:35 2022" VIVADOVERSION="2020.2">

  <SYSTEMINFO ARCH="zynquplus" DEVICE="xczu3eg" NAME="finn_full" PACKAGE="sbva484" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="O" NAME="interrupt_stream_to_finn" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="streamToFinn_0_interrupt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="streamToFinn_0" PORT="interrupt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="interrupt_result" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="fetch_finn_0_interrupt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fetch_finn_0" PORT="interrupt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="13" NAME="s_axi_stream_to_finn_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="streamToFinn_0_s_axi_AXI_CPU_AWADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="streamToFinn_0" PORT="s_axi_AXI_CPU_AWADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_stream_to_finn_awvalid" SIGIS="undef" SIGNAME="streamToFinn_0_s_axi_AXI_CPU_AWVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="streamToFinn_0" PORT="s_axi_AXI_CPU_AWVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_stream_to_finn_awready" SIGIS="undef" SIGNAME="streamToFinn_0_s_axi_AXI_CPU_AWREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="streamToFinn_0" PORT="s_axi_AXI_CPU_AWREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="s_axi_stream_to_finn_wdata" RIGHT="0" SIGIS="undef" SIGNAME="streamToFinn_0_s_axi_AXI_CPU_WDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="streamToFinn_0" PORT="s_axi_AXI_CPU_WDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="s_axi_stream_to_finn_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="streamToFinn_0_s_axi_AXI_CPU_WSTRB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="streamToFinn_0" PORT="s_axi_AXI_CPU_WSTRB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_stream_to_finn_wvalid" SIGIS="undef" SIGNAME="streamToFinn_0_s_axi_AXI_CPU_WVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="streamToFinn_0" PORT="s_axi_AXI_CPU_WVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_stream_to_finn_wready" SIGIS="undef" SIGNAME="streamToFinn_0_s_axi_AXI_CPU_WREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="streamToFinn_0" PORT="s_axi_AXI_CPU_WREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axi_stream_to_finn_bresp" RIGHT="0" SIGIS="undef" SIGNAME="streamToFinn_0_s_axi_AXI_CPU_BRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="streamToFinn_0" PORT="s_axi_AXI_CPU_BRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_stream_to_finn_bvalid" SIGIS="undef" SIGNAME="streamToFinn_0_s_axi_AXI_CPU_BVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="streamToFinn_0" PORT="s_axi_AXI_CPU_BVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_stream_to_finn_bready" SIGIS="undef" SIGNAME="streamToFinn_0_s_axi_AXI_CPU_BREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="streamToFinn_0" PORT="s_axi_AXI_CPU_BREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="13" NAME="s_axi_stream_to_finn_araddr" RIGHT="0" SIGIS="undef" SIGNAME="streamToFinn_0_s_axi_AXI_CPU_ARADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="streamToFinn_0" PORT="s_axi_AXI_CPU_ARADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_stream_to_finn_arvalid" SIGIS="undef" SIGNAME="streamToFinn_0_s_axi_AXI_CPU_ARVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="streamToFinn_0" PORT="s_axi_AXI_CPU_ARVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_stream_to_finn_arready" SIGIS="undef" SIGNAME="streamToFinn_0_s_axi_AXI_CPU_ARREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="streamToFinn_0" PORT="s_axi_AXI_CPU_ARREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="s_axi_stream_to_finn_rdata" RIGHT="0" SIGIS="undef" SIGNAME="streamToFinn_0_s_axi_AXI_CPU_RDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="streamToFinn_0" PORT="s_axi_AXI_CPU_RDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axi_stream_to_finn_rresp" RIGHT="0" SIGIS="undef" SIGNAME="streamToFinn_0_s_axi_AXI_CPU_RRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="streamToFinn_0" PORT="s_axi_AXI_CPU_RRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_stream_to_finn_rvalid" SIGIS="undef" SIGNAME="streamToFinn_0_s_axi_AXI_CPU_RVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="streamToFinn_0" PORT="s_axi_AXI_CPU_RVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_stream_to_finn_rready" SIGIS="undef" SIGNAME="streamToFinn_0_s_axi_AXI_CPU_RREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="streamToFinn_0" PORT="s_axi_AXI_CPU_RREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="4" NAME="s_axi_result_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="fetch_finn_0_s_axi_AXI_CPU_AWADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fetch_finn_0" PORT="s_axi_AXI_CPU_AWADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_result_awvalid" SIGIS="undef" SIGNAME="fetch_finn_0_s_axi_AXI_CPU_AWVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fetch_finn_0" PORT="s_axi_AXI_CPU_AWVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_result_awready" SIGIS="undef" SIGNAME="fetch_finn_0_s_axi_AXI_CPU_AWREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fetch_finn_0" PORT="s_axi_AXI_CPU_AWREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="s_axi_result_wdata" RIGHT="0" SIGIS="undef" SIGNAME="fetch_finn_0_s_axi_AXI_CPU_WDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fetch_finn_0" PORT="s_axi_AXI_CPU_WDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="s_axi_result_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="fetch_finn_0_s_axi_AXI_CPU_WSTRB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fetch_finn_0" PORT="s_axi_AXI_CPU_WSTRB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_result_wvalid" SIGIS="undef" SIGNAME="fetch_finn_0_s_axi_AXI_CPU_WVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fetch_finn_0" PORT="s_axi_AXI_CPU_WVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_result_wready" SIGIS="undef" SIGNAME="fetch_finn_0_s_axi_AXI_CPU_WREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fetch_finn_0" PORT="s_axi_AXI_CPU_WREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axi_result_bresp" RIGHT="0" SIGIS="undef" SIGNAME="fetch_finn_0_s_axi_AXI_CPU_BRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fetch_finn_0" PORT="s_axi_AXI_CPU_BRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_result_bvalid" SIGIS="undef" SIGNAME="fetch_finn_0_s_axi_AXI_CPU_BVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fetch_finn_0" PORT="s_axi_AXI_CPU_BVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_result_bready" SIGIS="undef" SIGNAME="fetch_finn_0_s_axi_AXI_CPU_BREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fetch_finn_0" PORT="s_axi_AXI_CPU_BREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="4" NAME="s_axi_result_araddr" RIGHT="0" SIGIS="undef" SIGNAME="fetch_finn_0_s_axi_AXI_CPU_ARADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fetch_finn_0" PORT="s_axi_AXI_CPU_ARADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_result_arvalid" SIGIS="undef" SIGNAME="fetch_finn_0_s_axi_AXI_CPU_ARVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fetch_finn_0" PORT="s_axi_AXI_CPU_ARVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_result_arready" SIGIS="undef" SIGNAME="fetch_finn_0_s_axi_AXI_CPU_ARREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fetch_finn_0" PORT="s_axi_AXI_CPU_ARREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="s_axi_result_rdata" RIGHT="0" SIGIS="undef" SIGNAME="fetch_finn_0_s_axi_AXI_CPU_RDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fetch_finn_0" PORT="s_axi_AXI_CPU_RDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axi_result_rresp" RIGHT="0" SIGIS="undef" SIGNAME="fetch_finn_0_s_axi_AXI_CPU_RRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fetch_finn_0" PORT="s_axi_AXI_CPU_RRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_result_rvalid" SIGIS="undef" SIGNAME="fetch_finn_0_s_axi_AXI_CPU_RVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fetch_finn_0" PORT="s_axi_AXI_CPU_RVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_result_rready" SIGIS="undef" SIGNAME="fetch_finn_0_s_axi_AXI_CPU_RREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fetch_finn_0" PORT="s_axi_AXI_CPU_RREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="finn_stitched_0" PORT="ap_clk"/>
        <CONNECTION INSTANCE="fetch_finn_0" PORT="ap_clk"/>
        <CONNECTION INSTANCE="streamToFinn_0" PORT="ap_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fetch_finn_0" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="finn_stitched_0" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="streamToFinn_0" PORT="ap_rst_n"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_s_axi_stream_to_finn" DATAWIDTH="32" NAME="s_axi_stream_to_finn" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="14"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_full_clk"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_stream_to_finn_awaddr"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_stream_to_finn_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_stream_to_finn_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_stream_to_finn_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_stream_to_finn_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_stream_to_finn_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_stream_to_finn_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_stream_to_finn_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_stream_to_finn_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_stream_to_finn_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_stream_to_finn_araddr"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_stream_to_finn_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_stream_to_finn_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_stream_to_finn_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_stream_to_finn_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_stream_to_finn_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_stream_to_finn_rready"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_s_axi_result" DATAWIDTH="32" NAME="s_axi_result" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="5"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_full_clk"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_result_awaddr"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_result_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_result_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_result_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_result_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_result_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_result_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_result_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_result_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_result_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_result_araddr"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_result_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_result_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_result_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_result_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_result_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_result_rready"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="2112366617" FULLNAME="/fetch_finn_0" HWVERSION="1.0" INSTANCE="fetch_finn_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fetch_finn" VLNV="DIII:hls:fetch_finn:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_AXI_CPU_ADDR_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_S_AXI_AXI_CPU_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="finn_full_fetch_finn_0_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="3"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="4" NAME="s_axi_AXI_CPU_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="fetch_finn_0_s_axi_AXI_CPU_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_full_imp" PORT="s_axi_result_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_AXI_CPU_AWVALID" SIGIS="undef" SIGNAME="fetch_finn_0_s_axi_AXI_CPU_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_full_imp" PORT="s_axi_result_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_AXI_CPU_AWREADY" SIGIS="undef" SIGNAME="fetch_finn_0_s_axi_AXI_CPU_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_full_imp" PORT="s_axi_result_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_AXI_CPU_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="fetch_finn_0_s_axi_AXI_CPU_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_full_imp" PORT="s_axi_result_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_AXI_CPU_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="fetch_finn_0_s_axi_AXI_CPU_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_full_imp" PORT="s_axi_result_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_AXI_CPU_WVALID" SIGIS="undef" SIGNAME="fetch_finn_0_s_axi_AXI_CPU_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_full_imp" PORT="s_axi_result_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_AXI_CPU_WREADY" SIGIS="undef" SIGNAME="fetch_finn_0_s_axi_AXI_CPU_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_full_imp" PORT="s_axi_result_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_AXI_CPU_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="fetch_finn_0_s_axi_AXI_CPU_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_full_imp" PORT="s_axi_result_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_AXI_CPU_BVALID" SIGIS="undef" SIGNAME="fetch_finn_0_s_axi_AXI_CPU_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_full_imp" PORT="s_axi_result_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_AXI_CPU_BREADY" SIGIS="undef" SIGNAME="fetch_finn_0_s_axi_AXI_CPU_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_full_imp" PORT="s_axi_result_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s_axi_AXI_CPU_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="fetch_finn_0_s_axi_AXI_CPU_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_full_imp" PORT="s_axi_result_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_AXI_CPU_ARVALID" SIGIS="undef" SIGNAME="fetch_finn_0_s_axi_AXI_CPU_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_full_imp" PORT="s_axi_result_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_AXI_CPU_ARREADY" SIGIS="undef" SIGNAME="fetch_finn_0_s_axi_AXI_CPU_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_full_imp" PORT="s_axi_result_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_AXI_CPU_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="fetch_finn_0_s_axi_AXI_CPU_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_full_imp" PORT="s_axi_result_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_AXI_CPU_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="fetch_finn_0_s_axi_AXI_CPU_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_full_imp" PORT="s_axi_result_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_AXI_CPU_RVALID" SIGIS="undef" SIGNAME="fetch_finn_0_s_axi_AXI_CPU_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_full_imp" PORT="s_axi_result_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_AXI_CPU_RREADY" SIGIS="undef" SIGNAME="fetch_finn_0_s_axi_AXI_CPU_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_full_imp" PORT="s_axi_result_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="fetch_finn_0_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="interrupt_result"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="finn_stream_V_TVALID" SIGIS="undef" SIGNAME="fetch_finn_0_finn_stream_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_stitched_0" PORT="m_axis_output_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="finn_stream_V_TREADY" SIGIS="undef" SIGNAME="fetch_finn_0_finn_stream_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_stitched_0" PORT="m_axis_output_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="finn_stream_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="fetch_finn_0_finn_stream_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_stitched_0" PORT="m_axis_output_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_s_axi_result" DATAWIDTH="32" NAME="s_axi_AXI_CPU" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="5"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_full_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_AXI_CPU_AWADDR"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_AXI_CPU_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_AXI_CPU_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_AXI_CPU_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_AXI_CPU_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_AXI_CPU_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_AXI_CPU_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_AXI_CPU_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_AXI_CPU_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_AXI_CPU_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_AXI_CPU_ARADDR"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_AXI_CPU_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_AXI_CPU_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_AXI_CPU_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_AXI_CPU_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_AXI_CPU_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_AXI_CPU_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="finn_stitched_0_m_axis_output" NAME="finn_stream_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_full_clk"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="finn_stream_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="finn_stream_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="finn_stream_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/finn_stitched_0" HWVERSION="1.0" INSTANCE="finn_stitched_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="finn_stitched" VLNV="DIII:finn:finn_stitched:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_full_finn_stitched_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_output_tdata" RIGHT="0" SIGIS="undef" SIGNAME="fetch_finn_0_finn_stream_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fetch_finn_0" PORT="finn_stream_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_output_tready" SIGIS="undef" SIGNAME="fetch_finn_0_finn_stream_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fetch_finn_0" PORT="finn_stream_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_output_tvalid" SIGIS="undef" SIGNAME="fetch_finn_0_finn_stream_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fetch_finn_0" PORT="finn_stream_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axis_input_tdata" RIGHT="0" SIGIS="undef" SIGNAME="finn_stitched_0_s_axis_input_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="streamToFinn_0" PORT="stream_finn_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_input_tready" SIGIS="undef" SIGNAME="finn_stitched_0_s_axis_input_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="streamToFinn_0" PORT="stream_finn_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_input_tvalid" SIGIS="undef" SIGNAME="finn_stitched_0_s_axis_input_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="streamToFinn_0" PORT="stream_finn_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="streamToFinn_0_stream_finn_V" NAME="s_axis_input" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_full_clk"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_input_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_input_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_input_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="finn_stitched_0_m_axis_output" NAME="m_axis_output" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_full_clk"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_output_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_output_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_output_tdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2112366615" FULLNAME="/streamToFinn_0" HWVERSION="1.0" INSTANCE="streamToFinn_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="streamToFinn" VLNV="DIII:hls:streamToFinn:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_AXI_CPU_ADDR_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C_S_AXI_AXI_CPU_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="finn_full_streamToFinn_0_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="12293"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="13" NAME="s_axi_AXI_CPU_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="streamToFinn_0_s_axi_AXI_CPU_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_full_imp" PORT="s_axi_stream_to_finn_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_AXI_CPU_AWVALID" SIGIS="undef" SIGNAME="streamToFinn_0_s_axi_AXI_CPU_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_full_imp" PORT="s_axi_stream_to_finn_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_AXI_CPU_AWREADY" SIGIS="undef" SIGNAME="streamToFinn_0_s_axi_AXI_CPU_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_full_imp" PORT="s_axi_stream_to_finn_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_AXI_CPU_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="streamToFinn_0_s_axi_AXI_CPU_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_full_imp" PORT="s_axi_stream_to_finn_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_AXI_CPU_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="streamToFinn_0_s_axi_AXI_CPU_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_full_imp" PORT="s_axi_stream_to_finn_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_AXI_CPU_WVALID" SIGIS="undef" SIGNAME="streamToFinn_0_s_axi_AXI_CPU_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_full_imp" PORT="s_axi_stream_to_finn_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_AXI_CPU_WREADY" SIGIS="undef" SIGNAME="streamToFinn_0_s_axi_AXI_CPU_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_full_imp" PORT="s_axi_stream_to_finn_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_AXI_CPU_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="streamToFinn_0_s_axi_AXI_CPU_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_full_imp" PORT="s_axi_stream_to_finn_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_AXI_CPU_BVALID" SIGIS="undef" SIGNAME="streamToFinn_0_s_axi_AXI_CPU_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_full_imp" PORT="s_axi_stream_to_finn_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_AXI_CPU_BREADY" SIGIS="undef" SIGNAME="streamToFinn_0_s_axi_AXI_CPU_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_full_imp" PORT="s_axi_stream_to_finn_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="s_axi_AXI_CPU_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="streamToFinn_0_s_axi_AXI_CPU_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_full_imp" PORT="s_axi_stream_to_finn_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_AXI_CPU_ARVALID" SIGIS="undef" SIGNAME="streamToFinn_0_s_axi_AXI_CPU_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_full_imp" PORT="s_axi_stream_to_finn_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_AXI_CPU_ARREADY" SIGIS="undef" SIGNAME="streamToFinn_0_s_axi_AXI_CPU_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_full_imp" PORT="s_axi_stream_to_finn_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_AXI_CPU_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="streamToFinn_0_s_axi_AXI_CPU_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_full_imp" PORT="s_axi_stream_to_finn_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_AXI_CPU_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="streamToFinn_0_s_axi_AXI_CPU_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_full_imp" PORT="s_axi_stream_to_finn_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_AXI_CPU_RVALID" SIGIS="undef" SIGNAME="streamToFinn_0_s_axi_AXI_CPU_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_full_imp" PORT="s_axi_stream_to_finn_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_AXI_CPU_RREADY" SIGIS="undef" SIGNAME="streamToFinn_0_s_axi_AXI_CPU_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_full_imp" PORT="s_axi_stream_to_finn_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="streamToFinn_0_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="interrupt_stream_to_finn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="stream_finn_V_TVALID" SIGIS="undef" SIGNAME="finn_stitched_0_s_axis_input_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_stitched_0" PORT="s_axis_input_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="stream_finn_V_TREADY" SIGIS="undef" SIGNAME="finn_stitched_0_s_axis_input_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_stitched_0" PORT="s_axis_input_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="stream_finn_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="finn_stitched_0_s_axis_input_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_stitched_0" PORT="s_axis_input_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_s_axi_stream_to_finn" DATAWIDTH="32" NAME="s_axi_AXI_CPU" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="14"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_full_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_AXI_CPU_AWADDR"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_AXI_CPU_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_AXI_CPU_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_AXI_CPU_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_AXI_CPU_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_AXI_CPU_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_AXI_CPU_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_AXI_CPU_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_AXI_CPU_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_AXI_CPU_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_AXI_CPU_ARADDR"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_AXI_CPU_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_AXI_CPU_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_AXI_CPU_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_AXI_CPU_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_AXI_CPU_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_AXI_CPU_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="streamToFinn_0_stream_finn_V" NAME="stream_finn_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_full_clk"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="stream_finn_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="stream_finn_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="stream_finn_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
