SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE FALSE
SET_PREFERENCE devicefamily zynq
SET_PREFERENCE device xc7z020
SET_PREFERENCE speedgrade -1
SET_PREFERENCE package clg400
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE simulationfiles Structural
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE outputdirectory D:/minibench/scgra-200MHz/cgra2x2/ipcore_dir/
SET_PREFERENCE workingdirectory D:/minibench/scgra-200MHz/cgra2x2/ipcore_dir/tmp/
SET_PREFERENCE subworkingdirectory D:/minibench/scgra-200MHz/cgra2x2/ipcore_dir/tmp/_cg/
SET_PREFERENCE transientdirectory D:/minibench/scgra-200MHz/cgra2x2/ipcore_dir/tmp/_cg/_dbg/
SET_PREFERENCE designentry Verilog
SET_PREFERENCE flowvendor Other
SET_PREFERENCE addpads false
SET_PREFERENCE projectname coregen
SET_PREFERENCE formalverification false
SET_PREFERENCE asysymbol false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE foundationsym false
SET_PREFERENCE createndf false
SET_PREFERENCE removerpms false
SET_PARAMETER InternalUser 0
SET_PARAMETER Component_Name Mul
SET_PARAMETER MultType Parallel_Multiplier
SET_PARAMETER PortAType Signed
SET_PARAMETER PortAWidth 32
SET_PARAMETER PortBType Signed
SET_PARAMETER PortBWidth 32
SET_PARAMETER ConstValue 129
SET_PARAMETER CcmImp Distributed_Memory
SET_PARAMETER Multiplier_Construction Use_Mults
SET_PARAMETER OptGoal Speed
SET_PARAMETER Use_Custom_Output_Width true
SET_PARAMETER OutputWidthHigh 31
SET_PARAMETER OutputWidthLow 0
SET_PARAMETER UseRounding false
SET_PARAMETER RoundPoint 0
SET_PARAMETER PipeStages 4
SET_PARAMETER ClockEnable false
SET_PARAMETER SyncClear false
SET_PARAMETER SclrCePriority SCLR_Overrides_CE
SET_PARAMETER ZeroDetect false
SET_CORE_NAME Multiplier
SET_CORE_VERSION 11.2
SET_CORE_VLNV xilinx.com:ip:mult_gen:11.2
SET_CORE_CLASS com.xilinx.ip.mult_gen_v11_2.mult_gen_v11_2
SET_CORE_PATH C:/EDA/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/mult_gen_v11_2
SET_CORE_GUIPATH C:/EDA/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/mult_gen_v11_2/gui/mult_gen_v11_2.tcl
SET_CORE_DATASHEET C:\EDA\14.7\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\mult_gen_v11_2\doc\mult_gen_ds255.pdf
ADD_CORE_DOCUMENT <C:\EDA\14.7\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\mult_gen_v11_2\doc\mult_gen_v11_2_readme.txt><mult_gen_v11_2_readme.txt>
ADD_CORE_DOCUMENT <C:\EDA\14.7\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\mult_gen_v11_2\doc\mult_gen_v11_2_vinfo.html><mult_gen_v11_2_vinfo.html>
ADD_CORE_DOCUMENT <C:\EDA\14.7\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\mult_gen_v11_2\doc\mult_gen_ds255.pdf><mult_gen_ds255.pdf>
