# 32-bit non-pipelined RISC-V processor

This is an implementation of the computational, memory access and control flow instructions of the RV32I instruction set. 
