
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000024  00800100  00001d72  00001e06  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001d72  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000005c2  00800124  00800124  00001e2a  2**0
                  ALLOC
  3 .stab         00000d2c  00000000  00000000  00001e2c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000006c  00000000  00000000  00002b58  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000000c0  00000000  00000000  00002bc4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000a5c  00000000  00000000  00002c84  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   000021a5  00000000  00000000  000036e0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000008dc  00000000  00000000  00005885  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001bcb  00000000  00000000  00006161  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000005e0  00000000  00000000  00007d2c  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000b2e  00000000  00000000  0000830c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000b1f  00000000  00000000  00008e3a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000001b0  00000000  00000000  00009959  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
       4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      1c:	0c 94 70 09 	jmp	0x12e0	; 0x12e0 <__vector_7>
      20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
      68:	11 24       	eor	r1, r1
      6a:	1f be       	out	0x3f, r1	; 63
      6c:	cf ef       	ldi	r28, 0xFF	; 255
      6e:	d8 e0       	ldi	r29, 0x08	; 8
      70:	de bf       	out	0x3e, r29	; 62
      72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
      74:	11 e0       	ldi	r17, 0x01	; 1
      76:	a0 e0       	ldi	r26, 0x00	; 0
      78:	b1 e0       	ldi	r27, 0x01	; 1
      7a:	e2 e7       	ldi	r30, 0x72	; 114
      7c:	fd e1       	ldi	r31, 0x1D	; 29
      7e:	02 c0       	rjmp	.+4      	; 0x84 <.do_copy_data_start>

00000080 <.do_copy_data_loop>:
      80:	05 90       	lpm	r0, Z+
      82:	0d 92       	st	X+, r0

00000084 <.do_copy_data_start>:
      84:	a4 32       	cpi	r26, 0x24	; 36
      86:	b1 07       	cpc	r27, r17
      88:	d9 f7       	brne	.-10     	; 0x80 <.do_copy_data_loop>

0000008a <__do_clear_bss>:
      8a:	16 e0       	ldi	r17, 0x06	; 6
      8c:	a4 e2       	ldi	r26, 0x24	; 36
      8e:	b1 e0       	ldi	r27, 0x01	; 1
      90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
      92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
      94:	a6 3e       	cpi	r26, 0xE6	; 230
      96:	b1 07       	cpc	r27, r17
      98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
      9a:	0e 94 53 00 	call	0xa6	; 0xa6 <main>
      9e:	0c 94 b7 0e 	jmp	0x1d6e	; 0x1d6e <_exit>

000000a2 <__bad_interrupt>:
      a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <main>:

int main(void) {
    
	//Enable prescaler 2
	//System frequency 4 MHz
	Kernel_Clock_Prescale(1);
      a6:	81 e0       	ldi	r24, 0x01	; 1
      a8:	0e 94 d7 0d 	call	0x1bae	; 0x1bae <Kernel_Clock_Prescale>
	
	Kernel_Init();
      ac:	0e 94 ec 0b 	call	0x17d8	; 0x17d8 <Kernel_Init>
	Kernel_Task_Create(Task_RGB_LED,  0);
      b0:	85 e0       	ldi	r24, 0x05	; 5
      b2:	91 e0       	ldi	r25, 0x01	; 1
      b4:	60 e0       	ldi	r22, 0x00	; 0
      b6:	0e 94 ab 0a 	call	0x1556	; 0x1556 <Kernel_Task_Create>
	Kernel_Task_Create(Task_Vin_Sense,  1);
      ba:	8a ef       	ldi	r24, 0xFA	; 250
      bc:	90 e0       	ldi	r25, 0x00	; 0
      be:	61 e0       	ldi	r22, 0x01	; 1
      c0:	0e 94 ab 0a 	call	0x1556	; 0x1556 <Kernel_Task_Create>
	Kernel_Task_Create(Task_Radio,  2);
      c4:	8f e7       	ldi	r24, 0x7F	; 127
      c6:	90 e0       	ldi	r25, 0x00	; 0
      c8:	62 e0       	ldi	r22, 0x02	; 2
      ca:	0e 94 ab 0a 	call	0x1556	; 0x1556 <Kernel_Task_Create>
	Kernel_Task_Create(Task_Sensor,  3);
      ce:	84 e7       	ldi	r24, 0x74	; 116
      d0:	90 e0       	ldi	r25, 0x00	; 0
      d2:	63 e0       	ldi	r22, 0x03	; 3
      d4:	0e 94 ab 0a 	call	0x1556	; 0x1556 <Kernel_Task_Create>
	Kernel_PreSleep_Hook(Task_Disable_Peripherals);
      d8:	83 e7       	ldi	r24, 0x73	; 115
      da:	90 e0       	ldi	r25, 0x00	; 0
      dc:	0e 94 d4 0d 	call	0x1ba8	; 0x1ba8 <Kernel_PreSleep_Hook>
	Kernel_Start_Tasks();
      e0:	0e 94 23 0b 	call	0x1646	; 0x1646 <Kernel_Start_Tasks>
      e4:	ff cf       	rjmp	.-2      	; 0xe4 <SRUDR0+0x1e>

000000e6 <Task_Disable_Peripherals>:


void Task_Disable_Peripherals(void){
  //ADC and Analog comparator will be
  //turned off automatically by the kernel
}
      e6:	08 95       	ret

000000e8 <Task_Sensor>:
  }
}

__attribute__((noreturn)) void Task_Sensor(void){
  
  Sensors_Init();
      e8:	0e 94 11 07 	call	0xe22	; 0xe22 <Sensors_Init>
  //Inrush current prevention at startup
  Kernel_Task_Sleep(2000/KER_TICK_TIME);
      ec:	82 e0       	ldi	r24, 0x02	; 2
      ee:	90 e0       	ldi	r25, 0x00	; 0
      f0:	0e 94 32 0c 	call	0x1864	; 0x1864 <Kernel_Task_Sleep>
  
  while(1){

    Sensors_Sample_Temp_RH();
      f4:	0e 94 93 08 	call	0x1126	; 0x1126 <Sensors_Sample_Temp_RH>
    Kernel_Task_Sleep(SENSOR_TASK_SLEEP_DUR_MS/KER_TICK_TIME);
      f8:	8c e2       	ldi	r24, 0x2C	; 44
      fa:	91 e0       	ldi	r25, 0x01	; 1
      fc:	f9 cf       	rjmp	.-14     	; 0xf0 <Task_Sensor+0x8>

000000fe <Task_Radio>:
}

__attribute__((noreturn)) void Task_Radio(void){
  
  //Radio init with deep sleep
  nRF24L01P_Init();
      fe:	0e 94 6c 04 	call	0x8d8	; 0x8d8 <nRF24L01P_Init>
  //Inrush current prevention at startup
  Kernel_Task_Sleep(2000/KER_TICK_TIME);
     102:	82 e0       	ldi	r24, 0x02	; 2
     104:	90 e0       	ldi	r25, 0x00	; 0
     106:	0e 94 32 0c 	call	0x1864	; 0x1864 <Kernel_Task_Sleep>
  #endif

  while(1){
    
    //Process Node ID
    TaskData.Buf[0] = DEVICE_NODE_ID;
     10a:	a0 e1       	ldi	r26, 0x10	; 16
     10c:	da 2e       	mov	r13, r26
    TaskData.Buf[2] = (TaskData.uptime >> 16) & 0xFF;
    TaskData.Buf[3] = (TaskData.uptime >>  8) & 0xFF;
    TaskData.Buf[4] = (TaskData.uptime >>  0) & 0xFF;
    
    //Process Vin Data
    TaskData.Vin    = Peripherals_Vin_Get();
     10e:	cd e8       	ldi	r28, 0x8D	; 141
     110:	d6 e0       	ldi	r29, 0x06	; 6
    TaskData.DTemp   = Peripherals_Digital_Temp_Get();
    TaskData.Buf[9]  = TaskData.DTemp >> 8;
    TaskData.Buf[10] = TaskData.DTemp & 0xFF;
    
    //Process Digital RH Data
    TaskData.DRH     = Peripherals_Digital_RH_Get();
     112:	f6 e0       	ldi	r31, 0x06	; 6
     114:	ef 2e       	mov	r14, r31
     116:	f1 2c       	mov	r15, r1
     118:	ec 0e       	add	r14, r28
     11a:	fd 1e       	adc	r15, r29
    TaskData.Buf[11] = TaskData.DRH ;

    //Process CRC16
    TaskData.CRC16   = nRF24L01P_Calcuate_CRC_Block(TaskData.Buf, 12);
     11c:	8e 01       	movw	r16, r28
     11e:	04 5d       	subi	r16, 0xD4	; 212
     120:	1f 4f       	sbci	r17, 0xFF	; 255
  #endif

  while(1){
    
    //Process Node ID
    TaskData.Buf[0] = DEVICE_NODE_ID;
     122:	d0 92 95 06 	sts	0x0695, r13
    
    //Process UpTime
    TaskData.uptime = Kernel_Tick_Val_Get();
     126:	0e 94 0c 0e 	call	0x1c18	; 0x1c18 <Kernel_Tick_Val_Get>
     12a:	60 93 b5 06 	sts	0x06B5, r22
     12e:	70 93 b6 06 	sts	0x06B6, r23
     132:	80 93 b7 06 	sts	0x06B7, r24
     136:	90 93 b8 06 	sts	0x06B8, r25
    TaskData.Buf[1] = (TaskData.uptime >> 24) & 0xFF;
     13a:	29 2f       	mov	r18, r25
     13c:	33 27       	eor	r19, r19
     13e:	44 27       	eor	r20, r20
     140:	55 27       	eor	r21, r21
     142:	20 93 96 06 	sts	0x0696, r18
    TaskData.Buf[2] = (TaskData.uptime >> 16) & 0xFF;
     146:	9c 01       	movw	r18, r24
     148:	44 27       	eor	r20, r20
     14a:	55 27       	eor	r21, r21
     14c:	20 93 97 06 	sts	0x0697, r18
    TaskData.Buf[3] = (TaskData.uptime >>  8) & 0xFF;
     150:	27 2f       	mov	r18, r23
     152:	38 2f       	mov	r19, r24
     154:	49 2f       	mov	r20, r25
     156:	55 27       	eor	r21, r21
     158:	20 93 98 06 	sts	0x0698, r18
    TaskData.Buf[4] = (TaskData.uptime >>  0) & 0xFF;
     15c:	60 93 99 06 	sts	0x0699, r22
    
    //Process Vin Data
    TaskData.Vin    = Peripherals_Vin_Get();
     160:	0e 94 c5 06 	call	0xd8a	; 0xd8a <Peripherals_Vin_Get>
     164:	80 93 8d 06 	sts	0x068D, r24
     168:	99 83       	std	Y+1, r25	; 0x01
    TaskData.Buf[5] = TaskData.Vin >> 8;
     16a:	90 93 9a 06 	sts	0x069A, r25
    TaskData.Buf[6] = TaskData.Vin & 0xFF;
     16e:	80 93 9b 06 	sts	0x069B, r24
    
    //Process Analog Temp Data
    TaskData.ATemp  = Peripherals_Analog_Temp_Get(); 
     172:	0e 94 ca 06 	call	0xd94	; 0xd94 <Peripherals_Analog_Temp_Get>
     176:	90 93 90 06 	sts	0x0690, r25
     17a:	80 93 8f 06 	sts	0x068F, r24
    TaskData.Buf[7] = TaskData.ATemp >> 8;
     17e:	29 2f       	mov	r18, r25
     180:	33 27       	eor	r19, r19
     182:	27 fd       	sbrc	r18, 7
     184:	3a 95       	dec	r19
     186:	20 93 9c 06 	sts	0x069C, r18
    TaskData.Buf[8] = TaskData.ATemp & 0xFF;
     18a:	80 93 9d 06 	sts	0x069D, r24
    
    //Process Digital Temp Data
    TaskData.DTemp   = Peripherals_Digital_Temp_Get();
     18e:	0e 94 d0 06 	call	0xda0	; 0xda0 <Peripherals_Digital_Temp_Get>
     192:	90 93 92 06 	sts	0x0692, r25
     196:	80 93 91 06 	sts	0x0691, r24
    TaskData.Buf[9]  = TaskData.DTemp >> 8;
     19a:	29 2f       	mov	r18, r25
     19c:	33 27       	eor	r19, r19
     19e:	27 fd       	sbrc	r18, 7
     1a0:	3a 95       	dec	r19
     1a2:	20 93 9e 06 	sts	0x069E, r18
    TaskData.Buf[10] = TaskData.DTemp & 0xFF;
     1a6:	80 93 9f 06 	sts	0x069F, r24
    
    //Process Digital RH Data
    TaskData.DRH     = Peripherals_Digital_RH_Get();
     1aa:	0e 94 cd 06 	call	0xd9a	; 0xd9a <Peripherals_Digital_RH_Get>
     1ae:	80 93 93 06 	sts	0x0693, r24
     1b2:	f7 01       	movw	r30, r14
     1b4:	91 83       	std	Z+1, r25	; 0x01
    TaskData.Buf[11] = TaskData.DRH ;
     1b6:	80 93 a0 06 	sts	0x06A0, r24

    //Process CRC16
    TaskData.CRC16   = nRF24L01P_Calcuate_CRC_Block(TaskData.Buf, 12);
     1ba:	85 e9       	ldi	r24, 0x95	; 149
     1bc:	96 e0       	ldi	r25, 0x06	; 6
     1be:	6c e0       	ldi	r22, 0x0C	; 12
     1c0:	0e 94 e6 01 	call	0x3cc	; 0x3cc <nRF24L01P_Calcuate_CRC_Block>
     1c4:	80 93 b9 06 	sts	0x06B9, r24
     1c8:	f8 01       	movw	r30, r16
     1ca:	91 83       	std	Z+1, r25	; 0x01
    TaskData.Buf[12] = TaskData.CRC16 >> 8;
     1cc:	90 93 a1 06 	sts	0x06A1, r25
    TaskData.Buf[13] = TaskData.CRC16 & 0xFF;
     1d0:	80 93 a2 06 	sts	0x06A2, r24
    Debug_Tx_Byte(TaskData.Buf[11]);
    Debug_Tx_Byte(TaskData.Buf[12]);
    Debug_Tx_Byte(TaskData.Buf[13]);
    #endif

    nRF24L01P_WakeUp();
     1d4:	0e 94 60 04 	call	0x8c0	; 0x8c0 <nRF24L01P_WakeUp>
    nRF24L01P_Transmit_Basic(TaskData.Buf, 14);
     1d8:	85 e9       	ldi	r24, 0x95	; 149
     1da:	96 e0       	ldi	r25, 0x06	; 6
     1dc:	6e e0       	ldi	r22, 0x0E	; 14
     1de:	0e 94 46 05 	call	0xa8c	; 0xa8c <nRF24L01P_Transmit_Basic>
    nRF24L01P_Deep_Sleep();
     1e2:	0e 94 54 04 	call	0x8a8	; 0x8a8 <nRF24L01P_Deep_Sleep>
    nRF24L01P_Error_Handler();
     1e6:	0e 94 fd 05 	call	0xbfa	; 0xbfa <nRF24L01P_Error_Handler>
    Kernel_Task_Sleep(RADIO_TASK_SLEEP_DUR_MS/KER_TICK_TIME);
     1ea:	8c e2       	ldi	r24, 0x2C	; 44
     1ec:	91 e0       	ldi	r25, 0x01	; 1
     1ee:	0e 94 32 0c 	call	0x1864	; 0x1864 <Kernel_Task_Sleep>
     1f2:	97 cf       	rjmp	.-210    	; 0x122 <Task_Radio+0x24>

000001f4 <Task_Vin_Sense>:
}

__attribute__((noreturn)) void Task_Vin_Sense(void){
  
  //Init VinSense
  DDRD  |= (1<<2);
     1f4:	52 9a       	sbi	0x0a, 2	; 10
  //Disable VinSense
  PORTD &=~(1<<2);
     1f6:	5a 98       	cbi	0x0b, 2	; 11
  //Inrush current prevention at startup
  Kernel_Task_Sleep(2000/KER_TICK_TIME);
     1f8:	82 e0       	ldi	r24, 0x02	; 2
     1fa:	90 e0       	ldi	r25, 0x00	; 0
     1fc:	0e 94 32 0c 	call	0x1864	; 0x1864 <Kernel_Task_Sleep>
  
  while(1){
    
    //Vin Sample
    Peripherals_Vin_Sense_Sample();
     200:	0e 94 8c 06 	call	0xd18	; 0xd18 <Peripherals_Vin_Sense_Sample>
    //Delay 5000ms
    Kernel_Task_Sleep(VIN_TASK_SLEEP_DUR_MS/KER_TICK_TIME);
     204:	8c e3       	ldi	r24, 0x3C	; 60
     206:	90 e0       	ldi	r25, 0x00	; 0
     208:	f9 cf       	rjmp	.-14     	; 0x1fc <Task_Vin_Sense+0x8>

0000020a <Task_RGB_LED>:
}

__attribute__((noreturn)) void Task_RGB_LED(void){
  
  //Init RGB GPIOs
  RGB_Init();
     20a:	0e 94 d3 06 	call	0xda6	; 0xda6 <RGB_Init>
  //Inrush current prevention at startup
  Kernel_Task_Sleep(2000/KER_TICK_TIME);
     20e:	82 e0       	ldi	r24, 0x02	; 2
     210:	90 e0       	ldi	r25, 0x00	; 0
     212:	0e 94 32 0c 	call	0x1864	; 0x1864 <Kernel_Task_Sleep>
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
     216:	15 e8       	ldi	r17, 0x85	; 133
  
  
  while(1){
    
    //Red LED on
    if(Peripherals_Vin_Get() > 2800){
     218:	0e 94 c5 06 	call	0xd8a	; 0xd8a <Peripherals_Vin_Get>
     21c:	81 5f       	subi	r24, 0xF1	; 241
     21e:	9a 40       	sbci	r25, 0x0A	; 10
     220:	18 f0       	brcs	.+6      	; 0x228 <Task_RGB_LED+0x1e>
      RGB_Set_State(0,1,0);
     222:	80 e0       	ldi	r24, 0x00	; 0
     224:	61 e0       	ldi	r22, 0x01	; 1
     226:	02 c0       	rjmp	.+4      	; 0x22c <Task_RGB_LED+0x22>
    }
    else{
      RGB_Set_State(1,0,0);
     228:	81 e0       	ldi	r24, 0x01	; 1
     22a:	60 e0       	ldi	r22, 0x00	; 0
     22c:	40 e0       	ldi	r20, 0x00	; 0
     22e:	0e 94 da 06 	call	0xdb4	; 0xdb4 <RGB_Set_State>
     232:	81 2f       	mov	r24, r17
     234:	8a 95       	dec	r24
     236:	f1 f7       	brne	.-4      	; 0x234 <Task_RGB_LED+0x2a>
    
    //Blocking delay
    _delay_us(100);

    //Red LED off
    RGB_Set_State(0,0,0);
     238:	80 e0       	ldi	r24, 0x00	; 0
     23a:	60 e0       	ldi	r22, 0x00	; 0
     23c:	40 e0       	ldi	r20, 0x00	; 0
     23e:	0e 94 da 06 	call	0xdb4	; 0xdb4 <RGB_Set_State>

    //Delay 5000 ms
    Kernel_Task_Sleep(RGB_LED_TASK_SLEEP_DUR_MS/KER_TICK_TIME);
     242:	8e e1       	ldi	r24, 0x1E	; 30
     244:	90 e0       	ldi	r25, 0x00	; 0
     246:	0e 94 32 0c 	call	0x1864	; 0x1864 <Kernel_Task_Sleep>
     24a:	e6 cf       	rjmp	.-52     	; 0x218 <Task_RGB_LED+0xe>

0000024c <nRF24L01P_Struct_Init>:

nrf24l01p_t nRF24L01P_type;
nrf24l01p_t *nRF24L01P;

void nRF24L01P_Struct_Init(void){
  nRF24L01P=&nRF24L01P_type;
     24c:	8b eb       	ldi	r24, 0xBB	; 187
     24e:	96 e0       	ldi	r25, 0x06	; 6
     250:	90 93 cf 06 	sts	0x06CF, r25
     254:	80 93 ce 06 	sts	0x06CE, r24
  nRF24L01P->Mode=0x04;
     258:	84 e0       	ldi	r24, 0x04	; 4
     25a:	80 93 bb 06 	sts	0x06BB, r24
  nRF24L01P->TempBuf[0]=0x00;
     25e:	10 92 bc 06 	sts	0x06BC, r1
  nRF24L01P->TempBuf[1]=0x00;
     262:	10 92 bd 06 	sts	0x06BD, r1
  nRF24L01P->Address.Own=0x00;
     266:	10 92 be 06 	sts	0x06BE, r1
  nRF24L01P->Address.Dest=0x01;
     26a:	21 e0       	ldi	r18, 0x01	; 1
     26c:	20 93 bf 06 	sts	0x06BF, r18
  nRF24L01P->Config.RxTimeout=10;
     270:	8a e0       	ldi	r24, 0x0A	; 10
     272:	90 e0       	ldi	r25, 0x00	; 0
     274:	90 93 c1 06 	sts	0x06C1, r25
     278:	80 93 c0 06 	sts	0x06C0, r24
  nRF24L01P->Config.RxTicks=0;
     27c:	10 92 c3 06 	sts	0x06C3, r1
     280:	10 92 c2 06 	sts	0x06C2, r1
  nRF24L01P->Config.MaxDataLength=0;
     284:	10 92 c4 06 	sts	0x06C4, r1
  nRF24L01P->Config.MaxRetry=0;
     288:	10 92 c6 06 	sts	0x06C6, r1
     28c:	10 92 c5 06 	sts	0x06C5, r1
  nRF24L01P->Config.RetryOccured=0;
     290:	10 92 c8 06 	sts	0x06C8, r1
     294:	10 92 c7 06 	sts	0x06C7, r1
  nRF24L01P->Packet.PID=0;
     298:	10 92 c9 06 	sts	0x06C9, r1
  nRF24L01P->Packet.ACKReq=1;
     29c:	20 93 ca 06 	sts	0x06CA, r18
  nRF24L01P->ErrorTicks=0;
     2a0:	10 92 cc 06 	sts	0x06CC, r1
     2a4:	10 92 cb 06 	sts	0x06CB, r1
  nRF24L01P->Error=0;
     2a8:	10 92 cd 06 	sts	0x06CD, r1
}
     2ac:	08 95       	ret

000002ae <nRF24L01P_CSN_High>:

void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
     2ae:	2a 9a       	sbi	0x05, 2	; 5
}
     2b0:	08 95       	ret

000002b2 <nRF24L01P_CSN_Low>:

void nRF24L01P_CSN_Low(void){
  nRF24L01P_CSN_PORT&=~(1<<nRF24L01P_CSN_bp);
     2b2:	2a 98       	cbi	0x05, 2	; 5
}
     2b4:	08 95       	ret

000002b6 <nRF24L01P_CE_High>:

void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
     2b6:	29 9a       	sbi	0x05, 1	; 5
}
     2b8:	08 95       	ret

000002ba <nRF24L01P_CE_Low>:

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     2ba:	29 98       	cbi	0x05, 1	; 5
}
     2bc:	08 95       	ret

000002be <nRF24L01P_Enable_GPIO>:

void nRF24L01P_Enable_GPIO(void){
  DDRB |= (1<<5)|(1<<3)|(1<<2);
     2be:	84 b1       	in	r24, 0x04	; 4
     2c0:	8c 62       	ori	r24, 0x2C	; 44
     2c2:	84 b9       	out	0x04, r24	; 4
  DDRB &=~(1<<4);
     2c4:	24 98       	cbi	0x04, 4	; 4
  nRF24L01P_CSN_DDR |= (1<<nRF24L01P_CSN_bp);
     2c6:	22 9a       	sbi	0x04, 2	; 4
  nRF24L01P_CE_DDR  |= (1<<nRF24L01P_CE_bp) ;
     2c8:	21 9a       	sbi	0x04, 1	; 4
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
     2ca:	2a 9a       	sbi	0x05, 2	; 5
void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
}

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     2cc:	29 98       	cbi	0x05, 1	; 5
  DDRB &=~(1<<4);
  nRF24L01P_CSN_DDR |= (1<<nRF24L01P_CSN_bp);
  nRF24L01P_CE_DDR  |= (1<<nRF24L01P_CE_bp) ;
  nRF24L01P_CSN_High();
  nRF24L01P_CE_Low()  ;
}
     2ce:	08 95       	ret

000002d0 <nRF24L01P_Disable_GPIO>:

void nRF24L01P_Disable_GPIO(void){
  DDRB |= (1<<4);                              
     2d0:	24 9a       	sbi	0x04, 4	; 4
  PORTB&=~((1<<5)|(1<<4)|(1<<3)|(1<<2));
     2d2:	85 b1       	in	r24, 0x05	; 5
     2d4:	83 7c       	andi	r24, 0xC3	; 195
     2d6:	85 b9       	out	0x05, r24	; 5
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
     2d8:	2a 9a       	sbi	0x05, 2	; 5
void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
}

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     2da:	29 98       	cbi	0x05, 1	; 5
void nRF24L01P_Disable_GPIO(void){
  DDRB |= (1<<4);                              
  PORTB&=~((1<<5)|(1<<4)|(1<<3)|(1<<2));
  nRF24L01P_CSN_High(); 
  nRF24L01P_CE_Low() ;  
}
     2dc:	08 95       	ret

000002de <nRF24L01P_Enable_SPI>:

void nRF24L01P_Enable_SPI(void){
  SPCR=(1<<SPE)|(1<<MSTR);                     
     2de:	80 e5       	ldi	r24, 0x50	; 80
     2e0:	8c bd       	out	0x2c, r24	; 44
  SPSR=(1<<SPI2X);                             
     2e2:	81 e0       	ldi	r24, 0x01	; 1
     2e4:	8d bd       	out	0x2d, r24	; 45
}
     2e6:	08 95       	ret

000002e8 <nRF24L01P_Disable_SPI>:

void nRF24L01P_Disable_SPI(void){                 
  SPCR=0x00;
     2e8:	1c bc       	out	0x2c, r1	; 44
  SPSR=0x00;
     2ea:	1d bc       	out	0x2d, r1	; 45
}
     2ec:	08 95       	ret

000002ee <nRF24L01P_Enable>:

void nRF24L01P_Enable(void){
  nRF24L01P_Enable_GPIO();
     2ee:	0e 94 5f 01 	call	0x2be	; 0x2be <nRF24L01P_Enable_GPIO>
  nRF24L01P_CSN_High(); 
  nRF24L01P_CE_Low() ;  
}

void nRF24L01P_Enable_SPI(void){
  SPCR=(1<<SPE)|(1<<MSTR);                     
     2f2:	80 e5       	ldi	r24, 0x50	; 80
     2f4:	8c bd       	out	0x2c, r24	; 44
  SPSR=(1<<SPI2X);                             
     2f6:	81 e0       	ldi	r24, 0x01	; 1
     2f8:	8d bd       	out	0x2d, r24	; 45
}

void nRF24L01P_Enable(void){
  nRF24L01P_Enable_GPIO();
  nRF24L01P_Enable_SPI();
}
     2fa:	08 95       	ret

000002fc <nRF24L01P_Disable>:
  SPCR=(1<<SPE)|(1<<MSTR);                     
  SPSR=(1<<SPI2X);                             
}

void nRF24L01P_Disable_SPI(void){                 
  SPCR=0x00;
     2fc:	1c bc       	out	0x2c, r1	; 44
  SPSR=0x00;
     2fe:	1d bc       	out	0x2d, r1	; 45
  nRF24L01P_Enable_SPI();
}

void nRF24L01P_Disable(void){
  nRF24L01P_Disable_SPI();
  nRF24L01P_Disable_GPIO();
     300:	0e 94 68 01 	call	0x2d0	; 0x2d0 <nRF24L01P_Disable_GPIO>
}
     304:	08 95       	ret

00000306 <nRF24L01P_Error_Clear>:

void nRF24L01P_Error_Clear(void){
  nRF24L01P->ErrorTicks=0;
     306:	e0 91 ce 06 	lds	r30, 0x06CE
     30a:	f0 91 cf 06 	lds	r31, 0x06CF
     30e:	11 8a       	std	Z+17, r1	; 0x11
     310:	10 8a       	std	Z+16, r1	; 0x10
  nRF24L01P->Error=0;
     312:	12 8a       	std	Z+18, r1	; 0x12
}
     314:	08 95       	ret

00000316 <nRF24L01P_Get_Error>:

uint8_t nRF24L01P_Get_Error(void){
     316:	e0 91 ce 06 	lds	r30, 0x06CE
     31a:	f0 91 cf 06 	lds	r31, 0x06CF
  return nRF24L01P->Error;
}
     31e:	82 89       	ldd	r24, Z+18	; 0x12
     320:	08 95       	ret

00000322 <nRF24L01P_No_Error>:

uint8_t nRF24L01P_No_Error(void){
     322:	90 e0       	ldi	r25, 0x00	; 0
     324:	e0 91 ce 06 	lds	r30, 0x06CE
     328:	f0 91 cf 06 	lds	r31, 0x06CF
     32c:	82 89       	ldd	r24, Z+18	; 0x12
     32e:	88 23       	and	r24, r24
     330:	09 f4       	brne	.+2      	; 0x334 <nRF24L01P_No_Error+0x12>
     332:	91 e0       	ldi	r25, 0x01	; 1
  if(nRF24L01P_Get_Error()==0){
    return 1;
  }else{
    return 0;
  }
}
     334:	89 2f       	mov	r24, r25
     336:	08 95       	ret

00000338 <nRF24L01P_Error_Timeout>:
     338:	81 e0       	ldi	r24, 0x01	; 1
     33a:	8a 95       	dec	r24
     33c:	f1 f7       	brne	.-4      	; 0x33a <nRF24L01P_Error_Timeout+0x2>

uint8_t nRF24L01P_Error_Timeout(void){
  _delay_us(1);
  nRF24L01P->ErrorTicks++;
     33e:	e0 91 ce 06 	lds	r30, 0x06CE
     342:	f0 91 cf 06 	lds	r31, 0x06CF
     346:	80 89       	ldd	r24, Z+16	; 0x10
     348:	91 89       	ldd	r25, Z+17	; 0x11
     34a:	01 96       	adiw	r24, 0x01	; 1
     34c:	91 8b       	std	Z+17, r25	; 0x11
     34e:	80 8b       	std	Z+16, r24	; 0x10
  if(nRF24L01P->ErrorTicks>1000){
     350:	89 5e       	subi	r24, 0xE9	; 233
     352:	93 40       	sbci	r25, 0x03	; 3
     354:	20 f0       	brcs	.+8      	; 0x35e <nRF24L01P_Error_Timeout+0x26>
    nRF24L01P->ErrorTicks=0;
     356:	11 8a       	std	Z+17, r1	; 0x11
     358:	10 8a       	std	Z+16, r1	; 0x10
    nRF24L01P->Error=0x10;
     35a:	80 e1       	ldi	r24, 0x10	; 16
     35c:	82 8b       	std	Z+18, r24	; 0x12
  }
  return nRF24L01P->Error;
}
     35e:	82 89       	ldd	r24, Z+18	; 0x12
     360:	08 95       	ret

00000362 <nRF24L01P_SPI_Transfer>:

uint8_t nRF24L01P_SPI_Transfer(uint8_t data){
     362:	98 2f       	mov	r25, r24
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     364:	e0 91 ce 06 	lds	r30, 0x06CE
     368:	f0 91 cf 06 	lds	r31, 0x06CF
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     36c:	82 89       	ldd	r24, Z+18	; 0x12
     36e:	88 23       	and	r24, r24
     370:	a9 f4       	brne	.+42     	; 0x39c <nRF24L01P_SPI_Transfer+0x3a>
}

uint8_t nRF24L01P_SPI_Transfer(uint8_t data){
  uint8_t sts=0;
  if(nRF24L01P_No_Error()){
    SPDR = data;
     372:	9e bd       	out	0x2e, r25	; 46
  nRF24L01P_Disable_SPI();
  nRF24L01P_Disable_GPIO();
}

void nRF24L01P_Error_Clear(void){
  nRF24L01P->ErrorTicks=0;
     374:	11 8a       	std	Z+17, r1	; 0x11
     376:	10 8a       	std	Z+16, r1	; 0x10
  nRF24L01P->Error=0;
     378:	12 8a       	std	Z+18, r1	; 0x12
     37a:	04 c0       	rjmp	.+8      	; 0x384 <nRF24L01P_SPI_Transfer+0x22>
  uint8_t sts=0;
  if(nRF24L01P_No_Error()){
    SPDR = data;
    nRF24L01P_Error_Clear();
    while(!(SPSR & (1 << SPIF))){
      if(nRF24L01P_Error_Timeout()){
     37c:	0e 94 9c 01 	call	0x338	; 0x338 <nRF24L01P_Error_Timeout>
     380:	88 23       	and	r24, r24
     382:	19 f4       	brne	.+6      	; 0x38a <nRF24L01P_SPI_Transfer+0x28>
uint8_t nRF24L01P_SPI_Transfer(uint8_t data){
  uint8_t sts=0;
  if(nRF24L01P_No_Error()){
    SPDR = data;
    nRF24L01P_Error_Clear();
    while(!(SPSR & (1 << SPIF))){
     384:	0d b4       	in	r0, 0x2d	; 45
     386:	07 fe       	sbrs	r0, 7
     388:	f9 cf       	rjmp	.-14     	; 0x37c <nRF24L01P_SPI_Transfer+0x1a>
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     38a:	e0 91 ce 06 	lds	r30, 0x06CE
     38e:	f0 91 cf 06 	lds	r31, 0x06CF
     392:	82 89       	ldd	r24, Z+18	; 0x12
     394:	88 23       	and	r24, r24
     396:	11 f4       	brne	.+4      	; 0x39c <nRF24L01P_SPI_Transfer+0x3a>
	    sts=0;
	    break;
	  }
    }
    if(nRF24L01P_No_Error()){
      sts=SPDR;
     398:	8e b5       	in	r24, 0x2e	; 46
     39a:	08 95       	ret
     39c:	80 e0       	ldi	r24, 0x00	; 0
    }
  }else{
    sts=0;
  }
  return sts;
}
     39e:	08 95       	ret

000003a0 <nRF24L01P_Calcuate_CRC>:

uint16_t nRF24L01P_Calcuate_CRC(uint16_t crc, uint8_t data){
  crc=crc^((uint16_t)data<<8);
     3a0:	36 2f       	mov	r19, r22
     3a2:	20 e0       	ldi	r18, 0x00	; 0
     3a4:	28 27       	eor	r18, r24
     3a6:	39 27       	eor	r19, r25
     3a8:	40 e0       	ldi	r20, 0x00	; 0
  for(uint8_t i=0;i<8;i++){
    if(crc & 0x8000){
	  crc=(crc<<1)^0x1021;
     3aa:	61 e2       	ldi	r22, 0x21	; 33
     3ac:	70 e1       	ldi	r23, 0x10	; 16
     3ae:	c9 01       	movw	r24, r18
     3b0:	88 0f       	add	r24, r24
     3b2:	99 1f       	adc	r25, r25
}

uint16_t nRF24L01P_Calcuate_CRC(uint16_t crc, uint8_t data){
  crc=crc^((uint16_t)data<<8);
  for(uint8_t i=0;i<8;i++){
    if(crc & 0x8000){
     3b4:	37 ff       	sbrs	r19, 7
     3b6:	04 c0       	rjmp	.+8      	; 0x3c0 <nRF24L01P_Calcuate_CRC+0x20>
	  crc=(crc<<1)^0x1021;
     3b8:	9c 01       	movw	r18, r24
     3ba:	26 27       	eor	r18, r22
     3bc:	37 27       	eor	r19, r23
     3be:	01 c0       	rjmp	.+2      	; 0x3c2 <nRF24L01P_Calcuate_CRC+0x22>
	}
    else{
	  crc<<=1;
     3c0:	9c 01       	movw	r18, r24
  return sts;
}

uint16_t nRF24L01P_Calcuate_CRC(uint16_t crc, uint8_t data){
  crc=crc^((uint16_t)data<<8);
  for(uint8_t i=0;i<8;i++){
     3c2:	4f 5f       	subi	r20, 0xFF	; 255
     3c4:	48 30       	cpi	r20, 0x08	; 8
     3c6:	99 f7       	brne	.-26     	; 0x3ae <nRF24L01P_Calcuate_CRC+0xe>
    else{
	  crc<<=1;
	}
  }
  return crc;
}
     3c8:	c9 01       	movw	r24, r18
     3ca:	08 95       	ret

000003cc <nRF24L01P_Calcuate_CRC_Block>:

uint16_t nRF24L01P_Calcuate_CRC_Block(uint8_t *buf, uint8_t len){
     3cc:	0f 93       	push	r16
     3ce:	1f 93       	push	r17
     3d0:	cf 93       	push	r28
     3d2:	df 93       	push	r29
     3d4:	06 2f       	mov	r16, r22
     3d6:	ec 01       	movw	r28, r24
     3d8:	20 e0       	ldi	r18, 0x00	; 0
     3da:	30 e0       	ldi	r19, 0x00	; 0
     3dc:	10 e0       	ldi	r17, 0x00	; 0
     3de:	06 c0       	rjmp	.+12     	; 0x3ec <KER_TR+0x4>
  uint16_t crc=0;
  for(uint8_t i=0;i<len;i++){
    crc=nRF24L01P_Calcuate_CRC(crc,buf[i]);
     3e0:	c9 01       	movw	r24, r18
     3e2:	69 91       	ld	r22, Y+
     3e4:	0e 94 d0 01 	call	0x3a0	; 0x3a0 <nRF24L01P_Calcuate_CRC>
     3e8:	9c 01       	movw	r18, r24
  return crc;
}

uint16_t nRF24L01P_Calcuate_CRC_Block(uint8_t *buf, uint8_t len){
  uint16_t crc=0;
  for(uint8_t i=0;i<len;i++){
     3ea:	1f 5f       	subi	r17, 0xFF	; 255
     3ec:	10 17       	cp	r17, r16
     3ee:	c0 f3       	brcs	.-16     	; 0x3e0 <nRF24L01P_Calcuate_CRC_Block+0x14>
    crc=nRF24L01P_Calcuate_CRC(crc,buf[i]);
  }
  return crc;
}
     3f0:	c9 01       	movw	r24, r18
     3f2:	df 91       	pop	r29
     3f4:	cf 91       	pop	r28
     3f6:	1f 91       	pop	r17
     3f8:	0f 91       	pop	r16
     3fa:	08 95       	ret

000003fc <nRF24L01P_ReadWrite_Register>:


void nRF24L01P_ReadWrite_Register(uint8_t reg, uint8_t rw, uint8_t *data, uint8_t len){
     3fc:	ff 92       	push	r15
     3fe:	0f 93       	push	r16
     400:	1f 93       	push	r17
     402:	cf 93       	push	r28
     404:	df 93       	push	r29
     406:	98 2f       	mov	r25, r24
     408:	14 2f       	mov	r17, r20
     40a:	05 2f       	mov	r16, r21
     40c:	f2 2e       	mov	r15, r18
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     40e:	e0 91 ce 06 	lds	r30, 0x06CE
     412:	f0 91 cf 06 	lds	r31, 0x06CF
     416:	82 89       	ldd	r24, Z+18	; 0x12
     418:	88 23       	and	r24, r24
     41a:	29 f5       	brne	.+74     	; 0x466 <nRF24L01P_ReadWrite_Register+0x6a>
void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
}

void nRF24L01P_CSN_Low(void){
  nRF24L01P_CSN_PORT&=~(1<<nRF24L01P_CSN_bp);
     41c:	2a 98       	cbi	0x05, 2	; 5


void nRF24L01P_ReadWrite_Register(uint8_t reg, uint8_t rw, uint8_t *data, uint8_t len){
  if(nRF24L01P_No_Error()){
    nRF24L01P_CSN_Low();
    if(rw==0){
     41e:	66 23       	and	r22, r22
     420:	89 f4       	brne	.+34     	; 0x444 <nRF24L01P_ReadWrite_Register+0x48>
      reg|=0x20;
	    nRF24L01P_SPI_Transfer(reg);
     422:	89 2f       	mov	r24, r25
     424:	80 62       	ori	r24, 0x20	; 32
     426:	0e 94 b1 01 	call	0x362	; 0x362 <nRF24L01P_SPI_Transfer>
     42a:	81 2f       	mov	r24, r17
     42c:	90 2f       	mov	r25, r16
     42e:	9c 01       	movw	r18, r24
     430:	e9 01       	movw	r28, r18
     432:	10 e0       	ldi	r17, 0x00	; 0
     434:	04 c0       	rjmp	.+8      	; 0x43e <nRF24L01P_ReadWrite_Register+0x42>
	    for(uint8_t i=0;i<len;i++){
	      nRF24L01P_SPI_Transfer(data[i]);
     436:	89 91       	ld	r24, Y+
     438:	0e 94 b1 01 	call	0x362	; 0x362 <nRF24L01P_SPI_Transfer>
  if(nRF24L01P_No_Error()){
    nRF24L01P_CSN_Low();
    if(rw==0){
      reg|=0x20;
	    nRF24L01P_SPI_Transfer(reg);
	    for(uint8_t i=0;i<len;i++){
     43c:	1f 5f       	subi	r17, 0xFF	; 255
     43e:	1f 15       	cp	r17, r15
     440:	d0 f3       	brcs	.-12     	; 0x436 <nRF24L01P_ReadWrite_Register+0x3a>
     442:	10 c0       	rjmp	.+32     	; 0x464 <nRF24L01P_ReadWrite_Register+0x68>
	      nRF24L01P_SPI_Transfer(data[i]);
	    }
    }else{
      nRF24L01P_SPI_Transfer(reg);
     444:	89 2f       	mov	r24, r25
     446:	0e 94 b1 01 	call	0x362	; 0x362 <nRF24L01P_SPI_Transfer>
     44a:	81 2f       	mov	r24, r17
     44c:	90 2f       	mov	r25, r16
     44e:	9c 01       	movw	r18, r24
     450:	e9 01       	movw	r28, r18
     452:	10 e0       	ldi	r17, 0x00	; 0
     454:	05 c0       	rjmp	.+10     	; 0x460 <nRF24L01P_ReadWrite_Register+0x64>
      for(uint8_t i=0;i<len;i++){
        data[i]=nRF24L01P_SPI_Transfer(0xFF);
     456:	8f ef       	ldi	r24, 0xFF	; 255
     458:	0e 94 b1 01 	call	0x362	; 0x362 <nRF24L01P_SPI_Transfer>
     45c:	89 93       	st	Y+, r24
	    for(uint8_t i=0;i<len;i++){
	      nRF24L01P_SPI_Transfer(data[i]);
	    }
    }else{
      nRF24L01P_SPI_Transfer(reg);
      for(uint8_t i=0;i<len;i++){
     45e:	1f 5f       	subi	r17, 0xFF	; 255
     460:	1f 15       	cp	r17, r15
     462:	c8 f3       	brcs	.-14     	; 0x456 <nRF24L01P_ReadWrite_Register+0x5a>
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
     464:	2a 9a       	sbi	0x05, 2	; 5
        data[i]=nRF24L01P_SPI_Transfer(0xFF);
      }
    }
    nRF24L01P_CSN_High();
  }
}
     466:	df 91       	pop	r29
     468:	cf 91       	pop	r28
     46a:	1f 91       	pop	r17
     46c:	0f 91       	pop	r16
     46e:	ff 90       	pop	r15
     470:	08 95       	ret

00000472 <nRF24L01P_Flush_Transmit_Buffer>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     472:	e0 91 ce 06 	lds	r30, 0x06CE
     476:	f0 91 cf 06 	lds	r31, 0x06CF
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     47a:	82 89       	ldd	r24, Z+18	; 0x12
     47c:	88 23       	and	r24, r24
     47e:	39 f4       	brne	.+14     	; 0x48e <nRF24L01P_Flush_Transmit_Buffer+0x1c>
  }
}

void nRF24L01P_Flush_Transmit_Buffer(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0xE1,0,nRF24L01P->TempBuf,0);
     480:	31 96       	adiw	r30, 0x01	; 1
     482:	81 ee       	ldi	r24, 0xE1	; 225
     484:	60 e0       	ldi	r22, 0x00	; 0
     486:	af 01       	movw	r20, r30
     488:	20 e0       	ldi	r18, 0x00	; 0
     48a:	0e 94 fe 01 	call	0x3fc	; 0x3fc <nRF24L01P_ReadWrite_Register>
     48e:	08 95       	ret

00000490 <nRF24L01P_Write_Data_To_Transmit_Buffer>:
  }
}

void nRF24L01P_Write_Data_To_Transmit_Buffer(uint8_t *data){
     490:	ac 01       	movw	r20, r24
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     492:	e0 91 ce 06 	lds	r30, 0x06CE
     496:	f0 91 cf 06 	lds	r31, 0x06CF
     49a:	82 89       	ldd	r24, Z+18	; 0x12
     49c:	88 23       	and	r24, r24
     49e:	29 f4       	brne	.+10     	; 0x4aa <nRF24L01P_Write_Data_To_Transmit_Buffer+0x1a>
  }
}

void nRF24L01P_Write_Data_To_Transmit_Buffer(uint8_t *data){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0xA0,0,data,32);
     4a0:	80 ea       	ldi	r24, 0xA0	; 160
     4a2:	60 e0       	ldi	r22, 0x00	; 0
     4a4:	20 e2       	ldi	r18, 0x20	; 32
     4a6:	0e 94 fe 01 	call	0x3fc	; 0x3fc <nRF24L01P_ReadWrite_Register>
     4aa:	08 95       	ret

000004ac <nRF24L01P_Transmit_Buffer_Empty>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     4ac:	e0 91 ce 06 	lds	r30, 0x06CE
     4b0:	f0 91 cf 06 	lds	r31, 0x06CF
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     4b4:	82 89       	ldd	r24, Z+18	; 0x12
     4b6:	88 23       	and	r24, r24
     4b8:	11 f0       	breq	.+4      	; 0x4be <nRF24L01P_Transmit_Buffer_Empty+0x12>
     4ba:	80 e0       	ldi	r24, 0x00	; 0
     4bc:	08 95       	ret
  }
}

uint8_t nRF24L01P_Transmit_Buffer_Empty(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0;
     4be:	11 82       	std	Z+1, r1	; 0x01
    nRF24L01P_ReadWrite_Register(0x17,1,nRF24L01P->TempBuf,1);
     4c0:	31 96       	adiw	r30, 0x01	; 1
     4c2:	87 e1       	ldi	r24, 0x17	; 23
     4c4:	61 e0       	ldi	r22, 0x01	; 1
     4c6:	af 01       	movw	r20, r30
     4c8:	21 e0       	ldi	r18, 0x01	; 1
     4ca:	0e 94 fe 01 	call	0x3fc	; 0x3fc <nRF24L01P_ReadWrite_Register>
     4ce:	e0 91 ce 06 	lds	r30, 0x06CE
     4d2:	f0 91 cf 06 	lds	r31, 0x06CF
     4d6:	81 81       	ldd	r24, Z+1	; 0x01
     4d8:	90 e0       	ldi	r25, 0x00	; 0
     4da:	64 e0       	ldi	r22, 0x04	; 4
     4dc:	96 95       	lsr	r25
     4de:	87 95       	ror	r24
     4e0:	6a 95       	dec	r22
     4e2:	e1 f7       	brne	.-8      	; 0x4dc <nRF24L01P_Transmit_Buffer_Empty+0x30>
     4e4:	81 70       	andi	r24, 0x01	; 1
      return 0;
    }
  }else{
    return 0;
  }
}
     4e6:	08 95       	ret

000004e8 <nRF24L01P_Wait_Till_Transmission_Completes>:

void nRF24L01P_Wait_Till_Transmission_Completes(void){
     4e8:	1f 93       	push	r17
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     4ea:	e0 91 ce 06 	lds	r30, 0x06CE
     4ee:	f0 91 cf 06 	lds	r31, 0x06CF
     4f2:	82 89       	ldd	r24, Z+18	; 0x12
     4f4:	88 23       	and	r24, r24
     4f6:	29 f0       	breq	.+10     	; 0x502 <nRF24L01P_Wait_Till_Transmission_Completes+0x1a>
     4f8:	09 c0       	rjmp	.+18     	; 0x50c <nRF24L01P_Wait_Till_Transmission_Completes+0x24>
     4fa:	81 2f       	mov	r24, r17
     4fc:	8a 95       	dec	r24
     4fe:	f1 f7       	brne	.-4      	; 0x4fc <nRF24L01P_Wait_Till_Transmission_Completes+0x14>
     500:	01 c0       	rjmp	.+2      	; 0x504 <nRF24L01P_Wait_Till_Transmission_Completes+0x1c>
     502:	15 e8       	ldi	r17, 0x85	; 133
  }
}

void nRF24L01P_Wait_Till_Transmission_Completes(void){
  if(nRF24L01P_No_Error()){
    while(!nRF24L01P_Transmit_Buffer_Empty()){
     504:	0e 94 56 02 	call	0x4ac	; 0x4ac <nRF24L01P_Transmit_Buffer_Empty>
     508:	88 23       	and	r24, r24
     50a:	b9 f3       	breq	.-18     	; 0x4fa <nRF24L01P_Wait_Till_Transmission_Completes+0x12>
      _delay_us(100);
    }
  }
}
     50c:	1f 91       	pop	r17
     50e:	08 95       	ret

00000510 <nRF24L01P_Flush_Receive_Buffer>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     510:	e0 91 ce 06 	lds	r30, 0x06CE
     514:	f0 91 cf 06 	lds	r31, 0x06CF
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     518:	82 89       	ldd	r24, Z+18	; 0x12
     51a:	88 23       	and	r24, r24
     51c:	39 f4       	brne	.+14     	; 0x52c <nRF24L01P_Flush_Receive_Buffer+0x1c>
  }
}

void nRF24L01P_Flush_Receive_Buffer(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0xE2,0,nRF24L01P->TempBuf,0);
     51e:	31 96       	adiw	r30, 0x01	; 1
     520:	82 ee       	ldi	r24, 0xE2	; 226
     522:	60 e0       	ldi	r22, 0x00	; 0
     524:	af 01       	movw	r20, r30
     526:	20 e0       	ldi	r18, 0x00	; 0
     528:	0e 94 fe 01 	call	0x3fc	; 0x3fc <nRF24L01P_ReadWrite_Register>
     52c:	08 95       	ret

0000052e <nRF24L01P_Read_Data_From_Receive_Buffer>:
  }
}

void nRF24L01P_Read_Data_From_Receive_Buffer(uint8_t *data){
     52e:	ac 01       	movw	r20, r24
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     530:	e0 91 ce 06 	lds	r30, 0x06CE
     534:	f0 91 cf 06 	lds	r31, 0x06CF
     538:	82 89       	ldd	r24, Z+18	; 0x12
     53a:	88 23       	and	r24, r24
     53c:	29 f4       	brne	.+10     	; 0x548 <nRF24L01P_Read_Data_From_Receive_Buffer+0x1a>
  }
}

void nRF24L01P_Read_Data_From_Receive_Buffer(uint8_t *data){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x61,1,data,32);
     53e:	81 e6       	ldi	r24, 0x61	; 97
     540:	61 e0       	ldi	r22, 0x01	; 1
     542:	20 e2       	ldi	r18, 0x20	; 32
     544:	0e 94 fe 01 	call	0x3fc	; 0x3fc <nRF24L01P_ReadWrite_Register>
     548:	08 95       	ret

0000054a <nRF24L01P_Receive_Buffer_Not_Empty>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     54a:	e0 91 ce 06 	lds	r30, 0x06CE
     54e:	f0 91 cf 06 	lds	r31, 0x06CF
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     552:	82 89       	ldd	r24, Z+18	; 0x12
     554:	88 23       	and	r24, r24
     556:	11 f0       	breq	.+4      	; 0x55c <nRF24L01P_Receive_Buffer_Not_Empty+0x12>
     558:	80 e0       	ldi	r24, 0x00	; 0
     55a:	08 95       	ret
  }
}

uint8_t nRF24L01P_Receive_Buffer_Not_Empty(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0;
     55c:	11 82       	std	Z+1, r1	; 0x01
    nRF24L01P_ReadWrite_Register(0x17,1,nRF24L01P->TempBuf,1);
     55e:	31 96       	adiw	r30, 0x01	; 1
     560:	87 e1       	ldi	r24, 0x17	; 23
     562:	61 e0       	ldi	r22, 0x01	; 1
     564:	af 01       	movw	r20, r30
     566:	21 e0       	ldi	r18, 0x01	; 1
     568:	0e 94 fe 01 	call	0x3fc	; 0x3fc <nRF24L01P_ReadWrite_Register>
     56c:	e0 91 ce 06 	lds	r30, 0x06CE
     570:	f0 91 cf 06 	lds	r31, 0x06CF
     574:	81 81       	ldd	r24, Z+1	; 0x01
     576:	80 95       	com	r24
     578:	81 70       	andi	r24, 0x01	; 1
      return 0;
    }
  }else{
    return 0;
  }
}
     57a:	08 95       	ret

0000057c <nRF24L01P_Get_Mode>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     57c:	e0 91 ce 06 	lds	r30, 0x06CE
     580:	f0 91 cf 06 	lds	r31, 0x06CF
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     584:	82 89       	ldd	r24, Z+18	; 0x12
     586:	88 23       	and	r24, r24
     588:	11 f0       	breq	.+4      	; 0x58e <nRF24L01P_Get_Mode+0x12>
     58a:	80 e0       	ldi	r24, 0x00	; 0
     58c:	08 95       	ret
  }
}

uint8_t nRF24L01P_Get_Mode(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x00,1,nRF24L01P->TempBuf,1);
     58e:	31 96       	adiw	r30, 0x01	; 1
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	61 e0       	ldi	r22, 0x01	; 1
     594:	af 01       	movw	r20, r30
     596:	21 e0       	ldi	r18, 0x01	; 1
     598:	0e 94 fe 01 	call	0x3fc	; 0x3fc <nRF24L01P_ReadWrite_Register>
    if(nRF24L01P->TempBuf[0] & (1<<1)){
     59c:	e0 91 ce 06 	lds	r30, 0x06CE
     5a0:	f0 91 cf 06 	lds	r31, 0x06CF
     5a4:	81 81       	ldd	r24, Z+1	; 0x01
     5a6:	81 ff       	sbrs	r24, 1
     5a8:	07 c0       	rjmp	.+14     	; 0x5b8 <nRF24L01P_Get_Mode+0x3c>
      if(nRF24L01P->TempBuf[0] & (1<<0)){
     5aa:	80 ff       	sbrs	r24, 0
     5ac:	02 c0       	rjmp	.+4      	; 0x5b2 <nRF24L01P_Get_Mode+0x36>
	    nRF24L01P->Mode=0x01;
     5ae:	81 e0       	ldi	r24, 0x01	; 1
     5b0:	01 c0       	rjmp	.+2      	; 0x5b4 <nRF24L01P_Get_Mode+0x38>
	    return 1; //rx mode
	  }else{
	    nRF24L01P->Mode=0x02;
     5b2:	82 e0       	ldi	r24, 0x02	; 2
     5b4:	80 83       	st	Z, r24
     5b6:	08 95       	ret
	    return 2; //tx mode
	  }
    }else{
      nRF24L01P->Mode=0x00;
     5b8:	10 82       	st	Z, r1
     5ba:	80 e0       	ldi	r24, 0x00	; 0
      return 0; //pwr down
    }
  }else{
    return 0;
  }
}
     5bc:	08 95       	ret

000005be <nRF24L01P_Set_Mode_Sleep>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     5be:	e0 91 ce 06 	lds	r30, 0x06CE
     5c2:	f0 91 cf 06 	lds	r31, 0x06CF
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     5c6:	82 89       	ldd	r24, Z+18	; 0x12
     5c8:	88 23       	and	r24, r24
     5ca:	61 f4       	brne	.+24     	; 0x5e4 <nRF24L01P_Set_Mode_Sleep+0x26>
  }
}
  
void nRF24L01P_Set_Mode_Sleep(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x00;
     5cc:	11 82       	std	Z+1, r1	; 0x01
    nRF24L01P_ReadWrite_Register(0x00,0,nRF24L01P->TempBuf,1);
     5ce:	31 96       	adiw	r30, 0x01	; 1
     5d0:	60 e0       	ldi	r22, 0x00	; 0
     5d2:	af 01       	movw	r20, r30
     5d4:	21 e0       	ldi	r18, 0x01	; 1
     5d6:	0e 94 fe 01 	call	0x3fc	; 0x3fc <nRF24L01P_ReadWrite_Register>
    nRF24L01P->Mode=0x00;
     5da:	e0 91 ce 06 	lds	r30, 0x06CE
     5de:	f0 91 cf 06 	lds	r31, 0x06CF
     5e2:	10 82       	st	Z, r1
     5e4:	08 95       	ret

000005e6 <nRF24L01P_Set_Mode_Tx>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     5e6:	e0 91 ce 06 	lds	r30, 0x06CE
     5ea:	f0 91 cf 06 	lds	r31, 0x06CF
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     5ee:	82 89       	ldd	r24, Z+18	; 0x12
     5f0:	88 23       	and	r24, r24
     5f2:	91 f4       	brne	.+36     	; 0x618 <nRF24L01P_Set_Mode_Tx+0x32>
  }
}

void nRF24L01P_Set_Mode_Tx(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x72;
     5f4:	82 e7       	ldi	r24, 0x72	; 114
     5f6:	81 83       	std	Z+1, r24	; 0x01
void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
}

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     5f8:	29 98       	cbi	0x05, 1	; 5

void nRF24L01P_Set_Mode_Tx(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x72;
    nRF24L01P_CE_Low();
    nRF24L01P_ReadWrite_Register(0x00,0,nRF24L01P->TempBuf,1);
     5fa:	31 96       	adiw	r30, 0x01	; 1
     5fc:	80 e0       	ldi	r24, 0x00	; 0
     5fe:	60 e0       	ldi	r22, 0x00	; 0
     600:	af 01       	movw	r20, r30
     602:	21 e0       	ldi	r18, 0x01	; 1
     604:	0e 94 fe 01 	call	0x3fc	; 0x3fc <nRF24L01P_ReadWrite_Register>
	  nRF24L01P_Flush_Transmit_Buffer();
     608:	0e 94 39 02 	call	0x472	; 0x472 <nRF24L01P_Flush_Transmit_Buffer>
	  nRF24L01P->Mode=0x02;
     60c:	e0 91 ce 06 	lds	r30, 0x06CE
     610:	f0 91 cf 06 	lds	r31, 0x06CF
     614:	82 e0       	ldi	r24, 0x02	; 2
     616:	80 83       	st	Z, r24
     618:	08 95       	ret

0000061a <nRF24L01P_Set_Mode_Rx>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     61a:	e0 91 ce 06 	lds	r30, 0x06CE
     61e:	f0 91 cf 06 	lds	r31, 0x06CF
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     622:	82 89       	ldd	r24, Z+18	; 0x12
     624:	88 23       	and	r24, r24
     626:	81 f4       	brne	.+32     	; 0x648 <nRF24L01P_Set_Mode_Rx+0x2e>
  }
}

void nRF24L01P_Set_Mode_Rx(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x73;
     628:	83 e7       	ldi	r24, 0x73	; 115
     62a:	81 83       	std	Z+1, r24	; 0x01
void nRF24L01P_CSN_Low(void){
  nRF24L01P_CSN_PORT&=~(1<<nRF24L01P_CSN_bp);
}

void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
     62c:	29 9a       	sbi	0x05, 1	; 5

void nRF24L01P_Set_Mode_Rx(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x73;
    nRF24L01P_CE_High();
    nRF24L01P_ReadWrite_Register(0x00,0,nRF24L01P->TempBuf,1);
     62e:	31 96       	adiw	r30, 0x01	; 1
     630:	80 e0       	ldi	r24, 0x00	; 0
     632:	60 e0       	ldi	r22, 0x00	; 0
     634:	af 01       	movw	r20, r30
     636:	21 e0       	ldi	r18, 0x01	; 1
     638:	0e 94 fe 01 	call	0x3fc	; 0x3fc <nRF24L01P_ReadWrite_Register>
	  nRF24L01P->Mode=0x01;
     63c:	e0 91 ce 06 	lds	r30, 0x06CE
     640:	f0 91 cf 06 	lds	r31, 0x06CF
     644:	81 e0       	ldi	r24, 0x01	; 1
     646:	80 83       	st	Z, r24
     648:	08 95       	ret

0000064a <nRF24L01P_ReadModifyWrite>:
  }
}

void nRF24L01P_ReadModifyWrite(uint8_t reg, uint8_t bit_pos, uint8_t bit_val){
     64a:	ff 92       	push	r15
     64c:	0f 93       	push	r16
     64e:	1f 93       	push	r17
     650:	f8 2e       	mov	r15, r24
     652:	16 2f       	mov	r17, r22
     654:	04 2f       	mov	r16, r20
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     656:	e0 91 ce 06 	lds	r30, 0x06CE
     65a:	f0 91 cf 06 	lds	r31, 0x06CF
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     65e:	82 89       	ldd	r24, Z+18	; 0x12
     660:	88 23       	and	r24, r24
     662:	69 f5       	brne	.+90     	; 0x6be <nRF24L01P_ReadModifyWrite+0x74>
  }
}

void nRF24L01P_ReadModifyWrite(uint8_t reg, uint8_t bit_pos, uint8_t bit_val){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(reg,1,nRF24L01P->TempBuf,1);
     664:	31 96       	adiw	r30, 0x01	; 1
     666:	8f 2d       	mov	r24, r15
     668:	61 e0       	ldi	r22, 0x01	; 1
     66a:	af 01       	movw	r20, r30
     66c:	21 e0       	ldi	r18, 0x01	; 1
     66e:	0e 94 fe 01 	call	0x3fc	; 0x3fc <nRF24L01P_ReadWrite_Register>
     672:	e0 91 ce 06 	lds	r30, 0x06CE
     676:	f0 91 cf 06 	lds	r31, 0x06CF
    if(bit_val){
     67a:	00 23       	and	r16, r16
     67c:	51 f0       	breq	.+20     	; 0x692 <nRF24L01P_ReadModifyWrite+0x48>
      nRF24L01P->TempBuf[0]|=(1<<bit_pos);
     67e:	81 e0       	ldi	r24, 0x01	; 1
     680:	90 e0       	ldi	r25, 0x00	; 0
     682:	02 c0       	rjmp	.+4      	; 0x688 <nRF24L01P_ReadModifyWrite+0x3e>
     684:	88 0f       	add	r24, r24
     686:	99 1f       	adc	r25, r25
     688:	1a 95       	dec	r17
     68a:	e2 f7       	brpl	.-8      	; 0x684 <nRF24L01P_ReadModifyWrite+0x3a>
     68c:	21 81       	ldd	r18, Z+1	; 0x01
     68e:	28 2b       	or	r18, r24
     690:	0a c0       	rjmp	.+20     	; 0x6a6 <nRF24L01P_ReadModifyWrite+0x5c>
    }else{
      nRF24L01P->TempBuf[0]&=~(1<<bit_pos);
     692:	81 e0       	ldi	r24, 0x01	; 1
     694:	90 e0       	ldi	r25, 0x00	; 0
     696:	02 c0       	rjmp	.+4      	; 0x69c <nRF24L01P_ReadModifyWrite+0x52>
     698:	88 0f       	add	r24, r24
     69a:	99 1f       	adc	r25, r25
     69c:	1a 95       	dec	r17
     69e:	e2 f7       	brpl	.-8      	; 0x698 <nRF24L01P_ReadModifyWrite+0x4e>
     6a0:	80 95       	com	r24
     6a2:	21 81       	ldd	r18, Z+1	; 0x01
     6a4:	28 23       	and	r18, r24
     6a6:	21 83       	std	Z+1, r18	; 0x01
    }
    nRF24L01P_ReadWrite_Register(reg,0,nRF24L01P->TempBuf,1);
     6a8:	40 91 ce 06 	lds	r20, 0x06CE
     6ac:	50 91 cf 06 	lds	r21, 0x06CF
     6b0:	4f 5f       	subi	r20, 0xFF	; 255
     6b2:	5f 4f       	sbci	r21, 0xFF	; 255
     6b4:	8f 2d       	mov	r24, r15
     6b6:	60 e0       	ldi	r22, 0x00	; 0
     6b8:	21 e0       	ldi	r18, 0x01	; 1
     6ba:	0e 94 fe 01 	call	0x3fc	; 0x3fc <nRF24L01P_ReadWrite_Register>
  }
}
     6be:	1f 91       	pop	r17
     6c0:	0f 91       	pop	r16
     6c2:	ff 90       	pop	r15
     6c4:	08 95       	ret

000006c6 <nRF24L01P_Get_Channel>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     6c6:	e0 91 ce 06 	lds	r30, 0x06CE
     6ca:	f0 91 cf 06 	lds	r31, 0x06CF
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     6ce:	82 89       	ldd	r24, Z+18	; 0x12
     6d0:	88 23       	and	r24, r24
     6d2:	11 f0       	breq	.+4      	; 0x6d8 <nRF24L01P_Get_Channel+0x12>
     6d4:	80 e0       	ldi	r24, 0x00	; 0
     6d6:	08 95       	ret
  }
}

uint8_t nRF24L01P_Get_Channel(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x05,1,nRF24L01P->TempBuf,1);
     6d8:	31 96       	adiw	r30, 0x01	; 1
     6da:	85 e0       	ldi	r24, 0x05	; 5
     6dc:	61 e0       	ldi	r22, 0x01	; 1
     6de:	af 01       	movw	r20, r30
     6e0:	21 e0       	ldi	r18, 0x01	; 1
     6e2:	0e 94 fe 01 	call	0x3fc	; 0x3fc <nRF24L01P_ReadWrite_Register>
    return nRF24L01P->TempBuf[0];
     6e6:	e0 91 ce 06 	lds	r30, 0x06CE
     6ea:	f0 91 cf 06 	lds	r31, 0x06CF
     6ee:	81 81       	ldd	r24, Z+1	; 0x01
  }else{
    return 0;
  }
}
     6f0:	08 95       	ret

000006f2 <nRF24L01P_Set_Channel>:

void nRF24L01P_Set_Channel(uint8_t channel){
     6f2:	98 2f       	mov	r25, r24
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     6f4:	e0 91 ce 06 	lds	r30, 0x06CE
     6f8:	f0 91 cf 06 	lds	r31, 0x06CF
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     6fc:	82 89       	ldd	r24, Z+18	; 0x12
     6fe:	88 23       	and	r24, r24
     700:	61 f4       	brne	.+24     	; 0x71a <nRF24L01P_Set_Channel+0x28>
void nRF24L01P_Set_Channel(uint8_t channel){
  if(nRF24L01P_No_Error()){
    if(channel>125){
      channel=125;
    }
    nRF24L01P->TempBuf[0]=channel;
     702:	89 2f       	mov	r24, r25
     704:	9e 37       	cpi	r25, 0x7E	; 126
     706:	08 f0       	brcs	.+2      	; 0x70a <nRF24L01P_Set_Channel+0x18>
     708:	8d e7       	ldi	r24, 0x7D	; 125
     70a:	81 83       	std	Z+1, r24	; 0x01
    nRF24L01P_ReadWrite_Register(0x05,0,nRF24L01P->TempBuf,1);
     70c:	31 96       	adiw	r30, 0x01	; 1
     70e:	85 e0       	ldi	r24, 0x05	; 5
     710:	60 e0       	ldi	r22, 0x00	; 0
     712:	af 01       	movw	r20, r30
     714:	21 e0       	ldi	r18, 0x01	; 1
     716:	0e 94 fe 01 	call	0x3fc	; 0x3fc <nRF24L01P_ReadWrite_Register>
     71a:	08 95       	ret

0000071c <nRF24L01P_Get_Speed>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     71c:	e0 91 ce 06 	lds	r30, 0x06CE
     720:	f0 91 cf 06 	lds	r31, 0x06CF
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     724:	82 89       	ldd	r24, Z+18	; 0x12
     726:	88 23       	and	r24, r24
     728:	11 f0       	breq	.+4      	; 0x72e <nRF24L01P_Get_Speed+0x12>
     72a:	80 e0       	ldi	r24, 0x00	; 0
     72c:	08 95       	ret
  }
}

uint8_t nRF24L01P_Get_Speed(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x06,1,nRF24L01P->TempBuf,1);
     72e:	31 96       	adiw	r30, 0x01	; 1
     730:	86 e0       	ldi	r24, 0x06	; 6
     732:	61 e0       	ldi	r22, 0x01	; 1
     734:	af 01       	movw	r20, r30
     736:	21 e0       	ldi	r18, 0x01	; 1
     738:	0e 94 fe 01 	call	0x3fc	; 0x3fc <nRF24L01P_ReadWrite_Register>
    nRF24L01P->TempBuf[1]=(nRF24L01P->TempBuf[0] >> 3) & 0x01;
     73c:	e0 91 ce 06 	lds	r30, 0x06CE
     740:	f0 91 cf 06 	lds	r31, 0x06CF
     744:	91 81       	ldd	r25, Z+1	; 0x01
     746:	96 95       	lsr	r25
     748:	96 95       	lsr	r25
     74a:	96 95       	lsr	r25
    nRF24L01P->TempBuf[0]>>=4;
    nRF24L01P->TempBuf[0]&=0x02;
     74c:	89 2f       	mov	r24, r25
     74e:	86 95       	lsr	r24
     750:	82 70       	andi	r24, 0x02	; 2
     752:	81 83       	std	Z+1, r24	; 0x01
}

uint8_t nRF24L01P_Get_Speed(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x06,1,nRF24L01P->TempBuf,1);
    nRF24L01P->TempBuf[1]=(nRF24L01P->TempBuf[0] >> 3) & 0x01;
     754:	91 70       	andi	r25, 0x01	; 1
    nRF24L01P->TempBuf[0]>>=4;
    nRF24L01P->TempBuf[0]&=0x02;
    nRF24L01P->TempBuf[1]|=nRF24L01P->TempBuf[0];
     756:	89 2b       	or	r24, r25
     758:	82 83       	std	Z+2, r24	; 0x02
    if      (nRF24L01P->TempBuf[1]==0x02){
     75a:	82 30       	cpi	r24, 0x02	; 2
     75c:	11 f4       	brne	.+4      	; 0x762 <nRF24L01P_Get_Speed+0x46>
      nRF24L01P->TempBuf[0]=0;
     75e:	11 82       	std	Z+1, r1	; 0x01
     760:	06 c0       	rjmp	.+12     	; 0x76e <nRF24L01P_Get_Speed+0x52>
    }else if(nRF24L01P->TempBuf[1]==0x01){
     762:	81 30       	cpi	r24, 0x01	; 1
     764:	19 f0       	breq	.+6      	; 0x76c <nRF24L01P_Get_Speed+0x50>
      nRF24L01P->TempBuf[0]=1;
    }else if(nRF24L01P->TempBuf[1]==0x00){
     766:	88 23       	and	r24, r24
     768:	11 f4       	brne	.+4      	; 0x76e <nRF24L01P_Get_Speed+0x52>
      nRF24L01P->TempBuf[0]=2;
     76a:	82 e0       	ldi	r24, 0x02	; 2
     76c:	81 83       	std	Z+1, r24	; 0x01
    }
    return nRF24L01P->TempBuf[0];
     76e:	81 81       	ldd	r24, Z+1	; 0x01
  }else{
    return 0;
  }
}  
     770:	08 95       	ret

00000772 <nRF24L01P_Set_Speed>:

void nRF24L01P_Set_Speed(uint8_t index){
     772:	98 2f       	mov	r25, r24
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     774:	e0 91 ce 06 	lds	r30, 0x06CE
     778:	f0 91 cf 06 	lds	r31, 0x06CF
     77c:	82 89       	ldd	r24, Z+18	; 0x12
     77e:	88 23       	and	r24, r24
     780:	41 f5       	brne	.+80     	; 0x7d2 <nRF24L01P_Set_Speed+0x60>
  }
}  

void nRF24L01P_Set_Speed(uint8_t index){
  if(nRF24L01P_No_Error()){
    if(index==0){       //250kbps
     782:	99 23       	and	r25, r25
     784:	21 f4       	brne	.+8      	; 0x78e <nRF24L01P_Set_Speed+0x1c>
      nRF24L01P_ReadModifyWrite(0x06,5,1);
     786:	86 e0       	ldi	r24, 0x06	; 6
     788:	65 e0       	ldi	r22, 0x05	; 5
     78a:	41 e0       	ldi	r20, 0x01	; 1
     78c:	05 c0       	rjmp	.+10     	; 0x798 <nRF24L01P_Set_Speed+0x26>
      nRF24L01P_ReadModifyWrite(0x06,3,0);
    }
    else if(index==1){  //1Mbps
     78e:	91 30       	cpi	r25, 0x01	; 1
     790:	49 f4       	brne	.+18     	; 0x7a4 <nRF24L01P_Set_Speed+0x32>
      nRF24L01P_ReadModifyWrite(0x06,5,0);
     792:	86 e0       	ldi	r24, 0x06	; 6
     794:	65 e0       	ldi	r22, 0x05	; 5
     796:	40 e0       	ldi	r20, 0x00	; 0
     798:	0e 94 25 03 	call	0x64a	; 0x64a <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,3,0);
     79c:	86 e0       	ldi	r24, 0x06	; 6
     79e:	63 e0       	ldi	r22, 0x03	; 3
     7a0:	40 e0       	ldi	r20, 0x00	; 0
     7a2:	0a c0       	rjmp	.+20     	; 0x7b8 <nRF24L01P_Set_Speed+0x46>
    }
    else if(index==2){  //2Mbps
     7a4:	92 30       	cpi	r25, 0x02	; 2
     7a6:	59 f4       	brne	.+22     	; 0x7be <nRF24L01P_Set_Speed+0x4c>
      nRF24L01P_ReadModifyWrite(0x06,5,0);
     7a8:	86 e0       	ldi	r24, 0x06	; 6
     7aa:	65 e0       	ldi	r22, 0x05	; 5
     7ac:	40 e0       	ldi	r20, 0x00	; 0
     7ae:	0e 94 25 03 	call	0x64a	; 0x64a <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,3,1);
     7b2:	86 e0       	ldi	r24, 0x06	; 6
     7b4:	63 e0       	ldi	r22, 0x03	; 3
     7b6:	41 e0       	ldi	r20, 0x01	; 1
     7b8:	0e 94 25 03 	call	0x64a	; 0x64a <nRF24L01P_ReadModifyWrite>
     7bc:	08 95       	ret
    }else{              //2Mbps
      nRF24L01P_ReadModifyWrite(0x06,5,0);
     7be:	86 e0       	ldi	r24, 0x06	; 6
     7c0:	65 e0       	ldi	r22, 0x05	; 5
     7c2:	40 e0       	ldi	r20, 0x00	; 0
     7c4:	0e 94 25 03 	call	0x64a	; 0x64a <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,3,1);
     7c8:	86 e0       	ldi	r24, 0x06	; 6
     7ca:	63 e0       	ldi	r22, 0x03	; 3
     7cc:	41 e0       	ldi	r20, 0x01	; 1
     7ce:	0e 94 25 03 	call	0x64a	; 0x64a <nRF24L01P_ReadModifyWrite>
     7d2:	08 95       	ret

000007d4 <nRF24L01P_Get_Tx_Power>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     7d4:	e0 91 ce 06 	lds	r30, 0x06CE
     7d8:	f0 91 cf 06 	lds	r31, 0x06CF
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     7dc:	82 89       	ldd	r24, Z+18	; 0x12
     7de:	88 23       	and	r24, r24
     7e0:	11 f0       	breq	.+4      	; 0x7e6 <nRF24L01P_Get_Tx_Power+0x12>
     7e2:	80 e0       	ldi	r24, 0x00	; 0
     7e4:	08 95       	ret
  }
}

uint8_t nRF24L01P_Get_Tx_Power(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x06,1,nRF24L01P->TempBuf,1);
     7e6:	31 96       	adiw	r30, 0x01	; 1
     7e8:	86 e0       	ldi	r24, 0x06	; 6
     7ea:	61 e0       	ldi	r22, 0x01	; 1
     7ec:	af 01       	movw	r20, r30
     7ee:	21 e0       	ldi	r18, 0x01	; 1
     7f0:	0e 94 fe 01 	call	0x3fc	; 0x3fc <nRF24L01P_ReadWrite_Register>
    nRF24L01P->TempBuf[0]>>=1;
     7f4:	e0 91 ce 06 	lds	r30, 0x06CE
     7f8:	f0 91 cf 06 	lds	r31, 0x06CF
    nRF24L01P->TempBuf[0]&=0x03;
     7fc:	81 81       	ldd	r24, Z+1	; 0x01
     7fe:	86 95       	lsr	r24
     800:	83 70       	andi	r24, 0x03	; 3
     802:	81 83       	std	Z+1, r24	; 0x01
    return nRF24L01P->TempBuf[0];
  }else{
    return 0;
  }
}  
     804:	08 95       	ret

00000806 <nRF24L01P_Set_Tx_Power>:

void nRF24L01P_Set_Tx_Power(uint8_t index){
     806:	98 2f       	mov	r25, r24
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     808:	e0 91 ce 06 	lds	r30, 0x06CE
     80c:	f0 91 cf 06 	lds	r31, 0x06CF
     810:	82 89       	ldd	r24, Z+18	; 0x12
     812:	88 23       	and	r24, r24
     814:	71 f5       	brne	.+92     	; 0x872 <nRF24L01P_Set_Tx_Power+0x6c>
  }
}  

void nRF24L01P_Set_Tx_Power(uint8_t index){
  if(nRF24L01P_No_Error()){
    if(index==0){
     816:	99 23       	and	r25, r25
     818:	21 f4       	brne	.+8      	; 0x822 <nRF24L01P_Set_Tx_Power+0x1c>
      nRF24L01P_ReadModifyWrite(0x06,2,0);
     81a:	86 e0       	ldi	r24, 0x06	; 6
     81c:	62 e0       	ldi	r22, 0x02	; 2
     81e:	40 e0       	ldi	r20, 0x00	; 0
     820:	0b c0       	rjmp	.+22     	; 0x838 <nRF24L01P_Set_Tx_Power+0x32>
      nRF24L01P_ReadModifyWrite(0x06,1,0);
    }
    else if(index==1){
     822:	91 30       	cpi	r25, 0x01	; 1
     824:	21 f4       	brne	.+8      	; 0x82e <nRF24L01P_Set_Tx_Power+0x28>
      nRF24L01P_ReadModifyWrite(0x06,2,0);
     826:	86 e0       	ldi	r24, 0x06	; 6
     828:	62 e0       	ldi	r22, 0x02	; 2
     82a:	40 e0       	ldi	r20, 0x00	; 0
     82c:	10 c0       	rjmp	.+32     	; 0x84e <nRF24L01P_Set_Tx_Power+0x48>
      nRF24L01P_ReadModifyWrite(0x06,1,1);
    }
    else if(index==2){
     82e:	92 30       	cpi	r25, 0x02	; 2
     830:	49 f4       	brne	.+18     	; 0x844 <nRF24L01P_Set_Tx_Power+0x3e>
      nRF24L01P_ReadModifyWrite(0x06,2,1);
     832:	86 e0       	ldi	r24, 0x06	; 6
     834:	62 e0       	ldi	r22, 0x02	; 2
     836:	41 e0       	ldi	r20, 0x01	; 1
     838:	0e 94 25 03 	call	0x64a	; 0x64a <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,1,0);
     83c:	86 e0       	ldi	r24, 0x06	; 6
     83e:	61 e0       	ldi	r22, 0x01	; 1
     840:	40 e0       	ldi	r20, 0x00	; 0
     842:	0a c0       	rjmp	.+20     	; 0x858 <nRF24L01P_Set_Tx_Power+0x52>
    }
    else if(index==3){
     844:	93 30       	cpi	r25, 0x03	; 3
     846:	59 f4       	brne	.+22     	; 0x85e <nRF24L01P_Set_Tx_Power+0x58>
      nRF24L01P_ReadModifyWrite(0x06,2,1);
     848:	86 e0       	ldi	r24, 0x06	; 6
     84a:	62 e0       	ldi	r22, 0x02	; 2
     84c:	41 e0       	ldi	r20, 0x01	; 1
     84e:	0e 94 25 03 	call	0x64a	; 0x64a <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,1,1);
     852:	86 e0       	ldi	r24, 0x06	; 6
     854:	61 e0       	ldi	r22, 0x01	; 1
     856:	41 e0       	ldi	r20, 0x01	; 1
     858:	0e 94 25 03 	call	0x64a	; 0x64a <nRF24L01P_ReadModifyWrite>
     85c:	08 95       	ret
    }else{
      nRF24L01P_ReadModifyWrite(0x06,2,1);
     85e:	86 e0       	ldi	r24, 0x06	; 6
     860:	62 e0       	ldi	r22, 0x02	; 2
     862:	41 e0       	ldi	r20, 0x01	; 1
     864:	0e 94 25 03 	call	0x64a	; 0x64a <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,1,1);
     868:	86 e0       	ldi	r24, 0x06	; 6
     86a:	61 e0       	ldi	r22, 0x01	; 1
     86c:	41 e0       	ldi	r20, 0x01	; 1
     86e:	0e 94 25 03 	call	0x64a	; 0x64a <nRF24L01P_ReadModifyWrite>
     872:	08 95       	ret

00000874 <nRF24L01P_Set_Own_Address>:
    }
  }
}

void nRF24L01P_Set_Own_Address(uint8_t addr){
  nRF24L01P->Address.Own=addr;
     874:	e0 91 ce 06 	lds	r30, 0x06CE
     878:	f0 91 cf 06 	lds	r31, 0x06CF
     87c:	83 83       	std	Z+3, r24	; 0x03
}
     87e:	08 95       	ret

00000880 <nRF24L01P_Set_Destination_Address>:

void nRF24L01P_Set_Destination_Address(uint8_t addr){
  nRF24L01P->Address.Dest=addr;
     880:	e0 91 ce 06 	lds	r30, 0x06CE
     884:	f0 91 cf 06 	lds	r31, 0x06CF
     888:	84 83       	std	Z+4, r24	; 0x04
}
     88a:	08 95       	ret

0000088c <nRF24L01P_Set_Receive_Timeout>:

void nRF24L01P_Set_Receive_Timeout(uint16_t val){
  nRF24L01P->Config.RxTimeout=val;
     88c:	e0 91 ce 06 	lds	r30, 0x06CE
     890:	f0 91 cf 06 	lds	r31, 0x06CF
     894:	96 83       	std	Z+6, r25	; 0x06
     896:	85 83       	std	Z+5, r24	; 0x05
}
     898:	08 95       	ret

0000089a <nRF24L01P_Set_MaxRetransmission>:

void nRF24L01P_Set_MaxRetransmission(uint16_t val){
  nRF24L01P->Config.MaxRetry=val;
     89a:	e0 91 ce 06 	lds	r30, 0x06CE
     89e:	f0 91 cf 06 	lds	r31, 0x06CF
     8a2:	93 87       	std	Z+11, r25	; 0x0b
     8a4:	82 87       	std	Z+10, r24	; 0x0a
}
     8a6:	08 95       	ret

000008a8 <nRF24L01P_Deep_Sleep>:

void nRF24L01P_Deep_Sleep(void){
  if(nRF24L01P->Mode != 0x00){
     8a8:	e0 91 ce 06 	lds	r30, 0x06CE
     8ac:	f0 91 cf 06 	lds	r31, 0x06CF
     8b0:	80 81       	ld	r24, Z
     8b2:	88 23       	and	r24, r24
     8b4:	21 f0       	breq	.+8      	; 0x8be <nRF24L01P_Deep_Sleep+0x16>
    nRF24L01P_Set_Mode_Sleep();
     8b6:	0e 94 df 02 	call	0x5be	; 0x5be <nRF24L01P_Set_Mode_Sleep>
    nRF24L01P_Disable();
     8ba:	0e 94 7e 01 	call	0x2fc	; 0x2fc <nRF24L01P_Disable>
     8be:	08 95       	ret

000008c0 <nRF24L01P_WakeUp>:
  }
}


void nRF24L01P_WakeUp(void){
  if(nRF24L01P->Mode == 0x00){ 
     8c0:	e0 91 ce 06 	lds	r30, 0x06CE
     8c4:	f0 91 cf 06 	lds	r31, 0x06CF
     8c8:	80 81       	ld	r24, Z
     8ca:	88 23       	and	r24, r24
     8cc:	21 f4       	brne	.+8      	; 0x8d6 <nRF24L01P_WakeUp+0x16>
    nRF24L01P_Enable();
     8ce:	0e 94 77 01 	call	0x2ee	; 0x2ee <nRF24L01P_Enable>
    nRF24L01P_Set_Mode_Rx();
     8d2:	0e 94 0d 03 	call	0x61a	; 0x61a <nRF24L01P_Set_Mode_Rx>
     8d6:	08 95       	ret

000008d8 <nRF24L01P_Init>:
  }
}

void nRF24L01P_Init(void){
     8d8:	0f 93       	push	r16
     8da:	1f 93       	push	r17
  nRF24L01P_Struct_Init();
     8dc:	0e 94 26 01 	call	0x24c	; 0x24c <nRF24L01P_Struct_Init>
  nRF24L01P_Enable();
     8e0:	0e 94 77 01 	call	0x2ee	; 0x2ee <nRF24L01P_Enable>
  //Default config: Channel 2, 250kbps, 0dBm, 32byte max data
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x00,0,nRF24L01P->TempBuf,1);
     8e4:	e0 91 ce 06 	lds	r30, 0x06CE
     8e8:	f0 91 cf 06 	lds	r31, 0x06CF
     8ec:	11 82       	std	Z+1, r1	; 0x01
     8ee:	31 96       	adiw	r30, 0x01	; 1
     8f0:	80 e0       	ldi	r24, 0x00	; 0
     8f2:	60 e0       	ldi	r22, 0x00	; 0
     8f4:	af 01       	movw	r20, r30
     8f6:	21 e0       	ldi	r18, 0x01	; 1
     8f8:	0e 94 fe 01 	call	0x3fc	; 0x3fc <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x01,0,nRF24L01P->TempBuf,1);
     8fc:	e0 91 ce 06 	lds	r30, 0x06CE
     900:	f0 91 cf 06 	lds	r31, 0x06CF
     904:	11 82       	std	Z+1, r1	; 0x01
     906:	31 96       	adiw	r30, 0x01	; 1
     908:	81 e0       	ldi	r24, 0x01	; 1
     90a:	60 e0       	ldi	r22, 0x00	; 0
     90c:	af 01       	movw	r20, r30
     90e:	21 e0       	ldi	r18, 0x01	; 1
     910:	0e 94 fe 01 	call	0x3fc	; 0x3fc <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x03;  nRF24L01P_ReadWrite_Register(0x02,0,nRF24L01P->TempBuf,1);
     914:	e0 91 ce 06 	lds	r30, 0x06CE
     918:	f0 91 cf 06 	lds	r31, 0x06CF
     91c:	83 e0       	ldi	r24, 0x03	; 3
     91e:	81 83       	std	Z+1, r24	; 0x01
     920:	31 96       	adiw	r30, 0x01	; 1
     922:	82 e0       	ldi	r24, 0x02	; 2
     924:	60 e0       	ldi	r22, 0x00	; 0
     926:	af 01       	movw	r20, r30
     928:	21 e0       	ldi	r18, 0x01	; 1
     92a:	0e 94 fe 01 	call	0x3fc	; 0x3fc <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x01;  nRF24L01P_ReadWrite_Register(0x03,0,nRF24L01P->TempBuf,1);
     92e:	e0 91 ce 06 	lds	r30, 0x06CE
     932:	f0 91 cf 06 	lds	r31, 0x06CF
     936:	81 e0       	ldi	r24, 0x01	; 1
     938:	81 83       	std	Z+1, r24	; 0x01
     93a:	31 96       	adiw	r30, 0x01	; 1
     93c:	83 e0       	ldi	r24, 0x03	; 3
     93e:	60 e0       	ldi	r22, 0x00	; 0
     940:	af 01       	movw	r20, r30
     942:	21 e0       	ldi	r18, 0x01	; 1
     944:	0e 94 fe 01 	call	0x3fc	; 0x3fc <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x04,0,nRF24L01P->TempBuf,1);
     948:	e0 91 ce 06 	lds	r30, 0x06CE
     94c:	f0 91 cf 06 	lds	r31, 0x06CF
     950:	11 82       	std	Z+1, r1	; 0x01
     952:	31 96       	adiw	r30, 0x01	; 1
     954:	84 e0       	ldi	r24, 0x04	; 4
     956:	60 e0       	ldi	r22, 0x00	; 0
     958:	af 01       	movw	r20, r30
     95a:	21 e0       	ldi	r18, 0x01	; 1
     95c:	0e 94 fe 01 	call	0x3fc	; 0x3fc <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x02;  nRF24L01P_ReadWrite_Register(0x05,0,nRF24L01P->TempBuf,1);
     960:	e0 91 ce 06 	lds	r30, 0x06CE
     964:	f0 91 cf 06 	lds	r31, 0x06CF
     968:	82 e0       	ldi	r24, 0x02	; 2
     96a:	81 83       	std	Z+1, r24	; 0x01
     96c:	31 96       	adiw	r30, 0x01	; 1
     96e:	85 e0       	ldi	r24, 0x05	; 5
     970:	60 e0       	ldi	r22, 0x00	; 0
     972:	af 01       	movw	r20, r30
     974:	21 e0       	ldi	r18, 0x01	; 1
     976:	0e 94 fe 01 	call	0x3fc	; 0x3fc <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x26;  nRF24L01P_ReadWrite_Register(0x06,0,nRF24L01P->TempBuf,1); 
     97a:	e0 91 ce 06 	lds	r30, 0x06CE
     97e:	f0 91 cf 06 	lds	r31, 0x06CF
     982:	86 e2       	ldi	r24, 0x26	; 38
     984:	81 83       	std	Z+1, r24	; 0x01
     986:	31 96       	adiw	r30, 0x01	; 1
     988:	86 e0       	ldi	r24, 0x06	; 6
     98a:	60 e0       	ldi	r22, 0x00	; 0
     98c:	af 01       	movw	r20, r30
     98e:	21 e0       	ldi	r18, 0x01	; 1
     990:	0e 94 fe 01 	call	0x3fc	; 0x3fc <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x70;  nRF24L01P_ReadWrite_Register(0x07,0,nRF24L01P->TempBuf,1);
     994:	e0 91 ce 06 	lds	r30, 0x06CE
     998:	f0 91 cf 06 	lds	r31, 0x06CF
     99c:	80 e7       	ldi	r24, 0x70	; 112
     99e:	81 83       	std	Z+1, r24	; 0x01
     9a0:	31 96       	adiw	r30, 0x01	; 1
     9a2:	87 e0       	ldi	r24, 0x07	; 7
     9a4:	60 e0       	ldi	r22, 0x00	; 0
     9a6:	af 01       	movw	r20, r30
     9a8:	21 e0       	ldi	r18, 0x01	; 1
     9aa:	0e 94 fe 01 	call	0x3fc	; 0x3fc <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=nRF24L01P_PACKET_LEN;  
     9ae:	e0 91 ce 06 	lds	r30, 0x06CE
     9b2:	f0 91 cf 06 	lds	r31, 0x06CF
     9b6:	10 e2       	ldi	r17, 0x20	; 32
     9b8:	11 83       	std	Z+1, r17	; 0x01
  nRF24L01P_ReadWrite_Register(0x11,0,nRF24L01P->TempBuf,1);
     9ba:	31 96       	adiw	r30, 0x01	; 1
     9bc:	81 e1       	ldi	r24, 0x11	; 17
     9be:	60 e0       	ldi	r22, 0x00	; 0
     9c0:	af 01       	movw	r20, r30
     9c2:	21 e0       	ldi	r18, 0x01	; 1
     9c4:	0e 94 fe 01 	call	0x3fc	; 0x3fc <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=nRF24L01P_PACKET_LEN;  
     9c8:	e0 91 ce 06 	lds	r30, 0x06CE
     9cc:	f0 91 cf 06 	lds	r31, 0x06CF
     9d0:	11 83       	std	Z+1, r17	; 0x01
  nRF24L01P_ReadWrite_Register(0x12,0,nRF24L01P->TempBuf,1);
     9d2:	31 96       	adiw	r30, 0x01	; 1
     9d4:	82 e1       	ldi	r24, 0x12	; 18
     9d6:	60 e0       	ldi	r22, 0x00	; 0
     9d8:	af 01       	movw	r20, r30
     9da:	21 e0       	ldi	r18, 0x01	; 1
     9dc:	0e 94 fe 01 	call	0x3fc	; 0x3fc <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x1C,0,nRF24L01P->TempBuf,1);
     9e0:	e0 91 ce 06 	lds	r30, 0x06CE
     9e4:	f0 91 cf 06 	lds	r31, 0x06CF
     9e8:	11 82       	std	Z+1, r1	; 0x01
     9ea:	31 96       	adiw	r30, 0x01	; 1
     9ec:	8c e1       	ldi	r24, 0x1C	; 28
     9ee:	60 e0       	ldi	r22, 0x00	; 0
     9f0:	af 01       	movw	r20, r30
     9f2:	21 e0       	ldi	r18, 0x01	; 1
     9f4:	0e 94 fe 01 	call	0x3fc	; 0x3fc <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x1D,0,nRF24L01P->TempBuf,1);
     9f8:	e0 91 ce 06 	lds	r30, 0x06CE
     9fc:	f0 91 cf 06 	lds	r31, 0x06CF
     a00:	11 82       	std	Z+1, r1	; 0x01
     a02:	31 96       	adiw	r30, 0x01	; 1
     a04:	8d e1       	ldi	r24, 0x1D	; 29
     a06:	60 e0       	ldi	r22, 0x00	; 0
     a08:	af 01       	movw	r20, r30
     a0a:	21 e0       	ldi	r18, 0x01	; 1
     a0c:	0e 94 fe 01 	call	0x3fc	; 0x3fc <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x10,0,(uint8_t*)"ACK00",5);
     a10:	00 e0       	ldi	r16, 0x00	; 0
     a12:	11 e0       	ldi	r17, 0x01	; 1
     a14:	80 e1       	ldi	r24, 0x10	; 16
     a16:	60 e0       	ldi	r22, 0x00	; 0
     a18:	a8 01       	movw	r20, r16
     a1a:	25 e0       	ldi	r18, 0x05	; 5
     a1c:	0e 94 fe 01 	call	0x3fc	; 0x3fc <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0A,0,(uint8_t*)"ACK00",5);
     a20:	8a e0       	ldi	r24, 0x0A	; 10
     a22:	60 e0       	ldi	r22, 0x00	; 0
     a24:	a8 01       	movw	r20, r16
     a26:	25 e0       	ldi	r18, 0x05	; 5
     a28:	0e 94 fe 01 	call	0x3fc	; 0x3fc <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0B,0,(uint8_t*)"PIPE1",5);
     a2c:	8b e0       	ldi	r24, 0x0B	; 11
     a2e:	60 e0       	ldi	r22, 0x00	; 0
     a30:	46 e0       	ldi	r20, 0x06	; 6
     a32:	51 e0       	ldi	r21, 0x01	; 1
     a34:	25 e0       	ldi	r18, 0x05	; 5
     a36:	0e 94 fe 01 	call	0x3fc	; 0x3fc <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0C,0,(uint8_t*)"PIPE2",5);
     a3a:	8c e0       	ldi	r24, 0x0C	; 12
     a3c:	60 e0       	ldi	r22, 0x00	; 0
     a3e:	4c e0       	ldi	r20, 0x0C	; 12
     a40:	51 e0       	ldi	r21, 0x01	; 1
     a42:	25 e0       	ldi	r18, 0x05	; 5
     a44:	0e 94 fe 01 	call	0x3fc	; 0x3fc <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0D,0,(uint8_t*)"PIPE3",5);
     a48:	8d e0       	ldi	r24, 0x0D	; 13
     a4a:	60 e0       	ldi	r22, 0x00	; 0
     a4c:	42 e1       	ldi	r20, 0x12	; 18
     a4e:	51 e0       	ldi	r21, 0x01	; 1
     a50:	25 e0       	ldi	r18, 0x05	; 5
     a52:	0e 94 fe 01 	call	0x3fc	; 0x3fc <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0E,0,(uint8_t*)"PIPE4",5);
     a56:	8e e0       	ldi	r24, 0x0E	; 14
     a58:	60 e0       	ldi	r22, 0x00	; 0
     a5a:	48 e1       	ldi	r20, 0x18	; 24
     a5c:	51 e0       	ldi	r21, 0x01	; 1
     a5e:	25 e0       	ldi	r18, 0x05	; 5
     a60:	0e 94 fe 01 	call	0x3fc	; 0x3fc <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0F,0,(uint8_t*)"PIPE5",5);
     a64:	8f e0       	ldi	r24, 0x0F	; 15
     a66:	60 e0       	ldi	r22, 0x00	; 0
     a68:	4e e1       	ldi	r20, 0x1E	; 30
     a6a:	51 e0       	ldi	r21, 0x01	; 1
     a6c:	25 e0       	ldi	r18, 0x05	; 5
     a6e:	0e 94 fe 01 	call	0x3fc	; 0x3fc <nRF24L01P_ReadWrite_Register>
void nRF24L01P_Set_Destination_Address(uint8_t addr){
  nRF24L01P->Address.Dest=addr;
}

void nRF24L01P_Set_Receive_Timeout(uint16_t val){
  nRF24L01P->Config.RxTimeout=val;
     a72:	e0 91 ce 06 	lds	r30, 0x06CE
     a76:	f0 91 cf 06 	lds	r31, 0x06CF
     a7a:	80 e2       	ldi	r24, 0x20	; 32
     a7c:	90 e0       	ldi	r25, 0x00	; 0
     a7e:	96 83       	std	Z+6, r25	; 0x06
     a80:	85 83       	std	Z+5, r24	; 0x05
  nRF24L01P_ReadWrite_Register(0x0C,0,(uint8_t*)"PIPE2",5);
  nRF24L01P_ReadWrite_Register(0x0D,0,(uint8_t*)"PIPE3",5);
  nRF24L01P_ReadWrite_Register(0x0E,0,(uint8_t*)"PIPE4",5);
  nRF24L01P_ReadWrite_Register(0x0F,0,(uint8_t*)"PIPE5",5);
  nRF24L01P_Set_Receive_Timeout(32);
  nRF24L01P_Deep_Sleep();
     a82:	0e 94 54 04 	call	0x8a8	; 0x8a8 <nRF24L01P_Deep_Sleep>
}
     a86:	1f 91       	pop	r17
     a88:	0f 91       	pop	r16
     a8a:	08 95       	ret

00000a8c <nRF24L01P_Transmit_Basic>:

void nRF24L01P_Transmit_Basic(uint8_t *buf, uint8_t len){
     a8c:	ff 92       	push	r15
     a8e:	0f 93       	push	r16
     a90:	1f 93       	push	r17
     a92:	8c 01       	movw	r16, r24
     a94:	f6 2e       	mov	r15, r22
  nRF24L01P_Disable_SPI();
  nRF24L01P_Disable_GPIO();
}

void nRF24L01P_Error_Clear(void){
  nRF24L01P->ErrorTicks=0;
     a96:	e0 91 ce 06 	lds	r30, 0x06CE
     a9a:	f0 91 cf 06 	lds	r31, 0x06CF
     a9e:	11 8a       	std	Z+17, r1	; 0x11
     aa0:	10 8a       	std	Z+16, r1	; 0x10
  nRF24L01P->Error=0;
     aa2:	12 8a       	std	Z+18, r1	; 0x12
  nRF24L01P_Deep_Sleep();
}

void nRF24L01P_Transmit_Basic(uint8_t *buf, uint8_t len){
  nRF24L01P_Error_Clear();
  nRF24L01P_Set_Mode_Tx();
     aa4:	0e 94 f3 02 	call	0x5e6	; 0x5e6 <nRF24L01P_Set_Mode_Tx>
  buf[nRF24L01P_SRC_ADDR_POS]=nRF24L01P->Address.Own;
     aa8:	e0 91 ce 06 	lds	r30, 0x06CE
     aac:	f0 91 cf 06 	lds	r31, 0x06CF
     ab0:	83 81       	ldd	r24, Z+3	; 0x03
     ab2:	f8 01       	movw	r30, r16
     ab4:	83 8f       	std	Z+27, r24	; 0x1b
  buf[nRF24L01P_DST_ADDR_POS]=nRF24L01P->Address.Dest;
     ab6:	e0 91 ce 06 	lds	r30, 0x06CE
     aba:	f0 91 cf 06 	lds	r31, 0x06CF
     abe:	84 81       	ldd	r24, Z+4	; 0x04
     ac0:	f8 01       	movw	r30, r16
     ac2:	84 8f       	std	Z+28, r24	; 0x1c
  buf[nRF24L01P_DATA_LEN_POS]=len;
     ac4:	f5 8e       	std	Z+29, r15	; 0x1d
  uint16_t temp=nRF24L01P_Calcuate_CRC_Block(buf, 30);
     ac6:	c8 01       	movw	r24, r16
     ac8:	6e e1       	ldi	r22, 0x1E	; 30
     aca:	0e 94 e6 01 	call	0x3cc	; 0x3cc <nRF24L01P_Calcuate_CRC_Block>
  buf[nRF24L01P_CRC16_H_POS]=(temp >> 8);
     ace:	f8 01       	movw	r30, r16
     ad0:	96 8f       	std	Z+30, r25	; 0x1e
  buf[nRF24L01P_CRC16_L_POS]=(temp & 0xFF);
     ad2:	87 8f       	std	Z+31, r24	; 0x1f
  nRF24L01P_Write_Data_To_Transmit_Buffer(buf);
     ad4:	c8 01       	movw	r24, r16
     ad6:	0e 94 48 02 	call	0x490	; 0x490 <nRF24L01P_Write_Data_To_Transmit_Buffer>
void nRF24L01P_CSN_Low(void){
  nRF24L01P_CSN_PORT&=~(1<<nRF24L01P_CSN_bp);
}

void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
     ada:	29 9a       	sbi	0x05, 1	; 5
  uint16_t temp=nRF24L01P_Calcuate_CRC_Block(buf, 30);
  buf[nRF24L01P_CRC16_H_POS]=(temp >> 8);
  buf[nRF24L01P_CRC16_L_POS]=(temp & 0xFF);
  nRF24L01P_Write_Data_To_Transmit_Buffer(buf);
  nRF24L01P_CE_High();
  nRF24L01P_Wait_Till_Transmission_Completes();
     adc:	0e 94 74 02 	call	0x4e8	; 0x4e8 <nRF24L01P_Wait_Till_Transmission_Completes>
void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
}

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     ae0:	29 98       	cbi	0x05, 1	; 5
  buf[nRF24L01P_CRC16_L_POS]=(temp & 0xFF);
  nRF24L01P_Write_Data_To_Transmit_Buffer(buf);
  nRF24L01P_CE_High();
  nRF24L01P_Wait_Till_Transmission_Completes();
  nRF24L01P_CE_Low();
}
     ae2:	1f 91       	pop	r17
     ae4:	0f 91       	pop	r16
     ae6:	ff 90       	pop	r15
     ae8:	08 95       	ret

00000aea <nRF24L01P_Recieve_Basic>:


uint8_t nRF24L01P_Recieve_Basic(uint8_t *buf){
     aea:	df 92       	push	r13
     aec:	ef 92       	push	r14
     aee:	ff 92       	push	r15
     af0:	0f 93       	push	r16
     af2:	1f 93       	push	r17
     af4:	cf 93       	push	r28
     af6:	df 93       	push	r29
     af8:	7c 01       	movw	r14, r24
  nRF24L01P_Disable_SPI();
  nRF24L01P_Disable_GPIO();
}

void nRF24L01P_Error_Clear(void){
  nRF24L01P->ErrorTicks=0;
     afa:	e0 91 ce 06 	lds	r30, 0x06CE
     afe:	f0 91 cf 06 	lds	r31, 0x06CF
     b02:	11 8a       	std	Z+17, r1	; 0x11
     b04:	10 8a       	std	Z+16, r1	; 0x10
  nRF24L01P->Error=0;
     b06:	12 8a       	std	Z+18, r1	; 0x12

uint8_t nRF24L01P_Recieve_Basic(uint8_t *buf){
  uint8_t sts=0;
  uint16_t rec_crc, calc_crc;
  nRF24L01P_Error_Clear();
  nRF24L01P->Config.RxTicks=0;
     b08:	10 86       	std	Z+8, r1	; 0x08
     b0a:	17 82       	std	Z+7, r1	; 0x07
  nRF24L01P_Set_Mode_Rx();
     b0c:	0e 94 0d 03 	call	0x61a	; 0x61a <nRF24L01P_Set_Mode_Rx>
     b10:	75 e8       	ldi	r23, 0x85	; 133
     b12:	d7 2e       	mov	r13, r23
     b14:	23 c0       	rjmp	.+70     	; 0xb5c <nRF24L01P_Recieve_Basic+0x72>
  while(nRF24L01P->Config.RxTicks < nRF24L01P->Config.RxTimeout){
    if(nRF24L01P_Receive_Buffer_Not_Empty()){
     b16:	0e 94 a5 02 	call	0x54a	; 0x54a <nRF24L01P_Receive_Buffer_Not_Empty>
     b1a:	88 23       	and	r24, r24
     b1c:	99 f0       	breq	.+38     	; 0xb44 <nRF24L01P_Recieve_Basic+0x5a>
      nRF24L01P_Read_Data_From_Receive_Buffer(buf);
     b1e:	c7 01       	movw	r24, r14
     b20:	0e 94 97 02 	call	0x52e	; 0x52e <nRF24L01P_Read_Data_From_Receive_Buffer>
	    rec_crc=buf[nRF24L01P_CRC16_H_POS];
	    rec_crc<<=8;
     b24:	f7 01       	movw	r30, r14
     b26:	d6 8d       	ldd	r29, Z+30	; 0x1e
     b28:	c0 e0       	ldi	r28, 0x00	; 0
	    rec_crc|=buf[nRF24L01P_CRC16_L_POS];
     b2a:	07 8d       	ldd	r16, Z+31	; 0x1f
     b2c:	10 e0       	ldi	r17, 0x00	; 0
     b2e:	0c 2b       	or	r16, r28
     b30:	1d 2b       	or	r17, r29
      calc_crc=nRF24L01P_Calcuate_CRC_Block(buf, nRF24L01P_CRC_CALC_LEN);
     b32:	c7 01       	movw	r24, r14
     b34:	6e e1       	ldi	r22, 0x1E	; 30
     b36:	0e 94 e6 01 	call	0x3cc	; 0x3cc <nRF24L01P_Calcuate_CRC_Block>
      if(rec_crc == calc_crc){
     b3a:	08 17       	cp	r16, r24
     b3c:	19 07       	cpc	r17, r25
     b3e:	11 f4       	brne	.+4      	; 0xb44 <nRF24L01P_Recieve_Basic+0x5a>
     b40:	81 e0       	ldi	r24, 0x01	; 1
     b42:	18 c0       	rjmp	.+48     	; 0xb74 <nRF24L01P_Recieve_Basic+0x8a>
     b44:	8d 2d       	mov	r24, r13
     b46:	8a 95       	dec	r24
     b48:	f1 f7       	brne	.-4      	; 0xb46 <nRF24L01P_Recieve_Basic+0x5c>
		    sts=1;
		    break;
	    }
    }
    _delay_us(100);
    nRF24L01P->Config.RxTicks++;
     b4a:	e0 91 ce 06 	lds	r30, 0x06CE
     b4e:	f0 91 cf 06 	lds	r31, 0x06CF
     b52:	87 81       	ldd	r24, Z+7	; 0x07
     b54:	90 85       	ldd	r25, Z+8	; 0x08
     b56:	01 96       	adiw	r24, 0x01	; 1
     b58:	90 87       	std	Z+8, r25	; 0x08
     b5a:	87 83       	std	Z+7, r24	; 0x07
  uint8_t sts=0;
  uint16_t rec_crc, calc_crc;
  nRF24L01P_Error_Clear();
  nRF24L01P->Config.RxTicks=0;
  nRF24L01P_Set_Mode_Rx();
  while(nRF24L01P->Config.RxTicks < nRF24L01P->Config.RxTimeout){
     b5c:	e0 91 ce 06 	lds	r30, 0x06CE
     b60:	f0 91 cf 06 	lds	r31, 0x06CF
     b64:	27 81       	ldd	r18, Z+7	; 0x07
     b66:	30 85       	ldd	r19, Z+8	; 0x08
     b68:	85 81       	ldd	r24, Z+5	; 0x05
     b6a:	96 81       	ldd	r25, Z+6	; 0x06
     b6c:	28 17       	cp	r18, r24
     b6e:	39 07       	cpc	r19, r25
     b70:	90 f2       	brcs	.-92     	; 0xb16 <nRF24L01P_Recieve_Basic+0x2c>
     b72:	80 e0       	ldi	r24, 0x00	; 0
    }
    _delay_us(100);
    nRF24L01P->Config.RxTicks++;
  }
  return sts;
}
     b74:	df 91       	pop	r29
     b76:	cf 91       	pop	r28
     b78:	1f 91       	pop	r17
     b7a:	0f 91       	pop	r16
     b7c:	ff 90       	pop	r15
     b7e:	ef 90       	pop	r14
     b80:	df 90       	pop	r13
     b82:	08 95       	ret

00000b84 <nRF24L01P_Transmit_With_ACK>:

uint8_t nRF24L01P_Transmit_With_ACK(uint8_t *buf, uint8_t len){
     b84:	cf 93       	push	r28
     b86:	df 93       	push	r29
     b88:	ec 01       	movw	r28, r24
  uint8_t sts=0;
  if(nRF24L01P->Packet.ACKReq){
     b8a:	e0 91 ce 06 	lds	r30, 0x06CE
     b8e:	f0 91 cf 06 	lds	r31, 0x06CF
     b92:	87 85       	ldd	r24, Z+15	; 0x0f
     b94:	88 23       	and	r24, r24
     b96:	19 f0       	breq	.+6      	; 0xb9e <nRF24L01P_Transmit_With_ACK+0x1a>
    buf[nRF24L01P_PACKET_LEN-6]=1;
     b98:	81 e0       	ldi	r24, 0x01	; 1
     b9a:	8a 8f       	std	Y+26, r24	; 0x1a
     b9c:	01 c0       	rjmp	.+2      	; 0xba0 <nRF24L01P_Transmit_With_ACK+0x1c>
  }else{
    buf[nRF24L01P_PACKET_LEN-6]=0;
     b9e:	1a 8e       	std	Y+26, r1	; 0x1a
  }
  nRF24L01P_Transmit_Basic(buf, len);
     ba0:	ce 01       	movw	r24, r28
     ba2:	0e 94 46 05 	call	0xa8c	; 0xa8c <nRF24L01P_Transmit_Basic>
  if(nRF24L01P_Recieve_Basic(buf)){
     ba6:	ce 01       	movw	r24, r28
     ba8:	0e 94 75 05 	call	0xaea	; 0xaea <nRF24L01P_Recieve_Basic>
     bac:	81 11       	cpse	r24, r1
     bae:	81 e0       	ldi	r24, 0x01	; 1
    //if( (nRF24L01P->Address.Own == buf[28])){
      sts=1;
    //}
  }
  return sts;
}
     bb0:	df 91       	pop	r29
     bb2:	cf 91       	pop	r28
     bb4:	08 95       	ret

00000bb6 <nRF24L01P_Recieve_With_ACK>:


uint8_t nRF24L01P_Recieve_With_ACK(uint8_t *buf){
     bb6:	cf 93       	push	r28
     bb8:	df 93       	push	r29
     bba:	ec 01       	movw	r28, r24
  uint8_t sts=0;
  if(nRF24L01P_Recieve_Basic(buf)){
     bbc:	0e 94 75 05 	call	0xaea	; 0xaea <nRF24L01P_Recieve_Basic>
     bc0:	88 23       	and	r24, r24
     bc2:	b9 f0       	breq	.+46     	; 0xbf2 <nRF24L01P_Recieve_With_ACK+0x3c>
    if((buf[nRF24L01P_PACKET_LEN-6]==1) && (nRF24L01P->Address.Own == buf[nRF24L01P_PACKET_LEN-4])){
     bc4:	8a 8d       	ldd	r24, Y+26	; 0x1a
     bc6:	81 30       	cpi	r24, 0x01	; 1
     bc8:	a1 f4       	brne	.+40     	; 0xbf2 <nRF24L01P_Recieve_With_ACK+0x3c>
     bca:	e0 91 ce 06 	lds	r30, 0x06CE
     bce:	f0 91 cf 06 	lds	r31, 0x06CF
     bd2:	93 81       	ldd	r25, Z+3	; 0x03
     bd4:	8c 8d       	ldd	r24, Y+28	; 0x1c
     bd6:	98 17       	cp	r25, r24
     bd8:	61 f4       	brne	.+24     	; 0xbf2 <nRF24L01P_Recieve_With_ACK+0x3c>
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     bda:	84 ef       	ldi	r24, 0xF4	; 244
     bdc:	91 e0       	ldi	r25, 0x01	; 1
     bde:	01 97       	sbiw	r24, 0x01	; 1
     be0:	f1 f7       	brne	.-4      	; 0xbde <nRF24L01P_Recieve_With_ACK+0x28>
void nRF24L01P_Set_Own_Address(uint8_t addr){
  nRF24L01P->Address.Own=addr;
}

void nRF24L01P_Set_Destination_Address(uint8_t addr){
  nRF24L01P->Address.Dest=addr;
     be2:	8b 8d       	ldd	r24, Y+27	; 0x1b
     be4:	84 83       	std	Z+4, r24	; 0x04
  uint8_t sts=0;
  if(nRF24L01P_Recieve_Basic(buf)){
    if((buf[nRF24L01P_PACKET_LEN-6]==1) && (nRF24L01P->Address.Own == buf[nRF24L01P_PACKET_LEN-4])){
      _delay_us(500);
	  nRF24L01P_Set_Destination_Address(buf[nRF24L01P_PACKET_LEN-5]);
      nRF24L01P_Transmit_Basic(buf, 2);
     be6:	ce 01       	movw	r24, r28
     be8:	62 e0       	ldi	r22, 0x02	; 2
     bea:	0e 94 46 05 	call	0xa8c	; 0xa8c <nRF24L01P_Transmit_Basic>
     bee:	81 e0       	ldi	r24, 0x01	; 1
     bf0:	01 c0       	rjmp	.+2      	; 0xbf4 <nRF24L01P_Recieve_With_ACK+0x3e>
     bf2:	80 e0       	ldi	r24, 0x00	; 0
      sts=1;
    }
  }
  return sts;
}
     bf4:	df 91       	pop	r29
     bf6:	cf 91       	pop	r28
     bf8:	08 95       	ret

00000bfa <nRF24L01P_Error_Handler>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     bfa:	e0 91 ce 06 	lds	r30, 0x06CE
     bfe:	f0 91 cf 06 	lds	r31, 0x06CF
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     c02:	82 89       	ldd	r24, Z+18	; 0x12
     c04:	88 23       	and	r24, r24
     c06:	39 f0       	breq	.+14     	; 0xc16 <nRF24L01P_Error_Handler+0x1c>
  nRF24L01P_Disable_SPI();
  nRF24L01P_Disable_GPIO();
}

void nRF24L01P_Error_Clear(void){
  nRF24L01P->ErrorTicks=0;
     c08:	11 8a       	std	Z+17, r1	; 0x11
     c0a:	10 8a       	std	Z+16, r1	; 0x10
  nRF24L01P->Error=0;
     c0c:	12 8a       	std	Z+18, r1	; 0x12


void nRF24L01P_Error_Handler(void){
  if(nRF24L01P_No_Error() == 0){
    nRF24L01P_Error_Clear();
    nRF24L01P_Disable();
     c0e:	0e 94 7e 01 	call	0x2fc	; 0x2fc <nRF24L01P_Disable>
    nRF24L01P_Init();
     c12:	0e 94 6c 04 	call	0x8d8	; 0x8d8 <nRF24L01P_Init>
     c16:	08 95       	ret

00000c18 <Peripherals_ADC_Init>:
};


void Peripherals_ADC_Init(void){
  uint8_t tout = 0;
  if( !(ADCSRA & (1<<ADEN)) ){
     c18:	80 91 7a 00 	lds	r24, 0x007A
     c1c:	87 fd       	sbrc	r24, 7
     c1e:	1c c0       	rjmp	.+56     	; 0xc58 <Peripherals_ADC_Init+0x40>
    ADMUX   = (1<<REFS1)|(1<<REFS0)|0x0F;
     c20:	8f ec       	ldi	r24, 0xCF	; 207
     c22:	80 93 7c 00 	sts	0x007C, r24
    ADCSRA  = (1<<ADPS1)|(1<<ADPS2);
     c26:	86 e0       	ldi	r24, 0x06	; 6
     c28:	80 93 7a 00 	sts	0x007A, r24
    ADCSRA |= (1<<ADEN) |(1<<ADSC);
     c2c:	80 91 7a 00 	lds	r24, 0x007A
     c30:	80 6c       	ori	r24, 0xC0	; 192
     c32:	80 93 7a 00 	sts	0x007A, r24
     c36:	90 e0       	ldi	r25, 0x00	; 0
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
     c38:	2d e0       	ldi	r18, 0x0D	; 13
     c3a:	0a c0       	rjmp	.+20     	; 0xc50 <Peripherals_ADC_Init+0x38>
    while (!(ADCSRA & (1<<ADIF))) {
      //add timeout management
      tout++;
     c3c:	9f 5f       	subi	r25, 0xFF	; 255
     c3e:	82 2f       	mov	r24, r18
     c40:	8a 95       	dec	r24
     c42:	f1 f7       	brne	.-4      	; 0xc40 <Peripherals_ADC_Init+0x28>
      _delay_us(10);
      if(tout > 200){
     c44:	99 3c       	cpi	r25, 0xC9	; 201
     c46:	21 f4       	brne	.+8      	; 0xc50 <Peripherals_ADC_Init+0x38>
        Peripherals.Error = 0x01;
     c48:	81 e0       	ldi	r24, 0x01	; 1
     c4a:	80 93 31 01 	sts	0x0131, r24
     c4e:	08 95       	ret
  uint8_t tout = 0;
  if( !(ADCSRA & (1<<ADEN)) ){
    ADMUX   = (1<<REFS1)|(1<<REFS0)|0x0F;
    ADCSRA  = (1<<ADPS1)|(1<<ADPS2);
    ADCSRA |= (1<<ADEN) |(1<<ADSC);
    while (!(ADCSRA & (1<<ADIF))) {
     c50:	80 91 7a 00 	lds	r24, 0x007A
     c54:	84 ff       	sbrs	r24, 4
     c56:	f2 cf       	rjmp	.-28     	; 0xc3c <Peripherals_ADC_Init+0x24>
     c58:	08 95       	ret

00000c5a <Peripherals_ADC_Sample>:

    }
  }
}

uint16_t Peripherals_ADC_Sample(uint8_t channel, uint8_t nsamples){
     c5a:	df 92       	push	r13
     c5c:	ef 92       	push	r14
     c5e:	ff 92       	push	r15
     c60:	0f 93       	push	r16
     c62:	1f 93       	push	r17
     c64:	18 2f       	mov	r17, r24
     c66:	d6 2e       	mov	r13, r22
  uint8_t  temp, tout;
  uint32_t val = 0;
  Peripherals_ADC_Init();
     c68:	0e 94 0c 06 	call	0xc18	; 0xc18 <Peripherals_ADC_Init>
  if(Peripherals.Error == 0){
     c6c:	80 91 31 01 	lds	r24, 0x0131
     c70:	88 23       	and	r24, r24
     c72:	09 f0       	breq	.+2      	; 0xc76 <Peripherals_ADC_Sample+0x1c>
     c74:	40 c0       	rjmp	.+128    	; 0xcf6 <Peripherals_ADC_Sample+0x9c>
    temp  = ADMUX;
     c76:	80 91 7c 00 	lds	r24, 0x007C
    temp &= 0xF0;
     c7a:	80 7f       	andi	r24, 0xF0	; 240
    temp |= channel;
     c7c:	81 2b       	or	r24, r17
    ADMUX = temp;
     c7e:	80 93 7c 00 	sts	0x007C, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     c82:	84 ef       	ldi	r24, 0xF4	; 244
     c84:	91 e0       	ldi	r25, 0x01	; 1
     c86:	01 97       	sbiw	r24, 0x01	; 1
     c88:	f1 f7       	brne	.-4      	; 0xc86 <Peripherals_ADC_Sample+0x2c>
     c8a:	ee 24       	eor	r14, r14
     c8c:	ff 24       	eor	r15, r15
     c8e:	87 01       	movw	r16, r14
     c90:	20 e0       	ldi	r18, 0x00	; 0
     c92:	30 e0       	ldi	r19, 0x00	; 0
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
     c94:	4d e0       	ldi	r20, 0x0D	; 13
     c96:	1e c0       	rjmp	.+60     	; 0xcd4 <Peripherals_ADC_Sample+0x7a>
    _delay_us(500);
    for(uint8_t i=0; i<nsamples; i++){
      tout = 0;
      ADCSRA |= (1<<ADSC);
     c98:	80 91 7a 00 	lds	r24, 0x007A
     c9c:	80 64       	ori	r24, 0x40	; 64
     c9e:	80 93 7a 00 	sts	0x007A, r24
     ca2:	90 e0       	ldi	r25, 0x00	; 0
     ca4:	08 c0       	rjmp	.+16     	; 0xcb6 <Peripherals_ADC_Sample+0x5c>
      while (!(ADCSRA & (1<<ADIF))) {
        //add timeout management
        tout++;
     ca6:	9f 5f       	subi	r25, 0xFF	; 255
     ca8:	84 2f       	mov	r24, r20
     caa:	8a 95       	dec	r24
     cac:	f1 f7       	brne	.-4      	; 0xcaa <Peripherals_ADC_Sample+0x50>
        _delay_us(10);
        if(tout > 200){
     cae:	99 3c       	cpi	r25, 0xC9	; 201
     cb0:	11 f4       	brne	.+4      	; 0xcb6 <Peripherals_ADC_Sample+0x5c>
     cb2:	31 e0       	ldi	r19, 0x01	; 1
     cb4:	04 c0       	rjmp	.+8      	; 0xcbe <Peripherals_ADC_Sample+0x64>
    ADMUX = temp;
    _delay_us(500);
    for(uint8_t i=0; i<nsamples; i++){
      tout = 0;
      ADCSRA |= (1<<ADSC);
      while (!(ADCSRA & (1<<ADIF))) {
     cb6:	80 91 7a 00 	lds	r24, 0x007A
     cba:	84 ff       	sbrs	r24, 4
     cbc:	f4 cf       	rjmp	.-24     	; 0xca6 <Peripherals_ADC_Sample+0x4c>
        if(tout > 200){
          Peripherals.Error = 0x01;
          break;
        }
      }
      val += ADCW;
     cbe:	80 91 78 00 	lds	r24, 0x0078
     cc2:	90 91 79 00 	lds	r25, 0x0079
     cc6:	a0 e0       	ldi	r26, 0x00	; 0
     cc8:	b0 e0       	ldi	r27, 0x00	; 0
     cca:	e8 0e       	add	r14, r24
     ccc:	f9 1e       	adc	r15, r25
     cce:	0a 1f       	adc	r16, r26
     cd0:	1b 1f       	adc	r17, r27
    temp  = ADMUX;
    temp &= 0xF0;
    temp |= channel;
    ADMUX = temp;
    _delay_us(500);
    for(uint8_t i=0; i<nsamples; i++){
     cd2:	2f 5f       	subi	r18, 0xFF	; 255
     cd4:	2d 15       	cp	r18, r13
     cd6:	00 f3       	brcs	.-64     	; 0xc98 <Peripherals_ADC_Sample+0x3e>
     cd8:	30 93 31 01 	sts	0x0131, r19
          break;
        }
      }
      val += ADCW;
    }
    val /= nsamples;
     cdc:	2d 2d       	mov	r18, r13
     cde:	30 e0       	ldi	r19, 0x00	; 0
     ce0:	40 e0       	ldi	r20, 0x00	; 0
     ce2:	50 e0       	ldi	r21, 0x00	; 0
     ce4:	c8 01       	movw	r24, r16
     ce6:	b7 01       	movw	r22, r14
     ce8:	0e 94 95 0e 	call	0x1d2a	; 0x1d2a <__udivmodsi4>
     cec:	c9 01       	movw	r24, r18
     cee:	da 01       	movw	r26, r20
     cf0:	9c 01       	movw	r18, r24
     cf2:	ad 01       	movw	r20, r26
     cf4:	0a c0       	rjmp	.+20     	; 0xd0a <Peripherals_ADC_Sample+0xb0>
  }
  else{
    Peripherals.StickyError = Peripherals.Error;
     cf6:	80 93 32 01 	sts	0x0132, r24
    Peripherals.Error = 0;
     cfa:	10 92 31 01 	sts	0x0131, r1
    Peripherals_ADC_Init();
     cfe:	0e 94 0c 06 	call	0xc18	; 0xc18 <Peripherals_ADC_Init>
     d02:	20 e0       	ldi	r18, 0x00	; 0
     d04:	30 e0       	ldi	r19, 0x00	; 0
     d06:	40 e0       	ldi	r20, 0x00	; 0
     d08:	50 e0       	ldi	r21, 0x00	; 0
  }
  return (uint16_t)val;
}
     d0a:	c9 01       	movw	r24, r18
     d0c:	1f 91       	pop	r17
     d0e:	0f 91       	pop	r16
     d10:	ff 90       	pop	r15
     d12:	ef 90       	pop	r14
     d14:	df 90       	pop	r13
     d16:	08 95       	ret

00000d18 <Peripherals_Vin_Sense_Sample>:

void Peripherals_Vin_Sense_Sample(void){
  //Status bit 0 indicates Vinsense is active
  Peripherals.Status |= (1<<0);
     d18:	80 91 24 01 	lds	r24, 0x0124
     d1c:	81 60       	ori	r24, 0x01	; 1
     d1e:	80 93 24 01 	sts	0x0124, r24
  //Enable VinSense
  PORTD |= (1<<2);
     d22:	5a 9a       	sbi	0x0b, 2	; 11
  //Sample ADC
  Peripherals.VinRawADC = Peripherals_ADC_Sample(6, 4);
     d24:	86 e0       	ldi	r24, 0x06	; 6
     d26:	64 e0       	ldi	r22, 0x04	; 4
     d28:	0e 94 2d 06 	call	0xc5a	; 0xc5a <Peripherals_ADC_Sample>
     d2c:	90 93 26 01 	sts	0x0126, r25
     d30:	80 93 25 01 	sts	0x0125, r24
  //Disable VinSense
  PORTD &=~(1<<2);
     d34:	5a 98       	cbi	0x0b, 2	; 11
  Peripherals.VinSense  = PERIPHERAL_ADC_VREFINT_MV;
  //Voltage divider factor
  Peripherals.VinSense  *= PERIPHERAL_ADC_SCALING_FACTOR_X10;
  Peripherals.VinSense  *= Peripherals.VinRawADC;
  Peripherals.VinSense >>= 10;
  Peripherals.VinSense  /= 10;
     d36:	a0 e0       	ldi	r26, 0x00	; 0
     d38:	b0 e0       	ldi	r27, 0x00	; 0
     d3a:	bc 01       	movw	r22, r24
     d3c:	cd 01       	movw	r24, r26
     d3e:	28 ef       	ldi	r18, 0xF8	; 248
     d40:	37 ec       	ldi	r19, 0xC7	; 199
     d42:	43 e0       	ldi	r20, 0x03	; 3
     d44:	50 e0       	ldi	r21, 0x00	; 0
     d46:	0e 94 76 0e 	call	0x1cec	; 0x1cec <__mulsi3>
     d4a:	2a e0       	ldi	r18, 0x0A	; 10
     d4c:	96 95       	lsr	r25
     d4e:	87 95       	ror	r24
     d50:	77 95       	ror	r23
     d52:	67 95       	ror	r22
     d54:	2a 95       	dec	r18
     d56:	d1 f7       	brne	.-12     	; 0xd4c <Peripherals_Vin_Sense_Sample+0x34>
     d58:	2a e0       	ldi	r18, 0x0A	; 10
     d5a:	30 e0       	ldi	r19, 0x00	; 0
     d5c:	40 e0       	ldi	r20, 0x00	; 0
     d5e:	50 e0       	ldi	r21, 0x00	; 0
     d60:	0e 94 95 0e 	call	0x1d2a	; 0x1d2a <__udivmodsi4>
     d64:	20 93 27 01 	sts	0x0127, r18
     d68:	30 93 28 01 	sts	0x0128, r19
     d6c:	40 93 29 01 	sts	0x0129, r20
     d70:	50 93 2a 01 	sts	0x012A, r21
  Peripherals.Status &=~(1<<0);
     d74:	80 91 24 01 	lds	r24, 0x0124
     d78:	8e 7f       	andi	r24, 0xFE	; 254
     d7a:	80 93 24 01 	sts	0x0124, r24
}
     d7e:	08 95       	ret

00000d80 <Peripherals_Vin_RawADC_Get>:

uint16_t Peripherals_Vin_RawADC_Get(void){
  return Peripherals.VinRawADC;
}
     d80:	80 91 25 01 	lds	r24, 0x0125
     d84:	90 91 26 01 	lds	r25, 0x0126
     d88:	08 95       	ret

00000d8a <Peripherals_Vin_Get>:

uint16_t Peripherals_Vin_Get(void){
  return (uint16_t)Peripherals.VinSense;
}
     d8a:	80 91 27 01 	lds	r24, 0x0127
     d8e:	90 91 28 01 	lds	r25, 0x0128
     d92:	08 95       	ret

00000d94 <Peripherals_Analog_Temp_Get>:

int16_t Peripherals_Analog_Temp_Get(void){
  return 0;
}
     d94:	80 e0       	ldi	r24, 0x00	; 0
     d96:	90 e0       	ldi	r25, 0x00	; 0
     d98:	08 95       	ret

00000d9a <Peripherals_Digital_RH_Get>:
int16_t Peripherals_Digital_Temp_Get(void){
  return Sensors_HDC1080_Temp_Get();
}

uint16_t Peripherals_Digital_RH_Get(void){
  return Sensors_HDC1080_RH_Get();
     d9a:	0e 94 66 09 	call	0x12cc	; 0x12cc <Sensors_HDC1080_RH_Get>
     d9e:	08 95       	ret

00000da0 <Peripherals_Digital_Temp_Get>:
int16_t Peripherals_Analog_Temp_Get(void){
  return 0;
}

int16_t Peripherals_Digital_Temp_Get(void){
  return Sensors_HDC1080_Temp_Get();
     da0:	0e 94 61 09 	call	0x12c2	; 0x12c2 <Sensors_HDC1080_Temp_Get>
}
     da4:	08 95       	ret

00000da6 <RGB_Init>:


void RGB_Init(void){
    //LEDs are active low
    //Declare pins as output
    RGB_R_DDR  |= (1<<RGB_R_PIN);
     da6:	55 9a       	sbi	0x0a, 5	; 10
    RGB_G_DDR  |= (1<<RGB_G_PIN);
     da8:	56 9a       	sbi	0x0a, 6	; 10
    RGB_G_DDR  |= (1<<RGB_G_PIN);
     daa:	56 9a       	sbi	0x0a, 6	; 10
    
    //Set logic high to turn off
    RGB_R_PORT |= (1<<RGB_R_PIN);
     dac:	5d 9a       	sbi	0x0b, 5	; 11
    RGB_G_PORT |= (1<<RGB_G_PIN);
     dae:	5e 9a       	sbi	0x0b, 6	; 11
    RGB_B_PORT |= (1<<RGB_B_PIN);
     db0:	5f 9a       	sbi	0x0b, 7	; 11
}
     db2:	08 95       	ret

00000db4 <RGB_Set_State>:

void RGB_Set_State(uint8_t r, uint8_t g, uint8_t b){
    if(r == ON){
     db4:	81 30       	cpi	r24, 0x01	; 1
     db6:	11 f4       	brne	.+4      	; 0xdbc <RGB_Set_State+0x8>
        RGB_R_PORT &=~ (1<<RGB_R_PIN);
     db8:	5d 98       	cbi	0x0b, 5	; 11
     dba:	01 c0       	rjmp	.+2      	; 0xdbe <RGB_Set_State+0xa>
    }
    else{
        RGB_R_PORT |=  (1<<RGB_R_PIN);
     dbc:	5d 9a       	sbi	0x0b, 5	; 11
    }

    if(g == ON){
     dbe:	61 30       	cpi	r22, 0x01	; 1
     dc0:	11 f4       	brne	.+4      	; 0xdc6 <RGB_Set_State+0x12>
        RGB_G_PORT &=~ (1<<RGB_G_PIN);
     dc2:	5e 98       	cbi	0x0b, 6	; 11
     dc4:	01 c0       	rjmp	.+2      	; 0xdc8 <RGB_Set_State+0x14>
    }
    else{
        RGB_G_PORT |=  (1<<RGB_G_PIN);
     dc6:	5e 9a       	sbi	0x0b, 6	; 11
    }

    if(b == ON){
     dc8:	41 30       	cpi	r20, 0x01	; 1
     dca:	11 f4       	brne	.+4      	; 0xdd0 <RGB_Set_State+0x1c>
        RGB_B_PORT &=~ (1<<RGB_B_PIN);
     dcc:	5f 98       	cbi	0x0b, 7	; 11
     dce:	08 95       	ret
    }
    else{
        RGB_B_PORT |=  (1<<RGB_B_PIN);
     dd0:	5f 9a       	sbi	0x0b, 7	; 11
     dd2:	08 95       	ret

00000dd4 <Sensors_HDC1080_Struct_Init>:
hdc1080_t HDC1080;
ntc_t     NTC;


void Sensors_HDC1080_Struct_Init(void){
    HDC1080.Status = 0;
     dd4:	10 92 d8 06 	sts	0x06D8, r1
    HDC1080.Address = 0;
     dd8:	10 92 dc 06 	sts	0x06DC, r1
    HDC1080.LoopCnt = 0;
     ddc:	10 92 de 06 	sts	0x06DE, r1
     de0:	10 92 dd 06 	sts	0x06DD, r1
    HDC1080.Temp = 0;
     de4:	10 92 e0 06 	sts	0x06E0, r1
     de8:	10 92 df 06 	sts	0x06DF, r1
    HDC1080.RH = 0;
     dec:	10 92 e2 06 	sts	0x06E2, r1
     df0:	10 92 e1 06 	sts	0x06E1, r1
    HDC1080.TimeoutError = 0;
     df4:	10 92 e3 06 	sts	0x06E3, r1
    HDC1080.Error = 0;
     df8:	10 92 e4 06 	sts	0x06E4, r1
    HDC1080.StickyError = 0;
     dfc:	10 92 e5 06 	sts	0x06E5, r1
    NTC.RawADC = 0;
     e00:	10 92 d0 06 	sts	0x06D0, r1
     e04:	10 92 d1 06 	sts	0x06D1, r1
     e08:	10 92 d2 06 	sts	0x06D2, r1
     e0c:	10 92 d3 06 	sts	0x06D3, r1
    NTC.Temp = 0;
     e10:	10 92 d4 06 	sts	0x06D4, r1
     e14:	10 92 d5 06 	sts	0x06D5, r1
     e18:	10 92 d6 06 	sts	0x06D6, r1
     e1c:	10 92 d7 06 	sts	0x06D7, r1
}
     e20:	08 95       	ret

00000e22 <Sensors_Init>:

void Sensors_Init(void){
    Sensors_HDC1080_Struct_Init();
     e22:	0e 94 ea 06 	call	0xdd4	; 0xdd4 <Sensors_HDC1080_Struct_Init>
    //Gated with PMOS, Output logic high to turn off
    SENSORS_PWR_EN_PORT |= (1<<SENSORS_PWR_EN_BP);
     e26:	5b 9a       	sbi	0x0b, 3	; 11
    //Declare as output pin
    SENSORS_PWR_EN_DDR  |= (1<<SENSORS_PWR_EN_BP);
     e28:	53 9a       	sbi	0x0a, 3	; 10
    //SCL as input, internal pull-up disabled, Software I2C
    SENSORS_HDC1080_SCL_PORT &=~ (1<<SENSORS_HDC1080_SCL_BP);
     e2a:	45 98       	cbi	0x08, 5	; 8
    SENSORS_HDC1080_SCL_DDR  &=~ (1<<SENSORS_HDC1080_SCL_BP);
     e2c:	3d 98       	cbi	0x07, 5	; 7
    //SDA as input, internal pull-up disabled, Software I2C
    SENSORS_HDC1080_SDA_PORT &=~ (1<<SENSORS_HDC1080_SDA_BP);
     e2e:	44 98       	cbi	0x08, 4	; 8
    SENSORS_HDC1080_SDA_DDR  &=~ (1<<SENSORS_HDC1080_SDA_BP);
     e30:	3c 98       	cbi	0x07, 4	; 7
}
     e32:	08 95       	ret

00000e34 <Sensors_I2C_SCL_State_Set>:

void Sensors_I2C_SCL_State_Set(uint8_t state){
    if(state == LOGIC_HIGH){
     e34:	81 30       	cpi	r24, 0x01	; 1
     e36:	21 f4       	brne	.+8      	; 0xe40 <Sensors_I2C_SCL_State_Set+0xc>
        SENSORS_HDC1080_SCL_DDR  &=~ (1<<SENSORS_HDC1080_SCL_BP);
     e38:	3d 98       	cbi	0x07, 5	; 7
        HDC1080.SCLState = LOGIC_HIGH;
     e3a:	80 93 da 06 	sts	0x06DA, r24
     e3e:	08 95       	ret
    }
    else if(state == LOGIC_LOW){
     e40:	88 23       	and	r24, r24
     e42:	19 f4       	brne	.+6      	; 0xe4a <Sensors_I2C_SCL_State_Set+0x16>
        SENSORS_HDC1080_SCL_DDR  |=  (1<<SENSORS_HDC1080_SCL_BP);
     e44:	3d 9a       	sbi	0x07, 5	; 7
        HDC1080.SCLState = LOGIC_LOW;
     e46:	10 92 da 06 	sts	0x06DA, r1
     e4a:	08 95       	ret

00000e4c <Sensors_I2C_SDA_State_Set>:
    }
}

void Sensors_I2C_SDA_State_Set(uint8_t state){
    if(state == LOGIC_HIGH){
     e4c:	81 30       	cpi	r24, 0x01	; 1
     e4e:	21 f4       	brne	.+8      	; 0xe58 <Sensors_I2C_SDA_State_Set+0xc>
        SENSORS_HDC1080_SDA_DDR  &=~ (1<<SENSORS_HDC1080_SDA_BP);
     e50:	3c 98       	cbi	0x07, 4	; 7
        HDC1080.SDAState = LOGIC_HIGH;
     e52:	80 93 db 06 	sts	0x06DB, r24
     e56:	08 95       	ret
    }
    else if(state == LOGIC_LOW){
     e58:	88 23       	and	r24, r24
     e5a:	19 f4       	brne	.+6      	; 0xe62 <Sensors_I2C_SDA_State_Set+0x16>
        SENSORS_HDC1080_SDA_DDR  |=  (1<<SENSORS_HDC1080_SDA_BP);
     e5c:	3c 9a       	sbi	0x07, 4	; 7
        HDC1080.SDAState = LOGIC_LOW;
     e5e:	10 92 db 06 	sts	0x06DB, r1
     e62:	08 95       	ret

00000e64 <Sensors_I2C_SDA_State_Get>:
    }
}

uint8_t Sensors_I2C_SDA_State_Get(void){
    if(SENSORS_HDC1080_SDA_DDR & (1<<SENSORS_HDC1080_SDA_BP)){
     e64:	3c 9b       	sbis	0x07, 4	; 7
     e66:	04 c0       	rjmp	.+8      	; 0xe70 <Sensors_I2C_SDA_State_Get+0xc>
        SENSORS_HDC1080_SDA_DDR  &=~ (1<<SENSORS_HDC1080_SDA_BP);
     e68:	3c 98       	cbi	0x07, 4	; 7
     e6a:	86 e0       	ldi	r24, 0x06	; 6
     e6c:	8a 95       	dec	r24
     e6e:	f1 f7       	brne	.-4      	; 0xe6c <Sensors_I2C_SDA_State_Get+0x8>
        _delay_us(SENSORS_HDC1080_HALF_BIT);
    }
    if(SENSORS_HDC1080_SDA_PIN & (1<<SENSORS_HDC1080_SDA_BP)){
     e70:	86 b1       	in	r24, 0x06	; 6
     e72:	90 e0       	ldi	r25, 0x00	; 0
     e74:	24 e0       	ldi	r18, 0x04	; 4
     e76:	96 95       	lsr	r25
     e78:	87 95       	ror	r24
     e7a:	2a 95       	dec	r18
     e7c:	e1 f7       	brne	.-8      	; 0xe76 <Sensors_I2C_SDA_State_Get+0x12>
        return LOGIC_HIGH;
    }
    else{
        return LOGIC_LOW;
    }
}
     e7e:	81 70       	andi	r24, 0x01	; 1
     e80:	08 95       	ret

00000e82 <Sensors_I2C_Bus_Idle>:

uint8_t Sensors_I2C_Bus_Idle(void){
    if(  ((SENSORS_HDC1080_SCL_DDR & (1<<SENSORS_HDC1080_SCL_BP)) == 0) && 
     e82:	3d 9b       	sbis	0x07, 5	; 7
     e84:	02 c0       	rjmp	.+4      	; 0xe8a <Sensors_I2C_Bus_Idle+0x8>
     e86:	80 e0       	ldi	r24, 0x00	; 0
     e88:	08 95       	ret
     e8a:	87 b1       	in	r24, 0x07	; 7
     e8c:	82 95       	swap	r24
     e8e:	8f 70       	andi	r24, 0x0F	; 15
     e90:	80 95       	com	r24
     e92:	81 70       	andi	r24, 0x01	; 1
         ((SENSORS_HDC1080_SDA_DDR & (1<<SENSORS_HDC1080_SDA_BP)) == 0) ){
        return TRUE;
    }
    return FALSE;
}
     e94:	08 95       	ret

00000e96 <Sensors_HDC1080_I2C_Start>:

void Sensors_HDC1080_I2C_Start(void){
     e96:	1f 93       	push	r17
    if(HDC1080.Error == 0){
     e98:	80 91 e4 06 	lds	r24, 0x06E4
     e9c:	88 23       	and	r24, r24
     e9e:	c1 f4       	brne	.+48     	; 0xed0 <Sensors_HDC1080_I2C_Start+0x3a>
        //Emulate stop condition
        Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
     ea0:	81 e0       	ldi	r24, 0x01	; 1
     ea2:	0e 94 1a 07 	call	0xe34	; 0xe34 <Sensors_I2C_SCL_State_Set>
     ea6:	16 e0       	ldi	r17, 0x06	; 6
     ea8:	81 2f       	mov	r24, r17
     eaa:	8a 95       	dec	r24
     eac:	f1 f7       	brne	.-4      	; 0xeaa <Sensors_HDC1080_I2C_Start+0x14>
        _delay_us(SENSORS_HDC1080_HALF_BIT);
        Sensors_I2C_SDA_State_Set(LOGIC_HIGH);
     eae:	81 e0       	ldi	r24, 0x01	; 1
     eb0:	0e 94 26 07 	call	0xe4c	; 0xe4c <Sensors_I2C_SDA_State_Set>
     eb4:	81 2f       	mov	r24, r17
     eb6:	8a 95       	dec	r24
     eb8:	f1 f7       	brne	.-4      	; 0xeb6 <Sensors_HDC1080_I2C_Start+0x20>
        _delay_us(SENSORS_HDC1080_HALF_BIT);
        //Send start condition
        Sensors_I2C_SDA_State_Set(LOGIC_LOW);
     eba:	80 e0       	ldi	r24, 0x00	; 0
     ebc:	0e 94 26 07 	call	0xe4c	; 0xe4c <Sensors_I2C_SDA_State_Set>
     ec0:	81 2f       	mov	r24, r17
     ec2:	8a 95       	dec	r24
     ec4:	f1 f7       	brne	.-4      	; 0xec2 <Sensors_HDC1080_I2C_Start+0x2c>
        _delay_us(SENSORS_HDC1080_HALF_BIT);
        Sensors_I2C_SCL_State_Set(LOGIC_LOW);
     ec6:	80 e0       	ldi	r24, 0x00	; 0
     ec8:	0e 94 1a 07 	call	0xe34	; 0xe34 <Sensors_I2C_SCL_State_Set>
     ecc:	1a 95       	dec	r17
     ece:	f1 f7       	brne	.-4      	; 0xecc <Sensors_HDC1080_I2C_Start+0x36>
        _delay_us(SENSORS_HDC1080_HALF_BIT);
    }
}
     ed0:	1f 91       	pop	r17
     ed2:	08 95       	ret

00000ed4 <Sensors_HDC1080_I2C_Stop>:

void Sensors_HDC1080_I2C_Stop(void){
     ed4:	1f 93       	push	r17
    if(HDC1080.Error == 0){
     ed6:	80 91 e4 06 	lds	r24, 0x06E4
     eda:	88 23       	and	r24, r24
     edc:	d9 f4       	brne	.+54     	; 0xf14 <Sensors_HDC1080_I2C_Stop+0x40>
        //if SCL logic high
        if( (SENSORS_HDC1080_SCL_DDR & (1<<SENSORS_HDC1080_SCL_BP)) == 0 ){
     ede:	3d 99       	sbic	0x07, 5	; 7
     ee0:	05 c0       	rjmp	.+10     	; 0xeec <Sensors_HDC1080_I2C_Stop+0x18>
            Sensors_I2C_SCL_State_Set(LOGIC_LOW);
     ee2:	0e 94 1a 07 	call	0xe34	; 0xe34 <Sensors_I2C_SCL_State_Set>
     ee6:	82 e0       	ldi	r24, 0x02	; 2
     ee8:	8a 95       	dec	r24
     eea:	f1 f7       	brne	.-4      	; 0xee8 <Sensors_HDC1080_I2C_Stop+0x14>
            _delay_us(SENSORS_HDC1080_QUARTER_BIT);
        }
        //if SDA logic high
        if( (SENSORS_HDC1080_SDA_DDR & (1<<SENSORS_HDC1080_SDA_BP)) == 0 ){
     eec:	3c 99       	sbic	0x07, 4	; 7
     eee:	06 c0       	rjmp	.+12     	; 0xefc <Sensors_HDC1080_I2C_Stop+0x28>
            Sensors_I2C_SDA_State_Set(LOGIC_LOW);
     ef0:	80 e0       	ldi	r24, 0x00	; 0
     ef2:	0e 94 26 07 	call	0xe4c	; 0xe4c <Sensors_I2C_SDA_State_Set>
     ef6:	82 e0       	ldi	r24, 0x02	; 2
     ef8:	8a 95       	dec	r24
     efa:	f1 f7       	brne	.-4      	; 0xef8 <Sensors_HDC1080_I2C_Stop+0x24>
            _delay_us(SENSORS_HDC1080_QUARTER_BIT);
        }
        //Send stop condition
        Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
     efc:	81 e0       	ldi	r24, 0x01	; 1
     efe:	0e 94 1a 07 	call	0xe34	; 0xe34 <Sensors_I2C_SCL_State_Set>
     f02:	16 e0       	ldi	r17, 0x06	; 6
     f04:	81 2f       	mov	r24, r17
     f06:	8a 95       	dec	r24
     f08:	f1 f7       	brne	.-4      	; 0xf06 <Sensors_HDC1080_I2C_Stop+0x32>
        _delay_us(SENSORS_HDC1080_HALF_BIT);
        Sensors_I2C_SDA_State_Set(LOGIC_HIGH);
     f0a:	81 e0       	ldi	r24, 0x01	; 1
     f0c:	0e 94 26 07 	call	0xe4c	; 0xe4c <Sensors_I2C_SDA_State_Set>
     f10:	1a 95       	dec	r17
     f12:	f1 f7       	brne	.-4      	; 0xf10 <Sensors_HDC1080_I2C_Stop+0x3c>
        _delay_us(SENSORS_HDC1080_HALF_BIT);
    }
}
     f14:	1f 91       	pop	r17
     f16:	08 95       	ret

00000f18 <Sensors_HDC1080_I2C_Forced_Stop>:

void Sensors_HDC1080_I2C_Forced_Stop(void){
     f18:	1f 93       	push	r17
    if(HDC1080.Error != 0){
     f1a:	80 91 e4 06 	lds	r24, 0x06E4
     f1e:	88 23       	and	r24, r24
     f20:	d9 f0       	breq	.+54     	; 0xf58 <Sensors_HDC1080_I2C_Forced_Stop+0x40>
        if ( Sensors_I2C_Bus_Idle() == FALSE ){
     f22:	0e 94 41 07 	call	0xe82	; 0xe82 <Sensors_I2C_Bus_Idle>
     f26:	88 23       	and	r24, r24
     f28:	b9 f4       	brne	.+46     	; 0xf58 <Sensors_HDC1080_I2C_Forced_Stop+0x40>
            Sensors_I2C_SCL_State_Set(LOGIC_LOW);
     f2a:	0e 94 1a 07 	call	0xe34	; 0xe34 <Sensors_I2C_SCL_State_Set>
     f2e:	12 e0       	ldi	r17, 0x02	; 2
     f30:	81 2f       	mov	r24, r17
     f32:	8a 95       	dec	r24
     f34:	f1 f7       	brne	.-4      	; 0xf32 <Sensors_HDC1080_I2C_Forced_Stop+0x1a>
            _delay_us(SENSORS_HDC1080_QUARTER_BIT);
            Sensors_I2C_SDA_State_Set(LOGIC_LOW);
     f36:	80 e0       	ldi	r24, 0x00	; 0
     f38:	0e 94 26 07 	call	0xe4c	; 0xe4c <Sensors_I2C_SDA_State_Set>
     f3c:	1a 95       	dec	r17
     f3e:	f1 f7       	brne	.-4      	; 0xf3c <Sensors_HDC1080_I2C_Forced_Stop+0x24>
            _delay_us(SENSORS_HDC1080_QUARTER_BIT);
            Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
     f40:	81 e0       	ldi	r24, 0x01	; 1
     f42:	0e 94 1a 07 	call	0xe34	; 0xe34 <Sensors_I2C_SCL_State_Set>
     f46:	16 e0       	ldi	r17, 0x06	; 6
     f48:	81 2f       	mov	r24, r17
     f4a:	8a 95       	dec	r24
     f4c:	f1 f7       	brne	.-4      	; 0xf4a <Sensors_HDC1080_I2C_Forced_Stop+0x32>
            _delay_us(SENSORS_HDC1080_HALF_BIT);
            Sensors_I2C_SDA_State_Set(LOGIC_HIGH);
     f4e:	81 e0       	ldi	r24, 0x01	; 1
     f50:	0e 94 26 07 	call	0xe4c	; 0xe4c <Sensors_I2C_SDA_State_Set>
     f54:	1a 95       	dec	r17
     f56:	f1 f7       	brne	.-4      	; 0xf54 <Sensors_HDC1080_I2C_Forced_Stop+0x3c>
            _delay_us(SENSORS_HDC1080_HALF_BIT);
        }
    }
}
     f58:	1f 91       	pop	r17
     f5a:	08 95       	ret

00000f5c <Sensors_HDC1080_I2C_Send>:

void Sensors_HDC1080_I2C_Send(uint8_t addr){
     f5c:	ff 92       	push	r15
     f5e:	0f 93       	push	r16
     f60:	1f 93       	push	r17
     f62:	08 2f       	mov	r16, r24
    if(HDC1080.Error == 0){
     f64:	80 91 e4 06 	lds	r24, 0x06E4
     f68:	88 23       	and	r24, r24
     f6a:	f1 f4       	brne	.+60     	; 0xfa8 <Sensors_HDC1080_I2C_Send+0x4c>
     f6c:	10 e0       	ldi	r17, 0x00	; 0
     f6e:	36 e0       	ldi	r19, 0x06	; 6
     f70:	f3 2e       	mov	r15, r19
        for(uint8_t i = 0; i < 8; i++){
            if(addr & 0x80){
     f72:	07 ff       	sbrs	r16, 7
     f74:	02 c0       	rjmp	.+4      	; 0xf7a <Sensors_HDC1080_I2C_Send+0x1e>
                Sensors_I2C_SDA_State_Set(LOGIC_HIGH);
     f76:	81 e0       	ldi	r24, 0x01	; 1
     f78:	01 c0       	rjmp	.+2      	; 0xf7c <Sensors_HDC1080_I2C_Send+0x20>
            }
            else{
                Sensors_I2C_SDA_State_Set(LOGIC_LOW);
     f7a:	80 e0       	ldi	r24, 0x00	; 0
     f7c:	0e 94 26 07 	call	0xe4c	; 0xe4c <Sensors_I2C_SDA_State_Set>
     f80:	8f 2d       	mov	r24, r15
     f82:	8a 95       	dec	r24
     f84:	f1 f7       	brne	.-4      	; 0xf82 <Sensors_HDC1080_I2C_Send+0x26>
            }
            _delay_us(SENSORS_HDC1080_HALF_BIT);
            Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
     f86:	81 e0       	ldi	r24, 0x01	; 1
     f88:	0e 94 1a 07 	call	0xe34	; 0xe34 <Sensors_I2C_SCL_State_Set>
     f8c:	8f 2d       	mov	r24, r15
     f8e:	8a 95       	dec	r24
     f90:	f1 f7       	brne	.-4      	; 0xf8e <Sensors_HDC1080_I2C_Send+0x32>
            _delay_us(SENSORS_HDC1080_HALF_BIT);
            Sensors_I2C_SCL_State_Set(LOGIC_LOW);
     f92:	80 e0       	ldi	r24, 0x00	; 0
     f94:	0e 94 1a 07 	call	0xe34	; 0xe34 <Sensors_I2C_SCL_State_Set>
     f98:	8f 2d       	mov	r24, r15
     f9a:	8a 95       	dec	r24
     f9c:	f1 f7       	brne	.-4      	; 0xf9a <Sensors_HDC1080_I2C_Send+0x3e>
    }
}

void Sensors_HDC1080_I2C_Send(uint8_t addr){
    if(HDC1080.Error == 0){
        for(uint8_t i = 0; i < 8; i++){
     f9e:	1f 5f       	subi	r17, 0xFF	; 255
     fa0:	18 30       	cpi	r17, 0x08	; 8
     fa2:	11 f0       	breq	.+4      	; 0xfa8 <Sensors_HDC1080_I2C_Send+0x4c>
            _delay_us(SENSORS_HDC1080_HALF_BIT);
            Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
            _delay_us(SENSORS_HDC1080_HALF_BIT);
            Sensors_I2C_SCL_State_Set(LOGIC_LOW);
            _delay_us(SENSORS_HDC1080_HALF_BIT);
            addr <<= 1;
     fa4:	00 0f       	add	r16, r16
     fa6:	e5 cf       	rjmp	.-54     	; 0xf72 <Sensors_HDC1080_I2C_Send+0x16>
        }
    }
}
     fa8:	1f 91       	pop	r17
     faa:	0f 91       	pop	r16
     fac:	ff 90       	pop	r15
     fae:	08 95       	ret

00000fb0 <Sensors_HDC1080_I2C_Receive>:

uint8_t Sensors_HDC1080_I2C_Receive(void){
     fb0:	ff 92       	push	r15
     fb2:	0f 93       	push	r16
     fb4:	1f 93       	push	r17
    uint8_t val = 0;
    if(HDC1080.Error == 0){
     fb6:	80 91 e4 06 	lds	r24, 0x06E4
     fba:	88 23       	and	r24, r24
     fbc:	11 f0       	breq	.+4      	; 0xfc2 <Sensors_HDC1080_I2C_Receive+0x12>
     fbe:	10 e0       	ldi	r17, 0x00	; 0
     fc0:	1f c0       	rjmp	.+62     	; 0x1000 <Sensors_HDC1080_I2C_Receive+0x50>
        //Set SDA as input
        Sensors_I2C_SDA_State_Set(LOGIC_HIGH);
     fc2:	81 e0       	ldi	r24, 0x01	; 1
     fc4:	0e 94 26 07 	call	0xe4c	; 0xe4c <Sensors_I2C_SDA_State_Set>
     fc8:	86 e0       	ldi	r24, 0x06	; 6
     fca:	8a 95       	dec	r24
     fcc:	f1 f7       	brne	.-4      	; 0xfca <Sensors_HDC1080_I2C_Receive+0x1a>
     fce:	10 e0       	ldi	r17, 0x00	; 0
     fd0:	00 e0       	ldi	r16, 0x00	; 0
        _delay_us(SENSORS_HDC1080_HALF_BIT);
        for(uint8_t i = 0; i < 8; i++){
            val <<= 1;
     fd2:	46 e0       	ldi	r20, 0x06	; 6
     fd4:	f4 2e       	mov	r15, r20
     fd6:	11 0f       	add	r17, r17
            if(Sensors_I2C_SDA_State_Get() == LOGIC_HIGH){
     fd8:	0e 94 32 07 	call	0xe64	; 0xe64 <Sensors_I2C_SDA_State_Get>
     fdc:	81 30       	cpi	r24, 0x01	; 1
     fde:	09 f4       	brne	.+2      	; 0xfe2 <Sensors_HDC1080_I2C_Receive+0x32>
                val |= 1;
     fe0:	11 60       	ori	r17, 0x01	; 1
            }
            Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
     fe2:	81 e0       	ldi	r24, 0x01	; 1
     fe4:	0e 94 1a 07 	call	0xe34	; 0xe34 <Sensors_I2C_SCL_State_Set>
     fe8:	8f 2d       	mov	r24, r15
     fea:	8a 95       	dec	r24
     fec:	f1 f7       	brne	.-4      	; 0xfea <Sensors_HDC1080_I2C_Receive+0x3a>
            _delay_us(SENSORS_HDC1080_HALF_BIT);
            Sensors_I2C_SCL_State_Set(LOGIC_LOW);
     fee:	80 e0       	ldi	r24, 0x00	; 0
     ff0:	0e 94 1a 07 	call	0xe34	; 0xe34 <Sensors_I2C_SCL_State_Set>
     ff4:	8f 2d       	mov	r24, r15
     ff6:	8a 95       	dec	r24
     ff8:	f1 f7       	brne	.-4      	; 0xff6 <Sensors_HDC1080_I2C_Receive+0x46>
    uint8_t val = 0;
    if(HDC1080.Error == 0){
        //Set SDA as input
        Sensors_I2C_SDA_State_Set(LOGIC_HIGH);
        _delay_us(SENSORS_HDC1080_HALF_BIT);
        for(uint8_t i = 0; i < 8; i++){
     ffa:	0f 5f       	subi	r16, 0xFF	; 255
     ffc:	08 30       	cpi	r16, 0x08	; 8
     ffe:	59 f7       	brne	.-42     	; 0xfd6 <Sensors_HDC1080_I2C_Receive+0x26>
            Sensors_I2C_SCL_State_Set(LOGIC_LOW);
            _delay_us(SENSORS_HDC1080_HALF_BIT);
        }
    }
    return val;
}
    1000:	81 2f       	mov	r24, r17
    1002:	1f 91       	pop	r17
    1004:	0f 91       	pop	r16
    1006:	ff 90       	pop	r15
    1008:	08 95       	ret

0000100a <Sensors_HDC1080_I2C_Check_Ack>:

void Sensors_HDC1080_I2C_Check_Ack(void){
    100a:	1f 93       	push	r17
    if(HDC1080.Error == 0){
    100c:	80 91 e4 06 	lds	r24, 0x06E4
    1010:	88 23       	and	r24, r24
    1012:	f9 f4       	brne	.+62     	; 0x1052 <Sensors_HDC1080_I2C_Check_Ack+0x48>
        //SDA input mode
        Sensors_I2C_SDA_State_Set(LOGIC_HIGH);
    1014:	81 e0       	ldi	r24, 0x01	; 1
    1016:	0e 94 26 07 	call	0xe4c	; 0xe4c <Sensors_I2C_SDA_State_Set>
    101a:	12 e0       	ldi	r17, 0x02	; 2
    101c:	81 2f       	mov	r24, r17
    101e:	8a 95       	dec	r24
    1020:	f1 f7       	brne	.-4      	; 0x101e <Sensors_HDC1080_I2C_Check_Ack+0x14>
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
        Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
    1022:	81 e0       	ldi	r24, 0x01	; 1
    1024:	0e 94 1a 07 	call	0xe34	; 0xe34 <Sensors_I2C_SCL_State_Set>
    1028:	1a 95       	dec	r17
    102a:	f1 f7       	brne	.-4      	; 0x1028 <Sensors_HDC1080_I2C_Check_Ack+0x1e>
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
        if(Sensors_I2C_SDA_State_Get() == LOGIC_LOW){
    102c:	0e 94 32 07 	call	0xe64	; 0xe64 <Sensors_I2C_SDA_State_Get>
    1030:	88 23       	and	r24, r24
    1032:	21 f4       	brne	.+8      	; 0x103c <Sensors_HDC1080_I2C_Check_Ack+0x32>
            HDC1080.AckStatus = TRUE;
    1034:	81 e0       	ldi	r24, 0x01	; 1
    1036:	80 93 d9 06 	sts	0x06D9, r24
    103a:	02 c0       	rjmp	.+4      	; 0x1040 <Sensors_HDC1080_I2C_Check_Ack+0x36>
        }
        else{
            HDC1080.AckStatus = FALSE;
    103c:	10 92 d9 06 	sts	0x06D9, r1
    1040:	12 e0       	ldi	r17, 0x02	; 2
    1042:	81 2f       	mov	r24, r17
    1044:	8a 95       	dec	r24
    1046:	f1 f7       	brne	.-4      	; 0x1044 <Sensors_HDC1080_I2C_Check_Ack+0x3a>
        }
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
        Sensors_I2C_SCL_State_Set(LOGIC_LOW);
    1048:	80 e0       	ldi	r24, 0x00	; 0
    104a:	0e 94 1a 07 	call	0xe34	; 0xe34 <Sensors_I2C_SCL_State_Set>
    104e:	1a 95       	dec	r17
    1050:	f1 f7       	brne	.-4      	; 0x104e <Sensors_HDC1080_I2C_Check_Ack+0x44>
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
    }
}
    1052:	1f 91       	pop	r17
    1054:	08 95       	ret

00001056 <Sensors_HDC1080_I2C_Send_Ack>:

void Sensors_HDC1080_I2C_Send_Ack(void){
    1056:	1f 93       	push	r17
    if(HDC1080.Error == 0){
    1058:	80 91 e4 06 	lds	r24, 0x06E4
    105c:	88 23       	and	r24, r24
    105e:	a1 f4       	brne	.+40     	; 0x1088 <Sensors_HDC1080_I2C_Send_Ack+0x32>
        //SDA input mode
        Sensors_I2C_SDA_State_Set(LOGIC_LOW);
    1060:	0e 94 26 07 	call	0xe4c	; 0xe4c <Sensors_I2C_SDA_State_Set>
    1064:	12 e0       	ldi	r17, 0x02	; 2
    1066:	81 2f       	mov	r24, r17
    1068:	8a 95       	dec	r24
    106a:	f1 f7       	brne	.-4      	; 0x1068 <Sensors_HDC1080_I2C_Send_Ack+0x12>
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
        Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
    106c:	81 e0       	ldi	r24, 0x01	; 1
    106e:	0e 94 1a 07 	call	0xe34	; 0xe34 <Sensors_I2C_SCL_State_Set>
    1072:	81 2f       	mov	r24, r17
    1074:	8a 95       	dec	r24
    1076:	f1 f7       	brne	.-4      	; 0x1074 <Sensors_HDC1080_I2C_Send_Ack+0x1e>
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
        Sensors_I2C_SCL_State_Set(LOGIC_LOW);
    1078:	81 2f       	mov	r24, r17
    107a:	8a 95       	dec	r24
    107c:	f1 f7       	brne	.-4      	; 0x107a <Sensors_HDC1080_I2C_Send_Ack+0x24>
    107e:	80 e0       	ldi	r24, 0x00	; 0
    1080:	0e 94 1a 07 	call	0xe34	; 0xe34 <Sensors_I2C_SCL_State_Set>
    1084:	1a 95       	dec	r17
    1086:	f1 f7       	brne	.-4      	; 0x1084 <Sensors_HDC1080_I2C_Send_Ack+0x2e>
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
    }
}
    1088:	1f 91       	pop	r17
    108a:	08 95       	ret

0000108c <Sensors_HDC1080_Slave_Addr_Send>:

uint8_t Sensors_HDC1080_Slave_Addr_Send(uint8_t addr){
    108c:	0f 93       	push	r16
    108e:	1f 93       	push	r17
    1090:	08 2f       	mov	r16, r24
    1092:	10 e0       	ldi	r17, 0x00	; 0
    uint8_t cnt = 0, sts;
    while(1){
        Sensors_HDC1080_I2C_Start();
    1094:	0e 94 4b 07 	call	0xe96	; 0xe96 <Sensors_HDC1080_I2C_Start>
        Sensors_HDC1080_I2C_Send( addr );
    1098:	80 2f       	mov	r24, r16
    109a:	0e 94 ae 07 	call	0xf5c	; 0xf5c <Sensors_HDC1080_I2C_Send>
        Sensors_HDC1080_I2C_Check_Ack();
    109e:	0e 94 05 08 	call	0x100a	; 0x100a <Sensors_HDC1080_I2C_Check_Ack>
        if(HDC1080.AckStatus == FALSE){
    10a2:	80 91 d9 06 	lds	r24, 0x06D9
    10a6:	88 23       	and	r24, r24
    10a8:	11 f0       	breq	.+4      	; 0x10ae <Sensors_HDC1080_Slave_Addr_Send+0x22>
    10aa:	81 e0       	ldi	r24, 0x01	; 1
    10ac:	09 c0       	rjmp	.+18     	; 0x10c0 <Sensors_HDC1080_Slave_Addr_Send+0x34>
            Sensors_HDC1080_I2C_Stop();
    10ae:	0e 94 6a 07 	call	0xed4	; 0xed4 <Sensors_HDC1080_I2C_Stop>
            cnt++;
    10b2:	1f 5f       	subi	r17, 0xFF	; 255
            if(cnt > SENSORS_HDC1080_ACK_MAX_RETRY){
    10b4:	1f 31       	cpi	r17, 0x1F	; 31
    10b6:	71 f7       	brne	.-36     	; 0x1094 <Sensors_HDC1080_Slave_Addr_Send+0x8>
                //Set error flag to stop next communications
                HDC1080.Error = SENSOR_ERROR_I2C_ADDR_W_NACK;
    10b8:	81 e0       	ldi	r24, 0x01	; 1
    10ba:	80 93 e4 06 	sts	0x06E4, r24
    10be:	80 e0       	ldi	r24, 0x00	; 0
            sts = SUCCESSFUL;
            break;
        }
    }
    return sts;
}
    10c0:	1f 91       	pop	r17
    10c2:	0f 91       	pop	r16
    10c4:	08 95       	ret

000010c6 <Sensors_HDC1080_Config>:

void Sensors_HDC1080_Config(uint8_t type){
    10c6:	ff 92       	push	r15
    10c8:	0f 93       	push	r16
    10ca:	1f 93       	push	r17
    10cc:	18 2f       	mov	r17, r24
    //Config sensor
    uint8_t cnt = 0, sts;
    Sensors_HDC1080_Slave_Addr_Send(SENSORS_HDC1080_ADDR << 1);
    10ce:	80 e8       	ldi	r24, 0x80	; 128
    10d0:	0e 94 46 08 	call	0x108c	; 0x108c <Sensors_HDC1080_Slave_Addr_Send>
    Sensors_HDC1080_I2C_Send(0x02);
    10d4:	82 e0       	ldi	r24, 0x02	; 2
    10d6:	0e 94 ae 07 	call	0xf5c	; 0xf5c <Sensors_HDC1080_I2C_Send>
    Sensors_HDC1080_I2C_Check_Ack();
    10da:	0e 94 05 08 	call	0x100a	; 0x100a <Sensors_HDC1080_I2C_Check_Ack>
    sts = HDC1080.AckStatus;
    10de:	f0 90 d9 06 	lds	r15, 0x06D9
    Sensors_HDC1080_I2C_Send(type);
    10e2:	81 2f       	mov	r24, r17
    10e4:	0e 94 ae 07 	call	0xf5c	; 0xf5c <Sensors_HDC1080_I2C_Send>
    Sensors_HDC1080_I2C_Check_Ack();
    10e8:	0e 94 05 08 	call	0x100a	; 0x100a <Sensors_HDC1080_I2C_Check_Ack>
    sts |= HDC1080.AckStatus << 1;
    10ec:	00 91 d9 06 	lds	r16, 0x06D9
    Sensors_HDC1080_I2C_Send(0x00);
    10f0:	80 e0       	ldi	r24, 0x00	; 0
    10f2:	0e 94 ae 07 	call	0xf5c	; 0xf5c <Sensors_HDC1080_I2C_Send>
    Sensors_HDC1080_I2C_Check_Ack();
    10f6:	0e 94 05 08 	call	0x100a	; 0x100a <Sensors_HDC1080_I2C_Check_Ack>
    sts |= HDC1080.AckStatus << 2;
    10fa:	10 91 d9 06 	lds	r17, 0x06D9
    Sensors_HDC1080_I2C_Stop();
    10fe:	0e 94 6a 07 	call	0xed4	; 0xed4 <Sensors_HDC1080_I2C_Stop>
    if( (HDC1080.Error == 0) && (sts != 0x07) ){
    1102:	80 91 e4 06 	lds	r24, 0x06E4
    1106:	88 23       	and	r24, r24
    1108:	51 f4       	brne	.+20     	; 0x111e <Sensors_HDC1080_Config+0x58>
    110a:	00 0f       	add	r16, r16
    110c:	11 0f       	add	r17, r17
    110e:	11 0f       	add	r17, r17
    1110:	10 2b       	or	r17, r16
    1112:	1f 29       	or	r17, r15
    1114:	17 30       	cpi	r17, 0x07	; 7
    1116:	19 f0       	breq	.+6      	; 0x111e <Sensors_HDC1080_Config+0x58>
        HDC1080.Error = SENSOR_ERROR_I2C_CONFIG_FAILED;
    1118:	85 e0       	ldi	r24, 0x05	; 5
    111a:	80 93 e4 06 	sts	0x06E4, r24
    }
}
    111e:	1f 91       	pop	r17
    1120:	0f 91       	pop	r16
    1122:	ff 90       	pop	r15
    1124:	08 95       	ret

00001126 <Sensors_Sample_Temp_RH>:

void Sensors_Sample_Temp_RH(void){
    1126:	ef 92       	push	r14
    1128:	ff 92       	push	r15
    112a:	0f 93       	push	r16
    112c:	1f 93       	push	r17
    uint8_t   sts;
    uint32_t  temp_val = 0, rh_val = 0;
    //Enable Power to sensor module
    SENSORS_PWR_EN_PORT &=~ (1<<SENSORS_PWR_EN_BP);
    112e:	5b 98       	cbi	0x0b, 3	; 11
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1130:	80 e2       	ldi	r24, 0x20	; 32
    1132:	9e e4       	ldi	r25, 0x4E	; 78
    1134:	01 97       	sbiw	r24, 0x01	; 1
    1136:	f1 f7       	brne	.-4      	; 0x1134 <Sensors_Sample_Temp_RH+0xe>
    //Wait until sensor is ready
    _delay_ms(SENSORS_HDC1080_POWER_UP_DELAY);
    
    //Clear all errors
    HDC1080.Error = 0;
    1138:	10 92 e4 06 	sts	0x06E4, r1
    //Config HDC1080, 1->Temp_RH, 0->Temp/RH
    Sensors_HDC1080_Config(0);
    113c:	80 e0       	ldi	r24, 0x00	; 0
    113e:	0e 94 63 08 	call	0x10c6	; 0x10c6 <Sensors_HDC1080_Config>
    
    //Trigger Temp measurement
    Sensors_HDC1080_I2C_Start();
    1142:	0e 94 4b 07 	call	0xe96	; 0xe96 <Sensors_HDC1080_I2C_Start>
    Sensors_HDC1080_I2C_Send(SENSORS_HDC1080_ADDR << 1);
    1146:	80 e8       	ldi	r24, 0x80	; 128
    1148:	0e 94 ae 07 	call	0xf5c	; 0xf5c <Sensors_HDC1080_I2C_Send>
    Sensors_HDC1080_I2C_Check_Ack();
    114c:	0e 94 05 08 	call	0x100a	; 0x100a <Sensors_HDC1080_I2C_Check_Ack>
    sts = HDC1080.AckStatus;
    1150:	00 91 d9 06 	lds	r16, 0x06D9
    Sensors_HDC1080_I2C_Send(0x00);
    1154:	80 e0       	ldi	r24, 0x00	; 0
    1156:	0e 94 ae 07 	call	0xf5c	; 0xf5c <Sensors_HDC1080_I2C_Send>
    Sensors_HDC1080_I2C_Check_Ack();
    115a:	0e 94 05 08 	call	0x100a	; 0x100a <Sensors_HDC1080_I2C_Check_Ack>
    sts |= HDC1080.AckStatus << 1;
    115e:	10 91 d9 06 	lds	r17, 0x06D9
    Sensors_HDC1080_I2C_Stop();
    1162:	0e 94 6a 07 	call	0xed4	; 0xed4 <Sensors_HDC1080_I2C_Stop>
    if( (HDC1080.Error == 0) && (sts != 0x03) ){
    1166:	80 91 e4 06 	lds	r24, 0x06E4
    116a:	88 23       	and	r24, r24
    116c:	39 f4       	brne	.+14     	; 0x117c <Sensors_Sample_Temp_RH+0x56>
    116e:	11 0f       	add	r17, r17
    1170:	10 2b       	or	r17, r16
    1172:	13 30       	cpi	r17, 0x03	; 3
    1174:	19 f0       	breq	.+6      	; 0x117c <Sensors_Sample_Temp_RH+0x56>
        HDC1080.Error = SENSOR_ERROR_I2C_TEMP_MES_TRIG_FAILED;
    1176:	86 e0       	ldi	r24, 0x06	; 6
    1178:	80 93 e4 06 	sts	0x06E4, r24
    117c:	80 e7       	ldi	r24, 0x70	; 112
    117e:	97 e1       	ldi	r25, 0x17	; 23
    1180:	01 97       	sbiw	r24, 0x01	; 1
    1182:	f1 f7       	brne	.-4      	; 0x1180 <Sensors_Sample_Temp_RH+0x5a>

    //Wait until sensor data is ready
    _delay_ms(SENSORS_HDC1080_CONV_DELAY);
    
    //Read Temp
    Sensors_HDC1080_Slave_Addr_Send( (SENSORS_HDC1080_ADDR << 1) | 1);
    1184:	81 e8       	ldi	r24, 0x81	; 129
    1186:	0e 94 46 08 	call	0x108c	; 0x108c <Sensors_HDC1080_Slave_Addr_Send>
    //Read temp result registers
    temp_val = Sensors_HDC1080_I2C_Receive();
    118a:	0e 94 d8 07 	call	0xfb0	; 0xfb0 <Sensors_HDC1080_I2C_Receive>
    118e:	e8 2e       	mov	r14, r24
    Sensors_HDC1080_I2C_Send_Ack();
    1190:	0e 94 2b 08 	call	0x1056	; 0x1056 <Sensors_HDC1080_I2C_Send_Ack>
    temp_val <<= 8;
    temp_val |= Sensors_HDC1080_I2C_Receive();
    1194:	0e 94 d8 07 	call	0xfb0	; 0xfb0 <Sensors_HDC1080_I2C_Receive>
    1198:	f8 2e       	mov	r15, r24
    //Send NACK
    Sensors_HDC1080_I2C_Check_Ack();
    119a:	0e 94 05 08 	call	0x100a	; 0x100a <Sensors_HDC1080_I2C_Check_Ack>
    Sensors_HDC1080_I2C_Stop();
    119e:	0e 94 6a 07 	call	0xed4	; 0xed4 <Sensors_HDC1080_I2C_Stop>



    //Trigger RH measurement
    Sensors_HDC1080_I2C_Start();
    11a2:	0e 94 4b 07 	call	0xe96	; 0xe96 <Sensors_HDC1080_I2C_Start>
    Sensors_HDC1080_I2C_Send(SENSORS_HDC1080_ADDR << 1);
    11a6:	80 e8       	ldi	r24, 0x80	; 128
    11a8:	0e 94 ae 07 	call	0xf5c	; 0xf5c <Sensors_HDC1080_I2C_Send>
    Sensors_HDC1080_I2C_Check_Ack();
    11ac:	0e 94 05 08 	call	0x100a	; 0x100a <Sensors_HDC1080_I2C_Check_Ack>
    sts = HDC1080.AckStatus;
    11b0:	00 91 d9 06 	lds	r16, 0x06D9
    Sensors_HDC1080_I2C_Send(0x01);
    11b4:	81 e0       	ldi	r24, 0x01	; 1
    11b6:	0e 94 ae 07 	call	0xf5c	; 0xf5c <Sensors_HDC1080_I2C_Send>
    Sensors_HDC1080_I2C_Check_Ack();
    11ba:	0e 94 05 08 	call	0x100a	; 0x100a <Sensors_HDC1080_I2C_Check_Ack>
    sts |= HDC1080.AckStatus << 1;
    11be:	10 91 d9 06 	lds	r17, 0x06D9
    Sensors_HDC1080_I2C_Stop();
    11c2:	0e 94 6a 07 	call	0xed4	; 0xed4 <Sensors_HDC1080_I2C_Stop>
    if( (HDC1080.Error == 0) && (sts != 0x03) ){
    11c6:	80 91 e4 06 	lds	r24, 0x06E4
    11ca:	88 23       	and	r24, r24
    11cc:	39 f4       	brne	.+14     	; 0x11dc <Sensors_Sample_Temp_RH+0xb6>
    11ce:	11 0f       	add	r17, r17
    11d0:	10 2b       	or	r17, r16
    11d2:	13 30       	cpi	r17, 0x03	; 3
    11d4:	19 f0       	breq	.+6      	; 0x11dc <Sensors_Sample_Temp_RH+0xb6>
        HDC1080.Error = SENSOR_ERROR_I2C_RH_MES_TRIG_FAILED;
    11d6:	87 e0       	ldi	r24, 0x07	; 7
    11d8:	80 93 e4 06 	sts	0x06E4, r24
    11dc:	80 e7       	ldi	r24, 0x70	; 112
    11de:	97 e1       	ldi	r25, 0x17	; 23
    11e0:	01 97       	sbiw	r24, 0x01	; 1
    11e2:	f1 f7       	brne	.-4      	; 0x11e0 <Sensors_Sample_Temp_RH+0xba>

    //Wait until sensor data is ready
    _delay_ms(SENSORS_HDC1080_CONV_DELAY);

    //Read RH
    Sensors_HDC1080_Slave_Addr_Send( (SENSORS_HDC1080_ADDR << 1) | 1);
    11e4:	81 e8       	ldi	r24, 0x81	; 129
    11e6:	0e 94 46 08 	call	0x108c	; 0x108c <Sensors_HDC1080_Slave_Addr_Send>
    //Read RH result registers
    rh_val = Sensors_HDC1080_I2C_Receive();
    11ea:	0e 94 d8 07 	call	0xfb0	; 0xfb0 <Sensors_HDC1080_I2C_Receive>
    11ee:	08 2f       	mov	r16, r24
    Sensors_HDC1080_I2C_Send_Ack();
    11f0:	0e 94 2b 08 	call	0x1056	; 0x1056 <Sensors_HDC1080_I2C_Send_Ack>
    rh_val <<= 8;
    rh_val |= Sensors_HDC1080_I2C_Receive();
    11f4:	0e 94 d8 07 	call	0xfb0	; 0xfb0 <Sensors_HDC1080_I2C_Receive>
    11f8:	18 2f       	mov	r17, r24
    Sensors_HDC1080_I2C_Check_Ack();
    11fa:	0e 94 05 08 	call	0x100a	; 0x100a <Sensors_HDC1080_I2C_Check_Ack>
    Sensors_HDC1080_I2C_Stop();
    11fe:	0e 94 6a 07 	call	0xed4	; 0xed4 <Sensors_HDC1080_I2C_Stop>


    //Send forced stop if necessary
    Sensors_HDC1080_I2C_Forced_Stop();
    1202:	0e 94 8c 07 	call	0xf18	; 0xf18 <Sensors_HDC1080_I2C_Forced_Stop>
    //Disable Power to sensor module
    SENSORS_PWR_EN_PORT |=  (1<<SENSORS_PWR_EN_BP);
    1206:	5b 9a       	sbi	0x0b, 3	; 11

    //Check errors and calculate
    if(HDC1080.Error == 0){
    1208:	80 91 e4 06 	lds	r24, 0x06E4
    120c:	88 23       	and	r24, r24
    120e:	09 f0       	breq	.+2      	; 0x1212 <Sensors_Sample_Temp_RH+0xec>
    1210:	43 c0       	rjmp	.+134    	; 0x1298 <Sensors_Sample_Temp_RH+0x172>
    _delay_ms(SENSORS_HDC1080_CONV_DELAY);
    
    //Read Temp
    Sensors_HDC1080_Slave_Addr_Send( (SENSORS_HDC1080_ADDR << 1) | 1);
    //Read temp result registers
    temp_val = Sensors_HDC1080_I2C_Receive();
    1212:	6e 2d       	mov	r22, r14
    1214:	70 e0       	ldi	r23, 0x00	; 0
    1216:	80 e0       	ldi	r24, 0x00	; 0
    1218:	90 e0       	ldi	r25, 0x00	; 0
    Sensors_HDC1080_I2C_Send_Ack();
    temp_val <<= 8;
    121a:	98 2f       	mov	r25, r24
    121c:	87 2f       	mov	r24, r23
    121e:	76 2f       	mov	r23, r22
    1220:	66 27       	eor	r22, r22
    temp_val |= Sensors_HDC1080_I2C_Receive();
    1222:	2f 2d       	mov	r18, r15
    1224:	30 e0       	ldi	r19, 0x00	; 0
    1226:	40 e0       	ldi	r20, 0x00	; 0
    1228:	50 e0       	ldi	r21, 0x00	; 0
    122a:	62 2b       	or	r22, r18
    122c:	73 2b       	or	r23, r19
    122e:	84 2b       	or	r24, r20
    1230:	95 2b       	or	r25, r21
    SENSORS_PWR_EN_PORT |=  (1<<SENSORS_PWR_EN_BP);

    //Check errors and calculate
    if(HDC1080.Error == 0){
        //Temp result is x10
        temp_val *= 1650;
    1232:	22 e7       	ldi	r18, 0x72	; 114
    1234:	36 e0       	ldi	r19, 0x06	; 6
    1236:	40 e0       	ldi	r20, 0x00	; 0
    1238:	50 e0       	ldi	r21, 0x00	; 0
    123a:	0e 94 76 0e 	call	0x1cec	; 0x1cec <__mulsi3>
        temp_val /= 65535;
        HDC1080.Temp  = (int16_t) temp_val;
        HDC1080.Temp -= 400;
    123e:	2f ef       	ldi	r18, 0xFF	; 255
    1240:	3f ef       	ldi	r19, 0xFF	; 255
    1242:	40 e0       	ldi	r20, 0x00	; 0
    1244:	50 e0       	ldi	r21, 0x00	; 0
    1246:	0e 94 95 0e 	call	0x1d2a	; 0x1d2a <__udivmodsi4>
    124a:	20 59       	subi	r18, 0x90	; 144
    124c:	31 40       	sbci	r19, 0x01	; 1
    124e:	30 93 e0 06 	sts	0x06E0, r19
    1252:	20 93 df 06 	sts	0x06DF, r18
    _delay_ms(SENSORS_HDC1080_CONV_DELAY);

    //Read RH
    Sensors_HDC1080_Slave_Addr_Send( (SENSORS_HDC1080_ADDR << 1) | 1);
    //Read RH result registers
    rh_val = Sensors_HDC1080_I2C_Receive();
    1256:	60 2f       	mov	r22, r16
    1258:	70 e0       	ldi	r23, 0x00	; 0
    125a:	80 e0       	ldi	r24, 0x00	; 0
    125c:	90 e0       	ldi	r25, 0x00	; 0
    Sensors_HDC1080_I2C_Send_Ack();
    rh_val <<= 8;
    125e:	98 2f       	mov	r25, r24
    1260:	87 2f       	mov	r24, r23
    1262:	76 2f       	mov	r23, r22
    1264:	66 27       	eor	r22, r22
    rh_val |= Sensors_HDC1080_I2C_Receive();
    1266:	21 2f       	mov	r18, r17
    1268:	30 e0       	ldi	r19, 0x00	; 0
    126a:	40 e0       	ldi	r20, 0x00	; 0
    126c:	50 e0       	ldi	r21, 0x00	; 0
    126e:	62 2b       	or	r22, r18
    1270:	73 2b       	or	r23, r19
    1272:	84 2b       	or	r24, r20
    1274:	95 2b       	or	r25, r21
        temp_val /= 65535;
        HDC1080.Temp  = (int16_t) temp_val;
        HDC1080.Temp -= 400;

        //RH value in %
        rh_val *= 100;
    1276:	24 e6       	ldi	r18, 0x64	; 100
    1278:	30 e0       	ldi	r19, 0x00	; 0
    127a:	40 e0       	ldi	r20, 0x00	; 0
    127c:	50 e0       	ldi	r21, 0x00	; 0
    127e:	0e 94 76 0e 	call	0x1cec	; 0x1cec <__mulsi3>
        rh_val /= 65535;
        HDC1080.RH = (uint16_t)rh_val;
    1282:	2f ef       	ldi	r18, 0xFF	; 255
    1284:	3f ef       	ldi	r19, 0xFF	; 255
    1286:	40 e0       	ldi	r20, 0x00	; 0
    1288:	50 e0       	ldi	r21, 0x00	; 0
    128a:	0e 94 95 0e 	call	0x1d2a	; 0x1d2a <__udivmodsi4>
    128e:	30 93 e2 06 	sts	0x06E2, r19
    1292:	20 93 e1 06 	sts	0x06E1, r18
    1296:	04 c0       	rjmp	.+8      	; 0x12a0 <Sensors_Sample_Temp_RH+0x17a>
    }
    else{
        HDC1080.StickyError = HDC1080.Error;
    1298:	80 93 e5 06 	sts	0x06E5, r24
        HDC1080.Error = 0;
    129c:	10 92 e4 06 	sts	0x06E4, r1
    }
}
    12a0:	1f 91       	pop	r17
    12a2:	0f 91       	pop	r16
    12a4:	ff 90       	pop	r15
    12a6:	ef 90       	pop	r14
    12a8:	08 95       	ret

000012aa <Sensors_HDC1080_Address_Get>:


uint8_t Sensors_HDC1080_Address_Get(void){
  return HDC1080.Address;
}
    12aa:	80 91 dc 06 	lds	r24, 0x06DC
    12ae:	08 95       	ret

000012b0 <Sensors_HDC1080_Status_Get>:

uint8_t Sensors_HDC1080_Status_Get(void){
  return HDC1080.Status;
}
    12b0:	80 91 d8 06 	lds	r24, 0x06D8
    12b4:	08 95       	ret

000012b6 <Sensors_HDC1080_Error_Get>:

uint8_t Sensors_HDC1080_Error_Get(void){
  return HDC1080.Error;
}
    12b6:	80 91 e4 06 	lds	r24, 0x06E4
    12ba:	08 95       	ret

000012bc <Sensors_HDC1080_Sticky_Error_Get>:

uint8_t Sensors_HDC1080_Sticky_Error_Get(void){
  return HDC1080.StickyError;
}
    12bc:	80 91 e5 06 	lds	r24, 0x06E5
    12c0:	08 95       	ret

000012c2 <Sensors_HDC1080_Temp_Get>:

int16_t Sensors_HDC1080_Temp_Get(void){
    return HDC1080.Temp;
}
    12c2:	80 91 df 06 	lds	r24, 0x06DF
    12c6:	90 91 e0 06 	lds	r25, 0x06E0
    12ca:	08 95       	ret

000012cc <Sensors_HDC1080_RH_Get>:

uint16_t Sensors_HDC1080_RH_Get(void){
    return HDC1080.RH;
}
    12cc:	80 91 e1 06 	lds	r24, 0x06E1
    12d0:	90 91 e2 06 	lds	r25, 0x06E2
    12d4:	08 95       	ret

000012d6 <Sensors_NTC_Temp_Get>:

int16_t Sensors_NTC_Temp_Get(void){
    return NTC.Temp;
    12d6:	80 91 d4 06 	lds	r24, 0x06D4
    12da:	90 91 d5 06 	lds	r25, 0x06D5
    12de:	08 95       	ret

000012e0 <__vector_7>:
		RETI                                              ;return from interrupt  (  4 clocks) 
#elif defined(KER_TIMER2_AS_TICK_SRC) || defined(KER_TIMER2_ASYNC_AS_TICK_SRC)                 
.global  __vector_7                                                                            
    __vector_7:                                           ;total 40.00uS @8MHz    (344 clocks) 
	    KER_DEBUG_PIN_SET                                 ;debug pin set          (  2 clocks) 
		KER_EXIT_SLEEP                                    ;exit sleep if enabled  (  5 clocks) 
    12e0:	20 91 53 00 	lds	r18, 0x0053
    12e4:	2e 7f       	andi	r18, 0xFE	; 254
    12e6:	20 93 53 00 	sts	0x0053, r18
        KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
    12ea:	0f 92       	push	r0
    12ec:	0f b6       	in	r0, 0x3f	; 63
    12ee:	0f 92       	push	r0
    12f0:	1f 92       	push	r1
    12f2:	11 24       	eor	r1, r1
    12f4:	2f 92       	push	r2
    12f6:	3f 92       	push	r3
    12f8:	4f 92       	push	r4
    12fa:	5f 92       	push	r5
    12fc:	6f 92       	push	r6
    12fe:	7f 92       	push	r7
    1300:	8f 92       	push	r8
    1302:	9f 92       	push	r9
    1304:	af 92       	push	r10
    1306:	bf 92       	push	r11
    1308:	cf 92       	push	r12
    130a:	df 92       	push	r13
    130c:	ef 92       	push	r14
    130e:	ff 92       	push	r15
    1310:	0f 93       	push	r16
    1312:	1f 93       	push	r17
    1314:	2f 93       	push	r18
    1316:	3f 93       	push	r19
    1318:	4f 93       	push	r20
    131a:	5f 93       	push	r21
    131c:	6f 93       	push	r22
    131e:	7f 93       	push	r23
    1320:	8f 93       	push	r24
    1322:	9f 93       	push	r25
    1324:	af 93       	push	r26
    1326:	bf 93       	push	r27
    1328:	cf 93       	push	r28
    132a:	df 93       	push	r29
    132c:	ef 93       	push	r30
    132e:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
    1330:	e3 e4       	ldi	r30, 0x43	; 67
    1332:	f1 e0       	ldi	r31, 0x01	; 1
    1334:	20 91 3a 01 	lds	r18, 0x013A
    1338:	22 0f       	add	r18, r18
    133a:	e2 0f       	add	r30, r18
    133c:	20 e0       	ldi	r18, 0x00	; 0
    133e:	f2 1f       	adc	r31, r18
    1340:	2d b7       	in	r18, 0x3d	; 61
    1342:	3e b7       	in	r19, 0x3e	; 62
    1344:	20 83       	st	Z, r18
    1346:	31 83       	std	Z+1, r19	; 0x01
		KER_TICK_INCREMENT                                ;increment tick counter ( 26 clocks) 
    1348:	21 e0       	ldi	r18, 0x01	; 1
    134a:	30 91 33 01 	lds	r19, 0x0133
    134e:	32 0f       	add	r19, r18
    1350:	30 93 33 01 	sts	0x0133, r19
    1354:	20 e0       	ldi	r18, 0x00	; 0
    1356:	30 91 34 01 	lds	r19, 0x0134
    135a:	32 1f       	adc	r19, r18
    135c:	30 93 34 01 	sts	0x0134, r19
    1360:	30 91 35 01 	lds	r19, 0x0135
    1364:	32 1f       	adc	r19, r18
    1366:	30 93 35 01 	sts	0x0135, r19
    136a:	30 91 36 01 	lds	r19, 0x0136
    136e:	32 1f       	adc	r19, r18
    1370:	30 93 36 01 	sts	0x0136, r19
    1374:	30 91 37 01 	lds	r19, 0x0137
    1378:	32 1f       	adc	r19, r18
    137a:	30 93 37 01 	sts	0x0137, r19
		LDI    R24               , SCH_MODE_HANDLER       ;set sch mode           (  1 clock ) 
    137e:	80 e0       	ldi	r24, 0x00	; 0
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    1380:	2f ef       	ldi	r18, 0xFF	; 255
    1382:	20 93 3c 01 	sts	0x013C, r18
    1386:	20 e0       	ldi	r18, 0x00	; 0
    1388:	20 93 3d 01 	sts	0x013D, r18
    138c:	58 2f       	mov	r21, r24

0000138e <_KER_SCH_LOOP8>:
    138e:	20 93 3a 01 	sts	0x013A, r18
    1392:	85 2f       	mov	r24, r21
    1394:	e9 e7       	ldi	r30, 0x79	; 121
    1396:	f1 e0       	ldi	r31, 0x01	; 1
    1398:	20 91 3a 01 	lds	r18, 0x013A
    139c:	22 0f       	add	r18, r18
    139e:	e2 0f       	add	r30, r18
    13a0:	20 e0       	ldi	r18, 0x00	; 0
    13a2:	f2 1f       	adc	r31, r18
    13a4:	20 81       	ld	r18, Z
    13a6:	31 81       	ldd	r19, Z+1	; 0x01
    13a8:	42 2f       	mov	r20, r18
    13aa:	43 2b       	or	r20, r19
    13ac:	59 f0       	breq	.+22     	; 0x13c4 <_VAL_NULL9>
    13ae:	81 30       	cpi	r24, 0x01	; 1
    13b0:	99 f0       	breq	.+38     	; 0x13d8 <_VAL_NOT_NULL9>
    13b2:	41 e0       	ldi	r20, 0x01	; 1
    13b4:	24 1b       	sub	r18, r20
    13b6:	40 e0       	ldi	r20, 0x00	; 0
    13b8:	34 0b       	sbc	r19, r20
    13ba:	20 83       	st	Z, r18
    13bc:	31 83       	std	Z+1, r19	; 0x01
    13be:	42 2f       	mov	r20, r18
    13c0:	43 2b       	or	r20, r19
    13c2:	51 f4       	brne	.+20     	; 0x13d8 <_VAL_NOT_NULL9>

000013c4 <_VAL_NULL9>:
    13c4:	e5 e6       	ldi	r30, 0x65	; 101
    13c6:	f1 e0       	ldi	r31, 0x01	; 1
    13c8:	20 91 3a 01 	lds	r18, 0x013A
    13cc:	e2 0f       	add	r30, r18
    13ce:	20 e0       	ldi	r18, 0x00	; 0
    13d0:	f2 1f       	adc	r31, r18
    13d2:	81 e0       	ldi	r24, 0x01	; 1
    13d4:	80 83       	st	Z, r24
    13d6:	08 c0       	rjmp	.+16     	; 0x13e8 <_EXIT_SLP_TIME9>

000013d8 <_VAL_NOT_NULL9>:
    13d8:	e5 e6       	ldi	r30, 0x65	; 101
    13da:	f1 e0       	ldi	r31, 0x01	; 1
    13dc:	20 91 3a 01 	lds	r18, 0x013A
    13e0:	e2 0f       	add	r30, r18
    13e2:	20 e0       	ldi	r18, 0x00	; 0
    13e4:	f2 1f       	adc	r31, r18
    13e6:	80 81       	ld	r24, Z

000013e8 <_EXIT_SLP_TIME9>:
    13e8:	81 30       	cpi	r24, 0x01	; 1
    13ea:	19 f0       	breq	.+6      	; 0x13f2 <_KER_CALC_PRIO8>
    13ec:	84 30       	cpi	r24, 0x04	; 4
    13ee:	09 f0       	breq	.+2      	; 0x13f2 <_KER_CALC_PRIO8>
    13f0:	12 c0       	rjmp	.+36     	; 0x1416 <_KER_SCH_NEXT8>

000013f2 <_KER_CALC_PRIO8>:
    13f2:	ef e6       	ldi	r30, 0x6F	; 111
    13f4:	f1 e0       	ldi	r31, 0x01	; 1
    13f6:	20 e0       	ldi	r18, 0x00	; 0
    13f8:	80 91 3a 01 	lds	r24, 0x013A
    13fc:	e8 0f       	add	r30, r24
    13fe:	f2 1f       	adc	r31, r18
    1400:	80 81       	ld	r24, Z
    1402:	20 91 3c 01 	lds	r18, 0x013C
    1406:	82 17       	cp	r24, r18
    1408:	30 f4       	brcc	.+12     	; 0x1416 <_KER_SCH_NEXT8>
    140a:	80 93 3c 01 	sts	0x013C, r24
    140e:	20 91 3a 01 	lds	r18, 0x013A
    1412:	20 93 3d 01 	sts	0x013D, r18

00001416 <_KER_SCH_NEXT8>:
    1416:	20 91 3a 01 	lds	r18, 0x013A
    141a:	23 95       	inc	r18
    141c:	30 91 3b 01 	lds	r19, 0x013B
    1420:	23 17       	cp	r18, r19
    1422:	08 f4       	brcc	.+2      	; 0x1426 <_KER_SCH_EXIT8>
    1424:	b4 cf       	rjmp	.-152    	; 0x138e <_KER_SCH_LOOP8>

00001426 <_KER_SCH_EXIT8>:
    1426:	20 91 3d 01 	lds	r18, 0x013D
    142a:	20 93 3a 01 	sts	0x013A, r18
		KER_CPU_USAGE                                     ;calc cpu usage         ( 26 clocks) 
    142e:	20 91 3a 01 	lds	r18, 0x013A
    1432:	22 23       	and	r18, r18
    1434:	29 f0       	breq	.+10     	; 0x1440 <_KER_USG_TICK14>
    1436:	20 91 3f 01 	lds	r18, 0x013F
    143a:	23 95       	inc	r18
    143c:	20 93 3f 01 	sts	0x013F, r18

00001440 <_KER_USG_TICK14>:
    1440:	20 91 3e 01 	lds	r18, 0x013E
    1444:	23 95       	inc	r18
    1446:	24 36       	cpi	r18, 0x64	; 100
    1448:	40 f0       	brcs	.+16     	; 0x145a <_KER_USG_UTC_SV14>
    144a:	20 e0       	ldi	r18, 0x00	; 0
    144c:	30 91 3f 01 	lds	r19, 0x013F
    1450:	30 93 40 01 	sts	0x0140, r19
    1454:	30 e0       	ldi	r19, 0x00	; 0
    1456:	30 93 3f 01 	sts	0x013F, r19

0000145a <_KER_USG_UTC_SV14>:
    145a:	20 93 3e 01 	sts	0x013E, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    145e:	e3 e4       	ldi	r30, 0x43	; 67
    1460:	f1 e0       	ldi	r31, 0x01	; 1
    1462:	20 91 3a 01 	lds	r18, 0x013A
    1466:	22 0f       	add	r18, r18
    1468:	e2 0f       	add	r30, r18
    146a:	20 e0       	ldi	r18, 0x00	; 0
    146c:	f2 1f       	adc	r31, r18
    146e:	20 81       	ld	r18, Z
    1470:	31 81       	ldd	r19, Z+1	; 0x01
    1472:	2d bf       	out	0x3d, r18	; 61
    1474:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_HANDLER                       ;restore context        ( 67 clocks) 
    1476:	ff 91       	pop	r31
    1478:	ef 91       	pop	r30
    147a:	df 91       	pop	r29
    147c:	cf 91       	pop	r28
    147e:	bf 91       	pop	r27
    1480:	af 91       	pop	r26
    1482:	9f 91       	pop	r25
    1484:	8f 91       	pop	r24
    1486:	7f 91       	pop	r23
    1488:	6f 91       	pop	r22
    148a:	5f 91       	pop	r21
    148c:	4f 91       	pop	r20
    148e:	3f 91       	pop	r19
    1490:	2f 91       	pop	r18
    1492:	1f 91       	pop	r17
    1494:	0f 91       	pop	r16
    1496:	ff 90       	pop	r15
    1498:	ef 90       	pop	r14
    149a:	df 90       	pop	r13
    149c:	cf 90       	pop	r12
    149e:	bf 90       	pop	r11
    14a0:	af 90       	pop	r10
    14a2:	9f 90       	pop	r9
    14a4:	8f 90       	pop	r8
    14a6:	7f 90       	pop	r7
    14a8:	6f 90       	pop	r6
    14aa:	5f 90       	pop	r5
    14ac:	4f 90       	pop	r4
    14ae:	3f 90       	pop	r3
    14b0:	2f 90       	pop	r2
    14b2:	1f 90       	pop	r1
    14b4:	0f 90       	pop	r0
    14b6:	0f be       	out	0x3f, r0	; 63
    14b8:	0f 90       	pop	r0
	    KER_DEBUG_PIN_CLEAR                               ;debug pin clear        (  2 clocks) 
		RETI                                              ;return from interrupt  (  4 clocks) 
    14ba:	18 95       	reti

000014bc <Kernel_Tick_Init>:
;used registers          : R18, R19, R22, R24, R26(XL), R27(XH), R30(ZL), R31(ZH)              
;arg registers           : R24(Prescaler), R22(ReloadVal)                                      
;return registers        : None                                                                
;unsafe access registers : R18, R19, R22, R24, R26(XL), R27(XH), R30(ZL), R31(ZH)              
Kernel_Tick_Init:                                         ;total 11.50uS @8MHz    ( 92 clocks) 
        CLI                                               ;disable global int     (  1 clock ) 
    14bc:	f8 94       	cli
		KER_DEBUG_PIN_INIT                                ;debug pin init         (  4 clocks) 
        KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
    14be:	a0 91 57 01 	lds	r26, 0x0157
    14c2:	b0 91 58 01 	lds	r27, 0x0158
    14c6:	2d b7       	in	r18, 0x3d	; 61
    14c8:	3e b7       	in	r19, 0x3e	; 62
    14ca:	2d 93       	st	X+, r18
    14cc:	3d 93       	st	X+, r19
    14ce:	ed 93       	st	X+, r30
    14d0:	fd 93       	st	X+, r31
    14d2:	a0 93 57 01 	sts	0x0157, r26
    14d6:	b0 93 58 01 	sts	0x0158, r27
		;clear reg                                                                             
		LDI   R18                , 0x00                   ;set 0x00 to R18        (  1 clock ) 
    14da:	20 e0       	ldi	r18, 0x00	; 0
		;clear tick counter                                                                    
		STS   KerBase+OFB_TICK0  , R18                    ;clear  KerBase[0]      (  2 clocks) 
    14dc:	20 93 33 01 	sts	0x0133, r18
		STS   KerBase+OFB_TICK1  , R18                    ;clear  KerBase[1]      (  2 clocks) 
    14e0:	20 93 34 01 	sts	0x0134, r18
		STS   KerBase+OFB_TICK2  , R18                    ;clear  KerBase[2]      (  2 clocks) 
    14e4:	20 93 35 01 	sts	0x0135, r18
		STS   KerBase+OFB_TICK3  , R18                    ;clear  KerBase[3]      (  2 clocks) 
    14e8:	20 93 36 01 	sts	0x0136, r18
		STS   KerBase+OFB_TICK4  , R18                    ;clear  KerBase[4]      (  2 clocks) 
    14ec:	20 93 37 01 	sts	0x0137, r18
		;clear system registers                                                                
		STS   KerBase+OFB_PRS    , R18                    ;clear  KerBase[5]      (  2 clocks) 
    14f0:	20 93 38 01 	sts	0x0138, r18
		STS   KerBase+OFB_RLD    , R18                    ;clear  KerBase[6]      (  2 clocks) 
    14f4:	20 93 39 01 	sts	0x0139, r18
		STS   KerBase+OFB_TID    , R18                    ;clear  KerBase[7]      (  2 clocks) 
    14f8:	20 93 3a 01 	sts	0x013A, r18
		STS   KerBase+OFB_NTSK   , R18                    ;clear  KerBase[8]      (  2 clocks) 
    14fc:	20 93 3b 01 	sts	0x013B, r18
		STS   KerBase+OFB_LPR    , R18                    ;clear  KerBase[9]      (  2 clocks) 
    1500:	20 93 3c 01 	sts	0x013C, r18
        STS   KerBase+OFB_PTID   , R18                    ;clear  KerBase[10]     (  2 clocks) 
    1504:	20 93 3d 01 	sts	0x013D, r18
		STS   KerBase+OFB_UTC    , R18                    ;clear  KerBase[11]     (  2 clocks) 
    1508:	20 93 3e 01 	sts	0x013E, r18
		STS   KerBase+OFB_UATC   , R18                    ;clear  KerBase[12]     (  2 clocks) 
    150c:	20 93 3f 01 	sts	0x013F, r18
		STS   KerBase+OFB_USAGE  , R18                    ;clear  KerBase[13]     (  2 clocks) 
    1510:	20 93 40 01 	sts	0x0140, r18
		;clear all timer registers                                                             
        #ifdef KER_WDT_AS_TICK_SRC                                                             
		KER_WDT_DISABLE                                                                        
		#elif defined(KER_TIMER2_AS_TICK_SRC) || defined(KER_TIMER2_ASYNC_AS_TICK_SRC)         
        KER_TIMER2_DISABLE                                                                     
    1514:	20 e0       	ldi	r18, 0x00	; 0
    1516:	20 93 70 00 	sts	0x0070, r18
    151a:	20 e0       	ldi	r18, 0x00	; 0
    151c:	20 93 b1 00 	sts	0x00B1, r18
    1520:	20 e0       	ldi	r18, 0x00	; 0
    1522:	20 93 b6 00 	sts	0x00B6, r18
    1526:	20 e0       	ldi	r18, 0x00	; 0
    1528:	20 93 b4 00 	sts	0x00B4, r18
    152c:	20 93 b2 00 	sts	0x00B2, r18
		#else                                                                                  
		KER_TIMER2_DISABLE                                                                     
		#endif                                                                                 
		;save values for future use                                                            
		STS   KerBase+OFB_PRS    , R24                    ;KerBase[5] prescaler   (  2 clocks) 
    1530:	80 93 38 01 	sts	0x0138, r24
		STS   KerBase+OFB_RLD    , R22                    ;KerBase[6] reload val  (  2 clocks) 
    1534:	60 93 39 01 	sts	0x0139, r22
        KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
    1538:	a0 91 57 01 	lds	r26, 0x0157
    153c:	b0 91 58 01 	lds	r27, 0x0158
    1540:	fe 91       	ld	r31, -X
    1542:	ee 91       	ld	r30, -X
    1544:	3e 91       	ld	r19, -X
    1546:	2e 91       	ld	r18, -X
    1548:	2d bf       	out	0x3d, r18	; 61
    154a:	3e bf       	out	0x3e, r19	; 62
    154c:	a0 93 57 01 	sts	0x0157, r26
    1550:	b0 93 58 01 	sts	0x0158, r27
		RET                                               ;return from subroutine (  4 clocks) 
    1554:	08 95       	ret

00001556 <Kernel_Task_Create>:
;used registers          : R18, R19, R20, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)    
;arg registers           : R25:R24(FuncPtr), R22(TaskPriority)                                 
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)    
Kernel_Task_Create:                                       ;total 21.50uS @8MHz    (172 clocks) 
        KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
    1556:	a0 91 57 01 	lds	r26, 0x0157
    155a:	b0 91 58 01 	lds	r27, 0x0158
    155e:	2d b7       	in	r18, 0x3d	; 61
    1560:	3e b7       	in	r19, 0x3e	; 62
    1562:	2d 93       	st	X+, r18
    1564:	3d 93       	st	X+, r19
    1566:	ed 93       	st	X+, r30
    1568:	fd 93       	st	X+, r31
    156a:	a0 93 57 01 	sts	0x0157, r26
    156e:	b0 93 58 01 	sts	0x0158, r27
		;set priority to KerSchPr+task_id                                                      
		LDI   R30                , lo8(KerSchPr)          ;load low byte          (  1 clock ) 
    1572:	ef e6       	ldi	r30, 0x6F	; 111
		LDI   R31                , hi8(KerSchPr)          ;load high byte         (  1 clock ) 
    1574:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;calc offset            (  5 clocks) 
    1576:	20 91 3a 01 	lds	r18, 0x013A
    157a:	e2 0f       	add	r30, r18
    157c:	20 e0       	ldi	r18, 0x00	; 0
    157e:	f2 1f       	adc	r31, r18
		ST    Z                  , R22                    ;save priority          (  2 clocks) 
    1580:	60 83       	st	Z, r22
		;set task status to KerSchSts+task_id                                                  
		LDI   R30                , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    1582:	e5 e6       	ldi	r30, 0x65	; 101
		LDI   R31                , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    1584:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;calc offset            (  5 clocks) 
    1586:	20 91 3a 01 	lds	r18, 0x013A
    158a:	e2 0f       	add	r30, r18
    158c:	20 e0       	ldi	r18, 0x00	; 0
    158e:	f2 1f       	adc	r31, r18
		LDI   R18                , TASK_READY             ;set status as ready    (  1 clock ) 
    1590:	21 e0       	ldi	r18, 0x01	; 1
		ST    Z                  , R18                    ;save status            (  2 clocks) 
    1592:	20 83       	st	Z, r18
		;stack pointer for current task (KerStack + KER_STK_SZ*(task_id+1) - 1) ->stack top    
		LDS   R18                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
    1594:	20 91 3a 01 	lds	r18, 0x013A
		INC   R18                                         ;increment task_id      (  1 clock ) 
    1598:	23 95       	inc	r18
		LDI   R19                , KER_STK_SZ             ;load stack size        (  1 clock ) 
    159a:	30 e8       	ldi	r19, 0x80	; 128
		MUL   R18                , R19                    ;multiply to get offset (  2 clocks) 
    159c:	23 9f       	mul	r18, r19
		MOV   R30                , R0                     ;load multiplied low    (  1 clocks) 
    159e:	e0 2d       	mov	r30, r0
		MOV   R31                , R1                     ;load multiplied high   (  1 clocks) 
    15a0:	f1 2d       	mov	r31, r1
		SBIW  R30                , 0x01                   ;dec multiplied val-1   (  2 clocks) 
    15a2:	31 97       	sbiw	r30, 0x01	; 1
		CLR   R1                                          ;gcc expects cleared    (  1 clock ) 
    15a4:	11 24       	eor	r1, r1
		LDI   R18                , lo8(KerStack)          ;load base addr low     (  1 clock ) 
    15a6:	2d e8       	ldi	r18, 0x8D	; 141
		LDI   R19                , hi8(KerStack)          ;load base addr high    (  1 clock ) 
    15a8:	31 e0       	ldi	r19, 0x01	; 1
		ADD   R30                , R18                    ;add low bytes          (  1 clock ) 
    15aa:	e2 0f       	add	r30, r18
		ADC   R31                , R19                    ;add high bytes+carry   (  1 clock ) 
    15ac:	f3 1f       	adc	r31, r19
		OUT   IOSPL              , R30                    ;load SPL               (  1 clock ) 
    15ae:	ed bf       	out	0x3d, r30	; 61
        OUT   IOSPH              , R31                    ;load SPH               (  1 clock ) 
    15b0:	fe bf       	out	0x3e, r31	; 62
		;function argument directly returns word address                                       
	    PUSH  R24                                         ;push word addr low     (  2 clocks) 
    15b2:	8f 93       	push	r24
		PUSH  R25                                         ;push word addr high    (  2 clocks) 
    15b4:	9f 93       	push	r25
		;push context to stack of this task                                                    
		KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
    15b6:	0f 92       	push	r0
    15b8:	0f b6       	in	r0, 0x3f	; 63
    15ba:	0f 92       	push	r0
    15bc:	1f 92       	push	r1
    15be:	11 24       	eor	r1, r1
    15c0:	2f 92       	push	r2
    15c2:	3f 92       	push	r3
    15c4:	4f 92       	push	r4
    15c6:	5f 92       	push	r5
    15c8:	6f 92       	push	r6
    15ca:	7f 92       	push	r7
    15cc:	8f 92       	push	r8
    15ce:	9f 92       	push	r9
    15d0:	af 92       	push	r10
    15d2:	bf 92       	push	r11
    15d4:	cf 92       	push	r12
    15d6:	df 92       	push	r13
    15d8:	ef 92       	push	r14
    15da:	ff 92       	push	r15
    15dc:	0f 93       	push	r16
    15de:	1f 93       	push	r17
    15e0:	2f 93       	push	r18
    15e2:	3f 93       	push	r19
    15e4:	4f 93       	push	r20
    15e6:	5f 93       	push	r21
    15e8:	6f 93       	push	r22
    15ea:	7f 93       	push	r23
    15ec:	8f 93       	push	r24
    15ee:	9f 93       	push	r25
    15f0:	af 93       	push	r26
    15f2:	bf 93       	push	r27
    15f4:	cf 93       	push	r28
    15f6:	df 93       	push	r29
    15f8:	ef 93       	push	r30
    15fa:	ff 93       	push	r31
		;read stack pointer of current task (necessary when restore)                           
		IN    R18                , IOSPL                  ;read SPL               (  1 clock ) 
    15fc:	2d b7       	in	r18, 0x3d	; 61
        IN    R19                , IOSPH                  ;read SPH               (  1 clock ) 
    15fe:	3e b7       	in	r19, 0x3e	; 62
		;calculate the address where current task's SP will be stored and store SP             
		LDS   R20                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
    1600:	40 91 3a 01 	lds	r20, 0x013A
		LSL   R20                                         ;left shift to multiply (  1 clock ) 
    1604:	44 0f       	add	r20, r20
		LDI   R30                , lo8(KerPSP)            ;fetch base pos low     (  1 clock ) 
    1606:	e3 e4       	ldi	r30, 0x43	; 67
		LDI   R31                , hi8(KerPSP)            ;fetch base pos high    (  1 clock ) 
    1608:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   R30                , R20                    ;add offset to array    (  1 clock ) 
    160a:	e4 0f       	add	r30, r20
		LDI   R20                , 0x00                   ;clear reg              (  1 clock ) 
    160c:	40 e0       	ldi	r20, 0x00	; 0
		ADC   R31                , R20                    ;add carry if any       (  1 clock ) 
    160e:	f4 1f       	adc	r31, r20
		ST    Z+                 , R18                    ;SPL at KerPSp+offset   (  2 clocks) 
    1610:	21 93       	st	Z+, r18
		ST    Z                  , R19                    ;SPH at KerPSp+offset   (  2 clocks) 
    1612:	30 83       	st	Z, r19
		;increment task_id                                                                     
		LDS   R18                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
    1614:	20 91 3a 01 	lds	r18, 0x013A
		INC   R18                                         ;increment task_id      (  1 clock ) 
    1618:	23 95       	inc	r18
		STS   KerBase+OFB_TID    , R18                    ;store task_id          (  2 clocks) 
    161a:	20 93 3a 01 	sts	0x013A, r18
		;increment ntask                                                                       
		LDS   R18                , KerBase+OFB_NTSK       ;load ntask             (  2 clocks) 
    161e:	20 91 3b 01 	lds	r18, 0x013B
		INC   R18                                         ;increment ntask        (  1 clock ) 
    1622:	23 95       	inc	r18
		STS   KerBase+OFB_NTSK   , R18                    ;store ntask            (  2 clocks) 
    1624:	20 93 3b 01 	sts	0x013B, r18
		KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
    1628:	a0 91 57 01 	lds	r26, 0x0157
    162c:	b0 91 58 01 	lds	r27, 0x0158
    1630:	fe 91       	ld	r31, -X
    1632:	ee 91       	ld	r30, -X
    1634:	3e 91       	ld	r19, -X
    1636:	2e 91       	ld	r18, -X
    1638:	2d bf       	out	0x3d, r18	; 61
    163a:	3e bf       	out	0x3e, r19	; 62
    163c:	a0 93 57 01 	sts	0x0157, r26
    1640:	b0 93 58 01 	sts	0x0158, r27
		RET                                               ;return from subroutine (  4 clocks) 
    1644:	08 95       	ret

00001646 <Kernel_Start_Tasks>:
;used registers          : R0~R31                                                              
;arg registers           : None                                                                
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
Kernel_Start_Tasks:                                       ;total 25.63uS @8MHz    (205 clocks) 
		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
    1646:	81 e0       	ldi	r24, 0x01	; 1
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    1648:	2f ef       	ldi	r18, 0xFF	; 255
    164a:	20 93 3c 01 	sts	0x013C, r18
    164e:	20 e0       	ldi	r18, 0x00	; 0
    1650:	20 93 3d 01 	sts	0x013D, r18
    1654:	58 2f       	mov	r21, r24

00001656 <_KER_SCH_LOOP32>:
    1656:	20 93 3a 01 	sts	0x013A, r18
    165a:	85 2f       	mov	r24, r21
    165c:	e9 e7       	ldi	r30, 0x79	; 121
    165e:	f1 e0       	ldi	r31, 0x01	; 1
    1660:	20 91 3a 01 	lds	r18, 0x013A
    1664:	22 0f       	add	r18, r18
    1666:	e2 0f       	add	r30, r18
    1668:	20 e0       	ldi	r18, 0x00	; 0
    166a:	f2 1f       	adc	r31, r18
    166c:	20 81       	ld	r18, Z
    166e:	31 81       	ldd	r19, Z+1	; 0x01
    1670:	42 2f       	mov	r20, r18
    1672:	43 2b       	or	r20, r19
    1674:	59 f0       	breq	.+22     	; 0x168c <_VAL_NULL33>
    1676:	81 30       	cpi	r24, 0x01	; 1
    1678:	99 f0       	breq	.+38     	; 0x16a0 <_VAL_NOT_NULL33>
    167a:	41 e0       	ldi	r20, 0x01	; 1
    167c:	24 1b       	sub	r18, r20
    167e:	40 e0       	ldi	r20, 0x00	; 0
    1680:	34 0b       	sbc	r19, r20
    1682:	20 83       	st	Z, r18
    1684:	31 83       	std	Z+1, r19	; 0x01
    1686:	42 2f       	mov	r20, r18
    1688:	43 2b       	or	r20, r19
    168a:	51 f4       	brne	.+20     	; 0x16a0 <_VAL_NOT_NULL33>

0000168c <_VAL_NULL33>:
    168c:	e5 e6       	ldi	r30, 0x65	; 101
    168e:	f1 e0       	ldi	r31, 0x01	; 1
    1690:	20 91 3a 01 	lds	r18, 0x013A
    1694:	e2 0f       	add	r30, r18
    1696:	20 e0       	ldi	r18, 0x00	; 0
    1698:	f2 1f       	adc	r31, r18
    169a:	81 e0       	ldi	r24, 0x01	; 1
    169c:	80 83       	st	Z, r24
    169e:	08 c0       	rjmp	.+16     	; 0x16b0 <_EXIT_SLP_TIME33>

000016a0 <_VAL_NOT_NULL33>:
    16a0:	e5 e6       	ldi	r30, 0x65	; 101
    16a2:	f1 e0       	ldi	r31, 0x01	; 1
    16a4:	20 91 3a 01 	lds	r18, 0x013A
    16a8:	e2 0f       	add	r30, r18
    16aa:	20 e0       	ldi	r18, 0x00	; 0
    16ac:	f2 1f       	adc	r31, r18
    16ae:	80 81       	ld	r24, Z

000016b0 <_EXIT_SLP_TIME33>:
    16b0:	81 30       	cpi	r24, 0x01	; 1
    16b2:	19 f0       	breq	.+6      	; 0x16ba <_KER_CALC_PRIO32>
    16b4:	84 30       	cpi	r24, 0x04	; 4
    16b6:	09 f0       	breq	.+2      	; 0x16ba <_KER_CALC_PRIO32>
    16b8:	12 c0       	rjmp	.+36     	; 0x16de <_KER_SCH_NEXT32>

000016ba <_KER_CALC_PRIO32>:
    16ba:	ef e6       	ldi	r30, 0x6F	; 111
    16bc:	f1 e0       	ldi	r31, 0x01	; 1
    16be:	20 e0       	ldi	r18, 0x00	; 0
    16c0:	80 91 3a 01 	lds	r24, 0x013A
    16c4:	e8 0f       	add	r30, r24
    16c6:	f2 1f       	adc	r31, r18
    16c8:	80 81       	ld	r24, Z
    16ca:	20 91 3c 01 	lds	r18, 0x013C
    16ce:	82 17       	cp	r24, r18
    16d0:	30 f4       	brcc	.+12     	; 0x16de <_KER_SCH_NEXT32>
    16d2:	80 93 3c 01 	sts	0x013C, r24
    16d6:	20 91 3a 01 	lds	r18, 0x013A
    16da:	20 93 3d 01 	sts	0x013D, r18

000016de <_KER_SCH_NEXT32>:
    16de:	20 91 3a 01 	lds	r18, 0x013A
    16e2:	23 95       	inc	r18
    16e4:	30 91 3b 01 	lds	r19, 0x013B
    16e8:	23 17       	cp	r18, r19
    16ea:	08 f4       	brcc	.+2      	; 0x16ee <_KER_SCH_EXIT32>
    16ec:	b4 cf       	rjmp	.-152    	; 0x1656 <_KER_SCH_LOOP32>

000016ee <_KER_SCH_EXIT32>:
    16ee:	20 91 3d 01 	lds	r18, 0x013D
    16f2:	20 93 3a 01 	sts	0x013A, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    16f6:	e3 e4       	ldi	r30, 0x43	; 67
    16f8:	f1 e0       	ldi	r31, 0x01	; 1
    16fa:	20 91 3a 01 	lds	r18, 0x013A
    16fe:	22 0f       	add	r18, r18
    1700:	e2 0f       	add	r30, r18
    1702:	20 e0       	ldi	r18, 0x00	; 0
    1704:	f2 1f       	adc	r31, r18
    1706:	20 81       	ld	r18, Z
    1708:	31 81       	ldd	r19, Z+1	; 0x01
    170a:	2d bf       	out	0x3d, r18	; 61
    170c:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
    170e:	ff 91       	pop	r31
    1710:	ef 91       	pop	r30
    1712:	df 91       	pop	r29
    1714:	cf 91       	pop	r28
    1716:	bf 91       	pop	r27
    1718:	af 91       	pop	r26
    171a:	9f 91       	pop	r25
    171c:	8f 91       	pop	r24
    171e:	7f 91       	pop	r23
    1720:	6f 91       	pop	r22
    1722:	5f 91       	pop	r21
    1724:	4f 91       	pop	r20
    1726:	3f 91       	pop	r19
    1728:	2f 91       	pop	r18
    172a:	1f 91       	pop	r17
    172c:	0f 91       	pop	r16
    172e:	ff 90       	pop	r15
    1730:	ef 90       	pop	r14
    1732:	df 90       	pop	r13
    1734:	cf 90       	pop	r12
    1736:	bf 90       	pop	r11
    1738:	af 90       	pop	r10
    173a:	9f 90       	pop	r9
    173c:	8f 90       	pop	r8
    173e:	7f 90       	pop	r7
    1740:	6f 90       	pop	r6
    1742:	5f 90       	pop	r5
    1744:	4f 90       	pop	r4
    1746:	3f 90       	pop	r3
    1748:	2f 90       	pop	r2
    174a:	1f 90       	pop	r1
    174c:	0f 90       	pop	r0
    174e:	0f be       	out	0x3f, r0	; 63
    1750:	0f 90       	pop	r0
    1752:	78 94       	sei
		;config timer for system tick                                                          
		KER_TIMER_INIT                                    ;init timer, int enable ( 12 clocks) 
    1754:	20 e0       	ldi	r18, 0x00	; 0
    1756:	20 93 70 00 	sts	0x0070, r18
    175a:	20 e2       	ldi	r18, 0x20	; 32
    175c:	20 93 b6 00 	sts	0x00B6, r18
		LDI   R18                , 0x80                   ;4Hz->clk/64/128        (  1 clock ) 
		LDI   R19                , 0x04                   ;4Hz->clk/64/128        (  1 clock ) 
		#elif defined(KER_TOSC_TICK_500MS)                                                     
		LDI   R18                , 0x80                   ;2Hz->clk/128/128       (  1 clock ) 
		LDI   R19                , 0x05                   ;2Hz->clk/128/128       (  1 clock ) 
		#elif defined(KER_TOSC_TICK_1000MS)                                                    
    1760:	20 e8       	ldi	r18, 0x80	; 128
    1762:	36 e0       	ldi	r19, 0x06	; 6
    1764:	20 93 b3 00 	sts	0x00B3, r18
    1768:	20 e0       	ldi	r18, 0x00	; 0
    176a:	20 93 b4 00 	sts	0x00B4, r18
    176e:	22 e0       	ldi	r18, 0x02	; 2
    1770:	20 93 b0 00 	sts	0x00B0, r18
    1774:	30 93 b1 00 	sts	0x00B1, r19
    1778:	20 e0       	ldi	r18, 0x00	; 0
    177a:	20 93 b2 00 	sts	0x00B2, r18

0000177e <_KER_TC2_AUB44>:
    177e:	20 91 b6 00 	lds	r18, 0x00B6
    1782:	22 70       	andi	r18, 0x02	; 2
    1784:	e1 f7       	brne	.-8      	; 0x177e <_KER_TC2_AUB44>

00001786 <_KER_TC2_BUB44>:
    1786:	20 91 b6 00 	lds	r18, 0x00B6
    178a:	21 70       	andi	r18, 0x01	; 1
    178c:	e1 f7       	brne	.-8      	; 0x1786 <_KER_TC2_BUB44>

0000178e <_KER_OC2_AUB44>:
    178e:	20 91 b6 00 	lds	r18, 0x00B6
    1792:	28 70       	andi	r18, 0x08	; 8
    1794:	e1 f7       	brne	.-8      	; 0x178e <_KER_OC2_AUB44>

00001796 <_KER_OC2_BUB44>:
    1796:	20 91 b6 00 	lds	r18, 0x00B6
    179a:	24 70       	andi	r18, 0x04	; 4
    179c:	e1 f7       	brne	.-8      	; 0x1796 <_KER_OC2_BUB44>

0000179e <_KER_TC2_UB44>:
    179e:	20 91 b6 00 	lds	r18, 0x00B6
    17a2:	20 71       	andi	r18, 0x10	; 16
    17a4:	e1 f7       	brne	.-8      	; 0x179e <_KER_TC2_UB44>

000017a6 <_KER_TC2_TOV244>:
    17a6:	20 91 37 00 	lds	r18, 0x0037
    17aa:	21 70       	andi	r18, 0x01	; 1
    17ac:	19 f0       	breq	.+6      	; 0x17b4 <_KER_TC2_OCF2A44>
    17ae:	21 e0       	ldi	r18, 0x01	; 1
    17b0:	20 93 37 00 	sts	0x0037, r18

000017b4 <_KER_TC2_OCF2A44>:
    17b4:	20 91 37 00 	lds	r18, 0x0037
    17b8:	22 70       	andi	r18, 0x02	; 2
    17ba:	19 f0       	breq	.+6      	; 0x17c2 <_KER_TC2_OCF2B44>
    17bc:	22 e0       	ldi	r18, 0x02	; 2
    17be:	20 93 37 00 	sts	0x0037, r18

000017c2 <_KER_TC2_OCF2B44>:
    17c2:	20 91 37 00 	lds	r18, 0x0037
    17c6:	24 70       	andi	r18, 0x04	; 4
    17c8:	19 f0       	breq	.+6      	; 0x17d0 <_KER_TC2_INTEN44>
    17ca:	24 e0       	ldi	r18, 0x04	; 4
    17cc:	20 93 37 00 	sts	0x0037, r18

000017d0 <_KER_TC2_INTEN44>:
    17d0:	22 e0       	ldi	r18, 0x02	; 2
    17d2:	20 93 70 00 	sts	0x0070, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
		;config timer for system tick                                                          
		KER_TIMER_INIT                                    ;init timer, int enable ( 12 clocks) 
		;execute return to jump to highest priority task                                       
		RET                                               ;return from subroutine (  4 clocks) 
    17d6:	08 95       	ret

000017d8 <Kernel_Init>:
;used registers          : R1, R18, R19, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)     
;arg registers           : None                                                                
;return registers        : None                                                                
;unsafe access registers : R1, R18, R19, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)     
Kernel_Init:                                              ;total 39.75uS @8MHz    (318 clocks) 
		CLR   R1                                          ;gcc expects            (  1 clock ) 
    17d8:	11 24       	eor	r1, r1
        ;store stack top (for MSP) addr to KerSSZ+OFM_MSPI0:1                                  
		LDI   R18                , lo8(KerSSZ+OFM_MSPS)   ;load low address       (  1 clock ) 
    17da:	29 e5       	ldi	r18, 0x59	; 89
		LDI   R19                , hi8(KerSSZ+OFM_MSPS)   ;load high address      (  1 clock ) 
    17dc:	31 e0       	ldi	r19, 0x01	; 1
        STS   KerSSZ+OFM_MSPI+0  , R18                    ;set mspi to stack top  (  2 clocks) 
    17de:	20 93 57 01 	sts	0x0157, r18
		STS   KerSSZ+OFM_MSPI+1  , R19                    ;set mspi to stack top  (  2 clocks) 
    17e2:	30 93 58 01 	sts	0x0158, r19
		KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
    17e6:	a0 91 57 01 	lds	r26, 0x0157
    17ea:	b0 91 58 01 	lds	r27, 0x0158
    17ee:	2d b7       	in	r18, 0x3d	; 61
    17f0:	3e b7       	in	r19, 0x3e	; 62
    17f2:	2d 93       	st	X+, r18
    17f4:	3d 93       	st	X+, r19
    17f6:	ed 93       	st	X+, r30
    17f8:	fd 93       	st	X+, r31
    17fa:	a0 93 57 01 	sts	0x0157, r26
    17fe:	b0 93 58 01 	sts	0x0158, r27
		;init timer for kernel                                                                 
		LDI   R24                , 0x04                   ;set prescaler          (  1 clock ) 
    1802:	84 e0       	ldi	r24, 0x04	; 4
		LDI   R22                , 0x7D                   ;set reload val         (  1 clock ) 
    1804:	6d e7       	ldi	r22, 0x7D	; 125
		CALL  Kernel_Tick_Init                            ;init timer             ( 92 clocks) 
    1806:	0e 94 5e 0a 	call	0x14bc	; 0x14bc <Kernel_Tick_Init>
		;create idle task at task_id 0, priority 0xFF (lowest)                                 
		LDI   R24                , lo8(Kernel_Task_Idle)  ;load func addr low     (  1 clock ) 
    180a:	86 e3       	ldi	r24, 0x36	; 54
		LDI   R25                , hi8(Kernel_Task_Idle)  ;load func addr high    (  1 clock ) 
    180c:	98 e1       	ldi	r25, 0x18	; 24
		LSR   R25                                         ;right shift to divide  (  1 clock ) 
    180e:	96 95       	lsr	r25
		ROR   R24                                         ;rotate right th carry  (  1 clock ) 
    1810:	87 95       	ror	r24
		LDI   R22                , 0xFF                   ;set max val            (  1 clock ) 
    1812:	6f ef       	ldi	r22, 0xFF	; 255
		CALL  Kernel_Task_Create                          ;init idle task         (172 clocks) 
    1814:	0e 94 ab 0a 	call	0x1556	; 0x1556 <Kernel_Task_Create>
		KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
    1818:	a0 91 57 01 	lds	r26, 0x0157
    181c:	b0 91 58 01 	lds	r27, 0x0158
    1820:	fe 91       	ld	r31, -X
    1822:	ee 91       	ld	r30, -X
    1824:	3e 91       	ld	r19, -X
    1826:	2e 91       	ld	r18, -X
    1828:	2d bf       	out	0x3d, r18	; 61
    182a:	3e bf       	out	0x3e, r19	; 62
    182c:	a0 93 57 01 	sts	0x0157, r26
    1830:	b0 93 58 01 	sts	0x0158, r27
		;execute return to jump to task0, pushed while task init                               
		RET                                               ;return from subroutine (  4 clocks) 
    1834:	08 95       	ret

00001836 <Kernel_Task_Idle>:
		LDI   R18                , 0x00                   ;set SM[2:0] val        (  1 clock ) 
		#elif defined(KER_SLEEP_MODE_ADC_NR)                                                   
		LDI   R18                , 0x02                   ;set SM[2:0] val        (  1 clock ) 
		#elif defined(KER_SLEEP_MODE_POWER_DOWN)                                               
		LDI   R18                , 0x04                   ;set SM[2:0] val        (  1 clock ) 
        #elif defined(KER_SLEEP_MODE_POWER_SAVE)                                               
    1836:	26 e0       	ldi	r18, 0x06	; 6
    1838:	20 93 53 00 	sts	0x0053, r18
    183c:	20 93 41 01 	sts	0x0141, r18

00001840 <_IDLE_LOOP>:
;return registers        : None                                                                
;unsafe access registers : None                                                                
Kernel_Task_Idle:                                                                              
	    KER_SLEEP_INIT                                    ;sleep init             (  5 clocks) 
    _IDLE_LOOP:                                           ;forever loop                        
	    KER_DISABLE_ANALOG_DOMAIN                         ;disable adc, ac        ( 10 clocks) 
    1840:	20 91 7a 00 	lds	r18, 0x007A
    1844:	2f 77       	andi	r18, 0x7F	; 127
    1846:	20 93 7a 00 	sts	0x007A, r18
    184a:	20 91 50 00 	lds	r18, 0x0050
    184e:	20 68       	ori	r18, 0x80	; 128
    1850:	20 93 50 00 	sts	0x0050, r18
		#ifdef KER_CALL_FUNC_BEFORE_SLEEP                                                      
		CALL  Kernel_PreSleep_Hook                        ;call func before sleep (  8 clocks) 
		#endif                                                                                 
	    KER_ENTER_SLEEP                                   ;enter sleep mode       (  6 clocks) 
    1854:	20 91 53 00 	lds	r18, 0x0053
    1858:	21 60       	ori	r18, 0x01	; 1
    185a:	20 93 53 00 	sts	0x0053, r18
    185e:	88 95       	sleep
		JMP   _IDLE_LOOP                                  ;jump to loop start     (  2 clocks) 
    1860:	0c 94 20 0c 	jmp	0x1840	; 0x1840 <_IDLE_LOOP>

00001864 <Kernel_Task_Sleep>:
;arg registers           : R25:R24(SleepTime)                                                  
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
Kernel_Task_Sleep:                                        ;total 37.25uS @8MHz    (298 clocks) 
        ;save current context                                                                  
        KER_CONTEXT_SAVE_THREAD                           ;save context           ( 69 clocks) 
    1864:	0f 92       	push	r0
    1866:	0f b6       	in	r0, 0x3f	; 63
    1868:	f8 94       	cli
    186a:	0f 92       	push	r0
    186c:	1f 92       	push	r1
    186e:	11 24       	eor	r1, r1
    1870:	2f 92       	push	r2
    1872:	3f 92       	push	r3
    1874:	4f 92       	push	r4
    1876:	5f 92       	push	r5
    1878:	6f 92       	push	r6
    187a:	7f 92       	push	r7
    187c:	8f 92       	push	r8
    187e:	9f 92       	push	r9
    1880:	af 92       	push	r10
    1882:	bf 92       	push	r11
    1884:	cf 92       	push	r12
    1886:	df 92       	push	r13
    1888:	ef 92       	push	r14
    188a:	ff 92       	push	r15
    188c:	0f 93       	push	r16
    188e:	1f 93       	push	r17
    1890:	2f 93       	push	r18
    1892:	3f 93       	push	r19
    1894:	4f 93       	push	r20
    1896:	5f 93       	push	r21
    1898:	6f 93       	push	r22
    189a:	7f 93       	push	r23
    189c:	8f 93       	push	r24
    189e:	9f 93       	push	r25
    18a0:	af 93       	push	r26
    18a2:	bf 93       	push	r27
    18a4:	cf 93       	push	r28
    18a6:	df 93       	push	r29
    18a8:	ef 93       	push	r30
    18aa:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
    18ac:	e3 e4       	ldi	r30, 0x43	; 67
    18ae:	f1 e0       	ldi	r31, 0x01	; 1
    18b0:	20 91 3a 01 	lds	r18, 0x013A
    18b4:	22 0f       	add	r18, r18
    18b6:	e2 0f       	add	r30, r18
    18b8:	20 e0       	ldi	r18, 0x00	; 0
    18ba:	f2 1f       	adc	r31, r18
    18bc:	2d b7       	in	r18, 0x3d	; 61
    18be:	3e b7       	in	r19, 0x3e	; 62
    18c0:	20 83       	st	Z, r18
    18c2:	31 83       	std	Z+1, r19	; 0x01
		;create next task wakeup time (args R25:R24)                                           
		LDI   R30                , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
    18c4:	e9 e7       	ldi	r30, 0x79	; 121
		LDI   R31                , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
    18c6:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_WORD                            ;offset calc            (  6 clocks) 
    18c8:	20 91 3a 01 	lds	r18, 0x013A
    18cc:	22 0f       	add	r18, r18
    18ce:	e2 0f       	add	r30, r18
    18d0:	20 e0       	ldi	r18, 0x00	; 0
    18d2:	f2 1f       	adc	r31, r18
		STD   Z+0                , R24                    ;save sleep time low    (  2 clocks) 
    18d4:	80 83       	st	Z, r24
		STD   Z+1                , R25                    ;save sleep time high   (  2 clocks) 
    18d6:	91 83       	std	Z+1, r25	; 0x01
		;update task scheduler status as blocked                                               
		LDI   R30                , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    18d8:	e5 e6       	ldi	r30, 0x65	; 101
		LDI   R31                , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    18da:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
    18dc:	20 91 3a 01 	lds	r18, 0x013A
    18e0:	e2 0f       	add	r30, r18
    18e2:	20 e0       	ldi	r18, 0x00	; 0
    18e4:	f2 1f       	adc	r31, r18
        LDI   R18                , TASK_BLOCKED           ;block task until cnt=0 (  1 clock ) 
    18e6:	20 e0       	ldi	r18, 0x00	; 0
		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
    18e8:	20 83       	st	Z, r18
		;run scheduler, load next task sp, restore context                                     
		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
    18ea:	81 e0       	ldi	r24, 0x01	; 1
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    18ec:	2f ef       	ldi	r18, 0xFF	; 255
    18ee:	20 93 3c 01 	sts	0x013C, r18
    18f2:	20 e0       	ldi	r18, 0x00	; 0
    18f4:	20 93 3d 01 	sts	0x013D, r18
    18f8:	58 2f       	mov	r21, r24

000018fa <_KER_SCH_LOOP57>:
    18fa:	20 93 3a 01 	sts	0x013A, r18
    18fe:	85 2f       	mov	r24, r21
    1900:	e9 e7       	ldi	r30, 0x79	; 121
    1902:	f1 e0       	ldi	r31, 0x01	; 1
    1904:	20 91 3a 01 	lds	r18, 0x013A
    1908:	22 0f       	add	r18, r18
    190a:	e2 0f       	add	r30, r18
    190c:	20 e0       	ldi	r18, 0x00	; 0
    190e:	f2 1f       	adc	r31, r18
    1910:	20 81       	ld	r18, Z
    1912:	31 81       	ldd	r19, Z+1	; 0x01
    1914:	42 2f       	mov	r20, r18
    1916:	43 2b       	or	r20, r19
    1918:	59 f0       	breq	.+22     	; 0x1930 <_VAL_NULL58>
    191a:	81 30       	cpi	r24, 0x01	; 1
    191c:	99 f0       	breq	.+38     	; 0x1944 <_VAL_NOT_NULL58>
    191e:	41 e0       	ldi	r20, 0x01	; 1
    1920:	24 1b       	sub	r18, r20
    1922:	40 e0       	ldi	r20, 0x00	; 0
    1924:	34 0b       	sbc	r19, r20
    1926:	20 83       	st	Z, r18
    1928:	31 83       	std	Z+1, r19	; 0x01
    192a:	42 2f       	mov	r20, r18
    192c:	43 2b       	or	r20, r19
    192e:	51 f4       	brne	.+20     	; 0x1944 <_VAL_NOT_NULL58>

00001930 <_VAL_NULL58>:
    1930:	e5 e6       	ldi	r30, 0x65	; 101
    1932:	f1 e0       	ldi	r31, 0x01	; 1
    1934:	20 91 3a 01 	lds	r18, 0x013A
    1938:	e2 0f       	add	r30, r18
    193a:	20 e0       	ldi	r18, 0x00	; 0
    193c:	f2 1f       	adc	r31, r18
    193e:	81 e0       	ldi	r24, 0x01	; 1
    1940:	80 83       	st	Z, r24
    1942:	08 c0       	rjmp	.+16     	; 0x1954 <_EXIT_SLP_TIME58>

00001944 <_VAL_NOT_NULL58>:
    1944:	e5 e6       	ldi	r30, 0x65	; 101
    1946:	f1 e0       	ldi	r31, 0x01	; 1
    1948:	20 91 3a 01 	lds	r18, 0x013A
    194c:	e2 0f       	add	r30, r18
    194e:	20 e0       	ldi	r18, 0x00	; 0
    1950:	f2 1f       	adc	r31, r18
    1952:	80 81       	ld	r24, Z

00001954 <_EXIT_SLP_TIME58>:
    1954:	81 30       	cpi	r24, 0x01	; 1
    1956:	19 f0       	breq	.+6      	; 0x195e <_KER_CALC_PRIO57>
    1958:	84 30       	cpi	r24, 0x04	; 4
    195a:	09 f0       	breq	.+2      	; 0x195e <_KER_CALC_PRIO57>
    195c:	12 c0       	rjmp	.+36     	; 0x1982 <_KER_SCH_NEXT57>

0000195e <_KER_CALC_PRIO57>:
    195e:	ef e6       	ldi	r30, 0x6F	; 111
    1960:	f1 e0       	ldi	r31, 0x01	; 1
    1962:	20 e0       	ldi	r18, 0x00	; 0
    1964:	80 91 3a 01 	lds	r24, 0x013A
    1968:	e8 0f       	add	r30, r24
    196a:	f2 1f       	adc	r31, r18
    196c:	80 81       	ld	r24, Z
    196e:	20 91 3c 01 	lds	r18, 0x013C
    1972:	82 17       	cp	r24, r18
    1974:	30 f4       	brcc	.+12     	; 0x1982 <_KER_SCH_NEXT57>
    1976:	80 93 3c 01 	sts	0x013C, r24
    197a:	20 91 3a 01 	lds	r18, 0x013A
    197e:	20 93 3d 01 	sts	0x013D, r18

00001982 <_KER_SCH_NEXT57>:
    1982:	20 91 3a 01 	lds	r18, 0x013A
    1986:	23 95       	inc	r18
    1988:	30 91 3b 01 	lds	r19, 0x013B
    198c:	23 17       	cp	r18, r19
    198e:	08 f4       	brcc	.+2      	; 0x1992 <_KER_SCH_EXIT57>
    1990:	b4 cf       	rjmp	.-152    	; 0x18fa <_KER_SCH_LOOP57>

00001992 <_KER_SCH_EXIT57>:
    1992:	20 91 3d 01 	lds	r18, 0x013D
    1996:	20 93 3a 01 	sts	0x013A, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    199a:	e3 e4       	ldi	r30, 0x43	; 67
    199c:	f1 e0       	ldi	r31, 0x01	; 1
    199e:	20 91 3a 01 	lds	r18, 0x013A
    19a2:	22 0f       	add	r18, r18
    19a4:	e2 0f       	add	r30, r18
    19a6:	20 e0       	ldi	r18, 0x00	; 0
    19a8:	f2 1f       	adc	r31, r18
    19aa:	20 81       	ld	r18, Z
    19ac:	31 81       	ldd	r19, Z+1	; 0x01
    19ae:	2d bf       	out	0x3d, r18	; 61
    19b0:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
    19b2:	ff 91       	pop	r31
    19b4:	ef 91       	pop	r30
    19b6:	df 91       	pop	r29
    19b8:	cf 91       	pop	r28
    19ba:	bf 91       	pop	r27
    19bc:	af 91       	pop	r26
    19be:	9f 91       	pop	r25
    19c0:	8f 91       	pop	r24
    19c2:	7f 91       	pop	r23
    19c4:	6f 91       	pop	r22
    19c6:	5f 91       	pop	r21
    19c8:	4f 91       	pop	r20
    19ca:	3f 91       	pop	r19
    19cc:	2f 91       	pop	r18
    19ce:	1f 91       	pop	r17
    19d0:	0f 91       	pop	r16
    19d2:	ff 90       	pop	r15
    19d4:	ef 90       	pop	r14
    19d6:	df 90       	pop	r13
    19d8:	cf 90       	pop	r12
    19da:	bf 90       	pop	r11
    19dc:	af 90       	pop	r10
    19de:	9f 90       	pop	r9
    19e0:	8f 90       	pop	r8
    19e2:	7f 90       	pop	r7
    19e4:	6f 90       	pop	r6
    19e6:	5f 90       	pop	r5
    19e8:	4f 90       	pop	r4
    19ea:	3f 90       	pop	r3
    19ec:	2f 90       	pop	r2
    19ee:	1f 90       	pop	r1
    19f0:	0f 90       	pop	r0
    19f2:	0f be       	out	0x3f, r0	; 63
    19f4:	0f 90       	pop	r0
    19f6:	78 94       	sei
		RET                                               ;return from subroutine (  4 clocks) 
    19f8:	08 95       	ret

000019fa <Kernel_Task_Constant_Latency>:
;arg registers           : R25:R24(SleepTime)                                                  
;return registers        : None                                                                
;unsafe access registers : R18, R24, R25, R30(ZL), R31(ZH)                                     
Kernel_Task_Constant_Latency:                             ;total 3.50uS @8MHz     ( 28 clocks) 
		;create next task wakeup time (args R25:R24)                                           
		CLI                                               ;disable interrupt      (  1 clock ) 
    19fa:	f8 94       	cli
		LDI   R30                , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
    19fc:	e9 e7       	ldi	r30, 0x79	; 121
		LDI   R31                , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
    19fe:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_WORD                            ;offset calc            (  6 clocks) 
    1a00:	20 91 3a 01 	lds	r18, 0x013A
    1a04:	22 0f       	add	r18, r18
    1a06:	e2 0f       	add	r30, r18
    1a08:	20 e0       	ldi	r18, 0x00	; 0
    1a0a:	f2 1f       	adc	r31, r18
		STD   Z+0                , R24                    ;save sleep time low    (  2 clocks) 
    1a0c:	80 83       	st	Z, r24
		STD   Z+1                , R25                    ;save sleep time high   (  2 clocks) 
    1a0e:	91 83       	std	Z+1, r25	; 0x01
		;update task scheduler status as constant latency                                      
		LDI   R30                , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    1a10:	e5 e6       	ldi	r30, 0x65	; 101
		LDI   R31                , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    1a12:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
    1a14:	20 91 3a 01 	lds	r18, 0x013A
    1a18:	e2 0f       	add	r30, r18
    1a1a:	20 e0       	ldi	r18, 0x00	; 0
    1a1c:	f2 1f       	adc	r31, r18
        LDI   R18                , TASK_CONS_LAT          ;save as cons_lat       (  1 clock ) 
    1a1e:	24 e0       	ldi	r18, 0x04	; 4
		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
    1a20:	20 83       	st	Z, r18
		SEI                                               ;enable interrupt       (  1 clock ) 
    1a22:	78 94       	sei
		RET                                               ;return from subroutine (  4 clocks) 
    1a24:	08 95       	ret

00001a26 <Kernel_Task_Constant_Latency_Sleep>:
;arg registers           : R25:R24(SleepTime)                                                  
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
Kernel_Task_Constant_Latency_Sleep:                       ;total 35.75uS @8MHz    (286 clocks) 
		;save current context                                                                  
        KER_CONTEXT_SAVE_THREAD                           ;save context           ( 69 clocks) 
    1a26:	0f 92       	push	r0
    1a28:	0f b6       	in	r0, 0x3f	; 63
    1a2a:	f8 94       	cli
    1a2c:	0f 92       	push	r0
    1a2e:	1f 92       	push	r1
    1a30:	11 24       	eor	r1, r1
    1a32:	2f 92       	push	r2
    1a34:	3f 92       	push	r3
    1a36:	4f 92       	push	r4
    1a38:	5f 92       	push	r5
    1a3a:	6f 92       	push	r6
    1a3c:	7f 92       	push	r7
    1a3e:	8f 92       	push	r8
    1a40:	9f 92       	push	r9
    1a42:	af 92       	push	r10
    1a44:	bf 92       	push	r11
    1a46:	cf 92       	push	r12
    1a48:	df 92       	push	r13
    1a4a:	ef 92       	push	r14
    1a4c:	ff 92       	push	r15
    1a4e:	0f 93       	push	r16
    1a50:	1f 93       	push	r17
    1a52:	2f 93       	push	r18
    1a54:	3f 93       	push	r19
    1a56:	4f 93       	push	r20
    1a58:	5f 93       	push	r21
    1a5a:	6f 93       	push	r22
    1a5c:	7f 93       	push	r23
    1a5e:	8f 93       	push	r24
    1a60:	9f 93       	push	r25
    1a62:	af 93       	push	r26
    1a64:	bf 93       	push	r27
    1a66:	cf 93       	push	r28
    1a68:	df 93       	push	r29
    1a6a:	ef 93       	push	r30
    1a6c:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
    1a6e:	e3 e4       	ldi	r30, 0x43	; 67
    1a70:	f1 e0       	ldi	r31, 0x01	; 1
    1a72:	20 91 3a 01 	lds	r18, 0x013A
    1a76:	22 0f       	add	r18, r18
    1a78:	e2 0f       	add	r30, r18
    1a7a:	20 e0       	ldi	r18, 0x00	; 0
    1a7c:	f2 1f       	adc	r31, r18
    1a7e:	2d b7       	in	r18, 0x3d	; 61
    1a80:	3e b7       	in	r19, 0x3e	; 62
    1a82:	20 83       	st	Z, r18
    1a84:	31 83       	std	Z+1, r19	; 0x01
		;update task scheduler status as blocked                                               
		LDI   R30                , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    1a86:	e5 e6       	ldi	r30, 0x65	; 101
		LDI   R31                , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    1a88:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
    1a8a:	20 91 3a 01 	lds	r18, 0x013A
    1a8e:	e2 0f       	add	r30, r18
    1a90:	20 e0       	ldi	r18, 0x00	; 0
    1a92:	f2 1f       	adc	r31, r18
        LDI   R18                , TASK_BLOCKED           ;blocked until cnt=0    (  1 clock ) 
    1a94:	20 e0       	ldi	r18, 0x00	; 0
		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
    1a96:	20 83       	st	Z, r18
		;run scheduler, load next task sp, restore context                                     
		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
    1a98:	81 e0       	ldi	r24, 0x01	; 1
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    1a9a:	2f ef       	ldi	r18, 0xFF	; 255
    1a9c:	20 93 3c 01 	sts	0x013C, r18
    1aa0:	20 e0       	ldi	r18, 0x00	; 0
    1aa2:	20 93 3d 01 	sts	0x013D, r18
    1aa6:	58 2f       	mov	r21, r24

00001aa8 <_KER_SCH_LOOP76>:
    1aa8:	20 93 3a 01 	sts	0x013A, r18
    1aac:	85 2f       	mov	r24, r21
    1aae:	e9 e7       	ldi	r30, 0x79	; 121
    1ab0:	f1 e0       	ldi	r31, 0x01	; 1
    1ab2:	20 91 3a 01 	lds	r18, 0x013A
    1ab6:	22 0f       	add	r18, r18
    1ab8:	e2 0f       	add	r30, r18
    1aba:	20 e0       	ldi	r18, 0x00	; 0
    1abc:	f2 1f       	adc	r31, r18
    1abe:	20 81       	ld	r18, Z
    1ac0:	31 81       	ldd	r19, Z+1	; 0x01
    1ac2:	42 2f       	mov	r20, r18
    1ac4:	43 2b       	or	r20, r19
    1ac6:	59 f0       	breq	.+22     	; 0x1ade <_VAL_NULL77>
    1ac8:	81 30       	cpi	r24, 0x01	; 1
    1aca:	99 f0       	breq	.+38     	; 0x1af2 <_VAL_NOT_NULL77>
    1acc:	41 e0       	ldi	r20, 0x01	; 1
    1ace:	24 1b       	sub	r18, r20
    1ad0:	40 e0       	ldi	r20, 0x00	; 0
    1ad2:	34 0b       	sbc	r19, r20
    1ad4:	20 83       	st	Z, r18
    1ad6:	31 83       	std	Z+1, r19	; 0x01
    1ad8:	42 2f       	mov	r20, r18
    1ada:	43 2b       	or	r20, r19
    1adc:	51 f4       	brne	.+20     	; 0x1af2 <_VAL_NOT_NULL77>

00001ade <_VAL_NULL77>:
    1ade:	e5 e6       	ldi	r30, 0x65	; 101
    1ae0:	f1 e0       	ldi	r31, 0x01	; 1
    1ae2:	20 91 3a 01 	lds	r18, 0x013A
    1ae6:	e2 0f       	add	r30, r18
    1ae8:	20 e0       	ldi	r18, 0x00	; 0
    1aea:	f2 1f       	adc	r31, r18
    1aec:	81 e0       	ldi	r24, 0x01	; 1
    1aee:	80 83       	st	Z, r24
    1af0:	08 c0       	rjmp	.+16     	; 0x1b02 <_EXIT_SLP_TIME77>

00001af2 <_VAL_NOT_NULL77>:
    1af2:	e5 e6       	ldi	r30, 0x65	; 101
    1af4:	f1 e0       	ldi	r31, 0x01	; 1
    1af6:	20 91 3a 01 	lds	r18, 0x013A
    1afa:	e2 0f       	add	r30, r18
    1afc:	20 e0       	ldi	r18, 0x00	; 0
    1afe:	f2 1f       	adc	r31, r18
    1b00:	80 81       	ld	r24, Z

00001b02 <_EXIT_SLP_TIME77>:
    1b02:	81 30       	cpi	r24, 0x01	; 1
    1b04:	19 f0       	breq	.+6      	; 0x1b0c <_KER_CALC_PRIO76>
    1b06:	84 30       	cpi	r24, 0x04	; 4
    1b08:	09 f0       	breq	.+2      	; 0x1b0c <_KER_CALC_PRIO76>
    1b0a:	12 c0       	rjmp	.+36     	; 0x1b30 <_KER_SCH_NEXT76>

00001b0c <_KER_CALC_PRIO76>:
    1b0c:	ef e6       	ldi	r30, 0x6F	; 111
    1b0e:	f1 e0       	ldi	r31, 0x01	; 1
    1b10:	20 e0       	ldi	r18, 0x00	; 0
    1b12:	80 91 3a 01 	lds	r24, 0x013A
    1b16:	e8 0f       	add	r30, r24
    1b18:	f2 1f       	adc	r31, r18
    1b1a:	80 81       	ld	r24, Z
    1b1c:	20 91 3c 01 	lds	r18, 0x013C
    1b20:	82 17       	cp	r24, r18
    1b22:	30 f4       	brcc	.+12     	; 0x1b30 <_KER_SCH_NEXT76>
    1b24:	80 93 3c 01 	sts	0x013C, r24
    1b28:	20 91 3a 01 	lds	r18, 0x013A
    1b2c:	20 93 3d 01 	sts	0x013D, r18

00001b30 <_KER_SCH_NEXT76>:
    1b30:	20 91 3a 01 	lds	r18, 0x013A
    1b34:	23 95       	inc	r18
    1b36:	30 91 3b 01 	lds	r19, 0x013B
    1b3a:	23 17       	cp	r18, r19
    1b3c:	08 f4       	brcc	.+2      	; 0x1b40 <_KER_SCH_EXIT76>
    1b3e:	b4 cf       	rjmp	.-152    	; 0x1aa8 <_KER_SCH_LOOP76>

00001b40 <_KER_SCH_EXIT76>:
    1b40:	20 91 3d 01 	lds	r18, 0x013D
    1b44:	20 93 3a 01 	sts	0x013A, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    1b48:	e3 e4       	ldi	r30, 0x43	; 67
    1b4a:	f1 e0       	ldi	r31, 0x01	; 1
    1b4c:	20 91 3a 01 	lds	r18, 0x013A
    1b50:	22 0f       	add	r18, r18
    1b52:	e2 0f       	add	r30, r18
    1b54:	20 e0       	ldi	r18, 0x00	; 0
    1b56:	f2 1f       	adc	r31, r18
    1b58:	20 81       	ld	r18, Z
    1b5a:	31 81       	ldd	r19, Z+1	; 0x01
    1b5c:	2d bf       	out	0x3d, r18	; 61
    1b5e:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
    1b60:	ff 91       	pop	r31
    1b62:	ef 91       	pop	r30
    1b64:	df 91       	pop	r29
    1b66:	cf 91       	pop	r28
    1b68:	bf 91       	pop	r27
    1b6a:	af 91       	pop	r26
    1b6c:	9f 91       	pop	r25
    1b6e:	8f 91       	pop	r24
    1b70:	7f 91       	pop	r23
    1b72:	6f 91       	pop	r22
    1b74:	5f 91       	pop	r21
    1b76:	4f 91       	pop	r20
    1b78:	3f 91       	pop	r19
    1b7a:	2f 91       	pop	r18
    1b7c:	1f 91       	pop	r17
    1b7e:	0f 91       	pop	r16
    1b80:	ff 90       	pop	r15
    1b82:	ef 90       	pop	r14
    1b84:	df 90       	pop	r13
    1b86:	cf 90       	pop	r12
    1b88:	bf 90       	pop	r11
    1b8a:	af 90       	pop	r10
    1b8c:	9f 90       	pop	r9
    1b8e:	8f 90       	pop	r8
    1b90:	7f 90       	pop	r7
    1b92:	6f 90       	pop	r6
    1b94:	5f 90       	pop	r5
    1b96:	4f 90       	pop	r4
    1b98:	3f 90       	pop	r3
    1b9a:	2f 90       	pop	r2
    1b9c:	1f 90       	pop	r1
    1b9e:	0f 90       	pop	r0
    1ba0:	0f be       	out	0x3f, r0	; 63
    1ba2:	0f 90       	pop	r0
    1ba4:	78 94       	sei
		RET                                               ;return from subroutine (  4 clocks) 
    1ba6:	08 95       	ret

00001ba8 <Kernel_PreSleep_Hook>:
;used registers          : R24, R25, R30(ZL), R31(ZH)                                          
;arg registers           : R25:R24(FunctionPtr)                                                
;return registers        : None                                                                
;unsafe access registers : R24, R25, R30(ZL), R31(ZH)                                          
Kernel_PreSleep_Hook:                                     ;total 1.00uS @8MHz     (  8 clocks) 
        MOVW  R30                , R24                    ;move pointer to Z      (  1 clock ) 
    1ba8:	fc 01       	movw	r30, r24
		ICALL                                             ;indirect call          (  3 clocks) 
    1baa:	09 95       	icall
		RET                                               ;return from subroutine (  4 clocks) 
    1bac:	08 95       	ret

00001bae <Kernel_Clock_Prescale>:
;used registers          : R18, R24                                                            
;arg registers           : R24(prescaler reg val)                                              
;return registers        : None                                                                
;unsafe access registers : R18, R24                                                            
Kernel_Clock_Prescale:                                    ;total 1.75uS @8MHz     ( 14 clocks) 
        LDS   R18                , SRSREG                 ;load sreg              (  2 clocks)
    1bae:	20 91 5f 00 	lds	r18, 0x005F
		CLI                                               ;disable interrupt      (  1 clock )
    1bb2:	f8 94       	cli
		LDI   R19                , 0x80                   ;set CLKPCE             (  1 clock ) 
    1bb4:	30 e8       	ldi	r19, 0x80	; 128
		STS   SRCLKPR            , R19                    ;store val              (  2 clocks) 
    1bb6:	30 93 61 00 	sts	0x0061, r19
		STS   SRCLKPR            , R24                    ;store val              (  2 clocks)
    1bba:	80 93 61 00 	sts	0x0061, r24
        STS   SRSREG             , R18                    ;store val              (  2 clocks) 
    1bbe:	20 93 5f 00 	sts	0x005F, r18
		RET                                               ;return from subroutine (  4 clocks) 
    1bc2:	08 95       	ret

00001bc4 <Kernel_Task_Sleep_Time_Get>:
;used registers          : R18, R24, R25, R30(ZL), R31(ZH)                                     
;arg registers           : R24(TaskID)                                                         
;return registers        : R25:R24(SleepTime)                                                  
;unsafe access registers : R18, R24, R25, R30(ZL), R31(ZH)                                     
Kernel_Task_Sleep_Time_Get:                               ;total 1.88uS @8MHz     ( 15 clocks) 
		MOV   R18                , R24                    ;copy                   (  1 clock ) 
    1bc4:	28 2f       	mov	r18, r24
		LSL   R18                                         ;x2                     (  1 clock ) 
    1bc6:	22 0f       	add	r18, r18
		LDI   R30                , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
    1bc8:	e9 e7       	ldi	r30, 0x79	; 121
		LDI   R31                , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
    1bca:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   R30                , R18                    ;add low bytes          (  1 clock ) 
    1bcc:	e2 0f       	add	r30, r18
		LDI   R18                , 0x00                   ;load 0                 (  1 clock ) 
    1bce:	20 e0       	ldi	r18, 0x00	; 0
		ADC   R31                , R18                    ;add high byte+carry    (  1 clock ) 
    1bd0:	f2 1f       	adc	r31, r18
		LDD   R24                , Z+0                    ;load sleep time        (  2 clocks) 
    1bd2:	80 81       	ld	r24, Z
		LDD   R25                , Z+1                    ;load sleep time        (  2 clocks) 
    1bd4:	91 81       	ldd	r25, Z+1	; 0x01
		RET                                               ;return from subroutine (  4 clocks) 
    1bd6:	08 95       	ret

00001bd8 <Kernel_Task_Status_Get>:
;used registers          : R18, R24, R30(ZL), R31(ZH)                                          
;arg registers           : R24(TaskID)                                                         
;return registers        : R24(TaskSts)                                                        
;unsafe access registers : R18, R24, R30(ZL), R31(ZH)                                          
Kernel_Task_Status_Get:                                   ;total 1.50uS @8MHz     ( 12 clocks) 
		MOV   R18                , R24                    ;copy                   (  1 clock ) 
    1bd8:	28 2f       	mov	r18, r24
		LDI   R30                , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    1bda:	e5 e6       	ldi	r30, 0x65	; 101
		LDI   R31                , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    1bdc:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   R30                , R18                    ;add low bytes          (  1 clock ) 
    1bde:	e2 0f       	add	r30, r18
		LDI   R18                , 0x00                   ;load 0                 (  1 clock ) 
    1be0:	20 e0       	ldi	r18, 0x00	; 0
		ADC   R31                , R18                    ;add high byte+carry    (  1 clock ) 
    1be2:	f2 1f       	adc	r31, r18
		LD    R24                , Z                      ;load task status       (  2 clocks) 
    1be4:	80 81       	ld	r24, Z
		RET                                               ;return from subroutine (  4 clocks) 
    1be6:	08 95       	ret

00001be8 <Kernel_NTask_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(NTask)                                                          
;unsafe access registers : R24                                                                 
Kernel_NTask_Get:                                         ;total 0.75uS @8MHz     (  6 clocks) 
		LDS   R24                 , KerBase+OFB_NTSK      ;load ntask             (  2 clock ) 
    1be8:	80 91 3b 01 	lds	r24, 0x013B
		RET                                               ;return from subroutine (  4 clocks) 
    1bec:	08 95       	ret

00001bee <Kernel_Task_Prio_Get>:
;arg registers           : R24(TaskID)                                                         
;return registers        : R24(TaskPriority)                                                   
;unsafe access registers : R18, R24, R30(ZL), R31(ZH)                                          
Kernel_Task_Prio_Get:                                     ;total 1.50uS @8MHz     ( 12 clocks) 
		;get priority of the task id, arg (task_id->R24), return R24                           
		MOV   R18                , R24                    ;copy task_id           (  1 clock ) 
    1bee:	28 2f       	mov	r18, r24
		LDI   R30                , lo8(KerSchPr)          ;load low byte          (  1 clock ) 
    1bf0:	ef e6       	ldi	r30, 0x6F	; 111
		LDI   R31                , hi8(KerSchPr)          ;load high byte         (  1 clock ) 
    1bf2:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   R30                , R18                    ;add low bytes          (  1 clock ) 
    1bf4:	e2 0f       	add	r30, r18
		LDI   R18                , 0x00                   ;clear reg              (  1 clock ) 
    1bf6:	20 e0       	ldi	r18, 0x00	; 0
		ADC   R31                , R18                    ;add high byte+carry    (  1 clock ) 
    1bf8:	f2 1f       	adc	r31, r18
		LD    R24                , Z                      ;load priority          (  2 clocks) 
    1bfa:	80 81       	ld	r24, Z
		RET                                               ;return from subroutine (  4 clocks) 
    1bfc:	08 95       	ret

00001bfe <Kernel_Lowest_Prio_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(LowestPriorityVal)                                              
;unsafe access registers : R24                                                                 
Kernel_Lowest_Prio_Get:                                   ;total 0.75uS @8MHz     (  6 clocks) 
		LDS   R24                , KerBase+OFB_LPR        ;load lowest priority   (  2 clocks) 
    1bfe:	80 91 3c 01 	lds	r24, 0x013C
		RET                                               ;return from subroutine (  4 clocks) 
    1c02:	08 95       	ret

00001c04 <Kernel_High_Prio_Task_ID_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(HighstPriorityTaskID)->UserTaskID (Excluding Idle Task)         
;unsafe access registers : R24                                                                 
Kernel_High_Prio_Task_ID_Get:                             ;total 0.88uS @8MHz     (  7 clocks) 
		LDS   R24                , KerBase+OFB_PTID       ;load priority tak_id   (  2 clocks) 
    1c04:	80 91 3d 01 	lds	r24, 0x013D
		DEC   R24                                         ;decrement by 1         (  1 clock ) 
    1c08:	8a 95       	dec	r24
		RET                                               ;return from subroutine (  4 clocks) 
    1c0a:	08 95       	ret

00001c0c <Kernel_Abs_High_Prio_Task_ID_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(HighstPriorityTaskID)->AbsoluteTaskID (Including Idle Task)     
;unsafe access registers : R24                                                                 
Kernel_Abs_High_Prio_Task_ID_Get:                         ;total 0.75uS @8MHz     (  6 clocks) 
		LDS   R24                , KerBase+OFB_PTID       ;load priority tak_id   (  2 clocks) 
    1c0c:	80 91 3d 01 	lds	r24, 0x013D
		RET                                               ;return from subroutine (  4 clocks) 
    1c10:	08 95       	ret

00001c12 <Kernel_CPU_Usage_Get>:
;arg registers           : None                                                                
;return registers        : R24(CurrentCpuUsage)->In percentage                                 
;unsafe access registers : R24                                                                 
Kernel_CPU_Usage_Get:                                     ;total 0.75uS @8MHz     (  6 clocks) 
		;get cpu usage, return R24                                                             
		LDS   R24                , KerBase+OFB_USAGE      ;load cpu usage         (  2 clocks) 
    1c12:	80 91 40 01 	lds	r24, 0x0140
		RET                                               ;return from subroutine (  4 clocks) 
    1c16:	08 95       	ret

00001c18 <Kernel_Tick_Val_Get>:
;used registers          : R22, R23, R24, R25                                                  
;arg registers           : None                                                                
;return registers        : R25:R22(TickVal)                                                    
;unsafe access registers : R22, R23, R24, R25                                                  
Kernel_Tick_Val_Get:                                      ;total 0.75uS @8MHz     (  6 clocks) 
        IN    R18                , IOSREG                 ;save SREG              (  1 clock ) 
    1c18:	2f b7       	in	r18, 0x3f	; 63
		CLI                                               ;disable interrupt      (  1 clock ) 
    1c1a:	f8 94       	cli
		LDS   R22                , KerBase+OFB_TICK0      ;load tick count        (  2 clocks) 
    1c1c:	60 91 33 01 	lds	r22, 0x0133
		LDS   R23                , KerBase+OFB_TICK1      ;load tick count        (  2 clocks) 
    1c20:	70 91 34 01 	lds	r23, 0x0134
		LDS   R24                , KerBase+OFB_TICK2      ;load tick count        (  2 clocks) 
    1c24:	80 91 35 01 	lds	r24, 0x0135
		LDS   R25                , KerBase+OFB_TICK3      ;load tick count        (  2 clocks) 
    1c28:	90 91 36 01 	lds	r25, 0x0136
		OUT   IOSREG             , R18                    ;restore SREG           (  1 clock ) 
    1c2c:	2f bf       	out	0x3f, r18	; 63
		RET                                               ;return from subroutine (  4 clocks) 
    1c2e:	08 95       	ret

00001c30 <Debug_Init>:


;;===================================debug init starting====================================;; 
Debug_Init:                                               ;total 2.38uS @8MHz     ( 19 clocks) 
        ;init registers for UART0 (Arg R25:R24->UBRRH:UBRRL)                                   
		LDI   R18                , (1<<1)                 ;mask U2x               (  1 clock ) 
    1c30:	22 e0       	ldi	r18, 0x02	; 2
		STS   SRUCSR0A           , R18                    ;load val to UCSR0A     (  2 clocks) 
    1c32:	20 93 c0 00 	sts	0x00C0, r18
		MOV   R18                , R25                    ;copy R25->baud rate H  (  1 clock ) 
    1c36:	29 2f       	mov	r18, r25
		STS   SRUBRR0H           , R18                    ;load val to UBRR0H     (  2 clocks) 
    1c38:	20 93 c5 00 	sts	0x00C5, r18
		MOV   R18                , R24                    ;copy R24->baud rate L  (  1 clock ) 
    1c3c:	28 2f       	mov	r18, r24
		STS   SRUBRR0L           , R18                    ;load val to UBRR0L     (  2 clocks) 
    1c3e:	20 93 c4 00 	sts	0x00C4, r18
		LDI   R18                , (1<<1)|(1<<2)          ;config 8 data bit      (  1 clock ) 
    1c42:	26 e0       	ldi	r18, 0x06	; 6
		STS   SRUCSR0C           , R18                    ;load val to UCSR0C     (  2 clocks) 
    1c44:	20 93 c2 00 	sts	0x00C2, r18
		LDI   R18                , (1<<3)                 ;enable tx              (  1 clock ) 
    1c48:	28 e0       	ldi	r18, 0x08	; 8
		STS   SRUCSR0B           , R18                    ;load val to UCSR0B     (  2 clocks) 
    1c4a:	20 93 c1 00 	sts	0x00C1, r18
        RET                                               ;return from subroutine (  4 clocks) 
    1c4e:	08 95       	ret

00001c50 <Debug_Tx_Byte>:


;;====================================debug tx starting=====================================;; 
Debug_Tx_Byte:                                            ;total 2.00uS+LT @8MHz  ( 16 clocks) 
		;write single byte to data register (Arg R24)                                          
		PUSH  R18                                         ;save reg               (  2 clocks) 
    1c50:	2f 93       	push	r18
		STS   SRUDR0             , R24                    ;load val to UDR0       (  2 clocks) 
    1c52:	80 93 c6 00 	sts	0x00C6, r24

00001c56 <__UDRE0_CLEARED>:
                                                                                               
    __UDRE0_CLEARED:                                      ;undefined loop wrt ck               
		LDS   R18                , SRUCSR0A               ;load UCSR0A to R18     (  2 clocks) 
    1c56:	20 91 c0 00 	lds	r18, 0x00C0
		SBRS  R18                , 0x05                   ;skip if UDRE0 is set   (  2 clocks) 
    1c5a:	25 ff       	sbrs	r18, 5
		RJMP  __UDRE0_CLEARED                             ;wait until UDRE0 is set(  2 clocks) 
    1c5c:	fc cf       	rjmp	.-8      	; 0x1c56 <__UDRE0_CLEARED>
		POP   R18                                         ;restore reg            (  2 clocks) 
    1c5e:	2f 91       	pop	r18
        RET                                               ;return from subroutine (  4 clocks) 
    1c60:	08 95       	ret

00001c62 <Debug_Tx_Word>:


;;==================================debug tx word starting==================================;; 
Debug_Tx_Word:                                            ;total 2.00uS+LT @8MHz  ( 16 clocks) 
		;write 2 bytes, (Arg R24, R25), Args retained                                          
		PUSH  R24                                         ;save reg               (  2 clocks) 
    1c62:	8f 93       	push	r24
		MOV   R24                , R25                    ;copy reg               (  1 clock ) 
    1c64:	89 2f       	mov	r24, r25
		CALL  Debug_Tx_Byte                               ;send via uart          ( 21 clocks) 
    1c66:	0e 94 28 0e 	call	0x1c50	; 0x1c50 <Debug_Tx_Byte>
        POP   R24                                         ;restore reg            (  2 clocks) 
    1c6a:	8f 91       	pop	r24
		CALL  Debug_Tx_Byte                               ;send via uart          ( 21 clocks) 
    1c6c:	0e 94 28 0e 	call	0x1c50	; 0x1c50 <Debug_Tx_Byte>
        RET                                               ;return from subroutine (  4 clocks) 
    1c70:	08 95       	ret

00001c72 <Debug_Tx_Byte_Conf>:


;;================================debug tx confirm starting=================================;; 
Debug_Tx_Byte_Conf:                                       ;total 2.63uS+LT @8MHz  ( 21 clocks) 
        ;write 1 byte, (Arg R24), Args retained                                                
		PUSH  R18                                         ;save reg               (  2 clocks) 
    1c72:	2f 93       	push	r18
		STS   SRUDR0             , R24                    ;load val to UDR0,      (  2 clocks) 
    1c74:	80 93 c6 00 	sts	0x00C6, r24

00001c78 <__TXC0_CLEARED>:
    __TXC0_CLEARED:                                                                            
		LDS   R18                , SRUCSR0A               ;load UCSR0A to R18,    (  2 clocks) 
    1c78:	20 91 c0 00 	lds	r18, 0x00C0
		SBRS  R18                , 0x06                   ;skip if TXC0 is set,   (  2 clocks) 
    1c7c:	26 ff       	sbrs	r18, 6
		RJMP  __TXC0_CLEARED                              ;wait until TXC0 is set (  2 clocks) 
    1c7e:	fc cf       	rjmp	.-8      	; 0x1c78 <__TXC0_CLEARED>
		LDS   R18                , SRUCSR0A               ;load UCSR0A to R18,    (  2 clocks) 
    1c80:	20 91 c0 00 	lds	r18, 0x00C0
		ORI   R18                , (1<<6)                 ;mask bit 6,            (  1 clock ) 
    1c84:	20 64       	ori	r18, 0x40	; 64
		STS   SRUCSR0A           , R18                    ;write reg with bit msk (  2 clocks) 
    1c86:	20 93 c0 00 	sts	0x00C0, r18
		POP   R18                                         ;restore reg            (  2 clocks) 
    1c8a:	2f 91       	pop	r18
        RET                                               ;return from subroutine (  4 clocks) 
    1c8c:	08 95       	ret

00001c8e <Debug_Tx_Word_Conf>:


;;==============================debug tx word confirm starting==============================;; 
Debug_Tx_Word_Conf:                                       ;total 6.38uS+LT @8MHz  ( 51 clocks) 
        ;write 2 bytes, (Arg R24, R25), Args retained                                          
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1c8e:	0e 94 39 0e 	call	0x1c72	; 0x1c72 <Debug_Tx_Byte_Conf>
		PUSH  R24                                         ;save reg               (  2 clocks) 
    1c92:	8f 93       	push	r24
		MOV   R24                , R25                    ;copy R25 to R24        (  1 clock ) 
    1c94:	89 2f       	mov	r24, r25
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1c96:	0e 94 39 0e 	call	0x1c72	; 0x1c72 <Debug_Tx_Byte_Conf>
		POP   R24                                         ;restore reg            (  2 clocks) 
    1c9a:	8f 91       	pop	r24
        RET                                               ;return from subroutine (  4 clocks) 
    1c9c:	08 95       	ret

00001c9e <Debug_Tx_DWord_Conf>:


;;==============================debug tx dword confirm starting=============================;; 
Debug_Tx_DWord_Conf:                                      ;total 12.38uS+LT @8MHz ( 99 clocks) 
        ;write 4 bytes, (Arg R22-R25), Args retained                                           
		STS   SRGPIOR1           , R24                    ;store R24 val,           (2 clocks) 
    1c9e:	80 93 4a 00 	sts	0x004A, r24
		MOV   R24                , R22                    ;copy R22 to R24          (1 clock ) 
    1ca2:	86 2f       	mov	r24, r22
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1ca4:	0e 94 39 0e 	call	0x1c72	; 0x1c72 <Debug_Tx_Byte_Conf>
		MOV   R24                , R23                    ;copy R23 to R24          (1 clock ) 
    1ca8:	87 2f       	mov	r24, r23
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1caa:	0e 94 39 0e 	call	0x1c72	; 0x1c72 <Debug_Tx_Byte_Conf>
		LDS   R24                , SRGPIOR1               ;restore R24              (2 clocks) 
    1cae:	80 91 4a 00 	lds	r24, 0x004A
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1cb2:	0e 94 39 0e 	call	0x1c72	; 0x1c72 <Debug_Tx_Byte_Conf>
		STS   SRGPIOR1           , R24                    ;store R24 val,           (2 clocks) 
    1cb6:	80 93 4a 00 	sts	0x004A, r24
		MOV   R24                , R25                    ;copy R22 to R24          (1 clock ) 
    1cba:	89 2f       	mov	r24, r25
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1cbc:	0e 94 39 0e 	call	0x1c72	; 0x1c72 <Debug_Tx_Byte_Conf>
		LDS   R24                , SRGPIOR1               ;restore R24 val,         (2 clocks) 
    1cc0:	80 91 4a 00 	lds	r24, 0x004A
        RET                                               ;return from subroutine,  (4 clocks) 
    1cc4:	08 95       	ret

00001cc6 <Debug_Tx_From_RAM>:


;;=============================debug tx confirm from ram starting===========================;; 
Debug_Tx_From_RAM:                                        ;total 4.38uS+LT @8MHz  ( 35 clocks) 
        ;print data from RAM address (Arg R24-R25)                                             
		MOV   R16                , R30                    ;copy R30 to R16          (1 clock ) 
    1cc6:	0e 2f       	mov	r16, r30
		MOV   R17                , R31                    ;copy R31 to R17          (1 clock ) 
    1cc8:	1f 2f       	mov	r17, r31
		MOV   R18                , R24                    ;copy R24 to R18          (1 clock ) 
    1cca:	28 2f       	mov	r18, r24
		MOV   R30                , R24                    ;copy R22 to R24          (1 clock ) 
    1ccc:	e8 2f       	mov	r30, r24
		MOV   R31                , R25                    ;copy R22 to R24          (1 clock ) 
    1cce:	f9 2f       	mov	r31, r25
		LD    R24                , Z                      ;load val to R24          (2 clocks) 
    1cd0:	80 81       	ld	r24, Z
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1cd2:	0e 94 39 0e 	call	0x1c72	; 0x1c72 <Debug_Tx_Byte_Conf>
		MOV   R30                , R16                    ;copy R16 to R30          (1 clock ) 
    1cd6:	e0 2f       	mov	r30, r16
		MOV   R31                , R17                    ;copy R17 to R31          (1 clock ) 
    1cd8:	f1 2f       	mov	r31, r17
		MOV   R24                , R18                    ;copy R18 to R24          (1 clock ) 
    1cda:	82 2f       	mov	r24, r18
        RET                                               ;return from subroutine,  (4 clocks) 
    1cdc:	08 95       	ret

00001cde <Debug_Tx_RAM_Area>:

;;=============================debug tx confirm ram area starting===========================;; 
Debug_Tx_RAM_Area:                                        ;5.5uS+LT x R22 @8MHz   ( 44 clocks) 
        ;print data from RAM address (arguments R24:R25, R22)                                  
	__DUMP_BYTES:                                                                              
	    CALL  Debug_Tx_From_RAM                           ;send via uart from ram              
    1cde:	0e 94 63 0e 	call	0x1cc6	; 0x1cc6 <Debug_Tx_From_RAM>
		SUBI  R24                , 0x01                   ;decrement from LSByte               
    1ce2:	81 50       	subi	r24, 0x01	; 1
        SBCI  R25                , 0x00                   ;decrement if carry                  
    1ce4:	90 40       	sbci	r25, 0x00	; 0
		SUBI  R22                , 0x01                   ;decrement                           
    1ce6:	61 50       	subi	r22, 0x01	; 1
		BRNE  __DUMP_BYTES                                                                     
    1ce8:	d1 f7       	brne	.-12     	; 0x1cde <Debug_Tx_RAM_Area>
        RET                                               ;return from subroutine,  (4 clocks) 
    1cea:	08 95       	ret

00001cec <__mulsi3>:
    1cec:	62 9f       	mul	r22, r18
    1cee:	d0 01       	movw	r26, r0
    1cf0:	73 9f       	mul	r23, r19
    1cf2:	f0 01       	movw	r30, r0
    1cf4:	82 9f       	mul	r24, r18
    1cf6:	e0 0d       	add	r30, r0
    1cf8:	f1 1d       	adc	r31, r1
    1cfa:	64 9f       	mul	r22, r20
    1cfc:	e0 0d       	add	r30, r0
    1cfe:	f1 1d       	adc	r31, r1
    1d00:	92 9f       	mul	r25, r18
    1d02:	f0 0d       	add	r31, r0
    1d04:	83 9f       	mul	r24, r19
    1d06:	f0 0d       	add	r31, r0
    1d08:	74 9f       	mul	r23, r20
    1d0a:	f0 0d       	add	r31, r0
    1d0c:	65 9f       	mul	r22, r21
    1d0e:	f0 0d       	add	r31, r0
    1d10:	99 27       	eor	r25, r25
    1d12:	72 9f       	mul	r23, r18
    1d14:	b0 0d       	add	r27, r0
    1d16:	e1 1d       	adc	r30, r1
    1d18:	f9 1f       	adc	r31, r25
    1d1a:	63 9f       	mul	r22, r19
    1d1c:	b0 0d       	add	r27, r0
    1d1e:	e1 1d       	adc	r30, r1
    1d20:	f9 1f       	adc	r31, r25
    1d22:	bd 01       	movw	r22, r26
    1d24:	cf 01       	movw	r24, r30
    1d26:	11 24       	eor	r1, r1
    1d28:	08 95       	ret

00001d2a <__udivmodsi4>:
    1d2a:	a1 e2       	ldi	r26, 0x21	; 33
    1d2c:	1a 2e       	mov	r1, r26
    1d2e:	aa 1b       	sub	r26, r26
    1d30:	bb 1b       	sub	r27, r27
    1d32:	fd 01       	movw	r30, r26
    1d34:	0d c0       	rjmp	.+26     	; 0x1d50 <__udivmodsi4_ep>

00001d36 <__udivmodsi4_loop>:
    1d36:	aa 1f       	adc	r26, r26
    1d38:	bb 1f       	adc	r27, r27
    1d3a:	ee 1f       	adc	r30, r30
    1d3c:	ff 1f       	adc	r31, r31
    1d3e:	a2 17       	cp	r26, r18
    1d40:	b3 07       	cpc	r27, r19
    1d42:	e4 07       	cpc	r30, r20
    1d44:	f5 07       	cpc	r31, r21
    1d46:	20 f0       	brcs	.+8      	; 0x1d50 <__udivmodsi4_ep>
    1d48:	a2 1b       	sub	r26, r18
    1d4a:	b3 0b       	sbc	r27, r19
    1d4c:	e4 0b       	sbc	r30, r20
    1d4e:	f5 0b       	sbc	r31, r21

00001d50 <__udivmodsi4_ep>:
    1d50:	66 1f       	adc	r22, r22
    1d52:	77 1f       	adc	r23, r23
    1d54:	88 1f       	adc	r24, r24
    1d56:	99 1f       	adc	r25, r25
    1d58:	1a 94       	dec	r1
    1d5a:	69 f7       	brne	.-38     	; 0x1d36 <__udivmodsi4_loop>
    1d5c:	60 95       	com	r22
    1d5e:	70 95       	com	r23
    1d60:	80 95       	com	r24
    1d62:	90 95       	com	r25
    1d64:	9b 01       	movw	r18, r22
    1d66:	ac 01       	movw	r20, r24
    1d68:	bd 01       	movw	r22, r26
    1d6a:	cf 01       	movw	r24, r30
    1d6c:	08 95       	ret

00001d6e <_exit>:
    1d6e:	f8 94       	cli

00001d70 <__stop_program>:
    1d70:	ff cf       	rjmp	.-2      	; 0x1d70 <__stop_program>
