//! Automatically rewritten from C to Rust
//! Source: drivers/net/phy/qcom/at803x.c
#![no_std]
#![allow(non_camel_case_types)]
#![allow(non_snake_case)]
#![allow(non_upper_case_globals)]
#![allow(dead_code)]
#![allow(unused_variables)]
#![allow(unused_mut)]

use core::ffi::*;

// --- Linux Kernel Primitives Prelude ---
pub type uid_t = u32;
pub type gid_t = u32;
pub type uid16_t = u16;
pub type gid16_t = u16;
pub type pid_t = i32;
pub type mode_t = u32;
pub type umode_t = u16;
pub type nlink_t = u32;
pub type off_t = i64;
pub type loff_t = i64;
pub type dev_t = u32;
pub type ino_t = u64;
pub type size_t = usize;
pub type ssize_t = isize;
pub type uintptr_t = usize;
pub type intptr_t = isize;
pub type ptrdiff_t = isize;
pub type clockid_t = i32;
pub type timer_t = i32;
pub type time64_t = i64;
pub type atomic_t = core::sync::atomic::AtomicI32;
pub type atomic64_t = core::sync::atomic::AtomicI64;
// ---------------------------------------


// SPDX-License-Identifier: GPL-2.0+
//
// drivers/net/phy/at803x.c
//
// Driver for Qualcomm Atheros AR803x PHY
//
// Author: Matus Ujhelyi <ujhelyi.m@gmail.com>
//

pub const AT803X_LED_CONTROL: c_uint = 0x18;
pub const AT803X_REG_CHIP_CONFIG: c_uint = 0x1f;
pub const AT803X_BT_BX_REG_SEL: c_uint = 0x8000;
pub const AT803X_MODE_CFG_MASK: c_uint = 0x0F;
pub const AT803X_MODE_CFG_BASET_RGMII: c_uint = 0x00;
pub const AT803X_MODE_CFG_BASET_SGMII: c_uint = 0x01;
pub const AT803X_MODE_CFG_BX1000_RGMII_50OHM: c_uint = 0x02;
pub const AT803X_MODE_CFG_BX1000_RGMII_75OHM: c_uint = 0x03;
pub const AT803X_MODE_CFG_BX1000_CONV_50OHM: c_uint = 0x04;
pub const AT803X_MODE_CFG_BX1000_CONV_75OHM: c_uint = 0x05;
pub const AT803X_MODE_CFG_FX100_RGMII_50OHM: c_uint = 0x06;
pub const AT803X_MODE_CFG_FX100_CONV_50OHM: c_uint = 0x07;
pub const AT803X_MODE_CFG_RGMII_AUTO_MDET: c_uint = 0x0B;
pub const AT803X_MODE_CFG_FX100_RGMII_75OHM: c_uint = 0x0E;
pub const AT803X_MODE_CFG_FX100_CONV_75OHM: c_uint = 0x0F;
pub const AT803X_PSSR: c_uint = 0x11	/*PHY-Specific Status Register*/;
pub const AT803X_PSSR_MR_AN_COMPLETE: c_uint = 0x0200;
pub const AT803X_DEBUG_REG_1F: c_uint = 0x1F;

// AT803x supports either the XTAL input pad, an internal PLL or the
// DSP as clock reference for the clock output pad. The XTAL reference
// is only used for 25 MHz output, all other frequencies need the PLL.
// The DSP as a clock reference is used in synchronous ethernet
// applications.
//
// By default the PLL is only enabled if there is a link. Otherwise
// the PHY will go into low power state and disabled the PLL. You can
// set the PLL_ON bit (see debug register 0x1f) to keep the PLL always
// enabled.
//
pub const AT803X_MMD7_CLK25M: c_uint = 0x8016;

pub const AT803X_CLK_OUT_25MHZ_XTAL: c_int = 0;
pub const AT803X_CLK_OUT_25MHZ_DSP: c_int = 1;
pub const AT803X_CLK_OUT_50MHZ_PLL: c_int = 2;
pub const AT803X_CLK_OUT_50MHZ_DSP: c_int = 3;
pub const AT803X_CLK_OUT_62_5MHZ_PLL: c_int = 4;
pub const AT803X_CLK_OUT_62_5MHZ_DSP: c_int = 5;
pub const AT803X_CLK_OUT_125MHZ_PLL: c_int = 6;
pub const AT803X_CLK_OUT_125MHZ_DSP: c_int = 7;
// The AR8035 has another mask which is compatible with the AR8031/AR8033 mask
// but doesn't support choosing between XTAL/PLL and DSP.
//

pub const AT803X_CLK_OUT_STRENGTH_FULL: c_int = 0;
pub const AT803X_CLK_OUT_STRENGTH_HALF: c_int = 1;
pub const AT803X_CLK_OUT_STRENGTH_QUARTER: c_int = 2;
pub const AT803X_MMD3_SMARTEEE_CTL1: c_uint = 0x805b;
pub const AT803X_MMD3_SMARTEEE_CTL2: c_uint = 0x805c;
pub const AT803X_MMD3_SMARTEEE_CTL3: c_uint = 0x805d;

pub const ATH9331_PHY_ID: c_uint = 0x004dd041;
pub const ATH8030_PHY_ID: c_uint = 0x004dd076;
pub const ATH8031_PHY_ID: c_uint = 0x004dd074;
pub const ATH8032_PHY_ID: c_uint = 0x004dd023;
pub const ATH8035_PHY_ID: c_uint = 0x004dd072;
pub const AT8030_PHY_ID_MASK: c_uint = 0xffffffef;
pub const IPQ5018_PHY_ID: c_uint = 0x004dd0c0;
pub const QCA9561_PHY_ID: c_uint = 0x004dd042;
pub const AT803X_PAGE_FIBER: c_int = 0;
pub const AT803X_PAGE_COPPER: c_int = 1;
// don't turn off internal PLL

// disable hibernation mode

pub const IPQ5018_PHY_FIFO_CONTROL: c_uint = 0x19;

pub const IPQ5018_PHY_DEBUG_EDAC: c_uint = 0x4380;
pub const IPQ5018_PHY_MMD1_MDAC: c_uint = 0x8100;

// MDAC and EDAC values for short cable length
pub const IPQ5018_PHY_DEBUG_EDAC_VAL: c_uint = 0x10;
pub const IPQ5018_PHY_MMD1_MDAC_VAL: c_uint = 0x10;
pub const IPQ5018_PHY_MMD1_MSE_THRESH1: c_uint = 0x1000;
pub const IPQ5018_PHY_MMD1_MSE_THRESH2: c_uint = 0x1001;
pub const IPQ5018_PHY_PCS_EEE_TX_TIMER: c_uint = 0x8008;
pub const IPQ5018_PHY_PCS_EEE_RX_TIMER: c_uint = 0x8009;
pub const IPQ5018_PHY_PCS_CDT_THRESH_CTRL3: c_uint = 0x8074;
pub const IPQ5018_PHY_PCS_CDT_THRESH_CTRL4: c_uint = 0x8075;
pub const IPQ5018_PHY_PCS_CDT_THRESH_CTRL5: c_uint = 0x8076;
pub const IPQ5018_PHY_PCS_CDT_THRESH_CTRL6: c_uint = 0x8077;
pub const IPQ5018_PHY_PCS_CDT_THRESH_CTRL7: c_uint = 0x8078;
pub const IPQ5018_PHY_PCS_CDT_THRESH_CTRL9: c_uint = 0x807a;
pub const IPQ5018_PHY_PCS_CDT_THRESH_CTRL13: c_uint = 0x807e;
pub const IPQ5018_PHY_PCS_CDT_THRESH_CTRL14: c_uint = 0x807f;
pub const IPQ5018_PHY_MMD1_MSE_THRESH1_VAL: c_uint = 0xf1;
pub const IPQ5018_PHY_MMD1_MSE_THRESH2_VAL: c_uint = 0x1f6;
pub const IPQ5018_PHY_PCS_EEE_TX_TIMER_VAL: c_uint = 0x7880;
pub const IPQ5018_PHY_PCS_EEE_RX_TIMER_VAL: c_uint = 0xc8;
pub const IPQ5018_PHY_PCS_CDT_THRESH_CTRL3_VAL: c_uint = 0xc040;
pub const IPQ5018_PHY_PCS_CDT_THRESH_CTRL4_VAL: c_uint = 0xa060;
pub const IPQ5018_PHY_PCS_CDT_THRESH_CTRL5_VAL: c_uint = 0xc040;
pub const IPQ5018_PHY_PCS_CDT_THRESH_CTRL6_VAL: c_uint = 0xa060;
pub const IPQ5018_PHY_PCS_CDT_THRESH_CTRL7_VAL: c_uint = 0xc24c;
pub const IPQ5018_PHY_PCS_CDT_THRESH_CTRL9_VAL: c_uint = 0xc060;
pub const IPQ5018_PHY_PCS_CDT_THRESH_CTRL13_VAL: c_uint = 0xb060;
pub const IPQ5018_PHY_PCS_NEAR_ECHO_THRESH_VAL: c_uint = 0x90b0;
pub const IPQ5018_PHY_DEBUG_ANA_LDO_EFUSE: c_uint = 0x1;

pub const IPQ5018_PHY_DEBUG_ANA_LDO_EFUSE_DEFAULT: c_uint = 0x50;
pub const IPQ5018_PHY_DEBUG_ANA_DAC_FILTER: c_uint = 0xa080;
    MODULE_DESCRIPTION("Qualcomm Atheros AR803x PHY driver");
    MODULE_AUTHOR("Matus Ujhelyi");
    MODULE_LICENSE("GPL");
#[repr(C)]
#[derive(Copy, Clone)]
pub struct at803x_priv {
    pub flags: c_int,
    pub clk_25m_reg: u16,
    pub clk_25m_mask: u16,
    pub smarteee_lpi_tw_1g: u8,
    pub smarteee_lpi_tw_100m: u8,
    pub is_fiber: bool,
    pub is_1000basex: bool,
    pub vddio_rdev: *mut regulator_dev,
    pub vddh_rdev: *mut regulator_dev,
}

#[repr(C)]
#[derive(Copy, Clone)]
pub struct at803x_context {
    pub bmcr: u16,
    pub advertise: u16,
    pub control1000: u16,
    pub int_enable: u16,
    pub smart_speed: u16,
    pub led_control: u16,
}

#[repr(C)]
#[derive(Copy, Clone)]
pub struct ipq5018_priv {
    pub rst: *mut reset_control,
    pub set_short_cable_dac: bool,
}

#[no_mangle]
unsafe extern "C" fn at803x_write_page(phydev: *mut phy_device, page: c_int) -> c_int {
    static int at803x_write_page(struct phy_device *phydev, int page)
    {
    int mask;
    int set;
    if (page == AT803X_PAGE_COPPER) {
    set = AT803X_BT_BX_REG_SEL;
    mask = 0;
    } else {
    set = 0;
    mask = AT803X_BT_BX_REG_SEL;
    }
    return __phy_modify(phydev, AT803X_REG_CHIP_CONFIG, mask, set);
    }
#[no_mangle]
unsafe extern "C" fn at803x_read_page(phydev: *mut phy_device) -> c_int {
    static int at803x_read_page(struct phy_device *phydev)
    {
    let mut ccr: c_int = __phy_read(phydev, AT803X_REG_CHIP_CONFIG);
    if (ccr < 0)
    return ccr;
    if (ccr & AT803X_BT_BX_REG_SEL)
    return AT803X_PAGE_COPPER;
    return AT803X_PAGE_FIBER;
    }
#[no_mangle]
unsafe extern "C" fn at803x_enable_rx_delay(phydev: *mut phy_device) -> c_int {
    static int at803x_enable_rx_delay(struct phy_device *phydev)
    {
    return at803x_debug_reg_mask(phydev, AT803X_DEBUG_ANALOG_TEST_CTRL, 0,
    AT803X_DEBUG_RX_CLK_DLY_EN);
    }
#[no_mangle]
unsafe extern "C" fn at803x_enable_tx_delay(phydev: *mut phy_device) -> c_int {
    static int at803x_enable_tx_delay(struct phy_device *phydev)
    {
    return at803x_debug_reg_mask(phydev, AT803X_DEBUG_SYSTEM_CTRL_MODE, 0,
    AT803X_DEBUG_TX_CLK_DLY_EN);
    }
#[no_mangle]
unsafe extern "C" fn at803x_disable_rx_delay(phydev: *mut phy_device) -> c_int {
    static int at803x_disable_rx_delay(struct phy_device *phydev)
    {
    return at803x_debug_reg_mask(phydev, AT803X_DEBUG_ANALOG_TEST_CTRL,
    AT803X_DEBUG_RX_CLK_DLY_EN, 0);
    }
#[no_mangle]
unsafe extern "C" fn at803x_disable_tx_delay(phydev: *mut phy_device) -> c_int {
    static int at803x_disable_tx_delay(struct phy_device *phydev)
    {
    return at803x_debug_reg_mask(phydev, AT803X_DEBUG_SYSTEM_CTRL_MODE,
    AT803X_DEBUG_TX_CLK_DLY_EN, 0);
    }
// save relevant PHY registers to private copy
    static void at803x_context_save(struct phy_device *phydev,
    struct at803x_context *context)
    {
    context.bmcr = phy_read(phydev, MII_BMCR);
    context.advertise = phy_read(phydev, MII_ADVERTISE);
    context.control1000 = phy_read(phydev, MII_CTRL1000);
    context.int_enable = phy_read(phydev, AT803X_INTR_ENABLE);
    context.smart_speed = phy_read(phydev, AT803X_SMART_SPEED);
    context.led_control = phy_read(phydev, AT803X_LED_CONTROL);
    }
// restore relevant PHY registers from private copy
    static void at803x_context_restore(struct phy_device *phydev,
    const struct at803x_context *context)
    {
    phy_write(phydev, MII_BMCR, context.bmcr);
    phy_write(phydev, MII_ADVERTISE, context.advertise);
    phy_write(phydev, MII_CTRL1000, context.control1000);
    phy_write(phydev, AT803X_INTR_ENABLE, context.int_enable);
    phy_write(phydev, AT803X_SMART_SPEED, context.smart_speed);
    phy_write(phydev, AT803X_LED_CONTROL, context.led_control);
    }
#[no_mangle]
unsafe extern "C" fn at803x_suspend(phydev: *mut phy_device) -> c_int {
    static int at803x_suspend(struct phy_device *phydev)
    {
    int value;
    int wol_enabled;
    value = phy_read(phydev, AT803X_INTR_ENABLE);
    wol_enabled = value & AT803X_INTR_ENABLE_WOL;
    if (wol_enabled)
    value = BMCR_ISOLATE;
    else
    value = BMCR_PDOWN;
    phy_modify(phydev, MII_BMCR, 0, value);
    return 0;
    }
#[no_mangle]
unsafe extern "C" fn at803x_resume(phydev: *mut phy_device) -> c_int {
    static int at803x_resume(struct phy_device *phydev)
    {
    return phy_modify(phydev, MII_BMCR, BMCR_PDOWN | BMCR_ISOLATE, 0);
    }
#[no_mangle]
unsafe extern "C" fn at803x_parse_dt(phydev: *mut phy_device) -> c_int {
    static int at803x_parse_dt(struct phy_device *phydev)
    {
    struct device_node *node = phydev.mdio.dev.of_node;
    struct at803x_priv *priv = phydev.priv;
    u32 freq, strength, tw;
    unsigned int sel;
    int ret;
    if (!IS_ENABLED(CONFIG_OF_MDIO))
    return 0;
    if (of_property_read_bool(node, "qca,disable-smarteee"))
    priv.flags |= AT803X_DISABLE_SMARTEEE;
    if (of_property_read_bool(node, "qca,disable-hibernation-mode"))
    priv.flags |= AT803X_DISABLE_HIBERNATION_MODE;
    if (!of_property_read_u32(node, "qca,smarteee-tw-us-1g", &tw)) {
    if (!tw || tw > 255) {
    phydev_err(phydev, "invalid qca,smarteee-tw-us-1g\n");
    return -EINVAL;
    }
    priv.smarteee_lpi_tw_1g = tw;
    }
    if (!of_property_read_u32(node, "qca,smarteee-tw-us-100m", &tw)) {
    if (!tw || tw > 255) {
    phydev_err(phydev, "invalid qca,smarteee-tw-us-100m\n");
    return -EINVAL;
    }
    priv.smarteee_lpi_tw_100m = tw;
    }
    ret = of_property_read_u32(node, "qca,clk-out-frequency", &freq);
    if (!ret) {
    switch (freq) {
    case 25000000:
    sel = AT803X_CLK_OUT_25MHZ_XTAL;
    break;
    case 50000000:
    sel = AT803X_CLK_OUT_50MHZ_PLL;
    break;
    case 62500000:
    sel = AT803X_CLK_OUT_62_5MHZ_PLL;
    break;
    case 125000000:
    sel = AT803X_CLK_OUT_125MHZ_PLL;
    break;
    default:
    phydev_err(phydev, "invalid qca,clk-out-frequency\n");
    return -EINVAL;
    }
    priv.clk_25m_reg |= FIELD_PREP(AT803X_CLK_OUT_MASK, sel);
    priv.clk_25m_mask |= AT803X_CLK_OUT_MASK;
    }
    ret = of_property_read_u32(node, "qca,clk-out-strength", &strength);
    if (!ret) {
    priv.clk_25m_mask |= AT803X_CLK_OUT_STRENGTH_MASK;
    switch (strength) {
    case AR803X_STRENGTH_FULL:
    priv.clk_25m_reg |= AT803X_CLK_OUT_STRENGTH_FULL;
    break;
    case AR803X_STRENGTH_HALF:
    priv.clk_25m_reg |= AT803X_CLK_OUT_STRENGTH_HALF;
    break;
    case AR803X_STRENGTH_QUARTER:
    priv.clk_25m_reg |= AT803X_CLK_OUT_STRENGTH_QUARTER;
    break;
    default:
    phydev_err(phydev, "invalid qca,clk-out-strength\n");
    return -EINVAL;
    }
    }
    return 0;
    }
#[no_mangle]
unsafe extern "C" fn at803x_probe(phydev: *mut phy_device) -> c_int {
    static int at803x_probe(struct phy_device *phydev)
    {
    struct device *dev = &phydev.mdio.dev;
    struct at803x_priv *priv;
    int ret;
    priv = devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL);
    if (!priv)
    return -ENOMEM;
    phydev.priv = priv;
    ret = at803x_parse_dt(phydev);
    if (ret)
    return ret;
    return 0;
    }
#[no_mangle]
unsafe extern "C" fn at803x_get_features(phydev: *mut phy_device) -> c_int {
    static int at803x_get_features(struct phy_device *phydev)
    {
    struct at803x_priv *priv = phydev.priv;
    int err;
    err = genphy_read_abilities(phydev);
    if (err)
    return err;
    if (phydev.drv.phy_id != ATH8031_PHY_ID)
    return 0;
// AR8031/AR8033 have different status registers
// for copper and fiber operation. However, the
// extended status register is the same for both
// operation modes.
//
// As a result of that, ESTATUS_1000_XFULL is set
// to 1 even when operating in copper TP mode.
//
// Remove this mode from the supported link modes
// when not operating in 1000BaseX mode.
//
    if (!priv.is_1000basex)
    linkmode_clear_bit(ETHTOOL_LINK_MODE_1000baseX_Full_BIT,
    phydev.supported);
    return 0;
    }
#[no_mangle]
unsafe extern "C" fn at803x_smarteee_config(phydev: *mut phy_device) -> c_int {
    static int at803x_smarteee_config(struct phy_device *phydev)
    {
    struct at803x_priv *priv = phydev.priv;
    let mut mask: u16 = 0, val = 0;
    int ret;
    if (priv.flags & AT803X_DISABLE_SMARTEEE)
    return phy_modify_mmd(phydev, MDIO_MMD_PCS,
    AT803X_MMD3_SMARTEEE_CTL3,
    AT803X_MMD3_SMARTEEE_CTL3_LPI_EN, 0);
    if (priv.smarteee_lpi_tw_1g) {
    mask |= 0xff00;
    val |= priv.smarteee_lpi_tw_1g << 8;
    }
    if (priv.smarteee_lpi_tw_100m) {
    mask |= 0x00ff;
    val |= priv.smarteee_lpi_tw_100m;
    }
    if (!mask)
    return 0;
    ret = phy_modify_mmd(phydev, MDIO_MMD_PCS, AT803X_MMD3_SMARTEEE_CTL1,
    mask, val);
    if (ret)
    return ret;
    return phy_modify_mmd(phydev, MDIO_MMD_PCS, AT803X_MMD3_SMARTEEE_CTL3,
    AT803X_MMD3_SMARTEEE_CTL3_LPI_EN,
    AT803X_MMD3_SMARTEEE_CTL3_LPI_EN);
    }
#[no_mangle]
unsafe extern "C" fn at803x_clk_out_config(phydev: *mut phy_device) -> c_int {
    static int at803x_clk_out_config(struct phy_device *phydev)
    {
    struct at803x_priv *priv = phydev.priv;
    if (!priv.clk_25m_mask)
    return 0;
    return phy_modify_mmd(phydev, MDIO_MMD_AN, AT803X_MMD7_CLK25M,
    priv.clk_25m_mask, priv.clk_25m_reg);
    }
#[no_mangle]
unsafe extern "C" fn at8031_pll_config(phydev: *mut phy_device) -> c_int {
    static int at8031_pll_config(struct phy_device *phydev)
    {
    struct at803x_priv *priv = phydev.priv;
// The default after hardware reset is PLL OFF. After a soft reset, the
// values are retained.
//
    if (priv.flags & AT803X_KEEP_PLL_ENABLED)
    return at803x_debug_reg_mask(phydev, AT803X_DEBUG_REG_1F,
    0, AT803X_DEBUG_PLL_ON);
    else
    return at803x_debug_reg_mask(phydev, AT803X_DEBUG_REG_1F,
    AT803X_DEBUG_PLL_ON, 0);
    }
#[no_mangle]
unsafe extern "C" fn at803x_hibernation_mode_config(phydev: *mut phy_device) -> c_int {
    static int at803x_hibernation_mode_config(struct phy_device *phydev)
    {
    struct at803x_priv *priv = phydev.priv;
// The default after hardware reset is hibernation mode enabled. After
// software reset, the value is retained.
//
    if (!(priv.flags & AT803X_DISABLE_HIBERNATION_MODE) &&
    !(phydev.dev_flags & PHY_F_RXC_ALWAYS_ON))
    return 0;
    return at803x_debug_reg_mask(phydev, AT803X_DEBUG_REG_HIB_CTRL,
    AT803X_DEBUG_HIB_CTRL_PS_HIB_EN, 0);
    }
#[no_mangle]
unsafe extern "C" fn at803x_config_init(phydev: *mut phy_device) -> c_int {
    static int at803x_config_init(struct phy_device *phydev)
    {
    int ret;
// The RX and TX delay default is:
// after HW reset: RX delay enabled and TX delay disabled
// after SW reset: RX delay enabled, while TX delay retains the
// value before reset.
//
    if (phydev.interface == PHY_INTERFACE_MODE_RGMII_ID ||
    phydev.interface == PHY_INTERFACE_MODE_RGMII_RXID)
    ret = at803x_enable_rx_delay(phydev);
    else
    ret = at803x_disable_rx_delay(phydev);
    if (ret < 0)
    return ret;
    if (phydev.interface == PHY_INTERFACE_MODE_RGMII_ID ||
    phydev.interface == PHY_INTERFACE_MODE_RGMII_TXID)
    ret = at803x_enable_tx_delay(phydev);
    else
    ret = at803x_disable_tx_delay(phydev);
    if (ret < 0)
    return ret;
    ret = at803x_smarteee_config(phydev);
    if (ret < 0)
    return ret;
    ret = at803x_clk_out_config(phydev);
    if (ret < 0)
    return ret;
    ret = at803x_hibernation_mode_config(phydev);
    if (ret < 0)
    return ret;
// Ar803x extended next page bit is enabled by default. Cisco
// multigig switches read this bit and attempt to negotiate 10Gbps
// rates even if the next page bit is disabled. This is incorrect
// behaviour but we still need to accommodate it. XNP is only needed
// for 10Gbps support, so disable XNP.
//
    return phy_modify(phydev, MII_ADVERTISE, ADVERTISE_XNP, 0);
    }
#[no_mangle]
unsafe extern "C" fn at803x_link_change_notify(phydev: *mut phy_device) {
    static void at803x_link_change_notify(struct phy_device *phydev)
    {
//
// Conduct a hardware reset for AT8030 every time a link loss is
// signalled. This is necessary to circumvent a hardware bug that
// occurs when the cable is unplugged while TX packets are pending
// in the FIFO. In such cases, the FIFO enters an error mode it
// cannot recover from by software.
//
    if (phydev.state == PHY_NOLINK && phy_device_has_reset(phydev)) {
    struct at803x_context context;
    at803x_context_save(phydev, &context);
    phy_device_reset(phydev, 1);
    usleep_range(1000, 2000);
    phy_device_reset(phydev, 0);
    usleep_range(1000, 2000);
    at803x_context_restore(phydev, &context);
    phydev_dbg(phydev, "%s(): phy was reset\n", __func__);
    }
    }
#[no_mangle]
unsafe extern "C" fn at803x_config_aneg(phydev: *mut phy_device) -> c_int {
    static int at803x_config_aneg(struct phy_device *phydev)
    {
    struct at803x_priv *priv = phydev.priv;
    int ret;
    ret = at803x_prepare_config_aneg(phydev);
    if (ret)
    return ret;
    if (priv.is_1000basex)
    return genphy_c37_config_aneg(phydev);
    return genphy_config_aneg(phydev);
    }
#[no_mangle]
unsafe extern "C" fn at803x_cable_test_result_trans(status: u16) -> c_int {
    static int at803x_cable_test_result_trans(u16 status)
    {
    switch (FIELD_GET(AT803X_CDT_STATUS_STAT_MASK, status)) {
    case AT803X_CDT_STATUS_STAT_NORMAL:
    return ETHTOOL_A_CABLE_RESULT_CODE_OK;
    case AT803X_CDT_STATUS_STAT_SHORT:
    return ETHTOOL_A_CABLE_RESULT_CODE_SAME_SHORT;
    case AT803X_CDT_STATUS_STAT_OPEN:
    return ETHTOOL_A_CABLE_RESULT_CODE_OPEN;
    case AT803X_CDT_STATUS_STAT_FAIL:
    default:
    return ETHTOOL_A_CABLE_RESULT_CODE_UNSPEC;
    }
    }
#[no_mangle]
unsafe extern "C" fn at803x_cdt_test_failed(status: u16) -> bool {
    static bool at803x_cdt_test_failed(u16 status)
    {
    return FIELD_GET(AT803X_CDT_STATUS_STAT_MASK, status) ==
    AT803X_CDT_STATUS_STAT_FAIL;
    }
#[no_mangle]
unsafe extern "C" fn at803x_cdt_fault_length_valid(status: u16) -> bool {
    static bool at803x_cdt_fault_length_valid(u16 status)
    {
    switch (FIELD_GET(AT803X_CDT_STATUS_STAT_MASK, status)) {
    case AT803X_CDT_STATUS_STAT_OPEN:
    case AT803X_CDT_STATUS_STAT_SHORT:
    return true;
    }
    return false;
    }
#[no_mangle]
unsafe extern "C" fn at803x_cable_test_one_pair(phydev: *mut phy_device, pair: c_int) -> c_int {
    static int at803x_cable_test_one_pair(struct phy_device *phydev, int pair)
    {
    static const int ethtool_pair[] = {
    ETHTOOL_A_CABLE_PAIR_A,
    ETHTOOL_A_CABLE_PAIR_B,
    ETHTOOL_A_CABLE_PAIR_C,
    ETHTOOL_A_CABLE_PAIR_D,
    };
    int ret, val;
    val = FIELD_PREP(AT803X_CDT_MDI_PAIR_MASK, pair) |
    AT803X_CDT_ENABLE_TEST;
    ret = at803x_cdt_start(phydev, val);
    if (ret)
    return ret;
    ret = at803x_cdt_wait_for_completion(phydev, AT803X_CDT_ENABLE_TEST);
    if (ret)
    return ret;
    val = phy_read(phydev, AT803X_CDT_STATUS);
    if (val < 0)
    return val;
    if (at803x_cdt_test_failed(val))
    return 0;
    ethnl_cable_test_result(phydev, ethtool_pair[pair],
    at803x_cable_test_result_trans(val));
    if (at803x_cdt_fault_length_valid(val)) {
    val = FIELD_GET(AT803X_CDT_STATUS_DELTA_TIME_MASK, val);
    ethnl_cable_test_fault_length(phydev, ethtool_pair[pair],
    at803x_cdt_fault_length(val));
    }
    return 1;
    }
    static int at803x_cable_test_get_status(struct phy_device *phydev,
    bool *finished, unsigned long pair_mask)
    {
    let mut retries: c_int = 20;
    int pair, ret;
// finished = false;
// According to the datasheet the CDT can be performed when
// there is no link partner or when the link partner is
// auto-negotiating. Starting the test will restart the AN
// automatically. It seems that doing this repeatedly we will
// get a slot where our link partner won't disturb our
// measurement.
//
    while (pair_mask && retries--) {
    for_each_set_bit(pair, &pair_mask, 4) {
    ret = at803x_cable_test_one_pair(phydev, pair);
    if (ret < 0)
    return ret;
    if (ret)
    clear_bit(pair, &pair_mask);
    }
    if (pair_mask)
    msleep(250);
    }
// finished = true;
    return 0;
    }
#[no_mangle]
unsafe extern "C" fn at803x_cable_test_autoneg(phydev: *mut phy_device) {
    static void at803x_cable_test_autoneg(struct phy_device *phydev)
    {
// Enable auto-negotiation, but advertise no capabilities, no link
// will be established. A restart of the auto-negotiation is not
// required, because the cable test will automatically break the link.
//
    phy_write(phydev, MII_BMCR, BMCR_ANENABLE);
    phy_write(phydev, MII_ADVERTISE, ADVERTISE_CSMA);
    }
#[no_mangle]
unsafe extern "C" fn at803x_cable_test_start(phydev: *mut phy_device) -> c_int {
    static int at803x_cable_test_start(struct phy_device *phydev)
    {
    at803x_cable_test_autoneg(phydev);
// we do all the (time consuming) work later
    return 0;
    }
    static int at8031_rgmii_reg_set_voltage_sel(struct regulator_dev *rdev,
    unsigned int selector)
    {
    struct phy_device *phydev = rdev_get_drvdata(rdev);
    if (selector)
    return at803x_debug_reg_mask(phydev, AT803X_DEBUG_REG_1F,
    0, AT803X_DEBUG_RGMII_1V8);
    else
    return at803x_debug_reg_mask(phydev, AT803X_DEBUG_REG_1F,
    AT803X_DEBUG_RGMII_1V8, 0);
    }
#[no_mangle]
unsafe extern "C" fn at8031_rgmii_reg_get_voltage_sel(rdev: *mut regulator_dev) -> c_int {
    static int at8031_rgmii_reg_get_voltage_sel(struct regulator_dev *rdev)
    {
    struct phy_device *phydev = rdev_get_drvdata(rdev);
    int val;
    val = at803x_debug_reg_read(phydev, AT803X_DEBUG_REG_1F);
    if (val < 0)
    return val;
    return (val & AT803X_DEBUG_RGMII_1V8) ? 1 : 0;
    }
    static const struct regulator_ops vddio_regulator_ops = {
    .list_voltage = regulator_list_voltage_table,
    .set_voltage_sel = at8031_rgmii_reg_set_voltage_sel,
    .get_voltage_sel = at8031_rgmii_reg_get_voltage_sel,
    };
    static const unsigned int vddio_voltage_table[] = {
    1500000,
    1800000,
    };
    static const struct regulator_desc vddio_desc = {
    .name = "vddio",
    .of_match = of_match_ptr("vddio-regulator"),
    .n_voltages = ARRAY_SIZE(vddio_voltage_table),
    .volt_table = vddio_voltage_table,
    .ops = &vddio_regulator_ops,
    .type = REGULATOR_VOLTAGE,
    .owner = THIS_MODULE,
    };
    static const struct regulator_ops vddh_regulator_ops = {
    };
    static const struct regulator_desc vddh_desc = {
    .name = "vddh",
    .of_match = of_match_ptr("vddh-regulator"),
    .n_voltages = 1,
    .fixed_uV = 2500000,
    .ops = &vddh_regulator_ops,
    .type = REGULATOR_VOLTAGE,
    .owner = THIS_MODULE,
    };
#[no_mangle]
unsafe extern "C" fn at8031_register_regulators(phydev: *mut phy_device) -> c_int {
    static int at8031_register_regulators(struct phy_device *phydev)
    {
    struct at803x_priv *priv = phydev.priv;
    struct device *dev = &phydev.mdio.dev;
    let mut config: regulator_config = { };
    config.dev = dev;
    config.driver_data = phydev;
    priv.vddio_rdev = devm_regulator_register(dev, &vddio_desc, &config);
    if (IS_ERR(priv.vddio_rdev)) {
    phydev_err(phydev, "failed to register VDDIO regulator\n");
    return PTR_ERR(priv.vddio_rdev);
    }
    priv.vddh_rdev = devm_regulator_register(dev, &vddh_desc, &config);
    if (IS_ERR(priv.vddh_rdev)) {
    phydev_err(phydev, "failed to register VDDH regulator\n");
    return PTR_ERR(priv.vddh_rdev);
    }
    return 0;
    }
    static int at803x_configure_mii(struct phy_port *port, bool enable,
    phy_interface_t interface)
    {
    struct phy_device *phydev = port_phydev(port);
    if (interface == PHY_INTERFACE_MODE_SGMII)
    dev_warn(&phydev.mdio.dev,
    "module may not function if 1000Base-X not supported\n");
    return 0;
    }
    static const struct phy_port_ops at803x_port_ops = {
    .configure_mii = at803x_configure_mii,
    };
    static int at8031_attach_mii_port(struct phy_device *phydev,
    struct phy_port *port)
    {
    linkmode_zero(port.supported);
    phylink_set(port.supported, 1000baseX_Full);
    phylink_set(port.supported, 1000baseT_Full);
    phylink_set(port.supported, Autoneg);
    phylink_set(port.supported, Pause);
    phylink_set(port.supported, Asym_Pause);
// This device doesn't really support SGMII. However, do our best
// to be compatible with copper modules (that usually require SGMII),
// in a degraded mode as we only allow 1000BaseT Full
//
    __set_bit(PHY_INTERFACE_MODE_SGMII, port.interfaces);
    __set_bit(PHY_INTERFACE_MODE_1000BASEX, port.interfaces);
    port.ops = &at803x_port_ops;
    return 0;
    }
#[no_mangle]
unsafe extern "C" fn at8031_parse_dt(phydev: *mut phy_device) -> c_int {
    static int at8031_parse_dt(struct phy_device *phydev)
    {
    struct device_node *node = phydev.mdio.dev.of_node;
    struct at803x_priv *priv = phydev.priv;
    int ret;
    if (of_property_read_bool(node, "qca,keep-pll-enabled"))
    priv.flags |= AT803X_KEEP_PLL_ENABLED;
    ret = at8031_register_regulators(phydev);
    if (ret < 0)
    return ret;
    ret = devm_regulator_get_enable_optional(&phydev.mdio.dev,
    "vddio");
    if (ret) {
    phydev_err(phydev, "failed to get VDDIO regulator\n");
    return ret;
    }
    return 0;
    }
#[no_mangle]
unsafe extern "C" fn at8031_probe(phydev: *mut phy_device) -> c_int {
    static int at8031_probe(struct phy_device *phydev)
    {
    struct at803x_priv *priv;
    int mode_cfg;
    int ccr;
    int ret;
    ret = at803x_probe(phydev);
    if (ret)
    return ret;
    priv = phydev.priv;
// Only supported on AR8031/AR8033, the AR8030/AR8035 use strapping
// options.
//
    ret = at8031_parse_dt(phydev);
    if (ret)
    return ret;
    ccr = phy_read(phydev, AT803X_REG_CHIP_CONFIG);
    if (ccr < 0)
    return ccr;
    mode_cfg = ccr & AT803X_MODE_CFG_MASK;
    switch (mode_cfg) {
    case AT803X_MODE_CFG_BX1000_RGMII_50OHM:
    case AT803X_MODE_CFG_BX1000_RGMII_75OHM:
    priv.is_1000basex = true;
    fallthrough;
    case AT803X_MODE_CFG_FX100_RGMII_50OHM:
    case AT803X_MODE_CFG_FX100_RGMII_75OHM:
    priv.is_fiber = true;
    break;
    }
// Disable WoL in 1588 register which is enabled
// by default
//
    return phy_modify_mmd(phydev, MDIO_MMD_PCS,
    AT803X_PHY_MMD3_WOL_CTRL,
    AT803X_WOL_EN, 0);
    }
#[no_mangle]
unsafe extern "C" fn at8031_config_init(phydev: *mut phy_device) -> c_int {
    static int at8031_config_init(struct phy_device *phydev)
    {
    struct at803x_priv *priv = phydev.priv;
    int ret;
// Some bootloaders leave the fiber page selected.
// Switch to the appropriate page (fiber or copper), as otherwise we
// read the PHY capabilities from the wrong page.
//
    phy_lock_mdio_bus(phydev);
    ret = at803x_write_page(phydev,
    priv.is_fiber ? AT803X_PAGE_FIBER :
    AT803X_PAGE_COPPER);
    phy_unlock_mdio_bus(phydev);
    if (ret)
    return ret;
    ret = at8031_pll_config(phydev);
    if (ret < 0)
    return ret;
    return at803x_config_init(phydev);
    }
#[no_mangle]
unsafe extern "C" fn at8031_config_intr(phydev: *mut phy_device) -> c_int {
    static int at8031_config_intr(struct phy_device *phydev)
    {
    struct at803x_priv *priv = phydev.priv;
    int err, value = 0;
    if (phydev.interrupts == PHY_INTERRUPT_ENABLED &&
    priv.is_fiber) {
// Clear any pending interrupts
    err = at803x_ack_interrupt(phydev);
    if (err)
    return err;
    value |= AT803X_INTR_ENABLE_LINK_FAIL_BX;
    value |= AT803X_INTR_ENABLE_LINK_SUCCESS_BX;
    err = phy_set_bits(phydev, AT803X_INTR_ENABLE, value);
    if (err)
    return err;
    }
    return at803x_config_intr(phydev);
    }
// AR8031 and AR8033 share the same read status logic
#[no_mangle]
unsafe extern "C" fn at8031_read_status(phydev: *mut phy_device) -> c_int {
    static int at8031_read_status(struct phy_device *phydev)
    {
    struct at803x_priv *priv = phydev.priv;
    bool changed;
    if (priv.is_1000basex)
    return genphy_c37_read_status(phydev, &changed);
    return at803x_read_status(phydev);
    }
// AR8031 and AR8035 share the same cable test get status reg
    static int at8031_cable_test_get_status(struct phy_device *phydev,
    bool *finished)
    {
    return at803x_cable_test_get_status(phydev, finished, 0xf);
    }
// AR8031 and AR8035 share the same cable test start logic
#[no_mangle]
unsafe extern "C" fn at8031_cable_test_start(phydev: *mut phy_device) -> c_int {
    static int at8031_cable_test_start(struct phy_device *phydev)
    {
    at803x_cable_test_autoneg(phydev);
    phy_write(phydev, MII_CTRL1000, 0);
// we do all the (time consuming) work later
    return 0;
    }
// AR8032, AR9331 and QCA9561 share the same cable test get status reg
    static int at8032_cable_test_get_status(struct phy_device *phydev,
    bool *finished)
    {
    return at803x_cable_test_get_status(phydev, finished, 0x3);
    }
#[no_mangle]
unsafe extern "C" fn at8035_parse_dt(phydev: *mut phy_device) -> c_int {
    static int at8035_parse_dt(struct phy_device *phydev)
    {
    struct at803x_priv *priv = phydev.priv;
// Mask is set by the generic at803x_parse_dt
// if property is set. Assume property is set
// with the mask not zero.
//
    if (priv.clk_25m_mask) {
// Fixup for the AR8030/AR8035. This chip has another mask and
// doesn't support the DSP reference. Eg. the lowest bit of the
// mask. The upper two bits select the same frequencies. Mask
// the lowest bit here.
//
// Warning:
// There was no datasheet for the AR8030 available so this is
// just a guess. But the AR8035 is listed as pin compatible
// to the AR8030 so there might be a good chance it works on
// the AR8030 too.
//
    priv.clk_25m_reg &= AT8035_CLK_OUT_MASK;
    priv.clk_25m_mask &= AT8035_CLK_OUT_MASK;
    }
    return 0;
    }
// AR8030 and AR8035 shared the same special mask for clk_25m
#[no_mangle]
unsafe extern "C" fn at8035_probe(phydev: *mut phy_device) -> c_int {
    static int at8035_probe(struct phy_device *phydev)
    {
    int ret;
    ret = at803x_probe(phydev);
    if (ret)
    return ret;
    return at8035_parse_dt(phydev);
    }
#[no_mangle]
unsafe extern "C" fn ipq5018_cable_test_start(phydev: *mut phy_device) -> c_int {
    static int ipq5018_cable_test_start(struct phy_device *phydev)
    {
    phy_write_mmd(phydev, MDIO_MMD_PCS, IPQ5018_PHY_PCS_CDT_THRESH_CTRL3,
    IPQ5018_PHY_PCS_CDT_THRESH_CTRL3_VAL);
    phy_write_mmd(phydev, MDIO_MMD_PCS, IPQ5018_PHY_PCS_CDT_THRESH_CTRL4,
    IPQ5018_PHY_PCS_CDT_THRESH_CTRL4_VAL);
    phy_write_mmd(phydev, MDIO_MMD_PCS, IPQ5018_PHY_PCS_CDT_THRESH_CTRL5,
    IPQ5018_PHY_PCS_CDT_THRESH_CTRL5_VAL);
    phy_write_mmd(phydev, MDIO_MMD_PCS, IPQ5018_PHY_PCS_CDT_THRESH_CTRL6,
    IPQ5018_PHY_PCS_CDT_THRESH_CTRL6_VAL);
    phy_write_mmd(phydev, MDIO_MMD_PCS, IPQ5018_PHY_PCS_CDT_THRESH_CTRL7,
    IPQ5018_PHY_PCS_CDT_THRESH_CTRL7_VAL);
    phy_write_mmd(phydev, MDIO_MMD_PCS, IPQ5018_PHY_PCS_CDT_THRESH_CTRL9,
    IPQ5018_PHY_PCS_CDT_THRESH_CTRL9_VAL);
    phy_write_mmd(phydev, MDIO_MMD_PCS, IPQ5018_PHY_PCS_CDT_THRESH_CTRL13,
    IPQ5018_PHY_PCS_CDT_THRESH_CTRL13_VAL);
    phy_write_mmd(phydev, MDIO_MMD_PCS, IPQ5018_PHY_PCS_CDT_THRESH_CTRL3,
    IPQ5018_PHY_PCS_NEAR_ECHO_THRESH_VAL);
// we do all the (time consuming) work later
    return 0;
    }
#[no_mangle]
unsafe extern "C" fn ipq5018_config_init(phydev: *mut phy_device) -> c_int {
    static int ipq5018_config_init(struct phy_device *phydev)
    {
    struct ipq5018_priv *priv = phydev.priv;
    u16 val;
//
// set LDO efuse: first temporarily store ANA_DAC_FILTER value from
// debug register as it will be reset once the ANA_LDO_EFUSE register
// is written to
//
    val = at803x_debug_reg_read(phydev, IPQ5018_PHY_DEBUG_ANA_DAC_FILTER);
    at803x_debug_reg_mask(phydev, IPQ5018_PHY_DEBUG_ANA_LDO_EFUSE,
    IPQ5018_PHY_DEBUG_ANA_LDO_EFUSE_MASK,
    IPQ5018_PHY_DEBUG_ANA_LDO_EFUSE_DEFAULT);
    at803x_debug_reg_write(phydev, IPQ5018_PHY_DEBUG_ANA_DAC_FILTER, val);
// set 8023AZ EEE TX and RX timer values
    phy_write_mmd(phydev, MDIO_MMD_PCS, IPQ5018_PHY_PCS_EEE_TX_TIMER,
    IPQ5018_PHY_PCS_EEE_TX_TIMER_VAL);
    phy_write_mmd(phydev, MDIO_MMD_PCS, IPQ5018_PHY_PCS_EEE_RX_TIMER,
    IPQ5018_PHY_PCS_EEE_RX_TIMER_VAL);
// set MSE threshold values
    phy_write_mmd(phydev, MDIO_MMD_PMAPMD, IPQ5018_PHY_MMD1_MSE_THRESH1,
    IPQ5018_PHY_MMD1_MSE_THRESH1_VAL);
    phy_write_mmd(phydev, MDIO_MMD_PMAPMD, IPQ5018_PHY_MMD1_MSE_THRESH2,
    IPQ5018_PHY_MMD1_MSE_THRESH2_VAL);
// PHY DAC values are optional and only set in a PHY to PHY link architecture
    if (priv.set_short_cable_dac) {
// setting MDAC (Multi-level Digital-to-Analog Converter) in MMD1
    phy_modify_mmd(phydev, MDIO_MMD_PMAPMD, IPQ5018_PHY_MMD1_MDAC,
    IPQ5018_PHY_DAC_MASK, IPQ5018_PHY_MMD1_MDAC_VAL);
// setting EDAC (Error-detection and Correction) in debug register
    at803x_debug_reg_mask(phydev, IPQ5018_PHY_DEBUG_EDAC,
    IPQ5018_PHY_DAC_MASK, IPQ5018_PHY_DEBUG_EDAC_VAL);
    }
    return 0;
    }
#[no_mangle]
unsafe extern "C" fn ipq5018_link_change_notify(phydev: *mut phy_device) {
    static void ipq5018_link_change_notify(struct phy_device *phydev)
    {
//
// Reset the FIFO buffer upon link disconnects to clear any residual data
// which may cause issues with the FIFO which it cannot recover from.
//
    mdiobus_modify_changed(phydev.mdio.bus, phydev.mdio.addr,
    IPQ5018_PHY_FIFO_CONTROL, IPQ5018_PHY_FIFO_RESET,
    phydev.link ? IPQ5018_PHY_FIFO_RESET : 0);
    }
#[no_mangle]
unsafe extern "C" fn ipq5018_probe(phydev: *mut phy_device) -> c_int {
    static int ipq5018_probe(struct phy_device *phydev)
    {
    struct device *dev = &phydev.mdio.dev;
    struct clk *rx_clk, *tx_clk;
    struct ipq5018_priv *priv;
    int ret;
    priv = devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL);
    if (!priv)
    return -ENOMEM;
    priv.set_short_cable_dac = of_property_read_bool(dev.of_node,
    "qcom,dac-preset-short-cable");
    rx_clk = devm_clk_get_enabled(dev, "rx");
    if (IS_ERR(rx_clk))
    return dev_err_probe(dev, PTR_ERR(rx_clk),
    "failed to get and enable RX clock\n");
    tx_clk = devm_clk_get_enabled(dev, "tx");
    if (IS_ERR(tx_clk))
    return dev_err_probe(dev, PTR_ERR(tx_clk),
    "failed to get and enable TX clock\n");
    priv.rst = devm_reset_control_array_get_exclusive(dev);
    if (IS_ERR(priv.rst))
    return dev_err_probe(dev, PTR_ERR(priv.rst),
    "failed to acquire reset\n");
    ret = reset_control_reset(priv.rst);
    if (ret)
    return dev_err_probe(dev, ret, "failed to reset\n");
    phydev.priv = priv;
    return 0;
    }
    static struct phy_driver at803x_driver[] = {
    {
// Qualcomm Atheros AR8035
    PHY_ID_MATCH_EXACT(ATH8035_PHY_ID),
    .name			= "Qualcomm Atheros AR8035",
    .flags			= PHY_POLL_CABLE_TEST,
    .probe			= at8035_probe,
    .config_aneg		= at803x_config_aneg,
    .config_init		= at803x_config_init,
    .soft_reset		= genphy_soft_reset,
    .set_wol		= at803x_set_wol,
    .get_wol		= at803x_get_wol,
    .suspend		= at803x_suspend,
    .resume			= at803x_resume,
// PHY_GBIT_FEATURES
    .read_status		= at803x_read_status,
    .config_intr		= at803x_config_intr,
    .handle_interrupt	= at803x_handle_interrupt,
    .get_tunable		= at803x_get_tunable,
    .set_tunable		= at803x_set_tunable,
    .cable_test_start	= at8031_cable_test_start,
    .cable_test_get_status	= at8031_cable_test_get_status,
    }, {
// Qualcomm Atheros AR8030
    .phy_id			= ATH8030_PHY_ID,
    .name			= "Qualcomm Atheros AR8030",
    .phy_id_mask		= AT8030_PHY_ID_MASK,
    .probe			= at8035_probe,
    .config_init		= at803x_config_init,
    .link_change_notify	= at803x_link_change_notify,
    .set_wol		= at803x_set_wol,
    .get_wol		= at803x_get_wol,
    .suspend		= at803x_suspend,
    .resume			= at803x_resume,
// PHY_BASIC_FEATURES
    .config_intr		= at803x_config_intr,
    .handle_interrupt	= at803x_handle_interrupt,
    }, {
// Qualcomm Atheros AR8031/AR8033
    PHY_ID_MATCH_EXACT(ATH8031_PHY_ID),
    .name			= "Qualcomm Atheros AR8031/AR8033",
    .flags			= PHY_POLL_CABLE_TEST,
    .probe			= at8031_probe,
    .config_init		= at8031_config_init,
    .config_aneg		= at803x_config_aneg,
    .soft_reset		= genphy_soft_reset,
    .set_wol		= at8031_set_wol,
    .get_wol		= at803x_get_wol,
    .suspend		= at803x_suspend,
    .resume			= at803x_resume,
    .read_page		= at803x_read_page,
    .write_page		= at803x_write_page,
    .get_features		= at803x_get_features,
    .read_status		= at8031_read_status,
    .config_intr		= at8031_config_intr,
    .handle_interrupt	= at803x_handle_interrupt,
    .get_tunable		= at803x_get_tunable,
    .set_tunable		= at803x_set_tunable,
    .cable_test_start	= at8031_cable_test_start,
    .cable_test_get_status	= at8031_cable_test_get_status,
    .attach_mii_port	= at8031_attach_mii_port,
    }, {
// Qualcomm Atheros AR8032
    PHY_ID_MATCH_EXACT(ATH8032_PHY_ID),
    .name			= "Qualcomm Atheros AR8032",
    .probe			= at803x_probe,
    .flags			= PHY_POLL_CABLE_TEST,
    .config_init		= at803x_config_init,
    .link_change_notify	= at803x_link_change_notify,
    .suspend		= at803x_suspend,
    .resume			= at803x_resume,
// PHY_BASIC_FEATURES
    .config_intr		= at803x_config_intr,
    .handle_interrupt	= at803x_handle_interrupt,
    .cable_test_start	= at803x_cable_test_start,
    .cable_test_get_status	= at8032_cable_test_get_status,
    }, {
// ATHEROS AR9331
    PHY_ID_MATCH_EXACT(ATH9331_PHY_ID),
    .name			= "Qualcomm Atheros AR9331 built-in PHY",
    .probe			= at803x_probe,
    .suspend		= at803x_suspend,
    .resume			= at803x_resume,
    .flags			= PHY_POLL_CABLE_TEST,
// PHY_BASIC_FEATURES
    .config_intr		= at803x_config_intr,
    .handle_interrupt	= at803x_handle_interrupt,
    .cable_test_start	= at803x_cable_test_start,
    .cable_test_get_status	= at8032_cable_test_get_status,
    .read_status		= at803x_read_status,
    .soft_reset		= genphy_soft_reset,
    .config_aneg		= at803x_config_aneg,
    }, {
    PHY_ID_MATCH_EXACT(IPQ5018_PHY_ID),
    .name			= "Qualcomm Atheros IPQ5018 internal PHY",
    .flags			= PHY_IS_INTERNAL | PHY_POLL_CABLE_TEST,
    .probe			= ipq5018_probe,
    .config_init		= ipq5018_config_init,
    .link_change_notify	= ipq5018_link_change_notify,
    .read_status		= at803x_read_status,
    .config_intr		= at803x_config_intr,
    .handle_interrupt	= at803x_handle_interrupt,
    .cable_test_start	= ipq5018_cable_test_start,
    .cable_test_get_status	= qca808x_cable_test_get_status,
    .soft_reset		= genphy_soft_reset,
    }, {
// Qualcomm Atheros QCA9561
    PHY_ID_MATCH_EXACT(QCA9561_PHY_ID),
    .name			= "Qualcomm Atheros QCA9561 built-in PHY",
    .probe			= at803x_probe,
    .suspend		= at803x_suspend,
    .resume			= at803x_resume,
    .flags			= PHY_POLL_CABLE_TEST,
// PHY_BASIC_FEATURES
    .config_intr		= at803x_config_intr,
    .handle_interrupt	= at803x_handle_interrupt,
    .cable_test_start	= at803x_cable_test_start,
    .cable_test_get_status	= at8032_cable_test_get_status,
    .read_status		= at803x_read_status,
    .soft_reset		= genphy_soft_reset,
    .config_aneg		= at803x_config_aneg,
    }, };
    module_phy_driver(at803x_driver);
    static const struct mdio_device_id __maybe_unused atheros_tbl[] = {
    { ATH8030_PHY_ID, AT8030_PHY_ID_MASK },
    { PHY_ID_MATCH_EXACT(ATH8031_PHY_ID) },
    { PHY_ID_MATCH_EXACT(ATH8032_PHY_ID) },
    { PHY_ID_MATCH_EXACT(ATH8035_PHY_ID) },
    { PHY_ID_MATCH_EXACT(ATH9331_PHY_ID) },
    { PHY_ID_MATCH_EXACT(IPQ5018_PHY_ID) },
    { PHY_ID_MATCH_EXACT(QCA9561_PHY_ID) },
    { }
    };
    MODULE_DEVICE_TABLE(mdio, atheros_tbl);
