{"hierarchy":{"top_level":1,"1":{"insts":{"N3":2,"N2":2,"C2":4,"C0":4,"C1":4,"N4":2,"N1":2,"P1":3,"P0":3,"V0":5}}},"modelMap":{"tsmc18dP":[3],"vsource":[5],"tsmc18dN":[2],"capacitor":[4]},"cellviews":[["sram_6t","sram_cell_noise_margin","schematic"],["NCSU_Analog_Parts","nmos4","spectre"],["NCSU_Analog_Parts","pmos4","spectre"],["NCSU_Analog_Parts","cap","spectre"],["NCSU_Analog_Parts","vdc","spectre"]]}
