
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.58+86 (git sha1 cc03551d2, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)

-- Executing script file `write1_simcell.ys' --

1. Executing Verilog-2005 frontend: simcells.v
Parsing Verilog input from `simcells.v' to AST representation.
verilog frontend filename simcells.v
simcells.v:476: Warning: Yosys has only limited support for tri-state logic at the moment.
Generating RTLIL representation for module `\$_BUF_'.
Generating RTLIL representation for module `\$_NOT_'.
Generating RTLIL representation for module `\$_AND_'.
Generating RTLIL representation for module `\$_NAND_'.
Generating RTLIL representation for module `\$_OR_'.
Generating RTLIL representation for module `\$_NOR_'.
Generating RTLIL representation for module `\$_XOR_'.
Generating RTLIL representation for module `\$_XNOR_'.
Generating RTLIL representation for module `\$_ANDNOT_'.
Generating RTLIL representation for module `\$_ORNOT_'.
Generating RTLIL representation for module `\$_MUX_'.
Generating RTLIL representation for module `\$_NMUX_'.
Generating RTLIL representation for module `\$_MUX4_'.
Generating RTLIL representation for module `\$_MUX8_'.
Generating RTLIL representation for module `\$_MUX16_'.
Generating RTLIL representation for module `\$_AOI3_'.
Generating RTLIL representation for module `\$_OAI3_'.
Generating RTLIL representation for module `\$_AOI4_'.
Generating RTLIL representation for module `\$_OAI4_'.
Generating RTLIL representation for module `\$_TBUF_'.
Generating RTLIL representation for module `\$_SR_NN_'.
Generating RTLIL representation for module `\$_SR_NP_'.
Generating RTLIL representation for module `\$_SR_PN_'.
Generating RTLIL representation for module `\$_SR_PP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_ALDFF_NN_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PN_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NNN_'.
Generating RTLIL representation for module `\$_ALDFFE_NNP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PNN_'.
Generating RTLIL representation for module `\$_ALDFFE_PNP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFE_NN0N_'.
Generating RTLIL representation for module `\$_SDFFE_NN0P_'.
Generating RTLIL representation for module `\$_SDFFE_NN1N_'.
Generating RTLIL representation for module `\$_SDFFE_NN1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PN0N_'.
Generating RTLIL representation for module `\$_SDFFE_PN0P_'.
Generating RTLIL representation for module `\$_SDFFE_PN1N_'.
Generating RTLIL representation for module `\$_SDFFE_PN1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_NN0N_'.
Generating RTLIL representation for module `\$_SDFFCE_NN0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NN1N_'.
Generating RTLIL representation for module `\$_SDFFCE_NN1P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PN0N_'.
Generating RTLIL representation for module `\$_SDFFCE_PN0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PN1N_'.
Generating RTLIL representation for module `\$_SDFFCE_PN1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCHSR_NNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_NNP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPN_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_PNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PNP_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Successfully finished Verilog frontend.

2. Executing MV backend.
/* Generated by Yosys_expr based on Yosys 0.58+86 (git sha1 cc03551d2, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3) */

3. Executing Verilog-2005 frontend: /home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v
Parsing Verilog input from `/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v' to AST representation.
verilog frontend filename /home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v
/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:476: Warning: Yosys has only limited support for tri-state logic at the moment.
Generating RTLIL representation for module `\$_BUF_'.
Generating RTLIL representation for module `\$_NOT_'.
Generating RTLIL representation for module `\$_AND_'.
Generating RTLIL representation for module `\$_NAND_'.
Generating RTLIL representation for module `\$_OR_'.
Generating RTLIL representation for module `\$_NOR_'.
Generating RTLIL representation for module `\$_XOR_'.
Generating RTLIL representation for module `\$_XNOR_'.
Generating RTLIL representation for module `\$_ANDNOT_'.
Generating RTLIL representation for module `\$_ORNOT_'.
Generating RTLIL representation for module `\$_MUX_'.
Generating RTLIL representation for module `\$_NMUX_'.
Generating RTLIL representation for module `\$_MUX4_'.
Generating RTLIL representation for module `\$_MUX8_'.
Generating RTLIL representation for module `\$_MUX16_'.
Generating RTLIL representation for module `\$_AOI3_'.
Generating RTLIL representation for module `\$_OAI3_'.
Generating RTLIL representation for module `\$_AOI4_'.
Generating RTLIL representation for module `\$_OAI4_'.
Generating RTLIL representation for module `\$_TBUF_'.
Generating RTLIL representation for module `\$_SR_NN_'.
Generating RTLIL representation for module `\$_SR_NP_'.
Generating RTLIL representation for module `\$_SR_PN_'.
Generating RTLIL representation for module `\$_SR_PP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_ALDFF_NN_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PN_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NNN_'.
Generating RTLIL representation for module `\$_ALDFFE_NNP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PNN_'.
Generating RTLIL representation for module `\$_ALDFFE_PNP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFE_NN0N_'.
Generating RTLIL representation for module `\$_SDFFE_NN0P_'.
Generating RTLIL representation for module `\$_SDFFE_NN1N_'.
Generating RTLIL representation for module `\$_SDFFE_NN1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PN0N_'.
Generating RTLIL representation for module `\$_SDFFE_PN0P_'.
Generating RTLIL representation for module `\$_SDFFE_PN1N_'.
Generating RTLIL representation for module `\$_SDFFE_PN1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_NN0N_'.
Generating RTLIL representation for module `\$_SDFFCE_NN0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NN1N_'.
Generating RTLIL representation for module `\$_SDFFCE_NN1P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PN0N_'.
Generating RTLIL representation for module `\$_SDFFCE_PN0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PN1N_'.
Generating RTLIL representation for module `\$_SDFFCE_PN1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCHSR_NNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_NNP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPN_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_PNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PNP_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Successfully finished Verilog frontend.
===================== Print simcells ======================
Module name: \$_DLATCHSR_PPP_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3755$868_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3753$867_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3751$866_Y
    $0\Q[0:0]
    \Q
    \D
    \R
    \S
    \E
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3755$868, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3753$867, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3751$866, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DLATCHSR_PPN_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3727$864_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3725$863_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3723$862_Y
    $0\Q[0:0]
    \Q
    \D
    \R
    \S
    \E
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3727$864, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3725$863, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3723$862, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DLATCHSR_PNP_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3699$860_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3697$859_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3695$858_Y
    $0\Q[0:0]
    \Q
    \D
    \R
    \S
    \E
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3699$860, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3697$859, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3695$858, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DLATCHSR_PNN_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3671$856_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3669$855_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3667$854_Y
    $0\Q[0:0]
    \Q
    \D
    \R
    \S
    \E
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3671$856, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3669$855, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3667$854, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DLATCHSR_NPP_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3643$852_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3641$851_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3639$850_Y
    $0\Q[0:0]
    \Q
    \D
    \R
    \S
    \E
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3643$852, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3641$851, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3639$850, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DLATCHSR_NPN_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3615$848_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3613$847_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3611$846_Y
    $0\Q[0:0]
    \Q
    \D
    \R
    \S
    \E
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3615$848, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3613$847, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3611$846, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DLATCHSR_NNP_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3587$844_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3585$843_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3583$842_Y
    $0\Q[0:0]
    \Q
    \D
    \R
    \S
    \E
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3587$844, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3585$843, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3583$842, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DLATCHSR_NNN_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3559$840_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3557$839_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3555$838_Y
    $0\Q[0:0]
    \Q
    \D
    \R
    \S
    \E
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3559$840, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3557$839, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3555$838, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DLATCH_PP1_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3531$836_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3529$835_Y
    $0\Q[0:0]
    \Q
    \D
    \R
    \E
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3531$836, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3529$835, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DLATCH_PP0_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3507$833_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3505$832_Y
    $0\Q[0:0]
    \Q
    \D
    \R
    \E
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3507$833, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3505$832, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DLATCH_PN1_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3483$830_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3481$829_Y
    $0\Q[0:0]
    \Q
    \D
    \R
    \E
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3483$830, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3481$829, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DLATCH_PN0_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3459$827_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3457$826_Y
    $0\Q[0:0]
    \Q
    \D
    \R
    \E
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3459$827, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3457$826, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DLATCH_NP1_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3435$824_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3433$823_Y
    $0\Q[0:0]
    \Q
    \D
    \R
    \E
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3435$824, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3433$823, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DLATCH_NP0_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3411$821_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3409$820_Y
    $0\Q[0:0]
    \Q
    \D
    \R
    \E
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3411$821, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3409$820, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DLATCH_NN1_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3387$818_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3385$817_Y
    $0\Q[0:0]
    \Q
    \D
    \R
    \E
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3387$818, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3385$817, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DLATCH_NN0_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3363$815_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3361$814_Y
    $0\Q[0:0]
    \Q
    \D
    \R
    \E
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3363$815, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3361$814, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DLATCH_P_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3339$812_Y
    $0\Q[0:0]
    \Q
    \D
    \E
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3339$812, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DLATCH_N_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3318$810_Y
    $0\Q[0:0]
    \Q
    \D
    \E
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3318$810, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_SDFFCE_PP1P_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3294$808_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3293$807_Y
    $0\Q[0:0]
    \Q
    \E
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3294$808, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3293$807, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_SDFFCE_PP1N_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3267$805_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3266$804_Y
    $0\Q[0:0]
    \Q
    \E
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3267$805, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3266$804, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_SDFFCE_PP0P_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3240$802_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3239$801_Y
    $0\Q[0:0]
    \Q
    \E
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3240$802, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3239$801, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_SDFFCE_PP0N_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3213$799_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3212$798_Y
    $0\Q[0:0]
    \Q
    \E
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3213$799, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3212$798, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_SDFFCE_PN1P_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3186$796_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3185$795_Y
    $0\Q[0:0]
    \Q
    \E
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3186$796, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3185$795, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_SDFFCE_PN1N_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3159$793_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3158$792_Y
    $0\Q[0:0]
    \Q
    \E
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3159$793, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3158$792, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_SDFFCE_PN0P_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3132$790_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3131$789_Y
    $0\Q[0:0]
    \Q
    \E
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3132$790, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3131$789, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_SDFFCE_PN0N_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3105$787_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3104$786_Y
    $0\Q[0:0]
    \Q
    \E
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3105$787, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3104$786, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_SDFFCE_NP1P_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3078$784_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3077$783_Y
    $0\Q[0:0]
    \Q
    \E
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3078$784, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3077$783, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_SDFFCE_NP1N_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3051$781_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3050$780_Y
    $0\Q[0:0]
    \Q
    \E
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3051$781, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3050$780, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_SDFFCE_NP0P_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3024$778_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3023$777_Y
    $0\Q[0:0]
    \Q
    \E
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3024$778, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3023$777, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_SDFFCE_NP0N_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2997$775_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2996$774_Y
    $0\Q[0:0]
    \Q
    \E
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2997$775, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2996$774, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_SDFFCE_NN1P_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2970$772_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2969$771_Y
    $0\Q[0:0]
    \Q
    \E
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2970$772, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2969$771, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_SDFFCE_NN1N_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2943$769_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2942$768_Y
    $0\Q[0:0]
    \Q
    \E
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2943$769, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2942$768, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_SDFFCE_NN0P_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2916$766_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2915$765_Y
    $0\Q[0:0]
    \Q
    \E
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2916$766, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2915$765, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_SDFFCE_NN0N_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2889$763_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2888$762_Y
    $0\Q[0:0]
    \Q
    \E
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2889$763, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2888$762, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_SDFFE_PP1P_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2865$760_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2863$759_Y
    $0\Q[0:0]
    \Q
    \E
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2865$760, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2863$759, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_SDFFE_PP1N_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2840$757_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2838$756_Y
    $0\Q[0:0]
    \Q
    \E
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2840$757, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2838$756, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_SDFFE_PP0P_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2815$754_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2813$753_Y
    $0\Q[0:0]
    \Q
    \E
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2815$754, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2813$753, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_SDFFE_PP0N_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2790$751_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2788$750_Y
    $0\Q[0:0]
    \Q
    \E
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2790$751, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2788$750, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_SDFFE_PN1P_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2765$748_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2763$747_Y
    $0\Q[0:0]
    \Q
    \E
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2765$748, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2763$747, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_SDFFE_PN1N_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2740$745_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2738$744_Y
    $0\Q[0:0]
    \Q
    \E
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2740$745, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2738$744, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_SDFFE_PN0P_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2715$742_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2713$741_Y
    $0\Q[0:0]
    \Q
    \E
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2715$742, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2713$741, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_SDFFE_PN0N_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2690$739_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2688$738_Y
    $0\Q[0:0]
    \Q
    \E
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2690$739, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2688$738, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_SDFFE_NP1P_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2665$736_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2663$735_Y
    $0\Q[0:0]
    \Q
    \E
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2665$736, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2663$735, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_SDFFE_NP1N_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2640$733_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2638$732_Y
    $0\Q[0:0]
    \Q
    \E
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2640$733, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2638$732, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_SDFFE_NP0P_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2615$730_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2613$729_Y
    $0\Q[0:0]
    \Q
    \E
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2615$730, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2613$729, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_SDFFE_NP0N_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2590$727_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2588$726_Y
    $0\Q[0:0]
    \Q
    \E
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2590$727, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2588$726, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_SDFFE_NN1P_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2565$724_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2563$723_Y
    $0\Q[0:0]
    \Q
    \E
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2565$724, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2563$723, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_SDFFE_NN1N_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2540$721_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2538$720_Y
    $0\Q[0:0]
    \Q
    \E
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2540$721, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2538$720, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_SDFFE_NN0P_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2515$718_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2513$717_Y
    $0\Q[0:0]
    \Q
    \E
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2515$718, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2513$717, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_SDFFE_NN0N_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2490$715_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2488$714_Y
    $0\Q[0:0]
    \Q
    \E
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2490$715, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2488$714, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_SDFF_PP1_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2463$712_Y
    $0\Q[0:0]
    \Q
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2463$712, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_SDFF_PP0_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2439$710_Y
    $0\Q[0:0]
    \Q
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2439$710, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_SDFF_PN1_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2415$708_Y
    $0\Q[0:0]
    \Q
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2415$708, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_SDFF_PN0_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2391$706_Y
    $0\Q[0:0]
    \Q
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2391$706, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_SDFF_NP1_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2367$704_Y
    $0\Q[0:0]
    \Q
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2367$704, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_SDFF_NP0_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2343$702_Y
    $0\Q[0:0]
    \Q
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2343$702, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_SDFF_NN1_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2319$700_Y
    $0\Q[0:0]
    \Q
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2319$700, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_SDFF_NN0_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2295$698_Y
    $0\Q[0:0]
    \Q
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2295$698, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DFFSRE_PPPP_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2273$696_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2271$695_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2269$694_Y
    $0\Q[0:0]
    \Q
    \D
    \E
    \R
    \S
    \C
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2273$696, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2271$695, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2269$694, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DFFSRE_PPPN_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2245$692_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2243$691_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2241$690_Y
    $0\Q[0:0]
    \Q
    \D
    \E
    \R
    \S
    \C
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2245$692, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2243$691, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2241$690, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DFFSRE_PPNP_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2217$688_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2215$687_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2213$686_Y
    $0\Q[0:0]
    \Q
    \D
    \E
    \R
    \S
    \C
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2217$688, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2215$687, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2213$686, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DFFSRE_PPNN_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2189$684_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2187$683_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2185$682_Y
    $0\Q[0:0]
    \Q
    \D
    \E
    \R
    \S
    \C
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2189$684, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2187$683, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2185$682, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DFFSRE_PNPP_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2161$680_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2159$679_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2157$678_Y
    $0\Q[0:0]
    \Q
    \D
    \E
    \R
    \S
    \C
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2161$680, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2159$679, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2157$678, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DFFSRE_PNPN_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2133$676_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2131$675_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2129$674_Y
    $0\Q[0:0]
    \Q
    \D
    \E
    \R
    \S
    \C
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2133$676, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2131$675, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2129$674, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DFFSRE_PNNP_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2105$672_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2103$671_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2101$670_Y
    $0\Q[0:0]
    \Q
    \D
    \E
    \R
    \S
    \C
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2105$672, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2103$671, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2101$670, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DFFSRE_PNNN_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2077$668_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2075$667_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2073$666_Y
    $0\Q[0:0]
    \Q
    \D
    \E
    \R
    \S
    \C
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2077$668, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2075$667, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2073$666, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DFFSRE_NPPP_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2049$664_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2047$663_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2045$662_Y
    $0\Q[0:0]
    \Q
    \D
    \E
    \R
    \S
    \C
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2049$664, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2047$663, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2045$662, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DFFSRE_NPPN_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2021$660_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2019$659_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2017$658_Y
    $0\Q[0:0]
    \Q
    \D
    \E
    \R
    \S
    \C
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2021$660, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2019$659, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2017$658, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DFFSRE_NPNP_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1993$656_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1991$655_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1989$654_Y
    $0\Q[0:0]
    \Q
    \D
    \E
    \R
    \S
    \C
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1993$656, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1991$655, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1989$654, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DFFSRE_NPNN_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1965$652_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1963$651_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1961$650_Y
    $0\Q[0:0]
    \Q
    \D
    \E
    \R
    \S
    \C
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1965$652, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1963$651, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1961$650, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DFFSRE_NNPP_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1937$648_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1935$647_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1933$646_Y
    $0\Q[0:0]
    \Q
    \D
    \E
    \R
    \S
    \C
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1937$648, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1935$647, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1933$646, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DFFSRE_NNPN_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1909$644_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1907$643_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1905$642_Y
    $0\Q[0:0]
    \Q
    \D
    \E
    \R
    \S
    \C
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1909$644, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1907$643, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1905$642, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DFFSRE_NNNP_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1881$640_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1879$639_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1877$638_Y
    $0\Q[0:0]
    \Q
    \D
    \E
    \R
    \S
    \C
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1881$640, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1879$639, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1877$638, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DFFSRE_NNNN_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1853$636_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1851$635_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1849$634_Y
    $0\Q[0:0]
    \Q
    \D
    \E
    \R
    \S
    \C
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1853$636, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1851$635, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1849$634, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DFFSR_PPP_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1823$632_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1821$631_Y
    $0\Q[0:0]
    \Q
    \D
    \R
    \S
    \C
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1823$632, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1821$631, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DFFSR_PPN_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1795$629_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1793$628_Y
    $0\Q[0:0]
    \Q
    \D
    \R
    \S
    \C
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1795$629, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1793$628, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DFFSR_PNP_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1767$626_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1765$625_Y
    $0\Q[0:0]
    \Q
    \D
    \R
    \S
    \C
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1767$626, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1765$625, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DFFSR_PNN_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1739$623_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1737$622_Y
    $0\Q[0:0]
    \Q
    \D
    \R
    \S
    \C
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1739$623, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1737$622, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DFFSR_NPP_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1711$620_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1709$619_Y
    $0\Q[0:0]
    \Q
    \D
    \R
    \S
    \C
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1711$620, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1709$619, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DFFSR_NPN_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1683$617_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1681$616_Y
    $0\Q[0:0]
    \Q
    \D
    \R
    \S
    \C
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1683$617, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1681$616, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DFFSR_NNP_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1655$614_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1653$613_Y
    $0\Q[0:0]
    \Q
    \D
    \R
    \S
    \C
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1655$614, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1653$613, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DFFSR_NNN_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1627$611_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1625$610_Y
    $0\Q[0:0]
    \Q
    \D
    \R
    \S
    \C
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1627$611, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1625$610, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_ALDFFE_PPP_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1601$608_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1599$607_Y
    $0\Q[0:0]
    \Q
    \E
    \AD
    \L
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1601$608, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1599$607, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_ALDFFE_PPN_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1576$605_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1574$604_Y
    $0\Q[0:0]
    \Q
    \E
    \AD
    \L
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1576$605, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1574$604, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_ALDFFE_PNP_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1551$602_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1549$601_Y
    $0\Q[0:0]
    \Q
    \E
    \AD
    \L
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1551$602, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1549$601, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_ALDFFE_PNN_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1526$599_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1524$598_Y
    $0\Q[0:0]
    \Q
    \E
    \AD
    \L
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1526$599, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1524$598, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_ALDFFE_NPP_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1501$596_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1499$595_Y
    $0\Q[0:0]
    \Q
    \E
    \AD
    \L
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1501$596, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1499$595, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_ALDFFE_NPN_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1476$593_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1474$592_Y
    $0\Q[0:0]
    \Q
    \E
    \AD
    \L
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1476$593, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1474$592, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_ALDFFE_NNP_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1451$590_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1449$589_Y
    $0\Q[0:0]
    \Q
    \E
    \AD
    \L
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1451$590, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1449$589, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_ALDFFE_NNN_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1426$587_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1424$586_Y
    $0\Q[0:0]
    \Q
    \E
    \AD
    \L
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1426$587, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1424$586, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_ALDFF_PP_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1399$584_Y
    $0\Q[0:0]
    \Q
    \AD
    \L
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1399$584, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_ALDFF_PN_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1375$582_Y
    $0\Q[0:0]
    \Q
    \AD
    \L
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1375$582, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_ALDFF_NP_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1351$580_Y
    $0\Q[0:0]
    \Q
    \AD
    \L
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1351$580, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_ALDFF_NN_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1327$578_Y
    $0\Q[0:0]
    \Q
    \AD
    \L
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1327$578, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DFFE_PP1P_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1305$576_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1303$575_Y
    $0\Q[0:0]
    \Q
    \E
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1305$576, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1303$575, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DFFE_PP1N_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1280$573_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1278$572_Y
    $0\Q[0:0]
    \Q
    \E
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1280$573, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1278$572, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DFFE_PP0P_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1255$570_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1253$569_Y
    $0\Q[0:0]
    \Q
    \E
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1255$570, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1253$569, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DFFE_PP0N_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1230$567_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1228$566_Y
    $0\Q[0:0]
    \Q
    \E
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1230$567, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1228$566, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DFFE_PN1P_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1205$564_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1203$563_Y
    $0\Q[0:0]
    \Q
    \E
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1205$564, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1203$563, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DFFE_PN1N_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1180$561_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1178$560_Y
    $0\Q[0:0]
    \Q
    \E
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1180$561, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1178$560, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DFFE_PN0P_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1155$558_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1153$557_Y
    $0\Q[0:0]
    \Q
    \E
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1155$558, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1153$557, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DFFE_PN0N_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1130$555_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1128$554_Y
    $0\Q[0:0]
    \Q
    \E
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1130$555, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1128$554, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DFFE_NP1P_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1105$552_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1103$551_Y
    $0\Q[0:0]
    \Q
    \E
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1105$552, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1103$551, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DFFE_NP1N_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1080$549_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1078$548_Y
    $0\Q[0:0]
    \Q
    \E
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1080$549, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1078$548, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DFFE_NP0P_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1055$546_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1053$545_Y
    $0\Q[0:0]
    \Q
    \E
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1055$546, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1053$545, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DFFE_NP0N_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1030$543_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1028$542_Y
    $0\Q[0:0]
    \Q
    \E
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1030$543, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1028$542, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DFFE_NN1P_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1005$540_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1003$539_Y
    $0\Q[0:0]
    \Q
    \E
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1005$540, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1003$539, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DFFE_NN1N_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:980$537_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:978$536_Y
    $0\Q[0:0]
    \Q
    \E
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:980$537, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:978$536, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DFFE_NN0P_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:955$534_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:953$533_Y
    $0\Q[0:0]
    \Q
    \E
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:955$534, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:953$533, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DFFE_NN0N_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:930$531_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:928$530_Y
    $0\Q[0:0]
    \Q
    \E
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:930$531, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:928$530, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DFF_PP1_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:903$528_Y
    $0\Q[0:0]
    \Q
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:903$528, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DFF_PP0_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:879$526_Y
    $0\Q[0:0]
    \Q
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:879$526, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DFF_PN1_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:855$524_Y
    $0\Q[0:0]
    \Q
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:855$524, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DFF_PN0_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:831$522_Y
    $0\Q[0:0]
    \Q
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:831$522, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DFF_NP1_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:807$520_Y
    $0\Q[0:0]
    \Q
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:807$520, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DFF_NP0_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:783$518_Y
    $0\Q[0:0]
    \Q
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:783$518, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DFF_NN1_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:759$516_Y
    $0\Q[0:0]
    \Q
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:759$516, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DFF_NN0_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:735$514_Y
    $0\Q[0:0]
    \Q
    \R
    \C
    \D
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:735$514, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DFFE_PP_.
  Wires:
    $0\Q[0:0]
    \Q
    \E
    \C
    \D
  Connections:
  Cells:
Module name: \$_DFFE_PN_.
  Wires:
    $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:694$511_Y
    $0\Q[0:0]
    \Q
    \E
    \C
    \D
  Connections:
  Cells:
    cell $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:694$511, type $logic_not
      port \Y: sigspec ?      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DFFE_NP_.
  Wires:
    $0\Q[0:0]
    \Q
    \E
    \C
    \D
  Connections:
  Cells:
Module name: \$_DFFE_NN_.
  Wires:
    $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:654$508_Y
    $0\Q[0:0]
    \Q
    \E
    \C
    \D
  Connections:
  Cells:
    cell $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:654$508, type $logic_not
      port \Y: sigspec ?      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_DFF_P_.
  Wires:
    $0\Q[0:0]
    \Q
    \C
    \D
  Connections:
  Cells:
Module name: \$_DFF_N_.
  Wires:
    $0\Q[0:0]
    \Q
    \C
    \D
  Connections:
  Cells:
Module name: \$_SR_PP_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:575$504_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:573$503_Y
    $0\Q[0:0]
    \Q
    \R
    \S
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:575$504, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:573$503, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_SR_PN_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:551$501_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:549$500_Y
    $0\Q[0:0]
    \Q
    \R
    \S
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:551$501, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:549$500, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_SR_NP_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:527$498_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:525$497_Y
    $0\Q[0:0]
    \Q
    \R
    \S
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:527$498, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:525$497, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000001      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_SR_NN_.
  Wires:
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:503$495_Y
    $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:501$494_Y
    $0\Q[0:0]
    \Q
    \R
    \S
  Connections:
  Cells:
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:503$495, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:501$494, type $eq
      port \Y: sigspec ?      port \B: sigspec 00000000000000000000000000000000      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_TBUF_.
  Wires:
    $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:476$492_Y
    \Y
    \E
    \A
  Connections:
    first: ?
    second: ?
  Cells:
    cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:476$492, type $mux
      port \Y: sigspec ?      port \S: sigspec ?      port \B: sigspec ?      port \A: sigspec z
      parameter \WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_OAI4_.
  Wires:
    $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$491_Y
    $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$490_Y
    $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$489_Y
    $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$488_Y
    \Y
    \D
    \C
    \B
    \A
  Connections:
    first: ?
    second: ?
  Cells:
    cell $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$491, type $not
      port \Y: sigspec ?      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$490, type $and
      port \Y: sigspec ?      port \B: sigspec ?      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$489, type $or
      port \Y: sigspec ?      port \B: sigspec ?      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$488, type $or
      port \Y: sigspec ?      port \B: sigspec ?      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_AOI4_.
  Wires:
    $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$487_Y
    $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$486_Y
    $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$485_Y
    $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$484_Y
    \Y
    \D
    \C
    \B
    \A
  Connections:
    first: ?
    second: ?
  Cells:
    cell $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$487, type $not
      port \Y: sigspec ?      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$486, type $or
      port \Y: sigspec ?      port \B: sigspec ?      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$485, type $and
      port \Y: sigspec ?      port \B: sigspec ?      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$484, type $and
      port \Y: sigspec ?      port \B: sigspec ?      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_OAI3_.
  Wires:
    $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$483_Y
    $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$482_Y
    $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$481_Y
    \Y
    \C
    \B
    \A
  Connections:
    first: ?
    second: ?
  Cells:
    cell $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$483, type $not
      port \Y: sigspec ?      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$482, type $and
      port \Y: sigspec ?      port \B: sigspec ?      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$481, type $or
      port \Y: sigspec ?      port \B: sigspec ?      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_AOI3_.
  Wires:
    $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$480_Y
    $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$479_Y
    $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$478_Y
    \Y
    \C
    \B
    \A
  Connections:
    first: ?
    second: ?
  Cells:
    cell $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$480, type $not
      port \Y: sigspec ?      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$479, type $or
      port \Y: sigspec ?      port \B: sigspec ?      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$478, type $and
      port \Y: sigspec ?      port \B: sigspec ?      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_MUX16_.
  Wires:
    $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$477_Y
    $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$476_Y
    $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$475_Y
    $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:346$474_Y
    $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$473_Y
    $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$472_Y
    $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:344$471_Y
    $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$470_Y
    $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$469_Y
    $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$468_Y
    $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:342$467_Y
    $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$466_Y
    $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$465_Y
    $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:340$464_Y
    $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$463_Y
    \Y
    \V
    \U
    \T
    \S
    \P
    \O
    \N
    \M
    \L
    \K
    \J
    \I
    \H
    \G
    \F
    \E
    \D
    \C
    \B
    \A
  Connections:
    first: ?
    second: ?
  Cells:
    cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$477, type $mux
      port \Y: sigspec ?      port \S: sigspec ?      port \B: sigspec ?      port \A: sigspec ?
      parameter \WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$476, type $mux
      port \Y: sigspec ?      port \S: sigspec ?      port \B: sigspec ?      port \A: sigspec ?
      parameter \WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$475, type $mux
      port \Y: sigspec ?      port \S: sigspec ?      port \B: sigspec ?      port \A: sigspec ?
      parameter \WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:346$474, type $mux
      port \Y: sigspec ?      port \S: sigspec ?      port \B: sigspec ?      port \A: sigspec ?
      parameter \WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$473, type $mux
      port \Y: sigspec ?      port \S: sigspec ?      port \B: sigspec ?      port \A: sigspec ?
      parameter \WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$472, type $mux
      port \Y: sigspec ?      port \S: sigspec ?      port \B: sigspec ?      port \A: sigspec ?
      parameter \WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:344$471, type $mux
      port \Y: sigspec ?      port \S: sigspec ?      port \B: sigspec ?      port \A: sigspec ?
      parameter \WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$470, type $mux
      port \Y: sigspec ?      port \S: sigspec ?      port \B: sigspec ?      port \A: sigspec ?
      parameter \WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$469, type $mux
      port \Y: sigspec ?      port \S: sigspec ?      port \B: sigspec ?      port \A: sigspec ?
      parameter \WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$468, type $mux
      port \Y: sigspec ?      port \S: sigspec ?      port \B: sigspec ?      port \A: sigspec ?
      parameter \WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:342$467, type $mux
      port \Y: sigspec ?      port \S: sigspec ?      port \B: sigspec ?      port \A: sigspec ?
      parameter \WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$466, type $mux
      port \Y: sigspec ?      port \S: sigspec ?      port \B: sigspec ?      port \A: sigspec ?
      parameter \WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$465, type $mux
      port \Y: sigspec ?      port \S: sigspec ?      port \B: sigspec ?      port \A: sigspec ?
      parameter \WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:340$464, type $mux
      port \Y: sigspec ?      port \S: sigspec ?      port \B: sigspec ?      port \A: sigspec ?
      parameter \WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$463, type $mux
      port \Y: sigspec ?      port \S: sigspec ?      port \B: sigspec ?      port \A: sigspec ?
      parameter \WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_MUX8_.
  Wires:
    $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$462_Y
    $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$461_Y
    $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:307$460_Y
    $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$459_Y
    $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$458_Y
    $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:305$457_Y
    $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$456_Y
    \Y
    \U
    \T
    \S
    \H
    \G
    \F
    \E
    \D
    \C
    \B
    \A
  Connections:
    first: ?
    second: ?
  Cells:
    cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$462, type $mux
      port \Y: sigspec ?      port \S: sigspec ?      port \B: sigspec ?      port \A: sigspec ?
      parameter \WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$461, type $mux
      port \Y: sigspec ?      port \S: sigspec ?      port \B: sigspec ?      port \A: sigspec ?
      parameter \WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:307$460, type $mux
      port \Y: sigspec ?      port \S: sigspec ?      port \B: sigspec ?      port \A: sigspec ?
      parameter \WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$459, type $mux
      port \Y: sigspec ?      port \S: sigspec ?      port \B: sigspec ?      port \A: sigspec ?
      parameter \WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$458, type $mux
      port \Y: sigspec ?      port \S: sigspec ?      port \B: sigspec ?      port \A: sigspec ?
      parameter \WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:305$457, type $mux
      port \Y: sigspec ?      port \S: sigspec ?      port \B: sigspec ?      port \A: sigspec ?
      parameter \WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$456, type $mux
      port \Y: sigspec ?      port \S: sigspec ?      port \B: sigspec ?      port \A: sigspec ?
      parameter \WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_MUX4_.
  Wires:
    $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:279$455_Y
    $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:280$454_Y
    $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:279$453_Y
    \Y
    \T
    \S
    \D
    \C
    \B
    \A
  Connections:
    first: ?
    second: ?
  Cells:
    cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:279$455, type $mux
      port \Y: sigspec ?      port \S: sigspec ?      port \B: sigspec ?      port \A: sigspec ?
      parameter \WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:280$454, type $mux
      port \Y: sigspec ?      port \S: sigspec ?      port \B: sigspec ?      port \A: sigspec ?
      parameter \WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:279$453, type $mux
      port \Y: sigspec ?      port \S: sigspec ?      port \B: sigspec ?      port \A: sigspec ?
      parameter \WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_NMUX_.
  Wires:
    $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$452_Y
    $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$451_Y
    $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$450_Y
    \Y
    \S
    \B
    \A
  Connections:
    first: ?
    second: ?
  Cells:
    cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$452, type $mux
      port \Y: sigspec ?      port \S: sigspec ?      port \B: sigspec ?      port \A: sigspec ?
      parameter \WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$451, type $logic_not
      port \Y: sigspec ?      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$450, type $logic_not
      port \Y: sigspec ?      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_MUX_.
  Wires:
    $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:239$449_Y
    \Y
    \S
    \B
    \A
  Connections:
    first: ?
    second: ?
  Cells:
    cell $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:239$449, type $mux
      port \Y: sigspec ?      port \S: sigspec ?      port \B: sigspec ?      port \A: sigspec ?
      parameter \WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_ORNOT_.
  Wires:
    $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:221$448_Y
    $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:221$447_Y
    \Y
    \B
    \A
  Connections:
    first: ?
    second: ?
  Cells:
    cell $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:221$448, type $or
      port \Y: sigspec ?      port \B: sigspec ?      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:221$447, type $not
      port \Y: sigspec ?      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_ANDNOT_.
  Wires:
    $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:201$446_Y
    $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:201$445_Y
    \Y
    \B
    \A
  Connections:
    first: ?
    second: ?
  Cells:
    cell $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:201$446, type $and
      port \Y: sigspec ?      port \B: sigspec ?      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:201$445, type $not
      port \Y: sigspec ?      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_XNOR_.
  Wires:
    $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:181$444_Y
    $xor$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:181$443_Y
    \Y
    \B
    \A
  Connections:
    first: ?
    second: ?
  Cells:
    cell $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:181$444, type $not
      port \Y: sigspec ?      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $xor$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:181$443, type $xor
      port \Y: sigspec ?      port \B: sigspec ?      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_XOR_.
  Wires:
    $xor$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:161$442_Y
    \Y
    \B
    \A
  Connections:
    first: ?
    second: ?
  Cells:
    cell $xor$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:161$442, type $xor
      port \Y: sigspec ?      port \B: sigspec ?      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_NOR_.
  Wires:
    $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:141$441_Y
    $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:141$440_Y
    \Y
    \B
    \A
  Connections:
    first: ?
    second: ?
  Cells:
    cell $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:141$441, type $not
      port \Y: sigspec ?      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:141$440, type $or
      port \Y: sigspec ?      port \B: sigspec ?      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_OR_.
  Wires:
    $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:121$439_Y
    \Y
    \B
    \A
  Connections:
    first: ?
    second: ?
  Cells:
    cell $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:121$439, type $or
      port \Y: sigspec ?      port \B: sigspec ?      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_NAND_.
  Wires:
    $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:101$438_Y
    $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:101$437_Y
    \Y
    \B
    \A
  Connections:
    first: ?
    second: ?
  Cells:
    cell $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:101$438, type $not
      port \Y: sigspec ?      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
    cell $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:101$437, type $and
      port \Y: sigspec ?      port \B: sigspec ?      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_AND_.
  Wires:
    $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:81$436_Y
    \Y
    \B
    \A
  Connections:
    first: ?
    second: ?
  Cells:
    cell $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:81$436, type $and
      port \Y: sigspec ?      port \B: sigspec ?      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \B_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_NOT_.
  Wires:
    $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:61$435_Y
    \Y
    \A
  Connections:
    first: ?
    second: ?
  Cells:
    cell $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:61$435, type $not
      port \Y: sigspec ?      port \A: sigspec ?
      parameter \Y_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_WIDTH: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
      parameter \A_SIGNED: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Module name: \$_BUF_.
  Wires:
    \Y
    \A
  Connections:
    first: ?
    second: ?
  Cells:
=========================================================

Warnings: 1 unique messages, 2 total
End of script. Logfile hash: f407f60515, CPU: user 0.04s system 0.01s, MEM: 25.21 MB peak
Yosys 0.58+86 (git sha1 cc03551d2, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)
Time spent: 80% 3x read_verilog (0 sec), 19% 2x write_mv (0 sec)
