Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  Jun 12 16:01 2023
VCD+ Writer T-2022.06_Full64 Copyright (c) 1991-2022 by Synopsys Inc.
The file '/afs/andrew.cmu.edu/usr1/zhiyingm/private/18240/projects/fpga-dsp/inter.vpd' was opened successfully.
                   0 y =     0, x =     x
                   5 y =     x, x =     0
                  15 y =     x, x =    10
                  25 y =     x, x =     9
                  35 y =     x, x =     8
                  45 y =     x, x =     7
                  55 y =     x, x =     6
                  65 y =     x, x =     5
                  75 y =     x, x =     4
                  85 y =     x, x =     3
                  95 y =     x, x =     2
                 105 y =     x, x =     1
$finish called from file "fir.sv", line 79.
$finish at simulation time                  106
Simulation complete, time is 106.
n/vcs/T-2022.06/gui/dve/libraries/syn/generic.sdb'
n/vcs/T-2022.06/gui/dve/libraries/syn/vcs.sdb'
n/vcs/T-2022.06/gui/dve/libraries/syn/vcs.sdb'
n/vcs/T-2022.06/gui/dve/libraries/syn/vcs.sdb'
n/vcs/T-2022.06/gui/dve/libraries/syn/generic.sdb'
dve> 
dve> 
dve> 
           V C S   S i m u l a t i o n   R e p o r t 
Time: 106
CPU Time:      0.170 seconds;       Data structure size:   0.0Mb
Mon Jun 12 16:44:58 2023
.tcl
