// Seed: 2880139610
module module_0;
  wire id_1;
  wire id_3;
  assign id_3 = id_2;
endmodule
module module_1 (
    input logic id_0,
    output tri id_1,
    output logic id_2,
    output supply1 id_3,
    output wor id_4
);
  assign id_2 = id_0;
  module_0 modCall_1 ();
  always @(posedge 1) force id_3 = id_0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(negedge 1 or negedge id_6) begin : LABEL_0$display
    ;
  end
  module_0 modCall_1 ();
endmodule
