// SPDX-License-Identifier: GPL-2.0
/*!
 * @brief     SPI Register Definition Header File, automatically generated by
 *            yoda2h v1.1.2 at 1/2/2020 9:13:37 AM.
 *
 * @copyright copyright(c) 2018 - Analog Devices Inc.All Rights Reserved.
 *            This software is proprietary to Analog Devices, Inc. and its
 *            licensor. By using this software you agree to the terms of the
 *            associated analog devices software license agreement.
 */

/*!
 * @addtogroup AD9083_BF
 * @{
 */
#ifndef __ADI_AD9083_BF_JTX_QBF_H__
#define __ADI_AD9083_BF_JTX_QBF_H__

/*============= I N C L U D E S ============*/
#include "adi_ad9083_config.h"

/*============= D E F I N E S ==============*/

#define REG_PLL_STATUS_ADDR 0x00000301
#define BF_JTX_PLL_LOCKED_INFO 0x00000301, 0x00000107

#define REG_JTX_QUICK_CFG_ADDR 0x00000302
#define BF_JTX_MODE_INFO 0x00000302, 0x00000600
#define BF_JTX_MODE_S_SEL_INFO 0x00000302, 0x00000206

#define REG_JTX_LINK_CTRL1_ADDR 0x00000303
#define BF_JTX_LINK_PD_INFO 0x00000303, 0x00000100
#define BF_JTX_LINK_STDBY_MODE_INFO 0x00000303, 0x00000107

#define REG_JTX_SER_CLK_INVERT_ADDR 0x00000306
#define BF_JTX_SER_CLK_INVERT_INFO 0x00000306, 0x00000100

#define REG_JTX_PDWN_CTRL_ADDR 0x00000308
#define BF_PD_CHIP_INFO 0x00000308, 0x00000100
#define BF_STDBY_CHIP_INFO 0x00000308, 0x00000101

#define REG_SYSREF_DELAY_REG_ADDR 0x00000309
#define BF_SYSREF_PULSE_DELAY_CYCLES_INFO 0x00000309, 0x00000700
#define BF_SYSREF_PULSE_DELAY_ENABLE_INFO 0x00000309, 0x00000107

#define REG_RESET_CTRL_REG_ADDR 0x0000030A
#define BF_FORCE_JTX_DIGITAL_RESET_ON_RSTEN_FORCE_EN_INFO 0x0000030A, 0x00000100
#define BF_FORCE_JTX_DIGITAL_RESET_ON_SYSREF_INFO 0x0000030A, 0x00000104
#define BF_FORCE_SERDES_RST_RELEASE_INFO 0x0000030A, 0x00000106
#define BF_FORCE_SERDES_RST_RELEASE_EN_INFO 0x0000030A, 0x00000107

#define REG_SER_PARITY_RESET_EN1_ADDR 0x0000030B
#define BF_SER_PARITY_RESET_EN_INFO 0x0000030B, 0x00000800

#define REG_LCM_DIV_FORCE_EN_ADDR 0x0000030C
#define BF_LCM_DIV_FORCE_EN_INFO 0x0000030C, 0x00000100

#define REG_LCM_DIV1_ADDR 0x0000030D
#define BF_LCM_DIV_INFO 0x0000030D, 0x00001000

#define REG_LMFC_CTL_ADDR 0x0000030F
#define BF_LMFC_OUT_DIV_INFO 0x0000030F, 0x00000300
#define BF_LMFC_DIV_EDGE_INFO 0x0000030F, 0x00000104
#define BF_LMFC_OUT_SEL_INFO 0x0000030F, 0x00000107

#define REG_FORCE_LINK_RESET_REG_ADDR 0x00000310
#define BF_FORCE_LINK_RESET_INFO 0x00000310, 0x00000100
#define BF_FORCE_LINK_DIGITAL_RESET_INFO 0x00000310, 0x00000104

#define REG_QC_MODE_STATUS_ADDR 0x00000311
#define BF_JTX_INVALID_MODE_INFO 0x00000311, 0x00000100

#define REG_PHASE_ESTABLISH_STATUS_ADDR 0x00000313
#define BF_JTX_PHASE_ESTABLISHED_INFO 0x00000313, 0x00000100

#define REG_CLKGEN_ALIGN_FALL_RST_DEASSERT_ADDR 0x00000315
#define BF_CLKGEN_ALIGN_FALL_FOR_RST_DEASSERT_INFO 0x00000315, 0x00000100

#define REG_PLL_REF_CLK_DIV1_REG_ADDR 0x00000317
#define BF_DIVM_LCPLL_RC_RX_INFO 0x00000317, 0x00000400

#define REG_PCLK_SYNC_DIV_REG1_ADDR 0x00000319
#define BF_PCLK_SYNC_DIV_VAL_INFO 0x00000319, 0x00000900

#define REG_PCLK_ASYNC_DIV_REG1_ADDR 0x0000031B
#define BF_PCLK_ASYNC_DIV_VAL_INFO 0x0000031B, 0x00000900

#define REG_CONV_CLK_DIV_REG1_ADDR 0x0000031D
#define BF_CONV_CLK_DIV_VAL_INFO 0x0000031D, 0x00000A00

#define REG_JTX_CLK_CTRL_REG_ADDR 0x0000031F
#define BF_JTX_SYNC_PCLK_EN_INFO 0x0000031F, 0x00000100
#define BF_JTX_CONV_CLK_EN_INFO 0x0000031F, 0x00000101
#define BF_JTX_IFX_CLK_EN_INFO 0x0000031F, 0x00000102
#define BF_JTX_ASYNC_PCLK_EN_INFO 0x0000031F, 0x00000103

#define REG_JTX_CLK_CTRL_REG2_ADDR 0x00000320
#define BF_JTX_ASYNC_PCLK_DIV_OVERRIDE_INFO 0x00000320, 0x00000100
#define BF_JTX_SYNC_PCLK_DIV_OVERRIDE_INFO 0x00000320, 0x00000101
#define BF_JTX_IFX_CLK_DIV_OVERRIDE_INFO 0x00000320, 0x00000102
#define BF_JTX_CONV_CLK_DIV_OVERRIDE_INFO 0x00000320, 0x00000103

#define REG_IFX_CLK_DIV_REG1_ADDR 0x00000321
#define BF_IFX_CLK_DIV_VAL_INFO 0x00000321, 0x00000900

#define REG_ASYNC_PCLK_CTRL_ADDR 0x00000323
#define BF_ASYNC_IFX_PCLK_SEL_INFO 0x00000323, 0x00000100
#define BF_ASYNC_LANE_CLK_SEL_INFO 0x00000323, 0x00000101
#define BF_ASYNC_LINK_PCLK_SEL_INFO 0x00000323, 0x00000102
#define BF_ASYNC_LANE_DOUT_SEL_INFO 0x00000323, 0x00000103
#define BF_TESTMUX_CLK_EN_INFO 0x00000323, 0x00000106
#define BF_TESTMUX_CLK_SEL_INFO 0x00000323, 0x00000107

#define REG_JTX_PCLK_DIV_INTEGER1_ADDR 0x00000325
#define BF_JTX_PCLK_DIV_INTEGER_INFO 0x00000325, 0x00000900

#define REG_JTX_PCLK_DIV_FRAC_NUM_ADDR 0x00000327
#define BF_JTX_PCLK_DIV_FRAC_NUM_INFO 0x00000327, 0x00000500

#define REG_JTX_PCLK_DIV_FRAC_DEN_ADDR 0x00000328
#define BF_JTX_PCLK_DIV_FRAC_DEN_INFO 0x00000328, 0x00000500

#define REG_JTX_IFX_PCLK_DIV_INTEGER1_ADDR 0x00000329
#define BF_JTX_IFX_PCLK_DIV_INTEGER_INFO 0x00000329, 0x00000900

#define REG_JTX_IFX_PCLK_DIV_FRAC_NUM_ADDR 0x0000032B
#define BF_JTX_IFX_PCLK_DIV_FRAC_NUM_INFO 0x0000032B, 0x00000500

#define REG_JTX_IFX_PCLK_DIV_FRAC_DEN_ADDR 0x0000032C
#define BF_JTX_IFX_PCLK_DIV_FRAC_DEN_INFO 0x0000032C, 0x00000500

#endif /* __ADI_AD9083_BF_JTX_QBF_H__ */
       /*! @} */