Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Nov 29 16:22:13 2017
| Host         : DESKTOP-65L7E3F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 2 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.922        0.000                      0                12876        0.049        0.000                      0                12876        3.000        0.000                       0                  1932  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clkfbout   {0.000 5.000}      10.000          100.000         
  clkout0    {0.000 5.000}      10.000          100.000         
  clkout3    {0.000 40.000}     80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clkfbout                                                                                                                                                      7.845        0.000                       0                     3  
  clkout0           4.828        0.000                      0                 3952        0.115        0.000                      0                 3952        3.750        0.000                       0                   779  
  clkout3          53.688        0.000                      0                 8923        0.049        0.000                      0                 8923       38.750        0.000                       0                  1149  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout3       clkout0             3.922        0.000                      0                   32        0.383        0.000                      0                   32  
clkout0       clkout3             4.733        0.000                      0                   53        0.100        0.000                      0                   53  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdv/mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19   clkdv/bufclkfb/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdv/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdv/mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        4.828ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.828ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/bmem/mem_reg_512_767_0_0/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.036ns  (logic 0.456ns (9.056%)  route 4.580ns (90.944%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=773, routed)         1.691    -0.849    display/myvgatimer/xy/clk100
    SLICE_X79Y121        FDRE                                         r  display/myvgatimer/xy/x_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y121        FDRE (Prop_fdre_C_Q)         0.456    -0.393 r  display/myvgatimer/xy/x_reg[0]_rep/Q
                         net (fo=194, routed)         4.580     4.186    display/bmem/mem_reg_512_767_0_0/A0
    SLICE_X66Y133        RAMS64E                                      r  display/bmem/mem_reg_512_767_0_0/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=773, routed)         1.489     8.468    display/bmem/mem_reg_512_767_0_0/WCLK
    SLICE_X66Y133        RAMS64E                                      r  display/bmem/mem_reg_512_767_0_0/RAMS64E_A/CLK
                         clock pessimism              0.560     9.028    
                         clock uncertainty           -0.074     8.954    
    SLICE_X66Y133        RAMS64E (Setup_rams64e_CLK_ADR0)
                                                      0.060     9.014    display/bmem/mem_reg_512_767_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          9.014    
                         arrival time                          -4.186    
  -------------------------------------------------------------------
                         slack                                  4.828    

Slack (MET) :             4.828ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/bmem/mem_reg_512_767_0_0/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.036ns  (logic 0.456ns (9.056%)  route 4.580ns (90.944%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=773, routed)         1.691    -0.849    display/myvgatimer/xy/clk100
    SLICE_X79Y121        FDRE                                         r  display/myvgatimer/xy/x_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y121        FDRE (Prop_fdre_C_Q)         0.456    -0.393 r  display/myvgatimer/xy/x_reg[0]_rep/Q
                         net (fo=194, routed)         4.580     4.186    display/bmem/mem_reg_512_767_0_0/A0
    SLICE_X66Y133        RAMS64E                                      r  display/bmem/mem_reg_512_767_0_0/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=773, routed)         1.489     8.468    display/bmem/mem_reg_512_767_0_0/WCLK
    SLICE_X66Y133        RAMS64E                                      r  display/bmem/mem_reg_512_767_0_0/RAMS64E_B/CLK
                         clock pessimism              0.560     9.028    
                         clock uncertainty           -0.074     8.954    
    SLICE_X66Y133        RAMS64E (Setup_rams64e_CLK_ADR0)
                                                      0.060     9.014    display/bmem/mem_reg_512_767_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          9.014    
                         arrival time                          -4.186    
  -------------------------------------------------------------------
                         slack                                  4.828    

Slack (MET) :             4.828ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/bmem/mem_reg_512_767_0_0/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.036ns  (logic 0.456ns (9.056%)  route 4.580ns (90.944%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=773, routed)         1.691    -0.849    display/myvgatimer/xy/clk100
    SLICE_X79Y121        FDRE                                         r  display/myvgatimer/xy/x_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y121        FDRE (Prop_fdre_C_Q)         0.456    -0.393 r  display/myvgatimer/xy/x_reg[0]_rep/Q
                         net (fo=194, routed)         4.580     4.186    display/bmem/mem_reg_512_767_0_0/A0
    SLICE_X66Y133        RAMS64E                                      r  display/bmem/mem_reg_512_767_0_0/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=773, routed)         1.489     8.468    display/bmem/mem_reg_512_767_0_0/WCLK
    SLICE_X66Y133        RAMS64E                                      r  display/bmem/mem_reg_512_767_0_0/RAMS64E_C/CLK
                         clock pessimism              0.560     9.028    
                         clock uncertainty           -0.074     8.954    
    SLICE_X66Y133        RAMS64E (Setup_rams64e_CLK_ADR0)
                                                      0.060     9.014    display/bmem/mem_reg_512_767_0_0/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          9.014    
                         arrival time                          -4.186    
  -------------------------------------------------------------------
                         slack                                  4.828    

Slack (MET) :             4.828ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/bmem/mem_reg_512_767_0_0/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.036ns  (logic 0.456ns (9.056%)  route 4.580ns (90.944%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=773, routed)         1.691    -0.849    display/myvgatimer/xy/clk100
    SLICE_X79Y121        FDRE                                         r  display/myvgatimer/xy/x_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y121        FDRE (Prop_fdre_C_Q)         0.456    -0.393 r  display/myvgatimer/xy/x_reg[0]_rep/Q
                         net (fo=194, routed)         4.580     4.186    display/bmem/mem_reg_512_767_0_0/A0
    SLICE_X66Y133        RAMS64E                                      r  display/bmem/mem_reg_512_767_0_0/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=773, routed)         1.489     8.468    display/bmem/mem_reg_512_767_0_0/WCLK
    SLICE_X66Y133        RAMS64E                                      r  display/bmem/mem_reg_512_767_0_0/RAMS64E_D/CLK
                         clock pessimism              0.560     9.028    
                         clock uncertainty           -0.074     8.954    
    SLICE_X66Y133        RAMS64E (Setup_rams64e_CLK_ADR0)
                                                      0.060     9.014    display/bmem/mem_reg_512_767_0_0/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          9.014    
                         arrival time                          -4.186    
  -------------------------------------------------------------------
                         slack                                  4.828    

Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/bmem/mem_reg_256_511_0_0/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.911ns  (logic 0.456ns (9.285%)  route 4.455ns (90.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 8.467 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=773, routed)         1.691    -0.849    display/myvgatimer/xy/clk100
    SLICE_X79Y121        FDRE                                         r  display/myvgatimer/xy/x_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y121        FDRE (Prop_fdre_C_Q)         0.456    -0.393 r  display/myvgatimer/xy/x_reg[0]_rep/Q
                         net (fo=194, routed)         4.455     4.062    display/bmem/mem_reg_256_511_0_0/A0
    SLICE_X66Y132        RAMS64E                                      r  display/bmem/mem_reg_256_511_0_0/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=773, routed)         1.488     8.467    display/bmem/mem_reg_256_511_0_0/WCLK
    SLICE_X66Y132        RAMS64E                                      r  display/bmem/mem_reg_256_511_0_0/RAMS64E_A/CLK
                         clock pessimism              0.560     9.027    
                         clock uncertainty           -0.074     8.953    
    SLICE_X66Y132        RAMS64E (Setup_rams64e_CLK_ADR0)
                                                      0.060     9.013    display/bmem/mem_reg_256_511_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          9.013    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                  4.951    

Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/bmem/mem_reg_256_511_0_0/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.911ns  (logic 0.456ns (9.285%)  route 4.455ns (90.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 8.467 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=773, routed)         1.691    -0.849    display/myvgatimer/xy/clk100
    SLICE_X79Y121        FDRE                                         r  display/myvgatimer/xy/x_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y121        FDRE (Prop_fdre_C_Q)         0.456    -0.393 r  display/myvgatimer/xy/x_reg[0]_rep/Q
                         net (fo=194, routed)         4.455     4.062    display/bmem/mem_reg_256_511_0_0/A0
    SLICE_X66Y132        RAMS64E                                      r  display/bmem/mem_reg_256_511_0_0/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=773, routed)         1.488     8.467    display/bmem/mem_reg_256_511_0_0/WCLK
    SLICE_X66Y132        RAMS64E                                      r  display/bmem/mem_reg_256_511_0_0/RAMS64E_B/CLK
                         clock pessimism              0.560     9.027    
                         clock uncertainty           -0.074     8.953    
    SLICE_X66Y132        RAMS64E (Setup_rams64e_CLK_ADR0)
                                                      0.060     9.013    display/bmem/mem_reg_256_511_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          9.013    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                  4.951    

Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/bmem/mem_reg_256_511_0_0/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.911ns  (logic 0.456ns (9.285%)  route 4.455ns (90.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 8.467 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=773, routed)         1.691    -0.849    display/myvgatimer/xy/clk100
    SLICE_X79Y121        FDRE                                         r  display/myvgatimer/xy/x_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y121        FDRE (Prop_fdre_C_Q)         0.456    -0.393 r  display/myvgatimer/xy/x_reg[0]_rep/Q
                         net (fo=194, routed)         4.455     4.062    display/bmem/mem_reg_256_511_0_0/A0
    SLICE_X66Y132        RAMS64E                                      r  display/bmem/mem_reg_256_511_0_0/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=773, routed)         1.488     8.467    display/bmem/mem_reg_256_511_0_0/WCLK
    SLICE_X66Y132        RAMS64E                                      r  display/bmem/mem_reg_256_511_0_0/RAMS64E_C/CLK
                         clock pessimism              0.560     9.027    
                         clock uncertainty           -0.074     8.953    
    SLICE_X66Y132        RAMS64E (Setup_rams64e_CLK_ADR0)
                                                      0.060     9.013    display/bmem/mem_reg_256_511_0_0/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          9.013    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                  4.951    

Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/bmem/mem_reg_256_511_0_0/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.911ns  (logic 0.456ns (9.285%)  route 4.455ns (90.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 8.467 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=773, routed)         1.691    -0.849    display/myvgatimer/xy/clk100
    SLICE_X79Y121        FDRE                                         r  display/myvgatimer/xy/x_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y121        FDRE (Prop_fdre_C_Q)         0.456    -0.393 r  display/myvgatimer/xy/x_reg[0]_rep/Q
                         net (fo=194, routed)         4.455     4.062    display/bmem/mem_reg_256_511_0_0/A0
    SLICE_X66Y132        RAMS64E                                      r  display/bmem/mem_reg_256_511_0_0/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=773, routed)         1.488     8.467    display/bmem/mem_reg_256_511_0_0/WCLK
    SLICE_X66Y132        RAMS64E                                      r  display/bmem/mem_reg_256_511_0_0/RAMS64E_D/CLK
                         clock pessimism              0.560     9.027    
                         clock uncertainty           -0.074     8.953    
    SLICE_X66Y132        RAMS64E (Setup_rams64e_CLK_ADR0)
                                                      0.060     9.013    display/bmem/mem_reg_256_511_0_0/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          9.013    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                  4.951    

Slack (MET) :             4.975ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/bmem/mem_reg_1280_1535_4_4/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.885ns  (logic 0.456ns (9.335%)  route 4.429ns (90.665%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=773, routed)         1.691    -0.849    display/myvgatimer/xy/clk100
    SLICE_X79Y121        FDRE                                         r  display/myvgatimer/xy/x_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y121        FDRE (Prop_fdre_C_Q)         0.456    -0.393 r  display/myvgatimer/xy/x_reg[0]_rep/Q
                         net (fo=194, routed)         4.429     4.036    display/bmem/mem_reg_1280_1535_4_4/A0
    SLICE_X66Y131        RAMS64E                                      r  display/bmem/mem_reg_1280_1535_4_4/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=773, routed)         1.486     8.465    display/bmem/mem_reg_1280_1535_4_4/WCLK
    SLICE_X66Y131        RAMS64E                                      r  display/bmem/mem_reg_1280_1535_4_4/RAMS64E_A/CLK
                         clock pessimism              0.560     9.025    
                         clock uncertainty           -0.074     8.951    
    SLICE_X66Y131        RAMS64E (Setup_rams64e_CLK_ADR0)
                                                      0.060     9.011    display/bmem/mem_reg_1280_1535_4_4/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          9.011    
                         arrival time                          -4.036    
  -------------------------------------------------------------------
                         slack                                  4.975    

Slack (MET) :             4.975ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/bmem/mem_reg_1280_1535_4_4/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.885ns  (logic 0.456ns (9.335%)  route 4.429ns (90.665%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=773, routed)         1.691    -0.849    display/myvgatimer/xy/clk100
    SLICE_X79Y121        FDRE                                         r  display/myvgatimer/xy/x_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y121        FDRE (Prop_fdre_C_Q)         0.456    -0.393 r  display/myvgatimer/xy/x_reg[0]_rep/Q
                         net (fo=194, routed)         4.429     4.036    display/bmem/mem_reg_1280_1535_4_4/A0
    SLICE_X66Y131        RAMS64E                                      r  display/bmem/mem_reg_1280_1535_4_4/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=773, routed)         1.486     8.465    display/bmem/mem_reg_1280_1535_4_4/WCLK
    SLICE_X66Y131        RAMS64E                                      r  display/bmem/mem_reg_1280_1535_4_4/RAMS64E_B/CLK
                         clock pessimism              0.560     9.025    
                         clock uncertainty           -0.074     8.951    
    SLICE_X66Y131        RAMS64E (Setup_rams64e_CLK_ADR0)
                                                      0.060     9.011    display/bmem/mem_reg_1280_1535_4_4/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          9.011    
                         arrival time                          -4.036    
  -------------------------------------------------------------------
                         slack                                  4.975    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Data_Reg_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[3][7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.404%)  route 0.128ns (47.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=773, routed)         0.592    -0.572    accel/accel/ADXL_Control/clk100
    SLICE_X72Y87         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  accel/accel/ADXL_Control/Data_Reg_reg[0][7]/Q
                         net (fo=4, routed)           0.128    -0.303    accel/accel/ADXL_Control/Adxl_Conf_Err
    SLICE_X74Y86         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=773, routed)         0.865    -0.808    accel/accel/ADXL_Control/clk100
    SLICE_X74Y86         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][7]_srl3/CLK
                         clock pessimism              0.275    -0.533    
    SLICE_X74Y86         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.418    accel/accel/ADXL_Control/Data_Reg_reg[3][7]_srl3
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 display/myvgatimer/xy/x_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/bmem/mem_reg_1792_2047_2_2/RAMS64E_A/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.270%)  route 0.224ns (57.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=773, routed)         0.581    -0.583    display/myvgatimer/xy/clk100
    SLICE_X74Y121        FDRE                                         r  display/myvgatimer/xy/x_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  display/myvgatimer/xy/x_reg[2]_rep/Q
                         net (fo=192, routed)         0.224    -0.195    display/bmem/mem_reg_1792_2047_2_2/A2
    SLICE_X76Y121        RAMS64E                                      r  display/bmem/mem_reg_1792_2047_2_2/RAMS64E_A/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=773, routed)         0.852    -0.821    display/bmem/mem_reg_1792_2047_2_2/WCLK
    SLICE_X76Y121        RAMS64E                                      r  display/bmem/mem_reg_1792_2047_2_2/RAMS64E_A/CLK
                         clock pessimism              0.252    -0.569    
    SLICE_X76Y121        RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.315    display/bmem/mem_reg_1792_2047_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 display/myvgatimer/xy/x_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/bmem/mem_reg_1792_2047_2_2/RAMS64E_B/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.270%)  route 0.224ns (57.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=773, routed)         0.581    -0.583    display/myvgatimer/xy/clk100
    SLICE_X74Y121        FDRE                                         r  display/myvgatimer/xy/x_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  display/myvgatimer/xy/x_reg[2]_rep/Q
                         net (fo=192, routed)         0.224    -0.195    display/bmem/mem_reg_1792_2047_2_2/A2
    SLICE_X76Y121        RAMS64E                                      r  display/bmem/mem_reg_1792_2047_2_2/RAMS64E_B/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=773, routed)         0.852    -0.821    display/bmem/mem_reg_1792_2047_2_2/WCLK
    SLICE_X76Y121        RAMS64E                                      r  display/bmem/mem_reg_1792_2047_2_2/RAMS64E_B/CLK
                         clock pessimism              0.252    -0.569    
    SLICE_X76Y121        RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.315    display/bmem/mem_reg_1792_2047_2_2/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 display/myvgatimer/xy/x_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/bmem/mem_reg_1792_2047_2_2/RAMS64E_D/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.270%)  route 0.224ns (57.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=773, routed)         0.581    -0.583    display/myvgatimer/xy/clk100
    SLICE_X74Y121        FDRE                                         r  display/myvgatimer/xy/x_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  display/myvgatimer/xy/x_reg[2]_rep/Q
                         net (fo=192, routed)         0.224    -0.195    display/bmem/mem_reg_1792_2047_2_2/A2
    SLICE_X76Y121        RAMS64E                                      r  display/bmem/mem_reg_1792_2047_2_2/RAMS64E_D/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=773, routed)         0.852    -0.821    display/bmem/mem_reg_1792_2047_2_2/WCLK
    SLICE_X76Y121        RAMS64E                                      r  display/bmem/mem_reg_1792_2047_2_2/RAMS64E_D/CLK
                         clock pessimism              0.252    -0.569    
    SLICE_X76Y121        RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.315    display/bmem/mem_reg_1792_2047_2_2/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 display/myvgatimer/xy/x_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/bmem/mem_reg_1792_2047_2_2/RAMS64E_C/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.270%)  route 0.224ns (57.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=773, routed)         0.581    -0.583    display/myvgatimer/xy/clk100
    SLICE_X74Y121        FDRE                                         r  display/myvgatimer/xy/x_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  display/myvgatimer/xy/x_reg[2]_rep/Q
                         net (fo=192, routed)         0.224    -0.195    display/bmem/mem_reg_1792_2047_2_2/A2
    SLICE_X76Y121        RAMS64E                                      r  display/bmem/mem_reg_1792_2047_2_2/RAMS64E_C/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=773, routed)         0.852    -0.821    display/bmem/mem_reg_1792_2047_2_2/WCLK
    SLICE_X76Y121        RAMS64E                                      r  display/bmem/mem_reg_1792_2047_2_2/RAMS64E_C/CLK
                         clock pessimism              0.252    -0.569    
    SLICE_X76Y121        RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.315    display/bmem/mem_reg_1792_2047_2_2/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/Dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[3][5]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=773, routed)         0.565    -0.599    accel/accel/ADXL_Control/SPI_Interface/clk100
    SLICE_X71Y87         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[5]/Q
                         net (fo=1, routed)           0.113    -0.345    accel/accel/ADXL_Control/Dout[5]
    SLICE_X70Y87         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][5]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=773, routed)         0.836    -0.837    accel/accel/ADXL_Control/clk100
    SLICE_X70Y87         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][5]_srl4/CLK
                         clock pessimism              0.251    -0.586    
    SLICE_X70Y87         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.469    accel/accel/ADXL_Control/Data_Reg_reg[3][5]_srl4
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/Dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[3][6]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=773, routed)         0.565    -0.599    accel/accel/ADXL_Control/SPI_Interface/clk100
    SLICE_X71Y87         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[6]/Q
                         net (fo=1, routed)           0.112    -0.346    accel/accel/ADXL_Control/Dout[6]
    SLICE_X70Y87         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][6]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=773, routed)         0.836    -0.837    accel/accel/ADXL_Control/clk100
    SLICE_X70Y87         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][6]_srl4/CLK
                         clock pessimism              0.251    -0.586    
    SLICE_X70Y87         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.471    accel/accel/ADXL_Control/Data_Reg_reg[3][6]_srl4
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 display/myvgatimer/xy/x_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/bmem/mem_reg_1024_1279_2_2/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.538%)  route 0.336ns (70.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=773, routed)         0.584    -0.580    display/myvgatimer/xy/clk100
    SLICE_X79Y121        FDRE                                         r  display/myvgatimer/xy/x_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  display/myvgatimer/xy/x_reg[0]_rep/Q
                         net (fo=194, routed)         0.336    -0.103    display/bmem/mem_reg_1024_1279_2_2/A0
    SLICE_X80Y121        RAMS64E                                      r  display/bmem/mem_reg_1024_1279_2_2/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=773, routed)         0.855    -0.817    display/bmem/mem_reg_1024_1279_2_2/WCLK
    SLICE_X80Y121        RAMS64E                                      r  display/bmem/mem_reg_1024_1279_2_2/RAMS64E_A/CLK
                         clock pessimism              0.275    -0.542    
    SLICE_X80Y121        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.232    display/bmem/mem_reg_1024_1279_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 display/myvgatimer/xy/x_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/bmem/mem_reg_1024_1279_2_2/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.538%)  route 0.336ns (70.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=773, routed)         0.584    -0.580    display/myvgatimer/xy/clk100
    SLICE_X79Y121        FDRE                                         r  display/myvgatimer/xy/x_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  display/myvgatimer/xy/x_reg[0]_rep/Q
                         net (fo=194, routed)         0.336    -0.103    display/bmem/mem_reg_1024_1279_2_2/A0
    SLICE_X80Y121        RAMS64E                                      r  display/bmem/mem_reg_1024_1279_2_2/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=773, routed)         0.855    -0.817    display/bmem/mem_reg_1024_1279_2_2/WCLK
    SLICE_X80Y121        RAMS64E                                      r  display/bmem/mem_reg_1024_1279_2_2/RAMS64E_B/CLK
                         clock pessimism              0.275    -0.542    
    SLICE_X80Y121        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.232    display/bmem/mem_reg_1024_1279_2_2/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 display/myvgatimer/xy/x_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/bmem/mem_reg_1024_1279_2_2/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.538%)  route 0.336ns (70.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=773, routed)         0.584    -0.580    display/myvgatimer/xy/clk100
    SLICE_X79Y121        FDRE                                         r  display/myvgatimer/xy/x_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  display/myvgatimer/xy/x_reg[0]_rep/Q
                         net (fo=194, routed)         0.336    -0.103    display/bmem/mem_reg_1024_1279_2_2/A0
    SLICE_X80Y121        RAMS64E                                      r  display/bmem/mem_reg_1024_1279_2_2/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=773, routed)         0.855    -0.817    display/bmem/mem_reg_1024_1279_2_2/WCLK
    SLICE_X80Y121        RAMS64E                                      r  display/bmem/mem_reg_1024_1279_2_2/RAMS64E_C/CLK
                         clock pessimism              0.275    -0.542    
    SLICE_X80Y121        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.232    display/bmem/mem_reg_1024_1279_2_2/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdv/mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clkdv/buf100/I0
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clkdv/clkout0_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X71Y93     accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X71Y93     accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X68Y93     accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X68Y93     accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X68Y93     accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X68Y92     accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X68Y93     accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y122    display/bmem/mem_reg_1024_1279_3_3/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X88Y130    display/bmem/mem_reg_1536_1791_7_7/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X84Y133    display/bmem/mem_reg_512_767_10_10/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y122    display/bmem/mem_reg_1024_1279_3_3/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y122    display/bmem/mem_reg_1024_1279_3_3/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y122    display/bmem/mem_reg_1024_1279_3_3/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X70Y129    display/bmem/mem_reg_1024_1279_4_4/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X70Y129    display/bmem/mem_reg_1024_1279_4_4/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X70Y129    display/bmem/mem_reg_1024_1279_4_4/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X88Y130    display/bmem/mem_reg_1536_1791_7_7/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y122    display/bmem/mem_reg_1024_1279_3_3/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X84Y133    display/bmem/mem_reg_512_767_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y122    display/bmem/mem_reg_1024_1279_3_3/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y122    display/bmem/mem_reg_1024_1279_3_3/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y122    display/bmem/mem_reg_1024_1279_3_3/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X84Y133    display/bmem/mem_reg_512_767_10_10/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X84Y133    display/bmem/mem_reg_512_767_10_10/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X84Y133    display/bmem/mem_reg_512_767_10_10/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X74Y132    display/bmem/mem_reg_1792_2047_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X74Y132    display/bmem/mem_reg_1792_2047_0_0/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       53.688ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       38.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             53.688ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/r/rf_reg_r2_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        25.858ns  (logic 4.060ns (15.701%)  route 21.798ns (84.299%))
  Logic Levels:           16  (LUT3=2 LUT4=1 LUT5=1 LUT6=7 MUXF7=2 MUXF8=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 78.493 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=1147, routed)        1.716    -0.824    mips/dp/clk12
    SLICE_X72Y98         FDRE                                         r  mips/dp/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  mips/dp/pc_reg[2]/Q
                         net (fo=130, routed)         2.955     2.588    imem/mem_reg_64_127_15_17/ADDRB0
    SLICE_X80Y100        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     2.712 r  imem/mem_reg_64_127_15_17/RAMB/O
                         net (fo=1, routed)           1.034     3.745    imem/mem_reg_64_127_15_17_n_1
    SLICE_X79Y100        LUT6 (Prop_lut6_I3_O)        0.124     3.869 r  imem/rf_reg_r1_0_31_0_5_i_12/O
                         net (fo=39, routed)          2.399     6.268    mips/dp/r/rf_reg_r1_0_31_30_31/ADDRA0
    SLICE_X70Y95         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     6.418 r  mips/dp/r/rf_reg_r1_0_31_30_31/RAMA/O
                         net (fo=2, routed)           0.830     7.249    imem/ReadData20[30]
    SLICE_X71Y95         LUT4 (Prop_lut4_I2_O)        0.354     7.603 r  imem/rf_reg_r1_0_31_0_5_i_88/O
                         net (fo=15, routed)          1.938     9.540    imem/rf_reg_r1_0_31_0_5_i_88_n_0
    SLICE_X60Y88         LUT5 (Prop_lut5_I4_O)        0.326     9.866 r  imem/mem_reg_0_127_0_0_i_118/O
                         net (fo=3, routed)           0.693    10.559    imem/mem_reg_0_127_0_0_i_118_n_0
    SLICE_X60Y88         LUT3 (Prop_lut3_I0_O)        0.152    10.711 r  imem/mem_reg_0_127_0_0_i_107/O
                         net (fo=3, routed)           0.852    11.563    imem/mem_reg_0_127_0_0_i_107_n_0
    SLICE_X60Y86         LUT3 (Prop_lut3_I0_O)        0.348    11.911 f  imem/mem_reg_0_255_0_0_i_22/O
                         net (fo=2, routed)           1.005    12.916    imem/mem_reg_0_255_0_0_i_22_n_0
    SLICE_X58Y86         LUT6 (Prop_lut6_I0_O)        0.124    13.040 f  imem/mem_reg_0_255_0_0_i_18/O
                         net (fo=1, routed)           0.162    13.202    imem/mem_reg_0_255_0_0_i_18_n_0
    SLICE_X58Y86         LUT6 (Prop_lut6_I5_O)        0.124    13.326 r  imem/mem_reg_0_255_0_0_i_11/O
                         net (fo=1, routed)           0.673    13.999    imem/mem_reg_0_255_0_0_i_11_n_0
    SLICE_X59Y92         LUT6 (Prop_lut6_I0_O)        0.124    14.123 r  imem/mem_reg_0_255_0_0_i_7/O
                         net (fo=1, routed)           0.000    14.123    imem/mem_reg_0_255_0_0_i_7_n_0
    SLICE_X59Y92         MUXF7 (Prop_muxf7_I0_O)      0.238    14.361 r  imem/mem_reg_0_255_0_0_i_2/O
                         net (fo=665, routed)         6.290    20.651    memIO/datamem/mem_reg_256_511_3_3/A7
    SLICE_X66Y118        MUXF8 (Prop_muxf8_S_O)       0.457    21.108 r  memIO/datamem/mem_reg_256_511_3_3/F8/O
                         net (fo=1, routed)           0.651    21.758    memIO/datamem_n_13
    SLICE_X67Y113        LUT6 (Prop_lut6_I3_O)        0.319    22.077 r  memIO/__0/rf_reg_r1_0_31_0_5_i_97/O
                         net (fo=1, routed)           0.788    22.865    imem/dout[2]
    SLICE_X72Y113        LUT6 (Prop_lut6_I5_O)        0.124    22.989 r  imem/rf_reg_r1_0_31_0_5_i_62/O
                         net (fo=1, routed)           0.000    22.989    imem/rf_reg_r1_0_31_0_5_i_62_n_0
    SLICE_X72Y113        MUXF7 (Prop_muxf7_I1_O)      0.217    23.206 r  imem/rf_reg_r1_0_31_0_5_i_29/O
                         net (fo=1, routed)           0.962    24.168    imem/rf_reg_r1_0_31_0_5_i_29_n_0
    SLICE_X72Y98         LUT6 (Prop_lut6_I0_O)        0.299    24.467 r  imem/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.568    25.034    mips/dp/r/rf_reg_r2_0_31_0_5/DIB1
    SLICE_X70Y97         RAMD32                                       r  mips/dp/r/rf_reg_r2_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=1147, routed)        1.513    78.493    mips/dp/r/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X70Y97         RAMD32                                       r  mips/dp/r/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.559    79.052    
                         clock uncertainty           -0.102    78.950    
    SLICE_X70Y97         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    78.722    mips/dp/r/rf_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         78.722    
                         arrival time                         -25.034    
  -------------------------------------------------------------------
                         slack                                 53.688    

Slack (MET) :             53.693ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/r/rf_reg_r1_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        25.822ns  (logic 3.759ns (14.557%)  route 22.063ns (85.443%))
  Logic Levels:           16  (LUT3=2 LUT4=1 LUT5=1 LUT6=7 MUXF7=3 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 78.493 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=1147, routed)        1.716    -0.824    mips/dp/clk12
    SLICE_X72Y98         FDRE                                         r  mips/dp/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  mips/dp/pc_reg[2]/Q
                         net (fo=130, routed)         2.955     2.588    imem/mem_reg_64_127_15_17/ADDRB0
    SLICE_X80Y100        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     2.712 r  imem/mem_reg_64_127_15_17/RAMB/O
                         net (fo=1, routed)           1.034     3.745    imem/mem_reg_64_127_15_17_n_1
    SLICE_X79Y100        LUT6 (Prop_lut6_I3_O)        0.124     3.869 r  imem/rf_reg_r1_0_31_0_5_i_12/O
                         net (fo=39, routed)          3.410     7.279    mips/dp/r/rf_reg_r1_0_31_24_29/ADDRA0
    SLICE_X70Y94         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.429 r  mips/dp/r/rf_reg_r1_0_31_24_29/RAMA/O
                         net (fo=3, routed)           1.317     8.746    imem/ReadData20[24]
    SLICE_X64Y90         LUT4 (Prop_lut4_I2_O)        0.324     9.070 r  imem/rf_reg_r1_0_31_24_29_i_43/O
                         net (fo=17, routed)          0.878     9.948    imem/rf_reg_r1_0_31_24_29_i_43_n_0
    SLICE_X60Y89         LUT5 (Prop_lut5_I2_O)        0.327    10.275 r  imem/mem_reg_0_127_0_0_i_109/O
                         net (fo=3, routed)           0.921    11.197    imem/mem_reg_0_127_0_0_i_109_n_0
    SLICE_X59Y87         LUT3 (Prop_lut3_I2_O)        0.124    11.321 r  imem/mem_reg_0_127_0_0_i_91/O
                         net (fo=3, routed)           0.444    11.764    imem/mem_reg_0_127_0_0_i_91_n_0
    SLICE_X59Y87         LUT3 (Prop_lut3_I0_O)        0.124    11.888 f  imem/mem_reg_0_127_0_0_i_88/O
                         net (fo=2, routed)           0.318    12.206    imem/mem_reg_0_127_0_0_i_88_n_0
    SLICE_X58Y86         LUT6 (Prop_lut6_I5_O)        0.124    12.330 r  imem/mem_reg_0_127_0_0_i_81/O
                         net (fo=1, routed)           0.429    12.759    imem/mem_reg_0_127_0_0_i_81_n_0
    SLICE_X58Y88         LUT6 (Prop_lut6_I0_O)        0.124    12.883 r  imem/mem_reg_0_127_0_0_i_41/O
                         net (fo=1, routed)           0.698    13.581    imem/mem_reg_0_127_0_0_i_41_n_0
    SLICE_X59Y92         LUT6 (Prop_lut6_I0_O)        0.124    13.705 r  imem/mem_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.000    13.705    imem/mem_reg_0_127_0_0_i_15_n_0
    SLICE_X59Y92         MUXF7 (Prop_muxf7_I0_O)      0.212    13.917 r  imem/mem_reg_0_127_0_0_i_3/O
                         net (fo=956, routed)         5.999    19.917    memIO/scrmem/mem_reg_896_1023_1_1/A6
    SLICE_X78Y118        MUXF7 (Prop_muxf7_S_O)       0.489    20.406 r  memIO/scrmem/mem_reg_896_1023_1_1/F7.SP/O
                         net (fo=1, routed)           0.755    21.161    memIO/scrmem/mem_reg_896_1023_1_1_n_1
    SLICE_X77Y116        LUT6 (Prop_lut6_I0_O)        0.298    21.459 r  memIO/scrmem/rf_reg_r1_0_31_0_5_i_75/O
                         net (fo=1, routed)           1.293    22.752    imem/x_reg[5]_5
    SLICE_X71Y114        LUT6 (Prop_lut6_I3_O)        0.124    22.876 r  imem/rf_reg_r1_0_31_0_5_i_47/O
                         net (fo=1, routed)           0.000    22.876    accel/accel/Accel_Calculation/x_reg[5]
    SLICE_X71Y114        MUXF7 (Prop_muxf7_I0_O)      0.212    23.088 r  accel/accel/Accel_Calculation/rf_reg_r1_0_31_0_5_i_24/O
                         net (fo=1, routed)           1.073    24.160    imem/ACCEL_Y_CLIP_reg[1]
    SLICE_X71Y98         LUT6 (Prop_lut6_I0_O)        0.299    24.459 r  imem/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.539    24.999    mips/dp/r/rf_reg_r1_0_31_0_5/DIA1
    SLICE_X70Y98         RAMD32                                       r  mips/dp/r/rf_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=1147, routed)        1.513    78.493    mips/dp/r/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X70Y98         RAMD32                                       r  mips/dp/r/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.559    79.052    
                         clock uncertainty           -0.102    78.950    
    SLICE_X70Y98         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    78.692    mips/dp/r/rf_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         78.692    
                         arrival time                         -24.999    
  -------------------------------------------------------------------
                         slack                                 53.693    

Slack (MET) :             53.694ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/r/rf_reg_r1_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        25.852ns  (logic 4.060ns (15.705%)  route 21.792ns (84.295%))
  Logic Levels:           16  (LUT3=2 LUT4=1 LUT5=1 LUT6=7 MUXF7=2 MUXF8=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 78.493 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=1147, routed)        1.716    -0.824    mips/dp/clk12
    SLICE_X72Y98         FDRE                                         r  mips/dp/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  mips/dp/pc_reg[2]/Q
                         net (fo=130, routed)         2.955     2.588    imem/mem_reg_64_127_15_17/ADDRB0
    SLICE_X80Y100        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     2.712 r  imem/mem_reg_64_127_15_17/RAMB/O
                         net (fo=1, routed)           1.034     3.745    imem/mem_reg_64_127_15_17_n_1
    SLICE_X79Y100        LUT6 (Prop_lut6_I3_O)        0.124     3.869 r  imem/rf_reg_r1_0_31_0_5_i_12/O
                         net (fo=39, routed)          2.399     6.268    mips/dp/r/rf_reg_r1_0_31_30_31/ADDRA0
    SLICE_X70Y95         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     6.418 r  mips/dp/r/rf_reg_r1_0_31_30_31/RAMA/O
                         net (fo=2, routed)           0.830     7.249    imem/ReadData20[30]
    SLICE_X71Y95         LUT4 (Prop_lut4_I2_O)        0.354     7.603 r  imem/rf_reg_r1_0_31_0_5_i_88/O
                         net (fo=15, routed)          1.938     9.540    imem/rf_reg_r1_0_31_0_5_i_88_n_0
    SLICE_X60Y88         LUT5 (Prop_lut5_I4_O)        0.326     9.866 r  imem/mem_reg_0_127_0_0_i_118/O
                         net (fo=3, routed)           0.693    10.559    imem/mem_reg_0_127_0_0_i_118_n_0
    SLICE_X60Y88         LUT3 (Prop_lut3_I0_O)        0.152    10.711 r  imem/mem_reg_0_127_0_0_i_107/O
                         net (fo=3, routed)           0.852    11.563    imem/mem_reg_0_127_0_0_i_107_n_0
    SLICE_X60Y86         LUT3 (Prop_lut3_I0_O)        0.348    11.911 f  imem/mem_reg_0_255_0_0_i_22/O
                         net (fo=2, routed)           1.005    12.916    imem/mem_reg_0_255_0_0_i_22_n_0
    SLICE_X58Y86         LUT6 (Prop_lut6_I0_O)        0.124    13.040 f  imem/mem_reg_0_255_0_0_i_18/O
                         net (fo=1, routed)           0.162    13.202    imem/mem_reg_0_255_0_0_i_18_n_0
    SLICE_X58Y86         LUT6 (Prop_lut6_I5_O)        0.124    13.326 r  imem/mem_reg_0_255_0_0_i_11/O
                         net (fo=1, routed)           0.673    13.999    imem/mem_reg_0_255_0_0_i_11_n_0
    SLICE_X59Y92         LUT6 (Prop_lut6_I0_O)        0.124    14.123 r  imem/mem_reg_0_255_0_0_i_7/O
                         net (fo=1, routed)           0.000    14.123    imem/mem_reg_0_255_0_0_i_7_n_0
    SLICE_X59Y92         MUXF7 (Prop_muxf7_I0_O)      0.238    14.361 r  imem/mem_reg_0_255_0_0_i_2/O
                         net (fo=665, routed)         6.290    20.651    memIO/datamem/mem_reg_256_511_3_3/A7
    SLICE_X66Y118        MUXF8 (Prop_muxf8_S_O)       0.457    21.108 r  memIO/datamem/mem_reg_256_511_3_3/F8/O
                         net (fo=1, routed)           0.651    21.758    memIO/datamem_n_13
    SLICE_X67Y113        LUT6 (Prop_lut6_I3_O)        0.319    22.077 r  memIO/__0/rf_reg_r1_0_31_0_5_i_97/O
                         net (fo=1, routed)           0.788    22.865    imem/dout[2]
    SLICE_X72Y113        LUT6 (Prop_lut6_I5_O)        0.124    22.989 r  imem/rf_reg_r1_0_31_0_5_i_62/O
                         net (fo=1, routed)           0.000    22.989    imem/rf_reg_r1_0_31_0_5_i_62_n_0
    SLICE_X72Y113        MUXF7 (Prop_muxf7_I1_O)      0.217    23.206 r  imem/rf_reg_r1_0_31_0_5_i_29/O
                         net (fo=1, routed)           0.962    24.168    imem/rf_reg_r1_0_31_0_5_i_29_n_0
    SLICE_X72Y98         LUT6 (Prop_lut6_I0_O)        0.299    24.467 r  imem/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.562    25.028    mips/dp/r/rf_reg_r1_0_31_0_5/DIB1
    SLICE_X70Y98         RAMD32                                       r  mips/dp/r/rf_reg_r1_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=1147, routed)        1.513    78.493    mips/dp/r/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X70Y98         RAMD32                                       r  mips/dp/r/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.559    79.052    
                         clock uncertainty           -0.102    78.950    
    SLICE_X70Y98         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    78.722    mips/dp/r/rf_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         78.722    
                         arrival time                         -25.028    
  -------------------------------------------------------------------
                         slack                                 53.694    

Slack (MET) :             53.742ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/r/rf_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        25.774ns  (logic 3.759ns (14.584%)  route 22.015ns (85.416%))
  Logic Levels:           16  (LUT3=2 LUT4=1 LUT5=1 LUT6=7 MUXF7=3 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 78.493 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=1147, routed)        1.716    -0.824    mips/dp/clk12
    SLICE_X72Y98         FDRE                                         r  mips/dp/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  mips/dp/pc_reg[2]/Q
                         net (fo=130, routed)         2.955     2.588    imem/mem_reg_64_127_15_17/ADDRB0
    SLICE_X80Y100        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     2.712 r  imem/mem_reg_64_127_15_17/RAMB/O
                         net (fo=1, routed)           1.034     3.745    imem/mem_reg_64_127_15_17_n_1
    SLICE_X79Y100        LUT6 (Prop_lut6_I3_O)        0.124     3.869 r  imem/rf_reg_r1_0_31_0_5_i_12/O
                         net (fo=39, routed)          3.410     7.279    mips/dp/r/rf_reg_r1_0_31_24_29/ADDRA0
    SLICE_X70Y94         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.429 r  mips/dp/r/rf_reg_r1_0_31_24_29/RAMA/O
                         net (fo=3, routed)           1.317     8.746    imem/ReadData20[24]
    SLICE_X64Y90         LUT4 (Prop_lut4_I2_O)        0.324     9.070 r  imem/rf_reg_r1_0_31_24_29_i_43/O
                         net (fo=17, routed)          0.878     9.948    imem/rf_reg_r1_0_31_24_29_i_43_n_0
    SLICE_X60Y89         LUT5 (Prop_lut5_I2_O)        0.327    10.275 r  imem/mem_reg_0_127_0_0_i_109/O
                         net (fo=3, routed)           0.921    11.197    imem/mem_reg_0_127_0_0_i_109_n_0
    SLICE_X59Y87         LUT3 (Prop_lut3_I2_O)        0.124    11.321 r  imem/mem_reg_0_127_0_0_i_91/O
                         net (fo=3, routed)           0.444    11.764    imem/mem_reg_0_127_0_0_i_91_n_0
    SLICE_X59Y87         LUT3 (Prop_lut3_I0_O)        0.124    11.888 f  imem/mem_reg_0_127_0_0_i_88/O
                         net (fo=2, routed)           0.318    12.206    imem/mem_reg_0_127_0_0_i_88_n_0
    SLICE_X58Y86         LUT6 (Prop_lut6_I5_O)        0.124    12.330 r  imem/mem_reg_0_127_0_0_i_81/O
                         net (fo=1, routed)           0.429    12.759    imem/mem_reg_0_127_0_0_i_81_n_0
    SLICE_X58Y88         LUT6 (Prop_lut6_I0_O)        0.124    12.883 r  imem/mem_reg_0_127_0_0_i_41/O
                         net (fo=1, routed)           0.698    13.581    imem/mem_reg_0_127_0_0_i_41_n_0
    SLICE_X59Y92         LUT6 (Prop_lut6_I0_O)        0.124    13.705 r  imem/mem_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.000    13.705    imem/mem_reg_0_127_0_0_i_15_n_0
    SLICE_X59Y92         MUXF7 (Prop_muxf7_I0_O)      0.212    13.917 r  imem/mem_reg_0_127_0_0_i_3/O
                         net (fo=956, routed)         5.999    19.917    memIO/scrmem/mem_reg_896_1023_1_1/A6
    SLICE_X78Y118        MUXF7 (Prop_muxf7_S_O)       0.489    20.406 r  memIO/scrmem/mem_reg_896_1023_1_1/F7.SP/O
                         net (fo=1, routed)           0.755    21.161    memIO/scrmem/mem_reg_896_1023_1_1_n_1
    SLICE_X77Y116        LUT6 (Prop_lut6_I0_O)        0.298    21.459 r  memIO/scrmem/rf_reg_r1_0_31_0_5_i_75/O
                         net (fo=1, routed)           1.293    22.752    imem/x_reg[5]_5
    SLICE_X71Y114        LUT6 (Prop_lut6_I3_O)        0.124    22.876 r  imem/rf_reg_r1_0_31_0_5_i_47/O
                         net (fo=1, routed)           0.000    22.876    accel/accel/Accel_Calculation/x_reg[5]
    SLICE_X71Y114        MUXF7 (Prop_muxf7_I0_O)      0.212    23.088 r  accel/accel/Accel_Calculation/rf_reg_r1_0_31_0_5_i_24/O
                         net (fo=1, routed)           1.073    24.160    imem/ACCEL_Y_CLIP_reg[1]
    SLICE_X71Y98         LUT6 (Prop_lut6_I0_O)        0.299    24.459 r  imem/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.491    24.950    mips/dp/r/rf_reg_r2_0_31_0_5/DIA1
    SLICE_X70Y97         RAMD32                                       r  mips/dp/r/rf_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=1147, routed)        1.513    78.493    mips/dp/r/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X70Y97         RAMD32                                       r  mips/dp/r/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.559    79.052    
                         clock uncertainty           -0.102    78.950    
    SLICE_X70Y97         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    78.692    mips/dp/r/rf_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         78.692    
                         arrival time                         -24.950    
  -------------------------------------------------------------------
                         slack                                 53.742    

Slack (MET) :             54.542ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        25.298ns  (logic 3.421ns (13.523%)  route 21.877ns (86.477%))
  Logic Levels:           18  (LUT3=1 LUT5=4 LUT6=10 MUXF7=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 78.561 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=1147, routed)        1.716    -0.824    mips/dp/clk12
    SLICE_X73Y98         FDRE                                         r  mips/dp/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  mips/dp/pc_reg[3]/Q
                         net (fo=129, routed)         2.561     2.194    imem/mem_reg_64_127_21_23/ADDRC1
    SLICE_X76Y99         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     2.318 r  imem/mem_reg_64_127_21_23/RAMC/O
                         net (fo=1, routed)           1.132     3.450    imem/mem_reg_64_127_21_23_n_2
    SLICE_X75Y98         LUT6 (Prop_lut6_I3_O)        0.124     3.574 r  imem/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=38, routed)          1.974     5.548    mips/dp/r/rf_reg_r2_0_31_0_5/ADDRC2
    SLICE_X70Y97         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     5.701 r  mips/dp/r/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.816     6.516    imem/ReadData10[4]
    SLICE_X71Y96         LUT5 (Prop_lut5_I0_O)        0.331     6.847 r  imem/mem_reg_0_127_0_0_i_65/O
                         net (fo=110, routed)         3.188    10.036    imem/mem_reg_0_127_0_0_i_65_n_0
    SLICE_X65Y85         LUT5 (Prop_lut5_I3_O)        0.124    10.160 r  imem/mem_reg_0_127_0_0_i_93/O
                         net (fo=3, routed)           0.670    10.830    imem/mem_reg_0_127_0_0_i_93_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I4_O)        0.124    10.954 f  imem/mem_reg_0_127_0_0_i_119/O
                         net (fo=2, routed)           0.772    11.726    imem/mem_reg_0_127_0_0_i_119_n_0
    SLICE_X61Y86         LUT3 (Prop_lut3_I0_O)        0.150    11.876 f  imem/mem_reg_0_127_0_0_i_115/O
                         net (fo=2, routed)           0.536    12.412    imem/mem_reg_0_127_0_0_i_115_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I1_O)        0.332    12.744 f  imem/mem_reg_0_255_0_0_i_20/O
                         net (fo=1, routed)           0.162    12.906    imem/mem_reg_0_255_0_0_i_20_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I5_O)        0.124    13.030 r  imem/mem_reg_0_255_0_0_i_14/O
                         net (fo=1, routed)           0.834    13.864    imem/mem_reg_0_255_0_0_i_14_n_0
    SLICE_X61Y93         LUT6 (Prop_lut6_I0_O)        0.124    13.988 r  imem/mem_reg_0_255_0_0_i_9/O
                         net (fo=1, routed)           0.000    13.988    imem/mem_reg_0_255_0_0_i_9_n_0
    SLICE_X61Y93         MUXF7 (Prop_muxf7_I0_O)      0.212    14.200 r  imem/mem_reg_0_255_0_0_i_6/O
                         net (fo=41, routed)          4.132    18.332    imem/period_reg[7][9]
    SLICE_X69Y101        LUT6 (Prop_lut6_I0_O)        0.299    18.631 r  imem/pc[31]_i_16/O
                         net (fo=1, routed)           0.785    19.416    imem/pc[31]_i_16_n_0
    SLICE_X65Y97         LUT6 (Prop_lut6_I3_O)        0.124    19.540 r  imem/pc[31]_i_15/O
                         net (fo=1, routed)           0.545    20.086    imem/pc[31]_i_15_n_0
    SLICE_X67Y97         LUT6 (Prop_lut6_I3_O)        0.124    20.210 r  imem/pc[31]_i_14/O
                         net (fo=1, routed)           0.716    20.926    imem/pc[31]_i_14_n_0
    SLICE_X67Y94         LUT5 (Prop_lut5_I2_O)        0.124    21.050 r  imem/pc[31]_i_13/O
                         net (fo=1, routed)           0.422    21.472    imem/pc[31]_i_13_n_0
    SLICE_X68Y94         LUT6 (Prop_lut6_I3_O)        0.124    21.596 r  imem/pc[31]_i_9/O
                         net (fo=1, routed)           0.544    22.140    imem/pc[31]_i_9_n_0
    SLICE_X69Y97         LUT6 (Prop_lut6_I4_O)        0.124    22.264 r  imem/pc[31]_i_4/O
                         net (fo=32, routed)          2.086    24.351    imem/pc_reg[2]_0
    SLICE_X74Y102        LUT5 (Prop_lut5_I1_O)        0.124    24.475 r  imem/pc[20]_i_1/O
                         net (fo=1, routed)           0.000    24.475    mips/dp/pc_reg[9]_7[5]
    SLICE_X74Y102        FDRE                                         r  mips/dp/pc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=1147, routed)        1.582    78.561    mips/dp/clk12
    SLICE_X74Y102        FDRE                                         r  mips/dp/pc_reg[20]/C
                         clock pessimism              0.480    79.042    
                         clock uncertainty           -0.102    78.940    
    SLICE_X74Y102        FDRE (Setup_fdre_C_D)        0.077    79.017    mips/dp/pc_reg[20]
  -------------------------------------------------------------------
                         required time                         79.017    
                         arrival time                         -24.475    
  -------------------------------------------------------------------
                         slack                                 54.542    

Slack (MET) :             54.559ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/r/rf_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        25.054ns  (logic 3.784ns (15.103%)  route 21.270ns (84.897%))
  Logic Levels:           16  (LUT3=2 LUT4=1 LUT5=1 LUT6=7 MUXF7=3 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 78.493 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=1147, routed)        1.716    -0.824    mips/dp/clk12
    SLICE_X72Y98         FDRE                                         r  mips/dp/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  mips/dp/pc_reg[2]/Q
                         net (fo=130, routed)         2.955     2.588    imem/mem_reg_64_127_15_17/ADDRB0
    SLICE_X80Y100        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     2.712 r  imem/mem_reg_64_127_15_17/RAMB/O
                         net (fo=1, routed)           1.034     3.745    imem/mem_reg_64_127_15_17_n_1
    SLICE_X79Y100        LUT6 (Prop_lut6_I3_O)        0.124     3.869 r  imem/rf_reg_r1_0_31_0_5_i_12/O
                         net (fo=39, routed)          3.410     7.279    mips/dp/r/rf_reg_r1_0_31_24_29/ADDRA0
    SLICE_X70Y94         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.429 r  mips/dp/r/rf_reg_r1_0_31_24_29/RAMA/O
                         net (fo=3, routed)           1.317     8.746    imem/ReadData20[24]
    SLICE_X64Y90         LUT4 (Prop_lut4_I2_O)        0.324     9.070 r  imem/rf_reg_r1_0_31_24_29_i_43/O
                         net (fo=17, routed)          0.878     9.948    imem/rf_reg_r1_0_31_24_29_i_43_n_0
    SLICE_X60Y89         LUT5 (Prop_lut5_I2_O)        0.327    10.275 r  imem/mem_reg_0_127_0_0_i_109/O
                         net (fo=3, routed)           0.921    11.197    imem/mem_reg_0_127_0_0_i_109_n_0
    SLICE_X59Y87         LUT3 (Prop_lut3_I2_O)        0.124    11.321 r  imem/mem_reg_0_127_0_0_i_91/O
                         net (fo=3, routed)           0.444    11.764    imem/mem_reg_0_127_0_0_i_91_n_0
    SLICE_X59Y87         LUT3 (Prop_lut3_I0_O)        0.124    11.888 f  imem/mem_reg_0_127_0_0_i_88/O
                         net (fo=2, routed)           0.318    12.206    imem/mem_reg_0_127_0_0_i_88_n_0
    SLICE_X58Y86         LUT6 (Prop_lut6_I5_O)        0.124    12.330 r  imem/mem_reg_0_127_0_0_i_81/O
                         net (fo=1, routed)           0.429    12.759    imem/mem_reg_0_127_0_0_i_81_n_0
    SLICE_X58Y88         LUT6 (Prop_lut6_I0_O)        0.124    12.883 r  imem/mem_reg_0_127_0_0_i_41/O
                         net (fo=1, routed)           0.698    13.581    imem/mem_reg_0_127_0_0_i_41_n_0
    SLICE_X59Y92         LUT6 (Prop_lut6_I0_O)        0.124    13.705 r  imem/mem_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.000    13.705    imem/mem_reg_0_127_0_0_i_15_n_0
    SLICE_X59Y92         MUXF7 (Prop_muxf7_I0_O)      0.212    13.917 r  imem/mem_reg_0_127_0_0_i_3/O
                         net (fo=956, routed)         5.630    19.547    memIO/scrmem/mem_reg_896_1023_0_0/A6
    SLICE_X76Y120        MUXF7 (Prop_muxf7_S_O)       0.489    20.036 r  memIO/scrmem/mem_reg_896_1023_0_0/F7.SP/O
                         net (fo=1, routed)           1.149    21.186    memIO/scrmem/mem_reg_896_1023_0_0_n_1
    SLICE_X77Y116        LUT6 (Prop_lut6_I0_O)        0.298    21.484 r  memIO/scrmem/rf_reg_r1_0_31_0_5_i_91/O
                         net (fo=1, routed)           0.683    22.167    imem/x_reg[5]_3
    SLICE_X71Y114        LUT6 (Prop_lut6_I3_O)        0.124    22.291 r  imem/rf_reg_r1_0_31_0_5_i_59/O
                         net (fo=1, routed)           0.000    22.291    imem/rf_reg_r1_0_31_0_5_i_59_n_0
    SLICE_X71Y114        MUXF7 (Prop_muxf7_I0_O)      0.238    22.529 r  imem/rf_reg_r1_0_31_0_5_i_28/O
                         net (fo=1, routed)           0.911    23.440    imem/rf_reg_r1_0_31_0_5_i_28_n_0
    SLICE_X69Y98         LUT6 (Prop_lut6_I1_O)        0.298    23.738 r  imem/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.492    24.230    mips/dp/r/rf_reg_r2_0_31_0_5/DIA0
    SLICE_X70Y97         RAMD32                                       r  mips/dp/r/rf_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=1147, routed)        1.513    78.493    mips/dp/r/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X70Y97         RAMD32                                       r  mips/dp/r/rf_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism              0.559    79.052    
                         clock uncertainty           -0.102    78.950    
    SLICE_X70Y97         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    78.789    mips/dp/r/rf_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         78.789    
                         arrival time                         -24.230    
  -------------------------------------------------------------------
                         slack                                 54.559    

Slack (MET) :             54.574ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/r/rf_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        25.039ns  (logic 3.784ns (15.113%)  route 21.255ns (84.887%))
  Logic Levels:           16  (LUT3=2 LUT4=1 LUT5=1 LUT6=7 MUXF7=3 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 78.493 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=1147, routed)        1.716    -0.824    mips/dp/clk12
    SLICE_X72Y98         FDRE                                         r  mips/dp/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  mips/dp/pc_reg[2]/Q
                         net (fo=130, routed)         2.955     2.588    imem/mem_reg_64_127_15_17/ADDRB0
    SLICE_X80Y100        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     2.712 r  imem/mem_reg_64_127_15_17/RAMB/O
                         net (fo=1, routed)           1.034     3.745    imem/mem_reg_64_127_15_17_n_1
    SLICE_X79Y100        LUT6 (Prop_lut6_I3_O)        0.124     3.869 r  imem/rf_reg_r1_0_31_0_5_i_12/O
                         net (fo=39, routed)          3.410     7.279    mips/dp/r/rf_reg_r1_0_31_24_29/ADDRA0
    SLICE_X70Y94         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.429 r  mips/dp/r/rf_reg_r1_0_31_24_29/RAMA/O
                         net (fo=3, routed)           1.317     8.746    imem/ReadData20[24]
    SLICE_X64Y90         LUT4 (Prop_lut4_I2_O)        0.324     9.070 r  imem/rf_reg_r1_0_31_24_29_i_43/O
                         net (fo=17, routed)          0.878     9.948    imem/rf_reg_r1_0_31_24_29_i_43_n_0
    SLICE_X60Y89         LUT5 (Prop_lut5_I2_O)        0.327    10.275 r  imem/mem_reg_0_127_0_0_i_109/O
                         net (fo=3, routed)           0.921    11.197    imem/mem_reg_0_127_0_0_i_109_n_0
    SLICE_X59Y87         LUT3 (Prop_lut3_I2_O)        0.124    11.321 r  imem/mem_reg_0_127_0_0_i_91/O
                         net (fo=3, routed)           0.444    11.764    imem/mem_reg_0_127_0_0_i_91_n_0
    SLICE_X59Y87         LUT3 (Prop_lut3_I0_O)        0.124    11.888 f  imem/mem_reg_0_127_0_0_i_88/O
                         net (fo=2, routed)           0.318    12.206    imem/mem_reg_0_127_0_0_i_88_n_0
    SLICE_X58Y86         LUT6 (Prop_lut6_I5_O)        0.124    12.330 r  imem/mem_reg_0_127_0_0_i_81/O
                         net (fo=1, routed)           0.429    12.759    imem/mem_reg_0_127_0_0_i_81_n_0
    SLICE_X58Y88         LUT6 (Prop_lut6_I0_O)        0.124    12.883 r  imem/mem_reg_0_127_0_0_i_41/O
                         net (fo=1, routed)           0.698    13.581    imem/mem_reg_0_127_0_0_i_41_n_0
    SLICE_X59Y92         LUT6 (Prop_lut6_I0_O)        0.124    13.705 r  imem/mem_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.000    13.705    imem/mem_reg_0_127_0_0_i_15_n_0
    SLICE_X59Y92         MUXF7 (Prop_muxf7_I0_O)      0.212    13.917 r  imem/mem_reg_0_127_0_0_i_3/O
                         net (fo=956, routed)         5.630    19.547    memIO/scrmem/mem_reg_896_1023_0_0/A6
    SLICE_X76Y120        MUXF7 (Prop_muxf7_S_O)       0.489    20.036 r  memIO/scrmem/mem_reg_896_1023_0_0/F7.SP/O
                         net (fo=1, routed)           1.149    21.186    memIO/scrmem/mem_reg_896_1023_0_0_n_1
    SLICE_X77Y116        LUT6 (Prop_lut6_I0_O)        0.298    21.484 r  memIO/scrmem/rf_reg_r1_0_31_0_5_i_91/O
                         net (fo=1, routed)           0.683    22.167    imem/x_reg[5]_3
    SLICE_X71Y114        LUT6 (Prop_lut6_I3_O)        0.124    22.291 r  imem/rf_reg_r1_0_31_0_5_i_59/O
                         net (fo=1, routed)           0.000    22.291    imem/rf_reg_r1_0_31_0_5_i_59_n_0
    SLICE_X71Y114        MUXF7 (Prop_muxf7_I0_O)      0.238    22.529 r  imem/rf_reg_r1_0_31_0_5_i_28/O
                         net (fo=1, routed)           0.911    23.440    imem/rf_reg_r1_0_31_0_5_i_28_n_0
    SLICE_X69Y98         LUT6 (Prop_lut6_I1_O)        0.298    23.738 r  imem/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.477    24.215    mips/dp/r/rf_reg_r1_0_31_0_5/DIA0
    SLICE_X70Y98         RAMD32                                       r  mips/dp/r/rf_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=1147, routed)        1.513    78.493    mips/dp/r/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X70Y98         RAMD32                                       r  mips/dp/r/rf_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism              0.559    79.052    
                         clock uncertainty           -0.102    78.950    
    SLICE_X70Y98         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    78.789    mips/dp/r/rf_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         78.789    
                         arrival time                         -24.215    
  -------------------------------------------------------------------
                         slack                                 54.574    

Slack (MET) :             54.648ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        25.143ns  (logic 3.421ns (13.606%)  route 21.722ns (86.394%))
  Logic Levels:           18  (LUT3=1 LUT5=4 LUT6=10 MUXF7=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 78.560 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=1147, routed)        1.716    -0.824    mips/dp/clk12
    SLICE_X73Y98         FDRE                                         r  mips/dp/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  mips/dp/pc_reg[3]/Q
                         net (fo=129, routed)         2.561     2.194    imem/mem_reg_64_127_21_23/ADDRC1
    SLICE_X76Y99         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     2.318 r  imem/mem_reg_64_127_21_23/RAMC/O
                         net (fo=1, routed)           1.132     3.450    imem/mem_reg_64_127_21_23_n_2
    SLICE_X75Y98         LUT6 (Prop_lut6_I3_O)        0.124     3.574 r  imem/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=38, routed)          1.974     5.548    mips/dp/r/rf_reg_r2_0_31_0_5/ADDRC2
    SLICE_X70Y97         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     5.701 r  mips/dp/r/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.816     6.516    imem/ReadData10[4]
    SLICE_X71Y96         LUT5 (Prop_lut5_I0_O)        0.331     6.847 r  imem/mem_reg_0_127_0_0_i_65/O
                         net (fo=110, routed)         3.188    10.036    imem/mem_reg_0_127_0_0_i_65_n_0
    SLICE_X65Y85         LUT5 (Prop_lut5_I3_O)        0.124    10.160 r  imem/mem_reg_0_127_0_0_i_93/O
                         net (fo=3, routed)           0.670    10.830    imem/mem_reg_0_127_0_0_i_93_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I4_O)        0.124    10.954 f  imem/mem_reg_0_127_0_0_i_119/O
                         net (fo=2, routed)           0.772    11.726    imem/mem_reg_0_127_0_0_i_119_n_0
    SLICE_X61Y86         LUT3 (Prop_lut3_I0_O)        0.150    11.876 f  imem/mem_reg_0_127_0_0_i_115/O
                         net (fo=2, routed)           0.536    12.412    imem/mem_reg_0_127_0_0_i_115_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I1_O)        0.332    12.744 f  imem/mem_reg_0_255_0_0_i_20/O
                         net (fo=1, routed)           0.162    12.906    imem/mem_reg_0_255_0_0_i_20_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I5_O)        0.124    13.030 r  imem/mem_reg_0_255_0_0_i_14/O
                         net (fo=1, routed)           0.834    13.864    imem/mem_reg_0_255_0_0_i_14_n_0
    SLICE_X61Y93         LUT6 (Prop_lut6_I0_O)        0.124    13.988 r  imem/mem_reg_0_255_0_0_i_9/O
                         net (fo=1, routed)           0.000    13.988    imem/mem_reg_0_255_0_0_i_9_n_0
    SLICE_X61Y93         MUXF7 (Prop_muxf7_I0_O)      0.212    14.200 r  imem/mem_reg_0_255_0_0_i_6/O
                         net (fo=41, routed)          4.132    18.332    imem/period_reg[7][9]
    SLICE_X69Y101        LUT6 (Prop_lut6_I0_O)        0.299    18.631 r  imem/pc[31]_i_16/O
                         net (fo=1, routed)           0.785    19.416    imem/pc[31]_i_16_n_0
    SLICE_X65Y97         LUT6 (Prop_lut6_I3_O)        0.124    19.540 r  imem/pc[31]_i_15/O
                         net (fo=1, routed)           0.545    20.086    imem/pc[31]_i_15_n_0
    SLICE_X67Y97         LUT6 (Prop_lut6_I3_O)        0.124    20.210 r  imem/pc[31]_i_14/O
                         net (fo=1, routed)           0.716    20.926    imem/pc[31]_i_14_n_0
    SLICE_X67Y94         LUT5 (Prop_lut5_I2_O)        0.124    21.050 r  imem/pc[31]_i_13/O
                         net (fo=1, routed)           0.422    21.472    imem/pc[31]_i_13_n_0
    SLICE_X68Y94         LUT6 (Prop_lut6_I3_O)        0.124    21.596 r  imem/pc[31]_i_9/O
                         net (fo=1, routed)           0.544    22.140    imem/pc[31]_i_9_n_0
    SLICE_X69Y97         LUT6 (Prop_lut6_I4_O)        0.124    22.264 r  imem/pc[31]_i_4/O
                         net (fo=32, routed)          1.931    24.195    imem/pc_reg[2]_0
    SLICE_X75Y103        LUT5 (Prop_lut5_I1_O)        0.124    24.319 r  imem/pc[27]_i_1/O
                         net (fo=1, routed)           0.000    24.319    mips/dp/pc_reg[9]_7[12]
    SLICE_X75Y103        FDRE                                         r  mips/dp/pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=1147, routed)        1.581    78.560    mips/dp/clk12
    SLICE_X75Y103        FDRE                                         r  mips/dp/pc_reg[27]/C
                         clock pessimism              0.480    79.041    
                         clock uncertainty           -0.102    78.939    
    SLICE_X75Y103        FDRE (Setup_fdre_C_D)        0.029    78.968    mips/dp/pc_reg[27]
  -------------------------------------------------------------------
                         required time                         78.968    
                         arrival time                         -24.319    
  -------------------------------------------------------------------
                         slack                                 54.648    

Slack (MET) :             54.681ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        25.158ns  (logic 3.421ns (13.598%)  route 21.737ns (86.402%))
  Logic Levels:           18  (LUT3=1 LUT5=4 LUT6=10 MUXF7=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 78.560 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=1147, routed)        1.716    -0.824    mips/dp/clk12
    SLICE_X73Y98         FDRE                                         r  mips/dp/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  mips/dp/pc_reg[3]/Q
                         net (fo=129, routed)         2.561     2.194    imem/mem_reg_64_127_21_23/ADDRC1
    SLICE_X76Y99         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     2.318 r  imem/mem_reg_64_127_21_23/RAMC/O
                         net (fo=1, routed)           1.132     3.450    imem/mem_reg_64_127_21_23_n_2
    SLICE_X75Y98         LUT6 (Prop_lut6_I3_O)        0.124     3.574 r  imem/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=38, routed)          1.974     5.548    mips/dp/r/rf_reg_r2_0_31_0_5/ADDRC2
    SLICE_X70Y97         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     5.701 r  mips/dp/r/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.816     6.516    imem/ReadData10[4]
    SLICE_X71Y96         LUT5 (Prop_lut5_I0_O)        0.331     6.847 r  imem/mem_reg_0_127_0_0_i_65/O
                         net (fo=110, routed)         3.188    10.036    imem/mem_reg_0_127_0_0_i_65_n_0
    SLICE_X65Y85         LUT5 (Prop_lut5_I3_O)        0.124    10.160 r  imem/mem_reg_0_127_0_0_i_93/O
                         net (fo=3, routed)           0.670    10.830    imem/mem_reg_0_127_0_0_i_93_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I4_O)        0.124    10.954 f  imem/mem_reg_0_127_0_0_i_119/O
                         net (fo=2, routed)           0.772    11.726    imem/mem_reg_0_127_0_0_i_119_n_0
    SLICE_X61Y86         LUT3 (Prop_lut3_I0_O)        0.150    11.876 f  imem/mem_reg_0_127_0_0_i_115/O
                         net (fo=2, routed)           0.536    12.412    imem/mem_reg_0_127_0_0_i_115_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I1_O)        0.332    12.744 f  imem/mem_reg_0_255_0_0_i_20/O
                         net (fo=1, routed)           0.162    12.906    imem/mem_reg_0_255_0_0_i_20_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I5_O)        0.124    13.030 r  imem/mem_reg_0_255_0_0_i_14/O
                         net (fo=1, routed)           0.834    13.864    imem/mem_reg_0_255_0_0_i_14_n_0
    SLICE_X61Y93         LUT6 (Prop_lut6_I0_O)        0.124    13.988 r  imem/mem_reg_0_255_0_0_i_9/O
                         net (fo=1, routed)           0.000    13.988    imem/mem_reg_0_255_0_0_i_9_n_0
    SLICE_X61Y93         MUXF7 (Prop_muxf7_I0_O)      0.212    14.200 r  imem/mem_reg_0_255_0_0_i_6/O
                         net (fo=41, routed)          4.132    18.332    imem/period_reg[7][9]
    SLICE_X69Y101        LUT6 (Prop_lut6_I0_O)        0.299    18.631 r  imem/pc[31]_i_16/O
                         net (fo=1, routed)           0.785    19.416    imem/pc[31]_i_16_n_0
    SLICE_X65Y97         LUT6 (Prop_lut6_I3_O)        0.124    19.540 r  imem/pc[31]_i_15/O
                         net (fo=1, routed)           0.545    20.086    imem/pc[31]_i_15_n_0
    SLICE_X67Y97         LUT6 (Prop_lut6_I3_O)        0.124    20.210 r  imem/pc[31]_i_14/O
                         net (fo=1, routed)           0.716    20.926    imem/pc[31]_i_14_n_0
    SLICE_X67Y94         LUT5 (Prop_lut5_I2_O)        0.124    21.050 r  imem/pc[31]_i_13/O
                         net (fo=1, routed)           0.422    21.472    imem/pc[31]_i_13_n_0
    SLICE_X68Y94         LUT6 (Prop_lut6_I3_O)        0.124    21.596 r  imem/pc[31]_i_9/O
                         net (fo=1, routed)           0.544    22.140    imem/pc[31]_i_9_n_0
    SLICE_X69Y97         LUT6 (Prop_lut6_I4_O)        0.124    22.264 r  imem/pc[31]_i_4/O
                         net (fo=32, routed)          1.946    24.210    imem/pc_reg[2]_0
    SLICE_X74Y103        LUT5 (Prop_lut5_I1_O)        0.124    24.334 r  imem/pc[19]_i_1/O
                         net (fo=1, routed)           0.000    24.334    mips/dp/pc_reg[9]_7[4]
    SLICE_X74Y103        FDRE                                         r  mips/dp/pc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=1147, routed)        1.581    78.560    mips/dp/clk12
    SLICE_X74Y103        FDRE                                         r  mips/dp/pc_reg[19]/C
                         clock pessimism              0.480    79.041    
                         clock uncertainty           -0.102    78.939    
    SLICE_X74Y103        FDRE (Setup_fdre_C_D)        0.077    79.016    mips/dp/pc_reg[19]
  -------------------------------------------------------------------
                         required time                         79.016    
                         arrival time                         -24.334    
  -------------------------------------------------------------------
                         slack                                 54.681    

Slack (MET) :             54.695ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        25.148ns  (logic 3.421ns (13.603%)  route 21.727ns (86.397%))
  Logic Levels:           18  (LUT3=1 LUT5=4 LUT6=10 MUXF7=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 78.560 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=1147, routed)        1.716    -0.824    mips/dp/clk12
    SLICE_X73Y98         FDRE                                         r  mips/dp/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  mips/dp/pc_reg[3]/Q
                         net (fo=129, routed)         2.561     2.194    imem/mem_reg_64_127_21_23/ADDRC1
    SLICE_X76Y99         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     2.318 r  imem/mem_reg_64_127_21_23/RAMC/O
                         net (fo=1, routed)           1.132     3.450    imem/mem_reg_64_127_21_23_n_2
    SLICE_X75Y98         LUT6 (Prop_lut6_I3_O)        0.124     3.574 r  imem/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=38, routed)          1.974     5.548    mips/dp/r/rf_reg_r2_0_31_0_5/ADDRC2
    SLICE_X70Y97         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     5.701 r  mips/dp/r/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.816     6.516    imem/ReadData10[4]
    SLICE_X71Y96         LUT5 (Prop_lut5_I0_O)        0.331     6.847 r  imem/mem_reg_0_127_0_0_i_65/O
                         net (fo=110, routed)         3.188    10.036    imem/mem_reg_0_127_0_0_i_65_n_0
    SLICE_X65Y85         LUT5 (Prop_lut5_I3_O)        0.124    10.160 r  imem/mem_reg_0_127_0_0_i_93/O
                         net (fo=3, routed)           0.670    10.830    imem/mem_reg_0_127_0_0_i_93_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I4_O)        0.124    10.954 f  imem/mem_reg_0_127_0_0_i_119/O
                         net (fo=2, routed)           0.772    11.726    imem/mem_reg_0_127_0_0_i_119_n_0
    SLICE_X61Y86         LUT3 (Prop_lut3_I0_O)        0.150    11.876 f  imem/mem_reg_0_127_0_0_i_115/O
                         net (fo=2, routed)           0.536    12.412    imem/mem_reg_0_127_0_0_i_115_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I1_O)        0.332    12.744 f  imem/mem_reg_0_255_0_0_i_20/O
                         net (fo=1, routed)           0.162    12.906    imem/mem_reg_0_255_0_0_i_20_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I5_O)        0.124    13.030 r  imem/mem_reg_0_255_0_0_i_14/O
                         net (fo=1, routed)           0.834    13.864    imem/mem_reg_0_255_0_0_i_14_n_0
    SLICE_X61Y93         LUT6 (Prop_lut6_I0_O)        0.124    13.988 r  imem/mem_reg_0_255_0_0_i_9/O
                         net (fo=1, routed)           0.000    13.988    imem/mem_reg_0_255_0_0_i_9_n_0
    SLICE_X61Y93         MUXF7 (Prop_muxf7_I0_O)      0.212    14.200 r  imem/mem_reg_0_255_0_0_i_6/O
                         net (fo=41, routed)          4.132    18.332    imem/period_reg[7][9]
    SLICE_X69Y101        LUT6 (Prop_lut6_I0_O)        0.299    18.631 r  imem/pc[31]_i_16/O
                         net (fo=1, routed)           0.785    19.416    imem/pc[31]_i_16_n_0
    SLICE_X65Y97         LUT6 (Prop_lut6_I3_O)        0.124    19.540 r  imem/pc[31]_i_15/O
                         net (fo=1, routed)           0.545    20.086    imem/pc[31]_i_15_n_0
    SLICE_X67Y97         LUT6 (Prop_lut6_I3_O)        0.124    20.210 r  imem/pc[31]_i_14/O
                         net (fo=1, routed)           0.716    20.926    imem/pc[31]_i_14_n_0
    SLICE_X67Y94         LUT5 (Prop_lut5_I2_O)        0.124    21.050 r  imem/pc[31]_i_13/O
                         net (fo=1, routed)           0.422    21.472    imem/pc[31]_i_13_n_0
    SLICE_X68Y94         LUT6 (Prop_lut6_I3_O)        0.124    21.596 r  imem/pc[31]_i_9/O
                         net (fo=1, routed)           0.544    22.140    imem/pc[31]_i_9_n_0
    SLICE_X69Y97         LUT6 (Prop_lut6_I4_O)        0.124    22.264 r  imem/pc[31]_i_4/O
                         net (fo=32, routed)          1.936    24.200    imem/pc_reg[2]_0
    SLICE_X74Y103        LUT5 (Prop_lut5_I1_O)        0.124    24.324 r  imem/pc[24]_i_1/O
                         net (fo=1, routed)           0.000    24.324    mips/dp/pc_reg[9]_7[9]
    SLICE_X74Y103        FDRE                                         r  mips/dp/pc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=1147, routed)        1.581    78.560    mips/dp/clk12
    SLICE_X74Y103        FDRE                                         r  mips/dp/pc_reg[24]/C
                         clock pessimism              0.480    79.041    
                         clock uncertainty           -0.102    78.939    
    SLICE_X74Y103        FDRE (Setup_fdre_C_D)        0.081    79.020    mips/dp/pc_reg[24]
  -------------------------------------------------------------------
                         required time                         79.020    
                         arrival time                         -24.324    
  -------------------------------------------------------------------
                         slack                                 54.695    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 p/data_imem_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            imem/mem_reg_64_127_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=1147, routed)        0.602    -0.562    p/clk12
    SLICE_X81Y95         FDRE                                         r  p/data_imem_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  p/data_imem_reg[3]/Q
                         net (fo=5, routed)           0.068    -0.353    imem/mem_reg_64_127_3_5/DIA
    SLICE_X80Y95         RAMD64E                                      r  imem/mem_reg_64_127_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=1147, routed)        0.874    -0.799    imem/mem_reg_64_127_3_5/WCLK
    SLICE_X80Y95         RAMD64E                                      r  imem/mem_reg_64_127_3_5/RAMA/CLK
                         clock pessimism              0.250    -0.549    
    SLICE_X80Y95         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.402    imem/mem_reg_64_127_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 p/data_imem_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            imem/mem_reg_64_127_24_26/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.734%)  route 0.080ns (36.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=1147, routed)        0.601    -0.563    p/clk12
    SLICE_X79Y98         FDRE                                         r  p/data_imem_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  p/data_imem_reg[24]/Q
                         net (fo=4, routed)           0.080    -0.342    imem/mem_reg_64_127_24_26/DIA
    SLICE_X78Y98         RAMD64E                                      r  imem/mem_reg_64_127_24_26/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=1147, routed)        0.873    -0.800    imem/mem_reg_64_127_24_26/WCLK
    SLICE_X78Y98         RAMD64E                                      r  imem/mem_reg_64_127_24_26/RAMA/CLK
                         clock pessimism              0.250    -0.550    
    SLICE_X78Y98         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.403    imem/mem_reg_64_127_24_26/RAMA
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 p/addr_imem_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            imem/mem_reg_128_191_18_20/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.550%)  route 0.231ns (58.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=1147, routed)        0.595    -0.569    p/clk12
    SLICE_X78Y102        FDSE                                         r  p/addr_imem_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y102        FDSE (Prop_fdse_C_Q)         0.164    -0.405 r  p/addr_imem_reg[4]/Q
                         net (fo=225, routed)         0.231    -0.174    imem/mem_reg_128_191_18_20/ADDRD2
    SLICE_X80Y101        RAMD64E                                      r  imem/mem_reg_128_191_18_20/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=1147, routed)        0.868    -0.804    imem/mem_reg_128_191_18_20/WCLK
    SLICE_X80Y101        RAMD64E                                      r  imem/mem_reg_128_191_18_20/RAMA/CLK
                         clock pessimism              0.275    -0.529    
    SLICE_X80Y101        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.275    imem/mem_reg_128_191_18_20/RAMA
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 p/addr_imem_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            imem/mem_reg_128_191_18_20/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.550%)  route 0.231ns (58.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=1147, routed)        0.595    -0.569    p/clk12
    SLICE_X78Y102        FDSE                                         r  p/addr_imem_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y102        FDSE (Prop_fdse_C_Q)         0.164    -0.405 r  p/addr_imem_reg[4]/Q
                         net (fo=225, routed)         0.231    -0.174    imem/mem_reg_128_191_18_20/ADDRD2
    SLICE_X80Y101        RAMD64E                                      r  imem/mem_reg_128_191_18_20/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=1147, routed)        0.868    -0.804    imem/mem_reg_128_191_18_20/WCLK
    SLICE_X80Y101        RAMD64E                                      r  imem/mem_reg_128_191_18_20/RAMB/CLK
                         clock pessimism              0.275    -0.529    
    SLICE_X80Y101        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.275    imem/mem_reg_128_191_18_20/RAMB
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 p/addr_imem_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            imem/mem_reg_128_191_18_20/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.550%)  route 0.231ns (58.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=1147, routed)        0.595    -0.569    p/clk12
    SLICE_X78Y102        FDSE                                         r  p/addr_imem_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y102        FDSE (Prop_fdse_C_Q)         0.164    -0.405 r  p/addr_imem_reg[4]/Q
                         net (fo=225, routed)         0.231    -0.174    imem/mem_reg_128_191_18_20/ADDRD2
    SLICE_X80Y101        RAMD64E                                      r  imem/mem_reg_128_191_18_20/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=1147, routed)        0.868    -0.804    imem/mem_reg_128_191_18_20/WCLK
    SLICE_X80Y101        RAMD64E                                      r  imem/mem_reg_128_191_18_20/RAMC/CLK
                         clock pessimism              0.275    -0.529    
    SLICE_X80Y101        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.275    imem/mem_reg_128_191_18_20/RAMC
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 p/addr_imem_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            imem/mem_reg_128_191_18_20/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.550%)  route 0.231ns (58.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=1147, routed)        0.595    -0.569    p/clk12
    SLICE_X78Y102        FDSE                                         r  p/addr_imem_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y102        FDSE (Prop_fdse_C_Q)         0.164    -0.405 r  p/addr_imem_reg[4]/Q
                         net (fo=225, routed)         0.231    -0.174    imem/mem_reg_128_191_18_20/ADDRD2
    SLICE_X80Y101        RAMD64E                                      r  imem/mem_reg_128_191_18_20/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=1147, routed)        0.868    -0.804    imem/mem_reg_128_191_18_20/WCLK
    SLICE_X80Y101        RAMD64E                                      r  imem/mem_reg_128_191_18_20/RAMD/CLK
                         clock pessimism              0.275    -0.529    
    SLICE_X80Y101        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.275    imem/mem_reg_128_191_18_20/RAMD
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 p/data_imem_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            imem/mem_reg_192_255_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=1147, routed)        0.602    -0.562    p/clk12
    SLICE_X81Y94         FDRE                                         r  p/data_imem_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  p/data_imem_reg[2]/Q
                         net (fo=5, routed)           0.120    -0.301    imem/mem_reg_192_255_0_2/DIC
    SLICE_X80Y93         RAMD64E                                      r  imem/mem_reg_192_255_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=1147, routed)        0.874    -0.799    imem/mem_reg_192_255_0_2/WCLK
    SLICE_X80Y93         RAMD64E                                      r  imem/mem_reg_192_255_0_2/RAMC/CLK
                         clock pessimism              0.253    -0.546    
    SLICE_X80Y93         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.402    imem/mem_reg_192_255_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 p/data_imem_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            imem/mem_reg_0_63_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.037%)  route 0.120ns (45.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=1147, routed)        0.602    -0.562    p/clk12
    SLICE_X81Y95         FDRE                                         r  p/data_imem_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  p/data_imem_reg[5]/Q
                         net (fo=5, routed)           0.120    -0.301    imem/mem_reg_0_63_3_5/DIC
    SLICE_X80Y94         RAMD64E                                      r  imem/mem_reg_0_63_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=1147, routed)        0.874    -0.799    imem/mem_reg_0_63_3_5/WCLK
    SLICE_X80Y94         RAMD64E                                      r  imem/mem_reg_0_63_3_5/RAMC/CLK
                         clock pessimism              0.253    -0.546    
    SLICE_X80Y94         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.402    imem/mem_reg_0_63_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 p/data_imem_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            imem/mem_reg_192_255_30_30/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=1147, routed)        0.597    -0.567    p/clk12
    SLICE_X75Y95         FDRE                                         r  p/data_imem_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  p/data_imem_reg[30]/Q
                         net (fo=8, routed)           0.120    -0.306    imem/mem_reg_192_255_30_30/D
    SLICE_X74Y95         RAMD64E                                      r  imem/mem_reg_192_255_30_30/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=1147, routed)        0.870    -0.803    imem/mem_reg_192_255_30_30/WCLK
    SLICE_X74Y95         RAMD64E                                      r  imem/mem_reg_192_255_30_30/SP/CLK
                         clock pessimism              0.249    -0.554    
    SLICE_X74Y95         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.410    imem/mem_reg_192_255_30_30/SP
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 p/data_imem_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            imem/mem_reg_192_255_27_29/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.742%)  route 0.126ns (47.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=1147, routed)        0.598    -0.566    p/clk12
    SLICE_X75Y97         FDRE                                         r  p/data_imem_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  p/data_imem_reg[29]/Q
                         net (fo=4, routed)           0.126    -0.299    imem/mem_reg_192_255_27_29/DIC
    SLICE_X76Y97         RAMD64E                                      r  imem/mem_reg_192_255_27_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=1147, routed)        0.871    -0.802    imem/mem_reg_192_255_27_29/WCLK
    SLICE_X76Y97         RAMD64E                                      r  imem/mem_reg_192_255_27_29/RAMC/CLK
                         clock pessimism              0.252    -0.550    
    SLICE_X76Y97         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.406    imem/mem_reg_192_255_27_29/RAMC
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { clkdv/mmcm/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         80.000      77.845     BUFGCTRL_X0Y16   clkdv/buf12/I0
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X84Y108    p/uart/urx/bit_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X84Y108    p/uart/urx/bit_counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X84Y108    p/uart/urx/bit_counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X84Y108    p/uart/urx/bit_counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X89Y106    p/uart/urx/clock_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X69Y98     mips/dp/pc_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X74Y100    mips/dp/pc_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X72Y100    mips/dp/pc_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       80.000      133.360    MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT3
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X80Y93     imem/mem_reg_192_255_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X80Y93     imem/mem_reg_192_255_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X54Y97     memIO/datamem/mem_reg_0_255_13_13/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X54Y97     memIO/datamem/mem_reg_0_255_13_13/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X54Y97     memIO/datamem/mem_reg_0_255_13_13/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X54Y97     memIO/datamem/mem_reg_0_255_13_13/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X60Y94     memIO/datamem/mem_reg_0_255_14_14/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X70Y92     memIO/datamem/mem_reg_256_511_10_10/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X66Y117    memIO/datamem/mem_reg_512_767_3_3/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X66Y117    memIO/datamem/mem_reg_512_767_3_3/RAMS64E_A/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X76Y92     imem/mem_reg_128_191_9_11/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X76Y92     imem/mem_reg_128_191_9_11/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X76Y92     imem/mem_reg_128_191_9_11/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X80Y93     imem/mem_reg_192_255_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X80Y93     imem/mem_reg_192_255_0_2/RAMB/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X62Y117    memIO/datamem/mem_reg_256_511_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X62Y117    memIO/datamem/mem_reg_256_511_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X62Y117    memIO/datamem/mem_reg_256_511_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X62Y117    memIO/datamem/mem_reg_256_511_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X60Y97     memIO/datamem/mem_reg_256_511_6_6/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        3.922ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.383ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.922ns  (required time - arrival time)
  Source:                 memIO/period_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            snd/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.315ns  (logic 2.738ns (51.519%)  route 2.577ns (48.481%))
  Logic Levels:           11  (CARRY4=9 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=1147, routed)        1.617    -0.923    memIO/clk12
    SLICE_X67Y103        FDRE                                         r  memIO/period_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.467 f  memIO/period_reg[1]/Q
                         net (fo=5, routed)           0.743     0.276    memIO/Q[1]
    SLICE_X64Y101        LUT1 (Prop_lut1_I0_O)        0.124     0.400 r  memIO/count1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.400    snd/period_reg[4][0]
    SLICE_X64Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.932 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.932    snd/count1_carry_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.046 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.046    snd/count1_carry__0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.160 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.160    snd/count1_carry__1_n_0
    SLICE_X64Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.274    snd/count1_carry__2_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  snd/count1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.388    snd/count1_carry__3_n_0
    SLICE_X64Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  snd/count1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.502    snd/count1_carry__4_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.616 r  snd/count1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.616    snd/count1_carry__5_n_0
    SLICE_X64Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.855 r  snd/count1_carry__6/O[2]
                         net (fo=2, routed)           0.781     2.636    snd/count1[31]
    SLICE_X65Y106        LUT4 (Prop_lut4_I0_O)        0.302     2.938 r  snd/count0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.938    snd/count0_carry__2_i_5_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.339 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.053     4.391    snd/clear
    SLICE_X63Y100        FDRE                                         r  snd/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=773, routed)         1.496     8.475    snd/clk100
    SLICE_X63Y100        FDRE                                         r  snd/count_reg[0]/C
                         clock pessimism              0.395     8.870    
                         clock uncertainty           -0.222     8.648    
    SLICE_X63Y100        FDRE (Setup_fdre_C_R)       -0.335     8.313    snd/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.313    
                         arrival time                          -4.391    
  -------------------------------------------------------------------
                         slack                                  3.922    

Slack (MET) :             3.922ns  (required time - arrival time)
  Source:                 memIO/period_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            snd/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.315ns  (logic 2.738ns (51.519%)  route 2.577ns (48.481%))
  Logic Levels:           11  (CARRY4=9 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=1147, routed)        1.617    -0.923    memIO/clk12
    SLICE_X67Y103        FDRE                                         r  memIO/period_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.467 f  memIO/period_reg[1]/Q
                         net (fo=5, routed)           0.743     0.276    memIO/Q[1]
    SLICE_X64Y101        LUT1 (Prop_lut1_I0_O)        0.124     0.400 r  memIO/count1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.400    snd/period_reg[4][0]
    SLICE_X64Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.932 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.932    snd/count1_carry_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.046 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.046    snd/count1_carry__0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.160 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.160    snd/count1_carry__1_n_0
    SLICE_X64Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.274    snd/count1_carry__2_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  snd/count1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.388    snd/count1_carry__3_n_0
    SLICE_X64Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  snd/count1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.502    snd/count1_carry__4_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.616 r  snd/count1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.616    snd/count1_carry__5_n_0
    SLICE_X64Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.855 r  snd/count1_carry__6/O[2]
                         net (fo=2, routed)           0.781     2.636    snd/count1[31]
    SLICE_X65Y106        LUT4 (Prop_lut4_I0_O)        0.302     2.938 r  snd/count0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.938    snd/count0_carry__2_i_5_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.339 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.053     4.391    snd/clear
    SLICE_X63Y100        FDRE                                         r  snd/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=773, routed)         1.496     8.475    snd/clk100
    SLICE_X63Y100        FDRE                                         r  snd/count_reg[1]/C
                         clock pessimism              0.395     8.870    
                         clock uncertainty           -0.222     8.648    
    SLICE_X63Y100        FDRE (Setup_fdre_C_R)       -0.335     8.313    snd/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.313    
                         arrival time                          -4.391    
  -------------------------------------------------------------------
                         slack                                  3.922    

Slack (MET) :             3.922ns  (required time - arrival time)
  Source:                 memIO/period_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            snd/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.315ns  (logic 2.738ns (51.519%)  route 2.577ns (48.481%))
  Logic Levels:           11  (CARRY4=9 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=1147, routed)        1.617    -0.923    memIO/clk12
    SLICE_X67Y103        FDRE                                         r  memIO/period_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.467 f  memIO/period_reg[1]/Q
                         net (fo=5, routed)           0.743     0.276    memIO/Q[1]
    SLICE_X64Y101        LUT1 (Prop_lut1_I0_O)        0.124     0.400 r  memIO/count1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.400    snd/period_reg[4][0]
    SLICE_X64Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.932 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.932    snd/count1_carry_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.046 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.046    snd/count1_carry__0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.160 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.160    snd/count1_carry__1_n_0
    SLICE_X64Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.274    snd/count1_carry__2_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  snd/count1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.388    snd/count1_carry__3_n_0
    SLICE_X64Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  snd/count1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.502    snd/count1_carry__4_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.616 r  snd/count1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.616    snd/count1_carry__5_n_0
    SLICE_X64Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.855 r  snd/count1_carry__6/O[2]
                         net (fo=2, routed)           0.781     2.636    snd/count1[31]
    SLICE_X65Y106        LUT4 (Prop_lut4_I0_O)        0.302     2.938 r  snd/count0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.938    snd/count0_carry__2_i_5_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.339 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.053     4.391    snd/clear
    SLICE_X63Y100        FDRE                                         r  snd/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=773, routed)         1.496     8.475    snd/clk100
    SLICE_X63Y100        FDRE                                         r  snd/count_reg[2]/C
                         clock pessimism              0.395     8.870    
                         clock uncertainty           -0.222     8.648    
    SLICE_X63Y100        FDRE (Setup_fdre_C_R)       -0.335     8.313    snd/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.313    
                         arrival time                          -4.391    
  -------------------------------------------------------------------
                         slack                                  3.922    

Slack (MET) :             3.922ns  (required time - arrival time)
  Source:                 memIO/period_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            snd/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.315ns  (logic 2.738ns (51.519%)  route 2.577ns (48.481%))
  Logic Levels:           11  (CARRY4=9 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=1147, routed)        1.617    -0.923    memIO/clk12
    SLICE_X67Y103        FDRE                                         r  memIO/period_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.467 f  memIO/period_reg[1]/Q
                         net (fo=5, routed)           0.743     0.276    memIO/Q[1]
    SLICE_X64Y101        LUT1 (Prop_lut1_I0_O)        0.124     0.400 r  memIO/count1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.400    snd/period_reg[4][0]
    SLICE_X64Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.932 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.932    snd/count1_carry_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.046 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.046    snd/count1_carry__0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.160 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.160    snd/count1_carry__1_n_0
    SLICE_X64Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.274    snd/count1_carry__2_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  snd/count1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.388    snd/count1_carry__3_n_0
    SLICE_X64Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  snd/count1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.502    snd/count1_carry__4_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.616 r  snd/count1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.616    snd/count1_carry__5_n_0
    SLICE_X64Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.855 r  snd/count1_carry__6/O[2]
                         net (fo=2, routed)           0.781     2.636    snd/count1[31]
    SLICE_X65Y106        LUT4 (Prop_lut4_I0_O)        0.302     2.938 r  snd/count0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.938    snd/count0_carry__2_i_5_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.339 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.053     4.391    snd/clear
    SLICE_X63Y100        FDRE                                         r  snd/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=773, routed)         1.496     8.475    snd/clk100
    SLICE_X63Y100        FDRE                                         r  snd/count_reg[3]/C
                         clock pessimism              0.395     8.870    
                         clock uncertainty           -0.222     8.648    
    SLICE_X63Y100        FDRE (Setup_fdre_C_R)       -0.335     8.313    snd/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.313    
                         arrival time                          -4.391    
  -------------------------------------------------------------------
                         slack                                  3.922    

Slack (MET) :             3.925ns  (required time - arrival time)
  Source:                 memIO/period_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            snd/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.311ns  (logic 2.738ns (51.550%)  route 2.573ns (48.450%))
  Logic Levels:           11  (CARRY4=9 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=1147, routed)        1.617    -0.923    memIO/clk12
    SLICE_X67Y103        FDRE                                         r  memIO/period_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.467 f  memIO/period_reg[1]/Q
                         net (fo=5, routed)           0.743     0.276    memIO/Q[1]
    SLICE_X64Y101        LUT1 (Prop_lut1_I0_O)        0.124     0.400 r  memIO/count1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.400    snd/period_reg[4][0]
    SLICE_X64Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.932 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.932    snd/count1_carry_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.046 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.046    snd/count1_carry__0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.160 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.160    snd/count1_carry__1_n_0
    SLICE_X64Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.274    snd/count1_carry__2_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  snd/count1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.388    snd/count1_carry__3_n_0
    SLICE_X64Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  snd/count1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.502    snd/count1_carry__4_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.616 r  snd/count1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.616    snd/count1_carry__5_n_0
    SLICE_X64Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.855 r  snd/count1_carry__6/O[2]
                         net (fo=2, routed)           0.781     2.636    snd/count1[31]
    SLICE_X65Y106        LUT4 (Prop_lut4_I0_O)        0.302     2.938 r  snd/count0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.938    snd/count0_carry__2_i_5_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.339 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.050     4.388    snd/clear
    SLICE_X63Y101        FDRE                                         r  snd/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=773, routed)         1.496     8.475    snd/clk100
    SLICE_X63Y101        FDRE                                         r  snd/count_reg[4]/C
                         clock pessimism              0.395     8.870    
                         clock uncertainty           -0.222     8.648    
    SLICE_X63Y101        FDRE (Setup_fdre_C_R)       -0.335     8.313    snd/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.313    
                         arrival time                          -4.388    
  -------------------------------------------------------------------
                         slack                                  3.925    

Slack (MET) :             3.925ns  (required time - arrival time)
  Source:                 memIO/period_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            snd/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.311ns  (logic 2.738ns (51.550%)  route 2.573ns (48.450%))
  Logic Levels:           11  (CARRY4=9 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=1147, routed)        1.617    -0.923    memIO/clk12
    SLICE_X67Y103        FDRE                                         r  memIO/period_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.467 f  memIO/period_reg[1]/Q
                         net (fo=5, routed)           0.743     0.276    memIO/Q[1]
    SLICE_X64Y101        LUT1 (Prop_lut1_I0_O)        0.124     0.400 r  memIO/count1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.400    snd/period_reg[4][0]
    SLICE_X64Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.932 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.932    snd/count1_carry_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.046 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.046    snd/count1_carry__0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.160 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.160    snd/count1_carry__1_n_0
    SLICE_X64Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.274    snd/count1_carry__2_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  snd/count1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.388    snd/count1_carry__3_n_0
    SLICE_X64Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  snd/count1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.502    snd/count1_carry__4_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.616 r  snd/count1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.616    snd/count1_carry__5_n_0
    SLICE_X64Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.855 r  snd/count1_carry__6/O[2]
                         net (fo=2, routed)           0.781     2.636    snd/count1[31]
    SLICE_X65Y106        LUT4 (Prop_lut4_I0_O)        0.302     2.938 r  snd/count0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.938    snd/count0_carry__2_i_5_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.339 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.050     4.388    snd/clear
    SLICE_X63Y101        FDRE                                         r  snd/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=773, routed)         1.496     8.475    snd/clk100
    SLICE_X63Y101        FDRE                                         r  snd/count_reg[5]/C
                         clock pessimism              0.395     8.870    
                         clock uncertainty           -0.222     8.648    
    SLICE_X63Y101        FDRE (Setup_fdre_C_R)       -0.335     8.313    snd/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.313    
                         arrival time                          -4.388    
  -------------------------------------------------------------------
                         slack                                  3.925    

Slack (MET) :             3.925ns  (required time - arrival time)
  Source:                 memIO/period_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            snd/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.311ns  (logic 2.738ns (51.550%)  route 2.573ns (48.450%))
  Logic Levels:           11  (CARRY4=9 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=1147, routed)        1.617    -0.923    memIO/clk12
    SLICE_X67Y103        FDRE                                         r  memIO/period_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.467 f  memIO/period_reg[1]/Q
                         net (fo=5, routed)           0.743     0.276    memIO/Q[1]
    SLICE_X64Y101        LUT1 (Prop_lut1_I0_O)        0.124     0.400 r  memIO/count1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.400    snd/period_reg[4][0]
    SLICE_X64Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.932 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.932    snd/count1_carry_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.046 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.046    snd/count1_carry__0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.160 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.160    snd/count1_carry__1_n_0
    SLICE_X64Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.274    snd/count1_carry__2_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  snd/count1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.388    snd/count1_carry__3_n_0
    SLICE_X64Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  snd/count1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.502    snd/count1_carry__4_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.616 r  snd/count1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.616    snd/count1_carry__5_n_0
    SLICE_X64Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.855 r  snd/count1_carry__6/O[2]
                         net (fo=2, routed)           0.781     2.636    snd/count1[31]
    SLICE_X65Y106        LUT4 (Prop_lut4_I0_O)        0.302     2.938 r  snd/count0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.938    snd/count0_carry__2_i_5_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.339 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.050     4.388    snd/clear
    SLICE_X63Y101        FDRE                                         r  snd/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=773, routed)         1.496     8.475    snd/clk100
    SLICE_X63Y101        FDRE                                         r  snd/count_reg[6]/C
                         clock pessimism              0.395     8.870    
                         clock uncertainty           -0.222     8.648    
    SLICE_X63Y101        FDRE (Setup_fdre_C_R)       -0.335     8.313    snd/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.313    
                         arrival time                          -4.388    
  -------------------------------------------------------------------
                         slack                                  3.925    

Slack (MET) :             3.925ns  (required time - arrival time)
  Source:                 memIO/period_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            snd/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.311ns  (logic 2.738ns (51.550%)  route 2.573ns (48.450%))
  Logic Levels:           11  (CARRY4=9 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=1147, routed)        1.617    -0.923    memIO/clk12
    SLICE_X67Y103        FDRE                                         r  memIO/period_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.467 f  memIO/period_reg[1]/Q
                         net (fo=5, routed)           0.743     0.276    memIO/Q[1]
    SLICE_X64Y101        LUT1 (Prop_lut1_I0_O)        0.124     0.400 r  memIO/count1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.400    snd/period_reg[4][0]
    SLICE_X64Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.932 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.932    snd/count1_carry_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.046 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.046    snd/count1_carry__0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.160 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.160    snd/count1_carry__1_n_0
    SLICE_X64Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.274    snd/count1_carry__2_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  snd/count1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.388    snd/count1_carry__3_n_0
    SLICE_X64Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  snd/count1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.502    snd/count1_carry__4_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.616 r  snd/count1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.616    snd/count1_carry__5_n_0
    SLICE_X64Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.855 r  snd/count1_carry__6/O[2]
                         net (fo=2, routed)           0.781     2.636    snd/count1[31]
    SLICE_X65Y106        LUT4 (Prop_lut4_I0_O)        0.302     2.938 r  snd/count0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.938    snd/count0_carry__2_i_5_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.339 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.050     4.388    snd/clear
    SLICE_X63Y101        FDRE                                         r  snd/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=773, routed)         1.496     8.475    snd/clk100
    SLICE_X63Y101        FDRE                                         r  snd/count_reg[7]/C
                         clock pessimism              0.395     8.870    
                         clock uncertainty           -0.222     8.648    
    SLICE_X63Y101        FDRE (Setup_fdre_C_R)       -0.335     8.313    snd/count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.313    
                         arrival time                          -4.388    
  -------------------------------------------------------------------
                         slack                                  3.925    

Slack (MET) :             3.955ns  (required time - arrival time)
  Source:                 memIO/period_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            snd/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.280ns  (logic 2.738ns (51.852%)  route 2.542ns (48.148%))
  Logic Levels:           11  (CARRY4=9 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=1147, routed)        1.617    -0.923    memIO/clk12
    SLICE_X67Y103        FDRE                                         r  memIO/period_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.467 f  memIO/period_reg[1]/Q
                         net (fo=5, routed)           0.743     0.276    memIO/Q[1]
    SLICE_X64Y101        LUT1 (Prop_lut1_I0_O)        0.124     0.400 r  memIO/count1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.400    snd/period_reg[4][0]
    SLICE_X64Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.932 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.932    snd/count1_carry_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.046 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.046    snd/count1_carry__0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.160 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.160    snd/count1_carry__1_n_0
    SLICE_X64Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.274    snd/count1_carry__2_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  snd/count1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.388    snd/count1_carry__3_n_0
    SLICE_X64Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  snd/count1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.502    snd/count1_carry__4_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.616 r  snd/count1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.616    snd/count1_carry__5_n_0
    SLICE_X64Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.855 r  snd/count1_carry__6/O[2]
                         net (fo=2, routed)           0.781     2.636    snd/count1[31]
    SLICE_X65Y106        LUT4 (Prop_lut4_I0_O)        0.302     2.938 r  snd/count0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.938    snd/count0_carry__2_i_5_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.339 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.019     4.357    snd/clear
    SLICE_X63Y103        FDRE                                         r  snd/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=773, routed)         1.495     8.474    snd/clk100
    SLICE_X63Y103        FDRE                                         r  snd/count_reg[12]/C
                         clock pessimism              0.395     8.869    
                         clock uncertainty           -0.222     8.647    
    SLICE_X63Y103        FDRE (Setup_fdre_C_R)       -0.335     8.312    snd/count_reg[12]
  -------------------------------------------------------------------
                         required time                          8.312    
                         arrival time                          -4.357    
  -------------------------------------------------------------------
                         slack                                  3.955    

Slack (MET) :             3.955ns  (required time - arrival time)
  Source:                 memIO/period_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            snd/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.280ns  (logic 2.738ns (51.852%)  route 2.542ns (48.148%))
  Logic Levels:           11  (CARRY4=9 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=1147, routed)        1.617    -0.923    memIO/clk12
    SLICE_X67Y103        FDRE                                         r  memIO/period_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.467 f  memIO/period_reg[1]/Q
                         net (fo=5, routed)           0.743     0.276    memIO/Q[1]
    SLICE_X64Y101        LUT1 (Prop_lut1_I0_O)        0.124     0.400 r  memIO/count1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.400    snd/period_reg[4][0]
    SLICE_X64Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.932 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.932    snd/count1_carry_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.046 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.046    snd/count1_carry__0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.160 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.160    snd/count1_carry__1_n_0
    SLICE_X64Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.274    snd/count1_carry__2_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  snd/count1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.388    snd/count1_carry__3_n_0
    SLICE_X64Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  snd/count1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.502    snd/count1_carry__4_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.616 r  snd/count1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.616    snd/count1_carry__5_n_0
    SLICE_X64Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.855 r  snd/count1_carry__6/O[2]
                         net (fo=2, routed)           0.781     2.636    snd/count1[31]
    SLICE_X65Y106        LUT4 (Prop_lut4_I0_O)        0.302     2.938 r  snd/count0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.938    snd/count0_carry__2_i_5_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.339 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.019     4.357    snd/clear
    SLICE_X63Y103        FDRE                                         r  snd/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=773, routed)         1.495     8.474    snd/clk100
    SLICE_X63Y103        FDRE                                         r  snd/count_reg[13]/C
                         clock pessimism              0.395     8.869    
                         clock uncertainty           -0.222     8.647    
    SLICE_X63Y103        FDRE (Setup_fdre_C_R)       -0.335     8.312    snd/count_reg[13]
  -------------------------------------------------------------------
                         required time                          8.312    
                         arrival time                          -4.357    
  -------------------------------------------------------------------
                         slack                                  3.955    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            snd/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.432ns (46.199%)  route 0.503ns (53.801%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=1147, routed)        0.562    -0.602    memIO/clk12
    SLICE_X67Y103        FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  memIO/period_reg[0]/Q
                         net (fo=4, routed)           0.212    -0.249    snd/Q[0]
    SLICE_X65Y103        LUT4 (Prop_lut4_I3_O)        0.042    -0.207 r  snd/count0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.207    snd/count0_carry_i_4_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.075 r  snd/count0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.075    snd/count0_carry_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.036 r  snd/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.036    snd/count0_carry__0_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.003 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.003    snd/count0_carry__1_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.042 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.291     0.333    snd/clear
    SLICE_X63Y106        FDRE                                         r  snd/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=773, routed)         0.832    -0.840    snd/clk100
    SLICE_X63Y106        FDRE                                         r  snd/count_reg[24]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.222    -0.062    
    SLICE_X63Y106        FDRE (Hold_fdre_C_R)         0.011    -0.051    snd/count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.051    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            snd/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.432ns (46.199%)  route 0.503ns (53.801%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=1147, routed)        0.562    -0.602    memIO/clk12
    SLICE_X67Y103        FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  memIO/period_reg[0]/Q
                         net (fo=4, routed)           0.212    -0.249    snd/Q[0]
    SLICE_X65Y103        LUT4 (Prop_lut4_I3_O)        0.042    -0.207 r  snd/count0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.207    snd/count0_carry_i_4_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.075 r  snd/count0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.075    snd/count0_carry_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.036 r  snd/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.036    snd/count0_carry__0_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.003 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.003    snd/count0_carry__1_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.042 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.291     0.333    snd/clear
    SLICE_X63Y106        FDRE                                         r  snd/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=773, routed)         0.832    -0.840    snd/clk100
    SLICE_X63Y106        FDRE                                         r  snd/count_reg[25]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.222    -0.062    
    SLICE_X63Y106        FDRE (Hold_fdre_C_R)         0.011    -0.051    snd/count_reg[25]
  -------------------------------------------------------------------
                         required time                          0.051    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            snd/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.432ns (46.199%)  route 0.503ns (53.801%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=1147, routed)        0.562    -0.602    memIO/clk12
    SLICE_X67Y103        FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  memIO/period_reg[0]/Q
                         net (fo=4, routed)           0.212    -0.249    snd/Q[0]
    SLICE_X65Y103        LUT4 (Prop_lut4_I3_O)        0.042    -0.207 r  snd/count0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.207    snd/count0_carry_i_4_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.075 r  snd/count0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.075    snd/count0_carry_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.036 r  snd/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.036    snd/count0_carry__0_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.003 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.003    snd/count0_carry__1_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.042 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.291     0.333    snd/clear
    SLICE_X63Y106        FDRE                                         r  snd/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=773, routed)         0.832    -0.840    snd/clk100
    SLICE_X63Y106        FDRE                                         r  snd/count_reg[26]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.222    -0.062    
    SLICE_X63Y106        FDRE (Hold_fdre_C_R)         0.011    -0.051    snd/count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.051    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            snd/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.432ns (46.199%)  route 0.503ns (53.801%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=1147, routed)        0.562    -0.602    memIO/clk12
    SLICE_X67Y103        FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  memIO/period_reg[0]/Q
                         net (fo=4, routed)           0.212    -0.249    snd/Q[0]
    SLICE_X65Y103        LUT4 (Prop_lut4_I3_O)        0.042    -0.207 r  snd/count0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.207    snd/count0_carry_i_4_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.075 r  snd/count0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.075    snd/count0_carry_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.036 r  snd/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.036    snd/count0_carry__0_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.003 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.003    snd/count0_carry__1_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.042 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.291     0.333    snd/clear
    SLICE_X63Y106        FDRE                                         r  snd/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=773, routed)         0.832    -0.840    snd/clk100
    SLICE_X63Y106        FDRE                                         r  snd/count_reg[27]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.222    -0.062    
    SLICE_X63Y106        FDRE (Hold_fdre_C_R)         0.011    -0.051    snd/count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.051    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            snd/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.432ns (44.083%)  route 0.548ns (55.917%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=1147, routed)        0.562    -0.602    memIO/clk12
    SLICE_X67Y103        FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  memIO/period_reg[0]/Q
                         net (fo=4, routed)           0.212    -0.249    snd/Q[0]
    SLICE_X65Y103        LUT4 (Prop_lut4_I3_O)        0.042    -0.207 r  snd/count0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.207    snd/count0_carry_i_4_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.075 r  snd/count0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.075    snd/count0_carry_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.036 r  snd/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.036    snd/count0_carry__0_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.003 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.003    snd/count0_carry__1_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.042 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.336     0.378    snd/clear
    SLICE_X63Y107        FDRE                                         r  snd/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=773, routed)         0.831    -0.841    snd/clk100
    SLICE_X63Y107        FDRE                                         r  snd/count_reg[28]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.222    -0.063    
    SLICE_X63Y107        FDRE (Hold_fdre_C_R)         0.011    -0.052    snd/count_reg[28]
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.378    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            snd/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.432ns (44.083%)  route 0.548ns (55.917%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=1147, routed)        0.562    -0.602    memIO/clk12
    SLICE_X67Y103        FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  memIO/period_reg[0]/Q
                         net (fo=4, routed)           0.212    -0.249    snd/Q[0]
    SLICE_X65Y103        LUT4 (Prop_lut4_I3_O)        0.042    -0.207 r  snd/count0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.207    snd/count0_carry_i_4_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.075 r  snd/count0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.075    snd/count0_carry_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.036 r  snd/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.036    snd/count0_carry__0_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.003 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.003    snd/count0_carry__1_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.042 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.336     0.378    snd/clear
    SLICE_X63Y107        FDRE                                         r  snd/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=773, routed)         0.831    -0.841    snd/clk100
    SLICE_X63Y107        FDRE                                         r  snd/count_reg[29]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.222    -0.063    
    SLICE_X63Y107        FDRE (Hold_fdre_C_R)         0.011    -0.052    snd/count_reg[29]
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.378    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            snd/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.432ns (44.083%)  route 0.548ns (55.917%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=1147, routed)        0.562    -0.602    memIO/clk12
    SLICE_X67Y103        FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  memIO/period_reg[0]/Q
                         net (fo=4, routed)           0.212    -0.249    snd/Q[0]
    SLICE_X65Y103        LUT4 (Prop_lut4_I3_O)        0.042    -0.207 r  snd/count0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.207    snd/count0_carry_i_4_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.075 r  snd/count0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.075    snd/count0_carry_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.036 r  snd/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.036    snd/count0_carry__0_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.003 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.003    snd/count0_carry__1_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.042 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.336     0.378    snd/clear
    SLICE_X63Y107        FDRE                                         r  snd/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=773, routed)         0.831    -0.841    snd/clk100
    SLICE_X63Y107        FDRE                                         r  snd/count_reg[30]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.222    -0.063    
    SLICE_X63Y107        FDRE (Hold_fdre_C_R)         0.011    -0.052    snd/count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.378    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            snd/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.432ns (44.083%)  route 0.548ns (55.917%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=1147, routed)        0.562    -0.602    memIO/clk12
    SLICE_X67Y103        FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  memIO/period_reg[0]/Q
                         net (fo=4, routed)           0.212    -0.249    snd/Q[0]
    SLICE_X65Y103        LUT4 (Prop_lut4_I3_O)        0.042    -0.207 r  snd/count0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.207    snd/count0_carry_i_4_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.075 r  snd/count0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.075    snd/count0_carry_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.036 r  snd/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.036    snd/count0_carry__0_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.003 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.003    snd/count0_carry__1_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.042 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.336     0.378    snd/clear
    SLICE_X63Y107        FDRE                                         r  snd/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=773, routed)         0.831    -0.841    snd/clk100
    SLICE_X63Y107        FDRE                                         r  snd/count_reg[31]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.222    -0.063    
    SLICE_X63Y107        FDRE (Hold_fdre_C_R)         0.011    -0.052    snd/count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.378    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            snd/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.432ns (43.659%)  route 0.557ns (56.341%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=1147, routed)        0.562    -0.602    memIO/clk12
    SLICE_X67Y103        FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  memIO/period_reg[0]/Q
                         net (fo=4, routed)           0.212    -0.249    snd/Q[0]
    SLICE_X65Y103        LUT4 (Prop_lut4_I3_O)        0.042    -0.207 r  snd/count0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.207    snd/count0_carry_i_4_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.075 r  snd/count0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.075    snd/count0_carry_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.036 r  snd/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.036    snd/count0_carry__0_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.003 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.003    snd/count0_carry__1_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.042 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.345     0.387    snd/clear
    SLICE_X63Y105        FDRE                                         r  snd/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=773, routed)         0.832    -0.840    snd/clk100
    SLICE_X63Y105        FDRE                                         r  snd/count_reg[20]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.222    -0.062    
    SLICE_X63Y105        FDRE (Hold_fdre_C_R)         0.011    -0.051    snd/count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.051    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            snd/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.432ns (43.659%)  route 0.557ns (56.341%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=1147, routed)        0.562    -0.602    memIO/clk12
    SLICE_X67Y103        FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  memIO/period_reg[0]/Q
                         net (fo=4, routed)           0.212    -0.249    snd/Q[0]
    SLICE_X65Y103        LUT4 (Prop_lut4_I3_O)        0.042    -0.207 r  snd/count0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.207    snd/count0_carry_i_4_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.075 r  snd/count0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.075    snd/count0_carry_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.036 r  snd/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.036    snd/count0_carry__0_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.003 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.003    snd/count0_carry__1_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.042 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.345     0.387    snd/clear
    SLICE_X63Y105        FDRE                                         r  snd/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=773, routed)         0.832    -0.840    snd/clk100
    SLICE_X63Y105        FDRE                                         r  snd/count_reg[21]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.222    -0.062    
    SLICE_X63Y105        FDRE (Hold_fdre_C_R)         0.011    -0.051    snd/count_reg[21]
  -------------------------------------------------------------------
                         required time                          0.051    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.438    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack        4.733ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.733ns  (required time - arrival time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r/rf_reg_r1_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        4.500ns  (logic 1.234ns (27.422%)  route 3.266ns (72.578%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 78.493 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 69.175 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=773, routed)         1.715    69.175    accel/accel/Accel_Calculation/clk100
    SLICE_X72Y94         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y94         FDRE (Prop_fdre_C_Q)         0.419    69.594 r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[1]/Q
                         net (fo=1, routed)           1.654    71.248    accel/accel/Accel_Calculation/accelY[1]
    SLICE_X71Y114        LUT6 (Prop_lut6_I1_O)        0.299    71.547 r  accel/accel/Accel_Calculation/rf_reg_r1_0_31_0_5_i_48/O
                         net (fo=1, routed)           0.000    71.547    accel/accel/Accel_Calculation/rf_reg_r1_0_31_0_5_i_48_n_0
    SLICE_X71Y114        MUXF7 (Prop_muxf7_I1_O)      0.217    71.764 r  accel/accel/Accel_Calculation/rf_reg_r1_0_31_0_5_i_24/O
                         net (fo=1, routed)           1.073    72.837    imem/ACCEL_Y_CLIP_reg[1]
    SLICE_X71Y98         LUT6 (Prop_lut6_I0_O)        0.299    73.136 r  imem/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.539    73.675    mips/dp/r/rf_reg_r1_0_31_0_5/DIA1
    SLICE_X70Y98         RAMD32                                       r  mips/dp/r/rf_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=1147, routed)        1.513    78.493    mips/dp/r/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X70Y98         RAMD32                                       r  mips/dp/r/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.395    78.888    
                         clock uncertainty           -0.222    78.666    
    SLICE_X70Y98         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    78.408    mips/dp/r/rf_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         78.408    
                         arrival time                         -73.675    
  -------------------------------------------------------------------
                         slack                                  4.733    

Slack (MET) :             4.781ns  (required time - arrival time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r/rf_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        4.452ns  (logic 1.234ns (27.720%)  route 3.218ns (72.280%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 78.493 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 69.175 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=773, routed)         1.715    69.175    accel/accel/Accel_Calculation/clk100
    SLICE_X72Y94         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y94         FDRE (Prop_fdre_C_Q)         0.419    69.594 r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[1]/Q
                         net (fo=1, routed)           1.654    71.248    accel/accel/Accel_Calculation/accelY[1]
    SLICE_X71Y114        LUT6 (Prop_lut6_I1_O)        0.299    71.547 r  accel/accel/Accel_Calculation/rf_reg_r1_0_31_0_5_i_48/O
                         net (fo=1, routed)           0.000    71.547    accel/accel/Accel_Calculation/rf_reg_r1_0_31_0_5_i_48_n_0
    SLICE_X71Y114        MUXF7 (Prop_muxf7_I1_O)      0.217    71.764 r  accel/accel/Accel_Calculation/rf_reg_r1_0_31_0_5_i_24/O
                         net (fo=1, routed)           1.073    72.837    imem/ACCEL_Y_CLIP_reg[1]
    SLICE_X71Y98         LUT6 (Prop_lut6_I0_O)        0.299    73.136 r  imem/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.491    73.627    mips/dp/r/rf_reg_r2_0_31_0_5/DIA1
    SLICE_X70Y97         RAMD32                                       r  mips/dp/r/rf_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=1147, routed)        1.513    78.493    mips/dp/r/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X70Y97         RAMD32                                       r  mips/dp/r/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.395    78.888    
                         clock uncertainty           -0.222    78.666    
    SLICE_X70Y97         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    78.408    mips/dp/r/rf_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         78.408    
                         arrival time                         -73.627    
  -------------------------------------------------------------------
                         slack                                  4.781    

Slack (MET) :             5.112ns  (required time - arrival time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r/rf_reg_r2_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        4.193ns  (logic 1.096ns (26.136%)  route 3.097ns (73.864%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 78.493 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 69.175 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=773, routed)         1.715    69.175    accel/accel/Accel_Calculation/clk100
    SLICE_X72Y94         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y94         FDRE (Prop_fdre_C_Q)         0.456    69.631 r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[2]/Q
                         net (fo=1, routed)           1.458    71.089    imem/Q[1]
    SLICE_X71Y113        LUT6 (Prop_lut6_I1_O)        0.124    71.213 r  imem/rf_reg_r1_0_31_0_5_i_64/O
                         net (fo=1, routed)           0.000    71.213    imem/rf_reg_r1_0_31_0_5_i_64_n_0
    SLICE_X71Y113        MUXF7 (Prop_muxf7_I1_O)      0.217    71.430 r  imem/rf_reg_r1_0_31_0_5_i_30/O
                         net (fo=1, routed)           0.968    72.399    imem/rf_reg_r1_0_31_0_5_i_30_n_0
    SLICE_X71Y98         LUT6 (Prop_lut6_I0_O)        0.299    72.698 r  imem/rf_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.671    73.369    mips/dp/r/rf_reg_r2_0_31_0_5/DIB0
    SLICE_X70Y97         RAMD32                                       r  mips/dp/r/rf_reg_r2_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=1147, routed)        1.513    78.493    mips/dp/r/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X70Y97         RAMD32                                       r  mips/dp/r/rf_reg_r2_0_31_0_5/RAMB/CLK
                         clock pessimism              0.395    78.888    
                         clock uncertainty           -0.222    78.666    
    SLICE_X70Y97         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    78.481    mips/dp/r/rf_reg_r2_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         78.481    
                         arrival time                         -73.369    
  -------------------------------------------------------------------
                         slack                                  5.112    

Slack (MET) :             5.235ns  (required time - arrival time)
  Source:                 keyboard/keyb_char_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r/rf_reg_r2_0_31_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        4.190ns  (logic 1.056ns (25.202%)  route 3.134ns (74.798%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 78.492 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 69.065 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=773, routed)         1.605    69.065    keyboard/clk100
    SLICE_X65Y119        FDRE                                         r  keyboard/keyb_char_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y119        FDRE (Prop_fdre_C_Q)         0.456    69.521 r  keyboard/keyb_char_reg[21]/Q
                         net (fo=3, routed)           1.482    71.003    imem/keyb_char[9]
    SLICE_X68Y100        LUT4 (Prop_lut4_I2_O)        0.150    71.153 f  imem/rf_reg_r1_0_31_18_23_i_40/O
                         net (fo=1, routed)           0.441    71.594    imem/rf_reg_r1_0_31_18_23_i_40_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I5_O)        0.326    71.920 r  imem/rf_reg_r1_0_31_18_23_i_18/O
                         net (fo=1, routed)           0.693    72.612    imem/rf_reg_r1_0_31_18_23_i_18_n_0
    SLICE_X68Y94         LUT3 (Prop_lut3_I2_O)        0.124    72.736 r  imem/rf_reg_r1_0_31_18_23_i_6/O
                         net (fo=2, routed)           0.519    73.255    mips/dp/r/rf_reg_r2_0_31_18_23/DIC0
    SLICE_X66Y94         RAMD32                                       r  mips/dp/r/rf_reg_r2_0_31_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=1147, routed)        1.512    78.492    mips/dp/r/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X66Y94         RAMD32                                       r  mips/dp/r/rf_reg_r2_0_31_18_23/RAMC/CLK
                         clock pessimism              0.395    78.887    
                         clock uncertainty           -0.222    78.665    
    SLICE_X66Y94         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    78.490    mips/dp/r/rf_reg_r2_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         78.490    
                         arrival time                         -73.255    
  -------------------------------------------------------------------
                         slack                                  5.235    

Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r/rf_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        4.077ns  (logic 1.123ns (27.546%)  route 2.954ns (72.454%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 78.493 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 69.175 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=773, routed)         1.715    69.175    accel/accel/Accel_Calculation/clk100
    SLICE_X72Y94         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y94         FDRE (Prop_fdre_C_Q)         0.456    69.631 r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[0]/Q
                         net (fo=1, routed)           1.551    71.182    imem/Q[0]
    SLICE_X71Y114        LUT6 (Prop_lut6_I1_O)        0.124    71.306 r  imem/rf_reg_r1_0_31_0_5_i_60/O
                         net (fo=1, routed)           0.000    71.306    imem/rf_reg_r1_0_31_0_5_i_60_n_0
    SLICE_X71Y114        MUXF7 (Prop_muxf7_I1_O)      0.245    71.551 r  imem/rf_reg_r1_0_31_0_5_i_28/O
                         net (fo=1, routed)           0.911    72.462    imem/rf_reg_r1_0_31_0_5_i_28_n_0
    SLICE_X69Y98         LUT6 (Prop_lut6_I1_O)        0.298    72.760 r  imem/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.492    73.252    mips/dp/r/rf_reg_r2_0_31_0_5/DIA0
    SLICE_X70Y97         RAMD32                                       r  mips/dp/r/rf_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=1147, routed)        1.513    78.493    mips/dp/r/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X70Y97         RAMD32                                       r  mips/dp/r/rf_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism              0.395    78.888    
                         clock uncertainty           -0.222    78.666    
    SLICE_X70Y97         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    78.505    mips/dp/r/rf_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         78.505    
                         arrival time                         -73.252    
  -------------------------------------------------------------------
                         slack                                  5.253    

Slack (MET) :             5.263ns  (required time - arrival time)
  Source:                 keyboard/keyb_char_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r/rf_reg_r1_0_31_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        4.162ns  (logic 1.056ns (25.370%)  route 3.106ns (74.630%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 78.492 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 69.065 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=773, routed)         1.605    69.065    keyboard/clk100
    SLICE_X65Y119        FDRE                                         r  keyboard/keyb_char_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y119        FDRE (Prop_fdre_C_Q)         0.456    69.521 r  keyboard/keyb_char_reg[21]/Q
                         net (fo=3, routed)           1.482    71.003    imem/keyb_char[9]
    SLICE_X68Y100        LUT4 (Prop_lut4_I2_O)        0.150    71.153 f  imem/rf_reg_r1_0_31_18_23_i_40/O
                         net (fo=1, routed)           0.441    71.594    imem/rf_reg_r1_0_31_18_23_i_40_n_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I5_O)        0.326    71.920 r  imem/rf_reg_r1_0_31_18_23_i_18/O
                         net (fo=1, routed)           0.693    72.612    imem/rf_reg_r1_0_31_18_23_i_18_n_0
    SLICE_X68Y94         LUT3 (Prop_lut3_I2_O)        0.124    72.736 r  imem/rf_reg_r1_0_31_18_23_i_6/O
                         net (fo=2, routed)           0.491    73.227    mips/dp/r/rf_reg_r1_0_31_18_23/DIC0
    SLICE_X66Y95         RAMD32                                       r  mips/dp/r/rf_reg_r1_0_31_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=1147, routed)        1.512    78.492    mips/dp/r/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X66Y95         RAMD32                                       r  mips/dp/r/rf_reg_r1_0_31_18_23/RAMC/CLK
                         clock pessimism              0.395    78.887    
                         clock uncertainty           -0.222    78.665    
    SLICE_X66Y95         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    78.490    mips/dp/r/rf_reg_r1_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         78.490    
                         arrival time                         -73.227    
  -------------------------------------------------------------------
                         slack                                  5.263    

Slack (MET) :             5.268ns  (required time - arrival time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r/rf_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        4.062ns  (logic 1.123ns (27.649%)  route 2.939ns (72.351%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 78.493 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 69.175 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=773, routed)         1.715    69.175    accel/accel/Accel_Calculation/clk100
    SLICE_X72Y94         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y94         FDRE (Prop_fdre_C_Q)         0.456    69.631 r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[0]/Q
                         net (fo=1, routed)           1.551    71.182    imem/Q[0]
    SLICE_X71Y114        LUT6 (Prop_lut6_I1_O)        0.124    71.306 r  imem/rf_reg_r1_0_31_0_5_i_60/O
                         net (fo=1, routed)           0.000    71.306    imem/rf_reg_r1_0_31_0_5_i_60_n_0
    SLICE_X71Y114        MUXF7 (Prop_muxf7_I1_O)      0.245    71.551 r  imem/rf_reg_r1_0_31_0_5_i_28/O
                         net (fo=1, routed)           0.911    72.462    imem/rf_reg_r1_0_31_0_5_i_28_n_0
    SLICE_X69Y98         LUT6 (Prop_lut6_I1_O)        0.298    72.760 r  imem/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.477    73.237    mips/dp/r/rf_reg_r1_0_31_0_5/DIA0
    SLICE_X70Y98         RAMD32                                       r  mips/dp/r/rf_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=1147, routed)        1.513    78.493    mips/dp/r/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X70Y98         RAMD32                                       r  mips/dp/r/rf_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism              0.395    78.888    
                         clock uncertainty           -0.222    78.666    
    SLICE_X70Y98         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    78.505    mips/dp/r/rf_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         78.505    
                         arrival time                         -73.237    
  -------------------------------------------------------------------
                         slack                                  5.268    

Slack (MET) :             5.304ns  (required time - arrival time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r/rf_reg_r2_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.959ns  (logic 1.231ns (31.097%)  route 2.728ns (68.903%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 78.493 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 69.175 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=773, routed)         1.715    69.175    accel/accel/Accel_Calculation/clk100
    SLICE_X72Y94         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y94         FDRE (Prop_fdre_C_Q)         0.419    69.594 r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[3]/Q
                         net (fo=1, routed)           1.198    70.793    imem/Q[2]
    SLICE_X72Y113        LUT6 (Prop_lut6_I1_O)        0.296    71.089 r  imem/rf_reg_r1_0_31_0_5_i_62/O
                         net (fo=1, routed)           0.000    71.089    imem/rf_reg_r1_0_31_0_5_i_62_n_0
    SLICE_X72Y113        MUXF7 (Prop_muxf7_I1_O)      0.217    71.306 r  imem/rf_reg_r1_0_31_0_5_i_29/O
                         net (fo=1, routed)           0.962    72.267    imem/rf_reg_r1_0_31_0_5_i_29_n_0
    SLICE_X72Y98         LUT6 (Prop_lut6_I0_O)        0.299    72.566 r  imem/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.568    73.134    mips/dp/r/rf_reg_r2_0_31_0_5/DIB1
    SLICE_X70Y97         RAMD32                                       r  mips/dp/r/rf_reg_r2_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=1147, routed)        1.513    78.493    mips/dp/r/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X70Y97         RAMD32                                       r  mips/dp/r/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.395    78.888    
                         clock uncertainty           -0.222    78.666    
    SLICE_X70Y97         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    78.438    mips/dp/r/rf_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         78.438    
                         arrival time                         -73.134    
  -------------------------------------------------------------------
                         slack                                  5.304    

Slack (MET) :             5.310ns  (required time - arrival time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r/rf_reg_r1_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.953ns  (logic 1.231ns (31.144%)  route 2.722ns (68.856%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 78.493 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 69.175 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=773, routed)         1.715    69.175    accel/accel/Accel_Calculation/clk100
    SLICE_X72Y94         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y94         FDRE (Prop_fdre_C_Q)         0.419    69.594 r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[3]/Q
                         net (fo=1, routed)           1.198    70.793    imem/Q[2]
    SLICE_X72Y113        LUT6 (Prop_lut6_I1_O)        0.296    71.089 r  imem/rf_reg_r1_0_31_0_5_i_62/O
                         net (fo=1, routed)           0.000    71.089    imem/rf_reg_r1_0_31_0_5_i_62_n_0
    SLICE_X72Y113        MUXF7 (Prop_muxf7_I1_O)      0.217    71.306 r  imem/rf_reg_r1_0_31_0_5_i_29/O
                         net (fo=1, routed)           0.962    72.267    imem/rf_reg_r1_0_31_0_5_i_29_n_0
    SLICE_X72Y98         LUT6 (Prop_lut6_I0_O)        0.299    72.566 r  imem/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.562    73.128    mips/dp/r/rf_reg_r1_0_31_0_5/DIB1
    SLICE_X70Y98         RAMD32                                       r  mips/dp/r/rf_reg_r1_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=1147, routed)        1.513    78.493    mips/dp/r/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X70Y98         RAMD32                                       r  mips/dp/r/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.395    78.888    
                         clock uncertainty           -0.222    78.666    
    SLICE_X70Y98         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    78.438    mips/dp/r/rf_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         78.438    
                         arrival time                         -73.128    
  -------------------------------------------------------------------
                         slack                                  5.310    

Slack (MET) :             5.329ns  (required time - arrival time)
  Source:                 keyboard/keyb_char_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r/rf_reg_r1_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        4.086ns  (logic 0.828ns (20.262%)  route 3.258ns (79.738%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 78.492 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 69.065 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=773, routed)         1.605    69.065    keyboard/clk100
    SLICE_X65Y119        FDRE                                         r  keyboard/keyb_char_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y119        FDRE (Prop_fdre_C_Q)         0.456    69.521 r  keyboard/keyb_char_reg[20]/Q
                         net (fo=1, routed)           1.412    70.933    keyboard/keyb_char[20]
    SLICE_X67Y101        LUT3 (Prop_lut3_I0_O)        0.124    71.057 r  keyboard/rf_reg_r1_0_31_18_23_i_31/O
                         net (fo=1, routed)           0.403    71.460    imem/keyb_char_reg[20]
    SLICE_X67Y101        LUT5 (Prop_lut5_I0_O)        0.124    71.584 r  imem/rf_reg_r1_0_31_18_23_i_14/O
                         net (fo=1, routed)           0.465    72.049    imem/rf_reg_r1_0_31_18_23_i_14_n_0
    SLICE_X67Y100        LUT5 (Prop_lut5_I2_O)        0.124    72.173 r  imem/rf_reg_r1_0_31_18_23_i_4/O
                         net (fo=2, routed)           0.979    73.151    mips/dp/r/rf_reg_r1_0_31_18_23/DIB0
    SLICE_X66Y95         RAMD32                                       r  mips/dp/r/rf_reg_r1_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=1147, routed)        1.512    78.492    mips/dp/r/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X66Y95         RAMD32                                       r  mips/dp/r/rf_reg_r1_0_31_18_23/RAMB/CLK
                         clock pessimism              0.395    78.887    
                         clock uncertainty           -0.222    78.665    
    SLICE_X66Y95         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    78.480    mips/dp/r/rf_reg_r1_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         78.480    
                         arrival time                         -73.151    
  -------------------------------------------------------------------
                         slack                                  5.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r/rf_reg_r2_0_31_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.231ns (29.416%)  route 0.554ns (70.584%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=773, routed)         0.568    -0.596    accel/accel/Accel_Calculation/clk100
    SLICE_X71Y93         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[0]/Q
                         net (fo=1, routed)           0.239    -0.216    imem/ACCEL_X_CLIP_reg[8][0]
    SLICE_X67Y94         LUT6 (Prop_lut6_I0_O)        0.045    -0.171 r  imem/rf_reg_r1_0_31_12_17_i_17/O
                         net (fo=1, routed)           0.137    -0.034    imem/rf_reg_r1_0_31_12_17_i_17_n_0
    SLICE_X67Y95         LUT5 (Prop_lut5_I0_O)        0.045     0.011 r  imem/rf_reg_r1_0_31_12_17_i_6/O
                         net (fo=2, routed)           0.178     0.189    mips/dp/r/rf_reg_r2_0_31_12_17/DIC0
    SLICE_X66Y93         RAMD32                                       r  mips/dp/r/rf_reg_r2_0_31_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=1147, routed)        0.840    -0.833    mips/dp/r/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X66Y93         RAMD32                                       r  mips/dp/r/rf_reg_r2_0_31_12_17/RAMC/CLK
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.222    -0.054    
    SLICE_X66Y93         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     0.090    mips/dp/r/rf_reg_r2_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r/rf_reg_r1_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.271ns (32.588%)  route 0.561ns (67.412%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=773, routed)         0.568    -0.596    accel/accel/Accel_Calculation/clk100
    SLICE_X68Y93         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y93         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[8]/Q
                         net (fo=1, routed)           0.299    -0.169    imem/ACCEL_X_CLIP_reg[8][5]
    SLICE_X68Y95         LUT6 (Prop_lut6_I0_O)        0.098    -0.071 r  imem/rf_reg_r1_0_31_24_29_i_10/O
                         net (fo=1, routed)           0.097     0.026    imem/rf_reg_r1_0_31_24_29_i_10_n_0
    SLICE_X68Y95         LUT5 (Prop_lut5_I2_O)        0.045     0.071 r  imem/rf_reg_r1_0_31_24_29_i_2/O
                         net (fo=2, routed)           0.165     0.235    mips/dp/r/rf_reg_r1_0_31_24_29/DIA0
    SLICE_X70Y94         RAMD32                                       r  mips/dp/r/rf_reg_r1_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=1147, routed)        0.840    -0.833    mips/dp/r/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X70Y94         RAMD32                                       r  mips/dp/r/rf_reg_r1_0_31_24_29/RAMA/CLK
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.222    -0.054    
    SLICE_X70Y94         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.093    mips/dp/r/rf_reg_r1_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r/rf_reg_r1_0_31_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.231ns (27.561%)  route 0.607ns (72.439%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=773, routed)         0.568    -0.596    accel/accel/Accel_Calculation/clk100
    SLICE_X71Y93         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[0]/Q
                         net (fo=1, routed)           0.239    -0.216    imem/ACCEL_X_CLIP_reg[8][0]
    SLICE_X67Y94         LUT6 (Prop_lut6_I0_O)        0.045    -0.171 r  imem/rf_reg_r1_0_31_12_17_i_17/O
                         net (fo=1, routed)           0.137    -0.034    imem/rf_reg_r1_0_31_12_17_i_17_n_0
    SLICE_X67Y95         LUT5 (Prop_lut5_I0_O)        0.045     0.011 r  imem/rf_reg_r1_0_31_12_17_i_6/O
                         net (fo=2, routed)           0.231     0.242    mips/dp/r/rf_reg_r1_0_31_12_17/DIC0
    SLICE_X66Y92         RAMD32                                       r  mips/dp/r/rf_reg_r1_0_31_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=1147, routed)        0.839    -0.834    mips/dp/r/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X66Y92         RAMD32                                       r  mips/dp/r/rf_reg_r1_0_31_12_17/RAMC/CLK
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.222    -0.055    
    SLICE_X66Y92         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     0.089    mips/dp/r/rf_reg_r1_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 keyboard/keyb_char_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r/rf_reg_r2_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.186ns (21.648%)  route 0.673ns (78.352%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=773, routed)         0.554    -0.610    keyboard/clk100
    SLICE_X65Y119        FDRE                                         r  keyboard/keyb_char_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  keyboard/keyb_char_reg[12]/Q
                         net (fo=1, routed)           0.394    -0.075    imem/keyb_char[7]
    SLICE_X68Y104        LUT6 (Prop_lut6_I3_O)        0.045    -0.030 r  imem/rf_reg_r1_0_31_12_17_i_2/O
                         net (fo=2, routed)           0.279     0.249    mips/dp/r/rf_reg_r2_0_31_12_17/DIA0
    SLICE_X66Y93         RAMD32                                       r  mips/dp/r/rf_reg_r2_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=1147, routed)        0.840    -0.833    mips/dp/r/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X66Y93         RAMD32                                       r  mips/dp/r/rf_reg_r2_0_31_12_17/RAMA/CLK
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.222    -0.054    
    SLICE_X66Y93         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.093    mips/dp/r/rf_reg_r2_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 keyboard/keyb_char_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r/rf_reg_r2_0_31_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.186ns (21.544%)  route 0.677ns (78.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=773, routed)         0.555    -0.609    keyboard/clk100
    SLICE_X64Y118        FDRE                                         r  keyboard/keyb_char_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  keyboard/keyb_char_reg[13]/Q
                         net (fo=3, routed)           0.454    -0.014    imem/keyb_char[8]
    SLICE_X64Y97         LUT6 (Prop_lut6_I3_O)        0.045     0.031 r  imem/rf_reg_r1_0_31_12_17_i_4/O
                         net (fo=2, routed)           0.223     0.254    mips/dp/r/rf_reg_r2_0_31_12_17/DIB0
    SLICE_X66Y93         RAMD32                                       r  mips/dp/r/rf_reg_r2_0_31_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=1147, routed)        0.840    -0.833    mips/dp/r/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X66Y93         RAMD32                                       r  mips/dp/r/rf_reg_r2_0_31_12_17/RAMB/CLK
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.222    -0.054    
    SLICE_X66Y93         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     0.092    mips/dp/r/rf_reg_r2_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.254    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 keyboard/keyb_char_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r/rf_reg_r1_0_31_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.186ns (21.391%)  route 0.684ns (78.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=773, routed)         0.555    -0.609    keyboard/clk100
    SLICE_X64Y118        FDRE                                         r  keyboard/keyb_char_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  keyboard/keyb_char_reg[13]/Q
                         net (fo=3, routed)           0.454    -0.014    imem/keyb_char[8]
    SLICE_X64Y97         LUT6 (Prop_lut6_I3_O)        0.045     0.031 r  imem/rf_reg_r1_0_31_12_17_i_4/O
                         net (fo=2, routed)           0.229     0.260    mips/dp/r/rf_reg_r1_0_31_12_17/DIB0
    SLICE_X66Y92         RAMD32                                       r  mips/dp/r/rf_reg_r1_0_31_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=1147, routed)        0.839    -0.834    mips/dp/r/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X66Y92         RAMD32                                       r  mips/dp/r/rf_reg_r1_0_31_12_17/RAMB/CLK
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.222    -0.055    
    SLICE_X66Y92         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     0.091    mips/dp/r/rf_reg_r1_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r/rf_reg_r2_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.271ns (30.640%)  route 0.613ns (69.360%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=773, routed)         0.568    -0.596    accel/accel/Accel_Calculation/clk100
    SLICE_X68Y93         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y93         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[8]/Q
                         net (fo=1, routed)           0.299    -0.169    imem/ACCEL_X_CLIP_reg[8][5]
    SLICE_X68Y95         LUT6 (Prop_lut6_I0_O)        0.098    -0.071 r  imem/rf_reg_r1_0_31_24_29_i_10/O
                         net (fo=1, routed)           0.097     0.026    imem/rf_reg_r1_0_31_24_29_i_10_n_0
    SLICE_X68Y95         LUT5 (Prop_lut5_I2_O)        0.045     0.071 r  imem/rf_reg_r1_0_31_24_29_i_2/O
                         net (fo=2, routed)           0.217     0.288    mips/dp/r/rf_reg_r2_0_31_24_29/DIA0
    SLICE_X70Y93         RAMD32                                       r  mips/dp/r/rf_reg_r2_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=1147, routed)        0.840    -0.833    mips/dp/r/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X70Y93         RAMD32                                       r  mips/dp/r/rf_reg_r2_0_31_24_29/RAMA/CLK
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.222    -0.054    
    SLICE_X70Y93         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.093    mips/dp/r/rf_reg_r2_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.288    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 keyboard/keyb_char_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r/rf_reg_r1_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.186ns (20.369%)  route 0.727ns (79.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=773, routed)         0.554    -0.610    keyboard/clk100
    SLICE_X65Y119        FDRE                                         r  keyboard/keyb_char_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  keyboard/keyb_char_reg[12]/Q
                         net (fo=1, routed)           0.394    -0.075    imem/keyb_char[7]
    SLICE_X68Y104        LUT6 (Prop_lut6_I3_O)        0.045    -0.030 r  imem/rf_reg_r1_0_31_12_17_i_2/O
                         net (fo=2, routed)           0.333     0.303    mips/dp/r/rf_reg_r1_0_31_12_17/DIA0
    SLICE_X66Y92         RAMD32                                       r  mips/dp/r/rf_reg_r1_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=1147, routed)        0.839    -0.834    mips/dp/r/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X66Y92         RAMD32                                       r  mips/dp/r/rf_reg_r1_0_31_12_17/RAMA/CLK
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.222    -0.055    
    SLICE_X66Y92         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.092    mips/dp/r/rf_reg_r1_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.303    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r/rf_reg_r2_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.272ns (30.327%)  route 0.625ns (69.673%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=773, routed)         0.568    -0.596    accel/accel/Accel_Calculation/clk100
    SLICE_X71Y93         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y93         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[1]/Q
                         net (fo=1, routed)           0.280    -0.188    imem/ACCEL_X_CLIP_reg[8][1]
    SLICE_X71Y94         LUT6 (Prop_lut6_I0_O)        0.099    -0.089 r  imem/rf_reg_r1_0_31_12_17_i_16/O
                         net (fo=1, routed)           0.106     0.017    imem/rf_reg_r1_0_31_12_17_i_16_n_0
    SLICE_X71Y95         LUT5 (Prop_lut5_I0_O)        0.045     0.062 r  imem/rf_reg_r1_0_31_12_17_i_5/O
                         net (fo=2, routed)           0.239     0.301    mips/dp/r/rf_reg_r2_0_31_12_17/DIC1
    SLICE_X66Y93         RAMD32                                       r  mips/dp/r/rf_reg_r2_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=1147, routed)        0.840    -0.833    mips/dp/r/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X66Y93         RAMD32                                       r  mips/dp/r/rf_reg_r2_0_31_12_17/RAMC_D1/CLK
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.222    -0.054    
    SLICE_X66Y93         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     0.060    mips/dp/r/rf_reg_r2_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r/rf_reg_r2_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.231ns (25.420%)  route 0.678ns (74.580%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=773, routed)         0.595    -0.569    accel/accel/Accel_Calculation/clk100
    SLICE_X72Y93         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[6]/Q
                         net (fo=1, routed)           0.359    -0.069    imem/Q[5]
    SLICE_X69Y100        LUT4 (Prop_lut4_I0_O)        0.045    -0.024 f  imem/rf_reg_r1_0_31_6_11_i_11/O
                         net (fo=1, routed)           0.050     0.026    imem/rf_reg_r1_0_31_6_11_i_11_n_0
    SLICE_X69Y100        LUT5 (Prop_lut5_I3_O)        0.045     0.071 r  imem/rf_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.269     0.339    mips/dp/r/rf_reg_r2_0_31_6_11/DIA0
    SLICE_X66Y97         RAMD32                                       r  mips/dp/r/rf_reg_r2_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=1147, routed)        0.841    -0.832    mips/dp/r/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X66Y97         RAMD32                                       r  mips/dp/r/rf_reg_r2_0_31_6_11/RAMA/CLK
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.222    -0.053    
    SLICE_X66Y97         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.094    mips/dp/r/rf_reg_r2_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  0.246    





