###############################################################
#  Generated by:      Cadence Innovus 21.13-s100_1
#  OS:                Linux x86_64(Host ID ic51)
#  Generated on:      Fri Feb 21 11:44:03 2025
#  Design:            top
#  Command:           defOut -floorplan -netlist -routing -trialRoute test_all.def
###############################################################
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN top ;
UNITS DISTANCE MICRONS 2000 ;

PROPERTYDEFINITIONS
    DESIGN flow_implementation_stage STRING "place_opt" ;
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 4.1800 ;
    DESIGN FE_CORE_BOX_UR_X REAL 5.1300 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 4.0600 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 5.4600 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 18620 19040 ) ;

ROW CORE_ROW_0 FreePDK45_38x28_10R_NP_162NW_34O 8360 8120 FS DO 5 BY 1 STEP 380 0
 ;

TRACKS Y 420 DO 34 STEP 560 LAYER metal6 ;
TRACKS X 710 DO 32 STEP 560 LAYER metal6 ;
TRACKS X 710 DO 32 STEP 560 LAYER metal5 ;
TRACKS Y 420 DO 34 STEP 560 LAYER metal5 ;
TRACKS Y 140 DO 68 STEP 280 LAYER metal4 ;
TRACKS X 710 DO 32 STEP 560 LAYER metal4 ;
TRACKS X 190 DO 49 STEP 380 LAYER metal3 ;
TRACKS Y 140 DO 68 STEP 280 LAYER metal3 ;
TRACKS Y 140 DO 68 STEP 280 LAYER metal2 ;
TRACKS X 190 DO 49 STEP 380 LAYER metal2 ;
TRACKS X 190 DO 49 STEP 380 LAYER metal1 ;
TRACKS Y 140 DO 68 STEP 280 LAYER metal1 ;

GCELLGRID X 15390 DO 2 STEP 3230 ;
GCELLGRID X 190 DO 5 STEP 3800 ;
GCELLGRID X 0 DO 2 STEP 190 ;
GCELLGRID Y 16940 DO 2 STEP 2100 ;
GCELLGRID Y 140 DO 7 STEP 2800 ;
GCELLGRID Y 0 DO 2 STEP 140 ;

COMPONENTS 1 ;
- u_nor2_x1 NOR2_X1 + PLACED ( 8740 8120 ) FS
 ;
END COMPONENTS

PINS 3 ;
- in1 + NET in1 + DIRECTION INPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 18620 9940 ) W ;
- in2 + NET in2 + DIRECTION INPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 9940 ) E ;
- out + NET out + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 9310 19040 ) S ;
END PINS

SPECIALNETS 2 ;
- VDD
  + USE POWER
 ;
- VSS
  + USE GROUND
 ;
END SPECIALNETS

NETS 3 ;
- in1
  ( PIN in1 ) ( u_nor2_x1 A1 )
  + ROUTED metal2 ( 9510 9870 ) ( 9690 * )
    NEW metal2 ( 9690 9870 ) ( * 9940 ) via2_5
    NEW metal3 ( 9690 9940 ) ( 18620 * )
    NEW metal2 ( 9510 9870 ) via1_7
 ;
- in2
  ( PIN in2 ) ( u_nor2_x1 A2 )
  + ROUTED metal2 ( 8860 9870 ) ( 8930 * )
    NEW metal2 ( 8930 9870 ) ( * 10220 ) via2_5
    NEW metal3 ( 710 10220 ) ( 8930 * )
    NEW metal4 ( 710 9940 ) ( * 10220 ) via3_2
    NEW metal3 ( 0 9940 ) ( 710 * ) via3_2
    NEW metal2 ( 8860 9870 ) via1_7
 ;
- out
  ( PIN out ) ( u_nor2_x1 ZN )
  + ROUTED metal2 ( 9310 10620 ) ( * 19040 )
    NEW metal2 ( 9240 10620 ) ( 9310 * )
    NEW metal2 ( 9240 10620 ) via1_7
 ;
END NETS

END DESIGN
