
*** Running vivado
    with args -log vc709_reference_nic.rds -m64 -mode batch -messageDb vivado.pb -source vc709_reference_nic.tcl


****** Vivado v2013.2 (64-bit)
  **** Build 272601 by xbuild on Sat Jun 15 11:11:11 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Common 17-78] Attempting to get a license: Synthesis
INFO: [Common 17-81] Feature available: Synthesis
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/Vivado/2013.2/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
INFO: [Common 17-362] Using Tcl App repository from '/opt/Xilinx/Vivado/2013.2/data/XilinxTclStore'.
INFO: [Common 17-364] Updating Tcl app persistent manifest '/root/.Xilinx/Vivado/tclapp/manifest.tcl'
source vc709_reference_nic.tcl
# set_param gui.test TreeTableDev
# create_project -in_memory -part xc7vx690tffg1761-2
# set_property board xilinx.com:virtex7:vc709:1.0 [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property ip_repo_paths {
#   /root/NetFPGA-10G-VC709/projects/nf10_input_arbiter
#   /root/NetFPGA-10G-VC709/projects/nf10_bram_output_queues
#   /root/NetFPGA-10G-VC709/projects/nf10_nic_output_port_lookup
# } [current_fileset]
# read_ip /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user repository '/root/NetFPGA-10G-VC709/projects/nf10_input_arbiter'.
INFO: [IP_Flow 19-1700] Loaded user repository '/root/NetFPGA-10G-VC709/projects/nf10_bram_output_queues'.
INFO: [IP_Flow 19-1700] Loaded user repository '/root/NetFPGA-10G-VC709/projects/nf10_nic_output_port_lookup'.
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/opt/Xilinx/Vivado/2013.2/data/ip'.
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/example_design/cmd_fifo_xgemac_rxif_exdes.xdc]
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc]
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif_ooc.xdc]
# set_property is_locked true [get_files /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xci]
# read_ip /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo.xci
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/example_design/axis_async_fifo_exdes.xdc]
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc]
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc]
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_ooc.xdc]
# set_property is_locked true [get_files /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo.xci]
# read_ip /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_ip.xci
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/example_design/ten_gig_eth_pcs_pma_ip_example_design.xdc]
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc]
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_ooc.xdc]
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc]
# set_property is_locked true [get_files /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_ip.xci]
# read_ip /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_ip.xci
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/example_design/ten_gig_eth_mac_ip_example_design.xdc]
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.xdc]
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_ip_ooc.xdc]
# set_property is_locked true [get_files /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_ip.xci]
# read_ip /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/nf10_nic_output_port_lookup_0.xci
# set_property is_locked true [get_files /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/nf10_nic_output_port_lookup_0.xci]
# read_ip /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/nf10_input_arbiter_0.xci
# set_property is_locked true [get_files /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/nf10_input_arbiter_0.xci]
# read_ip /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_0/nf10_bram_output_queues_0.xci
# set_property is_locked true [get_files /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_0/nf10_bram_output_queues_0.xci]
# read_ip /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/vc709_pcie_x8_gen3.xci
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/vc709_pcie_x8_gen3/source/vc709_pcie_x8_gen3-PCIE_X0Y1.xdc]
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/synth/vc709_pcie_x8_gen3_ooc.xdc]
# set_property is_locked true [get_files /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/vc709_pcie_x8_gen3.xci]
# read_ip /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_0.xci
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_0.xdc]
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_0_clocks.xdc]
# set_property is_locked true [get_files /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_0.xci]
# read_verilog {
#   /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/EP_MEM.v
#   /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_TX_ENGINE.v
#   /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_RX_ENGINE.v
#   /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_INTR_CTRL.v
#   /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_EP_MEM_ACCESS.v
#   /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_TO_CTRL.v
#   /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_EP.v
#   /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/common/synchronizer_simple.v
#   /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO.v
#   /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/tx_interface.v
#   /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ten_gig_eth_pcs_pma_ip_GT_Common_wrapper.v
#   /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/rx_interface.v
#   /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/new/nf10_datapath.v
#   /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/source/vc709_pcie_x8_gen3_pipe_clock.v
#   /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/pcie_app_7vx.v
#   /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/xgbaser_gt_same_quad_wrapper.v
#   /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/network_module.v
#   /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v
# }
# read_vhdl {
#   /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd
#   /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/clock_control_program.vhd
#   /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/clock_control.vhd
# }
# read_xdc /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc
# set_property used_in_implementation false [get_files /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.data/wt [current_project]
# set_property parent.project_dir /root/NetFPGA-10G-VC709/projects/vc709_reference_nic [current_project]
# synth_design -top vc709_reference_nic -part xc7vx690tffg1761-2
Command: synth_design -top vc709_reference_nic -part xc7vx690tffg1761-2

Starting synthesis...

WARNING: [IP_Flow 19-2162] IP 'cmd_fifo_xgemac_rxif' is locked. Locked reason: User override
WARNING: [IP_Flow 19-2162] IP 'axis_async_fifo' is locked. Locked reason: User override
WARNING: [IP_Flow 19-2162] IP 'ten_gig_eth_pcs_pma_ip' is locked. Locked reason: User override
WARNING: [IP_Flow 19-2162] IP 'ten_gig_eth_mac_ip' is locked. Locked reason: User override
WARNING: [IP_Flow 19-2162] IP 'nf10_nic_output_port_lookup_0' is locked. Locked reason: User override
WARNING: [IP_Flow 19-2162] IP 'nf10_input_arbiter_0' is locked. Locked reason: User override
WARNING: [IP_Flow 19-2162] IP 'nf10_bram_output_queues_0' is locked. Locked reason: User override
WARNING: [IP_Flow 19-2162] IP 'vc709_pcie_x8_gen3' is locked. Locked reason: User override
WARNING: [IP_Flow 19-2162] IP 'axi_dma_0' is locked. Locked reason: User override
INFO: [Common 17-347] Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
WARNING: [Runs 36-283] File "fallthrough_small_fifo_v2.v" is used by both "nf10_bram_output_queues_0" and "nf10_input_arbiter_0", but with different contents. This may lead to unpredictable results. Please use the report_ip_status command to resolve the differences or synthesize the modules independently. (Files are: "/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/fallthrough_small_fifo_v2.v" and "/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/fallthrough_small_fifo_v2.v")
WARNING: [Runs 36-283] File "fallthrough_small_fifo_v2.v" is used by both "nf10_bram_output_queues_0" and "nf10_input_arbiter_0", but with different contents. This may lead to unpredictable results. Please use the report_ip_status command to resolve the differences or synthesize the modules independently. (Files are: "/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/fallthrough_small_fifo_v2.v" and "/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/fallthrough_small_fifo_v2.v")
Xilinx IP preload is disabled
WARNING: [Synth 8-2507] parameter declaration becomes local in small_fifo with formal parameter declaration list [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/work/nf10_nic_output_port_lookup.srcs/hdl/verilog/small_fifo_v3.v:38]
WARNING: [Synth 8-2507] parameter declaration becomes local in nf10_input_arbiter with formal parameter declaration list [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/nf10_input_arbiter.v:119]
WARNING: [Synth 8-2507] parameter declaration becomes local in nf10_input_arbiter with formal parameter declaration list [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/nf10_input_arbiter.v:121]
WARNING: [Synth 8-2507] parameter declaration becomes local in nf10_input_arbiter with formal parameter declaration list [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/nf10_input_arbiter.v:122]
WARNING: [Synth 8-2507] parameter declaration becomes local in nf10_input_arbiter with formal parameter declaration list [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/nf10_input_arbiter.v:123]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module fallthrough_small_fifo [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/fallthrough_small_fifo_v2.v:15]
WARNING: [Synth 8-2507] parameter declaration becomes local in vc709_pcie_x8_gen3_pcie_bram_7vx_16k with formal parameter declaration list [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_bram_7vx_16k.v:101]
WARNING: [Synth 8-2507] parameter declaration becomes local in vc709_pcie_x8_gen3_pcie_init_ctrl_7vx with formal parameter declaration list [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_init_ctrl_7vx.v:93]
WARNING: [Synth 8-2507] parameter declaration becomes local in vc709_pcie_x8_gen3_pcie_init_ctrl_7vx with formal parameter declaration list [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_init_ctrl_7vx.v:94]
WARNING: [Synth 8-2507] parameter declaration becomes local in vc709_pcie_x8_gen3_pcie_init_ctrl_7vx with formal parameter declaration list [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_init_ctrl_7vx.v:95]
WARNING: [Synth 8-2507] parameter declaration becomes local in vc709_pcie_x8_gen3_pcie_init_ctrl_7vx with formal parameter declaration list [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_init_ctrl_7vx.v:96]
WARNING: [Synth 8-2507] parameter declaration becomes local in vc709_pcie_x8_gen3_pcie_init_ctrl_7vx with formal parameter declaration list [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_init_ctrl_7vx.v:97]
WARNING: [Synth 8-2507] parameter declaration becomes local in vc709_pcie_x8_gen3_pcie_init_ctrl_7vx with formal parameter declaration list [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_init_ctrl_7vx.v:98]
WARNING: [Synth 8-2507] parameter declaration becomes local in vc709_pcie_x8_gen3_pcie_init_ctrl_7vx with formal parameter declaration list [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_init_ctrl_7vx.v:99]
WARNING: [Synth 8-2507] parameter declaration becomes local in vc709_pcie_x8_gen3_pcie_init_ctrl_7vx with formal parameter declaration list [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_init_ctrl_7vx.v:100]
WARNING: [Synth 8-2507] parameter declaration becomes local in ten_gig_eth_pcs_pma_ip_GT_Common_wrapper with formal parameter declaration list [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ten_gig_eth_pcs_pma_ip_GT_Common_wrapper.v:70]
WARNING: [Synth 8-2507] parameter declaration becomes local in ten_gig_eth_pcs_pma_ip_GT_Common_wrapper with formal parameter declaration list [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ten_gig_eth_pcs_pma_ip_GT_Common_wrapper.v:79]
WARNING: [Synth 8-2507] parameter declaration becomes local in ten_gig_eth_pcs_pma_ip_GT_Common_wrapper with formal parameter declaration list [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ten_gig_eth_pcs_pma_ip_GT_Common_wrapper.v:88]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module vc709_pcie_x8_gen3_pipe_clock [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/source/vc709_pcie_x8_gen3_pipe_clock.v:67]
WARNING: [Synth 8-976] clk_200 has already been declared [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:326]
WARNING: [Synth 8-2654] second declaration of clk_200 ignored [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:326]
INFO: [Synth 8-994] clk_200 is declared here [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:325]
starting Rtl Elaboration : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 224.219 ; gain = 109.715
WARNING: [Synth 8-1090] 'fifo18e2' is not compiled in library work [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/builtin/builtin_prim.vhd:380]
WARNING: [Synth 8-1090] 'fifo36e2' is not compiled in library work [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/builtin/builtin_prim.vhd:441]
INFO: [Synth 8-638] synthesizing module 'vc709_reference_nic' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:9]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:6059]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#460) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:6059]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE2' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:6160]
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE2' (2#460) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:6160]
INFO: [Synth 8-638] synthesizing module 'OBUF' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:12096]
INFO: [Synth 8-256] done synthesizing module 'OBUF' (3#460) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:12096]
INFO: [Synth 8-638] synthesizing module 'IBUFGDS' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:6384]
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS' (4#460) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:6384]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:434]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (5#460) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:434]
INFO: [Synth 8-638] synthesizing module 'clock_control' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/clock_control.vhd:114]
INFO: [Synth 8-3491] module 'kcpsm6' declared at '/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:81' bound to instance 'processor' of component 'kcpsm6' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/clock_control.vhd:222]
INFO: [Synth 8-638] synthesizing module 'kcpsm6' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:105]
INFO: [Synth 8-113] binding component instance 'reset_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:671]
INFO: [Synth 8-113] binding component instance 'run_flop' to cell 'FD' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:682]
INFO: [Synth 8-113] binding component instance 'internal_reset_flop' to cell 'FD' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:687]
INFO: [Synth 8-113] binding component instance 'sync_sleep_flop' to cell 'FD' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:692]
INFO: [Synth 8-113] binding component instance 't_state_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:697]
INFO: [Synth 8-113] binding component instance 't_state1_flop' to cell 'FD' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:708]
INFO: [Synth 8-113] binding component instance 't_state2_flop' to cell 'FD' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:713]
INFO: [Synth 8-113] binding component instance 'int_enable_type_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:719]
INFO: [Synth 8-113] binding component instance 'interrupt_enable_lut' to cell 'LUT6' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:730]
INFO: [Synth 8-113] binding component instance 'interrupt_enable_flop' to cell 'FD' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:740]
INFO: [Synth 8-113] binding component instance 'sync_interrupt_flop' to cell 'FD' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:745]
INFO: [Synth 8-113] binding component instance 'active_interrupt_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:750]
INFO: [Synth 8-113] binding component instance 'active_interrupt_flop' to cell 'FD' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:761]
INFO: [Synth 8-113] binding component instance 'interrupt_ack_flop' to cell 'FD' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:766]
INFO: [Synth 8-113] binding component instance 'pc_move_is_valid_lut' to cell 'LUT6' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:790]
INFO: [Synth 8-113] binding component instance 'move_type_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:800]
INFO: [Synth 8-113] binding component instance 'pc_mode1_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:811]
INFO: [Synth 8-113] binding component instance 'pc_mode2_lut' to cell 'LUT6' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:822]
INFO: [Synth 8-113] binding component instance 'push_pop_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:832]
INFO: [Synth 8-113] binding component instance 'alu_decode0_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:847]
INFO: [Synth 8-113] binding component instance 'alu_mux_sel0_flop' to cell 'FD' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:858]
INFO: [Synth 8-113] binding component instance 'alu_decode1_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:863]
INFO: [Synth 8-113] binding component instance 'alu_mux_sel1_flop' to cell 'FD' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:874]
INFO: [Synth 8-113] binding component instance 'alu_decode2_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:880]
INFO: [Synth 8-113] binding component instance 'register_enable_type_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:895]
INFO: [Synth 8-113] binding component instance 'register_enable_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:906]
INFO: [Synth 8-113] binding component instance 'flag_enable_flop' to cell 'FDR' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:917]
INFO: [Synth 8-113] binding component instance 'register_enable_flop' to cell 'FDR' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:923]
INFO: [Synth 8-113] binding component instance 'spm_enable_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:929]
INFO: [Synth 8-113] binding component instance 'k_write_strobe_flop' to cell 'FDR' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:940]
INFO: [Synth 8-113] binding component instance 'spm_enable_flop' to cell 'FDR' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:946]
INFO: [Synth 8-113] binding component instance 'read_strobe_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:952]
INFO: [Synth 8-113] binding component instance 'write_strobe_flop' to cell 'FDR' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:963]
INFO: [Synth 8-113] binding component instance 'read_strobe_flop' to cell 'FDR' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:969]
INFO: [Synth 8-113] binding component instance 'regbank_type_lut' to cell 'LUT6' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:987]
INFO: [Synth 8-113] binding component instance 'bank_lut' to cell 'LUT6' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:997]
INFO: [Synth 8-113] binding component instance 'bank_flop' to cell 'FDR' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1007]
INFO: [Synth 8-113] binding component instance 'sx_addr4_flop' to cell 'FD' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1013]
INFO: [Synth 8-113] binding component instance 'arith_carry_xorcy' to cell 'XORCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1037]
INFO: [Synth 8-113] binding component instance 'arith_carry_flop' to cell 'FD' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1042]
INFO: [Synth 8-113] binding component instance 'lower_parity_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1047]
INFO: [Synth 8-113] binding component instance 'parity_muxcy' to cell 'MUXCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1058]
INFO: [Synth 8-113] binding component instance 'upper_parity_lut' to cell 'LUT6' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1064]
INFO: [Synth 8-113] binding component instance 'parity_xorcy' to cell 'XORCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1074]
INFO: [Synth 8-113] binding component instance 'shift_carry_lut' to cell 'LUT6' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1079]
INFO: [Synth 8-113] binding component instance 'shift_carry_flop' to cell 'FD' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1089]
INFO: [Synth 8-113] binding component instance 'carry_flag_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1094]
INFO: [Synth 8-113] binding component instance 'carry_flag_flop' to cell 'FDRE' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1105]
INFO: [Synth 8-113] binding component instance 'init_zero_muxcy' to cell 'MUXCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1112]
INFO: [Synth 8-113] binding component instance 'use_zero_flag_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1118]
INFO: [Synth 8-113] binding component instance 'use_zero_flag_flop' to cell 'FD' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1129]
INFO: [Synth 8-113] binding component instance 'lower_zero_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1134]
INFO: [Synth 8-113] binding component instance 'lower_zero_muxcy' to cell 'MUXCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1145]
INFO: [Synth 8-113] binding component instance 'middle_zero_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1151]
INFO: [Synth 8-113] binding component instance 'middle_zero_muxcy' to cell 'MUXCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1162]
INFO: [Synth 8-113] binding component instance 'upper_zero_lut' to cell 'LUT6' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1168]
INFO: [Synth 8-113] binding component instance 'upper_zero_muxcy' to cell 'MUXCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1178]
INFO: [Synth 8-113] binding component instance 'zero_flag_flop' to cell 'FDRE' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1184]
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1235]
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1250]
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1295]
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1319]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1352]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1357]
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1235]
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1295]
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1380]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1412]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1235]
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1250]
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1295]
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1380]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1412]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1235]
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1295]
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1380]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1412]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1235]
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1250]
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1295]
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1397]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1412]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1235]
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1295]
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1397]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1412]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1235]
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1250]
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1295]
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1397]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1412]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1235]
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1295]
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1397]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'kcpsm6' (6#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:105]
INFO: [Synth 8-3491] module 'clock_control_program' declared at '/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/clock_control_program.vhd:135' bound to instance 'program_rom' of component 'clock_control_program' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/clock_control.vhd:249]
INFO: [Synth 8-638] synthesizing module 'clock_control_program' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/clock_control_program.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'clock_control_program' (7#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/clock_control_program.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'clock_control' (8#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/clock_control.vhd:114]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_pipe_clock' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/source/vc709_pcie_x8_gen3_pipe_clock.v:67]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:11007]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (9#460) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:11007]
INFO: [Synth 8-638] synthesizing module 'BUFGCTRL' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:470]
INFO: [Synth 8-256] done synthesizing module 'BUFGCTRL' (10#460) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:470]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_pipe_clock' (11#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/source/vc709_pcie_x8_gen3_pipe_clock.v:67]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/synth/vc709_pcie_x8_gen3.v:56]
INFO: [Synth 8-638] synthesizing module 'pcie3_7x_v2_1_pcie_3_0_7vx' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/pcie3_7x_v2_1_pcie_3_0_7vx.v:116]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_pcie_top' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_top.v:82]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_pcie_init_ctrl_7vx' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_init_ctrl_7vx.v:66]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_pcie_init_ctrl_7vx' (12#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_init_ctrl_7vx.v:66]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_pcie_tlp_tph_tbl_7vx' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_tlp_tph_tbl_7vx.v:65]
INFO: [Synth 8-638] synthesizing module 'RAMB36E1' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-256] done synthesizing module 'RAMB36E1' (13#460) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:25671]
WARNING: [Synth 8-3848] Net user_tph_stt_read_data_valid_o in module/entity vc709_pcie_x8_gen3_pcie_tlp_tph_tbl_7vx does not have driver.
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_pcie_tlp_tph_tbl_7vx' (14#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_tlp_tph_tbl_7vx.v:65]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_pcie_7vx' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_7vx.v:76]
INFO: [Synth 8-638] synthesizing module 'PCIE_3_0' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:17135]
INFO: [Synth 8-256] done synthesizing module 'PCIE_3_0' (15#460) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:17135]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_pcie_bram_7vx' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_bram_7vx.v:73]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_pcie_bram_7vx_rep' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_bram_7vx_rep.v:67]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_pcie_bram_7vx_rep_8k' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_bram_7vx_rep_8k.v:67]
INFO: [Synth 8-638] synthesizing module 'RAMB36E1__parameterized0' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-256] done synthesizing module 'RAMB36E1__parameterized0' (15#460) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_pcie_bram_7vx_rep_8k' (16#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_bram_7vx_rep_8k.v:67]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_pcie_bram_7vx_rep' (17#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_bram_7vx_rep.v:67]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_pcie_bram_7vx_req' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_bram_7vx_req.v:67]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_pcie_bram_7vx_8k' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_bram_7vx_8k.v:68]
INFO: [Synth 8-638] synthesizing module 'RAMB18E1' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:25209]
INFO: [Synth 8-256] done synthesizing module 'RAMB18E1' (18#460) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:25209]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_pcie_bram_7vx_8k' (19#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_bram_7vx_8k.v:68]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_pcie_bram_7vx_req' (20#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_bram_7vx_req.v:67]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_pcie_bram_7vx_cpl' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_bram_7vx_cpl.v:68]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_pcie_bram_7vx_8k__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_bram_7vx_8k.v:68]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_pcie_bram_7vx_8k__parameterized0' (20#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_bram_7vx_8k.v:68]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_pcie_bram_7vx_cpl' (21#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_bram_7vx_cpl.v:68]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_pcie_bram_7vx' (22#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_bram_7vx.v:73]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_pcie_7vx' (23#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_7vx.v:76]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_pcie_pipe_pipeline' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_pipe_pipeline.v:67]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_pcie_pipe_misc' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_pipe_misc.v:65]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_pcie_pipe_misc' (24#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_pipe_misc.v:65]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_pcie_pipe_lane' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_pipe_lane.v:65]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_pcie_pipe_lane' (25#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_pipe_lane.v:65]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_pcie_pipe_pipeline' (26#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_pipe_pipeline.v:67]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_pcie_top' (27#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_top.v:82]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_gt_top' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_gt_top.v:85]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_pipe_wrapper' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pipe_wrapper.v:158]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_pipe_reset' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pipe_reset.v:67]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pipe_reset.v:243]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_pipe_reset' (28#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pipe_reset.v:67]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_qpll_reset' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_qpll_reset.v:66]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_qpll_reset' (29#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_qpll_reset.v:66]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_pipe_user' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pipe_user.v:67]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_pipe_user' (30#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pipe_user.v:67]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_pipe_rate' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pipe_rate.v:67]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pipe_rate.v:329]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pipe_rate.v:437]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_pipe_rate' (31#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pipe_rate.v:67]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_pipe_sync' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pipe_sync.v:72]
INFO: [Synth 8-3888] merging register 'rxsync_fsm_disable.rxsync_done_reg' into 'rxsync_fsm_disable.rxdlyen_reg' in module 'vc709_pcie_x8_gen3_pipe_sync' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pipe_sync.v:613]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pipe_sync.v:636]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_pipe_sync' (32#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pipe_sync.v:72]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_pipe_drp' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pipe_drp.v:67]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pipe_drp.v:436]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_pipe_drp' (33#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pipe_drp.v:67]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_pipe_eq' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pipe_eq.v:67]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_rxeq_scan' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_rxeq_scan.v:66]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_rxeq_scan' (34#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_rxeq_scan.v:66]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pipe_eq.v:401]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_pipe_eq' (35#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pipe_eq.v:67]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_qpll_drp' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_qpll_drp.v:67]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_qpll_drp.v:274]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_qpll_drp' (36#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_qpll_drp.v:67]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_qpll_wrapper' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_qpll_wrapper.v:67]
INFO: [Synth 8-638] synthesizing module 'GTHE2_COMMON' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:3175]
INFO: [Synth 8-256] done synthesizing module 'GTHE2_COMMON' (37#460) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:3175]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_qpll_wrapper' (38#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_qpll_wrapper.v:67]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_gt_wrapper' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_gt_wrapper.v:68]
INFO: [Synth 8-638] synthesizing module 'GTHE2_CHANNEL' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:2353]
INFO: [Synth 8-256] done synthesizing module 'GTHE2_CHANNEL' (39#460) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:2353]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_gt_wrapper' (40#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_gt_wrapper.v:68]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_pipe_wrapper' (41#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pipe_wrapper.v:158]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_gt_top' (42#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_gt_top.v:85]
WARNING: [Synth 8-3848] Net pipe_gen3_out in module/entity pcie3_7x_v2_1_pcie_3_0_7vx does not have driver.
WARNING: [Synth 8-3848] Net startup_cfgclk in module/entity pcie3_7x_v2_1_pcie_3_0_7vx does not have driver.
WARNING: [Synth 8-3848] Net startup_cfgmclk in module/entity pcie3_7x_v2_1_pcie_3_0_7vx does not have driver.
WARNING: [Synth 8-3848] Net startup_eos in module/entity pcie3_7x_v2_1_pcie_3_0_7vx does not have driver.
WARNING: [Synth 8-3848] Net startup_preq in module/entity pcie3_7x_v2_1_pcie_3_0_7vx does not have driver.
INFO: [Synth 8-256] done synthesizing module 'pcie3_7x_v2_1_pcie_3_0_7vx' (43#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/pcie3_7x_v2_1_pcie_3_0_7vx.v:116]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3' (44#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/synth/vc709_pcie_x8_gen3.v:56]
WARNING: [Synth 8-689] width (64) of port connection 's_axis_rq_tdata' does not match port width (256) of module 'vc709_pcie_x8_gen3' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:592]
WARNING: [Synth 8-689] width (2) of port connection 's_axis_rq_tkeep' does not match port width (8) of module 'vc709_pcie_x8_gen3' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:594]
WARNING: [Synth 8-689] width (64) of port connection 'm_axis_rc_tdata' does not match port width (256) of module 'vc709_pcie_x8_gen3' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:598]
WARNING: [Synth 8-689] width (2) of port connection 'm_axis_rc_tkeep' does not match port width (8) of module 'vc709_pcie_x8_gen3' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:601]
WARNING: [Synth 8-689] width (64) of port connection 'm_axis_cq_tdata' does not match port width (256) of module 'vc709_pcie_x8_gen3' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:605]
WARNING: [Synth 8-689] width (2) of port connection 'm_axis_cq_tkeep' does not match port width (8) of module 'vc709_pcie_x8_gen3' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:608]
WARNING: [Synth 8-689] width (64) of port connection 's_axis_cc_tdata' does not match port width (256) of module 'vc709_pcie_x8_gen3' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:612]
WARNING: [Synth 8-689] width (2) of port connection 's_axis_cc_tkeep' does not match port width (8) of module 'vc709_pcie_x8_gen3' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:615]
INFO: [Synth 8-638] synthesizing module 'pcie_app_7vx' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/pcie_app_7vx.v:65]
INFO: [Synth 8-638] synthesizing module 'PIO' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO.v:66]
INFO: [Synth 8-638] synthesizing module 'PIO_EP' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_EP.v:61]
INFO: [Synth 8-638] synthesizing module 'PIO_EP_MEM_ACCESS' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_EP_MEM_ACCESS.v:69]
INFO: [Synth 8-638] synthesizing module 'EP_MEM' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/EP_MEM.v:65]
INFO: [Synth 8-638] synthesizing module 'RAMB36' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:25460]
INFO: [Synth 8-256] done synthesizing module 'RAMB36' (45#460) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:25460]
INFO: [Synth 8-256] done synthesizing module 'EP_MEM' (46#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/EP_MEM.v:65]
INFO: [Synth 8-155] case statement is not full and has no default [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_EP_MEM_ACCESS.v:198]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_EP_MEM_ACCESS.v:336]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_EP_MEM_ACCESS.v:336]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_EP_MEM_ACCESS.v:360]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_EP_MEM_ACCESS.v:360]
INFO: [Synth 8-256] done synthesizing module 'PIO_EP_MEM_ACCESS' (47#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_EP_MEM_ACCESS.v:69]
INFO: [Synth 8-638] synthesizing module 'PIO_RX_ENGINE' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_RX_ENGINE.v:67]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_RX_ENGINE.v:706]
INFO: [Synth 8-256] done synthesizing module 'PIO_RX_ENGINE' (48#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_RX_ENGINE.v:67]
INFO: [Synth 8-638] synthesizing module 'PIO_TX_ENGINE' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_TX_ENGINE.v:67]
INFO: [Synth 8-155] case statement is not full and has no default [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_TX_ENGINE.v:1224]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_TX_ENGINE.v:299]
WARNING: [Synth 8-3848] Net rd_data_reg in module/entity PIO_TX_ENGINE does not have driver.
INFO: [Synth 8-256] done synthesizing module 'PIO_TX_ENGINE' (49#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_TX_ENGINE.v:67]
INFO: [Synth 8-638] synthesizing module 'PIO_INTR_CTRL' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_INTR_CTRL.v:62]
INFO: [Synth 8-256] done synthesizing module 'PIO_INTR_CTRL' (50#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_INTR_CTRL.v:62]
INFO: [Synth 8-256] done synthesizing module 'PIO_EP' (51#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_EP.v:61]
INFO: [Synth 8-638] synthesizing module 'PIO_TO_CTRL' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_TO_CTRL.v:61]
INFO: [Synth 8-256] done synthesizing module 'PIO_TO_CTRL' (52#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_TO_CTRL.v:61]
INFO: [Synth 8-256] done synthesizing module 'PIO' (53#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO.v:66]
INFO: [Synth 8-256] done synthesizing module 'pcie_app_7vx' (54#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/pcie_app_7vx.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/synth/axi_dma_0.vhd:170]
INFO: [Synth 8-3491] module 'axi_dma' declared at '/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma.vhd:102' bound to instance 'U0' of component 'axi_dma' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/synth/axi_dma_0.vhd:331]
INFO: [Synth 8-638] synthesizing module 'axi_dma' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma.vhd:464]
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_rst_module.vhd:212]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reset' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_reset.vhd:143]
INFO: [Synth 8-3888] merging register 'GNE_SYNC_RESET.GEN_ALT_RESET_OUT.altrnt_reset_out_n_reg' into 'GNE_SYNC_RESET.prmry_reset_out_n_reg' in module 'axi_dma_reset' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_reset.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reset' (55#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_reset.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module' (56#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_rst_module.vhd:212]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_reg_module.vhd:234]
INFO: [Synth 8-638] synthesizing module 'axi_dma_lite_if' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_lite_if.vhd:135]
INFO: [Synth 8-3888] merging register 'GEN_SYNC_WRITE.awready_i_reg' into 'GEN_SYNC_WRITE.wready_i_reg' in module 'axi_dma_lite_if' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_lite_if.vhd:213]
INFO: [Synth 8-3888] merging register 'GEN_SYNC_WRITE.rdy1_reg' into 'GEN_SYNC_WRITE.wready_i_reg' in module 'axi_dma_lite_if' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_lite_if.vhd:342]
INFO: [Synth 8-3888] merging register 'GEN_SYNC_READ.arvalid_re_d1_reg' into 'arready_i_reg' in module 'axi_dma_lite_if' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_lite_if.vhd:1095]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_lite_if.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_lite_if' (57#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_lite_if.vhd:135]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_register.vhd:157]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_register.vhd:431]
WARNING: [Synth 8-3848] Net soft_reset_i in module/entity axi_dma_register does not have driver.
WARNING: [Synth 8-3848] Net sg_ctl in module/entity axi_dma_register does not have driver.
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register' (58#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_register.vhd:157]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register_s2mm' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_register_s2mm.vhd:295]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_register_s2mm.vhd:977]
WARNING: [Synth 8-3848] Net soft_reset_i in module/entity axi_dma_register_s2mm does not have driver.
WARNING: [Synth 8-3848] Net sg_ctl in module/entity axi_dma_register_s2mm does not have driver.
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register_s2mm' (59#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_register_s2mm.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module' (60#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_reg_module.vhd:234]
INFO: [Synth 8-638] synthesizing module 'axi_sg' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg.vhd:424]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_mngr' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_ftch_mngr.vhd:201]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_sm' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_ftch_sm.vhd:180]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_ftch_sm.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_sm' (61#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_ftch_sm.vhd:180]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_pntr' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_ftch_pntr.vhd:153]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_ftch_pntr.vhd:222]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_pntr' (62#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_ftch_pntr.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_cmdsts_if' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_ftch_cmdsts_if.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_cmdsts_if' (63#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_ftch_cmdsts_if.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_mngr' (64#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_ftch_mngr.vhd:201]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_q_mngr' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:221]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_queue' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_ftch_queue.vhd:196]
INFO: [Synth 8-638] synthesizing module 'axi_sg_cntrl_strm' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_cntrl_strm.vhd:127]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:146]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:11476' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:211]
INFO: [Synth 8-638] synthesizing module 'MUXCY_L' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:11476]
INFO: [Synth 8-256] done synthesizing module 'MUXCY_L' (65#460) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:11476]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:27185' bound to instance 'XORCY_I' of component 'XORCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:218]
INFO: [Synth 8-638] synthesizing module 'XORCY' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:27185]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (66#460) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:27185]
INFO: [Synth 8-3491] module 'FDS' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:1868' bound to instance 'FDS_I' of component 'FDS' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:224]
INFO: [Synth 8-638] synthesizing module 'FDS' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:1868]
INFO: [Synth 8-256] done synthesizing module 'FDS' (67#460) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:1868]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:11476' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:211]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:27185' bound to instance 'XORCY_I' of component 'XORCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:218]
INFO: [Synth 8-3491] module 'FDS' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:1868' bound to instance 'FDS_I' of component 'FDS' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:224]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:11476' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:211]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:27185' bound to instance 'XORCY_I' of component 'XORCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:218]
INFO: [Synth 8-3491] module 'FDS' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:1868' bound to instance 'FDS_I' of component 'FDS' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:224]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:11476' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:211]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:27185' bound to instance 'XORCY_I' of component 'XORCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:218]
INFO: [Synth 8-3491] module 'FDS' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:1868' bound to instance 'FDS_I' of component 'FDS' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:224]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:11476' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:211]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:27185' bound to instance 'XORCY_I' of component 'XORCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:218]
INFO: [Synth 8-3491] module 'FDS' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:1868' bound to instance 'FDS_I' of component 'FDS' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (68#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:146]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (69#460) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (70#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (71#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (72#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_cntrl_strm' (73#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_cntrl_strm.vhd:127]
WARNING: [Synth 8-3848] Net m_axis_ftch1_tdata_mcdma_new in module/entity axi_sg_ftch_queue does not have driver.
WARNING: [Synth 8-3848] Net m_axis_ftch2_tdata_mcdma_new in module/entity axi_sg_ftch_queue does not have driver.
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_queue' (74#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_ftch_queue.vhd:196]
WARNING: [Synth 8-3848] Net m_axis_ch2_ftch_tdata_mcdma_nxt in module/entity axi_sg_ftch_q_mngr does not have driver.
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_q_mngr' (75#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:221]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_mngr' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_updt_mngr.vhd:173]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_sm' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_updt_sm.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_sm' (76#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_updt_sm.vhd:167]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_cmdsts_if' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_updt_cmdsts_if.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_cmdsts_if' (77#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_updt_cmdsts_if.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_mngr' (78#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_updt_mngr.vhd:173]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_q_mngr' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_updt_q_mngr.vhd:209]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_queue' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_updt_queue.vhd:191]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (78#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (78#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (78#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_updt_queue.vhd:515]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_queue' (79#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_updt_queue.vhd:191]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_q_mngr' (80#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_updt_q_mngr.vhd:209]
INFO: [Synth 8-638] synthesizing module 'axi_sg_intrpt' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_intrpt.vhd:136]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_intrpt.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_intrpt' (81#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_intrpt.vhd:136]
INFO: [Synth 8-638] synthesizing module 'axi_sg_datamover' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_datamover.vhd:521]
INFO: [Synth 8-638] synthesizing module 'axi_sg_mm2s_basic_wrap' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_mm2s_basic_wrap.vhd:301]
INFO: [Synth 8-638] synthesizing module 'axi_sg_reset' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_reset.vhd:152]
INFO: [Synth 8-3888] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' in module 'axi_sg_reset' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_reset.vhd:183]
INFO: [Synth 8-3888] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' in module 'axi_sg_reset' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_reset.vhd:186]
INFO: [Synth 8-3888] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' in module 'axi_sg_reset' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_reset.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_reset' (82#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_reset.vhd:152]
INFO: [Synth 8-638] synthesizing module 'axi_sg_cmd_status' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_cmd_status.vhd:177]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_fifo.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo' (83#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_fifo.vhd:139]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_fifo.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized0' (83#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_fifo.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_cmd_status' (84#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_cmd_status.vhd:177]
INFO: [Synth 8-638] synthesizing module 'axi_sg_rd_status_cntl' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_rd_status_cntl.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_rd_status_cntl' (85#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_rd_status_cntl.vhd:189]
INFO: [Synth 8-638] synthesizing module 'axi_sg_scc' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_scc.vhd:226]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_scc' (86#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_scc.vhd:226]
INFO: [Synth 8-638] synthesizing module 'axi_sg_addr_cntl' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_addr_cntl.vhd:265]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_addr_cntl' (87#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_addr_cntl.vhd:265]
INFO: [Synth 8-638] synthesizing module 'axi_sg_rddata_cntl' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_rddata_cntl.vhd:365]
WARNING: [Synth 8-3848] Net data2rst_stop_cmplt in module/entity axi_sg_rddata_cntl does not have driver.
WARNING: [Synth 8-3848] Net mm2s_rd_xfer_cmplt in module/entity axi_sg_rddata_cntl does not have driver.
WARNING: [Synth 8-3848] Net mm2s_dre_new_align in module/entity axi_sg_rddata_cntl does not have driver.
WARNING: [Synth 8-3848] Net mm2s_dre_use_autodest in module/entity axi_sg_rddata_cntl does not have driver.
WARNING: [Synth 8-3848] Net mm2s_dre_src_align in module/entity axi_sg_rddata_cntl does not have driver.
WARNING: [Synth 8-3848] Net mm2s_dre_dest_align in module/entity axi_sg_rddata_cntl does not have driver.
WARNING: [Synth 8-3848] Net mm2s_dre_flush in module/entity axi_sg_rddata_cntl does not have driver.
WARNING: [Synth 8-3848] Net mm2s_data2sf_cmd_cmplt in module/entity axi_sg_rddata_cntl does not have driver.
WARNING: [Synth 8-3848] Net data2mstr_cmd_ready in module/entity axi_sg_rddata_cntl does not have driver.
WARNING: [Synth 8-3848] Net data2all_dcntlr_halted in module/entity axi_sg_rddata_cntl does not have driver.
WARNING: [Synth 8-3848] Net data2skid_halt in module/entity axi_sg_rddata_cntl does not have driver.
INFO: [Synth 8-256] done synthesizing module 'axi_sg_rddata_cntl' (88#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_rddata_cntl.vhd:365]
WARNING: [Synth 8-3848] Net sig_cache2mstr_command in module/entity axi_sg_mm2s_basic_wrap does not have driver.
INFO: [Synth 8-256] done synthesizing module 'axi_sg_mm2s_basic_wrap' (89#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_mm2s_basic_wrap.vhd:301]
INFO: [Synth 8-638] synthesizing module 'axi_sg_s2mm_basic_wrap' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_s2mm_basic_wrap.vhd:306]
INFO: [Synth 8-638] synthesizing module 'axi_sg_wr_status_cntl' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_wr_status_cntl.vhd:251]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_fifo.vhd:139]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:146]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:11476' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:211]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:27185' bound to instance 'XORCY_I' of component 'XORCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:218]
INFO: [Synth 8-3491] module 'FDS' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:1868' bound to instance 'FDS_I' of component 'FDS' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:224]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:11476' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:211]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:27185' bound to instance 'XORCY_I' of component 'XORCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:218]
INFO: [Synth 8-3491] module 'FDS' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:1868' bound to instance 'FDS_I' of component 'FDS' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:224]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:11476' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:211]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:27185' bound to instance 'XORCY_I' of component 'XORCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:218]
INFO: [Synth 8-3491] module 'FDS' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:1868' bound to instance 'FDS_I' of component 'FDS' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (89#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:146]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (89#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (89#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (89#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized1' (89#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_fifo.vhd:139]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_fifo.vhd:139]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (89#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (89#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (89#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized2' (89#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_fifo.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_wr_status_cntl' (90#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_wr_status_cntl.vhd:251]
INFO: [Synth 8-638] synthesizing module 'axi_sg_scc_wr' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_scc_wr.vhd:226]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_scc_wr' (91#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_scc_wr.vhd:226]
INFO: [Synth 8-638] synthesizing module 'axi_sg_addr_cntl__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_addr_cntl.vhd:265]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_addr_cntl__parameterized0' (91#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_addr_cntl.vhd:265]
INFO: [Synth 8-638] synthesizing module 'axi_sg_wrdata_cntl' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_wrdata_cntl.vhd:382]
WARNING: [Synth 8-3848] Net sig_ld_new_cmd in module/entity axi_sg_wrdata_cntl does not have driver.
WARNING: [Synth 8-3848] Net sig_get_next_dqual in module/entity axi_sg_wrdata_cntl does not have driver.
INFO: [Synth 8-256] done synthesizing module 'axi_sg_wrdata_cntl' (92#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_wrdata_cntl.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_s2mm_basic_wrap' (93#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_s2mm_basic_wrap.vhd:306]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_datamover' (94#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_datamover.vhd:521]
WARNING: [Synth 8-3848] Net updt_error_addr in module/entity axi_sg does not have driver.
WARNING: [Synth 8-3848] Net tail_updt in module/entity axi_sg does not have driver.
INFO: [Synth 8-256] done synthesizing module 'axi_sg' (95#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg.vhd:424]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_mngr' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:249]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sm' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_mm2s_sm.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sm' (96#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_mm2s_sm.vhd:136]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sg_if' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_mm2s_sg_if.vhd:212]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (96#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (96#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (96#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_mm2s_sg_if.vhd:422]
WARNING: [Synth 8-3848] Net cntrlstrm_fifo_wren in module/entity axi_dma_mm2s_sg_if does not have driver.
WARNING: [Synth 8-3848] Net cntrlstrm_fifo_din in module/entity axi_dma_mm2s_sg_if does not have driver.
WARNING: [Synth 8-3848] Net desc_reg7[30:0] in module/entity axi_dma_mm2s_sg_if does not have driver.
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sg_if' (97#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_mm2s_sg_if.vhd:212]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_cmdsts_if' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_cmdsts_if' (98#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd:120]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sts_mngr' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_mm2s_sts_mngr.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sts_mngr' (99#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_mm2s_sts_mngr.vhd:106]
WARNING: [Synth 8-3848] Net mm2s_axis_info in module/entity axi_dma_mm2s_mngr does not have driver.
WARNING: [Synth 8-3848] Net m_axis_mm2s_cntrl_tdata in module/entity axi_dma_mm2s_mngr does not have driver.
WARNING: [Synth 8-3848] Net m_axis_mm2s_cntrl_tkeep in module/entity axi_dma_mm2s_mngr does not have driver.
WARNING: [Synth 8-3848] Net m_axis_mm2s_cntrl_tvalid in module/entity axi_dma_mm2s_mngr does not have driver.
WARNING: [Synth 8-3848] Net m_axis_mm2s_cntrl_tlast in module/entity axi_dma_mm2s_mngr does not have driver.
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_mngr' (100#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:249]
INFO: [Synth 8-638] synthesizing module 'axi_dma_sofeof_gen' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_sofeof_gen.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_sofeof_gen' (101#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_sofeof_gen.vhd:100]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_mngr' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:261]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sm' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_s2mm_sm.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sm' (102#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_s2mm_sm.vhd:151]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sg_if' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_s2mm_sg_if.vhd:230]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_s2mm_sg_if.vhd:755]
WARNING: [Synth 8-3848] Net updtsts_tlast in module/entity axi_dma_s2mm_sg_if does not have driver.
WARNING: [Synth 8-3848] Net desc_reg9[30:0] in module/entity axi_dma_s2mm_sg_if does not have driver.
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sg_if' (103#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_s2mm_sg_if.vhd:230]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_cmdsts_if' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_cmdsts_if' (104#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd:152]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_mngr' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_s2mm_sts_mngr.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_mngr' (105#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_s2mm_sts_mngr.vhd:107]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_strm' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_s2mm_sts_strm.vhd:138]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (105#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (105#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (105#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_strm' (106#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_s2mm_sts_strm.vhd:138]
WARNING: [Synth 8-3848] Net s2mm_bytes_rcvd in module/entity axi_dma_s2mm_mngr does not have driver.
WARNING: [Synth 8-3848] Net s2mm_bytes_rcvd_wren in module/entity axi_dma_s2mm_mngr does not have driver.
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_mngr' (107#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:261]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover.vhd:569]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:360]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_reset.vhd:171]
INFO: [Synth 8-3888] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' in module 'axi_datamover_reset' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_reset.vhd:206]
INFO: [Synth 8-3888] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' in module 'axi_datamover_reset' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_reset.vhd:209]
INFO: [Synth 8-3888] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' in module 'axi_datamover_reset' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_reset.vhd:212]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (108#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_reset.vhd:171]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_cmd_status.vhd:197]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (109#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (109#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (110#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_cmd_status.vhd:197]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:207]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (111#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:207]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_pcc.vhd:365]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (112#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:156]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (112#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:156]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_pcc.vhd:2436]
WARNING: [Synth 8-3848] Net sig_btt_residue_slice_im0 in module/entity axi_datamover_pcc does not have driver.
WARNING: [Synth 8-3848] Net sig_incr_addr_cntr in module/entity axi_datamover_pcc does not have driver.
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (113#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_pcc.vhd:365]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:292]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (114#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:292]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:391]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_rdmux.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (115#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_rdmux.vhd:136]
WARNING: [Synth 8-3848] Net sig_ld_new_cmd in module/entity axi_datamover_rddata_cntl does not have driver.
WARNING: [Synth 8-3848] Net sig_get_next_dqual in module/entity axi_datamover_rddata_cntl does not have driver.
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (116#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:391]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_rd_sf.vhd:307]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (116#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (116#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (116#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (116#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:157]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/sync_fifo_fg.vhd:241]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0_synth' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/reset_blk_ramfifo.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (117#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/reset_blk_ramfifo.vhd:217]
INFO: [Synth 8-638] synthesizing module 'input_blk' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-256] done synthesizing module 'input_blk' (118#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-638] synthesizing module 'memory' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd:250]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_0_synth' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd:311]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_top.vhd:430]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_input_block.vhd:391]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (119#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_input_block.vhd:391]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd:441]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_v6' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
WARNING: [Synth 8-3919] null assignment ignored [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:9322]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_v6' (120#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
WARNING: [Synth 8-3848] Net dina_pad[8:5] in module/entity blk_mem_gen_prim_width does not have driver.
WARNING: [Synth 8-3848] Net dina_pad[17:14] in module/entity blk_mem_gen_prim_width does not have driver.
WARNING: [Synth 8-3848] Net dina_pad[26:23] in module/entity blk_mem_gen_prim_width does not have driver.
WARNING: [Synth 8-3848] Net dina_pad[35:32] in module/entity blk_mem_gen_prim_width does not have driver.
WARNING: [Synth 8-3848] Net dina_pad[44:41] in module/entity blk_mem_gen_prim_width does not have driver.
WARNING: [Synth 8-3848] Net dina_pad[53:50] in module/entity blk_mem_gen_prim_width does not have driver.
WARNING: [Synth 8-3848] Net dina_pad[62:59] in module/entity blk_mem_gen_prim_width does not have driver.
WARNING: [Synth 8-3848] Net dina_pad[71:67] in module/entity blk_mem_gen_prim_width does not have driver.
WARNING: [Synth 8-3848] Net dinb_pad[8:5] in module/entity blk_mem_gen_prim_width does not have driver.
WARNING: [Synth 8-3848] Net dinb_pad[17:14] in module/entity blk_mem_gen_prim_width does not have driver.
WARNING: [Synth 8-3848] Net dinb_pad[26:23] in module/entity blk_mem_gen_prim_width does not have driver.
WARNING: [Synth 8-3848] Net dinb_pad[35:32] in module/entity blk_mem_gen_prim_width does not have driver.
WARNING: [Synth 8-3848] Net dinb_pad[44:41] in module/entity blk_mem_gen_prim_width does not have driver.
WARNING: [Synth 8-3848] Net dinb_pad[53:50] in module/entity blk_mem_gen_prim_width does not have driver.
WARNING: [Synth 8-3848] Net dinb_pad[62:59] in module/entity blk_mem_gen_prim_width does not have driver.
WARNING: [Synth 8-3848] Net dinb_pad[71:67] in module/entity blk_mem_gen_prim_width does not have driver.
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (121#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (122#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd:441]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (123#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (124#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_top.vhd:430]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_0_synth' (125#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd:311]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_0' (126#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd:250]
INFO: [Synth 8-256] done synthesizing module 'memory' (127#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_logic.vhd:238]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (128#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_status_flags_ss.vhd:174]
INFO: [Synth 8-638] synthesizing module 'compare' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'compare' (129#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/compare.vhd:138]
INFO: [Synth 8-3888] merging register 'ram_empty_fb_i_reg' into 'ram_empty_i_reg' in module 'rd_status_flags_ss' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_status_flags_ss.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (130#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_status_flags_ss.vhd:174]
INFO: [Synth 8-638] synthesizing module 'dc_ss' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/dc_ss.vhd:144]
INFO: [Synth 8-638] synthesizing module 'updn_cntr' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/updn_cntr.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr' (131#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/updn_cntr.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'dc_ss' (132#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/dc_ss.vhd:144]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_handshaking_flags.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags' (133#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_handshaking_flags.vhd:155]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:154]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:252]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:576]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:661]
INFO: [Synth 8-3888] merging register 'empty_fwft_fb_reg' into 'empty_fwft_i_reg' in module 'rd_fwft' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:449]
INFO: [Synth 8-3888] merging register 'aempty_fwft_fb_reg' into 'aempty_fwft_i_reg' in module 'rd_fwft' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:535]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:271]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (134#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (135#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_logic.vhd:238]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_logic.vhd:230]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_bin_cntr.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (136#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_bin_cntr.vhd:155]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_status_flags_ss.vhd:180]
INFO: [Synth 8-3888] merging register 'ram_full_fb_i_reg' into 'ram_full_i_reg' in module 'wr_status_flags_ss' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_status_flags_ss.vhd:275]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (137#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_status_flags_ss.vhd:180]
INFO: [Synth 8-638] synthesizing module 'wr_handshaking_flags' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_handshaking_flags.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'wr_handshaking_flags' (138#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_handshaking_flags.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (139#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_logic.vhd:230]
INFO: [Synth 8-638] synthesizing module 'output_blk' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/common/output_blk.vhd:269]
WARNING: [Synth 8-3848] Net BYTE_STROBE_I in module/entity output_blk does not have driver.
INFO: [Synth 8-256] done synthesizing module 'output_blk' (140#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (141#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (142#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0_synth' (143#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0' (144#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (145#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/sync_fifo_fg.vhd:241]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (146#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (147#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_rd_sf.vhd:307]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_skid_buf.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (148#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_skid_buf.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (149#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:360]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:396]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_cmd_status.vhd:197]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (149#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (149#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_cmd_status.vhd:197]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:276]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (149#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (149#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (149#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (149#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (149#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (150#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:276]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_ibttcc.vhd:408]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (151#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_ibttcc.vhd:408]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:298]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized7' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized7' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized7' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized7' (151#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized7' (151#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized7' (151#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (151#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:239]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:143]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (152#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (153#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:143]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized8' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized8' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized8' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized8' (153#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized8' (153#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized8' (153#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (153#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
WARNING: [Synth 8-3848] Net sig_ld_btt_cntr in module/entity axi_datamover_s2mm_scatter does not have driver.
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (154#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:239]
INFO: [Synth 8-3888] merging register 'sig_sm_ld_scatter_cmd_reg' into 'sig_sm_ld_dre_cmd_reg' in module 'axi_datamover_s2mm_realign' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:794]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (155#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:298]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_indet_btt.vhd:261]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set_nodre' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_stbs_set_nodre.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set_nodre' (156#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_stbs_set_nodre.vhd:119]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:157]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/sync_fifo_fg.vhd:241]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0_synth__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized0' (156#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'dmem' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'dmem' (157#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (157#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_logic.vhd:238]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized0' (157#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_status_flags_ss.vhd:174]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized0' (157#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/compare.vhd:138]
INFO: [Synth 8-3888] merging register 'ram_empty_fb_i_reg' into 'ram_empty_i_reg' in module 'rd_status_flags_ss__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_status_flags_ss.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized0' (157#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_status_flags_ss.vhd:174]
INFO: [Synth 8-638] synthesizing module 'dc_ss__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/dc_ss.vhd:144]
INFO: [Synth 8-638] synthesizing module 'updn_cntr__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/updn_cntr.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr__parameterized0' (157#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/updn_cntr.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'dc_ss__parameterized0' (157#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/dc_ss.vhd:144]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_handshaking_flags.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags__parameterized0' (157#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_handshaking_flags.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized0' (157#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_logic.vhd:238]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_logic.vhd:230]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_bin_cntr.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized0' (157#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_bin_cntr.vhd:155]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_status_flags_ss.vhd:180]
INFO: [Synth 8-3888] merging register 'ram_full_fb_i_reg' into 'ram_full_i_reg' in module 'wr_status_flags_ss__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_status_flags_ss.vhd:275]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized0' (157#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_status_flags_ss.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized0' (157#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_logic.vhd:230]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/common/output_blk.vhd:269]
WARNING: [Synth 8-3848] Net BYTE_STROBE_I in module/entity output_blk__parameterized0 does not have driver.
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (157#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (157#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (157#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0_synth__parameterized0' (157#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0__parameterized1' (157#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (157#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/sync_fifo_fg.vhd:241]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (157#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:157]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:157]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/sync_fifo_fg.vhd:241]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0__parameterized3' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0_synth__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized1' (157#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_0__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd:250]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_0_synth__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd:311]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_top.vhd:430]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_input_block.vhd:391]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized0' (157#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_input_block.vhd:391]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd:441]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
WARNING: [Synth 8-3919] null assignment ignored [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:9322]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized0' (157#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
WARNING: [Synth 8-3848] Net dina_pad[8:5] in module/entity blk_mem_gen_prim_width__parameterized0 does not have driver.
WARNING: [Synth 8-3848] Net dina_pad[17:14] in module/entity blk_mem_gen_prim_width__parameterized0 does not have driver.
WARNING: [Synth 8-3848] Net dina_pad[26:23] in module/entity blk_mem_gen_prim_width__parameterized0 does not have driver.
WARNING: [Synth 8-3848] Net dina_pad[35:31] in module/entity blk_mem_gen_prim_width__parameterized0 does not have driver.
WARNING: [Synth 8-3848] Net dina_pad[44:41] in module/entity blk_mem_gen_prim_width__parameterized0 does not have driver.
WARNING: [Synth 8-3848] Net dina_pad[53:50] in module/entity blk_mem_gen_prim_width__parameterized0 does not have driver.
WARNING: [Synth 8-3848] Net dina_pad[62:59] in module/entity blk_mem_gen_prim_width__parameterized0 does not have driver.
WARNING: [Synth 8-3848] Net dina_pad[71:67] in module/entity blk_mem_gen_prim_width__parameterized0 does not have driver.
WARNING: [Synth 8-3848] Net dinb_pad[8:5] in module/entity blk_mem_gen_prim_width__parameterized0 does not have driver.
WARNING: [Synth 8-3848] Net dinb_pad[17:14] in module/entity blk_mem_gen_prim_width__parameterized0 does not have driver.
WARNING: [Synth 8-3848] Net dinb_pad[26:23] in module/entity blk_mem_gen_prim_width__parameterized0 does not have driver.
WARNING: [Synth 8-3848] Net dinb_pad[35:31] in module/entity blk_mem_gen_prim_width__parameterized0 does not have driver.
WARNING: [Synth 8-3848] Net dinb_pad[44:41] in module/entity blk_mem_gen_prim_width__parameterized0 does not have driver.
WARNING: [Synth 8-3848] Net dinb_pad[53:50] in module/entity blk_mem_gen_prim_width__parameterized0 does not have driver.
WARNING: [Synth 8-3848] Net dinb_pad[62:59] in module/entity blk_mem_gen_prim_width__parameterized0 does not have driver.
WARNING: [Synth 8-3848] Net dinb_pad[71:67] in module/entity blk_mem_gen_prim_width__parameterized0 does not have driver.
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized0' (157#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' (157#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd:441]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized0' (157#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized0' (157#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_top.vhd:430]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_0_synth__parameterized0' (157#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd:311]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_0__parameterized1' (157#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd:250]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized1' (157#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/common/output_blk.vhd:269]
WARNING: [Synth 8-3848] Net BYTE_STROBE_I in module/entity output_blk__parameterized1 does not have driver.
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized1' (157#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized1' (157#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized1' (157#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0_synth__parameterized1' (157#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0__parameterized3' (157#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (157#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/sync_fifo_fg.vhd:241]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized1' (157#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:157]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_skid_buf.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf__parameterized0' (157#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_skid_buf.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (158#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_indet_btt.vhd:261]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:292]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (158#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:292]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:424]
WARNING: [Synth 8-3848] Net sig_ld_new_cmd in module/entity axi_datamover_wrdata_cntl does not have driver.
WARNING: [Synth 8-3848] Net sig_get_next_dqual in module/entity axi_datamover_wrdata_cntl does not have driver.
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (159#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:424]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:145]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_wr_demux.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (160#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_wr_demux.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (161#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (162#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (163#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover.vhd:569]
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma does not have driver.
INFO: [Synth 8-256] done synthesizing module 'axi_dma' (164#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma.vhd:464]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_0' (165#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/synth/axi_dma_0.vhd:170]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_lite_awaddr' does not match port width (10) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1037]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_lite_wdata' does not match port width (32) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1040]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_lite_bresp' does not match port width (2) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1041]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_lite_araddr' does not match port width (10) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1046]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_lite_rdata' does not match port width (32) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1049]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_lite_rresp' does not match port width (2) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1050]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_sg_awaddr' does not match port width (32) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1051]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_sg_awlen' does not match port width (8) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1052]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_sg_awsize' does not match port width (3) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1053]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_sg_awburst' does not match port width (2) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1054]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_sg_awprot' does not match port width (3) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1055]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_sg_awcache' does not match port width (4) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1056]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_sg_wdata' does not match port width (32) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1059]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_sg_wstrb' does not match port width (4) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1060]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_sg_bresp' does not match port width (2) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1064]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_sg_araddr' does not match port width (32) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1067]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_sg_arlen' does not match port width (8) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1068]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_sg_arsize' does not match port width (3) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1069]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_sg_arburst' does not match port width (2) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1070]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_sg_arprot' does not match port width (3) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1071]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_sg_arcache' does not match port width (4) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1072]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_sg_rdata' does not match port width (32) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1075]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_sg_rresp' does not match port width (2) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1076]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_mm2s_araddr' does not match port width (32) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1080]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_mm2s_arlen' does not match port width (8) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1081]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_mm2s_arsize' does not match port width (3) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1082]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_mm2s_arburst' does not match port width (2) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1083]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_mm2s_arprot' does not match port width (3) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1084]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_mm2s_arcache' does not match port width (4) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1085]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_mm2s_rdata' does not match port width (32) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1088]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_mm2s_rresp' does not match port width (2) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1089]
WARNING: [Synth 8-689] width (1) of port connection 'm_axis_mm2s_tdata' does not match port width (32) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1094]
WARNING: [Synth 8-689] width (1) of port connection 'm_axis_mm2s_tkeep' does not match port width (4) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1095]
WARNING: [Synth 8-689] width (1) of port connection 'm_axis_mm2s_cntrl_tdata' does not match port width (32) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1100]
WARNING: [Synth 8-689] width (1) of port connection 'm_axis_mm2s_cntrl_tkeep' does not match port width (4) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1101]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_s2mm_awaddr' does not match port width (32) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1105]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_s2mm_awlen' does not match port width (8) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1106]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_s2mm_awsize' does not match port width (3) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1107]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_s2mm_awburst' does not match port width (2) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1108]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_s2mm_awprot' does not match port width (3) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1109]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_s2mm_awcache' does not match port width (4) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1110]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_s2mm_wdata' does not match port width (32) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1113]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_s2mm_wstrb' does not match port width (4) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1114]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_s2mm_bresp' does not match port width (2) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1118]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_s2mm_tdata' does not match port width (32) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1122]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_s2mm_tkeep' does not match port width (4) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1123]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_s2mm_sts_tdata' does not match port width (32) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1128]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_s2mm_sts_tkeep' does not match port width (4) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1129]
WARNING: [Synth 8-689] width (1) of port connection 'axi_dma_tstvec' does not match port width (32) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1135]
INFO: [Synth 8-638] synthesizing module 'network_module' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/network_module.v:23]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.v:56]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_block' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_block.v:56]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_local_clock_and_reset' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_local_clock_and_reset.v:56]
INFO: [Synth 8-638] synthesizing module 'BUFH' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:569]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (166#460) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:569]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_local_clock_and_reset' (167#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_local_clock_and_reset.v:56]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0.vhd:204]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_wrapper' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_wrapper.vhd:205]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v7_gth_gen' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v7_gth_gen.vhd:243]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top.v:120]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_synchronizer' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_synchronizer.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_synchronizer' (168#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_synchronizer.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rxratecounter' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rxratecounter.v:122]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rxratecounter' (169#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rxratecounter.v:122]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_txratefifo' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_txratefifo.v:123]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_asynch_fifo' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_asynch_fifo.v:121]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_dp_ram' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_dp_ram.v:120]
INFO: [Synth 8-638] synthesizing module 'RAM16X1D' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:20501]
INFO: [Synth 8-256] done synthesizing module 'RAM16X1D' (170#460) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:20501]
INFO: [Synth 8-638] synthesizing module 'FDE' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:1666]
INFO: [Synth 8-256] done synthesizing module 'FDE' (171#460) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:1666]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_dp_ram' (172#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_dp_ram.v:120]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_asynch_fifo' (173#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_asynch_fifo.v:121]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_txratefifo' (174#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_txratefifo.v:123]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_pcs_top' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_pcs_top.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_tx_pcs' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_tx_pcs.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_tx_encoder' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_tx_encoder.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_tx_encoder' (175#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_tx_encoder.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_tx_pcs_fsm' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_tx_pcs_fsm.v:118]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_tx_pcs_fsm' (176#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_tx_pcs_fsm.v:118]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_pcs_scramble' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_pcs_scramble.v:120]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_pcs_scramble.v:786]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_pcs_scramble' (177#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_pcs_scramble.v:120]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_tx_pcs' (178#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_tx_pcs.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rx_pcs' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_pcs.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rx_block_lock_fsm' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_block_lock_fsm.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rx_block_lock_fsm' (179#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_block_lock_fsm.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rx_ber_mon_fsm' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_ber_mon_fsm.v:118]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rx_ber_mon_fsm' (180#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_ber_mon_fsm.v:118]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rx_pcs_test' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_pcs_test.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rx_pcs_test' (181#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_pcs_test.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_pcs_descramble' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_pcs_descramble.v:120]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_pcs_descramble' (182#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_pcs_descramble.v:120]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rx_decoder' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_decoder.v:118]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_decoder.v:330]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_decoder.v:372]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_decoder.v:385]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rx_decoder' (183#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_decoder.v:118]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rx_pcs_fsm' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_pcs_fsm.v:118]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_pcs_fsm.v:216]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rx_pcs_fsm' (184#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_pcs_fsm.v:118]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rx_pcs' (185#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_pcs.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_pcs_top' (186#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_pcs_top.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_elastic_buffer' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_elastic_buffer.v:122]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_idle_delete' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_idle_delete.v:120]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_idle_detect' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_idle_detect.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_idle_detect' (187#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_idle_detect.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_seq_detect' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_seq_detect.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_seq_detect' (188#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_seq_detect.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_idle_delete' (189#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_idle_delete.v:120]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_asynch_fifo__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_asynch_fifo.v:121]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_dp_ram__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_dp_ram.v:120]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_dp_ram__parameterized0' (189#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_dp_ram.v:120]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_asynch_fifo__parameterized0' (189#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_asynch_fifo.v:121]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_idle_insert' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_idle_insert.v:120]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_idle_insert' (190#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_idle_insert.v:120]
INFO: [Synth 8-638] synthesizing module 'FDR' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:1751]
INFO: [Synth 8-256] done synthesizing module 'FDR' (191#460) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:1751]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_elastic_buffer' (192#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_elastic_buffer.v:122]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_management_top' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_management_top.v:122]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_ieee_counters' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_ieee_counters.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_ieee_counters' (193#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_ieee_counters.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_ieee_registers' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_ieee_registers.v:121]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_common_ieee_registers' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_common_ieee_registers.v:121]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register' (194#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized0' (194#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized1' (194#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized2' (194#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized3' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized3' (194#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized4' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized4' (194#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized5' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized5' (194#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized6' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized6' (194#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized7' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized7' (194#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
WARNING: [Synth 8-3848] Net rddata_out in module/entity ten_gig_eth_pcs_pma_v3_0_common_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net reg_3_65520_we in module/entity ten_gig_eth_pcs_pma_v3_0_common_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net reg_3_65521_we in module/entity ten_gig_eth_pcs_pma_v3_0_common_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net reg_3_65522_we in module/entity ten_gig_eth_pcs_pma_v3_0_common_ieee_registers does not have driver.
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_common_ieee_registers' (195#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_common_ieee_registers.v:121]
WARNING: [Synth 8-3848] Net rx_trained in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net restart_training_core in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net enable_training_core in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net lp_coeff_update_preset_core in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net lp_coeff_update_initialize_core in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net lp_coeff_update_core in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net kr_ld_coeff_update_preset_core in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net kr_ld_coeff_update_initialize_core in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net kr_ld_coeff_update_core in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net kr_ld_status_coeff_status_core in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net fec_included_and_enabled_core in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_ieee_registers' (196#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_ieee_registers.v:121]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_drp_ipif' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_drp_ipif.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_two_to_one_synchronizer' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_two_to_one_synchronizer.v:121]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_two_to_one_synchronizer.v:149]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_two_to_one_synchronizer.v:179]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_two_to_one_synchronizer.v:192]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_two_to_one_synchronizer' (197#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_two_to_one_synchronizer.v:121]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_one_to_two_synchronizer' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_one_to_two_synchronizer.v:121]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_one_to_two_synchronizer.v:149]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_one_to_two_synchronizer.v:179]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_one_to_two_synchronizer.v:192]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_one_to_two_synchronizer' (198#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_one_to_two_synchronizer.v:121]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_drp_ipif.v:226]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_drp_ipif.v:285]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_drp_ipif' (199#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_drp_ipif.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_management_cs' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_management_cs.v:125]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_combine_status' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_combine_status.v:120]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_combine_status' (200#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_combine_status.v:120]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_decimate_config' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_decimate_config.v:121]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_decimate_config' (201#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_decimate_config.v:121]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_cs_ipif_access' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_cs_ipif_access.v:121]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_cs_ipif_access' (202#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_cs_ipif_access.v:121]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_management_cs' (203#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_management_cs.v:125]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_management_top' (204#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_management_top.v:122]
WARNING: [Synth 8-350] instance 'management_inst' of module 'ten_gig_eth_pcs_pma_v3_0_management_top' requires 109 connections, but only 103 given [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top.v:614]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_resyncs' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_resyncs.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_synchronizer_enable' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_synchronizer_enable.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_synchronizer_enable' (205#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_synchronizer_enable.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_resyncs' (206#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_resyncs.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_resyncs__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_resyncs.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_resyncs__parameterized0' (206#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_resyncs.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_resyncs__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_resyncs.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_resyncs__parameterized1' (206#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_resyncs.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_resyncs__parameterized2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_resyncs.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_resyncs__parameterized2' (206#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_resyncs.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rxusrclk2_clk156_counter_resync' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rxusrclk2_clk156_counter_resync.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_pulse_synchronizer' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_pulse_synchronizer.v:125]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_pulse_synchronizer' (207#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_pulse_synchronizer.v:125]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rxusrclk2_clk156_counter_resync' (208#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rxusrclk2_clk156_counter_resync.v:119]
INFO: [Synth 8-3888] merging register 'pcs_reset_clear_core_intr_reg' into 'pma_pmd_reset_clear_core_intr_reg' in module 'ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top.v:419]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top' (209#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top.v:120]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v7_gth_gen' (210#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v7_gth_gen.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_wrapper' (211#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_wrapper.vhd:205]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0' (212#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0.vhd:204]
WARNING: [Synth 8-350] instance 'ten_gig_eth_pcs_pma_ip_core' of module 'ten_gig_eth_pcs_pma_v3_0' requires 65 connections, but only 39 given [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_block.v:225]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_gtwizard_gth_10gbaser_GT' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_gtwizard_gth_10gbaser_gt.v:55]
INFO: [Synth 8-638] synthesizing module 'GTHE2_CHANNEL__parameterized0' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:2353]
INFO: [Synth 8-256] done synthesizing module 'GTHE2_CHANNEL__parameterized0' (212#460) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:2353]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_gtwizard_gth_10gbaser_GT' (213#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_gtwizard_gth_10gbaser_gt.v:55]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_block.v:408]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_block' (214#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_block.v:56]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip' (215#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.v:56]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_mac_ip' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.v:57]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_mac_ip_block' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip_block.v:64]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_mac_v12_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/ten_gig_eth_mac_v12_0.vhd:181]
INFO: [Synth 8-638] synthesizing module 'xgmac_gen' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/xgmac_gen.vhd:284]
INFO: [Synth 8-638] synthesizing module 'sync_reset' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/common/sync_reset.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'sync_reset' (216#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/common/sync_reset.vhd:133]
INFO: [Synth 8-638] synthesizing module 'tx' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx.vhd:205]
INFO: [Synth 8-638] synthesizing module 'tx_config_sync' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_config_sync.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'tx_config_sync' (217#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_config_sync.vhd:173]
INFO: [Synth 8-638] synthesizing module 'axi_tx_xgmac' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:155]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:283]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:371]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:531]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:208]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:453]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:453]
INFO: [Synth 8-256] done synthesizing module 'axi_tx_xgmac' (218#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:155]
INFO: [Synth 8-638] synthesizing module 'tx_pause_control' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_pause_control.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'tx_pause_control' (219#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_pause_control.vhd:146]
INFO: [Synth 8-638] synthesizing module 'tx_framing' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_framing.vhd:185]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_framing.vhd:305]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_framing.vhd:415]
INFO: [Synth 8-256] done synthesizing module 'tx_framing' (220#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_framing.vhd:185]
INFO: [Synth 8-638] synthesizing module 'tx_addr_decode' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_addr_decode.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'tx_addr_decode' (221#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_addr_decode.vhd:128]
INFO: [Synth 8-638] synthesizing module 'tx_crc_pipeline' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_crc_pipeline.vhd:139]
INFO: [Synth 8-638] synthesizing module 'tx_pipeline' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_pipeline.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'tx_pipeline' (222#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_pipeline.vhd:141]
INFO: [Synth 8-638] synthesizing module 'tx_crc' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_crc.vhd:136]
INFO: [Synth 8-638] synthesizing module 'tx_crc32_64' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/common/tx_crc32_64.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'tx_crc32_64' (223#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/common/tx_crc32_64.vhd:155]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_crc.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'tx_crc' (224#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_crc.vhd:136]
INFO: [Synth 8-638] synthesizing module 'tx_crc_insert' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_crc_insert.vhd:137]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_crc_insert.vhd:161]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_crc_insert.vhd:187]
INFO: [Synth 8-256] done synthesizing module 'tx_crc_insert' (225#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_crc_insert.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'tx_crc_pipeline' (226#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_crc_pipeline.vhd:139]
INFO: [Synth 8-638] synthesizing module 'tx_start_align' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_start_align.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'tx_start_align' (227#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_start_align.vhd:132]
INFO: [Synth 8-638] synthesizing module 'tx_controller' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_controller.vhd:181]
INFO: [Synth 8-638] synthesizing module 'tx_state' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_state.vhd:187]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_state.vhd:354]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_state.vhd:1084]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_state.vhd:1245]
INFO: [Synth 8-3888] merging register 'data_avail_reg_reg[7:0]' into 'data_avail_direct_reg[7:0]' in module 'tx_state' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_state.vhd:1503]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_state.vhd:532]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_state.vhd:386]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_state.vhd:402]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_state.vhd:798]
INFO: [Synth 8-256] done synthesizing module 'tx_state' (228#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_state.vhd:187]
INFO: [Synth 8-638] synthesizing module 'tx_ifg_control' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_ifg_control.vhd:156]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_ifg_control.vhd:274]
INFO: [Synth 8-638] synthesizing module 'tx_ifg_calc' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_ifg_calc.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'tx_ifg_calc' (229#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_ifg_calc.vhd:151]
INFO: [Synth 8-638] synthesizing module 'tx_ifg_counter' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_ifg_counter.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'tx_ifg_counter' (230#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_ifg_counter.vhd:130]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_ifg_control.vhd:231]
INFO: [Synth 8-256] done synthesizing module 'tx_ifg_control' (231#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_ifg_control.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'tx_controller' (232#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_controller.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'tx' (233#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx.vhd:205]
INFO: [Synth 8-638] synthesizing module 'rx' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx.vhd:212]
INFO: [Synth 8-638] synthesizing module 'axi_rx_xgmac' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/axi_rx_xgmac.vhd:137]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/axi_rx_xgmac.vhd:182]
INFO: [Synth 8-256] done synthesizing module 'axi_rx_xgmac' (234#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/axi_rx_xgmac.vhd:137]
INFO: [Synth 8-638] synthesizing module 'rx_config_sync' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx_config_sync.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'rx_config_sync' (235#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx_config_sync.vhd:170]
INFO: [Synth 8-638] synthesizing module 'ddr_synchronise' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/ddr_synchronise.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'ddr_synchronise' (236#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/ddr_synchronise.vhd:163]
INFO: [Synth 8-638] synthesizing module 'decode_frame' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/decode_frame.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'decode_frame' (237#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/decode_frame.vhd:204]
INFO: [Synth 8-638] synthesizing module 'rx_crc32_64' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/common/rx_crc32_64.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'rx_crc32_64' (238#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/common/rx_crc32_64.vhd:144]
INFO: [Synth 8-638] synthesizing module 'error_check' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/error_check.vhd:213]
INFO: [Synth 8-3888] merging register 'statistics_valid_reg' into 'reset_errors_reg' in module 'error_check' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/error_check.vhd:661]
INFO: [Synth 8-256] done synthesizing module 'error_check' (239#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/error_check.vhd:213]
INFO: [Synth 8-638] synthesizing module 'add_recognition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/add_recognition.vhd:174]
INFO: [Synth 8-256] done synthesizing module 'add_recognition' (240#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/add_recognition.vhd:174]
INFO: [Synth 8-638] synthesizing module 'rx_control' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx_control.vhd:160]
WARNING: [Synth 8-4448] missing assignment for 'pause_req_int' on 'NULL' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx_control.vhd:211]
WARNING: [Synth 8-4448] missing assignment for 'pause_req_int' on 'NULL' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx_control.vhd:211]
WARNING: [Synth 8-4448] missing assignment for 'pause_req_int' on 'NULL' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx_control.vhd:211]
WARNING: [Synth 8-4448] missing assignment for 'pause_value' on 'NULL' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx_control.vhd:211]
WARNING: [Synth 8-4448] missing assignment for 'pause_value' on 'NULL' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx_control.vhd:211]
WARNING: [Synth 8-4448] missing assignment for 'bad_opcode_int' on 'NULL' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx_control.vhd:211]
WARNING: [Synth 8-4448] missing assignment for 'bad_opcode_int' on 'NULL' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx_control.vhd:211]
WARNING: [Synth 8-4448] missing assignment for 'bad_opcode_int' on 'NULL' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx_control.vhd:211]
INFO: [Synth 8-256] done synthesizing module 'rx_control' (241#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx_control.vhd:160]
INFO: [Synth 8-638] synthesizing module 'rx_pause_control' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx_pause_control.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'rx_pause_control' (242#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx_pause_control.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'rx' (243#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx.vhd:212]
INFO: [Synth 8-638] synthesizing module 'rs' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rs/rs.vhd:163]
INFO: [Synth 8-638] synthesizing module 'synchronizer' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/common/synchronizer.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'synchronizer' (244#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/common/synchronizer.vhd:132]
INFO: [Synth 8-638] synthesizing module 'link_fail_tx' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rs/link_fail_tx.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'link_fail_tx' (245#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rs/link_fail_tx.vhd:159]
INFO: [Synth 8-638] synthesizing module 'link_fail_rx' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rs/link_fail_rx.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'link_fail_rx' (246#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rs/link_fail_rx.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'rs' (247#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rs/rs.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'xgmac_gen' (248#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/xgmac_gen.vhd:284]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_mac_v12_0' (249#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/ten_gig_eth_mac_v12_0.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_mac_ip_block' (250#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip_block.v:64]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_mac_ip' (251#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.v:57]
INFO: [Synth 8-638] synthesizing module 'rx_interface' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/rx_interface.v:34]
INFO: [Synth 8-638] synthesizing module 'synchronizer_simple' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/common/synchronizer_simple.v:63]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_simple' (252#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/common/synchronizer_simple.v:63]
INFO: [Synth 8-638] synthesizing module 'synchronizer_simple__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/common/synchronizer_simple.v:63]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_simple__parameterized0' (252#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/common/synchronizer_simple.v:63]
INFO: [Synth 8-638] synthesizing module 'axis_async_fifo' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/synth/axis_async_fifo.vhd:79]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0__parameterized5' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0_synth__parameterized2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/reset_blk_ramfifo.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized0' (252#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/reset_blk_ramfifo.vhd:217]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized2' (252#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_0__parameterized3' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd:250]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_0_synth__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd:311]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_top.vhd:430]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_input_block.vhd:391]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized1' (252#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_input_block.vhd:391]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd:441]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
WARNING: [Synth 8-3919] null assignment ignored [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1031]
WARNING: [Synth 8-3919] null assignment ignored [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1032]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
WARNING: [Synth 8-3919] null assignment ignored [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:8514]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized1' (252#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized1' (252#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
WARNING: [Synth 8-3919] null assignment ignored [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1031]
WARNING: [Synth 8-3919] null assignment ignored [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1032]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
WARNING: [Synth 8-3919] null assignment ignored [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:8974]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized2' (252#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized2' (252#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized3' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
WARNING: [Synth 8-3919] null assignment ignored [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1031]
WARNING: [Synth 8-3919] null assignment ignored [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1032]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized3' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
WARNING: [Synth 8-3919] null assignment ignored [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:8974]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized3' (252#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized3' (252#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' (252#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd:441]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized1' (252#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized1' (252#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_top.vhd:430]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_0_synth__parameterized1' (252#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd:311]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_0__parameterized3' (252#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd:250]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized2' (252#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'clk_x_pntrs' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/clk_x_pntrs.vhd:213]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/common/synchronizer_ff.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff' (253#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/common/synchronizer_ff.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'clk_x_pntrs' (254#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/clk_x_pntrs.vhd:213]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_logic.vhd:238]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized1' (254#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_as' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_status_flags_as.vhd:171]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized1' (254#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_as' (255#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_status_flags_as.vhd:171]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:154]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:252]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:576]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:661]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:271]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized0' (255#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:154]
INFO: [Synth 8-638] synthesizing module 'rd_dc_fwft_ext_as' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_dc_fwft_ext_as.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'rd_dc_fwft_ext_as' (256#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_dc_fwft_ext_as.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized1' (256#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_logic.vhd:238]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_logic.vhd:230]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_bin_cntr.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized1' (256#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_bin_cntr.vhd:155]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_as' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_status_flags_as.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_as' (257#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_status_flags_as.vhd:172]
INFO: [Synth 8-638] synthesizing module 'wr_dc_fwft_ext_as' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_dc_fwft_ext_as.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'wr_dc_fwft_ext_as' (258#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_dc_fwft_ext_as.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized1' (258#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_logic.vhd:230]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized2' (258#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized2' (258#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized2' (258#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0_synth__parameterized2' (258#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0__parameterized5' (258#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-256] done synthesizing module 'axis_async_fifo' (259#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/synth/axis_async_fifo.vhd:79]
WARNING: [Synth 8-689] width (16) of port connection 'axis_rd_data_count' does not match port width (11) of module 'axis_async_fifo' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/rx_interface.v:548]
WARNING: [Synth 8-689] width (16) of port connection 'axis_wr_data_count' does not match port width (11) of module 'axis_async_fifo' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/rx_interface.v:549]
INFO: [Synth 8-638] synthesizing module 'cmd_fifo_xgemac_rxif' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/synth/cmd_fifo_xgemac_rxif.vhd:72]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0__parameterized7' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0_synth__parameterized3' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized3' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized3' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized3' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized3' (259#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized3' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_0__parameterized5' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd:250]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_0_synth__parameterized2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd:311]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_top.vhd:430]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_input_block.vhd:391]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized2' (259#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_input_block.vhd:391]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd:441]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized4' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
WARNING: [Synth 8-3919] null assignment ignored [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1031]
WARNING: [Synth 8-3919] null assignment ignored [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1032]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized4' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
WARNING: [Synth 8-3919] null assignment ignored [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:8514]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized4' (259#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized4' (259#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized2' (259#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd:441]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized2' (259#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized2' (259#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_top.vhd:430]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_0_synth__parameterized2' (259#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd:311]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_0__parameterized5' (259#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd:250]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized3' (259#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_logic.vhd:238]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_status_flags_ss.vhd:174]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized1' (259#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_status_flags_ss.vhd:174]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized2' (259#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_logic.vhd:238]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_logic.vhd:230]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_bin_cntr.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized2' (259#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_bin_cntr.vhd:155]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_status_flags_ss.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized1' (259#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_status_flags_ss.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized2' (259#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_logic.vhd:230]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized3' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized3' (259#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized3' (259#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized3' (259#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0_synth__parameterized3' (259#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0__parameterized7' (259#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-256] done synthesizing module 'cmd_fifo_xgemac_rxif' (260#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/synth/cmd_fifo_xgemac_rxif.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'rx_interface' (261#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/rx_interface.v:34]
INFO: [Synth 8-638] synthesizing module 'tx_interface' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/tx_interface.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'axis_rd_data_count' does not match port width (11) of module 'axis_async_fifo' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/tx_interface.v:160]
WARNING: [Synth 8-689] width (16) of port connection 'axis_wr_data_count' does not match port width (11) of module 'axis_async_fifo' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/tx_interface.v:161]
INFO: [Synth 8-256] done synthesizing module 'tx_interface' (262#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/tx_interface.v:23]
INFO: [Synth 8-256] done synthesizing module 'network_module' (263#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/network_module.v:23]
INFO: [Synth 8-638] synthesizing module 'xgbaser_gt_same_quad_wrapper' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/xgbaser_gt_same_quad_wrapper.v:58]
INFO: [Synth 8-638] synthesizing module 'MMCME2_BASE' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:11122]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_BASE' (264#460) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:11122]
WARNING: [Synth 8-350] instance 'clkgen_i' of module 'MMCME2_BASE' requires 18 connections, but only 8 given [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/xgbaser_gt_same_quad_wrapper.v:140]
INFO: [Synth 8-638] synthesizing module 'BUFHCE' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:579]
INFO: [Synth 8-256] done synthesizing module 'BUFHCE' (265#460) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:579]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_GT_Common_wrapper' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ten_gig_eth_pcs_pma_ip_GT_Common_wrapper.v:56]
INFO: [Synth 8-638] synthesizing module 'GTHE2_COMMON__parameterized0' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:3175]
INFO: [Synth 8-256] done synthesizing module 'GTHE2_COMMON__parameterized0' (265#460) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:3175]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_GT_Common_wrapper' (266#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ten_gig_eth_pcs_pma_ip_GT_Common_wrapper.v:56]
INFO: [Synth 8-256] done synthesizing module 'xgbaser_gt_same_quad_wrapper' (267#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/xgbaser_gt_same_quad_wrapper.v:58]
INFO: [Synth 8-638] synthesizing module 'nf10_datapath' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/new/nf10_datapath.v:23]
INFO: [Synth 8-638] synthesizing module 'nf10_input_arbiter_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/synth/nf10_input_arbiter_0.v:55]
INFO: [Synth 8-638] synthesizing module 'nf10_input_arbiter' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/nf10_input_arbiter.v:43]
INFO: [Synth 8-638] synthesizing module 'fallthrough_small_fifo' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/fallthrough_small_fifo_v2.v:15]
INFO: [Synth 8-638] synthesizing module 'small_fifo' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/work/nf10_nic_output_port_lookup.srcs/hdl/verilog/small_fifo_v3.v:15]
INFO: [Synth 8-256] done synthesizing module 'small_fifo' (268#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/work/nf10_nic_output_port_lookup.srcs/hdl/verilog/small_fifo_v3.v:15]
INFO: [Synth 8-256] done synthesizing module 'fallthrough_small_fifo' (269#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/fallthrough_small_fifo_v2.v:15]
INFO: [Synth 8-256] done synthesizing module 'nf10_input_arbiter' (270#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/nf10_input_arbiter.v:43]
INFO: [Synth 8-256] done synthesizing module 'nf10_input_arbiter_0' (271#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/synth/nf10_input_arbiter_0.v:55]
WARNING: [Synth 8-689] width (64) of port connection 'm_axis_tdata' does not match port width (256) of module 'nf10_input_arbiter_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/new/nf10_datapath.v:122]
WARNING: [Synth 8-689] width (8) of port connection 'm_axis_tstrb' does not match port width (32) of module 'nf10_input_arbiter_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/new/nf10_datapath.v:123]
WARNING: [Synth 8-689] width (64) of port connection 's_axis_tdata_0' does not match port width (256) of module 'nf10_input_arbiter_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/new/nf10_datapath.v:128]
WARNING: [Synth 8-689] width (8) of port connection 's_axis_tstrb_0' does not match port width (32) of module 'nf10_input_arbiter_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/new/nf10_datapath.v:129]
WARNING: [Synth 8-689] width (64) of port connection 's_axis_tdata_1' does not match port width (256) of module 'nf10_input_arbiter_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/new/nf10_datapath.v:134]
WARNING: [Synth 8-689] width (8) of port connection 's_axis_tstrb_1' does not match port width (32) of module 'nf10_input_arbiter_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/new/nf10_datapath.v:135]
WARNING: [Synth 8-689] width (64) of port connection 's_axis_tdata_2' does not match port width (256) of module 'nf10_input_arbiter_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/new/nf10_datapath.v:140]
WARNING: [Synth 8-689] width (8) of port connection 's_axis_tstrb_2' does not match port width (32) of module 'nf10_input_arbiter_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/new/nf10_datapath.v:141]
WARNING: [Synth 8-689] width (64) of port connection 's_axis_tdata_3' does not match port width (256) of module 'nf10_input_arbiter_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/new/nf10_datapath.v:146]
WARNING: [Synth 8-689] width (8) of port connection 's_axis_tstrb_3' does not match port width (32) of module 'nf10_input_arbiter_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/new/nf10_datapath.v:147]
WARNING: [Synth 8-689] width (64) of port connection 's_axis_tdata_4' does not match port width (256) of module 'nf10_input_arbiter_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/new/nf10_datapath.v:152]
WARNING: [Synth 8-689] width (8) of port connection 's_axis_tstrb_4' does not match port width (32) of module 'nf10_input_arbiter_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/new/nf10_datapath.v:153]
INFO: [Synth 8-638] synthesizing module 'nf10_nic_output_port_lookup_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/synth/nf10_nic_output_port_lookup_0.v:55]
INFO: [Synth 8-638] synthesizing module 'nf10_nic_output_port_lookup' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/work/nf10_nic_output_port_lookup.srcs/hdl/verilog/nf10_nic_output_port_lookup.v:42]
INFO: [Synth 8-638] synthesizing module 'fallthrough_small_fifo__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/fallthrough_small_fifo_v2.v:15]
INFO: [Synth 8-638] synthesizing module 'small_fifo__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/work/nf10_nic_output_port_lookup.srcs/hdl/verilog/small_fifo_v3.v:15]
INFO: [Synth 8-256] done synthesizing module 'small_fifo__parameterized0' (271#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/work/nf10_nic_output_port_lookup.srcs/hdl/verilog/small_fifo_v3.v:15]
INFO: [Synth 8-256] done synthesizing module 'fallthrough_small_fifo__parameterized0' (271#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/fallthrough_small_fifo_v2.v:15]
INFO: [Synth 8-256] done synthesizing module 'nf10_nic_output_port_lookup' (272#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/work/nf10_nic_output_port_lookup.srcs/hdl/verilog/nf10_nic_output_port_lookup.v:42]
INFO: [Synth 8-256] done synthesizing module 'nf10_nic_output_port_lookup_0' (273#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/synth/nf10_nic_output_port_lookup_0.v:55]
WARNING: [Synth 8-689] width (64) of port connection 'm_axis_tdata' does not match port width (256) of module 'nf10_nic_output_port_lookup_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/new/nf10_datapath.v:166]
WARNING: [Synth 8-689] width (8) of port connection 'm_axis_tstrb' does not match port width (32) of module 'nf10_nic_output_port_lookup_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/new/nf10_datapath.v:167]
WARNING: [Synth 8-689] width (64) of port connection 's_axis_tdata' does not match port width (256) of module 'nf10_nic_output_port_lookup_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/new/nf10_datapath.v:172]
WARNING: [Synth 8-689] width (8) of port connection 's_axis_tstrb' does not match port width (32) of module 'nf10_nic_output_port_lookup_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/new/nf10_datapath.v:173]
INFO: [Synth 8-638] synthesizing module 'nf10_bram_output_queues_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_0/synth/nf10_bram_output_queues_0.v:55]
INFO: [Synth 8-638] synthesizing module 'nf10_bram_output_queues' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/nf10_bram_output_queues.v:43]
INFO: [Synth 8-638] synthesizing module 'fallthrough_small_fifo__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/fallthrough_small_fifo_v2.v:15]
INFO: [Synth 8-638] synthesizing module 'small_fifo__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/work/nf10_nic_output_port_lookup.srcs/hdl/verilog/small_fifo_v3.v:15]
INFO: [Synth 8-256] done synthesizing module 'small_fifo__parameterized1' (273#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/work/nf10_nic_output_port_lookup.srcs/hdl/verilog/small_fifo_v3.v:15]
INFO: [Synth 8-256] done synthesizing module 'fallthrough_small_fifo__parameterized1' (273#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/fallthrough_small_fifo_v2.v:15]
INFO: [Synth 8-638] synthesizing module 'fallthrough_small_fifo__parameterized2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/fallthrough_small_fifo_v2.v:15]
INFO: [Synth 8-638] synthesizing module 'small_fifo__parameterized2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/work/nf10_nic_output_port_lookup.srcs/hdl/verilog/small_fifo_v3.v:15]
INFO: [Synth 8-256] done synthesizing module 'small_fifo__parameterized2' (273#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/work/nf10_nic_output_port_lookup.srcs/hdl/verilog/small_fifo_v3.v:15]
INFO: [Synth 8-256] done synthesizing module 'fallthrough_small_fifo__parameterized2' (273#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/fallthrough_small_fifo_v2.v:15]
INFO: [Synth 8-155] case statement is not full and has no default [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/nf10_bram_output_queues.v:239]
WARNING: [Synth 8-567] referenced signal 'fifo_out_tuser' should be on the sensitivity list [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/nf10_bram_output_queues.v:234]
INFO: [Synth 8-155] case statement is not full and has no default [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/nf10_bram_output_queues.v:239]
WARNING: [Synth 8-567] referenced signal 'fifo_out_tuser' should be on the sensitivity list [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/nf10_bram_output_queues.v:234]
INFO: [Synth 8-155] case statement is not full and has no default [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/nf10_bram_output_queues.v:239]
WARNING: [Synth 8-567] referenced signal 'fifo_out_tuser' should be on the sensitivity list [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/nf10_bram_output_queues.v:234]
INFO: [Synth 8-155] case statement is not full and has no default [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/nf10_bram_output_queues.v:239]
WARNING: [Synth 8-567] referenced signal 'fifo_out_tuser' should be on the sensitivity list [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/nf10_bram_output_queues.v:234]
INFO: [Synth 8-155] case statement is not full and has no default [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/nf10_bram_output_queues.v:239]
WARNING: [Synth 8-567] referenced signal 'fifo_out_tuser' should be on the sensitivity list [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/nf10_bram_output_queues.v:234]
INFO: [Synth 8-155] case statement is not full and has no default [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/nf10_bram_output_queues.v:289]
INFO: [Synth 8-256] done synthesizing module 'nf10_bram_output_queues' (274#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/nf10_bram_output_queues.v:43]
INFO: [Synth 8-256] done synthesizing module 'nf10_bram_output_queues_0' (275#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_0/synth/nf10_bram_output_queues_0.v:55]
WARNING: [Synth 8-689] width (64) of port connection 's_axis_tdata' does not match port width (256) of module 'nf10_bram_output_queues_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/new/nf10_datapath.v:183]
WARNING: [Synth 8-689] width (8) of port connection 's_axis_tstrb' does not match port width (32) of module 'nf10_bram_output_queues_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/new/nf10_datapath.v:184]
WARNING: [Synth 8-689] width (64) of port connection 'm_axis_tdata_0' does not match port width (256) of module 'nf10_bram_output_queues_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/new/nf10_datapath.v:189]
WARNING: [Synth 8-689] width (8) of port connection 'm_axis_tstrb_0' does not match port width (32) of module 'nf10_bram_output_queues_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/new/nf10_datapath.v:190]
WARNING: [Synth 8-689] width (64) of port connection 'm_axis_tdata_1' does not match port width (256) of module 'nf10_bram_output_queues_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/new/nf10_datapath.v:195]
WARNING: [Synth 8-689] width (8) of port connection 'm_axis_tstrb_1' does not match port width (32) of module 'nf10_bram_output_queues_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/new/nf10_datapath.v:196]
WARNING: [Synth 8-689] width (64) of port connection 'm_axis_tdata_2' does not match port width (256) of module 'nf10_bram_output_queues_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/new/nf10_datapath.v:201]
WARNING: [Synth 8-689] width (8) of port connection 'm_axis_tstrb_2' does not match port width (32) of module 'nf10_bram_output_queues_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/new/nf10_datapath.v:202]
WARNING: [Synth 8-689] width (64) of port connection 'm_axis_tdata_3' does not match port width (256) of module 'nf10_bram_output_queues_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/new/nf10_datapath.v:207]
WARNING: [Synth 8-689] width (8) of port connection 'm_axis_tstrb_3' does not match port width (32) of module 'nf10_bram_output_queues_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/new/nf10_datapath.v:208]
WARNING: [Synth 8-689] width (64) of port connection 'm_axis_tdata_4' does not match port width (256) of module 'nf10_bram_output_queues_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/new/nf10_datapath.v:213]
WARNING: [Synth 8-689] width (8) of port connection 'm_axis_tstrb_4' does not match port width (32) of module 'nf10_bram_output_queues_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/new/nf10_datapath.v:214]
INFO: [Synth 8-256] done synthesizing module 'nf10_datapath' (276#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/new/nf10_datapath.v:23]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_tstrb_0' does not match port width (8) of module 'nf10_datapath' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1444]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_tuser_0' does not match port width (128) of module 'nf10_datapath' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1445]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_tstrb_1' does not match port width (8) of module 'nf10_datapath' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1450]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_tuser_1' does not match port width (128) of module 'nf10_datapath' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1451]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_tstrb_2' does not match port width (8) of module 'nf10_datapath' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1456]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_tuser_2' does not match port width (128) of module 'nf10_datapath' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1457]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_tstrb_4' does not match port width (8) of module 'nf10_datapath' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1468]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_tuser_4' does not match port width (128) of module 'nf10_datapath' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1469]
WARNING: [Synth 8-689] width (1) of port connection 'm_axis_tstrb_0' does not match port width (8) of module 'nf10_datapath' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1477]
WARNING: [Synth 8-689] width (1) of port connection 'm_axis_tuser_0' does not match port width (128) of module 'nf10_datapath' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1478]
WARNING: [Synth 8-689] width (1) of port connection 'm_axis_tstrb_1' does not match port width (8) of module 'nf10_datapath' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1483]
INFO: [Common 17-14] Message 'Synth 8-689' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'vc709_reference_nic' (277#460) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:9]
WARNING: [Synth 8-3917] design vc709_reference_nic has port sfp_tx_disable[3] driven by constant 0
WARNING: [Synth 8-3917] design vc709_reference_nic has port sfp_tx_disable[2] driven by constant 0
WARNING: [Synth 8-3917] design vc709_reference_nic has port sfp_tx_disable[1] driven by constant 0
WARNING: [Synth 8-3917] design vc709_reference_nic has port sfp_tx_disable[0] driven by constant 0
WARNING: [Synth 8-3331] design vc709_reference_nic has unconnected port button_east
finished Rtl Elaboration : Time (s): cpu = 00:08:38 ; elapsed = 00:08:45 . Memory (MB): peak = 622.391 ; gain = 507.887
Start RTL Optimization : Time (s): cpu = 00:08:38 ; elapsed = 00:08:45 . Memory (MB): peak = 622.391 ; gain = 507.887
Report Check Netlist: 
-----+-----------------+------+--------+------+-----------------
     |Item             |Errors|Warnings|Status|Description      
-----+-----------------+------+--------+------+-----------------
1    |multi_driven_nets|     0|       0|Passed|Multi driven nets
-----+-----------------+------+--------+------+-----------------
WARNING: [Synth 8-3295] tying undriven pin vc709_pcie_x8_gen3_pcie_tlp_tph_tbl_7vx:user_tph_stt_read_data_valid_o to constant 0
WARNING: [Synth 8-3295] tying undriven pin pcie3_7x_v2_1_pcie_3_0_7vx:pipe_gen3_out to constant 0
WARNING: [Synth 8-3295] tying undriven pin pcie3_7x_v2_1_pcie_3_0_7vx:startup_cfgclk to constant 0
WARNING: [Synth 8-3295] tying undriven pin pcie3_7x_v2_1_pcie_3_0_7vx:startup_cfgmclk to constant 0
WARNING: [Synth 8-3295] tying undriven pin pcie3_7x_v2_1_pcie_3_0_7vx:startup_eos to constant 0
WARNING: [Synth 8-3295] tying undriven pin pcie3_7x_v2_1_pcie_3_0_7vx:startup_preq to constant 0
WARNING: [Synth 8-3295] tying undriven pin PIO_i:pcie_tfc_np_pl_empty to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_register:sg_ctl[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_register:sg_ctl[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_register:sg_ctl[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_register:sg_ctl[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_register:sg_ctl[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_register:sg_ctl[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_register:sg_ctl[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_register:sg_ctl[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_register_s2mm:sg_ctl[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_register_s2mm:sg_ctl[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_register_s2mm:sg_ctl[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_register_s2mm:sg_ctl[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_register_s2mm:sg_ctl[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_register_s2mm:sg_ctl[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_register_s2mm:sg_ctl[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_register_s2mm:sg_ctl[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_wren to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[71] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[70] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[69] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[68] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[67] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[62] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[61] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[60] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[59] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[53] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[52] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[51] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[50] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[44] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[43] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[42] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[41] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINB[71] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINB[70] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINB[69] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINB[68] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINB[67] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINB[62] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINB[61] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINB[60] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINB[59] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINB[53] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
INFO: [Netlist 29-17] Analyzing 2352 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
Loading clock regions from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ffg1761/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2013.2/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/ConfigModes.xml
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream

Processing XDC Constraints
INFO: [Timing 38-35] Done setting XDC timing constraints.
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc] for cell 'network_inst_0/rx_interface_i/cmd_fifo_inst/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc] for cell 'network_inst_0/rx_interface_i/cmd_fifo_inst/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc] for cell 'network_inst_1/rx_interface_i/cmd_fifo_inst/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc] for cell 'network_inst_1/rx_interface_i/cmd_fifo_inst/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc] for cell 'network_inst_2/rx_interface_i/cmd_fifo_inst/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc] for cell 'network_inst_2/rx_interface_i/cmd_fifo_inst/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc] for cell 'network_inst_3/rx_interface_i/cmd_fifo_inst/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc] for cell 'network_inst_3/rx_interface_i/cmd_fifo_inst/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_0/rx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_0/rx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_0/tx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_0/tx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_1/rx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_1/rx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_1/tx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_1/tx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_2/rx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_2/rx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_2/tx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_2/tx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_3/rx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_3/rx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_3/tx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_3/tx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc] for cell 'network_inst_0/ten_gig_eth_pcs_pma_inst/inst'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc] for cell 'network_inst_0/ten_gig_eth_pcs_pma_inst/inst'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc] for cell 'network_inst_1/ten_gig_eth_pcs_pma_inst/inst'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc] for cell 'network_inst_1/ten_gig_eth_pcs_pma_inst/inst'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc] for cell 'network_inst_2/ten_gig_eth_pcs_pma_inst/inst'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc] for cell 'network_inst_2/ten_gig_eth_pcs_pma_inst/inst'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc] for cell 'network_inst_3/ten_gig_eth_pcs_pma_inst/inst'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc] for cell 'network_inst_3/ten_gig_eth_pcs_pma_inst/inst'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.xdc] for cell 'network_inst_0/ten_gig_eth_mac_inst/inst'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.xdc] for cell 'network_inst_0/ten_gig_eth_mac_inst/inst'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.xdc] for cell 'network_inst_1/ten_gig_eth_mac_inst/inst'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.xdc] for cell 'network_inst_1/ten_gig_eth_mac_inst/inst'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.xdc] for cell 'network_inst_2/ten_gig_eth_mac_inst/inst'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.xdc] for cell 'network_inst_2/ten_gig_eth_mac_inst/inst'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.xdc] for cell 'network_inst_3/ten_gig_eth_mac_inst/inst'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.xdc] for cell 'network_inst_3/ten_gig_eth_mac_inst/inst'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/vc709_pcie_x8_gen3/source/vc709_pcie_x8_gen3-PCIE_X0Y1.xdc] for cell 'vc709_pcie_x8_gen3_i/inst'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/vc709_pcie_x8_gen3/source/vc709_pcie_x8_gen3-PCIE_X0Y1.xdc] for cell 'vc709_pcie_x8_gen3_i/inst'
WARNING: [Project 1-236] Implementation specific constraints were found while reading constraint file [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/vc709_pcie_x8_gen3/source/vc709_pcie_x8_gen3-PCIE_X0Y1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/.Xil/vc709_reference_nic_propImpl.xdc].
Resolution: To avoid this warning, exclude constraints listed in [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/.Xil/vc709_reference_nic_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_0.xdc] for cell 'axi_dma_0/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_0.xdc] for cell 'axi_dma_0/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc]
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc]
INFO: [Project 1-258] One or more synthesis constraints were not read correctly while reading constraint file [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc]. These constraints will be passed to synthesis. Check the synthesis log file to verify that they were applied correctly.  
WARNING: [Project 1-236] Implementation specific constraints were found while reading constraint file [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/.Xil/vc709_reference_nic_propImpl.xdc].
Resolution: To avoid this warning, exclude constraints listed in [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/.Xil/vc709_reference_nic_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_touch.xdc]
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_0/rx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_0/rx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_0/tx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_0/tx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_1/rx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_1/rx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_1/tx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_1/tx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_2/rx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_2/rx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_2/tx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_2/tx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_3/rx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_3/rx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_3/tx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_3/tx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc] for cell 'network_inst_0/ten_gig_eth_pcs_pma_inst/inst'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc] for cell 'network_inst_0/ten_gig_eth_pcs_pma_inst/inst'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc] for cell 'network_inst_1/ten_gig_eth_pcs_pma_inst/inst'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc] for cell 'network_inst_1/ten_gig_eth_pcs_pma_inst/inst'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc] for cell 'network_inst_2/ten_gig_eth_pcs_pma_inst/inst'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc] for cell 'network_inst_2/ten_gig_eth_pcs_pma_inst/inst'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc] for cell 'network_inst_3/ten_gig_eth_pcs_pma_inst/inst'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc] for cell 'network_inst_3/ten_gig_eth_pcs_pma_inst/inst'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_0_clocks.xdc] for cell 'axi_dma_0/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_0_clocks.xdc] for cell 'axi_dma_0/U0'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2308 instances were transformed.
  FD => FDCE: 48 instances
  FDE => FDCE: 552 instances
  FDR => FDRE: 34 instances
  FDS => FDSE: 45 instances
  IBUFGDS => IBUFDS: 1 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 50 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances
  MUXCY_L => MUXCY: 275 instances
  RAM16X1D => RAM16X1D (RAMD32, RAMD32, GND): 552 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances
  RAMB36 => RAMB36E1: 4 instances
  SRL16 => SRL16E: 740 instances

Phase 0 | Netlist Checksum: f942cb45
Xilinx IP preload is disabled
Start RTL Optimization : Time (s): cpu = 00:10:55 ; elapsed = 00:10:50 . Memory (MB): peak = 1803.656 ; gain = 1689.152

---------------------------------------------------------------------------------
Applying 'set_property' XDC Constraints...
---------------------------------------------------------------------------------
WARNING: set_property IOSTANDARD could not find object (constraint file  /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 193).
WARNING: set_property LOC could not find object (constraint file  /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc, line 194).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:11:08 ; elapsed = 00:11:03 . Memory (MB): peak = 1803.656 ; gain = 1689.152
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Compilation : Time (s): cpu = 00:11:08 ; elapsed = 00:11:03 . Memory (MB): peak = 1803.656 ; gain = 1689.152
---------------------------------------------------------------------------------

INFO: [Synth 8-802] inferred FSM for state register 'reg_state_reg' in module 'vc709_pcie_x8_gen3_pcie_init_ctrl_7vx'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'fsm_reg' in module 'vc709_pcie_x8_gen3_qpll_reset'
INFO: [Synth 8-3888] merging register 'rxpmareset_reg' into 'txpmareset_reg' in module 'vc709_pcie_x8_gen3_pipe_rate' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pipe_rate.v:416]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'txsync_fsm.fsm_tx_reg' in module 'vc709_pcie_x8_gen3_pipe_sync'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'fsm_reg' in module 'vc709_pcie_x8_gen3_pipe_drp'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'vc709_pcie_x8_gen3_rxeq_scan'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_tx_reg' in module 'vc709_pcie_x8_gen3_pipe_eq'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_rx_reg' in module 'vc709_pcie_x8_gen3_pipe_eq'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'fsm_reg' in module 'vc709_pcie_x8_gen3_qpll_drp'
INFO: [Synth 8-802] inferred FSM for state register 'pio_rx_sm_64.state_reg' in module 'PIO_RX_ENGINE'
INFO: [Synth 8-3888] merging register 'cfg_msg_transmit_reg' into 'dword_count_reg' in module 'PIO_TX_ENGINE' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_TX_ENGINE.v:1215]
WARNING: [Synth 8-3936] Found unconnected internal register 'tkeep_qq_reg' and it is trimmed from '16' to '2' bits. [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_TX_ENGINE.v:346]
INFO: [Synth 8-3888] merging register 'GEN_SYNC_WRITE.rst_wvalid_re_reg' into 'GEN_SYNC_WRITE.bvalid_i_reg' in module 'axi_dma_lite_if' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_lite_if.vhd:259]
INFO: [Synth 8-3888] merging register 'GEN_SYNC_READ.rst_rvalid_re_reg' into 'GEN_SYNC_READ.s_axi_lite_rvalid_i_reg' in module 'axi_dma_lite_if' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_lite_if.vhd:1002]
INFO: [Synth 8-3888] merging register 'GEN_NO_HOLD_DATA.mm2s_cmnd_pending_reg' into 'GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg' in module 'axi_dma_mm2s_cmdsts_if' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd:178]
INFO: [Synth 8-3888] merging register 'GEN_HOLD_NO_DATA.s2mm_cmnd_pending_reg' into 'GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg' in module 'axi_dma_s2mm_cmdsts_if' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd:214]
INFO: [Synth 8-3888] merging register 'GEN_DESC_UPDT_QUEUE.s2mm_pending_pntr_updt_reg' into 'updt_data_reg' in module 'axi_dma_s2mm_sg_if' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_s2mm_sg_if.vhd:797]
INFO: [Synth 8-3888] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' in module 'axi_datamover_rddata_cntl' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:628]
INFO: [Synth 8-3888] merging register 'GEN_PNTR_FOR_CH2.ch2_sg_idle_int_reg' into 'GEN_PNTR_FOR_CH2.ch2_sg_idle_reg' in module 'axi_sg_ftch_pntr' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_ftch_pntr.vhd:364]
INFO: [Synth 8-802] inferred FSM for state register 'updt_cs_reg' in module 'axi_sg_updt_sm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ten_gig_eth_pcs_pma_v3_0_tx_pcs_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'mcp1_state_reg' in module 'ten_gig_eth_pcs_pma_v3_0_rx_block_lock_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'mcp1_state_reg' in module 'ten_gig_eth_pcs_pma_v3_0_rx_ber_mon_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'mcp1_state_reg' in module 'ten_gig_eth_pcs_pma_v3_0_rx_pcs_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ten_gig_eth_pcs_pma_v3_0_idle_delete'
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:311]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:303]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:311]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:303]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:311]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:303]
INFO: [Synth 8-802] inferred FSM for state register 'axi_tx_state_reg' in module 'axi_tx_xgmac'
INFO: [Synth 8-3888] merging register 'underrun_reg_reg' into 'is_underrun_reg' in module 'tx_state' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_state.vhd:930]
INFO: [Synth 8-3354] encoded FSM with state register 'reg_state_reg' using encoding 'one-hot' in module 'vc709_pcie_x8_gen3_pcie_init_ctrl_7vx'
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'vc709_pcie_x8_gen3_rxeq_scan'
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_tx_reg' using encoding 'one-hot' in module 'vc709_pcie_x8_gen3_pipe_eq'
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_rx_reg' using encoding 'one-hot' in module 'vc709_pcie_x8_gen3_pipe_eq'
INFO: [Synth 8-3354] encoded FSM with state register 'pio_rx_sm_64.state_reg' using encoding 'one-hot' in module 'PIO_RX_ENGINE'
INFO: [Synth 8-3354] encoded FSM with state register 'updt_cs_reg' using encoding 'one-hot' in module 'axi_sg_updt_sm'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ten_gig_eth_pcs_pma_v3_0_tx_pcs_fsm'
INFO: [Synth 8-3354] encoded FSM with state register 'mcp1_state_reg' using encoding 'one-hot' in module 'ten_gig_eth_pcs_pma_v3_0_rx_block_lock_fsm'
INFO: [Synth 8-3354] encoded FSM with state register 'mcp1_state_reg' using encoding 'one-hot' in module 'ten_gig_eth_pcs_pma_v3_0_rx_ber_mon_fsm'
INFO: [Synth 8-3354] encoded FSM with state register 'mcp1_state_reg' using encoding 'one-hot' in module 'ten_gig_eth_pcs_pma_v3_0_rx_pcs_fsm'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ten_gig_eth_pcs_pma_v3_0_idle_delete'
INFO: [Synth 8-3354] encoded FSM with state register 'axi_tx_state_reg' using encoding 'one-hot' in module 'axi_tx_xgmac'
INFO: [Synth 8-3969] The signal queue_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal queue_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (2 address bits)* is shallow.
INFO: [Synth 8-3969] The signal queue_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (7 address bits)* is shallow.
Report RTL Partitions: 
-----+------------------------------+-----------+---------
     |RTL Partition                 |Replication|Instances
-----+------------------------------+-----------+---------
1    |ten_gig_eth_pcs_pma_ip_block  |          4|    16255
2    |ten_gig_eth_mac_ip_block      |          4|    18537
3    |network_module__xdcDup__1__GC0|          1|     2122
4    |network_module__xdcDup__2__GC0|          1|     2122
5    |network_module__xdcDup__3__GC0|          1|     2122
6    |network_module__GC0           |          1|     2122
7    |vc709_reference_nic__GCB0     |          1|    42144
8    |vc709_reference_nic__GCB1     |          1|     5067
9    |axi_dma_0                     |          1|    20311
-----+------------------------------+-----------+---------

---------------------------------------------------------------------------------
Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1761-2
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB8 0 RAMB16 0 RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:11:52 ; elapsed = 00:11:48 . Memory (MB): peak = 1803.656 ; gain = 1689.152
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\gt_rxc_d1_reg[7] ) is unused and will be removed from module reg__1480.
WARNING: [Synth 8-3332] Sequential element (\gt_rxc_d1_reg[6] ) is unused and will be removed from module reg__1480.
WARNING: [Synth 8-3332] Sequential element (\gt_rxc_d1_reg[5] ) is unused and will be removed from module reg__1480.
WARNING: [Synth 8-3332] Sequential element (\gt_rxc_d1_reg[4] ) is unused and will be removed from module reg__1480.
WARNING: [Synth 8-3332] Sequential element (\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[5] ) is unused and will be removed from module reg__459.
WARNING: [Synth 8-3332] Sequential element (\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[4] ) is unused and will be removed from module reg__459.
WARNING: [Synth 8-3332] Sequential element (\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[3] ) is unused and will be removed from module reg__459.
WARNING: [Synth 8-3332] Sequential element (\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[2] ) is unused and will be removed from module reg__459.
WARNING: [Synth 8-3332] Sequential element (\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[1] ) is unused and will be removed from module reg__459.
WARNING: [Synth 8-3332] Sequential element (\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[0] ) is unused and will be removed from module reg__459.
WARNING: [Synth 8-3332] Sequential element (\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[5] ) is unused and will be removed from module reg__460.
WARNING: [Synth 8-3332] Sequential element (\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[4] ) is unused and will be removed from module reg__460.
WARNING: [Synth 8-3332] Sequential element (\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[3] ) is unused and will be removed from module reg__460.
WARNING: [Synth 8-3332] Sequential element (\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[2] ) is unused and will be removed from module reg__460.
WARNING: [Synth 8-3332] Sequential element (\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[1] ) is unused and will be removed from module reg__460.
WARNING: [Synth 8-3332] Sequential element (\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[0] ) is unused and will be removed from module reg__460.
WARNING: [Synth 8-3332] Sequential element (\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[5] ) is unused and will be removed from module axi_dma_register.
WARNING: [Synth 8-3332] Sequential element (\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[4] ) is unused and will be removed from module axi_dma_register.
WARNING: [Synth 8-3332] Sequential element (\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[3] ) is unused and will be removed from module axi_dma_register.
WARNING: [Synth 8-3332] Sequential element (\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[2] ) is unused and will be removed from module axi_dma_register.
WARNING: [Synth 8-3332] Sequential element (\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[1] ) is unused and will be removed from module axi_dma_register.
WARNING: [Synth 8-3332] Sequential element (\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[0] ) is unused and will be removed from module axi_dma_register.
WARNING: [Synth 8-3332] Sequential element (\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[5] ) is unused and will be removed from module axi_dma_register.
WARNING: [Synth 8-3332] Sequential element (\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[4] ) is unused and will be removed from module axi_dma_register.
WARNING: [Synth 8-3332] Sequential element (\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[3] ) is unused and will be removed from module axi_dma_register.
WARNING: [Synth 8-3332] Sequential element (\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[2] ) is unused and will be removed from module axi_dma_register.
WARNING: [Synth 8-3332] Sequential element (\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[1] ) is unused and will be removed from module axi_dma_register.
WARNING: [Synth 8-3332] Sequential element (\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[0] ) is unused and will be removed from module axi_dma_register.
WARNING: [Synth 8-3332] Sequential element (\I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i_reg ) is unused and will be removed from module reg__706.
WARNING: [Synth 8-3332] Sequential element (\I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i_reg ) is unused and will be removed from module reg__707.
WARNING: [Synth 8-3332] Sequential element (\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i_reg ) is unused and will be removed from module reg__713.
WARNING: [Synth 8-3332] Sequential element (\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i_reg ) is unused and will be removed from module reg__714.
INFO: [Synth 8-3888] merging register 'GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg_reg' into 'I_WRESP_STATUS_FIFO/sig_init_reg_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:242]
INFO: [Synth 8-3888] merging register 'GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg2_reg' into 'I_WRESP_STATUS_FIFO/sig_init_reg2_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:243]
WARNING: [Synth 8-3332] Sequential element (\sig_input_dsa_reg_reg[5] ) is unused and will be removed from module reg__841.
WARNING: [Synth 8-3332] Sequential element (\sig_input_dsa_reg_reg[4] ) is unused and will be removed from module reg__841.
WARNING: [Synth 8-3332] Sequential element (\sig_input_dsa_reg_reg[3] ) is unused and will be removed from module reg__841.
WARNING: [Synth 8-3332] Sequential element (\sig_input_dsa_reg_reg[2] ) is unused and will be removed from module reg__841.
WARNING: [Synth 8-3332] Sequential element (\sig_input_dsa_reg_reg[1] ) is unused and will be removed from module reg__841.
WARNING: [Synth 8-3332] Sequential element (\sig_input_dsa_reg_reg[5] ) is unused and will be removed from module axi_datamover_ibttcc.
WARNING: [Synth 8-3332] Sequential element (\sig_input_dsa_reg_reg[4] ) is unused and will be removed from module axi_datamover_ibttcc.
WARNING: [Synth 8-3332] Sequential element (\sig_input_dsa_reg_reg[3] ) is unused and will be removed from module axi_datamover_ibttcc.
WARNING: [Synth 8-3332] Sequential element (\sig_input_dsa_reg_reg[2] ) is unused and will be removed from module axi_datamover_ibttcc.
WARNING: [Synth 8-3332] Sequential element (\sig_input_dsa_reg_reg[1] ) is unused and will be removed from module axi_datamover_ibttcc.
INFO: [Synth 8-3888] merging register 'sig_stop_request_reg' into 'sig_sready_stop_reg_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_skid_buf.vhd:209]
WARNING: [Synth 8-3332] Sequential element (\I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i_reg ) is unused and will be removed from module reg__854.
WARNING: [Synth 8-3332] Sequential element (\I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i_reg ) is unused and will be removed from module reg__855.
WARNING: [Synth 8-3332] Sequential element (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_error_reg_out_reg ) is unused and will be removed from module reg__879.
WARNING: [Synth 8-3332] Sequential element (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i_reg ) is unused and will be removed from module reg__881.
WARNING: [Synth 8-3332] Sequential element (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i_reg ) is unused and will be removed from module reg__882.
INFO: [Synth 8-3888] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_reset_reg_reg' into 'I_DRE_CNTL_FIFO/sig_init_reg_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:249]
INFO: [Synth 8-3888] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_stop_request_reg' into 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:244]
WARNING: [Synth 8-3332] Sequential element (\I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gae.ram_aempty_i_reg ) is unused and will be removed from module reg__912.
WARNING: [Synth 8-3332] Sequential element (\I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/gwa.WR_ACK_reg ) is unused and will be removed from module reg__672.
WARNING: [Synth 8-3332] Sequential element (\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gae.ram_aempty_i_reg ) is unused and will be removed from module reg__4243.
WARNING: [Synth 8-3332] Sequential element (\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg ) is unused and will be removed from module reg__4242.
WARNING: [Synth 8-3332] Sequential element (\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gvep1.ram_valid_d2_reg ) is unused and will be removed from module reg__4241.
WARNING: [Synth 8-3332] Sequential element (\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i_reg ) is unused and will be removed from module reg__4239.
WARNING: [Synth 8-3332] Sequential element (\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg ) is unused and will be removed from module reg__4238.
WARNING: [Synth 8-3332] Sequential element (\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_reg[6] ) is unused and will be removed from module reg__4236.
WARNING: [Synth 8-3332] Sequential element (\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_reg[5] ) is unused and will be removed from module reg__4236.
WARNING: [Synth 8-3332] Sequential element (\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_reg[4] ) is unused and will be removed from module reg__4236.
WARNING: [Synth 8-3332] Sequential element (\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_reg[3] ) is unused and will be removed from module reg__4236.
WARNING: [Synth 8-3332] Sequential element (\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_reg[2] ) is unused and will be removed from module reg__4236.
WARNING: [Synth 8-3332] Sequential element (\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_reg[1] ) is unused and will be removed from module reg__4236.
WARNING: [Synth 8-3332] Sequential element (\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_reg[0] ) is unused and will be removed from module reg__4236.
WARNING: [Synth 8-3332] Sequential element (\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/gwa.WR_ACK_reg ) is unused and will be removed from module reg__4232.
INFO: [Synth 8-3888] merging register 'ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_stop_request_reg' into 'ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sready_stop_reg_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_skid_buf.vhd:209]
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31] ) is unused and will be removed from module reg__4263.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[29] ) is unused and will be removed from module reg__4263.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[28] ) is unused and will be removed from module reg__4263.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[27] ) is unused and will be removed from module reg__4263.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26] ) is unused and will be removed from module reg__4263.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] ) is unused and will be removed from module reg__4263.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24] ) is unused and will be removed from module reg__4263.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] ) is unused and will be removed from module reg__4263.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] ) is unused and will be removed from module reg__4263.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20] ) is unused and will be removed from module reg__4263.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19] ) is unused and will be removed from module reg__4263.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18] ) is unused and will be removed from module reg__4263.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17] ) is unused and will be removed from module reg__4263.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16] ) is unused and will be removed from module reg__4263.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15] ) is unused and will be removed from module reg__4263.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14] ) is unused and will be removed from module reg__4263.
WARNING: [Synth 8-3332] Sequential element (\I_ADDR_CNTL/sig_next_cache_reg_reg[3] ) is unused and will be removed from module reg__742.
WARNING: [Synth 8-3332] Sequential element (\I_ADDR_CNTL/sig_next_cache_reg_reg[2] ) is unused and will be removed from module reg__742.
WARNING: [Synth 8-3332] Sequential element (\I_ADDR_CNTL/sig_next_cache_reg_reg[1] ) is unused and will be removed from module reg__742.
WARNING: [Synth 8-3332] Sequential element (\I_ADDR_CNTL/sig_next_cache_reg_reg[0] ) is unused and will be removed from module reg__742.
WARNING: [Synth 8-3332] Sequential element (\I_ADDR_CNTL/sig_next_user_reg_reg[3] ) is unused and will be removed from module reg__743.
WARNING: [Synth 8-3332] Sequential element (\I_ADDR_CNTL/sig_next_user_reg_reg[2] ) is unused and will be removed from module reg__743.
WARNING: [Synth 8-3332] Sequential element (\I_ADDR_CNTL/sig_next_user_reg_reg[1] ) is unused and will be removed from module reg__743.
WARNING: [Synth 8-3332] Sequential element (\I_ADDR_CNTL/sig_next_user_reg_reg[0] ) is unused and will be removed from module reg__743.
INFO: [Synth 8-3888] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:242]
INFO: [Synth 8-3888] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:243]
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31] ) is unused and will be removed from module axi_datamover_s2mm_full_wrap.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[29] ) is unused and will be removed from module axi_datamover_s2mm_full_wrap.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[28] ) is unused and will be removed from module axi_datamover_s2mm_full_wrap.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[27] ) is unused and will be removed from module axi_datamover_s2mm_full_wrap.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26] ) is unused and will be removed from module axi_datamover_s2mm_full_wrap.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] ) is unused and will be removed from module axi_datamover_s2mm_full_wrap.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24] ) is unused and will be removed from module axi_datamover_s2mm_full_wrap.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] ) is unused and will be removed from module axi_datamover_s2mm_full_wrap.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] ) is unused and will be removed from module axi_datamover_s2mm_full_wrap.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20] ) is unused and will be removed from module axi_datamover_s2mm_full_wrap.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19] ) is unused and will be removed from module axi_datamover_s2mm_full_wrap.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18] ) is unused and will be removed from module axi_datamover_s2mm_full_wrap.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17] ) is unused and will be removed from module axi_datamover_s2mm_full_wrap.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16] ) is unused and will be removed from module axi_datamover_s2mm_full_wrap.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
INFO: [Synth 8-3888] merging register 'GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_fifo.vhd:213]
INFO: [Synth 8-3888] merging register 'GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_fifo.vhd:214]
INFO: [Synth 8-3888] merging register 'GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_fifo.vhd:213]
INFO: [Synth 8-3888] merging register 'GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_fifo.vhd:214]
INFO: [Synth 8-3888] merging register 'GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg' into 'GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_fifo.vhd:213]
INFO: [Synth 8-3888] merging register 'GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg' into 'GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_fifo.vhd:214]
INFO: [Synth 8-3888] merging register 'GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg_reg' into 'GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_fifo.vhd:213]
INFO: [Synth 8-3888] merging register 'GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2_reg' into 'GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_fifo.vhd:214]
INFO: [Synth 8-3888] merging register 'GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_reg' into 'GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_wrdata_cntl.vhd:704]
INFO: [Synth 8-3888] merging register 'GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly1_reg' into 'GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly1_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_wrdata_cntl.vhd:2136]
INFO: [Synth 8-3888] merging register 'GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly2_reg' into 'GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly2_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_wrdata_cntl.vhd:2080]
INFO: [Synth 8-3888] merging register 'GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly3_reg' into 'GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly3_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_wrdata_cntl.vhd:2054]
INFO: [Synth 8-3888] merging register 'GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_cmd_cmplt_reg_reg' into 'GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_eof_reg_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_wrdata_cntl.vhd:1681]
INFO: [Synth 8-3888] merging register 'I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1_reg' into 'I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/soft_reset_d1_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_reset.vhd:254]
INFO: [Synth 8-3888] merging register 'I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.mm2s_pending_ptr_updt_reg' into 'I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_data_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_mm2s_sg_if.vhd:914]
INFO: [Synth 8-3888] merging register 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:242]
INFO: [Synth 8-3888] merging register 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:243]
INFO: [Synth 8-3888] merging register 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' into 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:242]
INFO: [Synth 8-3888] merging register 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_rd_xfer_cmplt_reg' into 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_last_mmap_dbeat_reg_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:710]
INFO: [Synth 8-3888] merging register 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg_reg' into 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:242]
INFO: [Synth 8-3888] merging register 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg_reg' into 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_skid_buf.vhd:214]
INFO: [Synth 8-3888] merging register 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_stop_request_reg' into 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_sready_stop_reg_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_skid_buf.vhd:209]
INFO: [Synth 8-3888] merging register 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2_reg' into 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:243]
WARNING: [Synth 8-115] binding instance 'i_15' in module 'partition' to reference 'logic__4427' which has no pins
INFO: [Synth 8-3888] merging register 'ieee_registers_i/common_reg_block/reg_1_8_10/re_prev_reg' into 'ieee_registers_i/common_reg_block/reg_1_8_11/re_prev_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:148]
INFO: [Synth 8-3888] merging register 'ieee_registers_i/common_reg_block/reg_3_8_10/re_prev_reg' into 'ieee_registers_i/common_reg_block/reg_3_8_11/re_prev_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:148]
INFO: [Synth 8-3888] merging register 'ieee_registers_i/common_reg_block/reg_3_33_14/re_prev_reg' into 'ieee_registers_i/common_reg_block/reg_3_33_15/re_prev_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:148]
INFO: [Synth 8-3888] merging register 'ieee_registers_i/common_reg_block/reg_3_33_13_8/re_prev_reg' into 'ieee_registers_i/common_reg_block/reg_3_33_15/re_prev_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:148]
INFO: [Synth 8-3888] merging register 'ieee_registers_i/common_reg_block/reg_3_33_7_0/re_prev_reg' into 'ieee_registers_i/common_reg_block/reg_3_33_15/re_prev_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:148]
WARNING: [Synth 8-3936] Found unconnected internal register 'drp_ipif_i/ipif_addr_dclk_reg' and it is trimmed from '16' to '9' bits. [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_drp_ipif.v:195]
INFO: [Synth 8-3888] merging register 'ifg_control_inst/axi_eof_reg_reg' into 'state_inst/axi_eof_d1_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_ifg_control.vhd:407]
WARNING: [Synth 8-3917] design vc709_reference_nic has port sfp_tx_disable[3] driven by constant 0
WARNING: [Synth 8-3917] design vc709_reference_nic has port sfp_tx_disable[2] driven by constant 0
WARNING: [Synth 8-3917] design vc709_reference_nic has port sfp_tx_disable[1] driven by constant 0
WARNING: [Synth 8-3917] design vc709_reference_nic has port sfp_tx_disable[0] driven by constant 0
WARNING: [Synth 8-3331] design vc709_reference_nic has unconnected port button_east
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:12:12 ; elapsed = 00:12:08 . Memory (MB): peak = 1803.656 ; gain = 1689.152
---------------------------------------------------------------------------------

INFO: [Synth 8-3967] The signal GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
INFO: [Synth 8-3967] The signal inst/output_queues[0].metadata_fifo/fifo/queue_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
INFO: [Synth 8-3967] The signal inst/output_queues[1].metadata_fifo/fifo/queue_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
INFO: [Synth 8-3967] The signal inst/output_queues[2].metadata_fifo/fifo/queue_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
INFO: [Synth 8-3967] The signal inst/output_queues[3].metadata_fifo/fifo/queue_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
INFO: [Synth 8-3967] The signal inst/output_queues[4].metadata_fifo/fifo/queue_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
Removed BRAM instance from module nf10_input_arbiter_0 due to constant propagation
Removed BRAM instance from module nf10_input_arbiter_0 due to constant propagation
Removed 2 RAM instances from module nf10_input_arbiter_0 due to constant propagation
Removed BRAM instance from module nf10_input_arbiter_0 due to constant propagation
Removed BRAM instance from module nf10_input_arbiter_0 due to constant propagation
Removed 2 RAM instances from module nf10_input_arbiter_0 due to constant propagation
Removed BRAM instance from module nf10_input_arbiter_0 due to constant propagation
Removed BRAM instance from module nf10_input_arbiter_0 due to constant propagation
Removed 2 RAM instances from module nf10_input_arbiter_0 due to constant propagation
Removed BRAM instance from module nf10_input_arbiter_0 due to constant propagation
Removed BRAM instance from module nf10_input_arbiter_0 due to constant propagation
Removed 2 RAM instances from module nf10_input_arbiter_0 due to constant propagation
Removed BRAM instance from module nf10_input_arbiter_0 due to constant propagation
Removed BRAM instance from module nf10_input_arbiter_0 due to constant propagation
Removed 2 RAM instances from module nf10_input_arbiter_0 due to constant propagation
Removed BRAM instance from module nf10_nic_output_port_lookup_0 due to constant propagation
Removed BRAM instance from module nf10_nic_output_port_lookup_0 due to constant propagation
Removed 2 RAM instances from module nf10_nic_output_port_lookup_0 due to constant propagation
Removed BRAM instance from module nf10_bram_output_queues_0 due to constant propagation
Removed BRAM instance from module nf10_bram_output_queues_0 due to constant propagation
Removed 2 RAM instances from module nf10_bram_output_queues_0 due to constant propagation
Removed BRAM instance from module nf10_bram_output_queues_0 due to constant propagation
Removed BRAM instance from module nf10_bram_output_queues_0 due to constant propagation
Removed 2 RAM instances from module nf10_bram_output_queues_0 due to constant propagation
Removed BRAM instance from module nf10_bram_output_queues_0 due to constant propagation
Removed BRAM instance from module nf10_bram_output_queues_0 due to constant propagation
Removed 2 RAM instances from module nf10_bram_output_queues_0 due to constant propagation
Removed BRAM instance from module nf10_bram_output_queues_0 due to constant propagation
Removed BRAM instance from module nf10_bram_output_queues_0 due to constant propagation
Removed 2 RAM instances from module nf10_bram_output_queues_0 due to constant propagation
Removed BRAM instance from module nf10_bram_output_queues_0 due to constant propagation
Removed BRAM instance from module nf10_bram_output_queues_0 due to constant propagation
Removed 2 RAM instances from module nf10_bram_output_queues_0 due to constant propagation
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_inst_3i_5/\rx_interface_i/force_tlast_to_fifo_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_inst_2i_4/\rx_interface_i/force_tlast_to_fifo_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_inst_1i_3/\rx_interface_i/force_tlast_to_fifo_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_inst_0i_2/\rx_interface_i/force_tlast_to_fifo_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\cc_inst/processor/sync_sleep_flop )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\cc_inst/in_port_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/tkeep_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_64.data_start_loc_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\pcie_app_7vx_i/PIO_i/PIO_EP/EP_INTR_CTRL/cfg_interrupt_msix_data_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\pcie_app_7vx_i/PIO_i/PIO_EP/EP_INTR_CTRL/cfg_interrupt_msi_int_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\pcie_app_7vx_i/PIO_i/PIO_EP/EP_INTR_CTRL/cfg_interrupt_int_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/dword_count_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_64.pcie_cq_np_req_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tuser_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_rq_tdata_reg[62] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/tkeep_qq_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ten_gig_eth_mac_ip_block:/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/data_bytes_ctrl_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ten_gig_eth_mac_ip_block:/\ten_gig_eth_mac_ip_core/xgmac_inst /\rsgen/detect_link_fail/seq_cnt_rst_val_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ten_gig_eth_mac_ip_block:/\ten_gig_eth_mac_ip_core/xgmac_inst /\rsgen/detect_link_fail/seq_cnt_inc_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ten_gig_eth_mac_ip_block:/\ten_gig_eth_mac_ip_core/xgmac_inst /txgen/tx_controller_inst/\state_inst/reg_next_terminate_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ten_gig_eth_mac_ip_block:/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/full_bytes_ctrl_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ten_gig_eth_mac_ip_block:/\ten_gig_eth_mac_ip_core/xgmac_inst /txgen/\config_sync_i/G_ASYNC.tx_1588_inband_cmd_enable_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ten_gig_eth_pcs_pma_ip_block:/\ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i /\rx_pcs_i/rx_decoder_i /\mcp1_dec_c4_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ten_gig_eth_pcs_pma_ip_block:/\ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[0] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:14:06 ; elapsed = 00:14:05 . Memory (MB): peak = 1803.656 ; gain = 1689.152
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] Empty to list for constraint at line 55 of /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc. [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:55]
WARNING: [Synth 8-3321] Empty to list for constraint at line 55 of /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc. [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:55]
WARNING: [Synth 8-3321] Empty to list for constraint at line 55 of /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc. [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:55]
WARNING: [Synth 8-3321] Empty to list for constraint at line 55 of /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc. [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:55]
WARNING: [Synth 8-3321] Empty to list for constraint at line 56 of /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc. [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:56]
WARNING: [Synth 8-3321] Empty to list for constraint at line 56 of /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc. [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:56]
WARNING: [Synth 8-3321] Empty to list for constraint at line 56 of /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc. [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:56]
WARNING: [Synth 8-3321] Empty to list for constraint at line 56 of /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc. [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:56]
WARNING: [Synth 8-3321] The argument for option -from is not a valid pin for constraint at line 87 of /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc. [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:87]
WARNING: [Synth 8-3321] The argument for option -from is not a valid pin for constraint at line 87 of /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc. [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:87]
WARNING: [Synth 8-3321] The argument for option -from is not a valid pin for constraint at line 87 of /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc. [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:87]
WARNING: [Synth 8-3321] The argument for option -from is not a valid pin for constraint at line 87 of /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc. [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:87]
WARNING: [Synth 8-3321] The argument for option -from is not a valid pin for constraint at line 88 of /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc. [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:88]
WARNING: [Synth 8-3321] The argument for option -from is not a valid pin for constraint at line 88 of /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc. [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:88]
WARNING: [Synth 8-3321] The argument for option -from is not a valid pin for constraint at line 88 of /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc. [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:88]
WARNING: [Synth 8-3321] The argument for option -from is not a valid pin for constraint at line 88 of /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc. [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:88]
info: Moved 3 constraints on hierarchical pins to their respective driving/loading pins:
             i_0/vc709_pcie_x8_gen3_i/inst/pipe_txoutclk_out to {i_0/vc709_pcie_x8_gen3_i/inst/\gt_top.gt_top_i/pipe_wrapper_i /\pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i /TXOUTCLK}
             i_0/vc709_pcie_x8_gen3_i/inst/user_clk to {i_0/\ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1 /O}
             i_0/vc709_pcie_x8_gen3_i/inst/pipe_rxoutclk_out[0] to {i_0/vc709_pcie_x8_gen3_i/inst/\gt_top.gt_top_i/pipe_wrapper_i /\pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i /RXOUTCLK}
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:14:40 ; elapsed = 00:14:39 . Memory (MB): peak = 2120.406 ; gain = 2005.902
---------------------------------------------------------------------------------

info: (0) optimizing '\network_inst_0/ten_gig_eth_pcs_pma_inst /inst/gt0_rxresetdone_i_rega_reg/D' (path group default) @ -1359.1ps(1/1) (0 secs)
info: start optimizing equally critical endpoints ...
info: done optimizing (1) equally critical endpoints.
info: done optimizing path group default
info: start optimizing sub-critical range ...
info: done optimizing sub-critical range for path group default.
info: done optimizing sub-critical range.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:14:47 ; elapsed = 00:14:46 . Memory (MB): peak = 2120.406 ; gain = 2005.902
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Start control sets optimization
INFO: [Synth 8-4428] Reached the limit for maximum flops that can be modified (649). You can increase this by setting the parameter controlSetsOptMaxFlops
Finished control sets optimization. Modified 649 flops. Number of control sets: before: 609 after: 387
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:19:48 ; elapsed = 00:19:50 . Memory (MB): peak = 2128.934 ; gain = 2014.430
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Final Netlist Cleanup
---------------------------------------------------------------------------------
design pcie3_7x_v2_1_pcie_3_0_7vx has 20 max_fanout violations cannot be satisfied

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3200] design has 18 instantiated BUFGs while the limit is 12
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:21:56 ; elapsed = 00:22:00 . Memory (MB): peak = 2128.934 ; gain = 2014.430
---------------------------------------------------------------------------------

Report Check Netlist: 
-----+-----------------+------+--------+------+-----------------
     |Item             |Errors|Warnings|Status|Description      
-----+-----------------+------+--------+------+-----------------
1    |multi_driven_nets|     0|       0|Passed|Multi driven nets
-----+-----------------+------+--------+------+-----------------

---------------------------------------------------------------------------------
Start renaming generated instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:21:57 ; elapsed = 00:22:01 . Memory (MB): peak = 2128.934 ; gain = 2014.430
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:22:16 ; elapsed = 00:22:20 . Memory (MB): peak = 2128.934 ; gain = 2014.430
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Writing Synthesis Report
---------------------------------------------------------------------------------
Report BlackBoxes: 
-----+-------------+---------
     |BlackBox name|Instances
-----+-------------+---------
-----+-------------+---------
Report Cell Usage: 
-----+---------------+-----
     |Cell           |Count
-----+---------------+-----
1    |BUFG           |    9
2    |BUFGCTRL_1     |    1
3    |BUFH           |    4
4    |BUFHCE_1       |    1
5    |CARRY4         |  639
6    |GTHE2_CHANNEL_1|    8
7    |GTHE2_CHANNEL_2|    4
8    |GTHE2_COMMON   |    3
9    |IBUFDS_GTE2    |    2
10   |INV            |    2
11   |LUT1           | 2462
12   |LUT2           | 3973
13   |LUT3           | 4469
14   |LUT4           | 3728
15   |LUT5           | 5877
16   |LUT6           |13367
17   |LUT6_2         |   47
18   |MMCME2_ADV     |    1
19   |MMCME2_BASE    |    1
20   |MUXCY          |  269
21   |MUXCY_L        |  264
22   |MUXF7          |  279
23   |MUXF8          |    8
24   |PCIE_3_0       |    1
25   |RAM16X1D       |  552
26   |RAM32M         |  116
27   |RAM64M         |    2
28   |RAMB18E1_1     |    5
29   |RAMB18E1_2     |    8
30   |RAMB18E1_3     |    8
31   |RAMB18E1_4     |    4
32   |RAMB36         |    4
33   |RAMB36E1_1     |   34
34   |RAMB36E1_2     |    1
35   |RAMB36E1_3     |    1
36   |RAMB36E1_4     |    2
37   |RAMB36E1_5     |   16
38   |RAMB36E1_6     |    2
39   |SRL16          |  736
40   |SRL16E         |   77
41   |SRLC16E        |  108
42   |XORCY          |   70
43   |FD             |   47
44   |FDCE           | 1753
45   |FDE            |  552
46   |FDPE           |  327
47   |FDR            |   32
48   |FDRE           |28402
49   |FDS            |   45
50   |FDSE           | 1265
51   |IBUF           |   29
52   |IBUFGDS        |    1
53   |IOBUF          |    2
54   |OBUF           |   38
-----+---------------+-----
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:22:19 ; elapsed = 00:22:23 . Memory (MB): peak = 2128.934 ; gain = 2014.430
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 6518 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:22:19 ; elapsed = 00:22:23 . Memory (MB): peak = 2128.934 ; gain = 2014.430
INFO: [Netlist 29-17] Analyzing 2512 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2442 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 195 instances
  FD => FDCE: 47 instances
  FDE => FDCE: 552 instances
  FDR => FDRE: 32 instances
  FDS => FDSE: 45 instances
  IBUFGDS => IBUFDS: 1 instances
  INV => LUT1: 2 instances
  IOBUF => IOBUF (OBUFT, IBUF): 2 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 47 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances
  RAM16X1D => RAM16X1D (RAMD32, RAMD32, GND): 552 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 116 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances
  RAMB36 => RAMB36E1: 4 instances
  SRL16 => SRL16E: 736 instances
  SRLC16E => SRL16E: 108 instances

Phase 0 | Netlist Checksum: 563ff2fe
1276 Infos, 494 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:22:45 ; elapsed = 00:22:49 . Memory (MB): peak = 2544.398 ; gain = 2367.422
# write_checkpoint vc709_reference_nic.dcp
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2544.398 ; gain = 0.000
# report_utilization -file vc709_reference_nic_utilization_synth.rpt -pb vc709_reference_nic_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2544.398 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Sep 30 15:38:33 2013...
