#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun Dec 15 20:28:31 2024
# Process ID: 19600
# Current directory: E:/model/bighw/bighw.runs/synth_1
# Command line: vivado.exe -log snake_top.vds -mode batch -messageDb vivado.pb -notrace -source snake_top.tcl
# Log file: E:/model/bighw/bighw.runs/synth_1/snake_top.vds
# Journal file: E:/model/bighw/bighw.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source snake_top.tcl -notrace
Command: synth_design -top snake_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32892 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 305.500 ; gain = 98.039
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'snake_top' [E:/model/bighw/bighw.srcs/sources_1/new/snake_top.v:1]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [E:/model/bighw/bighw.srcs/sources_1/new/clkdiv.v:1]
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (1#1) [E:/model/bighw/bighw.srcs/sources_1/new/clkdiv.v:1]
INFO: [Synth 8-638] synthesizing module 'vga' [E:/model/bighw/bighw.srcs/sources_1/new/vga.v:2]
	Parameter hpixels bound to: 10'b1100100000 
	Parameter vlines bound to: 10'b1000001001 
	Parameter hbp bound to: 10'b0010010000 
	Parameter hfp bound to: 10'b1100010000 
	Parameter vbp bound to: 10'b0000011111 
	Parameter vfp bound to: 10'b0111111111 
INFO: [Synth 8-256] done synthesizing module 'vga' (2#1) [E:/model/bighw/bighw.srcs/sources_1/new/vga.v:2]
INFO: [Synth 8-638] synthesizing module 'snake' [E:/model/bighw/bighw.srcs/sources_1/new/snake.v:1]
	Parameter hbp bound to: 10'b0010010000 
	Parameter vbp bound to: 10'b0000011111 
	Parameter h_begin bound to: 100 - type: integer 
	Parameter v_begin bound to: 300 - type: integer 
	Parameter h_diff bound to: 100 - type: integer 
	Parameter v_diff bound to: 240 - type: integer 
	Parameter h_lose bound to: 256 - type: integer 
	Parameter v_lose bound to: 224 - type: integer 
	Parameter h_start bound to: 240 - type: integer 
	Parameter v_start bound to: 134 - type: integer 
	Parameter pass_diff bound to: 200 - type: integer 
	Parameter length bound to: 20 - type: integer 
INFO: [Synth 8-226] default block is never used [E:/model/bighw/bighw.srcs/sources_1/new/snake.v:463]
INFO: [Synth 8-256] done synthesizing module 'snake' (3#1) [E:/model/bighw/bighw.srcs/sources_1/new/snake.v:1]
INFO: [Synth 8-638] synthesizing module 'keyin' [E:/model/bighw/bighw.srcs/sources_1/new/keyin.v:1]
	Parameter xd bound to: 21'b111101000010010000000 
INFO: [Synth 8-155] case statement is not full and has no default [E:/model/bighw/bighw.srcs/sources_1/new/keyin.v:25]
INFO: [Synth 8-256] done synthesizing module 'keyin' (4#1) [E:/model/bighw/bighw.srcs/sources_1/new/keyin.v:1]
WARNING: [Synth 8-689] width (5) of port connection 'key' does not match port width (8) of module 'keyin' [E:/model/bighw/bighw.srcs/sources_1/new/snake_top.v:49]
INFO: [Synth 8-638] synthesizing module 'keyboard' [E:/model/bighw/bighw.srcs/sources_1/new/keyboard.v:1]
	Parameter xd bound to: 21'b111101000010010000000 
INFO: [Synth 8-256] done synthesizing module 'keyboard' (5#1) [E:/model/bighw/bighw.srcs/sources_1/new/keyboard.v:1]
INFO: [Synth 8-638] synthesizing module 'scoring' [E:/model/bighw/bighw.srcs/sources_1/new/scoring.v:1]
INFO: [Synth 8-256] done synthesizing module 'scoring' (6#1) [E:/model/bighw/bighw.srcs/sources_1/new/scoring.v:1]
WARNING: [Synth 8-350] instance 'U6' of module 'scoring' requires 5 connections, but only 4 given [E:/model/bighw/bighw.srcs/sources_1/new/snake_top.v:58]
INFO: [Synth 8-638] synthesizing module 'word' [E:/model/bighw/bighw.srcs/sources_1/new/word.v:1]
	Parameter data bound to: 4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000111000000000000000000000000111000000000000000000001100000000001111000000000000000000000001111000000000000000001111000111100000011111000000000000000000000001111000000000000000000011110000000011111000000000000000000000011111000000000000000001111000111100000111100000000000000000000000011110111000000000000001111100000000111100000000000000000000000111100000000011000000011111001111100001110000000000000000000000000111101111100000000000011110000000001111000000000000000000000001111000000001111000000011110001111000111100001100000000000000110001111001111100000000001111000000000011110000110000111111111111111111111111111111000000111100011100001110000111100000000000011110011110001111100000000011110000000000111100011110000111000000000111100000000000000000000111100011111011111111111100111111111111110111100001111000000000111000011111111111111111110000000000000001111000000000000000000000011111111111110000000000000111000001111001111000001111000000011100011111100011110000000000000000000000011110000000000000001110001111111000011100000111000000000000011100001110000001111000000111000111100000111100000000000000111000000111100000111100000011111011001110001111111111111000000000001111000011111111111111000011100011110000001111000000000000001111111111111111111111000000011110110011100011111100111110000110000011111111111111111000000001111001111000000011110000000000000011110000011110000011100000000011111100111001100000011110000001111000111111111111000011000000111111111110000000111100011000000000111100000111100000111000000000111111001111111100011111000000001111001110000011110000111000000111111111000000001111001111000000001111000001111000001110000000000001100011101111000111100000000001111111100000111100011111000001110111100011111111111111111000000011110000011110000011100000000000111001111011100001111000000000001111111000000111000111110000000001110000011100000000000000000000111100000111100000111000000000001110011110111000011110000000000001111100000001110011111000000000111000000000000000000000000000001111111111111111111110000000000011100111001110000111101110000000001111000000011111111100000000011100000111110000000011100000000011110001111111000011100000000001110001110011111111111111110000000011111000000111111110000000001111111111111111111111111100000000111100111111111000111000000011111100011100111111011110000000000001111111000001111111000000000111111111000111100000001111000000001110001111111111000000000000111111000111001110000111100000000000011111110000001111100001100001111110000001111000000011100000000000000111111111111000000000000111110011100011100001111000000000001111111110000011110000011000001110000000011110000000111000000000000011110111101111000000000000111100111000111000011110000000000011100111100001111110000110000000000000001111100000001110000000000001111001111011111000000000001111011110001110000111100000000001110000111000111111110001100000000000111111111000000011100000000000111110011110011111000000000011110111000111100001111000000000111100001110111110111110011000000011111111011110000000111000000000011110000111100011111100000000111011110001110000011110000000001110000000011111000111111110001111111110000111100000001110000000001111000001111000011111111100001110111111111100000111100000000111000000001111000001111111100011111110000001111111111111100000001111100000011110000011111111000011111100111111001111111000000011100000001111100000001111111000011110000000011110000000111000000111100000000111100000001111000000001110000111100000111100000001110000000111100000000000111111000110000000000111100000001110000011110000000001111000000001100000000011000001100000000111000000000000000001100000000000000011110000000000000001111000000011100000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'word' (7#1) [E:/model/bighw/bighw.srcs/sources_1/new/word.v:1]
INFO: [Synth 8-638] synthesizing module 'word1' [E:/model/bighw/bighw.srcs/sources_1/new/word1.v:1]
	Parameter data bound to: 5120'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000001110000000000000000001110000000000000000000000000000000000000011101110000000000000000000000011110000000000000000001110000000000011110000000000000011000000011000111100000000000000000111100000000000001111000000000000000000001111111100000000000000000000001111100000000000000000111100000000001111000001100000001111000001111011100000000000000000011100111111111111111110000000000000000000111101111000000000000000000000011110000000111000000001111000000000111100001111000000011110000111101110000000000000000001110001111100000011110000000000000000000011110111100000000000111000000000111000000111110000000111101111111111111111111100000001111000011100111000110000000000000111000000110000011110000000000000001111011110001110011000000011111111111111111111111111100000011110011100001111000110000000000111100011110011100111100000000000011100000011100011110000000011111111111111111000110011110000001111000011100000011100000000000001110000000000111100111100000000001110001111111111111111000000000001110111100111011111000000000111000011110111111111111111000000111100001111000001111000000000000000000011111111111111111000000000110000111000111000000000000111111111111111011111111000000000000000001110011100011100000000000011110000111000000111001100000000000000000111001111000000000000000000000111000011100000000000001110011100000000111111000000000011000000111011110001110000000000001111000011100000011101111000000001110000000000111100000110000000000000011100001110000000000000000001110000000011111100000000001110000111101111000111000000000000111111111111111111111111110011111111100000000011110000111100000000111011100000111000001100000000000111000000011111111100000000011100011111111100011100110000000011111100111000000111000000000111011111111111111111111111111001111111111100000011100001111000000000011101111111111111111111100000111001110111110001110111100000001111000011100000011100000000000001110011100000000000000000000111011111111111111111111111110000000001111111111101111111111110000011110111111111111111111111000000111100001110000001110000000000000111000001100000000011100000000001111011100111001110000000000000000111111111100111100111100000000111111111111100011100000000000011110000111000000111000000000000011100000111111111111111000000000111100000011100111000000000000001111111110000011100001100000000001111111101110001110000000000001110000011111111111100000000000001110000011100000000111100000000011110000001110011100000000000111111110000000001110001111000000000011111100111000111000000000000111000001110000001110000000000000111000001110000000011100000000001111000000111001110000000000111111111001111111111111111110000000001111000011100011100000000000011100000110000000011100000000000011100000111000000001110000000000111100000111100111000011000011111011100011100011100000000000000001111110001110001110011000000001110011111111111111111000000000001110001111111111111111000000000011110000011100011100001100000110001110000000001110000000000000000111111000111000111011110000000111000111110000001111100000000000111001111110000000011100000000001111000011110001110000110000000000111000000000111000001100000000111111110011111111111111100000011100000011100001111100000000000011101110111000000001110000000000111100001110000111000011000000000011100000000011100001111000000011100111001110001110000000000011110000001111000111100000000000001111110011111111111111000000000011110001111000011100011110000000001110111111111111111111110000011100011110111000111000000000001110000000011110111100000000000000111111001110000000011100000000011111001111000001111111111000000000111011110000111000000000000011110001111011100011100000000000111000000000111111100000000000000011111000111000000001110000000111111111110000000111111111100000000011100000000011100000000000011110000011001110001110001100000011100000000001111100000000000000001111000011100000000111000000111110011110000000000000000000000000001110000000001110000000000011110000001100111000111001111000011100000000001111111000000000000000111000001110000000011100000111110000111111111000000111111110011111111000000000111000000000011110000000000011111111111111110001110000000011111111111110000000000001100000111000011111110000001110000000111111111111111111110001111111100000000011100000000001100000000000001110000000000000001110000001111110000111111111110000000000000011100000011111000000000000000000111111111111111100000000111110000000001110000000000000000000000000111000000000000000111000111111100000000111111111000000000000001110000000111000000000000000000000000000000000000000000001110000000000111000000000000000000000000011100000000000000111001111110000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'word1' (8#1) [E:/model/bighw/bighw.srcs/sources_1/new/word1.v:1]
INFO: [Synth 8-256] done synthesizing module 'snake_top' (9#1) [E:/model/bighw/bighw.srcs/sources_1/new/snake_top.v:1]
WARNING: [Synth 8-3331] design scoring has unconnected port clr
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 344.672 ; gain = 137.211
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 344.672 ; gain = 137.211
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/model/bighw/bighw.srcs/constrs_1/new/snake_xdc.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [E:/model/bighw/bighw.srcs/constrs_1/new/snake_xdc.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/model/bighw/bighw.srcs/constrs_1/new/snake_xdc.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [E:/model/bighw/bighw.srcs/constrs_1/new/snake_xdc.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/model/bighw/bighw.srcs/constrs_1/new/snake_xdc.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [E:/model/bighw/bighw.srcs/constrs_1/new/snake_xdc.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/model/bighw/bighw.srcs/constrs_1/new/snake_xdc.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [E:/model/bighw/bighw.srcs/constrs_1/new/snake_xdc.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/model/bighw/bighw.srcs/constrs_1/new/snake_xdc.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [E:/model/bighw/bighw.srcs/constrs_1/new/snake_xdc.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/model/bighw/bighw.srcs/constrs_1/new/snake_xdc.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [E:/model/bighw/bighw.srcs/constrs_1/new/snake_xdc.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/model/bighw/bighw.srcs/constrs_1/new/snake_xdc.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [E:/model/bighw/bighw.srcs/constrs_1/new/snake_xdc.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/model/bighw/bighw.srcs/constrs_1/new/snake_xdc.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [E:/model/bighw/bighw.srcs/constrs_1/new/snake_xdc.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/model/bighw/bighw.srcs/constrs_1/new/snake_xdc.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/model/bighw/bighw.srcs/constrs_1/new/snake_xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/model/bighw/bighw.srcs/constrs_1/new/snake_xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/snake_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/snake_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 652.027 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 652.027 ; gain = 444.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 652.027 ; gain = 444.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 652.027 ; gain = 444.566
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "vsenable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cs" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt_js" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ishit1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ishit1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rand_y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cs" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt_js" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ishit1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ishit1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rand_y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "red" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "green" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "blue" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "speed" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h_all" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h_all" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ishit1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cnt_xd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PS2Cf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PS2Cf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PS2Df" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PS2Df" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "kb_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'color_reg' [E:/model/bighw/bighw.srcs/sources_1/new/snake.v:56]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 652.027 ; gain = 444.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 22    
	   2 Input     10 Bit       Adders := 32    
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	              100 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               21 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    100 Bit        Muxes := 7     
	   4 Input    100 Bit        Muxes := 4     
	   3 Input    100 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 19    
	   4 Input     10 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 2     
	  11 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
	  10 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clkdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module snake 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 22    
	   2 Input     10 Bit       Adders := 30    
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              100 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    100 Bit        Muxes := 7     
	   4 Input    100 Bit        Muxes := 4     
	   3 Input    100 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 19    
	   4 Input     10 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   5 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
Module keyin 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module keyboard 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module scoring 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 652.027 ; gain = 444.566
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "v_all" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ishit1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U2/vsenable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U4/cnt_xd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "kb_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U5/PS2Df" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U5/PS2Cf" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 652.027 ; gain = 444.566
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 652.027 ; gain = 444.566

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|word        | p_0_out    | 32x128        | LUT            | 
|word1       | p_0_out    | 32x160        | LUT            | 
|snake_top   | p_0_out    | 32x128        | LUT            | 
|snake_top   | p_0_out    | 32x160        | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U3/speed_reg[23]' (FDE) to 'U3/speed_reg[22]'
INFO: [Synth 8-3886] merging instance 'U3/speed_reg[22]' (FDE) to 'U3/speed_reg[21]'
INFO: [Synth 8-3886] merging instance 'U3/speed_reg[21]' (FDE) to 'U3/speed_reg[20]'
INFO: [Synth 8-3886] merging instance 'U3/speed_reg[20]' (FDE) to 'U3/speed_reg[19]'
INFO: [Synth 8-3886] merging instance 'U3/speed_reg[19]' (FDE) to 'U3/speed_reg[18]'
INFO: [Synth 8-3886] merging instance 'U3/speed_reg[18]' (FDE) to 'U3/speed_reg[7]'
INFO: [Synth 8-3886] merging instance 'U3/speed_reg[17]' (FDE) to 'U3/speed_reg[15]'
INFO: [Synth 8-3886] merging instance 'U3/speed_reg[16]' (FDE) to 'U3/speed_reg[8]'
INFO: [Synth 8-3886] merging instance 'U3/speed_reg[15]' (FDE) to 'U3/speed_reg[9]'
INFO: [Synth 8-3886] merging instance 'U3/speed_reg[14]' (FDE) to 'U3/speed_reg[4]'
INFO: [Synth 8-3886] merging instance 'U3/speed_reg[13]' (FDE) to 'U3/speed_reg[11]'
INFO: [Synth 8-3886] merging instance 'U3/speed_reg[11]' (FDE) to 'U3/speed_reg[3]'
INFO: [Synth 8-3886] merging instance 'U3/speed_reg[10]' (FDE) to 'U3/speed_reg[2]'
INFO: [Synth 8-3886] merging instance 'U3/speed_reg[9]' (FDE) to 'U3/speed_reg[5]'
INFO: [Synth 8-3886] merging instance 'U3/speed_reg[8]' (FDE) to 'U3/speed_reg[0]'
INFO: [Synth 8-3886] merging instance 'U3/speed_reg[7]' (FDE) to 'U3/speed_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U3/\speed_reg[6] )
INFO: [Synth 8-3886] merging instance 'U3/speed_reg[5]' (FDE) to 'U3/speed_reg[1]'
INFO: [Synth 8-3886] merging instance 'U3/food_x_reg[0]' (FDE) to 'U3/food_x_reg[1]'
INFO: [Synth 8-3886] merging instance 'U6/seg_data0_reg[7]' (FD) to 'U6/seg_cs_reg[7]'
INFO: [Synth 8-3886] merging instance 'U6/seg_cs_reg[7]' (FD) to 'U6/seg_cs_reg[6]'
INFO: [Synth 8-3886] merging instance 'U6/seg_cs_reg[6]' (FD) to 'U6/seg_cs_reg[5]'
INFO: [Synth 8-3886] merging instance 'U6/seg_cs_reg[5]' (FD) to 'U6/seg_cs_reg[4]'
INFO: [Synth 8-3886] merging instance 'U6/seg_cs_reg[4]' (FD) to 'U6/seg_cs_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U6/seg_cs_reg[3] )
INFO: [Synth 8-3886] merging instance 'U3/food_y_reg[0]' (FDE) to 'U3/food_x_reg[1]'
INFO: [Synth 8-3886] merging instance 'U3/food_y_reg[1]' (FDE) to 'U3/food_x_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U3/\food_x_reg[1] )
INFO: [Synth 8-3886] merging instance 'U3/led_reg[7]' (FD) to 'U3/led_reg[6]'
INFO: [Synth 8-3886] merging instance 'U3/led_reg[6]' (FD) to 'U3/led_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U3/\led_reg[5] )
INFO: [Synth 8-3886] merging instance 'U3/led_reg[4]' (FD) to 'U3/led_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U3/\led_reg[0] )
WARNING: [Synth 8-3332] Sequential element (speed_reg[5]) is unused and will be removed from module snake.
WARNING: [Synth 8-3332] Sequential element (speed_reg[6]) is unused and will be removed from module snake.
WARNING: [Synth 8-3332] Sequential element (speed_reg[7]) is unused and will be removed from module snake.
WARNING: [Synth 8-3332] Sequential element (speed_reg[8]) is unused and will be removed from module snake.
WARNING: [Synth 8-3332] Sequential element (speed_reg[9]) is unused and will be removed from module snake.
WARNING: [Synth 8-3332] Sequential element (speed_reg[10]) is unused and will be removed from module snake.
WARNING: [Synth 8-3332] Sequential element (speed_reg[11]) is unused and will be removed from module snake.
WARNING: [Synth 8-3332] Sequential element (speed_reg[13]) is unused and will be removed from module snake.
WARNING: [Synth 8-3332] Sequential element (speed_reg[14]) is unused and will be removed from module snake.
WARNING: [Synth 8-3332] Sequential element (speed_reg[15]) is unused and will be removed from module snake.
WARNING: [Synth 8-3332] Sequential element (speed_reg[16]) is unused and will be removed from module snake.
WARNING: [Synth 8-3332] Sequential element (speed_reg[17]) is unused and will be removed from module snake.
WARNING: [Synth 8-3332] Sequential element (speed_reg[18]) is unused and will be removed from module snake.
WARNING: [Synth 8-3332] Sequential element (speed_reg[19]) is unused and will be removed from module snake.
WARNING: [Synth 8-3332] Sequential element (speed_reg[20]) is unused and will be removed from module snake.
WARNING: [Synth 8-3332] Sequential element (speed_reg[21]) is unused and will be removed from module snake.
WARNING: [Synth 8-3332] Sequential element (speed_reg[22]) is unused and will be removed from module snake.
WARNING: [Synth 8-3332] Sequential element (speed_reg[23]) is unused and will be removed from module snake.
WARNING: [Synth 8-3332] Sequential element (food_x_reg[0]) is unused and will be removed from module snake.
WARNING: [Synth 8-3332] Sequential element (led_reg[0]) is unused and will be removed from module snake.
WARNING: [Synth 8-3332] Sequential element (led_reg[4]) is unused and will be removed from module snake.
WARNING: [Synth 8-3332] Sequential element (led_reg[5]) is unused and will be removed from module snake.
WARNING: [Synth 8-3332] Sequential element (led_reg[6]) is unused and will be removed from module snake.
WARNING: [Synth 8-3332] Sequential element (led_reg[7]) is unused and will be removed from module snake.
WARNING: [Synth 8-3332] Sequential element (food_x_reg[1]) is unused and will be removed from module snake.
WARNING: [Synth 8-3332] Sequential element (food_y_reg[0]) is unused and will be removed from module snake.
WARNING: [Synth 8-3332] Sequential element (food_y_reg[1]) is unused and will be removed from module snake.
WARNING: [Synth 8-3332] Sequential element (U5/shift1_reg[0]) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (U6/seg_cs_reg[7]) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (U6/seg_data0_reg[7]) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (U6/seg_cs_reg[6]) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (U6/seg_cs_reg[5]) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (U6/seg_cs_reg[4]) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (U6/seg_cs_reg[3]) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (h_all_reg[11]) is unused and will be removed from module snake.
WARNING: [Synth 8-3332] Sequential element (h_all_reg[10]) is unused and will be removed from module snake.
WARNING: [Synth 8-3332] Sequential element (h_all_reg[1]) is unused and will be removed from module snake.
WARNING: [Synth 8-3332] Sequential element (h_all_reg[0]) is unused and will be removed from module snake.
WARNING: [Synth 8-3332] Sequential element (v_all_reg[11]) is unused and will be removed from module snake.
WARNING: [Synth 8-3332] Sequential element (v_all_reg[10]) is unused and will be removed from module snake.
WARNING: [Synth 8-3332] Sequential element (v_all_reg[1]) is unused and will be removed from module snake.
WARNING: [Synth 8-3332] Sequential element (v_all_reg[0]) is unused and will be removed from module snake.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 652.027 ; gain = 444.566
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 652.027 ; gain = 444.566

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 676.723 ; gain = 469.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 679.672 ; gain = 472.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 729.871 ; gain = 522.410
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 729.871 ; gain = 522.410

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 729.871 ; gain = 522.410
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 729.871 ; gain = 522.410
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 729.871 ; gain = 522.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 729.871 ; gain = 522.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 729.871 ; gain = 522.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 729.871 ; gain = 522.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 729.871 ; gain = 522.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   179|
|3     |LUT1   |   131|
|4     |LUT2   |   383|
|5     |LUT3   |   115|
|6     |LUT4   |   488|
|7     |LUT5   |   400|
|8     |LUT6   |   971|
|9     |MUXF7  |    46|
|10    |FDCE   |    26|
|11    |FDPE   |     4|
|12    |FDRE   |   399|
|13    |FDSE   |    28|
|14    |LDC    |     1|
|15    |LDP    |     1|
|16    |IBUF   |     9|
|17    |OBUF   |    38|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |  3220|
|2     |  U1     |clkdiv   |    56|
|3     |  U2     |vga      |   619|
|4     |  U3     |snake    |  2200|
|5     |  U4     |keyin    |    87|
|6     |  U5     |keyboard |   139|
|7     |  U6     |scoring  |    71|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 729.871 ; gain = 522.410
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 43 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 729.871 ; gain = 195.145
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 729.871 ; gain = 522.410
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 190 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 10 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LDC => LDCE: 1 instances
  LDP => LDPE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
112 Infos, 54 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 729.871 ; gain = 505.137
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 729.871 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec 15 20:28:59 2024...
