// Seed: 2544158471
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_5 = id_4;
  parameter id_6 = 1;
  wire id_7;
endmodule
module module_1 #(
    parameter id_16 = 32'd80,
    parameter id_19 = 32'd74,
    parameter id_3  = 32'd80,
    parameter id_4  = 32'd38
) (
    id_1,
    id_2,
    _id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10[1 : 1],
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  inout logic [7:0] id_12;
  inout wire id_11;
  output logic [7:0] id_10;
  inout wire id_9;
  inout wire id_8;
  module_0 modCall_1 (
      id_1,
      id_13,
      id_1,
      id_9
  );
  input logic [7:0] id_7;
  input wire id_6;
  input wire id_5;
  input wire _id_4;
  inout wire _id_3;
  output uwire id_2;
  inout wire id_1;
  always $signed(12);
  ;
  wire id_14;
  assign id_8 = id_3;
  logic id_15;
  logic [7:0][id_3] _id_16;
  ;
  wire id_17;
  assign id_3 = id_9;
  if (-1 > -1) begin : LABEL_0
    assign id_2 = -1;
  end else logic id_18;
  wire [-1 : id_16] _id_19;
  wire [~  id_19  ===  id_4 : -1] id_20;
endmodule
