
. Module name, SLE, CFG, ARI1, BUFFER, MACC, RAM1K18, RAM64X18, GLOBAL, IO
. IGL2_FIR_FILTER, 4095, 4945, 558, 0, 20, 12, 0, 7, 9
.	. DATA_HANDLE, 140, 182, 44, 0, 0, 0, 0, 0, 0
.	.	. DATA_HANDLE_COREUART_0_COREUART_0s_0s_0s_19s_0s_0s, 79, 181, 13, 0, 0, 0, 0, 0, 0
.	.	.	. DATA_HANDLE_COREUART_0_Clock_gen_0s_0s, 19, 17, 13, 0, 0, 0, 0, 0, 0
.	.	.	. DATA_HANDLE_COREUART_0_Rx_async_0s_0s_0s_1s_2s_3s, 32, 44, 0, 0, 0, 0, 0, 0, 0
.	.	.	. DATA_HANDLE_COREUART_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s, 19, 119, 0, 0, 0, 0, 0, 0, 0
.	.	. UART_IF, 61, 1, 31, 0, 0, 0, 0, 0, 0
.	. FF, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	. FILTERCONTROL_FSM, 32, 27, 20, 0, 0, 0, 0, 0, 0
.	. IGL2_FIR_FILTER_COREFFT_0_COREFFT_Z1, 1005, 886, 196, 0, 4, 7, 0, 1, 0
.	.	. IGL2_FIR_FILTER_COREFFT_0_COREFFT_INPLC_Z2, 1005, 886, 196, 0, 4, 7, 0, 1, 0
.	.	.	. IGL2_FIR_FILTER_COREFFT_0_inPlace_8_32s_1s_0s_19s, 20, 210, 0, 0, 0, 4, 0, 0, 0
.	.	.	.	. IGL2_FIR_FILTER_COREFFT_0_inBuffer_8_32s_1s_0s_19s, 10, 73, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	.	. IGL2_FIR_FILTER_COREFFT_0_wrapRam_8_32s_19s_0s_128s_1s, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	. IGL2_FIR_FILTER_COREFFT_0_ram_smGen, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	. IGL2_FIR_FILTER_COREFFT_0_wrapRam_8_32s_19s_0s_128s_1s_0, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	. IGL2_FIR_FILTER_COREFFT_0_ram_smGen_0, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	. IGL2_FIR_FILTER_COREFFT_0_inBuffer_8_32s_1s_0s_19s_0, 10, 73, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	.	. IGL2_FIR_FILTER_COREFFT_0_wrapRam_8_32s_19s_0s_128s_1s_1, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	. IGL2_FIR_FILTER_COREFFT_0_ram_smGen_1, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	. IGL2_FIR_FILTER_COREFFT_0_wrapRam_8_32s_19s_0s_128s_1s_3, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	. IGL2_FIR_FILTER_COREFFT_0_ram_smGen_2, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	. IGL2_FIR_FILTER_COREFFT_0_outBuff_8_32s_0s_19s, 106, 32, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	. IGL2_FIR_FILTER_COREFFT_0_wrapRam_8_32s_19s_0s_128s_1s_4, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	. IGL2_FIR_FILTER_COREFFT_0_ram_smGen_4, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	. IGL2_FIR_FILTER_COREFFT_0_wrapRam_8_32s_19s_0s_128s_1s_5, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	. IGL2_FIR_FILTER_COREFFT_0_ram_smGen_5, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	. IGL2_FIR_FILTER_COREFFT_0_twidLUT_8_32s_0s_19s, 7, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	. IGL2_FIR_FILTER_COREFFT_0_wrapRam_8_32s_19s_0s_128s_1s_2, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	. IGL2_FIR_FILTER_COREFFT_0_ram_smGen_3, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	. IGL2_FIR_FILTER_COREFFT_0_twiddle_32s_8, 0, 236, 42, 0, 0, 0, 0, 0, 0
.	.	.	. fft_inpl_autoScale_0s_0s_4_1s, 4, 8, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. fft_inpl_kitEdge_0s_1, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	. fft_inpl_bfly2_16s_16s_32s_32s_3s_19s, 282, 64, 98, 0, 4, 0, 0, 0, 0
.	.	.	.	. fft_inpl_cmplx_rnd_16s_0s_19s_1s_44s, 80, 0, 34, 0, 4, 0, 0, 0, 0
.	.	.	.	.	. fft_inpl_cmplx_18_16s_0s_19s_44s, 48, 0, 0, 0, 4, 0, 0, 0, 0
.	.	.	.	.	.	. fft_inpl_half_cmplx_18_16s_0s_0s_19s_44s_0_0s, 16, 0, 0, 0, 2, 0, 0, 0, 0
.	.	.	.	.	.	.	. fft_inpl_kitDelay_reg_16s_1s_1, 16, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. fft_inpl_mac18x18mx_16s_16s_0s_0s_0s_19s_0_0_0_44s_1, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	. fft_inpl_mac18x18mx_16s_16s_0s_0s_0s_19s_0_0_0_44s_2, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	. fft_inpl_half_cmplx_18_16s_1s_0s_19s_44s_1_0s, 32, 0, 0, 0, 2, 0, 0, 0, 0
.	.	.	.	.	.	.	. fft_inpl_kitDelay_reg_16s_1s, 16, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. fft_inpl_kitDelay_reg_16s_1s_0, 16, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. fft_inpl_mac18x18mx_16s_16s_0s_0s_0s_19s_0_0_0_44s, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	. fft_inpl_mac18x18mx_16s_16s_0s_0s_0s_19s_0_0_0_44s_0, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	. fft_inpl_kitRndUp_16s_1s, 16, 0, 17, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. fft_inpl_kitRndUp_16s_1s_0, 16, 0, 17, 0, 0, 0, 0, 0, 0
.	.	.	.	. fft_inpl_kitDelay_reg_16s_4s, 64, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. fft_inpl_kitDelay_reg_16s_4s_0, 64, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. fft_inpl_kitDelay_reg_2s_5s, 10, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. fft_inpl_slowClock, 3, 4, 0, 0, 0, 0, 0, 1, 0
.	.	.	. fft_inpl_sm_top_256s_128s_8_3_10s_1s, 275, 204, 56, 0, 0, 0, 0, 0, 0
.	.	.	.	. fft_inpl_inBuf_fftA_pipe_8_3_0, 48, 25, 7, 0, 0, 0, 0, 0, 0
.	.	.	.	. fft_inpl_inBuf_fftA_pipe_8_3_1, 49, 25, 7, 0, 0, 0, 0, 0, 0
.	.	.	.	. fft_inpl_inBuf_ldA_256s_8, 11, 18, 8, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. fft_inpl_counter_8_255s, 9, 14, 8, 0, 0, 0, 0, 0, 0
.	.	.	.	. fft_inpl_kitCountS_7_127s_0s, 7, 0, 8, 0, 0, 0, 0, 0, 0
.	.	.	.	. fft_inpl_kitDelay_bit_reg_1s_1, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. fft_inpl_kitDelay_bit_reg_2s, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. fft_inpl_kitDelay_bit_reg_2s_1, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. fft_inpl_kitDelay_reg_10_2s, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. fft_inpl_kitDelay_reg_1s_10s, 10, 9, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. fft_inpl_kitDelay_reg_5_2s, 6, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. fft_inpl_kitDelay_reg_7_2s, 14, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. fft_inpl_kitEdge_0s_0, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. fft_inpl_outBufA_256s_8_1s, 22, 21, 8, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. fft_inpl_counter_8_255s_0, 9, 14, 8, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. fft_inpl_kitDelay_bit_reg_1s_0, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. fft_inpl_kitDelay_bit_reg_3s_2, 3, 3, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. fft_inpl_rdFFTtimer_128s_8_3_10s_1s, 37, 49, 10, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. fft_inpl_counter_5_7, 6, 11, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. fft_inpl_counter_w_10_137s, 12, 17, 10, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. fft_inpl_kitDelay_bit_reg_2s_0, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. fft_inpl_kitDelay_bit_reg_2s_0_0, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. fft_inpl_kitDelay_bit_reg_2s_0_1, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. fft_inpl_kitDelay_bit_reg_2s_0_2, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. fft_inpl_kitDelay_bit_reg_2s_0_3, 2, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. fft_inpl_kitDelay_bit_reg_3s_0, 3, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. fft_inpl_twid_rA_8_3, 20, 18, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. fft_inpl_twid_wA_gen_8_3, 16, 6, 8, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. fft_inpl_bcounter_7, 7, 0, 8, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. fft_inpl_kitSync_ngrst_1s, 6, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. fft_inpl_kitDelay_bit_reg_4s, 4, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. fft_inpl_switch_32s_0, 128, 64, 0, 0, 0, 0, 0, 0, 0
.	.	.	. fft_inpl_switch_32s_1, 130, 64, 0, 0, 0, 0, 0, 0, 0
.	. IGL2_FIR_FILTER_COREFIR_0_COREFIR_Z3, 1363, 54, 255, 0, 16, 0, 0, 0, 0
.	.	. IGL2_FIR_FILTER_COREFIR_0_COREENUMFIR_G4_Z5, 1363, 54, 255, 0, 16, 0, 0, 0, 0
.	.	.	. IGL2_FIR_FILTER_COREFIR_0_fir_enum_g4_Z4, 1293, 54, 255, 0, 16, 0, 0, 0, 0
.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_odd_symmetry_tap_enum_g4_16s_0s_16s_0s_44_4s, 17, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4_44_0s_4s_0s_1_15, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_add2_g4_0_13, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_mac18x18_enum_g4_1_1_13, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	. enum_kitDelay_bit_reg_1s_14, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. enum_kitDelay_reg_16s_1s, 16, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_tap_enum_g4_1s_16s_0s_16s_0s_44_0s_4s, 17, 0, 17, 0, 1, 0, 0, 0, 0
.	.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4_44_0s_4s_0s_1, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_add2_g4, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_mac18x18_enum_g4, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	. enum_kitDelay_reg_18s_1s, 17, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_tap_enum_g4_1s_16s_0s_16s_0s_44_0s_4s_0, 17, 0, 17, 0, 1, 0, 0, 0, 0
.	.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4_44_0s_4s_0s_1_0, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_add2_g4_0, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_mac18x18_enum_g4_1, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	. enum_kitDelay_reg_18s_1s_0, 17, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_tap_enum_g4_1s_16s_0s_16s_0s_44_0s_4s_1, 17, 0, 17, 0, 1, 0, 0, 0, 0
.	.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4_44_0s_4s_0s_1_13, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_add2_g4_0_11, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_mac18x18_enum_g4_1_1_11, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	. enum_kitDelay_reg_18s_1s_12, 17, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_tap_enum_g4_1s_16s_0s_16s_0s_44_0s_4s_10, 17, 0, 17, 0, 1, 0, 0, 0, 0
.	.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4_44_0s_4s_0s_1_9, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_add2_g4_8, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_mac18x18_enum_g4_9, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	. enum_kitDelay_reg_18s_1s_10, 17, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_tap_enum_g4_1s_16s_0s_16s_0s_44_0s_4s_11, 17, 0, 17, 0, 1, 0, 0, 0, 0
.	.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4_44_0s_4s_0s_1_10, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_add2_g4_9, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_mac18x18_enum_g4_10, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	. enum_kitDelay_reg_18s_1s_11, 17, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_tap_enum_g4_1s_16s_0s_16s_0s_44_0s_4s_12, 17, 0, 17, 0, 1, 0, 0, 0, 0
.	.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4_44_0s_4s_0s_1_11, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_add2_g4_10, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_mac18x18_enum_g4_11, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	. enum_kitDelay_reg_18s_1s_13, 17, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_tap_enum_g4_1s_16s_0s_16s_0s_44_0s_4s_2, 17, 0, 17, 0, 1, 0, 0, 0, 0
.	.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4_44_0s_4s_0s_1_1, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_add2_g4_1, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_mac18x18_enum_g4_2, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	. enum_kitDelay_reg_18s_1s_1, 17, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_tap_enum_g4_1s_16s_0s_16s_0s_44_0s_4s_3, 17, 0, 17, 0, 1, 0, 0, 0, 0
.	.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4_44_0s_4s_0s_1_2, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_add2_g4_2, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_mac18x18_enum_g4_3, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	. enum_kitDelay_reg_18s_1s_2, 17, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_tap_enum_g4_1s_16s_0s_16s_0s_44_0s_4s_4, 17, 0, 17, 0, 1, 0, 0, 0, 0
.	.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4_44_0s_4s_0s_1_3, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_add2_g4_3, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_mac18x18_enum_g4_4, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	. enum_kitDelay_reg_18s_1s_3, 17, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_tap_enum_g4_1s_16s_0s_16s_0s_44_0s_4s_5, 17, 0, 17, 0, 1, 0, 0, 0, 0
.	.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4_44_0s_4s_0s_1_4, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_add2_g4_4, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_mac18x18_enum_g4_5, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	. enum_kitDelay_reg_18s_1s_4, 17, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_tap_enum_g4_1s_16s_0s_16s_0s_44_0s_4s_6, 17, 0, 17, 0, 1, 0, 0, 0, 0
.	.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4_44_0s_4s_0s_1_5, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_add2_g4_5, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_mac18x18_enum_g4_6, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	. enum_kitDelay_reg_18s_1s_6, 17, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_tap_enum_g4_1s_16s_0s_16s_0s_44_0s_4s_7, 17, 0, 17, 0, 1, 0, 0, 0, 0
.	.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4_44_0s_4s_0s_1_7, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_add2_g4_0_5, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_mac18x18_enum_g4_1_1_5, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	. enum_kitDelay_reg_18s_1s_5, 17, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_tap_enum_g4_1s_16s_0s_16s_0s_44_0s_4s_8, 17, 0, 17, 0, 1, 0, 0, 0, 0
.	.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4_44_0s_4s_0s_1_6, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_add2_g4_6, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_mac18x18_enum_g4_7, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	. enum_kitDelay_reg_18s_1s_8, 17, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_tap_enum_g4_1s_16s_0s_16s_0s_44_0s_4s_9, 17, 0, 17, 0, 1, 0, 0, 0, 0
.	.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4_44_0s_4s_0s_1_8, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_add2_g4_7, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_mac18x18_enum_g4_8, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	. enum_kitDelay_reg_18s_1s_9, 17, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_tap_enum_g4_1s_16s_0s_16s_0s_44_1s_4s, 149, 0, 17, 0, 1, 0, 0, 0, 0
.	.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1, 132, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_add2_g4_1_1, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_mac18x18_enum_g4_0, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	. enum_kitDelay_reg_44_3s, 132, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. enum_kitDelay_reg_18s_1s_7, 17, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. IGL2_FIR_FILTER_COREFIR_0_wide_coef_16s_16s_1s_1s, 256, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. enum_coef_sr_16s_16s, 256, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. enum_kitDelay_bit_reg_3s, 3, 3, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. enum_kitDelay_bit_reg_49, 49, 50, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. enum_kitSync_ngrst_1s, 4, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. enum_kitDelay_bit_reg_4s, 4, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. enum_kitDelay_bit_reg_2s, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. enum_kitDelay_bit_reg_2s_0, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. enum_kitDelay_bit_reg_2s_1, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. enum_kitDelay_reg_16s_2s, 32, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. enum_kitDelay_reg_16s_2s_0, 32, 0, 0, 0, 0, 0, 0, 0, 0
.	. IGL2_FIR_FILTER_Coef_Buff_TPSRAM, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	. IGL2_FIR_FILTER_FCCC_0_FCCC, 0, 0, 0, 0, 0, 0, 0, 3, 0
.	. IGL2_FIR_FILTER_FFT_Im_Buff_TPSRAM, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	. IGL2_FIR_FILTER_FFT_Re_Buff_TPSRAM, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	. IGL2_FIR_FILTER_FIR_IN_Buff_TPSRAM, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	. IGL2_FIR_FILTER_FIR_Out_Buff_TPSRAM, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	. IGL2_FIR_FILTER_OSC_0_OSC, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	. PB_logic, 4, 4, 0, 0, 0, 0, 0, 1, 0
.	. crc_256_pwr, 1521, 3787, 16, 0, 0, 0, 0, 0, 0
.	.	. crc_256_repeat_3, 161, 928, 0, 0, 0, 0, 0, 0, 0
.	.	.	. crc_256_3_2, 33, 928, 0, 0, 0, 0, 0, 0, 0
.	.	. crc_256_repeat_3_0, 320, 926, 0, 0, 0, 0, 0, 0, 0
.	.	.	. crc_256_3_2_0, 192, 926, 0, 0, 0, 0, 0, 0, 0
.	.	. crc_256_repeat_3_1, 320, 918, 0, 0, 0, 0, 0, 0, 0
.	.	.	. crc_256_3_2_1, 192, 918, 0, 0, 0, 0, 0, 0, 0
.	.	. crc_256_repeat_3_2, 448, 924, 0, 0, 0, 0, 0, 0, 0
.	.	.	. crc_256_3_2_2, 192, 924, 0, 0, 0, 0, 0, 0, 0
.	. led_blink, 30, 5, 27, 0, 0, 0, 0, 1, 0