// Seed: 3438616317
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input id_10;
  input id_9;
  output id_8;
  output id_7;
  input id_6;
  input id_5;
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  defparam id_11.id_12 = 1;
  logic id_13;
  logic id_14;
  assign id_9 = id_8[1+:1] ? 1'b0 : 1;
  logic id_15;
  assign id_11[1] = 1 << id_7;
  assign id_14 = 1;
endmodule
module module_1 #(
    parameter id_5 = 32'd2
) (
    input id_1,
    input id_2,
    output id_3,
    output id_4,
    input _id_5,
    input logic id_6,
    input logic id_7,
    input id_8,
    input id_9,
    output id_10
);
  assign id_3[id_5] = (id_1);
endmodule
